
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//pre-grohtml_gcc_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401818 <.init>:
  401818:	stp	x29, x30, [sp, #-16]!
  40181c:	mov	x29, sp
  401820:	bl	402acc <feof@plt+0xe1c>
  401824:	ldp	x29, x30, [sp], #16
  401828:	ret

Disassembly of section .plt:

0000000000401830 <_Znam@plt-0x20>:
  401830:	stp	x16, x30, [sp, #-16]!
  401834:	adrp	x16, 428000 <_ZdlPvm@@Base+0x18780>
  401838:	ldr	x17, [x16, #4088]
  40183c:	add	x16, x16, #0xff8
  401840:	br	x17
  401844:	nop
  401848:	nop
  40184c:	nop

0000000000401850 <_Znam@plt>:
  401850:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401854:	ldr	x17, [x16]
  401858:	add	x16, x16, #0x0
  40185c:	br	x17

0000000000401860 <fputs@plt>:
  401860:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401864:	ldr	x17, [x16, #8]
  401868:	add	x16, x16, #0x8
  40186c:	br	x17

0000000000401870 <memcpy@plt>:
  401870:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401874:	ldr	x17, [x16, #16]
  401878:	add	x16, x16, #0x10
  40187c:	br	x17

0000000000401880 <fread@plt>:
  401880:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401884:	ldr	x17, [x16, #24]
  401888:	add	x16, x16, #0x18
  40188c:	br	x17

0000000000401890 <execvp@plt>:
  401890:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401894:	ldr	x17, [x16, #32]
  401898:	add	x16, x16, #0x20
  40189c:	br	x17

00000000004018a0 <ungetc@plt>:
  4018a0:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  4018a4:	ldr	x17, [x16, #40]
  4018a8:	add	x16, x16, #0x28
  4018ac:	br	x17

00000000004018b0 <pipe@plt>:
  4018b0:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  4018b4:	ldr	x17, [x16, #48]
  4018b8:	add	x16, x16, #0x30
  4018bc:	br	x17

00000000004018c0 <dup2@plt>:
  4018c0:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  4018c4:	ldr	x17, [x16, #56]
  4018c8:	add	x16, x16, #0x38
  4018cc:	br	x17

00000000004018d0 <strlen@plt>:
  4018d0:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  4018d4:	ldr	x17, [x16, #64]
  4018d8:	add	x16, x16, #0x40
  4018dc:	br	x17

00000000004018e0 <fprintf@plt>:
  4018e0:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  4018e4:	ldr	x17, [x16, #72]
  4018e8:	add	x16, x16, #0x48
  4018ec:	br	x17

00000000004018f0 <putc@plt>:
  4018f0:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  4018f4:	ldr	x17, [x16, #80]
  4018f8:	add	x16, x16, #0x50
  4018fc:	br	x17

0000000000401900 <open@plt>:
  401900:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401904:	ldr	x17, [x16, #88]
  401908:	add	x16, x16, #0x58
  40190c:	br	x17

0000000000401910 <fclose@plt>:
  401910:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401914:	ldr	x17, [x16, #96]
  401918:	add	x16, x16, #0x60
  40191c:	br	x17

0000000000401920 <isspace@plt>:
  401920:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401924:	ldr	x17, [x16, #104]
  401928:	add	x16, x16, #0x68
  40192c:	br	x17

0000000000401930 <memcmp@plt>:
  401930:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401934:	ldr	x17, [x16, #112]
  401938:	add	x16, x16, #0x70
  40193c:	br	x17

0000000000401940 <strtol@plt>:
  401940:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401944:	ldr	x17, [x16, #120]
  401948:	add	x16, x16, #0x78
  40194c:	br	x17

0000000000401950 <free@plt>:
  401950:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401954:	ldr	x17, [x16, #128]
  401958:	add	x16, x16, #0x80
  40195c:	br	x17

0000000000401960 <memset@plt>:
  401960:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401964:	ldr	x17, [x16, #136]
  401968:	add	x16, x16, #0x88
  40196c:	br	x17

0000000000401970 <strchr@plt>:
  401970:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401974:	ldr	x17, [x16, #144]
  401978:	add	x16, x16, #0x90
  40197c:	br	x17

0000000000401980 <realloc@plt>:
  401980:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401984:	ldr	x17, [x16, #152]
  401988:	add	x16, x16, #0x98
  40198c:	br	x17

0000000000401990 <wait@plt>:
  401990:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401994:	ldr	x17, [x16, #160]
  401998:	add	x16, x16, #0xa0
  40199c:	br	x17

00000000004019a0 <_exit@plt>:
  4019a0:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  4019a4:	ldr	x17, [x16, #168]
  4019a8:	add	x16, x16, #0xa8
  4019ac:	br	x17

00000000004019b0 <read@plt>:
  4019b0:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  4019b4:	ldr	x17, [x16, #176]
  4019b8:	add	x16, x16, #0xb0
  4019bc:	br	x17

00000000004019c0 <strerror@plt>:
  4019c0:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  4019c4:	ldr	x17, [x16, #184]
  4019c8:	add	x16, x16, #0xb8
  4019cc:	br	x17

00000000004019d0 <strcpy@plt>:
  4019d0:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  4019d4:	ldr	x17, [x16, #192]
  4019d8:	add	x16, x16, #0xc0
  4019dc:	br	x17

00000000004019e0 <strtok@plt>:
  4019e0:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  4019e4:	ldr	x17, [x16, #200]
  4019e8:	add	x16, x16, #0xc8
  4019ec:	br	x17

00000000004019f0 <sprintf@plt>:
  4019f0:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  4019f4:	ldr	x17, [x16, #208]
  4019f8:	add	x16, x16, #0xd0
  4019fc:	br	x17

0000000000401a00 <creat@plt>:
  401a00:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401a04:	ldr	x17, [x16, #216]
  401a08:	add	x16, x16, #0xd8
  401a0c:	br	x17

0000000000401a10 <unlink@plt>:
  401a10:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401a14:	ldr	x17, [x16, #224]
  401a18:	add	x16, x16, #0xe0
  401a1c:	br	x17

0000000000401a20 <putchar@plt>:
  401a20:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401a24:	ldr	x17, [x16, #232]
  401a28:	add	x16, x16, #0xe8
  401a2c:	br	x17

0000000000401a30 <__libc_start_main@plt>:
  401a30:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401a34:	ldr	x17, [x16, #240]
  401a38:	add	x16, x16, #0xf0
  401a3c:	br	x17

0000000000401a40 <memchr@plt>:
  401a40:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401a44:	ldr	x17, [x16, #248]
  401a48:	add	x16, x16, #0xf8
  401a4c:	br	x17

0000000000401a50 <mkstemp@plt>:
  401a50:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401a54:	ldr	x17, [x16, #256]
  401a58:	add	x16, x16, #0x100
  401a5c:	br	x17

0000000000401a60 <getpid@plt>:
  401a60:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401a64:	ldr	x17, [x16, #264]
  401a68:	add	x16, x16, #0x108
  401a6c:	br	x17

0000000000401a70 <getc@plt>:
  401a70:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401a74:	ldr	x17, [x16, #272]
  401a78:	add	x16, x16, #0x110
  401a7c:	br	x17

0000000000401a80 <strncmp@plt>:
  401a80:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401a84:	ldr	x17, [x16, #280]
  401a88:	add	x16, x16, #0x118
  401a8c:	br	x17

0000000000401a90 <fputc@plt>:
  401a90:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401a94:	ldr	x17, [x16, #288]
  401a98:	add	x16, x16, #0x120
  401a9c:	br	x17

0000000000401aa0 <__ctype_b_loc@plt>:
  401aa0:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401aa4:	ldr	x17, [x16, #296]
  401aa8:	add	x16, x16, #0x128
  401aac:	br	x17

0000000000401ab0 <__isoc99_sscanf@plt>:
  401ab0:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401ab4:	ldr	x17, [x16, #304]
  401ab8:	add	x16, x16, #0x130
  401abc:	br	x17

0000000000401ac0 <__cxa_atexit@plt>:
  401ac0:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401ac4:	ldr	x17, [x16, #312]
  401ac8:	add	x16, x16, #0x138
  401acc:	br	x17

0000000000401ad0 <fflush@plt>:
  401ad0:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401ad4:	ldr	x17, [x16, #320]
  401ad8:	add	x16, x16, #0x140
  401adc:	br	x17

0000000000401ae0 <pathconf@plt>:
  401ae0:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401ae4:	ldr	x17, [x16, #328]
  401ae8:	add	x16, x16, #0x148
  401aec:	br	x17

0000000000401af0 <_ZdaPv@plt>:
  401af0:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401af4:	ldr	x17, [x16, #336]
  401af8:	add	x16, x16, #0x150
  401afc:	br	x17

0000000000401b00 <__errno_location@plt>:
  401b00:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401b04:	ldr	x17, [x16, #344]
  401b08:	add	x16, x16, #0x158
  401b0c:	br	x17

0000000000401b10 <dup@plt>:
  401b10:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401b14:	ldr	x17, [x16, #352]
  401b18:	add	x16, x16, #0x160
  401b1c:	br	x17

0000000000401b20 <mkdir@plt>:
  401b20:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401b24:	ldr	x17, [x16, #360]
  401b28:	add	x16, x16, #0x168
  401b2c:	br	x17

0000000000401b30 <vsnprintf@plt>:
  401b30:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401b34:	ldr	x17, [x16, #368]
  401b38:	add	x16, x16, #0x170
  401b3c:	br	x17

0000000000401b40 <fork@plt>:
  401b40:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401b44:	ldr	x17, [x16, #376]
  401b48:	add	x16, x16, #0x178
  401b4c:	br	x17

0000000000401b50 <system@plt>:
  401b50:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401b54:	ldr	x17, [x16, #384]
  401b58:	add	x16, x16, #0x180
  401b5c:	br	x17

0000000000401b60 <wcwidth@plt>:
  401b60:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401b64:	ldr	x17, [x16, #392]
  401b68:	add	x16, x16, #0x188
  401b6c:	br	x17

0000000000401b70 <fopen@plt>:
  401b70:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401b74:	ldr	x17, [x16, #400]
  401b78:	add	x16, x16, #0x190
  401b7c:	br	x17

0000000000401b80 <__cxa_throw_bad_array_new_length@plt>:
  401b80:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401b84:	ldr	x17, [x16, #408]
  401b88:	add	x16, x16, #0x198
  401b8c:	br	x17

0000000000401b90 <close@plt>:
  401b90:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401b94:	ldr	x17, [x16, #416]
  401b98:	add	x16, x16, #0x1a0
  401b9c:	br	x17

0000000000401ba0 <strcmp@plt>:
  401ba0:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401ba4:	ldr	x17, [x16, #424]
  401ba8:	add	x16, x16, #0x1a8
  401bac:	br	x17

0000000000401bb0 <fgets@plt>:
  401bb0:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401bb4:	ldr	x17, [x16, #432]
  401bb8:	add	x16, x16, #0x1b0
  401bbc:	br	x17

0000000000401bc0 <write@plt>:
  401bc0:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401bc4:	ldr	x17, [x16, #440]
  401bc8:	add	x16, x16, #0x1b8
  401bcc:	br	x17

0000000000401bd0 <malloc@plt>:
  401bd0:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401bd4:	ldr	x17, [x16, #448]
  401bd8:	add	x16, x16, #0x1c0
  401bdc:	br	x17

0000000000401be0 <abort@plt>:
  401be0:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401be4:	ldr	x17, [x16, #456]
  401be8:	add	x16, x16, #0x1c8
  401bec:	br	x17

0000000000401bf0 <getenv@plt>:
  401bf0:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401bf4:	ldr	x17, [x16, #464]
  401bf8:	add	x16, x16, #0x1d0
  401bfc:	br	x17

0000000000401c00 <strcasecmp@plt>:
  401c00:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401c04:	ldr	x17, [x16, #472]
  401c08:	add	x16, x16, #0x1d8
  401c0c:	br	x17

0000000000401c10 <__gxx_personality_v0@plt>:
  401c10:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401c14:	ldr	x17, [x16, #480]
  401c18:	add	x16, x16, #0x1e0
  401c1c:	br	x17

0000000000401c20 <tan@plt>:
  401c20:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401c24:	ldr	x17, [x16, #488]
  401c28:	add	x16, x16, #0x1e8
  401c2c:	br	x17

0000000000401c30 <exit@plt>:
  401c30:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401c34:	ldr	x17, [x16, #496]
  401c38:	add	x16, x16, #0x1f0
  401c3c:	br	x17

0000000000401c40 <fwrite@plt>:
  401c40:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401c44:	ldr	x17, [x16, #504]
  401c48:	add	x16, x16, #0x1f8
  401c4c:	br	x17

0000000000401c50 <_Unwind_Resume@plt>:
  401c50:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401c54:	ldr	x17, [x16, #512]
  401c58:	add	x16, x16, #0x200
  401c5c:	br	x17

0000000000401c60 <fdopen@plt>:
  401c60:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401c64:	ldr	x17, [x16, #520]
  401c68:	add	x16, x16, #0x208
  401c6c:	br	x17

0000000000401c70 <stpcpy@plt>:
  401c70:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401c74:	ldr	x17, [x16, #528]
  401c78:	add	x16, x16, #0x210
  401c7c:	br	x17

0000000000401c80 <__gmon_start__@plt>:
  401c80:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401c84:	ldr	x17, [x16, #536]
  401c88:	add	x16, x16, #0x218
  401c8c:	br	x17

0000000000401c90 <strcat@plt>:
  401c90:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401c94:	ldr	x17, [x16, #544]
  401c98:	add	x16, x16, #0x220
  401c9c:	br	x17

0000000000401ca0 <printf@plt>:
  401ca0:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401ca4:	ldr	x17, [x16, #552]
  401ca8:	add	x16, x16, #0x228
  401cac:	br	x17

0000000000401cb0 <feof@plt>:
  401cb0:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401cb4:	ldr	x17, [x16, #560]
  401cb8:	add	x16, x16, #0x230
  401cbc:	br	x17

Disassembly of section .text:

0000000000401cc0 <_Znwm@@Base-0xdb58>:
  401cc0:	stp	x29, x30, [sp, #-176]!
  401cc4:	adrp	x3, 42c000 <stderr@@GLIBC_2.17+0x1140>
  401cc8:	adrp	x2, 429000 <_Znam@GLIBCXX_3.4>
  401ccc:	mov	x29, sp
  401cd0:	stp	x19, x20, [sp, #16]
  401cd4:	mov	x20, x1
  401cd8:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2780>
  401cdc:	stp	x21, x22, [sp, #32]
  401ce0:	mov	w21, w0
  401ce4:	add	x1, x1, #0x230
  401ce8:	ldr	x0, [x20]
  401cec:	str	x0, [x3, #1256]
  401cf0:	str	x1, [x2, #624]
  401cf4:	stp	x23, x24, [sp, #48]
  401cf8:	stp	x25, x26, [sp, #64]
  401cfc:	stp	x27, x28, [sp, #80]
  401d00:	stp	d8, d9, [sp, #96]
  401d04:	stp	d10, d11, [sp, #112]
  401d08:	bl	40b000 <feof@plt+0x9350>
  401d0c:	cbz	w0, 402048 <feof@plt+0x398>
  401d10:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x140>
  401d14:	adrp	x19, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  401d18:	add	x19, x19, #0xed0
  401d1c:	ldr	x0, [x0]
  401d20:	str	x0, [x19, #56]
  401d24:	cbz	x0, 401e7c <feof@plt+0x1cc>
  401d28:	ldrb	w0, [x0]
  401d2c:	cbz	w0, 401e7c <feof@plt+0x1cc>
  401d30:	add	x2, sp, #0xa0
  401d34:	add	x0, x19, #0x70
  401d38:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2780>
  401d3c:	add	x1, x1, #0x2a0
  401d40:	bl	410068 <_ZdlPvm@@Base+0x7e8>
  401d44:	mov	x22, x0
  401d48:	ldr	x0, [sp, #160]
  401d4c:	bl	401950 <free@plt>
  401d50:	cbz	x22, 4020d4 <feof@plt+0x424>
  401d54:	adrp	x23, 412000 <_ZdlPvm@@Base+0x2780>
  401d58:	add	x23, x23, #0x2c8
  401d5c:	b	401d78 <feof@plt+0xc8>
  401d60:	ldr	x0, [x19]
  401d64:	add	x2, sp, #0x90
  401d68:	mov	x1, x23
  401d6c:	bl	401ab0 <__isoc99_sscanf@plt>
  401d70:	cmp	w0, #0x0
  401d74:	b.gt	401f64 <feof@plt+0x2b4>
  401d78:	mov	x0, x22
  401d7c:	bl	402da8 <feof@plt+0x10f8>
  401d80:	cbnz	w0, 401d60 <feof@plt+0xb0>
  401d84:	adrp	x3, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  401d88:	add	x3, x3, #0xf98
  401d8c:	mov	x1, x3
  401d90:	mov	x2, x3
  401d94:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2780>
  401d98:	add	x0, x0, #0x2d0
  401d9c:	bl	407a48 <feof@plt+0x5d98>
  401da0:	mov	w1, #0x0                   	// #0
  401da4:	adrp	x24, 429000 <_Znam@GLIBCXX_3.4>
  401da8:	add	x24, x24, #0x250
  401dac:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2780>
  401db0:	add	x0, x0, #0x2f8
  401db4:	adrp	x23, 412000 <_ZdlPvm@@Base+0x2780>
  401db8:	adrp	x27, 412000 <_ZdlPvm@@Base+0x2780>
  401dbc:	str	w1, [x24, #4]
  401dc0:	bl	401bf0 <getenv@plt>
  401dc4:	adrp	x1, 414000 <_ZdlPvm@@Base+0x4780>
  401dc8:	cmp	x0, #0x0
  401dcc:	add	x1, x1, #0xfd8
  401dd0:	adrp	x28, 412000 <_ZdlPvm@@Base+0x2780>
  401dd4:	csel	x22, x1, x0, eq  // eq = none
  401dd8:	add	x23, x23, #0x710
  401ddc:	mov	x0, x22
  401de0:	add	x27, x27, #0x398
  401de4:	bl	4018d0 <strlen@plt>
  401de8:	add	x0, x0, #0x6
  401dec:	bl	401850 <_Znam@plt>
  401df0:	mov	x26, x0
  401df4:	mov	x1, x22
  401df8:	bl	401c70 <stpcpy@plt>
  401dfc:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2780>
  401e00:	add	x1, x1, #0x310
  401e04:	adrp	x22, 412000 <_ZdlPvm@@Base+0x2780>
  401e08:	add	x28, x28, #0x3a0
  401e0c:	add	x22, x22, #0x318
  401e10:	adrp	x25, 42d000 <stderr@@GLIBC_2.17+0x2140>
  401e14:	ldr	w2, [x1]
  401e18:	ldrh	w1, [x1, #4]
  401e1c:	str	w2, [x0]
  401e20:	strh	w1, [x0, #4]
  401e24:	nop
  401e28:	mov	x3, x23
  401e2c:	mov	x2, x22
  401e30:	mov	x1, x20
  401e34:	mov	w0, w21
  401e38:	mov	x4, #0x0                   	// #0
  401e3c:	bl	40de48 <feof@plt+0xc198>
  401e40:	cmn	w0, #0x1
  401e44:	b.eq	4020f4 <feof@plt+0x444>  // b.none
  401e48:	cmp	w0, #0x67
  401e4c:	b.eq	401fb4 <feof@plt+0x304>  // b.none
  401e50:	b.le	401ef0 <feof@plt+0x240>
  401e54:	cmp	w0, #0x76
  401e58:	b.eq	401f8c <feof@plt+0x2dc>  // b.none
  401e5c:	b.gt	401ebc <feof@plt+0x20c>
  401e60:	cmp	w0, #0x6f
  401e64:	b.eq	401f74 <feof@plt+0x2c4>  // b.none
  401e68:	cmp	w0, #0x70
  401e6c:	b.ne	401e9c <feof@plt+0x1ec>  // b.any
  401e70:	mov	w0, #0x1                   	// #1
  401e74:	str	w0, [x19, #40]
  401e78:	b	401e28 <feof@plt+0x178>
  401e7c:	adrp	x3, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  401e80:	add	x3, x3, #0xf98
  401e84:	mov	x2, x3
  401e88:	mov	x1, x3
  401e8c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2780>
  401e90:	add	x0, x0, #0x260
  401e94:	bl	407a48 <feof@plt+0x5d98>
  401e98:	b	401d30 <feof@plt+0x80>
  401e9c:	cmp	w0, #0x69
  401ea0:	b.ne	401e28 <feof@plt+0x178>  // b.any
  401ea4:	ldr	x0, [x25, #80]
  401ea8:	mov	w2, #0xa                   	// #10
  401eac:	mov	x1, #0x0                   	// #0
  401eb0:	bl	401940 <strtol@plt>
  401eb4:	str	w0, [x24, #8]
  401eb8:	b	401e28 <feof@plt+0x178>
  401ebc:	cmp	w0, #0x78
  401ec0:	b.eq	402018 <feof@plt+0x368>  // b.none
  401ec4:	cmp	w0, #0x100
  401ec8:	b.ne	401e28 <feof@plt+0x178>  // b.any
  401ecc:	adrp	x3, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  401ed0:	mov	x2, #0x129                 	// #297
  401ed4:	mov	x1, #0x1                   	// #1
  401ed8:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2780>
  401edc:	ldr	x3, [x3, #3768]
  401ee0:	add	x0, x0, #0x3e0
  401ee4:	bl	401c40 <fwrite@plt>
  401ee8:	mov	w0, #0x0                   	// #0
  401eec:	bl	401c30 <exit@plt>
  401ef0:	cmp	w0, #0x49
  401ef4:	b.eq	401fa8 <feof@plt+0x2f8>  // b.none
  401ef8:	b.le	401f18 <feof@plt+0x268>
  401efc:	cmp	w0, #0x61
  401f00:	b.eq	401ffc <feof@plt+0x34c>  // b.none
  401f04:	cmp	w0, #0x65
  401f08:	b.ne	401e28 <feof@plt+0x178>  // b.any
  401f0c:	mov	w0, #0x1                   	// #1
  401f10:	str	w0, [x19, #104]
  401f14:	b	401e28 <feof@plt+0x178>
  401f18:	cmp	w0, #0x44
  401f1c:	b.eq	40203c <feof@plt+0x38c>  // b.none
  401f20:	cmp	w0, #0x46
  401f24:	b.ne	401f38 <feof@plt+0x288>  // b.any
  401f28:	ldr	x1, [x25, #80]
  401f2c:	add	x0, x19, #0x70
  401f30:	bl	40ff58 <_ZdlPvm@@Base+0x6d8>
  401f34:	b	401e28 <feof@plt+0x178>
  401f38:	cmp	w0, #0x3f
  401f3c:	b.ne	401e28 <feof@plt+0x178>  // b.any
  401f40:	adrp	x3, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  401f44:	mov	x2, #0x129                 	// #297
  401f48:	mov	x1, #0x1                   	// #1
  401f4c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2780>
  401f50:	ldr	x3, [x3, #3776]
  401f54:	add	x0, x0, #0x3e0
  401f58:	bl	401c40 <fwrite@plt>
  401f5c:	mov	w0, #0x1                   	// #1
  401f60:	bl	401c30 <exit@plt>
  401f64:	mov	x0, x22
  401f68:	bl	401910 <fclose@plt>
  401f6c:	ldr	w1, [sp, #144]
  401f70:	b	401da4 <feof@plt+0xf4>
  401f74:	ldr	x0, [x25, #80]
  401f78:	mov	w2, #0xa                   	// #10
  401f7c:	mov	x1, #0x0                   	// #0
  401f80:	bl	401940 <strtol@plt>
  401f84:	str	w0, [x19, #72]
  401f88:	b	401e28 <feof@plt+0x178>
  401f8c:	adrp	x1, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  401f90:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2780>
  401f94:	add	x0, x0, #0x370
  401f98:	ldr	x1, [x1, #3728]
  401f9c:	bl	401ca0 <printf@plt>
  401fa0:	mov	w0, #0x0                   	// #0
  401fa4:	bl	401c30 <exit@plt>
  401fa8:	ldr	x0, [x25, #80]
  401fac:	str	x0, [x19, #16]
  401fb0:	b	401e28 <feof@plt+0x178>
  401fb4:	ldr	x0, [x25, #80]
  401fb8:	mov	w2, #0xa                   	// #10
  401fbc:	mov	x1, #0x0                   	// #0
  401fc0:	bl	401940 <strtol@plt>
  401fc4:	tbnz	w0, #31, 402068 <feof@plt+0x3b8>
  401fc8:	cmp	w0, #0x3
  401fcc:	b.gt	4020b4 <feof@plt+0x404>
  401fd0:	str	w0, [x24, #20]
  401fd4:	b.ne	401e28 <feof@plt+0x178>  // b.any
  401fd8:	adrp	x3, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  401fdc:	add	x3, x3, #0xf98
  401fe0:	mov	x2, x3
  401fe4:	mov	x1, x3
  401fe8:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2780>
  401fec:	add	x0, x0, #0x340
  401ff0:	bl	4077c8 <feof@plt+0x5b18>
  401ff4:	mov	w0, #0x1                   	// #1
  401ff8:	bl	401c30 <exit@plt>
  401ffc:	ldr	x0, [x25, #80]
  402000:	mov	w2, #0xa                   	// #10
  402004:	mov	x1, #0x0                   	// #0
  402008:	bl	401940 <strtol@plt>
  40200c:	tbz	w0, #31, 402070 <feof@plt+0x3c0>
  402010:	str	wzr, [x24, #16]
  402014:	b	401e28 <feof@plt+0x178>
  402018:	ldr	x2, [x25, #80]
  40201c:	mov	x1, x27
  402020:	str	x2, [sp, #136]
  402024:	mov	x0, x2
  402028:	bl	401ba0 <strcmp@plt>
  40202c:	ldr	x2, [sp, #136]
  402030:	cbnz	w0, 402084 <feof@plt+0x3d4>
  402034:	str	wzr, [x24, #12]
  402038:	b	401e28 <feof@plt+0x178>
  40203c:	ldr	x0, [x25, #80]
  402040:	str	x0, [x19, #128]
  402044:	b	401e28 <feof@plt+0x178>
  402048:	adrp	x3, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40204c:	add	x3, x3, #0xf98
  402050:	mov	x2, x3
  402054:	mov	x1, x3
  402058:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2780>
  40205c:	add	x0, x0, #0x238
  402060:	bl	407a48 <feof@plt+0x5d98>
  402064:	b	401d10 <feof@plt+0x60>
  402068:	str	wzr, [x24, #20]
  40206c:	b	401e28 <feof@plt+0x178>
  402070:	cmp	w0, #0x3
  402074:	b.gt	4020a8 <feof@plt+0x3f8>
  402078:	str	w0, [x24, #16]
  40207c:	b.ne	401e28 <feof@plt+0x178>  // b.any
  402080:	b	401fd8 <feof@plt+0x328>
  402084:	mov	x0, x2
  402088:	mov	x1, x28
  40208c:	str	x2, [sp, #136]
  402090:	bl	401ba0 <strcmp@plt>
  402094:	ldr	x2, [sp, #136]
  402098:	cbnz	w0, 4020c0 <feof@plt+0x410>
  40209c:	mov	w0, #0x1                   	// #1
  4020a0:	str	w0, [x24, #12]
  4020a4:	b	401e28 <feof@plt+0x178>
  4020a8:	mov	w0, #0x4                   	// #4
  4020ac:	str	w0, [x24, #16]
  4020b0:	b	401e28 <feof@plt+0x178>
  4020b4:	mov	w0, #0x4                   	// #4
  4020b8:	str	w0, [x24, #20]
  4020bc:	b	401e28 <feof@plt+0x178>
  4020c0:	mov	x1, x2
  4020c4:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2780>
  4020c8:	add	x0, x0, #0x3a8
  4020cc:	bl	401ca0 <printf@plt>
  4020d0:	b	401e28 <feof@plt+0x178>
  4020d4:	adrp	x3, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4020d8:	add	x3, x3, #0xf98
  4020dc:	mov	x2, x3
  4020e0:	mov	x1, x3
  4020e4:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2780>
  4020e8:	add	x0, x0, #0x2b0
  4020ec:	bl	407a48 <feof@plt+0x5d98>
  4020f0:	b	401d54 <feof@plt+0xa4>
  4020f4:	adrp	x0, 429000 <_Znam@GLIBCXX_3.4>
  4020f8:	ldr	w0, [x0, #644]
  4020fc:	cmp	w21, w0
  402100:	b.le	4022b4 <feof@plt+0x604>
  402104:	mvn	w27, w0
  402108:	sxtw	x22, w0
  40210c:	add	w27, w27, w21
  402110:	add	x0, x22, #0x1
  402114:	add	x27, x27, x0
  402118:	b	40212c <feof@plt+0x47c>
  40211c:	str	w22, [x19, #88]
  402120:	add	x22, x22, #0x1
  402124:	cmp	x27, x22
  402128:	b.eq	4022b4 <feof@plt+0x604>  // b.none
  40212c:	ldr	x23, [x20, x22, lsl #3]
  402130:	mov	x1, x26
  402134:	mov	w25, w22
  402138:	mov	x0, x23
  40213c:	bl	401ba0 <strcmp@plt>
  402140:	cbz	w0, 40211c <feof@plt+0x46c>
  402144:	ldrb	w0, [x23]
  402148:	cmp	w0, #0x2d
  40214c:	b.eq	402120 <feof@plt+0x470>  // b.none
  402150:	ldp	w1, w2, [x24, #16]
  402154:	cbnz	w1, 4022c4 <feof@plt+0x614>
  402158:	cbz	w2, 4022f0 <feof@plt+0x640>
  40215c:	mov	w1, w2
  402160:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2780>
  402164:	add	x0, x0, #0x518
  402168:	bl	403098 <feof@plt+0x13e8>
  40216c:	str	x0, [x19, #64]
  402170:	ldr	x22, [x19, #128]
  402174:	cbz	x22, 40245c <feof@plt+0x7ac>
  402178:	ldrb	w0, [x22]
  40217c:	cbnz	w0, 402434 <feof@plt+0x784>
  402180:	mov	x0, x22
  402184:	mov	w1, #0x25                  	// #37
  402188:	bl	401970 <strchr@plt>
  40218c:	cbnz	x0, 402768 <feof@plt+0xab8>
  402190:	ldr	x23, [x19, #16]
  402194:	cbz	x23, 4023d0 <feof@plt+0x720>
  402198:	mov	x0, x23
  40219c:	mov	w1, #0x25                  	// #37
  4021a0:	bl	401970 <strchr@plt>
  4021a4:	cbnz	x0, 4027bc <feof@plt+0xb0c>
  4021a8:	ldrb	w0, [x22]
  4021ac:	cbnz	w0, 4023d8 <feof@plt+0x728>
  4021b0:	mov	x2, x23
  4021b4:	ldr	x1, [x19, #128]
  4021b8:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2780>
  4021bc:	add	x0, x0, #0x618
  4021c0:	bl	403098 <feof@plt+0x13e8>
  4021c4:	str	x0, [x19, #96]
  4021c8:	ldr	x0, [x19, #96]
  4021cc:	cbz	x0, 402508 <feof@plt+0x858>
  4021d0:	ldr	x0, [x19, #96]
  4021d4:	bl	4018d0 <strlen@plt>
  4021d8:	add	x0, x0, #0x4
  4021dc:	bl	401bd0 <malloc@plt>
  4021e0:	str	x0, [x19, #16]
  4021e4:	cbz	x0, 402758 <feof@plt+0xaa8>
  4021e8:	ldr	x0, [x19, #16]
  4021ec:	ldr	x1, [x19, #96]
  4021f0:	bl	401c70 <stpcpy@plt>
  4021f4:	mov	w1, #0x252d                	// #9517
  4021f8:	cmp	w21, w25
  4021fc:	movk	w1, #0x64, lsl #16
  402200:	str	w1, [x0]
  402204:	b.le	402480 <feof@plt+0x7d0>
  402208:	sxtw	x22, w25
  40220c:	sub	w0, w21, #0x1
  402210:	add	x1, x22, #0x1
  402214:	sub	w25, w0, w25
  402218:	add	x25, x25, x1
  40221c:	adrp	x28, 412000 <_ZdlPvm@@Base+0x2780>
  402220:	adrp	x27, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402224:	add	x0, x28, #0x620
  402228:	add	x27, x27, #0xeb0
  40222c:	mov	w1, #0x0                   	// #0
  402230:	adrp	x26, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402234:	str	x0, [sp, #136]
  402238:	b	402284 <feof@plt+0x5d4>
  40223c:	ldr	x1, [sp, #136]
  402240:	mov	x0, x23
  402244:	bl	401b70 <fopen@plt>
  402248:	mov	x28, x0
  40224c:	cbz	x0, 4024c0 <feof@plt+0x810>
  402250:	mov	x1, x28
  402254:	add	x0, x19, #0x88
  402258:	bl	403200 <feof@plt+0x1550>
  40225c:	ldr	x0, [x27]
  402260:	cmp	x28, x0
  402264:	b.eq	402270 <feof@plt+0x5c0>  // b.none
  402268:	mov	x0, x28
  40226c:	bl	401910 <fclose@plt>
  402270:	str	xzr, [x26, #4016]
  402274:	mov	w1, #0x1                   	// #1
  402278:	add	x22, x22, #0x1
  40227c:	cmp	x25, x22
  402280:	b.eq	402304 <feof@plt+0x654>  // b.none
  402284:	ldr	x23, [x20, x22, lsl #3]
  402288:	ldrb	w0, [x23]
  40228c:	cmp	w0, #0x2d
  402290:	b.eq	402278 <feof@plt+0x5c8>  // b.none
  402294:	str	x23, [x26, #4016]
  402298:	ldrb	w0, [x23]
  40229c:	cmp	w0, #0x2d
  4022a0:	b.ne	40223c <feof@plt+0x58c>  // b.any
  4022a4:	ldrb	w0, [x23, #1]
  4022a8:	cbnz	w0, 40223c <feof@plt+0x58c>
  4022ac:	ldr	x28, [x27]
  4022b0:	b	402250 <feof@plt+0x5a0>
  4022b4:	mov	x0, x26
  4022b8:	mov	w25, w21
  4022bc:	bl	401af0 <_ZdaPv@plt>
  4022c0:	b	402150 <feof@plt+0x4a0>
  4022c4:	cbnz	w2, 4022dc <feof@plt+0x62c>
  4022c8:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2780>
  4022cc:	add	x0, x0, #0x530
  4022d0:	bl	403098 <feof@plt+0x13e8>
  4022d4:	str	x0, [x19, #64]
  4022d8:	b	402170 <feof@plt+0x4c0>
  4022dc:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2780>
  4022e0:	add	x0, x0, #0x548
  4022e4:	bl	403098 <feof@plt+0x13e8>
  4022e8:	str	x0, [x19, #64]
  4022ec:	b	402170 <feof@plt+0x4c0>
  4022f0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2780>
  4022f4:	add	x0, x0, #0x510
  4022f8:	bl	403098 <feof@plt+0x13e8>
  4022fc:	str	x0, [x19, #64]
  402300:	b	402170 <feof@plt+0x4c0>
  402304:	cbz	w1, 402480 <feof@plt+0x7d0>
  402308:	adrp	x23, 412000 <_ZdlPvm@@Base+0x2780>
  40230c:	adrp	x22, 412000 <_ZdlPvm@@Base+0x2780>
  402310:	add	x23, x23, #0x640
  402314:	add	x22, x22, #0x648
  402318:	mov	x2, x23
  40231c:	mov	x1, x22
  402320:	add	x0, x19, #0x20
  402324:	mov	w3, #0x1                   	// #1
  402328:	bl	411788 <_ZdlPvm@@Base+0x1f08>
  40232c:	cbz	x0, 402744 <feof@plt+0xa94>
  402330:	bl	401910 <fclose@plt>
  402334:	adrp	x2, 412000 <_ZdlPvm@@Base+0x2780>
  402338:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2780>
  40233c:	add	x2, x2, #0x660
  402340:	add	x1, x1, #0x668
  402344:	add	x0, x19, #0x18
  402348:	mov	w3, #0x1                   	// #1
  40234c:	bl	411788 <_ZdlPvm@@Base+0x1f08>
  402350:	cbz	x0, 402744 <feof@plt+0xa94>
  402354:	bl	401910 <fclose@plt>
  402358:	mov	x2, x23
  40235c:	mov	x1, x22
  402360:	add	x0, x19, #0x30
  402364:	mov	w3, #0x1                   	// #1
  402368:	bl	411788 <_ZdlPvm@@Base+0x1f08>
  40236c:	cbz	x0, 402744 <feof@plt+0xa94>
  402370:	bl	401910 <fclose@plt>
  402374:	adrp	x2, 412000 <_ZdlPvm@@Base+0x2780>
  402378:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2780>
  40237c:	add	x2, x2, #0x670
  402380:	add	x1, x1, #0x678
  402384:	add	x0, x19, #0x50
  402388:	mov	w3, #0x1                   	// #1
  40238c:	bl	411788 <_ZdlPvm@@Base+0x1f08>
  402390:	cbz	x0, 402744 <feof@plt+0xa94>
  402394:	bl	401910 <fclose@plt>
  402398:	mov	x2, x20
  40239c:	mov	w1, w21
  4023a0:	add	x0, x19, #0x88
  4023a4:	bl	406138 <feof@plt+0x4488>
  4023a8:	cbz	w0, 402518 <feof@plt+0x868>
  4023ac:	ldp	x19, x20, [sp, #16]
  4023b0:	ldp	x21, x22, [sp, #32]
  4023b4:	ldp	x23, x24, [sp, #48]
  4023b8:	ldp	x25, x26, [sp, #64]
  4023bc:	ldp	x27, x28, [sp, #80]
  4023c0:	ldp	d8, d9, [sp, #96]
  4023c4:	ldp	d10, d11, [sp, #112]
  4023c8:	ldp	x29, x30, [sp], #176
  4023cc:	ret
  4023d0:	ldrb	w0, [x22]
  4023d4:	cbz	w0, 402410 <feof@plt+0x760>
  4023d8:	mov	x0, x22
  4023dc:	bl	4018d0 <strlen@plt>
  4023e0:	add	x0, x22, x0
  4023e4:	ldurb	w0, [x0, #-1]
  4023e8:	cmp	w0, #0x2f
  4023ec:	b.eq	402408 <feof@plt+0x758>  // b.none
  4023f0:	mov	x1, x22
  4023f4:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2780>
  4023f8:	add	x0, x0, #0x600
  4023fc:	bl	403098 <feof@plt+0x13e8>
  402400:	str	x0, [x19, #128]
  402404:	cbz	x0, 40270c <feof@plt+0xa5c>
  402408:	ldr	x2, [x19, #16]
  40240c:	cbnz	x2, 4021b4 <feof@plt+0x504>
  402410:	ldr	x22, [x19, #128]
  402414:	bl	401a60 <getpid@plt>
  402418:	adrp	x3, 412000 <_ZdlPvm@@Base+0x2780>
  40241c:	mov	w2, w0
  402420:	mov	x1, x22
  402424:	add	x0, x3, #0x608
  402428:	bl	403098 <feof@plt+0x13e8>
  40242c:	str	x0, [x19, #96]
  402430:	b	4021c8 <feof@plt+0x518>
  402434:	mov	x0, x22
  402438:	mov	w1, #0x1ff                 	// #511
  40243c:	bl	401b20 <mkdir@plt>
  402440:	cbz	w0, 402454 <feof@plt+0x7a4>
  402444:	bl	401b00 <__errno_location@plt>
  402448:	ldr	w0, [x0]
  40244c:	cmp	w0, #0x11
  402450:	b.ne	40278c <feof@plt+0xadc>  // b.any
  402454:	ldr	x22, [x19, #128]
  402458:	cbnz	x22, 402180 <feof@plt+0x4d0>
  40245c:	ldr	x0, [x19, #16]
  402460:	cbz	x0, 402470 <feof@plt+0x7c0>
  402464:	mov	w1, #0x25                  	// #37
  402468:	bl	401970 <strchr@plt>
  40246c:	cbnz	x0, 4027bc <feof@plt+0xb0c>
  402470:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4780>
  402474:	add	x0, x0, #0xfd8
  402478:	str	x0, [x19, #128]
  40247c:	b	402408 <feof@plt+0x758>
  402480:	adrp	x25, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402484:	adrp	x2, 412000 <_ZdlPvm@@Base+0x2780>
  402488:	add	x2, x2, #0x680
  40248c:	adrp	x23, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402490:	ldr	x22, [x25, #3760]
  402494:	add	x0, x19, #0x88
  402498:	str	x2, [x23, #4016]
  40249c:	mov	x1, x22
  4024a0:	bl	403200 <feof@plt+0x1550>
  4024a4:	ldr	x0, [x25, #3760]
  4024a8:	cmp	x22, x0
  4024ac:	b.eq	4024b8 <feof@plt+0x808>  // b.none
  4024b0:	mov	x0, x22
  4024b4:	bl	401910 <fclose@plt>
  4024b8:	str	xzr, [x23, #4016]
  4024bc:	b	402308 <feof@plt+0x658>
  4024c0:	mov	x1, x23
  4024c4:	add	x0, sp, #0x90
  4024c8:	bl	407548 <feof@plt+0x5898>
  4024cc:	bl	401b00 <__errno_location@plt>
  4024d0:	ldr	w0, [x0]
  4024d4:	bl	4019c0 <strerror@plt>
  4024d8:	mov	x1, x0
  4024dc:	add	x0, sp, #0xa0
  4024e0:	bl	407548 <feof@plt+0x5898>
  4024e4:	add	x1, sp, #0x90
  4024e8:	add	x2, sp, #0xa0
  4024ec:	adrp	x3, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4024f0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2780>
  4024f4:	add	x3, x3, #0xf98
  4024f8:	add	x0, x0, #0x628
  4024fc:	bl	4077c8 <feof@plt+0x5b18>
  402500:	mov	w0, #0x0                   	// #0
  402504:	b	4023ac <feof@plt+0x6fc>
  402508:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1780>
  40250c:	add	x0, x0, #0xfe8
  402510:	bl	402d58 <feof@plt+0x10a8>
  402514:	b	4021d0 <feof@plt+0x520>
  402518:	ldr	x22, [x19, #80]
  40251c:	mov	x0, #0x28                  	// #40
  402520:	bl	40f818 <_Znwm@@Base>
  402524:	mov	x1, x22
  402528:	mov	x22, x0
  40252c:	bl	406490 <feof@plt+0x47e0>
  402530:	adrp	x23, 412000 <_ZdlPvm@@Base+0x2780>
  402534:	add	x23, x23, #0x688
  402538:	adrp	x25, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40253c:	mov	x0, x22
  402540:	bl	4065b8 <feof@plt+0x4908>
  402544:	mov	w1, w0
  402548:	mov	x0, x22
  40254c:	bl	406650 <feof@plt+0x49a0>
  402550:	and	w0, w0, #0xff
  402554:	cmp	w0, #0xff
  402558:	b.eq	4026b0 <feof@plt+0xa00>  // b.none
  40255c:	mov	x1, x23
  402560:	mov	x0, x22
  402564:	bl	406af8 <feof@plt+0x4e48>
  402568:	cbnz	w0, 402584 <feof@plt+0x8d4>
  40256c:	mov	x0, x22
  402570:	bl	4065b8 <feof@plt+0x4908>
  402574:	ldr	x1, [x25, #3776]
  402578:	and	w0, w0, #0xff
  40257c:	bl	401a90 <fputc@plt>
  402580:	b	40253c <feof@plt+0x88c>
  402584:	mov	x0, x22
  402588:	bl	406e40 <feof@plt+0x5190>
  40258c:	mov	w26, w0
  402590:	mov	x0, x22
  402594:	bl	406e40 <feof@plt+0x5190>
  402598:	mov	w1, w0
  40259c:	fmov	s8, w1
  4025a0:	mov	x0, x22
  4025a4:	bl	406e40 <feof@plt+0x5190>
  4025a8:	mov	w1, w0
  4025ac:	fmov	s11, w1
  4025b0:	mov	x0, x22
  4025b4:	bl	406e40 <feof@plt+0x5190>
  4025b8:	mov	w1, w0
  4025bc:	fmov	s10, w1
  4025c0:	mov	x0, x22
  4025c4:	bl	406e40 <feof@plt+0x5190>
  4025c8:	mov	w1, w0
  4025cc:	fmov	s9, w1
  4025d0:	mov	x0, x22
  4025d4:	bl	406e40 <feof@plt+0x5190>
  4025d8:	mov	w27, w0
  4025dc:	mov	x0, x22
  4025e0:	bl	4072e0 <feof@plt+0x5630>
  4025e4:	ldr	w3, [x24, #4]
  4025e8:	mov	x28, x0
  4025ec:	mov	x0, #0x30                  	// #48
  4025f0:	str	w3, [sp, #136]
  4025f4:	bl	40f818 <_Znwm@@Base>
  4025f8:	str	xzr, [x0]
  4025fc:	mov	v0.16b, v8.16b
  402600:	ldr	w3, [sp, #136]
  402604:	ldr	x2, [x19, #160]
  402608:	str	x28, [x0, #24]
  40260c:	stp	w3, w27, [x0, #32]
  402610:	add	x1, x19, #0xa0
  402614:	mov	v0.s[1], v11.s[0]
  402618:	str	w26, [x0, #40]
  40261c:	mov	v0.s[2], v10.s[0]
  402620:	mov	v0.s[3], v9.s[0]
  402624:	stur	q0, [x0, #8]
  402628:	cbz	x2, 402700 <feof@plt+0xa50>
  40262c:	ldr	x2, [x1, #8]
  402630:	str	x0, [x2]
  402634:	str	x0, [x1, #8]
  402638:	b	402664 <feof@plt+0x9b4>
  40263c:	mov	x0, x22
  402640:	bl	4065b8 <feof@plt+0x4908>
  402644:	mov	w1, w0
  402648:	mov	x0, x22
  40264c:	bl	406650 <feof@plt+0x49a0>
  402650:	and	w0, w0, #0xff
  402654:	cmp	w0, #0xff
  402658:	b.eq	402684 <feof@plt+0x9d4>  // b.none
  40265c:	mov	x0, x22
  402660:	bl	4065b8 <feof@plt+0x4908>
  402664:	mov	x0, x22
  402668:	bl	4065b8 <feof@plt+0x4908>
  40266c:	mov	w1, w0
  402670:	mov	x0, x22
  402674:	bl	406650 <feof@plt+0x49a0>
  402678:	and	w0, w0, #0xff
  40267c:	cmp	w0, #0xa
  402680:	b.ne	40263c <feof@plt+0x98c>  // b.any
  402684:	mov	x0, x22
  402688:	bl	4065b8 <feof@plt+0x4908>
  40268c:	mov	w1, w0
  402690:	mov	x0, x22
  402694:	bl	406650 <feof@plt+0x49a0>
  402698:	and	w0, w0, #0xff
  40269c:	cmp	w0, #0xa
  4026a0:	b.ne	40253c <feof@plt+0x88c>  // b.any
  4026a4:	mov	x0, x22
  4026a8:	bl	4065b8 <feof@plt+0x4908>
  4026ac:	b	40253c <feof@plt+0x88c>
  4026b0:	mov	x24, x19
  4026b4:	ldr	x23, [x24, #160]!
  4026b8:	cbz	x23, 4026d0 <feof@plt+0xa20>
  4026bc:	mov	x1, x23
  4026c0:	mov	x0, x24
  4026c4:	bl	404a30 <feof@plt+0x2d80>
  4026c8:	ldr	x23, [x23]
  4026cc:	b	4026b8 <feof@plt+0xa08>
  4026d0:	ldr	w0, [x19, #40]
  4026d4:	cbnz	w0, 40271c <feof@plt+0xa6c>
  4026d8:	mov	x0, x22
  4026dc:	bl	406540 <feof@plt+0x4890>
  4026e0:	mov	x0, x22
  4026e4:	mov	x1, #0x28                  	// #40
  4026e8:	bl	40f880 <_ZdlPvm@@Base>
  4026ec:	mov	x2, x20
  4026f0:	mov	w1, w21
  4026f4:	add	x0, x19, #0x88
  4026f8:	bl	405de8 <feof@plt+0x4138>
  4026fc:	b	4023ac <feof@plt+0x6fc>
  402700:	dup	v0.2d, x0
  402704:	str	q0, [x19, #160]
  402708:	b	402664 <feof@plt+0x9b4>
  40270c:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1780>
  402710:	add	x0, x0, #0xfe8
  402714:	bl	402d58 <feof@plt+0x10a8>
  402718:	b	402408 <feof@plt+0x758>
  40271c:	adrp	x23, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402720:	mov	x2, #0x5                   	// #5
  402724:	mov	x1, #0x1                   	// #1
  402728:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2780>
  40272c:	ldr	x3, [x23, #3776]
  402730:	add	x0, x0, #0x6a0
  402734:	bl	401c40 <fwrite@plt>
  402738:	ldr	x0, [x23, #3776]
  40273c:	bl	401ad0 <fflush@plt>
  402740:	b	4026d8 <feof@plt+0xa28>
  402744:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2780>
  402748:	add	x0, x0, #0x650
  40274c:	bl	402d58 <feof@plt+0x10a8>
  402750:	mov	w0, #0x1                   	// #1
  402754:	b	4023ac <feof@plt+0x6fc>
  402758:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2780>
  40275c:	add	x0, x0, #0x138
  402760:	bl	402d58 <feof@plt+0x10a8>
  402764:	b	4021e8 <feof@plt+0x538>
  402768:	adrp	x3, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40276c:	add	x3, x3, #0xf98
  402770:	mov	x2, x3
  402774:	mov	x1, x3
  402778:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2780>
  40277c:	add	x0, x0, #0x598
  402780:	bl	4077c8 <feof@plt+0x5b18>
  402784:	mov	w0, #0x1                   	// #1
  402788:	bl	401c30 <exit@plt>
  40278c:	ldr	x1, [x19, #128]
  402790:	add	x0, sp, #0xa0
  402794:	bl	407548 <feof@plt+0x5898>
  402798:	adrp	x3, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40279c:	add	x3, x3, #0xf98
  4027a0:	add	x1, sp, #0xa0
  4027a4:	mov	x2, x3
  4027a8:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2780>
  4027ac:	add	x0, x0, #0x578
  4027b0:	bl	4077c8 <feof@plt+0x5b18>
  4027b4:	mov	w0, #0x1                   	// #1
  4027b8:	bl	401c30 <exit@plt>
  4027bc:	adrp	x3, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4027c0:	add	x3, x3, #0xf98
  4027c4:	mov	x2, x3
  4027c8:	mov	x1, x3
  4027cc:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2780>
  4027d0:	add	x0, x0, #0x5d0
  4027d4:	bl	4077c8 <feof@plt+0x5b18>
  4027d8:	mov	w0, #0x1                   	// #1
  4027dc:	bl	401c30 <exit@plt>
  4027e0:	mov	x1, #0x28                  	// #40
  4027e4:	mov	x19, x0
  4027e8:	mov	x0, x22
  4027ec:	bl	40f880 <_ZdlPvm@@Base>
  4027f0:	mov	x0, x19
  4027f4:	bl	401c50 <_Unwind_Resume@plt>
  4027f8:	stp	x29, x30, [sp, #-48]!
  4027fc:	mov	x29, sp
  402800:	stp	x19, x20, [sp, #16]
  402804:	adrp	x19, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402808:	add	x19, x19, #0xed0
  40280c:	add	x0, x19, #0xb8
  402810:	str	x21, [sp, #32]
  402814:	bl	40fc60 <_ZdlPvm@@Base+0x3e0>
  402818:	add	x21, x19, #0x70
  40281c:	mov	w4, #0x0                   	// #0
  402820:	mov	w3, #0x0                   	// #0
  402824:	mov	x0, x21
  402828:	adrp	x20, 429000 <_Znam@GLIBCXX_3.4>
  40282c:	adrp	x2, 412000 <_ZdlPvm@@Base+0x2780>
  402830:	add	x20, x20, #0x248
  402834:	add	x2, x2, #0x6a8
  402838:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2780>
  40283c:	add	x1, x1, #0x6f0
  402840:	bl	40fda0 <_ZdlPvm@@Base+0x520>
  402844:	mov	x1, x21
  402848:	mov	x2, x20
  40284c:	adrp	x0, 40f000 <feof@plt+0xd350>
  402850:	add	x0, x0, #0xf48
  402854:	bl	401ac0 <__cxa_atexit@plt>
  402858:	str	wzr, [x19, #176]
  40285c:	add	x1, x19, #0xa0
  402860:	mov	x2, x20
  402864:	adrp	x0, 402000 <feof@plt+0x350>
  402868:	add	x0, x0, #0xbc8
  40286c:	stp	xzr, xzr, [x19, #160]
  402870:	bl	401ac0 <__cxa_atexit@plt>
  402874:	mov	x2, x20
  402878:	add	x1, x19, #0x88
  40287c:	stp	xzr, xzr, [x19, #136]
  402880:	adrp	x0, 402000 <feof@plt+0x350>
  402884:	ldp	x19, x20, [sp, #16]
  402888:	add	x0, x0, #0xb88
  40288c:	ldr	x21, [sp, #32]
  402890:	ldp	x29, x30, [sp], #48
  402894:	b	401ac0 <__cxa_atexit@plt>
  402898:	stp	x29, x30, [sp, #-16]!
  40289c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2780>
  4028a0:	add	x0, x0, #0x838
  4028a4:	mov	x29, sp
  4028a8:	bl	401bf0 <getenv@plt>
  4028ac:	cbz	x0, 4028b8 <feof@plt+0xc08>
  4028b0:	adrp	x1, 429000 <_Znam@GLIBCXX_3.4>
  4028b4:	str	x0, [x1, #624]
  4028b8:	ldp	x29, x30, [sp], #16
  4028bc:	ret
  4028c0:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4028c4:	str	wzr, [x0, #3992]
  4028c8:	ret
  4028cc:	nop
  4028d0:	stp	x29, x30, [sp, #-32]!
  4028d4:	mov	x29, sp
  4028d8:	str	x19, [sp, #16]
  4028dc:	adrp	x19, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4028e0:	add	x19, x19, #0xfb8
  4028e4:	mov	x0, x19
  4028e8:	bl	411d90 <_ZdlPvm@@Base+0x2510>
  4028ec:	add	x0, x19, #0x8
  4028f0:	ldr	x19, [sp, #16]
  4028f4:	ldp	x29, x30, [sp], #32
  4028f8:	b	40fc60 <_ZdlPvm@@Base+0x3e0>
  4028fc:	nop
  402900:	stp	x29, x30, [sp, #-32]!
  402904:	mov	w4, #0x0                   	// #0
  402908:	mov	w3, #0x0                   	// #0
  40290c:	mov	x29, sp
  402910:	str	x19, [sp, #16]
  402914:	adrp	x19, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402918:	add	x19, x19, #0xfc8
  40291c:	adrp	x2, 412000 <_ZdlPvm@@Base+0x2780>
  402920:	mov	x0, x19
  402924:	add	x2, x2, #0x6a8
  402928:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2780>
  40292c:	add	x1, x1, #0x6f0
  402930:	bl	40fda0 <_ZdlPvm@@Base+0x520>
  402934:	mov	x1, x19
  402938:	adrp	x2, 429000 <_Znam@GLIBCXX_3.4>
  40293c:	ldr	x19, [sp, #16]
  402940:	add	x2, x2, #0x248
  402944:	ldp	x29, x30, [sp], #32
  402948:	adrp	x0, 40f000 <feof@plt+0xd350>
  40294c:	add	x0, x0, #0xf48
  402950:	b	401ac0 <__cxa_atexit@plt>
  402954:	nop
  402958:	stp	x29, x30, [sp, #-32]!
  40295c:	mov	x29, sp
  402960:	str	x19, [sp, #16]
  402964:	adrp	x19, 42b000 <stderr@@GLIBC_2.17+0x140>
  402968:	add	x19, x19, #0x78
  40296c:	mov	x0, x19
  402970:	bl	40def0 <feof@plt+0xc240>
  402974:	mov	x1, x19
  402978:	adrp	x2, 429000 <_Znam@GLIBCXX_3.4>
  40297c:	adrp	x0, 40d000 <feof@plt+0xb350>
  402980:	add	x2, x2, #0x248
  402984:	add	x0, x0, #0xe88
  402988:	bl	401ac0 <__cxa_atexit@plt>
  40298c:	add	x0, x19, #0x10
  402990:	ldr	x19, [sp, #16]
  402994:	ldp	x29, x30, [sp], #32
  402998:	b	40e3c8 <feof@plt+0xc718>
  40299c:	nop
  4029a0:	stp	x29, x30, [sp, #-32]!
  4029a4:	mov	x29, sp
  4029a8:	str	x19, [sp, #16]
  4029ac:	adrp	x19, 42b000 <stderr@@GLIBC_2.17+0x140>
  4029b0:	add	x19, x19, #0xd0
  4029b4:	mov	x0, x19
  4029b8:	bl	40f2b0 <feof@plt+0xd600>
  4029bc:	mov	x1, x19
  4029c0:	adrp	x2, 429000 <_Znam@GLIBCXX_3.4>
  4029c4:	ldr	x19, [sp, #16]
  4029c8:	add	x2, x2, #0x248
  4029cc:	ldp	x29, x30, [sp], #32
  4029d0:	adrp	x0, 40e000 <feof@plt+0xc350>
  4029d4:	add	x0, x0, #0x7e8
  4029d8:	b	401ac0 <__cxa_atexit@plt>
  4029dc:	nop
  4029e0:	adrp	x0, 42c000 <stderr@@GLIBC_2.17+0x1140>
  4029e4:	ldr	w0, [x0, #256]
  4029e8:	cbz	w0, 4029f0 <feof@plt+0xd40>
  4029ec:	ret
  4029f0:	b	40f890 <_ZdlPvm@@Base+0x10>
  4029f4:	nop
  4029f8:	stp	x29, x30, [sp, #-48]!
  4029fc:	mov	x29, sp
  402a00:	stp	x19, x20, [sp, #16]
  402a04:	adrp	x19, 42c000 <stderr@@GLIBC_2.17+0x1140>
  402a08:	add	x19, x19, #0x500
  402a0c:	str	x21, [sp, #32]
  402a10:	add	x21, x19, #0x20
  402a14:	mov	x0, x21
  402a18:	adrp	x20, 429000 <_Znam@GLIBCXX_3.4>
  402a1c:	bl	4115a0 <_ZdlPvm@@Base+0x1d20>
  402a20:	add	x20, x20, #0x248
  402a24:	mov	x1, x21
  402a28:	mov	x2, x20
  402a2c:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1780>
  402a30:	add	x0, x0, #0x4c0
  402a34:	bl	401ac0 <__cxa_atexit@plt>
  402a38:	mov	x2, x20
  402a3c:	add	x1, x19, #0x28
  402a40:	ldp	x19, x20, [sp, #16]
  402a44:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1780>
  402a48:	ldr	x21, [sp, #32]
  402a4c:	add	x0, x0, #0x4d8
  402a50:	ldp	x29, x30, [sp], #48
  402a54:	b	401ac0 <__cxa_atexit@plt>
  402a58:	adrp	x0, 42c000 <stderr@@GLIBC_2.17+0x1140>
  402a5c:	add	x0, x0, #0x530
  402a60:	b	411d90 <_ZdlPvm@@Base+0x2510>
  402a64:	nop
  402a68:	adrp	x0, 42c000 <stderr@@GLIBC_2.17+0x1140>
  402a6c:	ldr	w0, [x0, #1344]
  402a70:	cbnz	w0, 402a78 <feof@plt+0xdc8>
  402a74:	b	411aa8 <_ZdlPvm@@Base+0x2228>
  402a78:	ret
  402a7c:	mov	x29, #0x0                   	// #0
  402a80:	mov	x30, #0x0                   	// #0
  402a84:	mov	x5, x0
  402a88:	ldr	x1, [sp]
  402a8c:	add	x2, sp, #0x8
  402a90:	mov	x6, sp
  402a94:	movz	x0, #0x0, lsl #48
  402a98:	movk	x0, #0x0, lsl #32
  402a9c:	movk	x0, #0x40, lsl #16
  402aa0:	movk	x0, #0x1cc0
  402aa4:	movz	x3, #0x0, lsl #48
  402aa8:	movk	x3, #0x0, lsl #32
  402aac:	movk	x3, #0x41, lsl #16
  402ab0:	movk	x3, #0x1db0
  402ab4:	movz	x4, #0x0, lsl #48
  402ab8:	movk	x4, #0x0, lsl #32
  402abc:	movk	x4, #0x41, lsl #16
  402ac0:	movk	x4, #0x1e30
  402ac4:	bl	401a30 <__libc_start_main@plt>
  402ac8:	bl	401be0 <abort@plt>
  402acc:	adrp	x0, 428000 <_ZdlPvm@@Base+0x18780>
  402ad0:	ldr	x0, [x0, #4064]
  402ad4:	cbz	x0, 402adc <feof@plt+0xe2c>
  402ad8:	b	401c80 <__gmon_start__@plt>
  402adc:	ret
  402ae0:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402ae4:	add	x0, x0, #0xea8
  402ae8:	adrp	x1, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402aec:	add	x1, x1, #0xea8
  402af0:	cmp	x1, x0
  402af4:	b.eq	402b0c <feof@plt+0xe5c>  // b.none
  402af8:	adrp	x1, 411000 <_ZdlPvm@@Base+0x1780>
  402afc:	ldr	x1, [x1, #3672]
  402b00:	cbz	x1, 402b0c <feof@plt+0xe5c>
  402b04:	mov	x16, x1
  402b08:	br	x16
  402b0c:	ret
  402b10:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402b14:	add	x0, x0, #0xea8
  402b18:	adrp	x1, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402b1c:	add	x1, x1, #0xea8
  402b20:	sub	x1, x1, x0
  402b24:	lsr	x2, x1, #63
  402b28:	add	x1, x2, x1, asr #3
  402b2c:	cmp	xzr, x1, asr #1
  402b30:	asr	x1, x1, #1
  402b34:	b.eq	402b4c <feof@plt+0xe9c>  // b.none
  402b38:	adrp	x2, 411000 <_ZdlPvm@@Base+0x1780>
  402b3c:	ldr	x2, [x2, #3680]
  402b40:	cbz	x2, 402b4c <feof@plt+0xe9c>
  402b44:	mov	x16, x2
  402b48:	br	x16
  402b4c:	ret
  402b50:	stp	x29, x30, [sp, #-32]!
  402b54:	mov	x29, sp
  402b58:	str	x19, [sp, #16]
  402b5c:	adrp	x19, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402b60:	ldrb	w0, [x19, #3784]
  402b64:	cbnz	w0, 402b74 <feof@plt+0xec4>
  402b68:	bl	402ae0 <feof@plt+0xe30>
  402b6c:	mov	w0, #0x1                   	// #1
  402b70:	strb	w0, [x19, #3784]
  402b74:	ldr	x19, [sp, #16]
  402b78:	ldp	x29, x30, [sp], #32
  402b7c:	ret
  402b80:	b	402b10 <feof@plt+0xe60>
  402b84:	nop
  402b88:	stp	x29, x30, [sp, #-32]!
  402b8c:	mov	x29, sp
  402b90:	str	x19, [sp, #16]
  402b94:	mov	x19, x0
  402b98:	ldr	x0, [x0]
  402b9c:	cbz	x0, 402bb8 <feof@plt+0xf08>
  402ba0:	ldr	x1, [x0, #264]
  402ba4:	str	x1, [x19]
  402ba8:	mov	x1, #0x110                 	// #272
  402bac:	bl	40f880 <_ZdlPvm@@Base>
  402bb0:	ldr	x0, [x19]
  402bb4:	cbnz	x0, 402ba0 <feof@plt+0xef0>
  402bb8:	ldr	x19, [sp, #16]
  402bbc:	ldp	x29, x30, [sp], #32
  402bc0:	ret
  402bc4:	nop
  402bc8:	stp	x29, x30, [sp, #-32]!
  402bcc:	mov	x29, sp
  402bd0:	stp	x19, x20, [sp, #16]
  402bd4:	mov	x20, x0
  402bd8:	ldr	x19, [x0]
  402bdc:	cbz	x19, 402c14 <feof@plt+0xf64>
  402be0:	ldr	x2, [x19, #24]
  402be4:	mov	x0, x19
  402be8:	ldr	x3, [x19]
  402bec:	str	x3, [x20]
  402bf0:	mov	x1, #0x30                  	// #48
  402bf4:	cbz	x2, 402c20 <feof@plt+0xf70>
  402bf8:	mov	x0, x2
  402bfc:	bl	401950 <free@plt>
  402c00:	mov	x0, x19
  402c04:	mov	x1, #0x30                  	// #48
  402c08:	bl	40f880 <_ZdlPvm@@Base>
  402c0c:	ldr	x19, [x20]
  402c10:	cbnz	x19, 402be0 <feof@plt+0xf30>
  402c14:	ldp	x19, x20, [sp, #16]
  402c18:	ldp	x29, x30, [sp], #32
  402c1c:	ret
  402c20:	bl	40f880 <_ZdlPvm@@Base>
  402c24:	ldr	x19, [x20]
  402c28:	cbnz	x19, 402be0 <feof@plt+0xf30>
  402c2c:	ldp	x19, x20, [sp, #16]
  402c30:	ldp	x29, x30, [sp], #32
  402c34:	ret
  402c38:	stp	x29, x30, [sp, #-80]!
  402c3c:	mov	x29, sp
  402c40:	stp	x19, x20, [sp, #16]
  402c44:	mov	w19, w1
  402c48:	mov	w20, w0
  402c4c:	mov	w1, w0
  402c50:	mov	w0, w19
  402c54:	bl	4018c0 <dup2@plt>
  402c58:	tbnz	w0, #31, 402c74 <feof@plt+0xfc4>
  402c5c:	mov	w0, w19
  402c60:	bl	401b90 <close@plt>
  402c64:	tbnz	w0, #31, 402cf0 <feof@plt+0x1040>
  402c68:	ldp	x19, x20, [sp, #16]
  402c6c:	ldp	x29, x30, [sp], #80
  402c70:	ret
  402c74:	str	x21, [sp, #32]
  402c78:	adrp	x21, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402c7c:	mov	w3, w19
  402c80:	mov	w2, w20
  402c84:	ldr	x0, [x21, #3776]
  402c88:	adrp	x1, 411000 <_ZdlPvm@@Base+0x1780>
  402c8c:	add	x1, x1, #0xe68
  402c90:	bl	4018e0 <fprintf@plt>
  402c94:	cmp	w19, #0x1
  402c98:	b.eq	402d40 <feof@plt+0x1090>  // b.none
  402c9c:	add	x0, sp, #0x40
  402ca0:	adrp	x1, 411000 <_ZdlPvm@@Base+0x1780>
  402ca4:	add	x1, x1, #0xec0
  402ca8:	bl	407548 <feof@plt+0x5898>
  402cac:	bl	401b00 <__errno_location@plt>
  402cb0:	ldr	w0, [x0]
  402cb4:	bl	4019c0 <strerror@plt>
  402cb8:	mov	x1, x0
  402cbc:	add	x0, sp, #0x30
  402cc0:	bl	407548 <feof@plt+0x5898>
  402cc4:	add	x2, sp, #0x30
  402cc8:	add	x1, sp, #0x40
  402ccc:	adrp	x3, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402cd0:	add	x3, x3, #0xf98
  402cd4:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1780>
  402cd8:	add	x0, x0, #0xec8
  402cdc:	bl	407a48 <feof@plt+0x5d98>
  402ce0:	mov	w0, w19
  402ce4:	ldr	x21, [sp, #32]
  402ce8:	bl	401b90 <close@plt>
  402cec:	tbz	w0, #31, 402c68 <feof@plt+0xfb8>
  402cf0:	add	x0, sp, #0x40
  402cf4:	adrp	x1, 411000 <_ZdlPvm@@Base+0x1780>
  402cf8:	add	x1, x1, #0xed0
  402cfc:	bl	407548 <feof@plt+0x5898>
  402d00:	bl	401b00 <__errno_location@plt>
  402d04:	ldr	w0, [x0]
  402d08:	bl	4019c0 <strerror@plt>
  402d0c:	mov	x1, x0
  402d10:	add	x0, sp, #0x30
  402d14:	bl	407548 <feof@plt+0x5898>
  402d18:	add	x2, sp, #0x30
  402d1c:	add	x1, sp, #0x40
  402d20:	adrp	x3, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402d24:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1780>
  402d28:	add	x3, x3, #0xf98
  402d2c:	add	x0, x0, #0xec8
  402d30:	bl	407a48 <feof@plt+0x5d98>
  402d34:	ldp	x19, x20, [sp, #16]
  402d38:	ldp	x29, x30, [sp], #80
  402d3c:	ret
  402d40:	ldr	x0, [x21, #3776]
  402d44:	mov	w2, w20
  402d48:	adrp	x1, 411000 <_ZdlPvm@@Base+0x1780>
  402d4c:	add	x1, x1, #0xe90
  402d50:	bl	4018e0 <fprintf@plt>
  402d54:	b	402c9c <feof@plt+0xfec>
  402d58:	stp	x29, x30, [sp, #-48]!
  402d5c:	mov	x1, x0
  402d60:	add	x0, sp, #0x10
  402d64:	mov	x29, sp
  402d68:	bl	407548 <feof@plt+0x5898>
  402d6c:	bl	401b00 <__errno_location@plt>
  402d70:	ldr	w0, [x0]
  402d74:	bl	4019c0 <strerror@plt>
  402d78:	mov	x1, x0
  402d7c:	add	x0, sp, #0x20
  402d80:	bl	407548 <feof@plt+0x5898>
  402d84:	add	x2, sp, #0x20
  402d88:	add	x1, sp, #0x10
  402d8c:	adrp	x3, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402d90:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1780>
  402d94:	add	x3, x3, #0xf98
  402d98:	add	x0, x0, #0xec8
  402d9c:	bl	407a48 <feof@plt+0x5d98>
  402da0:	ldp	x29, x30, [sp], #48
  402da4:	ret
  402da8:	cbz	x0, 402f00 <feof@plt+0x1250>
  402dac:	stp	x29, x30, [sp, #-64]!
  402db0:	mov	x29, sp
  402db4:	stp	x23, x24, [sp, #48]
  402db8:	adrp	x24, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402dbc:	stp	x21, x22, [sp, #32]
  402dc0:	mov	x21, x0
  402dc4:	add	x22, x24, #0xed0
  402dc8:	ldr	x0, [x24, #3792]
  402dcc:	cbnz	x0, 402de0 <feof@plt+0x1130>
  402dd0:	b	402ee8 <feof@plt+0x1238>
  402dd4:	cmp	w0, #0x20
  402dd8:	ccmp	w0, #0x9, #0x4, ne  // ne = any
  402ddc:	b.ne	402e04 <feof@plt+0x1154>  // b.any
  402de0:	mov	x0, x21
  402de4:	bl	401a70 <getc@plt>
  402de8:	cmn	w0, #0x1
  402dec:	b.ne	402dd4 <feof@plt+0x1124>  // b.any
  402df0:	mov	w0, #0x0                   	// #0
  402df4:	ldp	x21, x22, [sp, #32]
  402df8:	ldp	x23, x24, [sp, #48]
  402dfc:	ldp	x29, x30, [sp], #64
  402e00:	ret
  402e04:	mov	x1, x21
  402e08:	stp	x19, x20, [sp, #16]
  402e0c:	mov	x20, #0x0                   	// #0
  402e10:	bl	4018a0 <ungetc@plt>
  402e14:	nop
  402e18:	mov	x0, x21
  402e1c:	bl	401a70 <getc@plt>
  402e20:	add	w2, w20, #0x1
  402e24:	mov	w19, w0
  402e28:	cmn	w0, #0x1
  402e2c:	b.eq	402ed0 <feof@plt+0x1220>  // b.none
  402e30:	ldr	w0, [x22, #8]
  402e34:	ldr	x23, [x22]
  402e38:	cmp	w0, w2
  402e3c:	b.le	402e70 <feof@plt+0x11c0>
  402e40:	strb	w19, [x23, x20]
  402e44:	add	x1, x23, x20
  402e48:	cmp	w19, #0xa
  402e4c:	add	x20, x20, #0x1
  402e50:	b.ne	402e18 <feof@plt+0x1168>  // b.any
  402e54:	strb	wzr, [x1]
  402e58:	mov	w0, #0x1                   	// #1
  402e5c:	ldp	x19, x20, [sp, #16]
  402e60:	ldp	x21, x22, [sp, #32]
  402e64:	ldp	x23, x24, [sp, #48]
  402e68:	ldp	x29, x30, [sp], #64
  402e6c:	ret
  402e70:	lsl	w0, w0, #1
  402e74:	sxtw	x0, w0
  402e78:	bl	401850 <_Znam@plt>
  402e7c:	ldrsw	x2, [x22, #8]
  402e80:	mov	x1, x23
  402e84:	str	x0, [x22]
  402e88:	bl	401870 <memcpy@plt>
  402e8c:	mov	x0, x23
  402e90:	bl	401af0 <_ZdaPv@plt>
  402e94:	ldr	x2, [x22]
  402e98:	cmp	w19, #0xa
  402e9c:	ldr	w0, [x22, #8]
  402ea0:	add	x1, x2, x20
  402ea4:	strb	w19, [x2, x20]
  402ea8:	add	x20, x20, #0x1
  402eac:	lsl	w0, w0, #1
  402eb0:	str	w0, [x22, #8]
  402eb4:	b.eq	402e54 <feof@plt+0x11a4>  // b.none
  402eb8:	mov	x0, x21
  402ebc:	bl	401a70 <getc@plt>
  402ec0:	add	w2, w20, #0x1
  402ec4:	mov	w19, w0
  402ec8:	cmn	w0, #0x1
  402ecc:	b.ne	402e30 <feof@plt+0x1180>  // b.any
  402ed0:	ldr	x0, [x24, #3792]
  402ed4:	add	x1, x0, w20, sxtw
  402ed8:	mov	w0, #0x1                   	// #1
  402edc:	strb	wzr, [x1]
  402ee0:	ldp	x19, x20, [sp, #16]
  402ee4:	b	402e60 <feof@plt+0x11b0>
  402ee8:	mov	x0, #0x80                  	// #128
  402eec:	bl	401850 <_Znam@plt>
  402ef0:	mov	w1, #0x80                  	// #128
  402ef4:	str	x0, [x24, #3792]
  402ef8:	str	w1, [x22, #8]
  402efc:	b	402de0 <feof@plt+0x1130>
  402f00:	mov	w0, #0x0                   	// #0
  402f04:	ret
  402f08:	stp	x29, x30, [sp, #-64]!
  402f0c:	mov	x29, sp
  402f10:	stp	x19, x20, [sp, #16]
  402f14:	stp	x21, x22, [sp, #32]
  402f18:	mov	w22, w1
  402f1c:	stp	x23, x24, [sp, #48]
  402f20:	mov	x23, x0
  402f24:	mov	w0, #0x2                   	// #2
  402f28:	bl	401b10 <dup@plt>
  402f2c:	mov	w19, w0
  402f30:	mov	w0, #0x1                   	// #1
  402f34:	bl	401b10 <dup@plt>
  402f38:	adrp	x1, 411000 <_ZdlPvm@@Base+0x1780>
  402f3c:	mov	w21, w0
  402f40:	mov	w2, #0x1b6                 	// #438
  402f44:	add	x0, x1, #0xed8
  402f48:	mov	w1, #0x1                   	// #1
  402f4c:	bl	401900 <open@plt>
  402f50:	cmp	w22, #0x0
  402f54:	mov	w20, w0
  402f58:	cset	w24, ne  // ne = any
  402f5c:	cmp	w19, #0x2
  402f60:	ccmp	w0, #0x2, #0x4, gt
  402f64:	b.gt	403030 <feof@plt+0x1380>
  402f68:	cmp	w24, #0x0
  402f6c:	ccmp	w21, #0x1, #0x4, ne  // ne = any
  402f70:	b.gt	402fc0 <feof@plt+0x1310>
  402f74:	tbz	w0, #31, 403050 <feof@plt+0x13a0>
  402f78:	mov	x0, x23
  402f7c:	bl	401b50 <system@plt>
  402f80:	mov	w1, #0x2                   	// #2
  402f84:	mov	w20, w0
  402f88:	mov	w0, w19
  402f8c:	bl	4018c0 <dup2@plt>
  402f90:	cbnz	w22, 402fe4 <feof@plt+0x1334>
  402f94:	cmn	w20, #0x1
  402f98:	b.eq	402ff8 <feof@plt+0x1348>  // b.none
  402f9c:	cbnz	w20, 40305c <feof@plt+0x13ac>
  402fa0:	mov	w0, w19
  402fa4:	bl	401b90 <close@plt>
  402fa8:	mov	w0, w21
  402fac:	ldp	x19, x20, [sp, #16]
  402fb0:	ldp	x21, x22, [sp, #32]
  402fb4:	ldp	x23, x24, [sp, #48]
  402fb8:	ldp	x29, x30, [sp], #64
  402fbc:	b	401b90 <close@plt>
  402fc0:	cmp	w0, #0x1
  402fc4:	b.gt	403044 <feof@plt+0x1394>
  402fc8:	tbz	w0, #31, 403050 <feof@plt+0x13a0>
  402fcc:	mov	x0, x23
  402fd0:	bl	401b50 <system@plt>
  402fd4:	mov	w1, #0x2                   	// #2
  402fd8:	mov	w20, w0
  402fdc:	mov	w0, w19
  402fe0:	bl	4018c0 <dup2@plt>
  402fe4:	mov	w0, w21
  402fe8:	mov	w1, #0x1                   	// #1
  402fec:	bl	4018c0 <dup2@plt>
  402ff0:	cmn	w20, #0x1
  402ff4:	b.ne	402f9c <feof@plt+0x12ec>  // b.any
  402ff8:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402ffc:	mov	x2, x23
  403000:	adrp	x1, 411000 <_ZdlPvm@@Base+0x1780>
  403004:	add	x1, x1, #0xee8
  403008:	ldr	x0, [x0, #3776]
  40300c:	bl	4018e0 <fprintf@plt>
  403010:	mov	w0, w19
  403014:	bl	401b90 <close@plt>
  403018:	mov	w0, w21
  40301c:	ldp	x19, x20, [sp, #16]
  403020:	ldp	x21, x22, [sp, #32]
  403024:	ldp	x23, x24, [sp, #48]
  403028:	ldp	x29, x30, [sp], #64
  40302c:	b	401b90 <close@plt>
  403030:	mov	w1, #0x2                   	// #2
  403034:	bl	4018c0 <dup2@plt>
  403038:	cmp	w24, #0x0
  40303c:	ccmp	w21, #0x1, #0x4, ne  // ne = any
  403040:	b.le	403050 <feof@plt+0x13a0>
  403044:	mov	w0, w20
  403048:	mov	w1, #0x1                   	// #1
  40304c:	bl	4018c0 <dup2@plt>
  403050:	mov	w0, w20
  403054:	bl	401b90 <close@plt>
  403058:	b	402f78 <feof@plt+0x12c8>
  40305c:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403060:	mov	w3, w20
  403064:	mov	x2, x23
  403068:	adrp	x1, 411000 <_ZdlPvm@@Base+0x1780>
  40306c:	ldr	x0, [x0, #3776]
  403070:	add	x1, x1, #0xf00
  403074:	bl	4018e0 <fprintf@plt>
  403078:	mov	w0, w19
  40307c:	bl	401b90 <close@plt>
  403080:	mov	w0, w21
  403084:	ldp	x19, x20, [sp, #16]
  403088:	ldp	x21, x22, [sp, #32]
  40308c:	ldp	x23, x24, [sp, #48]
  403090:	ldp	x29, x30, [sp], #64
  403094:	b	401b90 <close@plt>
  403098:	stp	x29, x30, [sp, #-336]!
  40309c:	mov	x29, sp
  4030a0:	stp	x19, x20, [sp, #16]
  4030a4:	stp	x21, x22, [sp, #32]
  4030a8:	mov	x21, x0
  4030ac:	mov	x0, #0x64                  	// #100
  4030b0:	str	q0, [sp, #144]
  4030b4:	str	q1, [sp, #160]
  4030b8:	str	q2, [sp, #176]
  4030bc:	str	q3, [sp, #192]
  4030c0:	str	q4, [sp, #208]
  4030c4:	str	q5, [sp, #224]
  4030c8:	str	q6, [sp, #240]
  4030cc:	str	q7, [sp, #256]
  4030d0:	stp	x1, x2, [sp, #280]
  4030d4:	stp	x3, x4, [sp, #296]
  4030d8:	stp	x5, x6, [sp, #312]
  4030dc:	str	x7, [sp, #328]
  4030e0:	bl	401bd0 <malloc@plt>
  4030e4:	mov	x20, x0
  4030e8:	cbz	x0, 403184 <feof@plt+0x14d4>
  4030ec:	mov	w19, #0x64                  	// #100
  4030f0:	mov	w22, #0xffffff80            	// #-128
  4030f4:	stp	x23, x24, [sp, #48]
  4030f8:	add	x24, sp, #0x110
  4030fc:	mov	w23, #0xffffffc8            	// #-56
  403100:	str	x25, [sp, #64]
  403104:	mov	x25, #0x64                  	// #100
  403108:	b	403124 <feof@plt+0x1474>
  40310c:	lsl	w19, w19, #1
  403110:	sxtw	x25, w19
  403114:	mov	x1, x25
  403118:	bl	401980 <realloc@plt>
  40311c:	cbz	x0, 4031c8 <feof@plt+0x1518>
  403120:	mov	x20, x0
  403124:	add	x0, sp, #0x150
  403128:	stp	x0, x0, [sp, #112]
  40312c:	mov	x1, x25
  403130:	str	x24, [sp, #128]
  403134:	mov	x2, x21
  403138:	stp	w23, w22, [sp, #136]
  40313c:	add	x3, sp, #0x50
  403140:	ldp	x4, x5, [sp, #112]
  403144:	stp	x4, x5, [sp, #80]
  403148:	mov	x0, x20
  40314c:	ldp	x4, x5, [sp, #128]
  403150:	stp	x4, x5, [sp, #96]
  403154:	bl	401b30 <vsnprintf@plt>
  403158:	mov	w1, w0
  40315c:	sub	w2, w19, #0x1
  403160:	mov	x0, x20
  403164:	tbnz	w1, #31, 40310c <feof@plt+0x145c>
  403168:	cmp	w2, w1
  40316c:	b.le	40310c <feof@plt+0x145c>
  403170:	add	w1, w1, #0x1
  403174:	cmp	w1, w19
  403178:	b.lt	403198 <feof@plt+0x14e8>  // b.tstop
  40317c:	ldp	x23, x24, [sp, #48]
  403180:	ldr	x25, [sp, #64]
  403184:	mov	x0, x20
  403188:	ldp	x19, x20, [sp, #16]
  40318c:	ldp	x21, x22, [sp, #32]
  403190:	ldp	x29, x30, [sp], #336
  403194:	ret
  403198:	bl	411468 <_ZdlPvm@@Base+0x1be8>
  40319c:	mov	x1, x0
  4031a0:	mov	x0, x20
  4031a4:	mov	x20, x1
  4031a8:	bl	401950 <free@plt>
  4031ac:	mov	x0, x20
  4031b0:	ldp	x19, x20, [sp, #16]
  4031b4:	ldp	x21, x22, [sp, #32]
  4031b8:	ldp	x23, x24, [sp, #48]
  4031bc:	ldr	x25, [sp, #64]
  4031c0:	ldp	x29, x30, [sp], #336
  4031c4:	ret
  4031c8:	mov	x0, x20
  4031cc:	mov	x20, #0x0                   	// #0
  4031d0:	bl	401950 <free@plt>
  4031d4:	ldp	x23, x24, [sp, #48]
  4031d8:	ldr	x25, [sp, #64]
  4031dc:	b	403184 <feof@plt+0x14d4>
  4031e0:	str	wzr, [x0, #256]
  4031e4:	mov	x2, #0x100                 	// #256
  4031e8:	str	xzr, [x0, #264]
  4031ec:	mov	w1, #0x0                   	// #0
  4031f0:	b	401960 <memset@plt>
  4031f4:	nop
  4031f8:	stp	xzr, xzr, [x0]
  4031fc:	ret
  403200:	stp	x29, x30, [sp, #-64]!
  403204:	mov	x29, sp
  403208:	stp	x21, x22, [sp, #32]
  40320c:	mov	x22, x1
  403210:	mov	x21, x0
  403214:	mov	x0, x22
  403218:	stp	x19, x20, [sp, #16]
  40321c:	stp	x23, x24, [sp, #48]
  403220:	bl	401cb0 <feof@plt>
  403224:	mov	w23, #0x100                 	// #256
  403228:	mov	w20, w0
  40322c:	cbnz	w0, 403284 <feof@plt+0x15d4>
  403230:	ldr	x19, [x21, #8]
  403234:	cbz	x19, 4032e0 <feof@plt+0x1630>
  403238:	ldr	w24, [x19, #256]
  40323c:	sub	w2, w23, w24
  403240:	cmp	w24, #0x100
  403244:	b.eq	4032a0 <feof@plt+0x15f0>  // b.none
  403248:	sxtw	x2, w2
  40324c:	mov	x0, x19
  403250:	mov	x3, x22
  403254:	mov	x1, #0x1                   	// #1
  403258:	bl	401880 <fread@plt>
  40325c:	cmp	w0, #0x0
  403260:	b.le	403288 <feof@plt+0x15d8>
  403264:	ldr	x2, [x21, #8]
  403268:	ldr	w1, [x2, #256]
  40326c:	add	w0, w1, w0
  403270:	str	w0, [x2, #256]
  403274:	mov	x0, x22
  403278:	bl	401cb0 <feof@plt>
  40327c:	mov	w20, w0
  403280:	cbz	w0, 403230 <feof@plt+0x1580>
  403284:	mov	w20, #0x1                   	// #1
  403288:	mov	w0, w20
  40328c:	ldp	x19, x20, [sp, #16]
  403290:	ldp	x21, x22, [sp, #32]
  403294:	ldp	x23, x24, [sp, #48]
  403298:	ldp	x29, x30, [sp], #64
  40329c:	ret
  4032a0:	mov	x0, #0x110                 	// #272
  4032a4:	bl	40f818 <_Znwm@@Base>
  4032a8:	str	wzr, [x0, #256]
  4032ac:	mov	x19, x0
  4032b0:	str	xzr, [x0, #264]
  4032b4:	mov	x2, #0x100                 	// #256
  4032b8:	mov	w1, #0x0                   	// #0
  4032bc:	bl	401960 <memset@plt>
  4032c0:	ldr	x0, [x21, #8]
  4032c4:	str	x19, [x0, #264]
  4032c8:	ldr	x0, [x21, #8]
  4032cc:	ldr	x19, [x0, #264]
  4032d0:	ldr	w2, [x19, #256]
  4032d4:	str	x19, [x21, #8]
  4032d8:	sub	w2, w24, w2
  4032dc:	b	403248 <feof@plt+0x1598>
  4032e0:	mov	x0, #0x110                 	// #272
  4032e4:	bl	40f818 <_Znwm@@Base>
  4032e8:	str	wzr, [x0, #256]
  4032ec:	mov	x19, x0
  4032f0:	str	xzr, [x0, #264]
  4032f4:	mov	x2, #0x100                 	// #256
  4032f8:	mov	w1, #0x0                   	// #0
  4032fc:	bl	401960 <memset@plt>
  403300:	dup	v0.2d, x19
  403304:	mov	x2, #0x100                 	// #256
  403308:	str	q0, [x21]
  40330c:	b	40324c <feof@plt+0x159c>
  403310:	stp	x29, x30, [sp, #-144]!
  403314:	mov	x29, sp
  403318:	stp	x23, x24, [sp, #48]
  40331c:	mov	w23, w3
  403320:	ldr	x3, [x1]
  403324:	cbz	x3, 40345c <feof@plt+0x17ac>
  403328:	ldr	w9, [x3, #256]
  40332c:	mov	x24, x0
  403330:	stp	x19, x20, [sp, #16]
  403334:	stp	x21, x22, [sp, #32]
  403338:	mov	x21, x1
  40333c:	mov	x22, x2
  403340:	stp	x25, x26, [sp, #64]
  403344:	ldr	w26, [x2]
  403348:	stp	x27, x28, [sp, #80]
  40334c:	cmp	w26, w9
  403350:	b.ge	4039d4 <feof@plt+0x1d24>  // b.tcont
  403354:	sxtw	x28, w26
  403358:	mov	x4, x28
  40335c:	b	403370 <feof@plt+0x16c0>
  403360:	add	w20, w4, #0x1
  403364:	add	x4, x4, #0x1
  403368:	cmp	w9, w4
  40336c:	b.le	403388 <feof@plt+0x16d8>
  403370:	ldrb	w0, [x3, x4]
  403374:	cmp	w0, #0x5c
  403378:	ccmp	w0, #0xa, #0x4, ne  // ne = any
  40337c:	b.ne	403360 <feof@plt+0x16b0>  // b.any
  403380:	cmp	w0, #0xa
  403384:	cinc	w20, w4, eq  // eq = none
  403388:	sub	w26, w20, w26
  40338c:	add	x28, x3, x28
  403390:	cmp	w26, #0x0
  403394:	b.le	40342c <feof@plt+0x177c>
  403398:	adrp	x27, 411000 <_ZdlPvm@@Base+0x1780>
  40339c:	mov	w25, #0x0                   	// #0
  4033a0:	add	x27, x27, #0xf80
  4033a4:	b	4033b8 <feof@plt+0x1708>
  4033a8:	add	w25, w25, w19
  4033ac:	add	x28, x28, w19, sxtw
  4033b0:	cmp	w26, w25
  4033b4:	b.le	403424 <feof@plt+0x1774>
  4033b8:	sub	w2, w26, w25
  4033bc:	mov	x1, x28
  4033c0:	mov	w0, #0x1                   	// #1
  4033c4:	sxtw	x2, w2
  4033c8:	bl	401bc0 <write@plt>
  4033cc:	mov	x19, x0
  4033d0:	tbz	w0, #31, 4033a8 <feof@plt+0x16f8>
  4033d4:	mov	x1, x27
  4033d8:	add	x0, sp, #0x70
  4033dc:	bl	407548 <feof@plt+0x5898>
  4033e0:	add	w25, w25, w19
  4033e4:	add	x28, x28, w19, sxtw
  4033e8:	bl	401b00 <__errno_location@plt>
  4033ec:	ldr	w0, [x0]
  4033f0:	bl	4019c0 <strerror@plt>
  4033f4:	mov	x1, x0
  4033f8:	add	x0, sp, #0x80
  4033fc:	bl	407548 <feof@plt+0x5898>
  403400:	add	x2, sp, #0x80
  403404:	add	x1, sp, #0x70
  403408:	adrp	x3, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40340c:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1780>
  403410:	add	x3, x3, #0xf98
  403414:	add	x0, x0, #0xec8
  403418:	bl	407a48 <feof@plt+0x5d98>
  40341c:	cmp	w26, w25
  403420:	b.gt	4033b8 <feof@plt+0x1708>
  403424:	ldr	x3, [x21]
  403428:	ldr	w9, [x3, #256]
  40342c:	cmp	w20, #0xff
  403430:	b.gt	403440 <feof@plt+0x1790>
  403434:	ldrb	w0, [x3, w20, sxtw]
  403438:	cmp	w0, #0x5c
  40343c:	b.eq	4034cc <feof@plt+0x181c>  // b.none
  403440:	cmp	w9, w20
  403444:	b.eq	403468 <feof@plt+0x17b8>  // b.none
  403448:	ldp	x25, x26, [sp, #64]
  40344c:	ldp	x27, x28, [sp, #80]
  403450:	str	w20, [x22]
  403454:	ldp	x19, x20, [sp, #16]
  403458:	ldp	x21, x22, [sp, #32]
  40345c:	ldp	x23, x24, [sp, #48]
  403460:	ldp	x29, x30, [sp], #144
  403464:	ret
  403468:	ldr	x0, [x3, #264]
  40346c:	str	wzr, [x22]
  403470:	str	x0, [x21]
  403474:	cbz	x0, 4034b0 <feof@plt+0x1800>
  403478:	sub	w9, w9, #0x1
  40347c:	ldrb	w0, [x0, w9, sxtw]
  403480:	cmp	w0, #0xa
  403484:	b.eq	4034b0 <feof@plt+0x1800>  // b.none
  403488:	mov	x2, x22
  40348c:	mov	x1, x21
  403490:	mov	w3, w23
  403494:	mov	x0, x24
  403498:	bl	403310 <feof@plt+0x1660>
  40349c:	ldp	x19, x20, [sp, #16]
  4034a0:	ldp	x21, x22, [sp, #32]
  4034a4:	ldp	x25, x26, [sp, #64]
  4034a8:	ldp	x27, x28, [sp, #80]
  4034ac:	b	40345c <feof@plt+0x17ac>
  4034b0:	ldp	x19, x20, [sp, #16]
  4034b4:	ldp	x21, x22, [sp, #32]
  4034b8:	ldp	x23, x24, [sp, #48]
  4034bc:	ldp	x25, x26, [sp, #64]
  4034c0:	ldp	x27, x28, [sp, #80]
  4034c4:	ldp	x29, x30, [sp], #144
  4034c8:	ret
  4034cc:	adrp	x12, 411000 <_ZdlPvm@@Base+0x1780>
  4034d0:	mov	w11, w9
  4034d4:	add	x12, x12, #0xf88
  4034d8:	mov	w7, w20
  4034dc:	mov	x8, x3
  4034e0:	mov	w2, #0x0                   	// #0
  4034e4:	nop
  4034e8:	cmp	w11, w7
  4034ec:	b.le	40356c <feof@plt+0x18bc>
  4034f0:	cmp	w2, #0x1a
  4034f4:	b.gt	40360c <feof@plt+0x195c>
  4034f8:	sxtw	x6, w2
  4034fc:	sxtw	x4, w7
  403500:	mov	x5, x6
  403504:	add	w2, w2, w11
  403508:	sub	x6, x6, x4
  40350c:	sub	w2, w2, w7
  403510:	add	x6, x12, x6
  403514:	b	40352c <feof@plt+0x187c>
  403518:	add	w5, w5, #0x1
  40351c:	cmp	w2, w5
  403520:	b.eq	40356c <feof@plt+0x18bc>  // b.none
  403524:	cmp	w5, #0x1b
  403528:	b.eq	403578 <feof@plt+0x18c8>  // b.none
  40352c:	ldrb	w1, [x8, x4]
  403530:	mov	w10, w4
  403534:	ldrb	w0, [x6, x4]
  403538:	add	w7, w4, #0x1
  40353c:	add	x4, x4, #0x1
  403540:	cmp	w1, w0
  403544:	b.eq	403518 <feof@plt+0x1868>  // b.none
  403548:	cmp	w10, w11
  40354c:	b.lt	403628 <feof@plt+0x1978>  // b.tstop
  403550:	mov	w2, w5
  403554:	nop
  403558:	ldr	x8, [x8, #264]
  40355c:	cbz	x8, 403628 <feof@plt+0x1978>
  403560:	ldr	w11, [x8, #256]
  403564:	mov	w7, #0x0                   	// #0
  403568:	b	4034e8 <feof@plt+0x1838>
  40356c:	cmp	w2, #0x1b
  403570:	b.ne	403558 <feof@plt+0x18a8>  // b.any
  403574:	nop
  403578:	adrp	x28, 411000 <_ZdlPvm@@Base+0x1780>
  40357c:	adrp	x26, 411000 <_ZdlPvm@@Base+0x1780>
  403580:	mov	w20, w7
  403584:	add	x28, x28, #0xf28
  403588:	add	x26, x26, #0xf80
  40358c:	mov	w27, #0x0                   	// #0
  403590:	mov	w25, #0x4                   	// #4
  403594:	str	x8, [x21]
  403598:	b	4035ac <feof@plt+0x18fc>
  40359c:	add	w27, w27, w19
  4035a0:	add	x28, x28, w19, sxtw
  4035a4:	cmp	w27, #0x3
  4035a8:	b.gt	403784 <feof@plt+0x1ad4>
  4035ac:	sub	w2, w25, w27
  4035b0:	mov	x1, x28
  4035b4:	mov	w0, #0x1                   	// #1
  4035b8:	sxtw	x2, w2
  4035bc:	bl	401bc0 <write@plt>
  4035c0:	mov	x19, x0
  4035c4:	tbz	w0, #31, 40359c <feof@plt+0x18ec>
  4035c8:	mov	x1, x26
  4035cc:	add	x0, sp, #0x70
  4035d0:	bl	407548 <feof@plt+0x5898>
  4035d4:	bl	401b00 <__errno_location@plt>
  4035d8:	ldr	w0, [x0]
  4035dc:	bl	4019c0 <strerror@plt>
  4035e0:	mov	x1, x0
  4035e4:	add	x0, sp, #0x80
  4035e8:	bl	407548 <feof@plt+0x5898>
  4035ec:	add	x2, sp, #0x80
  4035f0:	add	x1, sp, #0x70
  4035f4:	adrp	x3, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4035f8:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1780>
  4035fc:	add	x3, x3, #0xf98
  403600:	add	x0, x0, #0xec8
  403604:	bl	407a48 <feof@plt+0x5d98>
  403608:	b	40359c <feof@plt+0x18ec>
  40360c:	cmp	w2, #0x1b
  403610:	b.eq	403578 <feof@plt+0x18c8>  // b.none
  403614:	ldrb	w1, [x8, w7, sxtw]
  403618:	ldrb	w0, [x12, w2, sxtw]
  40361c:	cmp	w1, w0
  403620:	b.eq	403558 <feof@plt+0x18a8>  // b.none
  403624:	nop
  403628:	adrp	x11, 411000 <_ZdlPvm@@Base+0x1780>
  40362c:	mov	w10, w9
  403630:	mov	w19, w20
  403634:	mov	x6, x3
  403638:	add	x11, x11, #0xfa8
  40363c:	mov	w5, #0x0                   	// #0
  403640:	cmp	w10, w19
  403644:	b.le	403744 <feof@plt+0x1a94>
  403648:	cmp	w5, #0x18
  40364c:	b.gt	403760 <feof@plt+0x1ab0>
  403650:	sxtw	x7, w5
  403654:	sxtw	x0, w19
  403658:	mov	x1, x7
  40365c:	add	w5, w5, w10
  403660:	sub	x7, x7, x0
  403664:	sub	w5, w5, w19
  403668:	add	x7, x11, x7
  40366c:	b	403684 <feof@plt+0x19d4>
  403670:	add	w1, w1, #0x1
  403674:	cmp	w5, w1
  403678:	b.eq	403744 <feof@plt+0x1a94>  // b.none
  40367c:	cmp	w1, #0x19
  403680:	b.eq	403a68 <feof@plt+0x1db8>  // b.none
  403684:	ldrb	w4, [x6, x0]
  403688:	mov	w8, w0
  40368c:	ldrb	w2, [x7, x0]
  403690:	add	w19, w0, #0x1
  403694:	add	x0, x0, #0x1
  403698:	cmp	w4, w2
  40369c:	b.eq	403670 <feof@plt+0x19c0>  // b.none
  4036a0:	cmp	w10, w8
  4036a4:	b.le	40377c <feof@plt+0x1acc>
  4036a8:	cmp	w20, w9
  4036ac:	b.ge	403440 <feof@plt+0x1790>  // b.tcont
  4036b0:	add	w0, w20, #0x1
  4036b4:	adrp	x27, 411000 <_ZdlPvm@@Base+0x1780>
  4036b8:	add	x26, x3, w20, sxtw
  4036bc:	add	x27, x27, #0xf80
  4036c0:	mov	w28, #0x0                   	// #0
  4036c4:	mov	w25, #0x1                   	// #1
  4036c8:	str	w20, [x22]
  4036cc:	str	w0, [sp, #108]
  4036d0:	b	4036e4 <feof@plt+0x1a34>
  4036d4:	add	w28, w28, w19
  4036d8:	add	x26, x26, w19, sxtw
  4036dc:	cmp	w28, #0x0
  4036e0:	b.gt	403b98 <feof@plt+0x1ee8>
  4036e4:	sub	w2, w25, w28
  4036e8:	mov	x1, x26
  4036ec:	mov	w0, #0x1                   	// #1
  4036f0:	sxtw	x2, w2
  4036f4:	bl	401bc0 <write@plt>
  4036f8:	mov	x19, x0
  4036fc:	tbz	w0, #31, 4036d4 <feof@plt+0x1a24>
  403700:	mov	x1, x27
  403704:	add	x0, sp, #0x70
  403708:	bl	407548 <feof@plt+0x5898>
  40370c:	bl	401b00 <__errno_location@plt>
  403710:	ldr	w0, [x0]
  403714:	bl	4019c0 <strerror@plt>
  403718:	mov	x1, x0
  40371c:	add	x0, sp, #0x80
  403720:	bl	407548 <feof@plt+0x5898>
  403724:	add	x2, sp, #0x80
  403728:	add	x1, sp, #0x70
  40372c:	adrp	x3, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403730:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1780>
  403734:	add	x3, x3, #0xf98
  403738:	add	x0, x0, #0xec8
  40373c:	bl	407a48 <feof@plt+0x5d98>
  403740:	b	4036d4 <feof@plt+0x1a24>
  403744:	cmp	w5, #0x19
  403748:	b.eq	403a68 <feof@plt+0x1db8>  // b.none
  40374c:	ldr	x6, [x6, #264]
  403750:	cbz	x6, 4036a8 <feof@plt+0x19f8>
  403754:	ldr	w10, [x6, #256]
  403758:	mov	w19, #0x0                   	// #0
  40375c:	b	403640 <feof@plt+0x1990>
  403760:	cmp	w5, #0x19
  403764:	b.eq	403a68 <feof@plt+0x1db8>  // b.none
  403768:	ldrb	w1, [x6, w19, sxtw]
  40376c:	ldrb	w0, [x11, w5, sxtw]
  403770:	cmp	w1, w0
  403774:	b.eq	40374c <feof@plt+0x1a9c>  // b.none
  403778:	b	4036a8 <feof@plt+0x19f8>
  40377c:	mov	w5, w1
  403780:	b	40374c <feof@plt+0x1a9c>
  403784:	adrp	x28, 411000 <_ZdlPvm@@Base+0x1780>
  403788:	adrp	x27, 411000 <_ZdlPvm@@Base+0x1780>
  40378c:	add	x28, x28, #0xf30
  403790:	add	x27, x27, #0xf80
  403794:	mov	w25, #0x0                   	// #0
  403798:	mov	w26, #0x1                   	// #1
  40379c:	b	4037b0 <feof@plt+0x1b00>
  4037a0:	add	w25, w25, w19
  4037a4:	add	x28, x28, w19, sxtw
  4037a8:	cmp	w25, #0x0
  4037ac:	b.gt	403810 <feof@plt+0x1b60>
  4037b0:	sub	w2, w26, w25
  4037b4:	mov	x1, x28
  4037b8:	mov	w0, #0x1                   	// #1
  4037bc:	sxtw	x2, w2
  4037c0:	bl	401bc0 <write@plt>
  4037c4:	mov	x19, x0
  4037c8:	tbz	w0, #31, 4037a0 <feof@plt+0x1af0>
  4037cc:	mov	x1, x27
  4037d0:	add	x0, sp, #0x70
  4037d4:	bl	407548 <feof@plt+0x5898>
  4037d8:	bl	401b00 <__errno_location@plt>
  4037dc:	ldr	w0, [x0]
  4037e0:	bl	4019c0 <strerror@plt>
  4037e4:	mov	x1, x0
  4037e8:	add	x0, sp, #0x80
  4037ec:	bl	407548 <feof@plt+0x5898>
  4037f0:	add	x2, sp, #0x80
  4037f4:	add	x1, sp, #0x70
  4037f8:	adrp	x3, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4037fc:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1780>
  403800:	add	x3, x3, #0xf98
  403804:	add	x0, x0, #0xec8
  403808:	bl	407a48 <feof@plt+0x5d98>
  40380c:	b	4037a0 <feof@plt+0x1af0>
  403810:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403814:	mov	w25, #0x0                   	// #0
  403818:	ldr	x28, [x0, #3808]
  40381c:	mov	x0, x28
  403820:	bl	4018d0 <strlen@plt>
  403824:	mov	x26, x0
  403828:	cmp	w0, #0x0
  40382c:	b.le	4038ac <feof@plt+0x1bfc>
  403830:	adrp	x27, 411000 <_ZdlPvm@@Base+0x1780>
  403834:	add	x27, x27, #0xf80
  403838:	b	40384c <feof@plt+0x1b9c>
  40383c:	add	w25, w25, w19
  403840:	add	x28, x28, w19, sxtw
  403844:	cmp	w26, w25
  403848:	b.le	4038ac <feof@plt+0x1bfc>
  40384c:	sub	w2, w26, w25
  403850:	mov	x1, x28
  403854:	mov	w0, #0x1                   	// #1
  403858:	sxtw	x2, w2
  40385c:	bl	401bc0 <write@plt>
  403860:	mov	x19, x0
  403864:	tbz	w0, #31, 40383c <feof@plt+0x1b8c>
  403868:	mov	x1, x27
  40386c:	add	x0, sp, #0x70
  403870:	bl	407548 <feof@plt+0x5898>
  403874:	bl	401b00 <__errno_location@plt>
  403878:	ldr	w0, [x0]
  40387c:	bl	4019c0 <strerror@plt>
  403880:	mov	x1, x0
  403884:	add	x0, sp, #0x80
  403888:	bl	407548 <feof@plt+0x5898>
  40388c:	add	x2, sp, #0x80
  403890:	add	x1, sp, #0x70
  403894:	adrp	x3, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403898:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1780>
  40389c:	add	x3, x3, #0xf98
  4038a0:	add	x0, x0, #0xec8
  4038a4:	bl	407a48 <feof@plt+0x5d98>
  4038a8:	b	40383c <feof@plt+0x1b8c>
  4038ac:	adrp	x28, 411000 <_ZdlPvm@@Base+0x1780>
  4038b0:	adrp	x27, 411000 <_ZdlPvm@@Base+0x1780>
  4038b4:	add	x28, x28, #0xf38
  4038b8:	add	x27, x27, #0xf80
  4038bc:	mov	w25, #0x0                   	// #0
  4038c0:	mov	w26, #0x5                   	// #5
  4038c4:	b	4038d8 <feof@plt+0x1c28>
  4038c8:	add	w25, w25, w19
  4038cc:	add	x28, x28, w19, sxtw
  4038d0:	cmp	w25, #0x4
  4038d4:	b.gt	403938 <feof@plt+0x1c88>
  4038d8:	sub	w2, w26, w25
  4038dc:	mov	x1, x28
  4038e0:	mov	w0, #0x1                   	// #1
  4038e4:	sxtw	x2, w2
  4038e8:	bl	401bc0 <write@plt>
  4038ec:	mov	x19, x0
  4038f0:	tbz	w0, #31, 4038c8 <feof@plt+0x1c18>
  4038f4:	mov	x1, x27
  4038f8:	add	x0, sp, #0x70
  4038fc:	bl	407548 <feof@plt+0x5898>
  403900:	bl	401b00 <__errno_location@plt>
  403904:	ldr	w0, [x0]
  403908:	bl	4019c0 <strerror@plt>
  40390c:	mov	x1, x0
  403910:	add	x0, sp, #0x80
  403914:	bl	407548 <feof@plt+0x5898>
  403918:	add	x2, sp, #0x80
  40391c:	add	x1, sp, #0x70
  403920:	adrp	x3, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403924:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1780>
  403928:	add	x3, x3, #0xf98
  40392c:	add	x0, x0, #0xec8
  403930:	bl	407a48 <feof@plt+0x5d98>
  403934:	b	4038c8 <feof@plt+0x1c18>
  403938:	cbz	w23, 4039dc <feof@plt+0x1d2c>
  40393c:	adrp	x28, 411000 <_ZdlPvm@@Base+0x1780>
  403940:	adrp	x27, 411000 <_ZdlPvm@@Base+0x1780>
  403944:	add	x28, x28, #0xf40
  403948:	add	x27, x27, #0xf80
  40394c:	mov	w25, #0x0                   	// #0
  403950:	mov	w26, #0xa                   	// #10
  403954:	b	403968 <feof@plt+0x1cb8>
  403958:	add	w25, w25, w19
  40395c:	add	x28, x28, w19, sxtw
  403960:	cmp	w25, #0x9
  403964:	b.gt	4039c8 <feof@plt+0x1d18>
  403968:	sub	w2, w26, w25
  40396c:	mov	x1, x28
  403970:	mov	w0, #0x1                   	// #1
  403974:	sxtw	x2, w2
  403978:	bl	401bc0 <write@plt>
  40397c:	mov	x19, x0
  403980:	tbz	w0, #31, 403958 <feof@plt+0x1ca8>
  403984:	mov	x1, x27
  403988:	add	x0, sp, #0x70
  40398c:	bl	407548 <feof@plt+0x5898>
  403990:	bl	401b00 <__errno_location@plt>
  403994:	ldr	w0, [x0]
  403998:	bl	4019c0 <strerror@plt>
  40399c:	mov	x1, x0
  4039a0:	add	x0, sp, #0x80
  4039a4:	bl	407548 <feof@plt+0x5898>
  4039a8:	add	x2, sp, #0x80
  4039ac:	add	x1, sp, #0x70
  4039b0:	adrp	x3, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4039b4:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1780>
  4039b8:	add	x3, x3, #0xf98
  4039bc:	add	x0, x0, #0xec8
  4039c0:	bl	407a48 <feof@plt+0x5d98>
  4039c4:	b	403958 <feof@plt+0x1ca8>
  4039c8:	ldr	x3, [x21]
  4039cc:	ldr	w9, [x3, #256]
  4039d0:	b	403440 <feof@plt+0x1790>
  4039d4:	mov	w20, w26
  4039d8:	b	40342c <feof@plt+0x177c>
  4039dc:	adrp	x28, 411000 <_ZdlPvm@@Base+0x1780>
  4039e0:	adrp	x27, 411000 <_ZdlPvm@@Base+0x1780>
  4039e4:	add	x28, x28, #0xf50
  4039e8:	add	x27, x27, #0xf80
  4039ec:	mov	w25, #0x0                   	// #0
  4039f0:	mov	w26, #0xa                   	// #10
  4039f4:	b	403a08 <feof@plt+0x1d58>
  4039f8:	add	w25, w25, w19
  4039fc:	add	x28, x28, w19, sxtw
  403a00:	cmp	w25, #0x9
  403a04:	b.gt	4039c8 <feof@plt+0x1d18>
  403a08:	sub	w2, w26, w25
  403a0c:	mov	x1, x28
  403a10:	mov	w0, #0x1                   	// #1
  403a14:	sxtw	x2, w2
  403a18:	bl	401bc0 <write@plt>
  403a1c:	mov	x19, x0
  403a20:	tbz	w0, #31, 4039f8 <feof@plt+0x1d48>
  403a24:	mov	x1, x27
  403a28:	add	x0, sp, #0x70
  403a2c:	bl	407548 <feof@plt+0x5898>
  403a30:	bl	401b00 <__errno_location@plt>
  403a34:	ldr	w0, [x0]
  403a38:	bl	4019c0 <strerror@plt>
  403a3c:	mov	x1, x0
  403a40:	add	x0, sp, #0x80
  403a44:	bl	407548 <feof@plt+0x5898>
  403a48:	add	x2, sp, #0x80
  403a4c:	add	x1, sp, #0x70
  403a50:	adrp	x3, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403a54:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1780>
  403a58:	add	x3, x3, #0xf98
  403a5c:	add	x0, x0, #0xec8
  403a60:	bl	407a48 <feof@plt+0x5d98>
  403a64:	b	4039f8 <feof@plt+0x1d48>
  403a68:	adrp	x28, 411000 <_ZdlPvm@@Base+0x1780>
  403a6c:	adrp	x26, 411000 <_ZdlPvm@@Base+0x1780>
  403a70:	add	x28, x28, #0xf60
  403a74:	add	x26, x26, #0xf80
  403a78:	mov	w27, #0x0                   	// #0
  403a7c:	mov	w25, #0xa                   	// #10
  403a80:	str	x6, [x21]
  403a84:	b	403a98 <feof@plt+0x1de8>
  403a88:	add	w27, w27, w20
  403a8c:	add	x28, x28, w20, sxtw
  403a90:	cmp	w27, #0x9
  403a94:	b.gt	403af8 <feof@plt+0x1e48>
  403a98:	sub	w2, w25, w27
  403a9c:	mov	x1, x28
  403aa0:	mov	w0, #0x1                   	// #1
  403aa4:	sxtw	x2, w2
  403aa8:	bl	401bc0 <write@plt>
  403aac:	mov	x20, x0
  403ab0:	tbz	w0, #31, 403a88 <feof@plt+0x1dd8>
  403ab4:	mov	x1, x26
  403ab8:	add	x0, sp, #0x70
  403abc:	bl	407548 <feof@plt+0x5898>
  403ac0:	bl	401b00 <__errno_location@plt>
  403ac4:	ldr	w0, [x0]
  403ac8:	bl	4019c0 <strerror@plt>
  403acc:	mov	x1, x0
  403ad0:	add	x0, sp, #0x80
  403ad4:	bl	407548 <feof@plt+0x5898>
  403ad8:	add	x2, sp, #0x80
  403adc:	add	x1, sp, #0x70
  403ae0:	adrp	x3, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403ae4:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1780>
  403ae8:	add	x3, x3, #0xf98
  403aec:	add	x0, x0, #0xec8
  403af0:	bl	407a48 <feof@plt+0x5d98>
  403af4:	b	403a88 <feof@plt+0x1dd8>
  403af8:	cbz	w23, 403ba8 <feof@plt+0x1ef8>
  403afc:	adrp	x28, 411000 <_ZdlPvm@@Base+0x1780>
  403b00:	adrp	x27, 411000 <_ZdlPvm@@Base+0x1780>
  403b04:	add	x28, x28, #0xf70
  403b08:	add	x27, x27, #0xf80
  403b0c:	mov	w25, #0x0                   	// #0
  403b10:	mov	w26, #0x5                   	// #5
  403b14:	b	403b28 <feof@plt+0x1e78>
  403b18:	add	w25, w25, w20
  403b1c:	add	x28, x28, w20, sxtw
  403b20:	cmp	w25, #0x4
  403b24:	b.gt	403b88 <feof@plt+0x1ed8>
  403b28:	sub	w2, w26, w25
  403b2c:	mov	x1, x28
  403b30:	mov	w0, #0x1                   	// #1
  403b34:	sxtw	x2, w2
  403b38:	bl	401bc0 <write@plt>
  403b3c:	mov	x20, x0
  403b40:	tbz	w0, #31, 403b18 <feof@plt+0x1e68>
  403b44:	mov	x1, x27
  403b48:	add	x0, sp, #0x70
  403b4c:	bl	407548 <feof@plt+0x5898>
  403b50:	bl	401b00 <__errno_location@plt>
  403b54:	ldr	w0, [x0]
  403b58:	bl	4019c0 <strerror@plt>
  403b5c:	mov	x1, x0
  403b60:	add	x0, sp, #0x80
  403b64:	bl	407548 <feof@plt+0x5898>
  403b68:	add	x2, sp, #0x80
  403b6c:	add	x1, sp, #0x70
  403b70:	adrp	x3, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403b74:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1780>
  403b78:	add	x3, x3, #0xf98
  403b7c:	add	x0, x0, #0xec8
  403b80:	bl	407a48 <feof@plt+0x5d98>
  403b84:	b	403b18 <feof@plt+0x1e68>
  403b88:	ldr	x3, [x21]
  403b8c:	mov	w20, w19
  403b90:	ldr	w9, [x3, #256]
  403b94:	b	403440 <feof@plt+0x1790>
  403b98:	ldr	x3, [x21]
  403b9c:	ldr	w20, [sp, #108]
  403ba0:	ldr	w9, [x3, #256]
  403ba4:	b	403440 <feof@plt+0x1790>
  403ba8:	adrp	x28, 411000 <_ZdlPvm@@Base+0x1780>
  403bac:	adrp	x27, 411000 <_ZdlPvm@@Base+0x1780>
  403bb0:	add	x28, x28, #0xf78
  403bb4:	add	x27, x27, #0xf80
  403bb8:	mov	w25, #0x0                   	// #0
  403bbc:	mov	w26, #0x5                   	// #5
  403bc0:	b	403bd4 <feof@plt+0x1f24>
  403bc4:	add	w25, w25, w20
  403bc8:	add	x28, x28, w20, sxtw
  403bcc:	cmp	w25, #0x4
  403bd0:	b.gt	403b88 <feof@plt+0x1ed8>
  403bd4:	sub	w2, w26, w25
  403bd8:	mov	x1, x28
  403bdc:	mov	w0, #0x1                   	// #1
  403be0:	sxtw	x2, w2
  403be4:	bl	401bc0 <write@plt>
  403be8:	mov	x20, x0
  403bec:	tbz	w0, #31, 403bc4 <feof@plt+0x1f14>
  403bf0:	mov	x1, x27
  403bf4:	add	x0, sp, #0x70
  403bf8:	bl	407548 <feof@plt+0x5898>
  403bfc:	bl	401b00 <__errno_location@plt>
  403c00:	ldr	w0, [x0]
  403c04:	bl	4019c0 <strerror@plt>
  403c08:	mov	x1, x0
  403c0c:	add	x0, sp, #0x80
  403c10:	bl	407548 <feof@plt+0x5898>
  403c14:	add	x2, sp, #0x80
  403c18:	add	x1, sp, #0x70
  403c1c:	adrp	x3, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403c20:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1780>
  403c24:	add	x3, x3, #0xf98
  403c28:	add	x0, x0, #0xec8
  403c2c:	bl	407a48 <feof@plt+0x5d98>
  403c30:	b	403bc4 <feof@plt+0x1f14>
  403c34:	nop
  403c38:	stp	x29, x30, [sp, #-48]!
  403c3c:	mov	x0, x3
  403c40:	mov	x29, sp
  403c44:	stp	x19, x20, [sp, #16]
  403c48:	mov	x20, x1
  403c4c:	mov	x19, x3
  403c50:	str	x21, [sp, #32]
  403c54:	mov	x21, x2
  403c58:	bl	4018d0 <strlen@plt>
  403c5c:	ldr	x11, [x20]
  403c60:	ldr	w8, [x21]
  403c64:	cbz	x11, 403cec <feof@plt+0x203c>
  403c68:	mov	w9, #0x0                   	// #0
  403c6c:	nop
  403c70:	ldr	w13, [x11, #256]
  403c74:	cmp	w8, w13
  403c78:	b.ge	403d04 <feof@plt+0x2054>  // b.tcont
  403c7c:	cmp	w0, w9
  403c80:	b.le	403d28 <feof@plt+0x2078>
  403c84:	sxtw	x10, w9
  403c88:	sxtw	x4, w8
  403c8c:	mov	x5, x10
  403c90:	sub	w8, w13, w8
  403c94:	sub	x10, x10, x4
  403c98:	add	w9, w8, w9
  403c9c:	add	x10, x19, x10
  403ca0:	b	403cb8 <feof@plt+0x2008>
  403ca4:	add	w5, w5, #0x1
  403ca8:	cmp	w5, w9
  403cac:	b.eq	403d00 <feof@plt+0x2050>  // b.none
  403cb0:	cmp	w0, w5
  403cb4:	b.eq	403d0c <feof@plt+0x205c>  // b.none
  403cb8:	ldrb	w7, [x11, x4]
  403cbc:	mov	w12, w4
  403cc0:	ldrb	w6, [x10, x4]
  403cc4:	add	w8, w4, #0x1
  403cc8:	add	x4, x4, #0x1
  403ccc:	cmp	w7, w6
  403cd0:	b.eq	403ca4 <feof@plt+0x1ff4>  // b.none
  403cd4:	cmp	w12, w13
  403cd8:	b.lt	403cec <feof@plt+0x203c>  // b.tstop
  403cdc:	mov	w9, w5
  403ce0:	ldr	x11, [x11, #264]
  403ce4:	mov	w8, #0x0                   	// #0
  403ce8:	cbnz	x11, 403c70 <feof@plt+0x1fc0>
  403cec:	mov	w0, #0x0                   	// #0
  403cf0:	ldp	x19, x20, [sp, #16]
  403cf4:	ldr	x21, [sp, #32]
  403cf8:	ldp	x29, x30, [sp], #48
  403cfc:	ret
  403d00:	mov	w9, w5
  403d04:	cmp	w0, w9
  403d08:	b.ne	403ce0 <feof@plt+0x2030>  // b.any
  403d0c:	str	w8, [x21]
  403d10:	mov	w0, #0x1                   	// #1
  403d14:	str	x11, [x20]
  403d18:	ldp	x19, x20, [sp, #16]
  403d1c:	ldr	x21, [sp, #32]
  403d20:	ldp	x29, x30, [sp], #48
  403d24:	ret
  403d28:	b.eq	403d0c <feof@plt+0x205c>  // b.none
  403d2c:	ldrb	w4, [x11, w8, sxtw]
  403d30:	ldrb	w3, [x19, w9, sxtw]
  403d34:	cmp	w4, w3
  403d38:	b.eq	403ce0 <feof@plt+0x2030>  // b.none
  403d3c:	b	403cec <feof@plt+0x203c>
  403d40:	stp	x29, x30, [sp, #-64]!
  403d44:	mov	x29, sp
  403d48:	stp	x21, x22, [sp, #32]
  403d4c:	ldr	x21, [x1]
  403d50:	stp	x19, x20, [sp, #16]
  403d54:	ldr	w20, [x2]
  403d58:	cbz	x21, 403de4 <feof@plt+0x2134>
  403d5c:	str	x23, [sp, #48]
  403d60:	mov	x23, x2
  403d64:	nop
  403d68:	ldr	w22, [x21, #256]
  403d6c:	cmp	w20, w22
  403d70:	b.ge	403db8 <feof@plt+0x2108>  // b.tcont
  403d74:	sxtw	x19, w20
  403d78:	b	403d8c <feof@plt+0x20dc>
  403d7c:	add	w20, w19, #0x1
  403d80:	add	x19, x19, #0x1
  403d84:	cmp	w22, w19
  403d88:	b.le	403db8 <feof@plt+0x2108>
  403d8c:	ldrb	w0, [x21, x19]
  403d90:	mov	w20, w19
  403d94:	bl	401920 <isspace@plt>
  403d98:	cbnz	w0, 403d7c <feof@plt+0x20cc>
  403d9c:	str	w20, [x23]
  403da0:	mov	w0, #0x1                   	// #1
  403da4:	ldr	x23, [sp, #48]
  403da8:	ldp	x19, x20, [sp, #16]
  403dac:	ldp	x21, x22, [sp, #32]
  403db0:	ldp	x29, x30, [sp], #64
  403db4:	ret
  403db8:	cmp	w20, w22
  403dbc:	b.ne	403d9c <feof@plt+0x20ec>  // b.any
  403dc0:	ldr	x21, [x21, #264]
  403dc4:	mov	w20, #0x0                   	// #0
  403dc8:	cbnz	x21, 403d68 <feof@plt+0x20b8>
  403dcc:	mov	w0, #0x0                   	// #0
  403dd0:	ldp	x19, x20, [sp, #16]
  403dd4:	ldp	x21, x22, [sp, #32]
  403dd8:	ldr	x23, [sp, #48]
  403ddc:	ldp	x29, x30, [sp], #64
  403de0:	ret
  403de4:	mov	w0, #0x0                   	// #0
  403de8:	b	403da8 <feof@plt+0x20f8>
  403dec:	nop
  403df0:	ldr	x5, [x1]
  403df4:	ldr	w3, [x2]
  403df8:	cbz	x5, 403e38 <feof@plt+0x2188>
  403dfc:	nop
  403e00:	ldr	w6, [x5, #256]
  403e04:	cmp	w3, w6
  403e08:	b.ge	403e3c <feof@plt+0x218c>  // b.tcont
  403e0c:	sxtw	x0, w3
  403e10:	b	403e24 <feof@plt+0x2174>
  403e14:	add	w3, w0, #0x1
  403e18:	add	x0, x0, #0x1
  403e1c:	cmp	w6, w0
  403e20:	b.le	403e3c <feof@plt+0x218c>
  403e24:	ldrb	w4, [x5, x0]
  403e28:	mov	w3, w0
  403e2c:	cmp	w4, #0xa
  403e30:	b.ne	403e14 <feof@plt+0x2164>  // b.any
  403e34:	str	w3, [x2]
  403e38:	ret
  403e3c:	cmp	w3, w6
  403e40:	b.ne	403e34 <feof@plt+0x2184>  // b.any
  403e44:	ldr	x5, [x5, #264]
  403e48:	str	wzr, [x2]
  403e4c:	str	x5, [x1]
  403e50:	mov	w3, #0x0                   	// #0
  403e54:	cbnz	x5, 403e00 <feof@plt+0x2150>
  403e58:	ret
  403e5c:	nop
  403e60:	stp	x29, x30, [sp, #-144]!
  403e64:	mov	x29, sp
  403e68:	stp	x21, x22, [sp, #32]
  403e6c:	mov	x22, x0
  403e70:	ldr	x0, [x0]
  403e74:	str	wzr, [sp, #100]
  403e78:	str	x0, [sp, #104]
  403e7c:	cbz	x0, 404010 <feof@plt+0x2360>
  403e80:	ldr	w4, [x0, #256]
  403e84:	adrp	x21, 411000 <_ZdlPvm@@Base+0x1780>
  403e88:	add	x21, x21, #0xf80
  403e8c:	stp	x23, x24, [sp, #48]
  403e90:	mov	w23, w1
  403e94:	mov	w3, #0x0                   	// #0
  403e98:	stp	x19, x20, [sp, #16]
  403e9c:	stp	x25, x26, [sp, #64]
  403ea0:	cmp	w3, w4
  403ea4:	b.ge	403fa8 <feof@plt+0x22f8>  // b.tcont
  403ea8:	sxtw	x25, w3
  403eac:	mov	x2, x25
  403eb0:	b	403ec4 <feof@plt+0x2214>
  403eb4:	add	w20, w2, #0x1
  403eb8:	add	x2, x2, #0x1
  403ebc:	cmp	w4, w2
  403ec0:	b.le	403edc <feof@plt+0x222c>
  403ec4:	ldrb	w1, [x0, x2]
  403ec8:	cmp	w1, #0x5c
  403ecc:	ccmp	w1, #0xa, #0x4, ne  // ne = any
  403ed0:	b.ne	403eb4 <feof@plt+0x2204>  // b.any
  403ed4:	cmp	w1, #0xa
  403ed8:	cinc	w20, w2, eq  // eq = none
  403edc:	sub	w19, w20, w3
  403ee0:	add	x25, x0, x25
  403ee4:	cmp	w19, #0x0
  403ee8:	b.le	403f70 <feof@plt+0x22c0>
  403eec:	mov	w26, #0x0                   	// #0
  403ef0:	b	403f04 <feof@plt+0x2254>
  403ef4:	add	w26, w26, w24
  403ef8:	add	x25, x25, w24, sxtw
  403efc:	cmp	w19, w26
  403f00:	b.le	403f70 <feof@plt+0x22c0>
  403f04:	sub	w2, w19, w26
  403f08:	mov	x1, x25
  403f0c:	mov	w0, #0x1                   	// #1
  403f10:	sxtw	x2, w2
  403f14:	bl	401bc0 <write@plt>
  403f18:	mov	x24, x0
  403f1c:	tbz	w0, #31, 403ef4 <feof@plt+0x2244>
  403f20:	mov	x1, x21
  403f24:	add	x0, sp, #0x70
  403f28:	bl	407548 <feof@plt+0x5898>
  403f2c:	add	w26, w26, w24
  403f30:	add	x25, x25, w24, sxtw
  403f34:	bl	401b00 <__errno_location@plt>
  403f38:	ldr	w0, [x0]
  403f3c:	bl	4019c0 <strerror@plt>
  403f40:	mov	x1, x0
  403f44:	add	x0, sp, #0x80
  403f48:	bl	407548 <feof@plt+0x5898>
  403f4c:	add	x2, sp, #0x80
  403f50:	add	x1, sp, #0x70
  403f54:	adrp	x3, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403f58:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1780>
  403f5c:	add	x3, x3, #0xf98
  403f60:	add	x0, x0, #0xec8
  403f64:	bl	407a48 <feof@plt+0x5d98>
  403f68:	cmp	w19, w26
  403f6c:	b.gt	403f04 <feof@plt+0x2254>
  403f70:	ldr	x0, [sp, #104]
  403f74:	cmp	w20, #0xff
  403f78:	ldr	w4, [x0, #256]
  403f7c:	b.gt	403f90 <feof@plt+0x22e0>
  403f80:	ldrb	w1, [x0, w20, sxtw]
  403f84:	sxtw	x9, w20
  403f88:	cmp	w1, #0x5c
  403f8c:	b.eq	40401c <feof@plt+0x236c>  // b.none
  403f90:	cmp	w4, w20
  403f94:	b.eq	403fb0 <feof@plt+0x2300>  // b.none
  403f98:	str	w20, [sp, #100]
  403f9c:	mov	w3, w20
  403fa0:	cmp	w3, w4
  403fa4:	b.lt	403ea8 <feof@plt+0x21f8>  // b.tstop
  403fa8:	mov	w20, w3
  403fac:	b	403f70 <feof@plt+0x22c0>
  403fb0:	ldr	x0, [x0, #264]
  403fb4:	str	wzr, [sp, #100]
  403fb8:	str	x0, [sp, #104]
  403fbc:	cbz	x0, 404004 <feof@plt+0x2354>
  403fc0:	sub	w4, w4, #0x1
  403fc4:	ldrb	w1, [x0, w4, sxtw]
  403fc8:	cmp	w1, #0xa
  403fcc:	b.ne	403fdc <feof@plt+0x232c>  // b.any
  403fd0:	ldr	w4, [x0, #256]
  403fd4:	mov	w3, #0x0                   	// #0
  403fd8:	b	403ea0 <feof@plt+0x21f0>
  403fdc:	mov	x0, x22
  403fe0:	mov	w3, w23
  403fe4:	add	x2, sp, #0x64
  403fe8:	add	x1, sp, #0x68
  403fec:	bl	403310 <feof@plt+0x1660>
  403ff0:	ldr	x0, [sp, #104]
  403ff4:	cbz	x0, 404004 <feof@plt+0x2354>
  403ff8:	ldr	w4, [x0, #256]
  403ffc:	ldr	w3, [sp, #100]
  404000:	b	403ea0 <feof@plt+0x21f0>
  404004:	ldp	x19, x20, [sp, #16]
  404008:	ldp	x23, x24, [sp, #48]
  40400c:	ldp	x25, x26, [sp, #64]
  404010:	ldp	x21, x22, [sp, #32]
  404014:	ldp	x29, x30, [sp], #144
  404018:	ret
  40401c:	mov	w8, w4
  404020:	mov	w6, w20
  404024:	adrp	x13, 411000 <_ZdlPvm@@Base+0x1780>
  404028:	mov	x7, x0
  40402c:	add	x13, x13, #0xf88
  404030:	cmp	w8, w6
  404034:	mov	w3, #0x0                   	// #0
  404038:	b.le	4040c0 <feof@plt+0x2410>
  40403c:	nop
  404040:	cmp	w3, #0x1a
  404044:	b.gt	4043c4 <feof@plt+0x2714>
  404048:	sxtw	x5, w3
  40404c:	sxtw	x2, w6
  404050:	mov	x1, x5
  404054:	add	w3, w3, w8
  404058:	sub	x5, x5, x2
  40405c:	sub	w3, w3, w6
  404060:	add	x5, x13, x5
  404064:	b	40407c <feof@plt+0x23cc>
  404068:	add	w1, w1, #0x1
  40406c:	cmp	w3, w1
  404070:	b.eq	4040c0 <feof@plt+0x2410>  // b.none
  404074:	cmp	w1, #0x1b
  404078:	b.eq	4040c8 <feof@plt+0x2418>  // b.none
  40407c:	ldrb	w11, [x7, x2]
  404080:	mov	w12, w2
  404084:	ldrb	w10, [x5, x2]
  404088:	add	w6, w2, #0x1
  40408c:	add	x2, x2, #0x1
  404090:	cmp	w11, w10
  404094:	b.eq	404068 <feof@plt+0x23b8>  // b.none
  404098:	cmp	w8, w12
  40409c:	b.gt	4043e0 <feof@plt+0x2730>
  4040a0:	mov	w3, w1
  4040a4:	nop
  4040a8:	ldr	x7, [x7, #264]
  4040ac:	cbz	x7, 4043e0 <feof@plt+0x2730>
  4040b0:	ldr	w8, [x7, #256]
  4040b4:	mov	w6, #0x0                   	// #0
  4040b8:	cmp	w8, w6
  4040bc:	b.gt	404040 <feof@plt+0x2390>
  4040c0:	cmp	w3, #0x1b
  4040c4:	b.ne	4040a8 <feof@plt+0x23f8>  // b.any
  4040c8:	adrp	x26, 411000 <_ZdlPvm@@Base+0x1780>
  4040cc:	mov	w20, w6
  4040d0:	add	x26, x26, #0xf28
  4040d4:	mov	w24, #0x0                   	// #0
  4040d8:	mov	w25, #0x4                   	// #4
  4040dc:	str	x7, [sp, #104]
  4040e0:	b	4040f4 <feof@plt+0x2444>
  4040e4:	add	w24, w24, w19
  4040e8:	add	x26, x26, w19, sxtw
  4040ec:	cmp	w24, #0x3
  4040f0:	b.gt	404160 <feof@plt+0x24b0>
  4040f4:	sub	w2, w25, w24
  4040f8:	mov	x1, x26
  4040fc:	mov	w0, #0x1                   	// #1
  404100:	sxtw	x2, w2
  404104:	bl	401bc0 <write@plt>
  404108:	mov	x19, x0
  40410c:	tbz	w0, #31, 4040e4 <feof@plt+0x2434>
  404110:	mov	x1, x21
  404114:	add	x0, sp, #0x70
  404118:	bl	407548 <feof@plt+0x5898>
  40411c:	add	w24, w24, w19
  404120:	add	x26, x26, w19, sxtw
  404124:	bl	401b00 <__errno_location@plt>
  404128:	ldr	w0, [x0]
  40412c:	bl	4019c0 <strerror@plt>
  404130:	mov	x1, x0
  404134:	add	x0, sp, #0x80
  404138:	bl	407548 <feof@plt+0x5898>
  40413c:	add	x2, sp, #0x80
  404140:	add	x1, sp, #0x70
  404144:	adrp	x3, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404148:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1780>
  40414c:	add	x3, x3, #0xf98
  404150:	add	x0, x0, #0xec8
  404154:	bl	407a48 <feof@plt+0x5d98>
  404158:	cmp	w24, #0x3
  40415c:	b.le	4040f4 <feof@plt+0x2444>
  404160:	adrp	x26, 411000 <_ZdlPvm@@Base+0x1780>
  404164:	mov	w24, #0x0                   	// #0
  404168:	add	x26, x26, #0xf30
  40416c:	mov	w25, #0x1                   	// #1
  404170:	b	404184 <feof@plt+0x24d4>
  404174:	add	w24, w24, w19
  404178:	add	x26, x26, w19, sxtw
  40417c:	cmp	w24, #0x0
  404180:	b.gt	4041f0 <feof@plt+0x2540>
  404184:	sub	w2, w25, w24
  404188:	mov	x1, x26
  40418c:	mov	w0, #0x1                   	// #1
  404190:	sxtw	x2, w2
  404194:	bl	401bc0 <write@plt>
  404198:	mov	x19, x0
  40419c:	tbz	w0, #31, 404174 <feof@plt+0x24c4>
  4041a0:	mov	x1, x21
  4041a4:	add	x0, sp, #0x70
  4041a8:	bl	407548 <feof@plt+0x5898>
  4041ac:	add	w24, w24, w19
  4041b0:	add	x26, x26, w19, sxtw
  4041b4:	bl	401b00 <__errno_location@plt>
  4041b8:	ldr	w0, [x0]
  4041bc:	bl	4019c0 <strerror@plt>
  4041c0:	mov	x1, x0
  4041c4:	add	x0, sp, #0x80
  4041c8:	bl	407548 <feof@plt+0x5898>
  4041cc:	add	x2, sp, #0x80
  4041d0:	add	x1, sp, #0x70
  4041d4:	adrp	x3, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4041d8:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1780>
  4041dc:	add	x3, x3, #0xf98
  4041e0:	add	x0, x0, #0xec8
  4041e4:	bl	407a48 <feof@plt+0x5d98>
  4041e8:	cmp	w24, #0x0
  4041ec:	b.le	404184 <feof@plt+0x24d4>
  4041f0:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4041f4:	mov	w24, #0x0                   	// #0
  4041f8:	ldr	x26, [x0, #3808]
  4041fc:	mov	x0, x26
  404200:	bl	4018d0 <strlen@plt>
  404204:	mov	x25, x0
  404208:	cmp	w0, #0x0
  40420c:	b.gt	404224 <feof@plt+0x2574>
  404210:	b	404290 <feof@plt+0x25e0>
  404214:	add	w24, w24, w19
  404218:	add	x26, x26, w19, sxtw
  40421c:	cmp	w25, w24
  404220:	b.le	404290 <feof@plt+0x25e0>
  404224:	sub	w2, w25, w24
  404228:	mov	x1, x26
  40422c:	mov	w0, #0x1                   	// #1
  404230:	sxtw	x2, w2
  404234:	bl	401bc0 <write@plt>
  404238:	mov	x19, x0
  40423c:	tbz	w0, #31, 404214 <feof@plt+0x2564>
  404240:	mov	x1, x21
  404244:	add	x0, sp, #0x70
  404248:	bl	407548 <feof@plt+0x5898>
  40424c:	add	w24, w24, w19
  404250:	add	x26, x26, w19, sxtw
  404254:	bl	401b00 <__errno_location@plt>
  404258:	ldr	w0, [x0]
  40425c:	bl	4019c0 <strerror@plt>
  404260:	mov	x1, x0
  404264:	add	x0, sp, #0x80
  404268:	bl	407548 <feof@plt+0x5898>
  40426c:	add	x2, sp, #0x80
  404270:	add	x1, sp, #0x70
  404274:	adrp	x3, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404278:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1780>
  40427c:	add	x3, x3, #0xf98
  404280:	add	x0, x0, #0xec8
  404284:	bl	407a48 <feof@plt+0x5d98>
  404288:	cmp	w25, w24
  40428c:	b.gt	404224 <feof@plt+0x2574>
  404290:	adrp	x26, 411000 <_ZdlPvm@@Base+0x1780>
  404294:	mov	w24, #0x0                   	// #0
  404298:	add	x26, x26, #0xf38
  40429c:	mov	w25, #0x5                   	// #5
  4042a0:	b	4042b4 <feof@plt+0x2604>
  4042a4:	add	w24, w24, w19
  4042a8:	add	x26, x26, w19, sxtw
  4042ac:	cmp	w24, #0x4
  4042b0:	b.gt	404320 <feof@plt+0x2670>
  4042b4:	sub	w2, w25, w24
  4042b8:	mov	x1, x26
  4042bc:	mov	w0, #0x1                   	// #1
  4042c0:	sxtw	x2, w2
  4042c4:	bl	401bc0 <write@plt>
  4042c8:	mov	x19, x0
  4042cc:	tbz	w0, #31, 4042a4 <feof@plt+0x25f4>
  4042d0:	mov	x1, x21
  4042d4:	add	x0, sp, #0x70
  4042d8:	bl	407548 <feof@plt+0x5898>
  4042dc:	add	w24, w24, w19
  4042e0:	add	x26, x26, w19, sxtw
  4042e4:	bl	401b00 <__errno_location@plt>
  4042e8:	ldr	w0, [x0]
  4042ec:	bl	4019c0 <strerror@plt>
  4042f0:	mov	x1, x0
  4042f4:	add	x0, sp, #0x80
  4042f8:	bl	407548 <feof@plt+0x5898>
  4042fc:	add	x2, sp, #0x80
  404300:	add	x1, sp, #0x70
  404304:	adrp	x3, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404308:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1780>
  40430c:	add	x3, x3, #0xf98
  404310:	add	x0, x0, #0xec8
  404314:	bl	407a48 <feof@plt+0x5d98>
  404318:	cmp	w24, #0x4
  40431c:	b.le	4042b4 <feof@plt+0x2604>
  404320:	cbz	w23, 404538 <feof@plt+0x2888>
  404324:	adrp	x26, 411000 <_ZdlPvm@@Base+0x1780>
  404328:	mov	w24, #0x0                   	// #0
  40432c:	add	x26, x26, #0xf40
  404330:	mov	w25, #0xa                   	// #10
  404334:	b	404348 <feof@plt+0x2698>
  404338:	add	w24, w24, w19
  40433c:	add	x26, x26, w19, sxtw
  404340:	cmp	w24, #0x9
  404344:	b.gt	4043b8 <feof@plt+0x2708>
  404348:	sub	w2, w25, w24
  40434c:	mov	x1, x26
  404350:	mov	w0, #0x1                   	// #1
  404354:	sxtw	x2, w2
  404358:	bl	401bc0 <write@plt>
  40435c:	mov	x19, x0
  404360:	tbz	w0, #31, 404338 <feof@plt+0x2688>
  404364:	mov	x1, x21
  404368:	add	x0, sp, #0x70
  40436c:	bl	407548 <feof@plt+0x5898>
  404370:	add	w24, w24, w19
  404374:	add	x26, x26, w19, sxtw
  404378:	bl	401b00 <__errno_location@plt>
  40437c:	ldr	w0, [x0]
  404380:	bl	4019c0 <strerror@plt>
  404384:	mov	x1, x0
  404388:	add	x0, sp, #0x80
  40438c:	bl	407548 <feof@plt+0x5898>
  404390:	add	x2, sp, #0x80
  404394:	add	x1, sp, #0x70
  404398:	adrp	x3, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40439c:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1780>
  4043a0:	add	x3, x3, #0xf98
  4043a4:	add	x0, x0, #0xec8
  4043a8:	bl	407a48 <feof@plt+0x5d98>
  4043ac:	cmp	w24, #0x9
  4043b0:	b.le	404348 <feof@plt+0x2698>
  4043b4:	nop
  4043b8:	ldr	x0, [sp, #104]
  4043bc:	ldr	w4, [x0, #256]
  4043c0:	b	403f90 <feof@plt+0x22e0>
  4043c4:	cmp	w3, #0x1b
  4043c8:	b.eq	4040c8 <feof@plt+0x2418>  // b.none
  4043cc:	ldrb	w2, [x7, w6, sxtw]
  4043d0:	ldrb	w1, [x13, w3, sxtw]
  4043d4:	cmp	w2, w1
  4043d8:	b.eq	4040a8 <feof@plt+0x23f8>  // b.none
  4043dc:	nop
  4043e0:	adrp	x12, 411000 <_ZdlPvm@@Base+0x1780>
  4043e4:	mov	w10, w4
  4043e8:	mov	w19, w20
  4043ec:	mov	x5, x0
  4043f0:	add	x12, x12, #0xfa8
  4043f4:	mov	w3, #0x0                   	// #0
  4043f8:	cmp	w10, w19
  4043fc:	b.le	4044f8 <feof@plt+0x2848>
  404400:	cmp	w3, #0x18
  404404:	b.gt	404514 <feof@plt+0x2864>
  404408:	sxtw	x6, w3
  40440c:	sxtw	x2, w19
  404410:	mov	x1, x6
  404414:	add	w3, w3, w10
  404418:	sub	x6, x6, x2
  40441c:	sub	w3, w3, w19
  404420:	add	x6, x12, x6
  404424:	b	40443c <feof@plt+0x278c>
  404428:	add	w1, w1, #0x1
  40442c:	cmp	w1, w3
  404430:	b.eq	4044f4 <feof@plt+0x2844>  // b.none
  404434:	cmp	w1, #0x19
  404438:	b.eq	4045bc <feof@plt+0x290c>  // b.none
  40443c:	ldrb	w8, [x5, x2]
  404440:	mov	w11, w2
  404444:	ldrb	w7, [x6, x2]
  404448:	add	w19, w2, #0x1
  40444c:	add	x2, x2, #0x1
  404450:	cmp	w8, w7
  404454:	b.eq	404428 <feof@plt+0x2778>  // b.none
  404458:	cmp	w10, w11
  40445c:	b.le	404530 <feof@plt+0x2880>
  404460:	cmp	w20, w4
  404464:	b.ge	403f90 <feof@plt+0x22e0>  // b.tcont
  404468:	add	w25, w20, #0x1
  40446c:	mov	w24, #0x0                   	// #0
  404470:	mov	w26, #0x1                   	// #1
  404474:	str	x27, [sp, #80]
  404478:	add	x27, x0, x9
  40447c:	str	w20, [sp, #100]
  404480:	b	404494 <feof@plt+0x27e4>
  404484:	add	w24, w24, w19
  404488:	add	x27, x27, w19, sxtw
  40448c:	cmp	w24, #0x0
  404490:	b.gt	4046cc <feof@plt+0x2a1c>
  404494:	sub	w2, w26, w24
  404498:	mov	x1, x27
  40449c:	mov	w0, #0x1                   	// #1
  4044a0:	sxtw	x2, w2
  4044a4:	bl	401bc0 <write@plt>
  4044a8:	mov	x19, x0
  4044ac:	tbz	w0, #31, 404484 <feof@plt+0x27d4>
  4044b0:	mov	x1, x21
  4044b4:	add	x0, sp, #0x70
  4044b8:	bl	407548 <feof@plt+0x5898>
  4044bc:	bl	401b00 <__errno_location@plt>
  4044c0:	ldr	w0, [x0]
  4044c4:	bl	4019c0 <strerror@plt>
  4044c8:	mov	x1, x0
  4044cc:	add	x0, sp, #0x80
  4044d0:	bl	407548 <feof@plt+0x5898>
  4044d4:	add	x2, sp, #0x80
  4044d8:	add	x1, sp, #0x70
  4044dc:	adrp	x3, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4044e0:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1780>
  4044e4:	add	x3, x3, #0xf98
  4044e8:	add	x0, x0, #0xec8
  4044ec:	bl	407a48 <feof@plt+0x5d98>
  4044f0:	b	404484 <feof@plt+0x27d4>
  4044f4:	mov	w3, w1
  4044f8:	cmp	w3, #0x19
  4044fc:	b.eq	4045bc <feof@plt+0x290c>  // b.none
  404500:	ldr	x5, [x5, #264]
  404504:	cbz	x5, 404460 <feof@plt+0x27b0>
  404508:	ldr	w10, [x5, #256]
  40450c:	mov	w19, #0x0                   	// #0
  404510:	b	4043f8 <feof@plt+0x2748>
  404514:	cmp	w3, #0x19
  404518:	b.eq	4045bc <feof@plt+0x290c>  // b.none
  40451c:	ldrb	w2, [x5, w19, sxtw]
  404520:	ldrb	w1, [x12, w3, sxtw]
  404524:	cmp	w2, w1
  404528:	b.eq	404500 <feof@plt+0x2850>  // b.none
  40452c:	b	404460 <feof@plt+0x27b0>
  404530:	mov	w3, w1
  404534:	b	404500 <feof@plt+0x2850>
  404538:	adrp	x26, 411000 <_ZdlPvm@@Base+0x1780>
  40453c:	mov	w24, #0x0                   	// #0
  404540:	add	x26, x26, #0xf50
  404544:	mov	w25, #0xa                   	// #10
  404548:	b	40455c <feof@plt+0x28ac>
  40454c:	add	w24, w24, w19
  404550:	add	x26, x26, w19, sxtw
  404554:	cmp	w24, #0x9
  404558:	b.gt	4043b8 <feof@plt+0x2708>
  40455c:	sub	w2, w25, w24
  404560:	mov	x1, x26
  404564:	mov	w0, #0x1                   	// #1
  404568:	sxtw	x2, w2
  40456c:	bl	401bc0 <write@plt>
  404570:	mov	x19, x0
  404574:	tbz	w0, #31, 40454c <feof@plt+0x289c>
  404578:	mov	x1, x21
  40457c:	add	x0, sp, #0x70
  404580:	bl	407548 <feof@plt+0x5898>
  404584:	bl	401b00 <__errno_location@plt>
  404588:	ldr	w0, [x0]
  40458c:	bl	4019c0 <strerror@plt>
  404590:	mov	x1, x0
  404594:	add	x0, sp, #0x80
  404598:	bl	407548 <feof@plt+0x5898>
  40459c:	add	x2, sp, #0x80
  4045a0:	add	x1, sp, #0x70
  4045a4:	adrp	x3, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4045a8:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1780>
  4045ac:	add	x3, x3, #0xf98
  4045b0:	add	x0, x0, #0xec8
  4045b4:	bl	407a48 <feof@plt+0x5d98>
  4045b8:	b	40454c <feof@plt+0x289c>
  4045bc:	adrp	x26, 411000 <_ZdlPvm@@Base+0x1780>
  4045c0:	mov	w24, #0x0                   	// #0
  4045c4:	add	x26, x26, #0xf60
  4045c8:	mov	w25, #0xa                   	// #10
  4045cc:	str	x5, [sp, #104]
  4045d0:	b	4045e4 <feof@plt+0x2934>
  4045d4:	add	w24, w24, w20
  4045d8:	add	x26, x26, w20, sxtw
  4045dc:	cmp	w24, #0x9
  4045e0:	b.gt	404644 <feof@plt+0x2994>
  4045e4:	sub	w2, w25, w24
  4045e8:	mov	x1, x26
  4045ec:	mov	w0, #0x1                   	// #1
  4045f0:	sxtw	x2, w2
  4045f4:	bl	401bc0 <write@plt>
  4045f8:	mov	x20, x0
  4045fc:	tbz	w0, #31, 4045d4 <feof@plt+0x2924>
  404600:	mov	x1, x21
  404604:	add	x0, sp, #0x70
  404608:	bl	407548 <feof@plt+0x5898>
  40460c:	bl	401b00 <__errno_location@plt>
  404610:	ldr	w0, [x0]
  404614:	bl	4019c0 <strerror@plt>
  404618:	mov	x1, x0
  40461c:	add	x0, sp, #0x80
  404620:	bl	407548 <feof@plt+0x5898>
  404624:	add	x2, sp, #0x80
  404628:	add	x1, sp, #0x70
  40462c:	adrp	x3, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404630:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1780>
  404634:	add	x3, x3, #0xf98
  404638:	add	x0, x0, #0xec8
  40463c:	bl	407a48 <feof@plt+0x5d98>
  404640:	b	4045d4 <feof@plt+0x2924>
  404644:	cbz	w23, 4046e0 <feof@plt+0x2a30>
  404648:	adrp	x26, 411000 <_ZdlPvm@@Base+0x1780>
  40464c:	mov	w24, #0x0                   	// #0
  404650:	add	x26, x26, #0xf70
  404654:	mov	w25, #0x5                   	// #5
  404658:	b	40466c <feof@plt+0x29bc>
  40465c:	add	w24, w24, w20
  404660:	add	x26, x26, w20, sxtw
  404664:	cmp	w24, #0x4
  404668:	b.gt	404764 <feof@plt+0x2ab4>
  40466c:	sub	w2, w25, w24
  404670:	mov	x1, x26
  404674:	mov	w0, #0x1                   	// #1
  404678:	sxtw	x2, w2
  40467c:	bl	401bc0 <write@plt>
  404680:	mov	x20, x0
  404684:	tbz	w0, #31, 40465c <feof@plt+0x29ac>
  404688:	mov	x1, x21
  40468c:	add	x0, sp, #0x70
  404690:	bl	407548 <feof@plt+0x5898>
  404694:	bl	401b00 <__errno_location@plt>
  404698:	ldr	w0, [x0]
  40469c:	bl	4019c0 <strerror@plt>
  4046a0:	mov	x1, x0
  4046a4:	add	x0, sp, #0x80
  4046a8:	bl	407548 <feof@plt+0x5898>
  4046ac:	add	x2, sp, #0x80
  4046b0:	add	x1, sp, #0x70
  4046b4:	adrp	x3, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4046b8:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1780>
  4046bc:	add	x3, x3, #0xf98
  4046c0:	add	x0, x0, #0xec8
  4046c4:	bl	407a48 <feof@plt+0x5d98>
  4046c8:	b	40465c <feof@plt+0x29ac>
  4046cc:	ldr	x0, [sp, #104]
  4046d0:	mov	w20, w25
  4046d4:	ldr	x27, [sp, #80]
  4046d8:	ldr	w4, [x0, #256]
  4046dc:	b	403f90 <feof@plt+0x22e0>
  4046e0:	adrp	x26, 411000 <_ZdlPvm@@Base+0x1780>
  4046e4:	mov	w24, #0x0                   	// #0
  4046e8:	add	x26, x26, #0xf78
  4046ec:	mov	w25, #0x5                   	// #5
  4046f0:	b	404704 <feof@plt+0x2a54>
  4046f4:	add	w24, w24, w20
  4046f8:	add	x26, x26, w20, sxtw
  4046fc:	cmp	w24, #0x4
  404700:	b.gt	404764 <feof@plt+0x2ab4>
  404704:	sub	w2, w25, w24
  404708:	mov	x1, x26
  40470c:	mov	w0, #0x1                   	// #1
  404710:	sxtw	x2, w2
  404714:	bl	401bc0 <write@plt>
  404718:	mov	x20, x0
  40471c:	tbz	w0, #31, 4046f4 <feof@plt+0x2a44>
  404720:	mov	x1, x21
  404724:	add	x0, sp, #0x70
  404728:	bl	407548 <feof@plt+0x5898>
  40472c:	bl	401b00 <__errno_location@plt>
  404730:	ldr	w0, [x0]
  404734:	bl	4019c0 <strerror@plt>
  404738:	mov	x1, x0
  40473c:	add	x0, sp, #0x80
  404740:	bl	407548 <feof@plt+0x5898>
  404744:	add	x2, sp, #0x80
  404748:	add	x1, sp, #0x70
  40474c:	adrp	x3, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404750:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1780>
  404754:	add	x3, x3, #0xf98
  404758:	add	x0, x0, #0xec8
  40475c:	bl	407a48 <feof@plt+0x5d98>
  404760:	b	4046f4 <feof@plt+0x2a44>
  404764:	ldr	x0, [sp, #104]
  404768:	mov	w20, w19
  40476c:	ldr	w4, [x0, #256]
  404770:	b	403f90 <feof@plt+0x22e0>
  404774:	nop
  404778:	fmov	s0, w1
  40477c:	str	xzr, [x0]
  404780:	ldr	x1, [sp]
  404784:	mov	v0.s[1], w2
  404788:	str	x1, [x0, #24]
  40478c:	stp	w6, w7, [x0, #32]
  404790:	str	w5, [x0, #40]
  404794:	mov	v0.s[2], w3
  404798:	mov	v0.s[3], w4
  40479c:	stur	q0, [x0, #8]
  4047a0:	ret
  4047a4:	nop
  4047a8:	ldr	x0, [x0, #24]
  4047ac:	cbz	x0, 4047b4 <feof@plt+0x2b04>
  4047b0:	b	401950 <free@plt>
  4047b4:	ret
  4047b8:	stp	xzr, xzr, [x0]
  4047bc:	str	wzr, [x0, #16]
  4047c0:	ret
  4047c4:	nop
  4047c8:	sub	sp, sp, #0x70
  4047cc:	stp	x29, x30, [sp, #16]
  4047d0:	add	x29, sp, #0x10
  4047d4:	stp	x21, x22, [sp, #48]
  4047d8:	adrp	x21, 429000 <_Znam@GLIBCXX_3.4>
  4047dc:	stp	x19, x20, [sp, #32]
  4047e0:	mov	w19, w1
  4047e4:	ldr	w1, [x21, #592]
  4047e8:	cmp	w1, w19
  4047ec:	b.eq	4048d0 <feof@plt+0x2c20>  // b.none
  4047f0:	str	x23, [sp, #64]
  4047f4:	adrp	x20, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4047f8:	cmp	w1, #0x0
  4047fc:	add	x20, x20, #0xed0
  404800:	mov	x23, x0
  404804:	b.gt	4048e8 <feof@plt+0x2c38>
  404808:	ldr	w0, [x20, #40]
  40480c:	cbnz	w0, 404900 <feof@plt+0x2c50>
  404810:	ldr	x3, [x20, #32]
  404814:	mov	w1, w19
  404818:	ldr	x2, [x20, #48]
  40481c:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1780>
  404820:	add	x0, x0, #0xfd0
  404824:	bl	403098 <feof@plt+0x13e8>
  404828:	mov	x22, x0
  40482c:	cbz	x0, 404940 <feof@plt+0x2c90>
  404830:	mov	x0, x22
  404834:	mov	w1, #0x1                   	// #1
  404838:	bl	402f08 <feof@plt+0x1258>
  40483c:	add	x3, x21, #0x250
  404840:	ldr	x0, [x23]
  404844:	ldr	w8, [x3, #4]
  404848:	ldr	x1, [x20, #56]
  40484c:	lsl	w4, w8, #3
  404850:	sub	w4, w4, w8
  404854:	cbz	x0, 404878 <feof@plt+0x2bc8>
  404858:	ldr	w2, [x0, #40]
  40485c:	cmp	w19, w2
  404860:	b.ne	404870 <feof@plt+0x2bc0>  // b.any
  404864:	ldr	w2, [x0, #16]
  404868:	cmp	w4, w2
  40486c:	csel	w4, w4, w2, ge  // ge = tcont
  404870:	ldr	x0, [x0]
  404874:	cbnz	x0, 404858 <feof@plt+0x2ba8>
  404878:	ldr	w5, [x3, #8]
  40487c:	adrp	x2, 414000 <_ZdlPvm@@Base+0x4780>
  404880:	ldp	x7, x0, [x20, #24]
  404884:	add	x2, x2, #0xfd8
  404888:	ldr	x6, [x20, #64]
  40488c:	mul	w3, w5, w4
  404890:	str	x0, [sp]
  404894:	adrp	x4, 411000 <_ZdlPvm@@Base+0x1780>
  404898:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2780>
  40489c:	add	x4, x4, #0xff8
  4048a0:	add	x0, x0, #0x0
  4048a4:	sdiv	w3, w3, w8
  4048a8:	bl	403098 <feof@plt+0x13e8>
  4048ac:	mov	x20, x0
  4048b0:	cbz	x0, 404988 <feof@plt+0x2cd8>
  4048b4:	mov	w1, #0x1                   	// #1
  4048b8:	mov	x0, x20
  4048bc:	bl	402f08 <feof@plt+0x1258>
  4048c0:	mov	x0, x20
  4048c4:	bl	401950 <free@plt>
  4048c8:	ldr	x23, [sp, #64]
  4048cc:	str	w19, [x21, #592]
  4048d0:	mov	w0, #0x0                   	// #0
  4048d4:	ldp	x29, x30, [sp, #16]
  4048d8:	ldp	x19, x20, [sp, #32]
  4048dc:	ldp	x21, x22, [sp, #48]
  4048e0:	add	sp, sp, #0x70
  4048e4:	ret
  4048e8:	ldr	x0, [x20, #24]
  4048ec:	bl	401a10 <unlink@plt>
  4048f0:	ldr	x0, [x20, #32]
  4048f4:	bl	401a10 <unlink@plt>
  4048f8:	ldr	w0, [x20, #40]
  4048fc:	cbz	w0, 404810 <feof@plt+0x2b60>
  404900:	adrp	x22, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404904:	mov	w2, w19
  404908:	adrp	x1, 411000 <_ZdlPvm@@Base+0x1780>
  40490c:	add	x1, x1, #0xfc8
  404910:	ldr	x0, [x22, #3776]
  404914:	bl	4018e0 <fprintf@plt>
  404918:	ldr	x0, [x22, #3776]
  40491c:	bl	401ad0 <fflush@plt>
  404920:	ldr	x3, [x20, #32]
  404924:	mov	w1, w19
  404928:	ldr	x2, [x20, #48]
  40492c:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1780>
  404930:	add	x0, x0, #0xfd0
  404934:	bl	403098 <feof@plt+0x13e8>
  404938:	mov	x22, x0
  40493c:	cbnz	x0, 404830 <feof@plt+0x2b80>
  404940:	add	x0, sp, #0x50
  404944:	adrp	x1, 411000 <_ZdlPvm@@Base+0x1780>
  404948:	add	x1, x1, #0xfe8
  40494c:	bl	407548 <feof@plt+0x5898>
  404950:	bl	401b00 <__errno_location@plt>
  404954:	ldr	w0, [x0]
  404958:	bl	4019c0 <strerror@plt>
  40495c:	mov	x1, x0
  404960:	add	x0, sp, #0x60
  404964:	bl	407548 <feof@plt+0x5898>
  404968:	add	x2, sp, #0x60
  40496c:	add	x1, sp, #0x50
  404970:	adrp	x3, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404974:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1780>
  404978:	add	x3, x3, #0xf98
  40497c:	add	x0, x0, #0xec8
  404980:	bl	407a48 <feof@plt+0x5d98>
  404984:	b	404830 <feof@plt+0x2b80>
  404988:	add	x0, sp, #0x50
  40498c:	adrp	x1, 411000 <_ZdlPvm@@Base+0x1780>
  404990:	add	x1, x1, #0xfe8
  404994:	bl	407548 <feof@plt+0x5898>
  404998:	bl	401b00 <__errno_location@plt>
  40499c:	ldr	w0, [x0]
  4049a0:	bl	4019c0 <strerror@plt>
  4049a4:	mov	x1, x0
  4049a8:	add	x0, sp, #0x60
  4049ac:	bl	407548 <feof@plt+0x5898>
  4049b0:	add	x2, sp, #0x60
  4049b4:	add	x1, sp, #0x50
  4049b8:	adrp	x3, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4049bc:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1780>
  4049c0:	add	x3, x3, #0xf98
  4049c4:	add	x0, x0, #0xec8
  4049c8:	bl	407a48 <feof@plt+0x5d98>
  4049cc:	b	4048b4 <feof@plt+0x2c04>
  4049d0:	cmp	w0, w1
  4049d4:	csel	w0, w0, w1, le
  4049d8:	ret
  4049dc:	nop
  4049e0:	cmp	w0, w1
  4049e4:	csel	w0, w0, w1, ge  // ge = tcont
  4049e8:	ret
  4049ec:	nop
  4049f0:	adrp	x2, 429000 <_Znam@GLIBCXX_3.4>
  4049f4:	ldr	w3, [x2, #596]
  4049f8:	ldr	x2, [x0]
  4049fc:	lsl	w0, w3, #3
  404a00:	sub	w0, w0, w3
  404a04:	cbz	x2, 404a28 <feof@plt+0x2d78>
  404a08:	ldr	w3, [x2, #40]
  404a0c:	cmp	w3, w1
  404a10:	b.ne	404a20 <feof@plt+0x2d70>  // b.any
  404a14:	ldr	w3, [x2, #16]
  404a18:	cmp	w0, w3
  404a1c:	csel	w0, w0, w3, ge  // ge = tcont
  404a20:	ldr	x2, [x2]
  404a24:	cbnz	x2, 404a08 <feof@plt+0x2d58>
  404a28:	ret
  404a2c:	nop
  404a30:	sub	sp, sp, #0x90
  404a34:	stp	x29, x30, [sp, #16]
  404a38:	add	x29, sp, #0x10
  404a3c:	stp	x19, x20, [sp, #32]
  404a40:	ldr	w20, [x1, #8]
  404a44:	cmn	w20, #0x1
  404a48:	b.ne	404a5c <feof@plt+0x2dac>  // b.any
  404a4c:	ldp	x29, x30, [sp, #16]
  404a50:	ldp	x19, x20, [sp, #32]
  404a54:	add	sp, sp, #0x90
  404a58:	ret
  404a5c:	mov	x19, x1
  404a60:	stp	x21, x22, [sp, #48]
  404a64:	adrp	x2, 429000 <_Znam@GLIBCXX_3.4>
  404a68:	stp	x25, x26, [sp, #80]
  404a6c:	add	x2, x2, #0x250
  404a70:	ldp	w21, w26, [x1, #12]
  404a74:	stp	x23, x24, [sp, #64]
  404a78:	ldr	w1, [x1, #40]
  404a7c:	adrp	x23, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404a80:	add	x23, x23, #0xed0
  404a84:	ldp	w25, w24, [x2, #4]
  404a88:	str	x27, [sp, #96]
  404a8c:	ldr	w22, [x23, #72]
  404a90:	ldr	w27, [x19, #20]
  404a94:	bl	4047c8 <feof@plt+0x2b18>
  404a98:	cbnz	w0, 404b84 <feof@plt+0x2ed4>
  404a9c:	cmp	w20, w26
  404aa0:	mul	w22, w24, w22
  404aa4:	csel	w4, w20, w26, le
  404aa8:	mov	w8, #0x8e39                	// #36409
  404aac:	movk	w8, #0x38e3, lsl #16
  404ab0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2780>
  404ab4:	add	x0, x0, #0xe0
  404ab8:	str	x0, [sp]
  404abc:	mul	w4, w4, w24
  404ac0:	adrp	x7, 414000 <_ZdlPvm@@Base+0x4780>
  404ac4:	smull	x8, w22, w8
  404ac8:	add	x7, x7, #0xfd8
  404acc:	ldr	x6, [x23, #24]
  404ad0:	mov	x1, x7
  404ad4:	sdiv	w2, w4, w25
  404ad8:	asr	x8, x8, #36
  404adc:	sub	w8, w8, w22, asr #31
  404ae0:	ldr	x0, [x19, #24]
  404ae4:	str	x0, [sp, #8]
  404ae8:	cmp	w2, #0x0
  404aec:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2780>
  404af0:	csel	w2, w2, wzr, ge  // ge = tcont
  404af4:	cmp	w21, w27
  404af8:	csel	w3, w21, w27, le
  404afc:	add	x0, x0, #0x98
  404b00:	mul	w3, w3, w24
  404b04:	sdiv	w3, w3, w25
  404b08:	adds	w3, w3, w8
  404b0c:	csel	w3, w3, wzr, pl  // pl = nfrst
  404b10:	cmp	w21, w27
  404b14:	csel	w5, w21, w27, ge  // ge = tcont
  404b18:	cmp	w20, w26
  404b1c:	csel	w4, w20, w26, ge  // ge = tcont
  404b20:	mul	w5, w5, w24
  404b24:	mul	w4, w4, w24
  404b28:	sdiv	w5, w5, w25
  404b2c:	sdiv	w4, w4, w25
  404b30:	add	w5, w5, w8
  404b34:	sub	w5, w5, w3
  404b38:	sub	w4, w4, w2
  404b3c:	add	w5, w5, #0x2
  404b40:	add	w4, w4, #0x1
  404b44:	bl	403098 <feof@plt+0x13e8>
  404b48:	mov	x19, x0
  404b4c:	cbz	x0, 404bc4 <feof@plt+0x2f14>
  404b50:	mov	w1, #0x0                   	// #0
  404b54:	mov	x0, x19
  404b58:	bl	402f08 <feof@plt+0x1258>
  404b5c:	mov	x0, x19
  404b60:	bl	401950 <free@plt>
  404b64:	ldp	x29, x30, [sp, #16]
  404b68:	ldp	x19, x20, [sp, #32]
  404b6c:	ldp	x21, x22, [sp, #48]
  404b70:	ldp	x23, x24, [sp, #64]
  404b74:	ldp	x25, x26, [sp, #80]
  404b78:	ldr	x27, [sp, #96]
  404b7c:	add	sp, sp, #0x90
  404b80:	ret
  404b84:	adrp	x20, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404b88:	ldr	w2, [x19, #40]
  404b8c:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2780>
  404b90:	add	x1, x1, #0x110
  404b94:	ldr	x0, [x20, #3776]
  404b98:	bl	4018e0 <fprintf@plt>
  404b9c:	ldr	x0, [x20, #3776]
  404ba0:	bl	401ad0 <fflush@plt>
  404ba4:	ldp	x29, x30, [sp, #16]
  404ba8:	ldp	x19, x20, [sp, #32]
  404bac:	ldp	x21, x22, [sp, #48]
  404bb0:	ldp	x23, x24, [sp, #64]
  404bb4:	ldp	x25, x26, [sp, #80]
  404bb8:	ldr	x27, [sp, #96]
  404bbc:	add	sp, sp, #0x90
  404bc0:	ret
  404bc4:	add	x0, sp, #0x70
  404bc8:	adrp	x1, 411000 <_ZdlPvm@@Base+0x1780>
  404bcc:	add	x1, x1, #0xfe8
  404bd0:	bl	407548 <feof@plt+0x5898>
  404bd4:	bl	401b00 <__errno_location@plt>
  404bd8:	ldr	w0, [x0]
  404bdc:	bl	4019c0 <strerror@plt>
  404be0:	mov	x1, x0
  404be4:	add	x0, sp, #0x80
  404be8:	bl	407548 <feof@plt+0x5898>
  404bec:	add	x2, sp, #0x80
  404bf0:	add	x1, sp, #0x70
  404bf4:	adrp	x3, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404bf8:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1780>
  404bfc:	add	x3, x3, #0xf98
  404c00:	add	x0, x0, #0xec8
  404c04:	bl	407a48 <feof@plt+0x5d98>
  404c08:	b	404b50 <feof@plt+0x2ea0>
  404c0c:	nop
  404c10:	fmov	s0, w1
  404c14:	stp	x29, x30, [sp, #-80]!
  404c18:	mov	v0.s[1], w2
  404c1c:	mov	x29, sp
  404c20:	stp	x19, x20, [sp, #16]
  404c24:	mov	x19, x0
  404c28:	mov	w20, w5
  404c2c:	mov	v0.s[2], w3
  404c30:	mov	x0, #0x30                  	// #48
  404c34:	stp	x21, x22, [sp, #32]
  404c38:	mov	w22, w6
  404c3c:	mov	w21, w7
  404c40:	mov	v0.s[3], w4
  404c44:	stp	q0, q0, [sp, #48]
  404c48:	bl	40f818 <_Znwm@@Base>
  404c4c:	ldr	q0, [sp, #48]
  404c50:	str	xzr, [x0]
  404c54:	ldr	x1, [x19]
  404c58:	stp	w22, w21, [x0, #32]
  404c5c:	ldr	x2, [sp, #80]
  404c60:	str	x2, [x0, #24]
  404c64:	str	w20, [x0, #40]
  404c68:	stur	q0, [x0, #8]
  404c6c:	cbz	x1, 404c8c <feof@plt+0x2fdc>
  404c70:	ldr	x1, [x19, #8]
  404c74:	ldp	x21, x22, [sp, #32]
  404c78:	str	x0, [x1]
  404c7c:	str	x0, [x19, #8]
  404c80:	ldp	x19, x20, [sp, #16]
  404c84:	ldp	x29, x30, [sp], #80
  404c88:	ret
  404c8c:	dup	v0.2d, x0
  404c90:	ldp	x21, x22, [sp, #32]
  404c94:	str	q0, [x19]
  404c98:	ldp	x19, x20, [sp, #16]
  404c9c:	ldp	x29, x30, [sp], #80
  404ca0:	ret
  404ca4:	nop
  404ca8:	sub	sp, sp, #0xa0
  404cac:	stp	x29, x30, [sp, #16]
  404cb0:	add	x29, sp, #0x10
  404cb4:	stp	x19, x20, [sp, #32]
  404cb8:	ldr	x19, [x0]
  404cbc:	cbz	x19, 404e34 <feof@plt+0x3184>
  404cc0:	stp	x21, x22, [sp, #48]
  404cc4:	mov	x21, x0
  404cc8:	adrp	x22, 429000 <_Znam@GLIBCXX_3.4>
  404ccc:	add	x22, x22, #0x250
  404cd0:	stp	x23, x24, [sp, #64]
  404cd4:	adrp	x23, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404cd8:	add	x0, x23, #0xed0
  404cdc:	stp	x25, x26, [sp, #80]
  404ce0:	stp	x27, x28, [sp, #96]
  404ce4:	str	x0, [sp, #112]
  404ce8:	b	404d8c <feof@plt+0x30dc>
  404cec:	sdiv	w2, w2, w28
  404cf0:	ldr	w5, [sp, #124]
  404cf4:	asr	x8, x8, #36
  404cf8:	mov	x1, x6
  404cfc:	sub	w8, w8, w3, asr #31
  404d00:	ldr	x4, [sp, #112]
  404d04:	cmp	w2, #0x0
  404d08:	csel	w2, w2, wzr, ge  // ge = tcont
  404d0c:	cmp	w25, w5
  404d10:	csel	w3, w25, w5, le
  404d14:	ldr	x6, [x4, #24]
  404d18:	mul	w3, w3, w24
  404d1c:	ldr	x10, [x19, #24]
  404d20:	stp	x11, x10, [sp]
  404d24:	sdiv	w3, w3, w28
  404d28:	adds	w3, w3, w8
  404d2c:	csel	w3, w3, wzr, pl  // pl = nfrst
  404d30:	cmp	w25, w5
  404d34:	csel	w5, w25, w5, ge  // ge = tcont
  404d38:	cmp	w20, w23
  404d3c:	csel	w4, w20, w23, ge  // ge = tcont
  404d40:	mul	w5, w5, w24
  404d44:	mul	w4, w4, w24
  404d48:	sdiv	w5, w5, w28
  404d4c:	sdiv	w4, w4, w28
  404d50:	add	w5, w5, w8
  404d54:	sub	w5, w5, w3
  404d58:	sub	w4, w4, w2
  404d5c:	add	w5, w5, #0x2
  404d60:	add	w4, w4, #0x1
  404d64:	bl	403098 <feof@plt+0x13e8>
  404d68:	mov	x20, x0
  404d6c:	cbz	x0, 404e44 <feof@plt+0x3194>
  404d70:	mov	w1, #0x0                   	// #0
  404d74:	mov	x0, x20
  404d78:	bl	402f08 <feof@plt+0x1258>
  404d7c:	mov	x0, x20
  404d80:	bl	401950 <free@plt>
  404d84:	ldr	x19, [x19]
  404d88:	cbz	x19, 404e24 <feof@plt+0x3174>
  404d8c:	ldr	w20, [x19, #8]
  404d90:	mov	x0, x21
  404d94:	cmn	w20, #0x1
  404d98:	b.eq	404d84 <feof@plt+0x30d4>  // b.none
  404d9c:	ldr	x2, [sp, #112]
  404da0:	adrp	x27, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404da4:	ldr	w5, [x19, #20]
  404da8:	ldr	w1, [x19, #40]
  404dac:	ldp	w28, w24, [x22, #4]
  404db0:	str	w5, [sp, #124]
  404db4:	ldr	w26, [x2, #72]
  404db8:	ldp	w25, w23, [x19, #12]
  404dbc:	bl	4047c8 <feof@plt+0x2b18>
  404dc0:	mov	w5, #0x8e39                	// #36409
  404dc4:	mov	w10, w0
  404dc8:	mul	w3, w24, w26
  404dcc:	cmp	w20, w23
  404dd0:	csel	w2, w20, w23, le
  404dd4:	movk	w5, #0x38e3, lsl #16
  404dd8:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2780>
  404ddc:	adrp	x6, 414000 <_ZdlPvm@@Base+0x4780>
  404de0:	add	x6, x6, #0xfd8
  404de4:	add	x11, x0, #0xe0
  404de8:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2780>
  404dec:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2780>
  404df0:	mul	w2, w2, w24
  404df4:	add	x1, x1, #0x110
  404df8:	smull	x8, w3, w5
  404dfc:	mov	x7, x6
  404e00:	add	x0, x0, #0x98
  404e04:	cbz	w10, 404cec <feof@plt+0x303c>
  404e08:	ldr	w2, [x19, #40]
  404e0c:	ldr	x0, [x27, #3776]
  404e10:	bl	4018e0 <fprintf@plt>
  404e14:	ldr	x0, [x27, #3776]
  404e18:	bl	401ad0 <fflush@plt>
  404e1c:	ldr	x19, [x19]
  404e20:	cbnz	x19, 404d8c <feof@plt+0x30dc>
  404e24:	ldp	x21, x22, [sp, #48]
  404e28:	ldp	x23, x24, [sp, #64]
  404e2c:	ldp	x25, x26, [sp, #80]
  404e30:	ldp	x27, x28, [sp, #96]
  404e34:	ldp	x29, x30, [sp, #16]
  404e38:	ldp	x19, x20, [sp, #32]
  404e3c:	add	sp, sp, #0xa0
  404e40:	ret
  404e44:	add	x0, sp, #0x80
  404e48:	adrp	x1, 411000 <_ZdlPvm@@Base+0x1780>
  404e4c:	add	x1, x1, #0xfe8
  404e50:	bl	407548 <feof@plt+0x5898>
  404e54:	bl	401b00 <__errno_location@plt>
  404e58:	ldr	w0, [x0]
  404e5c:	bl	4019c0 <strerror@plt>
  404e60:	mov	x1, x0
  404e64:	add	x0, sp, #0x90
  404e68:	bl	407548 <feof@plt+0x5898>
  404e6c:	add	x2, sp, #0x90
  404e70:	add	x1, sp, #0x80
  404e74:	adrp	x3, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404e78:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1780>
  404e7c:	add	x3, x3, #0xf98
  404e80:	add	x0, x0, #0xec8
  404e84:	bl	407a48 <feof@plt+0x5d98>
  404e88:	b	404d70 <feof@plt+0x30c0>
  404e8c:	nop
  404e90:	stp	x29, x30, [sp, #-64]!
  404e94:	mov	x29, sp
  404e98:	stp	x21, x22, [sp, #32]
  404e9c:	add	w21, w0, #0x2
  404ea0:	mov	x22, x1
  404ea4:	sbfiz	x21, x21, #3, #32
  404ea8:	stp	x19, x20, [sp, #16]
  404eac:	mov	w19, w0
  404eb0:	mov	x0, x21
  404eb4:	str	x23, [sp, #48]
  404eb8:	mov	x23, x2
  404ebc:	bl	401bd0 <malloc@plt>
  404ec0:	mov	x20, x0
  404ec4:	cbz	x0, 404f3c <feof@plt+0x328c>
  404ec8:	cmp	w19, #0x0
  404ecc:	b.le	404f18 <feof@plt+0x3268>
  404ed0:	ldr	x0, [x22]
  404ed4:	stp	x0, x23, [x20]
  404ed8:	cmp	w19, #0x1
  404edc:	b.eq	404ef8 <feof@plt+0x3248>  // b.none
  404ee0:	sub	w2, w19, #0x2
  404ee4:	add	x1, x22, #0x8
  404ee8:	add	x2, x2, #0x1
  404eec:	add	x0, x20, #0x10
  404ef0:	lsl	x2, x2, #3
  404ef4:	bl	401870 <memcpy@plt>
  404ef8:	add	x21, x20, x21
  404efc:	mov	x0, x20
  404f00:	ldp	x19, x20, [sp, #16]
  404f04:	ldr	x23, [sp, #48]
  404f08:	stur	xzr, [x21, #-8]
  404f0c:	ldp	x21, x22, [sp, #32]
  404f10:	ldp	x29, x30, [sp], #64
  404f14:	ret
  404f18:	add	x21, x20, x21
  404f1c:	str	x23, [x20]
  404f20:	mov	x0, x20
  404f24:	ldp	x19, x20, [sp, #16]
  404f28:	ldr	x23, [sp, #48]
  404f2c:	stur	xzr, [x21, #-8]
  404f30:	ldp	x21, x22, [sp, #32]
  404f34:	ldp	x29, x30, [sp], #64
  404f38:	ret
  404f3c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2780>
  404f40:	add	x0, x0, #0x138
  404f44:	bl	402d58 <feof@plt+0x10a8>
  404f48:	b	404ec8 <feof@plt+0x3218>
  404f4c:	nop
  404f50:	stp	x29, x30, [sp, #-64]!
  404f54:	mov	x29, sp
  404f58:	stp	x19, x20, [sp, #16]
  404f5c:	add	w20, w0, #0x2
  404f60:	mov	w19, w0
  404f64:	sbfiz	x20, x20, #3, #32
  404f68:	stp	x21, x22, [sp, #32]
  404f6c:	mov	x0, x20
  404f70:	mov	x22, x1
  404f74:	str	x23, [sp, #48]
  404f78:	mov	x23, x2
  404f7c:	bl	401bd0 <malloc@plt>
  404f80:	mov	x21, x0
  404f84:	cbz	x0, 404fdc <feof@plt+0x332c>
  404f88:	cmp	w19, #0x0
  404f8c:	b.le	404fa8 <feof@plt+0x32f8>
  404f90:	sub	w19, w19, #0x1
  404f94:	mov	x1, x22
  404f98:	add	x19, x19, #0x1
  404f9c:	mov	x0, x21
  404fa0:	lsl	x2, x19, #3
  404fa4:	bl	401870 <memcpy@plt>
  404fa8:	sub	x19, x20, #0x10
  404fac:	add	x20, x21, x20
  404fb0:	mov	x0, x23
  404fb4:	bl	411468 <_ZdlPvm@@Base+0x1be8>
  404fb8:	mov	x1, x0
  404fbc:	mov	x0, x21
  404fc0:	str	x1, [x21, x19]
  404fc4:	ldp	x21, x22, [sp, #32]
  404fc8:	ldr	x23, [sp, #48]
  404fcc:	stur	xzr, [x20, #-8]
  404fd0:	ldp	x19, x20, [sp, #16]
  404fd4:	ldp	x29, x30, [sp], #64
  404fd8:	ret
  404fdc:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2780>
  404fe0:	add	x0, x0, #0x138
  404fe4:	bl	402d58 <feof@plt+0x10a8>
  404fe8:	b	404f88 <feof@plt+0x32d8>
  404fec:	nop
  404ff0:	stp	x29, x30, [sp, #-64]!
  404ff4:	mov	x29, sp
  404ff8:	stp	x21, x22, [sp, #32]
  404ffc:	adrp	x22, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  405000:	stp	x19, x20, [sp, #16]
  405004:	mov	w20, w0
  405008:	mov	x19, x1
  40500c:	ldr	x0, [x22, #3776]
  405010:	mov	w2, w20
  405014:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2780>
  405018:	add	x1, x1, #0x140
  40501c:	bl	4018e0 <fprintf@plt>
  405020:	cmp	w20, #0x0
  405024:	b.le	405064 <feof@plt+0x33b4>
  405028:	sub	w20, w20, #0x1
  40502c:	add	x0, x19, #0x8
  405030:	adrp	x21, 412000 <_ZdlPvm@@Base+0x2780>
  405034:	add	x21, x21, #0x150
  405038:	add	x20, x0, w20, uxtw #3
  40503c:	str	x23, [sp, #48]
  405040:	add	x23, x22, #0xec0
  405044:	nop
  405048:	ldr	x2, [x19], #8
  40504c:	mov	x1, x21
  405050:	ldr	x0, [x23]
  405054:	bl	4018e0 <fprintf@plt>
  405058:	cmp	x19, x20
  40505c:	b.ne	405048 <feof@plt+0x3398>  // b.any
  405060:	ldr	x23, [sp, #48]
  405064:	mov	w0, #0xa                   	// #10
  405068:	ldr	x1, [x22, #3776]
  40506c:	ldp	x19, x20, [sp, #16]
  405070:	ldp	x21, x22, [sp, #32]
  405074:	ldp	x29, x30, [sp], #64
  405078:	b	401a90 <fputc@plt>
  40507c:	nop
  405080:	ret
  405084:	nop
  405088:	stp	x29, x30, [sp, #-160]!
  40508c:	mov	x29, sp
  405090:	stp	x19, x20, [sp, #16]
  405094:	mov	x19, x3
  405098:	stp	x21, x22, [sp, #32]
  40509c:	mov	x22, x0
  4050a0:	add	x0, sp, #0x68
  4050a4:	stp	x23, x24, [sp, #48]
  4050a8:	mov	w23, w1
  4050ac:	bl	4018b0 <pipe@plt>
  4050b0:	tbnz	w0, #31, 4058d8 <feof@plt+0x3c28>
  4050b4:	bl	401b40 <fork@plt>
  4050b8:	mov	w21, w0
  4050bc:	cmp	w0, #0x0
  4050c0:	b.lt	4058c8 <feof@plt+0x3c18>  // b.tstop
  4050c4:	ldr	w1, [sp, #104]
  4050c8:	b.eq	405d00 <feof@plt+0x4050>  // b.none
  4050cc:	mov	w0, w1
  4050d0:	bl	401b90 <close@plt>
  4050d4:	tbnz	w0, #31, 405920 <feof@plt+0x3c70>
  4050d8:	ldr	w20, [sp, #108]
  4050dc:	cmp	w20, #0x1
  4050e0:	b.eq	405260 <feof@plt+0x35b0>  // b.none
  4050e4:	mov	w0, #0x1                   	// #1
  4050e8:	bl	401b10 <dup@plt>
  4050ec:	mov	w19, w0
  4050f0:	tbnz	w0, #31, 405a14 <feof@plt+0x3d64>
  4050f4:	mov	w0, w20
  4050f8:	mov	w1, #0x1                   	// #1
  4050fc:	bl	4018c0 <dup2@plt>
  405100:	tbnz	w0, #31, 4059b0 <feof@plt+0x3d00>
  405104:	mov	w0, w20
  405108:	bl	401b90 <close@plt>
  40510c:	tbnz	w0, #31, 405968 <feof@plt+0x3cb8>
  405110:	ldr	x2, [x22]
  405114:	str	wzr, [sp, #100]
  405118:	str	w19, [sp, #108]
  40511c:	cmp	w23, #0x0
  405120:	str	x2, [sp, #112]
  405124:	cset	w24, eq  // eq = none
  405128:	add	x23, sp, #0x70
  40512c:	cbz	x2, 405354 <feof@plt+0x36a4>
  405130:	ldr	w3, [x2, #256]
  405134:	adrp	x20, 411000 <_ZdlPvm@@Base+0x1780>
  405138:	stp	x25, x26, [sp, #64]
  40513c:	mov	w0, #0x0                   	// #0
  405140:	add	x20, x20, #0xf80
  405144:	stp	x27, x28, [sp, #80]
  405148:	add	x23, sp, #0x70
  40514c:	cmp	w3, w0
  405150:	b.le	405258 <feof@plt+0x35a8>
  405154:	nop
  405158:	sxtw	x26, w0
  40515c:	mov	x1, x26
  405160:	b	405174 <feof@plt+0x34c4>
  405164:	add	w19, w1, #0x1
  405168:	add	x1, x1, #0x1
  40516c:	cmp	w3, w1
  405170:	b.le	40518c <feof@plt+0x34dc>
  405174:	ldrb	w4, [x2, x1]
  405178:	cmp	w4, #0x5c
  40517c:	ccmp	w4, #0xa, #0x4, ne  // ne = any
  405180:	b.ne	405164 <feof@plt+0x34b4>  // b.any
  405184:	cmp	w4, #0xa
  405188:	cinc	w19, w1, eq  // eq = none
  40518c:	sub	w25, w19, w0
  405190:	add	x26, x2, x26
  405194:	cmp	w25, #0x0
  405198:	b.le	405220 <feof@plt+0x3570>
  40519c:	mov	w28, #0x0                   	// #0
  4051a0:	b	4051b4 <feof@plt+0x3504>
  4051a4:	add	w28, w28, w27
  4051a8:	add	x26, x26, w27, sxtw
  4051ac:	cmp	w25, w28
  4051b0:	b.le	405220 <feof@plt+0x3570>
  4051b4:	sub	w2, w25, w28
  4051b8:	mov	x1, x26
  4051bc:	mov	w0, #0x1                   	// #1
  4051c0:	sxtw	x2, w2
  4051c4:	bl	401bc0 <write@plt>
  4051c8:	mov	x27, x0
  4051cc:	tbz	w0, #31, 4051a4 <feof@plt+0x34f4>
  4051d0:	mov	x1, x20
  4051d4:	add	x0, sp, #0x80
  4051d8:	bl	407548 <feof@plt+0x5898>
  4051dc:	add	w28, w28, w27
  4051e0:	add	x26, x26, w27, sxtw
  4051e4:	bl	401b00 <__errno_location@plt>
  4051e8:	ldr	w0, [x0]
  4051ec:	bl	4019c0 <strerror@plt>
  4051f0:	mov	x1, x0
  4051f4:	add	x0, sp, #0x90
  4051f8:	bl	407548 <feof@plt+0x5898>
  4051fc:	add	x2, sp, #0x90
  405200:	add	x1, sp, #0x80
  405204:	adrp	x3, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  405208:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1780>
  40520c:	add	x3, x3, #0xf98
  405210:	add	x0, x0, #0xec8
  405214:	bl	407a48 <feof@plt+0x5d98>
  405218:	cmp	w25, w28
  40521c:	b.gt	4051b4 <feof@plt+0x3504>
  405220:	ldr	x2, [sp, #112]
  405224:	cmp	w19, #0xff
  405228:	ldr	w3, [x2, #256]
  40522c:	b.gt	405240 <feof@plt+0x3590>
  405230:	ldrb	w0, [x2, w19, sxtw]
  405234:	sxtw	x8, w19
  405238:	cmp	w0, #0x5c
  40523c:	b.eq	4053c0 <feof@plt+0x3710>  // b.none
  405240:	cmp	w3, w19
  405244:	b.eq	4052ec <feof@plt+0x363c>  // b.none
  405248:	mov	w0, w19
  40524c:	str	w19, [sp, #100]
  405250:	cmp	w3, w0
  405254:	b.gt	405158 <feof@plt+0x34a8>
  405258:	mov	w19, w0
  40525c:	b	405220 <feof@plt+0x3570>
  405260:	ldr	x2, [x22]
  405264:	str	wzr, [sp, #100]
  405268:	str	x2, [sp, #112]
  40526c:	cmp	w23, #0x0
  405270:	cset	w24, eq  // eq = none
  405274:	add	x23, sp, #0x70
  405278:	cbnz	x2, 405130 <feof@plt+0x3480>
  40527c:	nop
  405280:	mov	x0, x23
  405284:	bl	401990 <wait@plt>
  405288:	cmp	w21, w0
  40528c:	b.eq	4052d4 <feof@plt+0x3624>  // b.none
  405290:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2780>
  405294:	add	x0, sp, #0x80
  405298:	add	x1, x1, #0x1b0
  40529c:	bl	407548 <feof@plt+0x5898>
  4052a0:	bl	401b00 <__errno_location@plt>
  4052a4:	ldr	w0, [x0]
  4052a8:	bl	4019c0 <strerror@plt>
  4052ac:	mov	x1, x0
  4052b0:	add	x0, sp, #0x90
  4052b4:	bl	407548 <feof@plt+0x5898>
  4052b8:	adrp	x3, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4052bc:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1780>
  4052c0:	add	x2, sp, #0x90
  4052c4:	add	x1, sp, #0x80
  4052c8:	add	x3, x3, #0xf98
  4052cc:	add	x0, x0, #0xec8
  4052d0:	bl	407a48 <feof@plt+0x5d98>
  4052d4:	mov	w0, #0x0                   	// #0
  4052d8:	ldp	x19, x20, [sp, #16]
  4052dc:	ldp	x21, x22, [sp, #32]
  4052e0:	ldp	x23, x24, [sp, #48]
  4052e4:	ldp	x29, x30, [sp], #160
  4052e8:	ret
  4052ec:	ldr	x2, [x2, #264]
  4052f0:	str	wzr, [sp, #100]
  4052f4:	str	x2, [sp, #112]
  4052f8:	cbz	x2, 405348 <feof@plt+0x3698>
  4052fc:	sub	w3, w3, #0x1
  405300:	ldrb	w0, [x2, w3, sxtw]
  405304:	cmp	w0, #0xa
  405308:	b.ne	40531c <feof@plt+0x366c>  // b.any
  40530c:	mov	w19, #0x0                   	// #0
  405310:	ldr	w3, [x2, #256]
  405314:	mov	w0, w19
  405318:	b	405250 <feof@plt+0x35a0>
  40531c:	add	x2, sp, #0x64
  405320:	mov	w3, w24
  405324:	mov	x1, x23
  405328:	mov	x0, x22
  40532c:	bl	403310 <feof@plt+0x1660>
  405330:	ldr	x2, [sp, #112]
  405334:	cbz	x2, 405348 <feof@plt+0x3698>
  405338:	ldr	w19, [sp, #100]
  40533c:	ldr	w3, [x2, #256]
  405340:	mov	w0, w19
  405344:	b	405250 <feof@plt+0x35a0>
  405348:	ldp	x25, x26, [sp, #64]
  40534c:	ldp	x27, x28, [sp, #80]
  405350:	ldr	w19, [sp, #108]
  405354:	cmp	w19, #0x1
  405358:	b.eq	405280 <feof@plt+0x35d0>  // b.none
  40535c:	mov	w0, w19
  405360:	mov	w1, #0x1                   	// #1
  405364:	bl	4018c0 <dup2@plt>
  405368:	tbnz	w0, #31, 405af8 <feof@plt+0x3e48>
  40536c:	mov	w0, w19
  405370:	bl	401b90 <close@plt>
  405374:	tbz	w0, #31, 405280 <feof@plt+0x35d0>
  405378:	add	x0, sp, #0x80
  40537c:	adrp	x1, 411000 <_ZdlPvm@@Base+0x1780>
  405380:	add	x1, x1, #0xed0
  405384:	bl	407548 <feof@plt+0x5898>
  405388:	bl	401b00 <__errno_location@plt>
  40538c:	ldr	w0, [x0]
  405390:	bl	4019c0 <strerror@plt>
  405394:	mov	x1, x0
  405398:	add	x0, sp, #0x90
  40539c:	bl	407548 <feof@plt+0x5898>
  4053a0:	add	x2, sp, #0x90
  4053a4:	add	x1, sp, #0x80
  4053a8:	adrp	x3, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4053ac:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1780>
  4053b0:	add	x3, x3, #0xf98
  4053b4:	add	x0, x0, #0xec8
  4053b8:	bl	407a48 <feof@plt+0x5d98>
  4053bc:	b	405280 <feof@plt+0x35d0>
  4053c0:	mov	w9, w3
  4053c4:	mov	w6, w19
  4053c8:	adrp	x10, 411000 <_ZdlPvm@@Base+0x1780>
  4053cc:	mov	x5, x2
  4053d0:	add	x10, x10, #0xf88
  4053d4:	cmp	w9, w6
  4053d8:	mov	w1, #0x0                   	// #0
  4053dc:	b.le	405458 <feof@plt+0x37a8>
  4053e0:	cmp	w1, #0x1a
  4053e4:	b.gt	40575c <feof@plt+0x3aac>
  4053e8:	sxtw	x7, w1
  4053ec:	sxtw	x0, w6
  4053f0:	mov	x4, x7
  4053f4:	add	w1, w1, w9
  4053f8:	sub	x7, x7, x0
  4053fc:	sub	w1, w1, w6
  405400:	add	x7, x10, x7
  405404:	b	405424 <feof@plt+0x3774>
  405408:	add	w4, w4, #0x1
  40540c:	add	w6, w0, #0x1
  405410:	cmp	w1, w4
  405414:	b.eq	405458 <feof@plt+0x37a8>  // b.none
  405418:	add	x0, x0, #0x1
  40541c:	cmp	w4, #0x1b
  405420:	b.eq	405460 <feof@plt+0x37b0>  // b.none
  405424:	ldrb	w12, [x5, x0]
  405428:	ldrb	w11, [x7, x0]
  40542c:	cmp	w12, w11
  405430:	b.eq	405408 <feof@plt+0x3758>  // b.none
  405434:	cmp	w0, w9
  405438:	b.lt	405778 <feof@plt+0x3ac8>  // b.tstop
  40543c:	mov	w1, w4
  405440:	ldr	x5, [x5, #264]
  405444:	cbz	x5, 405778 <feof@plt+0x3ac8>
  405448:	ldr	w9, [x5, #256]
  40544c:	mov	w6, #0x0                   	// #0
  405450:	cmp	w9, w6
  405454:	b.gt	4053e0 <feof@plt+0x3730>
  405458:	cmp	w1, #0x1b
  40545c:	b.ne	405440 <feof@plt+0x3790>  // b.any
  405460:	adrp	x28, 411000 <_ZdlPvm@@Base+0x1780>
  405464:	mov	w19, w6
  405468:	add	x28, x28, #0xf28
  40546c:	mov	w27, #0x0                   	// #0
  405470:	mov	w26, #0x4                   	// #4
  405474:	str	x5, [sp, #112]
  405478:	b	40548c <feof@plt+0x37dc>
  40547c:	add	w27, w27, w25
  405480:	add	x28, x28, w25, sxtw
  405484:	cmp	w27, #0x3
  405488:	b.gt	4054f8 <feof@plt+0x3848>
  40548c:	sub	w2, w26, w27
  405490:	mov	x1, x28
  405494:	mov	w0, #0x1                   	// #1
  405498:	sxtw	x2, w2
  40549c:	bl	401bc0 <write@plt>
  4054a0:	mov	x25, x0
  4054a4:	tbz	w0, #31, 40547c <feof@plt+0x37cc>
  4054a8:	mov	x1, x20
  4054ac:	add	x0, sp, #0x80
  4054b0:	bl	407548 <feof@plt+0x5898>
  4054b4:	add	w27, w27, w25
  4054b8:	add	x28, x28, w25, sxtw
  4054bc:	bl	401b00 <__errno_location@plt>
  4054c0:	ldr	w0, [x0]
  4054c4:	bl	4019c0 <strerror@plt>
  4054c8:	mov	x1, x0
  4054cc:	add	x0, sp, #0x90
  4054d0:	bl	407548 <feof@plt+0x5898>
  4054d4:	add	x2, sp, #0x90
  4054d8:	add	x1, sp, #0x80
  4054dc:	adrp	x3, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4054e0:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1780>
  4054e4:	add	x3, x3, #0xf98
  4054e8:	add	x0, x0, #0xec8
  4054ec:	bl	407a48 <feof@plt+0x5d98>
  4054f0:	cmp	w27, #0x3
  4054f4:	b.le	40548c <feof@plt+0x37dc>
  4054f8:	adrp	x28, 411000 <_ZdlPvm@@Base+0x1780>
  4054fc:	mov	w26, #0x0                   	// #0
  405500:	add	x28, x28, #0xf30
  405504:	mov	w27, #0x1                   	// #1
  405508:	b	40551c <feof@plt+0x386c>
  40550c:	add	w26, w26, w25
  405510:	add	x28, x28, w25, sxtw
  405514:	cmp	w26, #0x0
  405518:	b.gt	405588 <feof@plt+0x38d8>
  40551c:	sub	w2, w27, w26
  405520:	mov	x1, x28
  405524:	mov	w0, #0x1                   	// #1
  405528:	sxtw	x2, w2
  40552c:	bl	401bc0 <write@plt>
  405530:	mov	x25, x0
  405534:	tbz	w0, #31, 40550c <feof@plt+0x385c>
  405538:	mov	x1, x20
  40553c:	add	x0, sp, #0x80
  405540:	bl	407548 <feof@plt+0x5898>
  405544:	add	w26, w26, w25
  405548:	add	x28, x28, w25, sxtw
  40554c:	bl	401b00 <__errno_location@plt>
  405550:	ldr	w0, [x0]
  405554:	bl	4019c0 <strerror@plt>
  405558:	mov	x1, x0
  40555c:	add	x0, sp, #0x90
  405560:	bl	407548 <feof@plt+0x5898>
  405564:	add	x2, sp, #0x90
  405568:	add	x1, sp, #0x80
  40556c:	adrp	x3, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  405570:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1780>
  405574:	add	x3, x3, #0xf98
  405578:	add	x0, x0, #0xec8
  40557c:	bl	407a48 <feof@plt+0x5d98>
  405580:	cmp	w26, #0x0
  405584:	b.le	40551c <feof@plt+0x386c>
  405588:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40558c:	mov	w26, #0x0                   	// #0
  405590:	ldr	x28, [x0, #3808]
  405594:	mov	x0, x28
  405598:	bl	4018d0 <strlen@plt>
  40559c:	mov	x27, x0
  4055a0:	cmp	w0, #0x0
  4055a4:	b.gt	4055bc <feof@plt+0x390c>
  4055a8:	b	405628 <feof@plt+0x3978>
  4055ac:	add	w26, w26, w25
  4055b0:	add	x28, x28, w25, sxtw
  4055b4:	cmp	w27, w26
  4055b8:	b.le	405628 <feof@plt+0x3978>
  4055bc:	sub	w2, w27, w26
  4055c0:	mov	x1, x28
  4055c4:	mov	w0, #0x1                   	// #1
  4055c8:	sxtw	x2, w2
  4055cc:	bl	401bc0 <write@plt>
  4055d0:	mov	x25, x0
  4055d4:	tbz	w0, #31, 4055ac <feof@plt+0x38fc>
  4055d8:	mov	x1, x20
  4055dc:	add	x0, sp, #0x80
  4055e0:	bl	407548 <feof@plt+0x5898>
  4055e4:	add	w26, w26, w25
  4055e8:	add	x28, x28, w25, sxtw
  4055ec:	bl	401b00 <__errno_location@plt>
  4055f0:	ldr	w0, [x0]
  4055f4:	bl	4019c0 <strerror@plt>
  4055f8:	mov	x1, x0
  4055fc:	add	x0, sp, #0x90
  405600:	bl	407548 <feof@plt+0x5898>
  405604:	add	x2, sp, #0x90
  405608:	add	x1, sp, #0x80
  40560c:	adrp	x3, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  405610:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1780>
  405614:	add	x3, x3, #0xf98
  405618:	add	x0, x0, #0xec8
  40561c:	bl	407a48 <feof@plt+0x5d98>
  405620:	cmp	w27, w26
  405624:	b.gt	4055bc <feof@plt+0x390c>
  405628:	adrp	x28, 411000 <_ZdlPvm@@Base+0x1780>
  40562c:	mov	w26, #0x0                   	// #0
  405630:	add	x28, x28, #0xf38
  405634:	mov	w27, #0x5                   	// #5
  405638:	b	40564c <feof@plt+0x399c>
  40563c:	add	w26, w26, w25
  405640:	add	x28, x28, w25, sxtw
  405644:	cmp	w26, #0x4
  405648:	b.gt	4056b8 <feof@plt+0x3a08>
  40564c:	sub	w2, w27, w26
  405650:	mov	x1, x28
  405654:	mov	w0, #0x1                   	// #1
  405658:	sxtw	x2, w2
  40565c:	bl	401bc0 <write@plt>
  405660:	mov	x25, x0
  405664:	tbz	w0, #31, 40563c <feof@plt+0x398c>
  405668:	mov	x1, x20
  40566c:	add	x0, sp, #0x80
  405670:	bl	407548 <feof@plt+0x5898>
  405674:	add	w26, w26, w25
  405678:	add	x28, x28, w25, sxtw
  40567c:	bl	401b00 <__errno_location@plt>
  405680:	ldr	w0, [x0]
  405684:	bl	4019c0 <strerror@plt>
  405688:	mov	x1, x0
  40568c:	add	x0, sp, #0x90
  405690:	bl	407548 <feof@plt+0x5898>
  405694:	add	x2, sp, #0x90
  405698:	add	x1, sp, #0x80
  40569c:	adrp	x3, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4056a0:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1780>
  4056a4:	add	x3, x3, #0xf98
  4056a8:	add	x0, x0, #0xec8
  4056ac:	bl	407a48 <feof@plt+0x5d98>
  4056b0:	cmp	w26, #0x4
  4056b4:	b.le	40564c <feof@plt+0x399c>
  4056b8:	cbz	w24, 405a74 <feof@plt+0x3dc4>
  4056bc:	adrp	x28, 411000 <_ZdlPvm@@Base+0x1780>
  4056c0:	mov	w26, #0x0                   	// #0
  4056c4:	add	x28, x28, #0xf40
  4056c8:	mov	w27, #0xa                   	// #10
  4056cc:	b	4056e0 <feof@plt+0x3a30>
  4056d0:	add	w26, w26, w25
  4056d4:	add	x28, x28, w25, sxtw
  4056d8:	cmp	w26, #0x9
  4056dc:	b.gt	405750 <feof@plt+0x3aa0>
  4056e0:	sub	w2, w27, w26
  4056e4:	mov	x1, x28
  4056e8:	mov	w0, #0x1                   	// #1
  4056ec:	sxtw	x2, w2
  4056f0:	bl	401bc0 <write@plt>
  4056f4:	mov	x25, x0
  4056f8:	tbz	w0, #31, 4056d0 <feof@plt+0x3a20>
  4056fc:	mov	x1, x20
  405700:	add	x0, sp, #0x80
  405704:	bl	407548 <feof@plt+0x5898>
  405708:	add	w26, w26, w25
  40570c:	add	x28, x28, w25, sxtw
  405710:	bl	401b00 <__errno_location@plt>
  405714:	ldr	w0, [x0]
  405718:	bl	4019c0 <strerror@plt>
  40571c:	mov	x1, x0
  405720:	add	x0, sp, #0x90
  405724:	bl	407548 <feof@plt+0x5898>
  405728:	add	x2, sp, #0x90
  40572c:	add	x1, sp, #0x80
  405730:	adrp	x3, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  405734:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1780>
  405738:	add	x3, x3, #0xf98
  40573c:	add	x0, x0, #0xec8
  405740:	bl	407a48 <feof@plt+0x5d98>
  405744:	cmp	w26, #0x9
  405748:	b.le	4056e0 <feof@plt+0x3a30>
  40574c:	nop
  405750:	ldr	x2, [sp, #112]
  405754:	ldr	w3, [x2, #256]
  405758:	b	405240 <feof@plt+0x3590>
  40575c:	cmp	w1, #0x1b
  405760:	b.eq	405460 <feof@plt+0x37b0>  // b.none
  405764:	ldrb	w4, [x5, w6, sxtw]
  405768:	ldrb	w0, [x10, w1, sxtw]
  40576c:	cmp	w4, w0
  405770:	b.eq	405440 <feof@plt+0x3790>  // b.none
  405774:	nop
  405778:	adrp	x7, 411000 <_ZdlPvm@@Base+0x1780>
  40577c:	mov	w9, w3
  405780:	mov	w25, w19
  405784:	mov	x5, x2
  405788:	add	x7, x7, #0xfa8
  40578c:	mov	w0, #0x0                   	// #0
  405790:	cmp	w9, w25
  405794:	b.le	405888 <feof@plt+0x3bd8>
  405798:	cmp	w0, #0x18
  40579c:	b.gt	4058a4 <feof@plt+0x3bf4>
  4057a0:	sxtw	x6, w0
  4057a4:	sxtw	x1, w25
  4057a8:	mov	x4, x6
  4057ac:	add	w0, w0, w9
  4057b0:	sub	x6, x6, x1
  4057b4:	sub	w0, w0, w25
  4057b8:	add	x6, x7, x6
  4057bc:	b	4057dc <feof@plt+0x3b2c>
  4057c0:	add	w4, w4, #0x1
  4057c4:	add	w25, w1, #0x1
  4057c8:	cmp	w4, w0
  4057cc:	b.eq	405884 <feof@plt+0x3bd4>  // b.none
  4057d0:	add	x1, x1, #0x1
  4057d4:	cmp	w4, #0x19
  4057d8:	b.eq	405b5c <feof@plt+0x3eac>  // b.none
  4057dc:	ldrb	w11, [x5, x1]
  4057e0:	ldrb	w10, [x6, x1]
  4057e4:	cmp	w11, w10
  4057e8:	b.eq	4057c0 <feof@plt+0x3b10>  // b.none
  4057ec:	cmp	w9, w1
  4057f0:	b.le	4058c0 <feof@plt+0x3c10>
  4057f4:	cmp	w3, w19
  4057f8:	b.le	405240 <feof@plt+0x3590>
  4057fc:	add	x28, x2, x8
  405800:	add	w25, w19, #0x1
  405804:	mov	w27, #0x0                   	// #0
  405808:	mov	w26, #0x1                   	// #1
  40580c:	str	w19, [sp, #100]
  405810:	b	405824 <feof@plt+0x3b74>
  405814:	add	w27, w27, w19
  405818:	add	x28, x28, w19, sxtw
  40581c:	cmp	w27, #0x0
  405820:	b.gt	405cf0 <feof@plt+0x4040>
  405824:	sub	w2, w26, w27
  405828:	mov	x1, x28
  40582c:	mov	w0, #0x1                   	// #1
  405830:	sxtw	x2, w2
  405834:	bl	401bc0 <write@plt>
  405838:	mov	x19, x0
  40583c:	tbz	w0, #31, 405814 <feof@plt+0x3b64>
  405840:	mov	x1, x20
  405844:	add	x0, sp, #0x80
  405848:	bl	407548 <feof@plt+0x5898>
  40584c:	bl	401b00 <__errno_location@plt>
  405850:	ldr	w0, [x0]
  405854:	bl	4019c0 <strerror@plt>
  405858:	mov	x1, x0
  40585c:	add	x0, sp, #0x90
  405860:	bl	407548 <feof@plt+0x5898>
  405864:	add	x2, sp, #0x90
  405868:	add	x1, sp, #0x80
  40586c:	adrp	x3, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  405870:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1780>
  405874:	add	x3, x3, #0xf98
  405878:	add	x0, x0, #0xec8
  40587c:	bl	407a48 <feof@plt+0x5d98>
  405880:	b	405814 <feof@plt+0x3b64>
  405884:	mov	w0, w4
  405888:	cmp	w0, #0x19
  40588c:	b.eq	405b5c <feof@plt+0x3eac>  // b.none
  405890:	ldr	x5, [x5, #264]
  405894:	cbz	x5, 4057f4 <feof@plt+0x3b44>
  405898:	ldr	w9, [x5, #256]
  40589c:	mov	w25, #0x0                   	// #0
  4058a0:	b	405790 <feof@plt+0x3ae0>
  4058a4:	cmp	w0, #0x19
  4058a8:	b.eq	405b5c <feof@plt+0x3eac>  // b.none
  4058ac:	ldrb	w4, [x5, w25, sxtw]
  4058b0:	ldrb	w1, [x7, w0, sxtw]
  4058b4:	cmp	w4, w1
  4058b8:	b.eq	405890 <feof@plt+0x3be0>  // b.none
  4058bc:	b	4057f4 <feof@plt+0x3b44>
  4058c0:	mov	w0, w4
  4058c4:	b	405890 <feof@plt+0x3be0>
  4058c8:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2780>
  4058cc:	add	x0, sp, #0x80
  4058d0:	add	x1, x1, #0x160
  4058d4:	b	40529c <feof@plt+0x35ec>
  4058d8:	add	x0, sp, #0x80
  4058dc:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2780>
  4058e0:	add	x1, x1, #0x158
  4058e4:	bl	407548 <feof@plt+0x5898>
  4058e8:	bl	401b00 <__errno_location@plt>
  4058ec:	ldr	w0, [x0]
  4058f0:	bl	4019c0 <strerror@plt>
  4058f4:	mov	x1, x0
  4058f8:	add	x0, sp, #0x90
  4058fc:	bl	407548 <feof@plt+0x5898>
  405900:	add	x2, sp, #0x90
  405904:	add	x1, sp, #0x80
  405908:	adrp	x3, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40590c:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1780>
  405910:	add	x3, x3, #0xf98
  405914:	add	x0, x0, #0xec8
  405918:	bl	407a48 <feof@plt+0x5d98>
  40591c:	b	4050b4 <feof@plt+0x3404>
  405920:	add	x0, sp, #0x80
  405924:	adrp	x1, 411000 <_ZdlPvm@@Base+0x1780>
  405928:	add	x1, x1, #0xed0
  40592c:	bl	407548 <feof@plt+0x5898>
  405930:	bl	401b00 <__errno_location@plt>
  405934:	ldr	w0, [x0]
  405938:	bl	4019c0 <strerror@plt>
  40593c:	mov	x1, x0
  405940:	add	x0, sp, #0x90
  405944:	bl	407548 <feof@plt+0x5898>
  405948:	add	x2, sp, #0x90
  40594c:	add	x1, sp, #0x80
  405950:	adrp	x3, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  405954:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1780>
  405958:	add	x3, x3, #0xf98
  40595c:	add	x0, x0, #0xec8
  405960:	bl	407a48 <feof@plt+0x5d98>
  405964:	b	4050d8 <feof@plt+0x3428>
  405968:	add	x0, sp, #0x80
  40596c:	adrp	x1, 411000 <_ZdlPvm@@Base+0x1780>
  405970:	add	x1, x1, #0xed0
  405974:	bl	407548 <feof@plt+0x5898>
  405978:	bl	401b00 <__errno_location@plt>
  40597c:	ldr	w0, [x0]
  405980:	bl	4019c0 <strerror@plt>
  405984:	mov	x1, x0
  405988:	add	x0, sp, #0x90
  40598c:	bl	407548 <feof@plt+0x5898>
  405990:	add	x2, sp, #0x90
  405994:	add	x1, sp, #0x80
  405998:	adrp	x3, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40599c:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1780>
  4059a0:	add	x3, x3, #0xf98
  4059a4:	add	x0, x0, #0xec8
  4059a8:	bl	407a48 <feof@plt+0x5d98>
  4059ac:	b	405110 <feof@plt+0x3460>
  4059b0:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4059b4:	mov	w3, w20
  4059b8:	mov	w2, #0x1                   	// #1
  4059bc:	adrp	x1, 411000 <_ZdlPvm@@Base+0x1780>
  4059c0:	ldr	x0, [x0, #3776]
  4059c4:	add	x1, x1, #0xe68
  4059c8:	bl	4018e0 <fprintf@plt>
  4059cc:	add	x0, sp, #0x80
  4059d0:	adrp	x1, 411000 <_ZdlPvm@@Base+0x1780>
  4059d4:	add	x1, x1, #0xec0
  4059d8:	bl	407548 <feof@plt+0x5898>
  4059dc:	bl	401b00 <__errno_location@plt>
  4059e0:	ldr	w0, [x0]
  4059e4:	bl	4019c0 <strerror@plt>
  4059e8:	mov	x1, x0
  4059ec:	add	x0, sp, #0x90
  4059f0:	bl	407548 <feof@plt+0x5898>
  4059f4:	add	x2, sp, #0x90
  4059f8:	add	x1, sp, #0x80
  4059fc:	adrp	x3, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  405a00:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1780>
  405a04:	add	x3, x3, #0xf98
  405a08:	add	x0, x0, #0xec8
  405a0c:	bl	407a48 <feof@plt+0x5d98>
  405a10:	b	405104 <feof@plt+0x3454>
  405a14:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  405a18:	mov	w2, #0x1                   	// #1
  405a1c:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2780>
  405a20:	add	x1, x1, #0x180
  405a24:	ldr	x0, [x0, #3776]
  405a28:	bl	4018e0 <fprintf@plt>
  405a2c:	add	x0, sp, #0x80
  405a30:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2780>
  405a34:	add	x1, x1, #0x1a8
  405a38:	bl	407548 <feof@plt+0x5898>
  405a3c:	bl	401b00 <__errno_location@plt>
  405a40:	ldr	w0, [x0]
  405a44:	bl	4019c0 <strerror@plt>
  405a48:	mov	x1, x0
  405a4c:	add	x0, sp, #0x90
  405a50:	bl	407548 <feof@plt+0x5898>
  405a54:	add	x2, sp, #0x90
  405a58:	add	x1, sp, #0x80
  405a5c:	adrp	x3, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  405a60:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1780>
  405a64:	add	x3, x3, #0xf98
  405a68:	add	x0, x0, #0xec8
  405a6c:	bl	407a48 <feof@plt+0x5d98>
  405a70:	b	4050f4 <feof@plt+0x3444>
  405a74:	adrp	x28, 411000 <_ZdlPvm@@Base+0x1780>
  405a78:	mov	w26, #0x0                   	// #0
  405a7c:	add	x28, x28, #0xf50
  405a80:	mov	w27, #0xa                   	// #10
  405a84:	b	405a98 <feof@plt+0x3de8>
  405a88:	add	w26, w26, w25
  405a8c:	add	x28, x28, w25, sxtw
  405a90:	cmp	w26, #0x9
  405a94:	b.gt	405750 <feof@plt+0x3aa0>
  405a98:	sub	w2, w27, w26
  405a9c:	mov	x1, x28
  405aa0:	mov	w0, #0x1                   	// #1
  405aa4:	sxtw	x2, w2
  405aa8:	bl	401bc0 <write@plt>
  405aac:	mov	x25, x0
  405ab0:	tbz	w0, #31, 405a88 <feof@plt+0x3dd8>
  405ab4:	mov	x1, x20
  405ab8:	add	x0, sp, #0x80
  405abc:	bl	407548 <feof@plt+0x5898>
  405ac0:	bl	401b00 <__errno_location@plt>
  405ac4:	ldr	w0, [x0]
  405ac8:	bl	4019c0 <strerror@plt>
  405acc:	mov	x1, x0
  405ad0:	add	x0, sp, #0x90
  405ad4:	bl	407548 <feof@plt+0x5898>
  405ad8:	add	x2, sp, #0x90
  405adc:	add	x1, sp, #0x80
  405ae0:	adrp	x3, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  405ae4:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1780>
  405ae8:	add	x3, x3, #0xf98
  405aec:	add	x0, x0, #0xec8
  405af0:	bl	407a48 <feof@plt+0x5d98>
  405af4:	b	405a88 <feof@plt+0x3dd8>
  405af8:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  405afc:	mov	w3, w19
  405b00:	mov	w2, #0x1                   	// #1
  405b04:	adrp	x1, 411000 <_ZdlPvm@@Base+0x1780>
  405b08:	ldr	x0, [x0, #3776]
  405b0c:	add	x1, x1, #0xe68
  405b10:	bl	4018e0 <fprintf@plt>
  405b14:	add	x0, sp, #0x80
  405b18:	adrp	x1, 411000 <_ZdlPvm@@Base+0x1780>
  405b1c:	add	x1, x1, #0xec0
  405b20:	bl	407548 <feof@plt+0x5898>
  405b24:	bl	401b00 <__errno_location@plt>
  405b28:	ldr	w0, [x0]
  405b2c:	bl	4019c0 <strerror@plt>
  405b30:	mov	x1, x0
  405b34:	add	x0, sp, #0x90
  405b38:	bl	407548 <feof@plt+0x5898>
  405b3c:	add	x2, sp, #0x90
  405b40:	add	x1, sp, #0x80
  405b44:	adrp	x3, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  405b48:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1780>
  405b4c:	add	x3, x3, #0xf98
  405b50:	add	x0, x0, #0xec8
  405b54:	bl	407a48 <feof@plt+0x5d98>
  405b58:	b	40536c <feof@plt+0x36bc>
  405b5c:	adrp	x28, 411000 <_ZdlPvm@@Base+0x1780>
  405b60:	mov	w27, #0x0                   	// #0
  405b64:	add	x28, x28, #0xf60
  405b68:	mov	w26, #0xa                   	// #10
  405b6c:	str	x5, [sp, #112]
  405b70:	b	405b84 <feof@plt+0x3ed4>
  405b74:	add	w27, w27, w19
  405b78:	add	x28, x28, w19, sxtw
  405b7c:	cmp	w27, #0x9
  405b80:	b.gt	405be4 <feof@plt+0x3f34>
  405b84:	sub	w2, w26, w27
  405b88:	mov	x1, x28
  405b8c:	mov	w0, #0x1                   	// #1
  405b90:	sxtw	x2, w2
  405b94:	bl	401bc0 <write@plt>
  405b98:	mov	x19, x0
  405b9c:	tbz	w0, #31, 405b74 <feof@plt+0x3ec4>
  405ba0:	mov	x1, x20
  405ba4:	add	x0, sp, #0x80
  405ba8:	bl	407548 <feof@plt+0x5898>
  405bac:	bl	401b00 <__errno_location@plt>
  405bb0:	ldr	w0, [x0]
  405bb4:	bl	4019c0 <strerror@plt>
  405bb8:	mov	x1, x0
  405bbc:	add	x0, sp, #0x90
  405bc0:	bl	407548 <feof@plt+0x5898>
  405bc4:	add	x2, sp, #0x90
  405bc8:	add	x1, sp, #0x80
  405bcc:	adrp	x3, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  405bd0:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1780>
  405bd4:	add	x3, x3, #0xf98
  405bd8:	add	x0, x0, #0xec8
  405bdc:	bl	407a48 <feof@plt+0x5d98>
  405be0:	b	405b74 <feof@plt+0x3ec4>
  405be4:	cbz	w24, 405c6c <feof@plt+0x3fbc>
  405be8:	adrp	x28, 411000 <_ZdlPvm@@Base+0x1780>
  405bec:	mov	w26, #0x0                   	// #0
  405bf0:	add	x28, x28, #0xf70
  405bf4:	mov	w27, #0x5                   	// #5
  405bf8:	b	405c0c <feof@plt+0x3f5c>
  405bfc:	add	w26, w26, w19
  405c00:	add	x28, x28, w19, sxtw
  405c04:	cmp	w26, #0x4
  405c08:	b.gt	405cf0 <feof@plt+0x4040>
  405c0c:	sub	w2, w27, w26
  405c10:	mov	x1, x28
  405c14:	mov	w0, #0x1                   	// #1
  405c18:	sxtw	x2, w2
  405c1c:	bl	401bc0 <write@plt>
  405c20:	mov	x19, x0
  405c24:	tbz	w0, #31, 405bfc <feof@plt+0x3f4c>
  405c28:	mov	x1, x20
  405c2c:	add	x0, sp, #0x80
  405c30:	bl	407548 <feof@plt+0x5898>
  405c34:	bl	401b00 <__errno_location@plt>
  405c38:	ldr	w0, [x0]
  405c3c:	bl	4019c0 <strerror@plt>
  405c40:	mov	x1, x0
  405c44:	add	x0, sp, #0x90
  405c48:	bl	407548 <feof@plt+0x5898>
  405c4c:	add	x2, sp, #0x90
  405c50:	add	x1, sp, #0x80
  405c54:	adrp	x3, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  405c58:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1780>
  405c5c:	add	x3, x3, #0xf98
  405c60:	add	x0, x0, #0xec8
  405c64:	bl	407a48 <feof@plt+0x5d98>
  405c68:	b	405bfc <feof@plt+0x3f4c>
  405c6c:	adrp	x28, 411000 <_ZdlPvm@@Base+0x1780>
  405c70:	mov	w26, #0x0                   	// #0
  405c74:	add	x28, x28, #0xf78
  405c78:	mov	w27, #0x5                   	// #5
  405c7c:	b	405c90 <feof@plt+0x3fe0>
  405c80:	add	w26, w26, w19
  405c84:	add	x28, x28, w19, sxtw
  405c88:	cmp	w26, #0x4
  405c8c:	b.gt	405cf0 <feof@plt+0x4040>
  405c90:	sub	w2, w27, w26
  405c94:	mov	x1, x28
  405c98:	mov	w0, #0x1                   	// #1
  405c9c:	sxtw	x2, w2
  405ca0:	bl	401bc0 <write@plt>
  405ca4:	mov	x19, x0
  405ca8:	tbz	w0, #31, 405c80 <feof@plt+0x3fd0>
  405cac:	mov	x1, x20
  405cb0:	add	x0, sp, #0x80
  405cb4:	bl	407548 <feof@plt+0x5898>
  405cb8:	bl	401b00 <__errno_location@plt>
  405cbc:	ldr	w0, [x0]
  405cc0:	bl	4019c0 <strerror@plt>
  405cc4:	mov	x1, x0
  405cc8:	add	x0, sp, #0x90
  405ccc:	bl	407548 <feof@plt+0x5898>
  405cd0:	add	x2, sp, #0x90
  405cd4:	add	x1, sp, #0x80
  405cd8:	adrp	x3, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  405cdc:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1780>
  405ce0:	add	x3, x3, #0xf98
  405ce4:	add	x0, x0, #0xec8
  405ce8:	bl	407a48 <feof@plt+0x5d98>
  405cec:	b	405c80 <feof@plt+0x3fd0>
  405cf0:	ldr	x2, [sp, #112]
  405cf4:	mov	w19, w25
  405cf8:	ldr	w3, [x2, #256]
  405cfc:	b	405240 <feof@plt+0x3590>
  405d00:	stp	x25, x26, [sp, #64]
  405d04:	stp	x27, x28, [sp, #80]
  405d08:	cbz	w1, 405d10 <feof@plt+0x4060>
  405d0c:	bl	402c38 <feof@plt+0xf88>
  405d10:	ldr	w0, [sp, #108]
  405d14:	bl	401b90 <close@plt>
  405d18:	tbnz	w0, #31, 405d8c <feof@plt+0x40dc>
  405d1c:	cmp	w23, #0x1
  405d20:	b.eq	405d9c <feof@plt+0x40ec>  // b.none
  405d24:	ldr	x0, [x19]
  405d28:	mov	x1, x19
  405d2c:	bl	401890 <execvp@plt>
  405d30:	ldr	x1, [x19]
  405d34:	add	x0, sp, #0x70
  405d38:	bl	407548 <feof@plt+0x5898>
  405d3c:	bl	401b00 <__errno_location@plt>
  405d40:	ldr	w0, [x0]
  405d44:	bl	4019c0 <strerror@plt>
  405d48:	mov	x1, x0
  405d4c:	add	x0, sp, #0x80
  405d50:	bl	407548 <feof@plt+0x5898>
  405d54:	add	x0, sp, #0x90
  405d58:	mov	x1, #0x0                   	// #0
  405d5c:	bl	407548 <feof@plt+0x5898>
  405d60:	add	x3, sp, #0x90
  405d64:	add	x2, sp, #0x80
  405d68:	add	x1, sp, #0x70
  405d6c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2780>
  405d70:	add	x0, x0, #0x168
  405d74:	bl	4077c8 <feof@plt+0x5b18>
  405d78:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  405d7c:	ldr	x0, [x0, #3776]
  405d80:	bl	401ad0 <fflush@plt>
  405d84:	mov	w0, #0x1                   	// #1
  405d88:	bl	401c30 <exit@plt>
  405d8c:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1780>
  405d90:	add	x0, x0, #0xed0
  405d94:	bl	402d58 <feof@plt+0x10a8>
  405d98:	b	405d1c <feof@plt+0x406c>
  405d9c:	adrp	x20, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  405da0:	add	x20, x20, #0xed0
  405da4:	mov	w1, #0x180                 	// #384
  405da8:	ldr	x0, [x20, #48]
  405dac:	bl	401a00 <creat@plt>
  405db0:	mov	w1, w0
  405db4:	cmp	w0, #0x1
  405db8:	b.eq	405dc4 <feof@plt+0x4114>  // b.none
  405dbc:	mov	w0, w23
  405dc0:	bl	402c38 <feof@plt+0xf88>
  405dc4:	ldr	x0, [x20, #80]
  405dc8:	mov	w1, #0x180                 	// #384
  405dcc:	bl	401a00 <creat@plt>
  405dd0:	mov	w1, w0
  405dd4:	cmp	w0, #0x2
  405dd8:	b.eq	405d24 <feof@plt+0x4074>  // b.none
  405ddc:	mov	w0, #0x2                   	// #2
  405de0:	bl	402c38 <feof@plt+0xf88>
  405de4:	b	405d24 <feof@plt+0x4074>
  405de8:	stp	x29, x30, [sp, #-128]!
  405dec:	mov	x29, sp
  405df0:	stp	x19, x20, [sp, #16]
  405df4:	mov	w19, w1
  405df8:	mov	x20, x2
  405dfc:	stp	x21, x22, [sp, #32]
  405e00:	stp	x23, x24, [sp, #48]
  405e04:	stp	x25, x26, [sp, #64]
  405e08:	stp	x27, x28, [sp, #80]
  405e0c:	str	x0, [sp, #96]
  405e10:	add	x0, sp, #0x70
  405e14:	bl	4104c0 <_ZdlPvm@@Base+0xc40>
  405e18:	cmp	w19, #0x0
  405e1c:	b.le	405e70 <feof@plt+0x41c0>
  405e20:	adrp	x0, 429000 <_Znam@GLIBCXX_3.4>
  405e24:	ldr	w0, [x0, #604]
  405e28:	cbz	w0, 40602c <feof@plt+0x437c>
  405e2c:	sub	w0, w19, #0x1
  405e30:	add	x23, x20, #0x8
  405e34:	adrp	x22, 412000 <_ZdlPvm@@Base+0x2780>
  405e38:	adrp	x24, 412000 <_ZdlPvm@@Base+0x2780>
  405e3c:	add	x23, x23, w0, uxtw #3
  405e40:	add	x22, x22, #0x1c0
  405e44:	add	x24, x24, #0x1c8
  405e48:	mov	x21, x20
  405e4c:	nop
  405e50:	ldr	x0, [x21]
  405e54:	mov	x1, x22
  405e58:	bl	401ba0 <strcmp@plt>
  405e5c:	cbnz	w0, 405e64 <feof@plt+0x41b4>
  405e60:	str	x24, [x21]
  405e64:	add	x21, x21, #0x8
  405e68:	cmp	x21, x23
  405e6c:	b.ne	405e50 <feof@plt+0x41a0>  // b.any
  405e70:	adrp	x22, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  405e74:	add	x22, x22, #0xed0
  405e78:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2780>
  405e7c:	add	x0, x0, #0x1b8
  405e80:	ldr	w28, [x22, #88]
  405e84:	sub	w19, w19, w28
  405e88:	add	w23, w19, #0x2
  405e8c:	sxtw	x27, w28
  405e90:	mov	w26, w23
  405e94:	add	x28, x20, w28, sxtw #3
  405e98:	sxtw	x1, w23
  405e9c:	sbfiz	x24, x23, #3, #32
  405ea0:	str	x0, [x20, x27, lsl #3]
  405ea4:	mov	x0, x24
  405ea8:	str	x1, [sp, #104]
  405eac:	bl	401bd0 <malloc@plt>
  405eb0:	mov	x21, x0
  405eb4:	cbz	x0, 406100 <feof@plt+0x4450>
  405eb8:	cmp	w19, #0x0
  405ebc:	b.le	4060d0 <feof@plt+0x4420>
  405ec0:	ldr	x1, [x20, x27, lsl #3]
  405ec4:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2780>
  405ec8:	add	x0, x0, #0x1d8
  405ecc:	stp	x1, x0, [x21]
  405ed0:	cmp	w19, #0x1
  405ed4:	b.eq	405ef0 <feof@plt+0x4240>  // b.none
  405ed8:	sub	w2, w19, #0x2
  405edc:	add	x1, x28, #0x8
  405ee0:	add	x2, x2, #0x1
  405ee4:	add	x0, x21, #0x10
  405ee8:	lsl	x2, x2, #3
  405eec:	bl	401870 <memcpy@plt>
  405ef0:	sub	x25, x24, #0x8
  405ef4:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2780>
  405ef8:	add	x0, sp, #0x70
  405efc:	add	x1, x1, #0x1e0
  405f00:	str	xzr, [x21, x25]
  405f04:	bl	410748 <_ZdlPvm@@Base+0xec8>
  405f08:	ldr	x1, [x22, #96]
  405f0c:	add	x0, sp, #0x70
  405f10:	bl	410988 <_ZdlPvm@@Base+0x1108>
  405f14:	ldp	w1, w0, [sp, #120]
  405f18:	cmp	w1, w0
  405f1c:	b.ge	406074 <feof@plt+0x43c4>  // b.tcont
  405f20:	ldr	x2, [sp, #112]
  405f24:	add	w0, w1, #0x1
  405f28:	add	w3, w19, #0x3
  405f2c:	str	w0, [sp, #120]
  405f30:	add	x27, x24, #0x8
  405f34:	str	w3, [sp, #104]
  405f38:	strb	wzr, [x2, w1, sxtw]
  405f3c:	mov	x0, x27
  405f40:	ldr	x28, [sp, #112]
  405f44:	bl	401bd0 <malloc@plt>
  405f48:	mov	x20, x0
  405f4c:	cbz	x0, 4060e0 <feof@plt+0x4430>
  405f50:	tbnz	w19, #31, 405f68 <feof@plt+0x42b8>
  405f54:	ubfiz	x2, x19, #3, #32
  405f58:	mov	x1, x21
  405f5c:	add	x2, x2, #0x8
  405f60:	mov	x0, x20
  405f64:	bl	401870 <memcpy@plt>
  405f68:	mov	x0, x28
  405f6c:	bl	411468 <_ZdlPvm@@Base+0x1be8>
  405f70:	adrp	x1, 429000 <_Znam@GLIBCXX_3.4>
  405f74:	str	x0, [x20, x25]
  405f78:	ldr	w0, [x1, #604]
  405f7c:	sxtw	x1, w23
  405f80:	str	xzr, [x20, x1, lsl #3]
  405f84:	cbnz	w0, 405fec <feof@plt+0x433c>
  405f88:	add	w0, w19, #0x4
  405f8c:	add	x28, x24, #0x10
  405f90:	mov	w25, w0
  405f94:	mov	x0, x28
  405f98:	bl	401bd0 <malloc@plt>
  405f9c:	mov	x21, x0
  405fa0:	cbz	x0, 4060f0 <feof@plt+0x4440>
  405fa4:	cmp	w23, #0x0
  405fa8:	b.le	405fc4 <feof@plt+0x4314>
  405fac:	add	w2, w19, #0x1
  405fb0:	mov	x1, x20
  405fb4:	add	x2, x2, #0x1
  405fb8:	mov	x0, x21
  405fbc:	lsl	x2, x2, #3
  405fc0:	bl	401870 <memcpy@plt>
  405fc4:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2780>
  405fc8:	add	x0, x0, #0x1f8
  405fcc:	bl	411468 <_ZdlPvm@@Base+0x1be8>
  405fd0:	sxtw	x2, w23
  405fd4:	ldr	w1, [x22, #104]
  405fd8:	ldr	w26, [sp, #104]
  405fdc:	mov	x20, x21
  405fe0:	str	x0, [x21, x2, lsl #3]
  405fe4:	str	xzr, [x21, x27]
  405fe8:	cbnz	w1, 406084 <feof@plt+0x43d4>
  405fec:	ldr	x0, [sp, #96]
  405ff0:	mov	x3, x20
  405ff4:	mov	w2, w26
  405ff8:	mov	w1, #0x0                   	// #0
  405ffc:	bl	405088 <feof@plt+0x33d8>
  406000:	mov	w19, w0
  406004:	add	x0, sp, #0x70
  406008:	bl	410698 <_ZdlPvm@@Base+0xe18>
  40600c:	mov	w0, w19
  406010:	ldp	x19, x20, [sp, #16]
  406014:	ldp	x21, x22, [sp, #32]
  406018:	ldp	x23, x24, [sp, #48]
  40601c:	ldp	x25, x26, [sp, #64]
  406020:	ldp	x27, x28, [sp, #80]
  406024:	ldp	x29, x30, [sp], #128
  406028:	ret
  40602c:	sub	w0, w19, #0x1
  406030:	add	x23, x20, #0x8
  406034:	adrp	x22, 412000 <_ZdlPvm@@Base+0x2780>
  406038:	adrp	x24, 412000 <_ZdlPvm@@Base+0x2780>
  40603c:	add	x23, x23, w0, uxtw #3
  406040:	add	x22, x22, #0x1c0
  406044:	add	x24, x24, #0x1d0
  406048:	mov	x21, x20
  40604c:	nop
  406050:	ldr	x0, [x21]
  406054:	mov	x1, x22
  406058:	bl	401ba0 <strcmp@plt>
  40605c:	cbnz	w0, 406064 <feof@plt+0x43b4>
  406060:	str	x24, [x21]
  406064:	add	x21, x21, #0x8
  406068:	cmp	x23, x21
  40606c:	b.ne	406050 <feof@plt+0x43a0>  // b.any
  406070:	b	405e70 <feof@plt+0x41c0>
  406074:	add	x0, sp, #0x70
  406078:	bl	4108d0 <_ZdlPvm@@Base+0x1050>
  40607c:	ldr	w1, [sp, #120]
  406080:	b	405f20 <feof@plt+0x4270>
  406084:	add	x0, x24, #0x18
  406088:	bl	401bd0 <malloc@plt>
  40608c:	mov	x20, x0
  406090:	cbz	x0, 406110 <feof@plt+0x4460>
  406094:	ldr	w0, [sp, #104]
  406098:	cmp	w0, #0x0
  40609c:	b.le	4060b4 <feof@plt+0x4404>
  4060a0:	ubfiz	x2, x23, #3, #32
  4060a4:	mov	x1, x21
  4060a8:	add	x2, x2, #0x8
  4060ac:	mov	x0, x20
  4060b0:	bl	401870 <memcpy@plt>
  4060b4:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2780>
  4060b8:	add	x0, x0, #0x208
  4060bc:	bl	411468 <_ZdlPvm@@Base+0x1be8>
  4060c0:	str	x0, [x20, x27]
  4060c4:	mov	w26, w25
  4060c8:	str	xzr, [x20, x28]
  4060cc:	b	405fec <feof@plt+0x433c>
  4060d0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2780>
  4060d4:	add	x0, x0, #0x1d8
  4060d8:	str	x0, [x21]
  4060dc:	b	405ef0 <feof@plt+0x4240>
  4060e0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2780>
  4060e4:	add	x0, x0, #0x138
  4060e8:	bl	402d58 <feof@plt+0x10a8>
  4060ec:	b	405f50 <feof@plt+0x42a0>
  4060f0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2780>
  4060f4:	add	x0, x0, #0x138
  4060f8:	bl	402d58 <feof@plt+0x10a8>
  4060fc:	b	405fa4 <feof@plt+0x42f4>
  406100:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2780>
  406104:	add	x0, x0, #0x138
  406108:	bl	402d58 <feof@plt+0x10a8>
  40610c:	b	405eb8 <feof@plt+0x4208>
  406110:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2780>
  406114:	add	x0, x0, #0x138
  406118:	bl	402d58 <feof@plt+0x10a8>
  40611c:	b	406094 <feof@plt+0x43e4>
  406120:	mov	x19, x0
  406124:	add	x0, sp, #0x70
  406128:	bl	410698 <_ZdlPvm@@Base+0xe18>
  40612c:	mov	x0, x19
  406130:	bl	401c50 <_Unwind_Resume@plt>
  406134:	nop
  406138:	stp	x29, x30, [sp, #-128]!
  40613c:	mov	x29, sp
  406140:	stp	x19, x20, [sp, #16]
  406144:	mov	w19, w1
  406148:	mov	x20, x2
  40614c:	stp	x21, x22, [sp, #32]
  406150:	stp	x23, x24, [sp, #48]
  406154:	stp	x25, x26, [sp, #64]
  406158:	stp	x27, x28, [sp, #80]
  40615c:	str	x0, [sp, #96]
  406160:	add	x0, sp, #0x70
  406164:	bl	4104c0 <_ZdlPvm@@Base+0xc40>
  406168:	cmp	w19, #0x0
  40616c:	b.le	4061cc <feof@plt+0x451c>
  406170:	sub	w22, w19, #0x1
  406174:	add	x0, x20, #0x8
  406178:	adrp	x25, 412000 <_ZdlPvm@@Base+0x2780>
  40617c:	adrp	x24, 412000 <_ZdlPvm@@Base+0x2780>
  406180:	adrp	x23, 412000 <_ZdlPvm@@Base+0x2780>
  406184:	add	x22, x0, w22, uxtw #3
  406188:	add	x25, x25, #0x1c8
  40618c:	add	x24, x24, #0x1c0
  406190:	mov	x21, x20
  406194:	add	x23, x23, #0x1d0
  406198:	ldr	x26, [x21]
  40619c:	mov	x1, x25
  4061a0:	mov	x0, x26
  4061a4:	bl	401ba0 <strcmp@plt>
  4061a8:	cbz	w0, 4061bc <feof@plt+0x450c>
  4061ac:	mov	x0, x26
  4061b0:	mov	x1, x23
  4061b4:	bl	401ba0 <strcmp@plt>
  4061b8:	cbnz	w0, 4061c0 <feof@plt+0x4510>
  4061bc:	str	x24, [x21]
  4061c0:	add	x21, x21, #0x8
  4061c4:	cmp	x22, x21
  4061c8:	b.ne	406198 <feof@plt+0x44e8>  // b.any
  4061cc:	adrp	x22, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4061d0:	add	x22, x22, #0xed0
  4061d4:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2780>
  4061d8:	add	x1, x1, #0x1b8
  4061dc:	ldr	w0, [x22, #88]
  4061e0:	sub	w19, w19, w0
  4061e4:	add	w24, w19, #0x2
  4061e8:	add	x21, x20, w0, sxtw #3
  4061ec:	str	x1, [x20, w0, sxtw #3]
  4061f0:	sbfiz	x23, x24, #3, #32
  4061f4:	sxtw	x0, w24
  4061f8:	str	x0, [sp, #104]
  4061fc:	mov	x0, x23
  406200:	bl	401bd0 <malloc@plt>
  406204:	mov	x20, x0
  406208:	cbz	x0, 406448 <feof@plt+0x4798>
  40620c:	cmp	w19, #0x0
  406210:	b.le	40622c <feof@plt+0x457c>
  406214:	sub	w2, w19, #0x1
  406218:	mov	x1, x21
  40621c:	add	x2, x2, #0x1
  406220:	mov	x0, x20
  406224:	lsl	x2, x2, #3
  406228:	bl	401870 <memcpy@plt>
  40622c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2780>
  406230:	sxtw	x21, w19
  406234:	add	x0, x0, #0x210
  406238:	bl	411468 <_ZdlPvm@@Base+0x1be8>
  40623c:	sub	x28, x23, #0x8
  406240:	str	x0, [x20, x21, lsl #3]
  406244:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2780>
  406248:	add	x0, sp, #0x70
  40624c:	add	x1, x1, #0x1e0
  406250:	str	xzr, [x20, x28]
  406254:	bl	410748 <_ZdlPvm@@Base+0xec8>
  406258:	ldr	x1, [x22, #96]
  40625c:	add	x0, sp, #0x70
  406260:	bl	410988 <_ZdlPvm@@Base+0x1108>
  406264:	ldp	w1, w0, [sp, #120]
  406268:	cmp	w1, w0
  40626c:	b.ge	406418 <feof@plt+0x4768>  // b.tcont
  406270:	ldr	x2, [sp, #112]
  406274:	add	w0, w1, #0x1
  406278:	str	w0, [sp, #120]
  40627c:	add	x26, x23, #0x8
  406280:	mov	x0, x26
  406284:	add	w27, w19, #0x3
  406288:	strb	wzr, [x2, w1, sxtw]
  40628c:	ldr	x25, [sp, #112]
  406290:	bl	401bd0 <malloc@plt>
  406294:	mov	x21, x0
  406298:	cbz	x0, 406428 <feof@plt+0x4778>
  40629c:	tbnz	w19, #31, 4062b4 <feof@plt+0x4604>
  4062a0:	ubfiz	x2, x19, #3, #32
  4062a4:	mov	x1, x20
  4062a8:	add	x2, x2, #0x8
  4062ac:	mov	x0, x21
  4062b0:	bl	401870 <memcpy@plt>
  4062b4:	mov	x0, x25
  4062b8:	bl	411468 <_ZdlPvm@@Base+0x1be8>
  4062bc:	sxtw	x1, w24
  4062c0:	str	x0, [x21, x28]
  4062c4:	add	x25, x23, #0x10
  4062c8:	add	w28, w19, #0x4
  4062cc:	mov	x0, x25
  4062d0:	str	xzr, [x21, x1, lsl #3]
  4062d4:	bl	401bd0 <malloc@plt>
  4062d8:	mov	x20, x0
  4062dc:	cbz	x0, 406438 <feof@plt+0x4788>
  4062e0:	cmp	w24, #0x0
  4062e4:	b.le	406300 <feof@plt+0x4650>
  4062e8:	add	w2, w19, #0x1
  4062ec:	mov	x1, x21
  4062f0:	add	x2, x2, #0x1
  4062f4:	mov	x0, x20
  4062f8:	lsl	x2, x2, #3
  4062fc:	bl	401870 <memcpy@plt>
  406300:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2780>
  406304:	add	x0, x0, #0x220
  406308:	bl	411468 <_ZdlPvm@@Base+0x1be8>
  40630c:	sxtw	x2, w24
  406310:	adrp	x1, 429000 <_Znam@GLIBCXX_3.4>
  406314:	str	x0, [x20, x2, lsl #3]
  406318:	ldr	w0, [x1, #604]
  40631c:	str	xzr, [x20, x26]
  406320:	cbnz	w0, 40638c <feof@plt+0x46dc>
  406324:	ldr	w0, [x22, #104]
  406328:	cbnz	w0, 4063d0 <feof@plt+0x4720>
  40632c:	mov	x25, x26
  406330:	mov	x19, x20
  406334:	mov	w28, w27
  406338:	mov	x21, x26
  40633c:	add	x0, x21, #0x10
  406340:	bl	401bd0 <malloc@plt>
  406344:	str	x0, [sp, #104]
  406348:	mov	x20, x0
  40634c:	cbz	x0, 406458 <feof@plt+0x47a8>
  406350:	cmp	w28, #0x0
  406354:	b.le	406370 <feof@plt+0x46c0>
  406358:	sub	w2, w28, #0x1
  40635c:	mov	x1, x19
  406360:	add	x2, x2, #0x1
  406364:	mov	x0, x20
  406368:	lsl	x2, x2, #3
  40636c:	bl	401870 <memcpy@plt>
  406370:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2780>
  406374:	add	x0, x0, #0x208
  406378:	bl	411468 <_ZdlPvm@@Base+0x1be8>
  40637c:	add	x21, x20, x21
  406380:	add	w27, w28, #0x1
  406384:	str	x0, [x20, x25]
  406388:	str	xzr, [x21, #8]
  40638c:	ldr	x0, [sp, #96]
  406390:	mov	x3, x20
  406394:	mov	w2, w27
  406398:	mov	w1, #0x1                   	// #1
  40639c:	bl	405088 <feof@plt+0x33d8>
  4063a0:	str	w0, [sp, #96]
  4063a4:	add	x0, sp, #0x70
  4063a8:	ldr	w19, [sp, #96]
  4063ac:	bl	410698 <_ZdlPvm@@Base+0xe18>
  4063b0:	ldp	x21, x22, [sp, #32]
  4063b4:	mov	w0, w19
  4063b8:	ldp	x19, x20, [sp, #16]
  4063bc:	ldp	x23, x24, [sp, #48]
  4063c0:	ldp	x25, x26, [sp, #64]
  4063c4:	ldp	x27, x28, [sp, #80]
  4063c8:	ldp	x29, x30, [sp], #128
  4063cc:	ret
  4063d0:	add	x0, x23, #0x18
  4063d4:	bl	401bd0 <malloc@plt>
  4063d8:	mov	x19, x0
  4063dc:	cbz	x0, 406468 <feof@plt+0x47b8>
  4063e0:	cmp	w27, #0x0
  4063e4:	b.le	4063fc <feof@plt+0x474c>
  4063e8:	ubfiz	x2, x24, #3, #32
  4063ec:	mov	x1, x20
  4063f0:	add	x2, x2, #0x8
  4063f4:	mov	x0, x19
  4063f8:	bl	401870 <memcpy@plt>
  4063fc:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2780>
  406400:	add	x0, x0, #0x1f8
  406404:	bl	411468 <_ZdlPvm@@Base+0x1be8>
  406408:	str	x0, [x19, x26]
  40640c:	mov	x21, x25
  406410:	str	xzr, [x19, x25]
  406414:	b	40633c <feof@plt+0x468c>
  406418:	add	x0, sp, #0x70
  40641c:	bl	4108d0 <_ZdlPvm@@Base+0x1050>
  406420:	ldr	w1, [sp, #120]
  406424:	b	406270 <feof@plt+0x45c0>
  406428:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2780>
  40642c:	add	x0, x0, #0x138
  406430:	bl	402d58 <feof@plt+0x10a8>
  406434:	b	40629c <feof@plt+0x45ec>
  406438:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2780>
  40643c:	add	x0, x0, #0x138
  406440:	bl	402d58 <feof@plt+0x10a8>
  406444:	b	4062e0 <feof@plt+0x4630>
  406448:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2780>
  40644c:	add	x0, x0, #0x138
  406450:	bl	402d58 <feof@plt+0x10a8>
  406454:	b	40620c <feof@plt+0x455c>
  406458:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2780>
  40645c:	add	x0, x0, #0x138
  406460:	bl	402d58 <feof@plt+0x10a8>
  406464:	b	406350 <feof@plt+0x46a0>
  406468:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2780>
  40646c:	add	x0, x0, #0x138
  406470:	bl	402d58 <feof@plt+0x10a8>
  406474:	b	4063e0 <feof@plt+0x4730>
  406478:	str	x0, [sp, #96]
  40647c:	add	x0, sp, #0x70
  406480:	ldr	x19, [sp, #96]
  406484:	bl	410698 <_ZdlPvm@@Base+0xe18>
  406488:	mov	x0, x19
  40648c:	bl	401c50 <_Unwind_Resume@plt>
  406490:	stp	x29, x30, [sp, #-32]!
  406494:	mov	x29, sp
  406498:	stp	x19, x20, [sp, #16]
  40649c:	mov	x19, x0
  4064a0:	mov	x20, x1
  4064a4:	mov	x0, #0x1000                	// #4096
  4064a8:	bl	401bd0 <malloc@plt>
  4064ac:	str	x0, [x19]
  4064b0:	cbz	x0, 406530 <feof@plt+0x4880>
  4064b4:	ldrb	w0, [x20]
  4064b8:	mov	w1, #0x1                   	// #1
  4064bc:	stp	xzr, xzr, [x19, #8]
  4064c0:	str	w1, [x19, #32]
  4064c4:	cbnz	w0, 4064d4 <feof@plt+0x4824>
  4064c8:	ldp	x19, x20, [sp, #16]
  4064cc:	ldp	x29, x30, [sp], #32
  4064d0:	ret
  4064d4:	mov	w0, #0x0                   	// #0
  4064d8:	bl	401b10 <dup@plt>
  4064dc:	str	w0, [x19, #36]
  4064e0:	tbnz	w0, #31, 406520 <feof@plt+0x4870>
  4064e4:	mov	w0, #0x0                   	// #0
  4064e8:	bl	401b90 <close@plt>
  4064ec:	mov	x0, x20
  4064f0:	mov	w1, #0x0                   	// #0
  4064f4:	bl	401900 <open@plt>
  4064f8:	cbnz	w0, 40650c <feof@plt+0x485c>
  4064fc:	str	x20, [x19, #24]
  406500:	ldp	x19, x20, [sp, #16]
  406504:	ldp	x29, x30, [sp], #32
  406508:	ret
  40650c:	ldp	x19, x20, [sp, #16]
  406510:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2780>
  406514:	ldp	x29, x30, [sp], #32
  406518:	add	x0, x0, #0x780
  40651c:	b	402d58 <feof@plt+0x10a8>
  406520:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2780>
  406524:	add	x0, x0, #0x770
  406528:	bl	402d58 <feof@plt+0x10a8>
  40652c:	b	4064e4 <feof@plt+0x4834>
  406530:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2780>
  406534:	add	x0, x0, #0x138
  406538:	bl	402d58 <feof@plt+0x10a8>
  40653c:	b	4064b4 <feof@plt+0x4804>
  406540:	stp	x29, x30, [sp, #-32]!
  406544:	mov	x29, sp
  406548:	str	x19, [sp, #16]
  40654c:	mov	x19, x0
  406550:	ldr	x0, [x0]
  406554:	cbz	x0, 40655c <feof@plt+0x48ac>
  406558:	bl	401950 <free@plt>
  40655c:	mov	w0, #0x0                   	// #0
  406560:	bl	401b90 <close@plt>
  406564:	ldr	w0, [x19, #36]
  406568:	bl	401b10 <dup@plt>
  40656c:	tbnz	w0, #31, 406584 <feof@plt+0x48d4>
  406570:	ldr	w0, [x19, #36]
  406574:	bl	401b90 <close@plt>
  406578:	ldr	x19, [sp, #16]
  40657c:	ldp	x29, x30, [sp], #32
  406580:	ret
  406584:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2780>
  406588:	add	x0, x0, #0x7a0
  40658c:	bl	402d58 <feof@plt+0x10a8>
  406590:	ldr	w0, [x19, #36]
  406594:	bl	401b90 <close@plt>
  406598:	ldr	x19, [sp, #16]
  40659c:	ldp	x29, x30, [sp], #32
  4065a0:	ret
  4065a4:	nop
  4065a8:	stp	x29, x30, [sp, #-16]!
  4065ac:	mov	x29, sp
  4065b0:	bl	401c30 <exit@plt>
  4065b4:	nop
  4065b8:	stp	x29, x30, [sp, #-48]!
  4065bc:	mov	x29, sp
  4065c0:	str	x19, [sp, #16]
  4065c4:	mov	x19, x0
  4065c8:	ldr	w0, [x0, #8]
  4065cc:	cmp	w0, #0x0
  4065d0:	b.le	4065f0 <feof@plt+0x4940>
  4065d4:	ldr	x1, [x19]
  4065d8:	sub	w0, w0, #0x1
  4065dc:	str	w0, [x19, #8]
  4065e0:	ldrb	w0, [x1, w0, sxtw]
  4065e4:	ldr	x19, [sp, #16]
  4065e8:	ldp	x29, x30, [sp], #48
  4065ec:	ret
  4065f0:	add	x1, sp, #0x2f
  4065f4:	mov	x2, #0x1                   	// #1
  4065f8:	mov	w0, #0x0                   	// #0
  4065fc:	bl	4019b0 <read@plt>
  406600:	cmp	x0, #0x1
  406604:	b.eq	406620 <feof@plt+0x4970>  // b.none
  406608:	mov	w1, #0x1                   	// #1
  40660c:	str	w1, [x19, #20]
  406610:	mov	w0, #0xff                  	// #255
  406614:	ldr	x19, [sp, #16]
  406618:	ldp	x29, x30, [sp], #48
  40661c:	ret
  406620:	ldr	w1, [x19, #16]
  406624:	ldrb	w0, [sp, #47]
  406628:	cbnz	w1, 406644 <feof@plt+0x4994>
  40662c:	cmp	w0, #0xa
  406630:	b.ne	4065e4 <feof@plt+0x4934>  // b.any
  406634:	ldr	w1, [x19, #32]
  406638:	add	w1, w1, #0x1
  40663c:	str	w1, [x19, #32]
  406640:	b	4065e4 <feof@plt+0x4934>
  406644:	bl	401a20 <putchar@plt>
  406648:	ldrb	w0, [sp, #47]
  40664c:	b	40662c <feof@plt+0x497c>
  406650:	stp	x29, x30, [sp, #-32]!
  406654:	mov	x29, sp
  406658:	stp	x19, x20, [sp, #16]
  40665c:	and	w19, w1, #0xff
  406660:	ldr	w1, [x0, #8]
  406664:	cmp	w1, #0xfff
  406668:	b.gt	406690 <feof@plt+0x49e0>
  40666c:	ldr	x2, [x0]
  406670:	strb	w19, [x2, w1, sxtw]
  406674:	ldr	w1, [x0, #8]
  406678:	add	w1, w1, #0x1
  40667c:	str	w1, [x0, #8]
  406680:	mov	w0, w19
  406684:	ldp	x19, x20, [sp, #16]
  406688:	ldp	x29, x30, [sp], #32
  40668c:	ret
  406690:	adrp	x20, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  406694:	adrp	x4, 412000 <_ZdlPvm@@Base+0x2780>
  406698:	adrp	x2, 412000 <_ZdlPvm@@Base+0x2780>
  40669c:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2780>
  4066a0:	ldr	x0, [x20, #3776]
  4066a4:	add	x4, x4, #0x7b0
  4066a8:	add	x2, x2, #0x7f8
  4066ac:	add	x1, x1, #0x818
  4066b0:	mov	w3, #0x93                  	// #147
  4066b4:	bl	4018e0 <fprintf@plt>
  4066b8:	cbz	w0, 406680 <feof@plt+0x49d0>
  4066bc:	ldr	x0, [x20, #3776]
  4066c0:	bl	401ad0 <fflush@plt>
  4066c4:	cbz	w0, 406680 <feof@plt+0x49d0>
  4066c8:	mov	w0, #0x1                   	// #1
  4066cc:	bl	401c30 <exit@plt>
  4066d0:	stp	x29, x30, [sp, #-80]!
  4066d4:	mov	x29, sp
  4066d8:	stp	x19, x20, [sp, #16]
  4066dc:	mov	x19, x0
  4066e0:	stp	x21, x22, [sp, #32]
  4066e4:	adrp	x22, 412000 <_ZdlPvm@@Base+0x2780>
  4066e8:	adrp	x21, 412000 <_ZdlPvm@@Base+0x2780>
  4066ec:	add	x22, x22, #0x7b0
  4066f0:	add	x21, x21, #0x7f8
  4066f4:	str	x23, [sp, #48]
  4066f8:	ldr	w1, [x19, #8]
  4066fc:	cmp	w1, #0x0
  406700:	b.le	40675c <feof@plt+0x4aac>
  406704:	ldr	x0, [x19]
  406708:	sub	w1, w1, #0x1
  40670c:	str	w1, [x19, #8]
  406710:	cmp	w1, #0xfff
  406714:	ldrb	w20, [x0, w1, sxtw]
  406718:	b.gt	40678c <feof@plt+0x4adc>
  40671c:	ldr	x0, [x19]
  406720:	strb	w20, [x0, w1, sxtw]
  406724:	ldr	w0, [x19, #8]
  406728:	add	w0, w0, #0x1
  40672c:	str	w0, [x19, #8]
  406730:	cmp	w20, #0xa
  406734:	b.eq	406834 <feof@plt+0x4b84>  // b.none
  406738:	ldr	w0, [x19, #20]
  40673c:	cbnz	w0, 406834 <feof@plt+0x4b84>
  406740:	ldr	w1, [x19, #8]
  406744:	cmp	w1, #0x0
  406748:	b.le	4067c4 <feof@plt+0x4b14>
  40674c:	sub	w1, w1, #0x1
  406750:	str	w1, [x19, #8]
  406754:	cmp	w1, #0x0
  406758:	b.gt	406704 <feof@plt+0x4a54>
  40675c:	add	x1, sp, #0x4f
  406760:	mov	x2, #0x1                   	// #1
  406764:	mov	w0, #0x0                   	// #0
  406768:	bl	4019b0 <read@plt>
  40676c:	cmp	x0, #0x1
  406770:	b.eq	4067e8 <feof@plt+0x4b38>  // b.none
  406774:	mov	w0, #0x1                   	// #1
  406778:	mov	w20, #0xff                  	// #255
  40677c:	str	w0, [x19, #20]
  406780:	ldr	w1, [x19, #8]
  406784:	cmp	w1, #0xfff
  406788:	b.le	40671c <feof@plt+0x4a6c>
  40678c:	adrp	x23, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  406790:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2780>
  406794:	mov	x4, x22
  406798:	add	x1, x1, #0x818
  40679c:	ldr	x0, [x23, #3776]
  4067a0:	mov	x2, x21
  4067a4:	mov	w3, #0x93                  	// #147
  4067a8:	bl	4018e0 <fprintf@plt>
  4067ac:	cbz	w0, 406730 <feof@plt+0x4a80>
  4067b0:	ldr	x0, [x23, #3776]
  4067b4:	bl	401ad0 <fflush@plt>
  4067b8:	cbz	w0, 406730 <feof@plt+0x4a80>
  4067bc:	mov	w0, #0x1                   	// #1
  4067c0:	bl	401c30 <exit@plt>
  4067c4:	add	x1, sp, #0x4f
  4067c8:	mov	x2, #0x1                   	// #1
  4067cc:	mov	w0, #0x0                   	// #0
  4067d0:	bl	4019b0 <read@plt>
  4067d4:	cmp	x0, #0x1
  4067d8:	b.eq	406810 <feof@plt+0x4b60>  // b.none
  4067dc:	mov	w0, #0x1                   	// #1
  4067e0:	str	w0, [x19, #20]
  4067e4:	b	4066f8 <feof@plt+0x4a48>
  4067e8:	ldr	w0, [x19, #16]
  4067ec:	ldrb	w20, [sp, #79]
  4067f0:	cbnz	w0, 406848 <feof@plt+0x4b98>
  4067f4:	cmp	w20, #0xa
  4067f8:	b.ne	406780 <feof@plt+0x4ad0>  // b.any
  4067fc:	ldr	w0, [x19, #32]
  406800:	ldr	w1, [x19, #8]
  406804:	add	w0, w0, #0x1
  406808:	str	w0, [x19, #32]
  40680c:	b	406784 <feof@plt+0x4ad4>
  406810:	ldr	w1, [x19, #16]
  406814:	ldrb	w0, [sp, #79]
  406818:	cbnz	w1, 406858 <feof@plt+0x4ba8>
  40681c:	cmp	w0, #0xa
  406820:	b.ne	4066f8 <feof@plt+0x4a48>  // b.any
  406824:	ldr	w0, [x19, #32]
  406828:	add	w0, w0, #0x1
  40682c:	str	w0, [x19, #32]
  406830:	b	4066f8 <feof@plt+0x4a48>
  406834:	ldp	x19, x20, [sp, #16]
  406838:	ldp	x21, x22, [sp, #32]
  40683c:	ldr	x23, [sp, #48]
  406840:	ldp	x29, x30, [sp], #80
  406844:	ret
  406848:	mov	w0, w20
  40684c:	bl	401a20 <putchar@plt>
  406850:	ldrb	w20, [sp, #79]
  406854:	b	4067f4 <feof@plt+0x4b44>
  406858:	bl	401a20 <putchar@plt>
  40685c:	ldrb	w0, [sp, #79]
  406860:	b	40681c <feof@plt+0x4b6c>
  406864:	nop
  406868:	stp	x29, x30, [sp, #-80]!
  40686c:	mov	x29, sp
  406870:	stp	x19, x20, [sp, #16]
  406874:	mov	x19, x0
  406878:	stp	x21, x22, [sp, #32]
  40687c:	adrp	x22, 412000 <_ZdlPvm@@Base+0x2780>
  406880:	add	x22, x22, #0x7b0
  406884:	str	x23, [sp, #48]
  406888:	adrp	x21, 412000 <_ZdlPvm@@Base+0x2780>
  40688c:	add	x21, x21, #0x7f8
  406890:	ldr	w0, [x19, #8]
  406894:	cmp	w0, #0x0
  406898:	b.le	406914 <feof@plt+0x4c64>
  40689c:	ldr	x1, [x19]
  4068a0:	sub	w0, w0, #0x1
  4068a4:	str	w0, [x19, #8]
  4068a8:	cmp	w0, #0xfff
  4068ac:	ldrb	w20, [x1, w0, sxtw]
  4068b0:	b.gt	406944 <feof@plt+0x4c94>
  4068b4:	ldr	x1, [x19]
  4068b8:	strb	w20, [x1, w0, sxtw]
  4068bc:	ldr	w0, [x19, #8]
  4068c0:	add	w0, w0, #0x1
  4068c4:	str	w0, [x19, #8]
  4068c8:	sub	w0, w20, #0x9
  4068cc:	cmp	w20, #0x20
  4068d0:	and	w0, w0, #0xff
  4068d4:	ccmp	w0, #0x1, #0x0, ne  // ne = any
  4068d8:	b.hi	4069a0 <feof@plt+0x4cf0>  // b.pmore
  4068dc:	ldr	w0, [x19, #20]
  4068e0:	cbnz	w0, 4069e0 <feof@plt+0x4d30>
  4068e4:	ldr	w0, [x19, #8]
  4068e8:	cmp	w0, #0x0
  4068ec:	b.le	40697c <feof@plt+0x4ccc>
  4068f0:	ldr	x1, [x19]
  4068f4:	sub	w0, w0, #0x1
  4068f8:	str	w0, [x19, #8]
  4068fc:	ldrb	w0, [x1, w0, sxtw]
  406900:	cmp	w0, #0x23
  406904:	b.ne	406890 <feof@plt+0x4be0>  // b.any
  406908:	mov	x0, x19
  40690c:	bl	4066d0 <feof@plt+0x4a20>
  406910:	b	406888 <feof@plt+0x4bd8>
  406914:	add	x1, sp, #0x4f
  406918:	mov	x2, #0x1                   	// #1
  40691c:	mov	w0, #0x0                   	// #0
  406920:	bl	4019b0 <read@plt>
  406924:	cmp	x0, #0x1
  406928:	b.eq	4069f4 <feof@plt+0x4d44>  // b.none
  40692c:	mov	w0, #0x1                   	// #1
  406930:	mov	w20, #0xff                  	// #255
  406934:	str	w0, [x19, #20]
  406938:	ldr	w0, [x19, #8]
  40693c:	cmp	w0, #0xfff
  406940:	b.le	4068b4 <feof@plt+0x4c04>
  406944:	adrp	x23, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  406948:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2780>
  40694c:	mov	x4, x22
  406950:	add	x1, x1, #0x818
  406954:	ldr	x0, [x23, #3776]
  406958:	mov	x2, x21
  40695c:	mov	w3, #0x93                  	// #147
  406960:	bl	4018e0 <fprintf@plt>
  406964:	cbz	w0, 4068c8 <feof@plt+0x4c18>
  406968:	ldr	x0, [x23, #3776]
  40696c:	bl	401ad0 <fflush@plt>
  406970:	cbz	w0, 4068c8 <feof@plt+0x4c18>
  406974:	mov	w0, #0x1                   	// #1
  406978:	bl	401c30 <exit@plt>
  40697c:	add	x1, sp, #0x4f
  406980:	mov	x2, #0x1                   	// #1
  406984:	mov	w0, #0x0                   	// #0
  406988:	bl	4019b0 <read@plt>
  40698c:	cmp	x0, #0x1
  406990:	b.eq	406a80 <feof@plt+0x4dd0>  // b.none
  406994:	mov	w0, #0x1                   	// #1
  406998:	str	w0, [x19, #20]
  40699c:	b	406890 <feof@plt+0x4be0>
  4069a0:	ldr	w0, [x19, #8]
  4069a4:	cmp	w0, #0x0
  4069a8:	b.le	406a1c <feof@plt+0x4d6c>
  4069ac:	ldr	x1, [x19]
  4069b0:	sub	w0, w0, #0x1
  4069b4:	str	w0, [x19, #8]
  4069b8:	cmp	w0, #0xfff
  4069bc:	ldrb	w20, [x1, w0, sxtw]
  4069c0:	b.gt	406a4c <feof@plt+0x4d9c>
  4069c4:	ldr	x1, [x19]
  4069c8:	strb	w20, [x1, w0, sxtw]
  4069cc:	ldr	w0, [x19, #8]
  4069d0:	add	w0, w0, #0x1
  4069d4:	str	w0, [x19, #8]
  4069d8:	cmp	w20, #0x23
  4069dc:	b.eq	4068dc <feof@plt+0x4c2c>  // b.none
  4069e0:	ldp	x19, x20, [sp, #16]
  4069e4:	ldp	x21, x22, [sp, #32]
  4069e8:	ldr	x23, [sp, #48]
  4069ec:	ldp	x29, x30, [sp], #80
  4069f0:	ret
  4069f4:	ldr	w0, [x19, #16]
  4069f8:	ldrb	w20, [sp, #79]
  4069fc:	cbnz	w0, 406acc <feof@plt+0x4e1c>
  406a00:	cmp	w20, #0xa
  406a04:	b.ne	406938 <feof@plt+0x4c88>  // b.any
  406a08:	ldr	w0, [x19, #32]
  406a0c:	add	w0, w0, #0x1
  406a10:	str	w0, [x19, #32]
  406a14:	ldr	w0, [x19, #8]
  406a18:	b	40693c <feof@plt+0x4c8c>
  406a1c:	add	x1, sp, #0x4f
  406a20:	mov	x2, #0x1                   	// #1
  406a24:	mov	w0, #0x0                   	// #0
  406a28:	bl	4019b0 <read@plt>
  406a2c:	cmp	x0, #0x1
  406a30:	b.eq	406aa4 <feof@plt+0x4df4>  // b.none
  406a34:	mov	w0, #0x1                   	// #1
  406a38:	mov	w20, #0xff                  	// #255
  406a3c:	str	w0, [x19, #20]
  406a40:	ldr	w0, [x19, #8]
  406a44:	cmp	w0, #0xfff
  406a48:	b.le	4069c4 <feof@plt+0x4d14>
  406a4c:	adrp	x23, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  406a50:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2780>
  406a54:	mov	x4, x22
  406a58:	add	x1, x1, #0x818
  406a5c:	ldr	x0, [x23, #3776]
  406a60:	mov	x2, x21
  406a64:	mov	w3, #0x93                  	// #147
  406a68:	bl	4018e0 <fprintf@plt>
  406a6c:	cbz	w0, 4069d8 <feof@plt+0x4d28>
  406a70:	ldr	x0, [x23, #3776]
  406a74:	bl	401ad0 <fflush@plt>
  406a78:	cbz	w0, 4069d8 <feof@plt+0x4d28>
  406a7c:	b	406974 <feof@plt+0x4cc4>
  406a80:	ldr	w1, [x19, #16]
  406a84:	ldrb	w0, [sp, #79]
  406a88:	cbnz	w1, 406adc <feof@plt+0x4e2c>
  406a8c:	cmp	w0, #0xa
  406a90:	b.ne	406900 <feof@plt+0x4c50>  // b.any
  406a94:	ldr	w0, [x19, #32]
  406a98:	add	w0, w0, #0x1
  406a9c:	str	w0, [x19, #32]
  406aa0:	b	406890 <feof@plt+0x4be0>
  406aa4:	ldr	w0, [x19, #16]
  406aa8:	ldrb	w20, [sp, #79]
  406aac:	cbnz	w0, 406ae8 <feof@plt+0x4e38>
  406ab0:	cmp	w20, #0xa
  406ab4:	b.ne	406a40 <feof@plt+0x4d90>  // b.any
  406ab8:	ldr	w0, [x19, #32]
  406abc:	add	w0, w0, #0x1
  406ac0:	str	w0, [x19, #32]
  406ac4:	ldr	w0, [x19, #8]
  406ac8:	b	406a44 <feof@plt+0x4d94>
  406acc:	mov	w0, w20
  406ad0:	bl	401a20 <putchar@plt>
  406ad4:	ldrb	w20, [sp, #79]
  406ad8:	b	406a00 <feof@plt+0x4d50>
  406adc:	bl	401a20 <putchar@plt>
  406ae0:	ldrb	w0, [sp, #79]
  406ae4:	b	406a8c <feof@plt+0x4ddc>
  406ae8:	mov	w0, w20
  406aec:	bl	401a20 <putchar@plt>
  406af0:	ldrb	w20, [sp, #79]
  406af4:	b	406ab0 <feof@plt+0x4e00>
  406af8:	stp	x29, x30, [sp, #-128]!
  406afc:	mov	x29, sp
  406b00:	stp	x19, x20, [sp, #16]
  406b04:	mov	x19, x0
  406b08:	mov	x0, x1
  406b0c:	stp	x21, x22, [sp, #32]
  406b10:	mov	x22, x1
  406b14:	bl	4018d0 <strlen@plt>
  406b18:	str	x0, [sp, #104]
  406b1c:	cmp	w0, #0x0
  406b20:	b.le	406e30 <feof@plt+0x5180>
  406b24:	mov	x20, #0x0                   	// #0
  406b28:	stp	x23, x24, [sp, #48]
  406b2c:	mov	w24, w0
  406b30:	stp	x25, x26, [sp, #64]
  406b34:	adrp	x26, 412000 <_ZdlPvm@@Base+0x2780>
  406b38:	adrp	x25, 412000 <_ZdlPvm@@Base+0x2780>
  406b3c:	add	x26, x26, #0x7b0
  406b40:	add	x25, x25, #0x7f8
  406b44:	stp	x27, x28, [sp, #80]
  406b48:	b	406be4 <feof@plt+0x4f34>
  406b4c:	ldr	x0, [x19]
  406b50:	sub	w2, w2, #0x1
  406b54:	str	w2, [x19, #8]
  406b58:	cmp	w2, #0xfff
  406b5c:	ldrb	w28, [x0, w2, sxtw]
  406b60:	b.gt	406c28 <feof@plt+0x4f78>
  406b64:	ldr	x0, [x19]
  406b68:	strb	w28, [x0, w2, sxtw]
  406b6c:	ldr	w0, [x19, #8]
  406b70:	add	w0, w0, #0x1
  406b74:	str	w0, [x19, #8]
  406b78:	ldrb	w0, [x22, x20]
  406b7c:	cmp	w0, w28
  406b80:	b.ne	406d3c <feof@plt+0x508c>  // b.any
  406b84:	ldr	w0, [x19, #8]
  406b88:	cmp	w0, #0x0
  406b8c:	b.le	406c60 <feof@plt+0x4fb0>
  406b90:	ldr	x1, [x19]
  406b94:	sub	w0, w0, #0x1
  406b98:	str	w0, [x19, #8]
  406b9c:	ldrb	w0, [x1, w0, sxtw]
  406ba0:	ldrb	w1, [x22, x20]
  406ba4:	cmp	w1, w0
  406ba8:	b.eq	406bd4 <feof@plt+0x4f24>  // b.none
  406bac:	adrp	x28, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  406bb0:	adrp	x4, 412000 <_ZdlPvm@@Base+0x2780>
  406bb4:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2780>
  406bb8:	add	x4, x4, #0x828
  406bbc:	ldr	x0, [x28, #3776]
  406bc0:	add	x1, x1, #0x818
  406bc4:	mov	x2, x25
  406bc8:	mov	w3, #0xc9                  	// #201
  406bcc:	bl	4018e0 <fprintf@plt>
  406bd0:	cbnz	w0, 406c88 <feof@plt+0x4fd8>
  406bd4:	add	x20, x20, #0x1
  406bd8:	add	w23, w23, #0x1
  406bdc:	cmp	w24, w20
  406be0:	b.le	406ca8 <feof@plt+0x4ff8>
  406be4:	ldr	w2, [x19, #8]
  406be8:	mov	w23, w20
  406bec:	mov	w21, w20
  406bf0:	cmp	w2, #0x0
  406bf4:	b.gt	406b4c <feof@plt+0x4e9c>
  406bf8:	add	x1, sp, #0x7f
  406bfc:	mov	x2, #0x1                   	// #1
  406c00:	mov	w0, #0x0                   	// #0
  406c04:	bl	4019b0 <read@plt>
  406c08:	cmp	x0, #0x1
  406c0c:	b.eq	406cd4 <feof@plt+0x5024>  // b.none
  406c10:	mov	w0, #0x1                   	// #1
  406c14:	mov	w28, #0xff                  	// #255
  406c18:	str	w0, [x19, #20]
  406c1c:	ldr	w2, [x19, #8]
  406c20:	cmp	w2, #0xfff
  406c24:	b.le	406b64 <feof@plt+0x4eb4>
  406c28:	adrp	x27, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  406c2c:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2780>
  406c30:	mov	x4, x26
  406c34:	add	x1, x1, #0x818
  406c38:	ldr	x0, [x27, #3776]
  406c3c:	mov	x2, x25
  406c40:	mov	w3, #0x93                  	// #147
  406c44:	bl	4018e0 <fprintf@plt>
  406c48:	cbz	w0, 406b78 <feof@plt+0x4ec8>
  406c4c:	ldr	x0, [x27, #3776]
  406c50:	bl	401ad0 <fflush@plt>
  406c54:	cbz	w0, 406b78 <feof@plt+0x4ec8>
  406c58:	mov	w0, #0x1                   	// #1
  406c5c:	bl	401c30 <exit@plt>
  406c60:	add	x1, sp, #0x7f
  406c64:	mov	x2, #0x1                   	// #1
  406c68:	mov	w0, #0x0                   	// #0
  406c6c:	bl	4019b0 <read@plt>
  406c70:	cmp	x0, #0x1
  406c74:	b.eq	406cfc <feof@plt+0x504c>  // b.none
  406c78:	mov	w1, #0x1                   	// #1
  406c7c:	mov	w0, #0xff                  	// #255
  406c80:	str	w1, [x19, #20]
  406c84:	b	406ba0 <feof@plt+0x4ef0>
  406c88:	ldr	x0, [x28, #3776]
  406c8c:	bl	401ad0 <fflush@plt>
  406c90:	cbnz	w0, 406c58 <feof@plt+0x4fa8>
  406c94:	add	x20, x20, #0x1
  406c98:	add	w23, w23, #0x1
  406c9c:	cmp	w24, w20
  406ca0:	b.gt	406be4 <feof@plt+0x4f34>
  406ca4:	nop
  406ca8:	ldr	w0, [sp, #104]
  406cac:	cmp	w0, w23
  406cb0:	b.ne	406d48 <feof@plt+0x5098>  // b.any
  406cb4:	ldp	x23, x24, [sp, #48]
  406cb8:	mov	w0, #0x1                   	// #1
  406cbc:	ldp	x25, x26, [sp, #64]
  406cc0:	ldp	x27, x28, [sp, #80]
  406cc4:	ldp	x19, x20, [sp, #16]
  406cc8:	ldp	x21, x22, [sp, #32]
  406ccc:	ldp	x29, x30, [sp], #128
  406cd0:	ret
  406cd4:	ldr	w0, [x19, #16]
  406cd8:	ldrb	w28, [sp, #127]
  406cdc:	cbnz	w0, 406d20 <feof@plt+0x5070>
  406ce0:	cmp	w28, #0xa
  406ce4:	b.ne	406c1c <feof@plt+0x4f6c>  // b.any
  406ce8:	ldr	w0, [x19, #32]
  406cec:	ldr	w2, [x19, #8]
  406cf0:	add	w0, w0, #0x1
  406cf4:	str	w0, [x19, #32]
  406cf8:	b	406c20 <feof@plt+0x4f70>
  406cfc:	ldr	w1, [x19, #16]
  406d00:	ldrb	w0, [sp, #127]
  406d04:	cbnz	w1, 406d30 <feof@plt+0x5080>
  406d08:	cmp	w0, #0xa
  406d0c:	b.ne	406ba0 <feof@plt+0x4ef0>  // b.any
  406d10:	ldr	w1, [x19, #32]
  406d14:	add	w1, w1, #0x1
  406d18:	str	w1, [x19, #32]
  406d1c:	b	406ba0 <feof@plt+0x4ef0>
  406d20:	mov	w0, w28
  406d24:	bl	401a20 <putchar@plt>
  406d28:	ldrb	w28, [sp, #127]
  406d2c:	b	406ce0 <feof@plt+0x5030>
  406d30:	bl	401a20 <putchar@plt>
  406d34:	ldrb	w0, [sp, #127]
  406d38:	b	406d08 <feof@plt+0x5058>
  406d3c:	sub	w21, w21, #0x1
  406d40:	cmn	w21, #0x1
  406d44:	b.eq	406e10 <feof@plt+0x5160>  // b.none
  406d48:	adrp	x25, 412000 <_ZdlPvm@@Base+0x2780>
  406d4c:	adrp	x23, 412000 <_ZdlPvm@@Base+0x2780>
  406d50:	sxtw	x21, w21
  406d54:	add	x25, x25, #0x7b0
  406d58:	add	x23, x23, #0x7f8
  406d5c:	adrp	x24, 412000 <_ZdlPvm@@Base+0x2780>
  406d60:	b	406db4 <feof@plt+0x5104>
  406d64:	ldr	x1, [x19]
  406d68:	strb	w20, [x1, w0, sxtw]
  406d6c:	ldr	w0, [x19, #8]
  406d70:	add	w0, w0, #0x1
  406d74:	str	w0, [x19, #8]
  406d78:	ldrb	w0, [x22, x21]
  406d7c:	cmp	w0, w20
  406d80:	b.eq	406da8 <feof@plt+0x50f8>  // b.none
  406d84:	adrp	x20, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  406d88:	adrp	x4, 412000 <_ZdlPvm@@Base+0x2780>
  406d8c:	mov	x2, x23
  406d90:	add	x4, x4, #0x828
  406d94:	ldr	x0, [x20, #3776]
  406d98:	add	x1, x24, #0x818
  406d9c:	mov	w3, #0xd3                  	// #211
  406da0:	bl	4018e0 <fprintf@plt>
  406da4:	cbnz	w0, 406df4 <feof@plt+0x5144>
  406da8:	sub	x21, x21, #0x1
  406dac:	cmn	w21, #0x1
  406db0:	b.eq	406e10 <feof@plt+0x5160>  // b.none
  406db4:	ldr	w0, [x19, #8]
  406db8:	ldrb	w20, [x22, x21]
  406dbc:	cmp	w0, #0xfff
  406dc0:	b.le	406d64 <feof@plt+0x50b4>
  406dc4:	adrp	x26, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  406dc8:	mov	x4, x25
  406dcc:	mov	x2, x23
  406dd0:	add	x1, x24, #0x818
  406dd4:	ldr	x0, [x26, #3776]
  406dd8:	mov	w3, #0x93                  	// #147
  406ddc:	bl	4018e0 <fprintf@plt>
  406de0:	cbz	w0, 406d78 <feof@plt+0x50c8>
  406de4:	ldr	x0, [x26, #3776]
  406de8:	bl	401ad0 <fflush@plt>
  406dec:	cbz	w0, 406d78 <feof@plt+0x50c8>
  406df0:	b	406c58 <feof@plt+0x4fa8>
  406df4:	ldr	x0, [x20, #3776]
  406df8:	bl	401ad0 <fflush@plt>
  406dfc:	cbnz	w0, 406c58 <feof@plt+0x4fa8>
  406e00:	sub	x21, x21, #0x1
  406e04:	cmn	w21, #0x1
  406e08:	b.ne	406db4 <feof@plt+0x5104>  // b.any
  406e0c:	nop
  406e10:	ldp	x23, x24, [sp, #48]
  406e14:	ldp	x25, x26, [sp, #64]
  406e18:	ldp	x27, x28, [sp, #80]
  406e1c:	mov	w0, #0x0                   	// #0
  406e20:	ldp	x19, x20, [sp, #16]
  406e24:	ldp	x21, x22, [sp, #32]
  406e28:	ldp	x29, x30, [sp], #128
  406e2c:	ret
  406e30:	b.ne	406e1c <feof@plt+0x516c>  // b.any
  406e34:	mov	w0, #0x1                   	// #1
  406e38:	b	406cc4 <feof@plt+0x5014>
  406e3c:	nop
  406e40:	stp	x29, x30, [sp, #-64]!
  406e44:	mov	x29, sp
  406e48:	ldr	w1, [x0, #8]
  406e4c:	stp	x19, x20, [sp, #16]
  406e50:	mov	x20, x0
  406e54:	cmp	w1, #0x0
  406e58:	str	x21, [sp, #32]
  406e5c:	b.le	407024 <feof@plt+0x5374>
  406e60:	ldr	x0, [x0]
  406e64:	sub	w1, w1, #0x1
  406e68:	str	w1, [x20, #8]
  406e6c:	ldrb	w0, [x0, w1, sxtw]
  406e70:	sub	w2, w0, #0x9
  406e74:	and	w2, w2, #0xff
  406e78:	cmp	w2, #0x1
  406e7c:	cset	w2, ls  // ls = plast
  406e80:	cmp	w0, #0x20
  406e84:	csinc	w2, w2, wzr, ne  // ne = any
  406e88:	cbz	w2, 406eb8 <feof@plt+0x5208>
  406e8c:	cmp	w1, #0x0
  406e90:	b.le	406fa0 <feof@plt+0x52f0>
  406e94:	ldr	x0, [x20]
  406e98:	sub	w1, w1, #0x1
  406e9c:	str	w1, [x20, #8]
  406ea0:	ldrb	w0, [x0, w1, sxtw]
  406ea4:	sub	w2, w0, #0x9
  406ea8:	cmp	w0, #0x20
  406eac:	and	w2, w2, #0xff
  406eb0:	ccmp	w2, #0x1, #0x0, ne  // ne = any
  406eb4:	b.ls	406e8c <feof@plt+0x51dc>  // b.plast
  406eb8:	cmp	w0, #0x2d
  406ebc:	b.ne	40704c <feof@plt+0x539c>  // b.any
  406ec0:	cmp	w1, #0x0
  406ec4:	b.le	4070ec <feof@plt+0x543c>
  406ec8:	ldr	x0, [x20]
  406ecc:	sub	w1, w1, #0x1
  406ed0:	str	w1, [x20, #8]
  406ed4:	mov	w21, #0xffffffff            	// #-1
  406ed8:	ldrb	w0, [x0, w1, sxtw]
  406edc:	sub	w2, w0, #0x30
  406ee0:	and	w3, w2, #0xff
  406ee4:	cmp	w3, #0x9
  406ee8:	mov	w19, #0x0                   	// #0
  406eec:	b.hi	406fd0 <feof@plt+0x5320>  // b.pmore
  406ef0:	add	w19, w19, w19, lsl #2
  406ef4:	cmp	w1, #0x0
  406ef8:	add	w19, w2, w19, lsl #1
  406efc:	b.le	406f30 <feof@plt+0x5280>
  406f00:	ldr	x0, [x20]
  406f04:	sub	w1, w1, #0x1
  406f08:	str	w1, [x20, #8]
  406f0c:	ldrb	w0, [x0, w1, sxtw]
  406f10:	sub	w2, w0, #0x30
  406f14:	and	w3, w2, #0xff
  406f18:	cmp	w3, #0x9
  406f1c:	b.hi	406fd0 <feof@plt+0x5320>  // b.pmore
  406f20:	add	w19, w19, w19, lsl #2
  406f24:	cmp	w1, #0x0
  406f28:	add	w19, w2, w19, lsl #1
  406f2c:	b.gt	406f00 <feof@plt+0x5250>
  406f30:	add	x1, sp, #0x3f
  406f34:	mov	x2, #0x1                   	// #1
  406f38:	mov	w0, #0x0                   	// #0
  406f3c:	bl	4019b0 <read@plt>
  406f40:	cmp	x0, #0x1
  406f44:	b.eq	407000 <feof@plt+0x5350>  // b.none
  406f48:	mov	w1, #0x1                   	// #1
  406f4c:	str	w1, [x20, #20]
  406f50:	ldr	w1, [x20, #8]
  406f54:	mov	w0, #0xff                  	// #255
  406f58:	cmp	w1, #0xfff
  406f5c:	b.le	406fd8 <feof@plt+0x5328>
  406f60:	adrp	x20, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  406f64:	adrp	x4, 412000 <_ZdlPvm@@Base+0x2780>
  406f68:	adrp	x2, 412000 <_ZdlPvm@@Base+0x2780>
  406f6c:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2780>
  406f70:	ldr	x0, [x20, #3776]
  406f74:	add	x4, x4, #0x7b0
  406f78:	add	x2, x2, #0x7f8
  406f7c:	add	x1, x1, #0x818
  406f80:	mov	w3, #0x93                  	// #147
  406f84:	bl	4018e0 <fprintf@plt>
  406f88:	cbz	w0, 406fec <feof@plt+0x533c>
  406f8c:	ldr	x0, [x20, #3776]
  406f90:	bl	401ad0 <fflush@plt>
  406f94:	cbz	w0, 406fec <feof@plt+0x533c>
  406f98:	mov	w0, #0x1                   	// #1
  406f9c:	bl	401c30 <exit@plt>
  406fa0:	add	x1, sp, #0x3f
  406fa4:	mov	x2, #0x1                   	// #1
  406fa8:	mov	w0, #0x0                   	// #0
  406fac:	bl	4019b0 <read@plt>
  406fb0:	cmp	x0, #0x1
  406fb4:	b.eq	40707c <feof@plt+0x53cc>  // b.none
  406fb8:	mov	w1, #0x1                   	// #1
  406fbc:	mov	w21, w1
  406fc0:	str	w1, [x20, #20]
  406fc4:	mov	w0, #0xff                  	// #255
  406fc8:	ldr	w1, [x20, #8]
  406fcc:	mov	w19, #0x0                   	// #0
  406fd0:	cmp	w1, #0xfff
  406fd4:	b.gt	406f60 <feof@plt+0x52b0>
  406fd8:	ldr	x2, [x20]
  406fdc:	strb	w0, [x2, w1, sxtw]
  406fe0:	ldr	w0, [x20, #8]
  406fe4:	add	w0, w0, #0x1
  406fe8:	str	w0, [x20, #8]
  406fec:	mul	w0, w21, w19
  406ff0:	ldp	x19, x20, [sp, #16]
  406ff4:	ldr	x21, [sp, #32]
  406ff8:	ldp	x29, x30, [sp], #64
  406ffc:	ret
  407000:	ldr	w1, [x20, #16]
  407004:	ldrb	w0, [sp, #63]
  407008:	cbnz	w1, 407070 <feof@plt+0x53c0>
  40700c:	sub	w2, w0, #0x30
  407010:	cmp	w0, #0xa
  407014:	and	w3, w2, #0xff
  407018:	b.eq	40705c <feof@plt+0x53ac>  // b.none
  40701c:	ldr	w1, [x20, #8]
  407020:	b	406f18 <feof@plt+0x5268>
  407024:	add	x1, sp, #0x3f
  407028:	mov	x2, #0x1                   	// #1
  40702c:	mov	w0, #0x0                   	// #0
  407030:	bl	4019b0 <read@plt>
  407034:	cmp	x0, #0x1
  407038:	b.eq	4070b8 <feof@plt+0x5408>  // b.none
  40703c:	mov	w1, #0x1                   	// #1
  407040:	str	w1, [x20, #20]
  407044:	ldr	w1, [x20, #8]
  407048:	mov	w0, #0xff                  	// #255
  40704c:	sub	w2, w0, #0x30
  407050:	mov	w21, #0x1                   	// #1
  407054:	and	w3, w2, #0xff
  407058:	b	406ee4 <feof@plt+0x5234>
  40705c:	ldr	w2, [x20, #32]
  407060:	ldr	w1, [x20, #8]
  407064:	add	w2, w2, #0x1
  407068:	str	w2, [x20, #32]
  40706c:	b	406fd0 <feof@plt+0x5320>
  407070:	bl	401a20 <putchar@plt>
  407074:	ldrb	w0, [sp, #63]
  407078:	b	40700c <feof@plt+0x535c>
  40707c:	ldr	w1, [x20, #16]
  407080:	ldrb	w0, [sp, #63]
  407084:	cbnz	w1, 4070ac <feof@plt+0x53fc>
  407088:	cmp	w0, #0xa
  40708c:	b.eq	407098 <feof@plt+0x53e8>  // b.none
  407090:	ldr	w1, [x20, #8]
  407094:	b	406ea4 <feof@plt+0x51f4>
  407098:	ldr	w1, [x20, #32]
  40709c:	add	w1, w1, #0x1
  4070a0:	str	w1, [x20, #32]
  4070a4:	ldr	w1, [x20, #8]
  4070a8:	b	406ea4 <feof@plt+0x51f4>
  4070ac:	bl	401a20 <putchar@plt>
  4070b0:	ldrb	w0, [sp, #63]
  4070b4:	b	407088 <feof@plt+0x53d8>
  4070b8:	ldr	w1, [x20, #16]
  4070bc:	ldrb	w0, [sp, #63]
  4070c0:	cbnz	w1, 40715c <feof@plt+0x54ac>
  4070c4:	sub	w1, w0, #0x9
  4070c8:	and	w1, w1, #0xff
  4070cc:	cmp	w1, #0x1
  4070d0:	cset	w2, ls  // ls = plast
  4070d4:	cmp	w0, #0x20
  4070d8:	csinc	w2, w2, wzr, ne  // ne = any
  4070dc:	cmp	w0, #0xa
  4070e0:	b.eq	407120 <feof@plt+0x5470>  // b.none
  4070e4:	ldr	w1, [x20, #8]
  4070e8:	b	406e88 <feof@plt+0x51d8>
  4070ec:	add	x1, sp, #0x3f
  4070f0:	mov	x2, #0x1                   	// #1
  4070f4:	mov	w0, #0x0                   	// #0
  4070f8:	bl	4019b0 <read@plt>
  4070fc:	cmp	x0, #0x1
  407100:	b.eq	407134 <feof@plt+0x5484>  // b.none
  407104:	mov	w1, #0x1                   	// #1
  407108:	mov	w21, #0xffffffff            	// #-1
  40710c:	mov	w0, #0xff                  	// #255
  407110:	mov	w19, #0x0                   	// #0
  407114:	str	w1, [x20, #20]
  407118:	ldr	w1, [x20, #8]
  40711c:	b	406fd0 <feof@plt+0x5320>
  407120:	ldr	w1, [x20, #32]
  407124:	add	w1, w1, #0x1
  407128:	str	w1, [x20, #32]
  40712c:	ldr	w1, [x20, #8]
  407130:	b	406e88 <feof@plt+0x51d8>
  407134:	ldr	w1, [x20, #16]
  407138:	ldrb	w0, [sp, #63]
  40713c:	cbnz	w1, 407184 <feof@plt+0x54d4>
  407140:	sub	w2, w0, #0x30
  407144:	cmp	w0, #0xa
  407148:	and	w3, w2, #0xff
  40714c:	b.eq	407168 <feof@plt+0x54b8>  // b.none
  407150:	ldr	w1, [x20, #8]
  407154:	mov	w21, #0xffffffff            	// #-1
  407158:	b	406ee4 <feof@plt+0x5234>
  40715c:	bl	401a20 <putchar@plt>
  407160:	ldrb	w0, [sp, #63]
  407164:	b	4070c4 <feof@plt+0x5414>
  407168:	ldr	w2, [x20, #32]
  40716c:	mov	w21, #0xffffffff            	// #-1
  407170:	ldr	w1, [x20, #8]
  407174:	mov	w19, #0x0                   	// #0
  407178:	add	w2, w2, #0x1
  40717c:	str	w2, [x20, #32]
  407180:	b	406fd0 <feof@plt+0x5320>
  407184:	bl	401a20 <putchar@plt>
  407188:	ldrb	w0, [sp, #63]
  40718c:	b	407140 <feof@plt+0x5490>
  407190:	stp	x29, x30, [sp, #-48]!
  407194:	mov	x29, sp
  407198:	stp	x19, x20, [sp, #16]
  40719c:	mov	x19, x0
  4071a0:	bl	406e40 <feof@plt+0x5190>
  4071a4:	mov	w20, w0
  4071a8:	ldr	w0, [x19, #8]
  4071ac:	cmp	w0, #0x0
  4071b0:	b.le	407210 <feof@plt+0x5560>
  4071b4:	ldr	x1, [x19]
  4071b8:	sub	w0, w0, #0x1
  4071bc:	str	w0, [x19, #8]
  4071c0:	ldrb	w0, [x1, w0, sxtw]
  4071c4:	cmp	w0, #0x2e
  4071c8:	b.ne	407234 <feof@plt+0x5584>  // b.any
  4071cc:	mov	x0, x19
  4071d0:	bl	406e40 <feof@plt+0x5190>
  4071d4:	cmp	w0, #0xa
  4071d8:	b.le	4072d4 <feof@plt+0x5624>
  4071dc:	mov	w1, #0xa                   	// #10
  4071e0:	add	w1, w1, w1, lsl #2
  4071e4:	cmp	w0, w1, lsl #1
  4071e8:	lsl	w1, w1, #1
  4071ec:	b.gt	4071e0 <feof@plt+0x5530>
  4071f0:	scvtf	d1, w1
  4071f4:	scvtf	d0, w0
  4071f8:	scvtf	d2, w20
  4071fc:	ldp	x19, x20, [sp, #16]
  407200:	ldp	x29, x30, [sp], #48
  407204:	fdiv	d1, d0, d1
  407208:	fadd	d0, d1, d2
  40720c:	ret
  407210:	add	x1, sp, #0x2f
  407214:	mov	x2, #0x1                   	// #1
  407218:	mov	w0, #0x0                   	// #0
  40721c:	bl	4019b0 <read@plt>
  407220:	cmp	x0, #0x1
  407224:	b.eq	4072a4 <feof@plt+0x55f4>  // b.none
  407228:	mov	w1, #0x1                   	// #1
  40722c:	mov	w0, #0xff                  	// #255
  407230:	str	w1, [x19, #20]
  407234:	ldr	w1, [x19, #8]
  407238:	cmp	w1, #0xfff
  40723c:	b.gt	407264 <feof@plt+0x55b4>
  407240:	ldr	x2, [x19]
  407244:	strb	w0, [x2, w1, sxtw]
  407248:	ldr	w0, [x19, #8]
  40724c:	add	w0, w0, #0x1
  407250:	str	w0, [x19, #8]
  407254:	scvtf	d0, w20
  407258:	ldp	x19, x20, [sp, #16]
  40725c:	ldp	x29, x30, [sp], #48
  407260:	ret
  407264:	adrp	x19, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407268:	adrp	x4, 412000 <_ZdlPvm@@Base+0x2780>
  40726c:	adrp	x2, 412000 <_ZdlPvm@@Base+0x2780>
  407270:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2780>
  407274:	ldr	x0, [x19, #3776]
  407278:	add	x4, x4, #0x7b0
  40727c:	add	x2, x2, #0x7f8
  407280:	add	x1, x1, #0x818
  407284:	mov	w3, #0x93                  	// #147
  407288:	bl	4018e0 <fprintf@plt>
  40728c:	cbz	w0, 407254 <feof@plt+0x55a4>
  407290:	ldr	x0, [x19, #3776]
  407294:	bl	401ad0 <fflush@plt>
  407298:	cbz	w0, 407254 <feof@plt+0x55a4>
  40729c:	mov	w0, #0x1                   	// #1
  4072a0:	bl	401c30 <exit@plt>
  4072a4:	ldr	w1, [x19, #16]
  4072a8:	ldrb	w0, [sp, #47]
  4072ac:	cbnz	w1, 4072c8 <feof@plt+0x5618>
  4072b0:	cmp	w0, #0xa
  4072b4:	b.ne	4071c4 <feof@plt+0x5514>  // b.any
  4072b8:	ldr	w1, [x19, #32]
  4072bc:	add	w1, w1, #0x1
  4072c0:	str	w1, [x19, #32]
  4072c4:	b	407234 <feof@plt+0x5584>
  4072c8:	bl	401a20 <putchar@plt>
  4072cc:	ldrb	w0, [sp, #47]
  4072d0:	b	4072b0 <feof@plt+0x5600>
  4072d4:	fmov	d1, #1.000000000000000000e+01
  4072d8:	b	4071f4 <feof@plt+0x5544>
  4072dc:	nop
  4072e0:	mov	x12, #0x1040                	// #4160
  4072e4:	sub	sp, sp, x12
  4072e8:	stp	x29, x30, [sp]
  4072ec:	mov	x29, sp
  4072f0:	stp	x19, x20, [sp, #16]
  4072f4:	mov	x19, x0
  4072f8:	ldr	w0, [x0, #8]
  4072fc:	stp	x21, x22, [sp, #32]
  407300:	cmp	w0, #0x0
  407304:	b.le	407430 <feof@plt+0x5780>
  407308:	ldr	x1, [x19]
  40730c:	sub	w0, w0, #0x1
  407310:	str	w0, [x19, #8]
  407314:	add	x21, sp, #0x40
  407318:	ldrb	w0, [x1, w0, sxtw]
  40731c:	sub	w1, w0, #0x9
  407320:	and	w2, w1, #0xff
  407324:	cmp	w2, #0x1
  407328:	cset	w2, ls  // ls = plast
  40732c:	cmp	w0, #0x20
  407330:	csinc	w2, w2, wzr, ne  // ne = any
  407334:	cbz	w2, 407368 <feof@plt+0x56b8>
  407338:	ldr	w0, [x19, #8]
  40733c:	sub	w1, w0, #0x1
  407340:	cmp	w0, #0x0
  407344:	b.le	4073c8 <feof@plt+0x5718>
  407348:	ldr	x0, [x19]
  40734c:	str	w1, [x19, #8]
  407350:	ldrb	w0, [x0, w1, sxtw]
  407354:	sub	w1, w0, #0x9
  407358:	cmp	w0, #0x20
  40735c:	and	w2, w1, #0xff
  407360:	ccmp	w2, #0x1, #0x0, ne  // ne = any
  407364:	b.ls	407338 <feof@plt+0x5688>  // b.plast
  407368:	mov	x20, #0x0                   	// #0
  40736c:	mov	w22, #0x1                   	// #1
  407370:	and	w1, w1, #0xff
  407374:	cmp	w0, #0x20
  407378:	ccmp	w1, #0x1, #0x0, ne  // ne = any
  40737c:	mov	w1, w20
  407380:	b.hi	4073f4 <feof@plt+0x5744>  // b.pmore
  407384:	mov	x0, x21
  407388:	strb	wzr, [x21, w1, sxtw]
  40738c:	bl	4018d0 <strlen@plt>
  407390:	add	x19, x0, #0x1
  407394:	mov	x0, x19
  407398:	bl	401bd0 <malloc@plt>
  40739c:	mov	x2, x19
  4073a0:	mov	x1, x21
  4073a4:	mov	x19, x0
  4073a8:	bl	401870 <memcpy@plt>
  4073ac:	mov	x0, x19
  4073b0:	mov	x12, #0x1040                	// #4160
  4073b4:	ldp	x29, x30, [sp]
  4073b8:	ldp	x19, x20, [sp, #16]
  4073bc:	ldp	x21, x22, [sp, #32]
  4073c0:	add	sp, sp, x12
  4073c4:	ret
  4073c8:	mov	x1, x21
  4073cc:	mov	x2, #0x1                   	// #1
  4073d0:	mov	w0, #0x0                   	// #0
  4073d4:	bl	4019b0 <read@plt>
  4073d8:	cmp	x0, #0x1
  4073dc:	b.eq	407488 <feof@plt+0x57d8>  // b.none
  4073e0:	mov	w2, #0x1                   	// #1
  4073e4:	mov	w0, #0xff                  	// #255
  4073e8:	mov	w1, #0xf6                  	// #246
  4073ec:	str	w2, [x19, #20]
  4073f0:	b	407368 <feof@plt+0x56b8>
  4073f4:	ldr	w2, [x19, #20]
  4073f8:	cbnz	w2, 407384 <feof@plt+0x56d4>
  4073fc:	strb	w0, [x21, x20]
  407400:	ldr	w0, [x19, #8]
  407404:	cmp	w0, #0x0
  407408:	b.le	4074b8 <feof@plt+0x5808>
  40740c:	ldr	x1, [x19]
  407410:	sub	w0, w0, #0x1
  407414:	str	w0, [x19, #8]
  407418:	ldrb	w0, [x1, w0, sxtw]
  40741c:	add	x20, x20, #0x1
  407420:	cmp	x20, #0x1, lsl #12
  407424:	b.eq	407518 <feof@plt+0x5868>  // b.none
  407428:	sub	w1, w0, #0x9
  40742c:	b	407370 <feof@plt+0x56c0>
  407430:	add	x21, sp, #0x40
  407434:	mov	x2, #0x1                   	// #1
  407438:	mov	x1, x21
  40743c:	mov	w0, #0x0                   	// #0
  407440:	bl	4019b0 <read@plt>
  407444:	cmp	x0, #0x1
  407448:	b.ne	4073e0 <feof@plt+0x5730>  // b.any
  40744c:	ldr	w1, [x19, #16]
  407450:	ldrb	w0, [sp, #64]
  407454:	cbnz	w1, 40750c <feof@plt+0x585c>
  407458:	sub	w1, w0, #0x9
  40745c:	and	w2, w1, #0xff
  407460:	cmp	w2, #0x1
  407464:	cset	w2, ls  // ls = plast
  407468:	cmp	w0, #0x20
  40746c:	csinc	w2, w2, wzr, ne  // ne = any
  407470:	cmp	w0, #0xa
  407474:	b.ne	407334 <feof@plt+0x5684>  // b.any
  407478:	ldr	w3, [x19, #32]
  40747c:	add	w3, w3, #0x1
  407480:	str	w3, [x19, #32]
  407484:	b	407334 <feof@plt+0x5684>
  407488:	ldr	w1, [x19, #16]
  40748c:	ldrb	w0, [sp, #64]
  407490:	cbnz	w1, 4074ac <feof@plt+0x57fc>
  407494:	cmp	w0, #0xa
  407498:	b.ne	407354 <feof@plt+0x56a4>  // b.any
  40749c:	ldr	w1, [x19, #32]
  4074a0:	add	w1, w1, #0x1
  4074a4:	str	w1, [x19, #32]
  4074a8:	b	407354 <feof@plt+0x56a4>
  4074ac:	bl	401a20 <putchar@plt>
  4074b0:	ldrb	w0, [sp, #64]
  4074b4:	b	407494 <feof@plt+0x57e4>
  4074b8:	add	x1, sp, #0x3f
  4074bc:	mov	x2, #0x1                   	// #1
  4074c0:	mov	w0, #0x0                   	// #0
  4074c4:	bl	4019b0 <read@plt>
  4074c8:	cmp	x0, #0x1
  4074cc:	b.eq	4074dc <feof@plt+0x582c>  // b.none
  4074d0:	mov	w0, #0xff                  	// #255
  4074d4:	str	w22, [x19, #20]
  4074d8:	b	40741c <feof@plt+0x576c>
  4074dc:	ldr	w1, [x19, #16]
  4074e0:	ldrb	w0, [sp, #63]
  4074e4:	cbnz	w1, 407500 <feof@plt+0x5850>
  4074e8:	cmp	w0, #0xa
  4074ec:	b.ne	40741c <feof@plt+0x576c>  // b.any
  4074f0:	ldr	w1, [x19, #32]
  4074f4:	add	w1, w1, #0x1
  4074f8:	str	w1, [x19, #32]
  4074fc:	b	40741c <feof@plt+0x576c>
  407500:	bl	401a20 <putchar@plt>
  407504:	ldrb	w0, [sp, #63]
  407508:	b	4074e8 <feof@plt+0x5838>
  40750c:	bl	401a20 <putchar@plt>
  407510:	ldrb	w0, [sp, #64]
  407514:	b	407458 <feof@plt+0x57a8>
  407518:	mov	x19, #0x0                   	// #0
  40751c:	b	4073ac <feof@plt+0x56fc>
  407520:	stp	x29, x30, [sp, #-16]!
  407524:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2780>
  407528:	add	x0, x0, #0x838
  40752c:	mov	x29, sp
  407530:	bl	401bf0 <getenv@plt>
  407534:	cbz	x0, 407540 <feof@plt+0x5890>
  407538:	adrp	x1, 429000 <_Znam@GLIBCXX_3.4>
  40753c:	str	x0, [x1, #624]
  407540:	ldp	x29, x30, [sp], #16
  407544:	ret
  407548:	cmp	x1, #0x0
  40754c:	adrp	x2, 412000 <_ZdlPvm@@Base+0x2780>
  407550:	add	x2, x2, #0x850
  407554:	mov	w3, #0x1                   	// #1
  407558:	csel	x1, x2, x1, eq  // eq = none
  40755c:	str	w3, [x0]
  407560:	str	x1, [x0, #8]
  407564:	ret
  407568:	str	wzr, [x0]
  40756c:	ret
  407570:	mov	w2, #0x3                   	// #3
  407574:	str	w2, [x0]
  407578:	str	w1, [x0, #8]
  40757c:	ret
  407580:	mov	w2, #0x4                   	// #4
  407584:	str	w2, [x0]
  407588:	str	w1, [x0, #8]
  40758c:	ret
  407590:	mov	w2, #0x2                   	// #2
  407594:	str	w2, [x0]
  407598:	strb	w1, [x0, #8]
  40759c:	ret
  4075a0:	mov	w1, #0x5                   	// #5
  4075a4:	str	w1, [x0]
  4075a8:	str	d0, [x0, #8]
  4075ac:	ret
  4075b0:	ldr	w0, [x0]
  4075b4:	cmp	w0, #0x0
  4075b8:	cset	w0, eq  // eq = none
  4075bc:	ret
  4075c0:	stp	x29, x30, [sp, #-16]!
  4075c4:	mov	x29, sp
  4075c8:	ldr	w1, [x0]
  4075cc:	cmp	w1, #0x3
  4075d0:	b.eq	407628 <feof@plt+0x5978>  // b.none
  4075d4:	b.ls	407604 <feof@plt+0x5954>  // b.plast
  4075d8:	cmp	w1, #0x4
  4075dc:	b.eq	407640 <feof@plt+0x5990>  // b.none
  4075e0:	cmp	w1, #0x5
  4075e4:	b.ne	407658 <feof@plt+0x59a8>  // b.any
  4075e8:	adrp	x2, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4075ec:	ldr	d0, [x0, #8]
  4075f0:	ldp	x29, x30, [sp], #16
  4075f4:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2780>
  4075f8:	ldr	x0, [x2, #3776]
  4075fc:	add	x1, x1, #0x858
  407600:	b	4018e0 <fprintf@plt>
  407604:	cmp	w1, #0x1
  407608:	b.eq	407660 <feof@plt+0x59b0>  // b.none
  40760c:	cmp	w1, #0x2
  407610:	b.ne	407658 <feof@plt+0x59a8>  // b.any
  407614:	ldp	x29, x30, [sp], #16
  407618:	adrp	x1, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40761c:	ldrb	w0, [x0, #8]
  407620:	ldr	x1, [x1, #3776]
  407624:	b	4018f0 <putc@plt>
  407628:	ldr	w0, [x0, #8]
  40762c:	bl	40e710 <feof@plt+0xca60>
  407630:	ldp	x29, x30, [sp], #16
  407634:	adrp	x1, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407638:	ldr	x1, [x1, #3776]
  40763c:	b	401860 <fputs@plt>
  407640:	ldr	w0, [x0, #8]
  407644:	bl	40e7a8 <feof@plt+0xcaf8>
  407648:	ldp	x29, x30, [sp], #16
  40764c:	adrp	x1, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407650:	ldr	x1, [x1, #3776]
  407654:	b	401860 <fputs@plt>
  407658:	ldp	x29, x30, [sp], #16
  40765c:	ret
  407660:	ldp	x29, x30, [sp], #16
  407664:	adrp	x1, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407668:	ldr	x0, [x0, #8]
  40766c:	ldr	x1, [x1, #3776]
  407670:	b	401860 <fputs@plt>
  407674:	nop
  407678:	stp	x29, x30, [sp, #-64]!
  40767c:	mov	x29, sp
  407680:	stp	x19, x20, [sp, #16]
  407684:	mov	x19, x0
  407688:	stp	x21, x22, [sp, #32]
  40768c:	stp	x23, x24, [sp, #48]
  407690:	cbz	x0, 4077ac <feof@plt+0x5afc>
  407694:	mov	x4, x0
  407698:	adrp	x24, 412000 <_ZdlPvm@@Base+0x2780>
  40769c:	mov	x21, x1
  4076a0:	mov	x22, x2
  4076a4:	mov	x23, x3
  4076a8:	add	x24, x24, #0x860
  4076ac:	ldrb	w0, [x4], #1
  4076b0:	adrp	x20, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4076b4:	cbnz	w0, 4076fc <feof@plt+0x5a4c>
  4076b8:	b	40771c <feof@plt+0x5a6c>
  4076bc:	ldrb	w4, [x19, #1]
  4076c0:	add	x19, x19, #0x2
  4076c4:	cmp	w4, #0x32
  4076c8:	b.eq	40774c <feof@plt+0x5a9c>  // b.none
  4076cc:	b.hi	407730 <feof@plt+0x5a80>  // b.pmore
  4076d0:	cmp	w4, #0x25
  4076d4:	b.eq	407770 <feof@plt+0x5ac0>  // b.none
  4076d8:	cmp	w4, #0x31
  4076dc:	b.ne	407760 <feof@plt+0x5ab0>  // b.any
  4076e0:	ldr	w0, [x21]
  4076e4:	cbz	w0, 40777c <feof@plt+0x5acc>
  4076e8:	mov	x0, x21
  4076ec:	bl	4075c0 <feof@plt+0x5910>
  4076f0:	mov	x4, x19
  4076f4:	ldrb	w0, [x4], #1
  4076f8:	cbz	w0, 40771c <feof@plt+0x5a6c>
  4076fc:	cmp	w0, #0x25
  407700:	b.eq	4076bc <feof@plt+0x5a0c>  // b.none
  407704:	ldr	x1, [x20, #3776]
  407708:	mov	x19, x4
  40770c:	bl	4018f0 <putc@plt>
  407710:	mov	x4, x19
  407714:	ldrb	w0, [x4], #1
  407718:	cbnz	w0, 4076fc <feof@plt+0x5a4c>
  40771c:	ldp	x19, x20, [sp, #16]
  407720:	ldp	x21, x22, [sp, #32]
  407724:	ldp	x23, x24, [sp, #48]
  407728:	ldp	x29, x30, [sp], #64
  40772c:	ret
  407730:	cmp	w4, #0x33
  407734:	b.ne	407760 <feof@plt+0x5ab0>  // b.any
  407738:	ldr	w0, [x23]
  40773c:	cbz	w0, 40779c <feof@plt+0x5aec>
  407740:	mov	x0, x23
  407744:	bl	4075c0 <feof@plt+0x5910>
  407748:	b	4076f0 <feof@plt+0x5a40>
  40774c:	ldr	w0, [x22]
  407750:	cbz	w0, 40778c <feof@plt+0x5adc>
  407754:	mov	x0, x22
  407758:	bl	4075c0 <feof@plt+0x5910>
  40775c:	b	4076f0 <feof@plt+0x5a40>
  407760:	mov	x1, x24
  407764:	mov	w0, #0x78                  	// #120
  407768:	bl	411a48 <_ZdlPvm@@Base+0x21c8>
  40776c:	b	4076f0 <feof@plt+0x5a40>
  407770:	ldr	x1, [x20, #3776]
  407774:	bl	401a90 <fputc@plt>
  407778:	b	4076f0 <feof@plt+0x5a40>
  40777c:	mov	x1, x24
  407780:	mov	w0, #0x6c                  	// #108
  407784:	bl	411a48 <_ZdlPvm@@Base+0x21c8>
  407788:	b	4076e8 <feof@plt+0x5a38>
  40778c:	mov	x1, x24
  407790:	mov	w0, #0x70                  	// #112
  407794:	bl	411a48 <_ZdlPvm@@Base+0x21c8>
  407798:	b	407754 <feof@plt+0x5aa4>
  40779c:	mov	x1, x24
  4077a0:	mov	w0, #0x74                  	// #116
  4077a4:	bl	411a48 <_ZdlPvm@@Base+0x21c8>
  4077a8:	b	407740 <feof@plt+0x5a90>
  4077ac:	mov	w0, #0x62                  	// #98
  4077b0:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2780>
  4077b4:	add	x1, x1, #0x860
  4077b8:	bl	411a48 <_ZdlPvm@@Base+0x21c8>
  4077bc:	ldrb	w0, [x19]
  4077c0:	brk	#0x3e8
  4077c4:	nop
  4077c8:	stp	x29, x30, [sp, #-96]!
  4077cc:	adrp	x7, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4077d0:	adrp	x6, 42b000 <stderr@@GLIBC_2.17+0x140>
  4077d4:	adrp	x5, 42c000 <stderr@@GLIBC_2.17+0x1140>
  4077d8:	mov	x29, sp
  4077dc:	adrp	x4, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4077e0:	stp	x25, x26, [sp, #64]
  4077e4:	ldr	w26, [x6, #200]
  4077e8:	ldr	x25, [x7, #4016]
  4077ec:	stp	x19, x20, [sp, #16]
  4077f0:	mov	x20, x0
  4077f4:	ldr	x6, [x5, #1256]
  4077f8:	cmp	x25, #0x0
  4077fc:	mvn	w5, w26
  407800:	stp	x21, x22, [sp, #32]
  407804:	adrp	x19, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407808:	stp	x23, x24, [sp, #48]
  40780c:	cset	w24, ne  // ne = any
  407810:	mov	x21, x1
  407814:	str	x27, [sp, #80]
  407818:	mov	x22, x2
  40781c:	ldr	x27, [x4, #4008]
  407820:	mov	x23, x3
  407824:	and	w24, w24, w5, lsr #31
  407828:	cbz	x6, 407890 <feof@plt+0x5be0>
  40782c:	ldr	x0, [x19, #3776]
  407830:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2780>
  407834:	mov	x2, x6
  407838:	add	x1, x1, #0x898
  40783c:	bl	4018e0 <fprintf@plt>
  407840:	cbnz	w24, 407894 <feof@plt+0x5be4>
  407844:	ldr	x1, [x19, #3776]
  407848:	mov	w0, #0x20                  	// #32
  40784c:	bl	401a90 <fputc@plt>
  407850:	mov	x3, x23
  407854:	mov	x2, x22
  407858:	mov	x1, x21
  40785c:	mov	x0, x20
  407860:	bl	407678 <feof@plt+0x59c8>
  407864:	ldr	x1, [x19, #3776]
  407868:	mov	w0, #0xa                   	// #10
  40786c:	bl	401a90 <fputc@plt>
  407870:	ldr	x0, [x19, #3776]
  407874:	ldp	x19, x20, [sp, #16]
  407878:	ldp	x21, x22, [sp, #32]
  40787c:	ldp	x23, x24, [sp, #48]
  407880:	ldp	x25, x26, [sp, #64]
  407884:	ldr	x27, [sp, #80]
  407888:	ldp	x29, x30, [sp], #96
  40788c:	b	401ad0 <fflush@plt>
  407890:	cbz	w24, 407850 <feof@plt+0x5ba0>
  407894:	ldrb	w0, [x25]
  407898:	cmp	w0, #0x2d
  40789c:	b.eq	4078c4 <feof@plt+0x5c14>  // b.none
  4078a0:	ldr	x0, [x19, #3776]
  4078a4:	cbz	x27, 4078e0 <feof@plt+0x5c30>
  4078a8:	mov	w4, w26
  4078ac:	mov	x3, x27
  4078b0:	mov	x2, x25
  4078b4:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2780>
  4078b8:	add	x1, x1, #0x8a0
  4078bc:	bl	4018e0 <fprintf@plt>
  4078c0:	b	407844 <feof@plt+0x5b94>
  4078c4:	ldrb	w1, [x25, #1]
  4078c8:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2780>
  4078cc:	add	x0, x0, #0x880
  4078d0:	cmp	w1, #0x0
  4078d4:	csel	x25, x0, x25, eq  // eq = none
  4078d8:	ldr	x0, [x19, #3776]
  4078dc:	cbnz	x27, 4078a8 <feof@plt+0x5bf8>
  4078e0:	mov	w3, w26
  4078e4:	mov	x2, x25
  4078e8:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2780>
  4078ec:	add	x1, x1, #0x8b0
  4078f0:	bl	4018e0 <fprintf@plt>
  4078f4:	b	407844 <feof@plt+0x5b94>
  4078f8:	stp	x29, x30, [sp, #-96]!
  4078fc:	adrp	x7, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407900:	adrp	x6, 42b000 <stderr@@GLIBC_2.17+0x140>
  407904:	adrp	x5, 42c000 <stderr@@GLIBC_2.17+0x1140>
  407908:	mov	x29, sp
  40790c:	adrp	x4, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407910:	stp	x25, x26, [sp, #64]
  407914:	ldr	w26, [x6, #200]
  407918:	ldr	x25, [x7, #4016]
  40791c:	stp	x19, x20, [sp, #16]
  407920:	adrp	x19, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407924:	ldr	x6, [x5, #1256]
  407928:	cmp	x25, #0x0
  40792c:	mvn	w5, w26
  407930:	stp	x21, x22, [sp, #32]
  407934:	mov	x20, x0
  407938:	stp	x23, x24, [sp, #48]
  40793c:	cset	w24, ne  // ne = any
  407940:	mov	x21, x1
  407944:	str	x27, [sp, #80]
  407948:	mov	x22, x2
  40794c:	ldr	x0, [x19, #3776]
  407950:	mov	x23, x3
  407954:	ldr	x27, [x4, #4008]
  407958:	and	w24, w24, w5, lsr #31
  40795c:	cbz	x6, 407a28 <feof@plt+0x5d78>
  407960:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2780>
  407964:	mov	x2, x6
  407968:	add	x1, x1, #0x898
  40796c:	bl	4018e0 <fprintf@plt>
  407970:	cbz	w24, 4079b4 <feof@plt+0x5d04>
  407974:	ldr	x0, [x19, #3776]
  407978:	ldrb	w1, [x25]
  40797c:	cmp	w1, #0x2d
  407980:	b.ne	407998 <feof@plt+0x5ce8>  // b.any
  407984:	ldrb	w2, [x25, #1]
  407988:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2780>
  40798c:	add	x1, x1, #0x880
  407990:	cmp	w2, #0x0
  407994:	csel	x25, x1, x25, eq  // eq = none
  407998:	cbz	x27, 407a30 <feof@plt+0x5d80>
  40799c:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2780>
  4079a0:	mov	w4, w26
  4079a4:	mov	x3, x27
  4079a8:	mov	x2, x25
  4079ac:	add	x1, x1, #0x8a0
  4079b0:	bl	4018e0 <fprintf@plt>
  4079b4:	ldr	x1, [x19, #3776]
  4079b8:	mov	w0, #0x20                  	// #32
  4079bc:	bl	401a90 <fputc@plt>
  4079c0:	ldr	x0, [x19, #3776]
  4079c4:	mov	x3, x0
  4079c8:	mov	x2, #0x8                   	// #8
  4079cc:	mov	x1, #0x1                   	// #1
  4079d0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2780>
  4079d4:	add	x0, x0, #0x8b8
  4079d8:	bl	401c40 <fwrite@plt>
  4079dc:	ldr	x1, [x19, #3776]
  4079e0:	mov	w0, #0x20                  	// #32
  4079e4:	bl	401a90 <fputc@plt>
  4079e8:	mov	x3, x23
  4079ec:	mov	x2, x22
  4079f0:	mov	x1, x21
  4079f4:	mov	x0, x20
  4079f8:	bl	407678 <feof@plt+0x59c8>
  4079fc:	ldr	x1, [x19, #3776]
  407a00:	mov	w0, #0xa                   	// #10
  407a04:	bl	401a90 <fputc@plt>
  407a08:	ldr	x0, [x19, #3776]
  407a0c:	ldp	x19, x20, [sp, #16]
  407a10:	ldp	x21, x22, [sp, #32]
  407a14:	ldp	x23, x24, [sp, #48]
  407a18:	ldp	x25, x26, [sp, #64]
  407a1c:	ldr	x27, [sp, #80]
  407a20:	ldp	x29, x30, [sp], #96
  407a24:	b	401ad0 <fflush@plt>
  407a28:	cbnz	w24, 407978 <feof@plt+0x5cc8>
  407a2c:	b	4079c4 <feof@plt+0x5d14>
  407a30:	mov	w3, w26
  407a34:	mov	x2, x25
  407a38:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2780>
  407a3c:	add	x1, x1, #0x8b0
  407a40:	bl	4018e0 <fprintf@plt>
  407a44:	b	4079b4 <feof@plt+0x5d04>
  407a48:	stp	x29, x30, [sp, #-96]!
  407a4c:	adrp	x7, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407a50:	adrp	x6, 42b000 <stderr@@GLIBC_2.17+0x140>
  407a54:	adrp	x5, 42c000 <stderr@@GLIBC_2.17+0x1140>
  407a58:	mov	x29, sp
  407a5c:	adrp	x4, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407a60:	stp	x25, x26, [sp, #64]
  407a64:	ldr	w26, [x6, #200]
  407a68:	ldr	x25, [x7, #4016]
  407a6c:	stp	x19, x20, [sp, #16]
  407a70:	adrp	x19, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407a74:	ldr	x6, [x5, #1256]
  407a78:	cmp	x25, #0x0
  407a7c:	mvn	w5, w26
  407a80:	stp	x21, x22, [sp, #32]
  407a84:	mov	x20, x0
  407a88:	stp	x23, x24, [sp, #48]
  407a8c:	cset	w24, ne  // ne = any
  407a90:	mov	x21, x1
  407a94:	str	x27, [sp, #80]
  407a98:	mov	x22, x2
  407a9c:	ldr	x0, [x19, #3776]
  407aa0:	mov	x23, x3
  407aa4:	ldr	x27, [x4, #4008]
  407aa8:	and	w24, w24, w5, lsr #31
  407aac:	cbz	x6, 407b7c <feof@plt+0x5ecc>
  407ab0:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2780>
  407ab4:	mov	x2, x6
  407ab8:	add	x1, x1, #0x898
  407abc:	bl	4018e0 <fprintf@plt>
  407ac0:	cbz	w24, 407b04 <feof@plt+0x5e54>
  407ac4:	ldr	x0, [x19, #3776]
  407ac8:	ldrb	w1, [x25]
  407acc:	cmp	w1, #0x2d
  407ad0:	b.ne	407ae8 <feof@plt+0x5e38>  // b.any
  407ad4:	ldrb	w2, [x25, #1]
  407ad8:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2780>
  407adc:	add	x1, x1, #0x880
  407ae0:	cmp	w2, #0x0
  407ae4:	csel	x25, x1, x25, eq  // eq = none
  407ae8:	cbz	x27, 407b84 <feof@plt+0x5ed4>
  407aec:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2780>
  407af0:	mov	w4, w26
  407af4:	mov	x3, x27
  407af8:	mov	x2, x25
  407afc:	add	x1, x1, #0x8a0
  407b00:	bl	4018e0 <fprintf@plt>
  407b04:	ldr	x1, [x19, #3776]
  407b08:	mov	w0, #0x20                  	// #32
  407b0c:	bl	401a90 <fputc@plt>
  407b10:	ldr	x0, [x19, #3776]
  407b14:	mov	x3, x0
  407b18:	mov	x2, #0xc                   	// #12
  407b1c:	mov	x1, #0x1                   	// #1
  407b20:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2780>
  407b24:	add	x0, x0, #0x8c8
  407b28:	bl	401c40 <fwrite@plt>
  407b2c:	ldr	x1, [x19, #3776]
  407b30:	mov	w0, #0x20                  	// #32
  407b34:	bl	401a90 <fputc@plt>
  407b38:	mov	x3, x23
  407b3c:	mov	x2, x22
  407b40:	mov	x1, x21
  407b44:	mov	x0, x20
  407b48:	bl	407678 <feof@plt+0x59c8>
  407b4c:	ldr	x1, [x19, #3776]
  407b50:	mov	w0, #0xa                   	// #10
  407b54:	bl	401a90 <fputc@plt>
  407b58:	ldr	x0, [x19, #3776]
  407b5c:	bl	401ad0 <fflush@plt>
  407b60:	ldp	x19, x20, [sp, #16]
  407b64:	ldp	x21, x22, [sp, #32]
  407b68:	ldp	x23, x24, [sp, #48]
  407b6c:	ldp	x25, x26, [sp, #64]
  407b70:	ldr	x27, [sp, #80]
  407b74:	ldp	x29, x30, [sp], #96
  407b78:	b	407ee8 <feof@plt+0x6238>
  407b7c:	cbnz	w24, 407ac8 <feof@plt+0x5e18>
  407b80:	b	407b14 <feof@plt+0x5e64>
  407b84:	mov	w3, w26
  407b88:	mov	x2, x25
  407b8c:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2780>
  407b90:	add	x1, x1, #0x8b0
  407b94:	bl	4018e0 <fprintf@plt>
  407b98:	b	407b04 <feof@plt+0x5e54>
  407b9c:	nop
  407ba0:	stp	x29, x30, [sp, #-80]!
  407ba4:	adrp	x6, 42c000 <stderr@@GLIBC_2.17+0x1140>
  407ba8:	cmp	x0, #0x0
  407bac:	mov	x29, sp
  407bb0:	ldr	x7, [x6, #1256]
  407bb4:	mvn	w6, w1
  407bb8:	stp	x19, x20, [sp, #16]
  407bbc:	mov	x20, x0
  407bc0:	lsr	w6, w6, #31
  407bc4:	stp	x21, x22, [sp, #32]
  407bc8:	csel	w19, w6, wzr, ne  // ne = any
  407bcc:	mov	w22, w1
  407bd0:	stp	x23, x24, [sp, #48]
  407bd4:	adrp	x21, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407bd8:	mov	x23, x2
  407bdc:	stp	x25, x26, [sp, #64]
  407be0:	mov	x24, x3
  407be4:	mov	x25, x4
  407be8:	mov	x26, x5
  407bec:	cbz	x7, 407c50 <feof@plt+0x5fa0>
  407bf0:	ldr	x0, [x21, #3776]
  407bf4:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2780>
  407bf8:	mov	x2, x7
  407bfc:	add	x1, x1, #0x898
  407c00:	bl	4018e0 <fprintf@plt>
  407c04:	cbnz	w19, 407c54 <feof@plt+0x5fa4>
  407c08:	ldr	x1, [x21, #3776]
  407c0c:	mov	w0, #0x20                  	// #32
  407c10:	bl	401a90 <fputc@plt>
  407c14:	mov	x3, x26
  407c18:	mov	x2, x25
  407c1c:	mov	x1, x24
  407c20:	mov	x0, x23
  407c24:	bl	407678 <feof@plt+0x59c8>
  407c28:	ldr	x1, [x21, #3776]
  407c2c:	mov	w0, #0xa                   	// #10
  407c30:	bl	401a90 <fputc@plt>
  407c34:	ldr	x0, [x21, #3776]
  407c38:	ldp	x19, x20, [sp, #16]
  407c3c:	ldp	x21, x22, [sp, #32]
  407c40:	ldp	x23, x24, [sp, #48]
  407c44:	ldp	x25, x26, [sp, #64]
  407c48:	ldp	x29, x30, [sp], #80
  407c4c:	b	401ad0 <fflush@plt>
  407c50:	cbz	w19, 407c14 <feof@plt+0x5f64>
  407c54:	ldrb	w0, [x20]
  407c58:	cmp	w0, #0x2d
  407c5c:	b.eq	407c7c <feof@plt+0x5fcc>  // b.none
  407c60:	ldr	x0, [x21, #3776]
  407c64:	mov	w3, w22
  407c68:	mov	x2, x20
  407c6c:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2780>
  407c70:	add	x1, x1, #0x8b0
  407c74:	bl	4018e0 <fprintf@plt>
  407c78:	b	407c08 <feof@plt+0x5f58>
  407c7c:	ldrb	w1, [x20, #1]
  407c80:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2780>
  407c84:	add	x0, x0, #0x880
  407c88:	mov	w3, w22
  407c8c:	cmp	w1, #0x0
  407c90:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2780>
  407c94:	csel	x20, x0, x20, eq  // eq = none
  407c98:	add	x1, x1, #0x8b0
  407c9c:	ldr	x0, [x21, #3776]
  407ca0:	mov	x2, x20
  407ca4:	bl	4018e0 <fprintf@plt>
  407ca8:	b	407c08 <feof@plt+0x5f58>
  407cac:	nop
  407cb0:	stp	x29, x30, [sp, #-80]!
  407cb4:	adrp	x6, 42c000 <stderr@@GLIBC_2.17+0x1140>
  407cb8:	cmp	x0, #0x0
  407cbc:	mov	x29, sp
  407cc0:	ldr	x6, [x6, #1256]
  407cc4:	stp	x19, x20, [sp, #16]
  407cc8:	mov	x20, x0
  407ccc:	adrp	x19, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407cd0:	mvn	w0, w1
  407cd4:	stp	x21, x22, [sp, #32]
  407cd8:	mov	w21, w1
  407cdc:	mov	x22, x2
  407ce0:	stp	x23, x24, [sp, #48]
  407ce4:	mov	x23, x3
  407ce8:	mov	x24, x4
  407cec:	stp	x25, x26, [sp, #64]
  407cf0:	cset	w26, ne  // ne = any
  407cf4:	and	w26, w26, w0, lsr #31
  407cf8:	mov	x25, x5
  407cfc:	ldr	x0, [x19, #3776]
  407d00:	cbz	x6, 407dc0 <feof@plt+0x6110>
  407d04:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2780>
  407d08:	mov	x2, x6
  407d0c:	add	x1, x1, #0x898
  407d10:	bl	4018e0 <fprintf@plt>
  407d14:	cbz	w26, 407d50 <feof@plt+0x60a0>
  407d18:	ldr	x0, [x19, #3776]
  407d1c:	ldrb	w1, [x20]
  407d20:	cmp	w1, #0x2d
  407d24:	b.ne	407d3c <feof@plt+0x608c>  // b.any
  407d28:	ldrb	w2, [x20, #1]
  407d2c:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2780>
  407d30:	add	x1, x1, #0x880
  407d34:	cmp	w2, #0x0
  407d38:	csel	x20, x1, x20, eq  // eq = none
  407d3c:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2780>
  407d40:	mov	w3, w21
  407d44:	mov	x2, x20
  407d48:	add	x1, x1, #0x8b0
  407d4c:	bl	4018e0 <fprintf@plt>
  407d50:	ldr	x1, [x19, #3776]
  407d54:	mov	w0, #0x20                  	// #32
  407d58:	bl	401a90 <fputc@plt>
  407d5c:	ldr	x0, [x19, #3776]
  407d60:	mov	x3, x0
  407d64:	mov	x2, #0x8                   	// #8
  407d68:	mov	x1, #0x1                   	// #1
  407d6c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2780>
  407d70:	add	x0, x0, #0x8b8
  407d74:	bl	401c40 <fwrite@plt>
  407d78:	ldr	x1, [x19, #3776]
  407d7c:	mov	w0, #0x20                  	// #32
  407d80:	bl	401a90 <fputc@plt>
  407d84:	mov	x3, x25
  407d88:	mov	x2, x24
  407d8c:	mov	x1, x23
  407d90:	mov	x0, x22
  407d94:	bl	407678 <feof@plt+0x59c8>
  407d98:	ldr	x1, [x19, #3776]
  407d9c:	mov	w0, #0xa                   	// #10
  407da0:	bl	401a90 <fputc@plt>
  407da4:	ldr	x0, [x19, #3776]
  407da8:	ldp	x19, x20, [sp, #16]
  407dac:	ldp	x21, x22, [sp, #32]
  407db0:	ldp	x23, x24, [sp, #48]
  407db4:	ldp	x25, x26, [sp, #64]
  407db8:	ldp	x29, x30, [sp], #80
  407dbc:	b	401ad0 <fflush@plt>
  407dc0:	cbnz	w26, 407d1c <feof@plt+0x606c>
  407dc4:	b	407d60 <feof@plt+0x60b0>
  407dc8:	stp	x29, x30, [sp, #-80]!
  407dcc:	adrp	x6, 42c000 <stderr@@GLIBC_2.17+0x1140>
  407dd0:	cmp	x0, #0x0
  407dd4:	mov	x29, sp
  407dd8:	ldr	x6, [x6, #1256]
  407ddc:	stp	x19, x20, [sp, #16]
  407de0:	mov	x20, x0
  407de4:	adrp	x19, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407de8:	mvn	w0, w1
  407dec:	stp	x21, x22, [sp, #32]
  407df0:	mov	w21, w1
  407df4:	mov	x22, x2
  407df8:	stp	x23, x24, [sp, #48]
  407dfc:	mov	x23, x3
  407e00:	mov	x24, x4
  407e04:	stp	x25, x26, [sp, #64]
  407e08:	cset	w26, ne  // ne = any
  407e0c:	and	w26, w26, w0, lsr #31
  407e10:	mov	x25, x5
  407e14:	ldr	x0, [x19, #3776]
  407e18:	cbz	x6, 407edc <feof@plt+0x622c>
  407e1c:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2780>
  407e20:	mov	x2, x6
  407e24:	add	x1, x1, #0x898
  407e28:	bl	4018e0 <fprintf@plt>
  407e2c:	cbz	w26, 407e68 <feof@plt+0x61b8>
  407e30:	ldr	x0, [x19, #3776]
  407e34:	ldrb	w1, [x20]
  407e38:	cmp	w1, #0x2d
  407e3c:	b.ne	407e54 <feof@plt+0x61a4>  // b.any
  407e40:	ldrb	w2, [x20, #1]
  407e44:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2780>
  407e48:	add	x1, x1, #0x880
  407e4c:	cmp	w2, #0x0
  407e50:	csel	x20, x1, x20, eq  // eq = none
  407e54:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2780>
  407e58:	mov	w3, w21
  407e5c:	mov	x2, x20
  407e60:	add	x1, x1, #0x8b0
  407e64:	bl	4018e0 <fprintf@plt>
  407e68:	ldr	x1, [x19, #3776]
  407e6c:	mov	w0, #0x20                  	// #32
  407e70:	bl	401a90 <fputc@plt>
  407e74:	ldr	x0, [x19, #3776]
  407e78:	mov	x3, x0
  407e7c:	mov	x2, #0xc                   	// #12
  407e80:	mov	x1, #0x1                   	// #1
  407e84:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2780>
  407e88:	add	x0, x0, #0x8c8
  407e8c:	bl	401c40 <fwrite@plt>
  407e90:	ldr	x1, [x19, #3776]
  407e94:	mov	w0, #0x20                  	// #32
  407e98:	bl	401a90 <fputc@plt>
  407e9c:	mov	x3, x25
  407ea0:	mov	x2, x24
  407ea4:	mov	x1, x23
  407ea8:	mov	x0, x22
  407eac:	bl	407678 <feof@plt+0x59c8>
  407eb0:	ldr	x1, [x19, #3776]
  407eb4:	mov	w0, #0xa                   	// #10
  407eb8:	bl	401a90 <fputc@plt>
  407ebc:	ldr	x0, [x19, #3776]
  407ec0:	bl	401ad0 <fflush@plt>
  407ec4:	ldp	x19, x20, [sp, #16]
  407ec8:	ldp	x21, x22, [sp, #32]
  407ecc:	ldp	x23, x24, [sp, #48]
  407ed0:	ldp	x25, x26, [sp, #64]
  407ed4:	ldp	x29, x30, [sp], #80
  407ed8:	b	407ee8 <feof@plt+0x6238>
  407edc:	cbnz	w26, 407e34 <feof@plt+0x6184>
  407ee0:	b	407e78 <feof@plt+0x61c8>
  407ee4:	nop
  407ee8:	stp	x29, x30, [sp, #-16]!
  407eec:	mov	w0, #0x3                   	// #3
  407ef0:	mov	x29, sp
  407ef4:	bl	401c30 <exit@plt>
  407ef8:	ret
  407efc:	nop
  407f00:	stp	x29, x30, [sp, #-48]!
  407f04:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3780>
  407f08:	add	x1, x1, #0x50
  407f0c:	mov	x29, sp
  407f10:	ldr	w2, [x0, #88]
  407f14:	stp	x19, x20, [sp, #16]
  407f18:	cmp	w2, #0x0
  407f1c:	str	x21, [sp, #32]
  407f20:	mov	x21, x0
  407f24:	str	x1, [x0]
  407f28:	ldr	x1, [x0, #80]
  407f2c:	b.le	407f60 <feof@plt+0x62b0>
  407f30:	mov	x19, #0x0                   	// #0
  407f34:	nop
  407f38:	add	x0, x19, x19, lsl #2
  407f3c:	add	x0, x1, x0, lsl #3
  407f40:	ldr	x0, [x0, #32]
  407f44:	cbz	x0, 408020 <feof@plt+0x6370>
  407f48:	bl	401af0 <_ZdaPv@plt>
  407f4c:	add	x19, x19, #0x1
  407f50:	ldr	w2, [x21, #88]
  407f54:	ldr	x1, [x21, #80]
  407f58:	cmp	w2, w19
  407f5c:	b.gt	407f38 <feof@plt+0x6288>
  407f60:	cbz	x1, 407f6c <feof@plt+0x62bc>
  407f64:	mov	x0, x1
  407f68:	bl	401af0 <_ZdaPv@plt>
  407f6c:	ldr	x0, [x21, #64]
  407f70:	cbz	x0, 407f78 <feof@plt+0x62c8>
  407f74:	bl	401af0 <_ZdaPv@plt>
  407f78:	ldr	x0, [x21, #16]
  407f7c:	mov	x20, #0x0                   	// #0
  407f80:	cbz	x0, 407fbc <feof@plt+0x630c>
  407f84:	nop
  407f88:	ldr	x19, [x0, x20]
  407f8c:	cbz	x19, 407fa8 <feof@plt+0x62f8>
  407f90:	mov	x0, x19
  407f94:	mov	x1, #0x20                  	// #32
  407f98:	ldr	x19, [x19, #24]
  407f9c:	bl	40f880 <_ZdlPvm@@Base>
  407fa0:	cbnz	x19, 407f90 <feof@plt+0x62e0>
  407fa4:	ldr	x0, [x21, #16]
  407fa8:	add	x20, x20, #0x8
  407fac:	cmp	x20, #0xfb8
  407fb0:	b.ne	407f88 <feof@plt+0x62d8>  // b.any
  407fb4:	cbz	x0, 407fbc <feof@plt+0x630c>
  407fb8:	bl	401af0 <_ZdaPv@plt>
  407fbc:	ldr	x0, [x21, #32]
  407fc0:	cbz	x0, 407fc8 <feof@plt+0x6318>
  407fc4:	bl	401af0 <_ZdaPv@plt>
  407fc8:	ldr	x0, [x21, #40]
  407fcc:	cbz	x0, 407fd4 <feof@plt+0x6324>
  407fd0:	bl	401af0 <_ZdaPv@plt>
  407fd4:	ldr	x19, [x21, #96]
  407fd8:	cbz	x19, 408010 <feof@plt+0x6360>
  407fdc:	ldr	x2, [x19, #16]
  407fe0:	mov	x0, x19
  407fe4:	ldr	x3, [x19]
  407fe8:	str	x3, [x21, #96]
  407fec:	mov	x1, #0x18                  	// #24
  407ff0:	cbz	x2, 408030 <feof@plt+0x6380>
  407ff4:	mov	x0, x2
  407ff8:	bl	401af0 <_ZdaPv@plt>
  407ffc:	mov	x0, x19
  408000:	mov	x1, #0x18                  	// #24
  408004:	bl	40f880 <_ZdlPvm@@Base>
  408008:	ldr	x19, [x21, #96]
  40800c:	cbnz	x19, 407fdc <feof@plt+0x632c>
  408010:	ldp	x19, x20, [sp, #16]
  408014:	ldr	x21, [sp, #32]
  408018:	ldp	x29, x30, [sp], #48
  40801c:	ret
  408020:	add	x19, x19, #0x1
  408024:	cmp	w2, w19
  408028:	b.gt	407f38 <feof@plt+0x6288>
  40802c:	b	407f60 <feof@plt+0x62b0>
  408030:	bl	40f880 <_ZdlPvm@@Base>
  408034:	b	407fd4 <feof@plt+0x6324>
  408038:	stp	x29, x30, [sp, #-32]!
  40803c:	mov	x29, sp
  408040:	str	x19, [sp, #16]
  408044:	mov	x19, x0
  408048:	bl	407f00 <feof@plt+0x6250>
  40804c:	mov	x0, x19
  408050:	mov	x1, #0x68                  	// #104
  408054:	ldr	x19, [sp, #16]
  408058:	ldp	x29, x30, [sp], #32
  40805c:	b	40f880 <_ZdlPvm@@Base>
  408060:	stp	x29, x30, [sp, #-48]!
  408064:	cmp	w1, #0x0
  408068:	ccmp	w2, #0x0, #0x4, ge  // ge = tcont
  40806c:	mov	x29, sp
  408070:	stp	x19, x20, [sp, #16]
  408074:	mov	w19, w1
  408078:	mov	w20, w0
  40807c:	str	x21, [sp, #32]
  408080:	mov	w21, w2
  408084:	b.le	4080fc <feof@plt+0x644c>
  408088:	mov	w0, #0x0                   	// #0
  40808c:	cbz	w19, 4080b8 <feof@plt+0x6408>
  408090:	add	w0, w21, w21, lsr #31
  408094:	asr	w0, w0, #1
  408098:	tbnz	w20, #31, 4080c8 <feof@plt+0x6418>
  40809c:	mov	w1, #0x7fffffff            	// #2147483647
  4080a0:	sub	w1, w1, w0
  4080a4:	sdiv	w1, w1, w19
  4080a8:	cmp	w1, w20
  4080ac:	b.lt	408110 <feof@plt+0x6460>  // b.tstop
  4080b0:	madd	w19, w19, w20, w0
  4080b4:	sdiv	w0, w19, w21
  4080b8:	ldp	x19, x20, [sp, #16]
  4080bc:	ldr	x21, [sp, #32]
  4080c0:	ldp	x29, x30, [sp], #48
  4080c4:	ret
  4080c8:	mov	w1, #0x80000000            	// #-2147483648
  4080cc:	sub	w1, w1, w0
  4080d0:	neg	w2, w20
  4080d4:	udiv	w1, w1, w19
  4080d8:	cmp	w2, w1
  4080dc:	b.hi	408140 <feof@plt+0x6490>  // b.pmore
  4080e0:	mul	w19, w19, w20
  4080e4:	sub	w19, w19, w0
  4080e8:	sdiv	w0, w19, w21
  4080ec:	ldp	x19, x20, [sp, #16]
  4080f0:	ldr	x21, [sp, #32]
  4080f4:	ldp	x29, x30, [sp], #48
  4080f8:	ret
  4080fc:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2780>
  408100:	mov	w0, #0xea                  	// #234
  408104:	add	x1, x1, #0x8d8
  408108:	bl	411a48 <_ZdlPvm@@Base+0x21c8>
  40810c:	b	408088 <feof@plt+0x63d8>
  408110:	scvtf	d1, w20
  408114:	scvtf	d0, w19
  408118:	scvtf	d2, w21
  40811c:	fmov	d3, #5.000000000000000000e-01
  408120:	ldp	x19, x20, [sp, #16]
  408124:	fmul	d0, d1, d0
  408128:	ldr	x21, [sp, #32]
  40812c:	ldp	x29, x30, [sp], #48
  408130:	fdiv	d0, d0, d2
  408134:	fadd	d0, d0, d3
  408138:	fcvtzs	w0, d0
  40813c:	ret
  408140:	scvtf	d1, w20
  408144:	scvtf	d0, w19
  408148:	scvtf	d2, w21
  40814c:	fmov	d3, #5.000000000000000000e-01
  408150:	ldp	x19, x20, [sp, #16]
  408154:	fmul	d0, d1, d0
  408158:	ldr	x21, [sp, #32]
  40815c:	ldp	x29, x30, [sp], #48
  408160:	fdiv	d0, d0, d2
  408164:	fsub	d0, d0, d3
  408168:	fcvtzs	w0, d0
  40816c:	ret
  408170:	mov	x3, x2
  408174:	mov	x2, x1
  408178:	ldr	w1, [x0, #16]
  40817c:	adrp	x5, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  408180:	ldr	x0, [x0, #8]
  408184:	add	x5, x5, #0xf98
  408188:	mov	x4, x5
  40818c:	b	407ba0 <feof@plt+0x5ef0>
  408190:	adrp	x3, 413000 <_ZdlPvm@@Base+0x3780>
  408194:	stp	x1, x2, [x0]
  408198:	ldr	q0, [x3, #112]
  40819c:	str	xzr, [x0, #32]
  4081a0:	str	q0, [x0, #16]
  4081a4:	ret
  4081a8:	stp	x29, x30, [sp, #-32]!
  4081ac:	mov	x29, sp
  4081b0:	str	x19, [sp, #16]
  4081b4:	mov	x19, x0
  4081b8:	ldr	x0, [x0, #32]
  4081bc:	cbz	x0, 4081c4 <feof@plt+0x6514>
  4081c0:	bl	401af0 <_ZdaPv@plt>
  4081c4:	ldr	x0, [x19, #8]
  4081c8:	bl	401950 <free@plt>
  4081cc:	ldr	x0, [x19]
  4081d0:	cbz	x0, 4081d8 <feof@plt+0x6528>
  4081d4:	bl	401910 <fclose@plt>
  4081d8:	ldr	x19, [sp, #16]
  4081dc:	ldp	x29, x30, [sp], #32
  4081e0:	ret
  4081e4:	nop
  4081e8:	stp	x29, x30, [sp, #-96]!
  4081ec:	mov	x29, sp
  4081f0:	stp	x19, x20, [sp, #16]
  4081f4:	mov	x20, x0
  4081f8:	ldr	x0, [x0]
  4081fc:	cbz	x0, 40828c <feof@plt+0x65dc>
  408200:	ldr	x1, [x20, #32]
  408204:	stp	x21, x22, [sp, #32]
  408208:	stp	x23, x24, [sp, #48]
  40820c:	str	x25, [sp, #64]
  408210:	cbz	x1, 40838c <feof@plt+0x66dc>
  408214:	adrp	x24, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  408218:	add	x24, x24, #0xd90
  40821c:	nop
  408220:	bl	401a70 <getc@plt>
  408224:	adrp	x25, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  408228:	mov	w19, w0
  40822c:	add	x25, x25, #0xf98
  408230:	cmn	w0, #0x1
  408234:	mov	w21, #0x0                   	// #0
  408238:	b.eq	40827c <feof@plt+0x65cc>  // b.none
  40823c:	nop
  408240:	tbnz	w0, #31, 4082c0 <feof@plt+0x6610>
  408244:	ldrb	w0, [x24, w0, sxtw]
  408248:	cbz	w0, 4082c0 <feof@plt+0x6610>
  40824c:	add	x0, sp, #0x50
  408250:	mov	w1, w19
  408254:	bl	407570 <feof@plt+0x58c0>
  408258:	ldr	w0, [x20, #28]
  40825c:	cbz	w0, 40829c <feof@plt+0x65ec>
  408260:	mov	w22, w21
  408264:	ldr	x0, [x20]
  408268:	mov	w21, w22
  40826c:	bl	401a70 <getc@plt>
  408270:	mov	w19, w0
  408274:	cmn	w0, #0x1
  408278:	b.ne	408240 <feof@plt+0x6590>  // b.any
  40827c:	cbnz	w21, 4082e4 <feof@plt+0x6634>
  408280:	ldp	x21, x22, [sp, #32]
  408284:	ldp	x23, x24, [sp, #48]
  408288:	ldr	x25, [sp, #64]
  40828c:	mov	w0, #0x0                   	// #0
  408290:	ldp	x19, x20, [sp, #16]
  408294:	ldp	x29, x30, [sp], #96
  408298:	ret
  40829c:	ldr	w1, [x20, #16]
  4082a0:	mov	x5, x25
  4082a4:	ldr	x0, [x20, #8]
  4082a8:	mov	x4, x25
  4082ac:	add	x3, sp, #0x50
  4082b0:	adrp	x2, 412000 <_ZdlPvm@@Base+0x2780>
  4082b4:	add	x2, x2, #0x8f8
  4082b8:	bl	407ba0 <feof@plt+0x5ef0>
  4082bc:	b	408260 <feof@plt+0x65b0>
  4082c0:	ldr	w0, [x20, #20]
  4082c4:	add	w22, w21, #0x1
  4082c8:	ldr	x23, [x20, #32]
  4082cc:	cmp	w22, w0
  4082d0:	b.ge	408338 <feof@plt+0x6688>  // b.tcont
  4082d4:	strb	w19, [x23, w21, sxtw]
  4082d8:	cmp	w19, #0xa
  4082dc:	b.ne	408264 <feof@plt+0x65b4>  // b.any
  4082e0:	mov	w21, w22
  4082e4:	ldr	x0, [x20, #32]
  4082e8:	adrp	x3, 42c000 <stderr@@GLIBC_2.17+0x1140>
  4082ec:	add	x3, x3, #0x950
  4082f0:	strb	wzr, [x0, w21, sxtw]
  4082f4:	ldr	w0, [x20, #16]
  4082f8:	ldr	x1, [x20, #32]
  4082fc:	add	w0, w0, #0x1
  408300:	str	w0, [x20, #16]
  408304:	ldrb	w0, [x1]
  408308:	ldrb	w2, [x3, w0, sxtw]
  40830c:	cbz	w2, 40831c <feof@plt+0x666c>
  408310:	ldrb	w0, [x1, #1]!
  408314:	ldrb	w2, [x3, w0, sxtw]
  408318:	cbnz	w2, 408310 <feof@plt+0x6660>
  40831c:	cbz	w0, 408330 <feof@plt+0x6680>
  408320:	ldr	w1, [x20, #24]
  408324:	cmp	w0, #0x23
  408328:	ccmp	w1, #0x0, #0x4, eq  // eq = none
  40832c:	b.eq	408370 <feof@plt+0x66c0>  // b.none
  408330:	ldr	x0, [x20]
  408334:	b	408220 <feof@plt+0x6570>
  408338:	lsl	w0, w0, #1
  40833c:	sxtw	x0, w0
  408340:	bl	401850 <_Znam@plt>
  408344:	ldrsw	x2, [x20, #20]
  408348:	mov	x1, x23
  40834c:	str	x0, [x20, #32]
  408350:	bl	401870 <memcpy@plt>
  408354:	mov	x0, x23
  408358:	bl	401af0 <_ZdaPv@plt>
  40835c:	ldr	w0, [x20, #20]
  408360:	ldr	x23, [x20, #32]
  408364:	lsl	w0, w0, #1
  408368:	str	w0, [x20, #20]
  40836c:	b	4082d4 <feof@plt+0x6624>
  408370:	mov	w0, #0x1                   	// #1
  408374:	ldp	x19, x20, [sp, #16]
  408378:	ldp	x21, x22, [sp, #32]
  40837c:	ldp	x23, x24, [sp, #48]
  408380:	ldr	x25, [sp, #64]
  408384:	ldp	x29, x30, [sp], #96
  408388:	ret
  40838c:	mov	x0, #0x80                  	// #128
  408390:	bl	401850 <_Znam@plt>
  408394:	mov	w2, #0x80                  	// #128
  408398:	mov	x1, x0
  40839c:	str	w2, [x20, #20]
  4083a0:	str	x1, [x20, #32]
  4083a4:	ldr	x0, [x20]
  4083a8:	b	408214 <feof@plt+0x6564>
  4083ac:	nop
  4083b0:	mov	x6, x0
  4083b4:	ldr	w0, [x0, #28]
  4083b8:	cbz	w0, 4083c0 <feof@plt+0x6710>
  4083bc:	ret
  4083c0:	mov	x5, x4
  4083c4:	mov	x4, x3
  4083c8:	mov	x3, x2
  4083cc:	mov	x2, x1
  4083d0:	ldr	w1, [x6, #16]
  4083d4:	ldr	x0, [x6, #8]
  4083d8:	b	407ba0 <feof@plt+0x5ef0>
  4083dc:	nop
  4083e0:	stp	x29, x30, [sp, #-48]!
  4083e4:	mov	x29, sp
  4083e8:	bl	40f7e0 <feof@plt+0xdb30>
  4083ec:	cbz	x0, 408530 <feof@plt+0x6880>
  4083f0:	str	x19, [sp, #16]
  4083f4:	mov	x19, x0
  4083f8:	ldrb	w0, [x0]
  4083fc:	cmp	w0, #0x63
  408400:	b.ne	408410 <feof@plt+0x6760>  // b.any
  408404:	ldrb	w0, [x19, #1]
  408408:	cmp	w0, #0x68
  40840c:	b.eq	40849c <feof@plt+0x67ec>  // b.none
  408410:	mov	x0, x19
  408414:	bl	411970 <_ZdlPvm@@Base+0x20f0>
  408418:	cbz	x0, 408438 <feof@plt+0x6788>
  40841c:	add	x0, x19, #0x1
  408420:	add	x1, sp, #0x28
  408424:	mov	w2, #0x10                  	// #16
  408428:	bl	401940 <strtol@plt>
  40842c:	ldr	x19, [sp, #16]
  408430:	ldp	x29, x30, [sp], #48
  408434:	ret
  408438:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3780>
  40843c:	add	x2, x0, #0x90
  408440:	ldrh	w1, [x0, #144]
  408444:	ldrb	w0, [x2, #2]
  408448:	strh	w1, [sp, #32]
  40844c:	strb	w0, [sp, #34]
  408450:	ldrb	w0, [x19, #1]
  408454:	cbnz	w0, 408464 <feof@plt+0x67b4>
  408458:	ldrb	w0, [x19]
  40845c:	add	x19, sp, #0x20
  408460:	strb	w0, [sp, #33]
  408464:	mov	x0, x19
  408468:	bl	40e650 <feof@plt+0xc9a0>
  40846c:	mov	x19, x0
  408470:	cbz	x0, 408524 <feof@plt+0x6874>
  408474:	mov	w1, #0x5f                  	// #95
  408478:	bl	401970 <strchr@plt>
  40847c:	cbnz	x0, 408524 <feof@plt+0x6874>
  408480:	add	x1, sp, #0x28
  408484:	mov	x0, x19
  408488:	mov	w2, #0x10                  	// #16
  40848c:	bl	401940 <strtol@plt>
  408490:	ldr	x19, [sp, #16]
  408494:	ldp	x29, x30, [sp], #48
  408498:	ret
  40849c:	ldrb	w0, [x19, #2]
  4084a0:	cmp	w0, #0x61
  4084a4:	b.ne	408410 <feof@plt+0x6760>  // b.any
  4084a8:	ldrb	w0, [x19, #3]
  4084ac:	cmp	w0, #0x72
  4084b0:	b.ne	408410 <feof@plt+0x6760>  // b.any
  4084b4:	ldrb	w0, [x19, #4]
  4084b8:	sub	w0, w0, #0x30
  4084bc:	and	w1, w0, #0xff
  4084c0:	cmp	w1, #0x9
  4084c4:	b.hi	408410 <feof@plt+0x6760>  // b.pmore
  4084c8:	ldrb	w1, [x19, #5]
  4084cc:	cbz	w1, 40851c <feof@plt+0x686c>
  4084d0:	cbz	w0, 408410 <feof@plt+0x6760>
  4084d4:	sub	w1, w1, #0x30
  4084d8:	and	w2, w1, #0xff
  4084dc:	cmp	w2, #0x9
  4084e0:	b.hi	408410 <feof@plt+0x6760>  // b.pmore
  4084e4:	ldrb	w2, [x19, #6]
  4084e8:	add	w0, w0, w0, lsl #2
  4084ec:	add	w0, w1, w0, lsl #1
  4084f0:	cbz	w2, 40851c <feof@plt+0x686c>
  4084f4:	sub	w1, w2, #0x30
  4084f8:	and	w2, w1, #0xff
  4084fc:	cmp	w2, #0x9
  408500:	b.hi	408410 <feof@plt+0x6760>  // b.pmore
  408504:	mov	w3, #0xa                   	// #10
  408508:	ldrb	w2, [x19, #7]
  40850c:	madd	w0, w0, w3, w1
  408510:	cmp	w0, #0x7f
  408514:	ccmp	w2, #0x0, #0x0, le
  408518:	b.ne	408410 <feof@plt+0x6760>  // b.any
  40851c:	ldr	x19, [sp, #16]
  408520:	b	408430 <feof@plt+0x6780>
  408524:	mov	w0, #0xffffffff            	// #-1
  408528:	ldr	x19, [sp, #16]
  40852c:	b	408430 <feof@plt+0x6780>
  408530:	mov	w0, #0xffffffff            	// #-1
  408534:	b	408430 <feof@plt+0x6780>
  408538:	stp	x29, x30, [sp, #-32]!
  40853c:	adrp	x2, 413000 <_ZdlPvm@@Base+0x3780>
  408540:	add	x2, x2, #0x50
  408544:	mov	x29, sp
  408548:	stp	x19, x20, [sp, #16]
  40854c:	mov	x19, x0
  408550:	mov	x20, x1
  408554:	mov	x0, x1
  408558:	str	x2, [x19]
  40855c:	str	wzr, [x19, #8]
  408560:	str	xzr, [x19, #16]
  408564:	str	xzr, [x19, #24]
  408568:	str	xzr, [x19, #64]
  40856c:	str	wzr, [x19, #72]
  408570:	str	xzr, [x19, #80]
  408574:	str	xzr, [x19, #88]
  408578:	str	xzr, [x19, #96]
  40857c:	bl	4018d0 <strlen@plt>
  408580:	add	x0, x0, #0x1
  408584:	bl	401850 <_Znam@plt>
  408588:	str	x0, [x19, #32]
  40858c:	mov	x1, x20
  408590:	bl	4019d0 <strcpy@plt>
  408594:	stp	xzr, xzr, [x19, #40]
  408598:	str	wzr, [x19, #56]
  40859c:	ldp	x19, x20, [sp, #16]
  4085a0:	ldp	x29, x30, [sp], #32
  4085a4:	ret
  4085a8:	and	w1, w1, #0xff
  4085ac:	mov	x2, x0
  4085b0:	cmp	w1, #0x69
  4085b4:	b.eq	408634 <feof@plt+0x6984>  // b.none
  4085b8:	b.hi	4085e8 <feof@plt+0x6938>  // b.pmore
  4085bc:	cmp	w1, #0x50
  4085c0:	b.eq	40861c <feof@plt+0x696c>  // b.none
  4085c4:	cmp	w1, #0x63
  4085c8:	b.ne	4085f8 <feof@plt+0x6948>  // b.any
  4085cc:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3780>
  4085d0:	ldr	d0, [x0, #128]
  4085d4:	ldr	d1, [x2]
  4085d8:	mov	w0, #0x1                   	// #1
  4085dc:	fdiv	d0, d1, d0
  4085e0:	str	d0, [x2]
  4085e4:	ret
  4085e8:	cmp	w1, #0x70
  4085ec:	mov	x1, #0x4052000000000000    	// #4634766966517661696
  4085f0:	fmov	d0, x1
  4085f4:	b.eq	4085d4 <feof@plt+0x6924>  // b.none
  4085f8:	stp	x29, x30, [sp, #-16]!
  4085fc:	mov	w0, #0x11f                 	// #287
  408600:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2780>
  408604:	mov	x29, sp
  408608:	add	x1, x1, #0x8d8
  40860c:	bl	411a48 <_ZdlPvm@@Base+0x21c8>
  408610:	mov	w0, #0x0                   	// #0
  408614:	ldp	x29, x30, [sp], #16
  408618:	ret
  40861c:	ldr	d1, [x2]
  408620:	fmov	d0, #6.000000000000000000e+00
  408624:	mov	w0, #0x1                   	// #1
  408628:	fdiv	d0, d1, d0
  40862c:	str	d0, [x2]
  408630:	ret
  408634:	fmov	d0, #1.000000000000000000e+00
  408638:	b	4085d4 <feof@plt+0x6924>
  40863c:	nop
  408640:	stp	x29, x30, [sp, #-80]!
  408644:	mov	x29, sp
  408648:	stp	x21, x22, [sp, #32]
  40864c:	mov	w21, w2
  408650:	ldr	w22, [x1]
  408654:	stp	x19, x20, [sp, #16]
  408658:	mov	x20, x0
  40865c:	mov	w19, w3
  408660:	str	d8, [sp, #64]
  408664:	tbnz	w22, #31, 408714 <feof@plt+0x6a64>
  408668:	ldr	w0, [x20, #72]
  40866c:	cmp	w22, w0
  408670:	b.ge	4086b8 <feof@plt+0x6a08>  // b.tcont
  408674:	ldr	x0, [x20, #64]
  408678:	ldr	w0, [x0, w22, sxtw #2]
  40867c:	tbnz	w0, #31, 4086b8 <feof@plt+0x6a08>
  408680:	ldr	x2, [x20, #80]
  408684:	mov	w3, #0x28                  	// #40
  408688:	ldr	w22, [x20, #56]
  40868c:	adrp	x1, 42b000 <stderr@@GLIBC_2.17+0x140>
  408690:	stp	x23, x24, [sp, #48]
  408694:	smaddl	x0, w0, w3, x2
  408698:	ldr	w23, [x1, #56]
  40869c:	ldr	w24, [x0, #12]
  4086a0:	cbnz	w22, 408744 <feof@plt+0x6a94>
  4086a4:	cmp	w21, w23
  4086a8:	b.ne	408728 <feof@plt+0x6a78>  // b.any
  4086ac:	scvtf	d8, w24
  4086b0:	ldp	x23, x24, [sp, #48]
  4086b4:	b	4086c8 <feof@plt+0x6a18>
  4086b8:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x140>
  4086bc:	ldr	w0, [x0, #8]
  4086c0:	cbz	w0, 4087cc <feof@plt+0x6b1c>
  4086c4:	movi	d8, #0x0
  4086c8:	scvtf	d1, w19
  4086cc:	ldr	d3, [x20, #48]
  4086d0:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3780>
  4086d4:	ldr	d0, [x0, #136]
  4086d8:	mov	x0, #0x800000000000        	// #140737488355328
  4086dc:	fadd	d1, d1, d3
  4086e0:	movk	x0, #0x4066, lsl #48
  4086e4:	fmov	d2, x0
  4086e8:	fmul	d0, d1, d0
  4086ec:	fdiv	d0, d0, d2
  4086f0:	bl	401c20 <tan@plt>
  4086f4:	fmov	d1, #5.000000000000000000e-01
  4086f8:	fmadd	d1, d0, d8, d1
  4086fc:	ldr	d8, [sp, #64]
  408700:	ldp	x19, x20, [sp, #16]
  408704:	ldp	x21, x22, [sp, #32]
  408708:	ldp	x29, x30, [sp], #80
  40870c:	fcvtzs	w0, d1
  408710:	ret
  408714:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2780>
  408718:	mov	w0, #0x190                 	// #400
  40871c:	add	x1, x1, #0x8d8
  408720:	bl	411a48 <_ZdlPvm@@Base+0x21c8>
  408724:	b	408668 <feof@plt+0x69b8>
  408728:	mov	w2, w23
  40872c:	mov	w0, w24
  408730:	mov	w1, w21
  408734:	bl	408060 <feof@plt+0x63b0>
  408738:	scvtf	d8, w0
  40873c:	ldp	x23, x24, [sp, #48]
  408740:	b	4086c8 <feof@plt+0x6a18>
  408744:	cmp	w21, #0x0
  408748:	ccmp	w23, #0x0, #0x4, ge  // ge = tcont
  40874c:	ccmp	w22, #0x0, #0x4, gt
  408750:	b.gt	408764 <feof@plt+0x6ab4>
  408754:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2780>
  408758:	mov	w0, #0xfc                  	// #252
  40875c:	add	x1, x1, #0x8d8
  408760:	bl	411a48 <_ZdlPvm@@Base+0x21c8>
  408764:	cbz	w21, 4087c4 <feof@plt+0x6b14>
  408768:	scvtf	d3, w24
  40876c:	scvtf	d0, w21
  408770:	scvtf	d2, w23
  408774:	scvtf	d1, w22
  408778:	mov	x0, #0x400000000000        	// #70368744177664
  40877c:	movk	x0, #0x408f, lsl #48
  408780:	fmov	d4, x0
  408784:	fmul	d0, d3, d0
  408788:	fdiv	d1, d1, d4
  40878c:	fdiv	d2, d0, d2
  408790:	fmov	d0, #5.000000000000000000e-01
  408794:	fmul	d1, d2, d1
  408798:	tbnz	w24, #31, 4087b0 <feof@plt+0x6b00>
  40879c:	fadd	d1, d1, d0
  4087a0:	ldp	x23, x24, [sp, #48]
  4087a4:	fcvtzs	w0, d1
  4087a8:	scvtf	d8, w0
  4087ac:	b	4086c8 <feof@plt+0x6a18>
  4087b0:	fsub	d1, d1, d0
  4087b4:	ldp	x23, x24, [sp, #48]
  4087b8:	fcvtzs	w0, d1
  4087bc:	scvtf	d8, w0
  4087c0:	b	4086c8 <feof@plt+0x6a18>
  4087c4:	ldp	x23, x24, [sp, #48]
  4087c8:	b	4086c4 <feof@plt+0x6a14>
  4087cc:	stp	x23, x24, [sp, #48]
  4087d0:	bl	401be0 <abort@plt>
  4087d4:	nop
  4087d8:	stp	x29, x30, [sp, #-48]!
  4087dc:	mov	x29, sp
  4087e0:	str	x21, [sp, #32]
  4087e4:	ldr	w21, [x1]
  4087e8:	stp	x19, x20, [sp, #16]
  4087ec:	mov	x20, x1
  4087f0:	mov	x19, x0
  4087f4:	tbnz	w21, #31, 40884c <feof@plt+0x6b9c>
  4087f8:	ldr	w0, [x19, #72]
  4087fc:	cmp	w0, w21
  408800:	b.le	408810 <feof@plt+0x6b60>
  408804:	ldr	x0, [x19, #64]
  408808:	ldr	w0, [x0, w21, sxtw #2]
  40880c:	tbz	w0, #31, 408838 <feof@plt+0x6b88>
  408810:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x140>
  408814:	ldr	w0, [x0, #8]
  408818:	cbnz	w0, 40882c <feof@plt+0x6b7c>
  40881c:	ldp	x19, x20, [sp, #16]
  408820:	ldr	x21, [sp, #32]
  408824:	ldp	x29, x30, [sp], #48
  408828:	ret
  40882c:	mov	x0, x20
  408830:	bl	4083e0 <feof@plt+0x6730>
  408834:	tbnz	w0, #31, 408860 <feof@plt+0x6bb0>
  408838:	mov	w0, #0x1                   	// #1
  40883c:	ldp	x19, x20, [sp, #16]
  408840:	ldr	x21, [sp, #32]
  408844:	ldp	x29, x30, [sp], #48
  408848:	ret
  40884c:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2780>
  408850:	mov	w0, #0x132                 	// #306
  408854:	add	x1, x1, #0x8d8
  408858:	bl	411a48 <_ZdlPvm@@Base+0x21c8>
  40885c:	b	4087f8 <feof@plt+0x6b48>
  408860:	ldr	w0, [x20, #4]
  408864:	ldp	x19, x20, [sp, #16]
  408868:	mvn	w0, w0
  40886c:	ldr	x21, [sp, #32]
  408870:	lsr	w0, w0, #31
  408874:	ldp	x29, x30, [sp], #48
  408878:	ret
  40887c:	nop
  408880:	ldr	w0, [x0, #28]
  408884:	ret
  408888:	stp	x29, x30, [sp, #-32]!
  40888c:	mov	x29, sp
  408890:	stp	x19, x20, [sp, #16]
  408894:	mov	x20, x0
  408898:	sxtw	x0, w2
  40889c:	mov	x2, #0x1ffffffffffffffe    	// #2305843009213693950
  4088a0:	str	x3, [x20]
  4088a4:	cmp	x2, w0, sxtw
  4088a8:	str	w1, [x20, #8]
  4088ac:	b.cc	4088f0 <feof@plt+0x6c40>  // b.lo, b.ul, b.last
  4088b0:	mov	x19, x0
  4088b4:	lsl	x0, x0, #2
  4088b8:	bl	401850 <_Znam@plt>
  4088bc:	str	x0, [x20, #16]
  4088c0:	cmp	w19, #0x0
  4088c4:	b.le	4088e4 <feof@plt+0x6c34>
  4088c8:	sub	w2, w19, #0x1
  4088cc:	mov	w1, #0xff                  	// #255
  4088d0:	ldp	x19, x20, [sp, #16]
  4088d4:	add	x2, x2, #0x1
  4088d8:	ldp	x29, x30, [sp], #32
  4088dc:	lsl	x2, x2, #2
  4088e0:	b	401960 <memset@plt>
  4088e4:	ldp	x19, x20, [sp, #16]
  4088e8:	ldp	x29, x30, [sp], #32
  4088ec:	ret
  4088f0:	bl	401b80 <__cxa_throw_bad_array_new_length@plt>
  4088f4:	nop
  4088f8:	ldr	x0, [x0, #16]
  4088fc:	cbz	x0, 408904 <feof@plt+0x6c54>
  408900:	b	401af0 <_ZdaPv@plt>
  408904:	ret
  408908:	stp	x29, x30, [sp, #-80]!
  40890c:	mov	x29, sp
  408910:	stp	x23, x24, [sp, #48]
  408914:	ldr	w23, [x1]
  408918:	stp	x19, x20, [sp, #16]
  40891c:	mov	x19, x1
  408920:	stp	x21, x22, [sp, #32]
  408924:	mov	x21, x0
  408928:	mov	w22, w2
  40892c:	tbnz	w23, #31, 408b40 <feof@plt+0x6e90>
  408930:	ldr	w0, [x21, #56]
  408934:	mov	w20, w22
  408938:	cbz	w0, 40896c <feof@plt+0x6cbc>
  40893c:	mov	w1, #0xfe0b                	// #65035
  408940:	movk	w1, #0x7fff, lsl #16
  408944:	sdiv	w1, w1, w0
  408948:	cmp	w1, w22
  40894c:	b.lt	408adc <feof@plt+0x6e2c>  // b.tstop
  408950:	mul	w0, w0, w22
  408954:	mov	w20, #0x4dd3                	// #19923
  408958:	movk	w20, #0x1062, lsl #16
  40895c:	add	w0, w0, #0x1f4
  408960:	smull	x20, w0, w20
  408964:	asr	x20, x20, #38
  408968:	sub	w20, w20, w0, asr #31
  40896c:	ldr	w0, [x21, #72]
  408970:	cmp	w0, w23
  408974:	b.le	408a38 <feof@plt+0x6d88>
  408978:	ldr	x1, [x21, #64]
  40897c:	ldr	w23, [x1, w23, sxtw #2]
  408980:	tbnz	w23, #31, 408a38 <feof@plt+0x6d88>
  408984:	adrp	x24, 42b000 <stderr@@GLIBC_2.17+0x140>
  408988:	ldr	w0, [x24, #56]
  40898c:	cmp	w0, w20
  408990:	b.eq	408bd0 <feof@plt+0x6f20>  // b.none
  408994:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x140>
  408998:	ldr	w0, [x0, #16]
  40899c:	cbnz	w0, 408bd0 <feof@plt+0x6f20>
  4089a0:	ldr	x1, [x21, #96]
  4089a4:	cbz	x1, 408d0c <feof@plt+0x705c>
  4089a8:	ldr	w0, [x1, #8]
  4089ac:	cmp	w0, w20
  4089b0:	b.ne	4089c4 <feof@plt+0x6d14>  // b.any
  4089b4:	b	408ce0 <feof@plt+0x7030>
  4089b8:	ldr	w0, [x1, #8]
  4089bc:	cmp	w0, w20
  4089c0:	b.eq	408bf8 <feof@plt+0x6f48>  // b.none
  4089c4:	mov	x2, x1
  4089c8:	ldr	x1, [x1]
  4089cc:	cbnz	x1, 4089b8 <feof@plt+0x6d08>
  4089d0:	mov	x0, #0x18                  	// #24
  4089d4:	str	x25, [sp, #64]
  4089d8:	bl	40f818 <_Znwm@@Base>
  4089dc:	mov	x25, x0
  4089e0:	ldr	w19, [x21, #92]
  4089e4:	mov	x1, #0x1ffffffffffffffe    	// #2305843009213693950
  4089e8:	ldr	x0, [x21, #96]
  4089ec:	str	x0, [x25]
  4089f0:	str	w20, [x25, #8]
  4089f4:	cmp	x1, w19, sxtw
  4089f8:	sxtw	x0, w19
  4089fc:	b.cc	408e2c <feof@plt+0x717c>  // b.lo, b.ul, b.last
  408a00:	lsl	x0, x0, #2
  408a04:	bl	401850 <_Znam@plt>
  408a08:	str	x0, [x25, #16]
  408a0c:	cmp	w19, #0x0
  408a10:	mov	x20, x0
  408a14:	b.le	408a2c <feof@plt+0x6d7c>
  408a18:	sub	w2, w19, #0x1
  408a1c:	mov	w1, #0xff                  	// #255
  408a20:	add	x2, x2, #0x1
  408a24:	lsl	x2, x2, #2
  408a28:	bl	401960 <memset@plt>
  408a2c:	str	x25, [x21, #96]
  408a30:	ldr	x25, [sp, #64]
  408a34:	b	408c10 <feof@plt+0x6f60>
  408a38:	adrp	x24, 42b000 <stderr@@GLIBC_2.17+0x140>
  408a3c:	ldr	w1, [x24, #8]
  408a40:	cbz	w1, 408b38 <feof@plt+0x6e88>
  408a44:	ldr	w23, [x19]
  408a48:	tbnz	w23, #31, 408b08 <feof@plt+0x6e58>
  408a4c:	cmp	w0, w23
  408a50:	b.le	408a60 <feof@plt+0x6db0>
  408a54:	ldr	x0, [x21, #64]
  408a58:	ldr	w0, [x0, w23, sxtw #2]
  408a5c:	tbz	w0, #31, 408b60 <feof@plt+0x6eb0>
  408a60:	mov	x0, x19
  408a64:	bl	4083e0 <feof@plt+0x6730>
  408a68:	tbnz	w0, #31, 408b54 <feof@plt+0x6ea4>
  408a6c:	bl	401b60 <wcwidth@plt>
  408a70:	add	w19, w0, w0, lsl #1
  408a74:	adrp	x2, 42b000 <stderr@@GLIBC_2.17+0x140>
  408a78:	cmp	w0, #0x1
  408a7c:	lsl	w19, w19, #3
  408a80:	mov	w1, #0x18                  	// #24
  408a84:	ldr	w23, [x2, #56]
  408a88:	csel	w19, w19, w1, gt
  408a8c:	cmp	w23, w20
  408a90:	b.eq	408ac4 <feof@plt+0x6e14>  // b.none
  408a94:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x140>
  408a98:	ldr	w0, [x0, #16]
  408a9c:	cbnz	w0, 408ac4 <feof@plt+0x6e14>
  408aa0:	ldr	w20, [x21, #56]
  408aa4:	cbnz	w20, 408b74 <feof@plt+0x6ec4>
  408aa8:	cmp	w23, w22
  408aac:	b.eq	408ac4 <feof@plt+0x6e14>  // b.none
  408ab0:	cmp	w22, #0x0
  408ab4:	ccmp	w23, #0x0, #0x4, ge  // ge = tcont
  408ab8:	b.le	408cb4 <feof@plt+0x7004>
  408abc:	cbnz	w22, 408c8c <feof@plt+0x6fdc>
  408ac0:	mov	w19, #0x0                   	// #0
  408ac4:	mov	w0, w19
  408ac8:	ldp	x19, x20, [sp, #16]
  408acc:	ldp	x21, x22, [sp, #32]
  408ad0:	ldp	x23, x24, [sp, #48]
  408ad4:	ldp	x29, x30, [sp], #80
  408ad8:	ret
  408adc:	scvtf	d0, w0
  408ae0:	scvtf	d1, w22
  408ae4:	mov	x0, #0x400000000000        	// #70368744177664
  408ae8:	fmov	d3, #5.000000000000000000e-01
  408aec:	movk	x0, #0x408f, lsl #48
  408af0:	fmov	d2, x0
  408af4:	fmul	d0, d1, d0
  408af8:	fdiv	d0, d0, d2
  408afc:	fadd	d0, d0, d3
  408b00:	fcvtzs	w20, d0
  408b04:	b	40896c <feof@plt+0x6cbc>
  408b08:	mov	w0, #0x224                 	// #548
  408b0c:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2780>
  408b10:	add	x1, x1, #0x8d8
  408b14:	bl	411a48 <_ZdlPvm@@Base+0x21c8>
  408b18:	ldr	w0, [x21, #72]
  408b1c:	cmp	w23, w0
  408b20:	b.ge	408b30 <feof@plt+0x6e80>  // b.tcont
  408b24:	ldr	x0, [x21, #64]
  408b28:	ldr	w0, [x0, w23, sxtw #2]
  408b2c:	tbz	w0, #31, 408b60 <feof@plt+0x6eb0>
  408b30:	ldr	w0, [x24, #8]
  408b34:	cbnz	w0, 408a60 <feof@plt+0x6db0>
  408b38:	str	x25, [sp, #64]
  408b3c:	bl	401be0 <abort@plt>
  408b40:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2780>
  408b44:	mov	w0, #0x158                 	// #344
  408b48:	add	x1, x1, #0x8d8
  408b4c:	bl	411a48 <_ZdlPvm@@Base+0x21c8>
  408b50:	b	408930 <feof@plt+0x6c80>
  408b54:	ldr	w0, [x19, #4]
  408b58:	tbz	w0, #31, 408a6c <feof@plt+0x6dbc>
  408b5c:	b	408b38 <feof@plt+0x6e88>
  408b60:	ldr	x1, [x21, #80]
  408b64:	mov	w2, #0x28                  	// #40
  408b68:	smaddl	x0, w0, w2, x1
  408b6c:	ldr	w0, [x0, #4]
  408b70:	b	408a6c <feof@plt+0x6dbc>
  408b74:	cmp	w22, #0x0
  408b78:	ccmp	w23, #0x0, #0x4, ge  // ge = tcont
  408b7c:	ccmp	w20, #0x0, #0x4, gt
  408b80:	b.gt	408b94 <feof@plt+0x6ee4>
  408b84:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2780>
  408b88:	mov	w0, #0xfc                  	// #252
  408b8c:	add	x1, x1, #0x8d8
  408b90:	bl	411a48 <_ZdlPvm@@Base+0x21c8>
  408b94:	cbz	w22, 408ac0 <feof@plt+0x6e10>
  408b98:	scvtf	d2, w19
  408b9c:	scvtf	d5, w22
  408ba0:	scvtf	d0, w23
  408ba4:	scvtf	d1, w20
  408ba8:	mov	x0, #0x400000000000        	// #70368744177664
  408bac:	fmov	d3, #5.000000000000000000e-01
  408bb0:	movk	x0, #0x408f, lsl #48
  408bb4:	fmov	d4, x0
  408bb8:	fmul	d2, d2, d5
  408bbc:	fdiv	d1, d1, d4
  408bc0:	fdiv	d0, d2, d0
  408bc4:	fmadd	d0, d0, d1, d3
  408bc8:	fcvtzs	w19, d0
  408bcc:	b	408ac4 <feof@plt+0x6e14>
  408bd0:	ldr	x1, [x21, #80]
  408bd4:	mov	w0, #0x28                  	// #40
  408bd8:	ldp	x21, x22, [sp, #32]
  408bdc:	smaddl	x23, w23, w0, x1
  408be0:	ldr	w19, [x23, #8]
  408be4:	ldp	x23, x24, [sp, #48]
  408be8:	mov	w0, w19
  408bec:	ldp	x19, x20, [sp, #16]
  408bf0:	ldp	x29, x30, [sp], #80
  408bf4:	ret
  408bf8:	ldr	x0, [x1]
  408bfc:	ldr	x20, [x1, #16]
  408c00:	str	x0, [x2]
  408c04:	ldr	x0, [x21, #96]
  408c08:	str	x0, [x1]
  408c0c:	str	x1, [x21, #96]
  408c10:	ldr	w19, [x20, w23, sxtw #2]
  408c14:	add	x20, x20, w23, sxtw #2
  408c18:	tbz	w19, #31, 408ac4 <feof@plt+0x6e14>
  408c1c:	ldr	x1, [x21, #80]
  408c20:	mov	w0, #0x28                  	// #40
  408c24:	smaddl	x23, w23, w0, x1
  408c28:	ldr	w19, [x23, #8]
  408c2c:	str	x25, [sp, #64]
  408c30:	ldr	w25, [x21, #56]
  408c34:	ldr	w21, [x24, #56]
  408c38:	cbnz	w25, 408d44 <feof@plt+0x7094>
  408c3c:	cmp	w22, w21
  408c40:	b.eq	408c80 <feof@plt+0x6fd0>  // b.none
  408c44:	cmp	w22, #0x0
  408c48:	ccmp	w21, #0x0, #0x4, ge  // ge = tcont
  408c4c:	b.le	408ccc <feof@plt+0x701c>
  408c50:	cbz	w22, 408da8 <feof@plt+0x70f8>
  408c54:	add	w0, w21, w21, lsr #31
  408c58:	asr	w0, w0, #1
  408c5c:	tbnz	w19, #31, 408db0 <feof@plt+0x7100>
  408c60:	mov	w1, #0x7fffffff            	// #2147483647
  408c64:	sub	w1, w1, w0
  408c68:	sdiv	w1, w1, w22
  408c6c:	cmp	w19, w1
  408c70:	b.gt	408de4 <feof@plt+0x7134>
  408c74:	madd	w19, w19, w22, w0
  408c78:	sdiv	w19, w19, w21
  408c7c:	nop
  408c80:	ldr	x25, [sp, #64]
  408c84:	str	w19, [x20]
  408c88:	b	408ac4 <feof@plt+0x6e14>
  408c8c:	add	w0, w23, w23, lsr #31
  408c90:	mov	w1, #0x7fffffff            	// #2147483647
  408c94:	asr	w0, w0, #1
  408c98:	sub	w1, w1, w0
  408c9c:	sdiv	w1, w1, w22
  408ca0:	cmp	w19, w1
  408ca4:	b.gt	408ce8 <feof@plt+0x7038>
  408ca8:	madd	w19, w19, w22, w0
  408cac:	sdiv	w19, w19, w23
  408cb0:	b	408ac4 <feof@plt+0x6e14>
  408cb4:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2780>
  408cb8:	mov	w0, #0xea                  	// #234
  408cbc:	add	x1, x1, #0x8d8
  408cc0:	bl	411a48 <_ZdlPvm@@Base+0x21c8>
  408cc4:	cbz	w22, 408ac0 <feof@plt+0x6e10>
  408cc8:	b	408c8c <feof@plt+0x6fdc>
  408ccc:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2780>
  408cd0:	mov	w0, #0xea                  	// #234
  408cd4:	add	x1, x1, #0x8d8
  408cd8:	bl	411a48 <_ZdlPvm@@Base+0x21c8>
  408cdc:	b	408c50 <feof@plt+0x6fa0>
  408ce0:	ldr	x20, [x1, #16]
  408ce4:	b	408c10 <feof@plt+0x6f60>
  408ce8:	scvtf	d1, w19
  408cec:	scvtf	d3, w22
  408cf0:	scvtf	d0, w23
  408cf4:	fmov	d2, #5.000000000000000000e-01
  408cf8:	fmul	d1, d1, d3
  408cfc:	fdiv	d0, d1, d0
  408d00:	fadd	d0, d0, d2
  408d04:	fcvtzs	w19, d0
  408d08:	b	408ac4 <feof@plt+0x6e14>
  408d0c:	mov	x0, #0x18                  	// #24
  408d10:	str	x25, [sp, #64]
  408d14:	bl	40f818 <_Znwm@@Base>
  408d18:	mov	x25, x0
  408d1c:	ldr	w19, [x21, #92]
  408d20:	mov	x0, #0x1ffffffffffffffe    	// #2305843009213693950
  408d24:	str	xzr, [x25]
  408d28:	str	w20, [x25, #8]
  408d2c:	cmp	x0, w19, sxtw
  408d30:	sxtw	x0, w19
  408d34:	b.cc	408e48 <feof@plt+0x7198>  // b.lo, b.ul, b.last
  408d38:	lsl	x0, x0, #2
  408d3c:	bl	401850 <_Znam@plt>
  408d40:	b	408a08 <feof@plt+0x6d58>
  408d44:	cmp	w22, #0x0
  408d48:	ccmp	w21, #0x0, #0x4, ge  // ge = tcont
  408d4c:	ccmp	w25, #0x0, #0x4, gt
  408d50:	b.gt	408d64 <feof@plt+0x70b4>
  408d54:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2780>
  408d58:	mov	w0, #0xfc                  	// #252
  408d5c:	add	x1, x1, #0x8d8
  408d60:	bl	411a48 <_ZdlPvm@@Base+0x21c8>
  408d64:	cbz	w22, 408da8 <feof@plt+0x70f8>
  408d68:	scvtf	d2, w19
  408d6c:	scvtf	d4, w22
  408d70:	scvtf	d0, w21
  408d74:	scvtf	d1, w25
  408d78:	mov	x0, #0x400000000000        	// #70368744177664
  408d7c:	movk	x0, #0x408f, lsl #48
  408d80:	fmov	d3, x0
  408d84:	fmul	d2, d2, d4
  408d88:	fdiv	d1, d1, d3
  408d8c:	fdiv	d0, d2, d0
  408d90:	fmul	d0, d0, d1
  408d94:	fmov	d1, #5.000000000000000000e-01
  408d98:	tbnz	w19, #31, 408dd8 <feof@plt+0x7128>
  408d9c:	fadd	d0, d0, d1
  408da0:	fcvtzs	w19, d0
  408da4:	b	408c80 <feof@plt+0x6fd0>
  408da8:	mov	w19, #0x0                   	// #0
  408dac:	b	408c80 <feof@plt+0x6fd0>
  408db0:	mov	w1, #0x80000000            	// #-2147483648
  408db4:	sub	w1, w1, w0
  408db8:	neg	w2, w19
  408dbc:	udiv	w1, w1, w22
  408dc0:	cmp	w2, w1
  408dc4:	b.hi	408e08 <feof@plt+0x7158>  // b.pmore
  408dc8:	mul	w19, w19, w22
  408dcc:	sub	w0, w19, w0
  408dd0:	sdiv	w19, w0, w21
  408dd4:	b	408c80 <feof@plt+0x6fd0>
  408dd8:	fsub	d0, d0, d1
  408ddc:	fcvtzs	w19, d0
  408de0:	b	408c80 <feof@plt+0x6fd0>
  408de4:	scvtf	d1, w19
  408de8:	scvtf	d3, w22
  408dec:	scvtf	d0, w21
  408df0:	fmov	d2, #5.000000000000000000e-01
  408df4:	fmul	d1, d1, d3
  408df8:	fdiv	d0, d1, d0
  408dfc:	fadd	d0, d0, d2
  408e00:	fcvtzs	w19, d0
  408e04:	b	408c80 <feof@plt+0x6fd0>
  408e08:	scvtf	d1, w19
  408e0c:	scvtf	d3, w22
  408e10:	scvtf	d0, w21
  408e14:	fmov	d2, #5.000000000000000000e-01
  408e18:	fmul	d1, d1, d3
  408e1c:	fdiv	d0, d1, d0
  408e20:	fsub	d0, d0, d2
  408e24:	fcvtzs	w19, d0
  408e28:	b	408c80 <feof@plt+0x6fd0>
  408e2c:	bl	401b80 <__cxa_throw_bad_array_new_length@plt>
  408e30:	mov	x1, #0x18                  	// #24
  408e34:	mov	x19, x0
  408e38:	mov	x0, x25
  408e3c:	bl	40f880 <_ZdlPvm@@Base>
  408e40:	mov	x0, x19
  408e44:	bl	401c50 <_Unwind_Resume@plt>
  408e48:	bl	401b80 <__cxa_throw_bad_array_new_length@plt>
  408e4c:	b	408e30 <feof@plt+0x7180>
  408e50:	stp	x29, x30, [sp, #-48]!
  408e54:	mov	x29, sp
  408e58:	stp	x21, x22, [sp, #32]
  408e5c:	ldr	w21, [x1]
  408e60:	stp	x19, x20, [sp, #16]
  408e64:	mov	x19, x0
  408e68:	mov	w20, w2
  408e6c:	tbnz	w21, #31, 408ef0 <feof@plt+0x7240>
  408e70:	ldr	w0, [x19, #72]
  408e74:	cmp	w0, w21
  408e78:	b.le	408ecc <feof@plt+0x721c>
  408e7c:	ldr	x0, [x19, #64]
  408e80:	ldr	w0, [x0, w21, sxtw #2]
  408e84:	tbnz	w0, #31, 408ecc <feof@plt+0x721c>
  408e88:	ldr	x2, [x19, #80]
  408e8c:	mov	w3, #0x28                  	// #40
  408e90:	ldr	w21, [x19, #56]
  408e94:	adrp	x1, 42b000 <stderr@@GLIBC_2.17+0x140>
  408e98:	smaddl	x0, w0, w3, x2
  408e9c:	ldr	w22, [x1, #56]
  408ea0:	ldr	w19, [x0, #12]
  408ea4:	cbnz	w21, 408f04 <feof@plt+0x7254>
  408ea8:	cmp	w20, w22
  408eac:	b.eq	408edc <feof@plt+0x722c>  // b.none
  408eb0:	mov	w2, w22
  408eb4:	mov	w1, w20
  408eb8:	mov	w0, w19
  408ebc:	ldp	x19, x20, [sp, #16]
  408ec0:	ldp	x21, x22, [sp, #32]
  408ec4:	ldp	x29, x30, [sp], #48
  408ec8:	b	408060 <feof@plt+0x63b0>
  408ecc:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x140>
  408ed0:	ldr	w0, [x0, #8]
  408ed4:	cbz	w0, 408f74 <feof@plt+0x72c4>
  408ed8:	mov	w19, #0x0                   	// #0
  408edc:	mov	w0, w19
  408ee0:	ldp	x19, x20, [sp, #16]
  408ee4:	ldp	x21, x22, [sp, #32]
  408ee8:	ldp	x29, x30, [sp], #48
  408eec:	ret
  408ef0:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2780>
  408ef4:	mov	w0, #0x190                 	// #400
  408ef8:	add	x1, x1, #0x8d8
  408efc:	bl	411a48 <_ZdlPvm@@Base+0x21c8>
  408f00:	b	408e70 <feof@plt+0x71c0>
  408f04:	cmp	w20, #0x0
  408f08:	ccmp	w22, #0x0, #0x4, ge  // ge = tcont
  408f0c:	ccmp	w21, #0x0, #0x4, gt
  408f10:	b.gt	408f24 <feof@plt+0x7274>
  408f14:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2780>
  408f18:	mov	w0, #0xfc                  	// #252
  408f1c:	add	x1, x1, #0x8d8
  408f20:	bl	411a48 <_ZdlPvm@@Base+0x21c8>
  408f24:	cbz	w20, 408ed8 <feof@plt+0x7228>
  408f28:	scvtf	d3, w19
  408f2c:	scvtf	d0, w20
  408f30:	scvtf	d2, w22
  408f34:	scvtf	d1, w21
  408f38:	mov	x0, #0x400000000000        	// #70368744177664
  408f3c:	movk	x0, #0x408f, lsl #48
  408f40:	fmov	d4, x0
  408f44:	fmul	d0, d3, d0
  408f48:	fdiv	d1, d1, d4
  408f4c:	fdiv	d2, d0, d2
  408f50:	fmov	d0, #5.000000000000000000e-01
  408f54:	fmul	d1, d2, d1
  408f58:	tbnz	w19, #31, 408f68 <feof@plt+0x72b8>
  408f5c:	fadd	d1, d1, d0
  408f60:	fcvtzs	w19, d1
  408f64:	b	408edc <feof@plt+0x722c>
  408f68:	fsub	d1, d1, d0
  408f6c:	fcvtzs	w19, d1
  408f70:	b	408edc <feof@plt+0x722c>
  408f74:	bl	401be0 <abort@plt>
  408f78:	stp	x29, x30, [sp, #-48]!
  408f7c:	mov	x29, sp
  408f80:	stp	x21, x22, [sp, #32]
  408f84:	ldr	w21, [x1]
  408f88:	stp	x19, x20, [sp, #16]
  408f8c:	mov	x19, x0
  408f90:	mov	w20, w2
  408f94:	tbnz	w21, #31, 409018 <feof@plt+0x7368>
  408f98:	ldr	w0, [x19, #72]
  408f9c:	cmp	w0, w21
  408fa0:	b.le	408ff4 <feof@plt+0x7344>
  408fa4:	ldr	x0, [x19, #64]
  408fa8:	ldr	w0, [x0, w21, sxtw #2]
  408fac:	tbnz	w0, #31, 408ff4 <feof@plt+0x7344>
  408fb0:	ldr	x2, [x19, #80]
  408fb4:	mov	w3, #0x28                  	// #40
  408fb8:	ldr	w21, [x19, #56]
  408fbc:	adrp	x1, 42b000 <stderr@@GLIBC_2.17+0x140>
  408fc0:	smaddl	x0, w0, w3, x2
  408fc4:	ldr	w22, [x1, #56]
  408fc8:	ldr	w19, [x0, #16]
  408fcc:	cbnz	w21, 40902c <feof@plt+0x737c>
  408fd0:	cmp	w20, w22
  408fd4:	b.eq	409004 <feof@plt+0x7354>  // b.none
  408fd8:	mov	w2, w22
  408fdc:	mov	w1, w20
  408fe0:	mov	w0, w19
  408fe4:	ldp	x19, x20, [sp, #16]
  408fe8:	ldp	x21, x22, [sp, #32]
  408fec:	ldp	x29, x30, [sp], #48
  408ff0:	b	408060 <feof@plt+0x63b0>
  408ff4:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x140>
  408ff8:	ldr	w0, [x0, #8]
  408ffc:	cbz	w0, 40909c <feof@plt+0x73ec>
  409000:	mov	w19, #0x0                   	// #0
  409004:	mov	w0, w19
  409008:	ldp	x19, x20, [sp, #16]
  40900c:	ldp	x21, x22, [sp, #32]
  409010:	ldp	x29, x30, [sp], #48
  409014:	ret
  409018:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2780>
  40901c:	mov	w0, #0x19f                 	// #415
  409020:	add	x1, x1, #0x8d8
  409024:	bl	411a48 <_ZdlPvm@@Base+0x21c8>
  409028:	b	408f98 <feof@plt+0x72e8>
  40902c:	cmp	w20, #0x0
  409030:	ccmp	w22, #0x0, #0x4, ge  // ge = tcont
  409034:	ccmp	w21, #0x0, #0x4, gt
  409038:	b.gt	40904c <feof@plt+0x739c>
  40903c:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2780>
  409040:	mov	w0, #0xfc                  	// #252
  409044:	add	x1, x1, #0x8d8
  409048:	bl	411a48 <_ZdlPvm@@Base+0x21c8>
  40904c:	cbz	w20, 409000 <feof@plt+0x7350>
  409050:	scvtf	d3, w19
  409054:	scvtf	d0, w20
  409058:	scvtf	d2, w22
  40905c:	scvtf	d1, w21
  409060:	mov	x0, #0x400000000000        	// #70368744177664
  409064:	movk	x0, #0x408f, lsl #48
  409068:	fmov	d4, x0
  40906c:	fmul	d0, d3, d0
  409070:	fdiv	d1, d1, d4
  409074:	fdiv	d2, d0, d2
  409078:	fmov	d0, #5.000000000000000000e-01
  40907c:	fmul	d1, d2, d1
  409080:	tbnz	w19, #31, 409090 <feof@plt+0x73e0>
  409084:	fadd	d1, d1, d0
  409088:	fcvtzs	w19, d1
  40908c:	b	409004 <feof@plt+0x7354>
  409090:	fsub	d1, d1, d0
  409094:	fcvtzs	w19, d1
  409098:	b	409004 <feof@plt+0x7354>
  40909c:	bl	401be0 <abort@plt>
  4090a0:	stp	x29, x30, [sp, #-48]!
  4090a4:	mov	x29, sp
  4090a8:	stp	x21, x22, [sp, #32]
  4090ac:	ldr	w21, [x1]
  4090b0:	stp	x19, x20, [sp, #16]
  4090b4:	mov	x19, x0
  4090b8:	mov	w20, w2
  4090bc:	tbnz	w21, #31, 409140 <feof@plt+0x7490>
  4090c0:	ldr	w0, [x19, #72]
  4090c4:	cmp	w0, w21
  4090c8:	b.le	40911c <feof@plt+0x746c>
  4090cc:	ldr	x0, [x19, #64]
  4090d0:	ldr	w0, [x0, w21, sxtw #2]
  4090d4:	tbnz	w0, #31, 40911c <feof@plt+0x746c>
  4090d8:	ldr	x2, [x19, #80]
  4090dc:	mov	w3, #0x28                  	// #40
  4090e0:	ldr	w21, [x19, #56]
  4090e4:	adrp	x1, 42b000 <stderr@@GLIBC_2.17+0x140>
  4090e8:	smaddl	x0, w0, w3, x2
  4090ec:	ldr	w22, [x1, #56]
  4090f0:	ldr	w19, [x0, #24]
  4090f4:	cbnz	w21, 409154 <feof@plt+0x74a4>
  4090f8:	cmp	w20, w22
  4090fc:	b.eq	40912c <feof@plt+0x747c>  // b.none
  409100:	mov	w2, w22
  409104:	mov	w1, w20
  409108:	mov	w0, w19
  40910c:	ldp	x19, x20, [sp, #16]
  409110:	ldp	x21, x22, [sp, #32]
  409114:	ldp	x29, x30, [sp], #48
  409118:	b	408060 <feof@plt+0x63b0>
  40911c:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x140>
  409120:	ldr	w0, [x0, #8]
  409124:	cbz	w0, 4091c4 <feof@plt+0x7514>
  409128:	mov	w19, #0x0                   	// #0
  40912c:	mov	w0, w19
  409130:	ldp	x19, x20, [sp, #16]
  409134:	ldp	x21, x22, [sp, #32]
  409138:	ldp	x29, x30, [sp], #48
  40913c:	ret
  409140:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2780>
  409144:	mov	w0, #0x1ae                 	// #430
  409148:	add	x1, x1, #0x8d8
  40914c:	bl	411a48 <_ZdlPvm@@Base+0x21c8>
  409150:	b	4090c0 <feof@plt+0x7410>
  409154:	cmp	w20, #0x0
  409158:	ccmp	w22, #0x0, #0x4, ge  // ge = tcont
  40915c:	ccmp	w21, #0x0, #0x4, gt
  409160:	b.gt	409174 <feof@plt+0x74c4>
  409164:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2780>
  409168:	mov	w0, #0xfc                  	// #252
  40916c:	add	x1, x1, #0x8d8
  409170:	bl	411a48 <_ZdlPvm@@Base+0x21c8>
  409174:	cbz	w20, 409128 <feof@plt+0x7478>
  409178:	scvtf	d3, w19
  40917c:	scvtf	d0, w20
  409180:	scvtf	d2, w22
  409184:	scvtf	d1, w21
  409188:	mov	x0, #0x400000000000        	// #70368744177664
  40918c:	movk	x0, #0x408f, lsl #48
  409190:	fmov	d4, x0
  409194:	fmul	d0, d3, d0
  409198:	fdiv	d1, d1, d4
  40919c:	fdiv	d2, d0, d2
  4091a0:	fmov	d0, #5.000000000000000000e-01
  4091a4:	fmul	d1, d2, d1
  4091a8:	tbnz	w19, #31, 4091b8 <feof@plt+0x7508>
  4091ac:	fadd	d1, d1, d0
  4091b0:	fcvtzs	w19, d1
  4091b4:	b	40912c <feof@plt+0x747c>
  4091b8:	fsub	d1, d1, d0
  4091bc:	fcvtzs	w19, d1
  4091c0:	b	40912c <feof@plt+0x747c>
  4091c4:	bl	401be0 <abort@plt>
  4091c8:	stp	x29, x30, [sp, #-48]!
  4091cc:	mov	x29, sp
  4091d0:	stp	x21, x22, [sp, #32]
  4091d4:	ldr	w21, [x1]
  4091d8:	stp	x19, x20, [sp, #16]
  4091dc:	mov	x19, x0
  4091e0:	mov	w20, w2
  4091e4:	tbnz	w21, #31, 409268 <feof@plt+0x75b8>
  4091e8:	ldr	w0, [x19, #72]
  4091ec:	cmp	w0, w21
  4091f0:	b.le	409244 <feof@plt+0x7594>
  4091f4:	ldr	x0, [x19, #64]
  4091f8:	ldr	w0, [x0, w21, sxtw #2]
  4091fc:	tbnz	w0, #31, 409244 <feof@plt+0x7594>
  409200:	ldr	x2, [x19, #80]
  409204:	mov	w3, #0x28                  	// #40
  409208:	ldr	w21, [x19, #56]
  40920c:	adrp	x1, 42b000 <stderr@@GLIBC_2.17+0x140>
  409210:	smaddl	x0, w0, w3, x2
  409214:	ldr	w22, [x1, #56]
  409218:	ldr	w19, [x0, #20]
  40921c:	cbnz	w21, 40927c <feof@plt+0x75cc>
  409220:	cmp	w20, w22
  409224:	b.eq	409254 <feof@plt+0x75a4>  // b.none
  409228:	mov	w2, w22
  40922c:	mov	w1, w20
  409230:	mov	w0, w19
  409234:	ldp	x19, x20, [sp, #16]
  409238:	ldp	x21, x22, [sp, #32]
  40923c:	ldp	x29, x30, [sp], #48
  409240:	b	408060 <feof@plt+0x63b0>
  409244:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x140>
  409248:	ldr	w0, [x0, #8]
  40924c:	cbz	w0, 4092ec <feof@plt+0x763c>
  409250:	mov	w19, #0x0                   	// #0
  409254:	mov	w0, w19
  409258:	ldp	x19, x20, [sp, #16]
  40925c:	ldp	x21, x22, [sp, #32]
  409260:	ldp	x29, x30, [sp], #48
  409264:	ret
  409268:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2780>
  40926c:	mov	w0, #0x1bd                 	// #445
  409270:	add	x1, x1, #0x8d8
  409274:	bl	411a48 <_ZdlPvm@@Base+0x21c8>
  409278:	b	4091e8 <feof@plt+0x7538>
  40927c:	cmp	w20, #0x0
  409280:	ccmp	w22, #0x0, #0x4, ge  // ge = tcont
  409284:	ccmp	w21, #0x0, #0x4, gt
  409288:	b.gt	40929c <feof@plt+0x75ec>
  40928c:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2780>
  409290:	mov	w0, #0xfc                  	// #252
  409294:	add	x1, x1, #0x8d8
  409298:	bl	411a48 <_ZdlPvm@@Base+0x21c8>
  40929c:	cbz	w20, 409250 <feof@plt+0x75a0>
  4092a0:	scvtf	d3, w19
  4092a4:	scvtf	d0, w20
  4092a8:	scvtf	d2, w22
  4092ac:	scvtf	d1, w21
  4092b0:	mov	x0, #0x400000000000        	// #70368744177664
  4092b4:	movk	x0, #0x408f, lsl #48
  4092b8:	fmov	d4, x0
  4092bc:	fmul	d0, d3, d0
  4092c0:	fdiv	d1, d1, d4
  4092c4:	fdiv	d2, d0, d2
  4092c8:	fmov	d0, #5.000000000000000000e-01
  4092cc:	fmul	d1, d2, d1
  4092d0:	tbnz	w19, #31, 4092e0 <feof@plt+0x7630>
  4092d4:	fadd	d1, d1, d0
  4092d8:	fcvtzs	w19, d1
  4092dc:	b	409254 <feof@plt+0x75a4>
  4092e0:	fsub	d1, d1, d0
  4092e4:	fcvtzs	w19, d1
  4092e8:	b	409254 <feof@plt+0x75a4>
  4092ec:	bl	401be0 <abort@plt>
  4092f0:	stp	x29, x30, [sp, #-48]!
  4092f4:	mov	x29, sp
  4092f8:	stp	x21, x22, [sp, #32]
  4092fc:	ldr	w21, [x1]
  409300:	stp	x19, x20, [sp, #16]
  409304:	mov	x19, x0
  409308:	mov	w20, w2
  40930c:	tbnz	w21, #31, 409390 <feof@plt+0x76e0>
  409310:	ldr	w0, [x19, #72]
  409314:	cmp	w0, w21
  409318:	b.le	40936c <feof@plt+0x76bc>
  40931c:	ldr	x0, [x19, #64]
  409320:	ldr	w0, [x0, w21, sxtw #2]
  409324:	tbnz	w0, #31, 40936c <feof@plt+0x76bc>
  409328:	ldr	x2, [x19, #80]
  40932c:	mov	w3, #0x28                  	// #40
  409330:	ldr	w21, [x19, #56]
  409334:	adrp	x1, 42b000 <stderr@@GLIBC_2.17+0x140>
  409338:	smaddl	x0, w0, w3, x2
  40933c:	ldr	w22, [x1, #56]
  409340:	ldr	w19, [x0, #28]
  409344:	cbnz	w21, 4093a4 <feof@plt+0x76f4>
  409348:	cmp	w20, w22
  40934c:	b.eq	40937c <feof@plt+0x76cc>  // b.none
  409350:	mov	w2, w22
  409354:	mov	w1, w20
  409358:	mov	w0, w19
  40935c:	ldp	x19, x20, [sp, #16]
  409360:	ldp	x21, x22, [sp, #32]
  409364:	ldp	x29, x30, [sp], #48
  409368:	b	408060 <feof@plt+0x63b0>
  40936c:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x140>
  409370:	ldr	w0, [x0, #8]
  409374:	cbz	w0, 409414 <feof@plt+0x7764>
  409378:	mov	w19, #0x0                   	// #0
  40937c:	mov	w0, w19
  409380:	ldp	x19, x20, [sp, #16]
  409384:	ldp	x21, x22, [sp, #32]
  409388:	ldp	x29, x30, [sp], #48
  40938c:	ret
  409390:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2780>
  409394:	mov	w0, #0x1cc                 	// #460
  409398:	add	x1, x1, #0x8d8
  40939c:	bl	411a48 <_ZdlPvm@@Base+0x21c8>
  4093a0:	b	409310 <feof@plt+0x7660>
  4093a4:	cmp	w20, #0x0
  4093a8:	ccmp	w22, #0x0, #0x4, ge  // ge = tcont
  4093ac:	ccmp	w21, #0x0, #0x4, gt
  4093b0:	b.gt	4093c4 <feof@plt+0x7714>
  4093b4:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2780>
  4093b8:	mov	w0, #0xfc                  	// #252
  4093bc:	add	x1, x1, #0x8d8
  4093c0:	bl	411a48 <_ZdlPvm@@Base+0x21c8>
  4093c4:	cbz	w20, 409378 <feof@plt+0x76c8>
  4093c8:	scvtf	d3, w19
  4093cc:	scvtf	d0, w20
  4093d0:	scvtf	d2, w22
  4093d4:	scvtf	d1, w21
  4093d8:	mov	x0, #0x400000000000        	// #70368744177664
  4093dc:	movk	x0, #0x408f, lsl #48
  4093e0:	fmov	d4, x0
  4093e4:	fmul	d0, d3, d0
  4093e8:	fdiv	d1, d1, d4
  4093ec:	fdiv	d2, d0, d2
  4093f0:	fmov	d0, #5.000000000000000000e-01
  4093f4:	fmul	d1, d2, d1
  4093f8:	tbnz	w19, #31, 409408 <feof@plt+0x7758>
  4093fc:	fadd	d1, d1, d0
  409400:	fcvtzs	w19, d1
  409404:	b	40937c <feof@plt+0x76cc>
  409408:	fsub	d1, d1, d0
  40940c:	fcvtzs	w19, d1
  409410:	b	40937c <feof@plt+0x76cc>
  409414:	bl	401be0 <abort@plt>
  409418:	stp	x29, x30, [sp, #-32]!
  40941c:	mov	x29, sp
  409420:	stp	x19, x20, [sp, #16]
  409424:	mov	x20, x0
  409428:	mov	w19, w1
  40942c:	tbnz	w1, #31, 409448 <feof@plt+0x7798>
  409430:	cmp	w1, #0x3e8
  409434:	csel	w19, w1, wzr, ne  // ne = any
  409438:	str	w19, [x20, #56]
  40943c:	ldp	x19, x20, [sp, #16]
  409440:	ldp	x29, x30, [sp], #32
  409444:	ret
  409448:	mov	w0, #0x1da                 	// #474
  40944c:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2780>
  409450:	add	x1, x1, #0x8d8
  409454:	bl	411a48 <_ZdlPvm@@Base+0x21c8>
  409458:	str	w19, [x20, #56]
  40945c:	ldp	x19, x20, [sp, #16]
  409460:	ldp	x29, x30, [sp], #32
  409464:	ret
  409468:	ldr	w0, [x0, #56]
  40946c:	ret
  409470:	stp	x29, x30, [sp, #-48]!
  409474:	adrp	x2, 42b000 <stderr@@GLIBC_2.17+0x140>
  409478:	mov	x29, sp
  40947c:	stp	x19, x20, [sp, #16]
  409480:	mov	w19, w1
  409484:	ldr	w20, [x0, #56]
  409488:	stp	x21, x22, [sp, #32]
  40948c:	ldr	w21, [x2, #56]
  409490:	ldr	w22, [x0, #24]
  409494:	cbnz	w20, 4094cc <feof@plt+0x781c>
  409498:	cmp	w1, w21
  40949c:	b.ne	4094b4 <feof@plt+0x7804>  // b.any
  4094a0:	mov	w0, w22
  4094a4:	ldp	x19, x20, [sp, #16]
  4094a8:	ldp	x21, x22, [sp, #32]
  4094ac:	ldp	x29, x30, [sp], #48
  4094b0:	ret
  4094b4:	mov	w2, w21
  4094b8:	mov	w0, w22
  4094bc:	ldp	x19, x20, [sp, #16]
  4094c0:	ldp	x21, x22, [sp, #32]
  4094c4:	ldp	x29, x30, [sp], #48
  4094c8:	b	408060 <feof@plt+0x63b0>
  4094cc:	cmp	w1, #0x0
  4094d0:	ccmp	w21, #0x0, #0x4, ge  // ge = tcont
  4094d4:	ccmp	w20, #0x0, #0x4, gt
  4094d8:	b.gt	4094ec <feof@plt+0x783c>
  4094dc:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2780>
  4094e0:	mov	w0, #0xfc                  	// #252
  4094e4:	add	x1, x1, #0x8d8
  4094e8:	bl	411a48 <_ZdlPvm@@Base+0x21c8>
  4094ec:	cbz	w19, 40954c <feof@plt+0x789c>
  4094f0:	scvtf	d3, w22
  4094f4:	scvtf	d0, w19
  4094f8:	scvtf	d2, w21
  4094fc:	scvtf	d1, w20
  409500:	mov	x0, #0x400000000000        	// #70368744177664
  409504:	movk	x0, #0x408f, lsl #48
  409508:	fmov	d4, x0
  40950c:	fmul	d0, d3, d0
  409510:	fdiv	d1, d1, d4
  409514:	fdiv	d2, d0, d2
  409518:	fmul	d1, d2, d1
  40951c:	fmov	d2, #5.000000000000000000e-01
  409520:	tbnz	w22, #31, 409540 <feof@plt+0x7890>
  409524:	fadd	d1, d1, d2
  409528:	ldp	x19, x20, [sp, #16]
  40952c:	fcvtzs	w22, d1
  409530:	mov	w0, w22
  409534:	ldp	x21, x22, [sp, #32]
  409538:	ldp	x29, x30, [sp], #48
  40953c:	ret
  409540:	fsub	d1, d1, d2
  409544:	fcvtzs	w22, d1
  409548:	b	4094a0 <feof@plt+0x77f0>
  40954c:	mov	w22, #0x0                   	// #0
  409550:	mov	w0, w22
  409554:	ldp	x19, x20, [sp, #16]
  409558:	ldp	x21, x22, [sp, #32]
  40955c:	ldp	x29, x30, [sp], #48
  409560:	ret
  409564:	nop
  409568:	stp	x1, x2, [x0]
  40956c:	str	w3, [x0, #16]
  409570:	str	x4, [x0, #24]
  409574:	ret
  409578:	stp	x29, x30, [sp, #-64]!
  40957c:	mov	x29, sp
  409580:	str	x23, [sp, #48]
  409584:	ldr	x23, [x0, #16]
  409588:	stp	x19, x20, [sp, #16]
  40958c:	mov	w20, w3
  409590:	stp	x21, x22, [sp, #32]
  409594:	mov	x22, x1
  409598:	mov	x21, x2
  40959c:	cbz	x23, 40960c <feof@plt+0x795c>
  4095a0:	ldr	w2, [x21]
  4095a4:	mov	w4, #0x4e61                	// #20065
  4095a8:	ldr	w3, [x22]
  4095ac:	movk	w4, #0x824a, lsl #16
  4095b0:	mov	w1, #0x1f7                 	// #503
  4095b4:	mov	x0, #0x20                  	// #32
  4095b8:	add	w3, w2, w3, lsl #10
  4095bc:	smull	x4, w3, w4
  4095c0:	lsr	x4, x4, #32
  4095c4:	add	w4, w3, w4
  4095c8:	asr	w4, w4, #8
  4095cc:	sub	w4, w4, w3, asr #31
  4095d0:	msub	w4, w4, w1, w3
  4095d4:	cmp	w4, #0x0
  4095d8:	cneg	w4, w4, lt  // lt = tstop
  4095dc:	sxtw	x19, w4
  4095e0:	bl	40f818 <_Znwm@@Base>
  4095e4:	ldr	x1, [x23, x19, lsl #3]
  4095e8:	stp	x22, x21, [x0]
  4095ec:	str	w20, [x0, #16]
  4095f0:	str	x1, [x0, #24]
  4095f4:	str	x0, [x23, x19, lsl #3]
  4095f8:	ldp	x19, x20, [sp, #16]
  4095fc:	ldp	x21, x22, [sp, #32]
  409600:	ldr	x23, [sp, #48]
  409604:	ldp	x29, x30, [sp], #64
  409608:	ret
  40960c:	mov	x19, x0
  409610:	mov	x0, #0xfb8                 	// #4024
  409614:	bl	401850 <_Znam@plt>
  409618:	mov	x23, x0
  40961c:	mov	x2, #0xfb8                 	// #4024
  409620:	mov	w1, #0x0                   	// #0
  409624:	str	x0, [x19, #16]
  409628:	bl	401960 <memset@plt>
  40962c:	b	4095a0 <feof@plt+0x78f0>
  409630:	stp	x29, x30, [sp, #-64]!
  409634:	mov	x29, sp
  409638:	ldr	x6, [x0, #16]
  40963c:	stp	x19, x20, [sp, #16]
  409640:	cbz	x6, 409738 <feof@plt+0x7a88>
  409644:	ldr	w5, [x1]
  409648:	mov	w4, #0x4e61                	// #20065
  40964c:	ldr	w8, [x2]
  409650:	movk	w4, #0x824a, lsl #16
  409654:	mov	w7, #0x1f7                 	// #503
  409658:	add	w5, w8, w5, lsl #10
  40965c:	smull	x4, w5, w4
  409660:	lsr	x4, x4, #32
  409664:	add	w4, w5, w4
  409668:	asr	w4, w4, #8
  40966c:	sub	w4, w4, w5, asr #31
  409670:	msub	w4, w4, w7, w5
  409674:	cmp	w4, #0x0
  409678:	cneg	w4, w4, lt  // lt = tstop
  40967c:	ldr	x4, [x6, w4, sxtw #3]
  409680:	cbnz	x4, 409690 <feof@plt+0x79e0>
  409684:	b	409738 <feof@plt+0x7a88>
  409688:	ldr	x4, [x4, #24]
  40968c:	cbz	x4, 409738 <feof@plt+0x7a88>
  409690:	ldr	x5, [x4]
  409694:	cmp	x5, x1
  409698:	b.ne	409688 <feof@plt+0x79d8>  // b.any
  40969c:	ldr	x5, [x4, #8]
  4096a0:	cmp	x5, x2
  4096a4:	b.ne	409688 <feof@plt+0x79d8>  // b.any
  4096a8:	ldr	w19, [x4, #16]
  4096ac:	str	x21, [sp, #32]
  4096b0:	ldr	w21, [x0, #56]
  4096b4:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x140>
  4096b8:	ldr	w20, [x0, #56]
  4096bc:	cbnz	w21, 409708 <feof@plt+0x7a58>
  4096c0:	cmp	w3, w20
  4096c4:	b.eq	40974c <feof@plt+0x7a9c>  // b.none
  4096c8:	cmp	w3, #0x0
  4096cc:	ccmp	w20, #0x0, #0x4, ge  // ge = tcont
  4096d0:	b.le	409798 <feof@plt+0x7ae8>
  4096d4:	cbz	w3, 409734 <feof@plt+0x7a84>
  4096d8:	add	w0, w20, w20, lsr #31
  4096dc:	asr	w0, w0, #1
  4096e0:	tbnz	w19, #31, 4097c8 <feof@plt+0x7b18>
  4096e4:	mov	w1, #0x7fffffff            	// #2147483647
  4096e8:	sub	w1, w1, w0
  4096ec:	sdiv	w1, w1, w3
  4096f0:	cmp	w19, w1
  4096f4:	b.gt	4097f4 <feof@plt+0x7b44>
  4096f8:	madd	w19, w19, w3, w0
  4096fc:	ldr	x21, [sp, #32]
  409700:	sdiv	w19, w19, w20
  409704:	b	40973c <feof@plt+0x7a8c>
  409708:	cmp	w3, #0x0
  40970c:	ccmp	w20, #0x0, #0x4, ge  // ge = tcont
  409710:	ccmp	w21, #0x0, #0x4, gt
  409714:	b.gt	409730 <feof@plt+0x7a80>
  409718:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2780>
  40971c:	mov	w0, #0xfc                  	// #252
  409720:	add	x1, x1, #0x8d8
  409724:	str	w3, [sp, #60]
  409728:	bl	411a48 <_ZdlPvm@@Base+0x21c8>
  40972c:	ldr	w3, [sp, #60]
  409730:	cbnz	w3, 409754 <feof@plt+0x7aa4>
  409734:	ldr	x21, [sp, #32]
  409738:	mov	w19, #0x0                   	// #0
  40973c:	mov	w0, w19
  409740:	ldp	x19, x20, [sp, #16]
  409744:	ldp	x29, x30, [sp], #64
  409748:	ret
  40974c:	ldr	x21, [sp, #32]
  409750:	b	40973c <feof@plt+0x7a8c>
  409754:	scvtf	d2, w19
  409758:	scvtf	d4, w3
  40975c:	scvtf	d0, w20
  409760:	scvtf	d1, w21
  409764:	mov	x0, #0x400000000000        	// #70368744177664
  409768:	movk	x0, #0x408f, lsl #48
  40976c:	fmov	d3, x0
  409770:	fmul	d2, d2, d4
  409774:	fdiv	d1, d1, d3
  409778:	fdiv	d0, d2, d0
  40977c:	fmul	d1, d0, d1
  409780:	fmov	d0, #5.000000000000000000e-01
  409784:	tbnz	w19, #31, 4097b8 <feof@plt+0x7b08>
  409788:	fadd	d1, d1, d0
  40978c:	ldr	x21, [sp, #32]
  409790:	fcvtzs	w19, d1
  409794:	b	40973c <feof@plt+0x7a8c>
  409798:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2780>
  40979c:	mov	w0, #0xea                  	// #234
  4097a0:	add	x1, x1, #0x8d8
  4097a4:	str	w3, [sp, #60]
  4097a8:	bl	411a48 <_ZdlPvm@@Base+0x21c8>
  4097ac:	ldr	w3, [sp, #60]
  4097b0:	cbnz	w3, 4096d8 <feof@plt+0x7a28>
  4097b4:	b	409734 <feof@plt+0x7a84>
  4097b8:	fsub	d1, d1, d0
  4097bc:	ldr	x21, [sp, #32]
  4097c0:	fcvtzs	w19, d1
  4097c4:	b	40973c <feof@plt+0x7a8c>
  4097c8:	mov	w1, #0x80000000            	// #-2147483648
  4097cc:	sub	w1, w1, w0
  4097d0:	neg	w2, w19
  4097d4:	udiv	w1, w1, w3
  4097d8:	cmp	w2, w1
  4097dc:	b.hi	40981c <feof@plt+0x7b6c>  // b.pmore
  4097e0:	mul	w19, w19, w3
  4097e4:	ldr	x21, [sp, #32]
  4097e8:	sub	w19, w19, w0
  4097ec:	sdiv	w19, w19, w20
  4097f0:	b	40973c <feof@plt+0x7a8c>
  4097f4:	scvtf	d0, w19
  4097f8:	scvtf	d3, w3
  4097fc:	scvtf	d1, w20
  409800:	fmov	d2, #5.000000000000000000e-01
  409804:	ldr	x21, [sp, #32]
  409808:	fmul	d0, d0, d3
  40980c:	fdiv	d0, d0, d1
  409810:	fadd	d0, d0, d2
  409814:	fcvtzs	w19, d0
  409818:	b	40973c <feof@plt+0x7a8c>
  40981c:	scvtf	d0, w19
  409820:	scvtf	d1, w3
  409824:	scvtf	d2, w20
  409828:	fmov	d3, #5.000000000000000000e-01
  40982c:	ldr	x21, [sp, #32]
  409830:	fmul	d0, d0, d1
  409834:	fdiv	d0, d0, d2
  409838:	fsub	d0, d0, d3
  40983c:	fcvtzs	w19, d0
  409840:	b	40973c <feof@plt+0x7a8c>
  409844:	nop
  409848:	ldr	w0, [x0, #8]
  40984c:	and	w0, w1, w0
  409850:	ret
  409854:	nop
  409858:	stp	x29, x30, [sp, #-32]!
  40985c:	mov	x29, sp
  409860:	stp	x19, x20, [sp, #16]
  409864:	mov	x19, x0
  409868:	ldr	w20, [x1]
  40986c:	tbnz	w20, #31, 4098c0 <feof@plt+0x7c10>
  409870:	ldr	w0, [x19, #72]
  409874:	cmp	w0, w20
  409878:	b.le	4098a4 <feof@plt+0x7bf4>
  40987c:	ldr	x0, [x19, #64]
  409880:	ldr	w0, [x0, w20, sxtw #2]
  409884:	tbnz	w0, #31, 4098a4 <feof@plt+0x7bf4>
  409888:	mov	w2, #0x28                  	// #40
  40988c:	ldr	x1, [x19, #80]
  409890:	smull	x0, w0, w2
  409894:	ldp	x19, x20, [sp, #16]
  409898:	ldp	x29, x30, [sp], #32
  40989c:	ldrb	w0, [x1, x0]
  4098a0:	ret
  4098a4:	adrp	x1, 42b000 <stderr@@GLIBC_2.17+0x140>
  4098a8:	mov	w0, #0x0                   	// #0
  4098ac:	ldr	w1, [x1, #8]
  4098b0:	cbz	w1, 4098d4 <feof@plt+0x7c24>
  4098b4:	ldp	x19, x20, [sp, #16]
  4098b8:	ldp	x29, x30, [sp], #32
  4098bc:	ret
  4098c0:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2780>
  4098c4:	mov	w0, #0x215                 	// #533
  4098c8:	add	x1, x1, #0x8d8
  4098cc:	bl	411a48 <_ZdlPvm@@Base+0x21c8>
  4098d0:	b	409870 <feof@plt+0x7bc0>
  4098d4:	bl	401be0 <abort@plt>
  4098d8:	stp	x29, x30, [sp, #-48]!
  4098dc:	mov	x29, sp
  4098e0:	str	x21, [sp, #32]
  4098e4:	ldr	w21, [x1]
  4098e8:	stp	x19, x20, [sp, #16]
  4098ec:	mov	x19, x1
  4098f0:	mov	x20, x0
  4098f4:	tbnz	w21, #31, 409964 <feof@plt+0x7cb4>
  4098f8:	ldr	w0, [x20, #72]
  4098fc:	cmp	w0, w21
  409900:	b.le	409910 <feof@plt+0x7c60>
  409904:	ldr	x0, [x20, #64]
  409908:	ldr	w0, [x0, w21, sxtw #2]
  40990c:	tbz	w0, #31, 409944 <feof@plt+0x7c94>
  409910:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x140>
  409914:	ldr	w0, [x0, #8]
  409918:	cbz	w0, 409940 <feof@plt+0x7c90>
  40991c:	mov	x0, x19
  409920:	bl	4083e0 <feof@plt+0x6730>
  409924:	tbnz	w0, #31, 409938 <feof@plt+0x7c88>
  409928:	ldp	x19, x20, [sp, #16]
  40992c:	ldr	x21, [sp, #32]
  409930:	ldp	x29, x30, [sp], #48
  409934:	ret
  409938:	ldr	w0, [x19, #4]
  40993c:	tbz	w0, #31, 409928 <feof@plt+0x7c78>
  409940:	bl	401be0 <abort@plt>
  409944:	ldr	x1, [x20, #80]
  409948:	mov	w2, #0x28                  	// #40
  40994c:	ldp	x19, x20, [sp, #16]
  409950:	smaddl	x0, w0, w2, x1
  409954:	ldr	x21, [sp, #32]
  409958:	ldp	x29, x30, [sp], #48
  40995c:	ldr	w0, [x0, #4]
  409960:	ret
  409964:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2780>
  409968:	mov	w0, #0x224                 	// #548
  40996c:	add	x1, x1, #0x8d8
  409970:	bl	411a48 <_ZdlPvm@@Base+0x21c8>
  409974:	b	4098f8 <feof@plt+0x7c48>
  409978:	ldr	x0, [x0, #32]
  40997c:	ret
  409980:	ldr	x0, [x0, #40]
  409984:	ret
  409988:	stp	x29, x30, [sp, #-32]!
  40998c:	mov	x29, sp
  409990:	stp	x19, x20, [sp, #16]
  409994:	mov	x19, x0
  409998:	ldr	w20, [x1]
  40999c:	tbnz	w20, #31, 4099e8 <feof@plt+0x7d38>
  4099a0:	ldr	w0, [x19, #72]
  4099a4:	cmp	w0, w20
  4099a8:	b.le	4099d4 <feof@plt+0x7d24>
  4099ac:	ldr	x0, [x19, #64]
  4099b0:	ldr	w0, [x0, w20, sxtw #2]
  4099b4:	tbnz	w0, #31, 4099d4 <feof@plt+0x7d24>
  4099b8:	ldr	x1, [x19, #80]
  4099bc:	mov	w2, #0x28                  	// #40
  4099c0:	smaddl	x0, w0, w2, x1
  4099c4:	ldr	x0, [x0, #32]
  4099c8:	ldp	x19, x20, [sp, #16]
  4099cc:	ldp	x29, x30, [sp], #32
  4099d0:	ret
  4099d4:	adrp	x1, 42b000 <stderr@@GLIBC_2.17+0x140>
  4099d8:	mov	x0, #0x0                   	// #0
  4099dc:	ldr	w1, [x1, #8]
  4099e0:	cbnz	w1, 4099c8 <feof@plt+0x7d18>
  4099e4:	bl	401be0 <abort@plt>
  4099e8:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2780>
  4099ec:	mov	w0, #0x245                 	// #581
  4099f0:	add	x1, x1, #0x8d8
  4099f4:	bl	411a48 <_ZdlPvm@@Base+0x21c8>
  4099f8:	b	4099a0 <feof@plt+0x7cf0>
  4099fc:	nop
  409a00:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x140>
  409a04:	ldr	x0, [x0]
  409a08:	ret
  409a0c:	nop
  409a10:	stp	x29, x30, [sp, #-64]!
  409a14:	mov	x29, sp
  409a18:	stp	x19, x20, [sp, #16]
  409a1c:	mov	x19, x0
  409a20:	ldr	w20, [x0, #72]
  409a24:	cbnz	w20, 409a70 <feof@plt+0x7dc0>
  409a28:	cmp	w1, #0x7f
  409a2c:	b.gt	409b04 <feof@plt+0x7e54>
  409a30:	mov	w1, #0x80                  	// #128
  409a34:	mov	x0, #0x80                  	// #128
  409a38:	str	w1, [x19, #72]
  409a3c:	lsl	x0, x0, #2
  409a40:	bl	401850 <_Znam@plt>
  409a44:	ldr	w1, [x19, #72]
  409a48:	str	x0, [x19, #64]
  409a4c:	cmp	w1, #0x0
  409a50:	b.le	409b14 <feof@plt+0x7e64>
  409a54:	ldp	x19, x20, [sp, #16]
  409a58:	sub	w2, w1, #0x1
  409a5c:	ldp	x29, x30, [sp], #64
  409a60:	add	x2, x2, #0x1
  409a64:	mov	w1, #0xff                  	// #255
  409a68:	lsl	x2, x2, #2
  409a6c:	b	401960 <memset@plt>
  409a70:	stp	x21, x22, [sp, #32]
  409a74:	cmp	w1, w20, lsl #1
  409a78:	lsl	w2, w20, #1
  409a7c:	str	x23, [sp, #48]
  409a80:	b.ge	409afc <feof@plt+0x7e4c>  // b.tcont
  409a84:	str	w2, [x19, #72]
  409a88:	mov	x1, #0x1ffffffffffffffe    	// #2305843009213693950
  409a8c:	sxtw	x0, w2
  409a90:	cmp	x1, w2, sxtw
  409a94:	ldr	x22, [x19, #64]
  409a98:	b.cc	409b20 <feof@plt+0x7e70>  // b.lo, b.ul, b.last
  409a9c:	lsl	x0, x0, #2
  409aa0:	bl	401850 <_Znam@plt>
  409aa4:	str	x0, [x19, #64]
  409aa8:	sbfiz	x23, x20, #2, #32
  409aac:	mov	x1, x22
  409ab0:	mov	x21, x0
  409ab4:	mov	x2, x23
  409ab8:	bl	401870 <memcpy@plt>
  409abc:	ldr	w1, [x19, #72]
  409ac0:	cmp	w20, w1
  409ac4:	b.ge	409ae4 <feof@plt+0x7e34>  // b.tcont
  409ac8:	sub	w1, w1, #0x1
  409acc:	add	x0, x21, x23
  409ad0:	sub	w2, w1, w20
  409ad4:	mov	w1, #0xff                  	// #255
  409ad8:	add	x2, x2, #0x1
  409adc:	lsl	x2, x2, #2
  409ae0:	bl	401960 <memset@plt>
  409ae4:	mov	x0, x22
  409ae8:	ldp	x19, x20, [sp, #16]
  409aec:	ldp	x21, x22, [sp, #32]
  409af0:	ldr	x23, [sp, #48]
  409af4:	ldp	x29, x30, [sp], #64
  409af8:	b	401af0 <_ZdaPv@plt>
  409afc:	add	w2, w1, #0xa
  409b00:	b	409a84 <feof@plt+0x7dd4>
  409b04:	add	w1, w1, #0xa
  409b08:	str	w1, [x19, #72]
  409b0c:	sxtw	x0, w1
  409b10:	b	409a3c <feof@plt+0x7d8c>
  409b14:	ldp	x19, x20, [sp, #16]
  409b18:	ldp	x29, x30, [sp], #64
  409b1c:	ret
  409b20:	bl	401b80 <__cxa_throw_bad_array_new_length@plt>
  409b24:	nop
  409b28:	stp	x29, x30, [sp, #-48]!
  409b2c:	mov	x29, sp
  409b30:	stp	x19, x20, [sp, #16]
  409b34:	mov	x19, x0
  409b38:	ldr	x20, [x0, #80]
  409b3c:	cbz	x20, 409b90 <feof@plt+0x7ee0>
  409b40:	stp	x21, x22, [sp, #32]
  409b44:	mov	x1, #0x3333333333333333    	// #3689348814741910323
  409b48:	ldr	w22, [x0, #92]
  409b4c:	movk	x1, #0x333, lsl #48
  409b50:	lsl	w0, w22, #1
  409b54:	str	w0, [x19, #92]
  409b58:	cmp	x1, w0, sxtw
  409b5c:	b.cc	409bb0 <feof@plt+0x7f00>  // b.lo, b.ul, b.last
  409b60:	mov	w21, #0x28                  	// #40
  409b64:	smull	x0, w0, w21
  409b68:	bl	401850 <_Znam@plt>
  409b6c:	str	x0, [x19, #80]
  409b70:	smull	x2, w22, w21
  409b74:	mov	x1, x20
  409b78:	bl	401870 <memcpy@plt>
  409b7c:	mov	x0, x20
  409b80:	ldp	x19, x20, [sp, #16]
  409b84:	ldp	x21, x22, [sp, #32]
  409b88:	ldp	x29, x30, [sp], #48
  409b8c:	b	401af0 <_ZdaPv@plt>
  409b90:	mov	w0, #0x10                  	// #16
  409b94:	str	w0, [x19, #92]
  409b98:	mov	x0, #0x280                 	// #640
  409b9c:	bl	401850 <_Znam@plt>
  409ba0:	str	x0, [x19, #80]
  409ba4:	ldp	x19, x20, [sp, #16]
  409ba8:	ldp	x29, x30, [sp], #48
  409bac:	ret
  409bb0:	bl	401b80 <__cxa_throw_bad_array_new_length@plt>
  409bb4:	nop
  409bb8:	stp	x29, x30, [sp, #-48]!
  409bbc:	mov	x29, sp
  409bc0:	stp	x19, x20, [sp, #16]
  409bc4:	stp	x21, x22, [sp, #32]
  409bc8:	mov	x22, x0
  409bcc:	ldr	w0, [x0, #72]
  409bd0:	subs	w3, w0, #0x1
  409bd4:	b.mi	409c40 <feof@plt+0x7f90>  // b.first
  409bd8:	sxtw	x3, w3
  409bdc:	ldr	x20, [x22, #64]
  409be0:	b	409bec <feof@plt+0x7f3c>
  409be4:	sub	x3, x3, #0x1
  409be8:	tbnz	w3, #31, 409ca0 <feof@plt+0x7ff0>
  409bec:	ldr	w4, [x20, x3, lsl #2]
  409bf0:	mov	w19, w3
  409bf4:	lsl	x21, x3, #2
  409bf8:	tbnz	w4, #31, 409be4 <feof@plt+0x7f34>
  409bfc:	add	w19, w3, #0x1
  409c00:	cmp	w0, w19
  409c04:	b.le	409c40 <feof@plt+0x7f90>
  409c08:	mov	x0, #0x1ffffffffffffffe    	// #2305843009213693950
  409c0c:	sxtw	x21, w19
  409c10:	cmp	x0, w19, sxtw
  409c14:	b.cc	409cac <feof@plt+0x7ffc>  // b.lo, b.ul, b.last
  409c18:	lsl	x21, x21, #2
  409c1c:	mov	x0, x21
  409c20:	bl	401850 <_Znam@plt>
  409c24:	mov	x2, x21
  409c28:	mov	x1, x20
  409c2c:	str	x0, [x22, #64]
  409c30:	bl	401870 <memcpy@plt>
  409c34:	mov	x0, x20
  409c38:	bl	401af0 <_ZdaPv@plt>
  409c3c:	str	w19, [x22, #72]
  409c40:	ldp	w0, w1, [x22, #88]
  409c44:	cmp	w0, w1
  409c48:	b.ge	409c90 <feof@plt+0x7fe0>  // b.tcont
  409c4c:	mov	x1, #0x3333333333333333    	// #3689348814741910323
  409c50:	movk	x1, #0x333, lsl #48
  409c54:	cmp	x1, w0, sxtw
  409c58:	ldr	x19, [x22, #80]
  409c5c:	b.cc	409cac <feof@plt+0x7ffc>  // b.lo, b.ul, b.last
  409c60:	mov	w20, #0x28                  	// #40
  409c64:	smull	x0, w0, w20
  409c68:	bl	401850 <_Znam@plt>
  409c6c:	str	x0, [x22, #80]
  409c70:	ldr	w2, [x22, #88]
  409c74:	mov	x1, x19
  409c78:	smull	x2, w2, w20
  409c7c:	bl	401870 <memcpy@plt>
  409c80:	mov	x0, x19
  409c84:	bl	401af0 <_ZdaPv@plt>
  409c88:	ldr	w0, [x22, #88]
  409c8c:	str	w0, [x22, #92]
  409c90:	ldp	x19, x20, [sp, #16]
  409c94:	ldp	x21, x22, [sp, #32]
  409c98:	ldp	x29, x30, [sp], #48
  409c9c:	ret
  409ca0:	cmp	w0, w19
  409ca4:	b.gt	409c1c <feof@plt+0x7f6c>
  409ca8:	b	409c40 <feof@plt+0x7f90>
  409cac:	bl	401b80 <__cxa_throw_bad_array_new_length@plt>
  409cb0:	stp	x29, x30, [sp, #-64]!
  409cb4:	mov	x29, sp
  409cb8:	stp	x21, x22, [sp, #32]
  409cbc:	ldr	w21, [x1]
  409cc0:	stp	x19, x20, [sp, #16]
  409cc4:	mov	x19, x0
  409cc8:	mov	x20, x2
  409ccc:	stp	x23, x24, [sp, #48]
  409cd0:	tbnz	w21, #31, 409d34 <feof@plt+0x8084>
  409cd4:	ldr	w0, [x19, #72]
  409cd8:	cmp	w0, w21
  409cdc:	b.le	409d50 <feof@plt+0x80a0>
  409ce0:	ldp	w3, w23, [x19, #88]
  409ce4:	ldr	x22, [x19, #80]
  409ce8:	add	w4, w3, #0x1
  409cec:	cmp	w4, w23
  409cf0:	b.ge	409d8c <feof@plt+0x80dc>  // b.tcont
  409cf4:	ldr	x2, [x19, #64]
  409cf8:	mov	w0, #0x28                  	// #40
  409cfc:	ldp	x23, x24, [sp, #48]
  409d00:	smaddl	x1, w3, w0, x22
  409d04:	str	w3, [x2, w21, sxtw #2]
  409d08:	ldp	x21, x22, [sp, #32]
  409d0c:	ldp	x2, x3, [x20]
  409d10:	str	w4, [x19, #88]
  409d14:	stp	x2, x3, [x1]
  409d18:	ldp	x2, x3, [x20, #16]
  409d1c:	stp	x2, x3, [x1, #16]
  409d20:	ldr	x0, [x20, #32]
  409d24:	ldp	x19, x20, [sp, #16]
  409d28:	str	x0, [x1, #32]
  409d2c:	ldp	x29, x30, [sp], #64
  409d30:	ret
  409d34:	mov	w0, #0x296                 	// #662
  409d38:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2780>
  409d3c:	add	x1, x1, #0x8d8
  409d40:	bl	411a48 <_ZdlPvm@@Base+0x21c8>
  409d44:	ldr	w0, [x19, #72]
  409d48:	cmp	w0, w21
  409d4c:	b.gt	409ce0 <feof@plt+0x8030>
  409d50:	mov	x0, x19
  409d54:	mov	w1, w21
  409d58:	bl	409a10 <feof@plt+0x7d60>
  409d5c:	ldr	w0, [x19, #72]
  409d60:	cmp	w0, w21
  409d64:	b.gt	409ce0 <feof@plt+0x8030>
  409d68:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2780>
  409d6c:	mov	w0, #0x299                 	// #665
  409d70:	add	x1, x1, #0x8d8
  409d74:	bl	411a48 <_ZdlPvm@@Base+0x21c8>
  409d78:	ldp	w3, w23, [x19, #88]
  409d7c:	ldr	x22, [x19, #80]
  409d80:	add	w4, w3, #0x1
  409d84:	cmp	w4, w23
  409d88:	b.lt	409cf4 <feof@plt+0x8044>  // b.tstop
  409d8c:	cbz	x22, 409dfc <feof@plt+0x814c>
  409d90:	lsl	w0, w23, #1
  409d94:	mov	x1, #0x3333333333333333    	// #3689348814741910323
  409d98:	str	w0, [x19, #92]
  409d9c:	movk	x1, #0x333, lsl #48
  409da0:	cmp	x1, w0, sxtw
  409da4:	b.cc	409e1c <feof@plt+0x816c>  // b.lo, b.ul, b.last
  409da8:	mov	w24, #0x28                  	// #40
  409dac:	smull	x0, w0, w24
  409db0:	bl	401850 <_Znam@plt>
  409db4:	str	x0, [x19, #80]
  409db8:	smull	x2, w23, w24
  409dbc:	mov	x1, x22
  409dc0:	bl	401870 <memcpy@plt>
  409dc4:	mov	x0, x22
  409dc8:	bl	401af0 <_ZdaPv@plt>
  409dcc:	ldp	w3, w0, [x19, #88]
  409dd0:	add	w4, w3, #0x1
  409dd4:	cmp	w4, w0
  409dd8:	b.lt	409e14 <feof@plt+0x8164>  // b.tstop
  409ddc:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2780>
  409de0:	mov	w0, #0x29c                 	// #668
  409de4:	add	x1, x1, #0x8d8
  409de8:	bl	411a48 <_ZdlPvm@@Base+0x21c8>
  409dec:	ldr	w3, [x19, #88]
  409df0:	ldr	x22, [x19, #80]
  409df4:	add	w4, w3, #0x1
  409df8:	b	409cf4 <feof@plt+0x8044>
  409dfc:	mov	w0, #0x10                  	// #16
  409e00:	str	w0, [x19, #92]
  409e04:	mov	x0, #0x280                 	// #640
  409e08:	bl	401850 <_Znam@plt>
  409e0c:	str	x0, [x19, #80]
  409e10:	b	409dcc <feof@plt+0x811c>
  409e14:	ldr	x22, [x19, #80]
  409e18:	b	409cf4 <feof@plt+0x8044>
  409e1c:	bl	401b80 <__cxa_throw_bad_array_new_length@plt>
  409e20:	stp	x29, x30, [sp, #-48]!
  409e24:	mov	x29, sp
  409e28:	stp	x19, x20, [sp, #16]
  409e2c:	mov	x19, x0
  409e30:	ldr	w20, [x1]
  409e34:	str	x21, [sp, #32]
  409e38:	ldr	w21, [x2]
  409e3c:	cmp	w20, #0x0
  409e40:	ccmp	w21, #0x0, #0x1, ge  // ge = tcont
  409e44:	b.lt	409e78 <feof@plt+0x81c8>  // b.tstop
  409e48:	ldr	w0, [x0, #72]
  409e4c:	cmp	w0, w21
  409e50:	b.le	409e78 <feof@plt+0x81c8>
  409e54:	cmp	w20, w0
  409e58:	b.ge	409e94 <feof@plt+0x81e4>  // b.tcont
  409e5c:	ldr	x0, [x19, #64]
  409e60:	ldr	w1, [x0, w21, sxtw #2]
  409e64:	str	w1, [x0, w20, sxtw #2]
  409e68:	ldp	x19, x20, [sp, #16]
  409e6c:	ldr	x21, [sp, #32]
  409e70:	ldp	x29, x30, [sp], #48
  409e74:	ret
  409e78:	mov	w0, #0x2a5                 	// #677
  409e7c:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2780>
  409e80:	add	x1, x1, #0x8d8
  409e84:	bl	411a48 <_ZdlPvm@@Base+0x21c8>
  409e88:	ldr	w0, [x19, #72]
  409e8c:	cmp	w20, w0
  409e90:	b.lt	409e5c <feof@plt+0x81ac>  // b.tstop
  409e94:	mov	w1, w20
  409e98:	mov	x0, x19
  409e9c:	bl	409a10 <feof@plt+0x7d60>
  409ea0:	ldr	x0, [x19, #64]
  409ea4:	ldr	w1, [x0, w21, sxtw #2]
  409ea8:	str	w1, [x0, w20, sxtw #2]
  409eac:	ldp	x19, x20, [sp, #16]
  409eb0:	ldr	x21, [sp, #32]
  409eb4:	ldp	x29, x30, [sp], #48
  409eb8:	ret
  409ebc:	nop
  409ec0:	stp	x29, x30, [sp, #-400]!
  409ec4:	mov	x29, sp
  409ec8:	stp	x19, x20, [sp, #16]
  409ecc:	adrp	x19, 42c000 <stderr@@GLIBC_2.17+0x1140>
  409ed0:	stp	x21, x22, [sp, #32]
  409ed4:	mov	x22, x1
  409ed8:	add	x21, x19, #0x110
  409edc:	stp	x23, x24, [sp, #48]
  409ee0:	mov	x24, x2
  409ee4:	mov	x23, x3
  409ee8:	stp	x25, x26, [sp, #64]
  409eec:	adrp	x25, 42c000 <stderr@@GLIBC_2.17+0x1140>
  409ef0:	add	x25, x25, #0x750
  409ef4:	mov	x26, x0
  409ef8:	stp	x27, x28, [sp, #80]
  409efc:	mov	x28, x0
  409f00:	mov	w0, #0x1                   	// #1
  409f04:	str	w0, [sp, #100]
  409f08:	adrp	x27, 412000 <_ZdlPvm@@Base+0x2780>
  409f0c:	add	x0, x27, #0x620
  409f10:	str	x0, [sp, #104]
  409f14:	ldrb	w0, [x28]
  409f18:	ldrb	w0, [x25, w0, sxtw]
  409f1c:	cbnz	w0, 40a048 <feof@plt+0x8398>
  409f20:	mov	x20, x21
  409f24:	mov	w19, #0x0                   	// #0
  409f28:	b	409f38 <feof@plt+0x8288>
  409f2c:	add	w19, w19, #0x1
  409f30:	cmp	w19, #0x29
  409f34:	b.eq	409fa8 <feof@plt+0x82f8>  // b.none
  409f38:	ldr	x27, [x20]
  409f3c:	mov	x1, x28
  409f40:	add	x20, x20, #0x18
  409f44:	mov	x0, x27
  409f48:	bl	401c00 <strcasecmp@plt>
  409f4c:	cbnz	w0, 409f2c <feof@plt+0x827c>
  409f50:	cbz	x24, 409f68 <feof@plt+0x82b8>
  409f54:	sbfiz	x0, x19, #1, #32
  409f58:	add	x0, x0, w19, sxtw
  409f5c:	add	x0, x21, x0, lsl #3
  409f60:	ldr	d0, [x0, #8]
  409f64:	str	d0, [x24]
  409f68:	cbz	x23, 409f80 <feof@plt+0x82d0>
  409f6c:	sbfiz	x0, x19, #1, #32
  409f70:	add	x19, x0, w19, sxtw
  409f74:	add	x19, x21, x19, lsl #3
  409f78:	ldr	d0, [x19, #16]
  409f7c:	str	d0, [x23]
  409f80:	cbz	x22, 40a028 <feof@plt+0x8378>
  409f84:	mov	w0, #0x1                   	// #1
  409f88:	str	x27, [x22]
  409f8c:	ldp	x19, x20, [sp, #16]
  409f90:	ldp	x21, x22, [sp, #32]
  409f94:	ldp	x23, x24, [sp, #48]
  409f98:	ldp	x25, x26, [sp, #64]
  409f9c:	ldp	x27, x28, [sp, #80]
  409fa0:	ldp	x29, x30, [sp], #400
  409fa4:	ret
  409fa8:	ldr	w0, [sp, #100]
  409fac:	cbz	w0, 40a008 <feof@plt+0x8358>
  409fb0:	ldr	x1, [sp, #104]
  409fb4:	mov	x0, x26
  409fb8:	bl	401b70 <fopen@plt>
  409fbc:	mov	x19, x0
  409fc0:	cbz	x0, 40a008 <feof@plt+0x8358>
  409fc4:	mov	x2, x0
  409fc8:	mov	w1, #0xfe                  	// #254
  409fcc:	add	x0, sp, #0x90
  409fd0:	bl	401bb0 <fgets@plt>
  409fd4:	mov	x0, x19
  409fd8:	add	x28, sp, #0x90
  409fdc:	bl	401910 <fclose@plt>
  409fe0:	add	x0, sp, #0x90
  409fe4:	bl	4018d0 <strlen@plt>
  409fe8:	add	x1, sp, #0x90
  409fec:	str	wzr, [sp, #100]
  409ff0:	add	x0, x1, x0
  409ff4:	ldurb	w2, [x0, #-1]
  409ff8:	cmp	w2, #0xa
  409ffc:	b.ne	409f14 <feof@plt+0x8264>  // b.any
  40a000:	sturb	wzr, [x0, #-1]
  40a004:	b	409f08 <feof@plt+0x8258>
  40a008:	mov	w0, #0x0                   	// #0
  40a00c:	ldp	x19, x20, [sp, #16]
  40a010:	ldp	x21, x22, [sp, #32]
  40a014:	ldp	x23, x24, [sp, #48]
  40a018:	ldp	x25, x26, [sp, #64]
  40a01c:	ldp	x27, x28, [sp, #80]
  40a020:	ldp	x29, x30, [sp], #400
  40a024:	ret
  40a028:	mov	w0, #0x1                   	// #1
  40a02c:	ldp	x19, x20, [sp, #16]
  40a030:	ldp	x21, x22, [sp, #32]
  40a034:	ldp	x23, x24, [sp, #48]
  40a038:	ldp	x25, x26, [sp, #64]
  40a03c:	ldp	x27, x28, [sp, #80]
  40a040:	ldp	x29, x30, [sp], #400
  40a044:	ret
  40a048:	mov	x0, x28
  40a04c:	add	x4, sp, #0x88
  40a050:	add	x5, sp, #0x78
  40a054:	add	x3, sp, #0x70
  40a058:	add	x2, sp, #0x80
  40a05c:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2780>
  40a060:	add	x1, x1, #0x920
  40a064:	bl	401ab0 <__isoc99_sscanf@plt>
  40a068:	cmp	w0, #0x4
  40a06c:	b.ne	40a008 <feof@plt+0x8358>  // b.any
  40a070:	ldr	d1, [sp, #128]
  40a074:	fcmpe	d1, #0.0
  40a078:	b.le	40a008 <feof@plt+0x8358>
  40a07c:	ldr	d0, [sp, #136]
  40a080:	fcmpe	d0, #0.0
  40a084:	b.le	40a008 <feof@plt+0x8358>
  40a088:	ldrb	w0, [sp, #112]
  40a08c:	cmp	w0, #0x69
  40a090:	b.eq	40a128 <feof@plt+0x8478>  // b.none
  40a094:	b.hi	40a0f8 <feof@plt+0x8448>  // b.pmore
  40a098:	cmp	w0, #0x50
  40a09c:	b.eq	40a120 <feof@plt+0x8470>  // b.none
  40a0a0:	cmp	w0, #0x63
  40a0a4:	b.ne	40a108 <feof@plt+0x8458>  // b.any
  40a0a8:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3780>
  40a0ac:	ldr	d0, [x0, #128]
  40a0b0:	fdiv	d0, d1, d0
  40a0b4:	ldrb	w1, [sp, #120]
  40a0b8:	add	x0, sp, #0x88
  40a0bc:	str	d0, [sp, #128]
  40a0c0:	bl	4085a8 <feof@plt+0x68f8>
  40a0c4:	cbz	w0, 40a008 <feof@plt+0x8358>
  40a0c8:	cbz	x24, 40a0d4 <feof@plt+0x8424>
  40a0cc:	ldr	d0, [sp, #128]
  40a0d0:	str	d0, [x24]
  40a0d4:	cbz	x23, 40a0e0 <feof@plt+0x8430>
  40a0d8:	ldr	d0, [sp, #136]
  40a0dc:	str	d0, [x23]
  40a0e0:	cbz	x22, 40a028 <feof@plt+0x8378>
  40a0e4:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2780>
  40a0e8:	mov	w0, #0x1                   	// #1
  40a0ec:	add	x1, x1, #0x938
  40a0f0:	str	x1, [x22]
  40a0f4:	b	409f8c <feof@plt+0x82dc>
  40a0f8:	cmp	w0, #0x70
  40a0fc:	mov	x0, #0x4052000000000000    	// #4634766966517661696
  40a100:	fmov	d0, x0
  40a104:	b.eq	40a0b0 <feof@plt+0x8400>  // b.none
  40a108:	mov	w0, #0x11f                 	// #287
  40a10c:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2780>
  40a110:	add	x1, x1, #0x8d8
  40a114:	bl	411a48 <_ZdlPvm@@Base+0x21c8>
  40a118:	mov	w0, #0x0                   	// #0
  40a11c:	b	409f8c <feof@plt+0x82dc>
  40a120:	fmov	d0, #6.000000000000000000e+00
  40a124:	b	40a0b0 <feof@plt+0x8400>
  40a128:	fmov	d0, #1.000000000000000000e+00
  40a12c:	b	40a0b0 <feof@plt+0x8400>
  40a130:	stp	x29, x30, [sp, #-288]!
  40a134:	mov	x29, sp
  40a138:	stp	x19, x20, [sp, #16]
  40a13c:	mov	x19, x1
  40a140:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2780>
  40a144:	ldr	x20, [x0, #32]
  40a148:	add	x1, x1, #0x940
  40a14c:	stp	x21, x22, [sp, #32]
  40a150:	mov	x21, x0
  40a154:	mov	x0, x20
  40a158:	stp	x23, x24, [sp, #48]
  40a15c:	stp	x25, x26, [sp, #64]
  40a160:	mov	w25, w2
  40a164:	stp	x27, x28, [sp, #80]
  40a168:	bl	401ba0 <strcmp@plt>
  40a16c:	cbnz	w0, 40a1a0 <feof@plt+0x84f0>
  40a170:	cbz	x19, 40a3c4 <feof@plt+0x8714>
  40a174:	mov	w0, #0x1                   	// #1
  40a178:	mov	w22, #0x0                   	// #0
  40a17c:	str	w0, [x19]
  40a180:	mov	w0, w22
  40a184:	ldp	x19, x20, [sp, #16]
  40a188:	ldp	x21, x22, [sp, #32]
  40a18c:	ldp	x23, x24, [sp, #48]
  40a190:	ldp	x25, x26, [sp, #64]
  40a194:	ldp	x27, x28, [sp, #80]
  40a198:	ldp	x29, x30, [sp], #288
  40a19c:	ret
  40a1a0:	mov	x0, x20
  40a1a4:	add	x1, sp, #0xa0
  40a1a8:	bl	40bc90 <feof@plt+0x9fe0>
  40a1ac:	cbz	x0, 40a490 <feof@plt+0x87e0>
  40a1b0:	adrp	x20, 412000 <_ZdlPvm@@Base+0x2780>
  40a1b4:	mov	x1, #0x800000000000        	// #140737488355328
  40a1b8:	mov	x2, #0x800000000000        	// #140737488355328
  40a1bc:	add	x20, x20, #0x990
  40a1c0:	ldr	x4, [sp, #160]
  40a1c4:	mov	w3, #0x1                   	// #1
  40a1c8:	movk	x1, #0x4056, lsl #48
  40a1cc:	movk	x2, #0xc056, lsl #48
  40a1d0:	stp	d8, d9, [sp, #96]
  40a1d4:	fmov	d8, x1
  40a1d8:	fmov	d9, x2
  40a1dc:	stp	x0, x4, [sp, #248]
  40a1e0:	str	xzr, [sp, #264]
  40a1e4:	str	w3, [sp, #272]
  40a1e8:	str	w25, [sp, #276]
  40a1ec:	str	xzr, [sp, #280]
  40a1f0:	adrp	x22, 412000 <_ZdlPvm@@Base+0x2780>
  40a1f4:	add	x22, x22, #0x968
  40a1f8:	b	40a218 <feof@plt+0x8568>
  40a1fc:	ldr	x0, [sp, #280]
  40a200:	mov	x1, x20
  40a204:	bl	4019e0 <strtok@plt>
  40a208:	mov	x19, x0
  40a20c:	mov	x1, x22
  40a210:	bl	401ba0 <strcmp@plt>
  40a214:	cbnz	w0, 40a280 <feof@plt+0x85d0>
  40a218:	add	x0, sp, #0xf8
  40a21c:	bl	4081e8 <feof@plt+0x6538>
  40a220:	cbnz	w0, 40a1fc <feof@plt+0x854c>
  40a224:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x140>
  40a228:	ldr	w0, [x0, #8]
  40a22c:	cbnz	w0, 40a4c4 <feof@plt+0x8814>
  40a230:	ldr	w0, [sp, #276]
  40a234:	cbz	w0, 40a574 <feof@plt+0x88c4>
  40a238:	mov	w22, #0x0                   	// #0
  40a23c:	ldr	x0, [sp, #280]
  40a240:	cbz	x0, 40a248 <feof@plt+0x8598>
  40a244:	bl	401af0 <_ZdaPv@plt>
  40a248:	ldr	x0, [sp, #256]
  40a24c:	bl	401950 <free@plt>
  40a250:	ldr	x0, [sp, #248]
  40a254:	cbz	x0, 40a430 <feof@plt+0x8780>
  40a258:	bl	401910 <fclose@plt>
  40a25c:	mov	w0, w22
  40a260:	ldp	x19, x20, [sp, #16]
  40a264:	ldp	x21, x22, [sp, #32]
  40a268:	ldp	x23, x24, [sp, #48]
  40a26c:	ldp	x25, x26, [sp, #64]
  40a270:	ldp	x27, x28, [sp, #80]
  40a274:	ldp	d8, d9, [sp, #96]
  40a278:	ldp	x29, x30, [sp], #288
  40a27c:	ret
  40a280:	mov	x0, x19
  40a284:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2780>
  40a288:	add	x1, x1, #0x998
  40a28c:	bl	401ba0 <strcmp@plt>
  40a290:	mov	w22, w0
  40a294:	cbz	w0, 40a454 <feof@plt+0x87a4>
  40a298:	mov	x0, x19
  40a29c:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2780>
  40a2a0:	add	x1, x1, #0x9d8
  40a2a4:	bl	401ba0 <strcmp@plt>
  40a2a8:	mov	w22, w0
  40a2ac:	cbz	w0, 40a3e8 <feof@plt+0x8738>
  40a2b0:	mov	x0, x19
  40a2b4:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2780>
  40a2b8:	add	x1, x1, #0xa10
  40a2bc:	bl	401ba0 <strcmp@plt>
  40a2c0:	mov	w22, w0
  40a2c4:	cbz	w0, 40a97c <feof@plt+0x8ccc>
  40a2c8:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2780>
  40a2cc:	mov	x0, x19
  40a2d0:	add	x1, x1, #0xa50
  40a2d4:	bl	401ba0 <strcmp@plt>
  40a2d8:	cbz	w0, 40aae4 <feof@plt+0x8e34>
  40a2dc:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2780>
  40a2e0:	mov	x0, x19
  40a2e4:	add	x1, x1, #0xa90
  40a2e8:	bl	401ba0 <strcmp@plt>
  40a2ec:	cbz	w0, 40a568 <feof@plt+0x88b8>
  40a2f0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2780>
  40a2f4:	add	x0, x0, #0xa98
  40a2f8:	mov	x1, x0
  40a2fc:	str	x0, [sp, #128]
  40a300:	mov	x0, x19
  40a304:	bl	401ba0 <strcmp@plt>
  40a308:	cbz	w0, 40a59c <feof@plt+0x88ec>
  40a30c:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2780>
  40a310:	mov	x0, x19
  40a314:	add	x1, x1, #0xaa8
  40a318:	bl	401ba0 <strcmp@plt>
  40a31c:	cbz	w0, 40a59c <feof@plt+0x88ec>
  40a320:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2780>
  40a324:	mov	x0, #0x0                   	// #0
  40a328:	add	x1, x1, #0x508
  40a32c:	bl	4019e0 <strtok@plt>
  40a330:	ldr	x1, [x21]
  40a334:	mov	x22, x0
  40a338:	ldr	x24, [x1, #16]
  40a33c:	cbz	x0, 40a398 <feof@plt+0x86e8>
  40a340:	ldrb	w0, [x0]
  40a344:	adrp	x23, 42c000 <stderr@@GLIBC_2.17+0x1140>
  40a348:	add	x23, x23, #0x950
  40a34c:	ldrb	w0, [x23, w0, sxtw]
  40a350:	cbz	w0, 40a364 <feof@plt+0x86b4>
  40a354:	nop
  40a358:	ldrb	w0, [x22, #1]!
  40a35c:	ldrb	w0, [x23, w0, sxtw]
  40a360:	cbnz	w0, 40a358 <feof@plt+0x86a8>
  40a364:	mov	x0, x22
  40a368:	bl	4018d0 <strlen@plt>
  40a36c:	add	x1, x22, x0
  40a370:	cmp	x22, x1
  40a374:	b.cc	40a388 <feof@plt+0x86d8>  // b.lo, b.ul, b.last
  40a378:	b	40a394 <feof@plt+0x86e4>
  40a37c:	sub	x1, x1, #0x1
  40a380:	cmp	x22, x1
  40a384:	b.eq	40a394 <feof@plt+0x86e4>  // b.none
  40a388:	ldurb	w0, [x1, #-1]
  40a38c:	ldrb	w0, [x23, w0, sxtw]
  40a390:	cbnz	w0, 40a37c <feof@plt+0x86cc>
  40a394:	strb	wzr, [x1]
  40a398:	adrp	x0, 407000 <feof@plt+0x5350>
  40a39c:	add	x0, x0, #0xef8
  40a3a0:	cmp	x24, x0
  40a3a4:	b.eq	40a1f0 <feof@plt+0x8540>  // b.none
  40a3a8:	ldr	w4, [sp, #264]
  40a3ac:	mov	x2, x22
  40a3b0:	ldr	x3, [sp, #256]
  40a3b4:	mov	x1, x19
  40a3b8:	mov	x0, x21
  40a3bc:	blr	x24
  40a3c0:	b	40a1f0 <feof@plt+0x8540>
  40a3c4:	adrp	x3, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40a3c8:	add	x3, x3, #0xf98
  40a3cc:	mov	w22, w0
  40a3d0:	mov	x2, x3
  40a3d4:	mov	x1, x3
  40a3d8:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2780>
  40a3dc:	add	x0, x0, #0x948
  40a3e0:	bl	4077c8 <feof@plt+0x5b18>
  40a3e4:	b	40a180 <feof@plt+0x84d0>
  40a3e8:	mov	x1, x20
  40a3ec:	mov	x0, #0x0                   	// #0
  40a3f0:	bl	4019e0 <strtok@plt>
  40a3f4:	mov	x19, x0
  40a3f8:	cbz	x0, 40ac0c <feof@plt+0x8f5c>
  40a3fc:	add	x2, sp, #0xc0
  40a400:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2780>
  40a404:	add	x1, x1, #0x9e0
  40a408:	bl	401ab0 <__isoc99_sscanf@plt>
  40a40c:	cmp	w0, #0x1
  40a410:	b.ne	40ac0c <feof@plt+0x8f5c>  // b.any
  40a414:	ldr	d0, [sp, #192]
  40a418:	fcmpe	d0, d8
  40a41c:	b.ge	40ac0c <feof@plt+0x8f5c>  // b.tcont
  40a420:	fcmpe	d0, d9
  40a424:	b.ls	40ac0c <feof@plt+0x8f5c>  // b.plast
  40a428:	str	d0, [x21, #48]
  40a42c:	b	40a1f0 <feof@plt+0x8540>
  40a430:	mov	w0, w22
  40a434:	ldp	x19, x20, [sp, #16]
  40a438:	ldp	x21, x22, [sp, #32]
  40a43c:	ldp	x23, x24, [sp, #48]
  40a440:	ldp	x25, x26, [sp, #64]
  40a444:	ldp	x27, x28, [sp, #80]
  40a448:	ldp	d8, d9, [sp, #96]
  40a44c:	ldp	x29, x30, [sp], #288
  40a450:	ret
  40a454:	mov	x1, x20
  40a458:	mov	x0, #0x0                   	// #0
  40a45c:	bl	4019e0 <strtok@plt>
  40a460:	cbz	x0, 40abdc <feof@plt+0x8f2c>
  40a464:	add	x2, sp, #0xd0
  40a468:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2780>
  40a46c:	add	x1, x1, #0x9a8
  40a470:	bl	401ab0 <__isoc99_sscanf@plt>
  40a474:	cmp	w0, #0x1
  40a478:	b.ne	40abdc <feof@plt+0x8f2c>  // b.any
  40a47c:	ldr	w0, [sp, #208]
  40a480:	cmp	w0, #0x0
  40a484:	b.le	40abdc <feof@plt+0x8f2c>
  40a488:	str	w0, [x21, #24]
  40a48c:	b	40a1f0 <feof@plt+0x8540>
  40a490:	cbnz	x19, 40a174 <feof@plt+0x84c4>
  40a494:	ldr	x1, [x21, #32]
  40a498:	add	x0, sp, #0xf8
  40a49c:	mov	w22, #0x0                   	// #0
  40a4a0:	bl	407548 <feof@plt+0x5898>
  40a4a4:	adrp	x3, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40a4a8:	add	x3, x3, #0xf98
  40a4ac:	add	x1, sp, #0xf8
  40a4b0:	mov	x2, x3
  40a4b4:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2780>
  40a4b8:	add	x0, x0, #0x970
  40a4bc:	bl	4077c8 <feof@plt+0x5b18>
  40a4c0:	b	40a180 <feof@plt+0x84d0>
  40a4c4:	ldr	w0, [x21, #24]
  40a4c8:	cbnz	w0, 40a560 <feof@plt+0x88b0>
  40a4cc:	adrp	x1, 429000 <_Znam@GLIBCXX_3.4>
  40a4d0:	ldr	w22, [x21, #56]
  40a4d4:	mov	w0, #0xd8                  	// #216
  40a4d8:	adrp	x2, 42b000 <stderr@@GLIBC_2.17+0x140>
  40a4dc:	ldr	w20, [x1, #632]
  40a4e0:	adrp	x1, 42b000 <stderr@@GLIBC_2.17+0x140>
  40a4e4:	ldr	w23, [x2, #56]
  40a4e8:	ldr	w19, [x1, #60]
  40a4ec:	mul	w20, w20, w0
  40a4f0:	cbz	w22, 40ab9c <feof@plt+0x8eec>
  40a4f4:	cmp	w19, #0x0
  40a4f8:	ccmp	w20, #0x0, #0x4, ge  // ge = tcont
  40a4fc:	ccmp	w22, #0x0, #0x4, gt
  40a500:	b.gt	40a514 <feof@plt+0x8864>
  40a504:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2780>
  40a508:	mov	w0, #0xfc                  	// #252
  40a50c:	add	x1, x1, #0x8d8
  40a510:	bl	411a48 <_ZdlPvm@@Base+0x21c8>
  40a514:	cbz	w19, 40a554 <feof@plt+0x88a4>
  40a518:	scvtf	d0, w19
  40a51c:	scvtf	d4, w23
  40a520:	scvtf	d1, w20
  40a524:	scvtf	d2, w22
  40a528:	mov	x0, #0x400000000000        	// #70368744177664
  40a52c:	movk	x0, #0x408f, lsl #48
  40a530:	fmov	d3, x0
  40a534:	fmul	d0, d0, d4
  40a538:	fdiv	d2, d2, d3
  40a53c:	fdiv	d0, d0, d1
  40a540:	fmov	d1, #5.000000000000000000e-01
  40a544:	fmul	d0, d0, d2
  40a548:	tbnz	w23, #31, 40ae78 <feof@plt+0x91c8>
  40a54c:	fadd	d0, d0, d1
  40a550:	fcvtzs	w19, d0
  40a554:	mov	w22, #0x1                   	// #1
  40a558:	str	w19, [x21, #24]
  40a55c:	b	40a23c <feof@plt+0x858c>
  40a560:	mov	w22, #0x1                   	// #1
  40a564:	b	40a23c <feof@plt+0x858c>
  40a568:	mov	w0, #0x1                   	// #1
  40a56c:	str	w0, [x21, #28]
  40a570:	b	40a1f0 <feof@plt+0x8540>
  40a574:	ldr	w1, [sp, #264]
  40a578:	adrp	x5, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40a57c:	ldr	x0, [sp, #256]
  40a580:	add	x5, x5, #0xf98
  40a584:	adrp	x2, 412000 <_ZdlPvm@@Base+0x2780>
  40a588:	mov	x4, x5
  40a58c:	mov	x3, x5
  40a590:	add	x2, x2, #0xab0
  40a594:	bl	407ba0 <feof@plt+0x5ef0>
  40a598:	b	40a238 <feof@plt+0x8588>
  40a59c:	add	x0, sp, #0xec
  40a5a0:	str	x0, [sp, #120]
  40a5a4:	str	wzr, [sp, #140]
  40a5a8:	str	wzr, [sp, #272]
  40a5ac:	ldr	x1, [sp, #128]
  40a5b0:	mov	x0, x19
  40a5b4:	bl	401ba0 <strcmp@plt>
  40a5b8:	cbnz	w0, 40a6cc <feof@plt+0x8a1c>
  40a5bc:	cbnz	w25, 40a560 <feof@plt+0x88b0>
  40a5c0:	adrp	x27, 412000 <_ZdlPvm@@Base+0x2780>
  40a5c4:	add	x27, x27, #0x9a8
  40a5c8:	mov	w28, #0x1f7                 	// #503
  40a5cc:	add	x0, sp, #0xf8
  40a5d0:	bl	4081e8 <feof@plt+0x6538>
  40a5d4:	cbz	w0, 40ab40 <feof@plt+0x8e90>
  40a5d8:	ldr	x0, [sp, #280]
  40a5dc:	mov	x1, x20
  40a5e0:	bl	4019e0 <strtok@plt>
  40a5e4:	mov	x19, x0
  40a5e8:	cbz	x0, 40a5cc <feof@plt+0x891c>
  40a5ec:	mov	x1, x20
  40a5f0:	mov	x0, #0x0                   	// #0
  40a5f4:	bl	4019e0 <strtok@plt>
  40a5f8:	mov	x22, x0
  40a5fc:	cbz	x0, 40a5ac <feof@plt+0x88fc>
  40a600:	mov	x1, x20
  40a604:	mov	x0, #0x0                   	// #0
  40a608:	bl	4019e0 <strtok@plt>
  40a60c:	mov	x23, x0
  40a610:	cbz	x0, 40aa74 <feof@plt+0x8dc4>
  40a614:	add	x2, sp, #0xc0
  40a618:	mov	x1, x27
  40a61c:	bl	401ab0 <__isoc99_sscanf@plt>
  40a620:	cmp	w0, #0x1
  40a624:	b.ne	40aaa4 <feof@plt+0x8df4>  // b.any
  40a628:	mov	x0, x19
  40a62c:	bl	40f5c0 <feof@plt+0xd910>
  40a630:	mov	x23, x0
  40a634:	mov	x0, x22
  40a638:	bl	40f5c0 <feof@plt+0xd910>
  40a63c:	ldr	x24, [x21, #16]
  40a640:	mov	x22, x0
  40a644:	ldr	w26, [sp, #192]
  40a648:	cbz	x24, 40a6ac <feof@plt+0x89fc>
  40a64c:	ldr	w19, [x23]
  40a650:	mov	w2, #0x4e61                	// #20065
  40a654:	ldr	w1, [x22]
  40a658:	movk	w2, #0x824a, lsl #16
  40a65c:	mov	x0, #0x20                  	// #32
  40a660:	add	w1, w1, w19, lsl #10
  40a664:	smull	x19, w1, w2
  40a668:	lsr	x19, x19, #32
  40a66c:	add	w19, w1, w19
  40a670:	asr	w19, w19, #8
  40a674:	sub	w19, w19, w1, asr #31
  40a678:	msub	w19, w19, w28, w1
  40a67c:	cmp	w19, #0x0
  40a680:	cneg	w19, w19, lt  // lt = tstop
  40a684:	sxtw	x19, w19
  40a688:	bl	40f818 <_Znwm@@Base>
  40a68c:	ldr	x1, [x24, x19, lsl #3]
  40a690:	stp	x23, x22, [x0]
  40a694:	str	w26, [x0, #16]
  40a698:	str	x1, [x0, #24]
  40a69c:	str	x0, [x24, x19, lsl #3]
  40a6a0:	add	x0, sp, #0xf8
  40a6a4:	bl	4081e8 <feof@plt+0x6538>
  40a6a8:	b	40a5d4 <feof@plt+0x8924>
  40a6ac:	mov	x0, #0xfb8                 	// #4024
  40a6b0:	bl	401850 <_Znam@plt>
  40a6b4:	str	x0, [x21, #16]
  40a6b8:	mov	x24, x0
  40a6bc:	mov	x2, #0xfb8                 	// #4024
  40a6c0:	mov	w1, #0x0                   	// #0
  40a6c4:	bl	401960 <memset@plt>
  40a6c8:	b	40a64c <feof@plt+0x899c>
  40a6cc:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2780>
  40a6d0:	mov	x0, x19
  40a6d4:	add	x1, x1, #0xaa8
  40a6d8:	bl	401ba0 <strcmp@plt>
  40a6dc:	cbnz	w0, 40adec <feof@plt+0x913c>
  40a6e0:	cbnz	w25, 40a560 <feof@plt+0x88b0>
  40a6e4:	adrp	x23, 412000 <_ZdlPvm@@Base+0x2780>
  40a6e8:	add	x23, x23, #0xb50
  40a6ec:	mov	x22, #0x0                   	// #0
  40a6f0:	add	x0, sp, #0xf8
  40a6f4:	bl	4081e8 <feof@plt+0x6538>
  40a6f8:	cbz	w0, 40ab34 <feof@plt+0x8e84>
  40a6fc:	ldr	x0, [sp, #280]
  40a700:	mov	x1, x20
  40a704:	bl	4019e0 <strtok@plt>
  40a708:	mov	x19, x0
  40a70c:	cbz	x0, 40a6f0 <feof@plt+0x8a40>
  40a710:	mov	x1, x20
  40a714:	mov	x0, #0x0                   	// #0
  40a718:	bl	4019e0 <strtok@plt>
  40a71c:	cbz	x0, 40ab8c <feof@plt+0x8edc>
  40a720:	ldrb	w1, [x0]
  40a724:	cmp	w1, #0x22
  40a728:	b.ne	40a7a0 <feof@plt+0x8af0>  // b.any
  40a72c:	cbz	x22, 40ac7c <feof@plt+0x8fcc>
  40a730:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2780>
  40a734:	mov	x0, x19
  40a738:	add	x1, x1, #0xb20
  40a73c:	bl	401ba0 <strcmp@plt>
  40a740:	cbz	w0, 40ac4c <feof@plt+0x8f9c>
  40a744:	mov	x0, x19
  40a748:	bl	40f5c0 <feof@plt+0xd910>
  40a74c:	ldr	w19, [x0]
  40a750:	ldr	w24, [x22]
  40a754:	cmp	w19, #0x0
  40a758:	ccmp	w24, #0x0, #0x1, ge  // ge = tcont
  40a75c:	b.lt	40a76c <feof@plt+0x8abc>  // b.tstop
  40a760:	ldr	w0, [x21, #72]
  40a764:	cmp	w24, w0
  40a768:	b.lt	40a780 <feof@plt+0x8ad0>  // b.tstop
  40a76c:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2780>
  40a770:	mov	w0, #0x2a5                 	// #677
  40a774:	add	x1, x1, #0x8d8
  40a778:	bl	411a48 <_ZdlPvm@@Base+0x21c8>
  40a77c:	ldr	w0, [x21, #72]
  40a780:	cmp	w0, w19
  40a784:	b.le	40a950 <feof@plt+0x8ca0>
  40a788:	ldr	x0, [x21, #64]
  40a78c:	ldr	w1, [x0, w24, sxtw #2]
  40a790:	str	w1, [x0, w19, sxtw #2]
  40a794:	add	x0, sp, #0xf8
  40a798:	bl	4081e8 <feof@plt+0x6538>
  40a79c:	b	40a6f8 <feof@plt+0x8a48>
  40a7a0:	ldr	x7, [sp, #120]
  40a7a4:	add	x8, sp, #0xdc
  40a7a8:	add	x1, sp, #0xd0
  40a7ac:	str	wzr, [sp, #236]
  40a7b0:	add	x5, x1, #0x18
  40a7b4:	add	x4, x1, #0x10
  40a7b8:	add	x3, x1, #0xc
  40a7bc:	add	x2, x1, #0x8
  40a7c0:	add	x6, sp, #0xe4
  40a7c4:	mov	x1, x23
  40a7c8:	stp	xzr, xzr, [x8]
  40a7cc:	bl	401ab0 <__isoc99_sscanf@plt>
  40a7d0:	cmp	w0, #0x0
  40a7d4:	b.le	40adac <feof@plt+0x90fc>
  40a7d8:	mov	x1, x20
  40a7dc:	mov	x0, #0x0                   	// #0
  40a7e0:	bl	4019e0 <strtok@plt>
  40a7e4:	cbz	x0, 40ad6c <feof@plt+0x90bc>
  40a7e8:	add	x2, sp, #0x9c
  40a7ec:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2780>
  40a7f0:	add	x1, x1, #0x9a8
  40a7f4:	bl	401ab0 <__isoc99_sscanf@plt>
  40a7f8:	cmp	w0, #0x1
  40a7fc:	b.ne	40ad2c <feof@plt+0x907c>  // b.any
  40a800:	ldr	w2, [sp, #156]
  40a804:	cmp	w2, #0xff
  40a808:	b.hi	40acec <feof@plt+0x903c>  // b.pmore
  40a80c:	mov	x1, x20
  40a810:	mov	x0, #0x0                   	// #0
  40a814:	strb	w2, [sp, #208]
  40a818:	bl	4019e0 <strtok@plt>
  40a81c:	mov	x22, x0
  40a820:	cbz	x0, 40acac <feof@plt+0x8ffc>
  40a824:	add	x1, sp, #0xa8
  40a828:	mov	w2, #0x0                   	// #0
  40a82c:	bl	401940 <strtol@plt>
  40a830:	str	w0, [sp, #212]
  40a834:	cbnz	w0, 40a844 <feof@plt+0x8b94>
  40a838:	ldr	x1, [sp, #168]
  40a83c:	cmp	x1, x22
  40a840:	b.eq	40ae2c <feof@plt+0x917c>  // b.none
  40a844:	adrp	x1, 42b000 <stderr@@GLIBC_2.17+0x140>
  40a848:	ldr	w1, [x1, #8]
  40a84c:	cbnz	w1, 40a960 <feof@plt+0x8cb0>
  40a850:	mov	x1, x20
  40a854:	mov	x0, #0x0                   	// #0
  40a858:	bl	4019e0 <strtok@plt>
  40a85c:	mov	x22, x0
  40a860:	cbz	x0, 40a8d8 <feof@plt+0x8c28>
  40a864:	ldrb	w0, [x0]
  40a868:	cmp	w0, #0x2d
  40a86c:	b.eq	40a8c4 <feof@plt+0x8c14>  // b.none
  40a870:	mov	x0, x22
  40a874:	bl	4018d0 <strlen@plt>
  40a878:	add	x0, x0, #0x1
  40a87c:	bl	401850 <_Znam@plt>
  40a880:	mov	x1, x22
  40a884:	mov	x22, x0
  40a888:	bl	4019d0 <strcpy@plt>
  40a88c:	str	x22, [sp, #240]
  40a890:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2780>
  40a894:	mov	x0, x19
  40a898:	add	x1, x1, #0xb20
  40a89c:	bl	401ba0 <strcmp@plt>
  40a8a0:	cbnz	w0, 40a8f0 <feof@plt+0x8c40>
  40a8a4:	ldr	w0, [sp, #212]
  40a8a8:	bl	40f498 <feof@plt+0xd7e8>
  40a8ac:	mov	x22, x0
  40a8b0:	add	x2, sp, #0xd0
  40a8b4:	mov	x0, x21
  40a8b8:	mov	x1, x22
  40a8bc:	bl	409cb0 <feof@plt+0x8000>
  40a8c0:	b	40a6f0 <feof@plt+0x8a40>
  40a8c4:	ldrb	w0, [x22, #1]
  40a8c8:	cmp	w0, #0x2d
  40a8cc:	b.ne	40a870 <feof@plt+0x8bc0>  // b.any
  40a8d0:	ldrb	w0, [x22, #2]
  40a8d4:	cbnz	w0, 40a870 <feof@plt+0x8bc0>
  40a8d8:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2780>
  40a8dc:	mov	x0, x19
  40a8e0:	add	x1, x1, #0xb20
  40a8e4:	str	xzr, [sp, #240]
  40a8e8:	bl	401ba0 <strcmp@plt>
  40a8ec:	cbz	w0, 40a8a4 <feof@plt+0x8bf4>
  40a8f0:	mov	x0, x19
  40a8f4:	bl	40f5c0 <feof@plt+0xd910>
  40a8f8:	mov	x22, x0
  40a8fc:	add	x2, sp, #0xd0
  40a900:	mov	x0, x21
  40a904:	mov	x1, x22
  40a908:	bl	409cb0 <feof@plt+0x8000>
  40a90c:	ldr	w0, [sp, #212]
  40a910:	bl	40f498 <feof@plt+0xd7e8>
  40a914:	ldr	w19, [x0]
  40a918:	ldr	w24, [x22]
  40a91c:	cmp	w19, #0x0
  40a920:	ccmp	w24, #0x0, #0x1, ge  // ge = tcont
  40a924:	b.lt	40a934 <feof@plt+0x8c84>  // b.tstop
  40a928:	ldr	w0, [x21, #72]
  40a92c:	cmp	w24, w0
  40a930:	b.lt	40a948 <feof@plt+0x8c98>  // b.tstop
  40a934:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2780>
  40a938:	mov	w0, #0x2a5                 	// #677
  40a93c:	add	x1, x1, #0x8d8
  40a940:	bl	411a48 <_ZdlPvm@@Base+0x21c8>
  40a944:	ldr	w0, [x21, #72]
  40a948:	cmp	w19, w0
  40a94c:	b.lt	40a788 <feof@plt+0x8ad8>  // b.tstop
  40a950:	mov	w1, w19
  40a954:	mov	x0, x21
  40a958:	bl	409a10 <feof@plt+0x7d60>
  40a95c:	b	40a788 <feof@plt+0x8ad8>
  40a960:	bl	401b60 <wcwidth@plt>
  40a964:	cmp	w0, #0x1
  40a968:	b.le	40a850 <feof@plt+0x8ba0>
  40a96c:	ldr	w1, [sp, #216]
  40a970:	mul	w0, w1, w0
  40a974:	str	w0, [sp, #216]
  40a978:	b	40a850 <feof@plt+0x8ba0>
  40a97c:	adrp	x23, 412000 <_ZdlPvm@@Base+0x2780>
  40a980:	adrp	x24, 412000 <_ZdlPvm@@Base+0x2780>
  40a984:	add	x23, x23, #0xa20
  40a988:	add	x24, x24, #0xa28
  40a98c:	nop
  40a990:	mov	x1, x20
  40a994:	mov	x0, #0x0                   	// #0
  40a998:	bl	4019e0 <strtok@plt>
  40a99c:	mov	x19, x0
  40a9a0:	cbz	x0, 40a1f0 <feof@plt+0x8540>
  40a9a4:	ldrb	w0, [x0]
  40a9a8:	cmp	w0, #0x30
  40a9ac:	b.ne	40a9b8 <feof@plt+0x8d08>  // b.any
  40a9b0:	ldrb	w0, [x19, #1]
  40a9b4:	cbz	w0, 40a1f0 <feof@plt+0x8540>
  40a9b8:	ldrb	w0, [x19]
  40a9bc:	cmp	w0, #0x66
  40a9c0:	b.eq	40a9f8 <feof@plt+0x8d48>  // b.none
  40a9c4:	mov	x1, x23
  40a9c8:	mov	x0, x19
  40a9cc:	bl	401ba0 <strcmp@plt>
  40a9d0:	cbnz	w0, 40ab14 <feof@plt+0x8e64>
  40a9d4:	ldr	w0, [x21, #8]
  40a9d8:	mov	x1, x20
  40a9dc:	orr	w0, w0, #0x8
  40a9e0:	str	w0, [x21, #8]
  40a9e4:	mov	x0, #0x0                   	// #0
  40a9e8:	bl	4019e0 <strtok@plt>
  40a9ec:	mov	x19, x0
  40a9f0:	cbnz	x0, 40a9a4 <feof@plt+0x8cf4>
  40a9f4:	b	40a1f0 <feof@plt+0x8540>
  40a9f8:	ldrb	w1, [x19, #1]
  40a9fc:	cmp	w1, #0x66
  40aa00:	b.eq	40aa44 <feof@plt+0x8d94>  // b.none
  40aa04:	cmp	w0, #0x66
  40aa08:	b.ne	40a9c4 <feof@plt+0x8d14>  // b.any
  40aa0c:	ldrb	w1, [x19, #1]
  40aa10:	cmp	w1, #0x69
  40aa14:	b.eq	40aa5c <feof@plt+0x8dac>  // b.none
  40aa18:	cmp	w0, #0x66
  40aa1c:	b.ne	40a9c4 <feof@plt+0x8d14>  // b.any
  40aa20:	ldrb	w0, [x19, #1]
  40aa24:	cmp	w0, #0x6c
  40aa28:	b.ne	40a9c4 <feof@plt+0x8d14>  // b.any
  40aa2c:	ldrb	w0, [x19, #2]
  40aa30:	cbnz	w0, 40a9c4 <feof@plt+0x8d14>
  40aa34:	ldr	w0, [x21, #8]
  40aa38:	orr	w0, w0, #0x4
  40aa3c:	str	w0, [x21, #8]
  40aa40:	b	40a990 <feof@plt+0x8ce0>
  40aa44:	ldrb	w1, [x19, #2]
  40aa48:	cbnz	w1, 40aa04 <feof@plt+0x8d54>
  40aa4c:	ldr	w0, [x21, #8]
  40aa50:	orr	w0, w0, #0x1
  40aa54:	str	w0, [x21, #8]
  40aa58:	b	40a990 <feof@plt+0x8ce0>
  40aa5c:	ldrb	w1, [x19, #2]
  40aa60:	cbnz	w1, 40aa18 <feof@plt+0x8d68>
  40aa64:	ldr	w0, [x21, #8]
  40aa68:	orr	w0, w0, #0x2
  40aa6c:	str	w0, [x21, #8]
  40aa70:	b	40a990 <feof@plt+0x8ce0>
  40aa74:	ldr	w0, [sp, #276]
  40aa78:	cbnz	w0, 40a238 <feof@plt+0x8588>
  40aa7c:	ldr	w1, [sp, #264]
  40aa80:	adrp	x5, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40aa84:	ldr	x0, [sp, #256]
  40aa88:	add	x5, x5, #0xf98
  40aa8c:	adrp	x2, 412000 <_ZdlPvm@@Base+0x2780>
  40aa90:	mov	x4, x5
  40aa94:	mov	x3, x5
  40aa98:	add	x2, x2, #0xac8
  40aa9c:	bl	407ba0 <feof@plt+0x5ef0>
  40aaa0:	b	40a238 <feof@plt+0x8588>
  40aaa4:	add	x20, sp, #0xd0
  40aaa8:	mov	x1, x23
  40aaac:	mov	x0, x20
  40aab0:	bl	407548 <feof@plt+0x5898>
  40aab4:	ldr	w0, [sp, #276]
  40aab8:	cbnz	w0, 40a238 <feof@plt+0x8588>
  40aabc:	ldr	w1, [sp, #264]
  40aac0:	adrp	x5, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40aac4:	ldr	x0, [sp, #256]
  40aac8:	add	x5, x5, #0xf98
  40aacc:	adrp	x2, 412000 <_ZdlPvm@@Base+0x2780>
  40aad0:	mov	x3, x20
  40aad4:	mov	x4, x5
  40aad8:	add	x2, x2, #0xae0
  40aadc:	bl	407ba0 <feof@plt+0x5ef0>
  40aae0:	b	40a238 <feof@plt+0x8588>
  40aae4:	mov	x1, x20
  40aae8:	mov	x0, #0x0                   	// #0
  40aaec:	bl	4019e0 <strtok@plt>
  40aaf0:	mov	x19, x0
  40aaf4:	cbz	x0, 40aeb4 <feof@plt+0x9204>
  40aaf8:	bl	4018d0 <strlen@plt>
  40aafc:	add	x0, x0, #0x1
  40ab00:	bl	401850 <_Znam@plt>
  40ab04:	str	x0, [x21, #40]
  40ab08:	mov	x1, x19
  40ab0c:	bl	4019d0 <strcpy@plt>
  40ab10:	b	40a1f0 <feof@plt+0x8540>
  40ab14:	mov	x1, x24
  40ab18:	mov	x0, x19
  40ab1c:	bl	401ba0 <strcmp@plt>
  40ab20:	cbnz	w0, 40ae84 <feof@plt+0x91d4>
  40ab24:	ldr	w0, [x21, #8]
  40ab28:	orr	w0, w0, #0x10
  40ab2c:	str	w0, [x21, #8]
  40ab30:	b	40a990 <feof@plt+0x8ce0>
  40ab34:	cbz	x22, 40abb8 <feof@plt+0x8f08>
  40ab38:	mov	w0, #0x1                   	// #1
  40ab3c:	str	w0, [sp, #140]
  40ab40:	mov	x0, x21
  40ab44:	bl	409bb8 <feof@plt+0x7f08>
  40ab48:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x140>
  40ab4c:	ldr	w1, [sp, #140]
  40ab50:	ldr	w0, [x0, #8]
  40ab54:	orr	w0, w1, w0
  40ab58:	cbnz	w0, 40a4c4 <feof@plt+0x8814>
  40ab5c:	ldr	w0, [sp, #276]
  40ab60:	cbnz	w0, 40a238 <feof@plt+0x8588>
  40ab64:	ldr	w1, [sp, #264]
  40ab68:	adrp	x5, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40ab6c:	ldr	x0, [sp, #256]
  40ab70:	add	x5, x5, #0xf98
  40ab74:	adrp	x2, 412000 <_ZdlPvm@@Base+0x2780>
  40ab78:	mov	x4, x5
  40ab7c:	mov	x3, x5
  40ab80:	add	x2, x2, #0xc98
  40ab84:	bl	407ba0 <feof@plt+0x5ef0>
  40ab88:	b	40a238 <feof@plt+0x8588>
  40ab8c:	cbz	x22, 40abb8 <feof@plt+0x8f08>
  40ab90:	mov	w0, #0x1                   	// #1
  40ab94:	str	w0, [sp, #140]
  40ab98:	b	40a5ac <feof@plt+0x88fc>
  40ab9c:	mov	w2, w20
  40aba0:	mov	w1, w19
  40aba4:	mov	w0, w23
  40aba8:	bl	408060 <feof@plt+0x63b0>
  40abac:	mov	w22, #0x1                   	// #1
  40abb0:	str	w0, [x21, #24]
  40abb4:	b	40a23c <feof@plt+0x858c>
  40abb8:	ldr	w0, [sp, #276]
  40abbc:	cbnz	w0, 40a238 <feof@plt+0x8588>
  40abc0:	adrp	x2, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40abc4:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2780>
  40abc8:	add	x2, x2, #0xf98
  40abcc:	add	x1, x1, #0xc28
  40abd0:	add	x0, sp, #0xf8
  40abd4:	bl	408170 <feof@plt+0x64c0>
  40abd8:	b	40a238 <feof@plt+0x8588>
  40abdc:	ldr	w0, [sp, #276]
  40abe0:	cbnz	w0, 40a23c <feof@plt+0x858c>
  40abe4:	ldr	w1, [sp, #264]
  40abe8:	adrp	x5, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40abec:	ldr	x0, [sp, #256]
  40abf0:	add	x5, x5, #0xf98
  40abf4:	adrp	x2, 412000 <_ZdlPvm@@Base+0x2780>
  40abf8:	mov	x4, x5
  40abfc:	mov	x3, x5
  40ac00:	add	x2, x2, #0x9b0
  40ac04:	bl	407ba0 <feof@plt+0x5ef0>
  40ac08:	b	40a23c <feof@plt+0x858c>
  40ac0c:	add	x20, sp, #0xd0
  40ac10:	mov	x1, x19
  40ac14:	mov	x0, x20
  40ac18:	bl	407548 <feof@plt+0x5898>
  40ac1c:	ldr	w0, [sp, #276]
  40ac20:	cbnz	w0, 40a23c <feof@plt+0x858c>
  40ac24:	ldr	w1, [sp, #264]
  40ac28:	adrp	x5, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40ac2c:	ldr	x0, [sp, #256]
  40ac30:	add	x5, x5, #0xf98
  40ac34:	adrp	x2, 412000 <_ZdlPvm@@Base+0x2780>
  40ac38:	mov	x3, x20
  40ac3c:	mov	x4, x5
  40ac40:	add	x2, x2, #0x9e8
  40ac44:	bl	407ba0 <feof@plt+0x5ef0>
  40ac48:	b	40a23c <feof@plt+0x858c>
  40ac4c:	ldr	w0, [sp, #276]
  40ac50:	cbnz	w0, 40a238 <feof@plt+0x8588>
  40ac54:	ldr	w1, [sp, #264]
  40ac58:	adrp	x5, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40ac5c:	ldr	x0, [sp, #256]
  40ac60:	add	x5, x5, #0xf98
  40ac64:	adrp	x2, 412000 <_ZdlPvm@@Base+0x2780>
  40ac68:	mov	x4, x5
  40ac6c:	mov	x3, x5
  40ac70:	add	x2, x2, #0xb28
  40ac74:	bl	407ba0 <feof@plt+0x5ef0>
  40ac78:	b	40a238 <feof@plt+0x8588>
  40ac7c:	ldr	w0, [sp, #276]
  40ac80:	cbnz	w0, 40a238 <feof@plt+0x8588>
  40ac84:	ldr	w1, [sp, #264]
  40ac88:	adrp	x5, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40ac8c:	ldr	x0, [sp, #256]
  40ac90:	add	x5, x5, #0xf98
  40ac94:	adrp	x2, 412000 <_ZdlPvm@@Base+0x2780>
  40ac98:	mov	x4, x5
  40ac9c:	mov	x3, x5
  40aca0:	add	x2, x2, #0xaf8
  40aca4:	bl	407ba0 <feof@plt+0x5ef0>
  40aca8:	b	40a238 <feof@plt+0x8588>
  40acac:	add	x20, sp, #0xc0
  40acb0:	mov	x1, x19
  40acb4:	mov	x0, x20
  40acb8:	bl	407548 <feof@plt+0x5898>
  40acbc:	ldr	w0, [sp, #276]
  40acc0:	cbnz	w0, 40a238 <feof@plt+0x8588>
  40acc4:	ldr	w1, [sp, #264]
  40acc8:	adrp	x5, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40accc:	ldr	x0, [sp, #256]
  40acd0:	add	x5, x5, #0xf98
  40acd4:	adrp	x2, 412000 <_ZdlPvm@@Base+0x2780>
  40acd8:	mov	x3, x20
  40acdc:	mov	x4, x5
  40ace0:	add	x2, x2, #0xbe8
  40ace4:	bl	407ba0 <feof@plt+0x5ef0>
  40ace8:	b	40a238 <feof@plt+0x8588>
  40acec:	add	x20, sp, #0xc0
  40acf0:	mov	w1, w2
  40acf4:	mov	x0, x20
  40acf8:	bl	407570 <feof@plt+0x58c0>
  40acfc:	ldr	w0, [sp, #276]
  40ad00:	cbnz	w0, 40a238 <feof@plt+0x8588>
  40ad04:	ldr	w1, [sp, #264]
  40ad08:	adrp	x5, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40ad0c:	ldr	x0, [sp, #256]
  40ad10:	add	x5, x5, #0xf98
  40ad14:	adrp	x2, 412000 <_ZdlPvm@@Base+0x2780>
  40ad18:	mov	x3, x20
  40ad1c:	mov	x4, x5
  40ad20:	add	x2, x2, #0xbc0
  40ad24:	bl	407ba0 <feof@plt+0x5ef0>
  40ad28:	b	40a238 <feof@plt+0x8588>
  40ad2c:	add	x20, sp, #0xc0
  40ad30:	mov	x1, x19
  40ad34:	mov	x0, x20
  40ad38:	bl	407548 <feof@plt+0x5898>
  40ad3c:	ldr	w0, [sp, #276]
  40ad40:	cbnz	w0, 40a238 <feof@plt+0x8588>
  40ad44:	ldr	w1, [sp, #264]
  40ad48:	adrp	x5, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40ad4c:	ldr	x0, [sp, #256]
  40ad50:	add	x5, x5, #0xf98
  40ad54:	adrp	x2, 412000 <_ZdlPvm@@Base+0x2780>
  40ad58:	mov	x3, x20
  40ad5c:	mov	x4, x5
  40ad60:	add	x2, x2, #0xba0
  40ad64:	bl	407ba0 <feof@plt+0x5ef0>
  40ad68:	b	40a238 <feof@plt+0x8588>
  40ad6c:	add	x20, sp, #0xc0
  40ad70:	mov	x1, x19
  40ad74:	mov	x0, x20
  40ad78:	bl	407548 <feof@plt+0x5898>
  40ad7c:	ldr	w0, [sp, #276]
  40ad80:	cbnz	w0, 40a238 <feof@plt+0x8588>
  40ad84:	ldr	w1, [sp, #264]
  40ad88:	adrp	x5, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40ad8c:	ldr	x0, [sp, #256]
  40ad90:	add	x5, x5, #0xf98
  40ad94:	adrp	x2, 412000 <_ZdlPvm@@Base+0x2780>
  40ad98:	mov	x3, x20
  40ad9c:	mov	x4, x5
  40ada0:	add	x2, x2, #0xb80
  40ada4:	bl	407ba0 <feof@plt+0x5ef0>
  40ada8:	b	40a238 <feof@plt+0x8588>
  40adac:	add	x20, sp, #0xc0
  40adb0:	mov	x1, x19
  40adb4:	mov	x0, x20
  40adb8:	bl	407548 <feof@plt+0x5898>
  40adbc:	ldr	w0, [sp, #276]
  40adc0:	cbnz	w0, 40a238 <feof@plt+0x8588>
  40adc4:	ldr	w1, [sp, #264]
  40adc8:	adrp	x5, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40adcc:	ldr	x0, [sp, #256]
  40add0:	add	x5, x5, #0xf98
  40add4:	adrp	x2, 412000 <_ZdlPvm@@Base+0x2780>
  40add8:	mov	x3, x20
  40addc:	mov	x4, x5
  40ade0:	add	x2, x2, #0xb68
  40ade4:	bl	407ba0 <feof@plt+0x5ef0>
  40ade8:	b	40a238 <feof@plt+0x8588>
  40adec:	add	x20, sp, #0xd0
  40adf0:	mov	x1, x19
  40adf4:	mov	x0, x20
  40adf8:	bl	407548 <feof@plt+0x5898>
  40adfc:	ldr	w0, [sp, #276]
  40ae00:	cbnz	w0, 40a238 <feof@plt+0x8588>
  40ae04:	ldr	w1, [sp, #264]
  40ae08:	adrp	x5, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40ae0c:	ldr	x0, [sp, #256]
  40ae10:	add	x5, x5, #0xf98
  40ae14:	adrp	x2, 412000 <_ZdlPvm@@Base+0x2780>
  40ae18:	mov	x3, x20
  40ae1c:	mov	x4, x5
  40ae20:	add	x2, x2, #0xc50
  40ae24:	bl	407ba0 <feof@plt+0x5ef0>
  40ae28:	b	40a238 <feof@plt+0x8588>
  40ae2c:	mov	x1, x22
  40ae30:	add	x0, sp, #0xb0
  40ae34:	bl	407548 <feof@plt+0x5898>
  40ae38:	add	x20, sp, #0xc0
  40ae3c:	mov	x1, x19
  40ae40:	mov	x0, x20
  40ae44:	bl	407548 <feof@plt+0x5898>
  40ae48:	ldr	w0, [sp, #276]
  40ae4c:	cbnz	w0, 40a238 <feof@plt+0x8588>
  40ae50:	ldr	w1, [sp, #264]
  40ae54:	adrp	x5, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40ae58:	ldr	x0, [sp, #256]
  40ae5c:	adrp	x2, 412000 <_ZdlPvm@@Base+0x2780>
  40ae60:	mov	x4, x20
  40ae64:	add	x3, sp, #0xb0
  40ae68:	add	x5, x5, #0xf98
  40ae6c:	add	x2, x2, #0xc00
  40ae70:	bl	407ba0 <feof@plt+0x5ef0>
  40ae74:	b	40a238 <feof@plt+0x8588>
  40ae78:	fsub	d0, d0, d1
  40ae7c:	fcvtzs	w19, d0
  40ae80:	b	40a554 <feof@plt+0x88a4>
  40ae84:	add	x20, sp, #0xd0
  40ae88:	mov	x1, x19
  40ae8c:	mov	x0, x20
  40ae90:	bl	407548 <feof@plt+0x5898>
  40ae94:	ldr	w0, [sp, #276]
  40ae98:	cbnz	w0, 40a23c <feof@plt+0x858c>
  40ae9c:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2780>
  40aea0:	mov	x2, x20
  40aea4:	add	x0, sp, #0xf8
  40aea8:	add	x1, x1, #0xa30
  40aeac:	bl	408170 <feof@plt+0x64c0>
  40aeb0:	b	40a23c <feof@plt+0x858c>
  40aeb4:	ldr	w0, [sp, #276]
  40aeb8:	cbnz	w0, 40a238 <feof@plt+0x8588>
  40aebc:	adrp	x2, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40aec0:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2780>
  40aec4:	add	x2, x2, #0xf98
  40aec8:	add	x1, x1, #0xa60
  40aecc:	add	x0, sp, #0xf8
  40aed0:	bl	408170 <feof@plt+0x64c0>
  40aed4:	b	40a238 <feof@plt+0x8588>
  40aed8:	mov	x19, x0
  40aedc:	add	x0, sp, #0xf8
  40aee0:	bl	4081a8 <feof@plt+0x64f8>
  40aee4:	mov	x0, x19
  40aee8:	bl	401c50 <_Unwind_Resume@plt>
  40aeec:	nop
  40aef0:	stp	x29, x30, [sp, #-48]!
  40aef4:	mov	x29, sp
  40aef8:	stp	x19, x20, [sp, #16]
  40aefc:	mov	x20, x0
  40af00:	mov	x0, #0x68                  	// #104
  40af04:	stp	x21, x22, [sp, #32]
  40af08:	mov	x21, x1
  40af0c:	mov	w22, w2
  40af10:	bl	40f818 <_Znwm@@Base>
  40af14:	mov	x19, x0
  40af18:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3780>
  40af1c:	add	x1, x1, #0x50
  40af20:	mov	x0, x20
  40af24:	str	x1, [x19]
  40af28:	str	wzr, [x19, #8]
  40af2c:	str	xzr, [x19, #16]
  40af30:	str	xzr, [x19, #24]
  40af34:	str	xzr, [x19, #64]
  40af38:	str	wzr, [x19, #72]
  40af3c:	str	xzr, [x19, #80]
  40af40:	str	xzr, [x19, #88]
  40af44:	str	xzr, [x19, #96]
  40af48:	bl	4018d0 <strlen@plt>
  40af4c:	add	x0, x0, #0x1
  40af50:	bl	401850 <_Znam@plt>
  40af54:	str	x0, [x19, #32]
  40af58:	mov	x1, x20
  40af5c:	bl	4019d0 <strcpy@plt>
  40af60:	str	xzr, [x19, #40]
  40af64:	str	xzr, [x19, #48]
  40af68:	mov	w2, w22
  40af6c:	str	wzr, [x19, #56]
  40af70:	mov	x1, x21
  40af74:	mov	x0, x19
  40af78:	bl	40a130 <feof@plt+0x8480>
  40af7c:	cbz	w0, 40af94 <feof@plt+0x92e4>
  40af80:	mov	x0, x19
  40af84:	ldp	x19, x20, [sp, #16]
  40af88:	ldp	x21, x22, [sp, #32]
  40af8c:	ldp	x29, x30, [sp], #48
  40af90:	ret
  40af94:	ldr	x1, [x19]
  40af98:	adrp	x0, 408000 <feof@plt+0x6350>
  40af9c:	add	x0, x0, #0x38
  40afa0:	ldr	x1, [x1, #8]
  40afa4:	cmp	x1, x0
  40afa8:	mov	x0, x19
  40afac:	b.ne	40afd8 <feof@plt+0x9328>  // b.any
  40afb0:	bl	407f00 <feof@plt+0x6250>
  40afb4:	mov	x0, x19
  40afb8:	mov	x1, #0x68                  	// #104
  40afbc:	mov	x19, #0x0                   	// #0
  40afc0:	bl	40f880 <_ZdlPvm@@Base>
  40afc4:	mov	x0, x19
  40afc8:	ldp	x19, x20, [sp, #16]
  40afcc:	ldp	x21, x22, [sp, #32]
  40afd0:	ldp	x29, x30, [sp], #48
  40afd4:	ret
  40afd8:	mov	x19, #0x0                   	// #0
  40afdc:	blr	x1
  40afe0:	b	40af80 <feof@plt+0x92d0>
  40afe4:	mov	x1, #0x68                  	// #104
  40afe8:	mov	x20, x0
  40afec:	mov	x0, x19
  40aff0:	bl	40f880 <_ZdlPvm@@Base>
  40aff4:	mov	x0, x20
  40aff8:	bl	401c50 <_Unwind_Resume@plt>
  40affc:	nop
  40b000:	stp	x29, x30, [sp, #-208]!
  40b004:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2780>
  40b008:	add	x0, x0, #0x940
  40b00c:	mov	x29, sp
  40b010:	add	x1, sp, #0x80
  40b014:	stp	x21, x22, [sp, #32]
  40b018:	stp	x25, x26, [sp, #64]
  40b01c:	stp	x27, x28, [sp, #80]
  40b020:	str	wzr, [sp, #120]
  40b024:	bl	40bc90 <feof@plt+0x9fe0>
  40b028:	cbz	x0, 40b608 <feof@plt+0x9958>
  40b02c:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3780>
  40b030:	stp	x19, x20, [sp, #16]
  40b034:	adrp	x20, 413000 <_ZdlPvm@@Base+0x3780>
  40b038:	ldr	q0, [x1, #112]
  40b03c:	add	x20, x20, #0x90
  40b040:	stp	x23, x24, [sp, #48]
  40b044:	adrp	x24, 42b000 <stderr@@GLIBC_2.17+0x140>
  40b048:	add	x20, x20, #0x8
  40b04c:	ldr	x1, [sp, #128]
  40b050:	str	wzr, [x24, #60]
  40b054:	stp	x0, x1, [sp, #160]
  40b058:	str	xzr, [sp, #192]
  40b05c:	str	q0, [sp, #176]
  40b060:	add	x0, sp, #0xa0
  40b064:	bl	4081e8 <feof@plt+0x6538>
  40b068:	cbz	w0, 40b1b8 <feof@plt+0x9508>
  40b06c:	ldr	x0, [sp, #192]
  40b070:	adrp	x19, 412000 <_ZdlPvm@@Base+0x2780>
  40b074:	add	x19, x19, #0x990
  40b078:	mov	x1, x19
  40b07c:	bl	4019e0 <strtok@plt>
  40b080:	mov	x22, x0
  40b084:	mov	x1, x22
  40b088:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2780>
  40b08c:	add	x0, x0, #0xcd0
  40b090:	bl	401ba0 <strcmp@plt>
  40b094:	cbz	w0, 40b268 <feof@plt+0x95b8>
  40b098:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2780>
  40b09c:	mov	x1, x22
  40b0a0:	add	x0, x0, #0xcd8
  40b0a4:	bl	401ba0 <strcmp@plt>
  40b0a8:	cbz	w0, 40b2e4 <feof@plt+0x9634>
  40b0ac:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2780>
  40b0b0:	mov	x1, x22
  40b0b4:	add	x0, x0, #0xce0
  40b0b8:	bl	401ba0 <strcmp@plt>
  40b0bc:	cbz	w0, 40b2ec <feof@plt+0x963c>
  40b0c0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2780>
  40b0c4:	mov	x1, x22
  40b0c8:	add	x0, x0, #0xce8
  40b0cc:	bl	401ba0 <strcmp@plt>
  40b0d0:	cbz	w0, 40b358 <feof@plt+0x96a8>
  40b0d4:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2780>
  40b0d8:	mov	x1, x22
  40b0dc:	add	x0, x0, #0xcf8
  40b0e0:	bl	401ba0 <strcmp@plt>
  40b0e4:	cbz	w0, 40b428 <feof@plt+0x9778>
  40b0e8:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2780>
  40b0ec:	mov	x1, x22
  40b0f0:	add	x0, x0, #0xd08
  40b0f4:	bl	401ba0 <strcmp@plt>
  40b0f8:	cbz	w0, 40b4a4 <feof@plt+0x97f4>
  40b0fc:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2780>
  40b100:	mov	x1, x22
  40b104:	add	x0, x0, #0xd18
  40b108:	bl	401ba0 <strcmp@plt>
  40b10c:	cbz	w0, 40b51c <feof@plt+0x986c>
  40b110:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2780>
  40b114:	mov	x1, x22
  40b118:	add	x0, x0, #0xd20
  40b11c:	bl	401ba0 <strcmp@plt>
  40b120:	cbz	w0, 40b524 <feof@plt+0x9874>
  40b124:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2780>
  40b128:	mov	x1, x22
  40b12c:	add	x0, x0, #0xd30
  40b130:	bl	401ba0 <strcmp@plt>
  40b134:	cbz	w0, 40b52c <feof@plt+0x987c>
  40b138:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2780>
  40b13c:	mov	x1, x22
  40b140:	add	x0, x0, #0xd38
  40b144:	bl	401ba0 <strcmp@plt>
  40b148:	cbz	w0, 40bc24 <feof@plt+0x9f74>
  40b14c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2780>
  40b150:	mov	x1, x22
  40b154:	add	x0, x0, #0xd78
  40b158:	bl	401ba0 <strcmp@plt>
  40b15c:	cbz	w0, 40b20c <feof@plt+0x955c>
  40b160:	mov	x1, x22
  40b164:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2780>
  40b168:	add	x0, x0, #0xda8
  40b16c:	bl	401ba0 <strcmp@plt>
  40b170:	mov	w21, w0
  40b174:	cbz	w0, 40b360 <feof@plt+0x96b0>
  40b178:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2780>
  40b17c:	mov	x1, x22
  40b180:	add	x0, x0, #0xe28
  40b184:	bl	401ba0 <strcmp@plt>
  40b188:	cbz	w0, 40b4ac <feof@plt+0x97fc>
  40b18c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2780>
  40b190:	mov	x1, x22
  40b194:	add	x0, x0, #0xe70
  40b198:	bl	401ba0 <strcmp@plt>
  40b19c:	cbnz	w0, 40b244 <feof@plt+0x9594>
  40b1a0:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x140>
  40b1a4:	mov	w1, #0x1                   	// #1
  40b1a8:	str	w1, [x0, #16]
  40b1ac:	add	x0, sp, #0xa0
  40b1b0:	bl	4081e8 <feof@plt+0x6538>
  40b1b4:	cbnz	w0, 40b06c <feof@plt+0x93bc>
  40b1b8:	ldr	w0, [x24, #60]
  40b1bc:	cbnz	w0, 40b81c <feof@plt+0x9b6c>
  40b1c0:	ldr	w0, [sp, #188]
  40b1c4:	cbz	w0, 40b9bc <feof@plt+0x9d0c>
  40b1c8:	mov	w21, #0x0                   	// #0
  40b1cc:	ldr	x0, [sp, #192]
  40b1d0:	cbz	x0, 40b1d8 <feof@plt+0x9528>
  40b1d4:	bl	401af0 <_ZdaPv@plt>
  40b1d8:	ldr	x0, [sp, #168]
  40b1dc:	bl	401950 <free@plt>
  40b1e0:	ldr	x0, [sp, #160]
  40b1e4:	cbz	x0, 40b430 <feof@plt+0x9780>
  40b1e8:	bl	401910 <fclose@plt>
  40b1ec:	ldp	x19, x20, [sp, #16]
  40b1f0:	ldp	x23, x24, [sp, #48]
  40b1f4:	mov	w0, w21
  40b1f8:	ldp	x21, x22, [sp, #32]
  40b1fc:	ldp	x25, x26, [sp, #64]
  40b200:	ldp	x27, x28, [sp, #80]
  40b204:	ldp	x29, x30, [sp], #208
  40b208:	ret
  40b20c:	mov	x1, x19
  40b210:	mov	x0, #0x0                   	// #0
  40b214:	bl	4019e0 <strtok@plt>
  40b218:	mov	x19, x0
  40b21c:	cbz	x0, 40ba4c <feof@plt+0x9d9c>
  40b220:	bl	4018d0 <strlen@plt>
  40b224:	add	x0, x0, #0x1
  40b228:	bl	401850 <_Znam@plt>
  40b22c:	mov	x1, x19
  40b230:	mov	x19, x0
  40b234:	bl	4019d0 <strcpy@plt>
  40b238:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40b23c:	str	x19, [x0, #4072]
  40b240:	b	40b060 <feof@plt+0x93b0>
  40b244:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2780>
  40b248:	mov	x1, x22
  40b24c:	add	x0, x0, #0xe88
  40b250:	bl	401ba0 <strcmp@plt>
  40b254:	cbnz	w0, 40b2f4 <feof@plt+0x9644>
  40b258:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x140>
  40b25c:	mov	w1, #0x1                   	// #1
  40b260:	str	w1, [x0, #20]
  40b264:	b	40b060 <feof@plt+0x93b0>
  40b268:	mov	w21, #0x0                   	// #0
  40b26c:	nop
  40b270:	mov	x1, x19
  40b274:	mov	x0, #0x0                   	// #0
  40b278:	bl	4019e0 <strtok@plt>
  40b27c:	mov	x19, x0
  40b280:	cbz	x0, 40b9f0 <feof@plt+0x9d40>
  40b284:	ubfiz	x21, x21, #4, #4
  40b288:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2780>
  40b28c:	add	x21, x20, x21
  40b290:	add	x1, x1, #0x9a8
  40b294:	ldr	x2, [x21, #8]
  40b298:	bl	401ab0 <__isoc99_sscanf@plt>
  40b29c:	cmp	w0, #0x1
  40b2a0:	b.eq	40b060 <feof@plt+0x93b0>  // b.none
  40b2a4:	add	x23, sp, #0x90
  40b2a8:	mov	x1, x19
  40b2ac:	mov	x0, x23
  40b2b0:	bl	407548 <feof@plt+0x5898>
  40b2b4:	ldr	w0, [sp, #188]
  40b2b8:	cbnz	w0, 40b1c8 <feof@plt+0x9518>
  40b2bc:	ldr	w1, [sp, #176]
  40b2c0:	adrp	x5, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40b2c4:	ldr	x0, [sp, #168]
  40b2c8:	add	x5, x5, #0xf98
  40b2cc:	adrp	x2, 412000 <_ZdlPvm@@Base+0x2780>
  40b2d0:	mov	x3, x23
  40b2d4:	mov	x4, x5
  40b2d8:	add	x2, x2, #0xd68
  40b2dc:	bl	407ba0 <feof@plt+0x5ef0>
  40b2e0:	b	40b1c8 <feof@plt+0x9518>
  40b2e4:	mov	w21, #0x1                   	// #1
  40b2e8:	b	40b270 <feof@plt+0x95c0>
  40b2ec:	mov	w21, #0x2                   	// #2
  40b2f0:	b	40b270 <feof@plt+0x95c0>
  40b2f4:	mov	x1, x22
  40b2f8:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2780>
  40b2fc:	add	x0, x0, #0xe98
  40b300:	bl	401ba0 <strcmp@plt>
  40b304:	mov	w21, w0
  40b308:	cbz	w0, 40b544 <feof@plt+0x9894>
  40b30c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2780>
  40b310:	mov	x1, x22
  40b314:	add	x0, x0, #0xf00
  40b318:	bl	401ba0 <strcmp@plt>
  40b31c:	cbz	w0, 40b6fc <feof@plt+0x9a4c>
  40b320:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2780>
  40b324:	mov	x1, x22
  40b328:	add	x0, x0, #0xf08
  40b32c:	bl	401ba0 <strcmp@plt>
  40b330:	cbz	w0, 40b534 <feof@plt+0x9884>
  40b334:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2780>
  40b338:	mov	x1, x22
  40b33c:	add	x0, x0, #0xf18
  40b340:	bl	401ba0 <strcmp@plt>
  40b344:	cbnz	w0, 40b62c <feof@plt+0x997c>
  40b348:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x140>
  40b34c:	mov	w1, #0x1                   	// #1
  40b350:	str	w1, [x0, #12]
  40b354:	b	40b060 <feof@plt+0x93b0>
  40b358:	mov	w21, #0x3                   	// #3
  40b35c:	b	40b270 <feof@plt+0x95c0>
  40b360:	mov	x1, x19
  40b364:	mov	x0, #0x0                   	// #0
  40b368:	bl	4019e0 <strtok@plt>
  40b36c:	mov	x22, x0
  40b370:	cbz	x0, 40ba84 <feof@plt+0x9dd4>
  40b374:	add	x2, sp, #0x78
  40b378:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2780>
  40b37c:	add	x1, x1, #0x9a8
  40b380:	bl	401ab0 <__isoc99_sscanf@plt>
  40b384:	cmp	w0, #0x1
  40b388:	b.ne	40ba84 <feof@plt+0x9dd4>  // b.any
  40b38c:	ldr	w0, [sp, #120]
  40b390:	cmp	w0, #0x0
  40b394:	b.le	40ba84 <feof@plt+0x9dd4>
  40b398:	add	w0, w0, #0x1
  40b39c:	sbfiz	x0, x0, #3, #32
  40b3a0:	bl	401850 <_Znam@plt>
  40b3a4:	adrp	x23, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40b3a8:	ldr	w1, [sp, #120]
  40b3ac:	add	x25, x23, #0xff8
  40b3b0:	mov	x22, #0x0                   	// #0
  40b3b4:	str	x0, [x23, #4088]
  40b3b8:	cmp	w1, #0x0
  40b3bc:	b.le	40b484 <feof@plt+0x97d4>
  40b3c0:	mov	x1, x19
  40b3c4:	mov	x0, #0x0                   	// #0
  40b3c8:	bl	4019e0 <strtok@plt>
  40b3cc:	mov	x21, x0
  40b3d0:	cbz	x0, 40b3ec <feof@plt+0x973c>
  40b3d4:	b	40b450 <feof@plt+0x97a0>
  40b3d8:	ldr	x0, [sp, #192]
  40b3dc:	mov	x1, x19
  40b3e0:	bl	4019e0 <strtok@plt>
  40b3e4:	mov	x21, x0
  40b3e8:	cbnz	x0, 40b450 <feof@plt+0x97a0>
  40b3ec:	add	x0, sp, #0xa0
  40b3f0:	bl	4081e8 <feof@plt+0x6538>
  40b3f4:	cbnz	w0, 40b3d8 <feof@plt+0x9728>
  40b3f8:	ldr	w0, [sp, #188]
  40b3fc:	cbnz	w0, 40b1c8 <feof@plt+0x9518>
  40b400:	ldr	w1, [sp, #176]
  40b404:	adrp	x5, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40b408:	ldr	x0, [sp, #168]
  40b40c:	add	x5, x5, #0xf98
  40b410:	adrp	x2, 412000 <_ZdlPvm@@Base+0x2780>
  40b414:	mov	x4, x5
  40b418:	mov	x3, x5
  40b41c:	add	x2, x2, #0xdd0
  40b420:	bl	407ba0 <feof@plt+0x5ef0>
  40b424:	b	40b1c8 <feof@plt+0x9518>
  40b428:	mov	w21, #0x4                   	// #4
  40b42c:	b	40b270 <feof@plt+0x95c0>
  40b430:	mov	w0, w21
  40b434:	ldp	x19, x20, [sp, #16]
  40b438:	ldp	x21, x22, [sp, #32]
  40b43c:	ldp	x23, x24, [sp, #48]
  40b440:	ldp	x25, x26, [sp, #64]
  40b444:	ldp	x27, x28, [sp, #80]
  40b448:	ldp	x29, x30, [sp], #208
  40b44c:	ret
  40b450:	mov	x0, x21
  40b454:	bl	4018d0 <strlen@plt>
  40b458:	add	x0, x0, #0x1
  40b45c:	bl	401850 <_Znam@plt>
  40b460:	mov	x1, x21
  40b464:	mov	x21, x0
  40b468:	bl	4019d0 <strcpy@plt>
  40b46c:	ldr	x1, [x25]
  40b470:	ldr	w0, [sp, #120]
  40b474:	str	x21, [x1, x22, lsl #3]
  40b478:	add	x22, x22, #0x1
  40b47c:	cmp	w0, w22
  40b480:	b.gt	40b3c0 <feof@plt+0x9710>
  40b484:	mov	x1, x19
  40b488:	mov	x0, #0x0                   	// #0
  40b48c:	bl	4019e0 <strtok@plt>
  40b490:	cbnz	x0, 40bc2c <feof@plt+0x9f7c>
  40b494:	ldr	x0, [x23, #4088]
  40b498:	ldrsw	x1, [sp, #120]
  40b49c:	str	xzr, [x0, x1, lsl #3]
  40b4a0:	b	40b060 <feof@plt+0x93b0>
  40b4a4:	mov	w21, #0x5                   	// #5
  40b4a8:	b	40b270 <feof@plt+0x95c0>
  40b4ac:	mov	x1, x19
  40b4b0:	mov	x0, #0x0                   	// #0
  40b4b4:	bl	4019e0 <strtok@plt>
  40b4b8:	cbz	x0, 40bb14 <feof@plt+0x9e64>
  40b4bc:	adrp	x21, 42b000 <stderr@@GLIBC_2.17+0x140>
  40b4c0:	add	x23, sp, #0x90
  40b4c4:	add	x21, x21, #0x28
  40b4c8:	add	x3, sp, #0x88
  40b4cc:	mov	x2, x23
  40b4d0:	mov	x1, x21
  40b4d4:	bl	409ec0 <feof@plt+0x8210>
  40b4d8:	cbnz	w0, 40b5d4 <feof@plt+0x9924>
  40b4dc:	mov	x1, x19
  40b4e0:	mov	x0, #0x0                   	// #0
  40b4e4:	bl	4019e0 <strtok@plt>
  40b4e8:	cbnz	x0, 40b4c8 <feof@plt+0x9818>
  40b4ec:	ldr	w0, [sp, #188]
  40b4f0:	cbnz	w0, 40b1c8 <feof@plt+0x9518>
  40b4f4:	ldr	w1, [sp, #176]
  40b4f8:	adrp	x5, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40b4fc:	ldr	x0, [sp, #168]
  40b500:	add	x5, x5, #0xf98
  40b504:	adrp	x2, 412000 <_ZdlPvm@@Base+0x2780>
  40b508:	mov	x4, x5
  40b50c:	mov	x3, x5
  40b510:	add	x2, x2, #0xe60
  40b514:	bl	407ba0 <feof@plt+0x5ef0>
  40b518:	b	40b1c8 <feof@plt+0x9518>
  40b51c:	mov	w21, #0x6                   	// #6
  40b520:	b	40b270 <feof@plt+0x95c0>
  40b524:	mov	w21, #0x7                   	// #7
  40b528:	b	40b270 <feof@plt+0x95c0>
  40b52c:	mov	w21, #0x8                   	// #8
  40b530:	b	40b270 <feof@plt+0x95c0>
  40b534:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x140>
  40b538:	mov	w1, #0x1                   	// #1
  40b53c:	str	w1, [x0, #24]
  40b540:	b	40b060 <feof@plt+0x93b0>
  40b544:	mov	x0, #0x40                  	// #64
  40b548:	bl	401850 <_Znam@plt>
  40b54c:	adrp	x1, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40b550:	add	x27, x1, #0xff0
  40b554:	adrp	x2, 412000 <_ZdlPvm@@Base+0x2780>
  40b558:	mov	x26, #0x0                   	// #0
  40b55c:	add	x2, x2, #0xec8
  40b560:	str	x0, [x1, #4080]
  40b564:	mov	w25, #0x10                  	// #16
  40b568:	str	x2, [sp, #104]
  40b56c:	mov	x1, x19
  40b570:	mov	x0, #0x0                   	// #0
  40b574:	bl	4019e0 <strtok@plt>
  40b578:	mov	x22, x0
  40b57c:	cbz	x0, 40b598 <feof@plt+0x98e8>
  40b580:	b	40b898 <feof@plt+0x9be8>
  40b584:	ldr	x0, [sp, #192]
  40b588:	mov	x1, x19
  40b58c:	bl	4019e0 <strtok@plt>
  40b590:	mov	x22, x0
  40b594:	cbnz	x0, 40b898 <feof@plt+0x9be8>
  40b598:	add	x0, sp, #0xa0
  40b59c:	bl	4081e8 <feof@plt+0x6538>
  40b5a0:	cbnz	w0, 40b584 <feof@plt+0x98d4>
  40b5a4:	ldr	w0, [sp, #188]
  40b5a8:	cbnz	w0, 40b1cc <feof@plt+0x951c>
  40b5ac:	ldr	w1, [sp, #176]
  40b5b0:	adrp	x5, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40b5b4:	ldr	x0, [sp, #168]
  40b5b8:	add	x5, x5, #0xf98
  40b5bc:	adrp	x2, 412000 <_ZdlPvm@@Base+0x2780>
  40b5c0:	mov	x4, x5
  40b5c4:	mov	x3, x5
  40b5c8:	add	x2, x2, #0xea0
  40b5cc:	bl	407ba0 <feof@plt+0x5ef0>
  40b5d0:	b	40b1cc <feof@plt+0x951c>
  40b5d4:	ldr	w0, [x24, #60]
  40b5d8:	fmov	d0, #5.000000000000000000e-01
  40b5dc:	ldp	d1, d3, [sp, #136]
  40b5e0:	adrp	x3, 42b000 <stderr@@GLIBC_2.17+0x140>
  40b5e4:	scvtf	d2, w0
  40b5e8:	adrp	x2, 42b000 <stderr@@GLIBC_2.17+0x140>
  40b5ec:	fmadd	d1, d2, d1, d0
  40b5f0:	fmadd	d0, d2, d3, d0
  40b5f4:	fcvtzs	w1, d1
  40b5f8:	fcvtzs	w0, d0
  40b5fc:	str	w1, [x3, #52]
  40b600:	str	w0, [x2, #48]
  40b604:	b	40b060 <feof@plt+0x93b0>
  40b608:	adrp	x3, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40b60c:	add	x3, x3, #0xf98
  40b610:	mov	x2, x3
  40b614:	mov	x1, x3
  40b618:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2780>
  40b61c:	mov	w21, #0x0                   	// #0
  40b620:	add	x0, x0, #0xcb8
  40b624:	bl	4077c8 <feof@plt+0x5b18>
  40b628:	b	40b1f4 <feof@plt+0x9544>
  40b62c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2780>
  40b630:	mov	x1, x22
  40b634:	add	x0, x0, #0xf38
  40b638:	bl	401ba0 <strcmp@plt>
  40b63c:	cbz	w0, 40b93c <feof@plt+0x9c8c>
  40b640:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2780>
  40b644:	mov	x1, x22
  40b648:	add	x0, x0, #0xf40
  40b64c:	bl	401ba0 <strcmp@plt>
  40b650:	cbz	w0, 40bac4 <feof@plt+0x9e14>
  40b654:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2780>
  40b658:	mov	x1, x22
  40b65c:	add	x0, x0, #0xaa8
  40b660:	bl	401ba0 <strcmp@plt>
  40b664:	cbz	w0, 40b1b8 <feof@plt+0x9508>
  40b668:	adrp	x21, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40b66c:	ldr	x0, [x21, #4056]
  40b670:	cbz	x0, 40b060 <feof@plt+0x93b0>
  40b674:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2780>
  40b678:	mov	x0, #0x0                   	// #0
  40b67c:	add	x1, x1, #0x508
  40b680:	bl	4019e0 <strtok@plt>
  40b684:	ldr	x23, [x21, #4056]
  40b688:	mov	x19, x0
  40b68c:	cbz	x0, 40b6e4 <feof@plt+0x9a34>
  40b690:	ldrb	w0, [x0]
  40b694:	adrp	x21, 42c000 <stderr@@GLIBC_2.17+0x1140>
  40b698:	add	x21, x21, #0x950
  40b69c:	ldrb	w0, [x21, w0, sxtw]
  40b6a0:	cbz	w0, 40b6b0 <feof@plt+0x9a00>
  40b6a4:	ldrb	w0, [x19, #1]!
  40b6a8:	ldrb	w0, [x21, w0, sxtw]
  40b6ac:	cbnz	w0, 40b6a4 <feof@plt+0x99f4>
  40b6b0:	mov	x0, x19
  40b6b4:	bl	4018d0 <strlen@plt>
  40b6b8:	add	x0, x19, x0
  40b6bc:	cmp	x19, x0
  40b6c0:	b.cc	40b6d4 <feof@plt+0x9a24>  // b.lo, b.ul, b.last
  40b6c4:	b	40b6e0 <feof@plt+0x9a30>
  40b6c8:	sub	x0, x0, #0x1
  40b6cc:	cmp	x19, x0
  40b6d0:	b.eq	40b6e0 <feof@plt+0x9a30>  // b.none
  40b6d4:	ldurb	w1, [x0, #-1]
  40b6d8:	ldrb	w1, [x21, w1, sxtw]
  40b6dc:	cbnz	w1, 40b6c8 <feof@plt+0x9a18>
  40b6e0:	strb	wzr, [x0]
  40b6e4:	ldr	w3, [sp, #176]
  40b6e8:	mov	x1, x19
  40b6ec:	ldr	x2, [sp, #168]
  40b6f0:	mov	x0, x22
  40b6f4:	blr	x23
  40b6f8:	b	40b060 <feof@plt+0x93b0>
  40b6fc:	mov	x0, #0x28                  	// #40
  40b700:	bl	401850 <_Znam@plt>
  40b704:	movi	v0.4s, #0x0
  40b708:	adrp	x1, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40b70c:	mov	x21, #0x0                   	// #0
  40b710:	add	x28, x1, #0xfe0
  40b714:	str	x0, [x1, #4064]
  40b718:	mov	w25, #0x5                   	// #5
  40b71c:	str	xzr, [x0, #32]
  40b720:	stp	q0, q0, [x0]
  40b724:	b	40b750 <feof@plt+0x9aa0>
  40b728:	mov	x0, x22
  40b72c:	bl	4018d0 <strlen@plt>
  40b730:	add	x0, x0, #0x1
  40b734:	bl	401850 <_Znam@plt>
  40b738:	mov	x1, x22
  40b73c:	mov	x22, x0
  40b740:	bl	4019d0 <strcpy@plt>
  40b744:	ldr	x0, [x28]
  40b748:	str	x22, [x0, x21, lsl #3]
  40b74c:	add	x21, x21, #0x1
  40b750:	mov	x1, x19
  40b754:	mov	x0, #0x0                   	// #0
  40b758:	mov	w27, w21
  40b75c:	bl	4019e0 <strtok@plt>
  40b760:	mov	w26, w21
  40b764:	mov	x22, x0
  40b768:	cbz	x0, 40b060 <feof@plt+0x93b0>
  40b76c:	add	w0, w21, #0x1
  40b770:	cmp	w25, w0
  40b774:	b.gt	40b728 <feof@plt+0x9a78>
  40b778:	lsl	w25, w25, #1
  40b77c:	ldr	x23, [x28]
  40b780:	sbfiz	x0, x25, #3, #32
  40b784:	bl	401850 <_Znam@plt>
  40b788:	str	x0, [x28]
  40b78c:	mov	w3, w21
  40b790:	cbz	x21, 40ba7c <feof@plt+0x9dcc>
  40b794:	add	x1, x23, #0xf
  40b798:	sub	w2, w21, #0x1
  40b79c:	sub	x1, x1, x0
  40b7a0:	cmp	x1, #0x1e
  40b7a4:	ccmp	w2, #0x9, #0x0, hi  // hi = pmore
  40b7a8:	b.ls	40ba30 <feof@plt+0x9d80>  // b.plast
  40b7ac:	lsr	w2, w21, #1
  40b7b0:	mov	x1, #0x0                   	// #0
  40b7b4:	lsl	x2, x2, #4
  40b7b8:	ldr	q0, [x23, x1]
  40b7bc:	str	q0, [x0, x1]
  40b7c0:	add	x1, x1, #0x10
  40b7c4:	cmp	x1, x2
  40b7c8:	b.ne	40b7b8 <feof@plt+0x9b08>  // b.any
  40b7cc:	and	w1, w27, #0xfffffffe
  40b7d0:	tbz	w27, #0, 40b7dc <feof@plt+0x9b2c>
  40b7d4:	ldr	x2, [x23, x1, lsl #3]
  40b7d8:	str	x2, [x0, x1, lsl #3]
  40b7dc:	cmp	w25, w3
  40b7e0:	b.le	40b810 <feof@plt+0x9b60>
  40b7e4:	sub	w2, w25, #0x1
  40b7e8:	cmp	w25, w26
  40b7ec:	sub	w2, w2, w26
  40b7f0:	mov	x3, #0x8                   	// #8
  40b7f4:	add	x2, x2, #0x1
  40b7f8:	add	x0, x0, w26, sxtw #3
  40b7fc:	mov	w1, #0x0                   	// #0
  40b800:	lsl	x2, x2, #3
  40b804:	csel	x2, x2, x3, gt
  40b808:	bl	401960 <memset@plt>
  40b80c:	cbz	x23, 40b728 <feof@plt+0x9a78>
  40b810:	mov	x0, x23
  40b814:	bl	401af0 <_ZdaPv@plt>
  40b818:	b	40b728 <feof@plt+0x9a78>
  40b81c:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x140>
  40b820:	ldr	w0, [x0, #56]
  40b824:	cbz	w0, 40b94c <feof@plt+0x9c9c>
  40b828:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40b82c:	ldr	x0, [x0, #4088]
  40b830:	cbz	x0, 40bae4 <feof@plt+0x9e34>
  40b834:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40b838:	ldr	x0, [x0, #4080]
  40b83c:	cbz	x0, 40bba4 <feof@plt+0x9ef4>
  40b840:	adrp	x0, 429000 <_Znam@GLIBCXX_3.4>
  40b844:	ldr	w0, [x0, #632]
  40b848:	cmp	w0, #0x0
  40b84c:	b.le	40bb74 <feof@plt+0x9ec4>
  40b850:	adrp	x0, 429000 <_Znam@GLIBCXX_3.4>
  40b854:	ldr	w0, [x0, #640]
  40b858:	cmp	w0, #0x0
  40b85c:	b.le	40bb44 <feof@plt+0x9e94>
  40b860:	adrp	x0, 429000 <_Znam@GLIBCXX_3.4>
  40b864:	mov	w21, #0x1                   	// #1
  40b868:	ldr	w0, [x0, #636]
  40b86c:	cmp	w0, #0x0
  40b870:	b.gt	40b1cc <feof@plt+0x951c>
  40b874:	ldr	w0, [sp, #188]
  40b878:	cbnz	w0, 40b1c8 <feof@plt+0x9518>
  40b87c:	adrp	x2, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40b880:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3780>
  40b884:	add	x2, x2, #0xf98
  40b888:	add	x1, x1, #0x10
  40b88c:	add	x0, sp, #0xa0
  40b890:	bl	408170 <feof@plt+0x64c0>
  40b894:	b	40b1c8 <feof@plt+0x9518>
  40b898:	ldr	x1, [sp, #104]
  40b89c:	add	x3, sp, #0x88
  40b8a0:	add	x2, sp, #0x7c
  40b8a4:	mov	x0, x22
  40b8a8:	bl	401ab0 <__isoc99_sscanf@plt>
  40b8ac:	cmp	w0, #0x1
  40b8b0:	b.eq	40b9e4 <feof@plt+0x9d34>  // b.none
  40b8b4:	cmp	w0, #0x2
  40b8b8:	b.ne	40b97c <feof@plt+0x9ccc>  // b.any
  40b8bc:	ldr	w0, [sp, #136]
  40b8c0:	ldr	w1, [sp, #124]
  40b8c4:	cmp	w1, w0
  40b8c8:	cset	w0, le
  40b8cc:	cmp	w1, #0x0
  40b8d0:	ccmp	w0, #0x0, #0x4, ge  // ge = tcont
  40b8d4:	b.eq	40b97c <feof@plt+0x9ccc>  // b.none
  40b8d8:	lsl	w23, w26, #1
  40b8dc:	add	w23, w23, #0x1
  40b8e0:	cmp	w25, w23
  40b8e4:	ldr	x22, [x27]
  40b8e8:	b.gt	40b91c <feof@plt+0x9c6c>
  40b8ec:	lsl	w28, w25, #1
  40b8f0:	sbfiz	x0, x28, #2, #32
  40b8f4:	bl	401850 <_Znam@plt>
  40b8f8:	mov	x1, x22
  40b8fc:	sbfiz	x2, x25, #2, #32
  40b900:	str	x0, [x27]
  40b904:	bl	401870 <memcpy@plt>
  40b908:	mov	x0, x22
  40b90c:	mov	w25, w28
  40b910:	bl	401af0 <_ZdaPv@plt>
  40b914:	ldr	w1, [sp, #124]
  40b918:	ldr	x22, [x27]
  40b91c:	lsl	x0, x26, #3
  40b920:	add	x26, x26, #0x1
  40b924:	str	w1, [x22, x0]
  40b928:	cbz	w1, 40bbf8 <feof@plt+0x9f48>
  40b92c:	add	x22, x22, x0
  40b930:	ldr	w0, [sp, #136]
  40b934:	str	w0, [x22, #4]
  40b938:	b	40b56c <feof@plt+0x98bc>
  40b93c:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x140>
  40b940:	mov	w1, #0x1                   	// #1
  40b944:	str	w1, [x0, #8]
  40b948:	b	40b060 <feof@plt+0x93b0>
  40b94c:	ldr	w0, [sp, #188]
  40b950:	cbnz	w0, 40b1c8 <feof@plt+0x9518>
  40b954:	ldr	w1, [sp, #176]
  40b958:	adrp	x5, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40b95c:	ldr	x0, [sp, #168]
  40b960:	add	x5, x5, #0xf98
  40b964:	adrp	x2, 412000 <_ZdlPvm@@Base+0x2780>
  40b968:	mov	x4, x5
  40b96c:	mov	x3, x5
  40b970:	add	x2, x2, #0xf98
  40b974:	bl	407ba0 <feof@plt+0x5ef0>
  40b978:	b	40b1c8 <feof@plt+0x9518>
  40b97c:	add	x23, sp, #0x90
  40b980:	mov	x1, x22
  40b984:	mov	x0, x23
  40b988:	bl	407548 <feof@plt+0x5898>
  40b98c:	ldr	w0, [sp, #188]
  40b990:	cbnz	w0, 40b1cc <feof@plt+0x951c>
  40b994:	ldr	w1, [sp, #176]
  40b998:	adrp	x5, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40b99c:	ldr	x0, [sp, #168]
  40b9a0:	add	x5, x5, #0xf98
  40b9a4:	adrp	x2, 412000 <_ZdlPvm@@Base+0x2780>
  40b9a8:	mov	x3, x23
  40b9ac:	mov	x4, x5
  40b9b0:	add	x2, x2, #0xed0
  40b9b4:	bl	407ba0 <feof@plt+0x5ef0>
  40b9b8:	b	40b1cc <feof@plt+0x951c>
  40b9bc:	ldr	w1, [sp, #176]
  40b9c0:	adrp	x5, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40b9c4:	ldr	x0, [sp, #168]
  40b9c8:	add	x5, x5, #0xf98
  40b9cc:	adrp	x2, 412000 <_ZdlPvm@@Base+0x2780>
  40b9d0:	mov	x4, x5
  40b9d4:	mov	x3, x5
  40b9d8:	add	x2, x2, #0xf80
  40b9dc:	bl	407ba0 <feof@plt+0x5ef0>
  40b9e0:	b	40b1c8 <feof@plt+0x9518>
  40b9e4:	ldr	w1, [sp, #124]
  40b9e8:	str	w1, [sp, #136]
  40b9ec:	b	40b8cc <feof@plt+0x9c1c>
  40b9f0:	add	x23, sp, #0x90
  40b9f4:	mov	x1, x22
  40b9f8:	mov	x0, x23
  40b9fc:	bl	407548 <feof@plt+0x5898>
  40ba00:	ldr	w0, [sp, #188]
  40ba04:	cbnz	w0, 40b1c8 <feof@plt+0x9518>
  40ba08:	ldr	w1, [sp, #176]
  40ba0c:	adrp	x5, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40ba10:	ldr	x0, [sp, #168]
  40ba14:	add	x5, x5, #0xf98
  40ba18:	adrp	x2, 412000 <_ZdlPvm@@Base+0x2780>
  40ba1c:	mov	x3, x23
  40ba20:	mov	x4, x5
  40ba24:	add	x2, x2, #0xd48
  40ba28:	bl	407ba0 <feof@plt+0x5ef0>
  40ba2c:	b	40b1c8 <feof@plt+0x9518>
  40ba30:	mov	x1, #0x0                   	// #0
  40ba34:	ldr	x2, [x23, x1, lsl #3]
  40ba38:	str	x2, [x0, x1, lsl #3]
  40ba3c:	add	x1, x1, #0x1
  40ba40:	cmp	w3, w1
  40ba44:	b.gt	40ba34 <feof@plt+0x9d84>
  40ba48:	b	40b7dc <feof@plt+0x9b2c>
  40ba4c:	ldr	w0, [sp, #188]
  40ba50:	cbnz	w0, 40b1c8 <feof@plt+0x9518>
  40ba54:	ldr	w1, [sp, #176]
  40ba58:	adrp	x5, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40ba5c:	ldr	x0, [sp, #168]
  40ba60:	add	x5, x5, #0xf98
  40ba64:	adrp	x2, 412000 <_ZdlPvm@@Base+0x2780>
  40ba68:	mov	x4, x5
  40ba6c:	mov	x3, x5
  40ba70:	add	x2, x2, #0xd80
  40ba74:	bl	407ba0 <feof@plt+0x5ef0>
  40ba78:	b	40b1c8 <feof@plt+0x9518>
  40ba7c:	mov	w26, #0x0                   	// #0
  40ba80:	b	40b7e4 <feof@plt+0x9b34>
  40ba84:	add	x23, sp, #0x90
  40ba88:	mov	x1, x22
  40ba8c:	mov	x0, x23
  40ba90:	bl	407548 <feof@plt+0x5898>
  40ba94:	ldr	w0, [sp, #188]
  40ba98:	cbnz	w0, 40b1cc <feof@plt+0x951c>
  40ba9c:	ldr	w1, [sp, #176]
  40baa0:	adrp	x5, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40baa4:	ldr	x0, [sp, #168]
  40baa8:	add	x5, x5, #0xf98
  40baac:	adrp	x2, 412000 <_ZdlPvm@@Base+0x2780>
  40bab0:	mov	x3, x23
  40bab4:	mov	x4, x5
  40bab8:	add	x2, x2, #0xdb0
  40babc:	bl	407ba0 <feof@plt+0x5ef0>
  40bac0:	b	40b1cc <feof@plt+0x951c>
  40bac4:	mov	x1, x19
  40bac8:	mov	x0, #0x0                   	// #0
  40bacc:	bl	4019e0 <strtok@plt>
  40bad0:	cbz	x0, 40bbd4 <feof@plt+0x9f24>
  40bad4:	bl	411468 <_ZdlPvm@@Base+0x1be8>
  40bad8:	adrp	x1, 42b000 <stderr@@GLIBC_2.17+0x140>
  40badc:	str	x0, [x1]
  40bae0:	b	40b060 <feof@plt+0x93b0>
  40bae4:	ldr	w0, [sp, #188]
  40bae8:	cbnz	w0, 40b1c8 <feof@plt+0x9518>
  40baec:	ldr	w1, [sp, #176]
  40baf0:	adrp	x5, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40baf4:	ldr	x0, [sp, #168]
  40baf8:	add	x5, x5, #0xf98
  40bafc:	adrp	x2, 412000 <_ZdlPvm@@Base+0x2780>
  40bb00:	mov	x4, x5
  40bb04:	mov	x3, x5
  40bb08:	add	x2, x2, #0xfb8
  40bb0c:	bl	407ba0 <feof@plt+0x5ef0>
  40bb10:	b	40b1c8 <feof@plt+0x9518>
  40bb14:	ldr	w0, [sp, #188]
  40bb18:	cbnz	w0, 40b1c8 <feof@plt+0x9518>
  40bb1c:	ldr	w1, [sp, #176]
  40bb20:	adrp	x5, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40bb24:	ldr	x0, [sp, #168]
  40bb28:	add	x5, x5, #0xf98
  40bb2c:	adrp	x2, 412000 <_ZdlPvm@@Base+0x2780>
  40bb30:	mov	x4, x5
  40bb34:	mov	x3, x5
  40bb38:	add	x2, x2, #0xe38
  40bb3c:	bl	407ba0 <feof@plt+0x5ef0>
  40bb40:	b	40b1c8 <feof@plt+0x9518>
  40bb44:	ldr	w0, [sp, #188]
  40bb48:	cbnz	w0, 40b1c8 <feof@plt+0x9518>
  40bb4c:	ldr	w1, [sp, #176]
  40bb50:	adrp	x5, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40bb54:	ldr	x0, [sp, #168]
  40bb58:	add	x5, x5, #0xf98
  40bb5c:	adrp	x2, 413000 <_ZdlPvm@@Base+0x3780>
  40bb60:	mov	x4, x5
  40bb64:	mov	x3, x5
  40bb68:	add	x2, x2, #0x0
  40bb6c:	bl	407ba0 <feof@plt+0x5ef0>
  40bb70:	b	40b1c8 <feof@plt+0x9518>
  40bb74:	ldr	w0, [sp, #188]
  40bb78:	cbnz	w0, 40b1c8 <feof@plt+0x9518>
  40bb7c:	ldr	w1, [sp, #176]
  40bb80:	adrp	x5, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40bb84:	ldr	x0, [sp, #168]
  40bb88:	add	x5, x5, #0xf98
  40bb8c:	adrp	x2, 412000 <_ZdlPvm@@Base+0x2780>
  40bb90:	mov	x4, x5
  40bb94:	mov	x3, x5
  40bb98:	add	x2, x2, #0xfe8
  40bb9c:	bl	407ba0 <feof@plt+0x5ef0>
  40bba0:	b	40b1c8 <feof@plt+0x9518>
  40bba4:	ldr	w0, [sp, #188]
  40bba8:	cbnz	w0, 40b1c8 <feof@plt+0x9518>
  40bbac:	ldr	w1, [sp, #176]
  40bbb0:	adrp	x5, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40bbb4:	ldr	x0, [sp, #168]
  40bbb8:	add	x5, x5, #0xf98
  40bbbc:	adrp	x2, 412000 <_ZdlPvm@@Base+0x2780>
  40bbc0:	mov	x4, x5
  40bbc4:	mov	x3, x5
  40bbc8:	add	x2, x2, #0xfd0
  40bbcc:	bl	407ba0 <feof@plt+0x5ef0>
  40bbd0:	b	40b1c8 <feof@plt+0x9518>
  40bbd4:	ldr	w0, [sp, #188]
  40bbd8:	cbnz	w0, 40b1c8 <feof@plt+0x9518>
  40bbdc:	adrp	x2, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40bbe0:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2780>
  40bbe4:	add	x2, x2, #0xf98
  40bbe8:	add	x1, x1, #0xf50
  40bbec:	add	x0, sp, #0xa0
  40bbf0:	bl	408170 <feof@plt+0x64c0>
  40bbf4:	b	40b1c8 <feof@plt+0x9518>
  40bbf8:	cmp	w23, #0x1
  40bbfc:	b.ne	40b060 <feof@plt+0x93b0>  // b.any
  40bc00:	ldr	w0, [sp, #188]
  40bc04:	cbnz	w0, 40b1c8 <feof@plt+0x9518>
  40bc08:	adrp	x2, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40bc0c:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2780>
  40bc10:	add	x2, x2, #0xf98
  40bc14:	add	x1, x1, #0xee8
  40bc18:	add	x0, sp, #0xa0
  40bc1c:	bl	408170 <feof@plt+0x64c0>
  40bc20:	b	40b1c8 <feof@plt+0x9518>
  40bc24:	mov	w21, #0x9                   	// #9
  40bc28:	b	40b270 <feof@plt+0x95c0>
  40bc2c:	ldr	w0, [sp, #188]
  40bc30:	cbnz	w0, 40b1c8 <feof@plt+0x9518>
  40bc34:	adrp	x2, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40bc38:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2780>
  40bc3c:	add	x2, x2, #0xf98
  40bc40:	add	x1, x1, #0xdf8
  40bc44:	add	x0, sp, #0xa0
  40bc48:	bl	408170 <feof@plt+0x64c0>
  40bc4c:	b	40b1c8 <feof@plt+0x9518>
  40bc50:	mov	x19, x0
  40bc54:	add	x0, sp, #0xa0
  40bc58:	bl	4081a8 <feof@plt+0x64f8>
  40bc5c:	mov	x0, x19
  40bc60:	bl	401c50 <_Unwind_Resume@plt>
  40bc64:	nop
  40bc68:	adrp	x1, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40bc6c:	mov	x2, x0
  40bc70:	ldr	x0, [x1, #4056]
  40bc74:	str	x2, [x1, #4056]
  40bc78:	ret
  40bc7c:	nop
  40bc80:	mov	x1, x0
  40bc84:	adrp	x2, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40bc88:	add	x0, x2, #0xfc8
  40bc8c:	b	40ff58 <_ZdlPvm@@Base+0x6d8>
  40bc90:	stp	x29, x30, [sp, #-48]!
  40bc94:	mov	x29, sp
  40bc98:	stp	x21, x22, [sp, #32]
  40bc9c:	adrp	x22, 429000 <_Znam@GLIBCXX_3.4>
  40bca0:	mov	x21, x0
  40bca4:	stp	x19, x20, [sp, #16]
  40bca8:	mov	x20, x1
  40bcac:	bl	4018d0 <strlen@plt>
  40bcb0:	mov	x19, x0
  40bcb4:	ldr	x0, [x22, #624]
  40bcb8:	bl	4018d0 <strlen@plt>
  40bcbc:	add	x0, x19, x0
  40bcc0:	add	x0, x0, #0x5
  40bcc4:	bl	401850 <_Znam@plt>
  40bcc8:	ldr	x2, [x22, #624]
  40bccc:	mov	x3, x21
  40bcd0:	mov	x19, x0
  40bcd4:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3780>
  40bcd8:	add	x1, x1, #0x138
  40bcdc:	bl	4019f0 <sprintf@plt>
  40bce0:	mov	x1, x19
  40bce4:	mov	x2, x20
  40bce8:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40bcec:	add	x0, x0, #0xfc8
  40bcf0:	bl	410068 <_ZdlPvm@@Base+0x7e8>
  40bcf4:	mov	x1, x0
  40bcf8:	mov	x0, x19
  40bcfc:	mov	x19, x1
  40bd00:	bl	401af0 <_ZdaPv@plt>
  40bd04:	mov	x0, x19
  40bd08:	ldp	x19, x20, [sp, #16]
  40bd0c:	ldp	x21, x22, [sp, #32]
  40bd10:	ldp	x29, x30, [sp], #48
  40bd14:	ret
  40bd18:	ldp	w11, w5, [x1, #48]
  40bd1c:	ldr	w10, [x1]
  40bd20:	cmp	w11, w5
  40bd24:	ccmp	w5, w10, #0x0, lt  // lt = tstop
  40bd28:	b.ge	40bef8 <feof@plt+0xa248>  // b.tcont
  40bd2c:	sbfiz	x8, x5, #3, #32
  40bd30:	sxtw	x13, w5
  40bd34:	add	x9, x8, #0x10
  40bd38:	add	x7, x0, x8
  40bd3c:	mov	w6, w10
  40bd40:	mov	w4, w11
  40bd44:	add	x12, x0, #0x8
  40bd48:	stp	x29, x30, [sp, #-16]!
  40bd4c:	mov	x29, sp
  40bd50:	sub	w16, w6, w5
  40bd54:	sub	w17, w5, w4
  40bd58:	cmp	w16, w17
  40bd5c:	b.le	40be0c <feof@plt+0xa15c>
  40bd60:	sxtw	x18, w4
  40bd64:	sub	w6, w6, w17
  40bd68:	add	x2, x18, #0x2
  40bd6c:	sub	w16, w17, #0x1
  40bd70:	sbfiz	x14, x6, #3, #32
  40bd74:	sxtw	x15, w6
  40bd78:	lsl	x2, x2, #3
  40bd7c:	add	x30, x14, #0x10
  40bd80:	sub	x3, x2, #0x10
  40bd84:	cmp	x3, x30
  40bd88:	ccmp	x14, x2, #0x0, lt  // lt = tstop
  40bd8c:	ccmp	w16, #0x4, #0x0, ge  // ge = tcont
  40bd90:	b.ls	40bec4 <feof@plt+0xa214>  // b.plast
  40bd94:	lsr	w15, w17, #1
  40bd98:	add	x3, x0, x3
  40bd9c:	add	x14, x0, x14
  40bda0:	mov	x2, #0x0                   	// #0
  40bda4:	lsl	x15, x15, #4
  40bda8:	ldr	q1, [x14, x2]
  40bdac:	ldr	q0, [x3, x2]
  40bdb0:	str	q1, [x3, x2]
  40bdb4:	str	q0, [x14, x2]
  40bdb8:	add	x2, x2, #0x10
  40bdbc:	cmp	x15, x2
  40bdc0:	b.ne	40bda8 <feof@plt+0xa0f8>  // b.any
  40bdc4:	and	w2, w17, #0xfffffffe
  40bdc8:	tbz	w17, #0, 40bdec <feof@plt+0xa13c>
  40bdcc:	add	w3, w2, w6
  40bdd0:	add	w2, w2, w4
  40bdd4:	sxtw	x3, w3
  40bdd8:	sxtw	x2, w2
  40bddc:	ldr	x15, [x0, x3, lsl #3]
  40bde0:	ldr	x14, [x0, x2, lsl #3]
  40bde4:	str	x15, [x0, x2, lsl #3]
  40bde8:	str	x14, [x0, x3, lsl #3]
  40bdec:	cmp	w6, w5
  40bdf0:	ccmp	w4, w5, #0x0, gt
  40bdf4:	b.lt	40bd50 <feof@plt+0xa0a0>  // b.tstop
  40bdf8:	sub	w5, w10, w5
  40bdfc:	add	w11, w5, w11
  40be00:	stp	w11, w10, [x1, #48]
  40be04:	ldp	x29, x30, [sp], #16
  40be08:	ret
  40be0c:	sxtw	x14, w4
  40be10:	sub	w2, w16, #0x1
  40be14:	add	x3, x14, #0x2
  40be18:	lsl	x3, x3, #3
  40be1c:	cmp	x3, x8
  40be20:	sub	x3, x3, #0x10
  40be24:	ccmp	x9, x3, #0x4, gt
  40be28:	ccmp	w2, #0x4, #0x0, le
  40be2c:	b.ls	40be8c <feof@plt+0xa1dc>  // b.plast
  40be30:	lsr	w14, w16, #1
  40be34:	add	x3, x0, x3
  40be38:	mov	x2, #0x0                   	// #0
  40be3c:	lsl	x14, x14, #4
  40be40:	ldr	q1, [x7, x2]
  40be44:	ldr	q0, [x3, x2]
  40be48:	str	q1, [x3, x2]
  40be4c:	str	q0, [x7, x2]
  40be50:	add	x2, x2, #0x10
  40be54:	cmp	x2, x14
  40be58:	b.ne	40be40 <feof@plt+0xa190>  // b.any
  40be5c:	and	w2, w16, #0xfffffffe
  40be60:	tbz	w16, #0, 40be84 <feof@plt+0xa1d4>
  40be64:	add	w3, w5, w2
  40be68:	add	w2, w4, w2
  40be6c:	sxtw	x3, w3
  40be70:	sxtw	x2, w2
  40be74:	ldr	x15, [x0, x3, lsl #3]
  40be78:	ldr	x14, [x0, x2, lsl #3]
  40be7c:	str	x15, [x0, x2, lsl #3]
  40be80:	str	x14, [x0, x3, lsl #3]
  40be84:	add	w4, w4, w16
  40be88:	b	40bdec <feof@plt+0xa13c>
  40be8c:	add	x15, x14, w2, uxtw
  40be90:	add	x2, x0, x3
  40be94:	sub	x3, x13, x14
  40be98:	add	x14, x12, x15, lsl #3
  40be9c:	nop
  40bea0:	ldr	x17, [x2, x3, lsl #3]
  40bea4:	ldr	x15, [x2]
  40bea8:	str	x17, [x2]
  40beac:	str	x15, [x2, x3, lsl #3]
  40beb0:	add	x2, x2, #0x8
  40beb4:	cmp	x2, x14
  40beb8:	b.ne	40bea0 <feof@plt+0xa1f0>  // b.any
  40bebc:	add	w4, w4, w16
  40bec0:	b	40bdec <feof@plt+0xa13c>
  40bec4:	add	x14, x18, w16, uxtw
  40bec8:	add	x2, x0, x3
  40becc:	sub	x3, x15, x18
  40bed0:	add	x14, x12, x14, lsl #3
  40bed4:	nop
  40bed8:	ldr	x16, [x2, x3, lsl #3]
  40bedc:	ldr	x15, [x2]
  40bee0:	str	x16, [x2]
  40bee4:	str	x15, [x2, x3, lsl #3]
  40bee8:	add	x2, x2, #0x8
  40beec:	cmp	x14, x2
  40bef0:	b.ne	40bed8 <feof@plt+0xa228>  // b.any
  40bef4:	b	40bdec <feof@plt+0xa13c>
  40bef8:	sub	w5, w10, w5
  40befc:	add	w11, w5, w11
  40bf00:	stp	w11, w10, [x1, #48]
  40bf04:	ret
  40bf08:	stp	x29, x30, [sp, #-192]!
  40bf0c:	mov	x29, sp
  40bf10:	stp	x19, x20, [sp, #16]
  40bf14:	mov	w19, w0
  40bf18:	stp	x21, x22, [sp, #32]
  40bf1c:	mov	x21, x2
  40bf20:	ldrb	w0, [x2]
  40bf24:	ldr	w2, [x7, #4]
  40bf28:	cmp	w0, #0x3a
  40bf2c:	str	x3, [sp, #96]
  40bf30:	csel	w0, w2, wzr, ne  // ne = any
  40bf34:	str	w5, [sp, #108]
  40bf38:	str	x4, [sp, #112]
  40bf3c:	cmp	w19, #0x0
  40bf40:	str	w0, [sp, #128]
  40bf44:	b.le	40c678 <feof@plt+0xa9c8>
  40bf48:	ldr	w0, [x7]
  40bf4c:	mov	x22, x7
  40bf50:	str	xzr, [x7, #16]
  40bf54:	mov	x20, x1
  40bf58:	stp	x27, x28, [sp, #80]
  40bf5c:	cbnz	w0, 40c038 <feof@plt+0xa388>
  40bf60:	mov	w1, #0x1                   	// #1
  40bf64:	mov	w0, w1
  40bf68:	str	w1, [x7]
  40bf6c:	dup	v0.2s, w0
  40bf70:	str	xzr, [x22, #32]
  40bf74:	str	d0, [x22, #48]
  40bf78:	cbz	w6, 40c14c <feof@plt+0xa49c>
  40bf7c:	mov	w0, #0x1                   	// #1
  40bf80:	str	w0, [x22, #44]
  40bf84:	ldrb	w1, [x21]
  40bf88:	cmp	w1, #0x2d
  40bf8c:	b.eq	40c47c <feof@plt+0xa7cc>  // b.none
  40bf90:	cmp	w1, #0x2b
  40bf94:	b.eq	40c490 <feof@plt+0xa7e0>  // b.none
  40bf98:	str	w0, [x22, #24]
  40bf9c:	str	wzr, [x22, #40]
  40bfa0:	ldr	w1, [x22]
  40bfa4:	ldr	w0, [x22, #52]
  40bfa8:	cmp	w0, w1
  40bfac:	b.le	40bfb4 <feof@plt+0xa304>
  40bfb0:	str	w1, [x22, #52]
  40bfb4:	ldr	w2, [x22, #48]
  40bfb8:	cmp	w1, w2
  40bfbc:	b.ge	40bfc8 <feof@plt+0xa318>  // b.tcont
  40bfc0:	mov	w2, w1
  40bfc4:	str	w1, [x22, #48]
  40bfc8:	ldr	w0, [x22, #40]
  40bfcc:	cmp	w0, #0x1
  40bfd0:	b.eq	40c1a0 <feof@plt+0xa4f0>  // b.none
  40bfd4:	cmp	w19, w1
  40bfd8:	b.eq	40c184 <feof@plt+0xa4d4>  // b.none
  40bfdc:	ldr	x4, [x20, w1, sxtw #3]
  40bfe0:	ldrb	w0, [x4]
  40bfe4:	cmp	w0, #0x2d
  40bfe8:	b.ne	40c114 <feof@plt+0xa464>  // b.any
  40bfec:	ldrb	w0, [x4, #1]
  40bff0:	cmp	w0, #0x2d
  40bff4:	b.ne	40c114 <feof@plt+0xa464>  // b.any
  40bff8:	ldrb	w0, [x4, #2]
  40bffc:	cbnz	w0, 40c114 <feof@plt+0xa464>
  40c000:	ldp	w2, w0, [x22, #48]
  40c004:	add	w1, w1, #0x1
  40c008:	str	w1, [x22]
  40c00c:	cmp	w2, w0
  40c010:	b.eq	40c680 <feof@plt+0xa9d0>  // b.none
  40c014:	cmp	w1, w0
  40c018:	b.eq	40c02c <feof@plt+0xa37c>  // b.none
  40c01c:	mov	x0, x20
  40c020:	mov	x1, x22
  40c024:	bl	40bd18 <feof@plt+0xa068>
  40c028:	ldr	w2, [x22, #48]
  40c02c:	str	w19, [x22]
  40c030:	str	w19, [x22, #52]
  40c034:	b	40c188 <feof@plt+0xa4d8>
  40c038:	ldr	w1, [x7, #24]
  40c03c:	cbz	w1, 40bf6c <feof@plt+0xa2bc>
  40c040:	ldr	x27, [x7, #32]
  40c044:	cbz	x27, 40bfa0 <feof@plt+0xa2f0>
  40c048:	ldrb	w0, [x27]
  40c04c:	cbz	w0, 40bfa0 <feof@plt+0xa2f0>
  40c050:	stp	x23, x24, [sp, #48]
  40c054:	ldr	x0, [sp, #96]
  40c058:	cbz	x0, 40c0b0 <feof@plt+0xa400>
  40c05c:	ldr	w0, [x22]
  40c060:	str	w0, [sp, #132]
  40c064:	str	w0, [sp, #148]
  40c068:	sxtw	x1, w0
  40c06c:	sbfiz	x0, x0, #3, #32
  40c070:	str	x0, [sp, #160]
  40c074:	str	x1, [sp, #168]
  40c078:	ldr	x0, [x20, x1, lsl #3]
  40c07c:	str	x0, [sp, #152]
  40c080:	ldrb	w1, [x0, #1]
  40c084:	str	w1, [sp, #144]
  40c088:	cmp	w1, #0x2d
  40c08c:	b.eq	40c3b4 <feof@plt+0xa704>  // b.none
  40c090:	ldr	w2, [sp, #108]
  40c094:	cbz	w2, 40c0b0 <feof@plt+0xa400>
  40c098:	ldrb	w0, [x0, #2]
  40c09c:	cbnz	w0, 40c3b4 <feof@plt+0xa704>
  40c0a0:	mov	x0, x21
  40c0a4:	bl	401970 <strchr@plt>
  40c0a8:	cbz	x0, 40c3b4 <feof@plt+0xa704>
  40c0ac:	nop
  40c0b0:	add	x23, x27, #0x1
  40c0b4:	str	x23, [x22, #32]
  40c0b8:	mov	x0, x21
  40c0bc:	ldrb	w24, [x27]
  40c0c0:	mov	w1, w24
  40c0c4:	bl	401970 <strchr@plt>
  40c0c8:	ldrb	w2, [x27, #1]
  40c0cc:	mov	x1, x0
  40c0d0:	mov	w0, w24
  40c0d4:	cbz	w2, 40c23c <feof@plt+0xa58c>
  40c0d8:	cmp	w24, #0x3a
  40c0dc:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  40c0e0:	b.eq	40c510 <feof@plt+0xa860>  // b.none
  40c0e4:	ldrb	w3, [x1]
  40c0e8:	ldrb	w2, [x1, #1]
  40c0ec:	cmp	w3, #0x57
  40c0f0:	b.eq	40c24c <feof@plt+0xa59c>  // b.none
  40c0f4:	cmp	w2, #0x3a
  40c0f8:	b.eq	40c368 <feof@plt+0xa6b8>  // b.none
  40c0fc:	ldp	x19, x20, [sp, #16]
  40c100:	ldp	x21, x22, [sp, #32]
  40c104:	ldp	x23, x24, [sp, #48]
  40c108:	ldp	x27, x28, [sp, #80]
  40c10c:	ldp	x29, x30, [sp], #192
  40c110:	ret
  40c114:	ldrb	w0, [x4]
  40c118:	cmp	w0, #0x2d
  40c11c:	b.eq	40c210 <feof@plt+0xa560>  // b.none
  40c120:	ldr	w0, [x22, #40]
  40c124:	cbz	w0, 40c674 <feof@plt+0xa9c4>
  40c128:	add	w1, w1, #0x1
  40c12c:	mov	w0, #0x1                   	// #1
  40c130:	ldp	x27, x28, [sp, #80]
  40c134:	str	w1, [x22]
  40c138:	str	x4, [x22, #16]
  40c13c:	ldp	x19, x20, [sp, #16]
  40c140:	ldp	x21, x22, [sp, #32]
  40c144:	ldp	x29, x30, [sp], #192
  40c148:	ret
  40c14c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3780>
  40c150:	add	x0, x0, #0x148
  40c154:	bl	401bf0 <getenv@plt>
  40c158:	cbz	x0, 40c340 <feof@plt+0xa690>
  40c15c:	mov	w0, #0x1                   	// #1
  40c160:	str	w0, [x22, #44]
  40c164:	ldr	x27, [x22, #32]
  40c168:	ldrb	w0, [x21]
  40c16c:	cmp	w0, #0x2d
  40c170:	b.eq	40c39c <feof@plt+0xa6ec>  // b.none
  40c174:	cmp	w0, #0x2b
  40c178:	b.eq	40c608 <feof@plt+0xa958>  // b.none
  40c17c:	str	wzr, [x22, #40]
  40c180:	b	40c3a8 <feof@plt+0xa6f8>
  40c184:	ldp	w2, w19, [x22, #48]
  40c188:	cmp	w2, w19
  40c18c:	b.eq	40c674 <feof@plt+0xa9c4>  // b.none
  40c190:	mov	w0, #0xffffffff            	// #-1
  40c194:	ldp	x27, x28, [sp, #80]
  40c198:	str	w2, [x22]
  40c19c:	b	40c13c <feof@plt+0xa48c>
  40c1a0:	ldr	w0, [x22, #52]
  40c1a4:	cmp	w0, w2
  40c1a8:	b.eq	40c32c <feof@plt+0xa67c>  // b.none
  40c1ac:	cmp	w1, w0
  40c1b0:	b.eq	40c1c4 <feof@plt+0xa514>  // b.none
  40c1b4:	mov	x0, x20
  40c1b8:	mov	x1, x22
  40c1bc:	bl	40bd18 <feof@plt+0xa068>
  40c1c0:	ldr	w0, [x22]
  40c1c4:	cmp	w19, w0
  40c1c8:	b.le	40c7d4 <feof@plt+0xab24>
  40c1cc:	sxtw	x0, w0
  40c1d0:	b	40c1e4 <feof@plt+0xa534>
  40c1d4:	add	w1, w4, #0x1
  40c1d8:	str	w1, [x22]
  40c1dc:	cmp	w19, w0
  40c1e0:	b.le	40c208 <feof@plt+0xa558>
  40c1e4:	ldr	x2, [x20, x0, lsl #3]
  40c1e8:	mov	w4, w0
  40c1ec:	mov	w1, w0
  40c1f0:	add	x0, x0, #0x1
  40c1f4:	ldrb	w3, [x2]
  40c1f8:	cmp	w3, #0x2d
  40c1fc:	b.ne	40c1d4 <feof@plt+0xa524>  // b.any
  40c200:	ldrb	w2, [x2, #1]
  40c204:	cbz	w2, 40c1d4 <feof@plt+0xa524>
  40c208:	str	w1, [x22, #52]
  40c20c:	b	40bfd4 <feof@plt+0xa324>
  40c210:	ldrb	w0, [x4, #1]
  40c214:	cbz	w0, 40c120 <feof@plt+0xa470>
  40c218:	cmp	w0, #0x2d
  40c21c:	stp	x23, x24, [sp, #48]
  40c220:	ldr	x0, [sp, #96]
  40c224:	ccmp	x0, #0x0, #0x4, eq  // eq = none
  40c228:	cset	x0, ne  // ne = any
  40c22c:	add	x0, x0, #0x1
  40c230:	add	x27, x4, x0
  40c234:	str	x27, [x22, #32]
  40c238:	b	40c054 <feof@plt+0xa3a4>
  40c23c:	ldr	w2, [x22]
  40c240:	add	w2, w2, #0x1
  40c244:	str	w2, [x22]
  40c248:	b	40c0d8 <feof@plt+0xa428>
  40c24c:	cmp	w2, #0x3b
  40c250:	b.ne	40c0f4 <feof@plt+0xa444>  // b.any
  40c254:	ldrb	w1, [x27, #1]
  40c258:	ldr	w0, [x22]
  40c25c:	cbz	w1, 40c7b4 <feof@plt+0xab04>
  40c260:	stp	x25, x26, [sp, #64]
  40c264:	add	w0, w0, #0x1
  40c268:	str	w0, [x22]
  40c26c:	str	x23, [x22, #16]
  40c270:	str	x23, [x22, #32]
  40c274:	mov	x25, x23
  40c278:	ldrb	w24, [x23]
  40c27c:	cmp	w24, #0x3d
  40c280:	ccmp	w24, #0x0, #0x4, ne  // ne = any
  40c284:	b.eq	40c298 <feof@plt+0xa5e8>  // b.none
  40c288:	ldrb	w24, [x25, #1]!
  40c28c:	cmp	w24, #0x3d
  40c290:	ccmp	w24, #0x0, #0x4, ne  // ne = any
  40c294:	b.ne	40c288 <feof@plt+0xa5d8>  // b.any
  40c298:	ldr	x0, [sp, #96]
  40c29c:	ldr	x28, [x0]
  40c2a0:	cbz	x28, 40ca60 <feof@plt+0xadb0>
  40c2a4:	sub	w1, w25, w23
  40c2a8:	sub	x27, x25, x23
  40c2ac:	mov	w3, #0x0                   	// #0
  40c2b0:	mov	x2, #0x0                   	// #0
  40c2b4:	mov	w26, #0x0                   	// #0
  40c2b8:	str	wzr, [sp, #96]
  40c2bc:	str	w24, [sp, #108]
  40c2c0:	mov	x24, x0
  40c2c4:	str	x25, [sp, #120]
  40c2c8:	mov	x25, x2
  40c2cc:	str	w19, [sp, #132]
  40c2d0:	mov	x19, x28
  40c2d4:	mov	x28, x1
  40c2d8:	str	x20, [sp, #136]
  40c2dc:	mov	w20, w3
  40c2e0:	b	40c2f4 <feof@plt+0xa644>
  40c2e4:	mov	w20, #0x1                   	// #1
  40c2e8:	ldr	x19, [x24, #32]!
  40c2ec:	add	w26, w26, #0x1
  40c2f0:	cbz	x19, 40c6c8 <feof@plt+0xaa18>
  40c2f4:	mov	x1, x23
  40c2f8:	mov	x2, x27
  40c2fc:	mov	x0, x19
  40c300:	bl	401a80 <strncmp@plt>
  40c304:	mov	w1, w0
  40c308:	mov	x0, x19
  40c30c:	cbnz	w1, 40c2e8 <feof@plt+0xa638>
  40c310:	bl	4018d0 <strlen@plt>
  40c314:	cmp	x28, x0
  40c318:	b.eq	40c940 <feof@plt+0xac90>  // b.none
  40c31c:	cbnz	x25, 40c2e4 <feof@plt+0xa634>
  40c320:	mov	x25, x24
  40c324:	str	w26, [sp, #96]
  40c328:	b	40c2e8 <feof@plt+0xa638>
  40c32c:	cmp	w1, w2
  40c330:	b.eq	40cbb0 <feof@plt+0xaf00>  // b.none
  40c334:	mov	w0, w1
  40c338:	str	w1, [x22, #48]
  40c33c:	b	40c1c4 <feof@plt+0xa514>
  40c340:	str	wzr, [x22, #44]
  40c344:	ldr	x27, [x22, #32]
  40c348:	ldrb	w0, [x21]
  40c34c:	cmp	w0, #0x2d
  40c350:	b.eq	40c39c <feof@plt+0xa6ec>  // b.none
  40c354:	cmp	w0, #0x2b
  40c358:	b.eq	40c608 <feof@plt+0xa958>  // b.none
  40c35c:	mov	w0, #0x1                   	// #1
  40c360:	str	w0, [x22, #40]
  40c364:	b	40c3a8 <feof@plt+0xa6f8>
  40c368:	ldrb	w1, [x1, #2]
  40c36c:	ldrb	w2, [x27, #1]
  40c370:	cmp	w1, #0x3a
  40c374:	b.eq	40c650 <feof@plt+0xa9a0>  // b.none
  40c378:	ldr	w1, [x22]
  40c37c:	cbz	w2, 40c75c <feof@plt+0xaaac>
  40c380:	add	w1, w1, #0x1
  40c384:	str	w1, [x22]
  40c388:	str	x23, [x22, #16]
  40c38c:	ldp	x23, x24, [sp, #48]
  40c390:	ldp	x27, x28, [sp, #80]
  40c394:	str	xzr, [x22, #32]
  40c398:	b	40c13c <feof@plt+0xa48c>
  40c39c:	add	x21, x21, #0x1
  40c3a0:	mov	w0, #0x2                   	// #2
  40c3a4:	str	w0, [x22, #40]
  40c3a8:	mov	w0, #0x1                   	// #1
  40c3ac:	str	w0, [x22, #24]
  40c3b0:	b	40c044 <feof@plt+0xa394>
  40c3b4:	stp	x25, x26, [sp, #64]
  40c3b8:	mov	x23, x27
  40c3bc:	ldrb	w0, [x27]
  40c3c0:	str	w0, [sp, #176]
  40c3c4:	cmp	w0, #0x3d
  40c3c8:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  40c3cc:	b.eq	40c3e0 <feof@plt+0xa730>  // b.none
  40c3d0:	ldrb	w0, [x23, #1]!
  40c3d4:	cmp	w0, #0x3d
  40c3d8:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  40c3dc:	b.ne	40c3d0 <feof@plt+0xa720>  // b.any
  40c3e0:	ldr	x26, [sp, #96]
  40c3e4:	ldr	x25, [x26]
  40c3e8:	cbz	x25, 40c624 <feof@plt+0xa974>
  40c3ec:	ldr	w0, [sp, #108]
  40c3f0:	sub	x24, x23, x27
  40c3f4:	mov	w28, #0x0                   	// #0
  40c3f8:	cbnz	w0, 40c4a0 <feof@plt+0xa7f0>
  40c3fc:	mov	w0, #0xffffffff            	// #-1
  40c400:	str	w0, [sp, #120]
  40c404:	mov	x0, #0x0                   	// #0
  40c408:	str	wzr, [sp, #136]
  40c40c:	str	w19, [sp, #180]
  40c410:	mov	x19, x25
  40c414:	mov	x25, x0
  40c418:	b	40c444 <feof@plt+0xa794>
  40c41c:	ldr	w0, [x25, #8]
  40c420:	ldr	w1, [x26, #8]
  40c424:	cmp	w1, w0
  40c428:	b.eq	40c550 <feof@plt+0xa8a0>  // b.none
  40c42c:	mov	w0, #0x1                   	// #1
  40c430:	str	w0, [sp, #136]
  40c434:	nop
  40c438:	ldr	x19, [x26, #32]!
  40c43c:	add	w28, w28, #0x1
  40c440:	cbz	x19, 40c57c <feof@plt+0xa8cc>
  40c444:	mov	x1, x27
  40c448:	mov	x2, x24
  40c44c:	mov	x0, x19
  40c450:	bl	401a80 <strncmp@plt>
  40c454:	mov	w1, w0
  40c458:	mov	x0, x19
  40c45c:	cbnz	w1, 40c438 <feof@plt+0xa788>
  40c460:	bl	4018d0 <strlen@plt>
  40c464:	cmp	w0, w24
  40c468:	b.eq	40c738 <feof@plt+0xaa88>  // b.none
  40c46c:	cbnz	x25, 40c41c <feof@plt+0xa76c>
  40c470:	mov	x25, x26
  40c474:	str	w28, [sp, #120]
  40c478:	b	40c438 <feof@plt+0xa788>
  40c47c:	mov	w1, #0x2                   	// #2
  40c480:	add	x21, x21, #0x1
  40c484:	str	w0, [x22, #24]
  40c488:	str	w1, [x22, #40]
  40c48c:	b	40bfa0 <feof@plt+0xa2f0>
  40c490:	add	x21, x21, #0x1
  40c494:	str	w0, [x22, #24]
  40c498:	str	wzr, [x22, #40]
  40c49c:	b	40bfa0 <feof@plt+0xa2f0>
  40c4a0:	mov	w0, #0xffffffff            	// #-1
  40c4a4:	mov	w1, #0x0                   	// #0
  40c4a8:	str	w0, [sp, #120]
  40c4ac:	mov	x0, #0x0                   	// #0
  40c4b0:	str	w19, [sp, #180]
  40c4b4:	mov	x19, x25
  40c4b8:	mov	x25, x0
  40c4bc:	str	x20, [sp, #184]
  40c4c0:	mov	w20, w1
  40c4c4:	b	40c4d8 <feof@plt+0xa828>
  40c4c8:	mov	w20, #0x1                   	// #1
  40c4cc:	ldr	x19, [x26, #32]!
  40c4d0:	add	w28, w28, #0x1
  40c4d4:	cbz	x19, 40c5f4 <feof@plt+0xa944>
  40c4d8:	mov	x1, x27
  40c4dc:	mov	x2, x24
  40c4e0:	mov	x0, x19
  40c4e4:	bl	401a80 <strncmp@plt>
  40c4e8:	mov	w1, w0
  40c4ec:	mov	x0, x19
  40c4f0:	cbnz	w1, 40c4cc <feof@plt+0xa81c>
  40c4f4:	bl	4018d0 <strlen@plt>
  40c4f8:	cmp	w24, w0
  40c4fc:	b.eq	40c748 <feof@plt+0xaa98>  // b.none
  40c500:	cbnz	x25, 40c4c8 <feof@plt+0xa818>
  40c504:	mov	x25, x26
  40c508:	str	w28, [sp, #120]
  40c50c:	b	40c4cc <feof@plt+0xa81c>
  40c510:	ldr	w0, [sp, #128]
  40c514:	cbz	w0, 40c53c <feof@plt+0xa88c>
  40c518:	ldr	w1, [x22, #44]
  40c51c:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40c520:	ldr	x2, [x20]
  40c524:	ldr	x0, [x0, #3776]
  40c528:	cbz	w1, 40c778 <feof@plt+0xaac8>
  40c52c:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3780>
  40c530:	mov	w3, w24
  40c534:	add	x1, x1, #0x240
  40c538:	bl	4018e0 <fprintf@plt>
  40c53c:	mov	w0, #0x3f                  	// #63
  40c540:	ldp	x27, x28, [sp, #80]
  40c544:	str	w24, [x22, #8]
  40c548:	ldp	x23, x24, [sp, #48]
  40c54c:	b	40c13c <feof@plt+0xa48c>
  40c550:	ldr	x0, [x25, #16]
  40c554:	ldr	x1, [x26, #16]
  40c558:	cmp	x1, x0
  40c55c:	b.ne	40c42c <feof@plt+0xa77c>  // b.any
  40c560:	ldr	w0, [x25, #24]
  40c564:	ldr	w1, [x26, #24]
  40c568:	cmp	w1, w0
  40c56c:	ldr	w0, [sp, #136]
  40c570:	csinc	w0, w0, wzr, eq  // eq = none
  40c574:	str	w0, [sp, #136]
  40c578:	b	40c438 <feof@plt+0xa788>
  40c57c:	ldr	w19, [sp, #180]
  40c580:	mov	x24, x25
  40c584:	ldr	w0, [sp, #136]
  40c588:	cbnz	w0, 40c68c <feof@plt+0xa9dc>
  40c58c:	cbz	x24, 40c624 <feof@plt+0xa974>
  40c590:	ldr	w0, [sp, #132]
  40c594:	ldr	w1, [x24, #8]
  40c598:	add	w0, w0, #0x1
  40c59c:	str	w0, [x22]
  40c5a0:	ldrb	w2, [x23]
  40c5a4:	cbnz	w2, 40c614 <feof@plt+0xa964>
  40c5a8:	cmp	w1, #0x1
  40c5ac:	b.eq	40c78c <feof@plt+0xaadc>  // b.none
  40c5b0:	mov	x0, x27
  40c5b4:	bl	4018d0 <strlen@plt>
  40c5b8:	add	x0, x27, x0
  40c5bc:	str	x0, [x22, #32]
  40c5c0:	ldr	x0, [sp, #112]
  40c5c4:	cbz	x0, 40c5d0 <feof@plt+0xa920>
  40c5c8:	ldr	w1, [sp, #120]
  40c5cc:	str	w1, [x0]
  40c5d0:	ldr	x1, [x24, #16]
  40c5d4:	ldr	w0, [x24, #24]
  40c5d8:	cbz	x1, 40c728 <feof@plt+0xaa78>
  40c5dc:	ldp	x23, x24, [sp, #48]
  40c5e0:	ldp	x25, x26, [sp, #64]
  40c5e4:	ldp	x27, x28, [sp, #80]
  40c5e8:	str	w0, [x1]
  40c5ec:	mov	w0, #0x0                   	// #0
  40c5f0:	b	40c13c <feof@plt+0xa48c>
  40c5f4:	ldr	w19, [sp, #180]
  40c5f8:	mov	x24, x25
  40c5fc:	str	w20, [sp, #136]
  40c600:	ldr	x20, [sp, #184]
  40c604:	b	40c584 <feof@plt+0xa8d4>
  40c608:	add	x21, x21, #0x1
  40c60c:	str	wzr, [x22, #40]
  40c610:	b	40c3a8 <feof@plt+0xa6f8>
  40c614:	cbz	w1, 40c814 <feof@plt+0xab64>
  40c618:	add	x23, x23, #0x1
  40c61c:	str	x23, [x22, #16]
  40c620:	b	40c5b0 <feof@plt+0xa900>
  40c624:	ldr	w0, [sp, #108]
  40c628:	cbz	w0, 40c884 <feof@plt+0xabd4>
  40c62c:	ldr	w0, [sp, #144]
  40c630:	cmp	w0, #0x2d
  40c634:	b.eq	40c9d8 <feof@plt+0xad28>  // b.none
  40c638:	ldr	w1, [sp, #176]
  40c63c:	mov	x0, x21
  40c640:	bl	401970 <strchr@plt>
  40c644:	cbz	x0, 40ca34 <feof@plt+0xad84>
  40c648:	ldp	x25, x26, [sp, #64]
  40c64c:	b	40c0b0 <feof@plt+0xa400>
  40c650:	cbz	w2, 40c80c <feof@plt+0xab5c>
  40c654:	ldr	w1, [x22]
  40c658:	add	w1, w1, #0x1
  40c65c:	str	w1, [x22]
  40c660:	ldp	x27, x28, [sp, #80]
  40c664:	str	x23, [x22, #16]
  40c668:	str	xzr, [x22, #32]
  40c66c:	ldp	x23, x24, [sp, #48]
  40c670:	b	40c13c <feof@plt+0xa48c>
  40c674:	ldp	x27, x28, [sp, #80]
  40c678:	mov	w0, #0xffffffff            	// #-1
  40c67c:	b	40c13c <feof@plt+0xa48c>
  40c680:	mov	w2, w1
  40c684:	str	w1, [x22, #48]
  40c688:	b	40c02c <feof@plt+0xa37c>
  40c68c:	ldr	w0, [sp, #128]
  40c690:	cbnz	w0, 40c7e0 <feof@plt+0xab30>
  40c694:	mov	x0, x27
  40c698:	bl	4018d0 <strlen@plt>
  40c69c:	add	x4, x27, x0
  40c6a0:	ldr	w0, [sp, #132]
  40c6a4:	ldp	x23, x24, [sp, #48]
  40c6a8:	add	w1, w0, #0x1
  40c6ac:	mov	w0, #0x3f                  	// #63
  40c6b0:	ldp	x25, x26, [sp, #64]
  40c6b4:	ldp	x27, x28, [sp, #80]
  40c6b8:	str	w1, [x22]
  40c6bc:	str	wzr, [x22, #8]
  40c6c0:	str	x4, [x22, #32]
  40c6c4:	b	40c13c <feof@plt+0xa48c>
  40c6c8:	mov	x26, x25
  40c6cc:	mov	w0, w20
  40c6d0:	ldr	w24, [sp, #108]
  40c6d4:	ldr	w19, [sp, #132]
  40c6d8:	ldr	x25, [sp, #120]
  40c6dc:	ldr	x20, [sp, #136]
  40c6e0:	cbnz	w0, 40c9a0 <feof@plt+0xacf0>
  40c6e4:	cbz	x26, 40ca60 <feof@plt+0xadb0>
  40c6e8:	ldr	w0, [x26, #8]
  40c6ec:	cbz	w24, 40c8f4 <feof@plt+0xac44>
  40c6f0:	cbz	w0, 40cb1c <feof@plt+0xae6c>
  40c6f4:	add	x28, x25, #0x1
  40c6f8:	str	x28, [x22, #16]
  40c6fc:	mov	x0, x23
  40c700:	bl	4018d0 <strlen@plt>
  40c704:	add	x23, x23, x0
  40c708:	str	x23, [x22, #32]
  40c70c:	ldr	x0, [sp, #112]
  40c710:	cbz	x0, 40c71c <feof@plt+0xaa6c>
  40c714:	ldr	w1, [sp, #96]
  40c718:	str	w1, [x0]
  40c71c:	ldr	x1, [x26, #16]
  40c720:	ldr	w0, [x26, #24]
  40c724:	cbnz	x1, 40c5dc <feof@plt+0xa92c>
  40c728:	ldp	x23, x24, [sp, #48]
  40c72c:	ldp	x25, x26, [sp, #64]
  40c730:	ldp	x27, x28, [sp, #80]
  40c734:	b	40c13c <feof@plt+0xa48c>
  40c738:	ldr	w19, [sp, #180]
  40c73c:	mov	x24, x26
  40c740:	str	w28, [sp, #120]
  40c744:	b	40c590 <feof@plt+0xa8e0>
  40c748:	ldr	w19, [sp, #180]
  40c74c:	mov	x24, x26
  40c750:	str	w28, [sp, #120]
  40c754:	ldr	x20, [sp, #184]
  40c758:	b	40c590 <feof@plt+0xa8e0>
  40c75c:	cmp	w19, w1
  40c760:	b.eq	40c91c <feof@plt+0xac6c>  // b.none
  40c764:	ldr	x2, [x20, w1, sxtw #3]
  40c768:	add	w1, w1, #0x1
  40c76c:	str	w1, [x22]
  40c770:	str	x2, [x22, #16]
  40c774:	b	40c38c <feof@plt+0xa6dc>
  40c778:	mov	w3, w24
  40c77c:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3780>
  40c780:	add	x1, x1, #0x260
  40c784:	bl	4018e0 <fprintf@plt>
  40c788:	b	40c53c <feof@plt+0xa88c>
  40c78c:	cmp	w0, w19
  40c790:	b.ge	40c960 <feof@plt+0xacb0>  // b.tcont
  40c794:	ldr	x0, [sp, #160]
  40c798:	add	x20, x20, x0
  40c79c:	ldr	w0, [sp, #132]
  40c7a0:	add	w0, w0, #0x2
  40c7a4:	str	w0, [x22]
  40c7a8:	ldr	x0, [x20, #8]
  40c7ac:	str	x0, [x22, #16]
  40c7b0:	b	40c5b0 <feof@plt+0xa900>
  40c7b4:	cmp	w19, w0
  40c7b8:	b.eq	40ca08 <feof@plt+0xad58>  // b.none
  40c7bc:	stp	x25, x26, [sp, #64]
  40c7c0:	ldr	x23, [x20, w0, sxtw #3]
  40c7c4:	add	w0, w0, #0x1
  40c7c8:	str	w0, [x22]
  40c7cc:	str	x23, [x22, #16]
  40c7d0:	b	40c270 <feof@plt+0xa5c0>
  40c7d4:	mov	w1, w0
  40c7d8:	str	w1, [x22, #52]
  40c7dc:	b	40bfd4 <feof@plt+0xa324>
  40c7e0:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40c7e4:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3780>
  40c7e8:	ldr	x2, [x20]
  40c7ec:	add	x1, x1, #0x158
  40c7f0:	ldr	x0, [x0, #3776]
  40c7f4:	ldr	x3, [sp, #152]
  40c7f8:	bl	4018e0 <fprintf@plt>
  40c7fc:	ldr	w0, [x22]
  40c800:	str	w0, [sp, #132]
  40c804:	ldr	x27, [x22, #32]
  40c808:	b	40c694 <feof@plt+0xa9e4>
  40c80c:	mov	x23, #0x0                   	// #0
  40c810:	b	40c660 <feof@plt+0xa9b0>
  40c814:	ldr	w0, [sp, #128]
  40c818:	cbz	w0, 40c854 <feof@plt+0xaba4>
  40c81c:	ldr	x0, [sp, #168]
  40c820:	ldr	x2, [x20]
  40c824:	ldr	x1, [x20, x0, lsl #3]
  40c828:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40c82c:	ldr	x4, [x24]
  40c830:	ldrb	w3, [x1, #1]
  40c834:	ldr	x0, [x0, #3776]
  40c838:	cmp	w3, #0x2d
  40c83c:	b.eq	40cadc <feof@plt+0xae2c>  // b.none
  40c840:	ldrb	w3, [x1]
  40c844:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3780>
  40c848:	add	x1, x1, #0x1a8
  40c84c:	bl	4018e0 <fprintf@plt>
  40c850:	ldr	x27, [x22, #32]
  40c854:	mov	x0, x27
  40c858:	bl	4018d0 <strlen@plt>
  40c85c:	add	x4, x27, x0
  40c860:	mov	x1, x24
  40c864:	mov	w0, #0x3f                  	// #63
  40c868:	ldp	x23, x24, [sp, #48]
  40c86c:	ldr	w1, [x1, #24]
  40c870:	ldp	x25, x26, [sp, #64]
  40c874:	ldp	x27, x28, [sp, #80]
  40c878:	str	w1, [x22, #8]
  40c87c:	str	x4, [x22, #32]
  40c880:	b	40c13c <feof@plt+0xa48c>
  40c884:	ldr	w0, [sp, #128]
  40c888:	cbz	w0, 40c8c4 <feof@plt+0xac14>
  40c88c:	ldr	w0, [sp, #144]
  40c890:	cmp	w0, #0x2d
  40c894:	b.eq	40c9e0 <feof@plt+0xad30>  // b.none
  40c898:	ldr	x1, [sp, #152]
  40c89c:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40c8a0:	ldr	x2, [x20]
  40c8a4:	mov	x4, x27
  40c8a8:	ldrb	w3, [x1]
  40c8ac:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3780>
  40c8b0:	ldr	x0, [x0, #3776]
  40c8b4:	add	x1, x1, #0x220
  40c8b8:	bl	4018e0 <fprintf@plt>
  40c8bc:	ldr	w0, [x22]
  40c8c0:	str	w0, [sp, #148]
  40c8c4:	ldr	w0, [sp, #148]
  40c8c8:	adrp	x1, 414000 <_ZdlPvm@@Base+0x4780>
  40c8cc:	add	x1, x1, #0xfd8
  40c8d0:	add	w2, w0, #0x1
  40c8d4:	mov	w0, #0x3f                  	// #63
  40c8d8:	ldp	x23, x24, [sp, #48]
  40c8dc:	ldp	x25, x26, [sp, #64]
  40c8e0:	ldp	x27, x28, [sp, #80]
  40c8e4:	str	w2, [x22]
  40c8e8:	str	wzr, [x22, #8]
  40c8ec:	str	x1, [x22, #32]
  40c8f0:	b	40c13c <feof@plt+0xa48c>
  40c8f4:	cmp	w0, #0x1
  40c8f8:	b.ne	40c6fc <feof@plt+0xaa4c>  // b.any
  40c8fc:	ldr	w0, [x22]
  40c900:	cmp	w0, w19
  40c904:	b.ge	40ca78 <feof@plt+0xadc8>  // b.tcont
  40c908:	ldr	x1, [x20, w0, sxtw #3]
  40c90c:	add	w0, w0, #0x1
  40c910:	str	w0, [x22]
  40c914:	str	x1, [x22, #16]
  40c918:	b	40c6fc <feof@plt+0xaa4c>
  40c91c:	ldr	w0, [sp, #128]
  40c920:	cbnz	w0, 40ca40 <feof@plt+0xad90>
  40c924:	str	w24, [x22, #8]
  40c928:	mov	w1, #0x3a                  	// #58
  40c92c:	mov	w0, #0x3f                  	// #63
  40c930:	ldrb	w2, [x21]
  40c934:	cmp	w2, w1
  40c938:	csel	w0, w1, w0, eq  // eq = none
  40c93c:	b	40c38c <feof@plt+0xa6dc>
  40c940:	mov	x0, x24
  40c944:	ldr	w19, [sp, #132]
  40c948:	ldr	w24, [sp, #108]
  40c94c:	str	w26, [sp, #96]
  40c950:	mov	x26, x0
  40c954:	ldr	x25, [sp, #120]
  40c958:	ldr	x20, [sp, #136]
  40c95c:	b	40c6e8 <feof@plt+0xaa38>
  40c960:	ldr	w0, [sp, #128]
  40c964:	cbnz	w0, 40cab4 <feof@plt+0xae04>
  40c968:	mov	x0, x27
  40c96c:	bl	4018d0 <strlen@plt>
  40c970:	ldr	w1, [x24, #24]
  40c974:	add	x0, x27, x0
  40c978:	str	w1, [x22, #8]
  40c97c:	str	x0, [x22, #32]
  40c980:	ldrb	w0, [x21]
  40c984:	cmp	w0, #0x3a
  40c988:	b.eq	40caa0 <feof@plt+0xadf0>  // b.none
  40c98c:	mov	w0, #0x3f                  	// #63
  40c990:	ldp	x23, x24, [sp, #48]
  40c994:	ldp	x25, x26, [sp, #64]
  40c998:	ldp	x27, x28, [sp, #80]
  40c99c:	b	40c13c <feof@plt+0xa48c>
  40c9a0:	ldr	w0, [sp, #128]
  40c9a4:	cbnz	w0, 40caf4 <feof@plt+0xae44>
  40c9a8:	mov	x0, x23
  40c9ac:	bl	4018d0 <strlen@plt>
  40c9b0:	ldr	w1, [x22]
  40c9b4:	add	x23, x23, x0
  40c9b8:	mov	w0, #0x3f                  	// #63
  40c9bc:	add	w1, w1, #0x1
  40c9c0:	ldp	x25, x26, [sp, #64]
  40c9c4:	ldp	x27, x28, [sp, #80]
  40c9c8:	str	w1, [x22]
  40c9cc:	str	x23, [x22, #32]
  40c9d0:	ldp	x23, x24, [sp, #48]
  40c9d4:	b	40c13c <feof@plt+0xa48c>
  40c9d8:	ldr	w0, [sp, #128]
  40c9dc:	cbz	w0, 40c8c4 <feof@plt+0xac14>
  40c9e0:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40c9e4:	mov	x3, x27
  40c9e8:	ldr	x2, [x20]
  40c9ec:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3780>
  40c9f0:	ldr	x0, [x0, #3776]
  40c9f4:	add	x1, x1, #0x200
  40c9f8:	bl	4018e0 <fprintf@plt>
  40c9fc:	ldr	w0, [x22]
  40ca00:	str	w0, [sp, #148]
  40ca04:	b	40c8c4 <feof@plt+0xac14>
  40ca08:	ldr	w0, [sp, #128]
  40ca0c:	cbnz	w0, 40cb48 <feof@plt+0xae98>
  40ca10:	ldp	x27, x28, [sp, #80]
  40ca14:	str	w24, [x22, #8]
  40ca18:	mov	w1, #0x3a                  	// #58
  40ca1c:	mov	w0, #0x3f                  	// #63
  40ca20:	ldrb	w2, [x21]
  40ca24:	ldp	x23, x24, [sp, #48]
  40ca28:	cmp	w2, w1
  40ca2c:	csel	w0, w1, w0, eq  // eq = none
  40ca30:	b	40c13c <feof@plt+0xa48c>
  40ca34:	ldr	w0, [sp, #128]
  40ca38:	cbnz	w0, 40c898 <feof@plt+0xabe8>
  40ca3c:	b	40c8c4 <feof@plt+0xac14>
  40ca40:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40ca44:	mov	w3, w24
  40ca48:	ldr	x2, [x20]
  40ca4c:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3780>
  40ca50:	ldr	x0, [x0, #3776]
  40ca54:	add	x1, x1, #0x280
  40ca58:	bl	4018e0 <fprintf@plt>
  40ca5c:	b	40c924 <feof@plt+0xac74>
  40ca60:	mov	w0, #0x57                  	// #87
  40ca64:	ldp	x23, x24, [sp, #48]
  40ca68:	ldp	x25, x26, [sp, #64]
  40ca6c:	ldp	x27, x28, [sp, #80]
  40ca70:	str	xzr, [x22, #32]
  40ca74:	b	40c13c <feof@plt+0xa48c>
  40ca78:	ldr	w1, [sp, #128]
  40ca7c:	cbnz	w1, 40cb8c <feof@plt+0xaedc>
  40ca80:	ldr	x19, [x22, #32]
  40ca84:	mov	x0, x19
  40ca88:	bl	4018d0 <strlen@plt>
  40ca8c:	add	x19, x19, x0
  40ca90:	str	x19, [x22, #32]
  40ca94:	ldrb	w0, [x21]
  40ca98:	cmp	w0, #0x3a
  40ca9c:	b.ne	40c98c <feof@plt+0xacdc>  // b.any
  40caa0:	mov	w0, #0x3a                  	// #58
  40caa4:	ldp	x23, x24, [sp, #48]
  40caa8:	ldp	x25, x26, [sp, #64]
  40caac:	ldp	x27, x28, [sp, #80]
  40cab0:	b	40c13c <feof@plt+0xa48c>
  40cab4:	ldr	x2, [sp, #168]
  40cab8:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40cabc:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3780>
  40cac0:	add	x1, x1, #0x1d8
  40cac4:	ldr	x0, [x0, #3776]
  40cac8:	ldr	x3, [x20, x2, lsl #3]
  40cacc:	ldr	x2, [x20]
  40cad0:	bl	4018e0 <fprintf@plt>
  40cad4:	ldr	x27, [x22, #32]
  40cad8:	b	40c968 <feof@plt+0xacb8>
  40cadc:	mov	x3, x4
  40cae0:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3780>
  40cae4:	add	x1, x1, #0x178
  40cae8:	bl	4018e0 <fprintf@plt>
  40caec:	ldr	x27, [x22, #32]
  40caf0:	b	40c854 <feof@plt+0xaba4>
  40caf4:	ldrsw	x3, [x22]
  40caf8:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40cafc:	ldr	x2, [x20]
  40cb00:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3780>
  40cb04:	ldr	x0, [x0, #3776]
  40cb08:	add	x1, x1, #0x2a8
  40cb0c:	ldr	x3, [x20, x3, lsl #3]
  40cb10:	bl	4018e0 <fprintf@plt>
  40cb14:	ldr	x23, [x22, #32]
  40cb18:	b	40c9a8 <feof@plt+0xacf8>
  40cb1c:	ldr	w0, [sp, #128]
  40cb20:	cbnz	w0, 40cb68 <feof@plt+0xaeb8>
  40cb24:	mov	x0, x23
  40cb28:	bl	4018d0 <strlen@plt>
  40cb2c:	add	x23, x23, x0
  40cb30:	mov	w0, #0x3f                  	// #63
  40cb34:	ldp	x25, x26, [sp, #64]
  40cb38:	ldp	x27, x28, [sp, #80]
  40cb3c:	str	x23, [x22, #32]
  40cb40:	ldp	x23, x24, [sp, #48]
  40cb44:	b	40c13c <feof@plt+0xa48c>
  40cb48:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40cb4c:	mov	w3, w24
  40cb50:	ldr	x2, [x20]
  40cb54:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3780>
  40cb58:	ldr	x0, [x0, #3776]
  40cb5c:	add	x1, x1, #0x280
  40cb60:	bl	4018e0 <fprintf@plt>
  40cb64:	b	40ca10 <feof@plt+0xad60>
  40cb68:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40cb6c:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3780>
  40cb70:	ldr	x3, [x26]
  40cb74:	add	x1, x1, #0x2d0
  40cb78:	ldr	x0, [x0, #3776]
  40cb7c:	ldr	x2, [x20]
  40cb80:	bl	4018e0 <fprintf@plt>
  40cb84:	ldr	x23, [x22, #32]
  40cb88:	b	40cb24 <feof@plt+0xae74>
  40cb8c:	add	x3, x20, w0, sxtw #3
  40cb90:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40cb94:	ldr	x2, [x20]
  40cb98:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3780>
  40cb9c:	ldr	x0, [x0, #3776]
  40cba0:	add	x1, x1, #0x1d8
  40cba4:	ldur	x3, [x3, #-8]
  40cba8:	bl	4018e0 <fprintf@plt>
  40cbac:	b	40ca80 <feof@plt+0xadd0>
  40cbb0:	mov	w0, w2
  40cbb4:	b	40c1c4 <feof@plt+0xa514>
  40cbb8:	stp	x29, x30, [sp, #-208]!
  40cbbc:	mov	x29, sp
  40cbc0:	stp	x21, x22, [sp, #32]
  40cbc4:	mov	x21, x2
  40cbc8:	stp	x23, x24, [sp, #48]
  40cbcc:	adrp	x24, 429000 <_Znam@GLIBCXX_3.4>
  40cbd0:	add	x2, x24, #0x284
  40cbd4:	stp	x19, x20, [sp, #16]
  40cbd8:	adrp	x20, 42b000 <stderr@@GLIBC_2.17+0x140>
  40cbdc:	mov	w19, w0
  40cbe0:	stp	x25, x26, [sp, #64]
  40cbe4:	add	x26, x20, #0x40
  40cbe8:	ldr	w23, [x2, #4]
  40cbec:	ldr	w25, [x24, #644]
  40cbf0:	str	w25, [x20, #64]
  40cbf4:	str	w23, [x26, #4]
  40cbf8:	stp	x27, x28, [sp, #80]
  40cbfc:	ldrb	w0, [x21]
  40cc00:	stp	x1, x3, [sp, #104]
  40cc04:	cmp	w0, #0x3a
  40cc08:	str	x4, [sp, #120]
  40cc0c:	csel	w23, w23, wzr, ne  // ne = any
  40cc10:	str	w5, [sp, #136]
  40cc14:	cmp	w19, #0x0
  40cc18:	b.le	40d694 <feof@plt+0xb9e4>
  40cc1c:	str	xzr, [x26, #16]
  40cc20:	cbnz	w25, 40cd0c <feof@plt+0xb05c>
  40cc24:	mov	w0, #0x1                   	// #1
  40cc28:	mov	w25, w0
  40cc2c:	str	w0, [x20, #64]
  40cc30:	dup	v0.2s, w25
  40cc34:	str	xzr, [x26, #32]
  40cc38:	str	d0, [x26, #48]
  40cc3c:	cbz	w6, 40ce38 <feof@plt+0xb188>
  40cc40:	mov	w0, #0x1                   	// #1
  40cc44:	str	w0, [x26, #44]
  40cc48:	ldrb	w1, [x21]
  40cc4c:	cmp	w1, #0x2d
  40cc50:	b.eq	40d17c <feof@plt+0xb4cc>  // b.none
  40cc54:	cmp	w1, #0x2b
  40cc58:	b.eq	40d190 <feof@plt+0xb4e0>  // b.none
  40cc5c:	str	w0, [x26, #24]
  40cc60:	str	wzr, [x26, #40]
  40cc64:	ldr	w25, [x20, #64]
  40cc68:	ldr	w0, [x26, #52]
  40cc6c:	cmp	w0, w25
  40cc70:	b.le	40cc7c <feof@plt+0xafcc>
  40cc74:	mov	w0, w25
  40cc78:	str	w25, [x26, #52]
  40cc7c:	ldr	w1, [x26, #48]
  40cc80:	cmp	w25, w1
  40cc84:	b.ge	40cc90 <feof@plt+0xafe0>  // b.tcont
  40cc88:	mov	w1, w25
  40cc8c:	str	w25, [x26, #48]
  40cc90:	ldr	w2, [x26, #40]
  40cc94:	cmp	w2, #0x1
  40cc98:	b.eq	40ce94 <feof@plt+0xb1e4>  // b.none
  40cc9c:	cmp	w19, w25
  40cca0:	b.eq	40ce70 <feof@plt+0xb1c0>  // b.none
  40cca4:	ldr	x3, [sp, #104]
  40cca8:	ldr	x28, [x3, w25, sxtw #3]
  40ccac:	ldrb	w1, [x28]
  40ccb0:	cmp	w1, #0x2d
  40ccb4:	b.ne	40cddc <feof@plt+0xb12c>  // b.any
  40ccb8:	ldrb	w1, [x28, #1]
  40ccbc:	cmp	w1, #0x2d
  40ccc0:	b.ne	40cddc <feof@plt+0xb12c>  // b.any
  40ccc4:	ldrb	w1, [x28, #2]
  40ccc8:	cbnz	w1, 40cddc <feof@plt+0xb12c>
  40cccc:	ldr	w2, [x26, #48]
  40ccd0:	add	w25, w25, #0x1
  40ccd4:	str	w25, [x20, #64]
  40ccd8:	cmp	w2, w0
  40ccdc:	b.eq	40d3d8 <feof@plt+0xb728>  // b.none
  40cce0:	cmp	w25, w0
  40cce4:	b.eq	40ccf8 <feof@plt+0xb048>  // b.none
  40cce8:	mov	x0, x3
  40ccec:	mov	x1, x26
  40ccf0:	bl	40bd18 <feof@plt+0xa068>
  40ccf4:	ldr	w2, [x26, #48]
  40ccf8:	mov	w25, w19
  40ccfc:	mov	w0, w19
  40cd00:	str	w19, [x20, #64]
  40cd04:	str	w19, [x26, #52]
  40cd08:	b	40ce74 <feof@plt+0xb1c4>
  40cd0c:	ldr	w0, [x26, #24]
  40cd10:	cbz	w0, 40cc30 <feof@plt+0xaf80>
  40cd14:	ldr	x22, [x26, #32]
  40cd18:	cbz	x22, 40cc64 <feof@plt+0xafb4>
  40cd1c:	ldrb	w0, [x22]
  40cd20:	cbz	w0, 40cc64 <feof@plt+0xafb4>
  40cd24:	ldr	x0, [sp, #112]
  40cd28:	cbz	x0, 40cd80 <feof@plt+0xb0d0>
  40cd2c:	ldr	w0, [x20, #64]
  40cd30:	str	w0, [sp, #140]
  40cd34:	sxtw	x1, w0
  40cd38:	sbfiz	x0, x0, #3, #32
  40cd3c:	str	x0, [sp, #168]
  40cd40:	ldr	x0, [sp, #104]
  40cd44:	str	x1, [sp, #176]
  40cd48:	ldr	x0, [x0, x1, lsl #3]
  40cd4c:	str	x0, [sp, #160]
  40cd50:	ldrb	w1, [x0, #1]
  40cd54:	str	w1, [sp, #152]
  40cd58:	cmp	w1, #0x2d
  40cd5c:	b.eq	40d0ac <feof@plt+0xb3fc>  // b.none
  40cd60:	ldr	w2, [sp, #136]
  40cd64:	cbz	w2, 40cd80 <feof@plt+0xb0d0>
  40cd68:	ldrb	w0, [x0, #2]
  40cd6c:	cbnz	w0, 40d0ac <feof@plt+0xb3fc>
  40cd70:	mov	x0, x21
  40cd74:	bl	401970 <strchr@plt>
  40cd78:	cbz	x0, 40d0ac <feof@plt+0xb3fc>
  40cd7c:	nop
  40cd80:	add	x28, x22, #0x1
  40cd84:	str	x28, [x26, #32]
  40cd88:	mov	x0, x21
  40cd8c:	ldrb	w27, [x22]
  40cd90:	mov	w1, w27
  40cd94:	bl	401970 <strchr@plt>
  40cd98:	ldrb	w2, [x22, #1]
  40cd9c:	mov	x1, x0
  40cda0:	mov	w0, w27
  40cda4:	cbz	w2, 40cf30 <feof@plt+0xb280>
  40cda8:	cmp	w27, #0x3a
  40cdac:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  40cdb0:	b.eq	40d214 <feof@plt+0xb564>  // b.none
  40cdb4:	ldrb	w3, [x1]
  40cdb8:	ldrb	w2, [x1, #1]
  40cdbc:	ldr	w25, [x20, #64]
  40cdc0:	cmp	w3, #0x57
  40cdc4:	b.eq	40cf40 <feof@plt+0xb290>  // b.none
  40cdc8:	cmp	w2, #0x3a
  40cdcc:	b.eq	40d068 <feof@plt+0xb3b8>  // b.none
  40cdd0:	ldr	w1, [x26, #8]
  40cdd4:	ldr	x28, [x26, #16]
  40cdd8:	b	40ce04 <feof@plt+0xb154>
  40cddc:	ldrb	w0, [x28]
  40cde0:	cmp	w0, #0x2d
  40cde4:	b.eq	40cf08 <feof@plt+0xb258>  // b.none
  40cde8:	ldr	w0, [x26, #40]
  40cdec:	ldr	w1, [x26, #8]
  40cdf0:	cbz	w0, 40d570 <feof@plt+0xb8c0>
  40cdf4:	add	w25, w25, #0x1
  40cdf8:	mov	w0, #0x1                   	// #1
  40cdfc:	str	w25, [x20, #64]
  40ce00:	str	x28, [x26, #16]
  40ce04:	adrp	x3, 429000 <_Znam@GLIBCXX_3.4>
  40ce08:	add	x3, x3, #0x284
  40ce0c:	adrp	x2, 42d000 <stderr@@GLIBC_2.17+0x2140>
  40ce10:	str	w25, [x24, #644]
  40ce14:	ldp	x19, x20, [sp, #16]
  40ce18:	str	x28, [x2, #80]
  40ce1c:	ldp	x21, x22, [sp, #32]
  40ce20:	ldp	x23, x24, [sp, #48]
  40ce24:	ldp	x25, x26, [sp, #64]
  40ce28:	ldp	x27, x28, [sp, #80]
  40ce2c:	str	w1, [x3, #8]
  40ce30:	ldp	x29, x30, [sp], #208
  40ce34:	ret
  40ce38:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3780>
  40ce3c:	add	x0, x0, #0x148
  40ce40:	bl	401bf0 <getenv@plt>
  40ce44:	cbz	x0, 40d040 <feof@plt+0xb390>
  40ce48:	mov	w0, #0x1                   	// #1
  40ce4c:	str	w0, [x26, #44]
  40ce50:	ldr	x22, [x26, #32]
  40ce54:	ldrb	w0, [x21]
  40ce58:	cmp	w0, #0x2d
  40ce5c:	b.eq	40d094 <feof@plt+0xb3e4>  // b.none
  40ce60:	cmp	w0, #0x2b
  40ce64:	b.eq	40d314 <feof@plt+0xb664>  // b.none
  40ce68:	str	wzr, [x26, #40]
  40ce6c:	b	40d0a0 <feof@plt+0xb3f0>
  40ce70:	ldr	w2, [x26, #48]
  40ce74:	ldr	w1, [x26, #8]
  40ce78:	cmp	w0, w2
  40ce7c:	ldr	x28, [x26, #16]
  40ce80:	b.eq	40d3d0 <feof@plt+0xb720>  // b.none
  40ce84:	mov	w25, w2
  40ce88:	str	w2, [x20, #64]
  40ce8c:	mov	w0, #0xffffffff            	// #-1
  40ce90:	b	40ce04 <feof@plt+0xb154>
  40ce94:	cmp	w0, w1
  40ce98:	b.eq	40d02c <feof@plt+0xb37c>  // b.none
  40ce9c:	cmp	w25, w0
  40cea0:	b.eq	40ceb4 <feof@plt+0xb204>  // b.none
  40cea4:	ldr	x0, [sp, #104]
  40cea8:	mov	x1, x26
  40ceac:	bl	40bd18 <feof@plt+0xa068>
  40ceb0:	ldr	w0, [x20, #64]
  40ceb4:	cmp	w19, w0
  40ceb8:	b.le	40d530 <feof@plt+0xb880>
  40cebc:	sxtw	x0, w0
  40cec0:	ldr	x4, [sp, #104]
  40cec4:	b	40ced8 <feof@plt+0xb228>
  40cec8:	add	w25, w2, #0x1
  40cecc:	str	w25, [x26]
  40ced0:	cmp	w19, w0
  40ced4:	b.le	40cefc <feof@plt+0xb24c>
  40ced8:	ldr	x1, [x4, x0, lsl #3]
  40cedc:	mov	w2, w0
  40cee0:	mov	w25, w0
  40cee4:	add	x0, x0, #0x1
  40cee8:	ldrb	w3, [x1]
  40ceec:	cmp	w3, #0x2d
  40cef0:	b.ne	40cec8 <feof@plt+0xb218>  // b.any
  40cef4:	ldrb	w1, [x1, #1]
  40cef8:	cbz	w1, 40cec8 <feof@plt+0xb218>
  40cefc:	mov	w0, w25
  40cf00:	str	w25, [x26, #52]
  40cf04:	b	40cc9c <feof@plt+0xafec>
  40cf08:	ldrb	w0, [x28, #1]
  40cf0c:	cbz	w0, 40cde8 <feof@plt+0xb138>
  40cf10:	cmp	w0, #0x2d
  40cf14:	ldr	x0, [sp, #112]
  40cf18:	ccmp	x0, #0x0, #0x4, eq  // eq = none
  40cf1c:	cset	x4, ne  // ne = any
  40cf20:	add	x4, x4, #0x1
  40cf24:	add	x22, x28, x4
  40cf28:	str	x22, [x26, #32]
  40cf2c:	b	40cd24 <feof@plt+0xb074>
  40cf30:	ldr	w2, [x20, #64]
  40cf34:	add	w2, w2, #0x1
  40cf38:	str	w2, [x20, #64]
  40cf3c:	b	40cda8 <feof@plt+0xb0f8>
  40cf40:	cmp	w2, #0x3b
  40cf44:	b.ne	40cdc8 <feof@plt+0xb118>  // b.any
  40cf48:	ldrb	w0, [x22, #1]
  40cf4c:	cbz	w0, 40d50c <feof@plt+0xb85c>
  40cf50:	mov	x27, x28
  40cf54:	add	w0, w25, #0x1
  40cf58:	str	w0, [x20, #64]
  40cf5c:	str	x28, [x26, #16]
  40cf60:	str	w0, [sp, #160]
  40cf64:	str	x27, [x26, #32]
  40cf68:	ldrb	w25, [x27]
  40cf6c:	cmp	w25, #0x3d
  40cf70:	ccmp	w25, #0x0, #0x4, ne  // ne = any
  40cf74:	b.eq	40d768 <feof@plt+0xbab8>  // b.none
  40cf78:	mov	x0, x27
  40cf7c:	nop
  40cf80:	ldrb	w25, [x0, #1]!
  40cf84:	cmp	w25, #0x3d
  40cf88:	ccmp	w25, #0x0, #0x4, ne  // ne = any
  40cf8c:	b.ne	40cf80 <feof@plt+0xb2d0>  // b.any
  40cf90:	str	x0, [sp, #128]
  40cf94:	ldr	x0, [sp, #112]
  40cf98:	ldr	x22, [x0]
  40cf9c:	cbz	x22, 40d770 <feof@plt+0xbac0>
  40cfa0:	ldr	x1, [sp, #128]
  40cfa4:	mov	x3, #0x0                   	// #0
  40cfa8:	mov	w28, #0x0                   	// #0
  40cfac:	str	wzr, [sp, #112]
  40cfb0:	sub	x2, x1, x27
  40cfb4:	sub	w1, w1, w27
  40cfb8:	stp	wzr, w23, [sp, #136]
  40cfbc:	mov	x23, x2
  40cfc0:	str	w25, [sp, #144]
  40cfc4:	mov	x25, x3
  40cfc8:	str	x21, [sp, #152]
  40cfcc:	mov	x21, x22
  40cfd0:	mov	x22, x1
  40cfd4:	str	w19, [sp, #184]
  40cfd8:	mov	x19, x0
  40cfdc:	b	40cff4 <feof@plt+0xb344>
  40cfe0:	mov	w0, #0x1                   	// #1
  40cfe4:	str	w0, [sp, #112]
  40cfe8:	ldr	x21, [x19, #32]!
  40cfec:	add	w28, w28, #0x1
  40cff0:	cbz	x21, 40d4a8 <feof@plt+0xb7f8>
  40cff4:	mov	x1, x27
  40cff8:	mov	x2, x23
  40cffc:	mov	x0, x21
  40d000:	bl	401a80 <strncmp@plt>
  40d004:	mov	w1, w0
  40d008:	mov	x0, x21
  40d00c:	cbnz	w1, 40cfe8 <feof@plt+0xb338>
  40d010:	bl	4018d0 <strlen@plt>
  40d014:	cmp	x22, x0
  40d018:	b.eq	40d67c <feof@plt+0xb9cc>  // b.none
  40d01c:	cbnz	x25, 40cfe0 <feof@plt+0xb330>
  40d020:	mov	x25, x19
  40d024:	str	w28, [sp, #136]
  40d028:	b	40cfe8 <feof@plt+0xb338>
  40d02c:	cmp	w25, w0
  40d030:	b.eq	40ceb4 <feof@plt+0xb204>  // b.none
  40d034:	mov	w0, w25
  40d038:	str	w25, [x26, #48]
  40d03c:	b	40ceb4 <feof@plt+0xb204>
  40d040:	str	wzr, [x26, #44]
  40d044:	ldr	x22, [x26, #32]
  40d048:	ldrb	w0, [x21]
  40d04c:	cmp	w0, #0x2d
  40d050:	b.eq	40d094 <feof@plt+0xb3e4>  // b.none
  40d054:	cmp	w0, #0x2b
  40d058:	b.eq	40d314 <feof@plt+0xb664>  // b.none
  40d05c:	mov	w0, #0x1                   	// #1
  40d060:	str	w0, [x26, #40]
  40d064:	b	40d0a0 <feof@plt+0xb3f0>
  40d068:	ldrb	w2, [x1, #2]
  40d06c:	ldrb	w1, [x22, #1]
  40d070:	cmp	w2, #0x3a
  40d074:	b.eq	40d3b4 <feof@plt+0xb704>  // b.none
  40d078:	cbz	w1, 40d434 <feof@plt+0xb784>
  40d07c:	add	w25, w25, #0x1
  40d080:	ldr	w1, [x26, #8]
  40d084:	str	w25, [x20, #64]
  40d088:	str	x28, [x26, #16]
  40d08c:	str	xzr, [x26, #32]
  40d090:	b	40ce04 <feof@plt+0xb154>
  40d094:	add	x21, x21, #0x1
  40d098:	mov	w0, #0x2                   	// #2
  40d09c:	str	w0, [x26, #40]
  40d0a0:	mov	w0, #0x1                   	// #1
  40d0a4:	str	w0, [x26, #24]
  40d0a8:	b	40cd18 <feof@plt+0xb068>
  40d0ac:	ldrb	w0, [x22]
  40d0b0:	str	w0, [sp, #188]
  40d0b4:	cmp	w0, #0x3d
  40d0b8:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  40d0bc:	b.eq	40d460 <feof@plt+0xb7b0>  // b.none
  40d0c0:	mov	x1, x22
  40d0c4:	nop
  40d0c8:	ldrb	w0, [x1, #1]!
  40d0cc:	cmp	w0, #0x3d
  40d0d0:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  40d0d4:	b.ne	40d0c8 <feof@plt+0xb418>  // b.any
  40d0d8:	str	x1, [sp, #144]
  40d0dc:	ldr	x27, [sp, #112]
  40d0e0:	ldr	x3, [x27]
  40d0e4:	cbz	x3, 40d330 <feof@plt+0xb680>
  40d0e8:	ldr	x0, [sp, #144]
  40d0ec:	sub	x25, x0, x22
  40d0f0:	ldr	w0, [sp, #136]
  40d0f4:	cbnz	w0, 40d1a0 <feof@plt+0xb4f0>
  40d0f8:	mov	w0, #0xffffffff            	// #-1
  40d0fc:	mov	w28, #0x0                   	// #0
  40d100:	str	w0, [sp, #128]
  40d104:	mov	x0, #0x0                   	// #0
  40d108:	str	wzr, [sp, #184]
  40d10c:	stp	w23, w19, [sp, #192]
  40d110:	mov	x23, x0
  40d114:	mov	x19, x3
  40d118:	b	40d144 <feof@plt+0xb494>
  40d11c:	ldr	w0, [x23, #8]
  40d120:	ldr	w1, [x27, #8]
  40d124:	cmp	w1, w0
  40d128:	b.eq	40d258 <feof@plt+0xb5a8>  // b.none
  40d12c:	mov	w0, #0x1                   	// #1
  40d130:	str	w0, [sp, #184]
  40d134:	nop
  40d138:	ldr	x19, [x27, #32]!
  40d13c:	add	w28, w28, #0x1
  40d140:	cbz	x19, 40d284 <feof@plt+0xb5d4>
  40d144:	mov	x1, x22
  40d148:	mov	x2, x25
  40d14c:	mov	x0, x19
  40d150:	bl	401a80 <strncmp@plt>
  40d154:	mov	w1, w0
  40d158:	mov	x0, x19
  40d15c:	cbnz	w1, 40d138 <feof@plt+0xb488>
  40d160:	bl	4018d0 <strlen@plt>
  40d164:	cmp	w0, w25
  40d168:	b.eq	40d418 <feof@plt+0xb768>  // b.none
  40d16c:	cbnz	x23, 40d11c <feof@plt+0xb46c>
  40d170:	mov	x23, x27
  40d174:	str	w28, [sp, #128]
  40d178:	b	40d138 <feof@plt+0xb488>
  40d17c:	mov	w1, #0x2                   	// #2
  40d180:	add	x21, x21, #0x1
  40d184:	str	w0, [x26, #24]
  40d188:	str	w1, [x26, #40]
  40d18c:	b	40cc64 <feof@plt+0xafb4>
  40d190:	add	x21, x21, #0x1
  40d194:	str	w0, [x26, #24]
  40d198:	str	wzr, [x26, #40]
  40d19c:	b	40cc64 <feof@plt+0xafb4>
  40d1a0:	mov	w0, #0xffffffff            	// #-1
  40d1a4:	mov	w1, #0x0                   	// #0
  40d1a8:	mov	w28, #0x0                   	// #0
  40d1ac:	str	w0, [sp, #128]
  40d1b0:	mov	x0, #0x0                   	// #0
  40d1b4:	stp	w23, w19, [sp, #192]
  40d1b8:	mov	x23, x0
  40d1bc:	mov	x19, x3
  40d1c0:	str	x21, [sp, #200]
  40d1c4:	mov	w21, w1
  40d1c8:	b	40d1dc <feof@plt+0xb52c>
  40d1cc:	mov	w21, #0x1                   	// #1
  40d1d0:	ldr	x19, [x27, #32]!
  40d1d4:	add	w28, w28, #0x1
  40d1d8:	cbz	x19, 40d300 <feof@plt+0xb650>
  40d1dc:	mov	x1, x22
  40d1e0:	mov	x2, x25
  40d1e4:	mov	x0, x19
  40d1e8:	bl	401a80 <strncmp@plt>
  40d1ec:	mov	w1, w0
  40d1f0:	mov	x0, x19
  40d1f4:	cbnz	w1, 40d1d0 <feof@plt+0xb520>
  40d1f8:	bl	4018d0 <strlen@plt>
  40d1fc:	cmp	w25, w0
  40d200:	b.eq	40d424 <feof@plt+0xb774>  // b.none
  40d204:	cbnz	x23, 40d1cc <feof@plt+0xb51c>
  40d208:	mov	x23, x27
  40d20c:	str	w28, [sp, #128]
  40d210:	b	40d1d0 <feof@plt+0xb520>
  40d214:	cbz	w23, 40d240 <feof@plt+0xb590>
  40d218:	ldr	w1, [x26, #44]
  40d21c:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40d220:	ldr	x2, [sp, #104]
  40d224:	ldr	x0, [x0, #3776]
  40d228:	ldr	x2, [x2]
  40d22c:	cbz	w1, 40d468 <feof@plt+0xb7b8>
  40d230:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3780>
  40d234:	mov	w3, w27
  40d238:	add	x1, x1, #0x240
  40d23c:	bl	4018e0 <fprintf@plt>
  40d240:	ldr	w25, [x20, #64]
  40d244:	mov	w1, w27
  40d248:	mov	w0, #0x3f                  	// #63
  40d24c:	str	w27, [x26, #8]
  40d250:	ldr	x28, [x26, #16]
  40d254:	b	40ce04 <feof@plt+0xb154>
  40d258:	ldr	x0, [x23, #16]
  40d25c:	ldr	x1, [x27, #16]
  40d260:	cmp	x1, x0
  40d264:	b.ne	40d12c <feof@plt+0xb47c>  // b.any
  40d268:	ldr	w0, [x23, #24]
  40d26c:	ldr	w1, [x27, #24]
  40d270:	cmp	w1, w0
  40d274:	ldr	w0, [sp, #184]
  40d278:	csinc	w0, w0, wzr, eq  // eq = none
  40d27c:	str	w0, [sp, #184]
  40d280:	b	40d138 <feof@plt+0xb488>
  40d284:	mov	x27, x23
  40d288:	ldp	w23, w19, [sp, #192]
  40d28c:	ldr	w0, [sp, #184]
  40d290:	cbnz	w0, 40d3e4 <feof@plt+0xb734>
  40d294:	cbz	x27, 40d330 <feof@plt+0xb680>
  40d298:	ldr	w0, [sp, #140]
  40d29c:	ldr	x2, [sp, #144]
  40d2a0:	add	w25, w0, #0x1
  40d2a4:	str	w25, [x20, #64]
  40d2a8:	ldr	w1, [x27, #8]
  40d2ac:	ldrb	w0, [x2]
  40d2b0:	cbnz	w0, 40d320 <feof@plt+0xb670>
  40d2b4:	cmp	w1, #0x1
  40d2b8:	b.eq	40d47c <feof@plt+0xb7cc>  // b.none
  40d2bc:	ldr	x28, [x26, #16]
  40d2c0:	mov	x0, x22
  40d2c4:	bl	4018d0 <strlen@plt>
  40d2c8:	add	x4, x22, x0
  40d2cc:	ldr	x0, [sp, #120]
  40d2d0:	str	x4, [x26, #32]
  40d2d4:	cbz	x0, 40d2e0 <feof@plt+0xb630>
  40d2d8:	ldr	w1, [sp, #128]
  40d2dc:	str	w1, [x0]
  40d2e0:	ldr	x1, [x27, #16]
  40d2e4:	ldr	w0, [x27, #24]
  40d2e8:	cbz	x1, 40d2f4 <feof@plt+0xb644>
  40d2ec:	str	w0, [x1]
  40d2f0:	mov	w0, #0x0                   	// #0
  40d2f4:	ldr	w25, [x20, #64]
  40d2f8:	ldr	w1, [x26, #8]
  40d2fc:	b	40ce04 <feof@plt+0xb154>
  40d300:	mov	x27, x23
  40d304:	str	w21, [sp, #184]
  40d308:	ldp	w23, w19, [sp, #192]
  40d30c:	ldr	x21, [sp, #200]
  40d310:	b	40d28c <feof@plt+0xb5dc>
  40d314:	add	x21, x21, #0x1
  40d318:	str	wzr, [x26, #40]
  40d31c:	b	40d0a0 <feof@plt+0xb3f0>
  40d320:	cbz	w1, 40d57c <feof@plt+0xb8cc>
  40d324:	add	x28, x2, #0x1
  40d328:	str	x28, [x26, #16]
  40d32c:	b	40d2c0 <feof@plt+0xb610>
  40d330:	ldr	w0, [sp, #136]
  40d334:	cbz	w0, 40d5e4 <feof@plt+0xb934>
  40d338:	ldr	w0, [sp, #152]
  40d33c:	cmp	w0, #0x2d
  40d340:	b.eq	40d70c <feof@plt+0xba5c>  // b.none
  40d344:	ldr	w1, [sp, #188]
  40d348:	mov	x0, x21
  40d34c:	bl	401970 <strchr@plt>
  40d350:	cbnz	x0, 40cd80 <feof@plt+0xb0d0>
  40d354:	cbz	w23, 40d388 <feof@plt+0xb6d8>
  40d358:	ldr	x1, [sp, #160]
  40d35c:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40d360:	mov	x4, x22
  40d364:	ldr	x0, [x0, #3776]
  40d368:	ldrb	w3, [x1]
  40d36c:	ldr	x1, [sp, #104]
  40d370:	ldr	x2, [x1]
  40d374:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3780>
  40d378:	add	x1, x1, #0x220
  40d37c:	bl	4018e0 <fprintf@plt>
  40d380:	ldr	w0, [x20, #64]
  40d384:	str	w0, [sp, #140]
  40d388:	ldr	w0, [sp, #140]
  40d38c:	adrp	x2, 414000 <_ZdlPvm@@Base+0x4780>
  40d390:	mov	w1, #0x0                   	// #0
  40d394:	add	x2, x2, #0xfd8
  40d398:	add	w25, w0, #0x1
  40d39c:	mov	w0, #0x3f                  	// #63
  40d3a0:	str	w25, [x20, #64]
  40d3a4:	str	wzr, [x26, #8]
  40d3a8:	str	x2, [x26, #32]
  40d3ac:	ldr	x28, [x26, #16]
  40d3b0:	b	40ce04 <feof@plt+0xb154>
  40d3b4:	cbz	w1, 40d568 <feof@plt+0xb8b8>
  40d3b8:	add	w25, w25, #0x1
  40d3bc:	str	w25, [x20, #64]
  40d3c0:	ldr	w1, [x26, #8]
  40d3c4:	str	x28, [x26, #16]
  40d3c8:	str	xzr, [x26, #32]
  40d3cc:	b	40ce04 <feof@plt+0xb154>
  40d3d0:	mov	w0, #0xffffffff            	// #-1
  40d3d4:	b	40ce04 <feof@plt+0xb154>
  40d3d8:	mov	w2, w25
  40d3dc:	str	w25, [x26, #48]
  40d3e0:	b	40ccf8 <feof@plt+0xb048>
  40d3e4:	cbnz	w23, 40d538 <feof@plt+0xb888>
  40d3e8:	mov	x0, x22
  40d3ec:	bl	4018d0 <strlen@plt>
  40d3f0:	ldr	w1, [sp, #140]
  40d3f4:	add	x4, x22, x0
  40d3f8:	mov	w0, #0x3f                  	// #63
  40d3fc:	str	wzr, [x26, #8]
  40d400:	add	w25, w1, #0x1
  40d404:	mov	w1, #0x0                   	// #0
  40d408:	str	w25, [x20, #64]
  40d40c:	str	x4, [x26, #32]
  40d410:	ldr	x28, [x26, #16]
  40d414:	b	40ce04 <feof@plt+0xb154>
  40d418:	ldp	w23, w19, [sp, #192]
  40d41c:	str	w28, [sp, #128]
  40d420:	b	40d298 <feof@plt+0xb5e8>
  40d424:	ldp	w23, w19, [sp, #192]
  40d428:	str	w28, [sp, #128]
  40d42c:	ldr	x21, [sp, #200]
  40d430:	b	40d298 <feof@plt+0xb5e8>
  40d434:	cmp	w19, w25
  40d438:	b.eq	40d650 <feof@plt+0xb9a0>  // b.none
  40d43c:	ldr	x3, [sp, #104]
  40d440:	add	w2, w25, #0x1
  40d444:	ldr	w1, [x26, #8]
  40d448:	ldr	x28, [x3, w25, sxtw #3]
  40d44c:	mov	w25, w2
  40d450:	str	w2, [x20, #64]
  40d454:	str	x28, [x26, #16]
  40d458:	str	xzr, [x26, #32]
  40d45c:	b	40ce04 <feof@plt+0xb154>
  40d460:	str	x22, [sp, #144]
  40d464:	b	40d0dc <feof@plt+0xb42c>
  40d468:	mov	w3, w27
  40d46c:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3780>
  40d470:	add	x1, x1, #0x260
  40d474:	bl	4018e0 <fprintf@plt>
  40d478:	b	40d240 <feof@plt+0xb590>
  40d47c:	cmp	w19, w25
  40d480:	b.le	40d6a4 <feof@plt+0xb9f4>
  40d484:	ldr	x0, [sp, #104]
  40d488:	ldr	x1, [sp, #168]
  40d48c:	add	x1, x0, x1
  40d490:	ldr	w0, [sp, #140]
  40d494:	add	w0, w0, #0x2
  40d498:	str	w0, [x20, #64]
  40d49c:	ldr	x28, [x1, #8]
  40d4a0:	str	x28, [x26, #16]
  40d4a4:	b	40d2c0 <feof@plt+0xb610>
  40d4a8:	ldr	w0, [sp, #112]
  40d4ac:	mov	x22, x25
  40d4b0:	ldr	w19, [sp, #184]
  40d4b4:	ldp	w23, w25, [sp, #140]
  40d4b8:	ldr	x21, [sp, #152]
  40d4bc:	cbnz	w0, 40d6dc <feof@plt+0xba2c>
  40d4c0:	cbz	x22, 40d770 <feof@plt+0xbac0>
  40d4c4:	ldr	w0, [x22, #8]
  40d4c8:	cbz	w25, 40d620 <feof@plt+0xb970>
  40d4cc:	cbz	w0, 40d788 <feof@plt+0xbad8>
  40d4d0:	ldr	x0, [sp, #128]
  40d4d4:	add	x28, x0, #0x1
  40d4d8:	str	x28, [x26, #16]
  40d4dc:	mov	x0, x27
  40d4e0:	bl	4018d0 <strlen@plt>
  40d4e4:	add	x27, x27, x0
  40d4e8:	str	x27, [x26, #32]
  40d4ec:	ldr	x0, [sp, #120]
  40d4f0:	cbz	x0, 40d4fc <feof@plt+0xb84c>
  40d4f4:	ldr	w1, [sp, #136]
  40d4f8:	str	w1, [x0]
  40d4fc:	ldr	x1, [x22, #16]
  40d500:	ldr	w0, [x22, #24]
  40d504:	cbnz	x1, 40d2ec <feof@plt+0xb63c>
  40d508:	b	40d2f4 <feof@plt+0xb644>
  40d50c:	cmp	w19, w25
  40d510:	b.eq	40d714 <feof@plt+0xba64>  // b.none
  40d514:	ldr	x0, [sp, #104]
  40d518:	ldr	x27, [x0, w25, sxtw #3]
  40d51c:	add	w0, w25, #0x1
  40d520:	str	w0, [x20, #64]
  40d524:	str	x27, [x26, #16]
  40d528:	str	w0, [sp, #160]
  40d52c:	b	40cf64 <feof@plt+0xb2b4>
  40d530:	mov	w25, w0
  40d534:	b	40cefc <feof@plt+0xb24c>
  40d538:	ldr	x1, [sp, #104]
  40d53c:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40d540:	ldr	x3, [sp, #160]
  40d544:	ldr	x0, [x0, #3776]
  40d548:	ldr	x2, [x1]
  40d54c:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3780>
  40d550:	add	x1, x1, #0x158
  40d554:	bl	4018e0 <fprintf@plt>
  40d558:	ldr	w0, [x20, #64]
  40d55c:	str	w0, [sp, #140]
  40d560:	ldr	x22, [x26, #32]
  40d564:	b	40d3e8 <feof@plt+0xb738>
  40d568:	mov	x28, #0x0                   	// #0
  40d56c:	b	40d3c0 <feof@plt+0xb710>
  40d570:	mov	w0, #0xffffffff            	// #-1
  40d574:	ldr	x28, [x26, #16]
  40d578:	b	40ce04 <feof@plt+0xb154>
  40d57c:	cbz	w23, 40d5c0 <feof@plt+0xb910>
  40d580:	ldr	x2, [sp, #104]
  40d584:	ldr	x0, [sp, #176]
  40d588:	ldr	x4, [x27]
  40d58c:	ldr	x1, [x2, x0, lsl #3]
  40d590:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40d594:	ldr	x2, [x2]
  40d598:	ldrb	w3, [x1, #1]
  40d59c:	ldr	x0, [x0, #3776]
  40d5a0:	cmp	w3, #0x2d
  40d5a4:	b.eq	40d7e0 <feof@plt+0xbb30>  // b.none
  40d5a8:	ldrb	w3, [x1]
  40d5ac:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3780>
  40d5b0:	add	x1, x1, #0x1a8
  40d5b4:	bl	4018e0 <fprintf@plt>
  40d5b8:	ldr	w25, [x20, #64]
  40d5bc:	ldr	x22, [x26, #32]
  40d5c0:	mov	x0, x22
  40d5c4:	bl	4018d0 <strlen@plt>
  40d5c8:	add	x4, x22, x0
  40d5cc:	ldr	w1, [x27, #24]
  40d5d0:	mov	w0, #0x3f                  	// #63
  40d5d4:	str	w1, [x26, #8]
  40d5d8:	str	x4, [x26, #32]
  40d5dc:	ldr	x28, [x26, #16]
  40d5e0:	b	40ce04 <feof@plt+0xb154>
  40d5e4:	cbz	w23, 40d388 <feof@plt+0xb6d8>
  40d5e8:	ldr	w0, [sp, #152]
  40d5ec:	cmp	w0, #0x2d
  40d5f0:	b.ne	40d358 <feof@plt+0xb6a8>  // b.any
  40d5f4:	ldr	x1, [sp, #104]
  40d5f8:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40d5fc:	mov	x3, x22
  40d600:	ldr	x0, [x0, #3776]
  40d604:	ldr	x2, [x1]
  40d608:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3780>
  40d60c:	add	x1, x1, #0x200
  40d610:	bl	4018e0 <fprintf@plt>
  40d614:	ldr	w0, [x20, #64]
  40d618:	str	w0, [sp, #140]
  40d61c:	b	40d388 <feof@plt+0xb6d8>
  40d620:	cmp	w0, #0x1
  40d624:	mov	x28, x27
  40d628:	b.ne	40d4dc <feof@plt+0xb82c>  // b.any
  40d62c:	ldr	w0, [sp, #160]
  40d630:	cmp	w19, w0
  40d634:	b.le	40d834 <feof@plt+0xbb84>
  40d638:	ldr	x1, [sp, #104]
  40d63c:	ldr	x28, [x1, w0, sxtw #3]
  40d640:	add	w0, w0, #0x1
  40d644:	str	w0, [x20, #64]
  40d648:	str	x28, [x26, #16]
  40d64c:	b	40d4dc <feof@plt+0xb82c>
  40d650:	cbnz	w23, 40d740 <feof@plt+0xba90>
  40d654:	str	w27, [x26, #8]
  40d658:	mov	w2, #0x3a                  	// #58
  40d65c:	mov	w0, #0x3f                  	// #63
  40d660:	mov	w1, w27
  40d664:	ldrb	w3, [x21]
  40d668:	str	xzr, [x26, #32]
  40d66c:	cmp	w3, w2
  40d670:	csel	w0, w2, w0, eq  // eq = none
  40d674:	ldr	x28, [x26, #16]
  40d678:	b	40ce04 <feof@plt+0xb154>
  40d67c:	mov	x22, x19
  40d680:	ldr	w19, [sp, #184]
  40d684:	ldp	w23, w25, [sp, #140]
  40d688:	str	w28, [sp, #136]
  40d68c:	ldr	x21, [sp, #152]
  40d690:	b	40d4c4 <feof@plt+0xb814>
  40d694:	ldr	w1, [x26, #8]
  40d698:	mov	w0, #0xffffffff            	// #-1
  40d69c:	ldr	x28, [x26, #16]
  40d6a0:	b	40ce04 <feof@plt+0xb154>
  40d6a4:	cbnz	w23, 40d7b0 <feof@plt+0xbb00>
  40d6a8:	mov	x0, x22
  40d6ac:	bl	4018d0 <strlen@plt>
  40d6b0:	ldr	w1, [x27, #24]
  40d6b4:	add	x4, x22, x0
  40d6b8:	str	w1, [x26, #8]
  40d6bc:	mov	w2, #0x3a                  	// #58
  40d6c0:	str	x4, [x26, #32]
  40d6c4:	mov	w0, #0x3f                  	// #63
  40d6c8:	ldr	x28, [x26, #16]
  40d6cc:	ldrb	w3, [x21]
  40d6d0:	cmp	w3, w2
  40d6d4:	csel	w0, w2, w0, eq  // eq = none
  40d6d8:	b	40ce04 <feof@plt+0xb154>
  40d6dc:	mov	x28, x27
  40d6e0:	cbnz	w23, 40d7fc <feof@plt+0xbb4c>
  40d6e4:	mov	x0, x27
  40d6e8:	bl	4018d0 <strlen@plt>
  40d6ec:	ldr	w1, [sp, #160]
  40d6f0:	add	x27, x27, x0
  40d6f4:	mov	w0, #0x3f                  	// #63
  40d6f8:	str	x27, [x26, #32]
  40d6fc:	add	w25, w1, #0x1
  40d700:	ldr	w1, [x26, #8]
  40d704:	str	w25, [x20, #64]
  40d708:	b	40ce04 <feof@plt+0xb154>
  40d70c:	cbnz	w23, 40d5f4 <feof@plt+0xb944>
  40d710:	b	40d388 <feof@plt+0xb6d8>
  40d714:	cbnz	w23, 40d870 <feof@plt+0xbbc0>
  40d718:	str	w27, [x26, #8]
  40d71c:	mov	w2, #0x3a                  	// #58
  40d720:	mov	w0, #0x3f                  	// #63
  40d724:	ldr	w25, [x20, #64]
  40d728:	ldrb	w3, [x21]
  40d72c:	mov	w1, w27
  40d730:	ldr	x28, [x26, #16]
  40d734:	cmp	w3, w2
  40d738:	csel	w0, w2, w0, eq  // eq = none
  40d73c:	b	40ce04 <feof@plt+0xb154>
  40d740:	ldr	x2, [sp, #104]
  40d744:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40d748:	mov	w3, w27
  40d74c:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3780>
  40d750:	ldr	x0, [x0, #3776]
  40d754:	add	x1, x1, #0x280
  40d758:	ldr	x2, [x2]
  40d75c:	bl	4018e0 <fprintf@plt>
  40d760:	ldr	w25, [x20, #64]
  40d764:	b	40d654 <feof@plt+0xb9a4>
  40d768:	str	x27, [sp, #128]
  40d76c:	b	40cf94 <feof@plt+0xb2e4>
  40d770:	ldr	w1, [x26, #8]
  40d774:	mov	x28, x27
  40d778:	ldr	w25, [sp, #160]
  40d77c:	mov	w0, #0x57                  	// #87
  40d780:	str	xzr, [x26, #32]
  40d784:	b	40ce04 <feof@plt+0xb154>
  40d788:	mov	x28, x27
  40d78c:	cbnz	w23, 40d894 <feof@plt+0xbbe4>
  40d790:	mov	x0, x27
  40d794:	bl	4018d0 <strlen@plt>
  40d798:	ldr	w1, [x26, #8]
  40d79c:	add	x27, x27, x0
  40d7a0:	ldr	w25, [sp, #160]
  40d7a4:	mov	w0, #0x3f                  	// #63
  40d7a8:	str	x27, [x26, #32]
  40d7ac:	b	40ce04 <feof@plt+0xb154>
  40d7b0:	ldr	x2, [sp, #104]
  40d7b4:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40d7b8:	ldr	x3, [sp, #176]
  40d7bc:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3780>
  40d7c0:	ldr	x0, [x0, #3776]
  40d7c4:	add	x1, x1, #0x1d8
  40d7c8:	ldr	x3, [x2, x3, lsl #3]
  40d7cc:	ldr	x2, [x2]
  40d7d0:	bl	4018e0 <fprintf@plt>
  40d7d4:	ldr	w25, [x20, #64]
  40d7d8:	ldr	x22, [x26, #32]
  40d7dc:	b	40d6a8 <feof@plt+0xb9f8>
  40d7e0:	mov	x3, x4
  40d7e4:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3780>
  40d7e8:	add	x1, x1, #0x178
  40d7ec:	bl	4018e0 <fprintf@plt>
  40d7f0:	ldr	w25, [x20, #64]
  40d7f4:	ldr	x22, [x26, #32]
  40d7f8:	b	40d5c0 <feof@plt+0xb910>
  40d7fc:	ldr	w3, [sp, #160]
  40d800:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40d804:	ldr	x2, [sp, #104]
  40d808:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3780>
  40d80c:	ldr	x0, [x0, #3776]
  40d810:	add	x1, x1, #0x2a8
  40d814:	ldr	x3, [x2, w3, sxtw #3]
  40d818:	ldr	x2, [x2]
  40d81c:	bl	4018e0 <fprintf@plt>
  40d820:	ldr	w0, [x20, #64]
  40d824:	str	w0, [sp, #160]
  40d828:	ldr	x28, [x26, #16]
  40d82c:	ldr	x27, [x26, #32]
  40d830:	b	40d6e4 <feof@plt+0xba34>
  40d834:	cbnz	w23, 40d8c8 <feof@plt+0xbc18>
  40d838:	ldr	x19, [x26, #32]
  40d83c:	mov	x0, x19
  40d840:	bl	4018d0 <strlen@plt>
  40d844:	add	x19, x19, x0
  40d848:	str	x19, [x26, #32]
  40d84c:	mov	w2, #0x3a                  	// #58
  40d850:	mov	w0, #0x3f                  	// #63
  40d854:	ldrb	w3, [x21]
  40d858:	ldr	w25, [x20, #64]
  40d85c:	cmp	w3, w2
  40d860:	ldr	w1, [x26, #8]
  40d864:	csel	w0, w2, w0, eq  // eq = none
  40d868:	ldr	x28, [x26, #16]
  40d86c:	b	40ce04 <feof@plt+0xb154>
  40d870:	ldr	x2, [sp, #104]
  40d874:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40d878:	mov	w3, w27
  40d87c:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3780>
  40d880:	ldr	x0, [x0, #3776]
  40d884:	add	x1, x1, #0x280
  40d888:	ldr	x2, [x2]
  40d88c:	bl	4018e0 <fprintf@plt>
  40d890:	b	40d718 <feof@plt+0xba68>
  40d894:	ldr	x2, [sp, #104]
  40d898:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40d89c:	ldr	x3, [x22]
  40d8a0:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3780>
  40d8a4:	ldr	x0, [x0, #3776]
  40d8a8:	add	x1, x1, #0x2d0
  40d8ac:	ldr	x2, [x2]
  40d8b0:	bl	4018e0 <fprintf@plt>
  40d8b4:	ldr	w0, [x20, #64]
  40d8b8:	str	w0, [sp, #160]
  40d8bc:	ldr	x28, [x26, #16]
  40d8c0:	ldr	x27, [x26, #32]
  40d8c4:	b	40d790 <feof@plt+0xbae0>
  40d8c8:	ldr	x1, [sp, #104]
  40d8cc:	ldr	x0, [sp, #160]
  40d8d0:	ldr	x2, [x1]
  40d8d4:	add	x3, x1, w0, sxtw #3
  40d8d8:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40d8dc:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3780>
  40d8e0:	add	x1, x1, #0x1d8
  40d8e4:	ldr	x0, [x0, #3776]
  40d8e8:	ldur	x3, [x3, #-8]
  40d8ec:	bl	4018e0 <fprintf@plt>
  40d8f0:	b	40d838 <feof@plt+0xbb88>
  40d8f4:	nop
  40d8f8:	stp	x29, x30, [sp, #-112]!
  40d8fc:	mov	x29, sp
  40d900:	stp	x25, x26, [sp, #64]
  40d904:	adrp	x26, 429000 <_Znam@GLIBCXX_3.4>
  40d908:	stp	x27, x28, [sp, #80]
  40d90c:	add	x28, x26, #0x284
  40d910:	stp	x19, x20, [sp, #16]
  40d914:	ldr	w20, [x26, #644]
  40d918:	stp	x23, x24, [sp, #48]
  40d91c:	adrp	x24, 42b000 <stderr@@GLIBC_2.17+0x140>
  40d920:	add	x19, x24, #0x40
  40d924:	stp	x21, x22, [sp, #32]
  40d928:	mov	x22, x2
  40d92c:	ldr	w2, [x28, #4]
  40d930:	str	w20, [x24, #64]
  40d934:	mov	w21, w0
  40d938:	str	w2, [x19, #4]
  40d93c:	ldrb	w0, [x22]
  40d940:	cmp	w0, #0x3a
  40d944:	csel	w2, w2, wzr, ne  // ne = any
  40d948:	cmp	w21, #0x0
  40d94c:	b.le	40ddb0 <feof@plt+0xc100>
  40d950:	str	xzr, [x19, #16]
  40d954:	mov	x25, x1
  40d958:	cbz	w20, 40da18 <feof@plt+0xbd68>
  40d95c:	ldr	w0, [x19, #24]
  40d960:	cbnz	w0, 40daa8 <feof@plt+0xbdf8>
  40d964:	mov	w0, #0x1                   	// #1
  40d968:	str	xzr, [x19, #32]
  40d96c:	stp	w0, w20, [x19, #44]
  40d970:	str	w20, [x19, #52]
  40d974:	ldrb	w0, [x22]
  40d978:	cmp	w0, #0x2d
  40d97c:	b.eq	40da40 <feof@plt+0xbd90>  // b.none
  40d980:	cmp	w0, #0x2b
  40d984:	b.eq	40dc14 <feof@plt+0xbf64>  // b.none
  40d988:	mov	w1, #0x0                   	// #0
  40d98c:	str	wzr, [x19, #40]
  40d990:	mov	w0, w20
  40d994:	mov	w4, w20
  40d998:	mov	w3, #0x1                   	// #1
  40d99c:	str	w3, [x19, #24]
  40d9a0:	mov	w3, w20
  40d9a4:	cmp	w1, #0x1
  40d9a8:	b.eq	40daec <feof@plt+0xbe3c>  // b.none
  40d9ac:	cmp	w21, w4
  40d9b0:	b.eq	40db68 <feof@plt+0xbeb8>  // b.none
  40d9b4:	ldr	x23, [x25, w4, sxtw #3]
  40d9b8:	ldrb	w0, [x23]
  40d9bc:	cmp	w0, #0x2d
  40d9c0:	b.ne	40da54 <feof@plt+0xbda4>  // b.any
  40d9c4:	ldrb	w0, [x23, #1]
  40d9c8:	cmp	w0, #0x2d
  40d9cc:	b.ne	40da54 <feof@plt+0xbda4>  // b.any
  40d9d0:	ldrb	w0, [x23, #2]
  40d9d4:	cbnz	w0, 40da54 <feof@plt+0xbda4>
  40d9d8:	ldr	w20, [x19, #48]
  40d9dc:	add	w4, w4, #0x1
  40d9e0:	str	w4, [x24, #64]
  40d9e4:	cmp	w20, w3
  40d9e8:	b.eq	40dd20 <feof@plt+0xc070>  // b.none
  40d9ec:	cmp	w4, w3
  40d9f0:	b.eq	40da04 <feof@plt+0xbd54>  // b.none
  40d9f4:	mov	x0, x25
  40d9f8:	mov	x1, x19
  40d9fc:	bl	40bd18 <feof@plt+0xa068>
  40da00:	ldr	w20, [x19, #48]
  40da04:	mov	w4, w21
  40da08:	mov	w3, w21
  40da0c:	str	w21, [x24, #64]
  40da10:	str	w21, [x19, #52]
  40da14:	b	40db6c <feof@plt+0xbebc>
  40da18:	mov	w0, #0x1                   	// #1
  40da1c:	mov	w20, w0
  40da20:	str	w0, [x24, #64]
  40da24:	mov	w0, #0x1                   	// #1
  40da28:	str	xzr, [x19, #32]
  40da2c:	stp	w0, w20, [x19, #44]
  40da30:	str	w20, [x19, #52]
  40da34:	ldrb	w0, [x22]
  40da38:	cmp	w0, #0x2d
  40da3c:	b.ne	40d980 <feof@plt+0xbcd0>  // b.any
  40da40:	mov	w0, #0x2                   	// #2
  40da44:	add	x22, x22, #0x1
  40da48:	mov	w1, w0
  40da4c:	str	w0, [x19, #40]
  40da50:	b	40d990 <feof@plt+0xbce0>
  40da54:	ldrb	w0, [x23]
  40da58:	cmp	w0, #0x2d
  40da5c:	b.eq	40db88 <feof@plt+0xbed8>  // b.none
  40da60:	ldr	w0, [x19, #40]
  40da64:	ldr	w2, [x19, #8]
  40da68:	cbz	w0, 40dda0 <feof@plt+0xc0f0>
  40da6c:	add	w20, w4, #0x1
  40da70:	mov	w0, #0x1                   	// #1
  40da74:	str	w20, [x24, #64]
  40da78:	str	x23, [x19, #16]
  40da7c:	adrp	x1, 42d000 <stderr@@GLIBC_2.17+0x2140>
  40da80:	str	w20, [x26, #644]
  40da84:	str	w2, [x28, #8]
  40da88:	str	x23, [x1, #80]
  40da8c:	ldp	x19, x20, [sp, #16]
  40da90:	ldp	x21, x22, [sp, #32]
  40da94:	ldp	x23, x24, [sp, #48]
  40da98:	ldp	x25, x26, [sp, #64]
  40da9c:	ldp	x27, x28, [sp, #80]
  40daa0:	ldp	x29, x30, [sp], #112
  40daa4:	ret
  40daa8:	ldr	x27, [x19, #32]
  40daac:	cbz	x27, 40dab8 <feof@plt+0xbe08>
  40dab0:	ldrb	w0, [x27]
  40dab4:	cbnz	w0, 40db98 <feof@plt+0xbee8>
  40dab8:	ldp	w0, w3, [x19, #48]
  40dabc:	ldr	w1, [x19, #40]
  40dac0:	cmp	w20, w3
  40dac4:	b.ge	40dad0 <feof@plt+0xbe20>  // b.tcont
  40dac8:	mov	w3, w20
  40dacc:	str	w20, [x19, #52]
  40dad0:	cmp	w20, w0
  40dad4:	b.ge	40de38 <feof@plt+0xc188>  // b.tcont
  40dad8:	str	w20, [x19, #48]
  40dadc:	mov	w0, w20
  40dae0:	mov	w4, w20
  40dae4:	cmp	w1, #0x1
  40dae8:	b.ne	40d9ac <feof@plt+0xbcfc>  // b.any
  40daec:	cmp	w0, w3
  40daf0:	b.eq	40dc00 <feof@plt+0xbf50>  // b.none
  40daf4:	cmp	w4, w3
  40daf8:	b.eq	40db14 <feof@plt+0xbe64>  // b.none
  40dafc:	mov	x1, x19
  40db00:	mov	x0, x25
  40db04:	str	w2, [sp, #104]
  40db08:	bl	40bd18 <feof@plt+0xa068>
  40db0c:	ldr	w3, [x24, #64]
  40db10:	ldr	w2, [sp, #104]
  40db14:	cmp	w21, w3
  40db18:	b.le	40dd6c <feof@plt+0xc0bc>
  40db1c:	sxtw	x3, w3
  40db20:	b	40db38 <feof@plt+0xbe88>
  40db24:	add	w4, w1, #0x1
  40db28:	str	w4, [x19]
  40db2c:	add	x3, x3, #0x1
  40db30:	cmp	w21, w3
  40db34:	b.le	40db58 <feof@plt+0xbea8>
  40db38:	ldr	x0, [x25, x3, lsl #3]
  40db3c:	mov	w1, w3
  40db40:	mov	w4, w3
  40db44:	ldrb	w5, [x0]
  40db48:	cmp	w5, #0x2d
  40db4c:	b.ne	40db24 <feof@plt+0xbe74>  // b.any
  40db50:	ldrb	w0, [x0, #1]
  40db54:	cbz	w0, 40db24 <feof@plt+0xbe74>
  40db58:	str	w4, [x19, #52]
  40db5c:	mov	w3, w4
  40db60:	cmp	w21, w4
  40db64:	b.ne	40d9b4 <feof@plt+0xbd04>  // b.any
  40db68:	ldr	w20, [x19, #48]
  40db6c:	ldr	w2, [x19, #8]
  40db70:	cmp	w3, w20
  40db74:	ldr	x23, [x19, #16]
  40db78:	b.eq	40dd14 <feof@plt+0xc064>  // b.none
  40db7c:	str	w20, [x24, #64]
  40db80:	mov	w0, #0xffffffff            	// #-1
  40db84:	b	40da7c <feof@plt+0xbdcc>
  40db88:	ldrb	w0, [x23, #1]
  40db8c:	cbz	w0, 40da60 <feof@plt+0xbdb0>
  40db90:	add	x27, x23, #0x1
  40db94:	mov	w20, w4
  40db98:	add	x23, x27, #0x1
  40db9c:	str	x23, [x19, #32]
  40dba0:	mov	x0, x22
  40dba4:	ldrb	w3, [x27]
  40dba8:	stp	w3, w2, [sp, #104]
  40dbac:	mov	w1, w3
  40dbb0:	bl	401970 <strchr@plt>
  40dbb4:	mov	x1, x0
  40dbb8:	ldrb	w4, [x27, #1]
  40dbbc:	ldp	w3, w2, [sp, #104]
  40dbc0:	mov	w0, w3
  40dbc4:	cbnz	w4, 40dbd0 <feof@plt+0xbf20>
  40dbc8:	add	w20, w20, #0x1
  40dbcc:	str	w20, [x24, #64]
  40dbd0:	cmp	w3, #0x3a
  40dbd4:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  40dbd8:	b.eq	40dcb8 <feof@plt+0xc008>  // b.none
  40dbdc:	ldrb	w5, [x1]
  40dbe0:	ldrb	w4, [x1, #1]
  40dbe4:	cmp	w5, #0x57
  40dbe8:	b.eq	40dc24 <feof@plt+0xbf74>  // b.none
  40dbec:	cmp	w4, #0x3a
  40dbf0:	b.eq	40dc7c <feof@plt+0xbfcc>  // b.none
  40dbf4:	ldr	w2, [x19, #8]
  40dbf8:	ldr	x23, [x19, #16]
  40dbfc:	b	40da7c <feof@plt+0xbdcc>
  40dc00:	cmp	w4, w3
  40dc04:	b.eq	40db14 <feof@plt+0xbe64>  // b.none
  40dc08:	mov	w3, w4
  40dc0c:	str	w4, [x19, #48]
  40dc10:	b	40db14 <feof@plt+0xbe64>
  40dc14:	add	x22, x22, #0x1
  40dc18:	mov	w1, #0x0                   	// #0
  40dc1c:	str	wzr, [x19, #40]
  40dc20:	b	40d990 <feof@plt+0xbce0>
  40dc24:	cmp	w4, #0x3b
  40dc28:	b.ne	40dbec <feof@plt+0xbf3c>  // b.any
  40dc2c:	ldrb	w0, [x27, #1]
  40dc30:	cbnz	w0, 40dc40 <feof@plt+0xbf90>
  40dc34:	cmp	w21, w20
  40dc38:	b.eq	40ddc0 <feof@plt+0xc110>  // b.none
  40dc3c:	ldr	x23, [x25, w20, sxtw #3]
  40dc40:	add	w20, w20, #0x1
  40dc44:	str	w20, [x24, #64]
  40dc48:	str	x23, [x19, #16]
  40dc4c:	str	x23, [x19, #32]
  40dc50:	ldrb	w0, [x23]
  40dc54:	cmp	w0, #0x3d
  40dc58:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  40dc5c:	b.eq	40dc70 <feof@plt+0xbfc0>  // b.none
  40dc60:	ldrb	w0, [x23, #1]!
  40dc64:	cmp	w0, #0x3d
  40dc68:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  40dc6c:	b.ne	40dc60 <feof@plt+0xbfb0>  // b.any
  40dc70:	mov	x0, #0x0                   	// #0
  40dc74:	ldr	x0, [x0]
  40dc78:	brk	#0x3e8
  40dc7c:	ldrb	w1, [x1, #2]
  40dc80:	ldrb	w4, [x27, #1]
  40dc84:	cmp	w1, #0x3a
  40dc88:	b.eq	40dd2c <feof@plt+0xc07c>  // b.none
  40dc8c:	cbnz	w4, 40dcfc <feof@plt+0xc04c>
  40dc90:	cmp	w21, w20
  40dc94:	b.eq	40dd74 <feof@plt+0xc0c4>  // b.none
  40dc98:	add	w1, w20, #0x1
  40dc9c:	ldr	w2, [x19, #8]
  40dca0:	ldr	x23, [x25, w20, sxtw #3]
  40dca4:	mov	w20, w1
  40dca8:	str	w1, [x24, #64]
  40dcac:	str	x23, [x19, #16]
  40dcb0:	str	xzr, [x19, #32]
  40dcb4:	b	40da7c <feof@plt+0xbdcc>
  40dcb8:	cbz	w2, 40dce8 <feof@plt+0xc038>
  40dcbc:	ldr	w1, [x19, #44]
  40dcc0:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40dcc4:	ldr	x2, [x25]
  40dcc8:	ldr	x0, [x0, #3776]
  40dccc:	cbz	w1, 40dd48 <feof@plt+0xc098>
  40dcd0:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3780>
  40dcd4:	add	x1, x1, #0x240
  40dcd8:	str	w3, [sp, #104]
  40dcdc:	bl	4018e0 <fprintf@plt>
  40dce0:	ldr	w3, [sp, #104]
  40dce4:	ldr	w20, [x24, #64]
  40dce8:	mov	w2, w3
  40dcec:	mov	w0, #0x3f                  	// #63
  40dcf0:	str	w3, [x19, #8]
  40dcf4:	ldr	x23, [x19, #16]
  40dcf8:	b	40da7c <feof@plt+0xbdcc>
  40dcfc:	add	w20, w20, #0x1
  40dd00:	ldr	w2, [x19, #8]
  40dd04:	str	w20, [x24, #64]
  40dd08:	str	x23, [x19, #16]
  40dd0c:	str	xzr, [x19, #32]
  40dd10:	b	40da7c <feof@plt+0xbdcc>
  40dd14:	mov	w20, w4
  40dd18:	mov	w0, #0xffffffff            	// #-1
  40dd1c:	b	40da7c <feof@plt+0xbdcc>
  40dd20:	mov	w20, w4
  40dd24:	str	w4, [x19, #48]
  40dd28:	b	40da04 <feof@plt+0xbd54>
  40dd2c:	cbz	w4, 40dd64 <feof@plt+0xc0b4>
  40dd30:	add	w20, w20, #0x1
  40dd34:	str	w20, [x24, #64]
  40dd38:	ldr	w2, [x19, #8]
  40dd3c:	str	x23, [x19, #16]
  40dd40:	str	xzr, [x19, #32]
  40dd44:	b	40da7c <feof@plt+0xbdcc>
  40dd48:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3780>
  40dd4c:	add	x1, x1, #0x260
  40dd50:	str	w3, [sp, #104]
  40dd54:	bl	4018e0 <fprintf@plt>
  40dd58:	ldr	w3, [sp, #104]
  40dd5c:	ldr	w20, [x24, #64]
  40dd60:	b	40dce8 <feof@plt+0xc038>
  40dd64:	mov	x23, #0x0                   	// #0
  40dd68:	b	40dd38 <feof@plt+0xc088>
  40dd6c:	mov	w4, w3
  40dd70:	b	40db58 <feof@plt+0xbea8>
  40dd74:	cbnz	w2, 40ddec <feof@plt+0xc13c>
  40dd78:	str	w3, [x19, #8]
  40dd7c:	mov	w2, w3
  40dd80:	mov	w0, #0x3a                  	// #58
  40dd84:	mov	w1, #0x3f                  	// #63
  40dd88:	ldrb	w3, [x22]
  40dd8c:	str	xzr, [x19, #32]
  40dd90:	cmp	w3, w0
  40dd94:	csel	w0, w0, w1, eq  // eq = none
  40dd98:	ldr	x23, [x19, #16]
  40dd9c:	b	40da7c <feof@plt+0xbdcc>
  40dda0:	mov	w20, w4
  40dda4:	mov	w0, #0xffffffff            	// #-1
  40dda8:	ldr	x23, [x19, #16]
  40ddac:	b	40da7c <feof@plt+0xbdcc>
  40ddb0:	ldr	w2, [x19, #8]
  40ddb4:	mov	w0, #0xffffffff            	// #-1
  40ddb8:	ldr	x23, [x19, #16]
  40ddbc:	b	40da7c <feof@plt+0xbdcc>
  40ddc0:	cbnz	w2, 40de14 <feof@plt+0xc164>
  40ddc4:	str	w3, [x19, #8]
  40ddc8:	mov	w2, w3
  40ddcc:	mov	w0, #0x3a                  	// #58
  40ddd0:	mov	w1, #0x3f                  	// #63
  40ddd4:	ldrb	w3, [x22]
  40ddd8:	ldr	w20, [x24, #64]
  40dddc:	cmp	w3, w0
  40dde0:	csel	w0, w0, w1, eq  // eq = none
  40dde4:	ldr	x23, [x19, #16]
  40dde8:	b	40da7c <feof@plt+0xbdcc>
  40ddec:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40ddf0:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3780>
  40ddf4:	ldr	x2, [x25]
  40ddf8:	add	x1, x1, #0x280
  40ddfc:	ldr	x0, [x0, #3776]
  40de00:	str	w3, [sp, #104]
  40de04:	bl	4018e0 <fprintf@plt>
  40de08:	ldr	w20, [x24, #64]
  40de0c:	ldr	w3, [sp, #104]
  40de10:	b	40dd78 <feof@plt+0xc0c8>
  40de14:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40de18:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3780>
  40de1c:	ldr	x2, [x25]
  40de20:	add	x1, x1, #0x280
  40de24:	ldr	x0, [x0, #3776]
  40de28:	str	w3, [sp, #104]
  40de2c:	bl	4018e0 <fprintf@plt>
  40de30:	ldr	w3, [sp, #104]
  40de34:	b	40ddc4 <feof@plt+0xc114>
  40de38:	mov	w4, w20
  40de3c:	mov	w20, w3
  40de40:	b	40d9a0 <feof@plt+0xbcf0>
  40de44:	nop
  40de48:	mov	w6, #0x0                   	// #0
  40de4c:	mov	w5, #0x0                   	// #0
  40de50:	b	40cbb8 <feof@plt+0xaf08>
  40de54:	nop
  40de58:	mov	x7, x5
  40de5c:	mov	w6, #0x0                   	// #0
  40de60:	mov	w5, #0x0                   	// #0
  40de64:	b	40bf08 <feof@plt+0xa258>
  40de68:	mov	w6, #0x0                   	// #0
  40de6c:	mov	w5, #0x1                   	// #1
  40de70:	b	40cbb8 <feof@plt+0xaf08>
  40de74:	nop
  40de78:	mov	x7, x5
  40de7c:	mov	w6, #0x0                   	// #0
  40de80:	mov	w5, #0x1                   	// #1
  40de84:	b	40bf08 <feof@plt+0xa258>
  40de88:	stp	x29, x30, [sp, #-32]!
  40de8c:	mov	x29, sp
  40de90:	stp	x19, x20, [sp, #16]
  40de94:	mov	x20, x0
  40de98:	ldr	w0, [x0, #8]
  40de9c:	cbz	w0, 40dec8 <feof@plt+0xc218>
  40dea0:	mov	w19, #0x0                   	// #0
  40dea4:	nop
  40dea8:	ldr	x1, [x20]
  40deac:	ubfiz	x0, x19, #4, #32
  40deb0:	add	w19, w19, #0x1
  40deb4:	ldr	x0, [x1, x0]
  40deb8:	bl	401950 <free@plt>
  40debc:	ldr	w0, [x20, #8]
  40dec0:	cmp	w0, w19
  40dec4:	b.hi	40dea8 <feof@plt+0xc1f8>  // b.pmore
  40dec8:	ldr	x0, [x20]
  40decc:	cbz	x0, 40dedc <feof@plt+0xc22c>
  40ded0:	ldp	x19, x20, [sp, #16]
  40ded4:	ldp	x29, x30, [sp], #32
  40ded8:	b	401af0 <_ZdaPv@plt>
  40dedc:	ldp	x19, x20, [sp, #16]
  40dee0:	ldp	x29, x30, [sp], #32
  40dee4:	ret
  40dee8:	stp	xzr, xzr, [x0]
  40deec:	ret
  40def0:	stp	x29, x30, [sp, #-32]!
  40def4:	mov	w1, #0x11                  	// #17
  40def8:	mov	x29, sp
  40defc:	str	x19, [sp, #16]
  40df00:	mov	x19, x0
  40df04:	mov	x0, #0x110                 	// #272
  40df08:	str	w1, [x19, #8]
  40df0c:	bl	401850 <_Znam@plt>
  40df10:	str	x0, [x19]
  40df14:	movi	v0.4s, #0x0
  40df18:	str	wzr, [x19, #12]
  40df1c:	stp	q0, q0, [x0]
  40df20:	stp	q0, q0, [x0, #32]
  40df24:	stp	q0, q0, [x0, #64]
  40df28:	stp	q0, q0, [x0, #96]
  40df2c:	stp	q0, q0, [x0, #128]
  40df30:	stp	q0, q0, [x0, #160]
  40df34:	stp	q0, q0, [x0, #192]
  40df38:	stp	q0, q0, [x0, #224]
  40df3c:	str	q0, [x0, #256]
  40df40:	ldr	x19, [sp, #16]
  40df44:	ldp	x29, x30, [sp], #32
  40df48:	ret
  40df4c:	nop
  40df50:	stp	x29, x30, [sp, #-112]!
  40df54:	mov	x29, sp
  40df58:	stp	x19, x20, [sp, #16]
  40df5c:	stp	x21, x22, [sp, #32]
  40df60:	mov	x22, x1
  40df64:	stp	x23, x24, [sp, #48]
  40df68:	mov	x23, x0
  40df6c:	stp	x25, x26, [sp, #64]
  40df70:	stp	x27, x28, [sp, #80]
  40df74:	str	x2, [sp, #104]
  40df78:	cbz	x1, 40e088 <feof@plt+0xc3d8>
  40df7c:	mov	x0, x22
  40df80:	bl	40fc78 <_ZdlPvm@@Base+0x3f8>
  40df84:	ldr	w27, [x23, #8]
  40df88:	mov	x25, x0
  40df8c:	ldr	x24, [x23]
  40df90:	mov	w0, w27
  40df94:	udiv	x19, x25, x0
  40df98:	msub	x19, x19, x0, x25
  40df9c:	mov	w21, w19
  40dfa0:	lsl	x19, x19, #4
  40dfa4:	add	x26, x24, x19
  40dfa8:	ldr	x20, [x24, x19]
  40dfac:	cbz	x20, 40e010 <feof@plt+0xc360>
  40dfb0:	sub	w28, w27, #0x1
  40dfb4:	b	40dfcc <feof@plt+0xc31c>
  40dfb8:	lsl	x19, x19, #4
  40dfbc:	csel	w21, w3, w28, ne  // ne = any
  40dfc0:	add	x26, x24, x19
  40dfc4:	ldr	x20, [x24, x19]
  40dfc8:	cbz	x20, 40e010 <feof@plt+0xc360>
  40dfcc:	mov	x1, x22
  40dfd0:	mov	x0, x20
  40dfd4:	bl	401ba0 <strcmp@plt>
  40dfd8:	sub	w3, w21, #0x1
  40dfdc:	cmp	w21, #0x0
  40dfe0:	csel	w19, w3, w28, ne  // ne = any
  40dfe4:	cbnz	w0, 40dfb8 <feof@plt+0xc308>
  40dfe8:	ldr	x0, [sp, #104]
  40dfec:	str	x0, [x26, #8]
  40dff0:	mov	x0, x20
  40dff4:	ldp	x19, x20, [sp, #16]
  40dff8:	ldp	x21, x22, [sp, #32]
  40dffc:	ldp	x23, x24, [sp, #48]
  40e000:	ldp	x25, x26, [sp, #64]
  40e004:	ldp	x27, x28, [sp, #80]
  40e008:	ldp	x29, x30, [sp], #112
  40e00c:	ret
  40e010:	ldr	x0, [sp, #104]
  40e014:	cbz	x0, 40e1cc <feof@plt+0xc51c>
  40e018:	ldr	w0, [x23, #12]
  40e01c:	cmp	w27, w0, lsl #2
  40e020:	b.ls	40e09c <feof@plt+0xc3ec>  // b.plast
  40e024:	mov	x0, x22
  40e028:	bl	4018d0 <strlen@plt>
  40e02c:	add	x21, x0, #0x1
  40e030:	mov	x0, x21
  40e034:	bl	401bd0 <malloc@plt>
  40e038:	mov	x2, x21
  40e03c:	mov	x20, x0
  40e040:	mov	x1, x22
  40e044:	bl	401870 <memcpy@plt>
  40e048:	ldr	x1, [x23]
  40e04c:	ldr	w0, [x23, #12]
  40e050:	add	x2, x1, x19
  40e054:	str	x20, [x1, x19]
  40e058:	add	w0, w0, #0x1
  40e05c:	ldr	x1, [sp, #104]
  40e060:	str	x1, [x2, #8]
  40e064:	str	w0, [x23, #12]
  40e068:	mov	x0, x20
  40e06c:	ldp	x19, x20, [sp, #16]
  40e070:	ldp	x21, x22, [sp, #32]
  40e074:	ldp	x23, x24, [sp, #48]
  40e078:	ldp	x25, x26, [sp, #64]
  40e07c:	ldp	x27, x28, [sp, #80]
  40e080:	ldp	x29, x30, [sp], #112
  40e084:	ret
  40e088:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3780>
  40e08c:	mov	w0, #0x1f                  	// #31
  40e090:	add	x1, x1, #0x300
  40e094:	bl	411a48 <_ZdlPvm@@Base+0x21c8>
  40e098:	b	40df7c <feof@plt+0xc2cc>
  40e09c:	mov	w0, w27
  40e0a0:	bl	40fd00 <_ZdlPvm@@Base+0x480>
  40e0a4:	str	w0, [x23, #8]
  40e0a8:	ubfiz	x19, x0, #4, #32
  40e0ac:	mov	w20, w0
  40e0b0:	mov	x0, x19
  40e0b4:	bl	401850 <_Znam@plt>
  40e0b8:	add	x3, x0, x19
  40e0bc:	movi	v0.4s, #0x0
  40e0c0:	mov	x1, x0
  40e0c4:	cbz	x20, 40e0d4 <feof@plt+0xc424>
  40e0c8:	str	q0, [x1], #16
  40e0cc:	cmp	x1, x3
  40e0d0:	b.ne	40e0c8 <feof@plt+0xc418>  // b.any
  40e0d4:	str	x0, [x23]
  40e0d8:	cbz	w27, 40e178 <feof@plt+0xc4c8>
  40e0dc:	sub	w27, w27, #0x1
  40e0e0:	add	x19, x24, #0x10
  40e0e4:	mov	x20, x24
  40e0e8:	add	x19, x19, w27, uxtw #4
  40e0ec:	b	40e100 <feof@plt+0xc450>
  40e0f0:	bl	401950 <free@plt>
  40e0f4:	add	x20, x20, #0x10
  40e0f8:	cmp	x19, x20
  40e0fc:	b.eq	40e174 <feof@plt+0xc4c4>  // b.none
  40e100:	ldr	x0, [x20]
  40e104:	cbz	x0, 40e0f4 <feof@plt+0xc444>
  40e108:	ldr	x1, [x20, #8]
  40e10c:	cbz	x1, 40e0f0 <feof@plt+0xc440>
  40e110:	bl	40fc78 <_ZdlPvm@@Base+0x3f8>
  40e114:	ldr	w1, [x23, #8]
  40e118:	ldr	x4, [x23]
  40e11c:	mov	w5, w1
  40e120:	udiv	x3, x0, x5
  40e124:	msub	x0, x3, x5, x0
  40e128:	mov	w3, w0
  40e12c:	lsl	x0, x0, #4
  40e130:	add	x5, x4, x0
  40e134:	ldr	x0, [x4, x0]
  40e138:	cbz	x0, 40e160 <feof@plt+0xc4b0>
  40e13c:	sub	w1, w1, #0x1
  40e140:	cmp	w3, #0x0
  40e144:	sub	w3, w3, #0x1
  40e148:	csel	w0, w3, w1, ne  // ne = any
  40e14c:	csel	w3, w3, w1, ne  // ne = any
  40e150:	lsl	x0, x0, #4
  40e154:	add	x5, x4, x0
  40e158:	ldr	x0, [x4, x0]
  40e15c:	cbnz	x0, 40e140 <feof@plt+0xc490>
  40e160:	ldr	q0, [x20]
  40e164:	add	x20, x20, #0x10
  40e168:	cmp	x19, x20
  40e16c:	str	q0, [x5]
  40e170:	b.ne	40e100 <feof@plt+0xc450>  // b.any
  40e174:	ldr	x0, [x23]
  40e178:	ldr	w3, [x23, #8]
  40e17c:	mov	w1, w3
  40e180:	udiv	x19, x25, x1
  40e184:	msub	x19, x19, x1, x25
  40e188:	mov	w1, w19
  40e18c:	lsl	x19, x19, #4
  40e190:	ldr	x4, [x0, x19]
  40e194:	cbz	x4, 40e1bc <feof@plt+0xc50c>
  40e198:	sub	w3, w3, #0x1
  40e19c:	nop
  40e1a0:	cmp	w1, #0x0
  40e1a4:	sub	w1, w1, #0x1
  40e1a8:	csel	w19, w1, w3, ne  // ne = any
  40e1ac:	csel	w1, w1, w3, ne  // ne = any
  40e1b0:	lsl	x19, x19, #4
  40e1b4:	ldr	x4, [x0, x19]
  40e1b8:	cbnz	x4, 40e1a0 <feof@plt+0xc4f0>
  40e1bc:	cbz	x24, 40e024 <feof@plt+0xc374>
  40e1c0:	mov	x0, x24
  40e1c4:	bl	401af0 <_ZdaPv@plt>
  40e1c8:	b	40e024 <feof@plt+0xc374>
  40e1cc:	mov	x20, #0x0                   	// #0
  40e1d0:	b	40dff0 <feof@plt+0xc340>
  40e1d4:	nop
  40e1d8:	stp	x29, x30, [sp, #-64]!
  40e1dc:	mov	x29, sp
  40e1e0:	stp	x19, x20, [sp, #16]
  40e1e4:	mov	x19, x0
  40e1e8:	stp	x21, x22, [sp, #32]
  40e1ec:	mov	x22, x1
  40e1f0:	str	x23, [sp, #48]
  40e1f4:	cbz	x1, 40e274 <feof@plt+0xc5c4>
  40e1f8:	mov	x0, x22
  40e1fc:	bl	40fc78 <_ZdlPvm@@Base+0x3f8>
  40e200:	ldr	w20, [x19, #8]
  40e204:	ldr	x21, [x19]
  40e208:	mov	w2, w20
  40e20c:	udiv	x1, x0, x2
  40e210:	msub	x0, x1, x2, x0
  40e214:	mov	w19, w0
  40e218:	lsl	x0, x0, #4
  40e21c:	add	x23, x21, x0
  40e220:	ldr	x0, [x21, x0]
  40e224:	cbz	x0, 40e260 <feof@plt+0xc5b0>
  40e228:	sub	w20, w20, #0x1
  40e22c:	b	40e244 <feof@plt+0xc594>
  40e230:	lsl	x0, x2, #4
  40e234:	csel	w19, w3, w20, ne  // ne = any
  40e238:	add	x23, x21, x0
  40e23c:	ldr	x0, [x21, x0]
  40e240:	cbz	x0, 40e260 <feof@plt+0xc5b0>
  40e244:	mov	x1, x22
  40e248:	bl	401ba0 <strcmp@plt>
  40e24c:	sub	w3, w19, #0x1
  40e250:	cmp	w19, #0x0
  40e254:	csel	w2, w3, w20, ne  // ne = any
  40e258:	cbnz	w0, 40e230 <feof@plt+0xc580>
  40e25c:	ldr	x0, [x23, #8]
  40e260:	ldp	x19, x20, [sp, #16]
  40e264:	ldp	x21, x22, [sp, #32]
  40e268:	ldr	x23, [sp, #48]
  40e26c:	ldp	x29, x30, [sp], #64
  40e270:	ret
  40e274:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3780>
  40e278:	mov	w0, #0x1f                  	// #31
  40e27c:	add	x1, x1, #0x300
  40e280:	bl	411a48 <_ZdlPvm@@Base+0x21c8>
  40e284:	b	40e1f8 <feof@plt+0xc548>
  40e288:	stp	x29, x30, [sp, #-80]!
  40e28c:	mov	x29, sp
  40e290:	stp	x21, x22, [sp, #32]
  40e294:	ldr	x22, [x1]
  40e298:	stp	x19, x20, [sp, #16]
  40e29c:	mov	x19, x0
  40e2a0:	stp	x23, x24, [sp, #48]
  40e2a4:	mov	x24, x1
  40e2a8:	str	x25, [sp, #64]
  40e2ac:	cbz	x22, 40e33c <feof@plt+0xc68c>
  40e2b0:	mov	x0, x22
  40e2b4:	bl	40fc78 <_ZdlPvm@@Base+0x3f8>
  40e2b8:	ldr	w21, [x19, #8]
  40e2bc:	ldr	x25, [x19]
  40e2c0:	mov	w2, w21
  40e2c4:	udiv	x1, x0, x2
  40e2c8:	msub	x0, x1, x2, x0
  40e2cc:	mov	w20, w0
  40e2d0:	lsl	x0, x0, #4
  40e2d4:	add	x23, x25, x0
  40e2d8:	ldr	x19, [x25, x0]
  40e2dc:	cbz	x19, 40e320 <feof@plt+0xc670>
  40e2e0:	sub	w21, w21, #0x1
  40e2e4:	b	40e2fc <feof@plt+0xc64c>
  40e2e8:	lsl	x0, x2, #4
  40e2ec:	csel	w20, w3, w21, ne  // ne = any
  40e2f0:	add	x23, x25, x0
  40e2f4:	ldr	x19, [x25, x0]
  40e2f8:	cbz	x19, 40e320 <feof@plt+0xc670>
  40e2fc:	mov	x1, x22
  40e300:	mov	x0, x19
  40e304:	bl	401ba0 <strcmp@plt>
  40e308:	sub	w3, w20, #0x1
  40e30c:	cmp	w20, #0x0
  40e310:	csel	w2, w3, w21, ne  // ne = any
  40e314:	cbnz	w0, 40e2e8 <feof@plt+0xc638>
  40e318:	str	x19, [x24]
  40e31c:	ldr	x19, [x23, #8]
  40e320:	mov	x0, x19
  40e324:	ldp	x19, x20, [sp, #16]
  40e328:	ldp	x21, x22, [sp, #32]
  40e32c:	ldp	x23, x24, [sp, #48]
  40e330:	ldr	x25, [sp, #64]
  40e334:	ldp	x29, x30, [sp], #80
  40e338:	ret
  40e33c:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3780>
  40e340:	mov	w0, #0x1f                  	// #31
  40e344:	add	x1, x1, #0x300
  40e348:	bl	411a48 <_ZdlPvm@@Base+0x21c8>
  40e34c:	b	40e2b0 <feof@plt+0xc600>
  40e350:	str	x1, [x0]
  40e354:	str	wzr, [x0, #8]
  40e358:	ret
  40e35c:	nop
  40e360:	ldr	w3, [x0, #8]
  40e364:	mov	x6, x0
  40e368:	ldr	x0, [x0]
  40e36c:	ubfiz	x5, x3, #4, #32
  40e370:	ldr	x4, [x0]
  40e374:	ldr	w0, [x0, #8]
  40e378:	add	x4, x4, x5
  40e37c:	cmp	w3, w0
  40e380:	b.cc	40e394 <feof@plt+0xc6e4>  // b.lo, b.ul, b.last
  40e384:	b	40e3bc <feof@plt+0xc70c>
  40e388:	str	w3, [x6, #8]
  40e38c:	add	x4, x4, #0x10
  40e390:	b.eq	40e3bc <feof@plt+0xc70c>  // b.none
  40e394:	ldr	x5, [x4]
  40e398:	add	w3, w3, #0x1
  40e39c:	cmp	w0, w3
  40e3a0:	cbz	x5, 40e388 <feof@plt+0xc6d8>
  40e3a4:	str	x5, [x1]
  40e3a8:	mov	w0, #0x1                   	// #1
  40e3ac:	ldr	x1, [x4, #8]
  40e3b0:	str	x1, [x2]
  40e3b4:	str	w3, [x6, #8]
  40e3b8:	ret
  40e3bc:	mov	w0, #0x0                   	// #0
  40e3c0:	ret
  40e3c4:	nop
  40e3c8:	stp	x29, x30, [sp, #-112]!
  40e3cc:	mov	x29, sp
  40e3d0:	stp	x19, x20, [sp, #16]
  40e3d4:	adrp	x20, 429000 <_Znam@GLIBCXX_3.4>
  40e3d8:	add	x20, x20, #0x290
  40e3dc:	stp	x23, x24, [sp, #48]
  40e3e0:	adrp	x23, 42b000 <stderr@@GLIBC_2.17+0x140>
  40e3e4:	add	x23, x23, #0x78
  40e3e8:	stp	x21, x22, [sp, #32]
  40e3ec:	stp	x25, x26, [sp, #64]
  40e3f0:	adrp	x25, 413000 <_ZdlPvm@@Base+0x3780>
  40e3f4:	add	x0, x25, #0x300
  40e3f8:	stp	x27, x28, [sp, #80]
  40e3fc:	str	x0, [sp, #104]
  40e400:	mov	x0, #0x8                   	// #8
  40e404:	bl	401850 <_Znam@plt>
  40e408:	mov	x21, x0
  40e40c:	ldp	x22, x0, [x20]
  40e410:	str	x0, [x21]
  40e414:	cbz	x22, 40e4f4 <feof@plt+0xc844>
  40e418:	mov	x0, x22
  40e41c:	bl	40fc78 <_ZdlPvm@@Base+0x3f8>
  40e420:	ldr	w26, [x23, #8]
  40e424:	mov	x19, x0
  40e428:	ldr	x27, [x23]
  40e42c:	mov	w0, w26
  40e430:	udiv	x1, x19, x0
  40e434:	msub	x1, x1, x0, x19
  40e438:	mov	w24, w1
  40e43c:	lsl	x1, x1, #4
  40e440:	add	x28, x27, x1
  40e444:	ldr	x0, [x27, x1]
  40e448:	cbz	x0, 40e4b4 <feof@plt+0xc804>
  40e44c:	sub	w25, w26, #0x1
  40e450:	b	40e468 <feof@plt+0xc7b8>
  40e454:	lsl	x0, x1, #4
  40e458:	csel	w24, w3, w25, ne  // ne = any
  40e45c:	add	x28, x27, x0
  40e460:	ldr	x0, [x27, x0]
  40e464:	cbz	x0, 40e4b4 <feof@plt+0xc804>
  40e468:	mov	x1, x22
  40e46c:	bl	401ba0 <strcmp@plt>
  40e470:	sub	w3, w24, #0x1
  40e474:	cmp	w24, #0x0
  40e478:	csel	w1, w3, w25, ne  // ne = any
  40e47c:	cbnz	w0, 40e454 <feof@plt+0xc7a4>
  40e480:	str	x21, [x28, #8]
  40e484:	add	x20, x20, #0x10
  40e488:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40e48c:	add	x0, x0, #0xd90
  40e490:	cmp	x20, x0
  40e494:	b.ne	40e400 <feof@plt+0xc750>  // b.any
  40e498:	ldp	x19, x20, [sp, #16]
  40e49c:	ldp	x21, x22, [sp, #32]
  40e4a0:	ldp	x23, x24, [sp, #48]
  40e4a4:	ldp	x25, x26, [sp, #64]
  40e4a8:	ldp	x27, x28, [sp, #80]
  40e4ac:	ldp	x29, x30, [sp], #112
  40e4b0:	ret
  40e4b4:	ldr	w25, [x23, #12]
  40e4b8:	cmp	w26, w25, lsl #2
  40e4bc:	b.ls	40e504 <feof@plt+0xc854>  // b.plast
  40e4c0:	mov	x0, x22
  40e4c4:	bl	4018d0 <strlen@plt>
  40e4c8:	add	x19, x0, #0x1
  40e4cc:	mov	x0, x19
  40e4d0:	bl	401bd0 <malloc@plt>
  40e4d4:	mov	x2, x19
  40e4d8:	mov	x1, x22
  40e4dc:	mov	x19, x0
  40e4e0:	bl	401870 <memcpy@plt>
  40e4e4:	stp	x19, x21, [x28]
  40e4e8:	add	w3, w25, #0x1
  40e4ec:	str	w3, [x23, #12]
  40e4f0:	b	40e484 <feof@plt+0xc7d4>
  40e4f4:	ldr	x1, [sp, #104]
  40e4f8:	mov	w0, #0x1f                  	// #31
  40e4fc:	bl	411a48 <_ZdlPvm@@Base+0x21c8>
  40e500:	b	40e418 <feof@plt+0xc768>
  40e504:	mov	w0, w26
  40e508:	bl	40fd00 <_ZdlPvm@@Base+0x480>
  40e50c:	ubfiz	x28, x0, #4, #32
  40e510:	mov	w25, w0
  40e514:	str	w0, [x23, #8]
  40e518:	mov	x0, x28
  40e51c:	bl	401850 <_Znam@plt>
  40e520:	add	x2, x28, x0
  40e524:	mov	x1, x0
  40e528:	cbz	x25, 40e53c <feof@plt+0xc88c>
  40e52c:	nop
  40e530:	stp	xzr, xzr, [x1], #16
  40e534:	cmp	x1, x2
  40e538:	b.ne	40e530 <feof@plt+0xc880>  // b.any
  40e53c:	str	x0, [x23]
  40e540:	cbz	w26, 40e5e0 <feof@plt+0xc930>
  40e544:	sub	w0, w26, #0x1
  40e548:	add	x26, x27, #0x10
  40e54c:	mov	x28, x27
  40e550:	add	x26, x26, w0, uxtw #4
  40e554:	b	40e568 <feof@plt+0xc8b8>
  40e558:	bl	401950 <free@plt>
  40e55c:	add	x28, x28, #0x10
  40e560:	cmp	x26, x28
  40e564:	b.eq	40e5dc <feof@plt+0xc92c>  // b.none
  40e568:	ldr	x0, [x28]
  40e56c:	cbz	x0, 40e55c <feof@plt+0xc8ac>
  40e570:	ldr	x1, [x28, #8]
  40e574:	cbz	x1, 40e558 <feof@plt+0xc8a8>
  40e578:	bl	40fc78 <_ZdlPvm@@Base+0x3f8>
  40e57c:	ldr	w2, [x23, #8]
  40e580:	ldr	x3, [x23]
  40e584:	mov	w4, w2
  40e588:	udiv	x1, x0, x4
  40e58c:	msub	x0, x1, x4, x0
  40e590:	mov	w1, w0
  40e594:	lsl	x0, x0, #4
  40e598:	add	x4, x3, x0
  40e59c:	ldr	x0, [x3, x0]
  40e5a0:	cbz	x0, 40e5c8 <feof@plt+0xc918>
  40e5a4:	sub	w2, w2, #0x1
  40e5a8:	cmp	w1, #0x0
  40e5ac:	sub	w1, w1, #0x1
  40e5b0:	csel	w0, w1, w2, ne  // ne = any
  40e5b4:	csel	w1, w1, w2, ne  // ne = any
  40e5b8:	lsl	x0, x0, #4
  40e5bc:	add	x4, x3, x0
  40e5c0:	ldr	x0, [x3, x0]
  40e5c4:	cbnz	x0, 40e5a8 <feof@plt+0xc8f8>
  40e5c8:	ldr	q0, [x28]
  40e5cc:	add	x28, x28, #0x10
  40e5d0:	cmp	x26, x28
  40e5d4:	str	q0, [x4]
  40e5d8:	b.ne	40e568 <feof@plt+0xc8b8>  // b.any
  40e5dc:	ldr	x0, [x23]
  40e5e0:	ldr	w2, [x23, #8]
  40e5e4:	mov	w3, w2
  40e5e8:	udiv	x1, x19, x3
  40e5ec:	msub	x19, x1, x3, x19
  40e5f0:	mov	w1, w19
  40e5f4:	lsl	x19, x19, #4
  40e5f8:	add	x28, x0, x19
  40e5fc:	ldr	x3, [x0, x19]
  40e600:	cbz	x3, 40e628 <feof@plt+0xc978>
  40e604:	sub	w2, w2, #0x1
  40e608:	cmp	w1, #0x0
  40e60c:	sub	w1, w1, #0x1
  40e610:	csel	w19, w1, w2, ne  // ne = any
  40e614:	csel	w1, w1, w2, ne  // ne = any
  40e618:	lsl	x19, x19, #4
  40e61c:	add	x28, x0, x19
  40e620:	ldr	x3, [x0, x19]
  40e624:	cbnz	x3, 40e608 <feof@plt+0xc958>
  40e628:	cbz	x27, 40e644 <feof@plt+0xc994>
  40e62c:	mov	x0, x27
  40e630:	bl	401af0 <_ZdaPv@plt>
  40e634:	ldr	x28, [x23]
  40e638:	ldr	w25, [x23, #12]
  40e63c:	add	x28, x28, x19
  40e640:	b	40e4c0 <feof@plt+0xc810>
  40e644:	ldr	w25, [x23, #12]
  40e648:	b	40e4c0 <feof@plt+0xc810>
  40e64c:	nop
  40e650:	stp	x29, x30, [sp, #-64]!
  40e654:	mov	x29, sp
  40e658:	stp	x19, x20, [sp, #16]
  40e65c:	mov	x19, x0
  40e660:	stp	x21, x22, [sp, #32]
  40e664:	str	x23, [sp, #48]
  40e668:	cbz	x0, 40e6f8 <feof@plt+0xca48>
  40e66c:	mov	x0, x19
  40e670:	bl	40fc78 <_ZdlPvm@@Base+0x3f8>
  40e674:	adrp	x1, 42b000 <stderr@@GLIBC_2.17+0x140>
  40e678:	add	x2, x1, #0x78
  40e67c:	ldr	x21, [x1, #120]
  40e680:	ldr	w20, [x2, #8]
  40e684:	mov	w2, w20
  40e688:	udiv	x1, x0, x2
  40e68c:	msub	x1, x1, x2, x0
  40e690:	mov	w22, w1
  40e694:	lsl	x1, x1, #4
  40e698:	add	x23, x21, x1
  40e69c:	ldr	x0, [x21, x1]
  40e6a0:	cbz	x0, 40e6e4 <feof@plt+0xca34>
  40e6a4:	sub	w20, w20, #0x1
  40e6a8:	b	40e6c0 <feof@plt+0xca10>
  40e6ac:	lsl	x0, x1, #4
  40e6b0:	csel	w22, w2, w20, ne  // ne = any
  40e6b4:	add	x23, x21, x0
  40e6b8:	ldr	x0, [x21, x0]
  40e6bc:	cbz	x0, 40e6e4 <feof@plt+0xca34>
  40e6c0:	mov	x1, x19
  40e6c4:	bl	401ba0 <strcmp@plt>
  40e6c8:	sub	w2, w22, #0x1
  40e6cc:	cmp	w22, #0x0
  40e6d0:	csel	w1, w2, w20, ne  // ne = any
  40e6d4:	cbnz	w0, 40e6ac <feof@plt+0xc9fc>
  40e6d8:	ldr	x0, [x23, #8]
  40e6dc:	cbz	x0, 40e6e4 <feof@plt+0xca34>
  40e6e0:	ldr	x0, [x0]
  40e6e4:	ldp	x19, x20, [sp, #16]
  40e6e8:	ldp	x21, x22, [sp, #32]
  40e6ec:	ldr	x23, [sp, #48]
  40e6f0:	ldp	x29, x30, [sp], #64
  40e6f4:	ret
  40e6f8:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3780>
  40e6fc:	mov	w0, #0x1f                  	// #31
  40e700:	add	x1, x1, #0x300
  40e704:	bl	411a48 <_ZdlPvm@@Base+0x21c8>
  40e708:	b	40e66c <feof@plt+0xc9bc>
  40e70c:	nop
  40e710:	mov	w1, w0
  40e714:	tbz	w0, #31, 40e768 <feof@plt+0xcab8>
  40e718:	adrp	x3, 42b000 <stderr@@GLIBC_2.17+0x140>
  40e71c:	add	x3, x3, #0x90
  40e720:	mov	w6, #0x6667                	// #26215
  40e724:	add	x3, x3, #0x14
  40e728:	movk	w6, #0x6666, lsl #16
  40e72c:	mov	w5, #0x30                  	// #48
  40e730:	smull	x0, w1, w6
  40e734:	mov	x4, x3
  40e738:	asr	x0, x0, #34
  40e73c:	sub	w0, w0, w1, asr #31
  40e740:	add	w2, w0, w0, lsl #2
  40e744:	sub	w2, w1, w2, lsl #1
  40e748:	mov	w1, w0
  40e74c:	sub	w0, w5, w2
  40e750:	strb	w0, [x3, #-1]!
  40e754:	cbnz	w1, 40e730 <feof@plt+0xca80>
  40e758:	mov	w1, #0x2d                  	// #45
  40e75c:	sub	x0, x4, #0x2
  40e760:	sturb	w1, [x3, #-1]
  40e764:	ret
  40e768:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x140>
  40e76c:	add	x0, x0, #0x90
  40e770:	mov	w4, #0xcccd                	// #52429
  40e774:	add	x0, x0, #0x14
  40e778:	movk	w4, #0xcccc, lsl #16
  40e77c:	nop
  40e780:	umull	x3, w1, w4
  40e784:	lsr	x3, x3, #35
  40e788:	add	w2, w3, w3, lsl #2
  40e78c:	sub	w2, w1, w2, lsl #1
  40e790:	mov	w1, w3
  40e794:	add	w2, w2, #0x30
  40e798:	strb	w2, [x0, #-1]!
  40e79c:	cbnz	w3, 40e780 <feof@plt+0xcad0>
  40e7a0:	ret
  40e7a4:	nop
  40e7a8:	adrp	x1, 42b000 <stderr@@GLIBC_2.17+0x140>
  40e7ac:	add	x1, x1, #0x90
  40e7b0:	mov	w3, w0
  40e7b4:	mov	w4, #0xcccd                	// #52429
  40e7b8:	add	x0, x1, #0x34
  40e7bc:	movk	w4, #0xcccc, lsl #16
  40e7c0:	umull	x2, w3, w4
  40e7c4:	cmp	w3, #0x9
  40e7c8:	lsr	x2, x2, #35
  40e7cc:	add	w1, w2, w2, lsl #2
  40e7d0:	sub	w1, w3, w1, lsl #1
  40e7d4:	mov	w3, w2
  40e7d8:	add	w1, w1, #0x30
  40e7dc:	strb	w1, [x0, #-1]!
  40e7e0:	b.hi	40e7c0 <feof@plt+0xcb10>  // b.pmore
  40e7e4:	ret
  40e7e8:	stp	x29, x30, [sp, #-48]!
  40e7ec:	mov	x29, sp
  40e7f0:	ldr	x2, [x0, #2072]
  40e7f4:	str	x21, [sp, #32]
  40e7f8:	stp	x19, x20, [sp, #16]
  40e7fc:	add	x21, x0, #0x818
  40e800:	ldr	w1, [x21, #8]
  40e804:	mov	x20, x0
  40e808:	cbz	w1, 40e838 <feof@plt+0xcb88>
  40e80c:	mov	w19, #0x0                   	// #0
  40e810:	ubfiz	x0, x19, #4, #32
  40e814:	add	x0, x2, x0
  40e818:	ldr	x0, [x0, #8]
  40e81c:	cbz	x0, 40e890 <feof@plt+0xcbe0>
  40e820:	bl	401af0 <_ZdaPv@plt>
  40e824:	add	w19, w19, #0x1
  40e828:	ldr	w1, [x21, #8]
  40e82c:	ldr	x2, [x21]
  40e830:	cmp	w19, w1
  40e834:	b.cc	40e810 <feof@plt+0xcb60>  // b.lo, b.ul, b.last
  40e838:	cbz	x2, 40e844 <feof@plt+0xcb94>
  40e83c:	mov	x0, x2
  40e840:	bl	401af0 <_ZdaPv@plt>
  40e844:	ldr	w0, [x20, #16]
  40e848:	add	x21, x20, #0x8
  40e84c:	mov	w19, #0x0                   	// #0
  40e850:	cbz	w0, 40e878 <feof@plt+0xcbc8>
  40e854:	nop
  40e858:	ldr	x1, [x21]
  40e85c:	ubfiz	x0, x19, #4, #32
  40e860:	add	w19, w19, #0x1
  40e864:	ldr	x0, [x1, x0]
  40e868:	bl	401950 <free@plt>
  40e86c:	ldr	w0, [x21, #8]
  40e870:	cmp	w0, w19
  40e874:	b.hi	40e858 <feof@plt+0xcba8>  // b.pmore
  40e878:	ldr	x0, [x20, #8]
  40e87c:	cbz	x0, 40e8a0 <feof@plt+0xcbf0>
  40e880:	ldp	x19, x20, [sp, #16]
  40e884:	ldr	x21, [sp, #32]
  40e888:	ldp	x29, x30, [sp], #48
  40e88c:	b	401af0 <_ZdaPv@plt>
  40e890:	add	w19, w19, #0x1
  40e894:	cmp	w19, w1
  40e898:	b.cc	40e810 <feof@plt+0xcb60>  // b.lo, b.ul, b.last
  40e89c:	b	40e838 <feof@plt+0xcb88>
  40e8a0:	ldp	x19, x20, [sp, #16]
  40e8a4:	ldr	x21, [sp, #32]
  40e8a8:	ldp	x29, x30, [sp], #48
  40e8ac:	ret
  40e8b0:	stp	xzr, xzr, [x0]
  40e8b4:	ret
  40e8b8:	stp	x29, x30, [sp, #-32]!
  40e8bc:	mov	w1, #0x11                  	// #17
  40e8c0:	mov	x29, sp
  40e8c4:	str	x19, [sp, #16]
  40e8c8:	mov	x19, x0
  40e8cc:	mov	x0, #0x110                 	// #272
  40e8d0:	str	w1, [x19, #8]
  40e8d4:	bl	401850 <_Znam@plt>
  40e8d8:	str	x0, [x19]
  40e8dc:	movi	v0.4s, #0x0
  40e8e0:	str	wzr, [x19, #12]
  40e8e4:	stp	q0, q0, [x0]
  40e8e8:	stp	q0, q0, [x0, #32]
  40e8ec:	stp	q0, q0, [x0, #64]
  40e8f0:	stp	q0, q0, [x0, #96]
  40e8f4:	stp	q0, q0, [x0, #128]
  40e8f8:	stp	q0, q0, [x0, #160]
  40e8fc:	stp	q0, q0, [x0, #192]
  40e900:	stp	q0, q0, [x0, #224]
  40e904:	str	q0, [x0, #256]
  40e908:	ldr	x19, [sp, #16]
  40e90c:	ldp	x29, x30, [sp], #32
  40e910:	ret
  40e914:	nop
  40e918:	stp	x29, x30, [sp, #-32]!
  40e91c:	mov	x29, sp
  40e920:	stp	x19, x20, [sp, #16]
  40e924:	mov	x20, x0
  40e928:	ldr	w0, [x0, #8]
  40e92c:	cbz	w0, 40e958 <feof@plt+0xcca8>
  40e930:	mov	w19, #0x0                   	// #0
  40e934:	nop
  40e938:	ldr	x1, [x20]
  40e93c:	ubfiz	x0, x19, #4, #32
  40e940:	add	w19, w19, #0x1
  40e944:	ldr	x0, [x1, x0]
  40e948:	bl	401950 <free@plt>
  40e94c:	ldr	w0, [x20, #8]
  40e950:	cmp	w0, w19
  40e954:	b.hi	40e938 <feof@plt+0xcc88>  // b.pmore
  40e958:	ldr	x0, [x20]
  40e95c:	cbz	x0, 40e96c <feof@plt+0xccbc>
  40e960:	ldp	x19, x20, [sp, #16]
  40e964:	ldp	x29, x30, [sp], #32
  40e968:	b	401af0 <_ZdaPv@plt>
  40e96c:	ldp	x19, x20, [sp, #16]
  40e970:	ldp	x29, x30, [sp], #32
  40e974:	ret
  40e978:	stp	x29, x30, [sp, #-112]!
  40e97c:	mov	x29, sp
  40e980:	stp	x19, x20, [sp, #16]
  40e984:	stp	x21, x22, [sp, #32]
  40e988:	mov	x22, x1
  40e98c:	stp	x23, x24, [sp, #48]
  40e990:	mov	x23, x0
  40e994:	stp	x25, x26, [sp, #64]
  40e998:	stp	x27, x28, [sp, #80]
  40e99c:	str	x2, [sp, #104]
  40e9a0:	cbz	x1, 40eab0 <feof@plt+0xce00>
  40e9a4:	mov	x0, x22
  40e9a8:	bl	40fc78 <_ZdlPvm@@Base+0x3f8>
  40e9ac:	ldr	w27, [x23, #8]
  40e9b0:	mov	x25, x0
  40e9b4:	ldr	x24, [x23]
  40e9b8:	mov	w0, w27
  40e9bc:	udiv	x19, x25, x0
  40e9c0:	msub	x19, x19, x0, x25
  40e9c4:	mov	w21, w19
  40e9c8:	lsl	x19, x19, #4
  40e9cc:	add	x26, x24, x19
  40e9d0:	ldr	x20, [x24, x19]
  40e9d4:	cbz	x20, 40ea38 <feof@plt+0xcd88>
  40e9d8:	sub	w28, w27, #0x1
  40e9dc:	b	40e9f4 <feof@plt+0xcd44>
  40e9e0:	lsl	x19, x19, #4
  40e9e4:	csel	w21, w3, w28, ne  // ne = any
  40e9e8:	add	x26, x24, x19
  40e9ec:	ldr	x20, [x24, x19]
  40e9f0:	cbz	x20, 40ea38 <feof@plt+0xcd88>
  40e9f4:	mov	x1, x22
  40e9f8:	mov	x0, x20
  40e9fc:	bl	401ba0 <strcmp@plt>
  40ea00:	sub	w3, w21, #0x1
  40ea04:	cmp	w21, #0x0
  40ea08:	csel	w19, w3, w28, ne  // ne = any
  40ea0c:	cbnz	w0, 40e9e0 <feof@plt+0xcd30>
  40ea10:	ldr	x0, [sp, #104]
  40ea14:	str	x0, [x26, #8]
  40ea18:	mov	x0, x20
  40ea1c:	ldp	x19, x20, [sp, #16]
  40ea20:	ldp	x21, x22, [sp, #32]
  40ea24:	ldp	x23, x24, [sp, #48]
  40ea28:	ldp	x25, x26, [sp, #64]
  40ea2c:	ldp	x27, x28, [sp, #80]
  40ea30:	ldp	x29, x30, [sp], #112
  40ea34:	ret
  40ea38:	ldr	x0, [sp, #104]
  40ea3c:	cbz	x0, 40ebf4 <feof@plt+0xcf44>
  40ea40:	ldr	w0, [x23, #12]
  40ea44:	cmp	w27, w0, lsl #2
  40ea48:	b.ls	40eac4 <feof@plt+0xce14>  // b.plast
  40ea4c:	mov	x0, x22
  40ea50:	bl	4018d0 <strlen@plt>
  40ea54:	add	x21, x0, #0x1
  40ea58:	mov	x0, x21
  40ea5c:	bl	401bd0 <malloc@plt>
  40ea60:	mov	x2, x21
  40ea64:	mov	x20, x0
  40ea68:	mov	x1, x22
  40ea6c:	bl	401870 <memcpy@plt>
  40ea70:	ldr	x1, [x23]
  40ea74:	ldr	w0, [x23, #12]
  40ea78:	add	x2, x1, x19
  40ea7c:	str	x20, [x1, x19]
  40ea80:	add	w0, w0, #0x1
  40ea84:	ldr	x1, [sp, #104]
  40ea88:	str	x1, [x2, #8]
  40ea8c:	str	w0, [x23, #12]
  40ea90:	mov	x0, x20
  40ea94:	ldp	x19, x20, [sp, #16]
  40ea98:	ldp	x21, x22, [sp, #32]
  40ea9c:	ldp	x23, x24, [sp, #48]
  40eaa0:	ldp	x25, x26, [sp, #64]
  40eaa4:	ldp	x27, x28, [sp, #80]
  40eaa8:	ldp	x29, x30, [sp], #112
  40eaac:	ret
  40eab0:	adrp	x1, 414000 <_ZdlPvm@@Base+0x4780>
  40eab4:	mov	w0, #0x28                  	// #40
  40eab8:	add	x1, x1, #0xd08
  40eabc:	bl	411a48 <_ZdlPvm@@Base+0x21c8>
  40eac0:	b	40e9a4 <feof@plt+0xccf4>
  40eac4:	mov	w0, w27
  40eac8:	bl	40fd00 <_ZdlPvm@@Base+0x480>
  40eacc:	str	w0, [x23, #8]
  40ead0:	ubfiz	x19, x0, #4, #32
  40ead4:	mov	w20, w0
  40ead8:	mov	x0, x19
  40eadc:	bl	401850 <_Znam@plt>
  40eae0:	add	x3, x0, x19
  40eae4:	movi	v0.4s, #0x0
  40eae8:	mov	x1, x0
  40eaec:	cbz	x20, 40eafc <feof@plt+0xce4c>
  40eaf0:	str	q0, [x1], #16
  40eaf4:	cmp	x1, x3
  40eaf8:	b.ne	40eaf0 <feof@plt+0xce40>  // b.any
  40eafc:	str	x0, [x23]
  40eb00:	cbz	w27, 40eba0 <feof@plt+0xcef0>
  40eb04:	sub	w27, w27, #0x1
  40eb08:	add	x19, x24, #0x10
  40eb0c:	mov	x20, x24
  40eb10:	add	x19, x19, w27, uxtw #4
  40eb14:	b	40eb28 <feof@plt+0xce78>
  40eb18:	bl	401950 <free@plt>
  40eb1c:	add	x20, x20, #0x10
  40eb20:	cmp	x19, x20
  40eb24:	b.eq	40eb9c <feof@plt+0xceec>  // b.none
  40eb28:	ldr	x0, [x20]
  40eb2c:	cbz	x0, 40eb1c <feof@plt+0xce6c>
  40eb30:	ldr	x1, [x20, #8]
  40eb34:	cbz	x1, 40eb18 <feof@plt+0xce68>
  40eb38:	bl	40fc78 <_ZdlPvm@@Base+0x3f8>
  40eb3c:	ldr	w1, [x23, #8]
  40eb40:	ldr	x4, [x23]
  40eb44:	mov	w5, w1
  40eb48:	udiv	x3, x0, x5
  40eb4c:	msub	x0, x3, x5, x0
  40eb50:	mov	w3, w0
  40eb54:	lsl	x0, x0, #4
  40eb58:	add	x5, x4, x0
  40eb5c:	ldr	x0, [x4, x0]
  40eb60:	cbz	x0, 40eb88 <feof@plt+0xced8>
  40eb64:	sub	w1, w1, #0x1
  40eb68:	cmp	w3, #0x0
  40eb6c:	sub	w3, w3, #0x1
  40eb70:	csel	w0, w3, w1, ne  // ne = any
  40eb74:	csel	w3, w3, w1, ne  // ne = any
  40eb78:	lsl	x0, x0, #4
  40eb7c:	add	x5, x4, x0
  40eb80:	ldr	x0, [x4, x0]
  40eb84:	cbnz	x0, 40eb68 <feof@plt+0xceb8>
  40eb88:	ldr	q0, [x20]
  40eb8c:	add	x20, x20, #0x10
  40eb90:	cmp	x19, x20
  40eb94:	str	q0, [x5]
  40eb98:	b.ne	40eb28 <feof@plt+0xce78>  // b.any
  40eb9c:	ldr	x0, [x23]
  40eba0:	ldr	w3, [x23, #8]
  40eba4:	mov	w1, w3
  40eba8:	udiv	x19, x25, x1
  40ebac:	msub	x19, x19, x1, x25
  40ebb0:	mov	w1, w19
  40ebb4:	lsl	x19, x19, #4
  40ebb8:	ldr	x4, [x0, x19]
  40ebbc:	cbz	x4, 40ebe4 <feof@plt+0xcf34>
  40ebc0:	sub	w3, w3, #0x1
  40ebc4:	nop
  40ebc8:	cmp	w1, #0x0
  40ebcc:	sub	w1, w1, #0x1
  40ebd0:	csel	w19, w1, w3, ne  // ne = any
  40ebd4:	csel	w1, w1, w3, ne  // ne = any
  40ebd8:	lsl	x19, x19, #4
  40ebdc:	ldr	x4, [x0, x19]
  40ebe0:	cbnz	x4, 40ebc8 <feof@plt+0xcf18>
  40ebe4:	cbz	x24, 40ea4c <feof@plt+0xcd9c>
  40ebe8:	mov	x0, x24
  40ebec:	bl	401af0 <_ZdaPv@plt>
  40ebf0:	b	40ea4c <feof@plt+0xcd9c>
  40ebf4:	mov	x20, #0x0                   	// #0
  40ebf8:	b	40ea18 <feof@plt+0xcd68>
  40ebfc:	nop
  40ec00:	stp	x29, x30, [sp, #-64]!
  40ec04:	mov	x29, sp
  40ec08:	stp	x19, x20, [sp, #16]
  40ec0c:	mov	x19, x0
  40ec10:	stp	x21, x22, [sp, #32]
  40ec14:	mov	x22, x1
  40ec18:	str	x23, [sp, #48]
  40ec1c:	cbz	x1, 40ec9c <feof@plt+0xcfec>
  40ec20:	mov	x0, x22
  40ec24:	bl	40fc78 <_ZdlPvm@@Base+0x3f8>
  40ec28:	ldr	w20, [x19, #8]
  40ec2c:	ldr	x21, [x19]
  40ec30:	mov	w2, w20
  40ec34:	udiv	x1, x0, x2
  40ec38:	msub	x0, x1, x2, x0
  40ec3c:	mov	w19, w0
  40ec40:	lsl	x0, x0, #4
  40ec44:	add	x23, x21, x0
  40ec48:	ldr	x0, [x21, x0]
  40ec4c:	cbz	x0, 40ec88 <feof@plt+0xcfd8>
  40ec50:	sub	w20, w20, #0x1
  40ec54:	b	40ec6c <feof@plt+0xcfbc>
  40ec58:	lsl	x0, x2, #4
  40ec5c:	csel	w19, w3, w20, ne  // ne = any
  40ec60:	add	x23, x21, x0
  40ec64:	ldr	x0, [x21, x0]
  40ec68:	cbz	x0, 40ec88 <feof@plt+0xcfd8>
  40ec6c:	mov	x1, x22
  40ec70:	bl	401ba0 <strcmp@plt>
  40ec74:	sub	w3, w19, #0x1
  40ec78:	cmp	w19, #0x0
  40ec7c:	csel	w2, w3, w20, ne  // ne = any
  40ec80:	cbnz	w0, 40ec58 <feof@plt+0xcfa8>
  40ec84:	ldr	x0, [x23, #8]
  40ec88:	ldp	x19, x20, [sp, #16]
  40ec8c:	ldp	x21, x22, [sp, #32]
  40ec90:	ldr	x23, [sp, #48]
  40ec94:	ldp	x29, x30, [sp], #64
  40ec98:	ret
  40ec9c:	adrp	x1, 414000 <_ZdlPvm@@Base+0x4780>
  40eca0:	mov	w0, #0x28                  	// #40
  40eca4:	add	x1, x1, #0xd08
  40eca8:	bl	411a48 <_ZdlPvm@@Base+0x21c8>
  40ecac:	b	40ec20 <feof@plt+0xcf70>
  40ecb0:	stp	x29, x30, [sp, #-80]!
  40ecb4:	mov	x29, sp
  40ecb8:	stp	x21, x22, [sp, #32]
  40ecbc:	ldr	x22, [x1]
  40ecc0:	stp	x19, x20, [sp, #16]
  40ecc4:	mov	x19, x0
  40ecc8:	stp	x23, x24, [sp, #48]
  40eccc:	mov	x24, x1
  40ecd0:	str	x25, [sp, #64]
  40ecd4:	cbz	x22, 40ed64 <feof@plt+0xd0b4>
  40ecd8:	mov	x0, x22
  40ecdc:	bl	40fc78 <_ZdlPvm@@Base+0x3f8>
  40ece0:	ldr	w21, [x19, #8]
  40ece4:	ldr	x25, [x19]
  40ece8:	mov	w2, w21
  40ecec:	udiv	x1, x0, x2
  40ecf0:	msub	x0, x1, x2, x0
  40ecf4:	mov	w20, w0
  40ecf8:	lsl	x0, x0, #4
  40ecfc:	add	x23, x25, x0
  40ed00:	ldr	x19, [x25, x0]
  40ed04:	cbz	x19, 40ed48 <feof@plt+0xd098>
  40ed08:	sub	w21, w21, #0x1
  40ed0c:	b	40ed24 <feof@plt+0xd074>
  40ed10:	lsl	x0, x2, #4
  40ed14:	csel	w20, w3, w21, ne  // ne = any
  40ed18:	add	x23, x25, x0
  40ed1c:	ldr	x19, [x25, x0]
  40ed20:	cbz	x19, 40ed48 <feof@plt+0xd098>
  40ed24:	mov	x1, x22
  40ed28:	mov	x0, x19
  40ed2c:	bl	401ba0 <strcmp@plt>
  40ed30:	sub	w3, w20, #0x1
  40ed34:	cmp	w20, #0x0
  40ed38:	csel	w2, w3, w21, ne  // ne = any
  40ed3c:	cbnz	w0, 40ed10 <feof@plt+0xd060>
  40ed40:	str	x19, [x24]
  40ed44:	ldr	x19, [x23, #8]
  40ed48:	mov	x0, x19
  40ed4c:	ldp	x19, x20, [sp, #16]
  40ed50:	ldp	x21, x22, [sp, #32]
  40ed54:	ldp	x23, x24, [sp, #48]
  40ed58:	ldr	x25, [sp, #64]
  40ed5c:	ldp	x29, x30, [sp], #80
  40ed60:	ret
  40ed64:	adrp	x1, 414000 <_ZdlPvm@@Base+0x4780>
  40ed68:	mov	w0, #0x28                  	// #40
  40ed6c:	add	x1, x1, #0xd08
  40ed70:	bl	411a48 <_ZdlPvm@@Base+0x21c8>
  40ed74:	b	40ecd8 <feof@plt+0xd028>
  40ed78:	str	x1, [x0]
  40ed7c:	str	wzr, [x0, #8]
  40ed80:	ret
  40ed84:	nop
  40ed88:	ldr	w3, [x0, #8]
  40ed8c:	mov	x6, x0
  40ed90:	ldr	x0, [x0]
  40ed94:	ubfiz	x5, x3, #4, #32
  40ed98:	ldr	x4, [x0]
  40ed9c:	ldr	w0, [x0, #8]
  40eda0:	add	x4, x4, x5
  40eda4:	cmp	w3, w0
  40eda8:	b.cc	40edbc <feof@plt+0xd10c>  // b.lo, b.ul, b.last
  40edac:	b	40ede4 <feof@plt+0xd134>
  40edb0:	str	w3, [x6, #8]
  40edb4:	add	x4, x4, #0x10
  40edb8:	b.eq	40ede4 <feof@plt+0xd134>  // b.none
  40edbc:	ldr	x5, [x4]
  40edc0:	add	w3, w3, #0x1
  40edc4:	cmp	w0, w3
  40edc8:	cbz	x5, 40edb0 <feof@plt+0xd100>
  40edcc:	str	x5, [x1]
  40edd0:	mov	w0, #0x1                   	// #1
  40edd4:	ldr	x1, [x4, #8]
  40edd8:	str	x1, [x2]
  40eddc:	str	w3, [x6, #8]
  40ede0:	ret
  40ede4:	mov	w0, #0x0                   	// #0
  40ede8:	ret
  40edec:	nop
  40edf0:	mov	w1, #0xffffffff            	// #-1
  40edf4:	str	w1, [x0]
  40edf8:	str	xzr, [x0, #8]
  40edfc:	ret
  40ee00:	stp	x29, x30, [sp, #-32]!
  40ee04:	mov	w1, #0x11                  	// #17
  40ee08:	mov	x29, sp
  40ee0c:	str	x19, [sp, #16]
  40ee10:	mov	x19, x0
  40ee14:	mov	x0, #0x110                 	// #272
  40ee18:	str	w1, [x19, #8]
  40ee1c:	bl	401850 <_Znam@plt>
  40ee20:	str	xzr, [x0, #8]
  40ee24:	mov	w1, #0xffffffff            	// #-1
  40ee28:	str	w1, [x0]
  40ee2c:	str	w1, [x0, #16]
  40ee30:	str	xzr, [x0, #24]
  40ee34:	str	w1, [x0, #32]
  40ee38:	str	xzr, [x0, #40]
  40ee3c:	str	w1, [x0, #48]
  40ee40:	str	xzr, [x0, #56]
  40ee44:	str	w1, [x0, #64]
  40ee48:	str	xzr, [x0, #72]
  40ee4c:	str	w1, [x0, #80]
  40ee50:	str	xzr, [x0, #88]
  40ee54:	str	w1, [x0, #96]
  40ee58:	str	xzr, [x0, #104]
  40ee5c:	str	w1, [x0, #112]
  40ee60:	str	xzr, [x0, #120]
  40ee64:	str	w1, [x0, #128]
  40ee68:	str	xzr, [x0, #136]
  40ee6c:	str	w1, [x0, #144]
  40ee70:	str	xzr, [x0, #152]
  40ee74:	str	w1, [x0, #160]
  40ee78:	str	xzr, [x0, #168]
  40ee7c:	str	w1, [x0, #176]
  40ee80:	str	xzr, [x0, #184]
  40ee84:	str	w1, [x0, #192]
  40ee88:	str	xzr, [x0, #200]
  40ee8c:	str	w1, [x0, #208]
  40ee90:	str	xzr, [x0, #216]
  40ee94:	str	w1, [x0, #224]
  40ee98:	str	xzr, [x0, #232]
  40ee9c:	str	w1, [x0, #240]
  40eea0:	str	xzr, [x0, #248]
  40eea4:	str	w1, [x0, #256]
  40eea8:	str	x0, [x19]
  40eeac:	str	wzr, [x19, #12]
  40eeb0:	str	xzr, [x0, #264]
  40eeb4:	ldr	x19, [sp, #16]
  40eeb8:	ldp	x29, x30, [sp], #32
  40eebc:	ret
  40eec0:	ldr	w3, [x0, #8]
  40eec4:	ldr	x2, [x0]
  40eec8:	cbz	w3, 40ef38 <feof@plt+0xd288>
  40eecc:	stp	x29, x30, [sp, #-32]!
  40eed0:	mov	x29, sp
  40eed4:	stp	x19, x20, [sp, #16]
  40eed8:	mov	x20, x0
  40eedc:	mov	w19, #0x0                   	// #0
  40eee0:	ubfiz	x1, x19, #4, #32
  40eee4:	add	x1, x2, x1
  40eee8:	ldr	x0, [x1, #8]
  40eeec:	cbz	x0, 40ef1c <feof@plt+0xd26c>
  40eef0:	bl	401af0 <_ZdaPv@plt>
  40eef4:	add	w19, w19, #0x1
  40eef8:	ldr	w3, [x20, #8]
  40eefc:	ldr	x2, [x20]
  40ef00:	cmp	w19, w3
  40ef04:	b.cc	40eee0 <feof@plt+0xd230>  // b.lo, b.ul, b.last
  40ef08:	cbz	x2, 40ef2c <feof@plt+0xd27c>
  40ef0c:	ldp	x19, x20, [sp, #16]
  40ef10:	mov	x0, x2
  40ef14:	ldp	x29, x30, [sp], #32
  40ef18:	b	401af0 <_ZdaPv@plt>
  40ef1c:	add	w19, w19, #0x1
  40ef20:	cmp	w19, w3
  40ef24:	b.cc	40eee0 <feof@plt+0xd230>  // b.lo, b.ul, b.last
  40ef28:	cbnz	x2, 40ef0c <feof@plt+0xd25c>
  40ef2c:	ldp	x19, x20, [sp, #16]
  40ef30:	ldp	x29, x30, [sp], #32
  40ef34:	ret
  40ef38:	cbz	x2, 40ef44 <feof@plt+0xd294>
  40ef3c:	mov	x0, x2
  40ef40:	b	401af0 <_ZdaPv@plt>
  40ef44:	ret
  40ef48:	stp	x29, x30, [sp, #-80]!
  40ef4c:	mov	x29, sp
  40ef50:	stp	x19, x20, [sp, #16]
  40ef54:	stp	x21, x22, [sp, #32]
  40ef58:	mov	x22, x0
  40ef5c:	mov	w21, w1
  40ef60:	stp	x23, x24, [sp, #48]
  40ef64:	mov	x24, x2
  40ef68:	tbnz	w1, #31, 40f028 <feof@plt+0xd378>
  40ef6c:	ldr	w23, [x22, #8]
  40ef70:	ldr	x20, [x22]
  40ef74:	udiv	w3, w21, w23
  40ef78:	msub	w3, w3, w23, w21
  40ef7c:	ubfiz	x19, x3, #4, #32
  40ef80:	add	x6, x20, x19
  40ef84:	mov	x1, x6
  40ef88:	ldr	w4, [x20, x19]
  40ef8c:	tbnz	w4, #31, 40eff0 <feof@plt+0xd340>
  40ef90:	sub	w7, w23, #0x1
  40ef94:	b	40efb8 <feof@plt+0xd308>
  40ef98:	cmp	w3, #0x0
  40ef9c:	csel	w19, w5, w7, ne  // ne = any
  40efa0:	csel	w3, w5, w7, ne  // ne = any
  40efa4:	lsl	x19, x19, #4
  40efa8:	add	x6, x20, x19
  40efac:	mov	x1, x6
  40efb0:	ldr	w4, [x20, x19]
  40efb4:	tbnz	w4, #31, 40eff0 <feof@plt+0xd340>
  40efb8:	sub	w5, w3, #0x1
  40efbc:	cmp	w21, w4
  40efc0:	b.ne	40ef98 <feof@plt+0xd2e8>  // b.any
  40efc4:	ldr	x0, [x6, #8]
  40efc8:	cbz	x0, 40efd8 <feof@plt+0xd328>
  40efcc:	bl	401af0 <_ZdaPv@plt>
  40efd0:	ldr	x20, [x22]
  40efd4:	add	x6, x20, x19
  40efd8:	str	x24, [x6, #8]
  40efdc:	ldp	x19, x20, [sp, #16]
  40efe0:	ldp	x21, x22, [sp, #32]
  40efe4:	ldp	x23, x24, [sp, #48]
  40efe8:	ldp	x29, x30, [sp], #80
  40efec:	ret
  40eff0:	cbz	x24, 40efdc <feof@plt+0xd32c>
  40eff4:	ldr	w0, [x22, #12]
  40eff8:	add	w2, w0, w0, lsl #1
  40effc:	cmp	w2, w23, lsl #1
  40f000:	b.cs	40f03c <feof@plt+0xd38c>  // b.hs, b.nlast
  40f004:	str	w21, [x1]
  40f008:	add	w0, w0, #0x1
  40f00c:	str	x24, [x1, #8]
  40f010:	str	w0, [x22, #12]
  40f014:	ldp	x19, x20, [sp, #16]
  40f018:	ldp	x21, x22, [sp, #32]
  40f01c:	ldp	x23, x24, [sp, #48]
  40f020:	ldp	x29, x30, [sp], #80
  40f024:	ret
  40f028:	adrp	x1, 414000 <_ZdlPvm@@Base+0x4780>
  40f02c:	mov	w0, #0x2c                  	// #44
  40f030:	add	x1, x1, #0xd08
  40f034:	bl	411a48 <_ZdlPvm@@Base+0x21c8>
  40f038:	b	40ef6c <feof@plt+0xd2bc>
  40f03c:	mov	w0, w23
  40f040:	str	x25, [sp, #64]
  40f044:	bl	40fd00 <_ZdlPvm@@Base+0x480>
  40f048:	str	w0, [x22, #8]
  40f04c:	ubfiz	x19, x0, #4, #32
  40f050:	mov	w25, w0
  40f054:	mov	x0, x19
  40f058:	bl	401850 <_Znam@plt>
  40f05c:	mov	w2, #0xffffffff            	// #-1
  40f060:	mov	x4, x0
  40f064:	add	x1, x0, x19
  40f068:	cbz	x25, 40f084 <feof@plt+0xd3d4>
  40f06c:	nop
  40f070:	str	w2, [x0]
  40f074:	add	x0, x0, #0x10
  40f078:	stur	xzr, [x0, #-8]
  40f07c:	cmp	x0, x1
  40f080:	b.ne	40f070 <feof@plt+0xd3c0>  // b.any
  40f084:	str	x4, [x22]
  40f088:	ldr	w6, [x22, #8]
  40f08c:	cbz	w23, 40f114 <feof@plt+0xd464>
  40f090:	sub	w23, w23, #0x1
  40f094:	add	x0, x20, #0x10
  40f098:	mov	x2, x20
  40f09c:	sub	w5, w6, #0x1
  40f0a0:	add	x0, x0, w23, uxtw #4
  40f0a4:	b	40f0b4 <feof@plt+0xd404>
  40f0a8:	add	x2, x2, #0x10
  40f0ac:	cmp	x0, x2
  40f0b0:	b.eq	40f114 <feof@plt+0xd464>  // b.none
  40f0b4:	ldr	w8, [x2]
  40f0b8:	tbnz	w8, #31, 40f0a8 <feof@plt+0xd3f8>
  40f0bc:	ldr	x9, [x2, #8]
  40f0c0:	cbz	x9, 40f0a8 <feof@plt+0xd3f8>
  40f0c4:	udiv	w3, w8, w6
  40f0c8:	msub	w3, w3, w6, w8
  40f0cc:	ubfiz	x1, x3, #4, #32
  40f0d0:	add	x7, x4, x1
  40f0d4:	ldr	w1, [x4, x1]
  40f0d8:	tbnz	w1, #31, 40f100 <feof@plt+0xd450>
  40f0dc:	nop
  40f0e0:	cmp	w3, #0x0
  40f0e4:	sub	w3, w3, #0x1
  40f0e8:	csel	w1, w3, w5, ne  // ne = any
  40f0ec:	csel	w3, w3, w5, ne  // ne = any
  40f0f0:	lsl	x1, x1, #4
  40f0f4:	add	x7, x4, x1
  40f0f8:	ldr	w1, [x4, x1]
  40f0fc:	tbz	w1, #31, 40f0e0 <feof@plt+0xd430>
  40f100:	str	w8, [x7]
  40f104:	add	x2, x2, #0x10
  40f108:	str	x9, [x7, #8]
  40f10c:	cmp	x0, x2
  40f110:	b.ne	40f0b4 <feof@plt+0xd404>  // b.any
  40f114:	udiv	w3, w21, w6
  40f118:	msub	w3, w3, w6, w21
  40f11c:	ubfiz	x19, x3, #4, #32
  40f120:	add	x1, x4, x19
  40f124:	ldr	w0, [x4, x19]
  40f128:	tbnz	w0, #31, 40f150 <feof@plt+0xd4a0>
  40f12c:	sub	w0, w6, #0x1
  40f130:	cmp	w3, #0x0
  40f134:	sub	w3, w3, #0x1
  40f138:	csel	w19, w3, w0, ne  // ne = any
  40f13c:	csel	w3, w3, w0, ne  // ne = any
  40f140:	lsl	x19, x19, #4
  40f144:	add	x1, x4, x19
  40f148:	ldr	w2, [x4, x19]
  40f14c:	tbz	w2, #31, 40f130 <feof@plt+0xd480>
  40f150:	cbz	x20, 40f170 <feof@plt+0xd4c0>
  40f154:	mov	x0, x20
  40f158:	bl	401af0 <_ZdaPv@plt>
  40f15c:	ldr	x1, [x22]
  40f160:	ldr	w0, [x22, #12]
  40f164:	add	x1, x1, x19
  40f168:	ldr	x25, [sp, #64]
  40f16c:	b	40f004 <feof@plt+0xd354>
  40f170:	ldr	w0, [x22, #12]
  40f174:	ldr	x25, [sp, #64]
  40f178:	b	40f004 <feof@plt+0xd354>
  40f17c:	nop
  40f180:	stp	x29, x30, [sp, #-32]!
  40f184:	mov	x29, sp
  40f188:	stp	x19, x20, [sp, #16]
  40f18c:	mov	x20, x0
  40f190:	mov	w19, w1
  40f194:	tbnz	w1, #31, 40f208 <feof@plt+0xd558>
  40f198:	ldr	w4, [x20, #8]
  40f19c:	ldr	x5, [x20]
  40f1a0:	udiv	w2, w19, w4
  40f1a4:	msub	w2, w2, w4, w19
  40f1a8:	ubfiz	x0, x2, #4, #32
  40f1ac:	add	x1, x5, x0
  40f1b0:	ldr	w0, [x5, x0]
  40f1b4:	tbnz	w0, #31, 40f1f8 <feof@plt+0xd548>
  40f1b8:	sub	w4, w4, #0x1
  40f1bc:	b	40f1dc <feof@plt+0xd52c>
  40f1c0:	cmp	w2, #0x0
  40f1c4:	csel	w0, w3, w4, ne  // ne = any
  40f1c8:	csel	w2, w3, w4, ne  // ne = any
  40f1cc:	lsl	x0, x0, #4
  40f1d0:	add	x1, x5, x0
  40f1d4:	ldr	w0, [x5, x0]
  40f1d8:	tbnz	w0, #31, 40f1f8 <feof@plt+0xd548>
  40f1dc:	sub	w3, w2, #0x1
  40f1e0:	cmp	w19, w0
  40f1e4:	b.ne	40f1c0 <feof@plt+0xd510>  // b.any
  40f1e8:	ldr	x0, [x1, #8]
  40f1ec:	ldp	x19, x20, [sp, #16]
  40f1f0:	ldp	x29, x30, [sp], #32
  40f1f4:	ret
  40f1f8:	mov	x0, #0x0                   	// #0
  40f1fc:	ldp	x19, x20, [sp, #16]
  40f200:	ldp	x29, x30, [sp], #32
  40f204:	ret
  40f208:	adrp	x1, 414000 <_ZdlPvm@@Base+0x4780>
  40f20c:	mov	w0, #0x2c                  	// #44
  40f210:	add	x1, x1, #0xd08
  40f214:	bl	411a48 <_ZdlPvm@@Base+0x21c8>
  40f218:	b	40f198 <feof@plt+0xd4e8>
  40f21c:	nop
  40f220:	str	x1, [x0]
  40f224:	str	wzr, [x0, #8]
  40f228:	ret
  40f22c:	nop
  40f230:	ldr	x4, [x0]
  40f234:	mov	x7, x0
  40f238:	ldr	w3, [x0, #8]
  40f23c:	ldr	w0, [x4, #8]
  40f240:	ldr	x8, [x4]
  40f244:	cmp	w0, w3
  40f248:	b.ls	40f2a4 <feof@plt+0xd5f4>  // b.plast
  40f24c:	ubfiz	x4, x3, #4, #32
  40f250:	add	w3, w3, #0x1
  40f254:	add	x4, x8, x4
  40f258:	b	40f26c <feof@plt+0xd5bc>
  40f25c:	str	w3, [x7, #8]
  40f260:	cmp	w0, w3
  40f264:	mov	w3, w6
  40f268:	b.eq	40f2a4 <feof@plt+0xd5f4>  // b.none
  40f26c:	ldr	w5, [x4]
  40f270:	add	w6, w3, #0x1
  40f274:	add	x4, x4, #0x10
  40f278:	tbnz	w5, #31, 40f25c <feof@plt+0xd5ac>
  40f27c:	str	w5, [x1]
  40f280:	mov	w0, #0x1                   	// #1
  40f284:	ldr	w1, [x7, #8]
  40f288:	add	w3, w1, w0
  40f28c:	ubfiz	x1, x1, #4, #32
  40f290:	add	x8, x8, x1
  40f294:	ldr	x1, [x8, #8]
  40f298:	str	x1, [x2]
  40f29c:	str	w3, [x7, #8]
  40f2a0:	ret
  40f2a4:	mov	w0, #0x0                   	// #0
  40f2a8:	ret
  40f2ac:	nop
  40f2b0:	stp	x29, x30, [sp, #-48]!
  40f2b4:	mov	x29, sp
  40f2b8:	stp	x19, x20, [sp, #16]
  40f2bc:	mov	x19, x0
  40f2c0:	mov	x20, x19
  40f2c4:	stp	x21, x22, [sp, #32]
  40f2c8:	mov	w22, #0x11                  	// #17
  40f2cc:	mov	x0, #0x110                 	// #272
  40f2d0:	str	wzr, [x20], #8
  40f2d4:	str	w22, [x20, #8]
  40f2d8:	bl	401850 <_Znam@plt>
  40f2dc:	mov	x1, x0
  40f2e0:	movi	v0.4s, #0x0
  40f2e4:	str	x1, [x19, #8]
  40f2e8:	str	wzr, [x20, #12]
  40f2ec:	mov	x0, #0x110                 	// #272
  40f2f0:	str	w22, [x19, #2080]
  40f2f4:	stp	q0, q0, [x1]
  40f2f8:	stp	q0, q0, [x1, #32]
  40f2fc:	stp	q0, q0, [x1, #64]
  40f300:	stp	q0, q0, [x1, #96]
  40f304:	stp	q0, q0, [x1, #128]
  40f308:	stp	q0, q0, [x1, #160]
  40f30c:	stp	q0, q0, [x1, #192]
  40f310:	stp	q0, q0, [x1, #224]
  40f314:	str	q0, [x1, #256]
  40f318:	bl	401850 <_Znam@plt>
  40f31c:	mov	x3, x0
  40f320:	mov	w4, #0xffffffff            	// #-1
  40f324:	add	x0, x19, #0x18
  40f328:	mov	x2, #0x800                 	// #2048
  40f32c:	mov	w1, #0x0                   	// #0
  40f330:	str	w4, [x3]
  40f334:	str	xzr, [x3, #8]
  40f338:	str	w4, [x3, #16]
  40f33c:	str	xzr, [x3, #24]
  40f340:	str	w4, [x3, #32]
  40f344:	str	xzr, [x3, #40]
  40f348:	str	w4, [x3, #48]
  40f34c:	str	xzr, [x3, #56]
  40f350:	str	w4, [x3, #64]
  40f354:	str	xzr, [x3, #72]
  40f358:	str	w4, [x3, #80]
  40f35c:	str	xzr, [x3, #88]
  40f360:	str	w4, [x3, #96]
  40f364:	str	xzr, [x3, #104]
  40f368:	str	w4, [x3, #112]
  40f36c:	str	xzr, [x3, #120]
  40f370:	str	w4, [x3, #128]
  40f374:	str	xzr, [x3, #136]
  40f378:	str	w4, [x3, #144]
  40f37c:	str	xzr, [x3, #152]
  40f380:	str	w4, [x3, #160]
  40f384:	str	xzr, [x3, #168]
  40f388:	str	w4, [x3, #176]
  40f38c:	str	xzr, [x3, #184]
  40f390:	str	w4, [x3, #192]
  40f394:	str	xzr, [x3, #200]
  40f398:	str	w4, [x3, #208]
  40f39c:	str	xzr, [x3, #216]
  40f3a0:	str	w4, [x3, #224]
  40f3a4:	str	xzr, [x3, #232]
  40f3a8:	str	w4, [x3, #240]
  40f3ac:	str	xzr, [x3, #248]
  40f3b0:	str	w4, [x3, #256]
  40f3b4:	str	xzr, [x3, #264]
  40f3b8:	str	x3, [x19, #2072]
  40f3bc:	str	wzr, [x19, #2084]
  40f3c0:	bl	401960 <memset@plt>
  40f3c4:	add	x0, x19, #0x828
  40f3c8:	mov	x2, #0x800                 	// #2048
  40f3cc:	ldp	x19, x20, [sp, #16]
  40f3d0:	mov	w1, #0x0                   	// #0
  40f3d4:	ldp	x21, x22, [sp, #32]
  40f3d8:	ldp	x29, x30, [sp], #48
  40f3dc:	b	401960 <memset@plt>
  40f3e0:	mov	x19, x0
  40f3e4:	mov	x0, x20
  40f3e8:	bl	40e918 <feof@plt+0xcc68>
  40f3ec:	mov	x0, x19
  40f3f0:	bl	401c50 <_Unwind_Resume@plt>
  40f3f4:	nop
  40f3f8:	stp	x29, x30, [sp, #-64]!
  40f3fc:	mov	x29, sp
  40f400:	str	x21, [sp, #32]
  40f404:	add	x21, x0, w1, uxtb #3
  40f408:	stp	x19, x20, [sp, #16]
  40f40c:	ldr	x20, [x21, #24]
  40f410:	cbz	x20, 40f428 <feof@plt+0xd778>
  40f414:	mov	x0, x20
  40f418:	ldp	x19, x20, [sp, #16]
  40f41c:	ldr	x21, [sp, #32]
  40f420:	ldp	x29, x30, [sp], #64
  40f424:	ret
  40f428:	and	w2, w1, #0xff
  40f42c:	mov	w1, #0x6863                	// #26723
  40f430:	movk	w1, #0x7261, lsl #16
  40f434:	mov	x19, x0
  40f438:	mov	w0, w2
  40f43c:	str	w1, [sp, #56]
  40f440:	bl	40e710 <feof@plt+0xca60>
  40f444:	mov	x1, x0
  40f448:	add	x0, sp, #0x3c
  40f44c:	bl	4019d0 <strcpy@plt>
  40f450:	mov	x0, #0x10                  	// #16
  40f454:	bl	40f818 <_Znwm@@Base>
  40f458:	mov	x20, x0
  40f45c:	ldr	w1, [x19]
  40f460:	mov	w2, #0xffffffff            	// #-1
  40f464:	add	w0, w1, #0x1
  40f468:	stp	w1, w2, [x20]
  40f46c:	str	w0, [x19]
  40f470:	add	x0, sp, #0x38
  40f474:	bl	411468 <_ZdlPvm@@Base+0x1be8>
  40f478:	str	x0, [x20, #8]
  40f47c:	str	x20, [x21, #24]
  40f480:	mov	x0, x20
  40f484:	ldp	x19, x20, [sp, #16]
  40f488:	ldr	x21, [sp, #32]
  40f48c:	ldp	x29, x30, [sp], #64
  40f490:	ret
  40f494:	nop
  40f498:	stp	x29, x30, [sp, #-48]!
  40f49c:	cmp	w0, #0xff
  40f4a0:	mov	x29, sp
  40f4a4:	stp	x19, x20, [sp, #16]
  40f4a8:	mov	w19, w0
  40f4ac:	stp	x21, x22, [sp, #32]
  40f4b0:	b.hi	40f4e0 <feof@plt+0xd830>  // b.pmore
  40f4b4:	adrp	x22, 42b000 <stderr@@GLIBC_2.17+0x140>
  40f4b8:	add	x21, x22, #0xd0
  40f4bc:	add	x21, x21, w0, sxtw #3
  40f4c0:	add	x21, x21, #0x820
  40f4c4:	ldr	x20, [x21, #8]
  40f4c8:	cbz	x20, 40f580 <feof@plt+0xd8d0>
  40f4cc:	mov	x0, x20
  40f4d0:	ldp	x19, x20, [sp, #16]
  40f4d4:	ldp	x21, x22, [sp, #32]
  40f4d8:	ldp	x29, x30, [sp], #48
  40f4dc:	ret
  40f4e0:	tbnz	w0, #31, 40f5a8 <feof@plt+0xd8f8>
  40f4e4:	adrp	x21, 42b000 <stderr@@GLIBC_2.17+0x140>
  40f4e8:	add	x0, x21, #0xd0
  40f4ec:	ldr	w2, [x0, #2080]
  40f4f0:	ldr	x3, [x0, #2072]
  40f4f4:	udiv	w1, w19, w2
  40f4f8:	msub	w1, w1, w2, w19
  40f4fc:	ubfiz	x0, x1, #4, #32
  40f500:	add	x5, x3, x0
  40f504:	ldr	w0, [x3, x0]
  40f508:	tbnz	w0, #31, 40f548 <feof@plt+0xd898>
  40f50c:	sub	w2, w2, #0x1
  40f510:	b	40f530 <feof@plt+0xd880>
  40f514:	cmp	w1, #0x0
  40f518:	csel	w0, w4, w2, ne  // ne = any
  40f51c:	csel	w1, w4, w2, ne  // ne = any
  40f520:	lsl	x0, x0, #4
  40f524:	add	x5, x3, x0
  40f528:	ldr	w0, [x3, x0]
  40f52c:	tbnz	w0, #31, 40f548 <feof@plt+0xd898>
  40f530:	sub	w4, w1, #0x1
  40f534:	cmp	w19, w0
  40f538:	b.ne	40f514 <feof@plt+0xd864>  // b.any
  40f53c:	ldr	x20, [x5, #8]
  40f540:	cbnz	x20, 40f4cc <feof@plt+0xd81c>
  40f544:	nop
  40f548:	mov	x0, #0x10                  	// #16
  40f54c:	bl	401850 <_Znam@plt>
  40f550:	mov	x20, x0
  40f554:	ldr	w3, [x21, #208]
  40f558:	mov	w1, w19
  40f55c:	mov	x2, x20
  40f560:	add	w0, w3, #0x1
  40f564:	str	w0, [x21, #208]
  40f568:	stp	w3, w19, [x20]
  40f56c:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x140>
  40f570:	str	xzr, [x20, #8]
  40f574:	add	x0, x0, #0x8e8
  40f578:	bl	40ef48 <feof@plt+0xd298>
  40f57c:	b	40f4cc <feof@plt+0xd81c>
  40f580:	mov	x0, #0x10                  	// #16
  40f584:	bl	40f818 <_Znwm@@Base>
  40f588:	mov	x20, x0
  40f58c:	ldr	w1, [x22, #208]
  40f590:	str	x20, [x21, #8]
  40f594:	add	w0, w1, #0x1
  40f598:	str	w0, [x22, #208]
  40f59c:	stp	w1, w19, [x20]
  40f5a0:	str	xzr, [x20, #8]
  40f5a4:	b	40f4cc <feof@plt+0xd81c>
  40f5a8:	adrp	x1, 414000 <_ZdlPvm@@Base+0x4780>
  40f5ac:	mov	w0, #0x2c                  	// #44
  40f5b0:	add	x1, x1, #0xd08
  40f5b4:	bl	411a48 <_ZdlPvm@@Base+0x21c8>
  40f5b8:	b	40f4e4 <feof@plt+0xd834>
  40f5bc:	nop
  40f5c0:	stp	x29, x30, [sp, #-96]!
  40f5c4:	mov	x29, sp
  40f5c8:	stp	x19, x20, [sp, #16]
  40f5cc:	mov	x19, x0
  40f5d0:	cbz	x0, 40f5e0 <feof@plt+0xd930>
  40f5d4:	ldrb	w0, [x0]
  40f5d8:	and	w1, w0, #0xffffffdf
  40f5dc:	cbnz	w1, 40f5f4 <feof@plt+0xd944>
  40f5e0:	mov	w0, #0x96                  	// #150
  40f5e4:	adrp	x1, 414000 <_ZdlPvm@@Base+0x4780>
  40f5e8:	add	x1, x1, #0xd08
  40f5ec:	bl	411a48 <_ZdlPvm@@Base+0x21c8>
  40f5f0:	ldrb	w0, [x19]
  40f5f4:	ldrb	w1, [x19, #1]
  40f5f8:	cbnz	w1, 40f62c <feof@plt+0xd97c>
  40f5fc:	stp	x21, x22, [sp, #32]
  40f600:	adrp	x21, 42b000 <stderr@@GLIBC_2.17+0x140>
  40f604:	add	x19, x21, #0xd0
  40f608:	add	x19, x19, w0, sxtw #3
  40f60c:	add	x19, x19, #0x10
  40f610:	ldr	x20, [x19, #8]
  40f614:	cbz	x20, 40f6dc <feof@plt+0xda2c>
  40f618:	ldp	x21, x22, [sp, #32]
  40f61c:	mov	x0, x20
  40f620:	ldp	x19, x20, [sp, #16]
  40f624:	ldp	x29, x30, [sp], #96
  40f628:	ret
  40f62c:	cmp	w1, #0x68
  40f630:	mov	w1, #0x63                  	// #99
  40f634:	ccmp	w0, w1, #0x0, eq  // eq = none
  40f638:	b.eq	40f780 <feof@plt+0xdad0>  // b.none
  40f63c:	mov	x0, x19
  40f640:	stp	x21, x22, [sp, #32]
  40f644:	adrp	x22, 42b000 <stderr@@GLIBC_2.17+0x140>
  40f648:	stp	x23, x24, [sp, #48]
  40f64c:	str	x25, [sp, #64]
  40f650:	bl	40fc78 <_ZdlPvm@@Base+0x3f8>
  40f654:	add	x1, x22, #0xd0
  40f658:	ldr	w20, [x1, #16]
  40f65c:	ldr	x25, [x1, #8]
  40f660:	mov	w2, w20
  40f664:	udiv	x1, x0, x2
  40f668:	msub	x0, x1, x2, x0
  40f66c:	mov	w23, w0
  40f670:	lsl	x0, x0, #4
  40f674:	add	x24, x25, x0
  40f678:	ldr	x21, [x25, x0]
  40f67c:	cbz	x21, 40f738 <feof@plt+0xda88>
  40f680:	sub	w20, w20, #0x1
  40f684:	b	40f69c <feof@plt+0xd9ec>
  40f688:	lsl	x0, x1, #4
  40f68c:	csel	w23, w2, w20, ne  // ne = any
  40f690:	add	x24, x25, x0
  40f694:	ldr	x21, [x25, x0]
  40f698:	cbz	x21, 40f738 <feof@plt+0xda88>
  40f69c:	mov	x1, x19
  40f6a0:	mov	x0, x21
  40f6a4:	bl	401ba0 <strcmp@plt>
  40f6a8:	sub	w2, w23, #0x1
  40f6ac:	cmp	w23, #0x0
  40f6b0:	csel	w1, w2, w20, ne  // ne = any
  40f6b4:	cbnz	w0, 40f688 <feof@plt+0xd9d8>
  40f6b8:	ldr	x20, [x24, #8]
  40f6bc:	cbz	x20, 40f730 <feof@plt+0xda80>
  40f6c0:	mov	x0, x20
  40f6c4:	ldp	x19, x20, [sp, #16]
  40f6c8:	ldp	x21, x22, [sp, #32]
  40f6cc:	ldp	x23, x24, [sp, #48]
  40f6d0:	ldr	x25, [sp, #64]
  40f6d4:	ldp	x29, x30, [sp], #96
  40f6d8:	ret
  40f6dc:	mov	w1, #0x6863                	// #26723
  40f6e0:	movk	w1, #0x7261, lsl #16
  40f6e4:	str	w1, [sp, #88]
  40f6e8:	bl	40e710 <feof@plt+0xca60>
  40f6ec:	mov	x1, x0
  40f6f0:	add	x0, sp, #0x5c
  40f6f4:	bl	4019d0 <strcpy@plt>
  40f6f8:	mov	x0, #0x10                  	// #16
  40f6fc:	bl	40f818 <_Znwm@@Base>
  40f700:	mov	x20, x0
  40f704:	ldr	w1, [x21, #208]
  40f708:	mov	w2, #0xffffffff            	// #-1
  40f70c:	add	x0, sp, #0x58
  40f710:	add	w3, w1, #0x1
  40f714:	stp	w1, w2, [x20]
  40f718:	str	w3, [x21, #208]
  40f71c:	bl	411468 <_ZdlPvm@@Base+0x1be8>
  40f720:	ldp	x21, x22, [sp, #32]
  40f724:	str	x20, [x19, #8]
  40f728:	str	x0, [x20, #8]
  40f72c:	b	40f61c <feof@plt+0xd96c>
  40f730:	mov	x19, x21
  40f734:	nop
  40f738:	mov	x0, #0x10                  	// #16
  40f73c:	bl	401850 <_Znam@plt>
  40f740:	mov	x20, x0
  40f744:	ldr	w3, [x22, #208]
  40f748:	mov	w4, #0xffffffff            	// #-1
  40f74c:	mov	x1, x19
  40f750:	add	w0, w3, #0x1
  40f754:	mov	x2, x20
  40f758:	stp	w3, w4, [x20]
  40f75c:	str	w0, [x22, #208]
  40f760:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x140>
  40f764:	add	x0, x0, #0xd8
  40f768:	bl	40e978 <feof@plt+0xccc8>
  40f76c:	ldp	x21, x22, [sp, #32]
  40f770:	ldp	x23, x24, [sp, #48]
  40f774:	ldr	x25, [sp, #64]
  40f778:	str	x0, [x20, #8]
  40f77c:	b	40f61c <feof@plt+0xd96c>
  40f780:	ldrb	w0, [x19, #2]
  40f784:	cmp	w0, #0x61
  40f788:	b.ne	40f63c <feof@plt+0xd98c>  // b.any
  40f78c:	ldrb	w0, [x19, #3]
  40f790:	cmp	w0, #0x72
  40f794:	b.ne	40f63c <feof@plt+0xd98c>  // b.any
  40f798:	add	x20, x19, #0x4
  40f79c:	add	x1, sp, #0x58
  40f7a0:	mov	x0, x20
  40f7a4:	mov	w2, #0xa                   	// #10
  40f7a8:	bl	401940 <strtol@plt>
  40f7ac:	ldr	x1, [sp, #88]
  40f7b0:	cmp	x20, x1
  40f7b4:	b.eq	40f63c <feof@plt+0xd98c>  // b.none
  40f7b8:	ldrb	w1, [x1]
  40f7bc:	cbnz	w1, 40f63c <feof@plt+0xd98c>
  40f7c0:	cmp	x0, #0xff
  40f7c4:	b.hi	40f63c <feof@plt+0xd98c>  // b.pmore
  40f7c8:	mov	w1, w0
  40f7cc:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x140>
  40f7d0:	add	x0, x0, #0xd0
  40f7d4:	bl	40f3f8 <feof@plt+0xd748>
  40f7d8:	mov	x20, x0
  40f7dc:	b	40f61c <feof@plt+0xd96c>
  40f7e0:	ldr	x0, [x0, #8]
  40f7e4:	ret
  40f7e8:	stp	x29, x30, [sp, #-32]!
  40f7ec:	mov	x29, sp
  40f7f0:	str	x19, [sp, #16]
  40f7f4:	mov	x19, x0
  40f7f8:	bl	4018d0 <strlen@plt>
  40f7fc:	mov	x2, x0
  40f800:	mov	x1, x19
  40f804:	mov	w0, #0x2                   	// #2
  40f808:	ldr	x19, [sp, #16]
  40f80c:	ldp	x29, x30, [sp], #32
  40f810:	b	401bc0 <write@plt>
  40f814:	nop

000000000040f818 <_Znwm@@Base>:
  40f818:	cmp	x0, #0x0
  40f81c:	stp	x29, x30, [sp, #-16]!
  40f820:	csinc	x0, x0, xzr, ne  // ne = any
  40f824:	mov	x29, sp
  40f828:	mov	w0, w0
  40f82c:	bl	401bd0 <malloc@plt>
  40f830:	cbz	x0, 40f83c <_Znwm@@Base+0x24>
  40f834:	ldp	x29, x30, [sp], #16
  40f838:	ret
  40f83c:	adrp	x0, 42c000 <stderr@@GLIBC_2.17+0x1140>
  40f840:	ldr	x0, [x0, #1256]
  40f844:	cbz	x0, 40f858 <_Znwm@@Base+0x40>
  40f848:	bl	40f7e8 <feof@plt+0xdb38>
  40f84c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4780>
  40f850:	add	x0, x0, #0xd30
  40f854:	bl	40f7e8 <feof@plt+0xdb38>
  40f858:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4780>
  40f85c:	add	x0, x0, #0xd38
  40f860:	bl	40f7e8 <feof@plt+0xdb38>
  40f864:	mov	w0, #0xffffffff            	// #-1
  40f868:	bl	4019a0 <_exit@plt>
  40f86c:	nop

000000000040f870 <_ZdlPv@@Base>:
  40f870:	cbz	x0, 40f878 <_ZdlPv@@Base+0x8>
  40f874:	b	401950 <free@plt>
  40f878:	ret
  40f87c:	nop

000000000040f880 <_ZdlPvm@@Base>:
  40f880:	cbz	x0, 40f888 <_ZdlPvm@@Base+0x8>
  40f884:	b	401950 <free@plt>
  40f888:	ret
  40f88c:	nop
  40f890:	stp	x29, x30, [sp, #-80]!
  40f894:	adrp	x1, 42c000 <stderr@@GLIBC_2.17+0x1140>
  40f898:	mov	x0, #0x6666666666666666    	// #7378697629483820646
  40f89c:	mov	x29, sp
  40f8a0:	stp	x19, x20, [sp, #16]
  40f8a4:	add	x20, x1, #0x100
  40f8a8:	mov	w2, #0x1                   	// #1
  40f8ac:	stp	x21, x22, [sp, #32]
  40f8b0:	add	x21, x20, #0x10
  40f8b4:	movk	x0, #0x4039, lsl #48
  40f8b8:	str	w2, [x1, #256]
  40f8bc:	mov	w22, #0x30                  	// #48
  40f8c0:	mov	w19, #0x4a5                 	// #1189
  40f8c4:	stp	x23, x24, [sp, #48]
  40f8c8:	mov	w23, #0x349                 	// #841
  40f8cc:	mov	w24, #0x61                  	// #97
  40f8d0:	str	d8, [sp, #64]
  40f8d4:	fmov	d8, x0
  40f8d8:	mov	x0, #0x3                   	// #3
  40f8dc:	bl	401850 <_Znam@plt>
  40f8e0:	scvtf	d1, w19
  40f8e4:	scvtf	d0, w23
  40f8e8:	add	w1, w19, w19, lsr #31
  40f8ec:	add	w2, w22, #0x1
  40f8f0:	str	x0, [x21]
  40f8f4:	mov	w19, w23
  40f8f8:	strb	w24, [x0]
  40f8fc:	asr	w23, w1, #1
  40f900:	fdiv	d1, d1, d8
  40f904:	strb	w22, [x0, #1]
  40f908:	fdiv	d0, d0, d8
  40f90c:	strb	wzr, [x0, #2]
  40f910:	and	w22, w2, #0xff
  40f914:	cmp	w22, #0x38
  40f918:	stp	d1, d0, [x21, #8]
  40f91c:	add	x21, x21, #0x18
  40f920:	b.ne	40f8d8 <_ZdlPvm@@Base+0x58>  // b.any
  40f924:	mov	x0, #0x6666666666666666    	// #7378697629483820646
  40f928:	add	x21, x20, #0xd0
  40f92c:	movk	x0, #0x4039, lsl #48
  40f930:	mov	w22, #0x30                  	// #48
  40f934:	fmov	d8, x0
  40f938:	mov	w23, #0x3e8                 	// #1000
  40f93c:	mov	w19, #0x586                 	// #1414
  40f940:	mov	w24, #0x62                  	// #98
  40f944:	nop
  40f948:	mov	x0, #0x3                   	// #3
  40f94c:	bl	401850 <_Znam@plt>
  40f950:	scvtf	d1, w19
  40f954:	scvtf	d0, w23
  40f958:	add	w1, w19, w19, lsr #31
  40f95c:	add	w2, w22, #0x1
  40f960:	str	x0, [x21]
  40f964:	mov	w19, w23
  40f968:	strb	w24, [x0]
  40f96c:	asr	w23, w1, #1
  40f970:	fdiv	d1, d1, d8
  40f974:	strb	w22, [x0, #1]
  40f978:	fdiv	d0, d0, d8
  40f97c:	strb	wzr, [x0, #2]
  40f980:	and	w22, w2, #0xff
  40f984:	cmp	w22, #0x38
  40f988:	stp	d1, d0, [x21, #8]
  40f98c:	add	x21, x21, #0x18
  40f990:	b.ne	40f948 <_ZdlPvm@@Base+0xc8>  // b.any
  40f994:	mov	x0, #0x6666666666666666    	// #7378697629483820646
  40f998:	add	x21, x20, #0x190
  40f99c:	movk	x0, #0x4039, lsl #48
  40f9a0:	mov	w22, #0x30                  	// #48
  40f9a4:	fmov	d8, x0
  40f9a8:	mov	w23, #0x395                 	// #917
  40f9ac:	mov	w19, #0x511                 	// #1297
  40f9b0:	mov	w24, #0x63                  	// #99
  40f9b4:	nop
  40f9b8:	mov	x0, #0x3                   	// #3
  40f9bc:	bl	401850 <_Znam@plt>
  40f9c0:	scvtf	d1, w19
  40f9c4:	scvtf	d0, w23
  40f9c8:	add	w1, w19, w19, lsr #31
  40f9cc:	add	w2, w22, #0x1
  40f9d0:	str	x0, [x21]
  40f9d4:	mov	w19, w23
  40f9d8:	strb	w24, [x0]
  40f9dc:	asr	w23, w1, #1
  40f9e0:	fdiv	d1, d1, d8
  40f9e4:	strb	w22, [x0, #1]
  40f9e8:	fdiv	d0, d0, d8
  40f9ec:	strb	wzr, [x0, #2]
  40f9f0:	and	w22, w2, #0xff
  40f9f4:	cmp	w22, #0x38
  40f9f8:	stp	d1, d0, [x21, #8]
  40f9fc:	add	x21, x21, #0x18
  40fa00:	b.ne	40f9b8 <_ZdlPvm@@Base+0x138>  // b.any
  40fa04:	mov	x0, #0x6666666666666666    	// #7378697629483820646
  40fa08:	add	x21, x20, #0x250
  40fa0c:	movk	x0, #0x4039, lsl #48
  40fa10:	mov	w22, #0x30                  	// #48
  40fa14:	fmov	d8, x0
  40fa18:	mov	w23, #0x303                 	// #771
  40fa1c:	mov	w19, #0x442                 	// #1090
  40fa20:	mov	w24, #0x64                  	// #100
  40fa24:	nop
  40fa28:	mov	x0, #0x3                   	// #3
  40fa2c:	bl	401850 <_Znam@plt>
  40fa30:	scvtf	d1, w19
  40fa34:	scvtf	d0, w23
  40fa38:	add	w1, w19, w19, lsr #31
  40fa3c:	add	w2, w22, #0x1
  40fa40:	str	x0, [x21]
  40fa44:	mov	w19, w23
  40fa48:	strb	w24, [x0]
  40fa4c:	asr	w23, w1, #1
  40fa50:	fdiv	d1, d1, d8
  40fa54:	strb	w22, [x0, #1]
  40fa58:	fdiv	d0, d0, d8
  40fa5c:	strb	wzr, [x0, #2]
  40fa60:	and	w22, w2, #0xff
  40fa64:	cmp	w22, #0x38
  40fa68:	stp	d1, d0, [x21, #8]
  40fa6c:	add	x21, x21, #0x18
  40fa70:	b.ne	40fa28 <_ZdlPvm@@Base+0x1a8>  // b.any
  40fa74:	mov	x0, #0x7                   	// #7
  40fa78:	bl	401850 <_Znam@plt>
  40fa7c:	adrp	x2, 414000 <_ZdlPvm@@Base+0x4780>
  40fa80:	add	x2, x2, #0xd48
  40fa84:	mov	x1, x0
  40fa88:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4780>
  40fa8c:	add	x19, x20, #0x10
  40fa90:	add	x20, x20, #0x410
  40fa94:	ldr	q0, [x0, #3472]
  40fa98:	str	x1, [x19, #768]
  40fa9c:	ldr	w0, [x2]
  40faa0:	ldur	w2, [x2, #3]
  40faa4:	str	w0, [x1]
  40faa8:	mov	x0, #0x6                   	// #6
  40faac:	stur	w2, [x1, #3]
  40fab0:	stur	q0, [x20, #-248]
  40fab4:	bl	401850 <_Znam@plt>
  40fab8:	adrp	x1, 414000 <_ZdlPvm@@Base+0x4780>
  40fabc:	adrp	x2, 414000 <_ZdlPvm@@Base+0x4780>
  40fac0:	add	x2, x2, #0xd50
  40fac4:	ldr	q0, [x1, #3488]
  40fac8:	mov	x1, x0
  40facc:	ldr	w3, [x2]
  40fad0:	mov	x0, #0x8                   	// #8
  40fad4:	ldrh	w2, [x2, #4]
  40fad8:	str	w3, [x1]
  40fadc:	strh	w2, [x1, #4]
  40fae0:	str	x1, [x19, #792]
  40fae4:	str	q0, [x19, #800]
  40fae8:	bl	401850 <_Znam@plt>
  40faec:	adrp	x1, 414000 <_ZdlPvm@@Base+0x4780>
  40faf0:	mov	x2, #0x6174                	// #24948
  40faf4:	movk	x2, #0x6c62, lsl #16
  40faf8:	ldr	q0, [x1, #3504]
  40fafc:	mov	x1, x0
  40fb00:	movk	x2, #0x696f, lsl #32
  40fb04:	str	x1, [x19, #816]
  40fb08:	movk	x2, #0x64, lsl #48
  40fb0c:	mov	x0, #0x7                   	// #7
  40fb10:	str	x2, [x1]
  40fb14:	stur	q0, [x20, #-200]
  40fb18:	bl	401850 <_Znam@plt>
  40fb1c:	adrp	x2, 414000 <_ZdlPvm@@Base+0x4780>
  40fb20:	add	x2, x2, #0xd58
  40fb24:	mov	x1, x0
  40fb28:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4780>
  40fb2c:	str	x1, [x19, #840]
  40fb30:	ldr	q0, [x0, #3520]
  40fb34:	mov	x0, #0xa                   	// #10
  40fb38:	ldr	w3, [x2]
  40fb3c:	ldur	w2, [x2, #3]
  40fb40:	str	w3, [x1]
  40fb44:	stur	w2, [x1, #3]
  40fb48:	str	q0, [x19, #848]
  40fb4c:	bl	401850 <_Znam@plt>
  40fb50:	adrp	x1, 414000 <_ZdlPvm@@Base+0x4780>
  40fb54:	adrp	x2, 414000 <_ZdlPvm@@Base+0x4780>
  40fb58:	add	x2, x2, #0xd60
  40fb5c:	ldr	q0, [x1, #3536]
  40fb60:	mov	x1, x0
  40fb64:	ldrh	w3, [x2, #8]
  40fb68:	mov	x0, #0xa                   	// #10
  40fb6c:	ldr	x2, [x2]
  40fb70:	str	x2, [x1]
  40fb74:	strh	w3, [x1, #8]
  40fb78:	str	x1, [x19, #864]
  40fb7c:	stur	q0, [x20, #-152]
  40fb80:	bl	401850 <_Znam@plt>
  40fb84:	adrp	x1, 414000 <_ZdlPvm@@Base+0x4780>
  40fb88:	adrp	x2, 414000 <_ZdlPvm@@Base+0x4780>
  40fb8c:	add	x2, x2, #0xd70
  40fb90:	ldr	q0, [x1, #3552]
  40fb94:	mov	x1, x0
  40fb98:	ldr	x3, [x2]
  40fb9c:	str	x1, [x19, #888]
  40fba0:	ldrh	w2, [x2, #8]
  40fba4:	mov	x0, #0x6                   	// #6
  40fba8:	str	x3, [x1]
  40fbac:	strh	w2, [x1, #8]
  40fbb0:	str	q0, [x19, #896]
  40fbb4:	bl	401850 <_Znam@plt>
  40fbb8:	adrp	x1, 414000 <_ZdlPvm@@Base+0x4780>
  40fbbc:	adrp	x2, 414000 <_ZdlPvm@@Base+0x4780>
  40fbc0:	add	x2, x2, #0xd80
  40fbc4:	ldr	q0, [x1, #3568]
  40fbc8:	mov	x1, x0
  40fbcc:	ldr	w3, [x2]
  40fbd0:	mov	x0, #0x8                   	// #8
  40fbd4:	ldrh	w2, [x2, #4]
  40fbd8:	str	w3, [x1]
  40fbdc:	strh	w2, [x1, #4]
  40fbe0:	str	x1, [x19, #912]
  40fbe4:	stur	q0, [x20, #-104]
  40fbe8:	bl	401850 <_Znam@plt>
  40fbec:	adrp	x1, 414000 <_ZdlPvm@@Base+0x4780>
  40fbf0:	mov	x2, #0x6f6d                	// #28525
  40fbf4:	movk	x2, #0x616e, lsl #16
  40fbf8:	ldr	q0, [x1, #3584]
  40fbfc:	mov	x1, x0
  40fc00:	movk	x2, #0x6372, lsl #32
  40fc04:	str	x1, [x19, #936]
  40fc08:	movk	x2, #0x68, lsl #48
  40fc0c:	mov	x0, #0x3                   	// #3
  40fc10:	str	x2, [x1]
  40fc14:	str	q0, [x19, #944]
  40fc18:	bl	401850 <_Znam@plt>
  40fc1c:	adrp	x1, 414000 <_ZdlPvm@@Base+0x4780>
  40fc20:	add	x1, x1, #0xd88
  40fc24:	adrp	x2, 414000 <_ZdlPvm@@Base+0x4780>
  40fc28:	ldr	q0, [x2, #3600]
  40fc2c:	ldrh	w2, [x1]
  40fc30:	ldrb	w1, [x1, #2]
  40fc34:	strh	w2, [x0]
  40fc38:	strb	w1, [x0, #2]
  40fc3c:	ldp	x21, x22, [sp, #32]
  40fc40:	ldp	x23, x24, [sp, #48]
  40fc44:	ldr	d8, [sp, #64]
  40fc48:	str	x0, [x19, #960]
  40fc4c:	stur	q0, [x20, #-56]
  40fc50:	ldp	x19, x20, [sp, #16]
  40fc54:	ldp	x29, x30, [sp], #80
  40fc58:	ret
  40fc5c:	nop
  40fc60:	adrp	x0, 42c000 <stderr@@GLIBC_2.17+0x1140>
  40fc64:	ldr	w0, [x0, #256]
  40fc68:	cbz	w0, 40fc70 <_ZdlPvm@@Base+0x3f0>
  40fc6c:	ret
  40fc70:	b	40f890 <_ZdlPvm@@Base+0x10>
  40fc74:	nop
  40fc78:	stp	x29, x30, [sp, #-32]!
  40fc7c:	mov	x29, sp
  40fc80:	str	x19, [sp, #16]
  40fc84:	mov	x19, x0
  40fc88:	cbz	x0, 40fcd4 <_ZdlPvm@@Base+0x454>
  40fc8c:	ldrb	w1, [x19]
  40fc90:	cbz	w1, 40fcec <_ZdlPvm@@Base+0x46c>
  40fc94:	ldrb	w2, [x19, #1]
  40fc98:	and	x0, x1, #0xff
  40fc9c:	add	x3, x19, #0x1
  40fca0:	cbz	w2, 40fcc8 <_ZdlPvm@@Base+0x448>
  40fca4:	nop
  40fca8:	and	x1, x2, #0xff
  40fcac:	ldrb	w2, [x3, #1]!
  40fcb0:	add	x0, x1, x0, lsl #4
  40fcb4:	ands	x1, x0, #0xf0000000
  40fcb8:	and	x4, x0, #0xffffffff0fffffff
  40fcbc:	eor	x1, x4, x1, lsr #24
  40fcc0:	csel	x0, x0, x1, eq  // eq = none
  40fcc4:	cbnz	w2, 40fca8 <_ZdlPvm@@Base+0x428>
  40fcc8:	ldr	x19, [sp, #16]
  40fccc:	ldp	x29, x30, [sp], #32
  40fcd0:	ret
  40fcd4:	adrp	x1, 414000 <_ZdlPvm@@Base+0x4780>
  40fcd8:	mov	w0, #0x1b                  	// #27
  40fcdc:	add	x1, x1, #0xe20
  40fce0:	bl	411a48 <_ZdlPvm@@Base+0x21c8>
  40fce4:	ldrb	w1, [x19]
  40fce8:	cbnz	w1, 40fc94 <_ZdlPvm@@Base+0x414>
  40fcec:	mov	x0, #0x0                   	// #0
  40fcf0:	ldr	x19, [sp, #16]
  40fcf4:	ldp	x29, x30, [sp], #32
  40fcf8:	ret
  40fcfc:	nop
  40fd00:	cmp	w0, #0x64
  40fd04:	b.ls	40fd8c <_ZdlPvm@@Base+0x50c>  // b.plast
  40fd08:	stp	x29, x30, [sp, #-48]!
  40fd0c:	cmp	w0, #0x1f6
  40fd10:	mov	x29, sp
  40fd14:	stp	x19, x20, [sp, #16]
  40fd18:	mov	w20, w0
  40fd1c:	b.ls	40fd94 <_ZdlPvm@@Base+0x514>  // b.plast
  40fd20:	adrp	x19, 414000 <_ZdlPvm@@Base+0x4780>
  40fd24:	add	x19, x19, #0xe60
  40fd28:	add	x19, x19, #0x4
  40fd2c:	stp	x21, x22, [sp, #32]
  40fd30:	adrp	x21, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40fd34:	adrp	x22, 414000 <_ZdlPvm@@Base+0x4780>
  40fd38:	add	x21, x21, #0xf98
  40fd3c:	add	x22, x22, #0xe40
  40fd40:	mov	w0, #0x1f7                 	// #503
  40fd44:	nop
  40fd48:	cbz	w0, 40fd68 <_ZdlPvm@@Base+0x4e8>
  40fd4c:	ldr	w0, [x19, #4]!
  40fd50:	cmp	w0, w20
  40fd54:	b.ls	40fd48 <_ZdlPvm@@Base+0x4c8>  // b.plast
  40fd58:	ldp	x21, x22, [sp, #32]
  40fd5c:	ldp	x19, x20, [sp, #16]
  40fd60:	ldp	x29, x30, [sp], #48
  40fd64:	ret
  40fd68:	mov	x0, x22
  40fd6c:	mov	x3, x21
  40fd70:	mov	x2, x21
  40fd74:	mov	x1, x21
  40fd78:	bl	407a48 <feof@plt+0x5d98>
  40fd7c:	ldr	w0, [x19, #4]!
  40fd80:	cmp	w0, w20
  40fd84:	b.ls	40fd48 <_ZdlPvm@@Base+0x4c8>  // b.plast
  40fd88:	b	40fd58 <_ZdlPvm@@Base+0x4d8>
  40fd8c:	mov	w0, #0x65                  	// #101
  40fd90:	ret
  40fd94:	mov	w0, #0x1f7                 	// #503
  40fd98:	b	40fd5c <_ZdlPvm@@Base+0x4dc>
  40fd9c:	nop
  40fda0:	stp	x29, x30, [sp, #-80]!
  40fda4:	mov	x29, sp
  40fda8:	stp	x19, x20, [sp, #16]
  40fdac:	mov	x19, x1
  40fdb0:	mov	x20, x2
  40fdb4:	stp	x21, x22, [sp, #32]
  40fdb8:	mov	x21, x0
  40fdbc:	mov	x22, #0x0                   	// #0
  40fdc0:	stp	x23, x24, [sp, #48]
  40fdc4:	mov	w24, w4
  40fdc8:	str	x25, [sp, #64]
  40fdcc:	cbnz	w3, 40febc <_ZdlPvm@@Base+0x63c>
  40fdd0:	cbz	x19, 40fe78 <_ZdlPvm@@Base+0x5f8>
  40fdd4:	mov	x0, x19
  40fdd8:	bl	401bf0 <getenv@plt>
  40fddc:	mov	x25, x0
  40fde0:	cbz	x0, 40fe78 <_ZdlPvm@@Base+0x5f8>
  40fde4:	ldrb	w1, [x0]
  40fde8:	mov	x23, #0x1                   	// #1
  40fdec:	cbz	w1, 40fe80 <_ZdlPvm@@Base+0x600>
  40fdf0:	bl	4018d0 <strlen@plt>
  40fdf4:	add	x23, x0, #0x2
  40fdf8:	cmp	w24, #0x0
  40fdfc:	cset	x19, ne  // ne = any
  40fe00:	lsl	x19, x19, #1
  40fe04:	cbnz	x22, 40fe90 <_ZdlPvm@@Base+0x610>
  40fe08:	add	x19, x23, x19
  40fe0c:	cbz	x20, 40fe18 <_ZdlPvm@@Base+0x598>
  40fe10:	ldrb	w0, [x20]
  40fe14:	cbnz	w0, 40feac <_ZdlPvm@@Base+0x62c>
  40fe18:	mov	x0, x19
  40fe1c:	bl	401850 <_Znam@plt>
  40fe20:	strb	wzr, [x0]
  40fe24:	mov	x19, x0
  40fe28:	str	x0, [x21]
  40fe2c:	cbz	x25, 40fe38 <_ZdlPvm@@Base+0x5b8>
  40fe30:	ldrb	w1, [x25]
  40fe34:	cbnz	w1, 40fef4 <_ZdlPvm@@Base+0x674>
  40fe38:	cbnz	w24, 40fed0 <_ZdlPvm@@Base+0x650>
  40fe3c:	cbz	x22, 40fe48 <_ZdlPvm@@Base+0x5c8>
  40fe40:	ldrb	w0, [x22]
  40fe44:	cbnz	w0, 40ff20 <_ZdlPvm@@Base+0x6a0>
  40fe48:	cbz	x20, 40fe54 <_ZdlPvm@@Base+0x5d4>
  40fe4c:	ldrb	w0, [x20]
  40fe50:	cbnz	w0, 40ff0c <_ZdlPvm@@Base+0x68c>
  40fe54:	mov	x0, x19
  40fe58:	bl	4018d0 <strlen@plt>
  40fe5c:	ldp	x19, x20, [sp, #16]
  40fe60:	ldp	x23, x24, [sp, #48]
  40fe64:	ldr	x25, [sp, #64]
  40fe68:	str	w0, [x21, #8]
  40fe6c:	ldp	x21, x22, [sp, #32]
  40fe70:	ldp	x29, x30, [sp], #80
  40fe74:	ret
  40fe78:	mov	x23, #0x1                   	// #1
  40fe7c:	mov	x25, #0x0                   	// #0
  40fe80:	cmp	w24, #0x0
  40fe84:	cset	x19, ne  // ne = any
  40fe88:	lsl	x19, x19, #1
  40fe8c:	cbz	x22, 40fe08 <_ZdlPvm@@Base+0x588>
  40fe90:	ldrb	w0, [x22]
  40fe94:	cbz	w0, 40fe08 <_ZdlPvm@@Base+0x588>
  40fe98:	add	x19, x19, #0x1
  40fe9c:	mov	x0, x22
  40fea0:	bl	4018d0 <strlen@plt>
  40fea4:	add	x19, x19, x0
  40fea8:	b	40fe08 <_ZdlPvm@@Base+0x588>
  40feac:	mov	x0, x20
  40feb0:	bl	4018d0 <strlen@plt>
  40feb4:	add	x19, x19, x0
  40feb8:	b	40fe18 <_ZdlPvm@@Base+0x598>
  40febc:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4780>
  40fec0:	add	x0, x0, #0xeb8
  40fec4:	bl	401bf0 <getenv@plt>
  40fec8:	mov	x22, x0
  40fecc:	b	40fdd0 <_ZdlPvm@@Base+0x550>
  40fed0:	mov	x0, x19
  40fed4:	bl	4018d0 <strlen@plt>
  40fed8:	add	x1, x0, #0x1
  40fedc:	mov	w3, #0x2e                  	// #46
  40fee0:	strb	w3, [x19, x0]
  40fee4:	mov	w2, #0x3a                  	// #58
  40fee8:	strh	w2, [x19, x1]
  40feec:	ldr	x19, [x21]
  40fef0:	b	40fe3c <_ZdlPvm@@Base+0x5bc>
  40fef4:	mov	x1, x25
  40fef8:	bl	401c70 <stpcpy@plt>
  40fefc:	mov	w1, #0x3a                  	// #58
  40ff00:	strh	w1, [x0]
  40ff04:	cbz	w24, 40fe3c <_ZdlPvm@@Base+0x5bc>
  40ff08:	b	40fed0 <_ZdlPvm@@Base+0x650>
  40ff0c:	mov	x0, x19
  40ff10:	mov	x1, x20
  40ff14:	bl	401c90 <strcat@plt>
  40ff18:	ldr	x19, [x21]
  40ff1c:	b	40fe54 <_ZdlPvm@@Base+0x5d4>
  40ff20:	mov	x1, x22
  40ff24:	mov	x0, x19
  40ff28:	bl	401c90 <strcat@plt>
  40ff2c:	ldr	x19, [x21]
  40ff30:	mov	x0, x19
  40ff34:	bl	4018d0 <strlen@plt>
  40ff38:	mov	w1, #0x3a                  	// #58
  40ff3c:	strh	w1, [x19, x0]
  40ff40:	ldr	x19, [x21]
  40ff44:	b	40fe48 <_ZdlPvm@@Base+0x5c8>
  40ff48:	ldr	x0, [x0]
  40ff4c:	cbz	x0, 40ff54 <_ZdlPvm@@Base+0x6d4>
  40ff50:	b	401af0 <_ZdaPv@plt>
  40ff54:	ret
  40ff58:	stp	x29, x30, [sp, #-80]!
  40ff5c:	mov	x29, sp
  40ff60:	str	x25, [sp, #64]
  40ff64:	ldr	x25, [x0]
  40ff68:	stp	x19, x20, [sp, #16]
  40ff6c:	stp	x21, x22, [sp, #32]
  40ff70:	mov	x21, x0
  40ff74:	mov	x0, x25
  40ff78:	stp	x23, x24, [sp, #48]
  40ff7c:	mov	x24, x1
  40ff80:	bl	4018d0 <strlen@plt>
  40ff84:	mov	x20, x0
  40ff88:	mov	x0, x24
  40ff8c:	bl	4018d0 <strlen@plt>
  40ff90:	add	w1, w0, w20
  40ff94:	and	x19, x0, #0xffffffff
  40ff98:	add	w0, w1, #0x2
  40ff9c:	bl	401850 <_Znam@plt>
  40ffa0:	ldr	w22, [x21, #8]
  40ffa4:	str	x0, [x21]
  40ffa8:	mov	x23, x0
  40ffac:	sub	w2, w20, w22
  40ffb0:	mov	x1, x25
  40ffb4:	add	x21, x0, x2
  40ffb8:	bl	401870 <memcpy@plt>
  40ffbc:	sub	w3, w20, w22
  40ffc0:	cbz	w22, 410024 <_ZdlPvm@@Base+0x7a4>
  40ffc4:	mov	x1, x24
  40ffc8:	mov	x2, x19
  40ffcc:	mov	x0, x21
  40ffd0:	bl	401870 <memcpy@plt>
  40ffd4:	add	x3, x21, x19
  40ffd8:	mov	w22, w22
  40ffdc:	add	x3, x3, #0x1
  40ffe0:	mov	w4, #0x3a                  	// #58
  40ffe4:	and	x1, x20, #0xffffffff
  40ffe8:	strb	w4, [x21, x19]
  40ffec:	sub	x1, x1, x22
  40fff0:	mov	x2, x22
  40fff4:	add	x1, x25, x1
  40fff8:	mov	x0, x3
  40fffc:	bl	401870 <memcpy@plt>
  410000:	add	x19, x0, x22
  410004:	mov	x0, x25
  410008:	strb	wzr, [x19]
  41000c:	ldp	x19, x20, [sp, #16]
  410010:	ldp	x21, x22, [sp, #32]
  410014:	ldp	x23, x24, [sp, #48]
  410018:	ldr	x25, [sp, #64]
  41001c:	ldp	x29, x30, [sp], #80
  410020:	b	401af0 <_ZdaPv@plt>
  410024:	add	x21, x21, #0x1
  410028:	mov	x2, x19
  41002c:	add	x19, x21, x19
  410030:	mov	w4, #0x3a                  	// #58
  410034:	mov	x1, x24
  410038:	mov	x0, x21
  41003c:	strb	w4, [x23, w3, uxtw]
  410040:	bl	401870 <memcpy@plt>
  410044:	strb	wzr, [x19]
  410048:	mov	x0, x25
  41004c:	ldp	x19, x20, [sp, #16]
  410050:	ldp	x21, x22, [sp, #32]
  410054:	ldp	x23, x24, [sp, #48]
  410058:	ldr	x25, [sp, #64]
  41005c:	ldp	x29, x30, [sp], #80
  410060:	b	401af0 <_ZdaPv@plt>
  410064:	nop
  410068:	stp	x29, x30, [sp, #-112]!
  41006c:	mov	x29, sp
  410070:	stp	x19, x20, [sp, #16]
  410074:	mov	x19, x0
  410078:	stp	x21, x22, [sp, #32]
  41007c:	mov	x22, x1
  410080:	str	x2, [sp, #104]
  410084:	cbz	x1, 4101e0 <_ZdlPvm@@Base+0x960>
  410088:	ldrb	w0, [x22]
  41008c:	cmp	w0, #0x2f
  410090:	b.eq	410174 <_ZdlPvm@@Base+0x8f4>  // b.none
  410094:	ldr	x21, [x19]
  410098:	ldrb	w0, [x21]
  41009c:	cbz	w0, 410174 <_ZdlPvm@@Base+0x8f4>
  4100a0:	mov	x0, x22
  4100a4:	stp	x23, x24, [sp, #48]
  4100a8:	adrp	x23, 412000 <_ZdlPvm@@Base+0x2780>
  4100ac:	add	x23, x23, #0x620
  4100b0:	stp	x25, x26, [sp, #64]
  4100b4:	adrp	x26, 413000 <_ZdlPvm@@Base+0x3780>
  4100b8:	add	x26, x26, #0x410
  4100bc:	stp	x27, x28, [sp, #80]
  4100c0:	bl	4018d0 <strlen@plt>
  4100c4:	mov	w27, #0x2f                  	// #47
  4100c8:	mov	w24, w0
  4100cc:	b	410150 <_ZdlPvm@@Base+0x8d0>
  4100d0:	cmp	x21, x19
  4100d4:	sub	x28, x19, x21
  4100d8:	b.cs	4100ec <_ZdlPvm@@Base+0x86c>  // b.hs, b.nlast
  4100dc:	ldurb	w1, [x19, #-1]
  4100e0:	mov	x0, x26
  4100e4:	bl	401970 <strchr@plt>
  4100e8:	cbz	x0, 4101b4 <_ZdlPvm@@Base+0x934>
  4100ec:	add	x0, x28, x24
  4100f0:	add	x0, x0, #0x1
  4100f4:	bl	401850 <_Znam@plt>
  4100f8:	mov	x1, x21
  4100fc:	mov	x20, x0
  410100:	mov	x2, x28
  410104:	bl	401870 <memcpy@plt>
  410108:	mov	x1, x22
  41010c:	add	x0, x20, x28
  410110:	bl	4019d0 <strcpy@plt>
  410114:	add	x21, x19, #0x1
  410118:	mov	x0, x20
  41011c:	bl	411468 <_ZdlPvm@@Base+0x1be8>
  410120:	mov	x28, x0
  410124:	mov	x0, x20
  410128:	bl	401af0 <_ZdaPv@plt>
  41012c:	mov	x1, x23
  410130:	mov	x0, x28
  410134:	bl	401b70 <fopen@plt>
  410138:	mov	x20, x0
  41013c:	mov	x0, x28
  410140:	cbnz	x20, 410218 <_ZdlPvm@@Base+0x998>
  410144:	bl	401950 <free@plt>
  410148:	ldrb	w0, [x19]
  41014c:	cbz	w0, 4101f4 <_ZdlPvm@@Base+0x974>
  410150:	mov	x0, x21
  410154:	mov	w1, #0x3a                  	// #58
  410158:	bl	401970 <strchr@plt>
  41015c:	mov	x19, x0
  410160:	cbnz	x0, 4100d0 <_ZdlPvm@@Base+0x850>
  410164:	mov	x0, x21
  410168:	bl	4018d0 <strlen@plt>
  41016c:	add	x19, x21, x0
  410170:	b	4100d0 <_ZdlPvm@@Base+0x850>
  410174:	mov	x0, x22
  410178:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2780>
  41017c:	add	x1, x1, #0x620
  410180:	bl	401b70 <fopen@plt>
  410184:	mov	x20, x0
  410188:	cbz	x0, 410200 <_ZdlPvm@@Base+0x980>
  41018c:	ldr	x19, [sp, #104]
  410190:	cbz	x19, 4101a0 <_ZdlPvm@@Base+0x920>
  410194:	mov	x0, x22
  410198:	bl	411468 <_ZdlPvm@@Base+0x1be8>
  41019c:	str	x0, [x19]
  4101a0:	mov	x0, x20
  4101a4:	ldp	x19, x20, [sp, #16]
  4101a8:	ldp	x21, x22, [sp, #32]
  4101ac:	ldp	x29, x30, [sp], #112
  4101b0:	ret
  4101b4:	add	x25, x28, #0x1
  4101b8:	add	x0, x25, x24
  4101bc:	add	x0, x0, #0x1
  4101c0:	bl	401850 <_Znam@plt>
  4101c4:	mov	x20, x0
  4101c8:	mov	x2, x28
  4101cc:	mov	x1, x21
  4101d0:	bl	401870 <memcpy@plt>
  4101d4:	strb	w27, [x20, x28]
  4101d8:	mov	x28, x25
  4101dc:	b	410108 <_ZdlPvm@@Base+0x888>
  4101e0:	adrp	x1, 414000 <_ZdlPvm@@Base+0x4780>
  4101e4:	mov	w0, #0x61                  	// #97
  4101e8:	add	x1, x1, #0xec0
  4101ec:	bl	411a48 <_ZdlPvm@@Base+0x21c8>
  4101f0:	b	410088 <_ZdlPvm@@Base+0x808>
  4101f4:	ldp	x23, x24, [sp, #48]
  4101f8:	ldp	x25, x26, [sp, #64]
  4101fc:	ldp	x27, x28, [sp, #80]
  410200:	mov	x20, #0x0                   	// #0
  410204:	mov	x0, x20
  410208:	ldp	x19, x20, [sp, #16]
  41020c:	ldp	x21, x22, [sp, #32]
  410210:	ldp	x29, x30, [sp], #112
  410214:	ret
  410218:	ldr	x0, [sp, #104]
  41021c:	cbz	x0, 410244 <_ZdlPvm@@Base+0x9c4>
  410220:	ldp	x23, x24, [sp, #48]
  410224:	ldp	x25, x26, [sp, #64]
  410228:	str	x28, [x0]
  41022c:	mov	x0, x20
  410230:	ldp	x19, x20, [sp, #16]
  410234:	ldp	x21, x22, [sp, #32]
  410238:	ldp	x27, x28, [sp, #80]
  41023c:	ldp	x29, x30, [sp], #112
  410240:	ret
  410244:	mov	x0, x28
  410248:	bl	401950 <free@plt>
  41024c:	ldp	x23, x24, [sp, #48]
  410250:	ldp	x25, x26, [sp, #64]
  410254:	ldp	x27, x28, [sp, #80]
  410258:	b	4101a0 <_ZdlPvm@@Base+0x920>
  41025c:	nop
  410260:	stp	x29, x30, [sp, #-96]!
  410264:	adrp	x4, 412000 <_ZdlPvm@@Base+0x2780>
  410268:	mov	x29, sp
  41026c:	stp	x21, x22, [sp, #32]
  410270:	mov	x21, x3
  410274:	cmp	x21, #0x0
  410278:	add	x3, x4, #0x620
  41027c:	mov	x22, x1
  410280:	csel	x21, x3, x21, eq  // eq = none
  410284:	mov	w1, #0x72                  	// #114
  410288:	stp	x19, x20, [sp, #16]
  41028c:	mov	x20, x0
  410290:	mov	x0, x21
  410294:	stp	x23, x24, [sp, #48]
  410298:	mov	x23, x2
  41029c:	bl	401970 <strchr@plt>
  4102a0:	mov	x19, x0
  4102a4:	cbz	x22, 4103b4 <_ZdlPvm@@Base+0xb34>
  4102a8:	ldrb	w0, [x22]
  4102ac:	cmp	w0, #0x2d
  4102b0:	b.eq	4103ac <_ZdlPvm@@Base+0xb2c>  // b.none
  4102b4:	cbz	x19, 4103fc <_ZdlPvm@@Base+0xb7c>
  4102b8:	ldrb	w0, [x22]
  4102bc:	cmp	w0, #0x2f
  4102c0:	b.eq	4103fc <_ZdlPvm@@Base+0xb7c>  // b.none
  4102c4:	ldr	x20, [x20]
  4102c8:	ldrb	w0, [x20]
  4102cc:	cbz	w0, 4103fc <_ZdlPvm@@Base+0xb7c>
  4102d0:	mov	x0, x22
  4102d4:	stp	x25, x26, [sp, #64]
  4102d8:	adrp	x25, 413000 <_ZdlPvm@@Base+0x3780>
  4102dc:	mov	w26, #0x2f                  	// #47
  4102e0:	add	x25, x25, #0x410
  4102e4:	stp	x27, x28, [sp, #80]
  4102e8:	bl	4018d0 <strlen@plt>
  4102ec:	mov	w24, w0
  4102f0:	b	410388 <_ZdlPvm@@Base+0xb08>
  4102f4:	cmp	x20, x19
  4102f8:	sub	x27, x19, x20
  4102fc:	b.cs	410310 <_ZdlPvm@@Base+0xa90>  // b.hs, b.nlast
  410300:	ldurb	w1, [x19, #-1]
  410304:	mov	x0, x25
  410308:	bl	401970 <strchr@plt>
  41030c:	cbz	x0, 410438 <_ZdlPvm@@Base+0xbb8>
  410310:	add	x0, x27, x24
  410314:	add	x0, x0, #0x1
  410318:	bl	401850 <_Znam@plt>
  41031c:	mov	x1, x20
  410320:	mov	x2, x27
  410324:	mov	x20, x0
  410328:	bl	401870 <memcpy@plt>
  41032c:	mov	x1, x22
  410330:	add	x0, x20, x27
  410334:	bl	4019d0 <strcpy@plt>
  410338:	mov	x0, x20
  41033c:	bl	411468 <_ZdlPvm@@Base+0x1be8>
  410340:	mov	x27, x0
  410344:	mov	x0, x20
  410348:	bl	401af0 <_ZdaPv@plt>
  41034c:	mov	x1, x21
  410350:	mov	x0, x27
  410354:	bl	401b70 <fopen@plt>
  410358:	mov	x20, x0
  41035c:	cbnz	x0, 410494 <_ZdlPvm@@Base+0xc14>
  410360:	bl	401b00 <__errno_location@plt>
  410364:	mov	x28, x0
  410368:	mov	x0, x27
  41036c:	ldr	w27, [x28]
  410370:	bl	401950 <free@plt>
  410374:	cmp	w27, #0x2
  410378:	b.ne	410484 <_ZdlPvm@@Base+0xc04>  // b.any
  41037c:	ldrb	w0, [x19]
  410380:	cbz	w0, 410484 <_ZdlPvm@@Base+0xc04>
  410384:	add	x20, x19, #0x1
  410388:	mov	x0, x20
  41038c:	mov	w1, #0x3a                  	// #58
  410390:	bl	401970 <strchr@plt>
  410394:	mov	x19, x0
  410398:	cbnz	x0, 4102f4 <_ZdlPvm@@Base+0xa74>
  41039c:	mov	x0, x20
  4103a0:	bl	4018d0 <strlen@plt>
  4103a4:	add	x19, x20, x0
  4103a8:	b	4102f4 <_ZdlPvm@@Base+0xa74>
  4103ac:	ldrb	w0, [x22, #1]
  4103b0:	cbnz	w0, 4102b4 <_ZdlPvm@@Base+0xa34>
  4103b4:	cbz	x23, 4103d8 <_ZdlPvm@@Base+0xb58>
  4103b8:	cmp	x19, #0x0
  4103bc:	adrp	x1, 414000 <_ZdlPvm@@Base+0x4780>
  4103c0:	add	x1, x1, #0xee8
  4103c4:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2780>
  4103c8:	add	x0, x0, #0x7a8
  4103cc:	csel	x0, x0, x1, ne  // ne = any
  4103d0:	bl	411468 <_ZdlPvm@@Base+0x1be8>
  4103d4:	str	x0, [x23]
  4103d8:	cbz	x19, 410464 <_ZdlPvm@@Base+0xbe4>
  4103dc:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4103e0:	ldr	x20, [x0, #3760]
  4103e4:	mov	x0, x20
  4103e8:	ldp	x19, x20, [sp, #16]
  4103ec:	ldp	x21, x22, [sp, #32]
  4103f0:	ldp	x23, x24, [sp, #48]
  4103f4:	ldp	x29, x30, [sp], #96
  4103f8:	ret
  4103fc:	mov	x1, x21
  410400:	mov	x0, x22
  410404:	bl	401b70 <fopen@plt>
  410408:	mov	x20, x0
  41040c:	cbz	x0, 4103e4 <_ZdlPvm@@Base+0xb64>
  410410:	cbz	x23, 4103e4 <_ZdlPvm@@Base+0xb64>
  410414:	mov	x0, x22
  410418:	bl	411468 <_ZdlPvm@@Base+0x1be8>
  41041c:	str	x0, [x23]
  410420:	mov	x0, x20
  410424:	ldp	x19, x20, [sp, #16]
  410428:	ldp	x21, x22, [sp, #32]
  41042c:	ldp	x23, x24, [sp, #48]
  410430:	ldp	x29, x30, [sp], #96
  410434:	ret
  410438:	add	x28, x27, #0x1
  41043c:	add	x0, x28, x24
  410440:	add	x0, x0, #0x1
  410444:	bl	401850 <_Znam@plt>
  410448:	mov	x1, x20
  41044c:	mov	x20, x0
  410450:	mov	x2, x27
  410454:	bl	401870 <memcpy@plt>
  410458:	strb	w26, [x20, x27]
  41045c:	mov	x27, x28
  410460:	b	41032c <_ZdlPvm@@Base+0xaac>
  410464:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  410468:	ldp	x21, x22, [sp, #32]
  41046c:	ldr	x20, [x0, #3768]
  410470:	ldp	x23, x24, [sp, #48]
  410474:	mov	x0, x20
  410478:	ldp	x19, x20, [sp, #16]
  41047c:	ldp	x29, x30, [sp], #96
  410480:	ret
  410484:	ldp	x25, x26, [sp, #64]
  410488:	str	w27, [x28]
  41048c:	ldp	x27, x28, [sp, #80]
  410490:	b	4103e4 <_ZdlPvm@@Base+0xb64>
  410494:	cbz	x23, 4104a8 <_ZdlPvm@@Base+0xc28>
  410498:	ldp	x25, x26, [sp, #64]
  41049c:	str	x27, [x23]
  4104a0:	ldp	x27, x28, [sp, #80]
  4104a4:	b	4103e4 <_ZdlPvm@@Base+0xb64>
  4104a8:	mov	x0, x27
  4104ac:	bl	401950 <free@plt>
  4104b0:	ldp	x25, x26, [sp, #64]
  4104b4:	ldp	x27, x28, [sp, #80]
  4104b8:	b	4103e4 <_ZdlPvm@@Base+0xb64>
  4104bc:	nop
  4104c0:	str	xzr, [x0]
  4104c4:	str	xzr, [x0, #8]
  4104c8:	ret
  4104cc:	nop
  4104d0:	stp	x29, x30, [sp, #-48]!
  4104d4:	cmp	w2, #0x0
  4104d8:	mov	x29, sp
  4104dc:	stp	x19, x20, [sp, #16]
  4104e0:	mov	x20, x0
  4104e4:	mov	w19, w2
  4104e8:	str	x21, [sp, #32]
  4104ec:	mov	x21, x1
  4104f0:	str	w2, [x0, #8]
  4104f4:	b.lt	410540 <_ZdlPvm@@Base+0xcc0>  // b.tstop
  4104f8:	b.eq	410528 <_ZdlPvm@@Base+0xca8>  // b.none
  4104fc:	lsl	w0, w19, #1
  410500:	str	w0, [x20, #12]
  410504:	sxtw	x0, w0
  410508:	bl	401850 <_Znam@plt>
  41050c:	mov	x1, x21
  410510:	sxtw	x2, w19
  410514:	ldr	x21, [sp, #32]
  410518:	str	x0, [x20]
  41051c:	ldp	x19, x20, [sp, #16]
  410520:	ldp	x29, x30, [sp], #48
  410524:	b	401870 <memcpy@plt>
  410528:	ldr	x21, [sp, #32]
  41052c:	str	xzr, [x0]
  410530:	str	wzr, [x0, #12]
  410534:	ldp	x19, x20, [sp, #16]
  410538:	ldp	x29, x30, [sp], #48
  41053c:	ret
  410540:	adrp	x1, 414000 <_ZdlPvm@@Base+0x4780>
  410544:	mov	w0, #0x57                  	// #87
  410548:	add	x1, x1, #0xef0
  41054c:	bl	411a48 <_ZdlPvm@@Base+0x21c8>
  410550:	b	4104fc <_ZdlPvm@@Base+0xc7c>
  410554:	nop
  410558:	stp	x29, x30, [sp, #-32]!
  41055c:	mov	x29, sp
  410560:	stp	x19, x20, [sp, #16]
  410564:	mov	x19, x0
  410568:	cbz	x1, 4105bc <_ZdlPvm@@Base+0xd3c>
  41056c:	mov	x20, x1
  410570:	mov	x0, x1
  410574:	bl	4018d0 <strlen@plt>
  410578:	str	w0, [x19, #8]
  41057c:	cbz	w0, 4105a8 <_ZdlPvm@@Base+0xd28>
  410580:	lsl	w0, w0, #1
  410584:	str	w0, [x19, #12]
  410588:	sxtw	x0, w0
  41058c:	bl	401850 <_Znam@plt>
  410590:	ldr	w2, [x19, #8]
  410594:	str	x0, [x19]
  410598:	cbnz	w2, 4105d0 <_ZdlPvm@@Base+0xd50>
  41059c:	ldp	x19, x20, [sp, #16]
  4105a0:	ldp	x29, x30, [sp], #32
  4105a4:	ret
  4105a8:	str	xzr, [x19]
  4105ac:	str	wzr, [x19, #12]
  4105b0:	ldp	x19, x20, [sp, #16]
  4105b4:	ldp	x29, x30, [sp], #32
  4105b8:	ret
  4105bc:	str	xzr, [x0]
  4105c0:	str	xzr, [x0, #8]
  4105c4:	ldp	x19, x20, [sp, #16]
  4105c8:	ldp	x29, x30, [sp], #32
  4105cc:	ret
  4105d0:	mov	x1, x20
  4105d4:	sxtw	x2, w2
  4105d8:	ldp	x19, x20, [sp, #16]
  4105dc:	ldp	x29, x30, [sp], #32
  4105e0:	b	401870 <memcpy@plt>
  4105e4:	nop
  4105e8:	stp	x29, x30, [sp, #-32]!
  4105ec:	adrp	x2, 414000 <_ZdlPvm@@Base+0x4780>
  4105f0:	mov	x29, sp
  4105f4:	ldr	d0, [x2, #3856]
  4105f8:	stp	x19, x20, [sp, #16]
  4105fc:	mov	x19, x0
  410600:	and	w20, w1, #0xff
  410604:	mov	x0, #0x2                   	// #2
  410608:	str	d0, [x19, #8]
  41060c:	bl	401850 <_Znam@plt>
  410610:	strb	w20, [x0]
  410614:	str	x0, [x19]
  410618:	ldp	x19, x20, [sp, #16]
  41061c:	ldp	x29, x30, [sp], #32
  410620:	ret
  410624:	nop
  410628:	stp	x29, x30, [sp, #-32]!
  41062c:	mov	x29, sp
  410630:	stp	x19, x20, [sp, #16]
  410634:	mov	x19, x0
  410638:	ldr	w0, [x1, #8]
  41063c:	str	w0, [x19, #8]
  410640:	cbz	w0, 410684 <_ZdlPvm@@Base+0xe04>
  410644:	lsl	w0, w0, #1
  410648:	str	w0, [x19, #12]
  41064c:	mov	x20, x1
  410650:	sxtw	x0, w0
  410654:	bl	401850 <_Znam@plt>
  410658:	ldr	w2, [x19, #8]
  41065c:	str	x0, [x19]
  410660:	cbnz	w2, 410670 <_ZdlPvm@@Base+0xdf0>
  410664:	ldp	x19, x20, [sp, #16]
  410668:	ldp	x29, x30, [sp], #32
  41066c:	ret
  410670:	ldr	x1, [x20]
  410674:	sxtw	x2, w2
  410678:	ldp	x19, x20, [sp, #16]
  41067c:	ldp	x29, x30, [sp], #32
  410680:	b	401870 <memcpy@plt>
  410684:	str	xzr, [x19]
  410688:	str	wzr, [x19, #12]
  41068c:	ldp	x19, x20, [sp, #16]
  410690:	ldp	x29, x30, [sp], #32
  410694:	ret
  410698:	ldr	x0, [x0]
  41069c:	cbz	x0, 4106a4 <_ZdlPvm@@Base+0xe24>
  4106a0:	b	401af0 <_ZdaPv@plt>
  4106a4:	ret
  4106a8:	stp	x29, x30, [sp, #-48]!
  4106ac:	mov	x29, sp
  4106b0:	stp	x19, x20, [sp, #16]
  4106b4:	mov	x19, x0
  4106b8:	ldr	w20, [x1, #8]
  4106bc:	str	x21, [sp, #32]
  4106c0:	mov	x21, x1
  4106c4:	ldr	w1, [x0, #12]
  4106c8:	ldr	x0, [x0]
  4106cc:	cmp	w1, w20
  4106d0:	b.ge	4106f4 <_ZdlPvm@@Base+0xe74>  // b.tcont
  4106d4:	cbz	x0, 4106dc <_ZdlPvm@@Base+0xe5c>
  4106d8:	bl	401af0 <_ZdaPv@plt>
  4106dc:	cbz	w20, 410734 <_ZdlPvm@@Base+0xeb4>
  4106e0:	lsl	w0, w20, #1
  4106e4:	str	w0, [x19, #12]
  4106e8:	sxtw	x0, w0
  4106ec:	bl	401850 <_Znam@plt>
  4106f0:	ldr	w20, [x21, #8]
  4106f4:	str	x0, [x19]
  4106f8:	str	w20, [x19, #8]
  4106fc:	cbnz	w20, 410714 <_ZdlPvm@@Base+0xe94>
  410700:	mov	x0, x19
  410704:	ldp	x19, x20, [sp, #16]
  410708:	ldr	x21, [sp, #32]
  41070c:	ldp	x29, x30, [sp], #48
  410710:	ret
  410714:	ldr	x1, [x21]
  410718:	sxtw	x2, w20
  41071c:	bl	401870 <memcpy@plt>
  410720:	mov	x0, x19
  410724:	ldp	x19, x20, [sp, #16]
  410728:	ldr	x21, [sp, #32]
  41072c:	ldp	x29, x30, [sp], #48
  410730:	ret
  410734:	str	wzr, [x19, #12]
  410738:	mov	x0, #0x0                   	// #0
  41073c:	ldr	w20, [x21, #8]
  410740:	b	4106f4 <_ZdlPvm@@Base+0xe74>
  410744:	nop
  410748:	stp	x29, x30, [sp, #-48]!
  41074c:	mov	x29, sp
  410750:	stp	x19, x20, [sp, #16]
  410754:	mov	x19, x0
  410758:	cbz	x1, 4107e0 <_ZdlPvm@@Base+0xf60>
  41075c:	mov	x20, x1
  410760:	mov	x0, x1
  410764:	str	x21, [sp, #32]
  410768:	bl	4018d0 <strlen@plt>
  41076c:	ldr	w1, [x19, #12]
  410770:	mov	x21, x0
  410774:	cmp	w1, w0
  410778:	ldr	x0, [x19]
  41077c:	b.ge	4107c4 <_ZdlPvm@@Base+0xf44>  // b.tcont
  410780:	cbz	x0, 410788 <_ZdlPvm@@Base+0xf08>
  410784:	bl	401af0 <_ZdaPv@plt>
  410788:	cbz	w21, 410804 <_ZdlPvm@@Base+0xf84>
  41078c:	lsl	w0, w21, #1
  410790:	str	w0, [x19, #12]
  410794:	sxtw	x0, w0
  410798:	bl	401850 <_Znam@plt>
  41079c:	str	x0, [x19]
  4107a0:	str	w21, [x19, #8]
  4107a4:	sxtw	x2, w21
  4107a8:	mov	x1, x20
  4107ac:	bl	401870 <memcpy@plt>
  4107b0:	mov	x0, x19
  4107b4:	ldp	x19, x20, [sp, #16]
  4107b8:	ldr	x21, [sp, #32]
  4107bc:	ldp	x29, x30, [sp], #48
  4107c0:	ret
  4107c4:	str	w21, [x19, #8]
  4107c8:	cbnz	w21, 4107a4 <_ZdlPvm@@Base+0xf24>
  4107cc:	mov	x0, x19
  4107d0:	ldp	x19, x20, [sp, #16]
  4107d4:	ldr	x21, [sp, #32]
  4107d8:	ldp	x29, x30, [sp], #48
  4107dc:	ret
  4107e0:	ldr	x0, [x0]
  4107e4:	cbz	x0, 4107ec <_ZdlPvm@@Base+0xf6c>
  4107e8:	bl	401af0 <_ZdaPv@plt>
  4107ec:	str	xzr, [x19]
  4107f0:	mov	x0, x19
  4107f4:	str	xzr, [x19, #8]
  4107f8:	ldp	x19, x20, [sp, #16]
  4107fc:	ldp	x29, x30, [sp], #48
  410800:	ret
  410804:	ldr	x21, [sp, #32]
  410808:	stp	xzr, xzr, [x19]
  41080c:	mov	x0, x19
  410810:	ldp	x19, x20, [sp, #16]
  410814:	ldp	x29, x30, [sp], #48
  410818:	ret
  41081c:	nop
  410820:	stp	x29, x30, [sp, #-32]!
  410824:	mov	x29, sp
  410828:	stp	x19, x20, [sp, #16]
  41082c:	mov	x19, x0
  410830:	ldr	w0, [x0, #12]
  410834:	and	w20, w1, #0xff
  410838:	cmp	w0, #0x0
  41083c:	ldr	x2, [x19]
  410840:	b.gt	410864 <_ZdlPvm@@Base+0xfe4>
  410844:	cbz	x2, 410850 <_ZdlPvm@@Base+0xfd0>
  410848:	mov	x0, x2
  41084c:	bl	401af0 <_ZdaPv@plt>
  410850:	mov	w0, #0x2                   	// #2
  410854:	str	w0, [x19, #12]
  410858:	mov	x0, #0x2                   	// #2
  41085c:	bl	401850 <_Znam@plt>
  410860:	mov	x2, x0
  410864:	mov	w0, #0x1                   	// #1
  410868:	str	x2, [x19]
  41086c:	str	w0, [x19, #8]
  410870:	mov	x0, x19
  410874:	strb	w20, [x2]
  410878:	ldp	x19, x20, [sp, #16]
  41087c:	ldp	x29, x30, [sp], #32
  410880:	ret
  410884:	nop
  410888:	stp	x29, x30, [sp, #-32]!
  41088c:	mov	x29, sp
  410890:	stp	x19, x20, [sp, #16]
  410894:	mov	x20, x0
  410898:	mov	x19, x1
  41089c:	ldr	x0, [x0]
  4108a0:	cbz	x0, 4108a8 <_ZdlPvm@@Base+0x1028>
  4108a4:	bl	401af0 <_ZdaPv@plt>
  4108a8:	ldr	d0, [x19, #8]
  4108ac:	ldr	x0, [x19]
  4108b0:	str	x0, [x20]
  4108b4:	str	d0, [x20, #8]
  4108b8:	str	xzr, [x19]
  4108bc:	str	xzr, [x19, #8]
  4108c0:	ldp	x19, x20, [sp, #16]
  4108c4:	ldp	x29, x30, [sp], #32
  4108c8:	ret
  4108cc:	nop
  4108d0:	stp	x29, x30, [sp, #-48]!
  4108d4:	mov	x29, sp
  4108d8:	stp	x21, x22, [sp, #32]
  4108dc:	ldp	w21, w1, [x0, #8]
  4108e0:	stp	x19, x20, [sp, #16]
  4108e4:	mov	x19, x0
  4108e8:	add	w0, w21, #0x1
  4108ec:	cmp	w1, w0
  4108f0:	ldr	x20, [x19]
  4108f4:	b.ge	41091c <_ZdlPvm@@Base+0x109c>  // b.tcont
  4108f8:	cbz	w0, 410930 <_ZdlPvm@@Base+0x10b0>
  4108fc:	lsl	w0, w0, #1
  410900:	str	w0, [x19, #12]
  410904:	sxtw	x0, w0
  410908:	bl	401850 <_Znam@plt>
  41090c:	mov	x22, x0
  410910:	cbnz	w21, 410958 <_ZdlPvm@@Base+0x10d8>
  410914:	cbnz	x20, 410964 <_ZdlPvm@@Base+0x10e4>
  410918:	mov	x20, x0
  41091c:	ldp	x21, x22, [sp, #32]
  410920:	str	x20, [x19]
  410924:	ldp	x19, x20, [sp, #16]
  410928:	ldp	x29, x30, [sp], #48
  41092c:	ret
  410930:	cbz	x20, 41093c <_ZdlPvm@@Base+0x10bc>
  410934:	mov	x0, x20
  410938:	bl	401af0 <_ZdaPv@plt>
  41093c:	mov	x20, #0x0                   	// #0
  410940:	str	wzr, [x19, #12]
  410944:	ldp	x21, x22, [sp, #32]
  410948:	str	x20, [x19]
  41094c:	ldp	x19, x20, [sp, #16]
  410950:	ldp	x29, x30, [sp], #48
  410954:	ret
  410958:	sxtw	x2, w21
  41095c:	mov	x1, x20
  410960:	bl	401870 <memcpy@plt>
  410964:	mov	x0, x20
  410968:	mov	x20, x22
  41096c:	bl	401af0 <_ZdaPv@plt>
  410970:	ldp	x21, x22, [sp, #32]
  410974:	str	x20, [x19]
  410978:	ldp	x19, x20, [sp, #16]
  41097c:	ldp	x29, x30, [sp], #48
  410980:	ret
  410984:	nop
  410988:	stp	x29, x30, [sp, #-80]!
  41098c:	mov	x29, sp
  410990:	stp	x19, x20, [sp, #16]
  410994:	mov	x19, x0
  410998:	cbz	x1, 4109e4 <_ZdlPvm@@Base+0x1164>
  41099c:	mov	x20, x1
  4109a0:	mov	x0, x1
  4109a4:	stp	x21, x22, [sp, #32]
  4109a8:	stp	x23, x24, [sp, #48]
  4109ac:	bl	4018d0 <strlen@plt>
  4109b0:	mov	x21, x0
  4109b4:	ldp	w23, w0, [x19, #8]
  4109b8:	ldr	x24, [x19]
  4109bc:	add	w22, w23, w21
  4109c0:	cmp	w0, w22
  4109c4:	b.lt	4109f4 <_ZdlPvm@@Base+0x1174>  // b.tstop
  4109c8:	sxtw	x2, w21
  4109cc:	add	x0, x24, w23, sxtw
  4109d0:	mov	x1, x20
  4109d4:	bl	401870 <memcpy@plt>
  4109d8:	ldp	x23, x24, [sp, #48]
  4109dc:	str	w22, [x19, #8]
  4109e0:	ldp	x21, x22, [sp, #32]
  4109e4:	mov	x0, x19
  4109e8:	ldp	x19, x20, [sp, #16]
  4109ec:	ldp	x29, x30, [sp], #80
  4109f0:	ret
  4109f4:	cbz	w22, 410a34 <_ZdlPvm@@Base+0x11b4>
  4109f8:	str	x25, [sp, #64]
  4109fc:	lsl	w0, w22, #1
  410a00:	str	w0, [x19, #12]
  410a04:	sxtw	x0, w0
  410a08:	bl	401850 <_Znam@plt>
  410a0c:	mov	x25, x0
  410a10:	cmp	w23, #0x0
  410a14:	ccmp	w23, w22, #0x0, ne  // ne = any
  410a18:	b.lt	410a54 <_ZdlPvm@@Base+0x11d4>  // b.tstop
  410a1c:	cbnz	x24, 410a60 <_ZdlPvm@@Base+0x11e0>
  410a20:	mov	x24, x0
  410a24:	ldr	w23, [x19, #8]
  410a28:	ldr	x25, [sp, #64]
  410a2c:	str	x24, [x19]
  410a30:	b	4109c8 <_ZdlPvm@@Base+0x1148>
  410a34:	cbz	x24, 410a44 <_ZdlPvm@@Base+0x11c4>
  410a38:	mov	x0, x24
  410a3c:	bl	401af0 <_ZdaPv@plt>
  410a40:	ldr	w23, [x19, #8]
  410a44:	mov	x24, #0x0                   	// #0
  410a48:	str	x24, [x19]
  410a4c:	str	wzr, [x19, #12]
  410a50:	b	4109c8 <_ZdlPvm@@Base+0x1148>
  410a54:	sxtw	x2, w23
  410a58:	mov	x1, x24
  410a5c:	bl	401870 <memcpy@plt>
  410a60:	mov	x0, x24
  410a64:	mov	x24, x25
  410a68:	bl	401af0 <_ZdaPv@plt>
  410a6c:	ldr	w23, [x19, #8]
  410a70:	ldr	x25, [sp, #64]
  410a74:	str	x24, [x19]
  410a78:	b	4109c8 <_ZdlPvm@@Base+0x1148>
  410a7c:	nop
  410a80:	stp	x29, x30, [sp, #-64]!
  410a84:	mov	x29, sp
  410a88:	ldr	w2, [x1, #8]
  410a8c:	stp	x19, x20, [sp, #16]
  410a90:	mov	x19, x0
  410a94:	cbz	w2, 410ad4 <_ZdlPvm@@Base+0x1254>
  410a98:	stp	x21, x22, [sp, #32]
  410a9c:	mov	x20, x1
  410aa0:	ldp	w22, w0, [x0, #8]
  410aa4:	stp	x23, x24, [sp, #48]
  410aa8:	add	w21, w2, w22
  410aac:	cmp	w0, w21
  410ab0:	ldr	x23, [x19]
  410ab4:	b.lt	410ae4 <_ZdlPvm@@Base+0x1264>  // b.tstop
  410ab8:	ldr	x1, [x20]
  410abc:	add	x0, x23, w22, sxtw
  410ac0:	sxtw	x2, w2
  410ac4:	bl	401870 <memcpy@plt>
  410ac8:	ldp	x23, x24, [sp, #48]
  410acc:	str	w21, [x19, #8]
  410ad0:	ldp	x21, x22, [sp, #32]
  410ad4:	mov	x0, x19
  410ad8:	ldp	x19, x20, [sp, #16]
  410adc:	ldp	x29, x30, [sp], #64
  410ae0:	ret
  410ae4:	cbz	w21, 410b40 <_ZdlPvm@@Base+0x12c0>
  410ae8:	lsl	w0, w21, #1
  410aec:	str	w0, [x19, #12]
  410af0:	sxtw	x0, w0
  410af4:	bl	401850 <_Znam@plt>
  410af8:	cmp	w22, #0x0
  410afc:	mov	x24, x0
  410b00:	ccmp	w22, w21, #0x0, ne  // ne = any
  410b04:	b.lt	410b20 <_ZdlPvm@@Base+0x12a0>  // b.tstop
  410b08:	cbnz	x23, 410b2c <_ZdlPvm@@Base+0x12ac>
  410b0c:	ldr	w22, [x19, #8]
  410b10:	mov	x23, x0
  410b14:	ldr	w2, [x20, #8]
  410b18:	str	x23, [x19]
  410b1c:	b	410ab8 <_ZdlPvm@@Base+0x1238>
  410b20:	sxtw	x2, w22
  410b24:	mov	x1, x23
  410b28:	bl	401870 <memcpy@plt>
  410b2c:	mov	x0, x23
  410b30:	mov	x23, x24
  410b34:	bl	401af0 <_ZdaPv@plt>
  410b38:	ldr	w22, [x19, #8]
  410b3c:	b	410b14 <_ZdlPvm@@Base+0x1294>
  410b40:	cbz	x23, 410b50 <_ZdlPvm@@Base+0x12d0>
  410b44:	mov	x0, x23
  410b48:	bl	401af0 <_ZdaPv@plt>
  410b4c:	ldr	w22, [x19, #8]
  410b50:	mov	x23, #0x0                   	// #0
  410b54:	str	wzr, [x19, #12]
  410b58:	b	410b14 <_ZdlPvm@@Base+0x1294>
  410b5c:	nop
  410b60:	cmp	w2, #0x0
  410b64:	b.le	410bc4 <_ZdlPvm@@Base+0x1344>
  410b68:	stp	x29, x30, [sp, #-80]!
  410b6c:	mov	x29, sp
  410b70:	stp	x19, x20, [sp, #16]
  410b74:	mov	x19, x0
  410b78:	mov	w20, w2
  410b7c:	stp	x23, x24, [sp, #48]
  410b80:	ldp	w23, w0, [x0, #8]
  410b84:	stp	x21, x22, [sp, #32]
  410b88:	mov	x21, x1
  410b8c:	add	w22, w23, w2
  410b90:	cmp	w0, w22
  410b94:	ldr	x24, [x19]
  410b98:	b.lt	410bc8 <_ZdlPvm@@Base+0x1348>  // b.tstop
  410b9c:	sxtw	x2, w20
  410ba0:	mov	x1, x21
  410ba4:	add	x0, x24, w23, sxtw
  410ba8:	bl	401870 <memcpy@plt>
  410bac:	ldp	x23, x24, [sp, #48]
  410bb0:	str	w22, [x19, #8]
  410bb4:	ldp	x19, x20, [sp, #16]
  410bb8:	ldp	x21, x22, [sp, #32]
  410bbc:	ldp	x29, x30, [sp], #80
  410bc0:	ret
  410bc4:	ret
  410bc8:	cbz	w22, 410c08 <_ZdlPvm@@Base+0x1388>
  410bcc:	str	x25, [sp, #64]
  410bd0:	lsl	w0, w22, #1
  410bd4:	str	w0, [x19, #12]
  410bd8:	sxtw	x0, w0
  410bdc:	bl	401850 <_Znam@plt>
  410be0:	mov	x25, x0
  410be4:	cmp	w23, #0x0
  410be8:	ccmp	w23, w22, #0x0, ne  // ne = any
  410bec:	b.lt	410c28 <_ZdlPvm@@Base+0x13a8>  // b.tstop
  410bf0:	cbnz	x24, 410c34 <_ZdlPvm@@Base+0x13b4>
  410bf4:	mov	x24, x0
  410bf8:	ldr	w23, [x19, #8]
  410bfc:	ldr	x25, [sp, #64]
  410c00:	str	x24, [x19]
  410c04:	b	410b9c <_ZdlPvm@@Base+0x131c>
  410c08:	cbz	x24, 410c18 <_ZdlPvm@@Base+0x1398>
  410c0c:	mov	x0, x24
  410c10:	bl	401af0 <_ZdaPv@plt>
  410c14:	ldr	w23, [x19, #8]
  410c18:	mov	x24, #0x0                   	// #0
  410c1c:	str	x24, [x19]
  410c20:	str	wzr, [x19, #12]
  410c24:	b	410b9c <_ZdlPvm@@Base+0x131c>
  410c28:	sxtw	x2, w23
  410c2c:	mov	x1, x24
  410c30:	bl	401870 <memcpy@plt>
  410c34:	mov	x0, x24
  410c38:	mov	x24, x25
  410c3c:	bl	401af0 <_ZdaPv@plt>
  410c40:	ldr	w23, [x19, #8]
  410c44:	ldr	x25, [sp, #64]
  410c48:	str	x24, [x19]
  410c4c:	b	410b9c <_ZdlPvm@@Base+0x131c>
  410c50:	stp	x29, x30, [sp, #-64]!
  410c54:	mov	x29, sp
  410c58:	stp	x19, x20, [sp, #16]
  410c5c:	sxtw	x20, w2
  410c60:	cmp	w20, #0x0
  410c64:	stp	x21, x22, [sp, #32]
  410c68:	ccmp	w4, #0x0, #0x1, ge  // ge = tcont
  410c6c:	mov	w21, w4
  410c70:	stp	x23, x24, [sp, #48]
  410c74:	mov	x19, x0
  410c78:	mov	x23, x1
  410c7c:	mov	x22, x3
  410c80:	b.lt	410cac <_ZdlPvm@@Base+0x142c>  // b.tstop
  410c84:	add	w0, w20, w21
  410c88:	str	w0, [x19, #8]
  410c8c:	cbnz	w0, 410cc8 <_ZdlPvm@@Base+0x1448>
  410c90:	str	xzr, [x19]
  410c94:	str	wzr, [x19, #12]
  410c98:	ldp	x19, x20, [sp, #16]
  410c9c:	ldp	x21, x22, [sp, #32]
  410ca0:	ldp	x23, x24, [sp, #48]
  410ca4:	ldp	x29, x30, [sp], #64
  410ca8:	ret
  410cac:	mov	w0, #0xd7                  	// #215
  410cb0:	adrp	x1, 414000 <_ZdlPvm@@Base+0x4780>
  410cb4:	add	x1, x1, #0xef0
  410cb8:	bl	411a48 <_ZdlPvm@@Base+0x21c8>
  410cbc:	add	w0, w20, w21
  410cc0:	str	w0, [x19, #8]
  410cc4:	cbz	w0, 410c90 <_ZdlPvm@@Base+0x1410>
  410cc8:	lsl	w0, w0, #1
  410ccc:	str	w0, [x19, #12]
  410cd0:	sxtw	x0, w0
  410cd4:	bl	401850 <_Znam@plt>
  410cd8:	str	x0, [x19]
  410cdc:	mov	x24, x0
  410ce0:	cbz	w20, 410d14 <_ZdlPvm@@Base+0x1494>
  410ce4:	mov	x1, x23
  410ce8:	mov	x2, x20
  410cec:	bl	401870 <memcpy@plt>
  410cf0:	cbz	w21, 410c98 <_ZdlPvm@@Base+0x1418>
  410cf4:	add	x0, x24, x20
  410cf8:	sxtw	x2, w21
  410cfc:	mov	x1, x22
  410d00:	ldp	x19, x20, [sp, #16]
  410d04:	ldp	x21, x22, [sp, #32]
  410d08:	ldp	x23, x24, [sp, #48]
  410d0c:	ldp	x29, x30, [sp], #64
  410d10:	b	401870 <memcpy@plt>
  410d14:	sxtw	x2, w21
  410d18:	mov	x1, x22
  410d1c:	ldp	x19, x20, [sp, #16]
  410d20:	ldp	x21, x22, [sp, #32]
  410d24:	ldp	x23, x24, [sp, #48]
  410d28:	ldp	x29, x30, [sp], #64
  410d2c:	b	401870 <memcpy@plt>
  410d30:	stp	x29, x30, [sp, #-16]!
  410d34:	mov	x3, x0
  410d38:	mov	x29, sp
  410d3c:	ldr	w2, [x0, #8]
  410d40:	ldr	w0, [x1, #8]
  410d44:	cmp	w2, w0
  410d48:	b.gt	410d5c <_ZdlPvm@@Base+0x14dc>
  410d4c:	mov	w0, #0x1                   	// #1
  410d50:	cbnz	w2, 410d7c <_ZdlPvm@@Base+0x14fc>
  410d54:	ldp	x29, x30, [sp], #16
  410d58:	ret
  410d5c:	cbz	w0, 410d54 <_ZdlPvm@@Base+0x14d4>
  410d60:	sxtw	x2, w0
  410d64:	ldr	x1, [x1]
  410d68:	ldr	x0, [x3]
  410d6c:	bl	401930 <memcmp@plt>
  410d70:	lsr	w0, w0, #31
  410d74:	ldp	x29, x30, [sp], #16
  410d78:	ret
  410d7c:	ldr	x1, [x1]
  410d80:	sxtw	x2, w2
  410d84:	ldr	x0, [x3]
  410d88:	bl	401930 <memcmp@plt>
  410d8c:	cmp	w0, #0x0
  410d90:	cset	w0, le
  410d94:	ldp	x29, x30, [sp], #16
  410d98:	ret
  410d9c:	nop
  410da0:	stp	x29, x30, [sp, #-16]!
  410da4:	mov	x3, x0
  410da8:	mov	x29, sp
  410dac:	ldr	w2, [x0, #8]
  410db0:	ldr	w0, [x1, #8]
  410db4:	cmp	w2, w0
  410db8:	b.ge	410dcc <_ZdlPvm@@Base+0x154c>  // b.tcont
  410dbc:	mov	w0, #0x1                   	// #1
  410dc0:	cbnz	w2, 410dec <_ZdlPvm@@Base+0x156c>
  410dc4:	ldp	x29, x30, [sp], #16
  410dc8:	ret
  410dcc:	cbz	w0, 410dc4 <_ZdlPvm@@Base+0x1544>
  410dd0:	sxtw	x2, w0
  410dd4:	ldr	x1, [x1]
  410dd8:	ldr	x0, [x3]
  410ddc:	bl	401930 <memcmp@plt>
  410de0:	lsr	w0, w0, #31
  410de4:	ldp	x29, x30, [sp], #16
  410de8:	ret
  410dec:	ldr	x1, [x1]
  410df0:	sxtw	x2, w2
  410df4:	ldr	x0, [x3]
  410df8:	bl	401930 <memcmp@plt>
  410dfc:	cmp	w0, #0x0
  410e00:	cset	w0, le
  410e04:	ldp	x29, x30, [sp], #16
  410e08:	ret
  410e0c:	nop
  410e10:	stp	x29, x30, [sp, #-16]!
  410e14:	mov	x3, x0
  410e18:	mov	x29, sp
  410e1c:	ldr	w0, [x0, #8]
  410e20:	ldr	w2, [x1, #8]
  410e24:	cmp	w0, w2
  410e28:	b.lt	410e3c <_ZdlPvm@@Base+0x15bc>  // b.tstop
  410e2c:	mov	w0, #0x1                   	// #1
  410e30:	cbnz	w2, 410e60 <_ZdlPvm@@Base+0x15e0>
  410e34:	ldp	x29, x30, [sp], #16
  410e38:	ret
  410e3c:	cbz	w0, 410e34 <_ZdlPvm@@Base+0x15b4>
  410e40:	sxtw	x2, w0
  410e44:	ldr	x1, [x1]
  410e48:	ldr	x0, [x3]
  410e4c:	bl	401930 <memcmp@plt>
  410e50:	cmp	w0, #0x0
  410e54:	cset	w0, gt
  410e58:	ldp	x29, x30, [sp], #16
  410e5c:	ret
  410e60:	ldr	x1, [x1]
  410e64:	sxtw	x2, w2
  410e68:	ldr	x0, [x3]
  410e6c:	bl	401930 <memcmp@plt>
  410e70:	mvn	w0, w0
  410e74:	ldp	x29, x30, [sp], #16
  410e78:	lsr	w0, w0, #31
  410e7c:	ret
  410e80:	stp	x29, x30, [sp, #-16]!
  410e84:	mov	x3, x0
  410e88:	mov	x29, sp
  410e8c:	ldr	w0, [x0, #8]
  410e90:	ldr	w2, [x1, #8]
  410e94:	cmp	w0, w2
  410e98:	b.le	410eac <_ZdlPvm@@Base+0x162c>
  410e9c:	mov	w0, #0x1                   	// #1
  410ea0:	cbnz	w2, 410ed0 <_ZdlPvm@@Base+0x1650>
  410ea4:	ldp	x29, x30, [sp], #16
  410ea8:	ret
  410eac:	cbz	w0, 410ea4 <_ZdlPvm@@Base+0x1624>
  410eb0:	sxtw	x2, w0
  410eb4:	ldr	x1, [x1]
  410eb8:	ldr	x0, [x3]
  410ebc:	bl	401930 <memcmp@plt>
  410ec0:	cmp	w0, #0x0
  410ec4:	cset	w0, gt
  410ec8:	ldp	x29, x30, [sp], #16
  410ecc:	ret
  410ed0:	ldr	x1, [x1]
  410ed4:	sxtw	x2, w2
  410ed8:	ldr	x0, [x3]
  410edc:	bl	401930 <memcmp@plt>
  410ee0:	mvn	w0, w0
  410ee4:	ldp	x29, x30, [sp], #16
  410ee8:	lsr	w0, w0, #31
  410eec:	ret
  410ef0:	stp	x29, x30, [sp, #-64]!
  410ef4:	mov	x29, sp
  410ef8:	stp	x19, x20, [sp, #16]
  410efc:	mov	x20, x0
  410f00:	mov	w19, w1
  410f04:	tbnz	w1, #31, 410f5c <_ZdlPvm@@Base+0x16dc>
  410f08:	ldr	w0, [x0, #12]
  410f0c:	cmp	w0, w1
  410f10:	b.lt	410f24 <_ZdlPvm@@Base+0x16a4>  // b.tstop
  410f14:	str	w19, [x20, #8]
  410f18:	ldp	x19, x20, [sp, #16]
  410f1c:	ldp	x29, x30, [sp], #64
  410f20:	ret
  410f24:	stp	x21, x22, [sp, #32]
  410f28:	ldr	x22, [x20]
  410f2c:	cbnz	w1, 410fb4 <_ZdlPvm@@Base+0x1734>
  410f30:	cbz	x22, 410f3c <_ZdlPvm@@Base+0x16bc>
  410f34:	mov	x0, x22
  410f38:	bl	401af0 <_ZdaPv@plt>
  410f3c:	mov	x21, #0x0                   	// #0
  410f40:	str	wzr, [x20, #12]
  410f44:	str	x21, [x20]
  410f48:	ldp	x21, x22, [sp, #32]
  410f4c:	str	w19, [x20, #8]
  410f50:	ldp	x19, x20, [sp, #16]
  410f54:	ldp	x29, x30, [sp], #64
  410f58:	ret
  410f5c:	mov	w0, #0x107                 	// #263
  410f60:	adrp	x1, 414000 <_ZdlPvm@@Base+0x4780>
  410f64:	add	x1, x1, #0xef0
  410f68:	bl	411a48 <_ZdlPvm@@Base+0x21c8>
  410f6c:	ldr	w0, [x20, #12]
  410f70:	cmp	w19, w0
  410f74:	b.le	410f14 <_ZdlPvm@@Base+0x1694>
  410f78:	stp	x21, x22, [sp, #32]
  410f7c:	ldr	x22, [x20]
  410f80:	str	x23, [sp, #48]
  410f84:	ldr	w23, [x20, #8]
  410f88:	lsl	w0, w19, #1
  410f8c:	str	w0, [x20, #12]
  410f90:	sxtw	x0, w0
  410f94:	bl	401850 <_Znam@plt>
  410f98:	cmp	w23, #0x0
  410f9c:	mov	x21, x0
  410fa0:	ccmp	w19, w23, #0x4, ne  // ne = any
  410fa4:	b.gt	410fc0 <_ZdlPvm@@Base+0x1740>
  410fa8:	cbnz	x22, 410fcc <_ZdlPvm@@Base+0x174c>
  410fac:	ldr	x23, [sp, #48]
  410fb0:	b	410f44 <_ZdlPvm@@Base+0x16c4>
  410fb4:	str	x23, [sp, #48]
  410fb8:	ldr	w23, [x20, #8]
  410fbc:	b	410f88 <_ZdlPvm@@Base+0x1708>
  410fc0:	sxtw	x2, w23
  410fc4:	mov	x1, x22
  410fc8:	bl	401870 <memcpy@plt>
  410fcc:	mov	x0, x22
  410fd0:	bl	401af0 <_ZdaPv@plt>
  410fd4:	ldr	x23, [sp, #48]
  410fd8:	b	410f44 <_ZdlPvm@@Base+0x16c4>
  410fdc:	nop
  410fe0:	str	wzr, [x0, #8]
  410fe4:	ret
  410fe8:	stp	x29, x30, [sp, #-32]!
  410fec:	mov	x29, sp
  410ff0:	str	x19, [sp, #16]
  410ff4:	ldr	x19, [x0]
  410ff8:	cbz	x19, 411020 <_ZdlPvm@@Base+0x17a0>
  410ffc:	ldrsw	x2, [x0, #8]
  411000:	and	w1, w1, #0xff
  411004:	mov	x0, x19
  411008:	bl	401a40 <memchr@plt>
  41100c:	cbz	x0, 411020 <_ZdlPvm@@Base+0x17a0>
  411010:	sub	w0, w0, w19
  411014:	ldr	x19, [sp, #16]
  411018:	ldp	x29, x30, [sp], #32
  41101c:	ret
  411020:	mov	w0, #0xffffffff            	// #-1
  411024:	b	411014 <_ZdlPvm@@Base+0x1794>
  411028:	stp	x29, x30, [sp, #-32]!
  41102c:	mov	x29, sp
  411030:	ldr	w2, [x0, #8]
  411034:	stp	x19, x20, [sp, #16]
  411038:	cmp	w2, #0x0
  41103c:	add	w4, w2, #0x1
  411040:	ldr	x19, [x0]
  411044:	b.le	411258 <_ZdlPvm@@Base+0x19d8>
  411048:	sub	w20, w2, #0x1
  41104c:	cmp	w20, #0xe
  411050:	b.ls	411274 <_ZdlPvm@@Base+0x19f4>  // b.plast
  411054:	lsr	w3, w2, #4
  411058:	mov	x1, x19
  41105c:	movi	v1.4s, #0x0
  411060:	movi	v3.16b, #0x1
  411064:	add	x3, x19, w3, uxtw #4
  411068:	ldr	q0, [x1], #16
  41106c:	cmeq	v0.16b, v0.16b, #0
  411070:	cmp	x1, x3
  411074:	and	v0.16b, v3.16b, v0.16b
  411078:	sxtl	v2.8h, v0.8b
  41107c:	sxtl2	v0.8h, v0.16b
  411080:	saddw	v1.4s, v1.4s, v2.4h
  411084:	saddw2	v1.4s, v1.4s, v2.8h
  411088:	saddw	v1.4s, v1.4s, v0.4h
  41108c:	saddw2	v1.4s, v1.4s, v0.8h
  411090:	b.ne	411068 <_ZdlPvm@@Base+0x17e8>  // b.any
  411094:	addv	s1, v1.4s
  411098:	tst	x2, #0xf
  41109c:	and	w1, w2, #0xfffffff0
  4110a0:	mov	w0, v1.s[0]
  4110a4:	b.eq	411208 <_ZdlPvm@@Base+0x1988>  // b.none
  4110a8:	ldrb	w5, [x19, w1, sxtw]
  4110ac:	add	w3, w1, #0x1
  4110b0:	cmp	w5, #0x0
  4110b4:	cinc	w0, w0, eq  // eq = none
  4110b8:	cmp	w3, w2
  4110bc:	b.ge	411208 <_ZdlPvm@@Base+0x1988>  // b.tcont
  4110c0:	ldrb	w5, [x19, w3, sxtw]
  4110c4:	add	w3, w1, #0x2
  4110c8:	cmp	w5, #0x0
  4110cc:	cinc	w0, w0, eq  // eq = none
  4110d0:	cmp	w3, w2
  4110d4:	b.ge	411208 <_ZdlPvm@@Base+0x1988>  // b.tcont
  4110d8:	ldrb	w5, [x19, w3, sxtw]
  4110dc:	add	w3, w1, #0x3
  4110e0:	cmp	w5, #0x0
  4110e4:	cinc	w0, w0, eq  // eq = none
  4110e8:	cmp	w2, w3
  4110ec:	b.le	411208 <_ZdlPvm@@Base+0x1988>
  4110f0:	ldrb	w5, [x19, w3, sxtw]
  4110f4:	add	w3, w1, #0x4
  4110f8:	cmp	w5, #0x0
  4110fc:	cinc	w0, w0, eq  // eq = none
  411100:	cmp	w2, w3
  411104:	b.le	411208 <_ZdlPvm@@Base+0x1988>
  411108:	ldrb	w5, [x19, w3, sxtw]
  41110c:	add	w3, w1, #0x5
  411110:	cmp	w5, #0x0
  411114:	cinc	w0, w0, eq  // eq = none
  411118:	cmp	w2, w3
  41111c:	b.le	411208 <_ZdlPvm@@Base+0x1988>
  411120:	ldrb	w5, [x19, w3, sxtw]
  411124:	add	w3, w1, #0x6
  411128:	cmp	w5, #0x0
  41112c:	cinc	w0, w0, eq  // eq = none
  411130:	cmp	w2, w3
  411134:	b.le	411208 <_ZdlPvm@@Base+0x1988>
  411138:	ldrb	w5, [x19, w3, sxtw]
  41113c:	add	w3, w1, #0x7
  411140:	cmp	w5, #0x0
  411144:	cinc	w0, w0, eq  // eq = none
  411148:	cmp	w2, w3
  41114c:	b.le	411208 <_ZdlPvm@@Base+0x1988>
  411150:	ldrb	w5, [x19, w3, sxtw]
  411154:	add	w3, w1, #0x8
  411158:	cmp	w5, #0x0
  41115c:	cinc	w0, w0, eq  // eq = none
  411160:	cmp	w2, w3
  411164:	b.le	411208 <_ZdlPvm@@Base+0x1988>
  411168:	ldrb	w5, [x19, w3, sxtw]
  41116c:	add	w3, w1, #0x9
  411170:	cmp	w5, #0x0
  411174:	cinc	w0, w0, eq  // eq = none
  411178:	cmp	w2, w3
  41117c:	b.le	411208 <_ZdlPvm@@Base+0x1988>
  411180:	ldrb	w5, [x19, w3, sxtw]
  411184:	add	w3, w1, #0xa
  411188:	cmp	w5, #0x0
  41118c:	cinc	w0, w0, eq  // eq = none
  411190:	cmp	w2, w3
  411194:	b.le	411208 <_ZdlPvm@@Base+0x1988>
  411198:	ldrb	w5, [x19, w3, sxtw]
  41119c:	add	w3, w1, #0xb
  4111a0:	cmp	w5, #0x0
  4111a4:	cinc	w0, w0, eq  // eq = none
  4111a8:	cmp	w2, w3
  4111ac:	b.le	411208 <_ZdlPvm@@Base+0x1988>
  4111b0:	ldrb	w5, [x19, w3, sxtw]
  4111b4:	add	w3, w1, #0xc
  4111b8:	cmp	w5, #0x0
  4111bc:	cinc	w0, w0, eq  // eq = none
  4111c0:	cmp	w2, w3
  4111c4:	b.le	411208 <_ZdlPvm@@Base+0x1988>
  4111c8:	ldrb	w5, [x19, w3, sxtw]
  4111cc:	add	w3, w1, #0xd
  4111d0:	cmp	w5, #0x0
  4111d4:	cinc	w0, w0, eq  // eq = none
  4111d8:	cmp	w2, w3
  4111dc:	b.le	411208 <_ZdlPvm@@Base+0x1988>
  4111e0:	ldrb	w3, [x19, w3, sxtw]
  4111e4:	add	w1, w1, #0xe
  4111e8:	cmp	w3, #0x0
  4111ec:	cinc	w0, w0, eq  // eq = none
  4111f0:	cmp	w2, w1
  4111f4:	b.le	411208 <_ZdlPvm@@Base+0x1988>
  4111f8:	ldrb	w1, [x19, w1, sxtw]
  4111fc:	cmp	w1, #0x0
  411200:	cinc	w0, w0, eq  // eq = none
  411204:	nop
  411208:	sub	w0, w4, w0
  41120c:	sxtw	x0, w0
  411210:	bl	401bd0 <malloc@plt>
  411214:	add	x5, x19, #0x1
  411218:	mov	x1, x19
  41121c:	mov	x4, x0
  411220:	add	x5, x5, w20, uxtw
  411224:	nop
  411228:	ldrb	w3, [x1]
  41122c:	add	x1, x1, #0x1
  411230:	mov	x2, x4
  411234:	cmp	x1, x5
  411238:	cbz	w3, 411244 <_ZdlPvm@@Base+0x19c4>
  41123c:	strb	w3, [x2], #1
  411240:	mov	x4, x2
  411244:	b.ne	411228 <_ZdlPvm@@Base+0x19a8>  // b.any
  411248:	strb	wzr, [x4]
  41124c:	ldp	x19, x20, [sp, #16]
  411250:	ldp	x29, x30, [sp], #32
  411254:	ret
  411258:	sxtw	x0, w4
  41125c:	bl	401bd0 <malloc@plt>
  411260:	mov	x4, x0
  411264:	strb	wzr, [x4]
  411268:	ldp	x19, x20, [sp, #16]
  41126c:	ldp	x29, x30, [sp], #32
  411270:	ret
  411274:	mov	w1, #0x0                   	// #0
  411278:	mov	w0, #0x0                   	// #0
  41127c:	b	4110a8 <_ZdlPvm@@Base+0x1828>
  411280:	stp	x29, x30, [sp, #-32]!
  411284:	mov	x29, sp
  411288:	ldr	w1, [x0, #8]
  41128c:	stp	x19, x20, [sp, #16]
  411290:	mov	x20, x0
  411294:	subs	w5, w1, #0x1
  411298:	ldr	x0, [x0]
  41129c:	b.mi	411314 <_ZdlPvm@@Base+0x1a94>  // b.first
  4112a0:	sxtw	x2, w5
  4112a4:	b	4112b4 <_ZdlPvm@@Base+0x1a34>
  4112a8:	sub	w3, w2, #0x1
  4112ac:	sub	x2, x2, #0x1
  4112b0:	tbnz	w2, #31, 411364 <_ZdlPvm@@Base+0x1ae4>
  4112b4:	ldrb	w1, [x0, x2]
  4112b8:	mov	w3, w2
  4112bc:	cmp	w1, #0x20
  4112c0:	b.eq	4112a8 <_ZdlPvm@@Base+0x1a28>  // b.none
  4112c4:	cmp	w2, #0x0
  4112c8:	b.le	411364 <_ZdlPvm@@Base+0x1ae4>
  4112cc:	ldrb	w1, [x0]
  4112d0:	mov	x19, x0
  4112d4:	cmp	w1, #0x20
  4112d8:	b.ne	411320 <_ZdlPvm@@Base+0x1aa0>  // b.any
  4112dc:	nop
  4112e0:	add	x19, x19, #0x1
  4112e4:	ldrb	w1, [x19]
  4112e8:	sub	w3, w0, w19
  4112ec:	add	w3, w3, w2
  4112f0:	cmp	w1, #0x20
  4112f4:	b.eq	4112e0 <_ZdlPvm@@Base+0x1a60>  // b.none
  4112f8:	cmp	w3, w5
  4112fc:	b.eq	411314 <_ZdlPvm@@Base+0x1a94>  // b.none
  411300:	tbz	w3, #31, 411328 <_ZdlPvm@@Base+0x1aa8>
  411304:	str	wzr, [x20, #8]
  411308:	bl	401af0 <_ZdaPv@plt>
  41130c:	str	xzr, [x20]
  411310:	str	wzr, [x20, #12]
  411314:	ldp	x19, x20, [sp, #16]
  411318:	ldp	x29, x30, [sp], #32
  41131c:	ret
  411320:	cmp	w5, w2
  411324:	b.eq	411314 <_ZdlPvm@@Base+0x1a94>  // b.none
  411328:	ldrsw	x0, [x20, #12]
  41132c:	add	w3, w3, #0x1
  411330:	str	w3, [x20, #8]
  411334:	bl	401850 <_Znam@plt>
  411338:	ldrsw	x2, [x20, #8]
  41133c:	mov	x1, x19
  411340:	mov	x19, x0
  411344:	bl	401870 <memcpy@plt>
  411348:	ldr	x0, [x20]
  41134c:	cbz	x0, 411354 <_ZdlPvm@@Base+0x1ad4>
  411350:	bl	401af0 <_ZdaPv@plt>
  411354:	str	x19, [x20]
  411358:	ldp	x19, x20, [sp, #16]
  41135c:	ldp	x29, x30, [sp], #32
  411360:	ret
  411364:	mov	x19, x0
  411368:	b	4112f8 <_ZdlPvm@@Base+0x1a78>
  41136c:	nop
  411370:	stp	x29, x30, [sp, #-48]!
  411374:	mov	x29, sp
  411378:	stp	x19, x20, [sp, #16]
  41137c:	ldr	x19, [x0]
  411380:	str	x21, [sp, #32]
  411384:	ldr	w21, [x0, #8]
  411388:	cmp	w21, #0x0
  41138c:	b.le	4113b4 <_ZdlPvm@@Base+0x1b34>
  411390:	sub	w0, w21, #0x1
  411394:	add	x21, x19, #0x1
  411398:	mov	x20, x1
  41139c:	add	x21, x21, x0
  4113a0:	ldrb	w0, [x19], #1
  4113a4:	mov	x1, x20
  4113a8:	bl	4018f0 <putc@plt>
  4113ac:	cmp	x19, x21
  4113b0:	b.ne	4113a0 <_ZdlPvm@@Base+0x1b20>  // b.any
  4113b4:	ldp	x19, x20, [sp, #16]
  4113b8:	ldr	x21, [sp, #32]
  4113bc:	ldp	x29, x30, [sp], #48
  4113c0:	ret
  4113c4:	nop
  4113c8:	stp	x29, x30, [sp, #-32]!
  4113cc:	mov	w2, w0
  4113d0:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2780>
  4113d4:	mov	x29, sp
  4113d8:	add	x1, x1, #0x9a8
  4113dc:	stp	x19, x20, [sp, #16]
  4113e0:	mov	x19, x8
  4113e4:	adrp	x20, 42c000 <stderr@@GLIBC_2.17+0x1140>
  4113e8:	add	x20, x20, #0x4f0
  4113ec:	mov	x0, x20
  4113f0:	bl	4019f0 <sprintf@plt>
  4113f4:	mov	x0, x20
  4113f8:	bl	4018d0 <strlen@plt>
  4113fc:	str	w0, [x19, #8]
  411400:	cbz	x0, 41144c <_ZdlPvm@@Base+0x1bcc>
  411404:	lsl	w0, w0, #1
  411408:	str	w0, [x19, #12]
  41140c:	sxtw	x0, w0
  411410:	bl	401850 <_Znam@plt>
  411414:	ldr	w2, [x19, #8]
  411418:	str	x0, [x19]
  41141c:	cbnz	w2, 411430 <_ZdlPvm@@Base+0x1bb0>
  411420:	mov	x0, x19
  411424:	ldp	x19, x20, [sp, #16]
  411428:	ldp	x29, x30, [sp], #32
  41142c:	ret
  411430:	mov	x1, x20
  411434:	sxtw	x2, w2
  411438:	bl	401870 <memcpy@plt>
  41143c:	mov	x0, x19
  411440:	ldp	x19, x20, [sp, #16]
  411444:	ldp	x29, x30, [sp], #32
  411448:	ret
  41144c:	str	xzr, [x19]
  411450:	mov	x0, x19
  411454:	str	wzr, [x19, #12]
  411458:	ldp	x19, x20, [sp, #16]
  41145c:	ldp	x29, x30, [sp], #32
  411460:	ret
  411464:	nop
  411468:	stp	x29, x30, [sp, #-32]!
  41146c:	mov	x29, sp
  411470:	stp	x19, x20, [sp, #16]
  411474:	cbz	x0, 4114ac <_ZdlPvm@@Base+0x1c2c>
  411478:	mov	x19, x0
  41147c:	bl	4018d0 <strlen@plt>
  411480:	add	x20, x0, #0x1
  411484:	mov	x0, x20
  411488:	bl	401bd0 <malloc@plt>
  41148c:	mov	x2, x20
  411490:	mov	x1, x19
  411494:	mov	x19, x0
  411498:	bl	401870 <memcpy@plt>
  41149c:	mov	x0, x19
  4114a0:	ldp	x19, x20, [sp, #16]
  4114a4:	ldp	x29, x30, [sp], #32
  4114a8:	ret
  4114ac:	mov	x19, #0x0                   	// #0
  4114b0:	mov	x0, x19
  4114b4:	ldp	x19, x20, [sp, #16]
  4114b8:	ldp	x29, x30, [sp], #32
  4114bc:	ret
  4114c0:	adrp	x0, 42c000 <stderr@@GLIBC_2.17+0x1140>
  4114c4:	ldr	x0, [x0, #1280]
  4114c8:	cbz	x0, 4114d0 <_ZdlPvm@@Base+0x1c50>
  4114cc:	b	401af0 <_ZdaPv@plt>
  4114d0:	ret
  4114d4:	nop
  4114d8:	stp	x29, x30, [sp, #-80]!
  4114dc:	adrp	x0, 42c000 <stderr@@GLIBC_2.17+0x1140>
  4114e0:	mov	x29, sp
  4114e4:	stp	x19, x20, [sp, #16]
  4114e8:	ldr	x19, [x0, #1288]
  4114ec:	cbz	x19, 411590 <_ZdlPvm@@Base+0x1d10>
  4114f0:	ldr	x0, [x19]
  4114f4:	stp	x21, x22, [sp, #32]
  4114f8:	adrp	x21, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4114fc:	adrp	x22, 414000 <_ZdlPvm@@Base+0x4780>
  411500:	add	x21, x21, #0xf98
  411504:	bl	401a10 <unlink@plt>
  411508:	tbnz	w0, #31, 41153c <_ZdlPvm@@Base+0x1cbc>
  41150c:	nop
  411510:	ldp	x0, x20, [x19]
  411514:	cbz	x0, 41157c <_ZdlPvm@@Base+0x1cfc>
  411518:	bl	401af0 <_ZdaPv@plt>
  41151c:	mov	x0, x19
  411520:	mov	x1, #0x10                  	// #16
  411524:	bl	40f880 <_ZdlPvm@@Base>
  411528:	cbz	x20, 41158c <_ZdlPvm@@Base+0x1d0c>
  41152c:	mov	x19, x20
  411530:	ldr	x0, [x19]
  411534:	bl	401a10 <unlink@plt>
  411538:	tbz	w0, #31, 411510 <_ZdlPvm@@Base+0x1c90>
  41153c:	ldr	x1, [x19]
  411540:	add	x0, sp, #0x30
  411544:	bl	407548 <feof@plt+0x5898>
  411548:	bl	401b00 <__errno_location@plt>
  41154c:	ldr	w0, [x0]
  411550:	bl	4019c0 <strerror@plt>
  411554:	mov	x1, x0
  411558:	add	x0, sp, #0x40
  41155c:	bl	407548 <feof@plt+0x5898>
  411560:	add	x0, x22, #0xf18
  411564:	mov	x3, x21
  411568:	add	x2, sp, #0x40
  41156c:	add	x1, sp, #0x30
  411570:	bl	4077c8 <feof@plt+0x5b18>
  411574:	ldp	x0, x20, [x19]
  411578:	cbnz	x0, 411518 <_ZdlPvm@@Base+0x1c98>
  41157c:	mov	x0, x19
  411580:	mov	x1, #0x10                  	// #16
  411584:	bl	40f880 <_ZdlPvm@@Base>
  411588:	cbnz	x20, 41152c <_ZdlPvm@@Base+0x1cac>
  41158c:	ldp	x21, x22, [sp, #32]
  411590:	ldp	x19, x20, [sp, #16]
  411594:	ldp	x29, x30, [sp], #80
  411598:	ret
  41159c:	nop
  4115a0:	stp	x29, x30, [sp, #-64]!
  4115a4:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4780>
  4115a8:	add	x0, x0, #0xf38
  4115ac:	mov	x29, sp
  4115b0:	stp	x19, x20, [sp, #16]
  4115b4:	stp	x21, x22, [sp, #32]
  4115b8:	str	x23, [sp, #48]
  4115bc:	bl	401bf0 <getenv@plt>
  4115c0:	mov	x20, x0
  4115c4:	cbz	x0, 4116ac <_ZdlPvm@@Base+0x1e2c>
  4115c8:	mov	x0, x20
  4115cc:	bl	4018d0 <strlen@plt>
  4115d0:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3780>
  4115d4:	mov	x19, x0
  4115d8:	add	x0, x1, #0x410
  4115dc:	add	x1, x20, x19
  4115e0:	add	x22, x19, #0x1
  4115e4:	ldurb	w1, [x1, #-1]
  4115e8:	bl	401970 <strchr@plt>
  4115ec:	cbz	x0, 411680 <_ZdlPvm@@Base+0x1e00>
  4115f0:	mov	x0, x22
  4115f4:	bl	401850 <_Znam@plt>
  4115f8:	mov	x1, x20
  4115fc:	mov	x20, x0
  411600:	bl	4019d0 <strcpy@plt>
  411604:	mov	x0, x20
  411608:	bl	411da8 <_ZdlPvm@@Base+0x2528>
  41160c:	cmp	x0, #0xe
  411610:	b.ls	411664 <_ZdlPvm@@Base+0x1de4>  // b.plast
  411614:	add	x22, x19, #0x6
  411618:	adrp	x21, 412000 <_ZdlPvm@@Base+0x2780>
  41161c:	adrp	x23, 42c000 <stderr@@GLIBC_2.17+0x1140>
  411620:	add	x19, x19, #0x5
  411624:	add	x21, x21, #0x1b8
  411628:	add	x1, x23, #0x500
  41162c:	mov	x0, x22
  411630:	str	x19, [x1, #24]
  411634:	bl	401850 <_Znam@plt>
  411638:	str	x0, [x23, #1280]
  41163c:	mov	x1, x20
  411640:	bl	401c70 <stpcpy@plt>
  411644:	mov	x1, x21
  411648:	bl	4019d0 <strcpy@plt>
  41164c:	mov	x0, x20
  411650:	ldp	x19, x20, [sp, #16]
  411654:	ldp	x21, x22, [sp, #32]
  411658:	ldr	x23, [sp, #48]
  41165c:	ldp	x29, x30, [sp], #64
  411660:	b	401af0 <_ZdaPv@plt>
  411664:	adrp	x23, 42c000 <stderr@@GLIBC_2.17+0x1140>
  411668:	add	x1, x23, #0x500
  41166c:	adrp	x21, 414000 <_ZdlPvm@@Base+0x4780>
  411670:	mov	w0, #0x1                   	// #1
  411674:	add	x21, x21, #0xfd8
  411678:	str	w0, [x1, #16]
  41167c:	b	41162c <_ZdlPvm@@Base+0x1dac>
  411680:	add	x0, x19, #0x2
  411684:	mov	x19, x22
  411688:	mov	x22, x0
  41168c:	mov	x0, x22
  411690:	bl	401850 <_Znam@plt>
  411694:	mov	x1, x20
  411698:	mov	x20, x0
  41169c:	bl	401c70 <stpcpy@plt>
  4116a0:	mov	w1, #0x2f                  	// #47
  4116a4:	strh	w1, [x0]
  4116a8:	b	411604 <_ZdlPvm@@Base+0x1d84>
  4116ac:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4780>
  4116b0:	add	x0, x0, #0xf48
  4116b4:	bl	401bf0 <getenv@plt>
  4116b8:	mov	x20, x0
  4116bc:	cbnz	x0, 4115c8 <_ZdlPvm@@Base+0x1d48>
  4116c0:	adrp	x20, 414000 <_ZdlPvm@@Base+0x4780>
  4116c4:	mov	x22, #0x6                   	// #6
  4116c8:	add	x20, x20, #0xf30
  4116cc:	mov	x19, #0x5                   	// #5
  4116d0:	b	41168c <_ZdlPvm@@Base+0x1e0c>
  4116d4:	nop
  4116d8:	stp	x29, x30, [sp, #-48]!
  4116dc:	mov	x29, sp
  4116e0:	stp	x21, x22, [sp, #32]
  4116e4:	adrp	x22, 42c000 <stderr@@GLIBC_2.17+0x1140>
  4116e8:	add	x2, x22, #0x500
  4116ec:	stp	x19, x20, [sp, #16]
  4116f0:	ldr	w3, [x2, #16]
  4116f4:	ldr	x19, [x2, #24]
  4116f8:	cmp	w3, #0x0
  4116fc:	csel	x20, x0, x1, eq  // eq = none
  411700:	add	x19, x19, #0x7
  411704:	cbz	x20, 411770 <_ZdlPvm@@Base+0x1ef0>
  411708:	mov	x0, x20
  41170c:	bl	4018d0 <strlen@plt>
  411710:	mov	x21, x0
  411714:	add	x0, x19, w0, sxtw
  411718:	bl	401850 <_Znam@plt>
  41171c:	mov	x19, x0
  411720:	ldr	x1, [x22, #1280]
  411724:	bl	401c70 <stpcpy@plt>
  411728:	cmp	w21, #0x0
  41172c:	b.le	411738 <_ZdlPvm@@Base+0x1eb8>
  411730:	mov	x1, x20
  411734:	bl	4019d0 <strcpy@plt>
  411738:	mov	x0, x19
  41173c:	bl	4018d0 <strlen@plt>
  411740:	adrp	x1, 414000 <_ZdlPvm@@Base+0x4780>
  411744:	add	x1, x1, #0xf50
  411748:	add	x2, x19, x0
  41174c:	ldr	w3, [x1]
  411750:	str	w3, [x19, x0]
  411754:	ldur	w0, [x1, #3]
  411758:	stur	w0, [x2, #3]
  41175c:	mov	x0, x19
  411760:	ldp	x19, x20, [sp, #16]
  411764:	ldp	x21, x22, [sp, #32]
  411768:	ldp	x29, x30, [sp], #48
  41176c:	ret
  411770:	mov	x0, x19
  411774:	bl	401850 <_Znam@plt>
  411778:	ldr	x1, [x22, #1280]
  41177c:	mov	x19, x0
  411780:	bl	4019d0 <strcpy@plt>
  411784:	b	411738 <_ZdlPvm@@Base+0x1eb8>
  411788:	stp	x29, x30, [sp, #-96]!
  41178c:	mov	x29, sp
  411790:	stp	x23, x24, [sp, #48]
  411794:	mov	w23, w3
  411798:	str	x25, [sp, #64]
  41179c:	adrp	x25, 42c000 <stderr@@GLIBC_2.17+0x1140>
  4117a0:	add	x24, x25, #0x500
  4117a4:	stp	x19, x20, [sp, #16]
  4117a8:	stp	x21, x22, [sp, #32]
  4117ac:	mov	x22, x0
  4117b0:	ldr	w4, [x24, #16]
  4117b4:	ldr	x19, [x24, #24]
  4117b8:	cmp	w4, #0x0
  4117bc:	csel	x20, x1, x2, eq  // eq = none
  4117c0:	add	x19, x19, #0x7
  4117c4:	cbz	x20, 4118d4 <_ZdlPvm@@Base+0x2054>
  4117c8:	mov	x0, x20
  4117cc:	bl	4018d0 <strlen@plt>
  4117d0:	mov	x21, x0
  4117d4:	add	x0, x19, w0, sxtw
  4117d8:	bl	401850 <_Znam@plt>
  4117dc:	mov	x19, x0
  4117e0:	ldr	x1, [x25, #1280]
  4117e4:	bl	401c70 <stpcpy@plt>
  4117e8:	cmp	w21, #0x0
  4117ec:	b.le	4117f8 <_ZdlPvm@@Base+0x1f78>
  4117f0:	mov	x1, x20
  4117f4:	bl	4019d0 <strcpy@plt>
  4117f8:	mov	x0, x19
  4117fc:	bl	4018d0 <strlen@plt>
  411800:	adrp	x1, 414000 <_ZdlPvm@@Base+0x4780>
  411804:	add	x1, x1, #0xf50
  411808:	add	x2, x19, x0
  41180c:	ldr	w3, [x1]
  411810:	str	w3, [x19, x0]
  411814:	ldur	w0, [x1, #3]
  411818:	stur	w0, [x2, #3]
  41181c:	bl	401b00 <__errno_location@plt>
  411820:	mov	x20, x0
  411824:	mov	x0, x19
  411828:	str	wzr, [x20]
  41182c:	bl	401a50 <mkstemp@plt>
  411830:	mov	w21, w0
  411834:	tbnz	w0, #31, 4118ec <_ZdlPvm@@Base+0x206c>
  411838:	str	wzr, [x20]
  41183c:	mov	w0, w21
  411840:	adrp	x1, 414000 <_ZdlPvm@@Base+0x4780>
  411844:	add	x1, x1, #0xf80
  411848:	bl	401c60 <fdopen@plt>
  41184c:	mov	x21, x0
  411850:	cbz	x0, 411938 <_ZdlPvm@@Base+0x20b8>
  411854:	cbnz	w23, 41187c <_ZdlPvm@@Base+0x1ffc>
  411858:	cbz	x22, 4118b0 <_ZdlPvm@@Base+0x2030>
  41185c:	str	x19, [x22]
  411860:	mov	x0, x21
  411864:	ldp	x19, x20, [sp, #16]
  411868:	ldp	x21, x22, [sp, #32]
  41186c:	ldp	x23, x24, [sp, #48]
  411870:	ldr	x25, [sp, #64]
  411874:	ldp	x29, x30, [sp], #96
  411878:	ret
  41187c:	mov	x0, x19
  411880:	bl	4018d0 <strlen@plt>
  411884:	add	x0, x0, #0x1
  411888:	bl	401850 <_Znam@plt>
  41188c:	mov	x1, x19
  411890:	mov	x20, x0
  411894:	bl	4019d0 <strcpy@plt>
  411898:	mov	x0, #0x10                  	// #16
  41189c:	bl	40f818 <_Znwm@@Base>
  4118a0:	ldr	x1, [x24, #8]
  4118a4:	stp	x20, x1, [x0]
  4118a8:	str	x0, [x24, #8]
  4118ac:	cbnz	x22, 41185c <_ZdlPvm@@Base+0x1fdc>
  4118b0:	mov	x0, x19
  4118b4:	bl	401af0 <_ZdaPv@plt>
  4118b8:	mov	x0, x21
  4118bc:	ldp	x19, x20, [sp, #16]
  4118c0:	ldp	x21, x22, [sp, #32]
  4118c4:	ldp	x23, x24, [sp, #48]
  4118c8:	ldr	x25, [sp, #64]
  4118cc:	ldp	x29, x30, [sp], #96
  4118d0:	ret
  4118d4:	mov	x0, x19
  4118d8:	bl	401850 <_Znam@plt>
  4118dc:	ldr	x1, [x25, #1280]
  4118e0:	mov	x19, x0
  4118e4:	bl	4019d0 <strcpy@plt>
  4118e8:	b	4117f8 <_ZdlPvm@@Base+0x1f78>
  4118ec:	ldr	w0, [x20]
  4118f0:	bl	4019c0 <strerror@plt>
  4118f4:	mov	x1, x0
  4118f8:	add	x0, sp, #0x50
  4118fc:	bl	407548 <feof@plt+0x5898>
  411900:	adrp	x3, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  411904:	add	x3, x3, #0xf98
  411908:	mov	x2, x3
  41190c:	add	x1, sp, #0x50
  411910:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4780>
  411914:	add	x0, x0, #0xf58
  411918:	bl	407a48 <feof@plt+0x5d98>
  41191c:	str	wzr, [x20]
  411920:	mov	w0, w21
  411924:	adrp	x1, 414000 <_ZdlPvm@@Base+0x4780>
  411928:	add	x1, x1, #0xf80
  41192c:	bl	401c60 <fdopen@plt>
  411930:	mov	x21, x0
  411934:	cbnz	x0, 411854 <_ZdlPvm@@Base+0x1fd4>
  411938:	ldr	w0, [x20]
  41193c:	bl	4019c0 <strerror@plt>
  411940:	mov	x1, x0
  411944:	add	x0, sp, #0x50
  411948:	bl	407548 <feof@plt+0x5898>
  41194c:	adrp	x3, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  411950:	add	x3, x3, #0xf98
  411954:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4780>
  411958:	add	x1, sp, #0x50
  41195c:	mov	x2, x3
  411960:	add	x0, x0, #0xf88
  411964:	bl	407a48 <feof@plt+0x5d98>
  411968:	cbz	w23, 411858 <_ZdlPvm@@Base+0x1fd8>
  41196c:	b	41187c <_ZdlPvm@@Base+0x1ffc>
  411970:	ldrb	w1, [x0]
  411974:	cmp	w1, #0x75
  411978:	b.ne	411a00 <_ZdlPvm@@Base+0x2180>  // b.any
  41197c:	add	x0, x0, #0x1
  411980:	adrp	x7, 42c000 <stderr@@GLIBC_2.17+0x1140>
  411984:	adrp	x8, 42c000 <stderr@@GLIBC_2.17+0x1140>
  411988:	adrp	x10, 42c000 <stderr@@GLIBC_2.17+0x1140>
  41198c:	mov	x11, x0
  411990:	add	x7, x7, #0x850
  411994:	add	x8, x8, #0x750
  411998:	add	x10, x10, #0x550
  41199c:	mov	w9, #0x10ffff              	// #1114111
  4119a0:	mov	w12, #0xffff2800            	// #-55296
  4119a4:	mov	w13, #0xffff                	// #65535
  4119a8:	mov	x2, x11
  4119ac:	mov	w3, #0x0                   	// #0
  4119b0:	b	4119d8 <_ZdlPvm@@Base+0x2158>
  4119b4:	add	w3, w6, w3, lsl #4
  4119b8:	cmp	w3, w9
  4119bc:	b.gt	411a00 <_ZdlPvm@@Base+0x2180>
  4119c0:	ldrb	w1, [x2, #1]
  4119c4:	add	x4, x2, #0x1
  4119c8:	cmp	w1, #0x5f
  4119cc:	cbz	w1, 411a08 <_ZdlPvm@@Base+0x2188>
  4119d0:	b.eq	411a08 <_ZdlPvm@@Base+0x2188>  // b.none
  4119d4:	mov	x2, x4
  4119d8:	ldrb	w1, [x2]
  4119dc:	sub	w5, w1, #0x37
  4119e0:	sub	w6, w1, #0x30
  4119e4:	ldrb	w4, [x7, w1, sxtw]
  4119e8:	cbz	w4, 411a00 <_ZdlPvm@@Base+0x2180>
  4119ec:	ldrb	w4, [x8, w1, sxtw]
  4119f0:	cbnz	w4, 4119b4 <_ZdlPvm@@Base+0x2134>
  4119f4:	ldrb	w1, [x10, w1, sxtw]
  4119f8:	add	w3, w5, w3, lsl #4
  4119fc:	cbnz	w1, 4119b8 <_ZdlPvm@@Base+0x2138>
  411a00:	mov	x0, #0x0                   	// #0
  411a04:	ret
  411a08:	add	w5, w3, w12
  411a0c:	cmp	w5, #0x7ff
  411a10:	b.ls	411a00 <_ZdlPvm@@Base+0x2180>  // b.plast
  411a14:	cmp	w3, w13
  411a18:	b.le	411a34 <_ZdlPvm@@Base+0x21b4>
  411a1c:	ldrb	w3, [x11]
  411a20:	cmp	w3, #0x30
  411a24:	b.eq	411a00 <_ZdlPvm@@Base+0x2180>  // b.none
  411a28:	cbz	w1, 411a04 <_ZdlPvm@@Base+0x2184>
  411a2c:	add	x11, x2, #0x2
  411a30:	b	4119a8 <_ZdlPvm@@Base+0x2128>
  411a34:	sub	x4, x4, x11
  411a38:	cmp	x4, #0x4
  411a3c:	b.eq	411a28 <_ZdlPvm@@Base+0x21a8>  // b.none
  411a40:	mov	x0, #0x0                   	// #0
  411a44:	b	411a04 <_ZdlPvm@@Base+0x2184>
  411a48:	stp	x29, x30, [sp, #-48]!
  411a4c:	adrp	x2, 42c000 <stderr@@GLIBC_2.17+0x1140>
  411a50:	mov	x29, sp
  411a54:	ldr	x2, [x2, #1256]
  411a58:	stp	x19, x20, [sp, #16]
  411a5c:	mov	w19, w0
  411a60:	str	x21, [sp, #32]
  411a64:	mov	x20, x1
  411a68:	adrp	x21, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  411a6c:	cbz	x2, 411a80 <_ZdlPvm@@Base+0x2200>
  411a70:	ldr	x0, [x21, #3776]
  411a74:	adrp	x1, 414000 <_ZdlPvm@@Base+0x4780>
  411a78:	add	x1, x1, #0xfa8
  411a7c:	bl	4018e0 <fprintf@plt>
  411a80:	ldr	x0, [x21, #3776]
  411a84:	mov	x3, x20
  411a88:	mov	w2, w19
  411a8c:	adrp	x1, 414000 <_ZdlPvm@@Base+0x4780>
  411a90:	add	x1, x1, #0xfb0
  411a94:	bl	4018e0 <fprintf@plt>
  411a98:	ldr	x0, [x21, #3776]
  411a9c:	bl	401ad0 <fflush@plt>
  411aa0:	bl	401be0 <abort@plt>
  411aa4:	nop
  411aa8:	stp	x29, x30, [sp, #-128]!
  411aac:	adrp	x0, 42c000 <stderr@@GLIBC_2.17+0x1140>
  411ab0:	mov	w1, #0x1                   	// #1
  411ab4:	mov	x29, sp
  411ab8:	stp	x21, x22, [sp, #32]
  411abc:	add	x22, x0, #0x540
  411ac0:	add	x4, x22, #0xa10
  411ac4:	add	x3, x22, #0x10
  411ac8:	add	x6, x22, #0x410
  411acc:	add	x5, x22, #0x610
  411ad0:	stp	x19, x20, [sp, #16]
  411ad4:	mov	w20, w1
  411ad8:	stp	x23, x24, [sp, #48]
  411adc:	add	x24, x22, #0x210
  411ae0:	add	x23, x22, #0x810
  411ae4:	stp	x25, x26, [sp, #64]
  411ae8:	add	x26, x22, #0x510
  411aec:	add	x25, x22, #0x710
  411af0:	stp	x27, x28, [sp, #80]
  411af4:	add	x28, x22, #0x110
  411af8:	add	x27, x22, #0x310
  411afc:	add	x22, x22, #0x910
  411b00:	str	w1, [x0, #1344]
  411b04:	mov	x19, #0x0                   	// #0
  411b08:	tst	w19, #0xffffff80
  411b0c:	mov	w21, w19
  411b10:	b.ne	411c58 <_ZdlPvm@@Base+0x23d8>  // b.any
  411b14:	stp	x4, x3, [sp, #96]
  411b18:	stp	x6, x5, [sp, #112]
  411b1c:	bl	401aa0 <__ctype_b_loc@plt>
  411b20:	lsl	x1, x19, #1
  411b24:	ldr	x2, [x0]
  411b28:	ldp	x4, x3, [sp, #96]
  411b2c:	ldrh	w2, [x2, x1]
  411b30:	ldp	x6, x5, [sp, #112]
  411b34:	tbz	w2, #10, 411c88 <_ZdlPvm@@Base+0x2408>
  411b38:	strb	w20, [x19, x4]
  411b3c:	ldr	x2, [x0]
  411b40:	ldrh	w2, [x2, x1]
  411b44:	tbnz	w2, #8, 411c98 <_ZdlPvm@@Base+0x2418>
  411b48:	strb	wzr, [x19, x3]
  411b4c:	ldr	x2, [x0]
  411b50:	ldrh	w2, [x2, x1]
  411b54:	tbnz	w2, #9, 411ca8 <_ZdlPvm@@Base+0x2428>
  411b58:	strb	wzr, [x19, x28]
  411b5c:	sub	w21, w21, #0x30
  411b60:	mov	w2, #0x0                   	// #0
  411b64:	cmp	w21, #0xa
  411b68:	csel	w2, w20, w2, cc  // cc = lo, ul, last
  411b6c:	strb	w2, [x19, x24]
  411b70:	ldr	x2, [x0]
  411b74:	ldrh	w2, [x2, x1]
  411b78:	tbnz	w2, #12, 411c40 <_ZdlPvm@@Base+0x23c0>
  411b7c:	strb	wzr, [x19, x27]
  411b80:	ldr	x2, [x0]
  411b84:	ldrh	w2, [x2, x1]
  411b88:	tbnz	w2, #13, 411c50 <_ZdlPvm@@Base+0x23d0>
  411b8c:	strb	wzr, [x19, x6]
  411b90:	ldr	x2, [x0]
  411b94:	ldrh	w2, [x2, x1]
  411b98:	tbnz	w2, #2, 411c08 <_ZdlPvm@@Base+0x2388>
  411b9c:	strb	wzr, [x19, x26]
  411ba0:	ldr	x2, [x0]
  411ba4:	ldrh	w2, [x2, x1]
  411ba8:	tbnz	w2, #3, 411c18 <_ZdlPvm@@Base+0x2398>
  411bac:	strb	wzr, [x19, x5]
  411bb0:	ldr	x2, [x0]
  411bb4:	ldrh	w2, [x2, x1]
  411bb8:	tbnz	w2, #14, 411c28 <_ZdlPvm@@Base+0x23a8>
  411bbc:	strb	wzr, [x19, x25]
  411bc0:	ldr	x2, [x0]
  411bc4:	ldrsh	w2, [x2, x1]
  411bc8:	tbnz	w2, #31, 411c38 <_ZdlPvm@@Base+0x23b8>
  411bcc:	strb	wzr, [x19, x23]
  411bd0:	ldr	x0, [x0]
  411bd4:	ldrh	w0, [x0, x1]
  411bd8:	ubfx	x0, x0, #1, #1
  411bdc:	strb	w0, [x19, x22]
  411be0:	add	x19, x19, #0x1
  411be4:	cmp	x19, #0x100
  411be8:	b.ne	411b08 <_ZdlPvm@@Base+0x2288>  // b.any
  411bec:	ldp	x19, x20, [sp, #16]
  411bf0:	ldp	x21, x22, [sp, #32]
  411bf4:	ldp	x23, x24, [sp, #48]
  411bf8:	ldp	x25, x26, [sp, #64]
  411bfc:	ldp	x27, x28, [sp, #80]
  411c00:	ldp	x29, x30, [sp], #128
  411c04:	ret
  411c08:	strb	w20, [x19, x26]
  411c0c:	ldr	x2, [x0]
  411c10:	ldrh	w2, [x2, x1]
  411c14:	tbz	w2, #3, 411bac <_ZdlPvm@@Base+0x232c>
  411c18:	strb	w20, [x19, x5]
  411c1c:	ldr	x2, [x0]
  411c20:	ldrh	w2, [x2, x1]
  411c24:	tbz	w2, #14, 411bbc <_ZdlPvm@@Base+0x233c>
  411c28:	strb	w20, [x19, x25]
  411c2c:	ldr	x2, [x0]
  411c30:	ldrsh	w2, [x2, x1]
  411c34:	tbz	w2, #31, 411bcc <_ZdlPvm@@Base+0x234c>
  411c38:	strb	w20, [x19, x23]
  411c3c:	b	411bd0 <_ZdlPvm@@Base+0x2350>
  411c40:	strb	w20, [x19, x27]
  411c44:	ldr	x2, [x0]
  411c48:	ldrh	w2, [x2, x1]
  411c4c:	tbz	w2, #13, 411b8c <_ZdlPvm@@Base+0x230c>
  411c50:	strb	w20, [x19, x6]
  411c54:	b	411b90 <_ZdlPvm@@Base+0x2310>
  411c58:	mov	w0, #0x0                   	// #0
  411c5c:	strb	wzr, [x19, x4]
  411c60:	strb	wzr, [x19, x3]
  411c64:	strb	wzr, [x19, x28]
  411c68:	strb	wzr, [x19, x24]
  411c6c:	strb	wzr, [x19, x27]
  411c70:	strb	wzr, [x19, x6]
  411c74:	strb	wzr, [x19, x26]
  411c78:	strb	wzr, [x19, x5]
  411c7c:	strb	wzr, [x19, x25]
  411c80:	strb	wzr, [x19, x23]
  411c84:	b	411bdc <_ZdlPvm@@Base+0x235c>
  411c88:	strb	wzr, [x19, x4]
  411c8c:	ldr	x2, [x0]
  411c90:	ldrh	w2, [x2, x1]
  411c94:	tbz	w2, #8, 411b48 <_ZdlPvm@@Base+0x22c8>
  411c98:	strb	w20, [x19, x3]
  411c9c:	ldr	x2, [x0]
  411ca0:	ldrh	w2, [x2, x1]
  411ca4:	tbz	w2, #9, 411b58 <_ZdlPvm@@Base+0x22d8>
  411ca8:	strb	w20, [x19, x28]
  411cac:	b	411b5c <_ZdlPvm@@Base+0x22dc>
  411cb0:	mov	x2, #0x100                 	// #256
  411cb4:	mov	w1, #0x0                   	// #0
  411cb8:	b	401960 <memset@plt>
  411cbc:	nop
  411cc0:	mov	x2, #0x100                 	// #256
  411cc4:	mov	w1, #0x0                   	// #0
  411cc8:	b	401960 <memset@plt>
  411ccc:	nop
  411cd0:	stp	x29, x30, [sp, #-32]!
  411cd4:	mov	x2, #0x100                 	// #256
  411cd8:	mov	x29, sp
  411cdc:	stp	x19, x20, [sp, #16]
  411ce0:	mov	x19, x1
  411ce4:	mov	x20, x0
  411ce8:	mov	w1, #0x0                   	// #0
  411cec:	bl	401960 <memset@plt>
  411cf0:	ldrb	w2, [x19]
  411cf4:	cbz	w2, 411d0c <_ZdlPvm@@Base+0x248c>
  411cf8:	mov	w0, #0x1                   	// #1
  411cfc:	nop
  411d00:	strb	w0, [x20, w2, sxtw]
  411d04:	ldrb	w2, [x19, #1]!
  411d08:	cbnz	w2, 411d00 <_ZdlPvm@@Base+0x2480>
  411d0c:	ldp	x19, x20, [sp, #16]
  411d10:	ldp	x29, x30, [sp], #32
  411d14:	ret
  411d18:	stp	x29, x30, [sp, #-32]!
  411d1c:	mov	x2, #0x100                 	// #256
  411d20:	mov	x29, sp
  411d24:	stp	x19, x20, [sp, #16]
  411d28:	mov	x19, x1
  411d2c:	mov	x20, x0
  411d30:	mov	w1, #0x0                   	// #0
  411d34:	bl	401960 <memset@plt>
  411d38:	ldrb	w2, [x19]
  411d3c:	cbz	w2, 411d54 <_ZdlPvm@@Base+0x24d4>
  411d40:	mov	w0, #0x1                   	// #1
  411d44:	nop
  411d48:	strb	w0, [x20, w2, sxtw]
  411d4c:	ldrb	w2, [x19, #1]!
  411d50:	cbnz	w2, 411d48 <_ZdlPvm@@Base+0x24c8>
  411d54:	ldp	x19, x20, [sp, #16]
  411d58:	ldp	x29, x30, [sp], #32
  411d5c:	ret
  411d60:	ret
  411d64:	nop
  411d68:	mov	x2, #0x0                   	// #0
  411d6c:	mov	w4, #0x1                   	// #1
  411d70:	ldrb	w3, [x1, x2]
  411d74:	cbz	w3, 411d7c <_ZdlPvm@@Base+0x24fc>
  411d78:	strb	w4, [x0, x2]
  411d7c:	add	x2, x2, #0x1
  411d80:	cmp	x2, #0x100
  411d84:	b.ne	411d70 <_ZdlPvm@@Base+0x24f0>  // b.any
  411d88:	ret
  411d8c:	nop
  411d90:	adrp	x0, 42c000 <stderr@@GLIBC_2.17+0x1140>
  411d94:	ldr	w0, [x0, #1344]
  411d98:	cbnz	w0, 411da0 <_ZdlPvm@@Base+0x2520>
  411d9c:	b	411aa8 <_ZdlPvm@@Base+0x2228>
  411da0:	ret
  411da4:	nop
  411da8:	mov	w1, #0x3                   	// #3
  411dac:	b	401ae0 <pathconf@plt>
  411db0:	stp	x29, x30, [sp, #-64]!
  411db4:	mov	x29, sp
  411db8:	stp	x19, x20, [sp, #16]
  411dbc:	adrp	x20, 428000 <_ZdlPvm@@Base+0x18780>
  411dc0:	add	x20, x20, #0xd68
  411dc4:	stp	x21, x22, [sp, #32]
  411dc8:	adrp	x21, 428000 <_ZdlPvm@@Base+0x18780>
  411dcc:	add	x21, x21, #0xd08
  411dd0:	sub	x20, x20, x21
  411dd4:	mov	w22, w0
  411dd8:	stp	x23, x24, [sp, #48]
  411ddc:	mov	x23, x1
  411de0:	mov	x24, x2
  411de4:	bl	401818 <_Znam@plt-0x38>
  411de8:	cmp	xzr, x20, asr #3
  411dec:	b.eq	411e18 <_ZdlPvm@@Base+0x2598>  // b.none
  411df0:	asr	x20, x20, #3
  411df4:	mov	x19, #0x0                   	// #0
  411df8:	ldr	x3, [x21, x19, lsl #3]
  411dfc:	mov	x2, x24
  411e00:	add	x19, x19, #0x1
  411e04:	mov	x1, x23
  411e08:	mov	w0, w22
  411e0c:	blr	x3
  411e10:	cmp	x20, x19
  411e14:	b.ne	411df8 <_ZdlPvm@@Base+0x2578>  // b.any
  411e18:	ldp	x19, x20, [sp, #16]
  411e1c:	ldp	x21, x22, [sp, #32]
  411e20:	ldp	x23, x24, [sp, #48]
  411e24:	ldp	x29, x30, [sp], #64
  411e28:	ret
  411e2c:	nop
  411e30:	ret

Disassembly of section .fini:

0000000000411e34 <.fini>:
  411e34:	stp	x29, x30, [sp, #-16]!
  411e38:	mov	x29, sp
  411e3c:	ldp	x29, x30, [sp], #16
  411e40:	ret
