lib_name: bag240
cell_name: opamp_folded_cascode
pins: [ "vss", "vdd", "cmfb", "vin", "vip", "von", "vop", "vref", "VBPCAS", "VBNCAS", "VBN" ]
instances:
  NMSF1R:
    lib_name: BAG_prim
    cell_name: nmos4_svt
    instpins:
      D:
        direction: inputOutput
        net_name: "vdd"
        num_bits: 1
      B:
        direction: inputOutput
        net_name: "vss"
        num_bits: 1
      G:
        direction: inputOutput
        net_name: "net034"
        num_bits: 1
      S:
        direction: inputOutput
        net_name: "von"
        num_bits: 1
  NMSF1L:
    lib_name: BAG_prim
    cell_name: nmos4_svt
    instpins:
      D:
        direction: inputOutput
        net_name: "vdd"
        num_bits: 1
      B:
        direction: inputOutput
        net_name: "vss"
        num_bits: 1
      G:
        direction: inputOutput
        net_name: "net042"
        num_bits: 1
      S:
        direction: inputOutput
        net_name: "vop"
        num_bits: 1
  NMSF0R:
    lib_name: BAG_prim
    cell_name: nmos4_svt
    instpins:
      D:
        direction: inputOutput
        net_name: "von"
        num_bits: 1
      B:
        direction: inputOutput
        net_name: "vss"
        num_bits: 1
      G:
        direction: inputOutput
        net_name: "VBN"
        num_bits: 1
      S:
        direction: inputOutput
        net_name: "vss"
        num_bits: 1
  NMSF0L:
    lib_name: BAG_prim
    cell_name: nmos4_svt
    instpins:
      D:
        direction: inputOutput
        net_name: "vop"
        num_bits: 1
      B:
        direction: inputOutput
        net_name: "vss"
        num_bits: 1
      G:
        direction: inputOutput
        net_name: "VBN"
        num_bits: 1
      S:
        direction: inputOutput
        net_name: "vss"
        num_bits: 1
  NM1R:
    lib_name: BAG_prim
    cell_name: nmos4_svt
    instpins:
      D:
        direction: inputOutput
        net_name: "net034"
        num_bits: 1
      B:
        direction: inputOutput
        net_name: "vss"
        num_bits: 1
      G:
        direction: inputOutput
        net_name: "VBNCAS"
        num_bits: 1
      S:
        direction: inputOutput
        net_name: "net81"
        num_bits: 1
  NM0R:
    lib_name: BAG_prim
    cell_name: nmos4_svt
    instpins:
      D:
        direction: inputOutput
        net_name: "net81"
        num_bits: 1
      B:
        direction: inputOutput
        net_name: "vss"
        num_bits: 1
      G:
        direction: inputOutput
        net_name: "VBN"
        num_bits: 1
      S:
        direction: inputOutput
        net_name: "vss"
        num_bits: 1
  NM1L:
    lib_name: BAG_prim
    cell_name: nmos4_svt
    instpins:
      D:
        direction: inputOutput
        net_name: "net042"
        num_bits: 1
      B:
        direction: inputOutput
        net_name: "vss"
        num_bits: 1
      G:
        direction: inputOutput
        net_name: "VBNCAS"
        num_bits: 1
      S:
        direction: inputOutput
        net_name: "net82"
        num_bits: 1
  NM0L:
    lib_name: BAG_prim
    cell_name: nmos4_svt
    instpins:
      D:
        direction: inputOutput
        net_name: "net82"
        num_bits: 1
      B:
        direction: inputOutput
        net_name: "vss"
        num_bits: 1
      G:
        direction: inputOutput
        net_name: "VBN"
        num_bits: 1
      S:
        direction: inputOutput
        net_name: "vss"
        num_bits: 1
  PIN5:
    lib_name: basic
    cell_name: iopin
    instpins: {}
  PIN0:
    lib_name: basic
    cell_name: iopin
    instpins: {}
  PIN1:
    lib_name: basic
    cell_name: iopin
    instpins: {}
  PIN10:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN4:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN9:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN2:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN3:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN6:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN8:
    lib_name: basic
    cell_name: opin
    instpins: {}
  PIN7:
    lib_name: basic
    cell_name: opin
    instpins: {}
  PMCM:
    lib_name: BAG_prim
    cell_name: pmos4_svt
    instpins:
      S:
        direction: inputOutput
        net_name: "vdd"
        num_bits: 1
      D:
        direction: inputOutput
        net_name: "net75"
        num_bits: 1
      B:
        direction: inputOutput
        net_name: "vdd"
        num_bits: 1
      G:
        direction: inputOutput
        net_name: "vref"
        num_bits: 1
  PMINP:
    lib_name: BAG_prim
    cell_name: pmos4_svt
    instpins:
      D:
        direction: inputOutput
        net_name: "net81"
        num_bits: 1
      B:
        direction: inputOutput
        net_name: "net75"
        num_bits: 1
      G:
        direction: inputOutput
        net_name: "vip"
        num_bits: 1
      S:
        direction: inputOutput
        net_name: "net75"
        num_bits: 1
  PMINN:
    lib_name: BAG_prim
    cell_name: pmos4_svt
    instpins:
      D:
        direction: inputOutput
        net_name: "net82"
        num_bits: 1
      B:
        direction: inputOutput
        net_name: "net75"
        num_bits: 1
      G:
        direction: inputOutput
        net_name: "vin"
        num_bits: 1
      S:
        direction: inputOutput
        net_name: "net75"
        num_bits: 1
  PM1L:
    lib_name: BAG_prim
    cell_name: pmos4_svt
    instpins:
      D:
        direction: inputOutput
        net_name: "net042"
        num_bits: 1
      B:
        direction: inputOutput
        net_name: "net84"
        num_bits: 1
      G:
        direction: inputOutput
        net_name: "VBPCAS"
        num_bits: 1
      S:
        direction: inputOutput
        net_name: "net84"
        num_bits: 1
  PM1R:
    lib_name: BAG_prim
    cell_name: pmos4_svt
    instpins:
      D:
        direction: inputOutput
        net_name: "net034"
        num_bits: 1
      B:
        direction: inputOutput
        net_name: "net85"
        num_bits: 1
      G:
        direction: inputOutput
        net_name: "VBPCAS"
        num_bits: 1
      S:
        direction: inputOutput
        net_name: "net85"
        num_bits: 1
  PM0R:
    lib_name: BAG_prim
    cell_name: pmos4_svt
    instpins:
      D:
        direction: inputOutput
        net_name: "net85"
        num_bits: 1
      B:
        direction: inputOutput
        net_name: "vdd"
        num_bits: 1
      G:
        direction: inputOutput
        net_name: "cmfb"
        num_bits: 1
      S:
        direction: inputOutput
        net_name: "vdd"
        num_bits: 1
  PM0L:
    lib_name: BAG_prim
    cell_name: pmos4_svt
    instpins:
      D:
        direction: inputOutput
        net_name: "net84"
        num_bits: 1
      B:
        direction: inputOutput
        net_name: "vdd"
        num_bits: 1
      G:
        direction: inputOutput
        net_name: "cmfb"
        num_bits: 1
      S:
        direction: inputOutput
        net_name: "vdd"
        num_bits: 1
  C0:
    lib_name: analogLib
    cell_name: cap
    instpins:
      MINUS:
        direction: inputOutput
        net_name: "vop"
        num_bits: 1
      PLUS:
        direction: inputOutput
        net_name: "net042"
        num_bits: 1
  C1:
    lib_name: analogLib
    cell_name: cap
    instpins:
      MINUS:
        direction: inputOutput
        net_name: "von"
        num_bits: 1
      PLUS:
        direction: inputOutput
        net_name: "net034"
        num_bits: 1
