// Seed: 3683838041
module module_0 ();
  assign module_1.type_6 = 0;
endmodule
macromodule module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  tri  id_6;
  wire id_7;
  assign id_2 = id_7;
  module_0 modCall_1 ();
  assign id_6 = 1;
endmodule
module module_2 (
    output wand id_0,
    input  wor  id_1,
    output tri0 id_2
);
  logic [7:0] id_4, id_5, id_6, id_7, id_8, id_9, id_10;
  assign id_9[1] = id_9;
  wire id_11;
  module_0 modCall_1 ();
endmodule
