Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Sun Dec 25 14:21:41 2016
| Host         : EALAB01 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file MorseCode_timing_summary_routed.rpt -rpx MorseCode_timing_summary_routed.rpx
| Design       : MorseCode
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 6 register/latch pins with no clock driven by root clock pin: buta/clean_reg/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: butb/clean_reg/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: butc/clean_reg/C (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: deneme/FSM_sequential_state_reg[0]/C (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: deneme/FSM_sequential_state_reg[1]/C (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: deneme/FSM_sequential_state_reg[2]/C (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: deneme/FSM_sequential_state_reg[3]/C (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: deneme/FSM_sequential_state_reg[4]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: deneme/harf_reg[0]/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: deneme/harf_reg[1]/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: deneme/harf_reg[2]/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: deneme/harf_reg[3]/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: deneme/harf_reg[4]/G (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: deneme/o_reg/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: hc_reg[0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: hc_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: hc_reg[2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: hc_reg[3]/C (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: hc_reg[4]/C (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: hc_reg[5]/C (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: hc_reg[6]/C (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: hc_reg[7]/C (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: hc_reg[8]/C (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: hc_reg[9]/C (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: i_reg[0]/C (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: i_reg[1]/C (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: i_reg[2]/C (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: i_reg[3]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: newClk/clk_out_reg/C (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: pxclk_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sentence_reg[0][0]/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sentence_reg[0][1]/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sentence_reg[0][2]/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sentence_reg[0][3]/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sentence_reg[0][4]/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sentence_reg[10][0]/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sentence_reg[10][1]/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sentence_reg[10][2]/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sentence_reg[10][3]/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sentence_reg[10][4]/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sentence_reg[1][0]/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sentence_reg[1][1]/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sentence_reg[1][2]/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sentence_reg[1][3]/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sentence_reg[1][4]/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sentence_reg[2][0]/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sentence_reg[2][1]/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sentence_reg[2][2]/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sentence_reg[2][3]/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sentence_reg[2][4]/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sentence_reg[3][0]/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sentence_reg[3][1]/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sentence_reg[3][2]/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sentence_reg[3][3]/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sentence_reg[3][4]/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sentence_reg[4][0]/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sentence_reg[4][1]/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sentence_reg[4][2]/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sentence_reg[4][3]/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sentence_reg[4][4]/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sentence_reg[5][0]/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sentence_reg[5][1]/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sentence_reg[5][2]/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sentence_reg[5][3]/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sentence_reg[5][4]/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sentence_reg[6][0]/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sentence_reg[6][1]/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sentence_reg[6][2]/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sentence_reg[6][3]/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sentence_reg[6][4]/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sentence_reg[7][0]/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sentence_reg[7][1]/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sentence_reg[7][2]/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sentence_reg[7][3]/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sentence_reg[7][4]/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sentence_reg[8][0]/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sentence_reg[8][1]/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sentence_reg[8][2]/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sentence_reg[8][3]/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sentence_reg[8][4]/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sentence_reg[9][0]/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sentence_reg[9][1]/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sentence_reg[9][2]/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sentence_reg[9][3]/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sentence_reg[9][4]/G (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: vc_reg[0]/C (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: vc_reg[1]/C (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: vc_reg[2]/C (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: vc_reg[3]/C (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: vc_reg[4]/C (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: vc_reg[5]/C (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: vc_reg[6]/C (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: vc_reg[7]/C (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: vc_reg[8]/C (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: vc_reg[9]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.169        0.000                      0                  241        0.097        0.000                      0                  241        4.500        0.000                       0                    99  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.169        0.000                      0                  241        0.097        0.000                      0                  241        4.500        0.000                       0                    99  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.169ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.169ns  (required time - arrival time)
  Source:                 newClk/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            newClk/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.178ns  (logic 1.472ns (35.235%)  route 2.706ns (64.765%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.630     5.151    newClk/clk_IBUF_BUFG
    SLICE_X4Y35          FDRE                                         r  newClk/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDRE (Prop_fdre_C_Q)         0.456     5.607 f  newClk/count_reg[3]/Q
                         net (fo=3, routed)           1.424     7.032    newClk/count_reg[3]
    SLICE_X5Y40          LUT3 (Prop_lut3_I2_O)        0.124     7.156 r  newClk/count[0]_i_18/O
                         net (fo=1, routed)           0.000     7.156    newClk/count[0]_i_18_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.706 r  newClk/count_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.706    newClk/count_reg[0]_i_11_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.820 r  newClk/count_reg[0]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000     7.820    newClk/count_reg[0]_i_3__2_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.048 r  newClk/count_reg[0]_i_1/CO[2]
                         net (fo=32, routed)          1.281     9.329    newClk/clear
    SLICE_X4Y35          FDRE                                         r  newClk/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.512    14.853    newClk/clk_IBUF_BUFG
    SLICE_X4Y35          FDRE                                         r  newClk/count_reg[0]/C
                         clock pessimism              0.298    15.151    
                         clock uncertainty           -0.035    15.116    
    SLICE_X4Y35          FDRE (Setup_fdre_C_R)       -0.618    14.498    newClk/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.498    
                         arrival time                          -9.329    
  -------------------------------------------------------------------
                         slack                                  5.169    

Slack (MET) :             5.169ns  (required time - arrival time)
  Source:                 newClk/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            newClk/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.178ns  (logic 1.472ns (35.235%)  route 2.706ns (64.765%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.630     5.151    newClk/clk_IBUF_BUFG
    SLICE_X4Y35          FDRE                                         r  newClk/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDRE (Prop_fdre_C_Q)         0.456     5.607 f  newClk/count_reg[3]/Q
                         net (fo=3, routed)           1.424     7.032    newClk/count_reg[3]
    SLICE_X5Y40          LUT3 (Prop_lut3_I2_O)        0.124     7.156 r  newClk/count[0]_i_18/O
                         net (fo=1, routed)           0.000     7.156    newClk/count[0]_i_18_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.706 r  newClk/count_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.706    newClk/count_reg[0]_i_11_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.820 r  newClk/count_reg[0]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000     7.820    newClk/count_reg[0]_i_3__2_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.048 r  newClk/count_reg[0]_i_1/CO[2]
                         net (fo=32, routed)          1.281     9.329    newClk/clear
    SLICE_X4Y35          FDRE                                         r  newClk/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.512    14.853    newClk/clk_IBUF_BUFG
    SLICE_X4Y35          FDRE                                         r  newClk/count_reg[1]/C
                         clock pessimism              0.298    15.151    
                         clock uncertainty           -0.035    15.116    
    SLICE_X4Y35          FDRE (Setup_fdre_C_R)       -0.618    14.498    newClk/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.498    
                         arrival time                          -9.329    
  -------------------------------------------------------------------
                         slack                                  5.169    

Slack (MET) :             5.169ns  (required time - arrival time)
  Source:                 newClk/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            newClk/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.178ns  (logic 1.472ns (35.235%)  route 2.706ns (64.765%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.630     5.151    newClk/clk_IBUF_BUFG
    SLICE_X4Y35          FDRE                                         r  newClk/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDRE (Prop_fdre_C_Q)         0.456     5.607 f  newClk/count_reg[3]/Q
                         net (fo=3, routed)           1.424     7.032    newClk/count_reg[3]
    SLICE_X5Y40          LUT3 (Prop_lut3_I2_O)        0.124     7.156 r  newClk/count[0]_i_18/O
                         net (fo=1, routed)           0.000     7.156    newClk/count[0]_i_18_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.706 r  newClk/count_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.706    newClk/count_reg[0]_i_11_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.820 r  newClk/count_reg[0]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000     7.820    newClk/count_reg[0]_i_3__2_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.048 r  newClk/count_reg[0]_i_1/CO[2]
                         net (fo=32, routed)          1.281     9.329    newClk/clear
    SLICE_X4Y35          FDRE                                         r  newClk/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.512    14.853    newClk/clk_IBUF_BUFG
    SLICE_X4Y35          FDRE                                         r  newClk/count_reg[2]/C
                         clock pessimism              0.298    15.151    
                         clock uncertainty           -0.035    15.116    
    SLICE_X4Y35          FDRE (Setup_fdre_C_R)       -0.618    14.498    newClk/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.498    
                         arrival time                          -9.329    
  -------------------------------------------------------------------
                         slack                                  5.169    

Slack (MET) :             5.169ns  (required time - arrival time)
  Source:                 newClk/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            newClk/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.178ns  (logic 1.472ns (35.235%)  route 2.706ns (64.765%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.630     5.151    newClk/clk_IBUF_BUFG
    SLICE_X4Y35          FDRE                                         r  newClk/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDRE (Prop_fdre_C_Q)         0.456     5.607 f  newClk/count_reg[3]/Q
                         net (fo=3, routed)           1.424     7.032    newClk/count_reg[3]
    SLICE_X5Y40          LUT3 (Prop_lut3_I2_O)        0.124     7.156 r  newClk/count[0]_i_18/O
                         net (fo=1, routed)           0.000     7.156    newClk/count[0]_i_18_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.706 r  newClk/count_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.706    newClk/count_reg[0]_i_11_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.820 r  newClk/count_reg[0]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000     7.820    newClk/count_reg[0]_i_3__2_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.048 r  newClk/count_reg[0]_i_1/CO[2]
                         net (fo=32, routed)          1.281     9.329    newClk/clear
    SLICE_X4Y35          FDRE                                         r  newClk/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.512    14.853    newClk/clk_IBUF_BUFG
    SLICE_X4Y35          FDRE                                         r  newClk/count_reg[3]/C
                         clock pessimism              0.298    15.151    
                         clock uncertainty           -0.035    15.116    
    SLICE_X4Y35          FDRE (Setup_fdre_C_R)       -0.618    14.498    newClk/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.498    
                         arrival time                          -9.329    
  -------------------------------------------------------------------
                         slack                                  5.169    

Slack (MET) :             5.285ns  (required time - arrival time)
  Source:                 newClk/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            newClk/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.037ns  (logic 1.472ns (36.464%)  route 2.565ns (63.536%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.630     5.151    newClk/clk_IBUF_BUFG
    SLICE_X4Y35          FDRE                                         r  newClk/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDRE (Prop_fdre_C_Q)         0.456     5.607 f  newClk/count_reg[3]/Q
                         net (fo=3, routed)           1.424     7.032    newClk/count_reg[3]
    SLICE_X5Y40          LUT3 (Prop_lut3_I2_O)        0.124     7.156 r  newClk/count[0]_i_18/O
                         net (fo=1, routed)           0.000     7.156    newClk/count[0]_i_18_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.706 r  newClk/count_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.706    newClk/count_reg[0]_i_11_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.820 r  newClk/count_reg[0]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000     7.820    newClk/count_reg[0]_i_3__2_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.048 r  newClk/count_reg[0]_i_1/CO[2]
                         net (fo=32, routed)          1.141     9.188    newClk/clear
    SLICE_X4Y36          FDRE                                         r  newClk/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.512    14.853    newClk/clk_IBUF_BUFG
    SLICE_X4Y36          FDRE                                         r  newClk/count_reg[4]/C
                         clock pessimism              0.273    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X4Y36          FDRE (Setup_fdre_C_R)       -0.618    14.473    newClk/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.473    
                         arrival time                          -9.188    
  -------------------------------------------------------------------
                         slack                                  5.285    

Slack (MET) :             5.285ns  (required time - arrival time)
  Source:                 newClk/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            newClk/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.037ns  (logic 1.472ns (36.464%)  route 2.565ns (63.536%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.630     5.151    newClk/clk_IBUF_BUFG
    SLICE_X4Y35          FDRE                                         r  newClk/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDRE (Prop_fdre_C_Q)         0.456     5.607 f  newClk/count_reg[3]/Q
                         net (fo=3, routed)           1.424     7.032    newClk/count_reg[3]
    SLICE_X5Y40          LUT3 (Prop_lut3_I2_O)        0.124     7.156 r  newClk/count[0]_i_18/O
                         net (fo=1, routed)           0.000     7.156    newClk/count[0]_i_18_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.706 r  newClk/count_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.706    newClk/count_reg[0]_i_11_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.820 r  newClk/count_reg[0]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000     7.820    newClk/count_reg[0]_i_3__2_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.048 r  newClk/count_reg[0]_i_1/CO[2]
                         net (fo=32, routed)          1.141     9.188    newClk/clear
    SLICE_X4Y36          FDRE                                         r  newClk/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.512    14.853    newClk/clk_IBUF_BUFG
    SLICE_X4Y36          FDRE                                         r  newClk/count_reg[5]/C
                         clock pessimism              0.273    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X4Y36          FDRE (Setup_fdre_C_R)       -0.618    14.473    newClk/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.473    
                         arrival time                          -9.188    
  -------------------------------------------------------------------
                         slack                                  5.285    

Slack (MET) :             5.285ns  (required time - arrival time)
  Source:                 newClk/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            newClk/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.037ns  (logic 1.472ns (36.464%)  route 2.565ns (63.536%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.630     5.151    newClk/clk_IBUF_BUFG
    SLICE_X4Y35          FDRE                                         r  newClk/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDRE (Prop_fdre_C_Q)         0.456     5.607 f  newClk/count_reg[3]/Q
                         net (fo=3, routed)           1.424     7.032    newClk/count_reg[3]
    SLICE_X5Y40          LUT3 (Prop_lut3_I2_O)        0.124     7.156 r  newClk/count[0]_i_18/O
                         net (fo=1, routed)           0.000     7.156    newClk/count[0]_i_18_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.706 r  newClk/count_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.706    newClk/count_reg[0]_i_11_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.820 r  newClk/count_reg[0]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000     7.820    newClk/count_reg[0]_i_3__2_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.048 r  newClk/count_reg[0]_i_1/CO[2]
                         net (fo=32, routed)          1.141     9.188    newClk/clear
    SLICE_X4Y36          FDRE                                         r  newClk/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.512    14.853    newClk/clk_IBUF_BUFG
    SLICE_X4Y36          FDRE                                         r  newClk/count_reg[6]/C
                         clock pessimism              0.273    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X4Y36          FDRE (Setup_fdre_C_R)       -0.618    14.473    newClk/count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.473    
                         arrival time                          -9.188    
  -------------------------------------------------------------------
                         slack                                  5.285    

Slack (MET) :             5.285ns  (required time - arrival time)
  Source:                 newClk/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            newClk/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.037ns  (logic 1.472ns (36.464%)  route 2.565ns (63.536%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.630     5.151    newClk/clk_IBUF_BUFG
    SLICE_X4Y35          FDRE                                         r  newClk/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDRE (Prop_fdre_C_Q)         0.456     5.607 f  newClk/count_reg[3]/Q
                         net (fo=3, routed)           1.424     7.032    newClk/count_reg[3]
    SLICE_X5Y40          LUT3 (Prop_lut3_I2_O)        0.124     7.156 r  newClk/count[0]_i_18/O
                         net (fo=1, routed)           0.000     7.156    newClk/count[0]_i_18_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.706 r  newClk/count_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.706    newClk/count_reg[0]_i_11_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.820 r  newClk/count_reg[0]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000     7.820    newClk/count_reg[0]_i_3__2_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.048 r  newClk/count_reg[0]_i_1/CO[2]
                         net (fo=32, routed)          1.141     9.188    newClk/clear
    SLICE_X4Y36          FDRE                                         r  newClk/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.512    14.853    newClk/clk_IBUF_BUFG
    SLICE_X4Y36          FDRE                                         r  newClk/count_reg[7]/C
                         clock pessimism              0.273    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X4Y36          FDRE (Setup_fdre_C_R)       -0.618    14.473    newClk/count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.473    
                         arrival time                          -9.188    
  -------------------------------------------------------------------
                         slack                                  5.285    

Slack (MET) :             5.437ns  (required time - arrival time)
  Source:                 newClk/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            newClk/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.886ns  (logic 1.472ns (37.879%)  route 2.414ns (62.121%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.630     5.151    newClk/clk_IBUF_BUFG
    SLICE_X4Y35          FDRE                                         r  newClk/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDRE (Prop_fdre_C_Q)         0.456     5.607 f  newClk/count_reg[3]/Q
                         net (fo=3, routed)           1.424     7.032    newClk/count_reg[3]
    SLICE_X5Y40          LUT3 (Prop_lut3_I2_O)        0.124     7.156 r  newClk/count[0]_i_18/O
                         net (fo=1, routed)           0.000     7.156    newClk/count[0]_i_18_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.706 r  newClk/count_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.706    newClk/count_reg[0]_i_11_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.820 r  newClk/count_reg[0]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000     7.820    newClk/count_reg[0]_i_3__2_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.048 r  newClk/count_reg[0]_i_1/CO[2]
                         net (fo=32, routed)          0.990     9.037    newClk/clear
    SLICE_X4Y37          FDRE                                         r  newClk/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.513    14.854    newClk/clk_IBUF_BUFG
    SLICE_X4Y37          FDRE                                         r  newClk/count_reg[10]/C
                         clock pessimism              0.273    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X4Y37          FDRE (Setup_fdre_C_R)       -0.618    14.474    newClk/count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.474    
                         arrival time                          -9.037    
  -------------------------------------------------------------------
                         slack                                  5.437    

Slack (MET) :             5.437ns  (required time - arrival time)
  Source:                 newClk/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            newClk/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.886ns  (logic 1.472ns (37.879%)  route 2.414ns (62.121%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.630     5.151    newClk/clk_IBUF_BUFG
    SLICE_X4Y35          FDRE                                         r  newClk/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDRE (Prop_fdre_C_Q)         0.456     5.607 f  newClk/count_reg[3]/Q
                         net (fo=3, routed)           1.424     7.032    newClk/count_reg[3]
    SLICE_X5Y40          LUT3 (Prop_lut3_I2_O)        0.124     7.156 r  newClk/count[0]_i_18/O
                         net (fo=1, routed)           0.000     7.156    newClk/count[0]_i_18_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.706 r  newClk/count_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.706    newClk/count_reg[0]_i_11_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.820 r  newClk/count_reg[0]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000     7.820    newClk/count_reg[0]_i_3__2_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.048 r  newClk/count_reg[0]_i_1/CO[2]
                         net (fo=32, routed)          0.990     9.037    newClk/clear
    SLICE_X4Y37          FDRE                                         r  newClk/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.513    14.854    newClk/clk_IBUF_BUFG
    SLICE_X4Y37          FDRE                                         r  newClk/count_reg[11]/C
                         clock pessimism              0.273    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X4Y37          FDRE (Setup_fdre_C_R)       -0.618    14.474    newClk/count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.474    
                         arrival time                          -9.037    
  -------------------------------------------------------------------
                         slack                                  5.437    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 butb/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            butb/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.560%)  route 0.127ns (25.440%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.596     1.479    butb/clk_IBUF_BUFG
    SLICE_X2Y49          FDRE                                         r  butb/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.164     1.643 r  butb/count_reg[14]/Q
                         net (fo=2, routed)           0.127     1.770    butb/count_reg[14]
    SLICE_X2Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.926 r  butb/count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.926    butb/count_reg[12]_i_1__0_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.979 r  butb/count_reg[16]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.979    butb/count_reg[16]_i_1__0_n_7
    SLICE_X2Y50          FDRE                                         r  butb/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.865     1.992    butb/clk_IBUF_BUFG
    SLICE_X2Y50          FDRE                                         r  butb/count_reg[16]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.134     1.882    butb/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 butb/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            butb/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.204%)  route 0.127ns (24.796%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.596     1.479    butb/clk_IBUF_BUFG
    SLICE_X2Y49          FDRE                                         r  butb/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.164     1.643 r  butb/count_reg[14]/Q
                         net (fo=2, routed)           0.127     1.770    butb/count_reg[14]
    SLICE_X2Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.926 r  butb/count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.926    butb/count_reg[12]_i_1__0_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.992 r  butb/count_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.992    butb/count_reg[16]_i_1__0_n_5
    SLICE_X2Y50          FDRE                                         r  butb/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.865     1.992    butb/clk_IBUF_BUFG
    SLICE_X2Y50          FDRE                                         r  butb/count_reg[18]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.134     1.882    butb/count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 butb/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            butb/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.409ns (76.267%)  route 0.127ns (23.733%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.596     1.479    butb/clk_IBUF_BUFG
    SLICE_X2Y49          FDRE                                         r  butb/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.164     1.643 r  butb/count_reg[14]/Q
                         net (fo=2, routed)           0.127     1.770    butb/count_reg[14]
    SLICE_X2Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.926 r  butb/count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.926    butb/count_reg[12]_i_1__0_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.015 r  butb/count_reg[16]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     2.015    butb/count_reg[16]_i_1__0_n_6
    SLICE_X2Y50          FDRE                                         r  butb/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.865     1.992    butb/clk_IBUF_BUFG
    SLICE_X2Y50          FDRE                                         r  butb/count_reg[17]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.134     1.882    butb/count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 butb/hell_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            butb/clean_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.246ns (76.992%)  route 0.074ns (23.008%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.595     1.478    butb/clk_IBUF_BUFG
    SLICE_X2Y43          FDRE                                         r  butb/hell_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDRE (Prop_fdre_C_Q)         0.148     1.626 r  butb/hell_reg/Q
                         net (fo=2, routed)           0.074     1.700    butb/hell
    SLICE_X2Y43          LUT5 (Prop_lut5_I2_O)        0.098     1.798 r  butb/clean_i_1__0/O
                         net (fo=1, routed)           0.000     1.798    butb/clean_i_1__0_n_0
    SLICE_X2Y43          FDRE                                         r  butb/clean_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.866     1.993    butb/clk_IBUF_BUFG
    SLICE_X2Y43          FDRE                                         r  butb/clean_reg/C
                         clock pessimism             -0.515     1.478    
    SLICE_X2Y43          FDRE (Hold_fdre_C_D)         0.120     1.598    butb/clean_reg
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 buta/hell_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buta/clean_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.591     1.474    buta/clk_IBUF_BUFG
    SLICE_X5Y39          FDRE                                         r  buta/hell_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.128     1.602 r  buta/hell_reg/Q
                         net (fo=2, routed)           0.069     1.671    buta/hell
    SLICE_X5Y39          LUT5 (Prop_lut5_I2_O)        0.099     1.770 r  buta/clean_i_1/O
                         net (fo=1, routed)           0.000     1.770    buta/clean_i_1_n_0
    SLICE_X5Y39          FDRE                                         r  buta/clean_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.862     1.989    buta/clk_IBUF_BUFG
    SLICE_X5Y39          FDRE                                         r  buta/clean_reg/C
                         clock pessimism             -0.515     1.474    
    SLICE_X5Y39          FDRE (Hold_fdre_C_D)         0.091     1.565    buta/clean_reg
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 pxclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pxclk_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.563     1.446    clk_IBUF_BUFG
    SLICE_X13Y90         FDRE                                         r  pxclk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y90         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  pxclk_reg[0]/Q
                         net (fo=2, routed)           0.156     1.743    pxclk[0]
    SLICE_X13Y90         LUT2 (Prop_lut2_I0_O)        0.042     1.785 r  pxclk[1]_i_1/O
                         net (fo=1, routed)           0.000     1.785    p_0_in[1]
    SLICE_X13Y90         FDRE                                         r  pxclk_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.833     1.960    clk_IBUF_BUFG
    SLICE_X13Y90         FDRE                                         r  pxclk_reg[1]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X13Y90         FDRE (Hold_fdre_C_D)         0.107     1.553    pxclk_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 pxclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pxclk_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.369%)  route 0.156ns (45.631%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.563     1.446    clk_IBUF_BUFG
    SLICE_X13Y90         FDRE                                         r  pxclk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y90         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  pxclk_reg[0]/Q
                         net (fo=2, routed)           0.156     1.743    pxclk[0]
    SLICE_X13Y90         LUT1 (Prop_lut1_I0_O)        0.045     1.788 r  pxclk[0]_i_1/O
                         net (fo=1, routed)           0.000     1.788    p_0_in[0]
    SLICE_X13Y90         FDRE                                         r  pxclk_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.833     1.960    clk_IBUF_BUFG
    SLICE_X13Y90         FDRE                                         r  pxclk_reg[0]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X13Y90         FDRE (Hold_fdre_C_D)         0.091     1.537    pxclk_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 buta/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buta/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.592     1.475    buta/clk_IBUF_BUFG
    SLICE_X3Y37          FDRE                                         r  buta/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  buta/count_reg[7]/Q
                         net (fo=2, routed)           0.117     1.733    buta/count_reg[7]
    SLICE_X3Y37          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.841 r  buta/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.841    buta/count_reg[4]_i_1_n_4
    SLICE_X3Y37          FDRE                                         r  buta/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.862     1.989    buta/clk_IBUF_BUFG
    SLICE_X3Y37          FDRE                                         r  buta/count_reg[7]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X3Y37          FDRE (Hold_fdre_C_D)         0.105     1.580    buta/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 buta/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buta/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.593     1.476    buta/clk_IBUF_BUFG
    SLICE_X3Y38          FDRE                                         r  buta/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  buta/count_reg[11]/Q
                         net (fo=2, routed)           0.118     1.735    buta/count_reg[11]
    SLICE_X3Y38          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.843 r  buta/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.843    buta/count_reg[8]_i_1_n_4
    SLICE_X3Y38          FDRE                                         r  buta/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.864     1.991    buta/clk_IBUF_BUFG
    SLICE_X3Y38          FDRE                                         r  buta/count_reg[11]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X3Y38          FDRE (Hold_fdre_C_D)         0.105     1.581    buta/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 buta/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buta/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.593     1.476    buta/clk_IBUF_BUFG
    SLICE_X3Y39          FDRE                                         r  buta/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  buta/count_reg[15]/Q
                         net (fo=2, routed)           0.118     1.735    buta/count_reg[15]
    SLICE_X3Y39          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.843 r  buta/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.843    buta/count_reg[12]_i_1_n_4
    SLICE_X3Y39          FDRE                                         r  buta/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.864     1.991    buta/clk_IBUF_BUFG
    SLICE_X3Y39          FDRE                                         r  buta/count_reg[15]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X3Y39          FDRE (Hold_fdre_C_D)         0.105     1.581    buta/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y39    buta/clean_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y36    buta/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y38    buta/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y38    buta/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y39    buta/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y39    buta/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y39    buta/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y39    buta/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y40    buta/count_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y39    buta/clean_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y36    buta/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y36    buta/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y36    buta/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y36    buta/count_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y37    buta/count_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y37    buta/count_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y37    buta/count_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y37    buta/count_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y39    buta/hell_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y43    butb/clean_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y46    butb/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y48    butb/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y48    butb/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y49    butb/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y49    butb/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y49    butb/count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y49    butb/count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y50    butb/count_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y50    butb/count_reg[17]/C



