// Seed: 808602734
module module_0 ();
  uwire id_1;
  assign id_1 = -1;
  assign id_1 = 1'b0 * id_1;
  wire id_2;
  wire [1 : (  ~  -1  )] id_3;
  assign module_2.id_6 = 0;
  assign id_1 = -1 & id_1;
  wire id_4;
  assign id_1 = id_3;
endmodule
module module_1 (
    input tri1 id_0,
    input tri  id_1
);
  always @(*) disable id_3;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_1 = 32'd40,
    parameter id_5 = 32'd45
) (
    output logic id_0,
    input  wor   _id_1,
    input  uwire id_2,
    output logic id_3
);
  logic _id_5;
  id_6 :
  assert property (@(posedge 1) -1)
  else begin : LABEL_0
    id_3 <= -1;
  end
  module_0 modCall_1 ();
  initial begin : LABEL_1
    id_0 <= id_2;
  end
  wire [id_1 : id_5] id_7;
endmodule
