0.7
2020.2
Oct 19 2021
02:56:52
/home/archangel/Desktop/work/MEIC/S2/AAC/Projeto1/HLS/project1/sim/verilog/AESL_axi_slave_BUS1.v,1652720186,systemVerilog,,,,AESL_axi_slave_BUS1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/archangel/Desktop/work/MEIC/S2/AAC/Projeto1/HLS/project1/sim/verilog/axil_conv2D0.autotb.v,1652720186,systemVerilog,,,/home/archangel/Desktop/work/MEIC/S2/AAC/Projeto1/HLS/project1/sim/verilog/fifo_para.vh,apatb_axil_conv2D0_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/archangel/Desktop/work/MEIC/S2/AAC/Projeto1/HLS/project1/sim/verilog/axil_conv2D0.v,1652720107,systemVerilog,,,,axil_conv2D0,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/archangel/Desktop/work/MEIC/S2/AAC/Projeto1/HLS/project1/sim/verilog/axil_conv2D0_BUS1_s_axi.v,1652720109,systemVerilog,,,,axil_conv2D0_BUS1_s_axi;axil_conv2D0_BUS1_s_axi_ram,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/archangel/Desktop/work/MEIC/S2/AAC/Projeto1/HLS/project1/sim/verilog/axil_conv2D0_axil_conv2D0_Pipeline_loop_k1_loop_k2.v,1652720106,systemVerilog,,,,axil_conv2D0_axil_conv2D0_Pipeline_loop_k1_loop_k2,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/archangel/Desktop/work/MEIC/S2/AAC/Projeto1/HLS/project1/sim/verilog/axil_conv2D0_flow_control_loop_pipe_sequential_init.v,1652720109,systemVerilog,,,,axil_conv2D0_flow_control_loop_pipe_sequential_init,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/archangel/Desktop/work/MEIC/S2/AAC/Projeto1/HLS/project1/sim/verilog/axil_conv2D0_mac_muladd_8ns_8s_21s_21_4_1.v,1652720109,systemVerilog,,,,axil_conv2D0_mac_muladd_8ns_8s_21s_21_4_1;axil_conv2D0_mac_muladd_8ns_8s_21s_21_4_1_DSP48_0,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/archangel/Desktop/work/MEIC/S2/AAC/Projeto1/HLS/project1/sim/verilog/csv_file_dump.svh,1652720186,verilog,,,,,,,,,,,,
/home/archangel/Desktop/work/MEIC/S2/AAC/Projeto1/HLS/project1/sim/verilog/dataflow_monitor.sv,1652720186,systemVerilog,/home/archangel/Desktop/work/MEIC/S2/AAC/Projeto1/HLS/project1/sim/verilog/nodf_module_interface.svh;/home/archangel/Desktop/work/MEIC/S2/AAC/Projeto1/HLS/project1/sim/verilog/seq_loop_interface.svh;/home/archangel/Desktop/work/MEIC/S2/AAC/Projeto1/HLS/project1/sim/verilog/upc_loop_interface.svh,,/home/archangel/Desktop/work/MEIC/S2/AAC/Projeto1/HLS/project1/sim/verilog/dump_file_agent.svh;/home/archangel/Desktop/work/MEIC/S2/AAC/Projeto1/HLS/project1/sim/verilog/csv_file_dump.svh;/home/archangel/Desktop/work/MEIC/S2/AAC/Projeto1/HLS/project1/sim/verilog/sample_agent.svh;/home/archangel/Desktop/work/MEIC/S2/AAC/Projeto1/HLS/project1/sim/verilog/loop_sample_agent.svh;/home/archangel/Desktop/work/MEIC/S2/AAC/Projeto1/HLS/project1/sim/verilog/sample_manager.svh;/home/archangel/Desktop/work/MEIC/S2/AAC/Projeto1/HLS/project1/sim/verilog/nodf_module_interface.svh;/home/archangel/Desktop/work/MEIC/S2/AAC/Projeto1/HLS/project1/sim/verilog/nodf_module_monitor.svh;/home/archangel/Desktop/work/MEIC/S2/AAC/Projeto1/HLS/project1/sim/verilog/seq_loop_interface.svh;/home/archangel/Desktop/work/MEIC/S2/AAC/Projeto1/HLS/project1/sim/verilog/seq_loop_monitor.svh;/home/archangel/Desktop/work/MEIC/S2/AAC/Projeto1/HLS/project1/sim/verilog/upc_loop_interface.svh;/home/archangel/Desktop/work/MEIC/S2/AAC/Projeto1/HLS/project1/sim/verilog/upc_loop_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/archangel/Desktop/work/MEIC/S2/AAC/Projeto1/HLS/project1/sim/verilog/dump_file_agent.svh,1652720186,verilog,,,,,,,,,,,,
/home/archangel/Desktop/work/MEIC/S2/AAC/Projeto1/HLS/project1/sim/verilog/fifo_para.vh,1652720186,verilog,,,,,,,,,,,,
/home/archangel/Desktop/work/MEIC/S2/AAC/Projeto1/HLS/project1/sim/verilog/loop_sample_agent.svh,1652720186,verilog,,,,,,,,,,,,
/home/archangel/Desktop/work/MEIC/S2/AAC/Projeto1/HLS/project1/sim/verilog/nodf_module_interface.svh,1652720186,verilog,,,,nodf_module_intf,,,,,,,,
/home/archangel/Desktop/work/MEIC/S2/AAC/Projeto1/HLS/project1/sim/verilog/nodf_module_monitor.svh,1652720186,verilog,,,,,,,,,,,,
/home/archangel/Desktop/work/MEIC/S2/AAC/Projeto1/HLS/project1/sim/verilog/sample_agent.svh,1652720186,verilog,,,,,,,,,,,,
/home/archangel/Desktop/work/MEIC/S2/AAC/Projeto1/HLS/project1/sim/verilog/sample_manager.svh,1652720186,verilog,,,,,,,,,,,,
/home/archangel/Desktop/work/MEIC/S2/AAC/Projeto1/HLS/project1/sim/verilog/seq_loop_interface.svh,1652720186,verilog,,,,seq_loop_intf,,,,,,,,
/home/archangel/Desktop/work/MEIC/S2/AAC/Projeto1/HLS/project1/sim/verilog/seq_loop_monitor.svh,1652720186,verilog,,,,,,,,,,,,
/home/archangel/Desktop/work/MEIC/S2/AAC/Projeto1/HLS/project1/sim/verilog/upc_loop_interface.svh,1652720186,verilog,,,,upc_loop_intf,,,,,,,,
/home/archangel/Desktop/work/MEIC/S2/AAC/Projeto1/HLS/project1/sim/verilog/upc_loop_monitor.svh,1652720186,verilog,,,,,,,,,,,,
