{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1588114267800 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588114267810 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 28 16:51:07 2020 " "Processing started: Tue Apr 28 16:51:07 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588114267810 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588114267810 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CoogsLite_FinalProj_top -c CoogsLite_FinalProj_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off CoogsLite_FinalProj_top -c CoogsLite_FinalProj_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588114267810 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1588114268299 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1588114268299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/score_tracker_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/score_tracker_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 score_tracker_tb " "Found entity 1: score_tracker_tb" {  } { { "../src/score_tracker_tb.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/score_tracker_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588114280195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588114280195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/rom_user.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/rom_user.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_USER " "Found entity 1: ROM_USER" {  } { { "../src/ROM_USER.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/ROM_USER.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588114280209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588114280209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/rom_pass.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/rom_pass.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_PASS " "Found entity 1: ROM_PASS" {  } { { "../src/ROM_PASS.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/ROM_PASS.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588114280218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588114280218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/memorypairs_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/memorypairs_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoryPairs_tb " "Found entity 1: memoryPairs_tb" {  } { { "../src/memoryPairs_tb.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/memoryPairs_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588114280227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588114280227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/memory_game_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/memory_game_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_game_tb " "Found entity 1: memory_game_tb" {  } { { "../src/memory_game_tb.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/memory_game_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588114280236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588114280236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/lfsr_random_number_generator_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/lfsr_random_number_generator_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR_random_number_generator_tb " "Found entity 1: LFSR_random_number_generator_tb" {  } { { "../src/LFSR_random_number_generator_tb.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/LFSR_random_number_generator_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588114280245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588114280245 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ROMout ROMOUT access_controller.v(22) " "Verilog HDL Declaration information at access_controller.v(22): object \"ROMout\" differs only in case from object \"ROMOUT\" in the same scope" {  } { { "../src/access_controller.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/access_controller.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1588114280252 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reconfig RECONFIG access_controller.v(13) " "Verilog HDL Declaration information at access_controller.v(13): object \"reconfig\" differs only in case from object \"RECONFIG\" in the same scope" {  } { { "../src/access_controller.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/access_controller.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1588114280252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/access_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/access_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 access_controller " "Found entity 1: access_controller" {  } { { "../src/access_controller.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/access_controller.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588114280255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588114280255 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "accessCont.v(41) " "Verilog HDL information at accessCont.v(41): always construct contains both blocking and non-blocking assignments" {  } { { "../accessCont.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/accessCont.v" 41 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1588114280261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/accesscont.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/accesscont.v" { { "Info" "ISGN_ENTITY_NAME" "1 accessCont " "Found entity 1: accessCont" {  } { { "../accessCont.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/accessCont.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588114280264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588114280264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/seven_seg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/seven_seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg " "Found entity 1: seven_seg" {  } { { "../src/seven_seg.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/seven_seg.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588114280272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588114280272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/score_tracker.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/score_tracker.v" { { "Info" "ISGN_ENTITY_NAME" "1 score_tracker " "Found entity 1: score_tracker" {  } { { "../src/score_tracker.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/score_tracker.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588114280280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588114280280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/raminitial.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/raminitial.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAMinitial " "Found entity 1: RAMinitial" {  } { { "../src/RAMinitial.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/RAMinitial.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588114280289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588114280289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/one_second_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/one_second_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 one_second_timer " "Found entity 1: one_second_timer" {  } { { "../src/one_second_timer.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/one_second_timer.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588114280298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588114280298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/one_ms_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/one_ms_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 one_ms_timer " "Found entity 1: one_ms_timer" {  } { { "../src/one_ms_timer.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/one_ms_timer.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588114280312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588114280312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/one_hundred_ms_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/one_hundred_ms_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 one_hundred_ms_timer " "Found entity 1: one_hundred_ms_timer" {  } { { "../src/one_hundred_ms_timer.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/one_hundred_ms_timer.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588114280322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588114280322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/memorypairs.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/memorypairs.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoryPairs " "Found entity 1: memoryPairs" {  } { { "../src/memoryPairs.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/memoryPairs.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588114280331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588114280331 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "memory_game.v(26) " "Verilog HDL information at memory_game.v(26): always construct contains both blocking and non-blocking assignments" {  } { { "../src/memory_game.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/memory_game.v" 26 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1588114280339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/memory_game.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/memory_game.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_game " "Found entity 1: memory_game" {  } { { "../src/memory_game.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/memory_game.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588114280343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588114280343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/load_register.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/load_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 load_register " "Found entity 1: load_register" {  } { { "../src/load_register.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/load_register.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588114280352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588114280352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/lfsr_random_number_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/lfsr_random_number_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR_random_number_generator " "Found entity 1: LFSR_random_number_generator" {  } { { "../src/LFSR_random_number_generator.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/LFSR_random_number_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588114280361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588114280361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/lfsr_1_ms_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/lfsr_1_ms_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR_1_ms_timer " "Found entity 1: LFSR_1_ms_timer" {  } { { "../src/LFSR_1_ms_timer.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/LFSR_1_ms_timer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588114280370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588114280370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/digittimer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/digittimer.v" { { "Info" "ISGN_ENTITY_NAME" "1 digitTimer " "Found entity 1: digitTimer" {  } { { "../src/digitTimer.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/digitTimer.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588114280380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588114280380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/countto100.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/countto100.v" { { "Info" "ISGN_ENTITY_NAME" "1 countTo100 " "Found entity 1: countTo100" {  } { { "../src/countTo100.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/countTo100.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588114280390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588114280390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/countto10.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/countto10.v" { { "Info" "ISGN_ENTITY_NAME" "1 countTo10 " "Found entity 1: countTo10" {  } { { "../src/countTo10.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/countTo10.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588114280399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588114280399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "../src/counter.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/counter.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588114280411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588114280411 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "final CoogsLite_FinalProj_top.v(17) " "Verilog HDL Declaration warning at CoogsLite_FinalProj_top.v(17): \"final\" is SystemVerilog-2005 keyword" {  } { { "../src/CoogsLite_FinalProj_top.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v" 17 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1588114280418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/coogslite_finalproj_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/coogslite_finalproj_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 CoogsLite_FinalProj_top " "Found entity 1: CoogsLite_FinalProj_top" {  } { { "../src/CoogsLite_FinalProj_top.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588114280423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588114280423 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "button_shaper.v(13) " "Verilog HDL information at button_shaper.v(13): always construct contains both blocking and non-blocking assignments" {  } { { "../src/button_shaper.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/button_shaper.v" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1588114280429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/button_shaper.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/button_shaper.v" { { "Info" "ISGN_ENTITY_NAME" "1 button_shaper " "Found entity 1: button_shaper" {  } { { "../src/button_shaper.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/button_shaper.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588114280432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588114280432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "../src/adder.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/adder.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588114280445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588114280445 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "gameButton accessCont.v(28) " "Verilog HDL Implicit Net warning at accessCont.v(28): created implicit net for \"gameButton\"" {  } { { "../accessCont.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/accessCont.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588114280446 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "passwordSwitch CoogsLite_FinalProj_top.v(11) " "Verilog HDL Implicit Net warning at CoogsLite_FinalProj_top.v(11): created implicit net for \"passwordSwitch\"" {  } { { "../src/CoogsLite_FinalProj_top.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588114280446 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "setTime accessCont.v(147) " "Verilog HDL error at accessCont.v(147): object \"setTime\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../accessCont.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/accessCont.v" 147 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1588114280449 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/syn/output_files/CoogsLite_FinalProj_top.map.smsg " "Generated suppressed messages file C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/syn/output_files/CoogsLite_FinalProj_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588114280511 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4711 " "Peak virtual memory: 4711 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588114280621 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Apr 28 16:51:20 2020 " "Processing ended: Tue Apr 28 16:51:20 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588114280621 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588114280621 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588114280621 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1588114280621 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 4 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 4 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1588114281270 ""}
