{"vcs1":{"timestamp_begin":1731776344.096640141, "rt":1.69, "ut":0.40, "st":0.22}}
{"vcselab":{"timestamp_begin":1731776345.866852771, "rt":1.22, "ut":0.28, "st":0.15}}
{"link":{"timestamp_begin":1731776347.162166929, "rt":0.37, "ut":0.12, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731776343.481810738}
{"VCS_COMP_START_TIME": 1731776343.481810738}
{"VCS_COMP_END_TIME": 1731776349.960467826}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.sv -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NONE +notimingchecks"}
{"vcs1": {"peak_mem": 334156}}
{"stitch_vcselab": {"peak_mem": 223416}}
