<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>PPCGenAsmMatcher.inc source code [llvm/build/lib/Target/PowerPC/PPCGenAsmMatcher.inc] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/build/lib/Target/PowerPC/PPCGenAsmMatcher.inc'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>build</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>PowerPC</a>/<a href='PPCGenAsmMatcher.inc.html'>PPCGenAsmMatcher.inc</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\</i></td></tr>
<tr><th id="2">2</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="3">3</th><td><i>|* Assembly Matcher Source Fragment                                           *|</i></td></tr>
<tr><th id="4">4</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="5">5</th><td><i>|* Automatically generated file, do not edit!                                 *|</i></td></tr>
<tr><th id="6">6</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="7">7</th><td><i>\*===----------------------------------------------------------------------===*/</i></td></tr>
<tr><th id="8">8</th><td></td></tr>
<tr><th id="9">9</th><td></td></tr>
<tr><th id="10">10</th><td><u>#<span data-ppcond="10">ifdef</span> <a class="macro" href="../../../../llvm/lib/Target/PowerPC/AsmParser/PPCAsmParser.cpp.html#135" data-ref="_M/GET_ASSEMBLER_HEADER">GET_ASSEMBLER_HEADER</a></u></td></tr>
<tr><th id="11">11</th><td><u>#undef <a class="macro" href="../../../../llvm/lib/Target/PowerPC/AsmParser/PPCAsmParser.cpp.html#135" data-ref="_M/GET_ASSEMBLER_HEADER">GET_ASSEMBLER_HEADER</a></u></td></tr>
<tr><th id="12">12</th><td>  <i>// This should be included into the middle of the declaration of</i></td></tr>
<tr><th id="13">13</th><td><i>  // your subclasses implementation of MCTargetAsmParser.</i></td></tr>
<tr><th id="14">14</th><td>  <a class="type" href="../../../../llvm/include/llvm/MC/SubtargetFeature.h.html#llvm::FeatureBitset" title='llvm::FeatureBitset' data-ref="llvm::FeatureBitset" data-ref-filename="llvm..FeatureBitset">FeatureBitset</a> <a class="decl fn" href="PPCGenAsmMatcher.inc.html#_ZNK12_GLOBAL__N_112PPCAsmParser24ComputeAvailableFeaturesERKN4llvm13FeatureBitsetE" title='(anonymous namespace)::PPCAsmParser::ComputeAvailableFeatures' data-ref="_ZNK12_GLOBAL__N_112PPCAsmParser24ComputeAvailableFeaturesERKN4llvm13FeatureBitsetE" data-ref-filename="_ZNK12_GLOBAL__N_112PPCAsmParser24ComputeAvailableFeaturesERKN4llvm13FeatureBitsetE" id="_ZNK12_GLOBAL__N_112PPCAsmParser24ComputeAvailableFeaturesERKN4llvm13FeatureBitsetE">ComputeAvailableFeatures</a>(<em>const</em> <a class="type" href="../../../../llvm/include/llvm/MC/SubtargetFeature.h.html#llvm::FeatureBitset" title='llvm::FeatureBitset' data-ref="llvm::FeatureBitset" data-ref-filename="llvm..FeatureBitset">FeatureBitset</a> &amp;<dfn class="local col5 decl" id="85FB" title='FB' data-type='const llvm::FeatureBitset &amp;' data-ref="85FB" data-ref-filename="85FB">FB</dfn>) <em>const</em>;</td></tr>
<tr><th id="15">15</th><td>  <em>void</em> <a class="decl fn" href="PPCGenAsmMatcher.inc.html#_ZN12_GLOBAL__N_112PPCAsmParser15convertToMCInstEjRN4llvm6MCInstEjRKNS1_15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS6_EEEE" title='(anonymous namespace)::PPCAsmParser::convertToMCInst' data-ref="_ZN12_GLOBAL__N_112PPCAsmParser15convertToMCInstEjRN4llvm6MCInstEjRKNS1_15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS6_EEEE" data-ref-filename="_ZN12_GLOBAL__N_112PPCAsmParser15convertToMCInstEjRN4llvm6MCInstEjRKNS1_15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS6_EEEE" id="_ZN12_GLOBAL__N_112PPCAsmParser15convertToMCInstEjRN4llvm6MCInstEjRKNS1_15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS6_EEEE">convertToMCInst</a>(<em>unsigned</em> <dfn class="local col6 decl" id="86Kind" title='Kind' data-type='unsigned int' data-ref="86Kind" data-ref-filename="86Kind">Kind</dfn>, <a class="type" href="../../../../llvm/include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col7 decl" id="87Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="87Inst" data-ref-filename="87Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="88Opcode" title='Opcode' data-type='unsigned int' data-ref="88Opcode" data-ref-filename="88Opcode">Opcode</dfn>,</td></tr>
<tr><th id="16">16</th><td>                       <em>const</em> <a class="typedef" href="../../../../llvm/include/llvm/MC/MCParser/MCTargetAsmParser.h.html#llvm::OperandVector" title='llvm::OperandVector' data-type='SmallVectorImpl&lt;std::unique_ptr&lt;MCParsedAsmOperand&gt; &gt;' data-ref="llvm::OperandVector" data-ref-filename="llvm..OperandVector">OperandVector</a> &amp;<dfn class="local col9 decl" id="89Operands" title='Operands' data-type='const llvm::OperandVector &amp;' data-ref="89Operands" data-ref-filename="89Operands">Operands</dfn>);</td></tr>
<tr><th id="17">17</th><td>  <em>void</em> <a class="virtual decl fn" href="PPCGenAsmMatcher.inc.html#_ZN12_GLOBAL__N_112PPCAsmParser26convertToMapAndConstraintsEjRKN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEE" title='(anonymous namespace)::PPCAsmParser::convertToMapAndConstraints' data-ref="_ZN12_GLOBAL__N_112PPCAsmParser26convertToMapAndConstraintsEjRKN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEE" data-ref-filename="_ZN12_GLOBAL__N_112PPCAsmParser26convertToMapAndConstraintsEjRKN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEE" id="_ZN12_GLOBAL__N_112PPCAsmParser26convertToMapAndConstraintsEjRKN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEE">convertToMapAndConstraints</a>(<em>unsigned</em> <dfn class="local col0 decl" id="90Kind" title='Kind' data-type='unsigned int' data-ref="90Kind" data-ref-filename="90Kind">Kind</dfn>,</td></tr>
<tr><th id="18">18</th><td>                           <em>const</em> <a class="typedef" href="../../../../llvm/include/llvm/MC/MCParser/MCTargetAsmParser.h.html#llvm::OperandVector" title='llvm::OperandVector' data-type='SmallVectorImpl&lt;std::unique_ptr&lt;MCParsedAsmOperand&gt; &gt;' data-ref="llvm::OperandVector" data-ref-filename="llvm..OperandVector">OperandVector</a> &amp;<dfn class="local col1 decl" id="91Operands" title='Operands' data-type='const llvm::OperandVector &amp;' data-ref="91Operands" data-ref-filename="91Operands">Operands</dfn>) override;</td></tr>
<tr><th id="19">19</th><td>  <em>unsigned</em> <a class="decl fn" href="PPCGenAsmMatcher.inc.html#_ZN12_GLOBAL__N_112PPCAsmParser20MatchInstructionImplERKN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEERNS14921677" title='(anonymous namespace)::PPCAsmParser::MatchInstructionImpl' data-ref="_ZN12_GLOBAL__N_112PPCAsmParser20MatchInstructionImplERKN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEERNS14921677" data-ref-filename="_ZN12_GLOBAL__N_112PPCAsmParser20MatchInstructionImplERKN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEERNS14921677" id="_ZN12_GLOBAL__N_112PPCAsmParser20MatchInstructionImplERKN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEERNS14921677">MatchInstructionImpl</a>(<em>const</em> <a class="typedef" href="../../../../llvm/include/llvm/MC/MCParser/MCTargetAsmParser.h.html#llvm::OperandVector" title='llvm::OperandVector' data-type='SmallVectorImpl&lt;std::unique_ptr&lt;MCParsedAsmOperand&gt; &gt;' data-ref="llvm::OperandVector" data-ref-filename="llvm..OperandVector">OperandVector</a> &amp;<dfn class="local col2 decl" id="92Operands" title='Operands' data-type='const llvm::OperandVector &amp;' data-ref="92Operands" data-ref-filename="92Operands">Operands</dfn>,</td></tr>
<tr><th id="20">20</th><td>                                <a class="type" href="../../../../llvm/include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col3 decl" id="93Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="93Inst" data-ref-filename="93Inst">Inst</dfn>,</td></tr>
<tr><th id="21">21</th><td>                                <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> &amp;<dfn class="local col4 decl" id="94ErrorInfo" title='ErrorInfo' data-type='uint64_t &amp;' data-ref="94ErrorInfo" data-ref-filename="94ErrorInfo">ErrorInfo</dfn>,</td></tr>
<tr><th id="22">22</th><td>                                <a class="type" href="../../../../llvm/include/llvm/MC/SubtargetFeature.h.html#llvm::FeatureBitset" title='llvm::FeatureBitset' data-ref="llvm::FeatureBitset" data-ref-filename="llvm..FeatureBitset">FeatureBitset</a> &amp;<dfn class="local col5 decl" id="95MissingFeatures" title='MissingFeatures' data-type='llvm::FeatureBitset &amp;' data-ref="95MissingFeatures" data-ref-filename="95MissingFeatures">MissingFeatures</dfn>,</td></tr>
<tr><th id="23">23</th><td>                                <em>bool</em> <dfn class="local col6 decl" id="96matchingInlineAsm" title='matchingInlineAsm' data-type='bool' data-ref="96matchingInlineAsm" data-ref-filename="96matchingInlineAsm">matchingInlineAsm</dfn>,</td></tr>
<tr><th id="24">24</th><td>                                <em>unsigned</em> <dfn class="local col7 decl" id="97VariantID" title='VariantID' data-type='unsigned int' data-ref="97VariantID" data-ref-filename="97VariantID">VariantID</dfn> = <var>0</var>);</td></tr>
<tr><th id="25">25</th><td>  <em>unsigned</em> <dfn class="decl def fn" id="_ZN12_GLOBAL__N_112PPCAsmParser20MatchInstructionImplERKN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEERNS1_6MCInstERmbj" title='(anonymous namespace)::PPCAsmParser::MatchInstructionImpl' data-ref="_ZN12_GLOBAL__N_112PPCAsmParser20MatchInstructionImplERKN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEERNS1_6MCInstERmbj" data-ref-filename="_ZN12_GLOBAL__N_112PPCAsmParser20MatchInstructionImplERKN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEERNS1_6MCInstERmbj">MatchInstructionImpl</dfn>(<em>const</em> <a class="typedef" href="../../../../llvm/include/llvm/MC/MCParser/MCTargetAsmParser.h.html#llvm::OperandVector" title='llvm::OperandVector' data-type='SmallVectorImpl&lt;std::unique_ptr&lt;MCParsedAsmOperand&gt; &gt;' data-ref="llvm::OperandVector" data-ref-filename="llvm..OperandVector">OperandVector</a> &amp;<dfn class="local col8 decl" id="98Operands" title='Operands' data-type='const llvm::OperandVector &amp;' data-ref="98Operands" data-ref-filename="98Operands">Operands</dfn>,</td></tr>
<tr><th id="26">26</th><td>                                <a class="type" href="../../../../llvm/include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col9 decl" id="99Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="99Inst" data-ref-filename="99Inst">Inst</dfn>,</td></tr>
<tr><th id="27">27</th><td>                                <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> &amp;<dfn class="local col0 decl" id="100ErrorInfo" title='ErrorInfo' data-type='uint64_t &amp;' data-ref="100ErrorInfo" data-ref-filename="100ErrorInfo">ErrorInfo</dfn>,</td></tr>
<tr><th id="28">28</th><td>                                <em>bool</em> <dfn class="local col1 decl" id="101matchingInlineAsm" title='matchingInlineAsm' data-type='bool' data-ref="101matchingInlineAsm" data-ref-filename="101matchingInlineAsm">matchingInlineAsm</dfn>,</td></tr>
<tr><th id="29">29</th><td>                                <em>unsigned</em> <dfn class="local col2 decl" id="102VariantID" title='VariantID' data-type='unsigned int' data-ref="102VariantID" data-ref-filename="102VariantID">VariantID</dfn> = <var>0</var>) {</td></tr>
<tr><th id="30">30</th><td>    <a class="type" href="../../../../llvm/include/llvm/MC/SubtargetFeature.h.html#llvm::FeatureBitset" title='llvm::FeatureBitset' data-ref="llvm::FeatureBitset" data-ref-filename="llvm..FeatureBitset">FeatureBitset</a> <a class="ref fn fake" href="../../../../llvm/include/llvm/MC/SubtargetFeature.h.html#_ZN4llvm13FeatureBitsetC1Ev" title='llvm::FeatureBitset::FeatureBitset' data-ref="_ZN4llvm13FeatureBitsetC1Ev" data-ref-filename="_ZN4llvm13FeatureBitsetC1Ev"></a><dfn class="local col3 decl" id="103MissingFeatures" title='MissingFeatures' data-type='llvm::FeatureBitset' data-ref="103MissingFeatures" data-ref-filename="103MissingFeatures">MissingFeatures</dfn>;</td></tr>
<tr><th id="31">31</th><td>    <b>return</b> <a class="member fn" href="PPCGenAsmMatcher.inc.html#_ZN12_GLOBAL__N_112PPCAsmParser20MatchInstructionImplERKN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEERNS14921677" title='(anonymous namespace)::PPCAsmParser::MatchInstructionImpl' data-ref="_ZN12_GLOBAL__N_112PPCAsmParser20MatchInstructionImplERKN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEERNS14921677" data-ref-filename="_ZN12_GLOBAL__N_112PPCAsmParser20MatchInstructionImplERKN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEERNS14921677">MatchInstructionImpl</a>(<a class="local col8 ref" href="#98Operands" title='Operands' data-ref="98Operands" data-ref-filename="98Operands">Operands</a>, <span class='refarg'><a class="local col9 ref" href="#99Inst" title='Inst' data-ref="99Inst" data-ref-filename="99Inst">Inst</a></span>, <span class='refarg'><a class="local col0 ref" href="#100ErrorInfo" title='ErrorInfo' data-ref="100ErrorInfo" data-ref-filename="100ErrorInfo">ErrorInfo</a></span>, <span class='refarg'><a class="local col3 ref" href="#103MissingFeatures" title='MissingFeatures' data-ref="103MissingFeatures" data-ref-filename="103MissingFeatures">MissingFeatures</a></span>,</td></tr>
<tr><th id="32">32</th><td>                                <a class="local col1 ref" href="#101matchingInlineAsm" title='matchingInlineAsm' data-ref="101matchingInlineAsm" data-ref-filename="101matchingInlineAsm">matchingInlineAsm</a>, <a class="local col2 ref" href="#102VariantID" title='VariantID' data-ref="102VariantID" data-ref-filename="102VariantID">VariantID</a>);</td></tr>
<tr><th id="33">33</th><td>  }</td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td><u>#<span data-ppcond="10">endif</span> // GET_ASSEMBLER_HEADER_INFO</u></td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td><u>#<span data-ppcond="38">ifdef</span> <span class="macro" data-ref="_M/GET_OPERAND_DIAGNOSTIC_TYPES">GET_OPERAND_DIAGNOSTIC_TYPES</span></u></td></tr>
<tr><th id="39">39</th><td><u>#undef GET_OPERAND_DIAGNOSTIC_TYPES</u></td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td><u>#<span data-ppcond="38">endif</span> // GET_OPERAND_DIAGNOSTIC_TYPES</u></td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td><u>#<span data-ppcond="44">ifdef</span> <span class="macro" data-ref="_M/GET_REGISTER_MATCHER">GET_REGISTER_MATCHER</span></u></td></tr>
<tr><th id="45">45</th><td><u>#undef GET_REGISTER_MATCHER</u></td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td><i>// Bits for subtarget features that participate in instruction matching.</i></td></tr>
<tr><th id="48">48</th><td><b>enum</b> SubtargetFeatureBits : uint8_t {</td></tr>
<tr><th id="49">49</th><td>  Feature_ModernAsBit = <var>0</var>,</td></tr>
<tr><th id="50">50</th><td>};</td></tr>
<tr><th id="51">51</th><td></td></tr>
<tr><th id="52">52</th><td><u>#<span data-ppcond="44">endif</span> // GET_REGISTER_MATCHER</u></td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td></td></tr>
<tr><th id="55">55</th><td><u>#<span data-ppcond="55">ifdef</span> <span class="macro" data-ref="_M/GET_SUBTARGET_FEATURE_NAME">GET_SUBTARGET_FEATURE_NAME</span></u></td></tr>
<tr><th id="56">56</th><td><u>#undef GET_SUBTARGET_FEATURE_NAME</u></td></tr>
<tr><th id="57">57</th><td></td></tr>
<tr><th id="58">58</th><td><i>// User-level names for subtarget features that participate in</i></td></tr>
<tr><th id="59">59</th><td><i>// instruction matching.</i></td></tr>
<tr><th id="60">60</th><td><em>static</em> <em>const</em> <em>char</em> *getSubtargetFeatureName(uint64_t Val) {</td></tr>
<tr><th id="61">61</th><td>  <b>switch</b>(Val) {</td></tr>
<tr><th id="62">62</th><td>  <b>case</b> Feature_ModernAsBit: <b>return</b> <q>""</q>;</td></tr>
<tr><th id="63">63</th><td>  <b>default</b>: <b>return</b> <q>"(unknown)"</q>;</td></tr>
<tr><th id="64">64</th><td>  }</td></tr>
<tr><th id="65">65</th><td>}</td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td><u>#<span data-ppcond="55">endif</span> // GET_SUBTARGET_FEATURE_NAME</u></td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td></td></tr>
<tr><th id="70">70</th><td><u>#<span data-ppcond="70">ifdef</span> <span class="macro" data-ref="_M/GET_MATCHER_IMPLEMENTATION">GET_MATCHER_IMPLEMENTATION</span></u></td></tr>
<tr><th id="71">71</th><td><u>#undef GET_MATCHER_IMPLEMENTATION</u></td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td><em>static</em> <em>void</em> applyMnemonicAliases(StringRef &amp;Mnemonic, <em>const</em> FeatureBitset &amp;Features, <em>unsigned</em> VariantID) {</td></tr>
<tr><th id="74">74</th><td>  <b>switch</b> (VariantID) {</td></tr>
<tr><th id="75">75</th><td>  <b>case</b> <var>0</var>:</td></tr>
<tr><th id="76">76</th><td>      <b>switch</b> (Mnemonic.size()) {</td></tr>
<tr><th id="77">77</th><td>      <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="78">78</th><td>      <b>case</b> <var>5</var>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="79">79</th><td>        <b>if</b> (memcmp(Mnemonic.data()+<var>0</var>, <q>"cntlz"</q>, <var>5</var>) != <var>0</var>)</td></tr>
<tr><th id="80">80</th><td>          <b>break</b>;</td></tr>
<tr><th id="81">81</th><td>        Mnemonic = <q>"cntlzw"</q>;	 <i>// "cntlz"</i></td></tr>
<tr><th id="82">82</th><td>        <b>return</b>;</td></tr>
<tr><th id="83">83</th><td>      <b>case</b> <var>6</var>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="84">84</th><td>        <b>if</b> (memcmp(Mnemonic.data()+<var>0</var>, <q>"cntlz."</q>, <var>6</var>) != <var>0</var>)</td></tr>
<tr><th id="85">85</th><td>          <b>break</b>;</td></tr>
<tr><th id="86">86</th><td>        Mnemonic = <q>"cntlzw."</q>;	 <i>// "cntlz."</i></td></tr>
<tr><th id="87">87</th><td>        <b>return</b>;</td></tr>
<tr><th id="88">88</th><td>      }</td></tr>
<tr><th id="89">89</th><td>    <b>break</b>;</td></tr>
<tr><th id="90">90</th><td>  }</td></tr>
<tr><th id="91">91</th><td>  <b>switch</b> (Mnemonic.size()) {</td></tr>
<tr><th id="92">92</th><td>  <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="93">93</th><td>  <b>case</b> <var>5</var>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="94">94</th><td>    <b>if</b> (memcmp(Mnemonic.data()+<var>0</var>, <q>"cntlz"</q>, <var>5</var>) != <var>0</var>)</td></tr>
<tr><th id="95">95</th><td>      <b>break</b>;</td></tr>
<tr><th id="96">96</th><td>    Mnemonic = <q>"cntlzw"</q>;	 <i>// "cntlz"</i></td></tr>
<tr><th id="97">97</th><td>    <b>return</b>;</td></tr>
<tr><th id="98">98</th><td>  <b>case</b> <var>6</var>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="99">99</th><td>    <b>if</b> (memcmp(Mnemonic.data()+<var>0</var>, <q>"cntlz."</q>, <var>6</var>) != <var>0</var>)</td></tr>
<tr><th id="100">100</th><td>      <b>break</b>;</td></tr>
<tr><th id="101">101</th><td>    Mnemonic = <q>"cntlzw."</q>;	 <i>// "cntlz."</i></td></tr>
<tr><th id="102">102</th><td>    <b>return</b>;</td></tr>
<tr><th id="103">103</th><td>  }</td></tr>
<tr><th id="104">104</th><td>}</td></tr>
<tr><th id="105">105</th><td></td></tr>
<tr><th id="106">106</th><td><b>enum</b> {</td></tr>
<tr><th id="107">107</th><td>  Tie0_1_1,</td></tr>
<tr><th id="108">108</th><td>};</td></tr>
<tr><th id="109">109</th><td></td></tr>
<tr><th id="110">110</th><td><em>static</em> <em>const</em> uint8_t TiedAsmOperandTable[][<var>3</var>] = {</td></tr>
<tr><th id="111">111</th><td>  <i>/* Tie0_1_1 */</i> { <var>0</var>, <var>1</var>, <var>1</var> },</td></tr>
<tr><th id="112">112</th><td>};</td></tr>
<tr><th id="113">113</th><td></td></tr>
<tr><th id="114">114</th><td><b>namespace</b> {</td></tr>
<tr><th id="115">115</th><td><b>enum</b> OperatorConversionKind {</td></tr>
<tr><th id="116">116</th><td>  CVT_Done,</td></tr>
<tr><th id="117">117</th><td>  CVT_Reg,</td></tr>
<tr><th id="118">118</th><td>  CVT_Tied,</td></tr>
<tr><th id="119">119</th><td>  CVT_95_addRegG8RCOperands,</td></tr>
<tr><th id="120">120</th><td>  CVT_95_addTLSRegOperands,</td></tr>
<tr><th id="121">121</th><td>  CVT_95_addRegGPRCOperands,</td></tr>
<tr><th id="122">122</th><td>  CVT_95_addRegGPRCNoR0Operands,</td></tr>
<tr><th id="123">123</th><td>  CVT_95_addS16ImmOperands,</td></tr>
<tr><th id="124">124</th><td>  CVT_95_addImmOperands,</td></tr>
<tr><th id="125">125</th><td>  CVT_95_addU16ImmOperands,</td></tr>
<tr><th id="126">126</th><td>  CVT_95_addBranchTargetOperands,</td></tr>
<tr><th id="127">127</th><td>  CVT_95_addRegCRBITRCOperands,</td></tr>
<tr><th id="128">128</th><td>  CVT_imm_95_3,</td></tr>
<tr><th id="129">129</th><td>  CVT_imm_95_2,</td></tr>
<tr><th id="130">130</th><td>  CVT_imm_95_0,</td></tr>
<tr><th id="131">131</th><td>  CVT_95_addRegVRRCOperands,</td></tr>
<tr><th id="132">132</th><td>  CVT_imm_95_8,</td></tr>
<tr><th id="133">133</th><td>  CVT_imm_95_10,</td></tr>
<tr><th id="134">134</th><td>  CVT_imm_95_76,</td></tr>
<tr><th id="135">135</th><td>  CVT_regCR0,</td></tr>
<tr><th id="136">136</th><td>  CVT_95_addRegCRRCOperands,</td></tr>
<tr><th id="137">137</th><td>  CVT_imm_95_79,</td></tr>
<tr><th id="138">138</th><td>  CVT_imm_95_78,</td></tr>
<tr><th id="139">139</th><td>  CVT_imm_95_4,</td></tr>
<tr><th id="140">140</th><td>  CVT_imm_95_7,</td></tr>
<tr><th id="141">141</th><td>  CVT_imm_95_6,</td></tr>
<tr><th id="142">142</th><td>  CVT_imm_95_44,</td></tr>
<tr><th id="143">143</th><td>  CVT_imm_95_47,</td></tr>
<tr><th id="144">144</th><td>  CVT_imm_95_46,</td></tr>
<tr><th id="145">145</th><td>  CVT_imm_95_36,</td></tr>
<tr><th id="146">146</th><td>  CVT_imm_95_39,</td></tr>
<tr><th id="147">147</th><td>  CVT_imm_95_38,</td></tr>
<tr><th id="148">148</th><td>  CVT_imm_95_12,</td></tr>
<tr><th id="149">149</th><td>  CVT_imm_95_15,</td></tr>
<tr><th id="150">150</th><td>  CVT_imm_95_14,</td></tr>
<tr><th id="151">151</th><td>  CVT_imm_95_68,</td></tr>
<tr><th id="152">152</th><td>  CVT_imm_95_71,</td></tr>
<tr><th id="153">153</th><td>  CVT_imm_95_70,</td></tr>
<tr><th id="154">154</th><td>  CVT_imm_95_100,</td></tr>
<tr><th id="155">155</th><td>  CVT_imm_95_103,</td></tr>
<tr><th id="156">156</th><td>  CVT_imm_95_102,</td></tr>
<tr><th id="157">157</th><td>  CVT_imm_95_108,</td></tr>
<tr><th id="158">158</th><td>  CVT_imm_95_111,</td></tr>
<tr><th id="159">159</th><td>  CVT_imm_95_110,</td></tr>
<tr><th id="160">160</th><td>  CVT_imm_95_31,</td></tr>
<tr><th id="161">161</th><td>  CVT_95_addRegGxRCNoR0Operands,</td></tr>
<tr><th id="162">162</th><td>  CVT_95_addRegGxRCOperands,</td></tr>
<tr><th id="163">163</th><td>  CVT_regR0,</td></tr>
<tr><th id="164">164</th><td>  CVT_95_addRegSPERCOperands,</td></tr>
<tr><th id="165">165</th><td>  CVT_95_addRegSPE4RCOperands,</td></tr>
<tr><th id="166">166</th><td>  CVT_95_addRegF4RCOperands,</td></tr>
<tr><th id="167">167</th><td>  CVT_95_addRegF8RCOperands,</td></tr>
<tr><th id="168">168</th><td>  CVT_95_addRegG8RCNoX0Operands,</td></tr>
<tr><th id="169">169</th><td>  CVT_regCR0EQ,</td></tr>
<tr><th id="170">170</th><td>  CVT_regCR0GT,</td></tr>
<tr><th id="171">171</th><td>  CVT_regCR0LT,</td></tr>
<tr><th id="172">172</th><td>  CVT_regZERO8,</td></tr>
<tr><th id="173">173</th><td>  CVT_regZERO,</td></tr>
<tr><th id="174">174</th><td>  CVT_imm_95_1,</td></tr>
<tr><th id="175">175</th><td>  CVT_95_addRegVFRCOperands,</td></tr>
<tr><th id="176">176</th><td>  CVT_95_addRegVSFRCOperands,</td></tr>
<tr><th id="177">177</th><td>  CVT_95_addRegVSSRCOperands,</td></tr>
<tr><th id="178">178</th><td>  CVT_95_addRegVSRCOperands,</td></tr>
<tr><th id="179">179</th><td>  CVT_95_addRegVSRpRCOperands,</td></tr>
<tr><th id="180">180</th><td>  CVT_imm_95_29,</td></tr>
<tr><th id="181">181</th><td>  CVT_imm_95_280,</td></tr>
<tr><th id="182">182</th><td>  CVT_imm_95_128,</td></tr>
<tr><th id="183">183</th><td>  CVT_imm_95_129,</td></tr>
<tr><th id="184">184</th><td>  CVT_imm_95_130,</td></tr>
<tr><th id="185">185</th><td>  CVT_imm_95_131,</td></tr>
<tr><th id="186">186</th><td>  CVT_imm_95_132,</td></tr>
<tr><th id="187">187</th><td>  CVT_imm_95_133,</td></tr>
<tr><th id="188">188</th><td>  CVT_imm_95_134,</td></tr>
<tr><th id="189">189</th><td>  CVT_imm_95_135,</td></tr>
<tr><th id="190">190</th><td>  CVT_imm_95_28,</td></tr>
<tr><th id="191">191</th><td>  CVT_imm_95_9,</td></tr>
<tr><th id="192">192</th><td>  CVT_imm_95_19,</td></tr>
<tr><th id="193">193</th><td>  CVT_imm_95_537,</td></tr>
<tr><th id="194">194</th><td>  CVT_imm_95_539,</td></tr>
<tr><th id="195">195</th><td>  CVT_imm_95_541,</td></tr>
<tr><th id="196">196</th><td>  CVT_imm_95_543,</td></tr>
<tr><th id="197">197</th><td>  CVT_imm_95_536,</td></tr>
<tr><th id="198">198</th><td>  CVT_imm_95_538,</td></tr>
<tr><th id="199">199</th><td>  CVT_imm_95_540,</td></tr>
<tr><th id="200">200</th><td>  CVT_imm_95_542,</td></tr>
<tr><th id="201">201</th><td>  CVT_imm_95_1018,</td></tr>
<tr><th id="202">202</th><td>  CVT_imm_95_981,</td></tr>
<tr><th id="203">203</th><td>  CVT_imm_95_22,</td></tr>
<tr><th id="204">204</th><td>  CVT_imm_95_17,</td></tr>
<tr><th id="205">205</th><td>  CVT_imm_95_18,</td></tr>
<tr><th id="206">206</th><td>  CVT_imm_95_980,</td></tr>
<tr><th id="207">207</th><td>  CVT_imm_95_529,</td></tr>
<tr><th id="208">208</th><td>  CVT_imm_95_531,</td></tr>
<tr><th id="209">209</th><td>  CVT_imm_95_533,</td></tr>
<tr><th id="210">210</th><td>  CVT_imm_95_535,</td></tr>
<tr><th id="211">211</th><td>  CVT_imm_95_528,</td></tr>
<tr><th id="212">212</th><td>  CVT_imm_95_530,</td></tr>
<tr><th id="213">213</th><td>  CVT_imm_95_532,</td></tr>
<tr><th id="214">214</th><td>  CVT_imm_95_534,</td></tr>
<tr><th id="215">215</th><td>  CVT_imm_95_1019,</td></tr>
<tr><th id="216">216</th><td>  CVT_95_addCRBitMaskOperands,</td></tr>
<tr><th id="217">217</th><td>  CVT_imm_95_48,</td></tr>
<tr><th id="218">218</th><td>  CVT_imm_95_896,</td></tr>
<tr><th id="219">219</th><td>  CVT_imm_95_287,</td></tr>
<tr><th id="220">220</th><td>  CVT_imm_95_5,</td></tr>
<tr><th id="221">221</th><td>  CVT_imm_95_25,</td></tr>
<tr><th id="222">222</th><td>  CVT_imm_95_512,</td></tr>
<tr><th id="223">223</th><td>  CVT_imm_95_272,</td></tr>
<tr><th id="224">224</th><td>  CVT_imm_95_273,</td></tr>
<tr><th id="225">225</th><td>  CVT_imm_95_274,</td></tr>
<tr><th id="226">226</th><td>  CVT_imm_95_275,</td></tr>
<tr><th id="227">227</th><td>  CVT_imm_95_260,</td></tr>
<tr><th id="228">228</th><td>  CVT_imm_95_261,</td></tr>
<tr><th id="229">229</th><td>  CVT_imm_95_262,</td></tr>
<tr><th id="230">230</th><td>  CVT_imm_95_263,</td></tr>
<tr><th id="231">231</th><td>  CVT_imm_95_26,</td></tr>
<tr><th id="232">232</th><td>  CVT_imm_95_27,</td></tr>
<tr><th id="233">233</th><td>  CVT_imm_95_990,</td></tr>
<tr><th id="234">234</th><td>  CVT_imm_95_991,</td></tr>
<tr><th id="235">235</th><td>  CVT_imm_95_268,</td></tr>
<tr><th id="236">236</th><td>  CVT_imm_95_988,</td></tr>
<tr><th id="237">237</th><td>  CVT_imm_95_989,</td></tr>
<tr><th id="238">238</th><td>  CVT_imm_95_269,</td></tr>
<tr><th id="239">239</th><td>  CVT_imm_95_986,</td></tr>
<tr><th id="240">240</th><td>  CVT_imm_95_13,</td></tr>
<tr><th id="241">241</th><td>  CVT_imm_95_255,</td></tr>
<tr><th id="242">242</th><td>  CVT_imm_95_284,</td></tr>
<tr><th id="243">243</th><td>  CVT_imm_95_285,</td></tr>
<tr><th id="244">244</th><td>  CVT_regX0,</td></tr>
<tr><th id="245">245</th><td>  CVT_95_addRegACCRCOperands,</td></tr>
<tr><th id="246">246</th><td>  CVT_95_addRegVSRpEvenRCOperands,</td></tr>
<tr><th id="247">247</th><td>  CVT_imm_95_20,</td></tr>
<tr><th id="248">248</th><td>  CVT_imm_95_16,</td></tr>
<tr><th id="249">249</th><td>  CVT_imm_95_24,</td></tr>
<tr><th id="250">250</th><td>  CVT_NUM_CONVERTERS</td></tr>
<tr><th id="251">251</th><td>};</td></tr>
<tr><th id="252">252</th><td></td></tr>
<tr><th id="253">253</th><td><b>enum</b> InstructionConversionKind {</td></tr>
<tr><th id="254">254</th><td>  Convert__RegG8RC1_0__RegG8RC1_1__TLSReg1_2,</td></tr>
<tr><th id="255">255</th><td>  Convert__RegGPRC1_0__RegGPRC1_1__RegGPRC1_2,</td></tr>
<tr><th id="256">256</th><td>  Convert__RegGPRC1_1__RegGPRC1_2__RegGPRC1_3,</td></tr>
<tr><th id="257">257</th><td>  Convert__RegGPRC1_0__RegGPRCNoR01_1__S16Imm1_2,</td></tr>
<tr><th id="258">258</th><td>  Convert__RegGPRC1_0__RegGPRC1_1__S16Imm1_2,</td></tr>
<tr><th id="259">259</th><td>  Convert__RegGPRC1_1__RegGPRC1_2__S16Imm1_3,</td></tr>
<tr><th id="260">260</th><td>  Convert__RegGPRC1_0__RegGPRCNoR01_1__S17Imm1_2,</td></tr>
<tr><th id="261">261</th><td>  Convert__RegGPRC1_0__RegGPRC1_1,</td></tr>
<tr><th id="262">262</th><td>  Convert__RegGPRC1_1__RegGPRC1_2,</td></tr>
<tr><th id="263">263</th><td>  Convert__RegG8RC1_0__Imm1_1,</td></tr>
<tr><th id="264">264</th><td>  Convert__RegGPRC1_1__RegGPRC1_2__U16Imm1_3,</td></tr>
<tr><th id="265">265</th><td>  Convert_NoOperands,</td></tr>
<tr><th id="266">266</th><td>  Convert__DirectBr1_0,</td></tr>
<tr><th id="267">267</th><td>  Convert__U5Imm1_0__RegCRBITRC1_1__CondBr1_2,</td></tr>
<tr><th id="268">268</th><td>  Convert__U5Imm1_1__ATBitsAsHint1_0__RegCRBITRC1_2__CondBr1_3,</td></tr>
<tr><th id="269">269</th><td>  Convert__U5Imm1_0__imm_95_3__RegCRBITRC1_1__CondBr1_2,</td></tr>
<tr><th id="270">270</th><td>  Convert__U5Imm1_0__imm_95_2__RegCRBITRC1_1__CondBr1_2,</td></tr>
<tr><th id="271">271</th><td>  Convert__U5Imm1_0__RegCRBITRC1_1__imm_95_0,</td></tr>
<tr><th id="272">272</th><td>  Convert__U5Imm1_0__RegCRBITRC1_1__Imm1_2,</td></tr>
<tr><th id="273">273</th><td>  Convert__RegVRRC1_1__RegVRRC1_2__U1Imm1_3,</td></tr>
<tr><th id="274">274</th><td>  Convert__RegVRRC1_1__RegVRRC1_2__RegVRRC1_3,</td></tr>
<tr><th id="275">275</th><td>  Convert__RegVRRC1_1__RegVRRC1_2,</td></tr>
<tr><th id="276">276</th><td>  Convert__RegVRRC1_1__RegVRRC1_2__RegVRRC1_3__U1Imm1_4,</td></tr>
<tr><th id="277">277</th><td>  Convert__CondBr1_0,</td></tr>
<tr><th id="278">278</th><td>  Convert__imm_95_0__RegCRBITRC1_0__CondBr1_1,</td></tr>
<tr><th id="279">279</th><td>  Convert__imm_95_0__RegCRBITRC1_0__imm_95_0,</td></tr>
<tr><th id="280">280</th><td>  Convert__imm_95_8__RegCRBITRC1_0__CondBr1_1,</td></tr>
<tr><th id="281">281</th><td>  Convert__imm_95_8__RegCRBITRC1_0__imm_95_0,</td></tr>
<tr><th id="282">282</th><td>  Convert__imm_95_2__RegCRBITRC1_0__CondBr1_1,</td></tr>
<tr><th id="283">283</th><td>  Convert__imm_95_2__RegCRBITRC1_0__imm_95_0,</td></tr>
<tr><th id="284">284</th><td>  Convert__imm_95_10__RegCRBITRC1_0__CondBr1_1,</td></tr>
<tr><th id="285">285</th><td>  Convert__imm_95_10__RegCRBITRC1_0__imm_95_0,</td></tr>
<tr><th id="286">286</th><td>  Convert__imm_95_76__regCR0__CondBr1_0,</td></tr>
<tr><th id="287">287</th><td>  Convert__imm_95_76__RegCRRC1_0__CondBr1_1,</td></tr>
<tr><th id="288">288</th><td>  Convert__imm_95_79__regCR0__CondBr1_0,</td></tr>
<tr><th id="289">289</th><td>  Convert__imm_95_79__RegCRRC1_0__CondBr1_1,</td></tr>
<tr><th id="290">290</th><td>  Convert__imm_95_78__regCR0__CondBr1_0,</td></tr>
<tr><th id="291">291</th><td>  Convert__imm_95_78__RegCRRC1_0__CondBr1_1,</td></tr>
<tr><th id="292">292</th><td>  Convert__imm_95_76__regCR0,</td></tr>
<tr><th id="293">293</th><td>  Convert__imm_95_76__RegCRRC1_0,</td></tr>
<tr><th id="294">294</th><td>  Convert__imm_95_79__regCR0,</td></tr>
<tr><th id="295">295</th><td>  Convert__imm_95_79__RegCRRC1_0,</td></tr>
<tr><th id="296">296</th><td>  Convert__imm_95_78__regCR0,</td></tr>
<tr><th id="297">297</th><td>  Convert__imm_95_78__RegCRRC1_0,</td></tr>
<tr><th id="298">298</th><td>  Convert__imm_95_4__RegCRBITRC1_0__CondBr1_1,</td></tr>
<tr><th id="299">299</th><td>  Convert__imm_95_7__RegCRBITRC1_0__CondBr1_1,</td></tr>
<tr><th id="300">300</th><td>  Convert__imm_95_6__RegCRBITRC1_0__CondBr1_1,</td></tr>
<tr><th id="301">301</th><td>  Convert__imm_95_4__RegCRBITRC1_0__imm_95_0,</td></tr>
<tr><th id="302">302</th><td>  Convert__imm_95_7__RegCRBITRC1_0__imm_95_0,</td></tr>
<tr><th id="303">303</th><td>  Convert__imm_95_6__RegCRBITRC1_0__imm_95_0,</td></tr>
<tr><th id="304">304</th><td>  Convert__imm_95_4__regCR0__CondBr1_0,</td></tr>
<tr><th id="305">305</th><td>  Convert__imm_95_4__RegCRRC1_0__CondBr1_1,</td></tr>
<tr><th id="306">306</th><td>  Convert__imm_95_7__regCR0__CondBr1_0,</td></tr>
<tr><th id="307">307</th><td>  Convert__imm_95_7__RegCRRC1_0__CondBr1_1,</td></tr>
<tr><th id="308">308</th><td>  Convert__imm_95_6__regCR0__CondBr1_0,</td></tr>
<tr><th id="309">309</th><td>  Convert__imm_95_6__RegCRRC1_0__CondBr1_1,</td></tr>
<tr><th id="310">310</th><td>  Convert__imm_95_4__regCR0,</td></tr>
<tr><th id="311">311</th><td>  Convert__imm_95_4__RegCRRC1_0,</td></tr>
<tr><th id="312">312</th><td>  Convert__imm_95_7__regCR0,</td></tr>
<tr><th id="313">313</th><td>  Convert__imm_95_7__RegCRRC1_0,</td></tr>
<tr><th id="314">314</th><td>  Convert__imm_95_6__regCR0,</td></tr>
<tr><th id="315">315</th><td>  Convert__imm_95_6__RegCRRC1_0,</td></tr>
<tr><th id="316">316</th><td>  Convert__imm_95_44__regCR0__CondBr1_0,</td></tr>
<tr><th id="317">317</th><td>  Convert__imm_95_44__RegCRRC1_0__CondBr1_1,</td></tr>
<tr><th id="318">318</th><td>  Convert__imm_95_47__regCR0__CondBr1_0,</td></tr>
<tr><th id="319">319</th><td>  Convert__imm_95_47__RegCRRC1_0__CondBr1_1,</td></tr>
<tr><th id="320">320</th><td>  Convert__imm_95_46__regCR0__CondBr1_0,</td></tr>
<tr><th id="321">321</th><td>  Convert__imm_95_46__RegCRRC1_0__CondBr1_1,</td></tr>
<tr><th id="322">322</th><td>  Convert__imm_95_44__regCR0,</td></tr>
<tr><th id="323">323</th><td>  Convert__imm_95_44__RegCRRC1_0,</td></tr>
<tr><th id="324">324</th><td>  Convert__imm_95_47__regCR0,</td></tr>
<tr><th id="325">325</th><td>  Convert__imm_95_47__RegCRRC1_0,</td></tr>
<tr><th id="326">326</th><td>  Convert__imm_95_46__regCR0,</td></tr>
<tr><th id="327">327</th><td>  Convert__imm_95_46__RegCRRC1_0,</td></tr>
<tr><th id="328">328</th><td>  Convert__DirectBr1_0__Imm1_1,</td></tr>
<tr><th id="329">329</th><td>  Convert__imm_95_36__regCR0__CondBr1_0,</td></tr>
<tr><th id="330">330</th><td>  Convert__imm_95_36__RegCRRC1_0__CondBr1_1,</td></tr>
<tr><th id="331">331</th><td>  Convert__imm_95_39__regCR0__CondBr1_0,</td></tr>
<tr><th id="332">332</th><td>  Convert__imm_95_39__RegCRRC1_0__CondBr1_1,</td></tr>
<tr><th id="333">333</th><td>  Convert__imm_95_38__regCR0__CondBr1_0,</td></tr>
<tr><th id="334">334</th><td>  Convert__imm_95_38__RegCRRC1_0__CondBr1_1,</td></tr>
<tr><th id="335">335</th><td>  Convert__imm_95_36__regCR0,</td></tr>
<tr><th id="336">336</th><td>  Convert__imm_95_36__RegCRRC1_0,</td></tr>
<tr><th id="337">337</th><td>  Convert__imm_95_39__regCR0,</td></tr>
<tr><th id="338">338</th><td>  Convert__imm_95_39__RegCRRC1_0,</td></tr>
<tr><th id="339">339</th><td>  Convert__imm_95_38__regCR0,</td></tr>
<tr><th id="340">340</th><td>  Convert__imm_95_38__RegCRRC1_0,</td></tr>
<tr><th id="341">341</th><td>  Convert__imm_95_12__regCR0__CondBr1_0,</td></tr>
<tr><th id="342">342</th><td>  Convert__imm_95_12__RegCRRC1_0__CondBr1_1,</td></tr>
<tr><th id="343">343</th><td>  Convert__imm_95_15__regCR0__CondBr1_0,</td></tr>
<tr><th id="344">344</th><td>  Convert__imm_95_15__RegCRRC1_0__CondBr1_1,</td></tr>
<tr><th id="345">345</th><td>  Convert__imm_95_14__regCR0__CondBr1_0,</td></tr>
<tr><th id="346">346</th><td>  Convert__imm_95_14__RegCRRC1_0__CondBr1_1,</td></tr>
<tr><th id="347">347</th><td>  Convert__imm_95_12__regCR0,</td></tr>
<tr><th id="348">348</th><td>  Convert__imm_95_12__RegCRRC1_0,</td></tr>
<tr><th id="349">349</th><td>  Convert__imm_95_15__regCR0,</td></tr>
<tr><th id="350">350</th><td>  Convert__imm_95_15__RegCRRC1_0,</td></tr>
<tr><th id="351">351</th><td>  Convert__imm_95_14__regCR0,</td></tr>
<tr><th id="352">352</th><td>  Convert__imm_95_14__RegCRRC1_0,</td></tr>
<tr><th id="353">353</th><td>  Convert__imm_95_68__regCR0__CondBr1_0,</td></tr>
<tr><th id="354">354</th><td>  Convert__imm_95_68__RegCRRC1_0__CondBr1_1,</td></tr>
<tr><th id="355">355</th><td>  Convert__imm_95_71__regCR0__CondBr1_0,</td></tr>
<tr><th id="356">356</th><td>  Convert__imm_95_71__RegCRRC1_0__CondBr1_1,</td></tr>
<tr><th id="357">357</th><td>  Convert__imm_95_70__regCR0__CondBr1_0,</td></tr>
<tr><th id="358">358</th><td>  Convert__imm_95_70__RegCRRC1_0__CondBr1_1,</td></tr>
<tr><th id="359">359</th><td>  Convert__imm_95_68__regCR0,</td></tr>
<tr><th id="360">360</th><td>  Convert__imm_95_68__RegCRRC1_0,</td></tr>
<tr><th id="361">361</th><td>  Convert__imm_95_71__regCR0,</td></tr>
<tr><th id="362">362</th><td>  Convert__imm_95_71__RegCRRC1_0,</td></tr>
<tr><th id="363">363</th><td>  Convert__imm_95_70__regCR0,</td></tr>
<tr><th id="364">364</th><td>  Convert__imm_95_70__RegCRRC1_0,</td></tr>
<tr><th id="365">365</th><td>  Convert__imm_95_100__regCR0__CondBr1_0,</td></tr>
<tr><th id="366">366</th><td>  Convert__imm_95_100__RegCRRC1_0__CondBr1_1,</td></tr>
<tr><th id="367">367</th><td>  Convert__imm_95_103__regCR0__CondBr1_0,</td></tr>
<tr><th id="368">368</th><td>  Convert__imm_95_103__RegCRRC1_0__CondBr1_1,</td></tr>
<tr><th id="369">369</th><td>  Convert__imm_95_102__regCR0__CondBr1_0,</td></tr>
<tr><th id="370">370</th><td>  Convert__imm_95_102__RegCRRC1_0__CondBr1_1,</td></tr>
<tr><th id="371">371</th><td>  Convert__imm_95_100__regCR0,</td></tr>
<tr><th id="372">372</th><td>  Convert__imm_95_100__RegCRRC1_0,</td></tr>
<tr><th id="373">373</th><td>  Convert__imm_95_103__regCR0,</td></tr>
<tr><th id="374">374</th><td>  Convert__imm_95_103__RegCRRC1_0,</td></tr>
<tr><th id="375">375</th><td>  Convert__imm_95_102__regCR0,</td></tr>
<tr><th id="376">376</th><td>  Convert__imm_95_102__RegCRRC1_0,</td></tr>
<tr><th id="377">377</th><td>  Convert__RegG8RC1_0__RegG8RC1_1__RegG8RC1_2,</td></tr>
<tr><th id="378">378</th><td>  Convert__imm_95_108__regCR0__CondBr1_0,</td></tr>
<tr><th id="379">379</th><td>  Convert__imm_95_108__RegCRRC1_0__CondBr1_1,</td></tr>
<tr><th id="380">380</th><td>  Convert__imm_95_111__regCR0__CondBr1_0,</td></tr>
<tr><th id="381">381</th><td>  Convert__imm_95_111__RegCRRC1_0__CondBr1_1,</td></tr>
<tr><th id="382">382</th><td>  Convert__imm_95_110__regCR0__CondBr1_0,</td></tr>
<tr><th id="383">383</th><td>  Convert__imm_95_110__RegCRRC1_0__CondBr1_1,</td></tr>
<tr><th id="384">384</th><td>  Convert__imm_95_108__regCR0,</td></tr>
<tr><th id="385">385</th><td>  Convert__imm_95_108__RegCRRC1_0,</td></tr>
<tr><th id="386">386</th><td>  Convert__imm_95_111__regCR0,</td></tr>
<tr><th id="387">387</th><td>  Convert__imm_95_111__RegCRRC1_0,</td></tr>
<tr><th id="388">388</th><td>  Convert__imm_95_110__regCR0,</td></tr>
<tr><th id="389">389</th><td>  Convert__imm_95_110__RegCRRC1_0,</td></tr>
<tr><th id="390">390</th><td>  Convert__imm_95_12__RegCRBITRC1_0__CondBr1_1,</td></tr>
<tr><th id="391">391</th><td>  Convert__imm_95_15__RegCRBITRC1_0__CondBr1_1,</td></tr>
<tr><th id="392">392</th><td>  Convert__imm_95_14__RegCRBITRC1_0__CondBr1_1,</td></tr>
<tr><th id="393">393</th><td>  Convert__imm_95_12__RegCRBITRC1_0__imm_95_0,</td></tr>
<tr><th id="394">394</th><td>  Convert__imm_95_15__RegCRBITRC1_0__imm_95_0,</td></tr>
<tr><th id="395">395</th><td>  Convert__imm_95_14__RegCRBITRC1_0__imm_95_0,</td></tr>
<tr><th id="396">396</th><td>  Convert__RegG8RC1_0__RegG8RC1_1__imm_95_0__U6Imm1_2,</td></tr>
<tr><th id="397">397</th><td>  Convert__RegG8RC1_0__RegGPRC1_1__imm_95_0__U6Imm1_2,</td></tr>
<tr><th id="398">398</th><td>  Convert__RegG8RC1_1__RegG8RC1_2__imm_95_0__U6Imm1_3,</td></tr>
<tr><th id="399">399</th><td>  Convert__RegG8RC1_0__RegG8RC1_1__U6Imm1_2__U6Imm1_3,</td></tr>
<tr><th id="400">400</th><td>  Convert__RegG8RC1_1__RegG8RC1_2__U6Imm1_3__U6Imm1_4,</td></tr>
<tr><th id="401">401</th><td>  Convert__RegGPRC1_0__RegGPRC1_1__U5Imm1_2__U5Imm1_3,</td></tr>
<tr><th id="402">402</th><td>  Convert__RegGPRC1_1__RegGPRC1_2__U5Imm1_3__U5Imm1_4,</td></tr>
<tr><th id="403">403</th><td>  Convert__RegG8RC1_0__RegG8RC1_1__imm_95_0__U5Imm1_2__imm_95_31,</td></tr>
<tr><th id="404">404</th><td>  Convert__RegGPRC1_0__RegGPRC1_1__imm_95_0__U5Imm1_2__imm_95_31,</td></tr>
<tr><th id="405">405</th><td>  Convert__RegG8RC1_1__RegG8RC1_2__imm_95_0__U5Imm1_3__imm_95_31,</td></tr>
<tr><th id="406">406</th><td>  Convert__RegGPRC1_1__RegGPRC1_2__imm_95_0__U5Imm1_3__imm_95_31,</td></tr>
<tr><th id="407">407</th><td>  Convert__RegG8RC1_0__RegG8RC1_1__U6Imm1_2,</td></tr>
<tr><th id="408">408</th><td>  Convert__RegG8RC1_1__RegG8RC1_2__U6Imm1_3,</td></tr>
<tr><th id="409">409</th><td>  Convert__RegGPRC1_0__RegGPRC1_1__U5Imm1_2,</td></tr>
<tr><th id="410">410</th><td>  Convert__RegGPRC1_1__RegGPRC1_2__U5Imm1_3,</td></tr>
<tr><th id="411">411</th><td>  Convert__RegCRRC1_0__RegGPRC1_2__RegGPRC1_3,</td></tr>
<tr><th id="412">412</th><td>  Convert__RegCRRC1_0__RegG8RC1_2__RegG8RC1_3,</td></tr>
<tr><th id="413">413</th><td>  Convert__regCR0__RegG8RC1_0__RegG8RC1_1,</td></tr>
<tr><th id="414">414</th><td>  Convert__RegCRRC1_0__RegG8RC1_1__RegG8RC1_2,</td></tr>
<tr><th id="415">415</th><td>  Convert__regCR0__RegG8RC1_0__S16Imm1_1,</td></tr>
<tr><th id="416">416</th><td>  Convert__RegCRRC1_0__RegG8RC1_1__S16Imm1_2,</td></tr>
<tr><th id="417">417</th><td>  Convert__RegCRBITRC1_0__RegG8RC1_1__RegG8RC1_2,</td></tr>
<tr><th id="418">418</th><td>  Convert__RegCRRC1_0__RegGPRC1_2__S16Imm1_3,</td></tr>
<tr><th id="419">419</th><td>  Convert__RegCRRC1_0__RegG8RC1_2__S16Imm1_3,</td></tr>
<tr><th id="420">420</th><td>  Convert__regCR0__RegG8RC1_0__U16Imm1_1,</td></tr>
<tr><th id="421">421</th><td>  Convert__RegCRRC1_0__RegG8RC1_1__U16Imm1_2,</td></tr>
<tr><th id="422">422</th><td>  Convert__RegCRRC1_0__RegGPRC1_2__U16Imm1_3,</td></tr>
<tr><th id="423">423</th><td>  Convert__RegCRRC1_0__RegG8RC1_2__U16Imm1_3,</td></tr>
<tr><th id="424">424</th><td>  Convert__regCR0__RegGPRC1_0__RegGPRC1_1,</td></tr>
<tr><th id="425">425</th><td>  Convert__RegCRRC1_0__RegGPRC1_1__RegGPRC1_2,</td></tr>
<tr><th id="426">426</th><td>  Convert__regCR0__RegGPRC1_0__U16Imm1_1,</td></tr>
<tr><th id="427">427</th><td>  Convert__RegCRRC1_0__RegGPRC1_1__U16Imm1_2,</td></tr>
<tr><th id="428">428</th><td>  Convert__RegCRBITRC1_0__U1Imm1_1__RegG8RC1_2__RegG8RC1_3,</td></tr>
<tr><th id="429">429</th><td>  Convert__regCR0__RegGPRC1_0__S16Imm1_1,</td></tr>
<tr><th id="430">430</th><td>  Convert__RegCRRC1_0__RegGPRC1_1__S16Imm1_2,</td></tr>
<tr><th id="431">431</th><td>  Convert__RegG8RC1_0__RegG8RC1_1,</td></tr>
<tr><th id="432">432</th><td>  Convert__RegG8RC1_1__RegG8RC1_2,</td></tr>
<tr><th id="433">433</th><td>  Convert__RegGPRC1_0__RegGPRC1_1__U1Imm1_2,</td></tr>
<tr><th id="434">434</th><td>  Convert__RegCRBITRC1_0__RegCRBITRC1_1__RegCRBITRC1_2,</td></tr>
<tr><th id="435">435</th><td>  Convert__RegCRBITRC1_0__RegCRBITRC1_0__RegCRBITRC1_0,</td></tr>
<tr><th id="436">436</th><td>  Convert__RegCRBITRC1_0__RegCRBITRC1_1__RegCRBITRC1_1,</td></tr>
<tr><th id="437">437</th><td>  Convert__RegG8RC1_0__U2Imm1_1,</td></tr>
<tr><th id="438">438</th><td>  Convert__RegGxRCNoR01_0__RegGxRC1_1,</td></tr>
<tr><th id="439">439</th><td>  Convert__U3Imm1_2__RegGxRCNoR01_0__RegGxRC1_1,</td></tr>
<tr><th id="440">440</th><td>  Convert__U5Imm1_2__RegGxRCNoR01_0__RegGxRC1_1,</td></tr>
<tr><th id="441">441</th><td>  Convert__RegGxRCNoR01_0__RegGxRC1_1__U5Imm1_2,</td></tr>
<tr><th id="442">442</th><td>  Convert__RegGxRCNoR01_1__RegGxRC1_2__U5Imm1_0,</td></tr>
<tr><th id="443">443</th><td>  Convert__regR0__regR0,</td></tr>
<tr><th id="444">444</th><td>  Convert__RegG8RC1_1__RegG8RC1_2__RegG8RC1_3,</td></tr>
<tr><th id="445">445</th><td>  Convert__U5Imm1_0,</td></tr>
<tr><th id="446">446</th><td>  Convert__U5Imm1_2__RegGPRC1_0__RegGPRC1_1,</td></tr>
<tr><th id="447">447</th><td>  Convert__RegSPERC1_0__RegSPERC1_1,</td></tr>
<tr><th id="448">448</th><td>  Convert__RegSPERC1_0__RegSPERC1_1__RegSPERC1_2,</td></tr>
<tr><th id="449">449</th><td>  Convert__RegSPERC1_0__RegSPE4RC1_1,</td></tr>
<tr><th id="450">450</th><td>  Convert__RegSPERC1_0__RegGPRC1_1,</td></tr>
<tr><th id="451">451</th><td>  Convert__RegCRRC1_0__RegSPERC1_1__RegSPERC1_2,</td></tr>
<tr><th id="452">452</th><td>  Convert__RegGPRC1_0__RegSPERC1_1,</td></tr>
<tr><th id="453">453</th><td>  Convert__RegSPE4RC1_0__RegSPE4RC1_1,</td></tr>
<tr><th id="454">454</th><td>  Convert__RegSPE4RC1_0__RegSPE4RC1_1__RegSPE4RC1_2,</td></tr>
<tr><th id="455">455</th><td>  Convert__RegSPE4RC1_0__RegSPERC1_1,</td></tr>
<tr><th id="456">456</th><td>  Convert__RegSPE4RC1_0__RegGPRC1_1,</td></tr>
<tr><th id="457">457</th><td>  Convert__RegCRRC1_0__RegSPE4RC1_1__RegSPE4RC1_2,</td></tr>
<tr><th id="458">458</th><td>  Convert__RegGPRC1_0__RegSPE4RC1_1,</td></tr>
<tr><th id="459">459</th><td>  Convert__RegSPERC1_0__RegSPERC1_2__U5Imm1_1,</td></tr>
<tr><th id="460">460</th><td>  Convert__RegSPERC1_0__DispSPE81_1__RegGxRCNoR01_2,</td></tr>
<tr><th id="461">461</th><td>  Convert__RegSPERC1_0__RegGxRCNoR01_1__RegGxRC1_2,</td></tr>
<tr><th id="462">462</th><td>  Convert__RegSPERC1_0__DispSPE21_1__RegGxRCNoR01_2,</td></tr>
<tr><th id="463">463</th><td>  Convert__RegSPERC1_0__DispSPE41_1__RegGxRCNoR01_2,</td></tr>
<tr><th id="464">464</th><td>  Convert__RegSPERC1_0__RegGPRC1_1__RegGPRC1_2,</td></tr>
<tr><th id="465">465</th><td>  Convert__RegSPERC1_0__RegSPERC1_1__U5Imm1_2,</td></tr>
<tr><th id="466">466</th><td>  Convert__RegSPERC1_1__RegSPERC1_2__RegSPERC1_3__imm_95_0,</td></tr>
<tr><th id="467">467</th><td>  Convert__RegSPERC1_0__S5Imm1_1,</td></tr>
<tr><th id="468">468</th><td>  Convert__RegSPERC1_0__U5Imm1_1__RegSPERC1_2,</td></tr>
<tr><th id="469">469</th><td>  Convert__RegF4RC1_0__RegF4RC1_1,</td></tr>
<tr><th id="470">470</th><td>  Convert__RegF4RC1_1__RegF4RC1_2,</td></tr>
<tr><th id="471">471</th><td>  Convert__RegF8RC1_0__RegF8RC1_1__RegF8RC1_2,</td></tr>
<tr><th id="472">472</th><td>  Convert__RegF8RC1_1__RegF8RC1_2__RegF8RC1_3,</td></tr>
<tr><th id="473">473</th><td>  Convert__RegF4RC1_0__RegF4RC1_1__RegF4RC1_2,</td></tr>
<tr><th id="474">474</th><td>  Convert__RegF4RC1_1__RegF4RC1_2__RegF4RC1_3,</td></tr>
<tr><th id="475">475</th><td>  Convert__RegF8RC1_0__RegF8RC1_1,</td></tr>
<tr><th id="476">476</th><td>  Convert__RegF8RC1_1__RegF8RC1_2,</td></tr>
<tr><th id="477">477</th><td>  Convert__RegF4RC1_0__RegF8RC1_1,</td></tr>
<tr><th id="478">478</th><td>  Convert__RegF4RC1_1__RegF8RC1_2,</td></tr>
<tr><th id="479">479</th><td>  Convert__RegCRRC1_0__RegF4RC1_1__RegF4RC1_2,</td></tr>
<tr><th id="480">480</th><td>  Convert__RegF8RC1_0__RegF8RC1_1__RegF8RC1_2__RegF8RC1_3,</td></tr>
<tr><th id="481">481</th><td>  Convert__RegF8RC1_1__RegF8RC1_2__RegF8RC1_3__RegF8RC1_4,</td></tr>
<tr><th id="482">482</th><td>  Convert__RegF4RC1_0__RegF4RC1_1__RegF4RC1_2__RegF4RC1_3,</td></tr>
<tr><th id="483">483</th><td>  Convert__RegF4RC1_1__RegF4RC1_2__RegF4RC1_3__RegF4RC1_4,</td></tr>
<tr><th id="484">484</th><td>  Convert__RegF4RC1_0__RegF8RC1_1__RegF4RC1_2__RegF4RC1_3,</td></tr>
<tr><th id="485">485</th><td>  Convert__RegF4RC1_1__RegF8RC1_2__RegF4RC1_3__RegF4RC1_4,</td></tr>
<tr><th id="486">486</th><td>  Convert__RegCRRC1_0__RegF8RC1_1__RegF8RC1_2,</td></tr>
<tr><th id="487">487</th><td>  Convert__RegCRRC1_0__RegF8RC1_1,</td></tr>
<tr><th id="488">488</th><td>  Convert__U4Imm1_0__RegGxRCNoR01_1__RegGxRC1_2,</td></tr>
<tr><th id="489">489</th><td>  Convert__U4Imm1_1__RegGxRCNoR01_2__RegGxRC1_3,</td></tr>
<tr><th id="490">490</th><td>  Convert__RegGPRC1_0__RegGPRCNoR01_1__RegGPRC1_2__RegCRBITRC1_3,</td></tr>
<tr><th id="491">491</th><td>  Convert__RegG8RC1_0__RegG8RCNoX01_1__RegG8RC1_2__regCR0EQ,</td></tr>
<tr><th id="492">492</th><td>  Convert__RegGPRC1_0__RegGPRCNoR01_1__RegGPRC1_2__regCR0EQ,</td></tr>
<tr><th id="493">493</th><td>  Convert__RegG8RC1_0__RegG8RCNoX01_1__RegG8RC1_2__regCR0GT,</td></tr>
<tr><th id="494">494</th><td>  Convert__RegGPRC1_0__RegGPRCNoR01_1__RegGPRC1_2__regCR0GT,</td></tr>
<tr><th id="495">495</th><td>  Convert__RegG8RC1_0__RegG8RCNoX01_1__RegG8RC1_2__regCR0LT,</td></tr>
<tr><th id="496">496</th><td>  Convert__RegGPRC1_0__RegGPRCNoR01_1__RegGPRC1_2__regCR0LT,</td></tr>
<tr><th id="497">497</th><td>  Convert__RegGPRC1_0__DispRI1_1__RegGxRCNoR01_2,</td></tr>
<tr><th id="498">498</th><td>  Convert__RegGPRC1_0__RegGxRCNoR01_1__RegGxRC1_2,</td></tr>
<tr><th id="499">499</th><td>  Convert__RegGPRC1_0__imm_95_0__DispRI1_1__RegGxRCNoR01_2,</td></tr>
<tr><th id="500">500</th><td>  Convert__RegGPRC1_0__imm_95_0__RegGxRCNoR01_1__RegGxRC1_2,</td></tr>
<tr><th id="501">501</th><td>  Convert__RegG8RC1_0__RegGxRCNoR01_1__TLSReg1_2,</td></tr>
<tr><th id="502">502</th><td>  Convert__RegG8RC1_0__DispRIX1_1__RegGxRCNoR01_2,</td></tr>
<tr><th id="503">503</th><td>  Convert__RegG8RC1_0__RegGxRCNoR01_1__RegGxRC1_2,</td></tr>
<tr><th id="504">504</th><td>  Convert__RegG8RC1_0__RegG8RC1_1__U5Imm1_2,</td></tr>
<tr><th id="505">505</th><td>  Convert__RegG8RC1_0__imm_95_0__DispRIX1_1__RegGxRCNoR01_2,</td></tr>
<tr><th id="506">506</th><td>  Convert__RegG8RC1_0__imm_95_0__RegGxRCNoR01_1__RegGxRC1_2,</td></tr>
<tr><th id="507">507</th><td>  Convert__RegF8RC1_0__DispRI1_1__RegGxRCNoR01_2,</td></tr>
<tr><th id="508">508</th><td>  Convert__RegF8RC1_0__RegGxRCNoR01_1__RegGxRC1_2,</td></tr>
<tr><th id="509">509</th><td>  Convert__RegF8RC1_0__imm_95_0__DispRI1_1__RegGxRCNoR01_2,</td></tr>
<tr><th id="510">510</th><td>  Convert__RegF8RC1_0__imm_95_0__RegGxRCNoR01_1__RegGxRC1_2,</td></tr>
<tr><th id="511">511</th><td>  Convert__RegF4RC1_0__DispRI1_1__RegGxRCNoR01_2,</td></tr>
<tr><th id="512">512</th><td>  Convert__RegF4RC1_0__imm_95_0__DispRI1_1__RegGxRCNoR01_2,</td></tr>
<tr><th id="513">513</th><td>  Convert__RegF4RC1_0__imm_95_0__RegGxRCNoR01_1__RegGxRC1_2,</td></tr>
<tr><th id="514">514</th><td>  Convert__RegF4RC1_0__RegGxRCNoR01_1__RegGxRC1_2,</td></tr>
<tr><th id="515">515</th><td>  Convert__RegG8RC1_0__regZERO8__S16Imm1_1,</td></tr>
<tr><th id="516">516</th><td>  Convert__RegGPRC1_0__S16Imm1_1,</td></tr>
<tr><th id="517">517</th><td>  Convert__RegGPRC1_0__regZERO__S16Imm1_1,</td></tr>
<tr><th id="518">518</th><td>  Convert__RegG8RC1_0__regZERO8__S17Imm1_1,</td></tr>
<tr><th id="519">519</th><td>  Convert__RegGPRC1_0__S17Imm1_1,</td></tr>
<tr><th id="520">520</th><td>  Convert__RegGPRC1_0__regZERO__S17Imm1_1,</td></tr>
<tr><th id="521">521</th><td>  Convert__RegG8RC1_0__imm_95_0,</td></tr>
<tr><th id="522">522</th><td>  Convert__RegVRRC1_0__RegGxRCNoR01_1__RegGxRC1_2,</td></tr>
<tr><th id="523">523</th><td>  Convert__imm_95_1,</td></tr>
<tr><th id="524">524</th><td>  Convert__RegSPE4RC1_0__DispRI1_1__RegGxRCNoR01_2,</td></tr>
<tr><th id="525">525</th><td>  Convert__RegSPE4RC1_0__RegGxRCNoR01_1__RegGxRC1_2,</td></tr>
<tr><th id="526">526</th><td>  Convert__RegVFRC1_0__DispRIX1_1__RegGxRCNoR01_2,</td></tr>
<tr><th id="527">527</th><td>  Convert__RegVSFRC1_0__RegGxRCNoR01_1__RegGxRC1_2,</td></tr>
<tr><th id="528">528</th><td>  Convert__RegVSSRC1_0__RegGxRCNoR01_1__RegGxRC1_2,</td></tr>
<tr><th id="529">529</th><td>  Convert__RegVSRC1_0__DispRIX161_1__RegGxRCNoR01_2,</td></tr>
<tr><th id="530">530</th><td>  Convert__RegVSRC1_0__RegGxRCNoR01_1__RegGxRC1_2,</td></tr>
<tr><th id="531">531</th><td>  Convert__RegVSRC1_0__Imm1_1__RegG8RC1_2,</td></tr>
<tr><th id="532">532</th><td>  Convert__RegVSRpRC1_0__DispRIX161_1__RegGxRCNoR01_2,</td></tr>
<tr><th id="533">533</th><td>  Convert__RegVSRpRC1_0__RegGxRCNoR01_1__RegGxRC1_2,</td></tr>
<tr><th id="534">534</th><td>  Convert__RegG8RC1_0__RegG8RC1_1__RegG8RC1_2__RegG8RC1_3,</td></tr>
<tr><th id="535">535</th><td>  Convert__RegGPRC1_0__RegGPRC1_1__RegGPRC1_2__RegGPRC1_3,</td></tr>
<tr><th id="536">536</th><td>  Convert__imm_95_0,</td></tr>
<tr><th id="537">537</th><td>  Convert__RegCRRC1_0__RegCRRC1_1,</td></tr>
<tr><th id="538">538</th><td>  Convert__RegCRRC1_0,</td></tr>
<tr><th id="539">539</th><td>  Convert__RegG8RC1_0__imm_95_29,</td></tr>
<tr><th id="540">540</th><td>  Convert__RegGPRC1_0__imm_95_29,</td></tr>
<tr><th id="541">541</th><td>  Convert__RegG8RC1_0__imm_95_280,</td></tr>
<tr><th id="542">542</th><td>  Convert__RegGPRC1_0__imm_95_280,</td></tr>
<tr><th id="543">543</th><td>  Convert__RegGPRC1_0__U10Imm1_1__imm_95_0,</td></tr>
<tr><th id="544">544</th><td>  Convert__RegGPRC1_0__imm_95_128,</td></tr>
<tr><th id="545">545</th><td>  Convert__RegGPRC1_0__imm_95_129,</td></tr>
<tr><th id="546">546</th><td>  Convert__RegGPRC1_0__imm_95_130,</td></tr>
<tr><th id="547">547</th><td>  Convert__RegGPRC1_0__imm_95_131,</td></tr>
<tr><th id="548">548</th><td>  Convert__RegGPRC1_0__imm_95_132,</td></tr>
<tr><th id="549">549</th><td>  Convert__RegGPRC1_0__imm_95_133,</td></tr>
<tr><th id="550">550</th><td>  Convert__RegGPRC1_0__imm_95_134,</td></tr>
<tr><th id="551">551</th><td>  Convert__RegGPRC1_0__imm_95_135,</td></tr>
<tr><th id="552">552</th><td>  Convert__RegG8RC1_0__imm_95_28,</td></tr>
<tr><th id="553">553</th><td>  Convert__RegGPRC1_0__imm_95_28,</td></tr>
<tr><th id="554">554</th><td>  Convert__RegGPRC1_0,</td></tr>
<tr><th id="555">555</th><td>  Convert__RegG8RC1_0__imm_95_9,</td></tr>
<tr><th id="556">556</th><td>  Convert__RegGPRC1_0__imm_95_9,</td></tr>
<tr><th id="557">557</th><td>  Convert__RegG8RC1_0__imm_95_19,</td></tr>
<tr><th id="558">558</th><td>  Convert__RegGPRC1_0__imm_95_19,</td></tr>
<tr><th id="559">559</th><td>  Convert__RegGPRC1_0__imm_95_537,</td></tr>
<tr><th id="560">560</th><td>  Convert__RegGPRC1_0__imm_95_539,</td></tr>
<tr><th id="561">561</th><td>  Convert__RegGPRC1_0__imm_95_541,</td></tr>
<tr><th id="562">562</th><td>  Convert__RegGPRC1_0__imm_95_543,</td></tr>
<tr><th id="563">563</th><td>  Convert__RegGPRC1_0__imm_95_536,</td></tr>
<tr><th id="564">564</th><td>  Convert__RegGPRC1_0__imm_95_538,</td></tr>
<tr><th id="565">565</th><td>  Convert__RegGPRC1_0__imm_95_540,</td></tr>
<tr><th id="566">566</th><td>  Convert__RegGPRC1_0__imm_95_542,</td></tr>
<tr><th id="567">567</th><td>  Convert__RegGPRC1_0__imm_95_1018,</td></tr>
<tr><th id="568">568</th><td>  Convert__RegGPRC1_0__Imm1_1,</td></tr>
<tr><th id="569">569</th><td>  Convert__RegGPRC1_0__imm_95_981,</td></tr>
<tr><th id="570">570</th><td>  Convert__RegG8RC1_0__imm_95_22,</td></tr>
<tr><th id="571">571</th><td>  Convert__RegGPRC1_0__imm_95_22,</td></tr>
<tr><th id="572">572</th><td>  Convert__RegG8RC1_0__imm_95_17,</td></tr>
<tr><th id="573">573</th><td>  Convert__RegGPRC1_0__imm_95_17,</td></tr>
<tr><th id="574">574</th><td>  Convert__RegG8RC1_0__imm_95_18,</td></tr>
<tr><th id="575">575</th><td>  Convert__RegGPRC1_0__imm_95_18,</td></tr>
<tr><th id="576">576</th><td>  Convert__RegGPRC1_0__imm_95_980,</td></tr>
<tr><th id="577">577</th><td>  Convert__RegG8RC1_0__RegF8RC1_1,</td></tr>
<tr><th id="578">578</th><td>  Convert__RegGPRC1_0__RegF8RC1_1,</td></tr>
<tr><th id="579">579</th><td>  Convert__RegF8RC1_0,</td></tr>
<tr><th id="580">580</th><td>  Convert__RegF8RC1_1,</td></tr>
<tr><th id="581">581</th><td>  Convert__RegF8RC1_0__U3Imm1_1,</td></tr>
<tr><th id="582">582</th><td>  Convert__RegF8RC1_0__U2Imm1_1,</td></tr>
<tr><th id="583">583</th><td>  Convert__RegGPRC1_0__imm_95_529,</td></tr>
<tr><th id="584">584</th><td>  Convert__RegGPRC1_0__imm_95_531,</td></tr>
<tr><th id="585">585</th><td>  Convert__RegGPRC1_0__imm_95_533,</td></tr>
<tr><th id="586">586</th><td>  Convert__RegGPRC1_0__imm_95_535,</td></tr>
<tr><th id="587">587</th><td>  Convert__RegGPRC1_0__imm_95_528,</td></tr>
<tr><th id="588">588</th><td>  Convert__RegGPRC1_0__imm_95_530,</td></tr>
<tr><th id="589">589</th><td>  Convert__RegGPRC1_0__imm_95_532,</td></tr>
<tr><th id="590">590</th><td>  Convert__RegGPRC1_0__imm_95_534,</td></tr>
<tr><th id="591">591</th><td>  Convert__RegGPRC1_0__imm_95_1019,</td></tr>
<tr><th id="592">592</th><td>  Convert__RegG8RC1_0__imm_95_8,</td></tr>
<tr><th id="593">593</th><td>  Convert__RegGPRC1_0__imm_95_8,</td></tr>
<tr><th id="594">594</th><td>  Convert__RegGPRC1_0__CRBitMask1_1,</td></tr>
<tr><th id="595">595</th><td>  Convert__RegGPRC1_0__imm_95_48,</td></tr>
<tr><th id="596">596</th><td>  Convert__RegGPRC1_0__imm_95_896,</td></tr>
<tr><th id="597">597</th><td>  Convert__RegG8RC1_0__imm_95_287,</td></tr>
<tr><th id="598">598</th><td>  Convert__RegGPRC1_0__imm_95_287,</td></tr>
<tr><th id="599">599</th><td>  Convert__RegG8RC1_0__imm_95_5,</td></tr>
<tr><th id="600">600</th><td>  Convert__RegGPRC1_0__imm_95_5,</td></tr>
<tr><th id="601">601</th><td>  Convert__RegG8RC1_0__imm_95_4,</td></tr>
<tr><th id="602">602</th><td>  Convert__RegGPRC1_0__imm_95_4,</td></tr>
<tr><th id="603">603</th><td>  Convert__RegG8RC1_0__imm_95_25,</td></tr>
<tr><th id="604">604</th><td>  Convert__RegGPRC1_0__imm_95_25,</td></tr>
<tr><th id="605">605</th><td>  Convert__RegG8RC1_0__imm_95_512,</td></tr>
<tr><th id="606">606</th><td>  Convert__RegGPRC1_0__imm_95_512,</td></tr>
<tr><th id="607">607</th><td>  Convert__RegG8RC1_0__imm_95_272,</td></tr>
<tr><th id="608">608</th><td>  Convert__RegG8RC1_0__imm_95_273,</td></tr>
<tr><th id="609">609</th><td>  Convert__RegG8RC1_0__imm_95_274,</td></tr>
<tr><th id="610">610</th><td>  Convert__RegG8RC1_0__imm_95_275,</td></tr>
<tr><th id="611">611</th><td>  Convert__RegGPRC1_0__imm_95_272,</td></tr>
<tr><th id="612">612</th><td>  Convert__RegGPRC1_0__imm_95_273,</td></tr>
<tr><th id="613">613</th><td>  Convert__RegGPRC1_0__imm_95_274,</td></tr>
<tr><th id="614">614</th><td>  Convert__RegGPRC1_0__imm_95_275,</td></tr>
<tr><th id="615">615</th><td>  Convert__RegGPRC1_0__imm_95_260,</td></tr>
<tr><th id="616">616</th><td>  Convert__RegGPRC1_0__imm_95_261,</td></tr>
<tr><th id="617">617</th><td>  Convert__RegGPRC1_0__imm_95_262,</td></tr>
<tr><th id="618">618</th><td>  Convert__RegGPRC1_0__imm_95_263,</td></tr>
<tr><th id="619">619</th><td>  Convert__RegGPRC1_0__U4Imm1_1,</td></tr>
<tr><th id="620">620</th><td>  Convert__RegG8RC1_0__imm_95_26,</td></tr>
<tr><th id="621">621</th><td>  Convert__RegGPRC1_0__imm_95_26,</td></tr>
<tr><th id="622">622</th><td>  Convert__RegG8RC1_0__imm_95_27,</td></tr>
<tr><th id="623">623</th><td>  Convert__RegGPRC1_0__imm_95_27,</td></tr>
<tr><th id="624">624</th><td>  Convert__RegGPRC1_0__imm_95_990,</td></tr>
<tr><th id="625">625</th><td>  Convert__RegGPRC1_0__imm_95_991,</td></tr>
<tr><th id="626">626</th><td>  Convert__RegGPRC1_0__imm_95_268,</td></tr>
<tr><th id="627">627</th><td>  Convert__RegGPRC1_0__imm_95_988,</td></tr>
<tr><th id="628">628</th><td>  Convert__RegGPRC1_0__imm_95_989,</td></tr>
<tr><th id="629">629</th><td>  Convert__RegGPRC1_0__imm_95_269,</td></tr>
<tr><th id="630">630</th><td>  Convert__RegGPRC1_0__imm_95_986,</td></tr>
<tr><th id="631">631</th><td>  Convert__RegG8RC1_0__imm_95_13,</td></tr>
<tr><th id="632">632</th><td>  Convert__RegGPRC1_0__imm_95_13,</td></tr>
<tr><th id="633">633</th><td>  Convert__RegG8RC1_0__imm_95_3,</td></tr>
<tr><th id="634">634</th><td>  Convert__RegGPRC1_0__imm_95_3,</td></tr>
<tr><th id="635">635</th><td>  Convert__RegG8RC1_0__RegVRRC1_1,</td></tr>
<tr><th id="636">636</th><td>  Convert__RegGPRC1_0__RegVRRC1_1,</td></tr>
<tr><th id="637">637</th><td>  Convert__RegVRRC1_0,</td></tr>
<tr><th id="638">638</th><td>  Convert__RegG8RC1_0__RegVSFRC1_1,</td></tr>
<tr><th id="639">639</th><td>  Convert__RegG8RC1_0__RegVSRC1_1,</td></tr>
<tr><th id="640">640</th><td>  Convert__RegGPRC1_0__RegVSFRC1_1,</td></tr>
<tr><th id="641">641</th><td>  Convert__RegG8RC1_0__imm_95_1,</td></tr>
<tr><th id="642">642</th><td>  Convert__RegGPRC1_0__imm_95_1,</td></tr>
<tr><th id="643">643</th><td>  Convert__RegG8RC1_0__RegG8RC1_1__RegG8RC1_1,</td></tr>
<tr><th id="644">644</th><td>  Convert__RegGPRC1_0__RegGPRC1_1__RegGPRC1_1,</td></tr>
<tr><th id="645">645</th><td>  Convert__RegG8RC1_1__RegG8RC1_2__RegG8RC1_2,</td></tr>
<tr><th id="646">646</th><td>  Convert__RegGPRC1_1__RegGPRC1_2__RegGPRC1_2,</td></tr>
<tr><th id="647">647</th><td>  Convert__imm_95_29__RegG8RC1_0,</td></tr>
<tr><th id="648">648</th><td>  Convert__imm_95_29__RegGPRC1_0,</td></tr>
<tr><th id="649">649</th><td>  Convert__imm_95_280__RegG8RC1_0,</td></tr>
<tr><th id="650">650</th><td>  Convert__imm_95_280__RegGPRC1_0,</td></tr>
<tr><th id="651">651</th><td>  Convert__imm_95_28__RegG8RC1_0,</td></tr>
<tr><th id="652">652</th><td>  Convert__imm_95_28__RegGPRC1_0,</td></tr>
<tr><th id="653">653</th><td>  Convert__imm_95_255__RegG8RC1_0,</td></tr>
<tr><th id="654">654</th><td>  Convert__imm_95_255__RegGPRC1_0,</td></tr>
<tr><th id="655">655</th><td>  Convert__Imm1_0__RegGPRC1_1,</td></tr>
<tr><th id="656">656</th><td>  Convert__imm_95_9__RegG8RC1_0,</td></tr>
<tr><th id="657">657</th><td>  Convert__imm_95_9__RegGPRC1_0,</td></tr>
<tr><th id="658">658</th><td>  Convert__imm_95_19__RegG8RC1_0,</td></tr>
<tr><th id="659">659</th><td>  Convert__imm_95_19__RegGPRC1_0,</td></tr>
<tr><th id="660">660</th><td>  Convert__imm_95_537__RegGPRC1_1,</td></tr>
<tr><th id="661">661</th><td>  Convert__imm_95_539__RegGPRC1_1,</td></tr>
<tr><th id="662">662</th><td>  Convert__imm_95_541__RegGPRC1_1,</td></tr>
<tr><th id="663">663</th><td>  Convert__imm_95_543__RegGPRC1_1,</td></tr>
<tr><th id="664">664</th><td>  Convert__imm_95_536__RegGPRC1_1,</td></tr>
<tr><th id="665">665</th><td>  Convert__imm_95_538__RegGPRC1_1,</td></tr>
<tr><th id="666">666</th><td>  Convert__imm_95_540__RegGPRC1_1,</td></tr>
<tr><th id="667">667</th><td>  Convert__imm_95_542__RegGPRC1_1,</td></tr>
<tr><th id="668">668</th><td>  Convert__imm_95_1018__RegGPRC1_0,</td></tr>
<tr><th id="669">669</th><td>  Convert__RegGPRC1_1__Imm1_0,</td></tr>
<tr><th id="670">670</th><td>  Convert__imm_95_981__RegGPRC1_0,</td></tr>
<tr><th id="671">671</th><td>  Convert__imm_95_22__RegG8RC1_0,</td></tr>
<tr><th id="672">672</th><td>  Convert__imm_95_22__RegGPRC1_0,</td></tr>
<tr><th id="673">673</th><td>  Convert__imm_95_17__RegG8RC1_0,</td></tr>
<tr><th id="674">674</th><td>  Convert__imm_95_17__RegGPRC1_0,</td></tr>
<tr><th id="675">675</th><td>  Convert__imm_95_18__RegG8RC1_0,</td></tr>
<tr><th id="676">676</th><td>  Convert__imm_95_18__RegGPRC1_0,</td></tr>
<tr><th id="677">677</th><td>  Convert__imm_95_980__RegGPRC1_0,</td></tr>
<tr><th id="678">678</th><td>  Convert__RegF8RC1_0__RegG8RC1_1,</td></tr>
<tr><th id="679">679</th><td>  Convert__RegF8RC1_0__RegGPRC1_1,</td></tr>
<tr><th id="680">680</th><td>  Convert__Imm1_0__RegF8RC1_1__imm_95_0__imm_95_0,</td></tr>
<tr><th id="681">681</th><td>  Convert__Imm1_1__RegF8RC1_2__imm_95_0__imm_95_0,</td></tr>
<tr><th id="682">682</th><td>  Convert__Imm1_0__RegF8RC1_1__U1Imm1_2__Imm1_3,</td></tr>
<tr><th id="683">683</th><td>  Convert__Imm1_1__RegF8RC1_2__U1Imm1_3__Imm1_4,</td></tr>
<tr><th id="684">684</th><td>  Convert__RegCRRC1_0__Imm1_1__imm_95_0,</td></tr>
<tr><th id="685">685</th><td>  Convert__RegCRRC1_1__Imm1_2__imm_95_0,</td></tr>
<tr><th id="686">686</th><td>  Convert__RegCRRC1_0__Imm1_1__Imm1_2,</td></tr>
<tr><th id="687">687</th><td>  Convert__RegCRRC1_1__Imm1_2__Imm1_3,</td></tr>
<tr><th id="688">688</th><td>  Convert__imm_95_529__RegGPRC1_1,</td></tr>
<tr><th id="689">689</th><td>  Convert__imm_95_531__RegGPRC1_1,</td></tr>
<tr><th id="690">690</th><td>  Convert__imm_95_533__RegGPRC1_1,</td></tr>
<tr><th id="691">691</th><td>  Convert__imm_95_535__RegGPRC1_1,</td></tr>
<tr><th id="692">692</th><td>  Convert__imm_95_528__RegGPRC1_1,</td></tr>
<tr><th id="693">693</th><td>  Convert__imm_95_530__RegGPRC1_1,</td></tr>
<tr><th id="694">694</th><td>  Convert__imm_95_532__RegGPRC1_1,</td></tr>
<tr><th id="695">695</th><td>  Convert__imm_95_534__RegGPRC1_1,</td></tr>
<tr><th id="696">696</th><td>  Convert__imm_95_1019__RegGPRC1_0,</td></tr>
<tr><th id="697">697</th><td>  Convert__imm_95_8__RegG8RC1_0,</td></tr>
<tr><th id="698">698</th><td>  Convert__imm_95_8__RegGPRC1_0,</td></tr>
<tr><th id="699">699</th><td>  Convert__RegGPRC1_0__imm_95_0,</td></tr>
<tr><th id="700">700</th><td>  Convert__RegGPRC1_0__U1Imm1_1,</td></tr>
<tr><th id="701">701</th><td>  Convert__CRBitMask1_0__RegGPRC1_1,</td></tr>
<tr><th id="702">702</th><td>  Convert__imm_95_48__RegGPRC1_0,</td></tr>
<tr><th id="703">703</th><td>  Convert__imm_95_896__RegGPRC1_0,</td></tr>
<tr><th id="704">704</th><td>  Convert__imm_95_25__RegG8RC1_0,</td></tr>
<tr><th id="705">705</th><td>  Convert__imm_95_25__RegGPRC1_0,</td></tr>
<tr><th id="706">706</th><td>  Convert__imm_95_512__RegG8RC1_0,</td></tr>
<tr><th id="707">707</th><td>  Convert__imm_95_512__RegGPRC1_0,</td></tr>
<tr><th id="708">708</th><td>  Convert__imm_95_272__RegG8RC1_1,</td></tr>
<tr><th id="709">709</th><td>  Convert__imm_95_272__RegGPRC1_1,</td></tr>
<tr><th id="710">710</th><td>  Convert__imm_95_273__RegG8RC1_1,</td></tr>
<tr><th id="711">711</th><td>  Convert__imm_95_273__RegGPRC1_1,</td></tr>
<tr><th id="712">712</th><td>  Convert__imm_95_274__RegG8RC1_1,</td></tr>
<tr><th id="713">713</th><td>  Convert__imm_95_274__RegGPRC1_1,</td></tr>
<tr><th id="714">714</th><td>  Convert__imm_95_275__RegG8RC1_1,</td></tr>
<tr><th id="715">715</th><td>  Convert__imm_95_275__RegGPRC1_1,</td></tr>
<tr><th id="716">716</th><td>  Convert__imm_95_260__RegGPRC1_1,</td></tr>
<tr><th id="717">717</th><td>  Convert__imm_95_261__RegGPRC1_1,</td></tr>
<tr><th id="718">718</th><td>  Convert__imm_95_262__RegGPRC1_1,</td></tr>
<tr><th id="719">719</th><td>  Convert__imm_95_263__RegGPRC1_1,</td></tr>
<tr><th id="720">720</th><td>  Convert__imm_95_272__RegG8RC1_0,</td></tr>
<tr><th id="721">721</th><td>  Convert__imm_95_272__RegGPRC1_0,</td></tr>
<tr><th id="722">722</th><td>  Convert__imm_95_273__RegG8RC1_0,</td></tr>
<tr><th id="723">723</th><td>  Convert__imm_95_273__RegGPRC1_0,</td></tr>
<tr><th id="724">724</th><td>  Convert__imm_95_274__RegG8RC1_0,</td></tr>
<tr><th id="725">725</th><td>  Convert__imm_95_274__RegGPRC1_0,</td></tr>
<tr><th id="726">726</th><td>  Convert__imm_95_275__RegG8RC1_0,</td></tr>
<tr><th id="727">727</th><td>  Convert__imm_95_275__RegGPRC1_0,</td></tr>
<tr><th id="728">728</th><td>  Convert__imm_95_260__RegGPRC1_0,</td></tr>
<tr><th id="729">729</th><td>  Convert__imm_95_261__RegGPRC1_0,</td></tr>
<tr><th id="730">730</th><td>  Convert__imm_95_262__RegGPRC1_0,</td></tr>
<tr><th id="731">731</th><td>  Convert__imm_95_263__RegGPRC1_0,</td></tr>
<tr><th id="732">732</th><td>  Convert__RegGPRC1_1__U4Imm1_0,</td></tr>
<tr><th id="733">733</th><td>  Convert__imm_95_26__RegG8RC1_0,</td></tr>
<tr><th id="734">734</th><td>  Convert__imm_95_26__RegGPRC1_0,</td></tr>
<tr><th id="735">735</th><td>  Convert__imm_95_27__RegG8RC1_0,</td></tr>
<tr><th id="736">736</th><td>  Convert__imm_95_27__RegGPRC1_0,</td></tr>
<tr><th id="737">737</th><td>  Convert__imm_95_990__RegGPRC1_0,</td></tr>
<tr><th id="738">738</th><td>  Convert__imm_95_991__RegGPRC1_0,</td></tr>
<tr><th id="739">739</th><td>  Convert__imm_95_988__RegGPRC1_0,</td></tr>
<tr><th id="740">740</th><td>  Convert__imm_95_284__RegG8RC1_0,</td></tr>
<tr><th id="741">741</th><td>  Convert__imm_95_284__RegGPRC1_0,</td></tr>
<tr><th id="742">742</th><td>  Convert__imm_95_989__RegGPRC1_0,</td></tr>
<tr><th id="743">743</th><td>  Convert__imm_95_285__RegG8RC1_0,</td></tr>
<tr><th id="744">744</th><td>  Convert__imm_95_285__RegGPRC1_0,</td></tr>
<tr><th id="745">745</th><td>  Convert__imm_95_986__RegGPRC1_0,</td></tr>
<tr><th id="746">746</th><td>  Convert__imm_95_13__RegG8RC1_0,</td></tr>
<tr><th id="747">747</th><td>  Convert__imm_95_13__RegGPRC1_0,</td></tr>
<tr><th id="748">748</th><td>  Convert__imm_95_3__RegG8RC1_0,</td></tr>
<tr><th id="749">749</th><td>  Convert__imm_95_3__RegGPRC1_0,</td></tr>
<tr><th id="750">750</th><td>  Convert__RegVRRC1_0__RegG8RC1_1,</td></tr>
<tr><th id="751">751</th><td>  Convert__RegVRRC1_0__RegGPRC1_1,</td></tr>
<tr><th id="752">752</th><td>  Convert__RegVRRC1_0__U16Imm1_1,</td></tr>
<tr><th id="753">753</th><td>  Convert__RegVSFRC1_0__RegG8RC1_1,</td></tr>
<tr><th id="754">754</th><td>  Convert__RegVSRC1_0__RegG8RCNoX01_1__RegG8RC1_2,</td></tr>
<tr><th id="755">755</th><td>  Convert__RegVSFRC1_0__RegGPRC1_1,</td></tr>
<tr><th id="756">756</th><td>  Convert__RegVSRC1_0__RegGPRC1_1,</td></tr>
<tr><th id="757">757</th><td>  Convert__imm_95_1__RegG8RC1_0,</td></tr>
<tr><th id="758">758</th><td>  Convert__imm_95_1__RegGPRC1_0,</td></tr>
<tr><th id="759">759</th><td>  Convert__regR0__regR0__imm_95_0,</td></tr>
<tr><th id="760">760</th><td>  Convert__regX0__regX0__imm_95_0,</td></tr>
<tr><th id="761">761</th><td>  Convert__RegGPRC1_0__RegGPRC1_1__U16Imm1_2,</td></tr>
<tr><th id="762">762</th><td>  Convert__RegGPRC1_0__ImmZero1_1__S34Imm1_2,</td></tr>
<tr><th id="763">763</th><td>  Convert__RegGPRC1_0__RegGPRC1_1__S34Imm1_2,</td></tr>
<tr><th id="764">764</th><td>  Convert__RegGPRC1_1__RegGPRC1_2__U1Imm1_3,</td></tr>
<tr><th id="765">765</th><td>  Convert__RegGPRC1_0__DispRI341_1__ImmZero1_2,</td></tr>
<tr><th id="766">766</th><td>  Convert__RegGPRC1_0__DispRI341_1__RegGxRCNoR01_2,</td></tr>
<tr><th id="767">767</th><td>  Convert__RegG8RC1_0__DispRI341_1__ImmZero1_2,</td></tr>
<tr><th id="768">768</th><td>  Convert__RegG8RC1_0__DispRI341_1__RegGxRCNoR01_2,</td></tr>
<tr><th id="769">769</th><td>  Convert__RegF8RC1_0__DispRI341_1__ImmZero1_2,</td></tr>
<tr><th id="770">770</th><td>  Convert__RegF8RC1_0__DispRI341_1__RegGxRCNoR01_2,</td></tr>
<tr><th id="771">771</th><td>  Convert__RegF4RC1_0__DispRI341_1__ImmZero1_2,</td></tr>
<tr><th id="772">772</th><td>  Convert__RegF4RC1_0__DispRI341_1__RegGxRCNoR01_2,</td></tr>
<tr><th id="773">773</th><td>  Convert__RegGPRC1_0__S34Imm1_1,</td></tr>
<tr><th id="774">774</th><td>  Convert__RegVFRC1_0__DispRI341_1__ImmZero1_2,</td></tr>
<tr><th id="775">775</th><td>  Convert__RegVFRC1_0__DispRI341_1__RegGxRCNoR01_2,</td></tr>
<tr><th id="776">776</th><td>  Convert__RegVSRC1_0__DispRI341_1__ImmZero1_2,</td></tr>
<tr><th id="777">777</th><td>  Convert__RegVSRC1_0__DispRI341_1__RegGxRCNoR01_2,</td></tr>
<tr><th id="778">778</th><td>  Convert__RegVSRpRC1_0__DispRI341_1__ImmZero1_2,</td></tr>
<tr><th id="779">779</th><td>  Convert__RegVSRpRC1_0__DispRI341_1__RegGxRCNoR01_2,</td></tr>
<tr><th id="780">780</th><td>  Convert__RegACCRC1_0__RegVSRC1_1__RegVSRC1_2__U4Imm1_3__U4Imm1_4__U2Imm1_5,</td></tr>
<tr><th id="781">781</th><td>  Convert__RegACCRC1_0__Tie0_1_1__RegVSRC1_1__RegVSRC1_2__U4Imm1_3__U4Imm1_4__U2Imm1_5,</td></tr>
<tr><th id="782">782</th><td>  Convert__RegACCRC1_0__RegVSRC1_1__RegVSRC1_2__U4Imm1_3__U4Imm1_4,</td></tr>
<tr><th id="783">783</th><td>  Convert__RegACCRC1_0__Tie0_1_1__RegVSRC1_1__RegVSRC1_2__U4Imm1_3__U4Imm1_4,</td></tr>
<tr><th id="784">784</th><td>  Convert__RegACCRC1_0__RegVSRpEvenRC1_1__RegVSRC1_2__U4Imm1_3__U2Imm1_4,</td></tr>
<tr><th id="785">785</th><td>  Convert__RegACCRC1_0__Tie0_1_1__RegVSRpEvenRC1_1__RegVSRC1_2__U4Imm1_3__U2Imm1_4,</td></tr>
<tr><th id="786">786</th><td>  Convert__RegACCRC1_0__RegVSRC1_1__RegVSRC1_2__U4Imm1_3__U4Imm1_4__U8Imm1_5,</td></tr>
<tr><th id="787">787</th><td>  Convert__RegACCRC1_0__Tie0_1_1__RegVSRC1_1__RegVSRC1_2__U4Imm1_3__U4Imm1_4__U8Imm1_5,</td></tr>
<tr><th id="788">788</th><td>  Convert__RegACCRC1_0__RegVSRC1_1__RegVSRC1_2__U4Imm1_3__U4Imm1_4__U4Imm1_5,</td></tr>
<tr><th id="789">789</th><td>  Convert__RegACCRC1_0__Tie0_1_1__RegVSRC1_1__RegVSRC1_2__U4Imm1_3__U4Imm1_4__U4Imm1_5,</td></tr>
<tr><th id="790">790</th><td>  Convert__imm_95_2,</td></tr>
<tr><th id="791">791</th><td>  Convert__U1Imm1_0,</td></tr>
<tr><th id="792">792</th><td>  Convert__RegG8RC1_0__RegG8RC1_1__RegGPRC1_2__U6Imm1_3,</td></tr>
<tr><th id="793">793</th><td>  Convert__RegG8RC1_1__RegG8RC1_2__RegGPRC1_3__U6Imm1_4,</td></tr>
<tr><th id="794">794</th><td>  Convert__RegG8RC1_0__Tie0_1_1__RegG8RC1_1__U6Imm1_2__U6Imm1_3,</td></tr>
<tr><th id="795">795</th><td>  Convert__RegG8RC1_1__Tie0_1_1__RegG8RC1_2__U6Imm1_3__U6Imm1_4,</td></tr>
<tr><th id="796">796</th><td>  Convert__RegG8RC1_0__RegG8RC1_1__U5Imm1_2__Imm1_3,</td></tr>
<tr><th id="797">797</th><td>  Convert__RegG8RC1_1__RegG8RC1_2__U5Imm1_3__Imm1_4,</td></tr>
<tr><th id="798">798</th><td>  Convert__RegGPRC1_0__Tie0_1_1__RegGPRC1_1__U5Imm1_2__U5Imm1_3__U5Imm1_4,</td></tr>
<tr><th id="799">799</th><td>  Convert__RegGPRC1_1__Tie0_1_1__RegGPRC1_2__U5Imm1_3__U5Imm1_4__U5Imm1_5,</td></tr>
<tr><th id="800">800</th><td>  Convert__RegGPRC1_0__RegGPRC1_1__U5Imm1_2__U5Imm1_3__U5Imm1_4,</td></tr>
<tr><th id="801">801</th><td>  Convert__RegGPRC1_1__RegGPRC1_2__U5Imm1_3__U5Imm1_4__U5Imm1_5,</td></tr>
<tr><th id="802">802</th><td>  Convert__RegGPRC1_0__RegGPRC1_1__RegGPRC1_2__U5Imm1_3__U5Imm1_4,</td></tr>
<tr><th id="803">803</th><td>  Convert__RegGPRC1_1__RegGPRC1_2__RegGPRC1_3__U5Imm1_4__U5Imm1_5,</td></tr>
<tr><th id="804">804</th><td>  Convert__RegG8RC1_0__RegG8RC1_1__RegGPRC1_2__imm_95_0,</td></tr>
<tr><th id="805">805</th><td>  Convert__RegG8RC1_1__RegG8RC1_2__RegGPRC1_3__imm_95_0,</td></tr>
<tr><th id="806">806</th><td>  Convert__RegG8RC1_0__RegG8RC1_1__U6Imm1_2__imm_95_0,</td></tr>
<tr><th id="807">807</th><td>  Convert__RegG8RC1_0__RegGPRC1_1__U6Imm1_2__imm_95_0,</td></tr>
<tr><th id="808">808</th><td>  Convert__RegG8RC1_1__RegG8RC1_2__U6Imm1_3__imm_95_0,</td></tr>
<tr><th id="809">809</th><td>  Convert__RegG8RC1_0__RegG8RC1_1__RegG8RC1_2__imm_95_0__imm_95_31,</td></tr>
<tr><th id="810">810</th><td>  Convert__RegGPRC1_0__RegGPRC1_1__RegGPRC1_2__imm_95_0__imm_95_31,</td></tr>
<tr><th id="811">811</th><td>  Convert__RegG8RC1_1__RegG8RC1_2__RegG8RC1_3__imm_95_0__imm_95_31,</td></tr>
<tr><th id="812">812</th><td>  Convert__RegGPRC1_1__RegGPRC1_2__RegGPRC1_3__imm_95_0__imm_95_31,</td></tr>
<tr><th id="813">813</th><td>  Convert__RegG8RC1_0__RegG8RC1_1__U5Imm1_2__imm_95_0__imm_95_31,</td></tr>
<tr><th id="814">814</th><td>  Convert__RegGPRC1_0__RegGPRC1_1__U5Imm1_2__imm_95_0__imm_95_31,</td></tr>
<tr><th id="815">815</th><td>  Convert__RegG8RC1_1__RegG8RC1_2__U5Imm1_3__imm_95_0__imm_95_31,</td></tr>
<tr><th id="816">816</th><td>  Convert__RegGPRC1_1__RegGPRC1_2__U5Imm1_3__imm_95_0__imm_95_31,</td></tr>
<tr><th id="817">817</th><td>  Convert__Imm1_0,</td></tr>
<tr><th id="818">818</th><td>  Convert__RegGPRC1_0__RegCRRC1_1,</td></tr>
<tr><th id="819">819</th><td>  Convert__RegGPRC1_0__RegCRBITRC1_1,</td></tr>
<tr><th id="820">820</th><td>  Convert__RegG8RC1_0__RegG8RC1_1__RegGPRC1_2,</td></tr>
<tr><th id="821">821</th><td>  Convert__RegG8RC1_1__RegG8RC1_2__RegGPRC1_3,</td></tr>
<tr><th id="822">822</th><td>  Convert__RegGPRC1_1__RegGxRCNoR01_2__RegGxRC1_3,</td></tr>
<tr><th id="823">823</th><td>  Convert__imm_95_0__RegGPRC1_0__DispRI1_1__RegGxRCNoR01_2,</td></tr>
<tr><th id="824">824</th><td>  Convert__imm_95_0__RegGPRC1_0__RegGxRCNoR01_1__RegGxRC1_2,</td></tr>
<tr><th id="825">825</th><td>  Convert__RegG8RC1_1__RegGxRCNoR01_2__RegGxRC1_3,</td></tr>
<tr><th id="826">826</th><td>  Convert__imm_95_0__RegG8RC1_0__DispRIX1_1__RegGxRCNoR01_2,</td></tr>
<tr><th id="827">827</th><td>  Convert__imm_95_0__RegG8RC1_0__RegGxRCNoR01_1__RegGxRC1_2,</td></tr>
<tr><th id="828">828</th><td>  Convert__imm_95_0__RegF8RC1_0__DispRI1_1__RegGxRCNoR01_2,</td></tr>
<tr><th id="829">829</th><td>  Convert__imm_95_0__RegF8RC1_0__RegGxRCNoR01_1__RegGxRC1_2,</td></tr>
<tr><th id="830">830</th><td>  Convert__imm_95_0__RegF4RC1_0__DispRI1_1__RegGxRCNoR01_2,</td></tr>
<tr><th id="831">831</th><td>  Convert__imm_95_0__RegF4RC1_0__RegGxRCNoR01_1__RegGxRC1_2,</td></tr>
<tr><th id="832">832</th><td>  Convert__RegG8RC1_0__RegG8RC1_2__RegG8RC1_1,</td></tr>
<tr><th id="833">833</th><td>  Convert__RegGPRC1_0__RegGPRC1_2__RegGPRC1_1,</td></tr>
<tr><th id="834">834</th><td>  Convert__RegG8RC1_1__RegG8RC1_3__RegG8RC1_2,</td></tr>
<tr><th id="835">835</th><td>  Convert__RegGPRC1_1__RegGPRC1_3__RegGPRC1_2,</td></tr>
<tr><th id="836">836</th><td>  Convert__RegG8RC1_0__S16Imm1_1,</td></tr>
<tr><th id="837">837</th><td>  Convert__U2Imm1_0,</td></tr>
<tr><th id="838">838</th><td>  Convert__RegGPRC1_1,</td></tr>
<tr><th id="839">839</th><td>  Convert__U5Imm1_1__RegGPRC1_2__RegGPRC1_3,</td></tr>
<tr><th id="840">840</th><td>  Convert__U5Imm1_1__RegGPRC1_2__U5Imm1_3,</td></tr>
<tr><th id="841">841</th><td>  Convert__U1Imm1_1,</td></tr>
<tr><th id="842">842</th><td>  Convert__U5Imm1_0__RegG8RC1_1__RegG8RC1_2,</td></tr>
<tr><th id="843">843</th><td>  Convert__imm_95_4__RegG8RC1_0__RegG8RC1_1,</td></tr>
<tr><th id="844">844</th><td>  Convert__imm_95_4__RegG8RC1_0__S16Imm1_1,</td></tr>
<tr><th id="845">845</th><td>  Convert__imm_95_12__RegG8RC1_0__RegG8RC1_1,</td></tr>
<tr><th id="846">846</th><td>  Convert__imm_95_12__RegG8RC1_0__S16Imm1_1,</td></tr>
<tr><th id="847">847</th><td>  Convert__imm_95_8__RegG8RC1_0__RegG8RC1_1,</td></tr>
<tr><th id="848">848</th><td>  Convert__imm_95_8__RegG8RC1_0__S16Imm1_1,</td></tr>
<tr><th id="849">849</th><td>  Convert__U5Imm1_0__RegG8RC1_1__S16Imm1_2,</td></tr>
<tr><th id="850">850</th><td>  Convert__imm_95_20__RegG8RC1_0__RegG8RC1_1,</td></tr>
<tr><th id="851">851</th><td>  Convert__imm_95_20__RegG8RC1_0__S16Imm1_1,</td></tr>
<tr><th id="852">852</th><td>  Convert__imm_95_5__RegG8RC1_0__RegG8RC1_1,</td></tr>
<tr><th id="853">853</th><td>  Convert__imm_95_5__RegG8RC1_0__S16Imm1_1,</td></tr>
<tr><th id="854">854</th><td>  Convert__imm_95_1__RegG8RC1_0__RegG8RC1_1,</td></tr>
<tr><th id="855">855</th><td>  Convert__imm_95_1__RegG8RC1_0__S16Imm1_1,</td></tr>
<tr><th id="856">856</th><td>  Convert__imm_95_6__RegG8RC1_0__RegG8RC1_1,</td></tr>
<tr><th id="857">857</th><td>  Convert__imm_95_6__RegG8RC1_0__S16Imm1_1,</td></tr>
<tr><th id="858">858</th><td>  Convert__imm_95_2__RegG8RC1_0__RegG8RC1_1,</td></tr>
<tr><th id="859">859</th><td>  Convert__imm_95_2__RegG8RC1_0__S16Imm1_1,</td></tr>
<tr><th id="860">860</th><td>  Convert__imm_95_16__RegG8RC1_0__RegG8RC1_1,</td></tr>
<tr><th id="861">861</th><td>  Convert__imm_95_16__RegG8RC1_0__S16Imm1_1,</td></tr>
<tr><th id="862">862</th><td>  Convert__imm_95_24__RegG8RC1_0__RegG8RC1_1,</td></tr>
<tr><th id="863">863</th><td>  Convert__imm_95_24__RegG8RC1_0__S16Imm1_1,</td></tr>
<tr><th id="864">864</th><td>  Convert__imm_95_31__RegG8RC1_0__RegG8RC1_1,</td></tr>
<tr><th id="865">865</th><td>  Convert__imm_95_31__RegG8RC1_0__S16Imm1_1,</td></tr>
<tr><th id="866">866</th><td>  Convert__regR0__RegGPRC1_0,</td></tr>
<tr><th id="867">867</th><td>  Convert__RegGPRC1_1__RegGPRC1_0,</td></tr>
<tr><th id="868">868</th><td>  Convert__RegGPRC1_0__RegGPRC1_1__Imm1_2,</td></tr>
<tr><th id="869">869</th><td>  Convert__RegGPRC1_0__RegGPRC1_1__imm_95_0,</td></tr>
<tr><th id="870">870</th><td>  Convert__RegGPRC1_0__RegGPRC1_1__imm_95_1,</td></tr>
<tr><th id="871">871</th><td>  Convert__imm_95_31__regR0__regR0,</td></tr>
<tr><th id="872">872</th><td>  Convert__U5Imm1_0__RegGPRC1_1__RegGPRC1_2,</td></tr>
<tr><th id="873">873</th><td>  Convert__imm_95_4__RegGPRC1_0__RegGPRC1_1,</td></tr>
<tr><th id="874">874</th><td>  Convert__imm_95_4__RegGPRC1_0__S16Imm1_1,</td></tr>
<tr><th id="875">875</th><td>  Convert__imm_95_12__RegGPRC1_0__RegGPRC1_1,</td></tr>
<tr><th id="876">876</th><td>  Convert__imm_95_12__RegGPRC1_0__S16Imm1_1,</td></tr>
<tr><th id="877">877</th><td>  Convert__imm_95_8__RegGPRC1_0__RegGPRC1_1,</td></tr>
<tr><th id="878">878</th><td>  Convert__imm_95_8__RegGPRC1_0__S16Imm1_1,</td></tr>
<tr><th id="879">879</th><td>  Convert__U5Imm1_0__RegGPRC1_1__S16Imm1_2,</td></tr>
<tr><th id="880">880</th><td>  Convert__imm_95_20__RegGPRC1_0__RegGPRC1_1,</td></tr>
<tr><th id="881">881</th><td>  Convert__imm_95_20__RegGPRC1_0__S16Imm1_1,</td></tr>
<tr><th id="882">882</th><td>  Convert__imm_95_5__RegGPRC1_0__RegGPRC1_1,</td></tr>
<tr><th id="883">883</th><td>  Convert__imm_95_5__RegGPRC1_0__S16Imm1_1,</td></tr>
<tr><th id="884">884</th><td>  Convert__imm_95_1__RegGPRC1_0__RegGPRC1_1,</td></tr>
<tr><th id="885">885</th><td>  Convert__imm_95_1__RegGPRC1_0__S16Imm1_1,</td></tr>
<tr><th id="886">886</th><td>  Convert__imm_95_6__RegGPRC1_0__RegGPRC1_1,</td></tr>
<tr><th id="887">887</th><td>  Convert__imm_95_6__RegGPRC1_0__S16Imm1_1,</td></tr>
<tr><th id="888">888</th><td>  Convert__imm_95_2__RegGPRC1_0__RegGPRC1_1,</td></tr>
<tr><th id="889">889</th><td>  Convert__imm_95_2__RegGPRC1_0__S16Imm1_1,</td></tr>
<tr><th id="890">890</th><td>  Convert__imm_95_16__RegGPRC1_0__RegGPRC1_1,</td></tr>
<tr><th id="891">891</th><td>  Convert__imm_95_16__RegGPRC1_0__S16Imm1_1,</td></tr>
<tr><th id="892">892</th><td>  Convert__imm_95_24__RegGPRC1_0__RegGPRC1_1,</td></tr>
<tr><th id="893">893</th><td>  Convert__imm_95_24__RegGPRC1_0__S16Imm1_1,</td></tr>
<tr><th id="894">894</th><td>  Convert__imm_95_31__RegGPRC1_0__RegGPRC1_1,</td></tr>
<tr><th id="895">895</th><td>  Convert__imm_95_31__RegGPRC1_0__S16Imm1_1,</td></tr>
<tr><th id="896">896</th><td>  Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2,</td></tr>
<tr><th id="897">897</th><td>  Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2__RegVRRC1_3,</td></tr>
<tr><th id="898">898</th><td>  Convert__RegVRRC1_0__U5Imm1_2__RegVRRC1_1,</td></tr>
<tr><th id="899">899</th><td>  Convert__RegVRRC1_0__RegVRRC1_1__RegGPRC1_2,</td></tr>
<tr><th id="900">900</th><td>  Convert__RegVRRC1_0__RegVRRC1_1,</td></tr>
<tr><th id="901">901</th><td>  Convert__RegCRRC1_0__RegVRRC1_1__RegVRRC1_2,</td></tr>
<tr><th id="902">902</th><td>  Convert__RegG8RC1_0__RegVRRC1_1__U1Imm1_2,</td></tr>
<tr><th id="903">903</th><td>  Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2__RegGPRC1_3,</td></tr>
<tr><th id="904">904</th><td>  Convert__RegVRRC1_0__U4Imm1_2__RegVRRC1_1,</td></tr>
<tr><th id="905">905</th><td>  Convert__RegG8RC1_0__RegG8RC1_1__RegVRRC1_2,</td></tr>
<tr><th id="906">906</th><td>  Convert__RegG8RC1_0__RegVRRC1_1__U3Imm1_2,</td></tr>
<tr><th id="907">907</th><td>  Convert__RegVRRC1_0__Tie0_1_1__RegGPRC1_1__RegGPRC1_2,</td></tr>
<tr><th id="908">908</th><td>  Convert__RegVRRC1_0__Tie0_1_1__RegGPRC1_1__RegVRRC1_2,</td></tr>
<tr><th id="909">909</th><td>  Convert__RegVRRC1_0__Tie0_1_1__U4Imm1_2__RegG8RC1_1,</td></tr>
<tr><th id="910">910</th><td>  Convert__RegVRRC1_0__Tie0_1_1__RegG8RC1_1__RegG8RC1_2,</td></tr>
<tr><th id="911">911</th><td>  Convert__RegVRRC1_0__Tie0_1_1__U4Imm1_2__RegVRRC1_1,</td></tr>
<tr><th id="912">912</th><td>  Convert__RegVRRC1_0__Tie0_1_1__U4Imm1_2__RegGPRC1_1,</td></tr>
<tr><th id="913">913</th><td>  Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_1,</td></tr>
<tr><th id="914">914</th><td>  Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2__Tie0_1_1,</td></tr>
<tr><th id="915">915</th><td>  Convert__RegVRRC1_0__RegVRRC1_1__U1Imm1_2__U4Imm1_3,</td></tr>
<tr><th id="916">916</th><td>  Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2__U3Imm1_3,</td></tr>
<tr><th id="917">917</th><td>  Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2__U4Imm1_3,</td></tr>
<tr><th id="918">918</th><td>  Convert__RegVRRC1_0__S5Imm1_1,</td></tr>
<tr><th id="919">919</th><td>  Convert__RegVSFRC1_0__RegVSFRC1_1,</td></tr>
<tr><th id="920">920</th><td>  Convert__RegVSFRC1_0__RegVSFRC1_1__RegVSFRC1_2,</td></tr>
<tr><th id="921">921</th><td>  Convert__RegVSSRC1_0__RegVSSRC1_1__RegVSSRC1_2,</td></tr>
<tr><th id="922">922</th><td>  Convert__RegVSRC1_0__RegVSFRC1_1__RegVSFRC1_2,</td></tr>
<tr><th id="923">923</th><td>  Convert__RegCRRC1_0__RegVSFRC1_1__RegVSFRC1_2,</td></tr>
<tr><th id="924">924</th><td>  Convert__RegVRRC1_0__RegVFRC1_1,</td></tr>
<tr><th id="925">925</th><td>  Convert__RegVSRC1_0__RegVSSRC1_1,</td></tr>
<tr><th id="926">926</th><td>  Convert__RegVFRC1_0__RegVRRC1_1,</td></tr>
<tr><th id="927">927</th><td>  Convert__RegVSSRC1_0__RegVSRC1_1,</td></tr>
<tr><th id="928">928</th><td>  Convert__RegVSSRC1_0__RegVSFRC1_1,</td></tr>
<tr><th id="929">929</th><td>  Convert__RegVSRC1_0__RegG8RC1_1__RegG8RC1_2,</td></tr>
<tr><th id="930">930</th><td>  Convert__RegVRRC1_0__RegVRRC1_1__RegVSFRC1_2,</td></tr>
<tr><th id="931">931</th><td>  Convert__RegVSFRC1_0__Tie0_1_1__RegVSFRC1_1__RegVSFRC1_2,</td></tr>
<tr><th id="932">932</th><td>  Convert__RegVSSRC1_0__Tie0_1_1__RegVSSRC1_1__RegVSSRC1_2,</td></tr>
<tr><th id="933">933</th><td>  Convert__RegVRRC1_0__Tie0_1_1__RegVRRC1_1__RegVRRC1_2,</td></tr>
<tr><th id="934">934</th><td>  Convert__RegVSSRC1_0__RegVSSRC1_1,</td></tr>
<tr><th id="935">935</th><td>  Convert__RegVRRC1_1__U1Imm1_0__RegVRRC1_2__U2Imm1_3,</td></tr>
<tr><th id="936">936</th><td>  Convert__RegCRRC1_0__RegVSFRC1_1,</td></tr>
<tr><th id="937">937</th><td>  Convert__RegCRRC1_0__U7Imm1_2__RegVSFRC1_1,</td></tr>
<tr><th id="938">938</th><td>  Convert__RegCRRC1_0__U7Imm1_2__RegVRRC1_1,</td></tr>
<tr><th id="939">939</th><td>  Convert__RegVSRC1_0__RegVSRC1_1,</td></tr>
<tr><th id="940">940</th><td>  Convert__RegVSRC1_0__RegVSRC1_1__RegVSRC1_2,</td></tr>
<tr><th id="941">941</th><td>  Convert__RegACCRC1_0__RegVSRC1_1__RegVSRC1_2,</td></tr>
<tr><th id="942">942</th><td>  Convert__RegACCRC1_0__Tie0_1_1__RegVSRC1_1__RegVSRC1_2,</td></tr>
<tr><th id="943">943</th><td>  Convert__RegVSRC1_1__RegVSRC1_2__RegVSRC1_3,</td></tr>
<tr><th id="944">944</th><td>  Convert__RegACCRC1_0__RegVSRpEvenRC1_1__RegVSRC1_2,</td></tr>
<tr><th id="945">945</th><td>  Convert__RegACCRC1_0__Tie0_1_1__RegVSRpEvenRC1_1__RegVSRC1_2,</td></tr>
<tr><th id="946">946</th><td>  Convert__RegVSRC1_0__Tie0_1_1__RegVSRC1_1__RegVSRC1_2,</td></tr>
<tr><th id="947">947</th><td>  Convert__RegVSRC1_0__RegVSRC1_1__RegVSRC1_1,</td></tr>
<tr><th id="948">948</th><td>  Convert__RegCRRC1_0__RegVSRC1_1__RegVSRC1_2,</td></tr>
<tr><th id="949">949</th><td>  Convert__RegCRRC1_0__RegVSRC1_1,</td></tr>
<tr><th id="950">950</th><td>  Convert__RegVSRC1_0__U7Imm1_2__RegVSRC1_1,</td></tr>
<tr><th id="951">951</th><td>  Convert__RegVSRC1_0__RegVSRC1_1__RegVSRC1_2__RegVSRC1_3,</td></tr>
<tr><th id="952">952</th><td>  Convert__RegVSRC1_0__RegVSRC1_1__RegVSRC1_2__RegVSRC1_3__U8Imm1_4,</td></tr>
<tr><th id="953">953</th><td>  Convert__RegVSFRC1_0__RegVSRC1_1__U4Imm1_2,</td></tr>
<tr><th id="954">954</th><td>  Convert__RegVSRC1_0__RegVRRC1_1__S5Imm1_2,</td></tr>
<tr><th id="955">955</th><td>  Convert__RegVSRC1_0__Tie0_1_1__RegVSRC1_1__U4Imm1_2,</td></tr>
<tr><th id="956">956</th><td>  Convert__RegACCRC1_0__Tie0_1_1,</td></tr>
<tr><th id="957">957</th><td>  Convert__RegVSRC1_0__RegVSRC1_1__RegVSRC1_2__imm_95_0,</td></tr>
<tr><th id="958">958</th><td>  Convert__RegVSRC1_0__RegVSRC1_1__RegVSRC1_2__imm_95_3,</td></tr>
<tr><th id="959">959</th><td>  Convert__RegVSRC1_0__RegVSRC1_1__RegVSRC1_2__U2Imm1_3,</td></tr>
<tr><th id="960">960</th><td>  Convert__RegVSRC1_0__RegVSRC1_1__RegVSRC1_2__RegVSRC1_3__U3Imm1_4,</td></tr>
<tr><th id="961">961</th><td>  Convert__RegACCRC1_0,</td></tr>
<tr><th id="962">962</th><td>  Convert__RegVSRC1_0__RegVSFRC1_1__imm_95_0,</td></tr>
<tr><th id="963">963</th><td>  Convert__RegVSRC1_0__RegVSFRC1_1__imm_95_3,</td></tr>
<tr><th id="964">964</th><td>  Convert__RegVSRC1_0__RegVSRC1_1__RegVSRC1_1__imm_95_0,</td></tr>
<tr><th id="965">965</th><td>  Convert__RegVSRC1_0__RegVSRC1_1__RegVSRC1_1__imm_95_3,</td></tr>
<tr><th id="966">966</th><td>  Convert__RegVSRC1_0__Tie0_1_1__U1Imm1_1__Imm1_2,</td></tr>
<tr><th id="967">967</th><td>  Convert__RegVSRC1_0__U8Imm1_1,</td></tr>
<tr><th id="968">968</th><td>  Convert__RegVSRC1_0__Imm1_1,</td></tr>
<tr><th id="969">969</th><td>  Convert__RegVSRC1_0__RegVSRC1_1__U2Imm1_2,</td></tr>
<tr><th id="970">970</th><td>  Convert__RegVSRC1_0__RegVSFRC1_1__imm_95_2,</td></tr>
<tr><th id="971">971</th><td>  Convert__RegVSRC1_0__RegVSRC1_1__RegVSRC1_1__imm_95_2,</td></tr>
<tr><th id="972">972</th><td>  CVT_NUM_SIGNATURES</td></tr>
<tr><th id="973">973</th><td>};</td></tr>
<tr><th id="974">974</th><td></td></tr>
<tr><th id="975">975</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="976">976</th><td></td></tr>
<tr><th id="977">977</th><td><em>static</em> <em>const</em> uint8_t ConversionTable[CVT_NUM_SIGNATURES][<var>15</var>] = {</td></tr>
<tr><th id="978">978</th><td>  <i>// Convert__RegG8RC1_0__RegG8RC1_1__TLSReg1_2</i></td></tr>
<tr><th id="979">979</th><td>  { CVT_95_addRegG8RCOperands, <var>1</var>, CVT_95_addRegG8RCOperands, <var>2</var>, CVT_95_addTLSRegOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="980">980</th><td>  <i>// Convert__RegGPRC1_0__RegGPRC1_1__RegGPRC1_2</i></td></tr>
<tr><th id="981">981</th><td>  { CVT_95_addRegGPRCOperands, <var>1</var>, CVT_95_addRegGPRCOperands, <var>2</var>, CVT_95_addRegGPRCOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="982">982</th><td>  <i>// Convert__RegGPRC1_1__RegGPRC1_2__RegGPRC1_3</i></td></tr>
<tr><th id="983">983</th><td>  { CVT_95_addRegGPRCOperands, <var>2</var>, CVT_95_addRegGPRCOperands, <var>3</var>, CVT_95_addRegGPRCOperands, <var>4</var>, CVT_Done },</td></tr>
<tr><th id="984">984</th><td>  <i>// Convert__RegGPRC1_0__RegGPRCNoR01_1__S16Imm1_2</i></td></tr>
<tr><th id="985">985</th><td>  { CVT_95_addRegGPRCOperands, <var>1</var>, CVT_95_addRegGPRCNoR0Operands, <var>2</var>, CVT_95_addS16ImmOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="986">986</th><td>  <i>// Convert__RegGPRC1_0__RegGPRC1_1__S16Imm1_2</i></td></tr>
<tr><th id="987">987</th><td>  { CVT_95_addRegGPRCOperands, <var>1</var>, CVT_95_addRegGPRCOperands, <var>2</var>, CVT_95_addS16ImmOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="988">988</th><td>  <i>// Convert__RegGPRC1_1__RegGPRC1_2__S16Imm1_3</i></td></tr>
<tr><th id="989">989</th><td>  { CVT_95_addRegGPRCOperands, <var>2</var>, CVT_95_addRegGPRCOperands, <var>3</var>, CVT_95_addS16ImmOperands, <var>4</var>, CVT_Done },</td></tr>
<tr><th id="990">990</th><td>  <i>// Convert__RegGPRC1_0__RegGPRCNoR01_1__S17Imm1_2</i></td></tr>
<tr><th id="991">991</th><td>  { CVT_95_addRegGPRCOperands, <var>1</var>, CVT_95_addRegGPRCNoR0Operands, <var>2</var>, CVT_95_addS16ImmOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="992">992</th><td>  <i>// Convert__RegGPRC1_0__RegGPRC1_1</i></td></tr>
<tr><th id="993">993</th><td>  { CVT_95_addRegGPRCOperands, <var>1</var>, CVT_95_addRegGPRCOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="994">994</th><td>  <i>// Convert__RegGPRC1_1__RegGPRC1_2</i></td></tr>
<tr><th id="995">995</th><td>  { CVT_95_addRegGPRCOperands, <var>2</var>, CVT_95_addRegGPRCOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="996">996</th><td>  <i>// Convert__RegG8RC1_0__Imm1_1</i></td></tr>
<tr><th id="997">997</th><td>  { CVT_95_addRegG8RCOperands, <var>1</var>, CVT_95_addImmOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="998">998</th><td>  <i>// Convert__RegGPRC1_1__RegGPRC1_2__U16Imm1_3</i></td></tr>
<tr><th id="999">999</th><td>  { CVT_95_addRegGPRCOperands, <var>2</var>, CVT_95_addRegGPRCOperands, <var>3</var>, CVT_95_addU16ImmOperands, <var>4</var>, CVT_Done },</td></tr>
<tr><th id="1000">1000</th><td>  <i>// Convert_NoOperands</i></td></tr>
<tr><th id="1001">1001</th><td>  { CVT_Done },</td></tr>
<tr><th id="1002">1002</th><td>  <i>// Convert__DirectBr1_0</i></td></tr>
<tr><th id="1003">1003</th><td>  { CVT_95_addBranchTargetOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1004">1004</th><td>  <i>// Convert__U5Imm1_0__RegCRBITRC1_1__CondBr1_2</i></td></tr>
<tr><th id="1005">1005</th><td>  { CVT_95_addImmOperands, <var>1</var>, CVT_95_addRegCRBITRCOperands, <var>2</var>, CVT_95_addBranchTargetOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1006">1006</th><td>  <i>// Convert__U5Imm1_1__ATBitsAsHint1_0__RegCRBITRC1_2__CondBr1_3</i></td></tr>
<tr><th id="1007">1007</th><td>  { CVT_95_addImmOperands, <var>2</var>, CVT_95_addImmOperands, <var>1</var>, CVT_95_addRegCRBITRCOperands, <var>3</var>, CVT_95_addBranchTargetOperands, <var>4</var>, CVT_Done },</td></tr>
<tr><th id="1008">1008</th><td>  <i>// Convert__U5Imm1_0__imm_95_3__RegCRBITRC1_1__CondBr1_2</i></td></tr>
<tr><th id="1009">1009</th><td>  { CVT_95_addImmOperands, <var>1</var>, CVT_imm_95_3, <var>0</var>, CVT_95_addRegCRBITRCOperands, <var>2</var>, CVT_95_addBranchTargetOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1010">1010</th><td>  <i>// Convert__U5Imm1_0__imm_95_2__RegCRBITRC1_1__CondBr1_2</i></td></tr>
<tr><th id="1011">1011</th><td>  { CVT_95_addImmOperands, <var>1</var>, CVT_imm_95_2, <var>0</var>, CVT_95_addRegCRBITRCOperands, <var>2</var>, CVT_95_addBranchTargetOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1012">1012</th><td>  <i>// Convert__U5Imm1_0__RegCRBITRC1_1__imm_95_0</i></td></tr>
<tr><th id="1013">1013</th><td>  { CVT_95_addImmOperands, <var>1</var>, CVT_95_addRegCRBITRCOperands, <var>2</var>, CVT_imm_95_0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1014">1014</th><td>  <i>// Convert__U5Imm1_0__RegCRBITRC1_1__Imm1_2</i></td></tr>
<tr><th id="1015">1015</th><td>  { CVT_95_addImmOperands, <var>1</var>, CVT_95_addRegCRBITRCOperands, <var>2</var>, CVT_95_addImmOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1016">1016</th><td>  <i>// Convert__RegVRRC1_1__RegVRRC1_2__U1Imm1_3</i></td></tr>
<tr><th id="1017">1017</th><td>  { CVT_95_addRegVRRCOperands, <var>2</var>, CVT_95_addRegVRRCOperands, <var>3</var>, CVT_95_addImmOperands, <var>4</var>, CVT_Done },</td></tr>
<tr><th id="1018">1018</th><td>  <i>// Convert__RegVRRC1_1__RegVRRC1_2__RegVRRC1_3</i></td></tr>
<tr><th id="1019">1019</th><td>  { CVT_95_addRegVRRCOperands, <var>2</var>, CVT_95_addRegVRRCOperands, <var>3</var>, CVT_95_addRegVRRCOperands, <var>4</var>, CVT_Done },</td></tr>
<tr><th id="1020">1020</th><td>  <i>// Convert__RegVRRC1_1__RegVRRC1_2</i></td></tr>
<tr><th id="1021">1021</th><td>  { CVT_95_addRegVRRCOperands, <var>2</var>, CVT_95_addRegVRRCOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1022">1022</th><td>  <i>// Convert__RegVRRC1_1__RegVRRC1_2__RegVRRC1_3__U1Imm1_4</i></td></tr>
<tr><th id="1023">1023</th><td>  { CVT_95_addRegVRRCOperands, <var>2</var>, CVT_95_addRegVRRCOperands, <var>3</var>, CVT_95_addRegVRRCOperands, <var>4</var>, CVT_95_addImmOperands, <var>5</var>, CVT_Done },</td></tr>
<tr><th id="1024">1024</th><td>  <i>// Convert__CondBr1_0</i></td></tr>
<tr><th id="1025">1025</th><td>  { CVT_95_addBranchTargetOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1026">1026</th><td>  <i>// Convert__imm_95_0__RegCRBITRC1_0__CondBr1_1</i></td></tr>
<tr><th id="1027">1027</th><td>  { CVT_imm_95_0, <var>0</var>, CVT_95_addRegCRBITRCOperands, <var>1</var>, CVT_95_addBranchTargetOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1028">1028</th><td>  <i>// Convert__imm_95_0__RegCRBITRC1_0__imm_95_0</i></td></tr>
<tr><th id="1029">1029</th><td>  { CVT_imm_95_0, <var>0</var>, CVT_95_addRegCRBITRCOperands, <var>1</var>, CVT_imm_95_0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1030">1030</th><td>  <i>// Convert__imm_95_8__RegCRBITRC1_0__CondBr1_1</i></td></tr>
<tr><th id="1031">1031</th><td>  { CVT_imm_95_8, <var>0</var>, CVT_95_addRegCRBITRCOperands, <var>1</var>, CVT_95_addBranchTargetOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1032">1032</th><td>  <i>// Convert__imm_95_8__RegCRBITRC1_0__imm_95_0</i></td></tr>
<tr><th id="1033">1033</th><td>  { CVT_imm_95_8, <var>0</var>, CVT_95_addRegCRBITRCOperands, <var>1</var>, CVT_imm_95_0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1034">1034</th><td>  <i>// Convert__imm_95_2__RegCRBITRC1_0__CondBr1_1</i></td></tr>
<tr><th id="1035">1035</th><td>  { CVT_imm_95_2, <var>0</var>, CVT_95_addRegCRBITRCOperands, <var>1</var>, CVT_95_addBranchTargetOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1036">1036</th><td>  <i>// Convert__imm_95_2__RegCRBITRC1_0__imm_95_0</i></td></tr>
<tr><th id="1037">1037</th><td>  { CVT_imm_95_2, <var>0</var>, CVT_95_addRegCRBITRCOperands, <var>1</var>, CVT_imm_95_0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1038">1038</th><td>  <i>// Convert__imm_95_10__RegCRBITRC1_0__CondBr1_1</i></td></tr>
<tr><th id="1039">1039</th><td>  { CVT_imm_95_10, <var>0</var>, CVT_95_addRegCRBITRCOperands, <var>1</var>, CVT_95_addBranchTargetOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1040">1040</th><td>  <i>// Convert__imm_95_10__RegCRBITRC1_0__imm_95_0</i></td></tr>
<tr><th id="1041">1041</th><td>  { CVT_imm_95_10, <var>0</var>, CVT_95_addRegCRBITRCOperands, <var>1</var>, CVT_imm_95_0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1042">1042</th><td>  <i>// Convert__imm_95_76__regCR0__CondBr1_0</i></td></tr>
<tr><th id="1043">1043</th><td>  { CVT_imm_95_76, <var>0</var>, CVT_regCR0, <var>0</var>, CVT_95_addBranchTargetOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1044">1044</th><td>  <i>// Convert__imm_95_76__RegCRRC1_0__CondBr1_1</i></td></tr>
<tr><th id="1045">1045</th><td>  { CVT_imm_95_76, <var>0</var>, CVT_95_addRegCRRCOperands, <var>1</var>, CVT_95_addBranchTargetOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1046">1046</th><td>  <i>// Convert__imm_95_79__regCR0__CondBr1_0</i></td></tr>
<tr><th id="1047">1047</th><td>  { CVT_imm_95_79, <var>0</var>, CVT_regCR0, <var>0</var>, CVT_95_addBranchTargetOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1048">1048</th><td>  <i>// Convert__imm_95_79__RegCRRC1_0__CondBr1_1</i></td></tr>
<tr><th id="1049">1049</th><td>  { CVT_imm_95_79, <var>0</var>, CVT_95_addRegCRRCOperands, <var>1</var>, CVT_95_addBranchTargetOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1050">1050</th><td>  <i>// Convert__imm_95_78__regCR0__CondBr1_0</i></td></tr>
<tr><th id="1051">1051</th><td>  { CVT_imm_95_78, <var>0</var>, CVT_regCR0, <var>0</var>, CVT_95_addBranchTargetOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1052">1052</th><td>  <i>// Convert__imm_95_78__RegCRRC1_0__CondBr1_1</i></td></tr>
<tr><th id="1053">1053</th><td>  { CVT_imm_95_78, <var>0</var>, CVT_95_addRegCRRCOperands, <var>1</var>, CVT_95_addBranchTargetOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1054">1054</th><td>  <i>// Convert__imm_95_76__regCR0</i></td></tr>
<tr><th id="1055">1055</th><td>  { CVT_imm_95_76, <var>0</var>, CVT_regCR0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1056">1056</th><td>  <i>// Convert__imm_95_76__RegCRRC1_0</i></td></tr>
<tr><th id="1057">1057</th><td>  { CVT_imm_95_76, <var>0</var>, CVT_95_addRegCRRCOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1058">1058</th><td>  <i>// Convert__imm_95_79__regCR0</i></td></tr>
<tr><th id="1059">1059</th><td>  { CVT_imm_95_79, <var>0</var>, CVT_regCR0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1060">1060</th><td>  <i>// Convert__imm_95_79__RegCRRC1_0</i></td></tr>
<tr><th id="1061">1061</th><td>  { CVT_imm_95_79, <var>0</var>, CVT_95_addRegCRRCOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1062">1062</th><td>  <i>// Convert__imm_95_78__regCR0</i></td></tr>
<tr><th id="1063">1063</th><td>  { CVT_imm_95_78, <var>0</var>, CVT_regCR0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1064">1064</th><td>  <i>// Convert__imm_95_78__RegCRRC1_0</i></td></tr>
<tr><th id="1065">1065</th><td>  { CVT_imm_95_78, <var>0</var>, CVT_95_addRegCRRCOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1066">1066</th><td>  <i>// Convert__imm_95_4__RegCRBITRC1_0__CondBr1_1</i></td></tr>
<tr><th id="1067">1067</th><td>  { CVT_imm_95_4, <var>0</var>, CVT_95_addRegCRBITRCOperands, <var>1</var>, CVT_95_addBranchTargetOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1068">1068</th><td>  <i>// Convert__imm_95_7__RegCRBITRC1_0__CondBr1_1</i></td></tr>
<tr><th id="1069">1069</th><td>  { CVT_imm_95_7, <var>0</var>, CVT_95_addRegCRBITRCOperands, <var>1</var>, CVT_95_addBranchTargetOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1070">1070</th><td>  <i>// Convert__imm_95_6__RegCRBITRC1_0__CondBr1_1</i></td></tr>
<tr><th id="1071">1071</th><td>  { CVT_imm_95_6, <var>0</var>, CVT_95_addRegCRBITRCOperands, <var>1</var>, CVT_95_addBranchTargetOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1072">1072</th><td>  <i>// Convert__imm_95_4__RegCRBITRC1_0__imm_95_0</i></td></tr>
<tr><th id="1073">1073</th><td>  { CVT_imm_95_4, <var>0</var>, CVT_95_addRegCRBITRCOperands, <var>1</var>, CVT_imm_95_0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1074">1074</th><td>  <i>// Convert__imm_95_7__RegCRBITRC1_0__imm_95_0</i></td></tr>
<tr><th id="1075">1075</th><td>  { CVT_imm_95_7, <var>0</var>, CVT_95_addRegCRBITRCOperands, <var>1</var>, CVT_imm_95_0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1076">1076</th><td>  <i>// Convert__imm_95_6__RegCRBITRC1_0__imm_95_0</i></td></tr>
<tr><th id="1077">1077</th><td>  { CVT_imm_95_6, <var>0</var>, CVT_95_addRegCRBITRCOperands, <var>1</var>, CVT_imm_95_0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1078">1078</th><td>  <i>// Convert__imm_95_4__regCR0__CondBr1_0</i></td></tr>
<tr><th id="1079">1079</th><td>  { CVT_imm_95_4, <var>0</var>, CVT_regCR0, <var>0</var>, CVT_95_addBranchTargetOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1080">1080</th><td>  <i>// Convert__imm_95_4__RegCRRC1_0__CondBr1_1</i></td></tr>
<tr><th id="1081">1081</th><td>  { CVT_imm_95_4, <var>0</var>, CVT_95_addRegCRRCOperands, <var>1</var>, CVT_95_addBranchTargetOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1082">1082</th><td>  <i>// Convert__imm_95_7__regCR0__CondBr1_0</i></td></tr>
<tr><th id="1083">1083</th><td>  { CVT_imm_95_7, <var>0</var>, CVT_regCR0, <var>0</var>, CVT_95_addBranchTargetOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1084">1084</th><td>  <i>// Convert__imm_95_7__RegCRRC1_0__CondBr1_1</i></td></tr>
<tr><th id="1085">1085</th><td>  { CVT_imm_95_7, <var>0</var>, CVT_95_addRegCRRCOperands, <var>1</var>, CVT_95_addBranchTargetOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1086">1086</th><td>  <i>// Convert__imm_95_6__regCR0__CondBr1_0</i></td></tr>
<tr><th id="1087">1087</th><td>  { CVT_imm_95_6, <var>0</var>, CVT_regCR0, <var>0</var>, CVT_95_addBranchTargetOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1088">1088</th><td>  <i>// Convert__imm_95_6__RegCRRC1_0__CondBr1_1</i></td></tr>
<tr><th id="1089">1089</th><td>  { CVT_imm_95_6, <var>0</var>, CVT_95_addRegCRRCOperands, <var>1</var>, CVT_95_addBranchTargetOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1090">1090</th><td>  <i>// Convert__imm_95_4__regCR0</i></td></tr>
<tr><th id="1091">1091</th><td>  { CVT_imm_95_4, <var>0</var>, CVT_regCR0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1092">1092</th><td>  <i>// Convert__imm_95_4__RegCRRC1_0</i></td></tr>
<tr><th id="1093">1093</th><td>  { CVT_imm_95_4, <var>0</var>, CVT_95_addRegCRRCOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1094">1094</th><td>  <i>// Convert__imm_95_7__regCR0</i></td></tr>
<tr><th id="1095">1095</th><td>  { CVT_imm_95_7, <var>0</var>, CVT_regCR0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1096">1096</th><td>  <i>// Convert__imm_95_7__RegCRRC1_0</i></td></tr>
<tr><th id="1097">1097</th><td>  { CVT_imm_95_7, <var>0</var>, CVT_95_addRegCRRCOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1098">1098</th><td>  <i>// Convert__imm_95_6__regCR0</i></td></tr>
<tr><th id="1099">1099</th><td>  { CVT_imm_95_6, <var>0</var>, CVT_regCR0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1100">1100</th><td>  <i>// Convert__imm_95_6__RegCRRC1_0</i></td></tr>
<tr><th id="1101">1101</th><td>  { CVT_imm_95_6, <var>0</var>, CVT_95_addRegCRRCOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1102">1102</th><td>  <i>// Convert__imm_95_44__regCR0__CondBr1_0</i></td></tr>
<tr><th id="1103">1103</th><td>  { CVT_imm_95_44, <var>0</var>, CVT_regCR0, <var>0</var>, CVT_95_addBranchTargetOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1104">1104</th><td>  <i>// Convert__imm_95_44__RegCRRC1_0__CondBr1_1</i></td></tr>
<tr><th id="1105">1105</th><td>  { CVT_imm_95_44, <var>0</var>, CVT_95_addRegCRRCOperands, <var>1</var>, CVT_95_addBranchTargetOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1106">1106</th><td>  <i>// Convert__imm_95_47__regCR0__CondBr1_0</i></td></tr>
<tr><th id="1107">1107</th><td>  { CVT_imm_95_47, <var>0</var>, CVT_regCR0, <var>0</var>, CVT_95_addBranchTargetOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1108">1108</th><td>  <i>// Convert__imm_95_47__RegCRRC1_0__CondBr1_1</i></td></tr>
<tr><th id="1109">1109</th><td>  { CVT_imm_95_47, <var>0</var>, CVT_95_addRegCRRCOperands, <var>1</var>, CVT_95_addBranchTargetOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1110">1110</th><td>  <i>// Convert__imm_95_46__regCR0__CondBr1_0</i></td></tr>
<tr><th id="1111">1111</th><td>  { CVT_imm_95_46, <var>0</var>, CVT_regCR0, <var>0</var>, CVT_95_addBranchTargetOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1112">1112</th><td>  <i>// Convert__imm_95_46__RegCRRC1_0__CondBr1_1</i></td></tr>
<tr><th id="1113">1113</th><td>  { CVT_imm_95_46, <var>0</var>, CVT_95_addRegCRRCOperands, <var>1</var>, CVT_95_addBranchTargetOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1114">1114</th><td>  <i>// Convert__imm_95_44__regCR0</i></td></tr>
<tr><th id="1115">1115</th><td>  { CVT_imm_95_44, <var>0</var>, CVT_regCR0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1116">1116</th><td>  <i>// Convert__imm_95_44__RegCRRC1_0</i></td></tr>
<tr><th id="1117">1117</th><td>  { CVT_imm_95_44, <var>0</var>, CVT_95_addRegCRRCOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1118">1118</th><td>  <i>// Convert__imm_95_47__regCR0</i></td></tr>
<tr><th id="1119">1119</th><td>  { CVT_imm_95_47, <var>0</var>, CVT_regCR0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1120">1120</th><td>  <i>// Convert__imm_95_47__RegCRRC1_0</i></td></tr>
<tr><th id="1121">1121</th><td>  { CVT_imm_95_47, <var>0</var>, CVT_95_addRegCRRCOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1122">1122</th><td>  <i>// Convert__imm_95_46__regCR0</i></td></tr>
<tr><th id="1123">1123</th><td>  { CVT_imm_95_46, <var>0</var>, CVT_regCR0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1124">1124</th><td>  <i>// Convert__imm_95_46__RegCRRC1_0</i></td></tr>
<tr><th id="1125">1125</th><td>  { CVT_imm_95_46, <var>0</var>, CVT_95_addRegCRRCOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1126">1126</th><td>  <i>// Convert__DirectBr1_0__Imm1_1</i></td></tr>
<tr><th id="1127">1127</th><td>  { CVT_95_addBranchTargetOperands, <var>1</var>, CVT_95_addImmOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1128">1128</th><td>  <i>// Convert__imm_95_36__regCR0__CondBr1_0</i></td></tr>
<tr><th id="1129">1129</th><td>  { CVT_imm_95_36, <var>0</var>, CVT_regCR0, <var>0</var>, CVT_95_addBranchTargetOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1130">1130</th><td>  <i>// Convert__imm_95_36__RegCRRC1_0__CondBr1_1</i></td></tr>
<tr><th id="1131">1131</th><td>  { CVT_imm_95_36, <var>0</var>, CVT_95_addRegCRRCOperands, <var>1</var>, CVT_95_addBranchTargetOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1132">1132</th><td>  <i>// Convert__imm_95_39__regCR0__CondBr1_0</i></td></tr>
<tr><th id="1133">1133</th><td>  { CVT_imm_95_39, <var>0</var>, CVT_regCR0, <var>0</var>, CVT_95_addBranchTargetOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1134">1134</th><td>  <i>// Convert__imm_95_39__RegCRRC1_0__CondBr1_1</i></td></tr>
<tr><th id="1135">1135</th><td>  { CVT_imm_95_39, <var>0</var>, CVT_95_addRegCRRCOperands, <var>1</var>, CVT_95_addBranchTargetOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1136">1136</th><td>  <i>// Convert__imm_95_38__regCR0__CondBr1_0</i></td></tr>
<tr><th id="1137">1137</th><td>  { CVT_imm_95_38, <var>0</var>, CVT_regCR0, <var>0</var>, CVT_95_addBranchTargetOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1138">1138</th><td>  <i>// Convert__imm_95_38__RegCRRC1_0__CondBr1_1</i></td></tr>
<tr><th id="1139">1139</th><td>  { CVT_imm_95_38, <var>0</var>, CVT_95_addRegCRRCOperands, <var>1</var>, CVT_95_addBranchTargetOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1140">1140</th><td>  <i>// Convert__imm_95_36__regCR0</i></td></tr>
<tr><th id="1141">1141</th><td>  { CVT_imm_95_36, <var>0</var>, CVT_regCR0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1142">1142</th><td>  <i>// Convert__imm_95_36__RegCRRC1_0</i></td></tr>
<tr><th id="1143">1143</th><td>  { CVT_imm_95_36, <var>0</var>, CVT_95_addRegCRRCOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1144">1144</th><td>  <i>// Convert__imm_95_39__regCR0</i></td></tr>
<tr><th id="1145">1145</th><td>  { CVT_imm_95_39, <var>0</var>, CVT_regCR0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1146">1146</th><td>  <i>// Convert__imm_95_39__RegCRRC1_0</i></td></tr>
<tr><th id="1147">1147</th><td>  { CVT_imm_95_39, <var>0</var>, CVT_95_addRegCRRCOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1148">1148</th><td>  <i>// Convert__imm_95_38__regCR0</i></td></tr>
<tr><th id="1149">1149</th><td>  { CVT_imm_95_38, <var>0</var>, CVT_regCR0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1150">1150</th><td>  <i>// Convert__imm_95_38__RegCRRC1_0</i></td></tr>
<tr><th id="1151">1151</th><td>  { CVT_imm_95_38, <var>0</var>, CVT_95_addRegCRRCOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1152">1152</th><td>  <i>// Convert__imm_95_12__regCR0__CondBr1_0</i></td></tr>
<tr><th id="1153">1153</th><td>  { CVT_imm_95_12, <var>0</var>, CVT_regCR0, <var>0</var>, CVT_95_addBranchTargetOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1154">1154</th><td>  <i>// Convert__imm_95_12__RegCRRC1_0__CondBr1_1</i></td></tr>
<tr><th id="1155">1155</th><td>  { CVT_imm_95_12, <var>0</var>, CVT_95_addRegCRRCOperands, <var>1</var>, CVT_95_addBranchTargetOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1156">1156</th><td>  <i>// Convert__imm_95_15__regCR0__CondBr1_0</i></td></tr>
<tr><th id="1157">1157</th><td>  { CVT_imm_95_15, <var>0</var>, CVT_regCR0, <var>0</var>, CVT_95_addBranchTargetOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1158">1158</th><td>  <i>// Convert__imm_95_15__RegCRRC1_0__CondBr1_1</i></td></tr>
<tr><th id="1159">1159</th><td>  { CVT_imm_95_15, <var>0</var>, CVT_95_addRegCRRCOperands, <var>1</var>, CVT_95_addBranchTargetOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1160">1160</th><td>  <i>// Convert__imm_95_14__regCR0__CondBr1_0</i></td></tr>
<tr><th id="1161">1161</th><td>  { CVT_imm_95_14, <var>0</var>, CVT_regCR0, <var>0</var>, CVT_95_addBranchTargetOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1162">1162</th><td>  <i>// Convert__imm_95_14__RegCRRC1_0__CondBr1_1</i></td></tr>
<tr><th id="1163">1163</th><td>  { CVT_imm_95_14, <var>0</var>, CVT_95_addRegCRRCOperands, <var>1</var>, CVT_95_addBranchTargetOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1164">1164</th><td>  <i>// Convert__imm_95_12__regCR0</i></td></tr>
<tr><th id="1165">1165</th><td>  { CVT_imm_95_12, <var>0</var>, CVT_regCR0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1166">1166</th><td>  <i>// Convert__imm_95_12__RegCRRC1_0</i></td></tr>
<tr><th id="1167">1167</th><td>  { CVT_imm_95_12, <var>0</var>, CVT_95_addRegCRRCOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1168">1168</th><td>  <i>// Convert__imm_95_15__regCR0</i></td></tr>
<tr><th id="1169">1169</th><td>  { CVT_imm_95_15, <var>0</var>, CVT_regCR0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1170">1170</th><td>  <i>// Convert__imm_95_15__RegCRRC1_0</i></td></tr>
<tr><th id="1171">1171</th><td>  { CVT_imm_95_15, <var>0</var>, CVT_95_addRegCRRCOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1172">1172</th><td>  <i>// Convert__imm_95_14__regCR0</i></td></tr>
<tr><th id="1173">1173</th><td>  { CVT_imm_95_14, <var>0</var>, CVT_regCR0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1174">1174</th><td>  <i>// Convert__imm_95_14__RegCRRC1_0</i></td></tr>
<tr><th id="1175">1175</th><td>  { CVT_imm_95_14, <var>0</var>, CVT_95_addRegCRRCOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1176">1176</th><td>  <i>// Convert__imm_95_68__regCR0__CondBr1_0</i></td></tr>
<tr><th id="1177">1177</th><td>  { CVT_imm_95_68, <var>0</var>, CVT_regCR0, <var>0</var>, CVT_95_addBranchTargetOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1178">1178</th><td>  <i>// Convert__imm_95_68__RegCRRC1_0__CondBr1_1</i></td></tr>
<tr><th id="1179">1179</th><td>  { CVT_imm_95_68, <var>0</var>, CVT_95_addRegCRRCOperands, <var>1</var>, CVT_95_addBranchTargetOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1180">1180</th><td>  <i>// Convert__imm_95_71__regCR0__CondBr1_0</i></td></tr>
<tr><th id="1181">1181</th><td>  { CVT_imm_95_71, <var>0</var>, CVT_regCR0, <var>0</var>, CVT_95_addBranchTargetOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1182">1182</th><td>  <i>// Convert__imm_95_71__RegCRRC1_0__CondBr1_1</i></td></tr>
<tr><th id="1183">1183</th><td>  { CVT_imm_95_71, <var>0</var>, CVT_95_addRegCRRCOperands, <var>1</var>, CVT_95_addBranchTargetOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1184">1184</th><td>  <i>// Convert__imm_95_70__regCR0__CondBr1_0</i></td></tr>
<tr><th id="1185">1185</th><td>  { CVT_imm_95_70, <var>0</var>, CVT_regCR0, <var>0</var>, CVT_95_addBranchTargetOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1186">1186</th><td>  <i>// Convert__imm_95_70__RegCRRC1_0__CondBr1_1</i></td></tr>
<tr><th id="1187">1187</th><td>  { CVT_imm_95_70, <var>0</var>, CVT_95_addRegCRRCOperands, <var>1</var>, CVT_95_addBranchTargetOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1188">1188</th><td>  <i>// Convert__imm_95_68__regCR0</i></td></tr>
<tr><th id="1189">1189</th><td>  { CVT_imm_95_68, <var>0</var>, CVT_regCR0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1190">1190</th><td>  <i>// Convert__imm_95_68__RegCRRC1_0</i></td></tr>
<tr><th id="1191">1191</th><td>  { CVT_imm_95_68, <var>0</var>, CVT_95_addRegCRRCOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1192">1192</th><td>  <i>// Convert__imm_95_71__regCR0</i></td></tr>
<tr><th id="1193">1193</th><td>  { CVT_imm_95_71, <var>0</var>, CVT_regCR0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1194">1194</th><td>  <i>// Convert__imm_95_71__RegCRRC1_0</i></td></tr>
<tr><th id="1195">1195</th><td>  { CVT_imm_95_71, <var>0</var>, CVT_95_addRegCRRCOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1196">1196</th><td>  <i>// Convert__imm_95_70__regCR0</i></td></tr>
<tr><th id="1197">1197</th><td>  { CVT_imm_95_70, <var>0</var>, CVT_regCR0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1198">1198</th><td>  <i>// Convert__imm_95_70__RegCRRC1_0</i></td></tr>
<tr><th id="1199">1199</th><td>  { CVT_imm_95_70, <var>0</var>, CVT_95_addRegCRRCOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1200">1200</th><td>  <i>// Convert__imm_95_100__regCR0__CondBr1_0</i></td></tr>
<tr><th id="1201">1201</th><td>  { CVT_imm_95_100, <var>0</var>, CVT_regCR0, <var>0</var>, CVT_95_addBranchTargetOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1202">1202</th><td>  <i>// Convert__imm_95_100__RegCRRC1_0__CondBr1_1</i></td></tr>
<tr><th id="1203">1203</th><td>  { CVT_imm_95_100, <var>0</var>, CVT_95_addRegCRRCOperands, <var>1</var>, CVT_95_addBranchTargetOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1204">1204</th><td>  <i>// Convert__imm_95_103__regCR0__CondBr1_0</i></td></tr>
<tr><th id="1205">1205</th><td>  { CVT_imm_95_103, <var>0</var>, CVT_regCR0, <var>0</var>, CVT_95_addBranchTargetOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1206">1206</th><td>  <i>// Convert__imm_95_103__RegCRRC1_0__CondBr1_1</i></td></tr>
<tr><th id="1207">1207</th><td>  { CVT_imm_95_103, <var>0</var>, CVT_95_addRegCRRCOperands, <var>1</var>, CVT_95_addBranchTargetOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1208">1208</th><td>  <i>// Convert__imm_95_102__regCR0__CondBr1_0</i></td></tr>
<tr><th id="1209">1209</th><td>  { CVT_imm_95_102, <var>0</var>, CVT_regCR0, <var>0</var>, CVT_95_addBranchTargetOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1210">1210</th><td>  <i>// Convert__imm_95_102__RegCRRC1_0__CondBr1_1</i></td></tr>
<tr><th id="1211">1211</th><td>  { CVT_imm_95_102, <var>0</var>, CVT_95_addRegCRRCOperands, <var>1</var>, CVT_95_addBranchTargetOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1212">1212</th><td>  <i>// Convert__imm_95_100__regCR0</i></td></tr>
<tr><th id="1213">1213</th><td>  { CVT_imm_95_100, <var>0</var>, CVT_regCR0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1214">1214</th><td>  <i>// Convert__imm_95_100__RegCRRC1_0</i></td></tr>
<tr><th id="1215">1215</th><td>  { CVT_imm_95_100, <var>0</var>, CVT_95_addRegCRRCOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1216">1216</th><td>  <i>// Convert__imm_95_103__regCR0</i></td></tr>
<tr><th id="1217">1217</th><td>  { CVT_imm_95_103, <var>0</var>, CVT_regCR0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1218">1218</th><td>  <i>// Convert__imm_95_103__RegCRRC1_0</i></td></tr>
<tr><th id="1219">1219</th><td>  { CVT_imm_95_103, <var>0</var>, CVT_95_addRegCRRCOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1220">1220</th><td>  <i>// Convert__imm_95_102__regCR0</i></td></tr>
<tr><th id="1221">1221</th><td>  { CVT_imm_95_102, <var>0</var>, CVT_regCR0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1222">1222</th><td>  <i>// Convert__imm_95_102__RegCRRC1_0</i></td></tr>
<tr><th id="1223">1223</th><td>  { CVT_imm_95_102, <var>0</var>, CVT_95_addRegCRRCOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1224">1224</th><td>  <i>// Convert__RegG8RC1_0__RegG8RC1_1__RegG8RC1_2</i></td></tr>
<tr><th id="1225">1225</th><td>  { CVT_95_addRegG8RCOperands, <var>1</var>, CVT_95_addRegG8RCOperands, <var>2</var>, CVT_95_addRegG8RCOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1226">1226</th><td>  <i>// Convert__imm_95_108__regCR0__CondBr1_0</i></td></tr>
<tr><th id="1227">1227</th><td>  { CVT_imm_95_108, <var>0</var>, CVT_regCR0, <var>0</var>, CVT_95_addBranchTargetOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1228">1228</th><td>  <i>// Convert__imm_95_108__RegCRRC1_0__CondBr1_1</i></td></tr>
<tr><th id="1229">1229</th><td>  { CVT_imm_95_108, <var>0</var>, CVT_95_addRegCRRCOperands, <var>1</var>, CVT_95_addBranchTargetOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1230">1230</th><td>  <i>// Convert__imm_95_111__regCR0__CondBr1_0</i></td></tr>
<tr><th id="1231">1231</th><td>  { CVT_imm_95_111, <var>0</var>, CVT_regCR0, <var>0</var>, CVT_95_addBranchTargetOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1232">1232</th><td>  <i>// Convert__imm_95_111__RegCRRC1_0__CondBr1_1</i></td></tr>
<tr><th id="1233">1233</th><td>  { CVT_imm_95_111, <var>0</var>, CVT_95_addRegCRRCOperands, <var>1</var>, CVT_95_addBranchTargetOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1234">1234</th><td>  <i>// Convert__imm_95_110__regCR0__CondBr1_0</i></td></tr>
<tr><th id="1235">1235</th><td>  { CVT_imm_95_110, <var>0</var>, CVT_regCR0, <var>0</var>, CVT_95_addBranchTargetOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1236">1236</th><td>  <i>// Convert__imm_95_110__RegCRRC1_0__CondBr1_1</i></td></tr>
<tr><th id="1237">1237</th><td>  { CVT_imm_95_110, <var>0</var>, CVT_95_addRegCRRCOperands, <var>1</var>, CVT_95_addBranchTargetOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1238">1238</th><td>  <i>// Convert__imm_95_108__regCR0</i></td></tr>
<tr><th id="1239">1239</th><td>  { CVT_imm_95_108, <var>0</var>, CVT_regCR0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1240">1240</th><td>  <i>// Convert__imm_95_108__RegCRRC1_0</i></td></tr>
<tr><th id="1241">1241</th><td>  { CVT_imm_95_108, <var>0</var>, CVT_95_addRegCRRCOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1242">1242</th><td>  <i>// Convert__imm_95_111__regCR0</i></td></tr>
<tr><th id="1243">1243</th><td>  { CVT_imm_95_111, <var>0</var>, CVT_regCR0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1244">1244</th><td>  <i>// Convert__imm_95_111__RegCRRC1_0</i></td></tr>
<tr><th id="1245">1245</th><td>  { CVT_imm_95_111, <var>0</var>, CVT_95_addRegCRRCOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1246">1246</th><td>  <i>// Convert__imm_95_110__regCR0</i></td></tr>
<tr><th id="1247">1247</th><td>  { CVT_imm_95_110, <var>0</var>, CVT_regCR0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1248">1248</th><td>  <i>// Convert__imm_95_110__RegCRRC1_0</i></td></tr>
<tr><th id="1249">1249</th><td>  { CVT_imm_95_110, <var>0</var>, CVT_95_addRegCRRCOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1250">1250</th><td>  <i>// Convert__imm_95_12__RegCRBITRC1_0__CondBr1_1</i></td></tr>
<tr><th id="1251">1251</th><td>  { CVT_imm_95_12, <var>0</var>, CVT_95_addRegCRBITRCOperands, <var>1</var>, CVT_95_addBranchTargetOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1252">1252</th><td>  <i>// Convert__imm_95_15__RegCRBITRC1_0__CondBr1_1</i></td></tr>
<tr><th id="1253">1253</th><td>  { CVT_imm_95_15, <var>0</var>, CVT_95_addRegCRBITRCOperands, <var>1</var>, CVT_95_addBranchTargetOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1254">1254</th><td>  <i>// Convert__imm_95_14__RegCRBITRC1_0__CondBr1_1</i></td></tr>
<tr><th id="1255">1255</th><td>  { CVT_imm_95_14, <var>0</var>, CVT_95_addRegCRBITRCOperands, <var>1</var>, CVT_95_addBranchTargetOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1256">1256</th><td>  <i>// Convert__imm_95_12__RegCRBITRC1_0__imm_95_0</i></td></tr>
<tr><th id="1257">1257</th><td>  { CVT_imm_95_12, <var>0</var>, CVT_95_addRegCRBITRCOperands, <var>1</var>, CVT_imm_95_0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1258">1258</th><td>  <i>// Convert__imm_95_15__RegCRBITRC1_0__imm_95_0</i></td></tr>
<tr><th id="1259">1259</th><td>  { CVT_imm_95_15, <var>0</var>, CVT_95_addRegCRBITRCOperands, <var>1</var>, CVT_imm_95_0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1260">1260</th><td>  <i>// Convert__imm_95_14__RegCRBITRC1_0__imm_95_0</i></td></tr>
<tr><th id="1261">1261</th><td>  { CVT_imm_95_14, <var>0</var>, CVT_95_addRegCRBITRCOperands, <var>1</var>, CVT_imm_95_0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1262">1262</th><td>  <i>// Convert__RegG8RC1_0__RegG8RC1_1__imm_95_0__U6Imm1_2</i></td></tr>
<tr><th id="1263">1263</th><td>  { CVT_95_addRegG8RCOperands, <var>1</var>, CVT_95_addRegG8RCOperands, <var>2</var>, CVT_imm_95_0, <var>0</var>, CVT_95_addImmOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1264">1264</th><td>  <i>// Convert__RegG8RC1_0__RegGPRC1_1__imm_95_0__U6Imm1_2</i></td></tr>
<tr><th id="1265">1265</th><td>  { CVT_95_addRegG8RCOperands, <var>1</var>, CVT_95_addRegGPRCOperands, <var>2</var>, CVT_imm_95_0, <var>0</var>, CVT_95_addImmOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1266">1266</th><td>  <i>// Convert__RegG8RC1_1__RegG8RC1_2__imm_95_0__U6Imm1_3</i></td></tr>
<tr><th id="1267">1267</th><td>  { CVT_95_addRegG8RCOperands, <var>2</var>, CVT_95_addRegG8RCOperands, <var>3</var>, CVT_imm_95_0, <var>0</var>, CVT_95_addImmOperands, <var>4</var>, CVT_Done },</td></tr>
<tr><th id="1268">1268</th><td>  <i>// Convert__RegG8RC1_0__RegG8RC1_1__U6Imm1_2__U6Imm1_3</i></td></tr>
<tr><th id="1269">1269</th><td>  { CVT_95_addRegG8RCOperands, <var>1</var>, CVT_95_addRegG8RCOperands, <var>2</var>, CVT_95_addImmOperands, <var>3</var>, CVT_95_addImmOperands, <var>4</var>, CVT_Done },</td></tr>
<tr><th id="1270">1270</th><td>  <i>// Convert__RegG8RC1_1__RegG8RC1_2__U6Imm1_3__U6Imm1_4</i></td></tr>
<tr><th id="1271">1271</th><td>  { CVT_95_addRegG8RCOperands, <var>2</var>, CVT_95_addRegG8RCOperands, <var>3</var>, CVT_95_addImmOperands, <var>4</var>, CVT_95_addImmOperands, <var>5</var>, CVT_Done },</td></tr>
<tr><th id="1272">1272</th><td>  <i>// Convert__RegGPRC1_0__RegGPRC1_1__U5Imm1_2__U5Imm1_3</i></td></tr>
<tr><th id="1273">1273</th><td>  { CVT_95_addRegGPRCOperands, <var>1</var>, CVT_95_addRegGPRCOperands, <var>2</var>, CVT_95_addImmOperands, <var>3</var>, CVT_95_addImmOperands, <var>4</var>, CVT_Done },</td></tr>
<tr><th id="1274">1274</th><td>  <i>// Convert__RegGPRC1_1__RegGPRC1_2__U5Imm1_3__U5Imm1_4</i></td></tr>
<tr><th id="1275">1275</th><td>  { CVT_95_addRegGPRCOperands, <var>2</var>, CVT_95_addRegGPRCOperands, <var>3</var>, CVT_95_addImmOperands, <var>4</var>, CVT_95_addImmOperands, <var>5</var>, CVT_Done },</td></tr>
<tr><th id="1276">1276</th><td>  <i>// Convert__RegG8RC1_0__RegG8RC1_1__imm_95_0__U5Imm1_2__imm_95_31</i></td></tr>
<tr><th id="1277">1277</th><td>  { CVT_95_addRegG8RCOperands, <var>1</var>, CVT_95_addRegG8RCOperands, <var>2</var>, CVT_imm_95_0, <var>0</var>, CVT_95_addImmOperands, <var>3</var>, CVT_imm_95_31, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1278">1278</th><td>  <i>// Convert__RegGPRC1_0__RegGPRC1_1__imm_95_0__U5Imm1_2__imm_95_31</i></td></tr>
<tr><th id="1279">1279</th><td>  { CVT_95_addRegGPRCOperands, <var>1</var>, CVT_95_addRegGPRCOperands, <var>2</var>, CVT_imm_95_0, <var>0</var>, CVT_95_addImmOperands, <var>3</var>, CVT_imm_95_31, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1280">1280</th><td>  <i>// Convert__RegG8RC1_1__RegG8RC1_2__imm_95_0__U5Imm1_3__imm_95_31</i></td></tr>
<tr><th id="1281">1281</th><td>  { CVT_95_addRegG8RCOperands, <var>2</var>, CVT_95_addRegG8RCOperands, <var>3</var>, CVT_imm_95_0, <var>0</var>, CVT_95_addImmOperands, <var>4</var>, CVT_imm_95_31, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1282">1282</th><td>  <i>// Convert__RegGPRC1_1__RegGPRC1_2__imm_95_0__U5Imm1_3__imm_95_31</i></td></tr>
<tr><th id="1283">1283</th><td>  { CVT_95_addRegGPRCOperands, <var>2</var>, CVT_95_addRegGPRCOperands, <var>3</var>, CVT_imm_95_0, <var>0</var>, CVT_95_addImmOperands, <var>4</var>, CVT_imm_95_31, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1284">1284</th><td>  <i>// Convert__RegG8RC1_0__RegG8RC1_1__U6Imm1_2</i></td></tr>
<tr><th id="1285">1285</th><td>  { CVT_95_addRegG8RCOperands, <var>1</var>, CVT_95_addRegG8RCOperands, <var>2</var>, CVT_95_addImmOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1286">1286</th><td>  <i>// Convert__RegG8RC1_1__RegG8RC1_2__U6Imm1_3</i></td></tr>
<tr><th id="1287">1287</th><td>  { CVT_95_addRegG8RCOperands, <var>2</var>, CVT_95_addRegG8RCOperands, <var>3</var>, CVT_95_addImmOperands, <var>4</var>, CVT_Done },</td></tr>
<tr><th id="1288">1288</th><td>  <i>// Convert__RegGPRC1_0__RegGPRC1_1__U5Imm1_2</i></td></tr>
<tr><th id="1289">1289</th><td>  { CVT_95_addRegGPRCOperands, <var>1</var>, CVT_95_addRegGPRCOperands, <var>2</var>, CVT_95_addImmOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1290">1290</th><td>  <i>// Convert__RegGPRC1_1__RegGPRC1_2__U5Imm1_3</i></td></tr>
<tr><th id="1291">1291</th><td>  { CVT_95_addRegGPRCOperands, <var>2</var>, CVT_95_addRegGPRCOperands, <var>3</var>, CVT_95_addImmOperands, <var>4</var>, CVT_Done },</td></tr>
<tr><th id="1292">1292</th><td>  <i>// Convert__RegCRRC1_0__RegGPRC1_2__RegGPRC1_3</i></td></tr>
<tr><th id="1293">1293</th><td>  { CVT_95_addRegCRRCOperands, <var>1</var>, CVT_95_addRegGPRCOperands, <var>3</var>, CVT_95_addRegGPRCOperands, <var>4</var>, CVT_Done },</td></tr>
<tr><th id="1294">1294</th><td>  <i>// Convert__RegCRRC1_0__RegG8RC1_2__RegG8RC1_3</i></td></tr>
<tr><th id="1295">1295</th><td>  { CVT_95_addRegCRRCOperands, <var>1</var>, CVT_95_addRegG8RCOperands, <var>3</var>, CVT_95_addRegG8RCOperands, <var>4</var>, CVT_Done },</td></tr>
<tr><th id="1296">1296</th><td>  <i>// Convert__regCR0__RegG8RC1_0__RegG8RC1_1</i></td></tr>
<tr><th id="1297">1297</th><td>  { CVT_regCR0, <var>0</var>, CVT_95_addRegG8RCOperands, <var>1</var>, CVT_95_addRegG8RCOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1298">1298</th><td>  <i>// Convert__RegCRRC1_0__RegG8RC1_1__RegG8RC1_2</i></td></tr>
<tr><th id="1299">1299</th><td>  { CVT_95_addRegCRRCOperands, <var>1</var>, CVT_95_addRegG8RCOperands, <var>2</var>, CVT_95_addRegG8RCOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1300">1300</th><td>  <i>// Convert__regCR0__RegG8RC1_0__S16Imm1_1</i></td></tr>
<tr><th id="1301">1301</th><td>  { CVT_regCR0, <var>0</var>, CVT_95_addRegG8RCOperands, <var>1</var>, CVT_95_addS16ImmOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1302">1302</th><td>  <i>// Convert__RegCRRC1_0__RegG8RC1_1__S16Imm1_2</i></td></tr>
<tr><th id="1303">1303</th><td>  { CVT_95_addRegCRRCOperands, <var>1</var>, CVT_95_addRegG8RCOperands, <var>2</var>, CVT_95_addS16ImmOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1304">1304</th><td>  <i>// Convert__RegCRBITRC1_0__RegG8RC1_1__RegG8RC1_2</i></td></tr>
<tr><th id="1305">1305</th><td>  { CVT_95_addRegCRBITRCOperands, <var>1</var>, CVT_95_addRegG8RCOperands, <var>2</var>, CVT_95_addRegG8RCOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1306">1306</th><td>  <i>// Convert__RegCRRC1_0__RegGPRC1_2__S16Imm1_3</i></td></tr>
<tr><th id="1307">1307</th><td>  { CVT_95_addRegCRRCOperands, <var>1</var>, CVT_95_addRegGPRCOperands, <var>3</var>, CVT_95_addS16ImmOperands, <var>4</var>, CVT_Done },</td></tr>
<tr><th id="1308">1308</th><td>  <i>// Convert__RegCRRC1_0__RegG8RC1_2__S16Imm1_3</i></td></tr>
<tr><th id="1309">1309</th><td>  { CVT_95_addRegCRRCOperands, <var>1</var>, CVT_95_addRegG8RCOperands, <var>3</var>, CVT_95_addS16ImmOperands, <var>4</var>, CVT_Done },</td></tr>
<tr><th id="1310">1310</th><td>  <i>// Convert__regCR0__RegG8RC1_0__U16Imm1_1</i></td></tr>
<tr><th id="1311">1311</th><td>  { CVT_regCR0, <var>0</var>, CVT_95_addRegG8RCOperands, <var>1</var>, CVT_95_addU16ImmOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1312">1312</th><td>  <i>// Convert__RegCRRC1_0__RegG8RC1_1__U16Imm1_2</i></td></tr>
<tr><th id="1313">1313</th><td>  { CVT_95_addRegCRRCOperands, <var>1</var>, CVT_95_addRegG8RCOperands, <var>2</var>, CVT_95_addU16ImmOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1314">1314</th><td>  <i>// Convert__RegCRRC1_0__RegGPRC1_2__U16Imm1_3</i></td></tr>
<tr><th id="1315">1315</th><td>  { CVT_95_addRegCRRCOperands, <var>1</var>, CVT_95_addRegGPRCOperands, <var>3</var>, CVT_95_addU16ImmOperands, <var>4</var>, CVT_Done },</td></tr>
<tr><th id="1316">1316</th><td>  <i>// Convert__RegCRRC1_0__RegG8RC1_2__U16Imm1_3</i></td></tr>
<tr><th id="1317">1317</th><td>  { CVT_95_addRegCRRCOperands, <var>1</var>, CVT_95_addRegG8RCOperands, <var>3</var>, CVT_95_addU16ImmOperands, <var>4</var>, CVT_Done },</td></tr>
<tr><th id="1318">1318</th><td>  <i>// Convert__regCR0__RegGPRC1_0__RegGPRC1_1</i></td></tr>
<tr><th id="1319">1319</th><td>  { CVT_regCR0, <var>0</var>, CVT_95_addRegGPRCOperands, <var>1</var>, CVT_95_addRegGPRCOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1320">1320</th><td>  <i>// Convert__RegCRRC1_0__RegGPRC1_1__RegGPRC1_2</i></td></tr>
<tr><th id="1321">1321</th><td>  { CVT_95_addRegCRRCOperands, <var>1</var>, CVT_95_addRegGPRCOperands, <var>2</var>, CVT_95_addRegGPRCOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1322">1322</th><td>  <i>// Convert__regCR0__RegGPRC1_0__U16Imm1_1</i></td></tr>
<tr><th id="1323">1323</th><td>  { CVT_regCR0, <var>0</var>, CVT_95_addRegGPRCOperands, <var>1</var>, CVT_95_addU16ImmOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1324">1324</th><td>  <i>// Convert__RegCRRC1_0__RegGPRC1_1__U16Imm1_2</i></td></tr>
<tr><th id="1325">1325</th><td>  { CVT_95_addRegCRRCOperands, <var>1</var>, CVT_95_addRegGPRCOperands, <var>2</var>, CVT_95_addU16ImmOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1326">1326</th><td>  <i>// Convert__RegCRBITRC1_0__U1Imm1_1__RegG8RC1_2__RegG8RC1_3</i></td></tr>
<tr><th id="1327">1327</th><td>  { CVT_95_addRegCRBITRCOperands, <var>1</var>, CVT_95_addImmOperands, <var>2</var>, CVT_95_addRegG8RCOperands, <var>3</var>, CVT_95_addRegG8RCOperands, <var>4</var>, CVT_Done },</td></tr>
<tr><th id="1328">1328</th><td>  <i>// Convert__regCR0__RegGPRC1_0__S16Imm1_1</i></td></tr>
<tr><th id="1329">1329</th><td>  { CVT_regCR0, <var>0</var>, CVT_95_addRegGPRCOperands, <var>1</var>, CVT_95_addS16ImmOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1330">1330</th><td>  <i>// Convert__RegCRRC1_0__RegGPRC1_1__S16Imm1_2</i></td></tr>
<tr><th id="1331">1331</th><td>  { CVT_95_addRegCRRCOperands, <var>1</var>, CVT_95_addRegGPRCOperands, <var>2</var>, CVT_95_addS16ImmOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1332">1332</th><td>  <i>// Convert__RegG8RC1_0__RegG8RC1_1</i></td></tr>
<tr><th id="1333">1333</th><td>  { CVT_95_addRegG8RCOperands, <var>1</var>, CVT_95_addRegG8RCOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1334">1334</th><td>  <i>// Convert__RegG8RC1_1__RegG8RC1_2</i></td></tr>
<tr><th id="1335">1335</th><td>  { CVT_95_addRegG8RCOperands, <var>2</var>, CVT_95_addRegG8RCOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1336">1336</th><td>  <i>// Convert__RegGPRC1_0__RegGPRC1_1__U1Imm1_2</i></td></tr>
<tr><th id="1337">1337</th><td>  { CVT_95_addRegGPRCOperands, <var>1</var>, CVT_95_addRegGPRCOperands, <var>2</var>, CVT_95_addImmOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1338">1338</th><td>  <i>// Convert__RegCRBITRC1_0__RegCRBITRC1_1__RegCRBITRC1_2</i></td></tr>
<tr><th id="1339">1339</th><td>  { CVT_95_addRegCRBITRCOperands, <var>1</var>, CVT_95_addRegCRBITRCOperands, <var>2</var>, CVT_95_addRegCRBITRCOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1340">1340</th><td>  <i>// Convert__RegCRBITRC1_0__RegCRBITRC1_0__RegCRBITRC1_0</i></td></tr>
<tr><th id="1341">1341</th><td>  { CVT_95_addRegCRBITRCOperands, <var>1</var>, CVT_95_addRegCRBITRCOperands, <var>1</var>, CVT_95_addRegCRBITRCOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1342">1342</th><td>  <i>// Convert__RegCRBITRC1_0__RegCRBITRC1_1__RegCRBITRC1_1</i></td></tr>
<tr><th id="1343">1343</th><td>  { CVT_95_addRegCRBITRCOperands, <var>1</var>, CVT_95_addRegCRBITRCOperands, <var>2</var>, CVT_95_addRegCRBITRCOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1344">1344</th><td>  <i>// Convert__RegG8RC1_0__U2Imm1_1</i></td></tr>
<tr><th id="1345">1345</th><td>  { CVT_95_addRegG8RCOperands, <var>1</var>, CVT_95_addImmOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1346">1346</th><td>  <i>// Convert__RegGxRCNoR01_0__RegGxRC1_1</i></td></tr>
<tr><th id="1347">1347</th><td>  { CVT_95_addRegGxRCNoR0Operands, <var>1</var>, CVT_95_addRegGxRCOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1348">1348</th><td>  <i>// Convert__U3Imm1_2__RegGxRCNoR01_0__RegGxRC1_1</i></td></tr>
<tr><th id="1349">1349</th><td>  { CVT_95_addImmOperands, <var>3</var>, CVT_95_addRegGxRCNoR0Operands, <var>1</var>, CVT_95_addRegGxRCOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1350">1350</th><td>  <i>// Convert__U5Imm1_2__RegGxRCNoR01_0__RegGxRC1_1</i></td></tr>
<tr><th id="1351">1351</th><td>  { CVT_95_addImmOperands, <var>3</var>, CVT_95_addRegGxRCNoR0Operands, <var>1</var>, CVT_95_addRegGxRCOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1352">1352</th><td>  <i>// Convert__RegGxRCNoR01_0__RegGxRC1_1__U5Imm1_2</i></td></tr>
<tr><th id="1353">1353</th><td>  { CVT_95_addRegGxRCNoR0Operands, <var>1</var>, CVT_95_addRegGxRCOperands, <var>2</var>, CVT_95_addImmOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1354">1354</th><td>  <i>// Convert__RegGxRCNoR01_1__RegGxRC1_2__U5Imm1_0</i></td></tr>
<tr><th id="1355">1355</th><td>  { CVT_95_addRegGxRCNoR0Operands, <var>2</var>, CVT_95_addRegGxRCOperands, <var>3</var>, CVT_95_addImmOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1356">1356</th><td>  <i>// Convert__regR0__regR0</i></td></tr>
<tr><th id="1357">1357</th><td>  { CVT_regR0, <var>0</var>, CVT_regR0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1358">1358</th><td>  <i>// Convert__RegG8RC1_1__RegG8RC1_2__RegG8RC1_3</i></td></tr>
<tr><th id="1359">1359</th><td>  { CVT_95_addRegG8RCOperands, <var>2</var>, CVT_95_addRegG8RCOperands, <var>3</var>, CVT_95_addRegG8RCOperands, <var>4</var>, CVT_Done },</td></tr>
<tr><th id="1360">1360</th><td>  <i>// Convert__U5Imm1_0</i></td></tr>
<tr><th id="1361">1361</th><td>  { CVT_95_addImmOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1362">1362</th><td>  <i>// Convert__U5Imm1_2__RegGPRC1_0__RegGPRC1_1</i></td></tr>
<tr><th id="1363">1363</th><td>  { CVT_95_addImmOperands, <var>3</var>, CVT_95_addRegGPRCOperands, <var>1</var>, CVT_95_addRegGPRCOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1364">1364</th><td>  <i>// Convert__RegSPERC1_0__RegSPERC1_1</i></td></tr>
<tr><th id="1365">1365</th><td>  { CVT_95_addRegSPERCOperands, <var>1</var>, CVT_95_addRegSPERCOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1366">1366</th><td>  <i>// Convert__RegSPERC1_0__RegSPERC1_1__RegSPERC1_2</i></td></tr>
<tr><th id="1367">1367</th><td>  { CVT_95_addRegSPERCOperands, <var>1</var>, CVT_95_addRegSPERCOperands, <var>2</var>, CVT_95_addRegSPERCOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1368">1368</th><td>  <i>// Convert__RegSPERC1_0__RegSPE4RC1_1</i></td></tr>
<tr><th id="1369">1369</th><td>  { CVT_95_addRegSPERCOperands, <var>1</var>, CVT_95_addRegSPE4RCOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1370">1370</th><td>  <i>// Convert__RegSPERC1_0__RegGPRC1_1</i></td></tr>
<tr><th id="1371">1371</th><td>  { CVT_95_addRegSPERCOperands, <var>1</var>, CVT_95_addRegGPRCOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1372">1372</th><td>  <i>// Convert__RegCRRC1_0__RegSPERC1_1__RegSPERC1_2</i></td></tr>
<tr><th id="1373">1373</th><td>  { CVT_95_addRegCRRCOperands, <var>1</var>, CVT_95_addRegSPERCOperands, <var>2</var>, CVT_95_addRegSPERCOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1374">1374</th><td>  <i>// Convert__RegGPRC1_0__RegSPERC1_1</i></td></tr>
<tr><th id="1375">1375</th><td>  { CVT_95_addRegGPRCOperands, <var>1</var>, CVT_95_addRegSPERCOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1376">1376</th><td>  <i>// Convert__RegSPE4RC1_0__RegSPE4RC1_1</i></td></tr>
<tr><th id="1377">1377</th><td>  { CVT_95_addRegSPE4RCOperands, <var>1</var>, CVT_95_addRegSPE4RCOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1378">1378</th><td>  <i>// Convert__RegSPE4RC1_0__RegSPE4RC1_1__RegSPE4RC1_2</i></td></tr>
<tr><th id="1379">1379</th><td>  { CVT_95_addRegSPE4RCOperands, <var>1</var>, CVT_95_addRegSPE4RCOperands, <var>2</var>, CVT_95_addRegSPE4RCOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1380">1380</th><td>  <i>// Convert__RegSPE4RC1_0__RegSPERC1_1</i></td></tr>
<tr><th id="1381">1381</th><td>  { CVT_95_addRegSPE4RCOperands, <var>1</var>, CVT_95_addRegSPERCOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1382">1382</th><td>  <i>// Convert__RegSPE4RC1_0__RegGPRC1_1</i></td></tr>
<tr><th id="1383">1383</th><td>  { CVT_95_addRegSPE4RCOperands, <var>1</var>, CVT_95_addRegGPRCOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1384">1384</th><td>  <i>// Convert__RegCRRC1_0__RegSPE4RC1_1__RegSPE4RC1_2</i></td></tr>
<tr><th id="1385">1385</th><td>  { CVT_95_addRegCRRCOperands, <var>1</var>, CVT_95_addRegSPE4RCOperands, <var>2</var>, CVT_95_addRegSPE4RCOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1386">1386</th><td>  <i>// Convert__RegGPRC1_0__RegSPE4RC1_1</i></td></tr>
<tr><th id="1387">1387</th><td>  { CVT_95_addRegGPRCOperands, <var>1</var>, CVT_95_addRegSPE4RCOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1388">1388</th><td>  <i>// Convert__RegSPERC1_0__RegSPERC1_2__U5Imm1_1</i></td></tr>
<tr><th id="1389">1389</th><td>  { CVT_95_addRegSPERCOperands, <var>1</var>, CVT_95_addRegSPERCOperands, <var>3</var>, CVT_95_addImmOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1390">1390</th><td>  <i>// Convert__RegSPERC1_0__DispSPE81_1__RegGxRCNoR01_2</i></td></tr>
<tr><th id="1391">1391</th><td>  { CVT_95_addRegSPERCOperands, <var>1</var>, CVT_95_addImmOperands, <var>2</var>, CVT_95_addRegGxRCNoR0Operands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1392">1392</th><td>  <i>// Convert__RegSPERC1_0__RegGxRCNoR01_1__RegGxRC1_2</i></td></tr>
<tr><th id="1393">1393</th><td>  { CVT_95_addRegSPERCOperands, <var>1</var>, CVT_95_addRegGxRCNoR0Operands, <var>2</var>, CVT_95_addRegGxRCOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1394">1394</th><td>  <i>// Convert__RegSPERC1_0__DispSPE21_1__RegGxRCNoR01_2</i></td></tr>
<tr><th id="1395">1395</th><td>  { CVT_95_addRegSPERCOperands, <var>1</var>, CVT_95_addImmOperands, <var>2</var>, CVT_95_addRegGxRCNoR0Operands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1396">1396</th><td>  <i>// Convert__RegSPERC1_0__DispSPE41_1__RegGxRCNoR01_2</i></td></tr>
<tr><th id="1397">1397</th><td>  { CVT_95_addRegSPERCOperands, <var>1</var>, CVT_95_addImmOperands, <var>2</var>, CVT_95_addRegGxRCNoR0Operands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1398">1398</th><td>  <i>// Convert__RegSPERC1_0__RegGPRC1_1__RegGPRC1_2</i></td></tr>
<tr><th id="1399">1399</th><td>  { CVT_95_addRegSPERCOperands, <var>1</var>, CVT_95_addRegGPRCOperands, <var>2</var>, CVT_95_addRegGPRCOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1400">1400</th><td>  <i>// Convert__RegSPERC1_0__RegSPERC1_1__U5Imm1_2</i></td></tr>
<tr><th id="1401">1401</th><td>  { CVT_95_addRegSPERCOperands, <var>1</var>, CVT_95_addRegSPERCOperands, <var>2</var>, CVT_95_addImmOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1402">1402</th><td>  <i>// Convert__RegSPERC1_1__RegSPERC1_2__RegSPERC1_3__imm_95_0</i></td></tr>
<tr><th id="1403">1403</th><td>  { CVT_95_addRegSPERCOperands, <var>2</var>, CVT_95_addRegSPERCOperands, <var>3</var>, CVT_95_addRegSPERCOperands, <var>4</var>, CVT_imm_95_0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1404">1404</th><td>  <i>// Convert__RegSPERC1_0__S5Imm1_1</i></td></tr>
<tr><th id="1405">1405</th><td>  { CVT_95_addRegSPERCOperands, <var>1</var>, CVT_95_addImmOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1406">1406</th><td>  <i>// Convert__RegSPERC1_0__U5Imm1_1__RegSPERC1_2</i></td></tr>
<tr><th id="1407">1407</th><td>  { CVT_95_addRegSPERCOperands, <var>1</var>, CVT_95_addImmOperands, <var>2</var>, CVT_95_addRegSPERCOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1408">1408</th><td>  <i>// Convert__RegF4RC1_0__RegF4RC1_1</i></td></tr>
<tr><th id="1409">1409</th><td>  { CVT_95_addRegF4RCOperands, <var>1</var>, CVT_95_addRegF4RCOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1410">1410</th><td>  <i>// Convert__RegF4RC1_1__RegF4RC1_2</i></td></tr>
<tr><th id="1411">1411</th><td>  { CVT_95_addRegF4RCOperands, <var>2</var>, CVT_95_addRegF4RCOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1412">1412</th><td>  <i>// Convert__RegF8RC1_0__RegF8RC1_1__RegF8RC1_2</i></td></tr>
<tr><th id="1413">1413</th><td>  { CVT_95_addRegF8RCOperands, <var>1</var>, CVT_95_addRegF8RCOperands, <var>2</var>, CVT_95_addRegF8RCOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1414">1414</th><td>  <i>// Convert__RegF8RC1_1__RegF8RC1_2__RegF8RC1_3</i></td></tr>
<tr><th id="1415">1415</th><td>  { CVT_95_addRegF8RCOperands, <var>2</var>, CVT_95_addRegF8RCOperands, <var>3</var>, CVT_95_addRegF8RCOperands, <var>4</var>, CVT_Done },</td></tr>
<tr><th id="1416">1416</th><td>  <i>// Convert__RegF4RC1_0__RegF4RC1_1__RegF4RC1_2</i></td></tr>
<tr><th id="1417">1417</th><td>  { CVT_95_addRegF4RCOperands, <var>1</var>, CVT_95_addRegF4RCOperands, <var>2</var>, CVT_95_addRegF4RCOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1418">1418</th><td>  <i>// Convert__RegF4RC1_1__RegF4RC1_2__RegF4RC1_3</i></td></tr>
<tr><th id="1419">1419</th><td>  { CVT_95_addRegF4RCOperands, <var>2</var>, CVT_95_addRegF4RCOperands, <var>3</var>, CVT_95_addRegF4RCOperands, <var>4</var>, CVT_Done },</td></tr>
<tr><th id="1420">1420</th><td>  <i>// Convert__RegF8RC1_0__RegF8RC1_1</i></td></tr>
<tr><th id="1421">1421</th><td>  { CVT_95_addRegF8RCOperands, <var>1</var>, CVT_95_addRegF8RCOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1422">1422</th><td>  <i>// Convert__RegF8RC1_1__RegF8RC1_2</i></td></tr>
<tr><th id="1423">1423</th><td>  { CVT_95_addRegF8RCOperands, <var>2</var>, CVT_95_addRegF8RCOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1424">1424</th><td>  <i>// Convert__RegF4RC1_0__RegF8RC1_1</i></td></tr>
<tr><th id="1425">1425</th><td>  { CVT_95_addRegF4RCOperands, <var>1</var>, CVT_95_addRegF8RCOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1426">1426</th><td>  <i>// Convert__RegF4RC1_1__RegF8RC1_2</i></td></tr>
<tr><th id="1427">1427</th><td>  { CVT_95_addRegF4RCOperands, <var>2</var>, CVT_95_addRegF8RCOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1428">1428</th><td>  <i>// Convert__RegCRRC1_0__RegF4RC1_1__RegF4RC1_2</i></td></tr>
<tr><th id="1429">1429</th><td>  { CVT_95_addRegCRRCOperands, <var>1</var>, CVT_95_addRegF4RCOperands, <var>2</var>, CVT_95_addRegF4RCOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1430">1430</th><td>  <i>// Convert__RegF8RC1_0__RegF8RC1_1__RegF8RC1_2__RegF8RC1_3</i></td></tr>
<tr><th id="1431">1431</th><td>  { CVT_95_addRegF8RCOperands, <var>1</var>, CVT_95_addRegF8RCOperands, <var>2</var>, CVT_95_addRegF8RCOperands, <var>3</var>, CVT_95_addRegF8RCOperands, <var>4</var>, CVT_Done },</td></tr>
<tr><th id="1432">1432</th><td>  <i>// Convert__RegF8RC1_1__RegF8RC1_2__RegF8RC1_3__RegF8RC1_4</i></td></tr>
<tr><th id="1433">1433</th><td>  { CVT_95_addRegF8RCOperands, <var>2</var>, CVT_95_addRegF8RCOperands, <var>3</var>, CVT_95_addRegF8RCOperands, <var>4</var>, CVT_95_addRegF8RCOperands, <var>5</var>, CVT_Done },</td></tr>
<tr><th id="1434">1434</th><td>  <i>// Convert__RegF4RC1_0__RegF4RC1_1__RegF4RC1_2__RegF4RC1_3</i></td></tr>
<tr><th id="1435">1435</th><td>  { CVT_95_addRegF4RCOperands, <var>1</var>, CVT_95_addRegF4RCOperands, <var>2</var>, CVT_95_addRegF4RCOperands, <var>3</var>, CVT_95_addRegF4RCOperands, <var>4</var>, CVT_Done },</td></tr>
<tr><th id="1436">1436</th><td>  <i>// Convert__RegF4RC1_1__RegF4RC1_2__RegF4RC1_3__RegF4RC1_4</i></td></tr>
<tr><th id="1437">1437</th><td>  { CVT_95_addRegF4RCOperands, <var>2</var>, CVT_95_addRegF4RCOperands, <var>3</var>, CVT_95_addRegF4RCOperands, <var>4</var>, CVT_95_addRegF4RCOperands, <var>5</var>, CVT_Done },</td></tr>
<tr><th id="1438">1438</th><td>  <i>// Convert__RegF4RC1_0__RegF8RC1_1__RegF4RC1_2__RegF4RC1_3</i></td></tr>
<tr><th id="1439">1439</th><td>  { CVT_95_addRegF4RCOperands, <var>1</var>, CVT_95_addRegF8RCOperands, <var>2</var>, CVT_95_addRegF4RCOperands, <var>3</var>, CVT_95_addRegF4RCOperands, <var>4</var>, CVT_Done },</td></tr>
<tr><th id="1440">1440</th><td>  <i>// Convert__RegF4RC1_1__RegF8RC1_2__RegF4RC1_3__RegF4RC1_4</i></td></tr>
<tr><th id="1441">1441</th><td>  { CVT_95_addRegF4RCOperands, <var>2</var>, CVT_95_addRegF8RCOperands, <var>3</var>, CVT_95_addRegF4RCOperands, <var>4</var>, CVT_95_addRegF4RCOperands, <var>5</var>, CVT_Done },</td></tr>
<tr><th id="1442">1442</th><td>  <i>// Convert__RegCRRC1_0__RegF8RC1_1__RegF8RC1_2</i></td></tr>
<tr><th id="1443">1443</th><td>  { CVT_95_addRegCRRCOperands, <var>1</var>, CVT_95_addRegF8RCOperands, <var>2</var>, CVT_95_addRegF8RCOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1444">1444</th><td>  <i>// Convert__RegCRRC1_0__RegF8RC1_1</i></td></tr>
<tr><th id="1445">1445</th><td>  { CVT_95_addRegCRRCOperands, <var>1</var>, CVT_95_addRegF8RCOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1446">1446</th><td>  <i>// Convert__U4Imm1_0__RegGxRCNoR01_1__RegGxRC1_2</i></td></tr>
<tr><th id="1447">1447</th><td>  { CVT_95_addImmOperands, <var>1</var>, CVT_95_addRegGxRCNoR0Operands, <var>2</var>, CVT_95_addRegGxRCOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1448">1448</th><td>  <i>// Convert__U4Imm1_1__RegGxRCNoR01_2__RegGxRC1_3</i></td></tr>
<tr><th id="1449">1449</th><td>  { CVT_95_addImmOperands, <var>2</var>, CVT_95_addRegGxRCNoR0Operands, <var>3</var>, CVT_95_addRegGxRCOperands, <var>4</var>, CVT_Done },</td></tr>
<tr><th id="1450">1450</th><td>  <i>// Convert__RegGPRC1_0__RegGPRCNoR01_1__RegGPRC1_2__RegCRBITRC1_3</i></td></tr>
<tr><th id="1451">1451</th><td>  { CVT_95_addRegGPRCOperands, <var>1</var>, CVT_95_addRegGPRCNoR0Operands, <var>2</var>, CVT_95_addRegGPRCOperands, <var>3</var>, CVT_95_addRegCRBITRCOperands, <var>4</var>, CVT_Done },</td></tr>
<tr><th id="1452">1452</th><td>  <i>// Convert__RegG8RC1_0__RegG8RCNoX01_1__RegG8RC1_2__regCR0EQ</i></td></tr>
<tr><th id="1453">1453</th><td>  { CVT_95_addRegG8RCOperands, <var>1</var>, CVT_95_addRegG8RCNoX0Operands, <var>2</var>, CVT_95_addRegG8RCOperands, <var>3</var>, CVT_regCR0EQ, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1454">1454</th><td>  <i>// Convert__RegGPRC1_0__RegGPRCNoR01_1__RegGPRC1_2__regCR0EQ</i></td></tr>
<tr><th id="1455">1455</th><td>  { CVT_95_addRegGPRCOperands, <var>1</var>, CVT_95_addRegGPRCNoR0Operands, <var>2</var>, CVT_95_addRegGPRCOperands, <var>3</var>, CVT_regCR0EQ, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1456">1456</th><td>  <i>// Convert__RegG8RC1_0__RegG8RCNoX01_1__RegG8RC1_2__regCR0GT</i></td></tr>
<tr><th id="1457">1457</th><td>  { CVT_95_addRegG8RCOperands, <var>1</var>, CVT_95_addRegG8RCNoX0Operands, <var>2</var>, CVT_95_addRegG8RCOperands, <var>3</var>, CVT_regCR0GT, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1458">1458</th><td>  <i>// Convert__RegGPRC1_0__RegGPRCNoR01_1__RegGPRC1_2__regCR0GT</i></td></tr>
<tr><th id="1459">1459</th><td>  { CVT_95_addRegGPRCOperands, <var>1</var>, CVT_95_addRegGPRCNoR0Operands, <var>2</var>, CVT_95_addRegGPRCOperands, <var>3</var>, CVT_regCR0GT, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1460">1460</th><td>  <i>// Convert__RegG8RC1_0__RegG8RCNoX01_1__RegG8RC1_2__regCR0LT</i></td></tr>
<tr><th id="1461">1461</th><td>  { CVT_95_addRegG8RCOperands, <var>1</var>, CVT_95_addRegG8RCNoX0Operands, <var>2</var>, CVT_95_addRegG8RCOperands, <var>3</var>, CVT_regCR0LT, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1462">1462</th><td>  <i>// Convert__RegGPRC1_0__RegGPRCNoR01_1__RegGPRC1_2__regCR0LT</i></td></tr>
<tr><th id="1463">1463</th><td>  { CVT_95_addRegGPRCOperands, <var>1</var>, CVT_95_addRegGPRCNoR0Operands, <var>2</var>, CVT_95_addRegGPRCOperands, <var>3</var>, CVT_regCR0LT, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1464">1464</th><td>  <i>// Convert__RegGPRC1_0__DispRI1_1__RegGxRCNoR01_2</i></td></tr>
<tr><th id="1465">1465</th><td>  { CVT_95_addRegGPRCOperands, <var>1</var>, CVT_95_addS16ImmOperands, <var>2</var>, CVT_95_addRegGxRCNoR0Operands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1466">1466</th><td>  <i>// Convert__RegGPRC1_0__RegGxRCNoR01_1__RegGxRC1_2</i></td></tr>
<tr><th id="1467">1467</th><td>  { CVT_95_addRegGPRCOperands, <var>1</var>, CVT_95_addRegGxRCNoR0Operands, <var>2</var>, CVT_95_addRegGxRCOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1468">1468</th><td>  <i>// Convert__RegGPRC1_0__imm_95_0__DispRI1_1__RegGxRCNoR01_2</i></td></tr>
<tr><th id="1469">1469</th><td>  { CVT_95_addRegGPRCOperands, <var>1</var>, CVT_imm_95_0, <var>0</var>, CVT_95_addS16ImmOperands, <var>2</var>, CVT_95_addRegGxRCNoR0Operands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1470">1470</th><td>  <i>// Convert__RegGPRC1_0__imm_95_0__RegGxRCNoR01_1__RegGxRC1_2</i></td></tr>
<tr><th id="1471">1471</th><td>  { CVT_95_addRegGPRCOperands, <var>1</var>, CVT_imm_95_0, <var>0</var>, CVT_95_addRegGxRCNoR0Operands, <var>2</var>, CVT_95_addRegGxRCOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1472">1472</th><td>  <i>// Convert__RegG8RC1_0__RegGxRCNoR01_1__TLSReg1_2</i></td></tr>
<tr><th id="1473">1473</th><td>  { CVT_95_addRegG8RCOperands, <var>1</var>, CVT_95_addRegGxRCNoR0Operands, <var>2</var>, CVT_95_addTLSRegOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1474">1474</th><td>  <i>// Convert__RegG8RC1_0__DispRIX1_1__RegGxRCNoR01_2</i></td></tr>
<tr><th id="1475">1475</th><td>  { CVT_95_addRegG8RCOperands, <var>1</var>, CVT_95_addImmOperands, <var>2</var>, CVT_95_addRegGxRCNoR0Operands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1476">1476</th><td>  <i>// Convert__RegG8RC1_0__RegGxRCNoR01_1__RegGxRC1_2</i></td></tr>
<tr><th id="1477">1477</th><td>  { CVT_95_addRegG8RCOperands, <var>1</var>, CVT_95_addRegGxRCNoR0Operands, <var>2</var>, CVT_95_addRegGxRCOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1478">1478</th><td>  <i>// Convert__RegG8RC1_0__RegG8RC1_1__U5Imm1_2</i></td></tr>
<tr><th id="1479">1479</th><td>  { CVT_95_addRegG8RCOperands, <var>1</var>, CVT_95_addRegG8RCOperands, <var>2</var>, CVT_95_addImmOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1480">1480</th><td>  <i>// Convert__RegG8RC1_0__imm_95_0__DispRIX1_1__RegGxRCNoR01_2</i></td></tr>
<tr><th id="1481">1481</th><td>  { CVT_95_addRegG8RCOperands, <var>1</var>, CVT_imm_95_0, <var>0</var>, CVT_95_addImmOperands, <var>2</var>, CVT_95_addRegGxRCNoR0Operands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1482">1482</th><td>  <i>// Convert__RegG8RC1_0__imm_95_0__RegGxRCNoR01_1__RegGxRC1_2</i></td></tr>
<tr><th id="1483">1483</th><td>  { CVT_95_addRegG8RCOperands, <var>1</var>, CVT_imm_95_0, <var>0</var>, CVT_95_addRegGxRCNoR0Operands, <var>2</var>, CVT_95_addRegGxRCOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1484">1484</th><td>  <i>// Convert__RegF8RC1_0__DispRI1_1__RegGxRCNoR01_2</i></td></tr>
<tr><th id="1485">1485</th><td>  { CVT_95_addRegF8RCOperands, <var>1</var>, CVT_95_addS16ImmOperands, <var>2</var>, CVT_95_addRegGxRCNoR0Operands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1486">1486</th><td>  <i>// Convert__RegF8RC1_0__RegGxRCNoR01_1__RegGxRC1_2</i></td></tr>
<tr><th id="1487">1487</th><td>  { CVT_95_addRegF8RCOperands, <var>1</var>, CVT_95_addRegGxRCNoR0Operands, <var>2</var>, CVT_95_addRegGxRCOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1488">1488</th><td>  <i>// Convert__RegF8RC1_0__imm_95_0__DispRI1_1__RegGxRCNoR01_2</i></td></tr>
<tr><th id="1489">1489</th><td>  { CVT_95_addRegF8RCOperands, <var>1</var>, CVT_imm_95_0, <var>0</var>, CVT_95_addS16ImmOperands, <var>2</var>, CVT_95_addRegGxRCNoR0Operands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1490">1490</th><td>  <i>// Convert__RegF8RC1_0__imm_95_0__RegGxRCNoR01_1__RegGxRC1_2</i></td></tr>
<tr><th id="1491">1491</th><td>  { CVT_95_addRegF8RCOperands, <var>1</var>, CVT_imm_95_0, <var>0</var>, CVT_95_addRegGxRCNoR0Operands, <var>2</var>, CVT_95_addRegGxRCOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1492">1492</th><td>  <i>// Convert__RegF4RC1_0__DispRI1_1__RegGxRCNoR01_2</i></td></tr>
<tr><th id="1493">1493</th><td>  { CVT_95_addRegF4RCOperands, <var>1</var>, CVT_95_addS16ImmOperands, <var>2</var>, CVT_95_addRegGxRCNoR0Operands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1494">1494</th><td>  <i>// Convert__RegF4RC1_0__imm_95_0__DispRI1_1__RegGxRCNoR01_2</i></td></tr>
<tr><th id="1495">1495</th><td>  { CVT_95_addRegF4RCOperands, <var>1</var>, CVT_imm_95_0, <var>0</var>, CVT_95_addS16ImmOperands, <var>2</var>, CVT_95_addRegGxRCNoR0Operands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1496">1496</th><td>  <i>// Convert__RegF4RC1_0__imm_95_0__RegGxRCNoR01_1__RegGxRC1_2</i></td></tr>
<tr><th id="1497">1497</th><td>  { CVT_95_addRegF4RCOperands, <var>1</var>, CVT_imm_95_0, <var>0</var>, CVT_95_addRegGxRCNoR0Operands, <var>2</var>, CVT_95_addRegGxRCOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1498">1498</th><td>  <i>// Convert__RegF4RC1_0__RegGxRCNoR01_1__RegGxRC1_2</i></td></tr>
<tr><th id="1499">1499</th><td>  { CVT_95_addRegF4RCOperands, <var>1</var>, CVT_95_addRegGxRCNoR0Operands, <var>2</var>, CVT_95_addRegGxRCOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1500">1500</th><td>  <i>// Convert__RegG8RC1_0__regZERO8__S16Imm1_1</i></td></tr>
<tr><th id="1501">1501</th><td>  { CVT_95_addRegG8RCOperands, <var>1</var>, CVT_regZERO8, <var>0</var>, CVT_95_addS16ImmOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1502">1502</th><td>  <i>// Convert__RegGPRC1_0__S16Imm1_1</i></td></tr>
<tr><th id="1503">1503</th><td>  { CVT_95_addRegGPRCOperands, <var>1</var>, CVT_95_addS16ImmOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1504">1504</th><td>  <i>// Convert__RegGPRC1_0__regZERO__S16Imm1_1</i></td></tr>
<tr><th id="1505">1505</th><td>  { CVT_95_addRegGPRCOperands, <var>1</var>, CVT_regZERO, <var>0</var>, CVT_95_addS16ImmOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1506">1506</th><td>  <i>// Convert__RegG8RC1_0__regZERO8__S17Imm1_1</i></td></tr>
<tr><th id="1507">1507</th><td>  { CVT_95_addRegG8RCOperands, <var>1</var>, CVT_regZERO8, <var>0</var>, CVT_95_addS16ImmOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1508">1508</th><td>  <i>// Convert__RegGPRC1_0__S17Imm1_1</i></td></tr>
<tr><th id="1509">1509</th><td>  { CVT_95_addRegGPRCOperands, <var>1</var>, CVT_95_addS16ImmOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1510">1510</th><td>  <i>// Convert__RegGPRC1_0__regZERO__S17Imm1_1</i></td></tr>
<tr><th id="1511">1511</th><td>  { CVT_95_addRegGPRCOperands, <var>1</var>, CVT_regZERO, <var>0</var>, CVT_95_addS16ImmOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1512">1512</th><td>  <i>// Convert__RegG8RC1_0__imm_95_0</i></td></tr>
<tr><th id="1513">1513</th><td>  { CVT_95_addRegG8RCOperands, <var>1</var>, CVT_imm_95_0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1514">1514</th><td>  <i>// Convert__RegVRRC1_0__RegGxRCNoR01_1__RegGxRC1_2</i></td></tr>
<tr><th id="1515">1515</th><td>  { CVT_95_addRegVRRCOperands, <var>1</var>, CVT_95_addRegGxRCNoR0Operands, <var>2</var>, CVT_95_addRegGxRCOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1516">1516</th><td>  <i>// Convert__imm_95_1</i></td></tr>
<tr><th id="1517">1517</th><td>  { CVT_imm_95_1, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1518">1518</th><td>  <i>// Convert__RegSPE4RC1_0__DispRI1_1__RegGxRCNoR01_2</i></td></tr>
<tr><th id="1519">1519</th><td>  { CVT_95_addRegSPE4RCOperands, <var>1</var>, CVT_95_addS16ImmOperands, <var>2</var>, CVT_95_addRegGxRCNoR0Operands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1520">1520</th><td>  <i>// Convert__RegSPE4RC1_0__RegGxRCNoR01_1__RegGxRC1_2</i></td></tr>
<tr><th id="1521">1521</th><td>  { CVT_95_addRegSPE4RCOperands, <var>1</var>, CVT_95_addRegGxRCNoR0Operands, <var>2</var>, CVT_95_addRegGxRCOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1522">1522</th><td>  <i>// Convert__RegVFRC1_0__DispRIX1_1__RegGxRCNoR01_2</i></td></tr>
<tr><th id="1523">1523</th><td>  { CVT_95_addRegVFRCOperands, <var>1</var>, CVT_95_addImmOperands, <var>2</var>, CVT_95_addRegGxRCNoR0Operands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1524">1524</th><td>  <i>// Convert__RegVSFRC1_0__RegGxRCNoR01_1__RegGxRC1_2</i></td></tr>
<tr><th id="1525">1525</th><td>  { CVT_95_addRegVSFRCOperands, <var>1</var>, CVT_95_addRegGxRCNoR0Operands, <var>2</var>, CVT_95_addRegGxRCOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1526">1526</th><td>  <i>// Convert__RegVSSRC1_0__RegGxRCNoR01_1__RegGxRC1_2</i></td></tr>
<tr><th id="1527">1527</th><td>  { CVT_95_addRegVSSRCOperands, <var>1</var>, CVT_95_addRegGxRCNoR0Operands, <var>2</var>, CVT_95_addRegGxRCOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1528">1528</th><td>  <i>// Convert__RegVSRC1_0__DispRIX161_1__RegGxRCNoR01_2</i></td></tr>
<tr><th id="1529">1529</th><td>  { CVT_95_addRegVSRCOperands, <var>1</var>, CVT_95_addImmOperands, <var>2</var>, CVT_95_addRegGxRCNoR0Operands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1530">1530</th><td>  <i>// Convert__RegVSRC1_0__RegGxRCNoR01_1__RegGxRC1_2</i></td></tr>
<tr><th id="1531">1531</th><td>  { CVT_95_addRegVSRCOperands, <var>1</var>, CVT_95_addRegGxRCNoR0Operands, <var>2</var>, CVT_95_addRegGxRCOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1532">1532</th><td>  <i>// Convert__RegVSRC1_0__Imm1_1__RegG8RC1_2</i></td></tr>
<tr><th id="1533">1533</th><td>  { CVT_95_addRegVSRCOperands, <var>1</var>, CVT_95_addImmOperands, <var>2</var>, CVT_95_addRegG8RCOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1534">1534</th><td>  <i>// Convert__RegVSRpRC1_0__DispRIX161_1__RegGxRCNoR01_2</i></td></tr>
<tr><th id="1535">1535</th><td>  { CVT_95_addRegVSRpRCOperands, <var>1</var>, CVT_95_addImmOperands, <var>2</var>, CVT_95_addRegGxRCNoR0Operands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1536">1536</th><td>  <i>// Convert__RegVSRpRC1_0__RegGxRCNoR01_1__RegGxRC1_2</i></td></tr>
<tr><th id="1537">1537</th><td>  { CVT_95_addRegVSRpRCOperands, <var>1</var>, CVT_95_addRegGxRCNoR0Operands, <var>2</var>, CVT_95_addRegGxRCOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1538">1538</th><td>  <i>// Convert__RegG8RC1_0__RegG8RC1_1__RegG8RC1_2__RegG8RC1_3</i></td></tr>
<tr><th id="1539">1539</th><td>  { CVT_95_addRegG8RCOperands, <var>1</var>, CVT_95_addRegG8RCOperands, <var>2</var>, CVT_95_addRegG8RCOperands, <var>3</var>, CVT_95_addRegG8RCOperands, <var>4</var>, CVT_Done },</td></tr>
<tr><th id="1540">1540</th><td>  <i>// Convert__RegGPRC1_0__RegGPRC1_1__RegGPRC1_2__RegGPRC1_3</i></td></tr>
<tr><th id="1541">1541</th><td>  { CVT_95_addRegGPRCOperands, <var>1</var>, CVT_95_addRegGPRCOperands, <var>2</var>, CVT_95_addRegGPRCOperands, <var>3</var>, CVT_95_addRegGPRCOperands, <var>4</var>, CVT_Done },</td></tr>
<tr><th id="1542">1542</th><td>  <i>// Convert__imm_95_0</i></td></tr>
<tr><th id="1543">1543</th><td>  { CVT_imm_95_0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1544">1544</th><td>  <i>// Convert__RegCRRC1_0__RegCRRC1_1</i></td></tr>
<tr><th id="1545">1545</th><td>  { CVT_95_addRegCRRCOperands, <var>1</var>, CVT_95_addRegCRRCOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1546">1546</th><td>  <i>// Convert__RegCRRC1_0</i></td></tr>
<tr><th id="1547">1547</th><td>  { CVT_95_addRegCRRCOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1548">1548</th><td>  <i>// Convert__RegG8RC1_0__imm_95_29</i></td></tr>
<tr><th id="1549">1549</th><td>  { CVT_95_addRegG8RCOperands, <var>1</var>, CVT_imm_95_29, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1550">1550</th><td>  <i>// Convert__RegGPRC1_0__imm_95_29</i></td></tr>
<tr><th id="1551">1551</th><td>  { CVT_95_addRegGPRCOperands, <var>1</var>, CVT_imm_95_29, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1552">1552</th><td>  <i>// Convert__RegG8RC1_0__imm_95_280</i></td></tr>
<tr><th id="1553">1553</th><td>  { CVT_95_addRegG8RCOperands, <var>1</var>, CVT_imm_95_280, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1554">1554</th><td>  <i>// Convert__RegGPRC1_0__imm_95_280</i></td></tr>
<tr><th id="1555">1555</th><td>  { CVT_95_addRegGPRCOperands, <var>1</var>, CVT_imm_95_280, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1556">1556</th><td>  <i>// Convert__RegGPRC1_0__U10Imm1_1__imm_95_0</i></td></tr>
<tr><th id="1557">1557</th><td>  { CVT_95_addRegGPRCOperands, <var>1</var>, CVT_95_addImmOperands, <var>2</var>, CVT_imm_95_0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1558">1558</th><td>  <i>// Convert__RegGPRC1_0__imm_95_128</i></td></tr>
<tr><th id="1559">1559</th><td>  { CVT_95_addRegGPRCOperands, <var>1</var>, CVT_imm_95_128, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1560">1560</th><td>  <i>// Convert__RegGPRC1_0__imm_95_129</i></td></tr>
<tr><th id="1561">1561</th><td>  { CVT_95_addRegGPRCOperands, <var>1</var>, CVT_imm_95_129, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1562">1562</th><td>  <i>// Convert__RegGPRC1_0__imm_95_130</i></td></tr>
<tr><th id="1563">1563</th><td>  { CVT_95_addRegGPRCOperands, <var>1</var>, CVT_imm_95_130, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1564">1564</th><td>  <i>// Convert__RegGPRC1_0__imm_95_131</i></td></tr>
<tr><th id="1565">1565</th><td>  { CVT_95_addRegGPRCOperands, <var>1</var>, CVT_imm_95_131, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1566">1566</th><td>  <i>// Convert__RegGPRC1_0__imm_95_132</i></td></tr>
<tr><th id="1567">1567</th><td>  { CVT_95_addRegGPRCOperands, <var>1</var>, CVT_imm_95_132, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1568">1568</th><td>  <i>// Convert__RegGPRC1_0__imm_95_133</i></td></tr>
<tr><th id="1569">1569</th><td>  { CVT_95_addRegGPRCOperands, <var>1</var>, CVT_imm_95_133, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1570">1570</th><td>  <i>// Convert__RegGPRC1_0__imm_95_134</i></td></tr>
<tr><th id="1571">1571</th><td>  { CVT_95_addRegGPRCOperands, <var>1</var>, CVT_imm_95_134, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1572">1572</th><td>  <i>// Convert__RegGPRC1_0__imm_95_135</i></td></tr>
<tr><th id="1573">1573</th><td>  { CVT_95_addRegGPRCOperands, <var>1</var>, CVT_imm_95_135, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1574">1574</th><td>  <i>// Convert__RegG8RC1_0__imm_95_28</i></td></tr>
<tr><th id="1575">1575</th><td>  { CVT_95_addRegG8RCOperands, <var>1</var>, CVT_imm_95_28, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1576">1576</th><td>  <i>// Convert__RegGPRC1_0__imm_95_28</i></td></tr>
<tr><th id="1577">1577</th><td>  { CVT_95_addRegGPRCOperands, <var>1</var>, CVT_imm_95_28, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1578">1578</th><td>  <i>// Convert__RegGPRC1_0</i></td></tr>
<tr><th id="1579">1579</th><td>  { CVT_95_addRegGPRCOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1580">1580</th><td>  <i>// Convert__RegG8RC1_0__imm_95_9</i></td></tr>
<tr><th id="1581">1581</th><td>  { CVT_95_addRegG8RCOperands, <var>1</var>, CVT_imm_95_9, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1582">1582</th><td>  <i>// Convert__RegGPRC1_0__imm_95_9</i></td></tr>
<tr><th id="1583">1583</th><td>  { CVT_95_addRegGPRCOperands, <var>1</var>, CVT_imm_95_9, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1584">1584</th><td>  <i>// Convert__RegG8RC1_0__imm_95_19</i></td></tr>
<tr><th id="1585">1585</th><td>  { CVT_95_addRegG8RCOperands, <var>1</var>, CVT_imm_95_19, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1586">1586</th><td>  <i>// Convert__RegGPRC1_0__imm_95_19</i></td></tr>
<tr><th id="1587">1587</th><td>  { CVT_95_addRegGPRCOperands, <var>1</var>, CVT_imm_95_19, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1588">1588</th><td>  <i>// Convert__RegGPRC1_0__imm_95_537</i></td></tr>
<tr><th id="1589">1589</th><td>  { CVT_95_addRegGPRCOperands, <var>1</var>, CVT_imm_95_537, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1590">1590</th><td>  <i>// Convert__RegGPRC1_0__imm_95_539</i></td></tr>
<tr><th id="1591">1591</th><td>  { CVT_95_addRegGPRCOperands, <var>1</var>, CVT_imm_95_539, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1592">1592</th><td>  <i>// Convert__RegGPRC1_0__imm_95_541</i></td></tr>
<tr><th id="1593">1593</th><td>  { CVT_95_addRegGPRCOperands, <var>1</var>, CVT_imm_95_541, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1594">1594</th><td>  <i>// Convert__RegGPRC1_0__imm_95_543</i></td></tr>
<tr><th id="1595">1595</th><td>  { CVT_95_addRegGPRCOperands, <var>1</var>, CVT_imm_95_543, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1596">1596</th><td>  <i>// Convert__RegGPRC1_0__imm_95_536</i></td></tr>
<tr><th id="1597">1597</th><td>  { CVT_95_addRegGPRCOperands, <var>1</var>, CVT_imm_95_536, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1598">1598</th><td>  <i>// Convert__RegGPRC1_0__imm_95_538</i></td></tr>
<tr><th id="1599">1599</th><td>  { CVT_95_addRegGPRCOperands, <var>1</var>, CVT_imm_95_538, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1600">1600</th><td>  <i>// Convert__RegGPRC1_0__imm_95_540</i></td></tr>
<tr><th id="1601">1601</th><td>  { CVT_95_addRegGPRCOperands, <var>1</var>, CVT_imm_95_540, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1602">1602</th><td>  <i>// Convert__RegGPRC1_0__imm_95_542</i></td></tr>
<tr><th id="1603">1603</th><td>  { CVT_95_addRegGPRCOperands, <var>1</var>, CVT_imm_95_542, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1604">1604</th><td>  <i>// Convert__RegGPRC1_0__imm_95_1018</i></td></tr>
<tr><th id="1605">1605</th><td>  { CVT_95_addRegGPRCOperands, <var>1</var>, CVT_imm_95_1018, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1606">1606</th><td>  <i>// Convert__RegGPRC1_0__Imm1_1</i></td></tr>
<tr><th id="1607">1607</th><td>  { CVT_95_addRegGPRCOperands, <var>1</var>, CVT_95_addImmOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1608">1608</th><td>  <i>// Convert__RegGPRC1_0__imm_95_981</i></td></tr>
<tr><th id="1609">1609</th><td>  { CVT_95_addRegGPRCOperands, <var>1</var>, CVT_imm_95_981, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1610">1610</th><td>  <i>// Convert__RegG8RC1_0__imm_95_22</i></td></tr>
<tr><th id="1611">1611</th><td>  { CVT_95_addRegG8RCOperands, <var>1</var>, CVT_imm_95_22, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1612">1612</th><td>  <i>// Convert__RegGPRC1_0__imm_95_22</i></td></tr>
<tr><th id="1613">1613</th><td>  { CVT_95_addRegGPRCOperands, <var>1</var>, CVT_imm_95_22, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1614">1614</th><td>  <i>// Convert__RegG8RC1_0__imm_95_17</i></td></tr>
<tr><th id="1615">1615</th><td>  { CVT_95_addRegG8RCOperands, <var>1</var>, CVT_imm_95_17, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1616">1616</th><td>  <i>// Convert__RegGPRC1_0__imm_95_17</i></td></tr>
<tr><th id="1617">1617</th><td>  { CVT_95_addRegGPRCOperands, <var>1</var>, CVT_imm_95_17, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1618">1618</th><td>  <i>// Convert__RegG8RC1_0__imm_95_18</i></td></tr>
<tr><th id="1619">1619</th><td>  { CVT_95_addRegG8RCOperands, <var>1</var>, CVT_imm_95_18, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1620">1620</th><td>  <i>// Convert__RegGPRC1_0__imm_95_18</i></td></tr>
<tr><th id="1621">1621</th><td>  { CVT_95_addRegGPRCOperands, <var>1</var>, CVT_imm_95_18, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1622">1622</th><td>  <i>// Convert__RegGPRC1_0__imm_95_980</i></td></tr>
<tr><th id="1623">1623</th><td>  { CVT_95_addRegGPRCOperands, <var>1</var>, CVT_imm_95_980, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1624">1624</th><td>  <i>// Convert__RegG8RC1_0__RegF8RC1_1</i></td></tr>
<tr><th id="1625">1625</th><td>  { CVT_95_addRegG8RCOperands, <var>1</var>, CVT_95_addRegF8RCOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1626">1626</th><td>  <i>// Convert__RegGPRC1_0__RegF8RC1_1</i></td></tr>
<tr><th id="1627">1627</th><td>  { CVT_95_addRegGPRCOperands, <var>1</var>, CVT_95_addRegF8RCOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1628">1628</th><td>  <i>// Convert__RegF8RC1_0</i></td></tr>
<tr><th id="1629">1629</th><td>  { CVT_95_addRegF8RCOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1630">1630</th><td>  <i>// Convert__RegF8RC1_1</i></td></tr>
<tr><th id="1631">1631</th><td>  { CVT_95_addRegF8RCOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1632">1632</th><td>  <i>// Convert__RegF8RC1_0__U3Imm1_1</i></td></tr>
<tr><th id="1633">1633</th><td>  { CVT_95_addRegF8RCOperands, <var>1</var>, CVT_95_addImmOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1634">1634</th><td>  <i>// Convert__RegF8RC1_0__U2Imm1_1</i></td></tr>
<tr><th id="1635">1635</th><td>  { CVT_95_addRegF8RCOperands, <var>1</var>, CVT_95_addImmOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1636">1636</th><td>  <i>// Convert__RegGPRC1_0__imm_95_529</i></td></tr>
<tr><th id="1637">1637</th><td>  { CVT_95_addRegGPRCOperands, <var>1</var>, CVT_imm_95_529, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1638">1638</th><td>  <i>// Convert__RegGPRC1_0__imm_95_531</i></td></tr>
<tr><th id="1639">1639</th><td>  { CVT_95_addRegGPRCOperands, <var>1</var>, CVT_imm_95_531, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1640">1640</th><td>  <i>// Convert__RegGPRC1_0__imm_95_533</i></td></tr>
<tr><th id="1641">1641</th><td>  { CVT_95_addRegGPRCOperands, <var>1</var>, CVT_imm_95_533, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1642">1642</th><td>  <i>// Convert__RegGPRC1_0__imm_95_535</i></td></tr>
<tr><th id="1643">1643</th><td>  { CVT_95_addRegGPRCOperands, <var>1</var>, CVT_imm_95_535, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1644">1644</th><td>  <i>// Convert__RegGPRC1_0__imm_95_528</i></td></tr>
<tr><th id="1645">1645</th><td>  { CVT_95_addRegGPRCOperands, <var>1</var>, CVT_imm_95_528, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1646">1646</th><td>  <i>// Convert__RegGPRC1_0__imm_95_530</i></td></tr>
<tr><th id="1647">1647</th><td>  { CVT_95_addRegGPRCOperands, <var>1</var>, CVT_imm_95_530, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1648">1648</th><td>  <i>// Convert__RegGPRC1_0__imm_95_532</i></td></tr>
<tr><th id="1649">1649</th><td>  { CVT_95_addRegGPRCOperands, <var>1</var>, CVT_imm_95_532, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1650">1650</th><td>  <i>// Convert__RegGPRC1_0__imm_95_534</i></td></tr>
<tr><th id="1651">1651</th><td>  { CVT_95_addRegGPRCOperands, <var>1</var>, CVT_imm_95_534, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1652">1652</th><td>  <i>// Convert__RegGPRC1_0__imm_95_1019</i></td></tr>
<tr><th id="1653">1653</th><td>  { CVT_95_addRegGPRCOperands, <var>1</var>, CVT_imm_95_1019, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1654">1654</th><td>  <i>// Convert__RegG8RC1_0__imm_95_8</i></td></tr>
<tr><th id="1655">1655</th><td>  { CVT_95_addRegG8RCOperands, <var>1</var>, CVT_imm_95_8, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1656">1656</th><td>  <i>// Convert__RegGPRC1_0__imm_95_8</i></td></tr>
<tr><th id="1657">1657</th><td>  { CVT_95_addRegGPRCOperands, <var>1</var>, CVT_imm_95_8, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1658">1658</th><td>  <i>// Convert__RegGPRC1_0__CRBitMask1_1</i></td></tr>
<tr><th id="1659">1659</th><td>  { CVT_95_addRegGPRCOperands, <var>1</var>, CVT_95_addCRBitMaskOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1660">1660</th><td>  <i>// Convert__RegGPRC1_0__imm_95_48</i></td></tr>
<tr><th id="1661">1661</th><td>  { CVT_95_addRegGPRCOperands, <var>1</var>, CVT_imm_95_48, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1662">1662</th><td>  <i>// Convert__RegGPRC1_0__imm_95_896</i></td></tr>
<tr><th id="1663">1663</th><td>  { CVT_95_addRegGPRCOperands, <var>1</var>, CVT_imm_95_896, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1664">1664</th><td>  <i>// Convert__RegG8RC1_0__imm_95_287</i></td></tr>
<tr><th id="1665">1665</th><td>  { CVT_95_addRegG8RCOperands, <var>1</var>, CVT_imm_95_287, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1666">1666</th><td>  <i>// Convert__RegGPRC1_0__imm_95_287</i></td></tr>
<tr><th id="1667">1667</th><td>  { CVT_95_addRegGPRCOperands, <var>1</var>, CVT_imm_95_287, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1668">1668</th><td>  <i>// Convert__RegG8RC1_0__imm_95_5</i></td></tr>
<tr><th id="1669">1669</th><td>  { CVT_95_addRegG8RCOperands, <var>1</var>, CVT_imm_95_5, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1670">1670</th><td>  <i>// Convert__RegGPRC1_0__imm_95_5</i></td></tr>
<tr><th id="1671">1671</th><td>  { CVT_95_addRegGPRCOperands, <var>1</var>, CVT_imm_95_5, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1672">1672</th><td>  <i>// Convert__RegG8RC1_0__imm_95_4</i></td></tr>
<tr><th id="1673">1673</th><td>  { CVT_95_addRegG8RCOperands, <var>1</var>, CVT_imm_95_4, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1674">1674</th><td>  <i>// Convert__RegGPRC1_0__imm_95_4</i></td></tr>
<tr><th id="1675">1675</th><td>  { CVT_95_addRegGPRCOperands, <var>1</var>, CVT_imm_95_4, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1676">1676</th><td>  <i>// Convert__RegG8RC1_0__imm_95_25</i></td></tr>
<tr><th id="1677">1677</th><td>  { CVT_95_addRegG8RCOperands, <var>1</var>, CVT_imm_95_25, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1678">1678</th><td>  <i>// Convert__RegGPRC1_0__imm_95_25</i></td></tr>
<tr><th id="1679">1679</th><td>  { CVT_95_addRegGPRCOperands, <var>1</var>, CVT_imm_95_25, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1680">1680</th><td>  <i>// Convert__RegG8RC1_0__imm_95_512</i></td></tr>
<tr><th id="1681">1681</th><td>  { CVT_95_addRegG8RCOperands, <var>1</var>, CVT_imm_95_512, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1682">1682</th><td>  <i>// Convert__RegGPRC1_0__imm_95_512</i></td></tr>
<tr><th id="1683">1683</th><td>  { CVT_95_addRegGPRCOperands, <var>1</var>, CVT_imm_95_512, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1684">1684</th><td>  <i>// Convert__RegG8RC1_0__imm_95_272</i></td></tr>
<tr><th id="1685">1685</th><td>  { CVT_95_addRegG8RCOperands, <var>1</var>, CVT_imm_95_272, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1686">1686</th><td>  <i>// Convert__RegG8RC1_0__imm_95_273</i></td></tr>
<tr><th id="1687">1687</th><td>  { CVT_95_addRegG8RCOperands, <var>1</var>, CVT_imm_95_273, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1688">1688</th><td>  <i>// Convert__RegG8RC1_0__imm_95_274</i></td></tr>
<tr><th id="1689">1689</th><td>  { CVT_95_addRegG8RCOperands, <var>1</var>, CVT_imm_95_274, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1690">1690</th><td>  <i>// Convert__RegG8RC1_0__imm_95_275</i></td></tr>
<tr><th id="1691">1691</th><td>  { CVT_95_addRegG8RCOperands, <var>1</var>, CVT_imm_95_275, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1692">1692</th><td>  <i>// Convert__RegGPRC1_0__imm_95_272</i></td></tr>
<tr><th id="1693">1693</th><td>  { CVT_95_addRegGPRCOperands, <var>1</var>, CVT_imm_95_272, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1694">1694</th><td>  <i>// Convert__RegGPRC1_0__imm_95_273</i></td></tr>
<tr><th id="1695">1695</th><td>  { CVT_95_addRegGPRCOperands, <var>1</var>, CVT_imm_95_273, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1696">1696</th><td>  <i>// Convert__RegGPRC1_0__imm_95_274</i></td></tr>
<tr><th id="1697">1697</th><td>  { CVT_95_addRegGPRCOperands, <var>1</var>, CVT_imm_95_274, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1698">1698</th><td>  <i>// Convert__RegGPRC1_0__imm_95_275</i></td></tr>
<tr><th id="1699">1699</th><td>  { CVT_95_addRegGPRCOperands, <var>1</var>, CVT_imm_95_275, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1700">1700</th><td>  <i>// Convert__RegGPRC1_0__imm_95_260</i></td></tr>
<tr><th id="1701">1701</th><td>  { CVT_95_addRegGPRCOperands, <var>1</var>, CVT_imm_95_260, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1702">1702</th><td>  <i>// Convert__RegGPRC1_0__imm_95_261</i></td></tr>
<tr><th id="1703">1703</th><td>  { CVT_95_addRegGPRCOperands, <var>1</var>, CVT_imm_95_261, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1704">1704</th><td>  <i>// Convert__RegGPRC1_0__imm_95_262</i></td></tr>
<tr><th id="1705">1705</th><td>  { CVT_95_addRegGPRCOperands, <var>1</var>, CVT_imm_95_262, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1706">1706</th><td>  <i>// Convert__RegGPRC1_0__imm_95_263</i></td></tr>
<tr><th id="1707">1707</th><td>  { CVT_95_addRegGPRCOperands, <var>1</var>, CVT_imm_95_263, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1708">1708</th><td>  <i>// Convert__RegGPRC1_0__U4Imm1_1</i></td></tr>
<tr><th id="1709">1709</th><td>  { CVT_95_addRegGPRCOperands, <var>1</var>, CVT_95_addImmOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1710">1710</th><td>  <i>// Convert__RegG8RC1_0__imm_95_26</i></td></tr>
<tr><th id="1711">1711</th><td>  { CVT_95_addRegG8RCOperands, <var>1</var>, CVT_imm_95_26, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1712">1712</th><td>  <i>// Convert__RegGPRC1_0__imm_95_26</i></td></tr>
<tr><th id="1713">1713</th><td>  { CVT_95_addRegGPRCOperands, <var>1</var>, CVT_imm_95_26, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1714">1714</th><td>  <i>// Convert__RegG8RC1_0__imm_95_27</i></td></tr>
<tr><th id="1715">1715</th><td>  { CVT_95_addRegG8RCOperands, <var>1</var>, CVT_imm_95_27, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1716">1716</th><td>  <i>// Convert__RegGPRC1_0__imm_95_27</i></td></tr>
<tr><th id="1717">1717</th><td>  { CVT_95_addRegGPRCOperands, <var>1</var>, CVT_imm_95_27, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1718">1718</th><td>  <i>// Convert__RegGPRC1_0__imm_95_990</i></td></tr>
<tr><th id="1719">1719</th><td>  { CVT_95_addRegGPRCOperands, <var>1</var>, CVT_imm_95_990, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1720">1720</th><td>  <i>// Convert__RegGPRC1_0__imm_95_991</i></td></tr>
<tr><th id="1721">1721</th><td>  { CVT_95_addRegGPRCOperands, <var>1</var>, CVT_imm_95_991, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1722">1722</th><td>  <i>// Convert__RegGPRC1_0__imm_95_268</i></td></tr>
<tr><th id="1723">1723</th><td>  { CVT_95_addRegGPRCOperands, <var>1</var>, CVT_imm_95_268, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1724">1724</th><td>  <i>// Convert__RegGPRC1_0__imm_95_988</i></td></tr>
<tr><th id="1725">1725</th><td>  { CVT_95_addRegGPRCOperands, <var>1</var>, CVT_imm_95_988, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1726">1726</th><td>  <i>// Convert__RegGPRC1_0__imm_95_989</i></td></tr>
<tr><th id="1727">1727</th><td>  { CVT_95_addRegGPRCOperands, <var>1</var>, CVT_imm_95_989, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1728">1728</th><td>  <i>// Convert__RegGPRC1_0__imm_95_269</i></td></tr>
<tr><th id="1729">1729</th><td>  { CVT_95_addRegGPRCOperands, <var>1</var>, CVT_imm_95_269, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1730">1730</th><td>  <i>// Convert__RegGPRC1_0__imm_95_986</i></td></tr>
<tr><th id="1731">1731</th><td>  { CVT_95_addRegGPRCOperands, <var>1</var>, CVT_imm_95_986, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1732">1732</th><td>  <i>// Convert__RegG8RC1_0__imm_95_13</i></td></tr>
<tr><th id="1733">1733</th><td>  { CVT_95_addRegG8RCOperands, <var>1</var>, CVT_imm_95_13, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1734">1734</th><td>  <i>// Convert__RegGPRC1_0__imm_95_13</i></td></tr>
<tr><th id="1735">1735</th><td>  { CVT_95_addRegGPRCOperands, <var>1</var>, CVT_imm_95_13, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1736">1736</th><td>  <i>// Convert__RegG8RC1_0__imm_95_3</i></td></tr>
<tr><th id="1737">1737</th><td>  { CVT_95_addRegG8RCOperands, <var>1</var>, CVT_imm_95_3, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1738">1738</th><td>  <i>// Convert__RegGPRC1_0__imm_95_3</i></td></tr>
<tr><th id="1739">1739</th><td>  { CVT_95_addRegGPRCOperands, <var>1</var>, CVT_imm_95_3, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1740">1740</th><td>  <i>// Convert__RegG8RC1_0__RegVRRC1_1</i></td></tr>
<tr><th id="1741">1741</th><td>  { CVT_95_addRegG8RCOperands, <var>1</var>, CVT_95_addRegVRRCOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1742">1742</th><td>  <i>// Convert__RegGPRC1_0__RegVRRC1_1</i></td></tr>
<tr><th id="1743">1743</th><td>  { CVT_95_addRegGPRCOperands, <var>1</var>, CVT_95_addRegVRRCOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1744">1744</th><td>  <i>// Convert__RegVRRC1_0</i></td></tr>
<tr><th id="1745">1745</th><td>  { CVT_95_addRegVRRCOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1746">1746</th><td>  <i>// Convert__RegG8RC1_0__RegVSFRC1_1</i></td></tr>
<tr><th id="1747">1747</th><td>  { CVT_95_addRegG8RCOperands, <var>1</var>, CVT_95_addRegVSFRCOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1748">1748</th><td>  <i>// Convert__RegG8RC1_0__RegVSRC1_1</i></td></tr>
<tr><th id="1749">1749</th><td>  { CVT_95_addRegG8RCOperands, <var>1</var>, CVT_95_addRegVSRCOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1750">1750</th><td>  <i>// Convert__RegGPRC1_0__RegVSFRC1_1</i></td></tr>
<tr><th id="1751">1751</th><td>  { CVT_95_addRegGPRCOperands, <var>1</var>, CVT_95_addRegVSFRCOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1752">1752</th><td>  <i>// Convert__RegG8RC1_0__imm_95_1</i></td></tr>
<tr><th id="1753">1753</th><td>  { CVT_95_addRegG8RCOperands, <var>1</var>, CVT_imm_95_1, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1754">1754</th><td>  <i>// Convert__RegGPRC1_0__imm_95_1</i></td></tr>
<tr><th id="1755">1755</th><td>  { CVT_95_addRegGPRCOperands, <var>1</var>, CVT_imm_95_1, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1756">1756</th><td>  <i>// Convert__RegG8RC1_0__RegG8RC1_1__RegG8RC1_1</i></td></tr>
<tr><th id="1757">1757</th><td>  { CVT_95_addRegG8RCOperands, <var>1</var>, CVT_95_addRegG8RCOperands, <var>2</var>, CVT_95_addRegG8RCOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1758">1758</th><td>  <i>// Convert__RegGPRC1_0__RegGPRC1_1__RegGPRC1_1</i></td></tr>
<tr><th id="1759">1759</th><td>  { CVT_95_addRegGPRCOperands, <var>1</var>, CVT_95_addRegGPRCOperands, <var>2</var>, CVT_95_addRegGPRCOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1760">1760</th><td>  <i>// Convert__RegG8RC1_1__RegG8RC1_2__RegG8RC1_2</i></td></tr>
<tr><th id="1761">1761</th><td>  { CVT_95_addRegG8RCOperands, <var>2</var>, CVT_95_addRegG8RCOperands, <var>3</var>, CVT_95_addRegG8RCOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1762">1762</th><td>  <i>// Convert__RegGPRC1_1__RegGPRC1_2__RegGPRC1_2</i></td></tr>
<tr><th id="1763">1763</th><td>  { CVT_95_addRegGPRCOperands, <var>2</var>, CVT_95_addRegGPRCOperands, <var>3</var>, CVT_95_addRegGPRCOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1764">1764</th><td>  <i>// Convert__imm_95_29__RegG8RC1_0</i></td></tr>
<tr><th id="1765">1765</th><td>  { CVT_imm_95_29, <var>0</var>, CVT_95_addRegG8RCOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1766">1766</th><td>  <i>// Convert__imm_95_29__RegGPRC1_0</i></td></tr>
<tr><th id="1767">1767</th><td>  { CVT_imm_95_29, <var>0</var>, CVT_95_addRegGPRCOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1768">1768</th><td>  <i>// Convert__imm_95_280__RegG8RC1_0</i></td></tr>
<tr><th id="1769">1769</th><td>  { CVT_imm_95_280, <var>0</var>, CVT_95_addRegG8RCOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1770">1770</th><td>  <i>// Convert__imm_95_280__RegGPRC1_0</i></td></tr>
<tr><th id="1771">1771</th><td>  { CVT_imm_95_280, <var>0</var>, CVT_95_addRegGPRCOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1772">1772</th><td>  <i>// Convert__imm_95_28__RegG8RC1_0</i></td></tr>
<tr><th id="1773">1773</th><td>  { CVT_imm_95_28, <var>0</var>, CVT_95_addRegG8RCOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1774">1774</th><td>  <i>// Convert__imm_95_28__RegGPRC1_0</i></td></tr>
<tr><th id="1775">1775</th><td>  { CVT_imm_95_28, <var>0</var>, CVT_95_addRegGPRCOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1776">1776</th><td>  <i>// Convert__imm_95_255__RegG8RC1_0</i></td></tr>
<tr><th id="1777">1777</th><td>  { CVT_imm_95_255, <var>0</var>, CVT_95_addRegG8RCOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1778">1778</th><td>  <i>// Convert__imm_95_255__RegGPRC1_0</i></td></tr>
<tr><th id="1779">1779</th><td>  { CVT_imm_95_255, <var>0</var>, CVT_95_addRegGPRCOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1780">1780</th><td>  <i>// Convert__Imm1_0__RegGPRC1_1</i></td></tr>
<tr><th id="1781">1781</th><td>  { CVT_95_addImmOperands, <var>1</var>, CVT_95_addRegGPRCOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1782">1782</th><td>  <i>// Convert__imm_95_9__RegG8RC1_0</i></td></tr>
<tr><th id="1783">1783</th><td>  { CVT_imm_95_9, <var>0</var>, CVT_95_addRegG8RCOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1784">1784</th><td>  <i>// Convert__imm_95_9__RegGPRC1_0</i></td></tr>
<tr><th id="1785">1785</th><td>  { CVT_imm_95_9, <var>0</var>, CVT_95_addRegGPRCOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1786">1786</th><td>  <i>// Convert__imm_95_19__RegG8RC1_0</i></td></tr>
<tr><th id="1787">1787</th><td>  { CVT_imm_95_19, <var>0</var>, CVT_95_addRegG8RCOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1788">1788</th><td>  <i>// Convert__imm_95_19__RegGPRC1_0</i></td></tr>
<tr><th id="1789">1789</th><td>  { CVT_imm_95_19, <var>0</var>, CVT_95_addRegGPRCOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1790">1790</th><td>  <i>// Convert__imm_95_537__RegGPRC1_1</i></td></tr>
<tr><th id="1791">1791</th><td>  { CVT_imm_95_537, <var>0</var>, CVT_95_addRegGPRCOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1792">1792</th><td>  <i>// Convert__imm_95_539__RegGPRC1_1</i></td></tr>
<tr><th id="1793">1793</th><td>  { CVT_imm_95_539, <var>0</var>, CVT_95_addRegGPRCOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1794">1794</th><td>  <i>// Convert__imm_95_541__RegGPRC1_1</i></td></tr>
<tr><th id="1795">1795</th><td>  { CVT_imm_95_541, <var>0</var>, CVT_95_addRegGPRCOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1796">1796</th><td>  <i>// Convert__imm_95_543__RegGPRC1_1</i></td></tr>
<tr><th id="1797">1797</th><td>  { CVT_imm_95_543, <var>0</var>, CVT_95_addRegGPRCOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1798">1798</th><td>  <i>// Convert__imm_95_536__RegGPRC1_1</i></td></tr>
<tr><th id="1799">1799</th><td>  { CVT_imm_95_536, <var>0</var>, CVT_95_addRegGPRCOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1800">1800</th><td>  <i>// Convert__imm_95_538__RegGPRC1_1</i></td></tr>
<tr><th id="1801">1801</th><td>  { CVT_imm_95_538, <var>0</var>, CVT_95_addRegGPRCOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1802">1802</th><td>  <i>// Convert__imm_95_540__RegGPRC1_1</i></td></tr>
<tr><th id="1803">1803</th><td>  { CVT_imm_95_540, <var>0</var>, CVT_95_addRegGPRCOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1804">1804</th><td>  <i>// Convert__imm_95_542__RegGPRC1_1</i></td></tr>
<tr><th id="1805">1805</th><td>  { CVT_imm_95_542, <var>0</var>, CVT_95_addRegGPRCOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1806">1806</th><td>  <i>// Convert__imm_95_1018__RegGPRC1_0</i></td></tr>
<tr><th id="1807">1807</th><td>  { CVT_imm_95_1018, <var>0</var>, CVT_95_addRegGPRCOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1808">1808</th><td>  <i>// Convert__RegGPRC1_1__Imm1_0</i></td></tr>
<tr><th id="1809">1809</th><td>  { CVT_95_addRegGPRCOperands, <var>2</var>, CVT_95_addImmOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1810">1810</th><td>  <i>// Convert__imm_95_981__RegGPRC1_0</i></td></tr>
<tr><th id="1811">1811</th><td>  { CVT_imm_95_981, <var>0</var>, CVT_95_addRegGPRCOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1812">1812</th><td>  <i>// Convert__imm_95_22__RegG8RC1_0</i></td></tr>
<tr><th id="1813">1813</th><td>  { CVT_imm_95_22, <var>0</var>, CVT_95_addRegG8RCOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1814">1814</th><td>  <i>// Convert__imm_95_22__RegGPRC1_0</i></td></tr>
<tr><th id="1815">1815</th><td>  { CVT_imm_95_22, <var>0</var>, CVT_95_addRegGPRCOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1816">1816</th><td>  <i>// Convert__imm_95_17__RegG8RC1_0</i></td></tr>
<tr><th id="1817">1817</th><td>  { CVT_imm_95_17, <var>0</var>, CVT_95_addRegG8RCOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1818">1818</th><td>  <i>// Convert__imm_95_17__RegGPRC1_0</i></td></tr>
<tr><th id="1819">1819</th><td>  { CVT_imm_95_17, <var>0</var>, CVT_95_addRegGPRCOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1820">1820</th><td>  <i>// Convert__imm_95_18__RegG8RC1_0</i></td></tr>
<tr><th id="1821">1821</th><td>  { CVT_imm_95_18, <var>0</var>, CVT_95_addRegG8RCOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1822">1822</th><td>  <i>// Convert__imm_95_18__RegGPRC1_0</i></td></tr>
<tr><th id="1823">1823</th><td>  { CVT_imm_95_18, <var>0</var>, CVT_95_addRegGPRCOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1824">1824</th><td>  <i>// Convert__imm_95_980__RegGPRC1_0</i></td></tr>
<tr><th id="1825">1825</th><td>  { CVT_imm_95_980, <var>0</var>, CVT_95_addRegGPRCOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1826">1826</th><td>  <i>// Convert__RegF8RC1_0__RegG8RC1_1</i></td></tr>
<tr><th id="1827">1827</th><td>  { CVT_95_addRegF8RCOperands, <var>1</var>, CVT_95_addRegG8RCOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1828">1828</th><td>  <i>// Convert__RegF8RC1_0__RegGPRC1_1</i></td></tr>
<tr><th id="1829">1829</th><td>  { CVT_95_addRegF8RCOperands, <var>1</var>, CVT_95_addRegGPRCOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1830">1830</th><td>  <i>// Convert__Imm1_0__RegF8RC1_1__imm_95_0__imm_95_0</i></td></tr>
<tr><th id="1831">1831</th><td>  { CVT_95_addImmOperands, <var>1</var>, CVT_95_addRegF8RCOperands, <var>2</var>, CVT_imm_95_0, <var>0</var>, CVT_imm_95_0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1832">1832</th><td>  <i>// Convert__Imm1_1__RegF8RC1_2__imm_95_0__imm_95_0</i></td></tr>
<tr><th id="1833">1833</th><td>  { CVT_95_addImmOperands, <var>2</var>, CVT_95_addRegF8RCOperands, <var>3</var>, CVT_imm_95_0, <var>0</var>, CVT_imm_95_0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1834">1834</th><td>  <i>// Convert__Imm1_0__RegF8RC1_1__U1Imm1_2__Imm1_3</i></td></tr>
<tr><th id="1835">1835</th><td>  { CVT_95_addImmOperands, <var>1</var>, CVT_95_addRegF8RCOperands, <var>2</var>, CVT_95_addImmOperands, <var>3</var>, CVT_95_addImmOperands, <var>4</var>, CVT_Done },</td></tr>
<tr><th id="1836">1836</th><td>  <i>// Convert__Imm1_1__RegF8RC1_2__U1Imm1_3__Imm1_4</i></td></tr>
<tr><th id="1837">1837</th><td>  { CVT_95_addImmOperands, <var>2</var>, CVT_95_addRegF8RCOperands, <var>3</var>, CVT_95_addImmOperands, <var>4</var>, CVT_95_addImmOperands, <var>5</var>, CVT_Done },</td></tr>
<tr><th id="1838">1838</th><td>  <i>// Convert__RegCRRC1_0__Imm1_1__imm_95_0</i></td></tr>
<tr><th id="1839">1839</th><td>  { CVT_95_addRegCRRCOperands, <var>1</var>, CVT_95_addImmOperands, <var>2</var>, CVT_imm_95_0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1840">1840</th><td>  <i>// Convert__RegCRRC1_1__Imm1_2__imm_95_0</i></td></tr>
<tr><th id="1841">1841</th><td>  { CVT_95_addRegCRRCOperands, <var>2</var>, CVT_95_addImmOperands, <var>3</var>, CVT_imm_95_0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1842">1842</th><td>  <i>// Convert__RegCRRC1_0__Imm1_1__Imm1_2</i></td></tr>
<tr><th id="1843">1843</th><td>  { CVT_95_addRegCRRCOperands, <var>1</var>, CVT_95_addImmOperands, <var>2</var>, CVT_95_addImmOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1844">1844</th><td>  <i>// Convert__RegCRRC1_1__Imm1_2__Imm1_3</i></td></tr>
<tr><th id="1845">1845</th><td>  { CVT_95_addRegCRRCOperands, <var>2</var>, CVT_95_addImmOperands, <var>3</var>, CVT_95_addImmOperands, <var>4</var>, CVT_Done },</td></tr>
<tr><th id="1846">1846</th><td>  <i>// Convert__imm_95_529__RegGPRC1_1</i></td></tr>
<tr><th id="1847">1847</th><td>  { CVT_imm_95_529, <var>0</var>, CVT_95_addRegGPRCOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1848">1848</th><td>  <i>// Convert__imm_95_531__RegGPRC1_1</i></td></tr>
<tr><th id="1849">1849</th><td>  { CVT_imm_95_531, <var>0</var>, CVT_95_addRegGPRCOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1850">1850</th><td>  <i>// Convert__imm_95_533__RegGPRC1_1</i></td></tr>
<tr><th id="1851">1851</th><td>  { CVT_imm_95_533, <var>0</var>, CVT_95_addRegGPRCOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1852">1852</th><td>  <i>// Convert__imm_95_535__RegGPRC1_1</i></td></tr>
<tr><th id="1853">1853</th><td>  { CVT_imm_95_535, <var>0</var>, CVT_95_addRegGPRCOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1854">1854</th><td>  <i>// Convert__imm_95_528__RegGPRC1_1</i></td></tr>
<tr><th id="1855">1855</th><td>  { CVT_imm_95_528, <var>0</var>, CVT_95_addRegGPRCOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1856">1856</th><td>  <i>// Convert__imm_95_530__RegGPRC1_1</i></td></tr>
<tr><th id="1857">1857</th><td>  { CVT_imm_95_530, <var>0</var>, CVT_95_addRegGPRCOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1858">1858</th><td>  <i>// Convert__imm_95_532__RegGPRC1_1</i></td></tr>
<tr><th id="1859">1859</th><td>  { CVT_imm_95_532, <var>0</var>, CVT_95_addRegGPRCOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1860">1860</th><td>  <i>// Convert__imm_95_534__RegGPRC1_1</i></td></tr>
<tr><th id="1861">1861</th><td>  { CVT_imm_95_534, <var>0</var>, CVT_95_addRegGPRCOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1862">1862</th><td>  <i>// Convert__imm_95_1019__RegGPRC1_0</i></td></tr>
<tr><th id="1863">1863</th><td>  { CVT_imm_95_1019, <var>0</var>, CVT_95_addRegGPRCOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1864">1864</th><td>  <i>// Convert__imm_95_8__RegG8RC1_0</i></td></tr>
<tr><th id="1865">1865</th><td>  { CVT_imm_95_8, <var>0</var>, CVT_95_addRegG8RCOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1866">1866</th><td>  <i>// Convert__imm_95_8__RegGPRC1_0</i></td></tr>
<tr><th id="1867">1867</th><td>  { CVT_imm_95_8, <var>0</var>, CVT_95_addRegGPRCOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1868">1868</th><td>  <i>// Convert__RegGPRC1_0__imm_95_0</i></td></tr>
<tr><th id="1869">1869</th><td>  { CVT_95_addRegGPRCOperands, <var>1</var>, CVT_imm_95_0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1870">1870</th><td>  <i>// Convert__RegGPRC1_0__U1Imm1_1</i></td></tr>
<tr><th id="1871">1871</th><td>  { CVT_95_addRegGPRCOperands, <var>1</var>, CVT_95_addImmOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1872">1872</th><td>  <i>// Convert__CRBitMask1_0__RegGPRC1_1</i></td></tr>
<tr><th id="1873">1873</th><td>  { CVT_95_addCRBitMaskOperands, <var>1</var>, CVT_95_addRegGPRCOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1874">1874</th><td>  <i>// Convert__imm_95_48__RegGPRC1_0</i></td></tr>
<tr><th id="1875">1875</th><td>  { CVT_imm_95_48, <var>0</var>, CVT_95_addRegGPRCOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1876">1876</th><td>  <i>// Convert__imm_95_896__RegGPRC1_0</i></td></tr>
<tr><th id="1877">1877</th><td>  { CVT_imm_95_896, <var>0</var>, CVT_95_addRegGPRCOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1878">1878</th><td>  <i>// Convert__imm_95_25__RegG8RC1_0</i></td></tr>
<tr><th id="1879">1879</th><td>  { CVT_imm_95_25, <var>0</var>, CVT_95_addRegG8RCOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1880">1880</th><td>  <i>// Convert__imm_95_25__RegGPRC1_0</i></td></tr>
<tr><th id="1881">1881</th><td>  { CVT_imm_95_25, <var>0</var>, CVT_95_addRegGPRCOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1882">1882</th><td>  <i>// Convert__imm_95_512__RegG8RC1_0</i></td></tr>
<tr><th id="1883">1883</th><td>  { CVT_imm_95_512, <var>0</var>, CVT_95_addRegG8RCOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1884">1884</th><td>  <i>// Convert__imm_95_512__RegGPRC1_0</i></td></tr>
<tr><th id="1885">1885</th><td>  { CVT_imm_95_512, <var>0</var>, CVT_95_addRegGPRCOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1886">1886</th><td>  <i>// Convert__imm_95_272__RegG8RC1_1</i></td></tr>
<tr><th id="1887">1887</th><td>  { CVT_imm_95_272, <var>0</var>, CVT_95_addRegG8RCOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1888">1888</th><td>  <i>// Convert__imm_95_272__RegGPRC1_1</i></td></tr>
<tr><th id="1889">1889</th><td>  { CVT_imm_95_272, <var>0</var>, CVT_95_addRegGPRCOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1890">1890</th><td>  <i>// Convert__imm_95_273__RegG8RC1_1</i></td></tr>
<tr><th id="1891">1891</th><td>  { CVT_imm_95_273, <var>0</var>, CVT_95_addRegG8RCOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1892">1892</th><td>  <i>// Convert__imm_95_273__RegGPRC1_1</i></td></tr>
<tr><th id="1893">1893</th><td>  { CVT_imm_95_273, <var>0</var>, CVT_95_addRegGPRCOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1894">1894</th><td>  <i>// Convert__imm_95_274__RegG8RC1_1</i></td></tr>
<tr><th id="1895">1895</th><td>  { CVT_imm_95_274, <var>0</var>, CVT_95_addRegG8RCOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1896">1896</th><td>  <i>// Convert__imm_95_274__RegGPRC1_1</i></td></tr>
<tr><th id="1897">1897</th><td>  { CVT_imm_95_274, <var>0</var>, CVT_95_addRegGPRCOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1898">1898</th><td>  <i>// Convert__imm_95_275__RegG8RC1_1</i></td></tr>
<tr><th id="1899">1899</th><td>  { CVT_imm_95_275, <var>0</var>, CVT_95_addRegG8RCOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1900">1900</th><td>  <i>// Convert__imm_95_275__RegGPRC1_1</i></td></tr>
<tr><th id="1901">1901</th><td>  { CVT_imm_95_275, <var>0</var>, CVT_95_addRegGPRCOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1902">1902</th><td>  <i>// Convert__imm_95_260__RegGPRC1_1</i></td></tr>
<tr><th id="1903">1903</th><td>  { CVT_imm_95_260, <var>0</var>, CVT_95_addRegGPRCOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1904">1904</th><td>  <i>// Convert__imm_95_261__RegGPRC1_1</i></td></tr>
<tr><th id="1905">1905</th><td>  { CVT_imm_95_261, <var>0</var>, CVT_95_addRegGPRCOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1906">1906</th><td>  <i>// Convert__imm_95_262__RegGPRC1_1</i></td></tr>
<tr><th id="1907">1907</th><td>  { CVT_imm_95_262, <var>0</var>, CVT_95_addRegGPRCOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1908">1908</th><td>  <i>// Convert__imm_95_263__RegGPRC1_1</i></td></tr>
<tr><th id="1909">1909</th><td>  { CVT_imm_95_263, <var>0</var>, CVT_95_addRegGPRCOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1910">1910</th><td>  <i>// Convert__imm_95_272__RegG8RC1_0</i></td></tr>
<tr><th id="1911">1911</th><td>  { CVT_imm_95_272, <var>0</var>, CVT_95_addRegG8RCOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1912">1912</th><td>  <i>// Convert__imm_95_272__RegGPRC1_0</i></td></tr>
<tr><th id="1913">1913</th><td>  { CVT_imm_95_272, <var>0</var>, CVT_95_addRegGPRCOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1914">1914</th><td>  <i>// Convert__imm_95_273__RegG8RC1_0</i></td></tr>
<tr><th id="1915">1915</th><td>  { CVT_imm_95_273, <var>0</var>, CVT_95_addRegG8RCOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1916">1916</th><td>  <i>// Convert__imm_95_273__RegGPRC1_0</i></td></tr>
<tr><th id="1917">1917</th><td>  { CVT_imm_95_273, <var>0</var>, CVT_95_addRegGPRCOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1918">1918</th><td>  <i>// Convert__imm_95_274__RegG8RC1_0</i></td></tr>
<tr><th id="1919">1919</th><td>  { CVT_imm_95_274, <var>0</var>, CVT_95_addRegG8RCOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1920">1920</th><td>  <i>// Convert__imm_95_274__RegGPRC1_0</i></td></tr>
<tr><th id="1921">1921</th><td>  { CVT_imm_95_274, <var>0</var>, CVT_95_addRegGPRCOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1922">1922</th><td>  <i>// Convert__imm_95_275__RegG8RC1_0</i></td></tr>
<tr><th id="1923">1923</th><td>  { CVT_imm_95_275, <var>0</var>, CVT_95_addRegG8RCOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1924">1924</th><td>  <i>// Convert__imm_95_275__RegGPRC1_0</i></td></tr>
<tr><th id="1925">1925</th><td>  { CVT_imm_95_275, <var>0</var>, CVT_95_addRegGPRCOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1926">1926</th><td>  <i>// Convert__imm_95_260__RegGPRC1_0</i></td></tr>
<tr><th id="1927">1927</th><td>  { CVT_imm_95_260, <var>0</var>, CVT_95_addRegGPRCOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1928">1928</th><td>  <i>// Convert__imm_95_261__RegGPRC1_0</i></td></tr>
<tr><th id="1929">1929</th><td>  { CVT_imm_95_261, <var>0</var>, CVT_95_addRegGPRCOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1930">1930</th><td>  <i>// Convert__imm_95_262__RegGPRC1_0</i></td></tr>
<tr><th id="1931">1931</th><td>  { CVT_imm_95_262, <var>0</var>, CVT_95_addRegGPRCOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1932">1932</th><td>  <i>// Convert__imm_95_263__RegGPRC1_0</i></td></tr>
<tr><th id="1933">1933</th><td>  { CVT_imm_95_263, <var>0</var>, CVT_95_addRegGPRCOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1934">1934</th><td>  <i>// Convert__RegGPRC1_1__U4Imm1_0</i></td></tr>
<tr><th id="1935">1935</th><td>  { CVT_95_addRegGPRCOperands, <var>2</var>, CVT_95_addImmOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1936">1936</th><td>  <i>// Convert__imm_95_26__RegG8RC1_0</i></td></tr>
<tr><th id="1937">1937</th><td>  { CVT_imm_95_26, <var>0</var>, CVT_95_addRegG8RCOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1938">1938</th><td>  <i>// Convert__imm_95_26__RegGPRC1_0</i></td></tr>
<tr><th id="1939">1939</th><td>  { CVT_imm_95_26, <var>0</var>, CVT_95_addRegGPRCOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1940">1940</th><td>  <i>// Convert__imm_95_27__RegG8RC1_0</i></td></tr>
<tr><th id="1941">1941</th><td>  { CVT_imm_95_27, <var>0</var>, CVT_95_addRegG8RCOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1942">1942</th><td>  <i>// Convert__imm_95_27__RegGPRC1_0</i></td></tr>
<tr><th id="1943">1943</th><td>  { CVT_imm_95_27, <var>0</var>, CVT_95_addRegGPRCOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1944">1944</th><td>  <i>// Convert__imm_95_990__RegGPRC1_0</i></td></tr>
<tr><th id="1945">1945</th><td>  { CVT_imm_95_990, <var>0</var>, CVT_95_addRegGPRCOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1946">1946</th><td>  <i>// Convert__imm_95_991__RegGPRC1_0</i></td></tr>
<tr><th id="1947">1947</th><td>  { CVT_imm_95_991, <var>0</var>, CVT_95_addRegGPRCOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1948">1948</th><td>  <i>// Convert__imm_95_988__RegGPRC1_0</i></td></tr>
<tr><th id="1949">1949</th><td>  { CVT_imm_95_988, <var>0</var>, CVT_95_addRegGPRCOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1950">1950</th><td>  <i>// Convert__imm_95_284__RegG8RC1_0</i></td></tr>
<tr><th id="1951">1951</th><td>  { CVT_imm_95_284, <var>0</var>, CVT_95_addRegG8RCOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1952">1952</th><td>  <i>// Convert__imm_95_284__RegGPRC1_0</i></td></tr>
<tr><th id="1953">1953</th><td>  { CVT_imm_95_284, <var>0</var>, CVT_95_addRegGPRCOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1954">1954</th><td>  <i>// Convert__imm_95_989__RegGPRC1_0</i></td></tr>
<tr><th id="1955">1955</th><td>  { CVT_imm_95_989, <var>0</var>, CVT_95_addRegGPRCOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1956">1956</th><td>  <i>// Convert__imm_95_285__RegG8RC1_0</i></td></tr>
<tr><th id="1957">1957</th><td>  { CVT_imm_95_285, <var>0</var>, CVT_95_addRegG8RCOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1958">1958</th><td>  <i>// Convert__imm_95_285__RegGPRC1_0</i></td></tr>
<tr><th id="1959">1959</th><td>  { CVT_imm_95_285, <var>0</var>, CVT_95_addRegGPRCOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1960">1960</th><td>  <i>// Convert__imm_95_986__RegGPRC1_0</i></td></tr>
<tr><th id="1961">1961</th><td>  { CVT_imm_95_986, <var>0</var>, CVT_95_addRegGPRCOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1962">1962</th><td>  <i>// Convert__imm_95_13__RegG8RC1_0</i></td></tr>
<tr><th id="1963">1963</th><td>  { CVT_imm_95_13, <var>0</var>, CVT_95_addRegG8RCOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1964">1964</th><td>  <i>// Convert__imm_95_13__RegGPRC1_0</i></td></tr>
<tr><th id="1965">1965</th><td>  { CVT_imm_95_13, <var>0</var>, CVT_95_addRegGPRCOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1966">1966</th><td>  <i>// Convert__imm_95_3__RegG8RC1_0</i></td></tr>
<tr><th id="1967">1967</th><td>  { CVT_imm_95_3, <var>0</var>, CVT_95_addRegG8RCOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1968">1968</th><td>  <i>// Convert__imm_95_3__RegGPRC1_0</i></td></tr>
<tr><th id="1969">1969</th><td>  { CVT_imm_95_3, <var>0</var>, CVT_95_addRegGPRCOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1970">1970</th><td>  <i>// Convert__RegVRRC1_0__RegG8RC1_1</i></td></tr>
<tr><th id="1971">1971</th><td>  { CVT_95_addRegVRRCOperands, <var>1</var>, CVT_95_addRegG8RCOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1972">1972</th><td>  <i>// Convert__RegVRRC1_0__RegGPRC1_1</i></td></tr>
<tr><th id="1973">1973</th><td>  { CVT_95_addRegVRRCOperands, <var>1</var>, CVT_95_addRegGPRCOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1974">1974</th><td>  <i>// Convert__RegVRRC1_0__U16Imm1_1</i></td></tr>
<tr><th id="1975">1975</th><td>  { CVT_95_addRegVRRCOperands, <var>1</var>, CVT_95_addU16ImmOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1976">1976</th><td>  <i>// Convert__RegVSFRC1_0__RegG8RC1_1</i></td></tr>
<tr><th id="1977">1977</th><td>  { CVT_95_addRegVSFRCOperands, <var>1</var>, CVT_95_addRegG8RCOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1978">1978</th><td>  <i>// Convert__RegVSRC1_0__RegG8RCNoX01_1__RegG8RC1_2</i></td></tr>
<tr><th id="1979">1979</th><td>  { CVT_95_addRegVSRCOperands, <var>1</var>, CVT_95_addRegG8RCNoX0Operands, <var>2</var>, CVT_95_addRegG8RCOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1980">1980</th><td>  <i>// Convert__RegVSFRC1_0__RegGPRC1_1</i></td></tr>
<tr><th id="1981">1981</th><td>  { CVT_95_addRegVSFRCOperands, <var>1</var>, CVT_95_addRegGPRCOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1982">1982</th><td>  <i>// Convert__RegVSRC1_0__RegGPRC1_1</i></td></tr>
<tr><th id="1983">1983</th><td>  { CVT_95_addRegVSRCOperands, <var>1</var>, CVT_95_addRegGPRCOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1984">1984</th><td>  <i>// Convert__imm_95_1__RegG8RC1_0</i></td></tr>
<tr><th id="1985">1985</th><td>  { CVT_imm_95_1, <var>0</var>, CVT_95_addRegG8RCOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1986">1986</th><td>  <i>// Convert__imm_95_1__RegGPRC1_0</i></td></tr>
<tr><th id="1987">1987</th><td>  { CVT_imm_95_1, <var>0</var>, CVT_95_addRegGPRCOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1988">1988</th><td>  <i>// Convert__regR0__regR0__imm_95_0</i></td></tr>
<tr><th id="1989">1989</th><td>  { CVT_regR0, <var>0</var>, CVT_regR0, <var>0</var>, CVT_imm_95_0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1990">1990</th><td>  <i>// Convert__regX0__regX0__imm_95_0</i></td></tr>
<tr><th id="1991">1991</th><td>  { CVT_regX0, <var>0</var>, CVT_regX0, <var>0</var>, CVT_imm_95_0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1992">1992</th><td>  <i>// Convert__RegGPRC1_0__RegGPRC1_1__U16Imm1_2</i></td></tr>
<tr><th id="1993">1993</th><td>  { CVT_95_addRegGPRCOperands, <var>1</var>, CVT_95_addRegGPRCOperands, <var>2</var>, CVT_95_addU16ImmOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1994">1994</th><td>  <i>// Convert__RegGPRC1_0__ImmZero1_1__S34Imm1_2</i></td></tr>
<tr><th id="1995">1995</th><td>  { CVT_95_addRegGPRCOperands, <var>1</var>, CVT_95_addImmOperands, <var>2</var>, CVT_95_addImmOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1996">1996</th><td>  <i>// Convert__RegGPRC1_0__RegGPRC1_1__S34Imm1_2</i></td></tr>
<tr><th id="1997">1997</th><td>  { CVT_95_addRegGPRCOperands, <var>1</var>, CVT_95_addRegGPRCOperands, <var>2</var>, CVT_95_addImmOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1998">1998</th><td>  <i>// Convert__RegGPRC1_1__RegGPRC1_2__U1Imm1_3</i></td></tr>
<tr><th id="1999">1999</th><td>  { CVT_95_addRegGPRCOperands, <var>2</var>, CVT_95_addRegGPRCOperands, <var>3</var>, CVT_95_addImmOperands, <var>4</var>, CVT_Done },</td></tr>
<tr><th id="2000">2000</th><td>  <i>// Convert__RegGPRC1_0__DispRI341_1__ImmZero1_2</i></td></tr>
<tr><th id="2001">2001</th><td>  { CVT_95_addRegGPRCOperands, <var>1</var>, CVT_95_addImmOperands, <var>2</var>, CVT_95_addImmOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="2002">2002</th><td>  <i>// Convert__RegGPRC1_0__DispRI341_1__RegGxRCNoR01_2</i></td></tr>
<tr><th id="2003">2003</th><td>  { CVT_95_addRegGPRCOperands, <var>1</var>, CVT_95_addImmOperands, <var>2</var>, CVT_95_addRegGxRCNoR0Operands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="2004">2004</th><td>  <i>// Convert__RegG8RC1_0__DispRI341_1__ImmZero1_2</i></td></tr>
<tr><th id="2005">2005</th><td>  { CVT_95_addRegG8RCOperands, <var>1</var>, CVT_95_addImmOperands, <var>2</var>, CVT_95_addImmOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="2006">2006</th><td>  <i>// Convert__RegG8RC1_0__DispRI341_1__RegGxRCNoR01_2</i></td></tr>
<tr><th id="2007">2007</th><td>  { CVT_95_addRegG8RCOperands, <var>1</var>, CVT_95_addImmOperands, <var>2</var>, CVT_95_addRegGxRCNoR0Operands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="2008">2008</th><td>  <i>// Convert__RegF8RC1_0__DispRI341_1__ImmZero1_2</i></td></tr>
<tr><th id="2009">2009</th><td>  { CVT_95_addRegF8RCOperands, <var>1</var>, CVT_95_addImmOperands, <var>2</var>, CVT_95_addImmOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="2010">2010</th><td>  <i>// Convert__RegF8RC1_0__DispRI341_1__RegGxRCNoR01_2</i></td></tr>
<tr><th id="2011">2011</th><td>  { CVT_95_addRegF8RCOperands, <var>1</var>, CVT_95_addImmOperands, <var>2</var>, CVT_95_addRegGxRCNoR0Operands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="2012">2012</th><td>  <i>// Convert__RegF4RC1_0__DispRI341_1__ImmZero1_2</i></td></tr>
<tr><th id="2013">2013</th><td>  { CVT_95_addRegF4RCOperands, <var>1</var>, CVT_95_addImmOperands, <var>2</var>, CVT_95_addImmOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="2014">2014</th><td>  <i>// Convert__RegF4RC1_0__DispRI341_1__RegGxRCNoR01_2</i></td></tr>
<tr><th id="2015">2015</th><td>  { CVT_95_addRegF4RCOperands, <var>1</var>, CVT_95_addImmOperands, <var>2</var>, CVT_95_addRegGxRCNoR0Operands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="2016">2016</th><td>  <i>// Convert__RegGPRC1_0__S34Imm1_1</i></td></tr>
<tr><th id="2017">2017</th><td>  { CVT_95_addRegGPRCOperands, <var>1</var>, CVT_95_addImmOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="2018">2018</th><td>  <i>// Convert__RegVFRC1_0__DispRI341_1__ImmZero1_2</i></td></tr>
<tr><th id="2019">2019</th><td>  { CVT_95_addRegVFRCOperands, <var>1</var>, CVT_95_addImmOperands, <var>2</var>, CVT_95_addImmOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="2020">2020</th><td>  <i>// Convert__RegVFRC1_0__DispRI341_1__RegGxRCNoR01_2</i></td></tr>
<tr><th id="2021">2021</th><td>  { CVT_95_addRegVFRCOperands, <var>1</var>, CVT_95_addImmOperands, <var>2</var>, CVT_95_addRegGxRCNoR0Operands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="2022">2022</th><td>  <i>// Convert__RegVSRC1_0__DispRI341_1__ImmZero1_2</i></td></tr>
<tr><th id="2023">2023</th><td>  { CVT_95_addRegVSRCOperands, <var>1</var>, CVT_95_addImmOperands, <var>2</var>, CVT_95_addImmOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="2024">2024</th><td>  <i>// Convert__RegVSRC1_0__DispRI341_1__RegGxRCNoR01_2</i></td></tr>
<tr><th id="2025">2025</th><td>  { CVT_95_addRegVSRCOperands, <var>1</var>, CVT_95_addImmOperands, <var>2</var>, CVT_95_addRegGxRCNoR0Operands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="2026">2026</th><td>  <i>// Convert__RegVSRpRC1_0__DispRI341_1__ImmZero1_2</i></td></tr>
<tr><th id="2027">2027</th><td>  { CVT_95_addRegVSRpRCOperands, <var>1</var>, CVT_95_addImmOperands, <var>2</var>, CVT_95_addImmOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="2028">2028</th><td>  <i>// Convert__RegVSRpRC1_0__DispRI341_1__RegGxRCNoR01_2</i></td></tr>
<tr><th id="2029">2029</th><td>  { CVT_95_addRegVSRpRCOperands, <var>1</var>, CVT_95_addImmOperands, <var>2</var>, CVT_95_addRegGxRCNoR0Operands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="2030">2030</th><td>  <i>// Convert__RegACCRC1_0__RegVSRC1_1__RegVSRC1_2__U4Imm1_3__U4Imm1_4__U2Imm1_5</i></td></tr>
<tr><th id="2031">2031</th><td>  { CVT_95_addRegACCRCOperands, <var>1</var>, CVT_95_addRegVSRCOperands, <var>2</var>, CVT_95_addRegVSRCOperands, <var>3</var>, CVT_95_addImmOperands, <var>4</var>, CVT_95_addImmOperands, <var>5</var>, CVT_95_addImmOperands, <var>6</var>, CVT_Done },</td></tr>
<tr><th id="2032">2032</th><td>  <i>// Convert__RegACCRC1_0__Tie0_1_1__RegVSRC1_1__RegVSRC1_2__U4Imm1_3__U4Imm1_4__U2Imm1_5</i></td></tr>
<tr><th id="2033">2033</th><td>  { CVT_95_addRegACCRCOperands, <var>1</var>, CVT_Tied, Tie0_1_1, CVT_95_addRegVSRCOperands, <var>2</var>, CVT_95_addRegVSRCOperands, <var>3</var>, CVT_95_addImmOperands, <var>4</var>, CVT_95_addImmOperands, <var>5</var>, CVT_95_addImmOperands, <var>6</var>, CVT_Done },</td></tr>
<tr><th id="2034">2034</th><td>  <i>// Convert__RegACCRC1_0__RegVSRC1_1__RegVSRC1_2__U4Imm1_3__U4Imm1_4</i></td></tr>
<tr><th id="2035">2035</th><td>  { CVT_95_addRegACCRCOperands, <var>1</var>, CVT_95_addRegVSRCOperands, <var>2</var>, CVT_95_addRegVSRCOperands, <var>3</var>, CVT_95_addImmOperands, <var>4</var>, CVT_95_addImmOperands, <var>5</var>, CVT_Done },</td></tr>
<tr><th id="2036">2036</th><td>  <i>// Convert__RegACCRC1_0__Tie0_1_1__RegVSRC1_1__RegVSRC1_2__U4Imm1_3__U4Imm1_4</i></td></tr>
<tr><th id="2037">2037</th><td>  { CVT_95_addRegACCRCOperands, <var>1</var>, CVT_Tied, Tie0_1_1, CVT_95_addRegVSRCOperands, <var>2</var>, CVT_95_addRegVSRCOperands, <var>3</var>, CVT_95_addImmOperands, <var>4</var>, CVT_95_addImmOperands, <var>5</var>, CVT_Done },</td></tr>
<tr><th id="2038">2038</th><td>  <i>// Convert__RegACCRC1_0__RegVSRpEvenRC1_1__RegVSRC1_2__U4Imm1_3__U2Imm1_4</i></td></tr>
<tr><th id="2039">2039</th><td>  { CVT_95_addRegACCRCOperands, <var>1</var>, CVT_95_addRegVSRpEvenRCOperands, <var>2</var>, CVT_95_addRegVSRCOperands, <var>3</var>, CVT_95_addImmOperands, <var>4</var>, CVT_95_addImmOperands, <var>5</var>, CVT_Done },</td></tr>
<tr><th id="2040">2040</th><td>  <i>// Convert__RegACCRC1_0__Tie0_1_1__RegVSRpEvenRC1_1__RegVSRC1_2__U4Imm1_3__U2Imm1_4</i></td></tr>
<tr><th id="2041">2041</th><td>  { CVT_95_addRegACCRCOperands, <var>1</var>, CVT_Tied, Tie0_1_1, CVT_95_addRegVSRpEvenRCOperands, <var>2</var>, CVT_95_addRegVSRCOperands, <var>3</var>, CVT_95_addImmOperands, <var>4</var>, CVT_95_addImmOperands, <var>5</var>, CVT_Done },</td></tr>
<tr><th id="2042">2042</th><td>  <i>// Convert__RegACCRC1_0__RegVSRC1_1__RegVSRC1_2__U4Imm1_3__U4Imm1_4__U8Imm1_5</i></td></tr>
<tr><th id="2043">2043</th><td>  { CVT_95_addRegACCRCOperands, <var>1</var>, CVT_95_addRegVSRCOperands, <var>2</var>, CVT_95_addRegVSRCOperands, <var>3</var>, CVT_95_addImmOperands, <var>4</var>, CVT_95_addImmOperands, <var>5</var>, CVT_95_addImmOperands, <var>6</var>, CVT_Done },</td></tr>
<tr><th id="2044">2044</th><td>  <i>// Convert__RegACCRC1_0__Tie0_1_1__RegVSRC1_1__RegVSRC1_2__U4Imm1_3__U4Imm1_4__U8Imm1_5</i></td></tr>
<tr><th id="2045">2045</th><td>  { CVT_95_addRegACCRCOperands, <var>1</var>, CVT_Tied, Tie0_1_1, CVT_95_addRegVSRCOperands, <var>2</var>, CVT_95_addRegVSRCOperands, <var>3</var>, CVT_95_addImmOperands, <var>4</var>, CVT_95_addImmOperands, <var>5</var>, CVT_95_addImmOperands, <var>6</var>, CVT_Done },</td></tr>
<tr><th id="2046">2046</th><td>  <i>// Convert__RegACCRC1_0__RegVSRC1_1__RegVSRC1_2__U4Imm1_3__U4Imm1_4__U4Imm1_5</i></td></tr>
<tr><th id="2047">2047</th><td>  { CVT_95_addRegACCRCOperands, <var>1</var>, CVT_95_addRegVSRCOperands, <var>2</var>, CVT_95_addRegVSRCOperands, <var>3</var>, CVT_95_addImmOperands, <var>4</var>, CVT_95_addImmOperands, <var>5</var>, CVT_95_addImmOperands, <var>6</var>, CVT_Done },</td></tr>
<tr><th id="2048">2048</th><td>  <i>// Convert__RegACCRC1_0__Tie0_1_1__RegVSRC1_1__RegVSRC1_2__U4Imm1_3__U4Imm1_4__U4Imm1_5</i></td></tr>
<tr><th id="2049">2049</th><td>  { CVT_95_addRegACCRCOperands, <var>1</var>, CVT_Tied, Tie0_1_1, CVT_95_addRegVSRCOperands, <var>2</var>, CVT_95_addRegVSRCOperands, <var>3</var>, CVT_95_addImmOperands, <var>4</var>, CVT_95_addImmOperands, <var>5</var>, CVT_95_addImmOperands, <var>6</var>, CVT_Done },</td></tr>
<tr><th id="2050">2050</th><td>  <i>// Convert__imm_95_2</i></td></tr>
<tr><th id="2051">2051</th><td>  { CVT_imm_95_2, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="2052">2052</th><td>  <i>// Convert__U1Imm1_0</i></td></tr>
<tr><th id="2053">2053</th><td>  { CVT_95_addImmOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="2054">2054</th><td>  <i>// Convert__RegG8RC1_0__RegG8RC1_1__RegGPRC1_2__U6Imm1_3</i></td></tr>
<tr><th id="2055">2055</th><td>  { CVT_95_addRegG8RCOperands, <var>1</var>, CVT_95_addRegG8RCOperands, <var>2</var>, CVT_95_addRegGPRCOperands, <var>3</var>, CVT_95_addImmOperands, <var>4</var>, CVT_Done },</td></tr>
<tr><th id="2056">2056</th><td>  <i>// Convert__RegG8RC1_1__RegG8RC1_2__RegGPRC1_3__U6Imm1_4</i></td></tr>
<tr><th id="2057">2057</th><td>  { CVT_95_addRegG8RCOperands, <var>2</var>, CVT_95_addRegG8RCOperands, <var>3</var>, CVT_95_addRegGPRCOperands, <var>4</var>, CVT_95_addImmOperands, <var>5</var>, CVT_Done },</td></tr>
<tr><th id="2058">2058</th><td>  <i>// Convert__RegG8RC1_0__Tie0_1_1__RegG8RC1_1__U6Imm1_2__U6Imm1_3</i></td></tr>
<tr><th id="2059">2059</th><td>  { CVT_95_addRegG8RCOperands, <var>1</var>, CVT_Tied, Tie0_1_1, CVT_95_addRegG8RCOperands, <var>2</var>, CVT_95_addImmOperands, <var>3</var>, CVT_95_addImmOperands, <var>4</var>, CVT_Done },</td></tr>
<tr><th id="2060">2060</th><td>  <i>// Convert__RegG8RC1_1__Tie0_1_1__RegG8RC1_2__U6Imm1_3__U6Imm1_4</i></td></tr>
<tr><th id="2061">2061</th><td>  { CVT_95_addRegG8RCOperands, <var>2</var>, CVT_Tied, Tie0_1_1, CVT_95_addRegG8RCOperands, <var>3</var>, CVT_95_addImmOperands, <var>4</var>, CVT_95_addImmOperands, <var>5</var>, CVT_Done },</td></tr>
<tr><th id="2062">2062</th><td>  <i>// Convert__RegG8RC1_0__RegG8RC1_1__U5Imm1_2__Imm1_3</i></td></tr>
<tr><th id="2063">2063</th><td>  { CVT_95_addRegG8RCOperands, <var>1</var>, CVT_95_addRegG8RCOperands, <var>2</var>, CVT_95_addImmOperands, <var>3</var>, CVT_95_addImmOperands, <var>4</var>, CVT_Done },</td></tr>
<tr><th id="2064">2064</th><td>  <i>// Convert__RegG8RC1_1__RegG8RC1_2__U5Imm1_3__Imm1_4</i></td></tr>
<tr><th id="2065">2065</th><td>  { CVT_95_addRegG8RCOperands, <var>2</var>, CVT_95_addRegG8RCOperands, <var>3</var>, CVT_95_addImmOperands, <var>4</var>, CVT_95_addImmOperands, <var>5</var>, CVT_Done },</td></tr>
<tr><th id="2066">2066</th><td>  <i>// Convert__RegGPRC1_0__Tie0_1_1__RegGPRC1_1__U5Imm1_2__U5Imm1_3__U5Imm1_4</i></td></tr>
<tr><th id="2067">2067</th><td>  { CVT_95_addRegGPRCOperands, <var>1</var>, CVT_Tied, Tie0_1_1, CVT_95_addRegGPRCOperands, <var>2</var>, CVT_95_addImmOperands, <var>3</var>, CVT_95_addImmOperands, <var>4</var>, CVT_95_addImmOperands, <var>5</var>, CVT_Done },</td></tr>
<tr><th id="2068">2068</th><td>  <i>// Convert__RegGPRC1_1__Tie0_1_1__RegGPRC1_2__U5Imm1_3__U5Imm1_4__U5Imm1_5</i></td></tr>
<tr><th id="2069">2069</th><td>  { CVT_95_addRegGPRCOperands, <var>2</var>, CVT_Tied, Tie0_1_1, CVT_95_addRegGPRCOperands, <var>3</var>, CVT_95_addImmOperands, <var>4</var>, CVT_95_addImmOperands, <var>5</var>, CVT_95_addImmOperands, <var>6</var>, CVT_Done },</td></tr>
<tr><th id="2070">2070</th><td>  <i>// Convert__RegGPRC1_0__RegGPRC1_1__U5Imm1_2__U5Imm1_3__U5Imm1_4</i></td></tr>
<tr><th id="2071">2071</th><td>  { CVT_95_addRegGPRCOperands, <var>1</var>, CVT_95_addRegGPRCOperands, <var>2</var>, CVT_95_addImmOperands, <var>3</var>, CVT_95_addImmOperands, <var>4</var>, CVT_95_addImmOperands, <var>5</var>, CVT_Done },</td></tr>
<tr><th id="2072">2072</th><td>  <i>// Convert__RegGPRC1_1__RegGPRC1_2__U5Imm1_3__U5Imm1_4__U5Imm1_5</i></td></tr>
<tr><th id="2073">2073</th><td>  { CVT_95_addRegGPRCOperands, <var>2</var>, CVT_95_addRegGPRCOperands, <var>3</var>, CVT_95_addImmOperands, <var>4</var>, CVT_95_addImmOperands, <var>5</var>, CVT_95_addImmOperands, <var>6</var>, CVT_Done },</td></tr>
<tr><th id="2074">2074</th><td>  <i>// Convert__RegGPRC1_0__RegGPRC1_1__RegGPRC1_2__U5Imm1_3__U5Imm1_4</i></td></tr>
<tr><th id="2075">2075</th><td>  { CVT_95_addRegGPRCOperands, <var>1</var>, CVT_95_addRegGPRCOperands, <var>2</var>, CVT_95_addRegGPRCOperands, <var>3</var>, CVT_95_addImmOperands, <var>4</var>, CVT_95_addImmOperands, <var>5</var>, CVT_Done },</td></tr>
<tr><th id="2076">2076</th><td>  <i>// Convert__RegGPRC1_1__RegGPRC1_2__RegGPRC1_3__U5Imm1_4__U5Imm1_5</i></td></tr>
<tr><th id="2077">2077</th><td>  { CVT_95_addRegGPRCOperands, <var>2</var>, CVT_95_addRegGPRCOperands, <var>3</var>, CVT_95_addRegGPRCOperands, <var>4</var>, CVT_95_addImmOperands, <var>5</var>, CVT_95_addImmOperands, <var>6</var>, CVT_Done },</td></tr>
<tr><th id="2078">2078</th><td>  <i>// Convert__RegG8RC1_0__RegG8RC1_1__RegGPRC1_2__imm_95_0</i></td></tr>
<tr><th id="2079">2079</th><td>  { CVT_95_addRegG8RCOperands, <var>1</var>, CVT_95_addRegG8RCOperands, <var>2</var>, CVT_95_addRegGPRCOperands, <var>3</var>, CVT_imm_95_0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="2080">2080</th><td>  <i>// Convert__RegG8RC1_1__RegG8RC1_2__RegGPRC1_3__imm_95_0</i></td></tr>
<tr><th id="2081">2081</th><td>  { CVT_95_addRegG8RCOperands, <var>2</var>, CVT_95_addRegG8RCOperands, <var>3</var>, CVT_95_addRegGPRCOperands, <var>4</var>, CVT_imm_95_0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="2082">2082</th><td>  <i>// Convert__RegG8RC1_0__RegG8RC1_1__U6Imm1_2__imm_95_0</i></td></tr>
<tr><th id="2083">2083</th><td>  { CVT_95_addRegG8RCOperands, <var>1</var>, CVT_95_addRegG8RCOperands, <var>2</var>, CVT_95_addImmOperands, <var>3</var>, CVT_imm_95_0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="2084">2084</th><td>  <i>// Convert__RegG8RC1_0__RegGPRC1_1__U6Imm1_2__imm_95_0</i></td></tr>
<tr><th id="2085">2085</th><td>  { CVT_95_addRegG8RCOperands, <var>1</var>, CVT_95_addRegGPRCOperands, <var>2</var>, CVT_95_addImmOperands, <var>3</var>, CVT_imm_95_0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="2086">2086</th><td>  <i>// Convert__RegG8RC1_1__RegG8RC1_2__U6Imm1_3__imm_95_0</i></td></tr>
<tr><th id="2087">2087</th><td>  { CVT_95_addRegG8RCOperands, <var>2</var>, CVT_95_addRegG8RCOperands, <var>3</var>, CVT_95_addImmOperands, <var>4</var>, CVT_imm_95_0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="2088">2088</th><td>  <i>// Convert__RegG8RC1_0__RegG8RC1_1__RegG8RC1_2__imm_95_0__imm_95_31</i></td></tr>
<tr><th id="2089">2089</th><td>  { CVT_95_addRegG8RCOperands, <var>1</var>, CVT_95_addRegG8RCOperands, <var>2</var>, CVT_95_addRegG8RCOperands, <var>3</var>, CVT_imm_95_0, <var>0</var>, CVT_imm_95_31, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="2090">2090</th><td>  <i>// Convert__RegGPRC1_0__RegGPRC1_1__RegGPRC1_2__imm_95_0__imm_95_31</i></td></tr>
<tr><th id="2091">2091</th><td>  { CVT_95_addRegGPRCOperands, <var>1</var>, CVT_95_addRegGPRCOperands, <var>2</var>, CVT_95_addRegGPRCOperands, <var>3</var>, CVT_imm_95_0, <var>0</var>, CVT_imm_95_31, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="2092">2092</th><td>  <i>// Convert__RegG8RC1_1__RegG8RC1_2__RegG8RC1_3__imm_95_0__imm_95_31</i></td></tr>
<tr><th id="2093">2093</th><td>  { CVT_95_addRegG8RCOperands, <var>2</var>, CVT_95_addRegG8RCOperands, <var>3</var>, CVT_95_addRegG8RCOperands, <var>4</var>, CVT_imm_95_0, <var>0</var>, CVT_imm_95_31, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="2094">2094</th><td>  <i>// Convert__RegGPRC1_1__RegGPRC1_2__RegGPRC1_3__imm_95_0__imm_95_31</i></td></tr>
<tr><th id="2095">2095</th><td>  { CVT_95_addRegGPRCOperands, <var>2</var>, CVT_95_addRegGPRCOperands, <var>3</var>, CVT_95_addRegGPRCOperands, <var>4</var>, CVT_imm_95_0, <var>0</var>, CVT_imm_95_31, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="2096">2096</th><td>  <i>// Convert__RegG8RC1_0__RegG8RC1_1__U5Imm1_2__imm_95_0__imm_95_31</i></td></tr>
<tr><th id="2097">2097</th><td>  { CVT_95_addRegG8RCOperands, <var>1</var>, CVT_95_addRegG8RCOperands, <var>2</var>, CVT_95_addImmOperands, <var>3</var>, CVT_imm_95_0, <var>0</var>, CVT_imm_95_31, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="2098">2098</th><td>  <i>// Convert__RegGPRC1_0__RegGPRC1_1__U5Imm1_2__imm_95_0__imm_95_31</i></td></tr>
<tr><th id="2099">2099</th><td>  { CVT_95_addRegGPRCOperands, <var>1</var>, CVT_95_addRegGPRCOperands, <var>2</var>, CVT_95_addImmOperands, <var>3</var>, CVT_imm_95_0, <var>0</var>, CVT_imm_95_31, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="2100">2100</th><td>  <i>// Convert__RegG8RC1_1__RegG8RC1_2__U5Imm1_3__imm_95_0__imm_95_31</i></td></tr>
<tr><th id="2101">2101</th><td>  { CVT_95_addRegG8RCOperands, <var>2</var>, CVT_95_addRegG8RCOperands, <var>3</var>, CVT_95_addImmOperands, <var>4</var>, CVT_imm_95_0, <var>0</var>, CVT_imm_95_31, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="2102">2102</th><td>  <i>// Convert__RegGPRC1_1__RegGPRC1_2__U5Imm1_3__imm_95_0__imm_95_31</i></td></tr>
<tr><th id="2103">2103</th><td>  { CVT_95_addRegGPRCOperands, <var>2</var>, CVT_95_addRegGPRCOperands, <var>3</var>, CVT_95_addImmOperands, <var>4</var>, CVT_imm_95_0, <var>0</var>, CVT_imm_95_31, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="2104">2104</th><td>  <i>// Convert__Imm1_0</i></td></tr>
<tr><th id="2105">2105</th><td>  { CVT_95_addImmOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="2106">2106</th><td>  <i>// Convert__RegGPRC1_0__RegCRRC1_1</i></td></tr>
<tr><th id="2107">2107</th><td>  { CVT_95_addRegGPRCOperands, <var>1</var>, CVT_95_addRegCRRCOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="2108">2108</th><td>  <i>// Convert__RegGPRC1_0__RegCRBITRC1_1</i></td></tr>
<tr><th id="2109">2109</th><td>  { CVT_95_addRegGPRCOperands, <var>1</var>, CVT_95_addRegCRBITRCOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="2110">2110</th><td>  <i>// Convert__RegG8RC1_0__RegG8RC1_1__RegGPRC1_2</i></td></tr>
<tr><th id="2111">2111</th><td>  { CVT_95_addRegG8RCOperands, <var>1</var>, CVT_95_addRegG8RCOperands, <var>2</var>, CVT_95_addRegGPRCOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="2112">2112</th><td>  <i>// Convert__RegG8RC1_1__RegG8RC1_2__RegGPRC1_3</i></td></tr>
<tr><th id="2113">2113</th><td>  { CVT_95_addRegG8RCOperands, <var>2</var>, CVT_95_addRegG8RCOperands, <var>3</var>, CVT_95_addRegGPRCOperands, <var>4</var>, CVT_Done },</td></tr>
<tr><th id="2114">2114</th><td>  <i>// Convert__RegGPRC1_1__RegGxRCNoR01_2__RegGxRC1_3</i></td></tr>
<tr><th id="2115">2115</th><td>  { CVT_95_addRegGPRCOperands, <var>2</var>, CVT_95_addRegGxRCNoR0Operands, <var>3</var>, CVT_95_addRegGxRCOperands, <var>4</var>, CVT_Done },</td></tr>
<tr><th id="2116">2116</th><td>  <i>// Convert__imm_95_0__RegGPRC1_0__DispRI1_1__RegGxRCNoR01_2</i></td></tr>
<tr><th id="2117">2117</th><td>  { CVT_imm_95_0, <var>0</var>, CVT_95_addRegGPRCOperands, <var>1</var>, CVT_95_addS16ImmOperands, <var>2</var>, CVT_95_addRegGxRCNoR0Operands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="2118">2118</th><td>  <i>// Convert__imm_95_0__RegGPRC1_0__RegGxRCNoR01_1__RegGxRC1_2</i></td></tr>
<tr><th id="2119">2119</th><td>  { CVT_imm_95_0, <var>0</var>, CVT_95_addRegGPRCOperands, <var>1</var>, CVT_95_addRegGxRCNoR0Operands, <var>2</var>, CVT_95_addRegGxRCOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="2120">2120</th><td>  <i>// Convert__RegG8RC1_1__RegGxRCNoR01_2__RegGxRC1_3</i></td></tr>
<tr><th id="2121">2121</th><td>  { CVT_95_addRegG8RCOperands, <var>2</var>, CVT_95_addRegGxRCNoR0Operands, <var>3</var>, CVT_95_addRegGxRCOperands, <var>4</var>, CVT_Done },</td></tr>
<tr><th id="2122">2122</th><td>  <i>// Convert__imm_95_0__RegG8RC1_0__DispRIX1_1__RegGxRCNoR01_2</i></td></tr>
<tr><th id="2123">2123</th><td>  { CVT_imm_95_0, <var>0</var>, CVT_95_addRegG8RCOperands, <var>1</var>, CVT_95_addImmOperands, <var>2</var>, CVT_95_addRegGxRCNoR0Operands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="2124">2124</th><td>  <i>// Convert__imm_95_0__RegG8RC1_0__RegGxRCNoR01_1__RegGxRC1_2</i></td></tr>
<tr><th id="2125">2125</th><td>  { CVT_imm_95_0, <var>0</var>, CVT_95_addRegG8RCOperands, <var>1</var>, CVT_95_addRegGxRCNoR0Operands, <var>2</var>, CVT_95_addRegGxRCOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="2126">2126</th><td>  <i>// Convert__imm_95_0__RegF8RC1_0__DispRI1_1__RegGxRCNoR01_2</i></td></tr>
<tr><th id="2127">2127</th><td>  { CVT_imm_95_0, <var>0</var>, CVT_95_addRegF8RCOperands, <var>1</var>, CVT_95_addS16ImmOperands, <var>2</var>, CVT_95_addRegGxRCNoR0Operands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="2128">2128</th><td>  <i>// Convert__imm_95_0__RegF8RC1_0__RegGxRCNoR01_1__RegGxRC1_2</i></td></tr>
<tr><th id="2129">2129</th><td>  { CVT_imm_95_0, <var>0</var>, CVT_95_addRegF8RCOperands, <var>1</var>, CVT_95_addRegGxRCNoR0Operands, <var>2</var>, CVT_95_addRegGxRCOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="2130">2130</th><td>  <i>// Convert__imm_95_0__RegF4RC1_0__DispRI1_1__RegGxRCNoR01_2</i></td></tr>
<tr><th id="2131">2131</th><td>  { CVT_imm_95_0, <var>0</var>, CVT_95_addRegF4RCOperands, <var>1</var>, CVT_95_addS16ImmOperands, <var>2</var>, CVT_95_addRegGxRCNoR0Operands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="2132">2132</th><td>  <i>// Convert__imm_95_0__RegF4RC1_0__RegGxRCNoR01_1__RegGxRC1_2</i></td></tr>
<tr><th id="2133">2133</th><td>  { CVT_imm_95_0, <var>0</var>, CVT_95_addRegF4RCOperands, <var>1</var>, CVT_95_addRegGxRCNoR0Operands, <var>2</var>, CVT_95_addRegGxRCOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="2134">2134</th><td>  <i>// Convert__RegG8RC1_0__RegG8RC1_2__RegG8RC1_1</i></td></tr>
<tr><th id="2135">2135</th><td>  { CVT_95_addRegG8RCOperands, <var>1</var>, CVT_95_addRegG8RCOperands, <var>3</var>, CVT_95_addRegG8RCOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="2136">2136</th><td>  <i>// Convert__RegGPRC1_0__RegGPRC1_2__RegGPRC1_1</i></td></tr>
<tr><th id="2137">2137</th><td>  { CVT_95_addRegGPRCOperands, <var>1</var>, CVT_95_addRegGPRCOperands, <var>3</var>, CVT_95_addRegGPRCOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="2138">2138</th><td>  <i>// Convert__RegG8RC1_1__RegG8RC1_3__RegG8RC1_2</i></td></tr>
<tr><th id="2139">2139</th><td>  { CVT_95_addRegG8RCOperands, <var>2</var>, CVT_95_addRegG8RCOperands, <var>4</var>, CVT_95_addRegG8RCOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="2140">2140</th><td>  <i>// Convert__RegGPRC1_1__RegGPRC1_3__RegGPRC1_2</i></td></tr>
<tr><th id="2141">2141</th><td>  { CVT_95_addRegGPRCOperands, <var>2</var>, CVT_95_addRegGPRCOperands, <var>4</var>, CVT_95_addRegGPRCOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="2142">2142</th><td>  <i>// Convert__RegG8RC1_0__S16Imm1_1</i></td></tr>
<tr><th id="2143">2143</th><td>  { CVT_95_addRegG8RCOperands, <var>1</var>, CVT_95_addS16ImmOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="2144">2144</th><td>  <i>// Convert__U2Imm1_0</i></td></tr>
<tr><th id="2145">2145</th><td>  { CVT_95_addImmOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="2146">2146</th><td>  <i>// Convert__RegGPRC1_1</i></td></tr>
<tr><th id="2147">2147</th><td>  { CVT_95_addRegGPRCOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="2148">2148</th><td>  <i>// Convert__U5Imm1_1__RegGPRC1_2__RegGPRC1_3</i></td></tr>
<tr><th id="2149">2149</th><td>  { CVT_95_addImmOperands, <var>2</var>, CVT_95_addRegGPRCOperands, <var>3</var>, CVT_95_addRegGPRCOperands, <var>4</var>, CVT_Done },</td></tr>
<tr><th id="2150">2150</th><td>  <i>// Convert__U5Imm1_1__RegGPRC1_2__U5Imm1_3</i></td></tr>
<tr><th id="2151">2151</th><td>  { CVT_95_addImmOperands, <var>2</var>, CVT_95_addRegGPRCOperands, <var>3</var>, CVT_95_addImmOperands, <var>4</var>, CVT_Done },</td></tr>
<tr><th id="2152">2152</th><td>  <i>// Convert__U1Imm1_1</i></td></tr>
<tr><th id="2153">2153</th><td>  { CVT_95_addImmOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="2154">2154</th><td>  <i>// Convert__U5Imm1_0__RegG8RC1_1__RegG8RC1_2</i></td></tr>
<tr><th id="2155">2155</th><td>  { CVT_95_addImmOperands, <var>1</var>, CVT_95_addRegG8RCOperands, <var>2</var>, CVT_95_addRegG8RCOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="2156">2156</th><td>  <i>// Convert__imm_95_4__RegG8RC1_0__RegG8RC1_1</i></td></tr>
<tr><th id="2157">2157</th><td>  { CVT_imm_95_4, <var>0</var>, CVT_95_addRegG8RCOperands, <var>1</var>, CVT_95_addRegG8RCOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="2158">2158</th><td>  <i>// Convert__imm_95_4__RegG8RC1_0__S16Imm1_1</i></td></tr>
<tr><th id="2159">2159</th><td>  { CVT_imm_95_4, <var>0</var>, CVT_95_addRegG8RCOperands, <var>1</var>, CVT_95_addS16ImmOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="2160">2160</th><td>  <i>// Convert__imm_95_12__RegG8RC1_0__RegG8RC1_1</i></td></tr>
<tr><th id="2161">2161</th><td>  { CVT_imm_95_12, <var>0</var>, CVT_95_addRegG8RCOperands, <var>1</var>, CVT_95_addRegG8RCOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="2162">2162</th><td>  <i>// Convert__imm_95_12__RegG8RC1_0__S16Imm1_1</i></td></tr>
<tr><th id="2163">2163</th><td>  { CVT_imm_95_12, <var>0</var>, CVT_95_addRegG8RCOperands, <var>1</var>, CVT_95_addS16ImmOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="2164">2164</th><td>  <i>// Convert__imm_95_8__RegG8RC1_0__RegG8RC1_1</i></td></tr>
<tr><th id="2165">2165</th><td>  { CVT_imm_95_8, <var>0</var>, CVT_95_addRegG8RCOperands, <var>1</var>, CVT_95_addRegG8RCOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="2166">2166</th><td>  <i>// Convert__imm_95_8__RegG8RC1_0__S16Imm1_1</i></td></tr>
<tr><th id="2167">2167</th><td>  { CVT_imm_95_8, <var>0</var>, CVT_95_addRegG8RCOperands, <var>1</var>, CVT_95_addS16ImmOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="2168">2168</th><td>  <i>// Convert__U5Imm1_0__RegG8RC1_1__S16Imm1_2</i></td></tr>
<tr><th id="2169">2169</th><td>  { CVT_95_addImmOperands, <var>1</var>, CVT_95_addRegG8RCOperands, <var>2</var>, CVT_95_addS16ImmOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="2170">2170</th><td>  <i>// Convert__imm_95_20__RegG8RC1_0__RegG8RC1_1</i></td></tr>
<tr><th id="2171">2171</th><td>  { CVT_imm_95_20, <var>0</var>, CVT_95_addRegG8RCOperands, <var>1</var>, CVT_95_addRegG8RCOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="2172">2172</th><td>  <i>// Convert__imm_95_20__RegG8RC1_0__S16Imm1_1</i></td></tr>
<tr><th id="2173">2173</th><td>  { CVT_imm_95_20, <var>0</var>, CVT_95_addRegG8RCOperands, <var>1</var>, CVT_95_addS16ImmOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="2174">2174</th><td>  <i>// Convert__imm_95_5__RegG8RC1_0__RegG8RC1_1</i></td></tr>
<tr><th id="2175">2175</th><td>  { CVT_imm_95_5, <var>0</var>, CVT_95_addRegG8RCOperands, <var>1</var>, CVT_95_addRegG8RCOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="2176">2176</th><td>  <i>// Convert__imm_95_5__RegG8RC1_0__S16Imm1_1</i></td></tr>
<tr><th id="2177">2177</th><td>  { CVT_imm_95_5, <var>0</var>, CVT_95_addRegG8RCOperands, <var>1</var>, CVT_95_addS16ImmOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="2178">2178</th><td>  <i>// Convert__imm_95_1__RegG8RC1_0__RegG8RC1_1</i></td></tr>
<tr><th id="2179">2179</th><td>  { CVT_imm_95_1, <var>0</var>, CVT_95_addRegG8RCOperands, <var>1</var>, CVT_95_addRegG8RCOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="2180">2180</th><td>  <i>// Convert__imm_95_1__RegG8RC1_0__S16Imm1_1</i></td></tr>
<tr><th id="2181">2181</th><td>  { CVT_imm_95_1, <var>0</var>, CVT_95_addRegG8RCOperands, <var>1</var>, CVT_95_addS16ImmOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="2182">2182</th><td>  <i>// Convert__imm_95_6__RegG8RC1_0__RegG8RC1_1</i></td></tr>
<tr><th id="2183">2183</th><td>  { CVT_imm_95_6, <var>0</var>, CVT_95_addRegG8RCOperands, <var>1</var>, CVT_95_addRegG8RCOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="2184">2184</th><td>  <i>// Convert__imm_95_6__RegG8RC1_0__S16Imm1_1</i></td></tr>
<tr><th id="2185">2185</th><td>  { CVT_imm_95_6, <var>0</var>, CVT_95_addRegG8RCOperands, <var>1</var>, CVT_95_addS16ImmOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="2186">2186</th><td>  <i>// Convert__imm_95_2__RegG8RC1_0__RegG8RC1_1</i></td></tr>
<tr><th id="2187">2187</th><td>  { CVT_imm_95_2, <var>0</var>, CVT_95_addRegG8RCOperands, <var>1</var>, CVT_95_addRegG8RCOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="2188">2188</th><td>  <i>// Convert__imm_95_2__RegG8RC1_0__S16Imm1_1</i></td></tr>
<tr><th id="2189">2189</th><td>  { CVT_imm_95_2, <var>0</var>, CVT_95_addRegG8RCOperands, <var>1</var>, CVT_95_addS16ImmOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="2190">2190</th><td>  <i>// Convert__imm_95_16__RegG8RC1_0__RegG8RC1_1</i></td></tr>
<tr><th id="2191">2191</th><td>  { CVT_imm_95_16, <var>0</var>, CVT_95_addRegG8RCOperands, <var>1</var>, CVT_95_addRegG8RCOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="2192">2192</th><td>  <i>// Convert__imm_95_16__RegG8RC1_0__S16Imm1_1</i></td></tr>
<tr><th id="2193">2193</th><td>  { CVT_imm_95_16, <var>0</var>, CVT_95_addRegG8RCOperands, <var>1</var>, CVT_95_addS16ImmOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="2194">2194</th><td>  <i>// Convert__imm_95_24__RegG8RC1_0__RegG8RC1_1</i></td></tr>
<tr><th id="2195">2195</th><td>  { CVT_imm_95_24, <var>0</var>, CVT_95_addRegG8RCOperands, <var>1</var>, CVT_95_addRegG8RCOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="2196">2196</th><td>  <i>// Convert__imm_95_24__RegG8RC1_0__S16Imm1_1</i></td></tr>
<tr><th id="2197">2197</th><td>  { CVT_imm_95_24, <var>0</var>, CVT_95_addRegG8RCOperands, <var>1</var>, CVT_95_addS16ImmOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="2198">2198</th><td>  <i>// Convert__imm_95_31__RegG8RC1_0__RegG8RC1_1</i></td></tr>
<tr><th id="2199">2199</th><td>  { CVT_imm_95_31, <var>0</var>, CVT_95_addRegG8RCOperands, <var>1</var>, CVT_95_addRegG8RCOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="2200">2200</th><td>  <i>// Convert__imm_95_31__RegG8RC1_0__S16Imm1_1</i></td></tr>
<tr><th id="2201">2201</th><td>  { CVT_imm_95_31, <var>0</var>, CVT_95_addRegG8RCOperands, <var>1</var>, CVT_95_addS16ImmOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="2202">2202</th><td>  <i>// Convert__regR0__RegGPRC1_0</i></td></tr>
<tr><th id="2203">2203</th><td>  { CVT_regR0, <var>0</var>, CVT_95_addRegGPRCOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="2204">2204</th><td>  <i>// Convert__RegGPRC1_1__RegGPRC1_0</i></td></tr>
<tr><th id="2205">2205</th><td>  { CVT_95_addRegGPRCOperands, <var>2</var>, CVT_95_addRegGPRCOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="2206">2206</th><td>  <i>// Convert__RegGPRC1_0__RegGPRC1_1__Imm1_2</i></td></tr>
<tr><th id="2207">2207</th><td>  { CVT_95_addRegGPRCOperands, <var>1</var>, CVT_95_addRegGPRCOperands, <var>2</var>, CVT_95_addImmOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="2208">2208</th><td>  <i>// Convert__RegGPRC1_0__RegGPRC1_1__imm_95_0</i></td></tr>
<tr><th id="2209">2209</th><td>  { CVT_95_addRegGPRCOperands, <var>1</var>, CVT_95_addRegGPRCOperands, <var>2</var>, CVT_imm_95_0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="2210">2210</th><td>  <i>// Convert__RegGPRC1_0__RegGPRC1_1__imm_95_1</i></td></tr>
<tr><th id="2211">2211</th><td>  { CVT_95_addRegGPRCOperands, <var>1</var>, CVT_95_addRegGPRCOperands, <var>2</var>, CVT_imm_95_1, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="2212">2212</th><td>  <i>// Convert__imm_95_31__regR0__regR0</i></td></tr>
<tr><th id="2213">2213</th><td>  { CVT_imm_95_31, <var>0</var>, CVT_regR0, <var>0</var>, CVT_regR0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="2214">2214</th><td>  <i>// Convert__U5Imm1_0__RegGPRC1_1__RegGPRC1_2</i></td></tr>
<tr><th id="2215">2215</th><td>  { CVT_95_addImmOperands, <var>1</var>, CVT_95_addRegGPRCOperands, <var>2</var>, CVT_95_addRegGPRCOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="2216">2216</th><td>  <i>// Convert__imm_95_4__RegGPRC1_0__RegGPRC1_1</i></td></tr>
<tr><th id="2217">2217</th><td>  { CVT_imm_95_4, <var>0</var>, CVT_95_addRegGPRCOperands, <var>1</var>, CVT_95_addRegGPRCOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="2218">2218</th><td>  <i>// Convert__imm_95_4__RegGPRC1_0__S16Imm1_1</i></td></tr>
<tr><th id="2219">2219</th><td>  { CVT_imm_95_4, <var>0</var>, CVT_95_addRegGPRCOperands, <var>1</var>, CVT_95_addS16ImmOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="2220">2220</th><td>  <i>// Convert__imm_95_12__RegGPRC1_0__RegGPRC1_1</i></td></tr>
<tr><th id="2221">2221</th><td>  { CVT_imm_95_12, <var>0</var>, CVT_95_addRegGPRCOperands, <var>1</var>, CVT_95_addRegGPRCOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="2222">2222</th><td>  <i>// Convert__imm_95_12__RegGPRC1_0__S16Imm1_1</i></td></tr>
<tr><th id="2223">2223</th><td>  { CVT_imm_95_12, <var>0</var>, CVT_95_addRegGPRCOperands, <var>1</var>, CVT_95_addS16ImmOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="2224">2224</th><td>  <i>// Convert__imm_95_8__RegGPRC1_0__RegGPRC1_1</i></td></tr>
<tr><th id="2225">2225</th><td>  { CVT_imm_95_8, <var>0</var>, CVT_95_addRegGPRCOperands, <var>1</var>, CVT_95_addRegGPRCOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="2226">2226</th><td>  <i>// Convert__imm_95_8__RegGPRC1_0__S16Imm1_1</i></td></tr>
<tr><th id="2227">2227</th><td>  { CVT_imm_95_8, <var>0</var>, CVT_95_addRegGPRCOperands, <var>1</var>, CVT_95_addS16ImmOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="2228">2228</th><td>  <i>// Convert__U5Imm1_0__RegGPRC1_1__S16Imm1_2</i></td></tr>
<tr><th id="2229">2229</th><td>  { CVT_95_addImmOperands, <var>1</var>, CVT_95_addRegGPRCOperands, <var>2</var>, CVT_95_addS16ImmOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="2230">2230</th><td>  <i>// Convert__imm_95_20__RegGPRC1_0__RegGPRC1_1</i></td></tr>
<tr><th id="2231">2231</th><td>  { CVT_imm_95_20, <var>0</var>, CVT_95_addRegGPRCOperands, <var>1</var>, CVT_95_addRegGPRCOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="2232">2232</th><td>  <i>// Convert__imm_95_20__RegGPRC1_0__S16Imm1_1</i></td></tr>
<tr><th id="2233">2233</th><td>  { CVT_imm_95_20, <var>0</var>, CVT_95_addRegGPRCOperands, <var>1</var>, CVT_95_addS16ImmOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="2234">2234</th><td>  <i>// Convert__imm_95_5__RegGPRC1_0__RegGPRC1_1</i></td></tr>
<tr><th id="2235">2235</th><td>  { CVT_imm_95_5, <var>0</var>, CVT_95_addRegGPRCOperands, <var>1</var>, CVT_95_addRegGPRCOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="2236">2236</th><td>  <i>// Convert__imm_95_5__RegGPRC1_0__S16Imm1_1</i></td></tr>
<tr><th id="2237">2237</th><td>  { CVT_imm_95_5, <var>0</var>, CVT_95_addRegGPRCOperands, <var>1</var>, CVT_95_addS16ImmOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="2238">2238</th><td>  <i>// Convert__imm_95_1__RegGPRC1_0__RegGPRC1_1</i></td></tr>
<tr><th id="2239">2239</th><td>  { CVT_imm_95_1, <var>0</var>, CVT_95_addRegGPRCOperands, <var>1</var>, CVT_95_addRegGPRCOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="2240">2240</th><td>  <i>// Convert__imm_95_1__RegGPRC1_0__S16Imm1_1</i></td></tr>
<tr><th id="2241">2241</th><td>  { CVT_imm_95_1, <var>0</var>, CVT_95_addRegGPRCOperands, <var>1</var>, CVT_95_addS16ImmOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="2242">2242</th><td>  <i>// Convert__imm_95_6__RegGPRC1_0__RegGPRC1_1</i></td></tr>
<tr><th id="2243">2243</th><td>  { CVT_imm_95_6, <var>0</var>, CVT_95_addRegGPRCOperands, <var>1</var>, CVT_95_addRegGPRCOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="2244">2244</th><td>  <i>// Convert__imm_95_6__RegGPRC1_0__S16Imm1_1</i></td></tr>
<tr><th id="2245">2245</th><td>  { CVT_imm_95_6, <var>0</var>, CVT_95_addRegGPRCOperands, <var>1</var>, CVT_95_addS16ImmOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="2246">2246</th><td>  <i>// Convert__imm_95_2__RegGPRC1_0__RegGPRC1_1</i></td></tr>
<tr><th id="2247">2247</th><td>  { CVT_imm_95_2, <var>0</var>, CVT_95_addRegGPRCOperands, <var>1</var>, CVT_95_addRegGPRCOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="2248">2248</th><td>  <i>// Convert__imm_95_2__RegGPRC1_0__S16Imm1_1</i></td></tr>
<tr><th id="2249">2249</th><td>  { CVT_imm_95_2, <var>0</var>, CVT_95_addRegGPRCOperands, <var>1</var>, CVT_95_addS16ImmOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="2250">2250</th><td>  <i>// Convert__imm_95_16__RegGPRC1_0__RegGPRC1_1</i></td></tr>
<tr><th id="2251">2251</th><td>  { CVT_imm_95_16, <var>0</var>, CVT_95_addRegGPRCOperands, <var>1</var>, CVT_95_addRegGPRCOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="2252">2252</th><td>  <i>// Convert__imm_95_16__RegGPRC1_0__S16Imm1_1</i></td></tr>
<tr><th id="2253">2253</th><td>  { CVT_imm_95_16, <var>0</var>, CVT_95_addRegGPRCOperands, <var>1</var>, CVT_95_addS16ImmOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="2254">2254</th><td>  <i>// Convert__imm_95_24__RegGPRC1_0__RegGPRC1_1</i></td></tr>
<tr><th id="2255">2255</th><td>  { CVT_imm_95_24, <var>0</var>, CVT_95_addRegGPRCOperands, <var>1</var>, CVT_95_addRegGPRCOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="2256">2256</th><td>  <i>// Convert__imm_95_24__RegGPRC1_0__S16Imm1_1</i></td></tr>
<tr><th id="2257">2257</th><td>  { CVT_imm_95_24, <var>0</var>, CVT_95_addRegGPRCOperands, <var>1</var>, CVT_95_addS16ImmOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="2258">2258</th><td>  <i>// Convert__imm_95_31__RegGPRC1_0__RegGPRC1_1</i></td></tr>
<tr><th id="2259">2259</th><td>  { CVT_imm_95_31, <var>0</var>, CVT_95_addRegGPRCOperands, <var>1</var>, CVT_95_addRegGPRCOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="2260">2260</th><td>  <i>// Convert__imm_95_31__RegGPRC1_0__S16Imm1_1</i></td></tr>
<tr><th id="2261">2261</th><td>  { CVT_imm_95_31, <var>0</var>, CVT_95_addRegGPRCOperands, <var>1</var>, CVT_95_addS16ImmOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="2262">2262</th><td>  <i>// Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2</i></td></tr>
<tr><th id="2263">2263</th><td>  { CVT_95_addRegVRRCOperands, <var>1</var>, CVT_95_addRegVRRCOperands, <var>2</var>, CVT_95_addRegVRRCOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="2264">2264</th><td>  <i>// Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2__RegVRRC1_3</i></td></tr>
<tr><th id="2265">2265</th><td>  { CVT_95_addRegVRRCOperands, <var>1</var>, CVT_95_addRegVRRCOperands, <var>2</var>, CVT_95_addRegVRRCOperands, <var>3</var>, CVT_95_addRegVRRCOperands, <var>4</var>, CVT_Done },</td></tr>
<tr><th id="2266">2266</th><td>  <i>// Convert__RegVRRC1_0__U5Imm1_2__RegVRRC1_1</i></td></tr>
<tr><th id="2267">2267</th><td>  { CVT_95_addRegVRRCOperands, <var>1</var>, CVT_95_addImmOperands, <var>3</var>, CVT_95_addRegVRRCOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="2268">2268</th><td>  <i>// Convert__RegVRRC1_0__RegVRRC1_1__RegGPRC1_2</i></td></tr>
<tr><th id="2269">2269</th><td>  { CVT_95_addRegVRRCOperands, <var>1</var>, CVT_95_addRegVRRCOperands, <var>2</var>, CVT_95_addRegGPRCOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="2270">2270</th><td>  <i>// Convert__RegVRRC1_0__RegVRRC1_1</i></td></tr>
<tr><th id="2271">2271</th><td>  { CVT_95_addRegVRRCOperands, <var>1</var>, CVT_95_addRegVRRCOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="2272">2272</th><td>  <i>// Convert__RegCRRC1_0__RegVRRC1_1__RegVRRC1_2</i></td></tr>
<tr><th id="2273">2273</th><td>  { CVT_95_addRegCRRCOperands, <var>1</var>, CVT_95_addRegVRRCOperands, <var>2</var>, CVT_95_addRegVRRCOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="2274">2274</th><td>  <i>// Convert__RegG8RC1_0__RegVRRC1_1__U1Imm1_2</i></td></tr>
<tr><th id="2275">2275</th><td>  { CVT_95_addRegG8RCOperands, <var>1</var>, CVT_95_addRegVRRCOperands, <var>2</var>, CVT_95_addImmOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="2276">2276</th><td>  <i>// Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2__RegGPRC1_3</i></td></tr>
<tr><th id="2277">2277</th><td>  { CVT_95_addRegVRRCOperands, <var>1</var>, CVT_95_addRegVRRCOperands, <var>2</var>, CVT_95_addRegVRRCOperands, <var>3</var>, CVT_95_addRegGPRCOperands, <var>4</var>, CVT_Done },</td></tr>
<tr><th id="2278">2278</th><td>  <i>// Convert__RegVRRC1_0__U4Imm1_2__RegVRRC1_1</i></td></tr>
<tr><th id="2279">2279</th><td>  { CVT_95_addRegVRRCOperands, <var>1</var>, CVT_95_addImmOperands, <var>3</var>, CVT_95_addRegVRRCOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="2280">2280</th><td>  <i>// Convert__RegG8RC1_0__RegG8RC1_1__RegVRRC1_2</i></td></tr>
<tr><th id="2281">2281</th><td>  { CVT_95_addRegG8RCOperands, <var>1</var>, CVT_95_addRegG8RCOperands, <var>2</var>, CVT_95_addRegVRRCOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="2282">2282</th><td>  <i>// Convert__RegG8RC1_0__RegVRRC1_1__U3Imm1_2</i></td></tr>
<tr><th id="2283">2283</th><td>  { CVT_95_addRegG8RCOperands, <var>1</var>, CVT_95_addRegVRRCOperands, <var>2</var>, CVT_95_addImmOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="2284">2284</th><td>  <i>// Convert__RegVRRC1_0__Tie0_1_1__RegGPRC1_1__RegGPRC1_2</i></td></tr>
<tr><th id="2285">2285</th><td>  { CVT_95_addRegVRRCOperands, <var>1</var>, CVT_Tied, Tie0_1_1, CVT_95_addRegGPRCOperands, <var>2</var>, CVT_95_addRegGPRCOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="2286">2286</th><td>  <i>// Convert__RegVRRC1_0__Tie0_1_1__RegGPRC1_1__RegVRRC1_2</i></td></tr>
<tr><th id="2287">2287</th><td>  { CVT_95_addRegVRRCOperands, <var>1</var>, CVT_Tied, Tie0_1_1, CVT_95_addRegGPRCOperands, <var>2</var>, CVT_95_addRegVRRCOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="2288">2288</th><td>  <i>// Convert__RegVRRC1_0__Tie0_1_1__U4Imm1_2__RegG8RC1_1</i></td></tr>
<tr><th id="2289">2289</th><td>  { CVT_95_addRegVRRCOperands, <var>1</var>, CVT_Tied, Tie0_1_1, CVT_95_addImmOperands, <var>3</var>, CVT_95_addRegG8RCOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="2290">2290</th><td>  <i>// Convert__RegVRRC1_0__Tie0_1_1__RegG8RC1_1__RegG8RC1_2</i></td></tr>
<tr><th id="2291">2291</th><td>  { CVT_95_addRegVRRCOperands, <var>1</var>, CVT_Tied, Tie0_1_1, CVT_95_addRegG8RCOperands, <var>2</var>, CVT_95_addRegG8RCOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="2292">2292</th><td>  <i>// Convert__RegVRRC1_0__Tie0_1_1__U4Imm1_2__RegVRRC1_1</i></td></tr>
<tr><th id="2293">2293</th><td>  { CVT_95_addRegVRRCOperands, <var>1</var>, CVT_Tied, Tie0_1_1, CVT_95_addImmOperands, <var>3</var>, CVT_95_addRegVRRCOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="2294">2294</th><td>  <i>// Convert__RegVRRC1_0__Tie0_1_1__U4Imm1_2__RegGPRC1_1</i></td></tr>
<tr><th id="2295">2295</th><td>  { CVT_95_addRegVRRCOperands, <var>1</var>, CVT_Tied, Tie0_1_1, CVT_95_addImmOperands, <var>3</var>, CVT_95_addRegGPRCOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="2296">2296</th><td>  <i>// Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_1</i></td></tr>
<tr><th id="2297">2297</th><td>  { CVT_95_addRegVRRCOperands, <var>1</var>, CVT_95_addRegVRRCOperands, <var>2</var>, CVT_95_addRegVRRCOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="2298">2298</th><td>  <i>// Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2__Tie0_1_1</i></td></tr>
<tr><th id="2299">2299</th><td>  { CVT_95_addRegVRRCOperands, <var>1</var>, CVT_95_addRegVRRCOperands, <var>2</var>, CVT_95_addRegVRRCOperands, <var>3</var>, CVT_Tied, Tie0_1_1, CVT_Done },</td></tr>
<tr><th id="2300">2300</th><td>  <i>// Convert__RegVRRC1_0__RegVRRC1_1__U1Imm1_2__U4Imm1_3</i></td></tr>
<tr><th id="2301">2301</th><td>  { CVT_95_addRegVRRCOperands, <var>1</var>, CVT_95_addRegVRRCOperands, <var>2</var>, CVT_95_addImmOperands, <var>3</var>, CVT_95_addImmOperands, <var>4</var>, CVT_Done },</td></tr>
<tr><th id="2302">2302</th><td>  <i>// Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2__U3Imm1_3</i></td></tr>
<tr><th id="2303">2303</th><td>  { CVT_95_addRegVRRCOperands, <var>1</var>, CVT_95_addRegVRRCOperands, <var>2</var>, CVT_95_addRegVRRCOperands, <var>3</var>, CVT_95_addImmOperands, <var>4</var>, CVT_Done },</td></tr>
<tr><th id="2304">2304</th><td>  <i>// Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2__U4Imm1_3</i></td></tr>
<tr><th id="2305">2305</th><td>  { CVT_95_addRegVRRCOperands, <var>1</var>, CVT_95_addRegVRRCOperands, <var>2</var>, CVT_95_addRegVRRCOperands, <var>3</var>, CVT_95_addImmOperands, <var>4</var>, CVT_Done },</td></tr>
<tr><th id="2306">2306</th><td>  <i>// Convert__RegVRRC1_0__S5Imm1_1</i></td></tr>
<tr><th id="2307">2307</th><td>  { CVT_95_addRegVRRCOperands, <var>1</var>, CVT_95_addImmOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="2308">2308</th><td>  <i>// Convert__RegVSFRC1_0__RegVSFRC1_1</i></td></tr>
<tr><th id="2309">2309</th><td>  { CVT_95_addRegVSFRCOperands, <var>1</var>, CVT_95_addRegVSFRCOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="2310">2310</th><td>  <i>// Convert__RegVSFRC1_0__RegVSFRC1_1__RegVSFRC1_2</i></td></tr>
<tr><th id="2311">2311</th><td>  { CVT_95_addRegVSFRCOperands, <var>1</var>, CVT_95_addRegVSFRCOperands, <var>2</var>, CVT_95_addRegVSFRCOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="2312">2312</th><td>  <i>// Convert__RegVSSRC1_0__RegVSSRC1_1__RegVSSRC1_2</i></td></tr>
<tr><th id="2313">2313</th><td>  { CVT_95_addRegVSSRCOperands, <var>1</var>, CVT_95_addRegVSSRCOperands, <var>2</var>, CVT_95_addRegVSSRCOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="2314">2314</th><td>  <i>// Convert__RegVSRC1_0__RegVSFRC1_1__RegVSFRC1_2</i></td></tr>
<tr><th id="2315">2315</th><td>  { CVT_95_addRegVSRCOperands, <var>1</var>, CVT_95_addRegVSFRCOperands, <var>2</var>, CVT_95_addRegVSFRCOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="2316">2316</th><td>  <i>// Convert__RegCRRC1_0__RegVSFRC1_1__RegVSFRC1_2</i></td></tr>
<tr><th id="2317">2317</th><td>  { CVT_95_addRegCRRCOperands, <var>1</var>, CVT_95_addRegVSFRCOperands, <var>2</var>, CVT_95_addRegVSFRCOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="2318">2318</th><td>  <i>// Convert__RegVRRC1_0__RegVFRC1_1</i></td></tr>
<tr><th id="2319">2319</th><td>  { CVT_95_addRegVRRCOperands, <var>1</var>, CVT_95_addRegVFRCOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="2320">2320</th><td>  <i>// Convert__RegVSRC1_0__RegVSSRC1_1</i></td></tr>
<tr><th id="2321">2321</th><td>  { CVT_95_addRegVSRCOperands, <var>1</var>, CVT_95_addRegVSSRCOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="2322">2322</th><td>  <i>// Convert__RegVFRC1_0__RegVRRC1_1</i></td></tr>
<tr><th id="2323">2323</th><td>  { CVT_95_addRegVFRCOperands, <var>1</var>, CVT_95_addRegVRRCOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="2324">2324</th><td>  <i>// Convert__RegVSSRC1_0__RegVSRC1_1</i></td></tr>
<tr><th id="2325">2325</th><td>  { CVT_95_addRegVSSRCOperands, <var>1</var>, CVT_95_addRegVSRCOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="2326">2326</th><td>  <i>// Convert__RegVSSRC1_0__RegVSFRC1_1</i></td></tr>
<tr><th id="2327">2327</th><td>  { CVT_95_addRegVSSRCOperands, <var>1</var>, CVT_95_addRegVSFRCOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="2328">2328</th><td>  <i>// Convert__RegVSRC1_0__RegG8RC1_1__RegG8RC1_2</i></td></tr>
<tr><th id="2329">2329</th><td>  { CVT_95_addRegVSRCOperands, <var>1</var>, CVT_95_addRegG8RCOperands, <var>2</var>, CVT_95_addRegG8RCOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="2330">2330</th><td>  <i>// Convert__RegVRRC1_0__RegVRRC1_1__RegVSFRC1_2</i></td></tr>
<tr><th id="2331">2331</th><td>  { CVT_95_addRegVRRCOperands, <var>1</var>, CVT_95_addRegVRRCOperands, <var>2</var>, CVT_95_addRegVSFRCOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="2332">2332</th><td>  <i>// Convert__RegVSFRC1_0__Tie0_1_1__RegVSFRC1_1__RegVSFRC1_2</i></td></tr>
<tr><th id="2333">2333</th><td>  { CVT_95_addRegVSFRCOperands, <var>1</var>, CVT_Tied, Tie0_1_1, CVT_95_addRegVSFRCOperands, <var>2</var>, CVT_95_addRegVSFRCOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="2334">2334</th><td>  <i>// Convert__RegVSSRC1_0__Tie0_1_1__RegVSSRC1_1__RegVSSRC1_2</i></td></tr>
<tr><th id="2335">2335</th><td>  { CVT_95_addRegVSSRCOperands, <var>1</var>, CVT_Tied, Tie0_1_1, CVT_95_addRegVSSRCOperands, <var>2</var>, CVT_95_addRegVSSRCOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="2336">2336</th><td>  <i>// Convert__RegVRRC1_0__Tie0_1_1__RegVRRC1_1__RegVRRC1_2</i></td></tr>
<tr><th id="2337">2337</th><td>  { CVT_95_addRegVRRCOperands, <var>1</var>, CVT_Tied, Tie0_1_1, CVT_95_addRegVRRCOperands, <var>2</var>, CVT_95_addRegVRRCOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="2338">2338</th><td>  <i>// Convert__RegVSSRC1_0__RegVSSRC1_1</i></td></tr>
<tr><th id="2339">2339</th><td>  { CVT_95_addRegVSSRCOperands, <var>1</var>, CVT_95_addRegVSSRCOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="2340">2340</th><td>  <i>// Convert__RegVRRC1_1__U1Imm1_0__RegVRRC1_2__U2Imm1_3</i></td></tr>
<tr><th id="2341">2341</th><td>  { CVT_95_addRegVRRCOperands, <var>2</var>, CVT_95_addImmOperands, <var>1</var>, CVT_95_addRegVRRCOperands, <var>3</var>, CVT_95_addImmOperands, <var>4</var>, CVT_Done },</td></tr>
<tr><th id="2342">2342</th><td>  <i>// Convert__RegCRRC1_0__RegVSFRC1_1</i></td></tr>
<tr><th id="2343">2343</th><td>  { CVT_95_addRegCRRCOperands, <var>1</var>, CVT_95_addRegVSFRCOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="2344">2344</th><td>  <i>// Convert__RegCRRC1_0__U7Imm1_2__RegVSFRC1_1</i></td></tr>
<tr><th id="2345">2345</th><td>  { CVT_95_addRegCRRCOperands, <var>1</var>, CVT_95_addImmOperands, <var>3</var>, CVT_95_addRegVSFRCOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="2346">2346</th><td>  <i>// Convert__RegCRRC1_0__U7Imm1_2__RegVRRC1_1</i></td></tr>
<tr><th id="2347">2347</th><td>  { CVT_95_addRegCRRCOperands, <var>1</var>, CVT_95_addImmOperands, <var>3</var>, CVT_95_addRegVRRCOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="2348">2348</th><td>  <i>// Convert__RegVSRC1_0__RegVSRC1_1</i></td></tr>
<tr><th id="2349">2349</th><td>  { CVT_95_addRegVSRCOperands, <var>1</var>, CVT_95_addRegVSRCOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="2350">2350</th><td>  <i>// Convert__RegVSRC1_0__RegVSRC1_1__RegVSRC1_2</i></td></tr>
<tr><th id="2351">2351</th><td>  { CVT_95_addRegVSRCOperands, <var>1</var>, CVT_95_addRegVSRCOperands, <var>2</var>, CVT_95_addRegVSRCOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="2352">2352</th><td>  <i>// Convert__RegACCRC1_0__RegVSRC1_1__RegVSRC1_2</i></td></tr>
<tr><th id="2353">2353</th><td>  { CVT_95_addRegACCRCOperands, <var>1</var>, CVT_95_addRegVSRCOperands, <var>2</var>, CVT_95_addRegVSRCOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="2354">2354</th><td>  <i>// Convert__RegACCRC1_0__Tie0_1_1__RegVSRC1_1__RegVSRC1_2</i></td></tr>
<tr><th id="2355">2355</th><td>  { CVT_95_addRegACCRCOperands, <var>1</var>, CVT_Tied, Tie0_1_1, CVT_95_addRegVSRCOperands, <var>2</var>, CVT_95_addRegVSRCOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="2356">2356</th><td>  <i>// Convert__RegVSRC1_1__RegVSRC1_2__RegVSRC1_3</i></td></tr>
<tr><th id="2357">2357</th><td>  { CVT_95_addRegVSRCOperands, <var>2</var>, CVT_95_addRegVSRCOperands, <var>3</var>, CVT_95_addRegVSRCOperands, <var>4</var>, CVT_Done },</td></tr>
<tr><th id="2358">2358</th><td>  <i>// Convert__RegACCRC1_0__RegVSRpEvenRC1_1__RegVSRC1_2</i></td></tr>
<tr><th id="2359">2359</th><td>  { CVT_95_addRegACCRCOperands, <var>1</var>, CVT_95_addRegVSRpEvenRCOperands, <var>2</var>, CVT_95_addRegVSRCOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="2360">2360</th><td>  <i>// Convert__RegACCRC1_0__Tie0_1_1__RegVSRpEvenRC1_1__RegVSRC1_2</i></td></tr>
<tr><th id="2361">2361</th><td>  { CVT_95_addRegACCRCOperands, <var>1</var>, CVT_Tied, Tie0_1_1, CVT_95_addRegVSRpEvenRCOperands, <var>2</var>, CVT_95_addRegVSRCOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="2362">2362</th><td>  <i>// Convert__RegVSRC1_0__Tie0_1_1__RegVSRC1_1__RegVSRC1_2</i></td></tr>
<tr><th id="2363">2363</th><td>  { CVT_95_addRegVSRCOperands, <var>1</var>, CVT_Tied, Tie0_1_1, CVT_95_addRegVSRCOperands, <var>2</var>, CVT_95_addRegVSRCOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="2364">2364</th><td>  <i>// Convert__RegVSRC1_0__RegVSRC1_1__RegVSRC1_1</i></td></tr>
<tr><th id="2365">2365</th><td>  { CVT_95_addRegVSRCOperands, <var>1</var>, CVT_95_addRegVSRCOperands, <var>2</var>, CVT_95_addRegVSRCOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="2366">2366</th><td>  <i>// Convert__RegCRRC1_0__RegVSRC1_1__RegVSRC1_2</i></td></tr>
<tr><th id="2367">2367</th><td>  { CVT_95_addRegCRRCOperands, <var>1</var>, CVT_95_addRegVSRCOperands, <var>2</var>, CVT_95_addRegVSRCOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="2368">2368</th><td>  <i>// Convert__RegCRRC1_0__RegVSRC1_1</i></td></tr>
<tr><th id="2369">2369</th><td>  { CVT_95_addRegCRRCOperands, <var>1</var>, CVT_95_addRegVSRCOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="2370">2370</th><td>  <i>// Convert__RegVSRC1_0__U7Imm1_2__RegVSRC1_1</i></td></tr>
<tr><th id="2371">2371</th><td>  { CVT_95_addRegVSRCOperands, <var>1</var>, CVT_95_addImmOperands, <var>3</var>, CVT_95_addRegVSRCOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="2372">2372</th><td>  <i>// Convert__RegVSRC1_0__RegVSRC1_1__RegVSRC1_2__RegVSRC1_3</i></td></tr>
<tr><th id="2373">2373</th><td>  { CVT_95_addRegVSRCOperands, <var>1</var>, CVT_95_addRegVSRCOperands, <var>2</var>, CVT_95_addRegVSRCOperands, <var>3</var>, CVT_95_addRegVSRCOperands, <var>4</var>, CVT_Done },</td></tr>
<tr><th id="2374">2374</th><td>  <i>// Convert__RegVSRC1_0__RegVSRC1_1__RegVSRC1_2__RegVSRC1_3__U8Imm1_4</i></td></tr>
<tr><th id="2375">2375</th><td>  { CVT_95_addRegVSRCOperands, <var>1</var>, CVT_95_addRegVSRCOperands, <var>2</var>, CVT_95_addRegVSRCOperands, <var>3</var>, CVT_95_addRegVSRCOperands, <var>4</var>, CVT_95_addImmOperands, <var>5</var>, CVT_Done },</td></tr>
<tr><th id="2376">2376</th><td>  <i>// Convert__RegVSFRC1_0__RegVSRC1_1__U4Imm1_2</i></td></tr>
<tr><th id="2377">2377</th><td>  { CVT_95_addRegVSFRCOperands, <var>1</var>, CVT_95_addRegVSRCOperands, <var>2</var>, CVT_95_addImmOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="2378">2378</th><td>  <i>// Convert__RegVSRC1_0__RegVRRC1_1__S5Imm1_2</i></td></tr>
<tr><th id="2379">2379</th><td>  { CVT_95_addRegVSRCOperands, <var>1</var>, CVT_95_addRegVRRCOperands, <var>2</var>, CVT_95_addImmOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="2380">2380</th><td>  <i>// Convert__RegVSRC1_0__Tie0_1_1__RegVSRC1_1__U4Imm1_2</i></td></tr>
<tr><th id="2381">2381</th><td>  { CVT_95_addRegVSRCOperands, <var>1</var>, CVT_Tied, Tie0_1_1, CVT_95_addRegVSRCOperands, <var>2</var>, CVT_95_addImmOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="2382">2382</th><td>  <i>// Convert__RegACCRC1_0__Tie0_1_1</i></td></tr>
<tr><th id="2383">2383</th><td>  { CVT_95_addRegACCRCOperands, <var>1</var>, CVT_Tied, Tie0_1_1, CVT_Done },</td></tr>
<tr><th id="2384">2384</th><td>  <i>// Convert__RegVSRC1_0__RegVSRC1_1__RegVSRC1_2__imm_95_0</i></td></tr>
<tr><th id="2385">2385</th><td>  { CVT_95_addRegVSRCOperands, <var>1</var>, CVT_95_addRegVSRCOperands, <var>2</var>, CVT_95_addRegVSRCOperands, <var>3</var>, CVT_imm_95_0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="2386">2386</th><td>  <i>// Convert__RegVSRC1_0__RegVSRC1_1__RegVSRC1_2__imm_95_3</i></td></tr>
<tr><th id="2387">2387</th><td>  { CVT_95_addRegVSRCOperands, <var>1</var>, CVT_95_addRegVSRCOperands, <var>2</var>, CVT_95_addRegVSRCOperands, <var>3</var>, CVT_imm_95_3, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="2388">2388</th><td>  <i>// Convert__RegVSRC1_0__RegVSRC1_1__RegVSRC1_2__U2Imm1_3</i></td></tr>
<tr><th id="2389">2389</th><td>  { CVT_95_addRegVSRCOperands, <var>1</var>, CVT_95_addRegVSRCOperands, <var>2</var>, CVT_95_addRegVSRCOperands, <var>3</var>, CVT_95_addImmOperands, <var>4</var>, CVT_Done },</td></tr>
<tr><th id="2390">2390</th><td>  <i>// Convert__RegVSRC1_0__RegVSRC1_1__RegVSRC1_2__RegVSRC1_3__U3Imm1_4</i></td></tr>
<tr><th id="2391">2391</th><td>  { CVT_95_addRegVSRCOperands, <var>1</var>, CVT_95_addRegVSRCOperands, <var>2</var>, CVT_95_addRegVSRCOperands, <var>3</var>, CVT_95_addRegVSRCOperands, <var>4</var>, CVT_95_addImmOperands, <var>5</var>, CVT_Done },</td></tr>
<tr><th id="2392">2392</th><td>  <i>// Convert__RegACCRC1_0</i></td></tr>
<tr><th id="2393">2393</th><td>  { CVT_95_addRegACCRCOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="2394">2394</th><td>  <i>// Convert__RegVSRC1_0__RegVSFRC1_1__imm_95_0</i></td></tr>
<tr><th id="2395">2395</th><td>  { CVT_95_addRegVSRCOperands, <var>1</var>, CVT_95_addRegVSFRCOperands, <var>2</var>, CVT_imm_95_0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="2396">2396</th><td>  <i>// Convert__RegVSRC1_0__RegVSFRC1_1__imm_95_3</i></td></tr>
<tr><th id="2397">2397</th><td>  { CVT_95_addRegVSRCOperands, <var>1</var>, CVT_95_addRegVSFRCOperands, <var>2</var>, CVT_imm_95_3, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="2398">2398</th><td>  <i>// Convert__RegVSRC1_0__RegVSRC1_1__RegVSRC1_1__imm_95_0</i></td></tr>
<tr><th id="2399">2399</th><td>  { CVT_95_addRegVSRCOperands, <var>1</var>, CVT_95_addRegVSRCOperands, <var>2</var>, CVT_95_addRegVSRCOperands, <var>2</var>, CVT_imm_95_0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="2400">2400</th><td>  <i>// Convert__RegVSRC1_0__RegVSRC1_1__RegVSRC1_1__imm_95_3</i></td></tr>
<tr><th id="2401">2401</th><td>  { CVT_95_addRegVSRCOperands, <var>1</var>, CVT_95_addRegVSRCOperands, <var>2</var>, CVT_95_addRegVSRCOperands, <var>2</var>, CVT_imm_95_3, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="2402">2402</th><td>  <i>// Convert__RegVSRC1_0__Tie0_1_1__U1Imm1_1__Imm1_2</i></td></tr>
<tr><th id="2403">2403</th><td>  { CVT_95_addRegVSRCOperands, <var>1</var>, CVT_Tied, Tie0_1_1, CVT_95_addImmOperands, <var>2</var>, CVT_95_addImmOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="2404">2404</th><td>  <i>// Convert__RegVSRC1_0__U8Imm1_1</i></td></tr>
<tr><th id="2405">2405</th><td>  { CVT_95_addRegVSRCOperands, <var>1</var>, CVT_95_addImmOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="2406">2406</th><td>  <i>// Convert__RegVSRC1_0__Imm1_1</i></td></tr>
<tr><th id="2407">2407</th><td>  { CVT_95_addRegVSRCOperands, <var>1</var>, CVT_95_addImmOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="2408">2408</th><td>  <i>// Convert__RegVSRC1_0__RegVSRC1_1__U2Imm1_2</i></td></tr>
<tr><th id="2409">2409</th><td>  { CVT_95_addRegVSRCOperands, <var>1</var>, CVT_95_addRegVSRCOperands, <var>2</var>, CVT_95_addImmOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="2410">2410</th><td>  <i>// Convert__RegVSRC1_0__RegVSFRC1_1__imm_95_2</i></td></tr>
<tr><th id="2411">2411</th><td>  { CVT_95_addRegVSRCOperands, <var>1</var>, CVT_95_addRegVSFRCOperands, <var>2</var>, CVT_imm_95_2, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="2412">2412</th><td>  <i>// Convert__RegVSRC1_0__RegVSRC1_1__RegVSRC1_1__imm_95_2</i></td></tr>
<tr><th id="2413">2413</th><td>  { CVT_95_addRegVSRCOperands, <var>1</var>, CVT_95_addRegVSRCOperands, <var>2</var>, CVT_95_addRegVSRCOperands, <var>2</var>, CVT_imm_95_2, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="2414">2414</th><td>};</td></tr>
<tr><th id="2415">2415</th><td></td></tr>
<tr><th id="2416">2416</th><td><em>void</em> PPCAsmParser::</td></tr>
<tr><th id="2417">2417</th><td>convertToMCInst(<em>unsigned</em> Kind, MCInst &amp;Inst, <em>unsigned</em> Opcode,</td></tr>
<tr><th id="2418">2418</th><td>                <em>const</em> OperandVector &amp;Operands) {</td></tr>
<tr><th id="2419">2419</th><td>  assert(Kind &lt; CVT_NUM_SIGNATURES &amp;&amp; <q>"Invalid signature!"</q>);</td></tr>
<tr><th id="2420">2420</th><td>  <em>const</em> uint8_t *Converter = ConversionTable[Kind];</td></tr>
<tr><th id="2421">2421</th><td>  <em>unsigned</em> OpIdx;</td></tr>
<tr><th id="2422">2422</th><td>  Inst.setOpcode(Opcode);</td></tr>
<tr><th id="2423">2423</th><td>  <b>for</b> (<em>const</em> uint8_t *p = Converter; *p; p += <var>2</var>) {</td></tr>
<tr><th id="2424">2424</th><td>    OpIdx = *(p + <var>1</var>);</td></tr>
<tr><th id="2425">2425</th><td>    <b>switch</b> (*p) {</td></tr>
<tr><th id="2426">2426</th><td>    <b>default</b>: llvm_unreachable(<q>"invalid conversion entry!"</q>);</td></tr>
<tr><th id="2427">2427</th><td>    <b>case</b> CVT_Reg:</td></tr>
<tr><th id="2428">2428</th><td>      <b>static_cast</b>&lt;PPCOperand &amp;&gt;(*Operands[OpIdx]).addRegOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="2429">2429</th><td>      <b>break</b>;</td></tr>
<tr><th id="2430">2430</th><td>    <b>case</b> CVT_Tied: {</td></tr>
<tr><th id="2431">2431</th><td>      assert(OpIdx &lt; (size_t)(std::end(TiedAsmOperandTable) -</td></tr>
<tr><th id="2432">2432</th><td>                              std::begin(TiedAsmOperandTable)) &amp;&amp;</td></tr>
<tr><th id="2433">2433</th><td>             <q>"Tied operand not found"</q>);</td></tr>
<tr><th id="2434">2434</th><td>      <em>unsigned</em> TiedResOpnd = TiedAsmOperandTable[OpIdx][<var>0</var>];</td></tr>
<tr><th id="2435">2435</th><td>      <b>if</b> (TiedResOpnd != (uint8_t)-<var>1</var>)</td></tr>
<tr><th id="2436">2436</th><td>        Inst.addOperand(Inst.getOperand(TiedResOpnd));</td></tr>
<tr><th id="2437">2437</th><td>      <b>break</b>;</td></tr>
<tr><th id="2438">2438</th><td>    }</td></tr>
<tr><th id="2439">2439</th><td>    <b>case</b> CVT_95_addRegG8RCOperands:</td></tr>
<tr><th id="2440">2440</th><td>      <b>static_cast</b>&lt;PPCOperand &amp;&gt;(*Operands[OpIdx]).addRegG8RCOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="2441">2441</th><td>      <b>break</b>;</td></tr>
<tr><th id="2442">2442</th><td>    <b>case</b> CVT_95_addTLSRegOperands:</td></tr>
<tr><th id="2443">2443</th><td>      <b>static_cast</b>&lt;PPCOperand &amp;&gt;(*Operands[OpIdx]).addTLSRegOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="2444">2444</th><td>      <b>break</b>;</td></tr>
<tr><th id="2445">2445</th><td>    <b>case</b> CVT_95_addRegGPRCOperands:</td></tr>
<tr><th id="2446">2446</th><td>      <b>static_cast</b>&lt;PPCOperand &amp;&gt;(*Operands[OpIdx]).addRegGPRCOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="2447">2447</th><td>      <b>break</b>;</td></tr>
<tr><th id="2448">2448</th><td>    <b>case</b> CVT_95_addRegGPRCNoR0Operands:</td></tr>
<tr><th id="2449">2449</th><td>      <b>static_cast</b>&lt;PPCOperand &amp;&gt;(*Operands[OpIdx]).addRegGPRCNoR0Operands(Inst, <var>1</var>);</td></tr>
<tr><th id="2450">2450</th><td>      <b>break</b>;</td></tr>
<tr><th id="2451">2451</th><td>    <b>case</b> CVT_95_addS16ImmOperands:</td></tr>
<tr><th id="2452">2452</th><td>      <b>static_cast</b>&lt;PPCOperand &amp;&gt;(*Operands[OpIdx]).addS16ImmOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="2453">2453</th><td>      <b>break</b>;</td></tr>
<tr><th id="2454">2454</th><td>    <b>case</b> CVT_95_addImmOperands:</td></tr>
<tr><th id="2455">2455</th><td>      <b>static_cast</b>&lt;PPCOperand &amp;&gt;(*Operands[OpIdx]).addImmOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="2456">2456</th><td>      <b>break</b>;</td></tr>
<tr><th id="2457">2457</th><td>    <b>case</b> CVT_95_addU16ImmOperands:</td></tr>
<tr><th id="2458">2458</th><td>      <b>static_cast</b>&lt;PPCOperand &amp;&gt;(*Operands[OpIdx]).addU16ImmOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="2459">2459</th><td>      <b>break</b>;</td></tr>
<tr><th id="2460">2460</th><td>    <b>case</b> CVT_95_addBranchTargetOperands:</td></tr>
<tr><th id="2461">2461</th><td>      <b>static_cast</b>&lt;PPCOperand &amp;&gt;(*Operands[OpIdx]).addBranchTargetOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="2462">2462</th><td>      <b>break</b>;</td></tr>
<tr><th id="2463">2463</th><td>    <b>case</b> CVT_95_addRegCRBITRCOperands:</td></tr>
<tr><th id="2464">2464</th><td>      <b>static_cast</b>&lt;PPCOperand &amp;&gt;(*Operands[OpIdx]).addRegCRBITRCOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="2465">2465</th><td>      <b>break</b>;</td></tr>
<tr><th id="2466">2466</th><td>    <b>case</b> CVT_imm_95_3:</td></tr>
<tr><th id="2467">2467</th><td>      Inst.addOperand(MCOperand::createImm(<var>3</var>));</td></tr>
<tr><th id="2468">2468</th><td>      <b>break</b>;</td></tr>
<tr><th id="2469">2469</th><td>    <b>case</b> CVT_imm_95_2:</td></tr>
<tr><th id="2470">2470</th><td>      Inst.addOperand(MCOperand::createImm(<var>2</var>));</td></tr>
<tr><th id="2471">2471</th><td>      <b>break</b>;</td></tr>
<tr><th id="2472">2472</th><td>    <b>case</b> CVT_imm_95_0:</td></tr>
<tr><th id="2473">2473</th><td>      Inst.addOperand(MCOperand::createImm(<var>0</var>));</td></tr>
<tr><th id="2474">2474</th><td>      <b>break</b>;</td></tr>
<tr><th id="2475">2475</th><td>    <b>case</b> CVT_95_addRegVRRCOperands:</td></tr>
<tr><th id="2476">2476</th><td>      <b>static_cast</b>&lt;PPCOperand &amp;&gt;(*Operands[OpIdx]).addRegVRRCOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="2477">2477</th><td>      <b>break</b>;</td></tr>
<tr><th id="2478">2478</th><td>    <b>case</b> CVT_imm_95_8:</td></tr>
<tr><th id="2479">2479</th><td>      Inst.addOperand(MCOperand::createImm(<var>8</var>));</td></tr>
<tr><th id="2480">2480</th><td>      <b>break</b>;</td></tr>
<tr><th id="2481">2481</th><td>    <b>case</b> CVT_imm_95_10:</td></tr>
<tr><th id="2482">2482</th><td>      Inst.addOperand(MCOperand::createImm(<var>10</var>));</td></tr>
<tr><th id="2483">2483</th><td>      <b>break</b>;</td></tr>
<tr><th id="2484">2484</th><td>    <b>case</b> CVT_imm_95_76:</td></tr>
<tr><th id="2485">2485</th><td>      Inst.addOperand(MCOperand::createImm(<var>76</var>));</td></tr>
<tr><th id="2486">2486</th><td>      <b>break</b>;</td></tr>
<tr><th id="2487">2487</th><td>    <b>case</b> CVT_regCR0:</td></tr>
<tr><th id="2488">2488</th><td>      Inst.addOperand(MCOperand::createReg(PPC::CR0));</td></tr>
<tr><th id="2489">2489</th><td>      <b>break</b>;</td></tr>
<tr><th id="2490">2490</th><td>    <b>case</b> CVT_95_addRegCRRCOperands:</td></tr>
<tr><th id="2491">2491</th><td>      <b>static_cast</b>&lt;PPCOperand &amp;&gt;(*Operands[OpIdx]).addRegCRRCOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="2492">2492</th><td>      <b>break</b>;</td></tr>
<tr><th id="2493">2493</th><td>    <b>case</b> CVT_imm_95_79:</td></tr>
<tr><th id="2494">2494</th><td>      Inst.addOperand(MCOperand::createImm(<var>79</var>));</td></tr>
<tr><th id="2495">2495</th><td>      <b>break</b>;</td></tr>
<tr><th id="2496">2496</th><td>    <b>case</b> CVT_imm_95_78:</td></tr>
<tr><th id="2497">2497</th><td>      Inst.addOperand(MCOperand::createImm(<var>78</var>));</td></tr>
<tr><th id="2498">2498</th><td>      <b>break</b>;</td></tr>
<tr><th id="2499">2499</th><td>    <b>case</b> CVT_imm_95_4:</td></tr>
<tr><th id="2500">2500</th><td>      Inst.addOperand(MCOperand::createImm(<var>4</var>));</td></tr>
<tr><th id="2501">2501</th><td>      <b>break</b>;</td></tr>
<tr><th id="2502">2502</th><td>    <b>case</b> CVT_imm_95_7:</td></tr>
<tr><th id="2503">2503</th><td>      Inst.addOperand(MCOperand::createImm(<var>7</var>));</td></tr>
<tr><th id="2504">2504</th><td>      <b>break</b>;</td></tr>
<tr><th id="2505">2505</th><td>    <b>case</b> CVT_imm_95_6:</td></tr>
<tr><th id="2506">2506</th><td>      Inst.addOperand(MCOperand::createImm(<var>6</var>));</td></tr>
<tr><th id="2507">2507</th><td>      <b>break</b>;</td></tr>
<tr><th id="2508">2508</th><td>    <b>case</b> CVT_imm_95_44:</td></tr>
<tr><th id="2509">2509</th><td>      Inst.addOperand(MCOperand::createImm(<var>44</var>));</td></tr>
<tr><th id="2510">2510</th><td>      <b>break</b>;</td></tr>
<tr><th id="2511">2511</th><td>    <b>case</b> CVT_imm_95_47:</td></tr>
<tr><th id="2512">2512</th><td>      Inst.addOperand(MCOperand::createImm(<var>47</var>));</td></tr>
<tr><th id="2513">2513</th><td>      <b>break</b>;</td></tr>
<tr><th id="2514">2514</th><td>    <b>case</b> CVT_imm_95_46:</td></tr>
<tr><th id="2515">2515</th><td>      Inst.addOperand(MCOperand::createImm(<var>46</var>));</td></tr>
<tr><th id="2516">2516</th><td>      <b>break</b>;</td></tr>
<tr><th id="2517">2517</th><td>    <b>case</b> CVT_imm_95_36:</td></tr>
<tr><th id="2518">2518</th><td>      Inst.addOperand(MCOperand::createImm(<var>36</var>));</td></tr>
<tr><th id="2519">2519</th><td>      <b>break</b>;</td></tr>
<tr><th id="2520">2520</th><td>    <b>case</b> CVT_imm_95_39:</td></tr>
<tr><th id="2521">2521</th><td>      Inst.addOperand(MCOperand::createImm(<var>39</var>));</td></tr>
<tr><th id="2522">2522</th><td>      <b>break</b>;</td></tr>
<tr><th id="2523">2523</th><td>    <b>case</b> CVT_imm_95_38:</td></tr>
<tr><th id="2524">2524</th><td>      Inst.addOperand(MCOperand::createImm(<var>38</var>));</td></tr>
<tr><th id="2525">2525</th><td>      <b>break</b>;</td></tr>
<tr><th id="2526">2526</th><td>    <b>case</b> CVT_imm_95_12:</td></tr>
<tr><th id="2527">2527</th><td>      Inst.addOperand(MCOperand::createImm(<var>12</var>));</td></tr>
<tr><th id="2528">2528</th><td>      <b>break</b>;</td></tr>
<tr><th id="2529">2529</th><td>    <b>case</b> CVT_imm_95_15:</td></tr>
<tr><th id="2530">2530</th><td>      Inst.addOperand(MCOperand::createImm(<var>15</var>));</td></tr>
<tr><th id="2531">2531</th><td>      <b>break</b>;</td></tr>
<tr><th id="2532">2532</th><td>    <b>case</b> CVT_imm_95_14:</td></tr>
<tr><th id="2533">2533</th><td>      Inst.addOperand(MCOperand::createImm(<var>14</var>));</td></tr>
<tr><th id="2534">2534</th><td>      <b>break</b>;</td></tr>
<tr><th id="2535">2535</th><td>    <b>case</b> CVT_imm_95_68:</td></tr>
<tr><th id="2536">2536</th><td>      Inst.addOperand(MCOperand::createImm(<var>68</var>));</td></tr>
<tr><th id="2537">2537</th><td>      <b>break</b>;</td></tr>
<tr><th id="2538">2538</th><td>    <b>case</b> CVT_imm_95_71:</td></tr>
<tr><th id="2539">2539</th><td>      Inst.addOperand(MCOperand::createImm(<var>71</var>));</td></tr>
<tr><th id="2540">2540</th><td>      <b>break</b>;</td></tr>
<tr><th id="2541">2541</th><td>    <b>case</b> CVT_imm_95_70:</td></tr>
<tr><th id="2542">2542</th><td>      Inst.addOperand(MCOperand::createImm(<var>70</var>));</td></tr>
<tr><th id="2543">2543</th><td>      <b>break</b>;</td></tr>
<tr><th id="2544">2544</th><td>    <b>case</b> CVT_imm_95_100:</td></tr>
<tr><th id="2545">2545</th><td>      Inst.addOperand(MCOperand::createImm(<var>100</var>));</td></tr>
<tr><th id="2546">2546</th><td>      <b>break</b>;</td></tr>
<tr><th id="2547">2547</th><td>    <b>case</b> CVT_imm_95_103:</td></tr>
<tr><th id="2548">2548</th><td>      Inst.addOperand(MCOperand::createImm(<var>103</var>));</td></tr>
<tr><th id="2549">2549</th><td>      <b>break</b>;</td></tr>
<tr><th id="2550">2550</th><td>    <b>case</b> CVT_imm_95_102:</td></tr>
<tr><th id="2551">2551</th><td>      Inst.addOperand(MCOperand::createImm(<var>102</var>));</td></tr>
<tr><th id="2552">2552</th><td>      <b>break</b>;</td></tr>
<tr><th id="2553">2553</th><td>    <b>case</b> CVT_imm_95_108:</td></tr>
<tr><th id="2554">2554</th><td>      Inst.addOperand(MCOperand::createImm(<var>108</var>));</td></tr>
<tr><th id="2555">2555</th><td>      <b>break</b>;</td></tr>
<tr><th id="2556">2556</th><td>    <b>case</b> CVT_imm_95_111:</td></tr>
<tr><th id="2557">2557</th><td>      Inst.addOperand(MCOperand::createImm(<var>111</var>));</td></tr>
<tr><th id="2558">2558</th><td>      <b>break</b>;</td></tr>
<tr><th id="2559">2559</th><td>    <b>case</b> CVT_imm_95_110:</td></tr>
<tr><th id="2560">2560</th><td>      Inst.addOperand(MCOperand::createImm(<var>110</var>));</td></tr>
<tr><th id="2561">2561</th><td>      <b>break</b>;</td></tr>
<tr><th id="2562">2562</th><td>    <b>case</b> CVT_imm_95_31:</td></tr>
<tr><th id="2563">2563</th><td>      Inst.addOperand(MCOperand::createImm(<var>31</var>));</td></tr>
<tr><th id="2564">2564</th><td>      <b>break</b>;</td></tr>
<tr><th id="2565">2565</th><td>    <b>case</b> CVT_95_addRegGxRCNoR0Operands:</td></tr>
<tr><th id="2566">2566</th><td>      <b>static_cast</b>&lt;PPCOperand &amp;&gt;(*Operands[OpIdx]).addRegGxRCNoR0Operands(Inst, <var>1</var>);</td></tr>
<tr><th id="2567">2567</th><td>      <b>break</b>;</td></tr>
<tr><th id="2568">2568</th><td>    <b>case</b> CVT_95_addRegGxRCOperands:</td></tr>
<tr><th id="2569">2569</th><td>      <b>static_cast</b>&lt;PPCOperand &amp;&gt;(*Operands[OpIdx]).addRegGxRCOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="2570">2570</th><td>      <b>break</b>;</td></tr>
<tr><th id="2571">2571</th><td>    <b>case</b> CVT_regR0:</td></tr>
<tr><th id="2572">2572</th><td>      Inst.addOperand(MCOperand::createReg(PPC::R0));</td></tr>
<tr><th id="2573">2573</th><td>      <b>break</b>;</td></tr>
<tr><th id="2574">2574</th><td>    <b>case</b> CVT_95_addRegSPERCOperands:</td></tr>
<tr><th id="2575">2575</th><td>      <b>static_cast</b>&lt;PPCOperand &amp;&gt;(*Operands[OpIdx]).addRegSPERCOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="2576">2576</th><td>      <b>break</b>;</td></tr>
<tr><th id="2577">2577</th><td>    <b>case</b> CVT_95_addRegSPE4RCOperands:</td></tr>
<tr><th id="2578">2578</th><td>      <b>static_cast</b>&lt;PPCOperand &amp;&gt;(*Operands[OpIdx]).addRegSPE4RCOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="2579">2579</th><td>      <b>break</b>;</td></tr>
<tr><th id="2580">2580</th><td>    <b>case</b> CVT_95_addRegF4RCOperands:</td></tr>
<tr><th id="2581">2581</th><td>      <b>static_cast</b>&lt;PPCOperand &amp;&gt;(*Operands[OpIdx]).addRegF4RCOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="2582">2582</th><td>      <b>break</b>;</td></tr>
<tr><th id="2583">2583</th><td>    <b>case</b> CVT_95_addRegF8RCOperands:</td></tr>
<tr><th id="2584">2584</th><td>      <b>static_cast</b>&lt;PPCOperand &amp;&gt;(*Operands[OpIdx]).addRegF8RCOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="2585">2585</th><td>      <b>break</b>;</td></tr>
<tr><th id="2586">2586</th><td>    <b>case</b> CVT_95_addRegG8RCNoX0Operands:</td></tr>
<tr><th id="2587">2587</th><td>      <b>static_cast</b>&lt;PPCOperand &amp;&gt;(*Operands[OpIdx]).addRegG8RCNoX0Operands(Inst, <var>1</var>);</td></tr>
<tr><th id="2588">2588</th><td>      <b>break</b>;</td></tr>
<tr><th id="2589">2589</th><td>    <b>case</b> CVT_regCR0EQ:</td></tr>
<tr><th id="2590">2590</th><td>      Inst.addOperand(MCOperand::createReg(PPC::CR0EQ));</td></tr>
<tr><th id="2591">2591</th><td>      <b>break</b>;</td></tr>
<tr><th id="2592">2592</th><td>    <b>case</b> CVT_regCR0GT:</td></tr>
<tr><th id="2593">2593</th><td>      Inst.addOperand(MCOperand::createReg(PPC::CR0GT));</td></tr>
<tr><th id="2594">2594</th><td>      <b>break</b>;</td></tr>
<tr><th id="2595">2595</th><td>    <b>case</b> CVT_regCR0LT:</td></tr>
<tr><th id="2596">2596</th><td>      Inst.addOperand(MCOperand::createReg(PPC::CR0LT));</td></tr>
<tr><th id="2597">2597</th><td>      <b>break</b>;</td></tr>
<tr><th id="2598">2598</th><td>    <b>case</b> CVT_regZERO8:</td></tr>
<tr><th id="2599">2599</th><td>      Inst.addOperand(MCOperand::createReg(PPC::ZERO8));</td></tr>
<tr><th id="2600">2600</th><td>      <b>break</b>;</td></tr>
<tr><th id="2601">2601</th><td>    <b>case</b> CVT_regZERO:</td></tr>
<tr><th id="2602">2602</th><td>      Inst.addOperand(MCOperand::createReg(PPC::ZERO));</td></tr>
<tr><th id="2603">2603</th><td>      <b>break</b>;</td></tr>
<tr><th id="2604">2604</th><td>    <b>case</b> CVT_imm_95_1:</td></tr>
<tr><th id="2605">2605</th><td>      Inst.addOperand(MCOperand::createImm(<var>1</var>));</td></tr>
<tr><th id="2606">2606</th><td>      <b>break</b>;</td></tr>
<tr><th id="2607">2607</th><td>    <b>case</b> CVT_95_addRegVFRCOperands:</td></tr>
<tr><th id="2608">2608</th><td>      <b>static_cast</b>&lt;PPCOperand &amp;&gt;(*Operands[OpIdx]).addRegVFRCOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="2609">2609</th><td>      <b>break</b>;</td></tr>
<tr><th id="2610">2610</th><td>    <b>case</b> CVT_95_addRegVSFRCOperands:</td></tr>
<tr><th id="2611">2611</th><td>      <b>static_cast</b>&lt;PPCOperand &amp;&gt;(*Operands[OpIdx]).addRegVSFRCOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="2612">2612</th><td>      <b>break</b>;</td></tr>
<tr><th id="2613">2613</th><td>    <b>case</b> CVT_95_addRegVSSRCOperands:</td></tr>
<tr><th id="2614">2614</th><td>      <b>static_cast</b>&lt;PPCOperand &amp;&gt;(*Operands[OpIdx]).addRegVSSRCOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="2615">2615</th><td>      <b>break</b>;</td></tr>
<tr><th id="2616">2616</th><td>    <b>case</b> CVT_95_addRegVSRCOperands:</td></tr>
<tr><th id="2617">2617</th><td>      <b>static_cast</b>&lt;PPCOperand &amp;&gt;(*Operands[OpIdx]).addRegVSRCOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="2618">2618</th><td>      <b>break</b>;</td></tr>
<tr><th id="2619">2619</th><td>    <b>case</b> CVT_95_addRegVSRpRCOperands:</td></tr>
<tr><th id="2620">2620</th><td>      <b>static_cast</b>&lt;PPCOperand &amp;&gt;(*Operands[OpIdx]).addRegVSRpRCOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="2621">2621</th><td>      <b>break</b>;</td></tr>
<tr><th id="2622">2622</th><td>    <b>case</b> CVT_imm_95_29:</td></tr>
<tr><th id="2623">2623</th><td>      Inst.addOperand(MCOperand::createImm(<var>29</var>));</td></tr>
<tr><th id="2624">2624</th><td>      <b>break</b>;</td></tr>
<tr><th id="2625">2625</th><td>    <b>case</b> CVT_imm_95_280:</td></tr>
<tr><th id="2626">2626</th><td>      Inst.addOperand(MCOperand::createImm(<var>280</var>));</td></tr>
<tr><th id="2627">2627</th><td>      <b>break</b>;</td></tr>
<tr><th id="2628">2628</th><td>    <b>case</b> CVT_imm_95_128:</td></tr>
<tr><th id="2629">2629</th><td>      Inst.addOperand(MCOperand::createImm(<var>128</var>));</td></tr>
<tr><th id="2630">2630</th><td>      <b>break</b>;</td></tr>
<tr><th id="2631">2631</th><td>    <b>case</b> CVT_imm_95_129:</td></tr>
<tr><th id="2632">2632</th><td>      Inst.addOperand(MCOperand::createImm(<var>129</var>));</td></tr>
<tr><th id="2633">2633</th><td>      <b>break</b>;</td></tr>
<tr><th id="2634">2634</th><td>    <b>case</b> CVT_imm_95_130:</td></tr>
<tr><th id="2635">2635</th><td>      Inst.addOperand(MCOperand::createImm(<var>130</var>));</td></tr>
<tr><th id="2636">2636</th><td>      <b>break</b>;</td></tr>
<tr><th id="2637">2637</th><td>    <b>case</b> CVT_imm_95_131:</td></tr>
<tr><th id="2638">2638</th><td>      Inst.addOperand(MCOperand::createImm(<var>131</var>));</td></tr>
<tr><th id="2639">2639</th><td>      <b>break</b>;</td></tr>
<tr><th id="2640">2640</th><td>    <b>case</b> CVT_imm_95_132:</td></tr>
<tr><th id="2641">2641</th><td>      Inst.addOperand(MCOperand::createImm(<var>132</var>));</td></tr>
<tr><th id="2642">2642</th><td>      <b>break</b>;</td></tr>
<tr><th id="2643">2643</th><td>    <b>case</b> CVT_imm_95_133:</td></tr>
<tr><th id="2644">2644</th><td>      Inst.addOperand(MCOperand::createImm(<var>133</var>));</td></tr>
<tr><th id="2645">2645</th><td>      <b>break</b>;</td></tr>
<tr><th id="2646">2646</th><td>    <b>case</b> CVT_imm_95_134:</td></tr>
<tr><th id="2647">2647</th><td>      Inst.addOperand(MCOperand::createImm(<var>134</var>));</td></tr>
<tr><th id="2648">2648</th><td>      <b>break</b>;</td></tr>
<tr><th id="2649">2649</th><td>    <b>case</b> CVT_imm_95_135:</td></tr>
<tr><th id="2650">2650</th><td>      Inst.addOperand(MCOperand::createImm(<var>135</var>));</td></tr>
<tr><th id="2651">2651</th><td>      <b>break</b>;</td></tr>
<tr><th id="2652">2652</th><td>    <b>case</b> CVT_imm_95_28:</td></tr>
<tr><th id="2653">2653</th><td>      Inst.addOperand(MCOperand::createImm(<var>28</var>));</td></tr>
<tr><th id="2654">2654</th><td>      <b>break</b>;</td></tr>
<tr><th id="2655">2655</th><td>    <b>case</b> CVT_imm_95_9:</td></tr>
<tr><th id="2656">2656</th><td>      Inst.addOperand(MCOperand::createImm(<var>9</var>));</td></tr>
<tr><th id="2657">2657</th><td>      <b>break</b>;</td></tr>
<tr><th id="2658">2658</th><td>    <b>case</b> CVT_imm_95_19:</td></tr>
<tr><th id="2659">2659</th><td>      Inst.addOperand(MCOperand::createImm(<var>19</var>));</td></tr>
<tr><th id="2660">2660</th><td>      <b>break</b>;</td></tr>
<tr><th id="2661">2661</th><td>    <b>case</b> CVT_imm_95_537:</td></tr>
<tr><th id="2662">2662</th><td>      Inst.addOperand(MCOperand::createImm(<var>537</var>));</td></tr>
<tr><th id="2663">2663</th><td>      <b>break</b>;</td></tr>
<tr><th id="2664">2664</th><td>    <b>case</b> CVT_imm_95_539:</td></tr>
<tr><th id="2665">2665</th><td>      Inst.addOperand(MCOperand::createImm(<var>539</var>));</td></tr>
<tr><th id="2666">2666</th><td>      <b>break</b>;</td></tr>
<tr><th id="2667">2667</th><td>    <b>case</b> CVT_imm_95_541:</td></tr>
<tr><th id="2668">2668</th><td>      Inst.addOperand(MCOperand::createImm(<var>541</var>));</td></tr>
<tr><th id="2669">2669</th><td>      <b>break</b>;</td></tr>
<tr><th id="2670">2670</th><td>    <b>case</b> CVT_imm_95_543:</td></tr>
<tr><th id="2671">2671</th><td>      Inst.addOperand(MCOperand::createImm(<var>543</var>));</td></tr>
<tr><th id="2672">2672</th><td>      <b>break</b>;</td></tr>
<tr><th id="2673">2673</th><td>    <b>case</b> CVT_imm_95_536:</td></tr>
<tr><th id="2674">2674</th><td>      Inst.addOperand(MCOperand::createImm(<var>536</var>));</td></tr>
<tr><th id="2675">2675</th><td>      <b>break</b>;</td></tr>
<tr><th id="2676">2676</th><td>    <b>case</b> CVT_imm_95_538:</td></tr>
<tr><th id="2677">2677</th><td>      Inst.addOperand(MCOperand::createImm(<var>538</var>));</td></tr>
<tr><th id="2678">2678</th><td>      <b>break</b>;</td></tr>
<tr><th id="2679">2679</th><td>    <b>case</b> CVT_imm_95_540:</td></tr>
<tr><th id="2680">2680</th><td>      Inst.addOperand(MCOperand::createImm(<var>540</var>));</td></tr>
<tr><th id="2681">2681</th><td>      <b>break</b>;</td></tr>
<tr><th id="2682">2682</th><td>    <b>case</b> CVT_imm_95_542:</td></tr>
<tr><th id="2683">2683</th><td>      Inst.addOperand(MCOperand::createImm(<var>542</var>));</td></tr>
<tr><th id="2684">2684</th><td>      <b>break</b>;</td></tr>
<tr><th id="2685">2685</th><td>    <b>case</b> CVT_imm_95_1018:</td></tr>
<tr><th id="2686">2686</th><td>      Inst.addOperand(MCOperand::createImm(<var>1018</var>));</td></tr>
<tr><th id="2687">2687</th><td>      <b>break</b>;</td></tr>
<tr><th id="2688">2688</th><td>    <b>case</b> CVT_imm_95_981:</td></tr>
<tr><th id="2689">2689</th><td>      Inst.addOperand(MCOperand::createImm(<var>981</var>));</td></tr>
<tr><th id="2690">2690</th><td>      <b>break</b>;</td></tr>
<tr><th id="2691">2691</th><td>    <b>case</b> CVT_imm_95_22:</td></tr>
<tr><th id="2692">2692</th><td>      Inst.addOperand(MCOperand::createImm(<var>22</var>));</td></tr>
<tr><th id="2693">2693</th><td>      <b>break</b>;</td></tr>
<tr><th id="2694">2694</th><td>    <b>case</b> CVT_imm_95_17:</td></tr>
<tr><th id="2695">2695</th><td>      Inst.addOperand(MCOperand::createImm(<var>17</var>));</td></tr>
<tr><th id="2696">2696</th><td>      <b>break</b>;</td></tr>
<tr><th id="2697">2697</th><td>    <b>case</b> CVT_imm_95_18:</td></tr>
<tr><th id="2698">2698</th><td>      Inst.addOperand(MCOperand::createImm(<var>18</var>));</td></tr>
<tr><th id="2699">2699</th><td>      <b>break</b>;</td></tr>
<tr><th id="2700">2700</th><td>    <b>case</b> CVT_imm_95_980:</td></tr>
<tr><th id="2701">2701</th><td>      Inst.addOperand(MCOperand::createImm(<var>980</var>));</td></tr>
<tr><th id="2702">2702</th><td>      <b>break</b>;</td></tr>
<tr><th id="2703">2703</th><td>    <b>case</b> CVT_imm_95_529:</td></tr>
<tr><th id="2704">2704</th><td>      Inst.addOperand(MCOperand::createImm(<var>529</var>));</td></tr>
<tr><th id="2705">2705</th><td>      <b>break</b>;</td></tr>
<tr><th id="2706">2706</th><td>    <b>case</b> CVT_imm_95_531:</td></tr>
<tr><th id="2707">2707</th><td>      Inst.addOperand(MCOperand::createImm(<var>531</var>));</td></tr>
<tr><th id="2708">2708</th><td>      <b>break</b>;</td></tr>
<tr><th id="2709">2709</th><td>    <b>case</b> CVT_imm_95_533:</td></tr>
<tr><th id="2710">2710</th><td>      Inst.addOperand(MCOperand::createImm(<var>533</var>));</td></tr>
<tr><th id="2711">2711</th><td>      <b>break</b>;</td></tr>
<tr><th id="2712">2712</th><td>    <b>case</b> CVT_imm_95_535:</td></tr>
<tr><th id="2713">2713</th><td>      Inst.addOperand(MCOperand::createImm(<var>535</var>));</td></tr>
<tr><th id="2714">2714</th><td>      <b>break</b>;</td></tr>
<tr><th id="2715">2715</th><td>    <b>case</b> CVT_imm_95_528:</td></tr>
<tr><th id="2716">2716</th><td>      Inst.addOperand(MCOperand::createImm(<var>528</var>));</td></tr>
<tr><th id="2717">2717</th><td>      <b>break</b>;</td></tr>
<tr><th id="2718">2718</th><td>    <b>case</b> CVT_imm_95_530:</td></tr>
<tr><th id="2719">2719</th><td>      Inst.addOperand(MCOperand::createImm(<var>530</var>));</td></tr>
<tr><th id="2720">2720</th><td>      <b>break</b>;</td></tr>
<tr><th id="2721">2721</th><td>    <b>case</b> CVT_imm_95_532:</td></tr>
<tr><th id="2722">2722</th><td>      Inst.addOperand(MCOperand::createImm(<var>532</var>));</td></tr>
<tr><th id="2723">2723</th><td>      <b>break</b>;</td></tr>
<tr><th id="2724">2724</th><td>    <b>case</b> CVT_imm_95_534:</td></tr>
<tr><th id="2725">2725</th><td>      Inst.addOperand(MCOperand::createImm(<var>534</var>));</td></tr>
<tr><th id="2726">2726</th><td>      <b>break</b>;</td></tr>
<tr><th id="2727">2727</th><td>    <b>case</b> CVT_imm_95_1019:</td></tr>
<tr><th id="2728">2728</th><td>      Inst.addOperand(MCOperand::createImm(<var>1019</var>));</td></tr>
<tr><th id="2729">2729</th><td>      <b>break</b>;</td></tr>
<tr><th id="2730">2730</th><td>    <b>case</b> CVT_95_addCRBitMaskOperands:</td></tr>
<tr><th id="2731">2731</th><td>      <b>static_cast</b>&lt;PPCOperand &amp;&gt;(*Operands[OpIdx]).addCRBitMaskOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="2732">2732</th><td>      <b>break</b>;</td></tr>
<tr><th id="2733">2733</th><td>    <b>case</b> CVT_imm_95_48:</td></tr>
<tr><th id="2734">2734</th><td>      Inst.addOperand(MCOperand::createImm(<var>48</var>));</td></tr>
<tr><th id="2735">2735</th><td>      <b>break</b>;</td></tr>
<tr><th id="2736">2736</th><td>    <b>case</b> CVT_imm_95_896:</td></tr>
<tr><th id="2737">2737</th><td>      Inst.addOperand(MCOperand::createImm(<var>896</var>));</td></tr>
<tr><th id="2738">2738</th><td>      <b>break</b>;</td></tr>
<tr><th id="2739">2739</th><td>    <b>case</b> CVT_imm_95_287:</td></tr>
<tr><th id="2740">2740</th><td>      Inst.addOperand(MCOperand::createImm(<var>287</var>));</td></tr>
<tr><th id="2741">2741</th><td>      <b>break</b>;</td></tr>
<tr><th id="2742">2742</th><td>    <b>case</b> CVT_imm_95_5:</td></tr>
<tr><th id="2743">2743</th><td>      Inst.addOperand(MCOperand::createImm(<var>5</var>));</td></tr>
<tr><th id="2744">2744</th><td>      <b>break</b>;</td></tr>
<tr><th id="2745">2745</th><td>    <b>case</b> CVT_imm_95_25:</td></tr>
<tr><th id="2746">2746</th><td>      Inst.addOperand(MCOperand::createImm(<var>25</var>));</td></tr>
<tr><th id="2747">2747</th><td>      <b>break</b>;</td></tr>
<tr><th id="2748">2748</th><td>    <b>case</b> CVT_imm_95_512:</td></tr>
<tr><th id="2749">2749</th><td>      Inst.addOperand(MCOperand::createImm(<var>512</var>));</td></tr>
<tr><th id="2750">2750</th><td>      <b>break</b>;</td></tr>
<tr><th id="2751">2751</th><td>    <b>case</b> CVT_imm_95_272:</td></tr>
<tr><th id="2752">2752</th><td>      Inst.addOperand(MCOperand::createImm(<var>272</var>));</td></tr>
<tr><th id="2753">2753</th><td>      <b>break</b>;</td></tr>
<tr><th id="2754">2754</th><td>    <b>case</b> CVT_imm_95_273:</td></tr>
<tr><th id="2755">2755</th><td>      Inst.addOperand(MCOperand::createImm(<var>273</var>));</td></tr>
<tr><th id="2756">2756</th><td>      <b>break</b>;</td></tr>
<tr><th id="2757">2757</th><td>    <b>case</b> CVT_imm_95_274:</td></tr>
<tr><th id="2758">2758</th><td>      Inst.addOperand(MCOperand::createImm(<var>274</var>));</td></tr>
<tr><th id="2759">2759</th><td>      <b>break</b>;</td></tr>
<tr><th id="2760">2760</th><td>    <b>case</b> CVT_imm_95_275:</td></tr>
<tr><th id="2761">2761</th><td>      Inst.addOperand(MCOperand::createImm(<var>275</var>));</td></tr>
<tr><th id="2762">2762</th><td>      <b>break</b>;</td></tr>
<tr><th id="2763">2763</th><td>    <b>case</b> CVT_imm_95_260:</td></tr>
<tr><th id="2764">2764</th><td>      Inst.addOperand(MCOperand::createImm(<var>260</var>));</td></tr>
<tr><th id="2765">2765</th><td>      <b>break</b>;</td></tr>
<tr><th id="2766">2766</th><td>    <b>case</b> CVT_imm_95_261:</td></tr>
<tr><th id="2767">2767</th><td>      Inst.addOperand(MCOperand::createImm(<var>261</var>));</td></tr>
<tr><th id="2768">2768</th><td>      <b>break</b>;</td></tr>
<tr><th id="2769">2769</th><td>    <b>case</b> CVT_imm_95_262:</td></tr>
<tr><th id="2770">2770</th><td>      Inst.addOperand(MCOperand::createImm(<var>262</var>));</td></tr>
<tr><th id="2771">2771</th><td>      <b>break</b>;</td></tr>
<tr><th id="2772">2772</th><td>    <b>case</b> CVT_imm_95_263:</td></tr>
<tr><th id="2773">2773</th><td>      Inst.addOperand(MCOperand::createImm(<var>263</var>));</td></tr>
<tr><th id="2774">2774</th><td>      <b>break</b>;</td></tr>
<tr><th id="2775">2775</th><td>    <b>case</b> CVT_imm_95_26:</td></tr>
<tr><th id="2776">2776</th><td>      Inst.addOperand(MCOperand::createImm(<var>26</var>));</td></tr>
<tr><th id="2777">2777</th><td>      <b>break</b>;</td></tr>
<tr><th id="2778">2778</th><td>    <b>case</b> CVT_imm_95_27:</td></tr>
<tr><th id="2779">2779</th><td>      Inst.addOperand(MCOperand::createImm(<var>27</var>));</td></tr>
<tr><th id="2780">2780</th><td>      <b>break</b>;</td></tr>
<tr><th id="2781">2781</th><td>    <b>case</b> CVT_imm_95_990:</td></tr>
<tr><th id="2782">2782</th><td>      Inst.addOperand(MCOperand::createImm(<var>990</var>));</td></tr>
<tr><th id="2783">2783</th><td>      <b>break</b>;</td></tr>
<tr><th id="2784">2784</th><td>    <b>case</b> CVT_imm_95_991:</td></tr>
<tr><th id="2785">2785</th><td>      Inst.addOperand(MCOperand::createImm(<var>991</var>));</td></tr>
<tr><th id="2786">2786</th><td>      <b>break</b>;</td></tr>
<tr><th id="2787">2787</th><td>    <b>case</b> CVT_imm_95_268:</td></tr>
<tr><th id="2788">2788</th><td>      Inst.addOperand(MCOperand::createImm(<var>268</var>));</td></tr>
<tr><th id="2789">2789</th><td>      <b>break</b>;</td></tr>
<tr><th id="2790">2790</th><td>    <b>case</b> CVT_imm_95_988:</td></tr>
<tr><th id="2791">2791</th><td>      Inst.addOperand(MCOperand::createImm(<var>988</var>));</td></tr>
<tr><th id="2792">2792</th><td>      <b>break</b>;</td></tr>
<tr><th id="2793">2793</th><td>    <b>case</b> CVT_imm_95_989:</td></tr>
<tr><th id="2794">2794</th><td>      Inst.addOperand(MCOperand::createImm(<var>989</var>));</td></tr>
<tr><th id="2795">2795</th><td>      <b>break</b>;</td></tr>
<tr><th id="2796">2796</th><td>    <b>case</b> CVT_imm_95_269:</td></tr>
<tr><th id="2797">2797</th><td>      Inst.addOperand(MCOperand::createImm(<var>269</var>));</td></tr>
<tr><th id="2798">2798</th><td>      <b>break</b>;</td></tr>
<tr><th id="2799">2799</th><td>    <b>case</b> CVT_imm_95_986:</td></tr>
<tr><th id="2800">2800</th><td>      Inst.addOperand(MCOperand::createImm(<var>986</var>));</td></tr>
<tr><th id="2801">2801</th><td>      <b>break</b>;</td></tr>
<tr><th id="2802">2802</th><td>    <b>case</b> CVT_imm_95_13:</td></tr>
<tr><th id="2803">2803</th><td>      Inst.addOperand(MCOperand::createImm(<var>13</var>));</td></tr>
<tr><th id="2804">2804</th><td>      <b>break</b>;</td></tr>
<tr><th id="2805">2805</th><td>    <b>case</b> CVT_imm_95_255:</td></tr>
<tr><th id="2806">2806</th><td>      Inst.addOperand(MCOperand::createImm(<var>255</var>));</td></tr>
<tr><th id="2807">2807</th><td>      <b>break</b>;</td></tr>
<tr><th id="2808">2808</th><td>    <b>case</b> CVT_imm_95_284:</td></tr>
<tr><th id="2809">2809</th><td>      Inst.addOperand(MCOperand::createImm(<var>284</var>));</td></tr>
<tr><th id="2810">2810</th><td>      <b>break</b>;</td></tr>
<tr><th id="2811">2811</th><td>    <b>case</b> CVT_imm_95_285:</td></tr>
<tr><th id="2812">2812</th><td>      Inst.addOperand(MCOperand::createImm(<var>285</var>));</td></tr>
<tr><th id="2813">2813</th><td>      <b>break</b>;</td></tr>
<tr><th id="2814">2814</th><td>    <b>case</b> CVT_regX0:</td></tr>
<tr><th id="2815">2815</th><td>      Inst.addOperand(MCOperand::createReg(PPC::X0));</td></tr>
<tr><th id="2816">2816</th><td>      <b>break</b>;</td></tr>
<tr><th id="2817">2817</th><td>    <b>case</b> CVT_95_addRegACCRCOperands:</td></tr>
<tr><th id="2818">2818</th><td>      <b>static_cast</b>&lt;PPCOperand &amp;&gt;(*Operands[OpIdx]).addRegACCRCOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="2819">2819</th><td>      <b>break</b>;</td></tr>
<tr><th id="2820">2820</th><td>    <b>case</b> CVT_95_addRegVSRpEvenRCOperands:</td></tr>
<tr><th id="2821">2821</th><td>      <b>static_cast</b>&lt;PPCOperand &amp;&gt;(*Operands[OpIdx]).addRegVSRpEvenRCOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="2822">2822</th><td>      <b>break</b>;</td></tr>
<tr><th id="2823">2823</th><td>    <b>case</b> CVT_imm_95_20:</td></tr>
<tr><th id="2824">2824</th><td>      Inst.addOperand(MCOperand::createImm(<var>20</var>));</td></tr>
<tr><th id="2825">2825</th><td>      <b>break</b>;</td></tr>
<tr><th id="2826">2826</th><td>    <b>case</b> CVT_imm_95_16:</td></tr>
<tr><th id="2827">2827</th><td>      Inst.addOperand(MCOperand::createImm(<var>16</var>));</td></tr>
<tr><th id="2828">2828</th><td>      <b>break</b>;</td></tr>
<tr><th id="2829">2829</th><td>    <b>case</b> CVT_imm_95_24:</td></tr>
<tr><th id="2830">2830</th><td>      Inst.addOperand(MCOperand::createImm(<var>24</var>));</td></tr>
<tr><th id="2831">2831</th><td>      <b>break</b>;</td></tr>
<tr><th id="2832">2832</th><td>    }</td></tr>
<tr><th id="2833">2833</th><td>  }</td></tr>
<tr><th id="2834">2834</th><td>}</td></tr>
<tr><th id="2835">2835</th><td></td></tr>
<tr><th id="2836">2836</th><td><em>void</em> PPCAsmParser::</td></tr>
<tr><th id="2837">2837</th><td>convertToMapAndConstraints(<em>unsigned</em> Kind,</td></tr>
<tr><th id="2838">2838</th><td>                           <em>const</em> OperandVector &amp;Operands) {</td></tr>
<tr><th id="2839">2839</th><td>  assert(Kind &lt; CVT_NUM_SIGNATURES &amp;&amp; <q>"Invalid signature!"</q>);</td></tr>
<tr><th id="2840">2840</th><td>  <em>unsigned</em> NumMCOperands = <var>0</var>;</td></tr>
<tr><th id="2841">2841</th><td>  <em>const</em> uint8_t *Converter = ConversionTable[Kind];</td></tr>
<tr><th id="2842">2842</th><td>  <b>for</b> (<em>const</em> uint8_t *p = Converter; *p; p += <var>2</var>) {</td></tr>
<tr><th id="2843">2843</th><td>    <b>switch</b> (*p) {</td></tr>
<tr><th id="2844">2844</th><td>    <b>default</b>: llvm_unreachable(<q>"invalid conversion entry!"</q>);</td></tr>
<tr><th id="2845">2845</th><td>    <b>case</b> CVT_Reg:</td></tr>
<tr><th id="2846">2846</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="2847">2847</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"r"</q>);</td></tr>
<tr><th id="2848">2848</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="2849">2849</th><td>      <b>break</b>;</td></tr>
<tr><th id="2850">2850</th><td>    <b>case</b> CVT_Tied:</td></tr>
<tr><th id="2851">2851</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="2852">2852</th><td>      <b>break</b>;</td></tr>
<tr><th id="2853">2853</th><td>    <b>case</b> CVT_95_addRegG8RCOperands:</td></tr>
<tr><th id="2854">2854</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="2855">2855</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="2856">2856</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="2857">2857</th><td>      <b>break</b>;</td></tr>
<tr><th id="2858">2858</th><td>    <b>case</b> CVT_95_addTLSRegOperands:</td></tr>
<tr><th id="2859">2859</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="2860">2860</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="2861">2861</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="2862">2862</th><td>      <b>break</b>;</td></tr>
<tr><th id="2863">2863</th><td>    <b>case</b> CVT_95_addRegGPRCOperands:</td></tr>
<tr><th id="2864">2864</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="2865">2865</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="2866">2866</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="2867">2867</th><td>      <b>break</b>;</td></tr>
<tr><th id="2868">2868</th><td>    <b>case</b> CVT_95_addRegGPRCNoR0Operands:</td></tr>
<tr><th id="2869">2869</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="2870">2870</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="2871">2871</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="2872">2872</th><td>      <b>break</b>;</td></tr>
<tr><th id="2873">2873</th><td>    <b>case</b> CVT_95_addS16ImmOperands:</td></tr>
<tr><th id="2874">2874</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="2875">2875</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="2876">2876</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="2877">2877</th><td>      <b>break</b>;</td></tr>
<tr><th id="2878">2878</th><td>    <b>case</b> CVT_95_addImmOperands:</td></tr>
<tr><th id="2879">2879</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="2880">2880</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="2881">2881</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="2882">2882</th><td>      <b>break</b>;</td></tr>
<tr><th id="2883">2883</th><td>    <b>case</b> CVT_95_addU16ImmOperands:</td></tr>
<tr><th id="2884">2884</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="2885">2885</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="2886">2886</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="2887">2887</th><td>      <b>break</b>;</td></tr>
<tr><th id="2888">2888</th><td>    <b>case</b> CVT_95_addBranchTargetOperands:</td></tr>
<tr><th id="2889">2889</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="2890">2890</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="2891">2891</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="2892">2892</th><td>      <b>break</b>;</td></tr>
<tr><th id="2893">2893</th><td>    <b>case</b> CVT_95_addRegCRBITRCOperands:</td></tr>
<tr><th id="2894">2894</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="2895">2895</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="2896">2896</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="2897">2897</th><td>      <b>break</b>;</td></tr>
<tr><th id="2898">2898</th><td>    <b>case</b> CVT_imm_95_3:</td></tr>
<tr><th id="2899">2899</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="2900">2900</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="2901">2901</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="2902">2902</th><td>      <b>break</b>;</td></tr>
<tr><th id="2903">2903</th><td>    <b>case</b> CVT_imm_95_2:</td></tr>
<tr><th id="2904">2904</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="2905">2905</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="2906">2906</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="2907">2907</th><td>      <b>break</b>;</td></tr>
<tr><th id="2908">2908</th><td>    <b>case</b> CVT_imm_95_0:</td></tr>
<tr><th id="2909">2909</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="2910">2910</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="2911">2911</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="2912">2912</th><td>      <b>break</b>;</td></tr>
<tr><th id="2913">2913</th><td>    <b>case</b> CVT_95_addRegVRRCOperands:</td></tr>
<tr><th id="2914">2914</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="2915">2915</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="2916">2916</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="2917">2917</th><td>      <b>break</b>;</td></tr>
<tr><th id="2918">2918</th><td>    <b>case</b> CVT_imm_95_8:</td></tr>
<tr><th id="2919">2919</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="2920">2920</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="2921">2921</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="2922">2922</th><td>      <b>break</b>;</td></tr>
<tr><th id="2923">2923</th><td>    <b>case</b> CVT_imm_95_10:</td></tr>
<tr><th id="2924">2924</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="2925">2925</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="2926">2926</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="2927">2927</th><td>      <b>break</b>;</td></tr>
<tr><th id="2928">2928</th><td>    <b>case</b> CVT_imm_95_76:</td></tr>
<tr><th id="2929">2929</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="2930">2930</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="2931">2931</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="2932">2932</th><td>      <b>break</b>;</td></tr>
<tr><th id="2933">2933</th><td>    <b>case</b> CVT_regCR0:</td></tr>
<tr><th id="2934">2934</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="2935">2935</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="2936">2936</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="2937">2937</th><td>      <b>break</b>;</td></tr>
<tr><th id="2938">2938</th><td>    <b>case</b> CVT_95_addRegCRRCOperands:</td></tr>
<tr><th id="2939">2939</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="2940">2940</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="2941">2941</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="2942">2942</th><td>      <b>break</b>;</td></tr>
<tr><th id="2943">2943</th><td>    <b>case</b> CVT_imm_95_79:</td></tr>
<tr><th id="2944">2944</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="2945">2945</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="2946">2946</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="2947">2947</th><td>      <b>break</b>;</td></tr>
<tr><th id="2948">2948</th><td>    <b>case</b> CVT_imm_95_78:</td></tr>
<tr><th id="2949">2949</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="2950">2950</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="2951">2951</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="2952">2952</th><td>      <b>break</b>;</td></tr>
<tr><th id="2953">2953</th><td>    <b>case</b> CVT_imm_95_4:</td></tr>
<tr><th id="2954">2954</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="2955">2955</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="2956">2956</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="2957">2957</th><td>      <b>break</b>;</td></tr>
<tr><th id="2958">2958</th><td>    <b>case</b> CVT_imm_95_7:</td></tr>
<tr><th id="2959">2959</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="2960">2960</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="2961">2961</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="2962">2962</th><td>      <b>break</b>;</td></tr>
<tr><th id="2963">2963</th><td>    <b>case</b> CVT_imm_95_6:</td></tr>
<tr><th id="2964">2964</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="2965">2965</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="2966">2966</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="2967">2967</th><td>      <b>break</b>;</td></tr>
<tr><th id="2968">2968</th><td>    <b>case</b> CVT_imm_95_44:</td></tr>
<tr><th id="2969">2969</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="2970">2970</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="2971">2971</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="2972">2972</th><td>      <b>break</b>;</td></tr>
<tr><th id="2973">2973</th><td>    <b>case</b> CVT_imm_95_47:</td></tr>
<tr><th id="2974">2974</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="2975">2975</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="2976">2976</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="2977">2977</th><td>      <b>break</b>;</td></tr>
<tr><th id="2978">2978</th><td>    <b>case</b> CVT_imm_95_46:</td></tr>
<tr><th id="2979">2979</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="2980">2980</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="2981">2981</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="2982">2982</th><td>      <b>break</b>;</td></tr>
<tr><th id="2983">2983</th><td>    <b>case</b> CVT_imm_95_36:</td></tr>
<tr><th id="2984">2984</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="2985">2985</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="2986">2986</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="2987">2987</th><td>      <b>break</b>;</td></tr>
<tr><th id="2988">2988</th><td>    <b>case</b> CVT_imm_95_39:</td></tr>
<tr><th id="2989">2989</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="2990">2990</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="2991">2991</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="2992">2992</th><td>      <b>break</b>;</td></tr>
<tr><th id="2993">2993</th><td>    <b>case</b> CVT_imm_95_38:</td></tr>
<tr><th id="2994">2994</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="2995">2995</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="2996">2996</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="2997">2997</th><td>      <b>break</b>;</td></tr>
<tr><th id="2998">2998</th><td>    <b>case</b> CVT_imm_95_12:</td></tr>
<tr><th id="2999">2999</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="3000">3000</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="3001">3001</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="3002">3002</th><td>      <b>break</b>;</td></tr>
<tr><th id="3003">3003</th><td>    <b>case</b> CVT_imm_95_15:</td></tr>
<tr><th id="3004">3004</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="3005">3005</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="3006">3006</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="3007">3007</th><td>      <b>break</b>;</td></tr>
<tr><th id="3008">3008</th><td>    <b>case</b> CVT_imm_95_14:</td></tr>
<tr><th id="3009">3009</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="3010">3010</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="3011">3011</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="3012">3012</th><td>      <b>break</b>;</td></tr>
<tr><th id="3013">3013</th><td>    <b>case</b> CVT_imm_95_68:</td></tr>
<tr><th id="3014">3014</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="3015">3015</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="3016">3016</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="3017">3017</th><td>      <b>break</b>;</td></tr>
<tr><th id="3018">3018</th><td>    <b>case</b> CVT_imm_95_71:</td></tr>
<tr><th id="3019">3019</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="3020">3020</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="3021">3021</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="3022">3022</th><td>      <b>break</b>;</td></tr>
<tr><th id="3023">3023</th><td>    <b>case</b> CVT_imm_95_70:</td></tr>
<tr><th id="3024">3024</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="3025">3025</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="3026">3026</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="3027">3027</th><td>      <b>break</b>;</td></tr>
<tr><th id="3028">3028</th><td>    <b>case</b> CVT_imm_95_100:</td></tr>
<tr><th id="3029">3029</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="3030">3030</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="3031">3031</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="3032">3032</th><td>      <b>break</b>;</td></tr>
<tr><th id="3033">3033</th><td>    <b>case</b> CVT_imm_95_103:</td></tr>
<tr><th id="3034">3034</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="3035">3035</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="3036">3036</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="3037">3037</th><td>      <b>break</b>;</td></tr>
<tr><th id="3038">3038</th><td>    <b>case</b> CVT_imm_95_102:</td></tr>
<tr><th id="3039">3039</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="3040">3040</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="3041">3041</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="3042">3042</th><td>      <b>break</b>;</td></tr>
<tr><th id="3043">3043</th><td>    <b>case</b> CVT_imm_95_108:</td></tr>
<tr><th id="3044">3044</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="3045">3045</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="3046">3046</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="3047">3047</th><td>      <b>break</b>;</td></tr>
<tr><th id="3048">3048</th><td>    <b>case</b> CVT_imm_95_111:</td></tr>
<tr><th id="3049">3049</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="3050">3050</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="3051">3051</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="3052">3052</th><td>      <b>break</b>;</td></tr>
<tr><th id="3053">3053</th><td>    <b>case</b> CVT_imm_95_110:</td></tr>
<tr><th id="3054">3054</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="3055">3055</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="3056">3056</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="3057">3057</th><td>      <b>break</b>;</td></tr>
<tr><th id="3058">3058</th><td>    <b>case</b> CVT_imm_95_31:</td></tr>
<tr><th id="3059">3059</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="3060">3060</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="3061">3061</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="3062">3062</th><td>      <b>break</b>;</td></tr>
<tr><th id="3063">3063</th><td>    <b>case</b> CVT_95_addRegGxRCNoR0Operands:</td></tr>
<tr><th id="3064">3064</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="3065">3065</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="3066">3066</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="3067">3067</th><td>      <b>break</b>;</td></tr>
<tr><th id="3068">3068</th><td>    <b>case</b> CVT_95_addRegGxRCOperands:</td></tr>
<tr><th id="3069">3069</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="3070">3070</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="3071">3071</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="3072">3072</th><td>      <b>break</b>;</td></tr>
<tr><th id="3073">3073</th><td>    <b>case</b> CVT_regR0:</td></tr>
<tr><th id="3074">3074</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="3075">3075</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="3076">3076</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="3077">3077</th><td>      <b>break</b>;</td></tr>
<tr><th id="3078">3078</th><td>    <b>case</b> CVT_95_addRegSPERCOperands:</td></tr>
<tr><th id="3079">3079</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="3080">3080</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="3081">3081</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="3082">3082</th><td>      <b>break</b>;</td></tr>
<tr><th id="3083">3083</th><td>    <b>case</b> CVT_95_addRegSPE4RCOperands:</td></tr>
<tr><th id="3084">3084</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="3085">3085</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="3086">3086</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="3087">3087</th><td>      <b>break</b>;</td></tr>
<tr><th id="3088">3088</th><td>    <b>case</b> CVT_95_addRegF4RCOperands:</td></tr>
<tr><th id="3089">3089</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="3090">3090</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="3091">3091</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="3092">3092</th><td>      <b>break</b>;</td></tr>
<tr><th id="3093">3093</th><td>    <b>case</b> CVT_95_addRegF8RCOperands:</td></tr>
<tr><th id="3094">3094</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="3095">3095</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="3096">3096</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="3097">3097</th><td>      <b>break</b>;</td></tr>
<tr><th id="3098">3098</th><td>    <b>case</b> CVT_95_addRegG8RCNoX0Operands:</td></tr>
<tr><th id="3099">3099</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="3100">3100</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="3101">3101</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="3102">3102</th><td>      <b>break</b>;</td></tr>
<tr><th id="3103">3103</th><td>    <b>case</b> CVT_regCR0EQ:</td></tr>
<tr><th id="3104">3104</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="3105">3105</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="3106">3106</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="3107">3107</th><td>      <b>break</b>;</td></tr>
<tr><th id="3108">3108</th><td>    <b>case</b> CVT_regCR0GT:</td></tr>
<tr><th id="3109">3109</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="3110">3110</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="3111">3111</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="3112">3112</th><td>      <b>break</b>;</td></tr>
<tr><th id="3113">3113</th><td>    <b>case</b> CVT_regCR0LT:</td></tr>
<tr><th id="3114">3114</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="3115">3115</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="3116">3116</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="3117">3117</th><td>      <b>break</b>;</td></tr>
<tr><th id="3118">3118</th><td>    <b>case</b> CVT_regZERO8:</td></tr>
<tr><th id="3119">3119</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="3120">3120</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="3121">3121</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="3122">3122</th><td>      <b>break</b>;</td></tr>
<tr><th id="3123">3123</th><td>    <b>case</b> CVT_regZERO:</td></tr>
<tr><th id="3124">3124</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="3125">3125</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="3126">3126</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="3127">3127</th><td>      <b>break</b>;</td></tr>
<tr><th id="3128">3128</th><td>    <b>case</b> CVT_imm_95_1:</td></tr>
<tr><th id="3129">3129</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="3130">3130</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="3131">3131</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="3132">3132</th><td>      <b>break</b>;</td></tr>
<tr><th id="3133">3133</th><td>    <b>case</b> CVT_95_addRegVFRCOperands:</td></tr>
<tr><th id="3134">3134</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="3135">3135</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="3136">3136</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="3137">3137</th><td>      <b>break</b>;</td></tr>
<tr><th id="3138">3138</th><td>    <b>case</b> CVT_95_addRegVSFRCOperands:</td></tr>
<tr><th id="3139">3139</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="3140">3140</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="3141">3141</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="3142">3142</th><td>      <b>break</b>;</td></tr>
<tr><th id="3143">3143</th><td>    <b>case</b> CVT_95_addRegVSSRCOperands:</td></tr>
<tr><th id="3144">3144</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="3145">3145</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="3146">3146</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="3147">3147</th><td>      <b>break</b>;</td></tr>
<tr><th id="3148">3148</th><td>    <b>case</b> CVT_95_addRegVSRCOperands:</td></tr>
<tr><th id="3149">3149</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="3150">3150</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="3151">3151</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="3152">3152</th><td>      <b>break</b>;</td></tr>
<tr><th id="3153">3153</th><td>    <b>case</b> CVT_95_addRegVSRpRCOperands:</td></tr>
<tr><th id="3154">3154</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="3155">3155</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="3156">3156</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="3157">3157</th><td>      <b>break</b>;</td></tr>
<tr><th id="3158">3158</th><td>    <b>case</b> CVT_imm_95_29:</td></tr>
<tr><th id="3159">3159</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="3160">3160</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="3161">3161</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="3162">3162</th><td>      <b>break</b>;</td></tr>
<tr><th id="3163">3163</th><td>    <b>case</b> CVT_imm_95_280:</td></tr>
<tr><th id="3164">3164</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="3165">3165</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="3166">3166</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="3167">3167</th><td>      <b>break</b>;</td></tr>
<tr><th id="3168">3168</th><td>    <b>case</b> CVT_imm_95_128:</td></tr>
<tr><th id="3169">3169</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="3170">3170</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="3171">3171</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="3172">3172</th><td>      <b>break</b>;</td></tr>
<tr><th id="3173">3173</th><td>    <b>case</b> CVT_imm_95_129:</td></tr>
<tr><th id="3174">3174</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="3175">3175</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="3176">3176</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="3177">3177</th><td>      <b>break</b>;</td></tr>
<tr><th id="3178">3178</th><td>    <b>case</b> CVT_imm_95_130:</td></tr>
<tr><th id="3179">3179</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="3180">3180</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="3181">3181</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="3182">3182</th><td>      <b>break</b>;</td></tr>
<tr><th id="3183">3183</th><td>    <b>case</b> CVT_imm_95_131:</td></tr>
<tr><th id="3184">3184</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="3185">3185</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="3186">3186</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="3187">3187</th><td>      <b>break</b>;</td></tr>
<tr><th id="3188">3188</th><td>    <b>case</b> CVT_imm_95_132:</td></tr>
<tr><th id="3189">3189</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="3190">3190</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="3191">3191</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="3192">3192</th><td>      <b>break</b>;</td></tr>
<tr><th id="3193">3193</th><td>    <b>case</b> CVT_imm_95_133:</td></tr>
<tr><th id="3194">3194</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="3195">3195</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="3196">3196</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="3197">3197</th><td>      <b>break</b>;</td></tr>
<tr><th id="3198">3198</th><td>    <b>case</b> CVT_imm_95_134:</td></tr>
<tr><th id="3199">3199</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="3200">3200</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="3201">3201</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="3202">3202</th><td>      <b>break</b>;</td></tr>
<tr><th id="3203">3203</th><td>    <b>case</b> CVT_imm_95_135:</td></tr>
<tr><th id="3204">3204</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="3205">3205</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="3206">3206</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="3207">3207</th><td>      <b>break</b>;</td></tr>
<tr><th id="3208">3208</th><td>    <b>case</b> CVT_imm_95_28:</td></tr>
<tr><th id="3209">3209</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="3210">3210</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="3211">3211</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="3212">3212</th><td>      <b>break</b>;</td></tr>
<tr><th id="3213">3213</th><td>    <b>case</b> CVT_imm_95_9:</td></tr>
<tr><th id="3214">3214</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="3215">3215</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="3216">3216</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="3217">3217</th><td>      <b>break</b>;</td></tr>
<tr><th id="3218">3218</th><td>    <b>case</b> CVT_imm_95_19:</td></tr>
<tr><th id="3219">3219</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="3220">3220</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="3221">3221</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="3222">3222</th><td>      <b>break</b>;</td></tr>
<tr><th id="3223">3223</th><td>    <b>case</b> CVT_imm_95_537:</td></tr>
<tr><th id="3224">3224</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="3225">3225</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="3226">3226</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="3227">3227</th><td>      <b>break</b>;</td></tr>
<tr><th id="3228">3228</th><td>    <b>case</b> CVT_imm_95_539:</td></tr>
<tr><th id="3229">3229</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="3230">3230</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="3231">3231</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="3232">3232</th><td>      <b>break</b>;</td></tr>
<tr><th id="3233">3233</th><td>    <b>case</b> CVT_imm_95_541:</td></tr>
<tr><th id="3234">3234</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="3235">3235</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="3236">3236</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="3237">3237</th><td>      <b>break</b>;</td></tr>
<tr><th id="3238">3238</th><td>    <b>case</b> CVT_imm_95_543:</td></tr>
<tr><th id="3239">3239</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="3240">3240</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="3241">3241</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="3242">3242</th><td>      <b>break</b>;</td></tr>
<tr><th id="3243">3243</th><td>    <b>case</b> CVT_imm_95_536:</td></tr>
<tr><th id="3244">3244</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="3245">3245</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="3246">3246</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="3247">3247</th><td>      <b>break</b>;</td></tr>
<tr><th id="3248">3248</th><td>    <b>case</b> CVT_imm_95_538:</td></tr>
<tr><th id="3249">3249</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="3250">3250</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="3251">3251</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="3252">3252</th><td>      <b>break</b>;</td></tr>
<tr><th id="3253">3253</th><td>    <b>case</b> CVT_imm_95_540:</td></tr>
<tr><th id="3254">3254</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="3255">3255</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="3256">3256</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="3257">3257</th><td>      <b>break</b>;</td></tr>
<tr><th id="3258">3258</th><td>    <b>case</b> CVT_imm_95_542:</td></tr>
<tr><th id="3259">3259</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="3260">3260</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="3261">3261</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="3262">3262</th><td>      <b>break</b>;</td></tr>
<tr><th id="3263">3263</th><td>    <b>case</b> CVT_imm_95_1018:</td></tr>
<tr><th id="3264">3264</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="3265">3265</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="3266">3266</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="3267">3267</th><td>      <b>break</b>;</td></tr>
<tr><th id="3268">3268</th><td>    <b>case</b> CVT_imm_95_981:</td></tr>
<tr><th id="3269">3269</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="3270">3270</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="3271">3271</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="3272">3272</th><td>      <b>break</b>;</td></tr>
<tr><th id="3273">3273</th><td>    <b>case</b> CVT_imm_95_22:</td></tr>
<tr><th id="3274">3274</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="3275">3275</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="3276">3276</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="3277">3277</th><td>      <b>break</b>;</td></tr>
<tr><th id="3278">3278</th><td>    <b>case</b> CVT_imm_95_17:</td></tr>
<tr><th id="3279">3279</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="3280">3280</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="3281">3281</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="3282">3282</th><td>      <b>break</b>;</td></tr>
<tr><th id="3283">3283</th><td>    <b>case</b> CVT_imm_95_18:</td></tr>
<tr><th id="3284">3284</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="3285">3285</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="3286">3286</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="3287">3287</th><td>      <b>break</b>;</td></tr>
<tr><th id="3288">3288</th><td>    <b>case</b> CVT_imm_95_980:</td></tr>
<tr><th id="3289">3289</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="3290">3290</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="3291">3291</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="3292">3292</th><td>      <b>break</b>;</td></tr>
<tr><th id="3293">3293</th><td>    <b>case</b> CVT_imm_95_529:</td></tr>
<tr><th id="3294">3294</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="3295">3295</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="3296">3296</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="3297">3297</th><td>      <b>break</b>;</td></tr>
<tr><th id="3298">3298</th><td>    <b>case</b> CVT_imm_95_531:</td></tr>
<tr><th id="3299">3299</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="3300">3300</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="3301">3301</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="3302">3302</th><td>      <b>break</b>;</td></tr>
<tr><th id="3303">3303</th><td>    <b>case</b> CVT_imm_95_533:</td></tr>
<tr><th id="3304">3304</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="3305">3305</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="3306">3306</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="3307">3307</th><td>      <b>break</b>;</td></tr>
<tr><th id="3308">3308</th><td>    <b>case</b> CVT_imm_95_535:</td></tr>
<tr><th id="3309">3309</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="3310">3310</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="3311">3311</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="3312">3312</th><td>      <b>break</b>;</td></tr>
<tr><th id="3313">3313</th><td>    <b>case</b> CVT_imm_95_528:</td></tr>
<tr><th id="3314">3314</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="3315">3315</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="3316">3316</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="3317">3317</th><td>      <b>break</b>;</td></tr>
<tr><th id="3318">3318</th><td>    <b>case</b> CVT_imm_95_530:</td></tr>
<tr><th id="3319">3319</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="3320">3320</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="3321">3321</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="3322">3322</th><td>      <b>break</b>;</td></tr>
<tr><th id="3323">3323</th><td>    <b>case</b> CVT_imm_95_532:</td></tr>
<tr><th id="3324">3324</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="3325">3325</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="3326">3326</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="3327">3327</th><td>      <b>break</b>;</td></tr>
<tr><th id="3328">3328</th><td>    <b>case</b> CVT_imm_95_534:</td></tr>
<tr><th id="3329">3329</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="3330">3330</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="3331">3331</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="3332">3332</th><td>      <b>break</b>;</td></tr>
<tr><th id="3333">3333</th><td>    <b>case</b> CVT_imm_95_1019:</td></tr>
<tr><th id="3334">3334</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="3335">3335</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="3336">3336</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="3337">3337</th><td>      <b>break</b>;</td></tr>
<tr><th id="3338">3338</th><td>    <b>case</b> CVT_95_addCRBitMaskOperands:</td></tr>
<tr><th id="3339">3339</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="3340">3340</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="3341">3341</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="3342">3342</th><td>      <b>break</b>;</td></tr>
<tr><th id="3343">3343</th><td>    <b>case</b> CVT_imm_95_48:</td></tr>
<tr><th id="3344">3344</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="3345">3345</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="3346">3346</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="3347">3347</th><td>      <b>break</b>;</td></tr>
<tr><th id="3348">3348</th><td>    <b>case</b> CVT_imm_95_896:</td></tr>
<tr><th id="3349">3349</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="3350">3350</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="3351">3351</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="3352">3352</th><td>      <b>break</b>;</td></tr>
<tr><th id="3353">3353</th><td>    <b>case</b> CVT_imm_95_287:</td></tr>
<tr><th id="3354">3354</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="3355">3355</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="3356">3356</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="3357">3357</th><td>      <b>break</b>;</td></tr>
<tr><th id="3358">3358</th><td>    <b>case</b> CVT_imm_95_5:</td></tr>
<tr><th id="3359">3359</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="3360">3360</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="3361">3361</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="3362">3362</th><td>      <b>break</b>;</td></tr>
<tr><th id="3363">3363</th><td>    <b>case</b> CVT_imm_95_25:</td></tr>
<tr><th id="3364">3364</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="3365">3365</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="3366">3366</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="3367">3367</th><td>      <b>break</b>;</td></tr>
<tr><th id="3368">3368</th><td>    <b>case</b> CVT_imm_95_512:</td></tr>
<tr><th id="3369">3369</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="3370">3370</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="3371">3371</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="3372">3372</th><td>      <b>break</b>;</td></tr>
<tr><th id="3373">3373</th><td>    <b>case</b> CVT_imm_95_272:</td></tr>
<tr><th id="3374">3374</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="3375">3375</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="3376">3376</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="3377">3377</th><td>      <b>break</b>;</td></tr>
<tr><th id="3378">3378</th><td>    <b>case</b> CVT_imm_95_273:</td></tr>
<tr><th id="3379">3379</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="3380">3380</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="3381">3381</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="3382">3382</th><td>      <b>break</b>;</td></tr>
<tr><th id="3383">3383</th><td>    <b>case</b> CVT_imm_95_274:</td></tr>
<tr><th id="3384">3384</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="3385">3385</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="3386">3386</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="3387">3387</th><td>      <b>break</b>;</td></tr>
<tr><th id="3388">3388</th><td>    <b>case</b> CVT_imm_95_275:</td></tr>
<tr><th id="3389">3389</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="3390">3390</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="3391">3391</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="3392">3392</th><td>      <b>break</b>;</td></tr>
<tr><th id="3393">3393</th><td>    <b>case</b> CVT_imm_95_260:</td></tr>
<tr><th id="3394">3394</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="3395">3395</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="3396">3396</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="3397">3397</th><td>      <b>break</b>;</td></tr>
<tr><th id="3398">3398</th><td>    <b>case</b> CVT_imm_95_261:</td></tr>
<tr><th id="3399">3399</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="3400">3400</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="3401">3401</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="3402">3402</th><td>      <b>break</b>;</td></tr>
<tr><th id="3403">3403</th><td>    <b>case</b> CVT_imm_95_262:</td></tr>
<tr><th id="3404">3404</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="3405">3405</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="3406">3406</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="3407">3407</th><td>      <b>break</b>;</td></tr>
<tr><th id="3408">3408</th><td>    <b>case</b> CVT_imm_95_263:</td></tr>
<tr><th id="3409">3409</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="3410">3410</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="3411">3411</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="3412">3412</th><td>      <b>break</b>;</td></tr>
<tr><th id="3413">3413</th><td>    <b>case</b> CVT_imm_95_26:</td></tr>
<tr><th id="3414">3414</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="3415">3415</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="3416">3416</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="3417">3417</th><td>      <b>break</b>;</td></tr>
<tr><th id="3418">3418</th><td>    <b>case</b> CVT_imm_95_27:</td></tr>
<tr><th id="3419">3419</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="3420">3420</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="3421">3421</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="3422">3422</th><td>      <b>break</b>;</td></tr>
<tr><th id="3423">3423</th><td>    <b>case</b> CVT_imm_95_990:</td></tr>
<tr><th id="3424">3424</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="3425">3425</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="3426">3426</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="3427">3427</th><td>      <b>break</b>;</td></tr>
<tr><th id="3428">3428</th><td>    <b>case</b> CVT_imm_95_991:</td></tr>
<tr><th id="3429">3429</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="3430">3430</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="3431">3431</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="3432">3432</th><td>      <b>break</b>;</td></tr>
<tr><th id="3433">3433</th><td>    <b>case</b> CVT_imm_95_268:</td></tr>
<tr><th id="3434">3434</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="3435">3435</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="3436">3436</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="3437">3437</th><td>      <b>break</b>;</td></tr>
<tr><th id="3438">3438</th><td>    <b>case</b> CVT_imm_95_988:</td></tr>
<tr><th id="3439">3439</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="3440">3440</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="3441">3441</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="3442">3442</th><td>      <b>break</b>;</td></tr>
<tr><th id="3443">3443</th><td>    <b>case</b> CVT_imm_95_989:</td></tr>
<tr><th id="3444">3444</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="3445">3445</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="3446">3446</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="3447">3447</th><td>      <b>break</b>;</td></tr>
<tr><th id="3448">3448</th><td>    <b>case</b> CVT_imm_95_269:</td></tr>
<tr><th id="3449">3449</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="3450">3450</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="3451">3451</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="3452">3452</th><td>      <b>break</b>;</td></tr>
<tr><th id="3453">3453</th><td>    <b>case</b> CVT_imm_95_986:</td></tr>
<tr><th id="3454">3454</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="3455">3455</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="3456">3456</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="3457">3457</th><td>      <b>break</b>;</td></tr>
<tr><th id="3458">3458</th><td>    <b>case</b> CVT_imm_95_13:</td></tr>
<tr><th id="3459">3459</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="3460">3460</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="3461">3461</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="3462">3462</th><td>      <b>break</b>;</td></tr>
<tr><th id="3463">3463</th><td>    <b>case</b> CVT_imm_95_255:</td></tr>
<tr><th id="3464">3464</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="3465">3465</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="3466">3466</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="3467">3467</th><td>      <b>break</b>;</td></tr>
<tr><th id="3468">3468</th><td>    <b>case</b> CVT_imm_95_284:</td></tr>
<tr><th id="3469">3469</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="3470">3470</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="3471">3471</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="3472">3472</th><td>      <b>break</b>;</td></tr>
<tr><th id="3473">3473</th><td>    <b>case</b> CVT_imm_95_285:</td></tr>
<tr><th id="3474">3474</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="3475">3475</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="3476">3476</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="3477">3477</th><td>      <b>break</b>;</td></tr>
<tr><th id="3478">3478</th><td>    <b>case</b> CVT_regX0:</td></tr>
<tr><th id="3479">3479</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="3480">3480</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="3481">3481</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="3482">3482</th><td>      <b>break</b>;</td></tr>
<tr><th id="3483">3483</th><td>    <b>case</b> CVT_95_addRegACCRCOperands:</td></tr>
<tr><th id="3484">3484</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="3485">3485</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="3486">3486</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="3487">3487</th><td>      <b>break</b>;</td></tr>
<tr><th id="3488">3488</th><td>    <b>case</b> CVT_95_addRegVSRpEvenRCOperands:</td></tr>
<tr><th id="3489">3489</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="3490">3490</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="3491">3491</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="3492">3492</th><td>      <b>break</b>;</td></tr>
<tr><th id="3493">3493</th><td>    <b>case</b> CVT_imm_95_20:</td></tr>
<tr><th id="3494">3494</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="3495">3495</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="3496">3496</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="3497">3497</th><td>      <b>break</b>;</td></tr>
<tr><th id="3498">3498</th><td>    <b>case</b> CVT_imm_95_16:</td></tr>
<tr><th id="3499">3499</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="3500">3500</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="3501">3501</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="3502">3502</th><td>      <b>break</b>;</td></tr>
<tr><th id="3503">3503</th><td>    <b>case</b> CVT_imm_95_24:</td></tr>
<tr><th id="3504">3504</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="3505">3505</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="3506">3506</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="3507">3507</th><td>      <b>break</b>;</td></tr>
<tr><th id="3508">3508</th><td>    }</td></tr>
<tr><th id="3509">3509</th><td>  }</td></tr>
<tr><th id="3510">3510</th><td>}</td></tr>
<tr><th id="3511">3511</th><td></td></tr>
<tr><th id="3512">3512</th><td><b>namespace</b> {</td></tr>
<tr><th id="3513">3513</th><td></td></tr>
<tr><th id="3514">3514</th><td><i class="doc">/// MatchClassKind - The kinds of classes which participate in</i></td></tr>
<tr><th id="3515">3515</th><td><i class="doc">/// instruction matching.</i></td></tr>
<tr><th id="3516">3516</th><td><b>enum</b> MatchClassKind {</td></tr>
<tr><th id="3517">3517</th><td>  InvalidMatchClass = <var>0</var>,</td></tr>
<tr><th id="3518">3518</th><td>  OptionalMatchClass = <var>1</var>,</td></tr>
<tr><th id="3519">3519</th><td>  MCK__DOT_, <i>// '.'</i></td></tr>
<tr><th id="3520">3520</th><td>  MCK_0, <i>// '0'</i></td></tr>
<tr><th id="3521">3521</th><td>  MCK_1, <i>// '1'</i></td></tr>
<tr><th id="3522">3522</th><td>  MCK_2, <i>// '2'</i></td></tr>
<tr><th id="3523">3523</th><td>  MCK_3, <i>// '3'</i></td></tr>
<tr><th id="3524">3524</th><td>  MCK_4, <i>// '4'</i></td></tr>
<tr><th id="3525">3525</th><td>  MCK_5, <i>// '5'</i></td></tr>
<tr><th id="3526">3526</th><td>  MCK_6, <i>// '6'</i></td></tr>
<tr><th id="3527">3527</th><td>  MCK_7, <i>// '7'</i></td></tr>
<tr><th id="3528">3528</th><td>  MCK_crD, <i>// 'crD'</i></td></tr>
<tr><th id="3529">3529</th><td>  MCK_LAST_TOKEN = MCK_crD,</td></tr>
<tr><th id="3530">3530</th><td>  MCK_CTRRC, <i>// register class 'CTRRC'</i></td></tr>
<tr><th id="3531">3531</th><td>  MCK_CTRRC8, <i>// register class 'CTRRC8'</i></td></tr>
<tr><th id="3532">3532</th><td>  MCK_VRSAVERC, <i>// register class 'VRSAVERC'</i></td></tr>
<tr><th id="3533">3533</th><td>  MCK_CARRYRC, <i>// register class 'CARRYRC'</i></td></tr>
<tr><th id="3534">3534</th><td>  MCK_Reg36, <i>// derived register class</i></td></tr>
<tr><th id="3535">3535</th><td>  MCK_Reg33, <i>// derived register class</i></td></tr>
<tr><th id="3536">3536</th><td>  MCK_Reg37, <i>// derived register class</i></td></tr>
<tr><th id="3537">3537</th><td>  MCK_Reg34, <i>// derived register class</i></td></tr>
<tr><th id="3538">3538</th><td>  MCK_Reg21, <i>// derived register class</i></td></tr>
<tr><th id="3539">3539</th><td>  MCK_ACCRC, <i>// register class 'ACCRC'</i></td></tr>
<tr><th id="3540">3540</th><td>  MCK_CRRC, <i>// register class 'CRRC'</i></td></tr>
<tr><th id="3541">3541</th><td>  MCK_UACCRC, <i>// register class 'UACCRC'</i></td></tr>
<tr><th id="3542">3542</th><td>  MCK_Reg25, <i>// derived register class</i></td></tr>
<tr><th id="3543">3543</th><td>  MCK_Reg19, <i>// derived register class</i></td></tr>
<tr><th id="3544">3544</th><td>  MCK_Reg9, <i>// derived register class</i></td></tr>
<tr><th id="3545">3545</th><td>  MCK_Reg26, <i>// derived register class</i></td></tr>
<tr><th id="3546">3546</th><td>  MCK_Reg22, <i>// derived register class</i></td></tr>
<tr><th id="3547">3547</th><td>  MCK_Reg24, <i>// derived register class</i></td></tr>
<tr><th id="3548">3548</th><td>  MCK_Reg15, <i>// derived register class</i></td></tr>
<tr><th id="3549">3549</th><td>  MCK_Reg13, <i>// derived register class</i></td></tr>
<tr><th id="3550">3550</th><td>  MCK_Reg8, <i>// derived register class</i></td></tr>
<tr><th id="3551">3551</th><td>  MCK_CRBITRC, <i>// register class 'CRBITRC'</i></td></tr>
<tr><th id="3552">3552</th><td>  MCK_F4RC, <i>// register class 'F4RC,F8RC'</i></td></tr>
<tr><th id="3553">3553</th><td>  MCK_SPERC, <i>// register class 'SPERC'</i></td></tr>
<tr><th id="3554">3554</th><td>  MCK_VFRC, <i>// register class 'VFRC'</i></td></tr>
<tr><th id="3555">3555</th><td>  MCK_VRRC, <i>// register class 'VRRC'</i></td></tr>
<tr><th id="3556">3556</th><td>  MCK_VSLRC, <i>// register class 'VSLRC'</i></td></tr>
<tr><th id="3557">3557</th><td>  MCK_VSRpRC, <i>// register class 'VSRpRC'</i></td></tr>
<tr><th id="3558">3558</th><td>  MCK_Reg6, <i>// derived register class</i></td></tr>
<tr><th id="3559">3559</th><td>  MCK_Reg2, <i>// derived register class</i></td></tr>
<tr><th id="3560">3560</th><td>  MCK_Reg18, <i>// derived register class</i></td></tr>
<tr><th id="3561">3561</th><td>  MCK_Reg12, <i>// derived register class</i></td></tr>
<tr><th id="3562">3562</th><td>  MCK_G8RC, <i>// register class 'G8RC'</i></td></tr>
<tr><th id="3563">3563</th><td>  MCK_G8RC_NOX0, <i>// register class 'G8RC_NOX0'</i></td></tr>
<tr><th id="3564">3564</th><td>  MCK_GPRC, <i>// register class 'GPRC'</i></td></tr>
<tr><th id="3565">3565</th><td>  MCK_GPRC_NOR0, <i>// register class 'GPRC_NOR0'</i></td></tr>
<tr><th id="3566">3566</th><td>  MCK_VSRC, <i>// register class 'VSRC'</i></td></tr>
<tr><th id="3567">3567</th><td>  MCK_VSSRC, <i>// register class 'VSSRC,VSFRC'</i></td></tr>
<tr><th id="3568">3568</th><td>  MCK_SPILLTOVSRRC, <i>// register class 'SPILLTOVSRRC'</i></td></tr>
<tr><th id="3569">3569</th><td>  MCK_LAST_REGISTER = MCK_SPILLTOVSRRC,</td></tr>
<tr><th id="3570">3570</th><td>  MCK_Imm, <i>// user defined class 'ImmAsmOperand'</i></td></tr>
<tr><th id="3571">3571</th><td>  MCK_ATBitsAsHint, <i>// user defined class 'PPCATBitsAsHintAsmOperand'</i></td></tr>
<tr><th id="3572">3572</th><td>  MCK_CRBitMask, <i>// user defined class 'PPCCRBitMaskOperand'</i></td></tr>
<tr><th id="3573">3573</th><td>  MCK_CondBr, <i>// user defined class 'PPCCondBrAsmOperand'</i></td></tr>
<tr><th id="3574">3574</th><td>  MCK_DirectBr, <i>// user defined class 'PPCDirectBrAsmOperand'</i></td></tr>
<tr><th id="3575">3575</th><td>  MCK_DispRI34, <i>// user defined class 'PPCDispRI34Operand'</i></td></tr>
<tr><th id="3576">3576</th><td>  MCK_DispRI, <i>// user defined class 'PPCDispRIOperand'</i></td></tr>
<tr><th id="3577">3577</th><td>  MCK_DispRIX16, <i>// user defined class 'PPCDispRIX16Operand'</i></td></tr>
<tr><th id="3578">3578</th><td>  MCK_DispRIX, <i>// user defined class 'PPCDispRIXOperand'</i></td></tr>
<tr><th id="3579">3579</th><td>  MCK_DispSPE2, <i>// user defined class 'PPCDispSPE2Operand'</i></td></tr>
<tr><th id="3580">3580</th><td>  MCK_DispSPE4, <i>// user defined class 'PPCDispSPE4Operand'</i></td></tr>
<tr><th id="3581">3581</th><td>  MCK_DispSPE8, <i>// user defined class 'PPCDispSPE8Operand'</i></td></tr>
<tr><th id="3582">3582</th><td>  MCK_ImmZero, <i>// user defined class 'PPCImmZeroAsmOperand'</i></td></tr>
<tr><th id="3583">3583</th><td>  MCK_RegACCRC, <i>// user defined class 'PPCRegACCRCAsmOperand'</i></td></tr>
<tr><th id="3584">3584</th><td>  MCK_RegCRBITRC, <i>// user defined class 'PPCRegCRBITRCAsmOperand'</i></td></tr>
<tr><th id="3585">3585</th><td>  MCK_RegCRRC, <i>// user defined class 'PPCRegCRRCAsmOperand'</i></td></tr>
<tr><th id="3586">3586</th><td>  MCK_RegF4RC, <i>// user defined class 'PPCRegF4RCAsmOperand'</i></td></tr>
<tr><th id="3587">3587</th><td>  MCK_RegF8RC, <i>// user defined class 'PPCRegF8RCAsmOperand'</i></td></tr>
<tr><th id="3588">3588</th><td>  MCK_RegG8RC, <i>// user defined class 'PPCRegG8RCAsmOperand'</i></td></tr>
<tr><th id="3589">3589</th><td>  MCK_RegG8RCNoX0, <i>// user defined class 'PPCRegG8RCNoX0AsmOperand'</i></td></tr>
<tr><th id="3590">3590</th><td>  MCK_RegGPRC, <i>// user defined class 'PPCRegGPRCAsmOperand'</i></td></tr>
<tr><th id="3591">3591</th><td>  MCK_RegGPRCNoR0, <i>// user defined class 'PPCRegGPRCNoR0AsmOperand'</i></td></tr>
<tr><th id="3592">3592</th><td>  MCK_RegGxRCNoR0, <i>// user defined class 'PPCRegGxRCNoR0Operand'</i></td></tr>
<tr><th id="3593">3593</th><td>  MCK_RegGxRC, <i>// user defined class 'PPCRegGxRCOperand'</i></td></tr>
<tr><th id="3594">3594</th><td>  MCK_RegSPE4RC, <i>// user defined class 'PPCRegSPE4RCAsmOperand'</i></td></tr>
<tr><th id="3595">3595</th><td>  MCK_RegSPERC, <i>// user defined class 'PPCRegSPERCAsmOperand'</i></td></tr>
<tr><th id="3596">3596</th><td>  MCK_RegSPILLTOVSRRC, <i>// user defined class 'PPCRegSPILLTOVSRRCAsmOperand'</i></td></tr>
<tr><th id="3597">3597</th><td>  MCK_RegVFRC, <i>// user defined class 'PPCRegVFRCAsmOperand'</i></td></tr>
<tr><th id="3598">3598</th><td>  MCK_RegVRRC, <i>// user defined class 'PPCRegVRRCAsmOperand'</i></td></tr>
<tr><th id="3599">3599</th><td>  MCK_RegVSFRC, <i>// user defined class 'PPCRegVSFRCAsmOperand'</i></td></tr>
<tr><th id="3600">3600</th><td>  MCK_RegVSRC, <i>// user defined class 'PPCRegVSRCAsmOperand'</i></td></tr>
<tr><th id="3601">3601</th><td>  MCK_RegVSRpEvenRC, <i>// user defined class 'PPCRegVSRpEvenRCAsmOperand'</i></td></tr>
<tr><th id="3602">3602</th><td>  MCK_RegVSRpRC, <i>// user defined class 'PPCRegVSRpRCAsmOperand'</i></td></tr>
<tr><th id="3603">3603</th><td>  MCK_RegVSSRC, <i>// user defined class 'PPCRegVSSRCAsmOperand'</i></td></tr>
<tr><th id="3604">3604</th><td>  MCK_S16Imm, <i>// user defined class 'PPCS16ImmAsmOperand'</i></td></tr>
<tr><th id="3605">3605</th><td>  MCK_S17Imm, <i>// user defined class 'PPCS17ImmAsmOperand'</i></td></tr>
<tr><th id="3606">3606</th><td>  MCK_S34Imm, <i>// user defined class 'PPCS34ImmAsmOperand'</i></td></tr>
<tr><th id="3607">3607</th><td>  MCK_S5Imm, <i>// user defined class 'PPCS5ImmAsmOperand'</i></td></tr>
<tr><th id="3608">3608</th><td>  MCK_TLSReg, <i>// user defined class 'PPCTLSRegOperand'</i></td></tr>
<tr><th id="3609">3609</th><td>  MCK_U10Imm, <i>// user defined class 'PPCU10ImmAsmOperand'</i></td></tr>
<tr><th id="3610">3610</th><td>  MCK_U12Imm, <i>// user defined class 'PPCU12ImmAsmOperand'</i></td></tr>
<tr><th id="3611">3611</th><td>  MCK_U16Imm, <i>// user defined class 'PPCU16ImmAsmOperand'</i></td></tr>
<tr><th id="3612">3612</th><td>  MCK_U1Imm, <i>// user defined class 'PPCU1ImmAsmOperand'</i></td></tr>
<tr><th id="3613">3613</th><td>  MCK_U2Imm, <i>// user defined class 'PPCU2ImmAsmOperand'</i></td></tr>
<tr><th id="3614">3614</th><td>  MCK_U3Imm, <i>// user defined class 'PPCU3ImmAsmOperand'</i></td></tr>
<tr><th id="3615">3615</th><td>  MCK_U4Imm, <i>// user defined class 'PPCU4ImmAsmOperand'</i></td></tr>
<tr><th id="3616">3616</th><td>  MCK_U5Imm, <i>// user defined class 'PPCU5ImmAsmOperand'</i></td></tr>
<tr><th id="3617">3617</th><td>  MCK_U6Imm, <i>// user defined class 'PPCU6ImmAsmOperand'</i></td></tr>
<tr><th id="3618">3618</th><td>  MCK_U7Imm, <i>// user defined class 'PPCU7ImmAsmOperand'</i></td></tr>
<tr><th id="3619">3619</th><td>  MCK_U8Imm, <i>// user defined class 'PPCU8ImmAsmOperand'</i></td></tr>
<tr><th id="3620">3620</th><td>  NumMatchClassKinds</td></tr>
<tr><th id="3621">3621</th><td>};</td></tr>
<tr><th id="3622">3622</th><td></td></tr>
<tr><th id="3623">3623</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="3624">3624</th><td></td></tr>
<tr><th id="3625">3625</th><td><em>static</em> <em>unsigned</em> getDiagKindFromRegisterClass(MatchClassKind RegisterClass) {</td></tr>
<tr><th id="3626">3626</th><td>  <b>return</b> MCTargetAsmParser::Match_InvalidOperand;</td></tr>
<tr><th id="3627">3627</th><td>}</td></tr>
<tr><th id="3628">3628</th><td></td></tr>
<tr><th id="3629">3629</th><td><em>static</em> MatchClassKind matchTokenString(StringRef Name) {</td></tr>
<tr><th id="3630">3630</th><td>  <b>switch</b> (Name.size()) {</td></tr>
<tr><th id="3631">3631</th><td>  <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="3632">3632</th><td>  <b>case</b> <var>1</var>:	 <i>// 9 strings to match.</i></td></tr>
<tr><th id="3633">3633</th><td>    <b>switch</b> (Name[<var>0</var>]) {</td></tr>
<tr><th id="3634">3634</th><td>    <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="3635">3635</th><td>    <b>case</b> <kbd>'.'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="3636">3636</th><td>      <b>return</b> MCK__DOT_;	 <i>// "."</i></td></tr>
<tr><th id="3637">3637</th><td>    <b>case</b> <kbd>'0'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="3638">3638</th><td>      <b>return</b> MCK_0;	 <i>// "0"</i></td></tr>
<tr><th id="3639">3639</th><td>    <b>case</b> <kbd>'1'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="3640">3640</th><td>      <b>return</b> MCK_1;	 <i>// "1"</i></td></tr>
<tr><th id="3641">3641</th><td>    <b>case</b> <kbd>'2'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="3642">3642</th><td>      <b>return</b> MCK_2;	 <i>// "2"</i></td></tr>
<tr><th id="3643">3643</th><td>    <b>case</b> <kbd>'3'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="3644">3644</th><td>      <b>return</b> MCK_3;	 <i>// "3"</i></td></tr>
<tr><th id="3645">3645</th><td>    <b>case</b> <kbd>'4'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="3646">3646</th><td>      <b>return</b> MCK_4;	 <i>// "4"</i></td></tr>
<tr><th id="3647">3647</th><td>    <b>case</b> <kbd>'5'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="3648">3648</th><td>      <b>return</b> MCK_5;	 <i>// "5"</i></td></tr>
<tr><th id="3649">3649</th><td>    <b>case</b> <kbd>'6'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="3650">3650</th><td>      <b>return</b> MCK_6;	 <i>// "6"</i></td></tr>
<tr><th id="3651">3651</th><td>    <b>case</b> <kbd>'7'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="3652">3652</th><td>      <b>return</b> MCK_7;	 <i>// "7"</i></td></tr>
<tr><th id="3653">3653</th><td>    }</td></tr>
<tr><th id="3654">3654</th><td>    <b>break</b>;</td></tr>
<tr><th id="3655">3655</th><td>  <b>case</b> <var>3</var>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="3656">3656</th><td>    <b>if</b> (memcmp(Name.data()+<var>0</var>, <q>"crD"</q>, <var>3</var>) != <var>0</var>)</td></tr>
<tr><th id="3657">3657</th><td>      <b>break</b>;</td></tr>
<tr><th id="3658">3658</th><td>    <b>return</b> MCK_crD;	 <i>// "crD"</i></td></tr>
<tr><th id="3659">3659</th><td>  }</td></tr>
<tr><th id="3660">3660</th><td>  <b>return</b> InvalidMatchClass;</td></tr>
<tr><th id="3661">3661</th><td>}</td></tr>
<tr><th id="3662">3662</th><td></td></tr>
<tr><th id="3663">3663</th><td><i class="doc">/// isSubclass - Compute whether<span class="command"> \p</span> <span class="arg">A</span> is a subclass of<span class="command"> \p</span> <span class="arg">B.</span></i></td></tr>
<tr><th id="3664">3664</th><td><em>static</em> <em>bool</em> isSubclass(MatchClassKind A, MatchClassKind B) {</td></tr>
<tr><th id="3665">3665</th><td>  <b>if</b> (A == B)</td></tr>
<tr><th id="3666">3666</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3667">3667</th><td></td></tr>
<tr><th id="3668">3668</th><td>  <b>switch</b> (A) {</td></tr>
<tr><th id="3669">3669</th><td>  <b>default</b>:</td></tr>
<tr><th id="3670">3670</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3671">3671</th><td></td></tr>
<tr><th id="3672">3672</th><td>  <b>case</b> MCK_Reg36:</td></tr>
<tr><th id="3673">3673</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="3674">3674</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3675">3675</th><td>    <b>case</b> MCK_Reg37: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3676">3676</th><td>    <b>case</b> MCK_UACCRC: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3677">3677</th><td>    }</td></tr>
<tr><th id="3678">3678</th><td></td></tr>
<tr><th id="3679">3679</th><td>  <b>case</b> MCK_Reg33:</td></tr>
<tr><th id="3680">3680</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="3681">3681</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3682">3682</th><td>    <b>case</b> MCK_Reg34: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3683">3683</th><td>    <b>case</b> MCK_ACCRC: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3684">3684</th><td>    }</td></tr>
<tr><th id="3685">3685</th><td></td></tr>
<tr><th id="3686">3686</th><td>  <b>case</b> MCK_Reg37:</td></tr>
<tr><th id="3687">3687</th><td>    <b>return</b> B == MCK_UACCRC;</td></tr>
<tr><th id="3688">3688</th><td></td></tr>
<tr><th id="3689">3689</th><td>  <b>case</b> MCK_Reg34:</td></tr>
<tr><th id="3690">3690</th><td>    <b>return</b> B == MCK_ACCRC;</td></tr>
<tr><th id="3691">3691</th><td></td></tr>
<tr><th id="3692">3692</th><td>  <b>case</b> MCK_Reg21:</td></tr>
<tr><th id="3693">3693</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="3694">3694</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3695">3695</th><td>    <b>case</b> MCK_Reg22: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3696">3696</th><td>    <b>case</b> MCK_Reg24: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3697">3697</th><td>    <b>case</b> MCK_VSRpRC: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3698">3698</th><td>    }</td></tr>
<tr><th id="3699">3699</th><td></td></tr>
<tr><th id="3700">3700</th><td>  <b>case</b> MCK_Reg25:</td></tr>
<tr><th id="3701">3701</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="3702">3702</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3703">3703</th><td>    <b>case</b> MCK_Reg26: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3704">3704</th><td>    <b>case</b> MCK_Reg24: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3705">3705</th><td>    <b>case</b> MCK_VSRpRC: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3706">3706</th><td>    }</td></tr>
<tr><th id="3707">3707</th><td></td></tr>
<tr><th id="3708">3708</th><td>  <b>case</b> MCK_Reg19:</td></tr>
<tr><th id="3709">3709</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="3710">3710</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3711">3711</th><td>    <b>case</b> MCK_VSLRC: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3712">3712</th><td>    <b>case</b> MCK_Reg18: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3713">3713</th><td>    <b>case</b> MCK_VSRC: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3714">3714</th><td>    }</td></tr>
<tr><th id="3715">3715</th><td></td></tr>
<tr><th id="3716">3716</th><td>  <b>case</b> MCK_Reg9:</td></tr>
<tr><th id="3717">3717</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="3718">3718</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3719">3719</th><td>    <b>case</b> MCK_F4RC: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3720">3720</th><td>    <b>case</b> MCK_Reg12: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3721">3721</th><td>    <b>case</b> MCK_VSSRC: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3722">3722</th><td>    <b>case</b> MCK_SPILLTOVSRRC: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3723">3723</th><td>    }</td></tr>
<tr><th id="3724">3724</th><td></td></tr>
<tr><th id="3725">3725</th><td>  <b>case</b> MCK_Reg26:</td></tr>
<tr><th id="3726">3726</th><td>    <b>return</b> B == MCK_VSRpRC;</td></tr>
<tr><th id="3727">3727</th><td></td></tr>
<tr><th id="3728">3728</th><td>  <b>case</b> MCK_Reg22:</td></tr>
<tr><th id="3729">3729</th><td>    <b>return</b> B == MCK_VSRpRC;</td></tr>
<tr><th id="3730">3730</th><td></td></tr>
<tr><th id="3731">3731</th><td>  <b>case</b> MCK_Reg24:</td></tr>
<tr><th id="3732">3732</th><td>    <b>return</b> B == MCK_VSRpRC;</td></tr>
<tr><th id="3733">3733</th><td></td></tr>
<tr><th id="3734">3734</th><td>  <b>case</b> MCK_Reg15:</td></tr>
<tr><th id="3735">3735</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="3736">3736</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3737">3737</th><td>    <b>case</b> MCK_VRRC: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3738">3738</th><td>    <b>case</b> MCK_Reg18: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3739">3739</th><td>    <b>case</b> MCK_VSRC: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3740">3740</th><td>    }</td></tr>
<tr><th id="3741">3741</th><td></td></tr>
<tr><th id="3742">3742</th><td>  <b>case</b> MCK_Reg13:</td></tr>
<tr><th id="3743">3743</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="3744">3744</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3745">3745</th><td>    <b>case</b> MCK_VFRC: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3746">3746</th><td>    <b>case</b> MCK_Reg12: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3747">3747</th><td>    <b>case</b> MCK_VSSRC: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3748">3748</th><td>    <b>case</b> MCK_SPILLTOVSRRC: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3749">3749</th><td>    }</td></tr>
<tr><th id="3750">3750</th><td></td></tr>
<tr><th id="3751">3751</th><td>  <b>case</b> MCK_Reg8:</td></tr>
<tr><th id="3752">3752</th><td>    <b>return</b> B == MCK_SPERC;</td></tr>
<tr><th id="3753">3753</th><td></td></tr>
<tr><th id="3754">3754</th><td>  <b>case</b> MCK_F4RC:</td></tr>
<tr><th id="3755">3755</th><td>    <b>return</b> B == MCK_VSSRC;</td></tr>
<tr><th id="3756">3756</th><td></td></tr>
<tr><th id="3757">3757</th><td>  <b>case</b> MCK_VFRC:</td></tr>
<tr><th id="3758">3758</th><td>    <b>return</b> B == MCK_VSSRC;</td></tr>
<tr><th id="3759">3759</th><td></td></tr>
<tr><th id="3760">3760</th><td>  <b>case</b> MCK_VRRC:</td></tr>
<tr><th id="3761">3761</th><td>    <b>return</b> B == MCK_VSRC;</td></tr>
<tr><th id="3762">3762</th><td></td></tr>
<tr><th id="3763">3763</th><td>  <b>case</b> MCK_VSLRC:</td></tr>
<tr><th id="3764">3764</th><td>    <b>return</b> B == MCK_VSRC;</td></tr>
<tr><th id="3765">3765</th><td></td></tr>
<tr><th id="3766">3766</th><td>  <b>case</b> MCK_Reg6:</td></tr>
<tr><th id="3767">3767</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="3768">3768</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3769">3769</th><td>    <b>case</b> MCK_G8RC: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3770">3770</th><td>    <b>case</b> MCK_G8RC_NOX0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3771">3771</th><td>    <b>case</b> MCK_SPILLTOVSRRC: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3772">3772</th><td>    }</td></tr>
<tr><th id="3773">3773</th><td></td></tr>
<tr><th id="3774">3774</th><td>  <b>case</b> MCK_Reg2:</td></tr>
<tr><th id="3775">3775</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="3776">3776</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3777">3777</th><td>    <b>case</b> MCK_GPRC: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3778">3778</th><td>    <b>case</b> MCK_GPRC_NOR0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3779">3779</th><td>    }</td></tr>
<tr><th id="3780">3780</th><td></td></tr>
<tr><th id="3781">3781</th><td>  <b>case</b> MCK_Reg18:</td></tr>
<tr><th id="3782">3782</th><td>    <b>return</b> B == MCK_VSRC;</td></tr>
<tr><th id="3783">3783</th><td></td></tr>
<tr><th id="3784">3784</th><td>  <b>case</b> MCK_Reg12:</td></tr>
<tr><th id="3785">3785</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="3786">3786</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3787">3787</th><td>    <b>case</b> MCK_VSSRC: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3788">3788</th><td>    <b>case</b> MCK_SPILLTOVSRRC: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3789">3789</th><td>    }</td></tr>
<tr><th id="3790">3790</th><td></td></tr>
<tr><th id="3791">3791</th><td>  <b>case</b> MCK_G8RC:</td></tr>
<tr><th id="3792">3792</th><td>    <b>return</b> B == MCK_SPILLTOVSRRC;</td></tr>
<tr><th id="3793">3793</th><td>  }</td></tr>
<tr><th id="3794">3794</th><td>}</td></tr>
<tr><th id="3795">3795</th><td></td></tr>
<tr><th id="3796">3796</th><td><em>static</em> <em>unsigned</em> validateOperandClass(MCParsedAsmOperand &amp;GOp, MatchClassKind Kind) {</td></tr>
<tr><th id="3797">3797</th><td>  PPCOperand &amp;Operand = (PPCOperand &amp;)GOp;</td></tr>
<tr><th id="3798">3798</th><td>  <b>if</b> (Kind == InvalidMatchClass)</td></tr>
<tr><th id="3799">3799</th><td>    <b>return</b> MCTargetAsmParser::Match_InvalidOperand;</td></tr>
<tr><th id="3800">3800</th><td></td></tr>
<tr><th id="3801">3801</th><td>  <b>if</b> (Operand.isToken() &amp;&amp; Kind &lt;= MCK_LAST_TOKEN)</td></tr>
<tr><th id="3802">3802</th><td>    <b>return</b> isSubclass(matchTokenString(Operand.getToken()), Kind) ?</td></tr>
<tr><th id="3803">3803</th><td>             MCTargetAsmParser::Match_Success :</td></tr>
<tr><th id="3804">3804</th><td>             MCTargetAsmParser::Match_InvalidOperand;</td></tr>
<tr><th id="3805">3805</th><td></td></tr>
<tr><th id="3806">3806</th><td>  <b>switch</b> (Kind) {</td></tr>
<tr><th id="3807">3807</th><td>  <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="3808">3808</th><td>  <i>// 'Imm' class</i></td></tr>
<tr><th id="3809">3809</th><td>  <b>case</b> MCK_Imm: {</td></tr>
<tr><th id="3810">3810</th><td>    DiagnosticPredicate DP(Operand.isImm());</td></tr>
<tr><th id="3811">3811</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="3812">3812</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="3813">3813</th><td>    <b>break</b>;</td></tr>
<tr><th id="3814">3814</th><td>    }</td></tr>
<tr><th id="3815">3815</th><td>  <i>// 'ATBitsAsHint' class</i></td></tr>
<tr><th id="3816">3816</th><td>  <b>case</b> MCK_ATBitsAsHint: {</td></tr>
<tr><th id="3817">3817</th><td>    DiagnosticPredicate DP(Operand.isATBitsAsHint());</td></tr>
<tr><th id="3818">3818</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="3819">3819</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="3820">3820</th><td>    <b>break</b>;</td></tr>
<tr><th id="3821">3821</th><td>    }</td></tr>
<tr><th id="3822">3822</th><td>  <i>// 'CRBitMask' class</i></td></tr>
<tr><th id="3823">3823</th><td>  <b>case</b> MCK_CRBitMask: {</td></tr>
<tr><th id="3824">3824</th><td>    DiagnosticPredicate DP(Operand.isCRBitMask());</td></tr>
<tr><th id="3825">3825</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="3826">3826</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="3827">3827</th><td>    <b>break</b>;</td></tr>
<tr><th id="3828">3828</th><td>    }</td></tr>
<tr><th id="3829">3829</th><td>  <i>// 'CondBr' class</i></td></tr>
<tr><th id="3830">3830</th><td>  <b>case</b> MCK_CondBr: {</td></tr>
<tr><th id="3831">3831</th><td>    DiagnosticPredicate DP(Operand.isCondBr());</td></tr>
<tr><th id="3832">3832</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="3833">3833</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="3834">3834</th><td>    <b>break</b>;</td></tr>
<tr><th id="3835">3835</th><td>    }</td></tr>
<tr><th id="3836">3836</th><td>  <i>// 'DirectBr' class</i></td></tr>
<tr><th id="3837">3837</th><td>  <b>case</b> MCK_DirectBr: {</td></tr>
<tr><th id="3838">3838</th><td>    DiagnosticPredicate DP(Operand.isDirectBr());</td></tr>
<tr><th id="3839">3839</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="3840">3840</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="3841">3841</th><td>    <b>break</b>;</td></tr>
<tr><th id="3842">3842</th><td>    }</td></tr>
<tr><th id="3843">3843</th><td>  <i>// 'DispRI34' class</i></td></tr>
<tr><th id="3844">3844</th><td>  <b>case</b> MCK_DispRI34: {</td></tr>
<tr><th id="3845">3845</th><td>    DiagnosticPredicate DP(Operand.isS34Imm());</td></tr>
<tr><th id="3846">3846</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="3847">3847</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="3848">3848</th><td>    <b>break</b>;</td></tr>
<tr><th id="3849">3849</th><td>    }</td></tr>
<tr><th id="3850">3850</th><td>  <i>// 'DispRI' class</i></td></tr>
<tr><th id="3851">3851</th><td>  <b>case</b> MCK_DispRI: {</td></tr>
<tr><th id="3852">3852</th><td>    DiagnosticPredicate DP(Operand.isS16Imm());</td></tr>
<tr><th id="3853">3853</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="3854">3854</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="3855">3855</th><td>    <b>break</b>;</td></tr>
<tr><th id="3856">3856</th><td>    }</td></tr>
<tr><th id="3857">3857</th><td>  <i>// 'DispRIX16' class</i></td></tr>
<tr><th id="3858">3858</th><td>  <b>case</b> MCK_DispRIX16: {</td></tr>
<tr><th id="3859">3859</th><td>    DiagnosticPredicate DP(Operand.isS16ImmX16());</td></tr>
<tr><th id="3860">3860</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="3861">3861</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="3862">3862</th><td>    <b>break</b>;</td></tr>
<tr><th id="3863">3863</th><td>    }</td></tr>
<tr><th id="3864">3864</th><td>  <i>// 'DispRIX' class</i></td></tr>
<tr><th id="3865">3865</th><td>  <b>case</b> MCK_DispRIX: {</td></tr>
<tr><th id="3866">3866</th><td>    DiagnosticPredicate DP(Operand.isS16ImmX4());</td></tr>
<tr><th id="3867">3867</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="3868">3868</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="3869">3869</th><td>    <b>break</b>;</td></tr>
<tr><th id="3870">3870</th><td>    }</td></tr>
<tr><th id="3871">3871</th><td>  <i>// 'DispSPE2' class</i></td></tr>
<tr><th id="3872">3872</th><td>  <b>case</b> MCK_DispSPE2: {</td></tr>
<tr><th id="3873">3873</th><td>    DiagnosticPredicate DP(Operand.isU6ImmX2());</td></tr>
<tr><th id="3874">3874</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="3875">3875</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="3876">3876</th><td>    <b>break</b>;</td></tr>
<tr><th id="3877">3877</th><td>    }</td></tr>
<tr><th id="3878">3878</th><td>  <i>// 'DispSPE4' class</i></td></tr>
<tr><th id="3879">3879</th><td>  <b>case</b> MCK_DispSPE4: {</td></tr>
<tr><th id="3880">3880</th><td>    DiagnosticPredicate DP(Operand.isU7ImmX4());</td></tr>
<tr><th id="3881">3881</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="3882">3882</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="3883">3883</th><td>    <b>break</b>;</td></tr>
<tr><th id="3884">3884</th><td>    }</td></tr>
<tr><th id="3885">3885</th><td>  <i>// 'DispSPE8' class</i></td></tr>
<tr><th id="3886">3886</th><td>  <b>case</b> MCK_DispSPE8: {</td></tr>
<tr><th id="3887">3887</th><td>    DiagnosticPredicate DP(Operand.isU8ImmX8());</td></tr>
<tr><th id="3888">3888</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="3889">3889</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="3890">3890</th><td>    <b>break</b>;</td></tr>
<tr><th id="3891">3891</th><td>    }</td></tr>
<tr><th id="3892">3892</th><td>  <i>// 'ImmZero' class</i></td></tr>
<tr><th id="3893">3893</th><td>  <b>case</b> MCK_ImmZero: {</td></tr>
<tr><th id="3894">3894</th><td>    DiagnosticPredicate DP(Operand.isImmZero());</td></tr>
<tr><th id="3895">3895</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="3896">3896</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="3897">3897</th><td>    <b>break</b>;</td></tr>
<tr><th id="3898">3898</th><td>    }</td></tr>
<tr><th id="3899">3899</th><td>  <i>// 'RegACCRC' class</i></td></tr>
<tr><th id="3900">3900</th><td>  <b>case</b> MCK_RegACCRC: {</td></tr>
<tr><th id="3901">3901</th><td>    DiagnosticPredicate DP(Operand.isACCRegNumber());</td></tr>
<tr><th id="3902">3902</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="3903">3903</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="3904">3904</th><td>    <b>break</b>;</td></tr>
<tr><th id="3905">3905</th><td>    }</td></tr>
<tr><th id="3906">3906</th><td>  <i>// 'RegCRBITRC' class</i></td></tr>
<tr><th id="3907">3907</th><td>  <b>case</b> MCK_RegCRBITRC: {</td></tr>
<tr><th id="3908">3908</th><td>    DiagnosticPredicate DP(Operand.isCRBitNumber());</td></tr>
<tr><th id="3909">3909</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="3910">3910</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="3911">3911</th><td>    <b>break</b>;</td></tr>
<tr><th id="3912">3912</th><td>    }</td></tr>
<tr><th id="3913">3913</th><td>  <i>// 'RegCRRC' class</i></td></tr>
<tr><th id="3914">3914</th><td>  <b>case</b> MCK_RegCRRC: {</td></tr>
<tr><th id="3915">3915</th><td>    DiagnosticPredicate DP(Operand.isCCRegNumber());</td></tr>
<tr><th id="3916">3916</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="3917">3917</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="3918">3918</th><td>    <b>break</b>;</td></tr>
<tr><th id="3919">3919</th><td>    }</td></tr>
<tr><th id="3920">3920</th><td>  <i>// 'RegF4RC' class</i></td></tr>
<tr><th id="3921">3921</th><td>  <b>case</b> MCK_RegF4RC: {</td></tr>
<tr><th id="3922">3922</th><td>    DiagnosticPredicate DP(Operand.isRegNumber());</td></tr>
<tr><th id="3923">3923</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="3924">3924</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="3925">3925</th><td>    <b>break</b>;</td></tr>
<tr><th id="3926">3926</th><td>    }</td></tr>
<tr><th id="3927">3927</th><td>  <i>// 'RegF8RC' class</i></td></tr>
<tr><th id="3928">3928</th><td>  <b>case</b> MCK_RegF8RC: {</td></tr>
<tr><th id="3929">3929</th><td>    DiagnosticPredicate DP(Operand.isRegNumber());</td></tr>
<tr><th id="3930">3930</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="3931">3931</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="3932">3932</th><td>    <b>break</b>;</td></tr>
<tr><th id="3933">3933</th><td>    }</td></tr>
<tr><th id="3934">3934</th><td>  <i>// 'RegG8RC' class</i></td></tr>
<tr><th id="3935">3935</th><td>  <b>case</b> MCK_RegG8RC: {</td></tr>
<tr><th id="3936">3936</th><td>    DiagnosticPredicate DP(Operand.isRegNumber());</td></tr>
<tr><th id="3937">3937</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="3938">3938</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="3939">3939</th><td>    <b>break</b>;</td></tr>
<tr><th id="3940">3940</th><td>    }</td></tr>
<tr><th id="3941">3941</th><td>  <i>// 'RegG8RCNoX0' class</i></td></tr>
<tr><th id="3942">3942</th><td>  <b>case</b> MCK_RegG8RCNoX0: {</td></tr>
<tr><th id="3943">3943</th><td>    DiagnosticPredicate DP(Operand.isRegNumber());</td></tr>
<tr><th id="3944">3944</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="3945">3945</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="3946">3946</th><td>    <b>break</b>;</td></tr>
<tr><th id="3947">3947</th><td>    }</td></tr>
<tr><th id="3948">3948</th><td>  <i>// 'RegGPRC' class</i></td></tr>
<tr><th id="3949">3949</th><td>  <b>case</b> MCK_RegGPRC: {</td></tr>
<tr><th id="3950">3950</th><td>    DiagnosticPredicate DP(Operand.isRegNumber());</td></tr>
<tr><th id="3951">3951</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="3952">3952</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="3953">3953</th><td>    <b>break</b>;</td></tr>
<tr><th id="3954">3954</th><td>    }</td></tr>
<tr><th id="3955">3955</th><td>  <i>// 'RegGPRCNoR0' class</i></td></tr>
<tr><th id="3956">3956</th><td>  <b>case</b> MCK_RegGPRCNoR0: {</td></tr>
<tr><th id="3957">3957</th><td>    DiagnosticPredicate DP(Operand.isRegNumber());</td></tr>
<tr><th id="3958">3958</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="3959">3959</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="3960">3960</th><td>    <b>break</b>;</td></tr>
<tr><th id="3961">3961</th><td>    }</td></tr>
<tr><th id="3962">3962</th><td>  <i>// 'RegGxRCNoR0' class</i></td></tr>
<tr><th id="3963">3963</th><td>  <b>case</b> MCK_RegGxRCNoR0: {</td></tr>
<tr><th id="3964">3964</th><td>    DiagnosticPredicate DP(Operand.isRegNumber());</td></tr>
<tr><th id="3965">3965</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="3966">3966</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="3967">3967</th><td>    <b>break</b>;</td></tr>
<tr><th id="3968">3968</th><td>    }</td></tr>
<tr><th id="3969">3969</th><td>  <i>// 'RegGxRC' class</i></td></tr>
<tr><th id="3970">3970</th><td>  <b>case</b> MCK_RegGxRC: {</td></tr>
<tr><th id="3971">3971</th><td>    DiagnosticPredicate DP(Operand.isRegNumber());</td></tr>
<tr><th id="3972">3972</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="3973">3973</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="3974">3974</th><td>    <b>break</b>;</td></tr>
<tr><th id="3975">3975</th><td>    }</td></tr>
<tr><th id="3976">3976</th><td>  <i>// 'RegSPE4RC' class</i></td></tr>
<tr><th id="3977">3977</th><td>  <b>case</b> MCK_RegSPE4RC: {</td></tr>
<tr><th id="3978">3978</th><td>    DiagnosticPredicate DP(Operand.isRegNumber());</td></tr>
<tr><th id="3979">3979</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="3980">3980</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="3981">3981</th><td>    <b>break</b>;</td></tr>
<tr><th id="3982">3982</th><td>    }</td></tr>
<tr><th id="3983">3983</th><td>  <i>// 'RegSPERC' class</i></td></tr>
<tr><th id="3984">3984</th><td>  <b>case</b> MCK_RegSPERC: {</td></tr>
<tr><th id="3985">3985</th><td>    DiagnosticPredicate DP(Operand.isRegNumber());</td></tr>
<tr><th id="3986">3986</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="3987">3987</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="3988">3988</th><td>    <b>break</b>;</td></tr>
<tr><th id="3989">3989</th><td>    }</td></tr>
<tr><th id="3990">3990</th><td>  <i>// 'RegSPILLTOVSRRC' class</i></td></tr>
<tr><th id="3991">3991</th><td>  <b>case</b> MCK_RegSPILLTOVSRRC: {</td></tr>
<tr><th id="3992">3992</th><td>    DiagnosticPredicate DP(Operand.isVSRegNumber());</td></tr>
<tr><th id="3993">3993</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="3994">3994</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="3995">3995</th><td>    <b>break</b>;</td></tr>
<tr><th id="3996">3996</th><td>    }</td></tr>
<tr><th id="3997">3997</th><td>  <i>// 'RegVFRC' class</i></td></tr>
<tr><th id="3998">3998</th><td>  <b>case</b> MCK_RegVFRC: {</td></tr>
<tr><th id="3999">3999</th><td>    DiagnosticPredicate DP(Operand.isRegNumber());</td></tr>
<tr><th id="4000">4000</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="4001">4001</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="4002">4002</th><td>    <b>break</b>;</td></tr>
<tr><th id="4003">4003</th><td>    }</td></tr>
<tr><th id="4004">4004</th><td>  <i>// 'RegVRRC' class</i></td></tr>
<tr><th id="4005">4005</th><td>  <b>case</b> MCK_RegVRRC: {</td></tr>
<tr><th id="4006">4006</th><td>    DiagnosticPredicate DP(Operand.isRegNumber());</td></tr>
<tr><th id="4007">4007</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="4008">4008</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="4009">4009</th><td>    <b>break</b>;</td></tr>
<tr><th id="4010">4010</th><td>    }</td></tr>
<tr><th id="4011">4011</th><td>  <i>// 'RegVSFRC' class</i></td></tr>
<tr><th id="4012">4012</th><td>  <b>case</b> MCK_RegVSFRC: {</td></tr>
<tr><th id="4013">4013</th><td>    DiagnosticPredicate DP(Operand.isVSRegNumber());</td></tr>
<tr><th id="4014">4014</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="4015">4015</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="4016">4016</th><td>    <b>break</b>;</td></tr>
<tr><th id="4017">4017</th><td>    }</td></tr>
<tr><th id="4018">4018</th><td>  <i>// 'RegVSRC' class</i></td></tr>
<tr><th id="4019">4019</th><td>  <b>case</b> MCK_RegVSRC: {</td></tr>
<tr><th id="4020">4020</th><td>    DiagnosticPredicate DP(Operand.isVSRegNumber());</td></tr>
<tr><th id="4021">4021</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="4022">4022</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="4023">4023</th><td>    <b>break</b>;</td></tr>
<tr><th id="4024">4024</th><td>    }</td></tr>
<tr><th id="4025">4025</th><td>  <i>// 'RegVSRpEvenRC' class</i></td></tr>
<tr><th id="4026">4026</th><td>  <b>case</b> MCK_RegVSRpEvenRC: {</td></tr>
<tr><th id="4027">4027</th><td>    DiagnosticPredicate DP(Operand.isVSRpEvenRegNumber());</td></tr>
<tr><th id="4028">4028</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="4029">4029</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="4030">4030</th><td>    <b>break</b>;</td></tr>
<tr><th id="4031">4031</th><td>    }</td></tr>
<tr><th id="4032">4032</th><td>  <i>// 'RegVSRpRC' class</i></td></tr>
<tr><th id="4033">4033</th><td>  <b>case</b> MCK_RegVSRpRC: {</td></tr>
<tr><th id="4034">4034</th><td>    DiagnosticPredicate DP(Operand.isVSRpEvenRegNumber());</td></tr>
<tr><th id="4035">4035</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="4036">4036</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="4037">4037</th><td>    <b>break</b>;</td></tr>
<tr><th id="4038">4038</th><td>    }</td></tr>
<tr><th id="4039">4039</th><td>  <i>// 'RegVSSRC' class</i></td></tr>
<tr><th id="4040">4040</th><td>  <b>case</b> MCK_RegVSSRC: {</td></tr>
<tr><th id="4041">4041</th><td>    DiagnosticPredicate DP(Operand.isVSRegNumber());</td></tr>
<tr><th id="4042">4042</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="4043">4043</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="4044">4044</th><td>    <b>break</b>;</td></tr>
<tr><th id="4045">4045</th><td>    }</td></tr>
<tr><th id="4046">4046</th><td>  <i>// 'S16Imm' class</i></td></tr>
<tr><th id="4047">4047</th><td>  <b>case</b> MCK_S16Imm: {</td></tr>
<tr><th id="4048">4048</th><td>    DiagnosticPredicate DP(Operand.isS16Imm());</td></tr>
<tr><th id="4049">4049</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="4050">4050</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="4051">4051</th><td>    <b>break</b>;</td></tr>
<tr><th id="4052">4052</th><td>    }</td></tr>
<tr><th id="4053">4053</th><td>  <i>// 'S17Imm' class</i></td></tr>
<tr><th id="4054">4054</th><td>  <b>case</b> MCK_S17Imm: {</td></tr>
<tr><th id="4055">4055</th><td>    DiagnosticPredicate DP(Operand.isS17Imm());</td></tr>
<tr><th id="4056">4056</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="4057">4057</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="4058">4058</th><td>    <b>break</b>;</td></tr>
<tr><th id="4059">4059</th><td>    }</td></tr>
<tr><th id="4060">4060</th><td>  <i>// 'S34Imm' class</i></td></tr>
<tr><th id="4061">4061</th><td>  <b>case</b> MCK_S34Imm: {</td></tr>
<tr><th id="4062">4062</th><td>    DiagnosticPredicate DP(Operand.isS34Imm());</td></tr>
<tr><th id="4063">4063</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="4064">4064</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="4065">4065</th><td>    <b>break</b>;</td></tr>
<tr><th id="4066">4066</th><td>    }</td></tr>
<tr><th id="4067">4067</th><td>  <i>// 'S5Imm' class</i></td></tr>
<tr><th id="4068">4068</th><td>  <b>case</b> MCK_S5Imm: {</td></tr>
<tr><th id="4069">4069</th><td>    DiagnosticPredicate DP(Operand.isS5Imm());</td></tr>
<tr><th id="4070">4070</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="4071">4071</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="4072">4072</th><td>    <b>break</b>;</td></tr>
<tr><th id="4073">4073</th><td>    }</td></tr>
<tr><th id="4074">4074</th><td>  <i>// 'TLSReg' class</i></td></tr>
<tr><th id="4075">4075</th><td>  <b>case</b> MCK_TLSReg: {</td></tr>
<tr><th id="4076">4076</th><td>    DiagnosticPredicate DP(Operand.isTLSReg());</td></tr>
<tr><th id="4077">4077</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="4078">4078</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="4079">4079</th><td>    <b>break</b>;</td></tr>
<tr><th id="4080">4080</th><td>    }</td></tr>
<tr><th id="4081">4081</th><td>  <i>// 'U10Imm' class</i></td></tr>
<tr><th id="4082">4082</th><td>  <b>case</b> MCK_U10Imm: {</td></tr>
<tr><th id="4083">4083</th><td>    DiagnosticPredicate DP(Operand.isU10Imm());</td></tr>
<tr><th id="4084">4084</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="4085">4085</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="4086">4086</th><td>    <b>break</b>;</td></tr>
<tr><th id="4087">4087</th><td>    }</td></tr>
<tr><th id="4088">4088</th><td>  <i>// 'U12Imm' class</i></td></tr>
<tr><th id="4089">4089</th><td>  <b>case</b> MCK_U12Imm: {</td></tr>
<tr><th id="4090">4090</th><td>    DiagnosticPredicate DP(Operand.isU12Imm());</td></tr>
<tr><th id="4091">4091</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="4092">4092</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="4093">4093</th><td>    <b>break</b>;</td></tr>
<tr><th id="4094">4094</th><td>    }</td></tr>
<tr><th id="4095">4095</th><td>  <i>// 'U16Imm' class</i></td></tr>
<tr><th id="4096">4096</th><td>  <b>case</b> MCK_U16Imm: {</td></tr>
<tr><th id="4097">4097</th><td>    DiagnosticPredicate DP(Operand.isU16Imm());</td></tr>
<tr><th id="4098">4098</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="4099">4099</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="4100">4100</th><td>    <b>break</b>;</td></tr>
<tr><th id="4101">4101</th><td>    }</td></tr>
<tr><th id="4102">4102</th><td>  <i>// 'U1Imm' class</i></td></tr>
<tr><th id="4103">4103</th><td>  <b>case</b> MCK_U1Imm: {</td></tr>
<tr><th id="4104">4104</th><td>    DiagnosticPredicate DP(Operand.isU1Imm());</td></tr>
<tr><th id="4105">4105</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="4106">4106</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="4107">4107</th><td>    <b>break</b>;</td></tr>
<tr><th id="4108">4108</th><td>    }</td></tr>
<tr><th id="4109">4109</th><td>  <i>// 'U2Imm' class</i></td></tr>
<tr><th id="4110">4110</th><td>  <b>case</b> MCK_U2Imm: {</td></tr>
<tr><th id="4111">4111</th><td>    DiagnosticPredicate DP(Operand.isU2Imm());</td></tr>
<tr><th id="4112">4112</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="4113">4113</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="4114">4114</th><td>    <b>break</b>;</td></tr>
<tr><th id="4115">4115</th><td>    }</td></tr>
<tr><th id="4116">4116</th><td>  <i>// 'U3Imm' class</i></td></tr>
<tr><th id="4117">4117</th><td>  <b>case</b> MCK_U3Imm: {</td></tr>
<tr><th id="4118">4118</th><td>    DiagnosticPredicate DP(Operand.isU3Imm());</td></tr>
<tr><th id="4119">4119</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="4120">4120</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="4121">4121</th><td>    <b>break</b>;</td></tr>
<tr><th id="4122">4122</th><td>    }</td></tr>
<tr><th id="4123">4123</th><td>  <i>// 'U4Imm' class</i></td></tr>
<tr><th id="4124">4124</th><td>  <b>case</b> MCK_U4Imm: {</td></tr>
<tr><th id="4125">4125</th><td>    DiagnosticPredicate DP(Operand.isU4Imm());</td></tr>
<tr><th id="4126">4126</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="4127">4127</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="4128">4128</th><td>    <b>break</b>;</td></tr>
<tr><th id="4129">4129</th><td>    }</td></tr>
<tr><th id="4130">4130</th><td>  <i>// 'U5Imm' class</i></td></tr>
<tr><th id="4131">4131</th><td>  <b>case</b> MCK_U5Imm: {</td></tr>
<tr><th id="4132">4132</th><td>    DiagnosticPredicate DP(Operand.isU5Imm());</td></tr>
<tr><th id="4133">4133</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="4134">4134</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="4135">4135</th><td>    <b>break</b>;</td></tr>
<tr><th id="4136">4136</th><td>    }</td></tr>
<tr><th id="4137">4137</th><td>  <i>// 'U6Imm' class</i></td></tr>
<tr><th id="4138">4138</th><td>  <b>case</b> MCK_U6Imm: {</td></tr>
<tr><th id="4139">4139</th><td>    DiagnosticPredicate DP(Operand.isU6Imm());</td></tr>
<tr><th id="4140">4140</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="4141">4141</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="4142">4142</th><td>    <b>break</b>;</td></tr>
<tr><th id="4143">4143</th><td>    }</td></tr>
<tr><th id="4144">4144</th><td>  <i>// 'U7Imm' class</i></td></tr>
<tr><th id="4145">4145</th><td>  <b>case</b> MCK_U7Imm: {</td></tr>
<tr><th id="4146">4146</th><td>    DiagnosticPredicate DP(Operand.isU7Imm());</td></tr>
<tr><th id="4147">4147</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="4148">4148</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="4149">4149</th><td>    <b>break</b>;</td></tr>
<tr><th id="4150">4150</th><td>    }</td></tr>
<tr><th id="4151">4151</th><td>  <i>// 'U8Imm' class</i></td></tr>
<tr><th id="4152">4152</th><td>  <b>case</b> MCK_U8Imm: {</td></tr>
<tr><th id="4153">4153</th><td>    DiagnosticPredicate DP(Operand.isU8Imm());</td></tr>
<tr><th id="4154">4154</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="4155">4155</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="4156">4156</th><td>    <b>break</b>;</td></tr>
<tr><th id="4157">4157</th><td>    }</td></tr>
<tr><th id="4158">4158</th><td>  } <i>// end switch (Kind)</i></td></tr>
<tr><th id="4159">4159</th><td></td></tr>
<tr><th id="4160">4160</th><td>  <b>if</b> (Operand.isReg()) {</td></tr>
<tr><th id="4161">4161</th><td>    MatchClassKind OpKind;</td></tr>
<tr><th id="4162">4162</th><td>    <b>switch</b> (Operand.getReg()) {</td></tr>
<tr><th id="4163">4163</th><td>    <b>default</b>: OpKind = InvalidMatchClass; <b>break</b>;</td></tr>
<tr><th id="4164">4164</th><td>    <b>case</b> PPC::R0: OpKind = MCK_GPRC; <b>break</b>;</td></tr>
<tr><th id="4165">4165</th><td>    <b>case</b> PPC::R1: OpKind = MCK_Reg2; <b>break</b>;</td></tr>
<tr><th id="4166">4166</th><td>    <b>case</b> PPC::R2: OpKind = MCK_Reg2; <b>break</b>;</td></tr>
<tr><th id="4167">4167</th><td>    <b>case</b> PPC::R3: OpKind = MCK_Reg2; <b>break</b>;</td></tr>
<tr><th id="4168">4168</th><td>    <b>case</b> PPC::R4: OpKind = MCK_Reg2; <b>break</b>;</td></tr>
<tr><th id="4169">4169</th><td>    <b>case</b> PPC::R5: OpKind = MCK_Reg2; <b>break</b>;</td></tr>
<tr><th id="4170">4170</th><td>    <b>case</b> PPC::R6: OpKind = MCK_Reg2; <b>break</b>;</td></tr>
<tr><th id="4171">4171</th><td>    <b>case</b> PPC::R7: OpKind = MCK_Reg2; <b>break</b>;</td></tr>
<tr><th id="4172">4172</th><td>    <b>case</b> PPC::R8: OpKind = MCK_Reg2; <b>break</b>;</td></tr>
<tr><th id="4173">4173</th><td>    <b>case</b> PPC::R9: OpKind = MCK_Reg2; <b>break</b>;</td></tr>
<tr><th id="4174">4174</th><td>    <b>case</b> PPC::R10: OpKind = MCK_Reg2; <b>break</b>;</td></tr>
<tr><th id="4175">4175</th><td>    <b>case</b> PPC::R11: OpKind = MCK_Reg2; <b>break</b>;</td></tr>
<tr><th id="4176">4176</th><td>    <b>case</b> PPC::R12: OpKind = MCK_Reg2; <b>break</b>;</td></tr>
<tr><th id="4177">4177</th><td>    <b>case</b> PPC::R13: OpKind = MCK_Reg2; <b>break</b>;</td></tr>
<tr><th id="4178">4178</th><td>    <b>case</b> PPC::R14: OpKind = MCK_Reg2; <b>break</b>;</td></tr>
<tr><th id="4179">4179</th><td>    <b>case</b> PPC::R15: OpKind = MCK_Reg2; <b>break</b>;</td></tr>
<tr><th id="4180">4180</th><td>    <b>case</b> PPC::R16: OpKind = MCK_Reg2; <b>break</b>;</td></tr>
<tr><th id="4181">4181</th><td>    <b>case</b> PPC::R17: OpKind = MCK_Reg2; <b>break</b>;</td></tr>
<tr><th id="4182">4182</th><td>    <b>case</b> PPC::R18: OpKind = MCK_Reg2; <b>break</b>;</td></tr>
<tr><th id="4183">4183</th><td>    <b>case</b> PPC::R19: OpKind = MCK_Reg2; <b>break</b>;</td></tr>
<tr><th id="4184">4184</th><td>    <b>case</b> PPC::R20: OpKind = MCK_Reg2; <b>break</b>;</td></tr>
<tr><th id="4185">4185</th><td>    <b>case</b> PPC::R21: OpKind = MCK_Reg2; <b>break</b>;</td></tr>
<tr><th id="4186">4186</th><td>    <b>case</b> PPC::R22: OpKind = MCK_Reg2; <b>break</b>;</td></tr>
<tr><th id="4187">4187</th><td>    <b>case</b> PPC::R23: OpKind = MCK_Reg2; <b>break</b>;</td></tr>
<tr><th id="4188">4188</th><td>    <b>case</b> PPC::R24: OpKind = MCK_Reg2; <b>break</b>;</td></tr>
<tr><th id="4189">4189</th><td>    <b>case</b> PPC::R25: OpKind = MCK_Reg2; <b>break</b>;</td></tr>
<tr><th id="4190">4190</th><td>    <b>case</b> PPC::R26: OpKind = MCK_Reg2; <b>break</b>;</td></tr>
<tr><th id="4191">4191</th><td>    <b>case</b> PPC::R27: OpKind = MCK_Reg2; <b>break</b>;</td></tr>
<tr><th id="4192">4192</th><td>    <b>case</b> PPC::R28: OpKind = MCK_Reg2; <b>break</b>;</td></tr>
<tr><th id="4193">4193</th><td>    <b>case</b> PPC::R29: OpKind = MCK_Reg2; <b>break</b>;</td></tr>
<tr><th id="4194">4194</th><td>    <b>case</b> PPC::R30: OpKind = MCK_Reg2; <b>break</b>;</td></tr>
<tr><th id="4195">4195</th><td>    <b>case</b> PPC::R31: OpKind = MCK_Reg2; <b>break</b>;</td></tr>
<tr><th id="4196">4196</th><td>    <b>case</b> PPC::X0: OpKind = MCK_G8RC; <b>break</b>;</td></tr>
<tr><th id="4197">4197</th><td>    <b>case</b> PPC::X1: OpKind = MCK_Reg6; <b>break</b>;</td></tr>
<tr><th id="4198">4198</th><td>    <b>case</b> PPC::X2: OpKind = MCK_Reg6; <b>break</b>;</td></tr>
<tr><th id="4199">4199</th><td>    <b>case</b> PPC::X3: OpKind = MCK_Reg6; <b>break</b>;</td></tr>
<tr><th id="4200">4200</th><td>    <b>case</b> PPC::X4: OpKind = MCK_Reg6; <b>break</b>;</td></tr>
<tr><th id="4201">4201</th><td>    <b>case</b> PPC::X5: OpKind = MCK_Reg6; <b>break</b>;</td></tr>
<tr><th id="4202">4202</th><td>    <b>case</b> PPC::X6: OpKind = MCK_Reg6; <b>break</b>;</td></tr>
<tr><th id="4203">4203</th><td>    <b>case</b> PPC::X7: OpKind = MCK_Reg6; <b>break</b>;</td></tr>
<tr><th id="4204">4204</th><td>    <b>case</b> PPC::X8: OpKind = MCK_Reg6; <b>break</b>;</td></tr>
<tr><th id="4205">4205</th><td>    <b>case</b> PPC::X9: OpKind = MCK_Reg6; <b>break</b>;</td></tr>
<tr><th id="4206">4206</th><td>    <b>case</b> PPC::X10: OpKind = MCK_Reg6; <b>break</b>;</td></tr>
<tr><th id="4207">4207</th><td>    <b>case</b> PPC::X11: OpKind = MCK_Reg6; <b>break</b>;</td></tr>
<tr><th id="4208">4208</th><td>    <b>case</b> PPC::X12: OpKind = MCK_Reg6; <b>break</b>;</td></tr>
<tr><th id="4209">4209</th><td>    <b>case</b> PPC::X13: OpKind = MCK_Reg6; <b>break</b>;</td></tr>
<tr><th id="4210">4210</th><td>    <b>case</b> PPC::X14: OpKind = MCK_Reg6; <b>break</b>;</td></tr>
<tr><th id="4211">4211</th><td>    <b>case</b> PPC::X15: OpKind = MCK_Reg6; <b>break</b>;</td></tr>
<tr><th id="4212">4212</th><td>    <b>case</b> PPC::X16: OpKind = MCK_Reg6; <b>break</b>;</td></tr>
<tr><th id="4213">4213</th><td>    <b>case</b> PPC::X17: OpKind = MCK_Reg6; <b>break</b>;</td></tr>
<tr><th id="4214">4214</th><td>    <b>case</b> PPC::X18: OpKind = MCK_Reg6; <b>break</b>;</td></tr>
<tr><th id="4215">4215</th><td>    <b>case</b> PPC::X19: OpKind = MCK_Reg6; <b>break</b>;</td></tr>
<tr><th id="4216">4216</th><td>    <b>case</b> PPC::X20: OpKind = MCK_Reg6; <b>break</b>;</td></tr>
<tr><th id="4217">4217</th><td>    <b>case</b> PPC::X21: OpKind = MCK_Reg6; <b>break</b>;</td></tr>
<tr><th id="4218">4218</th><td>    <b>case</b> PPC::X22: OpKind = MCK_Reg6; <b>break</b>;</td></tr>
<tr><th id="4219">4219</th><td>    <b>case</b> PPC::X23: OpKind = MCK_Reg6; <b>break</b>;</td></tr>
<tr><th id="4220">4220</th><td>    <b>case</b> PPC::X24: OpKind = MCK_Reg6; <b>break</b>;</td></tr>
<tr><th id="4221">4221</th><td>    <b>case</b> PPC::X25: OpKind = MCK_Reg6; <b>break</b>;</td></tr>
<tr><th id="4222">4222</th><td>    <b>case</b> PPC::X26: OpKind = MCK_Reg6; <b>break</b>;</td></tr>
<tr><th id="4223">4223</th><td>    <b>case</b> PPC::X27: OpKind = MCK_Reg6; <b>break</b>;</td></tr>
<tr><th id="4224">4224</th><td>    <b>case</b> PPC::X28: OpKind = MCK_Reg6; <b>break</b>;</td></tr>
<tr><th id="4225">4225</th><td>    <b>case</b> PPC::X29: OpKind = MCK_Reg6; <b>break</b>;</td></tr>
<tr><th id="4226">4226</th><td>    <b>case</b> PPC::X30: OpKind = MCK_Reg6; <b>break</b>;</td></tr>
<tr><th id="4227">4227</th><td>    <b>case</b> PPC::X31: OpKind = MCK_Reg6; <b>break</b>;</td></tr>
<tr><th id="4228">4228</th><td>    <b>case</b> PPC::S0: OpKind = MCK_SPERC; <b>break</b>;</td></tr>
<tr><th id="4229">4229</th><td>    <b>case</b> PPC::S1: OpKind = MCK_Reg8; <b>break</b>;</td></tr>
<tr><th id="4230">4230</th><td>    <b>case</b> PPC::S2: OpKind = MCK_Reg8; <b>break</b>;</td></tr>
<tr><th id="4231">4231</th><td>    <b>case</b> PPC::S3: OpKind = MCK_Reg8; <b>break</b>;</td></tr>
<tr><th id="4232">4232</th><td>    <b>case</b> PPC::S4: OpKind = MCK_Reg8; <b>break</b>;</td></tr>
<tr><th id="4233">4233</th><td>    <b>case</b> PPC::S5: OpKind = MCK_Reg8; <b>break</b>;</td></tr>
<tr><th id="4234">4234</th><td>    <b>case</b> PPC::S6: OpKind = MCK_Reg8; <b>break</b>;</td></tr>
<tr><th id="4235">4235</th><td>    <b>case</b> PPC::S7: OpKind = MCK_Reg8; <b>break</b>;</td></tr>
<tr><th id="4236">4236</th><td>    <b>case</b> PPC::S8: OpKind = MCK_Reg8; <b>break</b>;</td></tr>
<tr><th id="4237">4237</th><td>    <b>case</b> PPC::S9: OpKind = MCK_Reg8; <b>break</b>;</td></tr>
<tr><th id="4238">4238</th><td>    <b>case</b> PPC::S10: OpKind = MCK_Reg8; <b>break</b>;</td></tr>
<tr><th id="4239">4239</th><td>    <b>case</b> PPC::S11: OpKind = MCK_Reg8; <b>break</b>;</td></tr>
<tr><th id="4240">4240</th><td>    <b>case</b> PPC::S12: OpKind = MCK_Reg8; <b>break</b>;</td></tr>
<tr><th id="4241">4241</th><td>    <b>case</b> PPC::S13: OpKind = MCK_Reg8; <b>break</b>;</td></tr>
<tr><th id="4242">4242</th><td>    <b>case</b> PPC::S14: OpKind = MCK_Reg8; <b>break</b>;</td></tr>
<tr><th id="4243">4243</th><td>    <b>case</b> PPC::S15: OpKind = MCK_Reg8; <b>break</b>;</td></tr>
<tr><th id="4244">4244</th><td>    <b>case</b> PPC::S16: OpKind = MCK_Reg8; <b>break</b>;</td></tr>
<tr><th id="4245">4245</th><td>    <b>case</b> PPC::S17: OpKind = MCK_Reg8; <b>break</b>;</td></tr>
<tr><th id="4246">4246</th><td>    <b>case</b> PPC::S18: OpKind = MCK_Reg8; <b>break</b>;</td></tr>
<tr><th id="4247">4247</th><td>    <b>case</b> PPC::S19: OpKind = MCK_Reg8; <b>break</b>;</td></tr>
<tr><th id="4248">4248</th><td>    <b>case</b> PPC::S20: OpKind = MCK_Reg8; <b>break</b>;</td></tr>
<tr><th id="4249">4249</th><td>    <b>case</b> PPC::S21: OpKind = MCK_Reg8; <b>break</b>;</td></tr>
<tr><th id="4250">4250</th><td>    <b>case</b> PPC::S22: OpKind = MCK_Reg8; <b>break</b>;</td></tr>
<tr><th id="4251">4251</th><td>    <b>case</b> PPC::S23: OpKind = MCK_Reg8; <b>break</b>;</td></tr>
<tr><th id="4252">4252</th><td>    <b>case</b> PPC::S24: OpKind = MCK_Reg8; <b>break</b>;</td></tr>
<tr><th id="4253">4253</th><td>    <b>case</b> PPC::S25: OpKind = MCK_Reg8; <b>break</b>;</td></tr>
<tr><th id="4254">4254</th><td>    <b>case</b> PPC::S26: OpKind = MCK_Reg8; <b>break</b>;</td></tr>
<tr><th id="4255">4255</th><td>    <b>case</b> PPC::S27: OpKind = MCK_Reg8; <b>break</b>;</td></tr>
<tr><th id="4256">4256</th><td>    <b>case</b> PPC::S28: OpKind = MCK_Reg8; <b>break</b>;</td></tr>
<tr><th id="4257">4257</th><td>    <b>case</b> PPC::S29: OpKind = MCK_Reg8; <b>break</b>;</td></tr>
<tr><th id="4258">4258</th><td>    <b>case</b> PPC::S30: OpKind = MCK_Reg8; <b>break</b>;</td></tr>
<tr><th id="4259">4259</th><td>    <b>case</b> PPC::S31: OpKind = MCK_Reg8; <b>break</b>;</td></tr>
<tr><th id="4260">4260</th><td>    <b>case</b> PPC::F0: OpKind = MCK_Reg9; <b>break</b>;</td></tr>
<tr><th id="4261">4261</th><td>    <b>case</b> PPC::F1: OpKind = MCK_Reg9; <b>break</b>;</td></tr>
<tr><th id="4262">4262</th><td>    <b>case</b> PPC::F2: OpKind = MCK_Reg9; <b>break</b>;</td></tr>
<tr><th id="4263">4263</th><td>    <b>case</b> PPC::F3: OpKind = MCK_Reg9; <b>break</b>;</td></tr>
<tr><th id="4264">4264</th><td>    <b>case</b> PPC::F4: OpKind = MCK_Reg9; <b>break</b>;</td></tr>
<tr><th id="4265">4265</th><td>    <b>case</b> PPC::F5: OpKind = MCK_Reg9; <b>break</b>;</td></tr>
<tr><th id="4266">4266</th><td>    <b>case</b> PPC::F6: OpKind = MCK_Reg9; <b>break</b>;</td></tr>
<tr><th id="4267">4267</th><td>    <b>case</b> PPC::F7: OpKind = MCK_Reg9; <b>break</b>;</td></tr>
<tr><th id="4268">4268</th><td>    <b>case</b> PPC::F8: OpKind = MCK_Reg9; <b>break</b>;</td></tr>
<tr><th id="4269">4269</th><td>    <b>case</b> PPC::F9: OpKind = MCK_Reg9; <b>break</b>;</td></tr>
<tr><th id="4270">4270</th><td>    <b>case</b> PPC::F10: OpKind = MCK_Reg9; <b>break</b>;</td></tr>
<tr><th id="4271">4271</th><td>    <b>case</b> PPC::F11: OpKind = MCK_Reg9; <b>break</b>;</td></tr>
<tr><th id="4272">4272</th><td>    <b>case</b> PPC::F12: OpKind = MCK_Reg9; <b>break</b>;</td></tr>
<tr><th id="4273">4273</th><td>    <b>case</b> PPC::F13: OpKind = MCK_Reg9; <b>break</b>;</td></tr>
<tr><th id="4274">4274</th><td>    <b>case</b> PPC::F14: OpKind = MCK_F4RC; <b>break</b>;</td></tr>
<tr><th id="4275">4275</th><td>    <b>case</b> PPC::F15: OpKind = MCK_F4RC; <b>break</b>;</td></tr>
<tr><th id="4276">4276</th><td>    <b>case</b> PPC::F16: OpKind = MCK_F4RC; <b>break</b>;</td></tr>
<tr><th id="4277">4277</th><td>    <b>case</b> PPC::F17: OpKind = MCK_F4RC; <b>break</b>;</td></tr>
<tr><th id="4278">4278</th><td>    <b>case</b> PPC::F18: OpKind = MCK_F4RC; <b>break</b>;</td></tr>
<tr><th id="4279">4279</th><td>    <b>case</b> PPC::F19: OpKind = MCK_F4RC; <b>break</b>;</td></tr>
<tr><th id="4280">4280</th><td>    <b>case</b> PPC::F20: OpKind = MCK_F4RC; <b>break</b>;</td></tr>
<tr><th id="4281">4281</th><td>    <b>case</b> PPC::F21: OpKind = MCK_F4RC; <b>break</b>;</td></tr>
<tr><th id="4282">4282</th><td>    <b>case</b> PPC::F22: OpKind = MCK_F4RC; <b>break</b>;</td></tr>
<tr><th id="4283">4283</th><td>    <b>case</b> PPC::F23: OpKind = MCK_F4RC; <b>break</b>;</td></tr>
<tr><th id="4284">4284</th><td>    <b>case</b> PPC::F24: OpKind = MCK_F4RC; <b>break</b>;</td></tr>
<tr><th id="4285">4285</th><td>    <b>case</b> PPC::F25: OpKind = MCK_F4RC; <b>break</b>;</td></tr>
<tr><th id="4286">4286</th><td>    <b>case</b> PPC::F26: OpKind = MCK_F4RC; <b>break</b>;</td></tr>
<tr><th id="4287">4287</th><td>    <b>case</b> PPC::F27: OpKind = MCK_F4RC; <b>break</b>;</td></tr>
<tr><th id="4288">4288</th><td>    <b>case</b> PPC::F28: OpKind = MCK_F4RC; <b>break</b>;</td></tr>
<tr><th id="4289">4289</th><td>    <b>case</b> PPC::F29: OpKind = MCK_F4RC; <b>break</b>;</td></tr>
<tr><th id="4290">4290</th><td>    <b>case</b> PPC::F30: OpKind = MCK_F4RC; <b>break</b>;</td></tr>
<tr><th id="4291">4291</th><td>    <b>case</b> PPC::F31: OpKind = MCK_F4RC; <b>break</b>;</td></tr>
<tr><th id="4292">4292</th><td>    <b>case</b> PPC::VF0: OpKind = MCK_Reg13; <b>break</b>;</td></tr>
<tr><th id="4293">4293</th><td>    <b>case</b> PPC::VF1: OpKind = MCK_Reg13; <b>break</b>;</td></tr>
<tr><th id="4294">4294</th><td>    <b>case</b> PPC::VF2: OpKind = MCK_Reg13; <b>break</b>;</td></tr>
<tr><th id="4295">4295</th><td>    <b>case</b> PPC::VF3: OpKind = MCK_Reg13; <b>break</b>;</td></tr>
<tr><th id="4296">4296</th><td>    <b>case</b> PPC::VF4: OpKind = MCK_Reg13; <b>break</b>;</td></tr>
<tr><th id="4297">4297</th><td>    <b>case</b> PPC::VF5: OpKind = MCK_Reg13; <b>break</b>;</td></tr>
<tr><th id="4298">4298</th><td>    <b>case</b> PPC::VF6: OpKind = MCK_Reg13; <b>break</b>;</td></tr>
<tr><th id="4299">4299</th><td>    <b>case</b> PPC::VF7: OpKind = MCK_Reg13; <b>break</b>;</td></tr>
<tr><th id="4300">4300</th><td>    <b>case</b> PPC::VF8: OpKind = MCK_Reg13; <b>break</b>;</td></tr>
<tr><th id="4301">4301</th><td>    <b>case</b> PPC::VF9: OpKind = MCK_Reg13; <b>break</b>;</td></tr>
<tr><th id="4302">4302</th><td>    <b>case</b> PPC::VF10: OpKind = MCK_Reg13; <b>break</b>;</td></tr>
<tr><th id="4303">4303</th><td>    <b>case</b> PPC::VF11: OpKind = MCK_Reg13; <b>break</b>;</td></tr>
<tr><th id="4304">4304</th><td>    <b>case</b> PPC::VF12: OpKind = MCK_Reg13; <b>break</b>;</td></tr>
<tr><th id="4305">4305</th><td>    <b>case</b> PPC::VF13: OpKind = MCK_Reg13; <b>break</b>;</td></tr>
<tr><th id="4306">4306</th><td>    <b>case</b> PPC::VF14: OpKind = MCK_Reg13; <b>break</b>;</td></tr>
<tr><th id="4307">4307</th><td>    <b>case</b> PPC::VF15: OpKind = MCK_Reg13; <b>break</b>;</td></tr>
<tr><th id="4308">4308</th><td>    <b>case</b> PPC::VF16: OpKind = MCK_Reg13; <b>break</b>;</td></tr>
<tr><th id="4309">4309</th><td>    <b>case</b> PPC::VF17: OpKind = MCK_Reg13; <b>break</b>;</td></tr>
<tr><th id="4310">4310</th><td>    <b>case</b> PPC::VF18: OpKind = MCK_Reg13; <b>break</b>;</td></tr>
<tr><th id="4311">4311</th><td>    <b>case</b> PPC::VF19: OpKind = MCK_Reg13; <b>break</b>;</td></tr>
<tr><th id="4312">4312</th><td>    <b>case</b> PPC::VF20: OpKind = MCK_VFRC; <b>break</b>;</td></tr>
<tr><th id="4313">4313</th><td>    <b>case</b> PPC::VF21: OpKind = MCK_VFRC; <b>break</b>;</td></tr>
<tr><th id="4314">4314</th><td>    <b>case</b> PPC::VF22: OpKind = MCK_VFRC; <b>break</b>;</td></tr>
<tr><th id="4315">4315</th><td>    <b>case</b> PPC::VF23: OpKind = MCK_VFRC; <b>break</b>;</td></tr>
<tr><th id="4316">4316</th><td>    <b>case</b> PPC::VF24: OpKind = MCK_VFRC; <b>break</b>;</td></tr>
<tr><th id="4317">4317</th><td>    <b>case</b> PPC::VF25: OpKind = MCK_VFRC; <b>break</b>;</td></tr>
<tr><th id="4318">4318</th><td>    <b>case</b> PPC::VF26: OpKind = MCK_VFRC; <b>break</b>;</td></tr>
<tr><th id="4319">4319</th><td>    <b>case</b> PPC::VF27: OpKind = MCK_VFRC; <b>break</b>;</td></tr>
<tr><th id="4320">4320</th><td>    <b>case</b> PPC::VF28: OpKind = MCK_VFRC; <b>break</b>;</td></tr>
<tr><th id="4321">4321</th><td>    <b>case</b> PPC::VF29: OpKind = MCK_VFRC; <b>break</b>;</td></tr>
<tr><th id="4322">4322</th><td>    <b>case</b> PPC::VF30: OpKind = MCK_VFRC; <b>break</b>;</td></tr>
<tr><th id="4323">4323</th><td>    <b>case</b> PPC::VF31: OpKind = MCK_VFRC; <b>break</b>;</td></tr>
<tr><th id="4324">4324</th><td>    <b>case</b> PPC::V0: OpKind = MCK_Reg15; <b>break</b>;</td></tr>
<tr><th id="4325">4325</th><td>    <b>case</b> PPC::V1: OpKind = MCK_Reg15; <b>break</b>;</td></tr>
<tr><th id="4326">4326</th><td>    <b>case</b> PPC::V2: OpKind = MCK_Reg15; <b>break</b>;</td></tr>
<tr><th id="4327">4327</th><td>    <b>case</b> PPC::V3: OpKind = MCK_Reg15; <b>break</b>;</td></tr>
<tr><th id="4328">4328</th><td>    <b>case</b> PPC::V4: OpKind = MCK_Reg15; <b>break</b>;</td></tr>
<tr><th id="4329">4329</th><td>    <b>case</b> PPC::V5: OpKind = MCK_Reg15; <b>break</b>;</td></tr>
<tr><th id="4330">4330</th><td>    <b>case</b> PPC::V6: OpKind = MCK_Reg15; <b>break</b>;</td></tr>
<tr><th id="4331">4331</th><td>    <b>case</b> PPC::V7: OpKind = MCK_Reg15; <b>break</b>;</td></tr>
<tr><th id="4332">4332</th><td>    <b>case</b> PPC::V8: OpKind = MCK_Reg15; <b>break</b>;</td></tr>
<tr><th id="4333">4333</th><td>    <b>case</b> PPC::V9: OpKind = MCK_Reg15; <b>break</b>;</td></tr>
<tr><th id="4334">4334</th><td>    <b>case</b> PPC::V10: OpKind = MCK_Reg15; <b>break</b>;</td></tr>
<tr><th id="4335">4335</th><td>    <b>case</b> PPC::V11: OpKind = MCK_Reg15; <b>break</b>;</td></tr>
<tr><th id="4336">4336</th><td>    <b>case</b> PPC::V12: OpKind = MCK_Reg15; <b>break</b>;</td></tr>
<tr><th id="4337">4337</th><td>    <b>case</b> PPC::V13: OpKind = MCK_Reg15; <b>break</b>;</td></tr>
<tr><th id="4338">4338</th><td>    <b>case</b> PPC::V14: OpKind = MCK_Reg15; <b>break</b>;</td></tr>
<tr><th id="4339">4339</th><td>    <b>case</b> PPC::V15: OpKind = MCK_Reg15; <b>break</b>;</td></tr>
<tr><th id="4340">4340</th><td>    <b>case</b> PPC::V16: OpKind = MCK_Reg15; <b>break</b>;</td></tr>
<tr><th id="4341">4341</th><td>    <b>case</b> PPC::V17: OpKind = MCK_Reg15; <b>break</b>;</td></tr>
<tr><th id="4342">4342</th><td>    <b>case</b> PPC::V18: OpKind = MCK_Reg15; <b>break</b>;</td></tr>
<tr><th id="4343">4343</th><td>    <b>case</b> PPC::V19: OpKind = MCK_Reg15; <b>break</b>;</td></tr>
<tr><th id="4344">4344</th><td>    <b>case</b> PPC::V20: OpKind = MCK_VRRC; <b>break</b>;</td></tr>
<tr><th id="4345">4345</th><td>    <b>case</b> PPC::V21: OpKind = MCK_VRRC; <b>break</b>;</td></tr>
<tr><th id="4346">4346</th><td>    <b>case</b> PPC::V22: OpKind = MCK_VRRC; <b>break</b>;</td></tr>
<tr><th id="4347">4347</th><td>    <b>case</b> PPC::V23: OpKind = MCK_VRRC; <b>break</b>;</td></tr>
<tr><th id="4348">4348</th><td>    <b>case</b> PPC::V24: OpKind = MCK_VRRC; <b>break</b>;</td></tr>
<tr><th id="4349">4349</th><td>    <b>case</b> PPC::V25: OpKind = MCK_VRRC; <b>break</b>;</td></tr>
<tr><th id="4350">4350</th><td>    <b>case</b> PPC::V26: OpKind = MCK_VRRC; <b>break</b>;</td></tr>
<tr><th id="4351">4351</th><td>    <b>case</b> PPC::V27: OpKind = MCK_VRRC; <b>break</b>;</td></tr>
<tr><th id="4352">4352</th><td>    <b>case</b> PPC::V28: OpKind = MCK_VRRC; <b>break</b>;</td></tr>
<tr><th id="4353">4353</th><td>    <b>case</b> PPC::V29: OpKind = MCK_VRRC; <b>break</b>;</td></tr>
<tr><th id="4354">4354</th><td>    <b>case</b> PPC::V30: OpKind = MCK_VRRC; <b>break</b>;</td></tr>
<tr><th id="4355">4355</th><td>    <b>case</b> PPC::V31: OpKind = MCK_VRRC; <b>break</b>;</td></tr>
<tr><th id="4356">4356</th><td>    <b>case</b> PPC::VSL0: OpKind = MCK_Reg19; <b>break</b>;</td></tr>
<tr><th id="4357">4357</th><td>    <b>case</b> PPC::VSL1: OpKind = MCK_Reg19; <b>break</b>;</td></tr>
<tr><th id="4358">4358</th><td>    <b>case</b> PPC::VSL2: OpKind = MCK_Reg19; <b>break</b>;</td></tr>
<tr><th id="4359">4359</th><td>    <b>case</b> PPC::VSL3: OpKind = MCK_Reg19; <b>break</b>;</td></tr>
<tr><th id="4360">4360</th><td>    <b>case</b> PPC::VSL4: OpKind = MCK_Reg19; <b>break</b>;</td></tr>
<tr><th id="4361">4361</th><td>    <b>case</b> PPC::VSL5: OpKind = MCK_Reg19; <b>break</b>;</td></tr>
<tr><th id="4362">4362</th><td>    <b>case</b> PPC::VSL6: OpKind = MCK_Reg19; <b>break</b>;</td></tr>
<tr><th id="4363">4363</th><td>    <b>case</b> PPC::VSL7: OpKind = MCK_Reg19; <b>break</b>;</td></tr>
<tr><th id="4364">4364</th><td>    <b>case</b> PPC::VSL8: OpKind = MCK_Reg19; <b>break</b>;</td></tr>
<tr><th id="4365">4365</th><td>    <b>case</b> PPC::VSL9: OpKind = MCK_Reg19; <b>break</b>;</td></tr>
<tr><th id="4366">4366</th><td>    <b>case</b> PPC::VSL10: OpKind = MCK_Reg19; <b>break</b>;</td></tr>
<tr><th id="4367">4367</th><td>    <b>case</b> PPC::VSL11: OpKind = MCK_Reg19; <b>break</b>;</td></tr>
<tr><th id="4368">4368</th><td>    <b>case</b> PPC::VSL12: OpKind = MCK_Reg19; <b>break</b>;</td></tr>
<tr><th id="4369">4369</th><td>    <b>case</b> PPC::VSL13: OpKind = MCK_Reg19; <b>break</b>;</td></tr>
<tr><th id="4370">4370</th><td>    <b>case</b> PPC::VSL14: OpKind = MCK_VSLRC; <b>break</b>;</td></tr>
<tr><th id="4371">4371</th><td>    <b>case</b> PPC::VSL15: OpKind = MCK_VSLRC; <b>break</b>;</td></tr>
<tr><th id="4372">4372</th><td>    <b>case</b> PPC::VSL16: OpKind = MCK_VSLRC; <b>break</b>;</td></tr>
<tr><th id="4373">4373</th><td>    <b>case</b> PPC::VSL17: OpKind = MCK_VSLRC; <b>break</b>;</td></tr>
<tr><th id="4374">4374</th><td>    <b>case</b> PPC::VSL18: OpKind = MCK_VSLRC; <b>break</b>;</td></tr>
<tr><th id="4375">4375</th><td>    <b>case</b> PPC::VSL19: OpKind = MCK_VSLRC; <b>break</b>;</td></tr>
<tr><th id="4376">4376</th><td>    <b>case</b> PPC::VSL20: OpKind = MCK_VSLRC; <b>break</b>;</td></tr>
<tr><th id="4377">4377</th><td>    <b>case</b> PPC::VSL21: OpKind = MCK_VSLRC; <b>break</b>;</td></tr>
<tr><th id="4378">4378</th><td>    <b>case</b> PPC::VSL22: OpKind = MCK_VSLRC; <b>break</b>;</td></tr>
<tr><th id="4379">4379</th><td>    <b>case</b> PPC::VSL23: OpKind = MCK_VSLRC; <b>break</b>;</td></tr>
<tr><th id="4380">4380</th><td>    <b>case</b> PPC::VSL24: OpKind = MCK_VSLRC; <b>break</b>;</td></tr>
<tr><th id="4381">4381</th><td>    <b>case</b> PPC::VSL25: OpKind = MCK_VSLRC; <b>break</b>;</td></tr>
<tr><th id="4382">4382</th><td>    <b>case</b> PPC::VSL26: OpKind = MCK_VSLRC; <b>break</b>;</td></tr>
<tr><th id="4383">4383</th><td>    <b>case</b> PPC::VSL27: OpKind = MCK_VSLRC; <b>break</b>;</td></tr>
<tr><th id="4384">4384</th><td>    <b>case</b> PPC::VSL28: OpKind = MCK_VSLRC; <b>break</b>;</td></tr>
<tr><th id="4385">4385</th><td>    <b>case</b> PPC::VSL29: OpKind = MCK_VSLRC; <b>break</b>;</td></tr>
<tr><th id="4386">4386</th><td>    <b>case</b> PPC::VSL30: OpKind = MCK_VSLRC; <b>break</b>;</td></tr>
<tr><th id="4387">4387</th><td>    <b>case</b> PPC::VSL31: OpKind = MCK_VSLRC; <b>break</b>;</td></tr>
<tr><th id="4388">4388</th><td>    <b>case</b> PPC::VSRp0: OpKind = MCK_Reg21; <b>break</b>;</td></tr>
<tr><th id="4389">4389</th><td>    <b>case</b> PPC::VSRp1: OpKind = MCK_Reg21; <b>break</b>;</td></tr>
<tr><th id="4390">4390</th><td>    <b>case</b> PPC::VSRp2: OpKind = MCK_Reg21; <b>break</b>;</td></tr>
<tr><th id="4391">4391</th><td>    <b>case</b> PPC::VSRp3: OpKind = MCK_Reg21; <b>break</b>;</td></tr>
<tr><th id="4392">4392</th><td>    <b>case</b> PPC::VSRp4: OpKind = MCK_Reg21; <b>break</b>;</td></tr>
<tr><th id="4393">4393</th><td>    <b>case</b> PPC::VSRp5: OpKind = MCK_Reg21; <b>break</b>;</td></tr>
<tr><th id="4394">4394</th><td>    <b>case</b> PPC::VSRp6: OpKind = MCK_Reg21; <b>break</b>;</td></tr>
<tr><th id="4395">4395</th><td>    <b>case</b> PPC::VSRp7: OpKind = MCK_Reg22; <b>break</b>;</td></tr>
<tr><th id="4396">4396</th><td>    <b>case</b> PPC::VSRp8: OpKind = MCK_Reg22; <b>break</b>;</td></tr>
<tr><th id="4397">4397</th><td>    <b>case</b> PPC::VSRp9: OpKind = MCK_Reg22; <b>break</b>;</td></tr>
<tr><th id="4398">4398</th><td>    <b>case</b> PPC::VSRp10: OpKind = MCK_Reg22; <b>break</b>;</td></tr>
<tr><th id="4399">4399</th><td>    <b>case</b> PPC::VSRp11: OpKind = MCK_Reg22; <b>break</b>;</td></tr>
<tr><th id="4400">4400</th><td>    <b>case</b> PPC::VSRp12: OpKind = MCK_Reg22; <b>break</b>;</td></tr>
<tr><th id="4401">4401</th><td>    <b>case</b> PPC::VSRp13: OpKind = MCK_Reg22; <b>break</b>;</td></tr>
<tr><th id="4402">4402</th><td>    <b>case</b> PPC::VSRp14: OpKind = MCK_Reg22; <b>break</b>;</td></tr>
<tr><th id="4403">4403</th><td>    <b>case</b> PPC::VSRp15: OpKind = MCK_Reg22; <b>break</b>;</td></tr>
<tr><th id="4404">4404</th><td>    <b>case</b> PPC::VSRp16: OpKind = MCK_Reg25; <b>break</b>;</td></tr>
<tr><th id="4405">4405</th><td>    <b>case</b> PPC::VSRp17: OpKind = MCK_Reg25; <b>break</b>;</td></tr>
<tr><th id="4406">4406</th><td>    <b>case</b> PPC::VSRp18: OpKind = MCK_Reg25; <b>break</b>;</td></tr>
<tr><th id="4407">4407</th><td>    <b>case</b> PPC::VSRp19: OpKind = MCK_Reg25; <b>break</b>;</td></tr>
<tr><th id="4408">4408</th><td>    <b>case</b> PPC::VSRp20: OpKind = MCK_Reg25; <b>break</b>;</td></tr>
<tr><th id="4409">4409</th><td>    <b>case</b> PPC::VSRp21: OpKind = MCK_Reg25; <b>break</b>;</td></tr>
<tr><th id="4410">4410</th><td>    <b>case</b> PPC::VSRp22: OpKind = MCK_Reg25; <b>break</b>;</td></tr>
<tr><th id="4411">4411</th><td>    <b>case</b> PPC::VSRp23: OpKind = MCK_Reg25; <b>break</b>;</td></tr>
<tr><th id="4412">4412</th><td>    <b>case</b> PPC::VSRp24: OpKind = MCK_Reg25; <b>break</b>;</td></tr>
<tr><th id="4413">4413</th><td>    <b>case</b> PPC::VSRp25: OpKind = MCK_Reg25; <b>break</b>;</td></tr>
<tr><th id="4414">4414</th><td>    <b>case</b> PPC::VSRp26: OpKind = MCK_Reg26; <b>break</b>;</td></tr>
<tr><th id="4415">4415</th><td>    <b>case</b> PPC::VSRp27: OpKind = MCK_Reg26; <b>break</b>;</td></tr>
<tr><th id="4416">4416</th><td>    <b>case</b> PPC::VSRp28: OpKind = MCK_Reg26; <b>break</b>;</td></tr>
<tr><th id="4417">4417</th><td>    <b>case</b> PPC::VSRp29: OpKind = MCK_Reg26; <b>break</b>;</td></tr>
<tr><th id="4418">4418</th><td>    <b>case</b> PPC::VSRp30: OpKind = MCK_Reg26; <b>break</b>;</td></tr>
<tr><th id="4419">4419</th><td>    <b>case</b> PPC::VSRp31: OpKind = MCK_Reg26; <b>break</b>;</td></tr>
<tr><th id="4420">4420</th><td>    <b>case</b> PPC::ZERO: OpKind = MCK_GPRC_NOR0; <b>break</b>;</td></tr>
<tr><th id="4421">4421</th><td>    <b>case</b> PPC::ZERO8: OpKind = MCK_G8RC_NOX0; <b>break</b>;</td></tr>
<tr><th id="4422">4422</th><td>    <b>case</b> PPC::FP: OpKind = MCK_Reg2; <b>break</b>;</td></tr>
<tr><th id="4423">4423</th><td>    <b>case</b> PPC::FP8: OpKind = MCK_Reg6; <b>break</b>;</td></tr>
<tr><th id="4424">4424</th><td>    <b>case</b> PPC::BP: OpKind = MCK_Reg2; <b>break</b>;</td></tr>
<tr><th id="4425">4425</th><td>    <b>case</b> PPC::BP8: OpKind = MCK_Reg6; <b>break</b>;</td></tr>
<tr><th id="4426">4426</th><td>    <b>case</b> PPC::CR0LT: OpKind = MCK_CRBITRC; <b>break</b>;</td></tr>
<tr><th id="4427">4427</th><td>    <b>case</b> PPC::CR0GT: OpKind = MCK_CRBITRC; <b>break</b>;</td></tr>
<tr><th id="4428">4428</th><td>    <b>case</b> PPC::CR0EQ: OpKind = MCK_CRBITRC; <b>break</b>;</td></tr>
<tr><th id="4429">4429</th><td>    <b>case</b> PPC::CR0UN: OpKind = MCK_CRBITRC; <b>break</b>;</td></tr>
<tr><th id="4430">4430</th><td>    <b>case</b> PPC::CR1LT: OpKind = MCK_CRBITRC; <b>break</b>;</td></tr>
<tr><th id="4431">4431</th><td>    <b>case</b> PPC::CR1GT: OpKind = MCK_CRBITRC; <b>break</b>;</td></tr>
<tr><th id="4432">4432</th><td>    <b>case</b> PPC::CR1EQ: OpKind = MCK_CRBITRC; <b>break</b>;</td></tr>
<tr><th id="4433">4433</th><td>    <b>case</b> PPC::CR1UN: OpKind = MCK_CRBITRC; <b>break</b>;</td></tr>
<tr><th id="4434">4434</th><td>    <b>case</b> PPC::CR2LT: OpKind = MCK_CRBITRC; <b>break</b>;</td></tr>
<tr><th id="4435">4435</th><td>    <b>case</b> PPC::CR2GT: OpKind = MCK_CRBITRC; <b>break</b>;</td></tr>
<tr><th id="4436">4436</th><td>    <b>case</b> PPC::CR2EQ: OpKind = MCK_CRBITRC; <b>break</b>;</td></tr>
<tr><th id="4437">4437</th><td>    <b>case</b> PPC::CR2UN: OpKind = MCK_CRBITRC; <b>break</b>;</td></tr>
<tr><th id="4438">4438</th><td>    <b>case</b> PPC::CR3LT: OpKind = MCK_CRBITRC; <b>break</b>;</td></tr>
<tr><th id="4439">4439</th><td>    <b>case</b> PPC::CR3GT: OpKind = MCK_CRBITRC; <b>break</b>;</td></tr>
<tr><th id="4440">4440</th><td>    <b>case</b> PPC::CR3EQ: OpKind = MCK_CRBITRC; <b>break</b>;</td></tr>
<tr><th id="4441">4441</th><td>    <b>case</b> PPC::CR3UN: OpKind = MCK_CRBITRC; <b>break</b>;</td></tr>
<tr><th id="4442">4442</th><td>    <b>case</b> PPC::CR4LT: OpKind = MCK_CRBITRC; <b>break</b>;</td></tr>
<tr><th id="4443">4443</th><td>    <b>case</b> PPC::CR4GT: OpKind = MCK_CRBITRC; <b>break</b>;</td></tr>
<tr><th id="4444">4444</th><td>    <b>case</b> PPC::CR4EQ: OpKind = MCK_CRBITRC; <b>break</b>;</td></tr>
<tr><th id="4445">4445</th><td>    <b>case</b> PPC::CR4UN: OpKind = MCK_CRBITRC; <b>break</b>;</td></tr>
<tr><th id="4446">4446</th><td>    <b>case</b> PPC::CR5LT: OpKind = MCK_CRBITRC; <b>break</b>;</td></tr>
<tr><th id="4447">4447</th><td>    <b>case</b> PPC::CR5GT: OpKind = MCK_CRBITRC; <b>break</b>;</td></tr>
<tr><th id="4448">4448</th><td>    <b>case</b> PPC::CR5EQ: OpKind = MCK_CRBITRC; <b>break</b>;</td></tr>
<tr><th id="4449">4449</th><td>    <b>case</b> PPC::CR5UN: OpKind = MCK_CRBITRC; <b>break</b>;</td></tr>
<tr><th id="4450">4450</th><td>    <b>case</b> PPC::CR6LT: OpKind = MCK_CRBITRC; <b>break</b>;</td></tr>
<tr><th id="4451">4451</th><td>    <b>case</b> PPC::CR6GT: OpKind = MCK_CRBITRC; <b>break</b>;</td></tr>
<tr><th id="4452">4452</th><td>    <b>case</b> PPC::CR6EQ: OpKind = MCK_CRBITRC; <b>break</b>;</td></tr>
<tr><th id="4453">4453</th><td>    <b>case</b> PPC::CR6UN: OpKind = MCK_CRBITRC; <b>break</b>;</td></tr>
<tr><th id="4454">4454</th><td>    <b>case</b> PPC::CR7LT: OpKind = MCK_CRBITRC; <b>break</b>;</td></tr>
<tr><th id="4455">4455</th><td>    <b>case</b> PPC::CR7GT: OpKind = MCK_CRBITRC; <b>break</b>;</td></tr>
<tr><th id="4456">4456</th><td>    <b>case</b> PPC::CR7EQ: OpKind = MCK_CRBITRC; <b>break</b>;</td></tr>
<tr><th id="4457">4457</th><td>    <b>case</b> PPC::CR7UN: OpKind = MCK_CRBITRC; <b>break</b>;</td></tr>
<tr><th id="4458">4458</th><td>    <b>case</b> PPC::CR0: OpKind = MCK_CRRC; <b>break</b>;</td></tr>
<tr><th id="4459">4459</th><td>    <b>case</b> PPC::CR1: OpKind = MCK_CRRC; <b>break</b>;</td></tr>
<tr><th id="4460">4460</th><td>    <b>case</b> PPC::CR2: OpKind = MCK_CRRC; <b>break</b>;</td></tr>
<tr><th id="4461">4461</th><td>    <b>case</b> PPC::CR3: OpKind = MCK_CRRC; <b>break</b>;</td></tr>
<tr><th id="4462">4462</th><td>    <b>case</b> PPC::CR4: OpKind = MCK_CRRC; <b>break</b>;</td></tr>
<tr><th id="4463">4463</th><td>    <b>case</b> PPC::CR5: OpKind = MCK_CRRC; <b>break</b>;</td></tr>
<tr><th id="4464">4464</th><td>    <b>case</b> PPC::CR6: OpKind = MCK_CRRC; <b>break</b>;</td></tr>
<tr><th id="4465">4465</th><td>    <b>case</b> PPC::CR7: OpKind = MCK_CRRC; <b>break</b>;</td></tr>
<tr><th id="4466">4466</th><td>    <b>case</b> PPC::CTR: OpKind = MCK_CTRRC; <b>break</b>;</td></tr>
<tr><th id="4467">4467</th><td>    <b>case</b> PPC::CTR8: OpKind = MCK_CTRRC8; <b>break</b>;</td></tr>
<tr><th id="4468">4468</th><td>    <b>case</b> PPC::VRSAVE: OpKind = MCK_VRSAVERC; <b>break</b>;</td></tr>
<tr><th id="4469">4469</th><td>    <b>case</b> PPC::XER: OpKind = MCK_CARRYRC; <b>break</b>;</td></tr>
<tr><th id="4470">4470</th><td>    <b>case</b> PPC::CARRY: OpKind = MCK_CARRYRC; <b>break</b>;</td></tr>
<tr><th id="4471">4471</th><td>    <b>case</b> PPC::ACC0: OpKind = MCK_Reg33; <b>break</b>;</td></tr>
<tr><th id="4472">4472</th><td>    <b>case</b> PPC::ACC1: OpKind = MCK_Reg33; <b>break</b>;</td></tr>
<tr><th id="4473">4473</th><td>    <b>case</b> PPC::ACC2: OpKind = MCK_Reg33; <b>break</b>;</td></tr>
<tr><th id="4474">4474</th><td>    <b>case</b> PPC::ACC3: OpKind = MCK_Reg34; <b>break</b>;</td></tr>
<tr><th id="4475">4475</th><td>    <b>case</b> PPC::ACC4: OpKind = MCK_ACCRC; <b>break</b>;</td></tr>
<tr><th id="4476">4476</th><td>    <b>case</b> PPC::ACC5: OpKind = MCK_ACCRC; <b>break</b>;</td></tr>
<tr><th id="4477">4477</th><td>    <b>case</b> PPC::ACC6: OpKind = MCK_ACCRC; <b>break</b>;</td></tr>
<tr><th id="4478">4478</th><td>    <b>case</b> PPC::ACC7: OpKind = MCK_ACCRC; <b>break</b>;</td></tr>
<tr><th id="4479">4479</th><td>    <b>case</b> PPC::UACC0: OpKind = MCK_Reg36; <b>break</b>;</td></tr>
<tr><th id="4480">4480</th><td>    <b>case</b> PPC::UACC1: OpKind = MCK_Reg36; <b>break</b>;</td></tr>
<tr><th id="4481">4481</th><td>    <b>case</b> PPC::UACC2: OpKind = MCK_Reg36; <b>break</b>;</td></tr>
<tr><th id="4482">4482</th><td>    <b>case</b> PPC::UACC3: OpKind = MCK_Reg37; <b>break</b>;</td></tr>
<tr><th id="4483">4483</th><td>    <b>case</b> PPC::UACC4: OpKind = MCK_UACCRC; <b>break</b>;</td></tr>
<tr><th id="4484">4484</th><td>    <b>case</b> PPC::UACC5: OpKind = MCK_UACCRC; <b>break</b>;</td></tr>
<tr><th id="4485">4485</th><td>    <b>case</b> PPC::UACC6: OpKind = MCK_UACCRC; <b>break</b>;</td></tr>
<tr><th id="4486">4486</th><td>    <b>case</b> PPC::UACC7: OpKind = MCK_UACCRC; <b>break</b>;</td></tr>
<tr><th id="4487">4487</th><td>    }</td></tr>
<tr><th id="4488">4488</th><td>    <b>return</b> isSubclass(OpKind, Kind) ? (<em>unsigned</em>)MCTargetAsmParser::Match_Success :</td></tr>
<tr><th id="4489">4489</th><td>                                      getDiagKindFromRegisterClass(Kind);</td></tr>
<tr><th id="4490">4490</th><td>  }</td></tr>
<tr><th id="4491">4491</th><td></td></tr>
<tr><th id="4492">4492</th><td>  <b>if</b> (Kind &gt; MCK_LAST_TOKEN &amp;&amp; Kind &lt;= MCK_LAST_REGISTER)</td></tr>
<tr><th id="4493">4493</th><td>    <b>return</b> getDiagKindFromRegisterClass(Kind);</td></tr>
<tr><th id="4494">4494</th><td></td></tr>
<tr><th id="4495">4495</th><td>  <b>return</b> MCTargetAsmParser::Match_InvalidOperand;</td></tr>
<tr><th id="4496">4496</th><td>}</td></tr>
<tr><th id="4497">4497</th><td></td></tr>
<tr><th id="4498">4498</th><td><u>#ifndef NDEBUG</u></td></tr>
<tr><th id="4499">4499</th><td><em>const</em> <em>char</em> *getMatchClassName(MatchClassKind Kind) {</td></tr>
<tr><th id="4500">4500</th><td>  <b>switch</b> (Kind) {</td></tr>
<tr><th id="4501">4501</th><td>  <b>case</b> InvalidMatchClass: <b>return</b> <q>"InvalidMatchClass"</q>;</td></tr>
<tr><th id="4502">4502</th><td>  <b>case</b> OptionalMatchClass: <b>return</b> <q>"OptionalMatchClass"</q>;</td></tr>
<tr><th id="4503">4503</th><td>  <b>case</b> MCK__DOT_: <b>return</b> <q>"MCK__DOT_"</q>;</td></tr>
<tr><th id="4504">4504</th><td>  <b>case</b> MCK_0: <b>return</b> <q>"MCK_0"</q>;</td></tr>
<tr><th id="4505">4505</th><td>  <b>case</b> MCK_1: <b>return</b> <q>"MCK_1"</q>;</td></tr>
<tr><th id="4506">4506</th><td>  <b>case</b> MCK_2: <b>return</b> <q>"MCK_2"</q>;</td></tr>
<tr><th id="4507">4507</th><td>  <b>case</b> MCK_3: <b>return</b> <q>"MCK_3"</q>;</td></tr>
<tr><th id="4508">4508</th><td>  <b>case</b> MCK_4: <b>return</b> <q>"MCK_4"</q>;</td></tr>
<tr><th id="4509">4509</th><td>  <b>case</b> MCK_5: <b>return</b> <q>"MCK_5"</q>;</td></tr>
<tr><th id="4510">4510</th><td>  <b>case</b> MCK_6: <b>return</b> <q>"MCK_6"</q>;</td></tr>
<tr><th id="4511">4511</th><td>  <b>case</b> MCK_7: <b>return</b> <q>"MCK_7"</q>;</td></tr>
<tr><th id="4512">4512</th><td>  <b>case</b> MCK_crD: <b>return</b> <q>"MCK_crD"</q>;</td></tr>
<tr><th id="4513">4513</th><td>  <b>case</b> MCK_CTRRC: <b>return</b> <q>"MCK_CTRRC"</q>;</td></tr>
<tr><th id="4514">4514</th><td>  <b>case</b> MCK_CTRRC8: <b>return</b> <q>"MCK_CTRRC8"</q>;</td></tr>
<tr><th id="4515">4515</th><td>  <b>case</b> MCK_VRSAVERC: <b>return</b> <q>"MCK_VRSAVERC"</q>;</td></tr>
<tr><th id="4516">4516</th><td>  <b>case</b> MCK_CARRYRC: <b>return</b> <q>"MCK_CARRYRC"</q>;</td></tr>
<tr><th id="4517">4517</th><td>  <b>case</b> MCK_Reg36: <b>return</b> <q>"MCK_Reg36"</q>;</td></tr>
<tr><th id="4518">4518</th><td>  <b>case</b> MCK_Reg33: <b>return</b> <q>"MCK_Reg33"</q>;</td></tr>
<tr><th id="4519">4519</th><td>  <b>case</b> MCK_Reg37: <b>return</b> <q>"MCK_Reg37"</q>;</td></tr>
<tr><th id="4520">4520</th><td>  <b>case</b> MCK_Reg34: <b>return</b> <q>"MCK_Reg34"</q>;</td></tr>
<tr><th id="4521">4521</th><td>  <b>case</b> MCK_Reg21: <b>return</b> <q>"MCK_Reg21"</q>;</td></tr>
<tr><th id="4522">4522</th><td>  <b>case</b> MCK_ACCRC: <b>return</b> <q>"MCK_ACCRC"</q>;</td></tr>
<tr><th id="4523">4523</th><td>  <b>case</b> MCK_CRRC: <b>return</b> <q>"MCK_CRRC"</q>;</td></tr>
<tr><th id="4524">4524</th><td>  <b>case</b> MCK_UACCRC: <b>return</b> <q>"MCK_UACCRC"</q>;</td></tr>
<tr><th id="4525">4525</th><td>  <b>case</b> MCK_Reg25: <b>return</b> <q>"MCK_Reg25"</q>;</td></tr>
<tr><th id="4526">4526</th><td>  <b>case</b> MCK_Reg19: <b>return</b> <q>"MCK_Reg19"</q>;</td></tr>
<tr><th id="4527">4527</th><td>  <b>case</b> MCK_Reg9: <b>return</b> <q>"MCK_Reg9"</q>;</td></tr>
<tr><th id="4528">4528</th><td>  <b>case</b> MCK_Reg26: <b>return</b> <q>"MCK_Reg26"</q>;</td></tr>
<tr><th id="4529">4529</th><td>  <b>case</b> MCK_Reg22: <b>return</b> <q>"MCK_Reg22"</q>;</td></tr>
<tr><th id="4530">4530</th><td>  <b>case</b> MCK_Reg24: <b>return</b> <q>"MCK_Reg24"</q>;</td></tr>
<tr><th id="4531">4531</th><td>  <b>case</b> MCK_Reg15: <b>return</b> <q>"MCK_Reg15"</q>;</td></tr>
<tr><th id="4532">4532</th><td>  <b>case</b> MCK_Reg13: <b>return</b> <q>"MCK_Reg13"</q>;</td></tr>
<tr><th id="4533">4533</th><td>  <b>case</b> MCK_Reg8: <b>return</b> <q>"MCK_Reg8"</q>;</td></tr>
<tr><th id="4534">4534</th><td>  <b>case</b> MCK_CRBITRC: <b>return</b> <q>"MCK_CRBITRC"</q>;</td></tr>
<tr><th id="4535">4535</th><td>  <b>case</b> MCK_F4RC: <b>return</b> <q>"MCK_F4RC"</q>;</td></tr>
<tr><th id="4536">4536</th><td>  <b>case</b> MCK_SPERC: <b>return</b> <q>"MCK_SPERC"</q>;</td></tr>
<tr><th id="4537">4537</th><td>  <b>case</b> MCK_VFRC: <b>return</b> <q>"MCK_VFRC"</q>;</td></tr>
<tr><th id="4538">4538</th><td>  <b>case</b> MCK_VRRC: <b>return</b> <q>"MCK_VRRC"</q>;</td></tr>
<tr><th id="4539">4539</th><td>  <b>case</b> MCK_VSLRC: <b>return</b> <q>"MCK_VSLRC"</q>;</td></tr>
<tr><th id="4540">4540</th><td>  <b>case</b> MCK_VSRpRC: <b>return</b> <q>"MCK_VSRpRC"</q>;</td></tr>
<tr><th id="4541">4541</th><td>  <b>case</b> MCK_Reg6: <b>return</b> <q>"MCK_Reg6"</q>;</td></tr>
<tr><th id="4542">4542</th><td>  <b>case</b> MCK_Reg2: <b>return</b> <q>"MCK_Reg2"</q>;</td></tr>
<tr><th id="4543">4543</th><td>  <b>case</b> MCK_Reg18: <b>return</b> <q>"MCK_Reg18"</q>;</td></tr>
<tr><th id="4544">4544</th><td>  <b>case</b> MCK_Reg12: <b>return</b> <q>"MCK_Reg12"</q>;</td></tr>
<tr><th id="4545">4545</th><td>  <b>case</b> MCK_G8RC: <b>return</b> <q>"MCK_G8RC"</q>;</td></tr>
<tr><th id="4546">4546</th><td>  <b>case</b> MCK_G8RC_NOX0: <b>return</b> <q>"MCK_G8RC_NOX0"</q>;</td></tr>
<tr><th id="4547">4547</th><td>  <b>case</b> MCK_GPRC: <b>return</b> <q>"MCK_GPRC"</q>;</td></tr>
<tr><th id="4548">4548</th><td>  <b>case</b> MCK_GPRC_NOR0: <b>return</b> <q>"MCK_GPRC_NOR0"</q>;</td></tr>
<tr><th id="4549">4549</th><td>  <b>case</b> MCK_VSRC: <b>return</b> <q>"MCK_VSRC"</q>;</td></tr>
<tr><th id="4550">4550</th><td>  <b>case</b> MCK_VSSRC: <b>return</b> <q>"MCK_VSSRC"</q>;</td></tr>
<tr><th id="4551">4551</th><td>  <b>case</b> MCK_SPILLTOVSRRC: <b>return</b> <q>"MCK_SPILLTOVSRRC"</q>;</td></tr>
<tr><th id="4552">4552</th><td>  <b>case</b> MCK_Imm: <b>return</b> <q>"MCK_Imm"</q>;</td></tr>
<tr><th id="4553">4553</th><td>  <b>case</b> MCK_ATBitsAsHint: <b>return</b> <q>"MCK_ATBitsAsHint"</q>;</td></tr>
<tr><th id="4554">4554</th><td>  <b>case</b> MCK_CRBitMask: <b>return</b> <q>"MCK_CRBitMask"</q>;</td></tr>
<tr><th id="4555">4555</th><td>  <b>case</b> MCK_CondBr: <b>return</b> <q>"MCK_CondBr"</q>;</td></tr>
<tr><th id="4556">4556</th><td>  <b>case</b> MCK_DirectBr: <b>return</b> <q>"MCK_DirectBr"</q>;</td></tr>
<tr><th id="4557">4557</th><td>  <b>case</b> MCK_DispRI34: <b>return</b> <q>"MCK_DispRI34"</q>;</td></tr>
<tr><th id="4558">4558</th><td>  <b>case</b> MCK_DispRI: <b>return</b> <q>"MCK_DispRI"</q>;</td></tr>
<tr><th id="4559">4559</th><td>  <b>case</b> MCK_DispRIX16: <b>return</b> <q>"MCK_DispRIX16"</q>;</td></tr>
<tr><th id="4560">4560</th><td>  <b>case</b> MCK_DispRIX: <b>return</b> <q>"MCK_DispRIX"</q>;</td></tr>
<tr><th id="4561">4561</th><td>  <b>case</b> MCK_DispSPE2: <b>return</b> <q>"MCK_DispSPE2"</q>;</td></tr>
<tr><th id="4562">4562</th><td>  <b>case</b> MCK_DispSPE4: <b>return</b> <q>"MCK_DispSPE4"</q>;</td></tr>
<tr><th id="4563">4563</th><td>  <b>case</b> MCK_DispSPE8: <b>return</b> <q>"MCK_DispSPE8"</q>;</td></tr>
<tr><th id="4564">4564</th><td>  <b>case</b> MCK_ImmZero: <b>return</b> <q>"MCK_ImmZero"</q>;</td></tr>
<tr><th id="4565">4565</th><td>  <b>case</b> MCK_RegACCRC: <b>return</b> <q>"MCK_RegACCRC"</q>;</td></tr>
<tr><th id="4566">4566</th><td>  <b>case</b> MCK_RegCRBITRC: <b>return</b> <q>"MCK_RegCRBITRC"</q>;</td></tr>
<tr><th id="4567">4567</th><td>  <b>case</b> MCK_RegCRRC: <b>return</b> <q>"MCK_RegCRRC"</q>;</td></tr>
<tr><th id="4568">4568</th><td>  <b>case</b> MCK_RegF4RC: <b>return</b> <q>"MCK_RegF4RC"</q>;</td></tr>
<tr><th id="4569">4569</th><td>  <b>case</b> MCK_RegF8RC: <b>return</b> <q>"MCK_RegF8RC"</q>;</td></tr>
<tr><th id="4570">4570</th><td>  <b>case</b> MCK_RegG8RC: <b>return</b> <q>"MCK_RegG8RC"</q>;</td></tr>
<tr><th id="4571">4571</th><td>  <b>case</b> MCK_RegG8RCNoX0: <b>return</b> <q>"MCK_RegG8RCNoX0"</q>;</td></tr>
<tr><th id="4572">4572</th><td>  <b>case</b> MCK_RegGPRC: <b>return</b> <q>"MCK_RegGPRC"</q>;</td></tr>
<tr><th id="4573">4573</th><td>  <b>case</b> MCK_RegGPRCNoR0: <b>return</b> <q>"MCK_RegGPRCNoR0"</q>;</td></tr>
<tr><th id="4574">4574</th><td>  <b>case</b> MCK_RegGxRCNoR0: <b>return</b> <q>"MCK_RegGxRCNoR0"</q>;</td></tr>
<tr><th id="4575">4575</th><td>  <b>case</b> MCK_RegGxRC: <b>return</b> <q>"MCK_RegGxRC"</q>;</td></tr>
<tr><th id="4576">4576</th><td>  <b>case</b> MCK_RegSPE4RC: <b>return</b> <q>"MCK_RegSPE4RC"</q>;</td></tr>
<tr><th id="4577">4577</th><td>  <b>case</b> MCK_RegSPERC: <b>return</b> <q>"MCK_RegSPERC"</q>;</td></tr>
<tr><th id="4578">4578</th><td>  <b>case</b> MCK_RegSPILLTOVSRRC: <b>return</b> <q>"MCK_RegSPILLTOVSRRC"</q>;</td></tr>
<tr><th id="4579">4579</th><td>  <b>case</b> MCK_RegVFRC: <b>return</b> <q>"MCK_RegVFRC"</q>;</td></tr>
<tr><th id="4580">4580</th><td>  <b>case</b> MCK_RegVRRC: <b>return</b> <q>"MCK_RegVRRC"</q>;</td></tr>
<tr><th id="4581">4581</th><td>  <b>case</b> MCK_RegVSFRC: <b>return</b> <q>"MCK_RegVSFRC"</q>;</td></tr>
<tr><th id="4582">4582</th><td>  <b>case</b> MCK_RegVSRC: <b>return</b> <q>"MCK_RegVSRC"</q>;</td></tr>
<tr><th id="4583">4583</th><td>  <b>case</b> MCK_RegVSRpEvenRC: <b>return</b> <q>"MCK_RegVSRpEvenRC"</q>;</td></tr>
<tr><th id="4584">4584</th><td>  <b>case</b> MCK_RegVSRpRC: <b>return</b> <q>"MCK_RegVSRpRC"</q>;</td></tr>
<tr><th id="4585">4585</th><td>  <b>case</b> MCK_RegVSSRC: <b>return</b> <q>"MCK_RegVSSRC"</q>;</td></tr>
<tr><th id="4586">4586</th><td>  <b>case</b> MCK_S16Imm: <b>return</b> <q>"MCK_S16Imm"</q>;</td></tr>
<tr><th id="4587">4587</th><td>  <b>case</b> MCK_S17Imm: <b>return</b> <q>"MCK_S17Imm"</q>;</td></tr>
<tr><th id="4588">4588</th><td>  <b>case</b> MCK_S34Imm: <b>return</b> <q>"MCK_S34Imm"</q>;</td></tr>
<tr><th id="4589">4589</th><td>  <b>case</b> MCK_S5Imm: <b>return</b> <q>"MCK_S5Imm"</q>;</td></tr>
<tr><th id="4590">4590</th><td>  <b>case</b> MCK_TLSReg: <b>return</b> <q>"MCK_TLSReg"</q>;</td></tr>
<tr><th id="4591">4591</th><td>  <b>case</b> MCK_U10Imm: <b>return</b> <q>"MCK_U10Imm"</q>;</td></tr>
<tr><th id="4592">4592</th><td>  <b>case</b> MCK_U12Imm: <b>return</b> <q>"MCK_U12Imm"</q>;</td></tr>
<tr><th id="4593">4593</th><td>  <b>case</b> MCK_U16Imm: <b>return</b> <q>"MCK_U16Imm"</q>;</td></tr>
<tr><th id="4594">4594</th><td>  <b>case</b> MCK_U1Imm: <b>return</b> <q>"MCK_U1Imm"</q>;</td></tr>
<tr><th id="4595">4595</th><td>  <b>case</b> MCK_U2Imm: <b>return</b> <q>"MCK_U2Imm"</q>;</td></tr>
<tr><th id="4596">4596</th><td>  <b>case</b> MCK_U3Imm: <b>return</b> <q>"MCK_U3Imm"</q>;</td></tr>
<tr><th id="4597">4597</th><td>  <b>case</b> MCK_U4Imm: <b>return</b> <q>"MCK_U4Imm"</q>;</td></tr>
<tr><th id="4598">4598</th><td>  <b>case</b> MCK_U5Imm: <b>return</b> <q>"MCK_U5Imm"</q>;</td></tr>
<tr><th id="4599">4599</th><td>  <b>case</b> MCK_U6Imm: <b>return</b> <q>"MCK_U6Imm"</q>;</td></tr>
<tr><th id="4600">4600</th><td>  <b>case</b> MCK_U7Imm: <b>return</b> <q>"MCK_U7Imm"</q>;</td></tr>
<tr><th id="4601">4601</th><td>  <b>case</b> MCK_U8Imm: <b>return</b> <q>"MCK_U8Imm"</q>;</td></tr>
<tr><th id="4602">4602</th><td>  <b>case</b> NumMatchClassKinds: <b>return</b> <q>"NumMatchClassKinds"</q>;</td></tr>
<tr><th id="4603">4603</th><td>  }</td></tr>
<tr><th id="4604">4604</th><td>  llvm_unreachable(<q>"unhandled MatchClassKind!"</q>);</td></tr>
<tr><th id="4605">4605</th><td>}</td></tr>
<tr><th id="4606">4606</th><td></td></tr>
<tr><th id="4607">4607</th><td><u>#endif // NDEBUG</u></td></tr>
<tr><th id="4608">4608</th><td>FeatureBitset PPCAsmParser::</td></tr>
<tr><th id="4609">4609</th><td>ComputeAvailableFeatures(<em>const</em> FeatureBitset &amp;FB) <em>const</em> {</td></tr>
<tr><th id="4610">4610</th><td>  FeatureBitset Features;</td></tr>
<tr><th id="4611">4611</th><td>  <b>if</b> ((!FB[PPC::AIXOS] || FB[PPC::FeatureModernAIXAs]))</td></tr>
<tr><th id="4612">4612</th><td>    Features.set(Feature_ModernAsBit);</td></tr>
<tr><th id="4613">4613</th><td>  <b>return</b> Features;</td></tr>
<tr><th id="4614">4614</th><td>}</td></tr>
<tr><th id="4615">4615</th><td></td></tr>
<tr><th id="4616">4616</th><td><em>static</em> <em>bool</em> checkAsmTiedOperandConstraints(<em>const</em> PPCAsmParser&amp;AsmParser,</td></tr>
<tr><th id="4617">4617</th><td>                               <em>unsigned</em> Kind,</td></tr>
<tr><th id="4618">4618</th><td>                               <em>const</em> OperandVector &amp;Operands,</td></tr>
<tr><th id="4619">4619</th><td>                               uint64_t &amp;ErrorInfo) {</td></tr>
<tr><th id="4620">4620</th><td>  assert(Kind &lt; CVT_NUM_SIGNATURES &amp;&amp; <q>"Invalid signature!"</q>);</td></tr>
<tr><th id="4621">4621</th><td>  <em>const</em> uint8_t *Converter = ConversionTable[Kind];</td></tr>
<tr><th id="4622">4622</th><td>  <b>for</b> (<em>const</em> uint8_t *p = Converter; *p; p += <var>2</var>) {</td></tr>
<tr><th id="4623">4623</th><td>    <b>switch</b> (*p) {</td></tr>
<tr><th id="4624">4624</th><td>    <b>case</b> CVT_Tied: {</td></tr>
<tr><th id="4625">4625</th><td>      <em>unsigned</em> OpIdx = *(p + <var>1</var>);</td></tr>
<tr><th id="4626">4626</th><td>      assert(OpIdx &lt; (size_t)(std::end(TiedAsmOperandTable) -</td></tr>
<tr><th id="4627">4627</th><td>                              std::begin(TiedAsmOperandTable)) &amp;&amp;</td></tr>
<tr><th id="4628">4628</th><td>             <q>"Tied operand not found"</q>);</td></tr>
<tr><th id="4629">4629</th><td>      <em>unsigned</em> OpndNum1 = TiedAsmOperandTable[OpIdx][<var>1</var>];</td></tr>
<tr><th id="4630">4630</th><td>      <em>unsigned</em> OpndNum2 = TiedAsmOperandTable[OpIdx][<var>2</var>];</td></tr>
<tr><th id="4631">4631</th><td>      <b>if</b> (OpndNum1 != OpndNum2) {</td></tr>
<tr><th id="4632">4632</th><td>        <em>auto</em> &amp;SrcOp1 = Operands[OpndNum1];</td></tr>
<tr><th id="4633">4633</th><td>        <em>auto</em> &amp;SrcOp2 = Operands[OpndNum2];</td></tr>
<tr><th id="4634">4634</th><td>        <b>if</b> (SrcOp1-&gt;isReg() &amp;&amp; SrcOp2-&gt;isReg()) {</td></tr>
<tr><th id="4635">4635</th><td>          <b>if</b> (!AsmParser.regsEqual(*SrcOp1, *SrcOp2)) {</td></tr>
<tr><th id="4636">4636</th><td>            ErrorInfo = OpndNum2;</td></tr>
<tr><th id="4637">4637</th><td>            <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4638">4638</th><td>          }</td></tr>
<tr><th id="4639">4639</th><td>        }</td></tr>
<tr><th id="4640">4640</th><td>      }</td></tr>
<tr><th id="4641">4641</th><td>      <b>break</b>;</td></tr>
<tr><th id="4642">4642</th><td>    }</td></tr>
<tr><th id="4643">4643</th><td>    <b>default</b>:</td></tr>
<tr><th id="4644">4644</th><td>      <b>break</b>;</td></tr>
<tr><th id="4645">4645</th><td>    }</td></tr>
<tr><th id="4646">4646</th><td>  }</td></tr>
<tr><th id="4647">4647</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4648">4648</th><td>}</td></tr>
<tr><th id="4649">4649</th><td></td></tr>
<tr><th id="4650">4650</th><td><em>static</em> <em>const</em> <em>char</em> *<em>const</em> MnemonicTable =</td></tr>
<tr><th id="4651">4651</th><td>    <q>"\003add\004addc\005addco\004adde\005addeo\004addi\005addic\005addis\005"</q></td></tr>
<tr><th id="4652">4652</th><td>    <q>"addme\006addmeo\004addo\007addpcis\005addze\006addzeo\003and\004andc\004"</q></td></tr>
<tr><th id="4653">4653</th><td>    <q>"andi\005andis\004attn\001b\002ba\002bc\003bc+\003bc-\003bca\004bca+\004"</q></td></tr>
<tr><th id="4654">4654</th><td>    <q>"bca-\005bcctr\006bcctrl\006bcdcfn\007bcdcfsq\006bcdcfz\010bcdcpsgn\006b"</q></td></tr>
<tr><th id="4655">4655</th><td>    <q>"cdctn\007bcdctsq\006bcdctz\004bcds\tbcdsetsgn\005bcdsr\010bcdtrunc\005b"</q></td></tr>
<tr><th id="4656">4656</th><td>    <q>"cdus\tbcdutrunc\003bcl\004bcl+\004bcl-\004bcla\005bcla+\005bcla-\004bcl"</q></td></tr>
<tr><th id="4657">4657</th><td>    <q>"r\005bclrl\004bctr\005bctrl\004bdnz\005bdnz+\005bdnz-\005bdnza\006bdnza"</q></td></tr>
<tr><th id="4658">4658</th><td>    <q>"+\006bdnza-\005bdnzf\006bdnzfa\006bdnzfl\007bdnzfla\007bdnzflr\010bdnzf"</q></td></tr>
<tr><th id="4659">4659</th><td>    <q>"lrl\005bdnzl\006bdnzl+\006bdnzl-\006bdnzla\007bdnzla+\007bdnzla-\006bdn"</q></td></tr>
<tr><th id="4660">4660</th><td>    <q>"zlr\007bdnzlr+\007bdnzlr-\007bdnzlrl\010bdnzlrl+\010bdnzlrl-\005bdnzt\006"</q></td></tr>
<tr><th id="4661">4661</th><td>    <q>"bdnzta\006bdnztl\007bdnztla\007bdnztlr\010bdnztlrl\003bdz\004bdz+\004bd"</q></td></tr>
<tr><th id="4662">4662</th><td>    <q>"z-\004bdza\005bdza+\005bdza-\004bdzf\005bdzfa\005bdzfl\006bdzfla\006bdz"</q></td></tr>
<tr><th id="4663">4663</th><td>    <q>"flr\007bdzflrl\004bdzl\005bdzl+\005bdzl-\005bdzla\006bdzla+\006bdzla-\005"</q></td></tr>
<tr><th id="4664">4664</th><td>    <q>"bdzlr\006bdzlr+\006bdzlr-\006bdzlrl\007bdzlrl+\007bdzlrl-\004bdzt\005bd"</q></td></tr>
<tr><th id="4665">4665</th><td>    <q>"zta\005bdztl\006bdztla\006bdztlr\007bdztlrl\003beq\004beq+\004beq-\004b"</q></td></tr>
<tr><th id="4666">4666</th><td>    <q>"eqa\005beqa+\005beqa-\006beqctr\007beqctr+\007beqctr-\007beqctrl\010beq"</q></td></tr>
<tr><th id="4667">4667</th><td>    <q>"ctrl+\010beqctrl-\004beql\005beql+\005beql-\005beqla\006beqla+\006beqla"</q></td></tr>
<tr><th id="4668">4668</th><td>    <q>"-\005beqlr\006beqlr+\006beqlr-\006beqlrl\007beqlrl+\007beqlrl-\002bf\003"</q></td></tr>
<tr><th id="4669">4669</th><td>    <q>"bf+\003bf-\003bfa\004bfa+\004bfa-\005bfctr\006bfctr+\006bfctr-\006bfctr"</q></td></tr>
<tr><th id="4670">4670</th><td>    <q>"l\007bfctrl+\007bfctrl-\003bfl\004bfl+\004bfl-\004bfla\005bfla+\005bfla"</q></td></tr>
<tr><th id="4671">4671</th><td>    <q>"-\004bflr\005bflr+\005bflr-\005bflrl\006bflrl+\006bflrl-\003bge\004bge+"</q></td></tr>
<tr><th id="4672">4672</th><td>    <q>"\004bge-\004bgea\005bgea+\005bgea-\006bgectr\007bgectr+\007bgectr-\007b"</q></td></tr>
<tr><th id="4673">4673</th><td>    <q>"gectrl\010bgectrl+\010bgectrl-\004bgel\005bgel+\005bgel-\005bgela\006bg"</q></td></tr>
<tr><th id="4674">4674</th><td>    <q>"ela+\006bgela-\005bgelr\006bgelr+\006bgelr-\006bgelrl\007bgelrl+\007bge"</q></td></tr>
<tr><th id="4675">4675</th><td>    <q>"lrl-\003bgt\004bgt+\004bgt-\004bgta\005bgta+\005bgta-\006bgtctr\007bgtc"</q></td></tr>
<tr><th id="4676">4676</th><td>    <q>"tr+\007bgtctr-\007bgtctrl\010bgtctrl+\010bgtctrl-\004bgtl\005bgtl+\005b"</q></td></tr>
<tr><th id="4677">4677</th><td>    <q>"gtl-\005bgtla\006bgtla+\006bgtla-\005bgtlr\006bgtlr+\006bgtlr-\006bgtlr"</q></td></tr>
<tr><th id="4678">4678</th><td>    <q>"l\007bgtlrl+\007bgtlrl-\002bl\003bla\003ble\004ble+\004ble-\004blea\005"</q></td></tr>
<tr><th id="4679">4679</th><td>    <q>"blea+\005blea-\006blectr\007blectr+\007blectr-\007blectrl\010blectrl+\010"</q></td></tr>
<tr><th id="4680">4680</th><td>    <q>"blectrl-\004blel\005blel+\005blel-\005blela\006blela+\006blela-\005blel"</q></td></tr>
<tr><th id="4681">4681</th><td>    <q>"r\006blelr+\006blelr-\006blelrl\007blelrl+\007blelrl-\003blr\004blrl\003"</q></td></tr>
<tr><th id="4682">4682</th><td>    <q>"blt\004blt+\004blt-\004blta\005blta+\005blta-\006bltctr\007bltctr+\007b"</q></td></tr>
<tr><th id="4683">4683</th><td>    <q>"ltctr-\007bltctrl\010bltctrl+\010bltctrl-\004bltl\005bltl+\005bltl-\005"</q></td></tr>
<tr><th id="4684">4684</th><td>    <q>"bltla\006bltla+\006bltla-\005bltlr\006bltlr+\006bltlr-\006bltlrl\007blt"</q></td></tr>
<tr><th id="4685">4685</th><td>    <q>"lrl+\007bltlrl-\003bne\004bne+\004bne-\004bnea\005bnea+\005bnea-\006bne"</q></td></tr>
<tr><th id="4686">4686</th><td>    <q>"ctr\007bnectr+\007bnectr-\007bnectrl\010bnectrl+\010bnectrl-\004bnel\005"</q></td></tr>
<tr><th id="4687">4687</th><td>    <q>"bnel+\005bnel-\005bnela\006bnela+\006bnela-\005bnelr\006bnelr+\006bnelr"</q></td></tr>
<tr><th id="4688">4688</th><td>    <q>"-\006bnelrl\007bnelrl+\007bnelrl-\003bng\004bng+\004bng-\004bnga\005bng"</q></td></tr>
<tr><th id="4689">4689</th><td>    <q>"a+\005bnga-\006bngctr\007bngctr+\007bngctr-\007bngctrl\010bngctrl+\010b"</q></td></tr>
<tr><th id="4690">4690</th><td>    <q>"ngctrl-\004bngl\005bngl+\005bngl-\005bngla\006bngla+\006bngla-\005bnglr"</q></td></tr>
<tr><th id="4691">4691</th><td>    <q>"\006bnglr+\006bnglr-\006bnglrl\007bnglrl+\007bnglrl-\003bnl\004bnl+\004"</q></td></tr>
<tr><th id="4692">4692</th><td>    <q>"bnl-\004bnla\005bnla+\005bnla-\006bnlctr\007bnlctr+\007bnlctr-\007bnlct"</q></td></tr>
<tr><th id="4693">4693</th><td>    <q>"rl\010bnlctrl+\010bnlctrl-\004bnll\005bnll+\005bnll-\005bnlla\006bnlla+"</q></td></tr>
<tr><th id="4694">4694</th><td>    <q>"\006bnlla-\005bnllr\006bnllr+\006bnllr-\006bnllrl\007bnllrl+\007bnllrl-"</q></td></tr>
<tr><th id="4695">4695</th><td>    <q>"\003bns\004bns+\004bns-\004bnsa\005bnsa+\005bnsa-\006bnsctr\007bnsctr+\007"</q></td></tr>
<tr><th id="4696">4696</th><td>    <q>"bnsctr-\007bnsctrl\010bnsctrl+\010bnsctrl-\004bnsl\005bnsl+\005bnsl-\005"</q></td></tr>
<tr><th id="4697">4697</th><td>    <q>"bnsla\006bnsla+\006bnsla-\005bnslr\006bnslr+\006bnslr-\006bnslrl\007bns"</q></td></tr>
<tr><th id="4698">4698</th><td>    <q>"lrl+\007bnslrl-\003bnu\004bnu+\004bnu-\004bnua\005bnua+\005bnua-\006bnu"</q></td></tr>
<tr><th id="4699">4699</th><td>    <q>"ctr\007bnuctr+\007bnuctr-\007bnuctrl\010bnuctrl+\010bnuctrl-\004bnul\005"</q></td></tr>
<tr><th id="4700">4700</th><td>    <q>"bnul+\005bnul-\005bnula\006bnula+\006bnula-\005bnulr\006bnulr+\006bnulr"</q></td></tr>
<tr><th id="4701">4701</th><td>    <q>"-\006bnulrl\007bnulrl+\007bnulrl-\006bpermd\005brinc\003bso\004bso+\004"</q></td></tr>
<tr><th id="4702">4702</th><td>    <q>"bso-\004bsoa\005bsoa+\005bsoa-\006bsoctr\007bsoctr+\007bsoctr-\007bsoct"</q></td></tr>
<tr><th id="4703">4703</th><td>    <q>"rl\010bsoctrl+\010bsoctrl-\004bsol\005bsol+\005bsol-\005bsola\006bsola+"</q></td></tr>
<tr><th id="4704">4704</th><td>    <q>"\006bsola-\005bsolr\006bsolr+\006bsolr-\006bsolrl\007bsolrl+\007bsolrl-"</q></td></tr>
<tr><th id="4705">4705</th><td>    <q>"\002bt\003bt+\003bt-\003bta\004bta+\004bta-\005btctr\006btctr+\006btctr"</q></td></tr>
<tr><th id="4706">4706</th><td>    <q>"-\006btctrl\007btctrl+\007btctrl-\003btl\004btl+\004btl-\004btla\005btl"</q></td></tr>
<tr><th id="4707">4707</th><td>    <q>"a+\005btla-\004btlr\005btlr+\005btlr-\005btlrl\006btlrl+\006btlrl-\003b"</q></td></tr>
<tr><th id="4708">4708</th><td>    <q>"un\004bun+\004bun-\004buna\005buna+\005buna-\006bunctr\007bunctr+\007bu"</q></td></tr>
<tr><th id="4709">4709</th><td>    <q>"nctr-\007bunctrl\010bunctrl+\010bunctrl-\004bunl\005bunl+\005bunl-\005b"</q></td></tr>
<tr><th id="4710">4710</th><td>    <q>"unla\006bunla+\006bunla-\005bunlr\006bunlr+\006bunlr-\006bunlrl\007bunl"</q></td></tr>
<tr><th id="4711">4711</th><td>    <q>"rl+\007bunlrl-\006cfuged\007clrbhrb\006clrldi\010clrlsldi\010clrlslwi\006"</q></td></tr>
<tr><th id="4712">4712</th><td>    <q>"clrlwi\006clrrdi\006clrrwi\003cmp\004cmpb\004cmpd\005cmpdi\006cmpeqb\004"</q></td></tr>
<tr><th id="4713">4713</th><td>    <q>"cmpi\004cmpl\005cmpld\006cmpldi\005cmpli\005cmplw\006cmplwi\005cmprb\004"</q></td></tr>
<tr><th id="4714">4714</th><td>    <q>"cmpw\005cmpwi\006cntlzd\007cntlzdm\006cntlzw\006cnttzd\007cnttzdm\006cn"</q></td></tr>
<tr><th id="4715">4715</th><td>    <q>"ttzw\004copy\ncopy_first\010cp_abort\005crand\006crandc\005crclr\005cre"</q></td></tr>
<tr><th id="4716">4716</th><td>    <q>"qv\006crmove\006crnand\005crnor\005crnot\004cror\005crorc\005crset\005c"</q></td></tr>
<tr><th id="4717">4717</th><td>    <q>"rxor\004darn\004dcba\004dcbf\006dcbfep\005dcbfl\006dcbflp\006dcbfps\004"</q></td></tr>
<tr><th id="4718">4718</th><td>    <q>"dcbi\005dcbst\007dcbstep\007dcbstps\004dcbt\006dcbtct\006dcbtds\006dcbt"</q></td></tr>
<tr><th id="4719">4719</th><td>    <q>"ep\006dcbtst\010dcbtstct\010dcbtstds\010dcbtstep\007dcbtstt\005dcbtt\004"</q></td></tr>
<tr><th id="4720">4720</th><td>    <q>"dcbz\006dcbzep\005dcbzl\007dcbzlep\005dccci\003dci\004divd\005divde\006"</q></td></tr>
<tr><th id="4721">4721</th><td>    <q>"divdeo\006divdeu\007divdeuo\005divdo\005divdu\006divduo\004divw\005divw"</q></td></tr>
<tr><th id="4722">4722</th><td>    <q>"e\006divweo\006divweu\007divweuo\005divwo\005divwu\006divwuo\003dss\006"</q></td></tr>
<tr><th id="4723">4723</th><td>    <q>"dssall\003dst\005dstst\006dststt\004dstt\006efdabs\006efdadd\006efdcfs\007"</q></td></tr>
<tr><th id="4724">4724</th><td>    <q>"efdcfsf\007efdcfsi\010efdcfsid\007efdcfuf\007efdcfui\010efdcfuid\010efd"</q></td></tr>
<tr><th id="4725">4725</th><td>    <q>"cmpeq\010efdcmpgt\010efdcmplt\007efdctsf\007efdctsi\tefdctsidz\010efdct"</q></td></tr>
<tr><th id="4726">4726</th><td>    <q>"siz\007efdctuf\007efdctui\tefdctuidz\010efdctuiz\006efddiv\006efdmul\007"</q></td></tr>
<tr><th id="4727">4727</th><td>    <q>"efdnabs\006efdneg\006efdsub\010efdtsteq\010efdtstgt\010efdtstlt\006efsa"</q></td></tr>
<tr><th id="4728">4728</th><td>    <q>"bs\006efsadd\006efscfd\007efscfsf\007efscfsi\007efscfuf\007efscfui\010e"</q></td></tr>
<tr><th id="4729">4729</th><td>    <q>"fscmpeq\010efscmpgt\010efscmplt\007efsctsf\007efsctsi\010efsctsiz\007ef"</q></td></tr>
<tr><th id="4730">4730</th><td>    <q>"sctuf\007efsctui\010efsctuiz\006efsdiv\006efsmul\007efsnabs\006efsneg\006"</q></td></tr>
<tr><th id="4731">4731</th><td>    <q>"efssub\010efststeq\010efststgt\010efststlt\005eieio\003eqv\005evabs\007"</q></td></tr>
<tr><th id="4732">4732</th><td>    <q>"evaddiw\013evaddsmiaaw\013evaddssiaaw\013evaddumiaaw\013evaddusiaaw\006"</q></td></tr>
<tr><th id="4733">4733</th><td>    <q>"evaddw\005evand\006evandc\007evcmpeq\010evcmpgts\010evcmpgtu\010evcmplt"</q></td></tr>
<tr><th id="4734">4734</th><td>    <q>"s\010evcmpltu\010evcntlsw\010evcntlzw\007evdivws\007evdivwu\005eveqv\007"</q></td></tr>
<tr><th id="4735">4735</th><td>    <q>"evextsb\007evextsh\007evfsabs\007evfsadd\010evfscfsf\010evfscfsi\010evf"</q></td></tr>
<tr><th id="4736">4736</th><td>    <q>"scfuf\010evfscfui\tevfscmpeq\tevfscmpgt\tevfscmplt\010evfsctsf\010evfsc"</q></td></tr>
<tr><th id="4737">4737</th><td>    <q>"tsi\tevfsctsiz\010evfsctui\007evfsdiv\007evfsmul\010evfsnabs\007evfsneg"</q></td></tr>
<tr><th id="4738">4738</th><td>    <q>"\007evfssub\tevfststeq\tevfststgt\tevfststlt\005evldd\006evlddx\005evld"</q></td></tr>
<tr><th id="4739">4739</th><td>    <q>"h\006evldhx\005evldw\006evldwx\013evlhhesplat\014evlhhesplatx\014evlhho"</q></td></tr>
<tr><th id="4740">4740</th><td>    <q>"ssplat\015evlhhossplatx\014evlhhousplat\015evlhhousplatx\006evlwhe\007e"</q></td></tr>
<tr><th id="4741">4741</th><td>    <q>"vlwhex\007evlwhos\010evlwhosx\007evlwhou\010evlwhoux\nevlwhsplat\013evl"</q></td></tr>
<tr><th id="4742">4742</th><td>    <q>"whsplatx\nevlwwsplat\013evlwwsplatx\tevmergehi\013evmergehilo\tevmergel"</q></td></tr>
<tr><th id="4743">4743</th><td>    <q>"o\013evmergelohi\013evmhegsmfaa\013evmhegsmfan\013evmhegsmiaa\013evmheg"</q></td></tr>
<tr><th id="4744">4744</th><td>    <q>"smian\013evmhegumiaa\013evmhegumian\010evmhesmf\tevmhesmfa\013evmhesmfa"</q></td></tr>
<tr><th id="4745">4745</th><td>    <q>"aw\013evmhesmfanw\010evmhesmi\tevmhesmia\013evmhesmiaaw\013evmhesmianw\010"</q></td></tr>
<tr><th id="4746">4746</th><td>    <q>"evmhessf\tevmhessfa\013evmhessfaaw\013evmhessfanw\013evmhessiaaw\013evm"</q></td></tr>
<tr><th id="4747">4747</th><td>    <q>"hessianw\010evmheumi\tevmheumia\013evmheumiaaw\013evmheumianw\013evmheu"</q></td></tr>
<tr><th id="4748">4748</th><td>    <q>"siaaw\013evmheusianw\013evmhogsmfaa\013evmhogsmfan\013evmhogsmiaa\013ev"</q></td></tr>
<tr><th id="4749">4749</th><td>    <q>"mhogsmian\013evmhogumiaa\013evmhogumian\010evmhosmf\tevmhosmfa\013evmho"</q></td></tr>
<tr><th id="4750">4750</th><td>    <q>"smfaaw\013evmhosmfanw\010evmhosmi\tevmhosmia\013evmhosmiaaw\013evmhosmi"</q></td></tr>
<tr><th id="4751">4751</th><td>    <q>"anw\010evmhossf\tevmhossfa\013evmhossfaaw\013evmhossfanw\013evmhossiaaw"</q></td></tr>
<tr><th id="4752">4752</th><td>    <q>"\013evmhossianw\010evmhoumi\tevmhoumia\013evmhoumiaaw\013evmhoumianw\013"</q></td></tr>
<tr><th id="4753">4753</th><td>    <q>"evmhousiaaw\013evmhousianw\005evmra\010evmwhsmf\tevmwhsmfa\010evmwhsmi\t"</q></td></tr>
<tr><th id="4754">4754</th><td>    <q>"evmwhsmia\010evmwhssf\tevmwhssfa\010evmwhumi\tevmwhumia\013evmwlsmiaaw\013"</q></td></tr>
<tr><th id="4755">4755</th><td>    <q>"evmwlsmianw\013evmwlssiaaw\013evmwlssianw\010evmwlumi\tevmwlumia\013evm"</q></td></tr>
<tr><th id="4756">4756</th><td>    <q>"wlumiaaw\013evmwlumianw\013evmwlusiaaw\013evmwlusianw\007evmwsmf\010evm"</q></td></tr>
<tr><th id="4757">4757</th><td>    <q>"wsmfa\tevmwsmfaa\tevmwsmfan\007evmwsmi\010evmwsmia\tevmwsmiaa\tevmwsmia"</q></td></tr>
<tr><th id="4758">4758</th><td>    <q>"n\007evmwssf\010evmwssfa\tevmwssfaa\tevmwssfan\007evmwumi\010evmwumia\t"</q></td></tr>
<tr><th id="4759">4759</th><td>    <q>"evmwumiaa\tevmwumian\006evnand\005evneg\005evnor\004evor\005evorc\005ev"</q></td></tr>
<tr><th id="4760">4760</th><td>    <q>"rlw\006evrlwi\006evrndw\005evsel\005evslw\006evslwi\tevsplatfi\010evspl"</q></td></tr>
<tr><th id="4761">4761</th><td>    <q>"ati\007evsrwis\007evsrwiu\006evsrws\006evsrwu\006evstdd\007evstddx\006e"</q></td></tr>
<tr><th id="4762">4762</th><td>    <q>"vstdh\007evstdhx\006evstdw\007evstdwx\007evstwhe\010evstwhex\007evstwho"</q></td></tr>
<tr><th id="4763">4763</th><td>    <q>"\010evstwhox\007evstwwe\010evstwwex\007evstwwo\010evstwwox\014evsubfsmi"</q></td></tr>
<tr><th id="4764">4764</th><td>    <q>"aaw\014evsubfssiaaw\014evsubfumiaaw\014evsubfusiaaw\007evsubfw\010evsub"</q></td></tr>
<tr><th id="4765">4765</th><td>    <q>"ifw\005evxor\006extldi\006extlwi\006extrdi\006extrwi\005extsb\005extsh\005"</q></td></tr>
<tr><th id="4766">4766</th><td>    <q>"extsw\010extswsli\004fabs\004fadd\005fadds\005fcfid\006fcfids\006fcfidu"</q></td></tr>
<tr><th id="4767">4767</th><td>    <q>"\007fcfidus\005fcmpo\005fcmpu\006fcpsgn\005fctid\006fctidu\007fctiduz\006"</q></td></tr>
<tr><th id="4768">4768</th><td>    <q>"fctidz\005fctiw\006fctiwu\007fctiwuz\006fctiwz\004fdiv\005fdivs\005fmad"</q></td></tr>
<tr><th id="4769">4769</th><td>    <q>"d\006fmadds\003fmr\005fmsub\006fmsubs\004fmul\005fmuls\005fnabs\004fneg"</q></td></tr>
<tr><th id="4770">4770</th><td>    <q>"\006fnmadd\007fnmadds\006fnmsub\007fnmsubs\003fre\004fres\004frim\004fr"</q></td></tr>
<tr><th id="4771">4771</th><td>    <q>"in\004frip\004friz\004frsp\007frsqrte\010frsqrtes\004fsel\005fsqrt\006f"</q></td></tr>
<tr><th id="4772">4772</th><td>    <q>"sqrts\004fsub\005fsubs\005ftdiv\006ftsqrt\005hrfid\004icbi\006icbiep\005"</q></td></tr>
<tr><th id="4773">4773</th><td>    <q>"icblc\005icblq\004icbt\006icbtls\005iccci\003ici\006inslwi\006insrdi\006"</q></td></tr>
<tr><th id="4774">4774</th><td>    <q>"insrwi\004isel\006iseleq\006iselgt\006isellt\005isync\002la\005lbarx\005"</q></td></tr>
<tr><th id="4775">4775</th><td>    <q>"lbepx\003lbz\006lbzcix\004lbzu\005lbzux\004lbzx\002ld\005ldarx\004ldat\005"</q></td></tr>
<tr><th id="4776">4776</th><td>    <q>"ldbrx\005ldcix\004ldmx\003ldu\004ldux\003ldx\003lfd\006lfdepx\004lfdu\005"</q></td></tr>
<tr><th id="4777">4777</th><td>    <q>"lfdux\004lfdx\006lfiwax\006lfiwzx\003lfs\004lfsu\005lfsux\004lfsx\003lh"</q></td></tr>
<tr><th id="4778">4778</th><td>    <q>"a\005lharx\004lhau\005lhaux\004lhax\005lhbrx\005lhepx\003lhz\006lhzcix\004"</q></td></tr>
<tr><th id="4779">4779</th><td>    <q>"lhzu\005lhzux\004lhzx\002li\003lis\003lmw\004lnia\004lswi\005lvebx\005l"</q></td></tr>
<tr><th id="4780">4780</th><td>    <q>"vehx\005lvewx\004lvsl\004lvsr\003lvx\004lvxl\003lwa\005lwarx\004lwat\005"</q></td></tr>
<tr><th id="4781">4781</th><td>    <q>"lwaux\004lwax\005lwbrx\005lwepx\006lwsync\003lwz\006lwzcix\004lwzu\005l"</q></td></tr>
<tr><th id="4782">4782</th><td>    <q>"wzux\004lwzx\004lxsd\005lxsdx\007lxsibzx\007lxsihzx\007lxsiwax\007lxsiw"</q></td></tr>
<tr><th id="4783">4783</th><td>    <q>"zx\005lxssp\006lxsspx\003lxv\007lxvb16x\006lxvd2x\006lxvdsx\006lxvh8x\004"</q></td></tr>
<tr><th id="4784">4784</th><td>    <q>"lxvl\005lxvll\004lxvp\005lxvpx\006lxvrbx\006lxvrdx\006lxvrhx\006lxvrwx\006"</q></td></tr>
<tr><th id="4785">4785</th><td>    <q>"lxvw4x\006lxvwsx\004lxvx\006maddhd\007maddhdu\006maddld\004mbar\004mcrf"</q></td></tr>
<tr><th id="4786">4786</th><td>    <q>"\005mcrfs\006mcrxrx\005mfamr\005mfasr\007mfbhrbe\005mfbr0\005mfbr1\005m"</q></td></tr>
<tr><th id="4787">4787</th><td>    <q>"fbr2\005mfbr3\005mfbr4\005mfbr5\005mfbr6\005mfbr7\006mfcfar\004mfcr\005"</q></td></tr>
<tr><th id="4788">4788</th><td>    <q>"mfctr\005mfdar\007mfdbatl\007mfdbatu\006mfdccr\005mfdcr\006mfdear\005mf"</q></td></tr>
<tr><th id="4789">4789</th><td>    <q>"dec\006mfdscr\007mfdsisr\005mfesr\006mffprd\007mffprwz\004mffs\010mffsc"</q></td></tr>
<tr><th id="4790">4790</th><td>    <q>"drn\tmffscdrni\006mffsce\007mffscrn\010mffscrni\005mffsl\007mfibatl\007"</q></td></tr>
<tr><th id="4791">4791</th><td>    <q>"mfibatu\006mficcr\004mflr\005mfmsr\006mfocrf\005mfpid\005mfpmr\005mfppr"</q></td></tr>
<tr><th id="4792">4792</th><td>    <q>"\005mfpvr\006mfrtcl\006mfrtcu\006mfsdr1\tmfspefscr\005mfspr\006mfsprg\007"</q></td></tr>
<tr><th id="4793">4793</th><td>    <q>"mfsprg0\007mfsprg1\007mfsprg2\007mfsprg3\007mfsprg4\007mfsprg5\007mfspr"</q></td></tr>
<tr><th id="4794">4794</th><td>    <q>"g6\007mfsprg7\004mfsr\006mfsrin\006mfsrr0\006mfsrr1\006mfsrr2\006mfsrr3"</q></td></tr>
<tr><th id="4795">4795</th><td>    <q>"\004mftb\006mftbhi\005mftbl\006mftblo\005mftbu\005mftcr\006mfuamr\007mf"</q></td></tr>
<tr><th id="4796">4796</th><td>    <q>"udscr\005mfvrd\010mfvrsave\006mfvrwz\006mfvscr\006mfvsrd\007mfvsrld\007"</q></td></tr>
<tr><th id="4797">4797</th><td>    <q>"mfvsrwz\005mfxer\005modsd\005modsw\005modud\005moduw\002mr\007msgsync\005"</q></td></tr>
<tr><th id="4798">4798</th><td>    <q>"msync\005mtamr\005mtasr\005mtbr0\005mtbr1\005mtbr2\005mtbr3\005mtbr4\005"</q></td></tr>
<tr><th id="4799">4799</th><td>    <q>"mtbr5\005mtbr6\005mtbr7\006mtcfar\004mtcr\005mtcrf\005mtctr\005mtdar\007"</q></td></tr>
<tr><th id="4800">4800</th><td>    <q>"mtdbatl\007mtdbatu\006mtdccr\005mtdcr\006mtdear\005mtdec\006mtdscr\007m"</q></td></tr>
<tr><th id="4801">4801</th><td>    <q>"tdsisr\005mtesr\006mtfprd\007mtfprwa\007mtfprwz\006mtfsb0\006mtfsb1\005"</q></td></tr>
<tr><th id="4802">4802</th><td>    <q>"mtfsf\006mtfsfi\007mtibatl\007mtibatu\006mticcr\004mtlr\005mtmsr\006mtm"</q></td></tr>
<tr><th id="4803">4803</th><td>    <q>"srd\006mtocrf\005mtpid\005mtpmr\005mtppr\006mtsdr1\tmtspefscr\005mtspr\006"</q></td></tr>
<tr><th id="4804">4804</th><td>    <q>"mtsprg\007mtsprg0\007mtsprg1\007mtsprg2\007mtsprg3\007mtsprg4\007mtsprg"</q></td></tr>
<tr><th id="4805">4805</th><td>    <q>"5\007mtsprg6\007mtsprg7\004mtsr\006mtsrin\006mtsrr0\006mtsrr1\006mtsrr2"</q></td></tr>
<tr><th id="4806">4806</th><td>    <q>"\006mtsrr3\006mttbhi\005mttbl\006mttblo\005mttbu\005mttcr\006mtuamr\007"</q></td></tr>
<tr><th id="4807">4807</th><td>    <q>"mtudscr\005mtvrd\010mtvrsave\006mtvrwa\006mtvrwz\006mtvscr\007mtvsrbm\010"</q></td></tr>
<tr><th id="4808">4808</th><td>    <q>"mtvsrbmi\006mtvsrd\007mtvsrdd\007mtvsrdm\007mtvsrhm\007mtvsrqm\007mtvsr"</q></td></tr>
<tr><th id="4809">4809</th><td>    <q>"wa\007mtvsrwm\007mtvsrws\007mtvsrwz\005mtxer\005mulhd\006mulhdu\005mulh"</q></td></tr>
<tr><th id="4810">4810</th><td>    <q>"w\006mulhwu\005mulld\006mulldo\005mulli\005mullw\006mullwo\004nand\003n"</q></td></tr>
<tr><th id="4811">4811</th><td>    <q>"ap\003neg\004nego\003nop\003nor\003not\002or\003orc\003ori\004oris\005p"</q></td></tr>
<tr><th id="4812">4812</th><td>    <q>"addi\005paste\npaste_last\005pdepd\005pextd\004plbz\003pld\004plfd\004p"</q></td></tr>
<tr><th id="4813">4813</th><td>    <q>"lfs\004plha\004plhz\003pli\004plwa\004plwz\005plxsd\006plxssp\004plxv\005"</q></td></tr>
<tr><th id="4814">4814</th><td>    <q>"plxvp\014pmxvbf16ger2\016pmxvbf16ger2nn\016pmxvbf16ger2np\016pmxvbf16ge"</q></td></tr>
<tr><th id="4815">4815</th><td>    <q>"r2pn\016pmxvbf16ger2pp\013pmxvf16ger2\015pmxvf16ger2nn\015pmxvf16ger2np"</q></td></tr>
<tr><th id="4816">4816</th><td>    <q>"\015pmxvf16ger2pn\015pmxvf16ger2pp\npmxvf32ger\014pmxvf32gernn\014pmxvf"</q></td></tr>
<tr><th id="4817">4817</th><td>    <q>"32gernp\014pmxvf32gerpn\014pmxvf32gerpp\npmxvf64ger\014pmxvf64gernn\014"</q></td></tr>
<tr><th id="4818">4818</th><td>    <q>"pmxvf64gernp\014pmxvf64gerpn\014pmxvf64gerpp\013pmxvi16ger2\015pmxvi16g"</q></td></tr>
<tr><th id="4819">4819</th><td>    <q>"er2pp\014pmxvi16ger2s\016pmxvi16ger2spp\npmxvi4ger8\014pmxvi4ger8pp\npm"</q></td></tr>
<tr><th id="4820">4820</th><td>    <q>"xvi8ger4\014pmxvi8ger4pp\015pmxvi8ger4spp\007popcntb\007popcntd\007popc"</q></td></tr>
<tr><th id="4821">4821</th><td>    <q>"ntw\004pstb\004pstd\005pstfd\005pstfs\004psth\004pstw\006pstxsd\007pstx"</q></td></tr>
<tr><th id="4822">4822</th><td>    <q>"ssp\005pstxv\006pstxvp\007ptesync\004rfci\004rfdi\005rfebb\003rfi\004rf"</q></td></tr>
<tr><th id="4823">4823</th><td>    <q>"id\005rfmci\005rldcl\005rldcr\005rldic\006rldicl\006rldicr\006rldimi\006"</q></td></tr>
<tr><th id="4824">4824</th><td>    <q>"rlwimi\006rlwinm\005rlwnm\005rotld\006rotldi\005rotlw\006rotlwi\006rotr"</q></td></tr>
<tr><th id="4825">4825</th><td>    <q>"di\006rotrwi\002sc\004setb\005setbc\006setbcr\006setnbc\007setnbcr\006s"</q></td></tr>
<tr><th id="4826">4826</th><td>    <q>"lbfee\005slbia\005slbie\006slbieg\007slbmfee\007slbmfev\006slbmte\007sl"</q></td></tr>
<tr><th id="4827">4827</th><td>    <q>"bsync\003sld\004sldi\003slw\004slwi\004srad\005sradi\004sraw\005srawi\003"</q></td></tr>
<tr><th id="4828">4828</th><td>    <q>"srd\004srdi\003srw\004srwi\003stb\006stbcix\005stbcx\006stbepx\004stbu\005"</q></td></tr>
<tr><th id="4829">4829</th><td>    <q>"stbux\004stbx\003std\005stdat\006stdbrx\006stdcix\005stdcx\004stdu\005s"</q></td></tr>
<tr><th id="4830">4830</th><td>    <q>"tdux\004stdx\004stfd\007stfdepx\005stfdu\006stfdux\005stfdx\006stfiwx\004"</q></td></tr>
<tr><th id="4831">4831</th><td>    <q>"stfs\005stfsu\006stfsux\005stfsx\003sth\006sthbrx\006sthcix\005sthcx\006"</q></td></tr>
<tr><th id="4832">4832</th><td>    <q>"sthepx\004sthu\005sthux\004sthx\004stmw\004stop\005stswi\006stvebx\006s"</q></td></tr>
<tr><th id="4833">4833</th><td>    <q>"tvehx\006stvewx\004stvx\005stvxl\003stw\005stwat\006stwbrx\006stwcix\005"</q></td></tr>
<tr><th id="4834">4834</th><td>    <q>"stwcx\006stwepx\004stwu\005stwux\004stwx\005stxsd\006stxsdx\007stxsibx\007"</q></td></tr>
<tr><th id="4835">4835</th><td>    <q>"stxsihx\007stxsiwx\006stxssp\007stxsspx\004stxv\010stxvb16x\007stxvd2x\007"</q></td></tr>
<tr><th id="4836">4836</th><td>    <q>"stxvh8x\005stxvl\006stxvll\005stxvp\006stxvpx\007stxvrbx\007stxvrdx\007"</q></td></tr>
<tr><th id="4837">4837</th><td>    <q>"stxvrhx\007stxvrwx\007stxvw4x\005stxvx\003sub\004subc\004subf\005subfc\006"</q></td></tr>
<tr><th id="4838">4838</th><td>    <q>"subfco\005subfe\006subfeo\006subfic\006subfme\007subfmeo\005subfo\006su"</q></td></tr>
<tr><th id="4839">4839</th><td>    <q>"bfze\007subfzeo\004subi\005subic\005subis\007subpcis\004sync\006tabort\010"</q></td></tr>
<tr><th id="4840">4840</th><td>    <q>"tabortdc\ttabortdci\010tabortwc\ttabortwci\006tbegin\006tcheck\002td\004"</q></td></tr>
<tr><th id="4841">4841</th><td>    <q>"tdeq\005tdeqi\004tdge\005tdgei\004tdgt\005tdgti\003tdi\004tdle\005tdlei"</q></td></tr>
<tr><th id="4842">4842</th><td>    <q>"\005tdlge\006tdlgei\005tdlgt\006tdlgti\005tdlle\006tdllei\005tdllt\006t"</q></td></tr>
<tr><th id="4843">4843</th><td>    <q>"dllti\005tdlng\006tdlngi\005tdlnl\006tdlnli\004tdlt\005tdlti\004tdne\005"</q></td></tr>
<tr><th id="4844">4844</th><td>    <q>"tdnei\004tdng\005tdngi\004tdnl\005tdnli\003tdu\004tdui\004tend\007tenda"</q></td></tr>
<tr><th id="4845">4845</th><td>    <q>"ll\005tlbia\005tlbie\006tlbiel\007tlbivax\005tlbld\005tlbli\005tlbre\007"</q></td></tr>
<tr><th id="4846">4846</th><td>    <q>"tlbrehi\007tlbrelo\005tlbsx\007tlbsync\005tlbwe\007tlbwehi\007tlbwelo\004"</q></td></tr>
<tr><th id="4847">4847</th><td>    <q>"trap\010trechkpt\010treclaim\007tresume\003tsr\010tsuspend\002tw\004twe"</q></td></tr>
<tr><th id="4848">4848</th><td>    <q>"q\005tweqi\004twge\005twgei\004twgt\005twgti\003twi\004twle\005twlei\005"</q></td></tr>
<tr><th id="4849">4849</th><td>    <q>"twlge\006twlgei\005twlgt\006twlgti\005twlle\006twllei\005twllt\006twllt"</q></td></tr>
<tr><th id="4850">4850</th><td>    <q>"i\005twlng\006twlngi\005twlnl\006twlnli\004twlt\005twlti\004twne\005twn"</q></td></tr>
<tr><th id="4851">4851</th><td>    <q>"ei\004twng\005twngi\004twnl\005twnli\003twu\004twui\007vabsdub\007vabsd"</q></td></tr>
<tr><th id="4852">4852</th><td>    <q>"uh\007vabsduw\007vaddcuq\007vaddcuw\010vaddecuq\010vaddeuqm\006vaddfp\007"</q></td></tr>
<tr><th id="4853">4853</th><td>    <q>"vaddsbs\007vaddshs\007vaddsws\007vaddubm\007vaddubs\007vaddudm\007vaddu"</q></td></tr>
<tr><th id="4854">4854</th><td>    <q>"hm\007vadduhs\007vadduqm\007vadduwm\007vadduws\004vand\005vandc\006vavg"</q></td></tr>
<tr><th id="4855">4855</th><td>    <q>"sb\006vavgsh\006vavgsw\006vavgub\006vavguh\006vavguw\007vbpermd\007vbpe"</q></td></tr>
<tr><th id="4856">4856</th><td>    <q>"rmq\005vcfsx\007vcfuged\005vcfux\007vcipher\013vcipherlast\006vclrlb\006"</q></td></tr>
<tr><th id="4857">4857</th><td>    <q>"vclrrb\005vclzb\005vclzd\006vclzdm\005vclzh\010vclzlsbb\005vclzw\007vcm"</q></td></tr>
<tr><th id="4858">4858</th><td>    <q>"pbfp\010vcmpeqfp\010vcmpequb\010vcmpequd\010vcmpequh\010vcmpequq\010vcm"</q></td></tr>
<tr><th id="4859">4859</th><td>    <q>"pequw\010vcmpgefp\010vcmpgtfp\010vcmpgtsb\010vcmpgtsd\010vcmpgtsh\010vc"</q></td></tr>
<tr><th id="4860">4860</th><td>    <q>"mpgtsq\010vcmpgtsw\010vcmpgtub\010vcmpgtud\010vcmpgtuh\010vcmpgtuq\010v"</q></td></tr>
<tr><th id="4861">4861</th><td>    <q>"cmpgtuw\007vcmpneb\007vcmpneh\007vcmpnew\010vcmpnezb\010vcmpnezh\010vcm"</q></td></tr>
<tr><th id="4862">4862</th><td>    <q>"pnezw\006vcmpsq\006vcmpuq\007vcntmbb\007vcntmbd\007vcntmbh\007vcntmbw\006"</q></td></tr>
<tr><th id="4863">4863</th><td>    <q>"vctsxs\006vctuxs\005vctzb\005vctzd\006vctzdm\005vctzh\010vctzlsbb\005vc"</q></td></tr>
<tr><th id="4864">4864</th><td>    <q>"tzw\007vdivesd\007vdivesq\007vdivesw\007vdiveud\007vdiveuq\007vdiveuw\006"</q></td></tr>
<tr><th id="4865">4865</th><td>    <q>"vdivsd\006vdivsq\006vdivsw\006vdivud\006vdivuq\006vdivuw\004veqv\tvexpa"</q></td></tr>
<tr><th id="4866">4866</th><td>    <q>"ndbm\tvexpanddm\tvexpandhm\tvexpandqm\tvexpandwm\010vexptefp\tvextddvlx"</q></td></tr>
<tr><th id="4867">4867</th><td>    <q>"\tvextddvrx\nvextdubvlx\nvextdubvrx\nvextduhvlx\nvextduhvrx\nvextduwvlx"</q></td></tr>
<tr><th id="4868">4868</th><td>    <q>"\nvextduwvrx\nvextractbm\tvextractd\nvextractdm\nvextracthm\nvextractqm"</q></td></tr>
<tr><th id="4869">4869</th><td>    <q>"\nvextractub\nvextractuh\nvextractuw\nvextractwm\010vextsb2d\010vextsb2"</q></td></tr>
<tr><th id="4870">4870</th><td>    <q>"w\010vextsd2q\010vextsh2d\010vextsh2w\010vextsw2d\010vextublx\010vextub"</q></td></tr>
<tr><th id="4871">4871</th><td>    <q>"rx\010vextuhlx\010vextuhrx\010vextuwlx\010vextuwrx\005vgbbd\004vgnb\007"</q></td></tr>
<tr><th id="4872">4872</th><td>    <q>"vinsblx\007vinsbrx\010vinsbvlx\010vinsbvrx\005vinsd\007vinsdlx\007vinsd"</q></td></tr>
<tr><th id="4873">4873</th><td>    <q>"rx\010vinsertb\010vinsertd\010vinserth\010vinsertw\007vinshlx\007vinshr"</q></td></tr>
<tr><th id="4874">4874</th><td>    <q>"x\010vinshvlx\010vinshvrx\005vinsw\007vinswlx\007vinswrx\010vinswvlx\010"</q></td></tr>
<tr><th id="4875">4875</th><td>    <q>"vinswvrx\007vlogefp\007vmaddfp\006vmaxfp\006vmaxsb\006vmaxsd\006vmaxsh\006"</q></td></tr>
<tr><th id="4876">4876</th><td>    <q>"vmaxsw\006vmaxub\006vmaxud\006vmaxuh\006vmaxuw\tvmhaddshs\nvmhraddshs\006"</q></td></tr>
<tr><th id="4877">4877</th><td>    <q>"vminfp\006vminsb\006vminsd\006vminsh\006vminsw\006vminub\006vminud\006v"</q></td></tr>
<tr><th id="4878">4878</th><td>    <q>"minuh\006vminuw\tvmladduhm\006vmodsd\006vmodsq\006vmodsw\006vmodud\006v"</q></td></tr>
<tr><th id="4879">4879</th><td>    <q>"moduq\006vmoduw\003vmr\006vmrgew\006vmrghb\006vmrghh\006vmrghw\006vmrgl"</q></td></tr>
<tr><th id="4880">4880</th><td>    <q>"b\006vmrglh\006vmrglw\006vmrgow\010vmsumcud\010vmsummbm\010vmsumshm\010"</q></td></tr>
<tr><th id="4881">4881</th><td>    <q>"vmsumshs\010vmsumubm\010vmsumudm\010vmsumuhm\010vmsumuhs\tvmul10cuq\nvm"</q></td></tr>
<tr><th id="4882">4882</th><td>    <q>"ul10ecuq\tvmul10euq\010vmul10uq\007vmulesb\007vmulesd\007vmulesh\007vmu"</q></td></tr>
<tr><th id="4883">4883</th><td>    <q>"lesw\007vmuleub\007vmuleud\007vmuleuh\007vmuleuw\007vmulhsd\007vmulhsw\007"</q></td></tr>
<tr><th id="4884">4884</th><td>    <q>"vmulhud\007vmulhuw\006vmulld\007vmulosb\007vmulosd\007vmulosh\007vmulos"</q></td></tr>
<tr><th id="4885">4885</th><td>    <q>"w\007vmuloub\007vmuloud\007vmulouh\007vmulouw\007vmuluwm\005vnand\010vn"</q></td></tr>
<tr><th id="4886">4886</th><td>    <q>"cipher\014vncipherlast\005vnegd\005vnegw\010vnmsubfp\004vnor\004vnot\003"</q></td></tr>
<tr><th id="4887">4887</th><td>    <q>"vor\004vorc\006vpdepd\005vperm\006vpermr\010vpermxor\006vpextd\005vpkpx"</q></td></tr>
<tr><th id="4888">4888</th><td>    <q>"\007vpksdss\007vpksdus\007vpkshss\007vpkshus\007vpkswss\007vpkswus\007v"</q></td></tr>
<tr><th id="4889">4889</th><td>    <q>"pkudum\007vpkudus\007vpkuhum\007vpkuhus\007vpkuwum\007vpkuwus\007vpmsum"</q></td></tr>
<tr><th id="4890">4890</th><td>    <q>"b\007vpmsumd\007vpmsumh\007vpmsumw\010vpopcntb\010vpopcntd\010vpopcnth\010"</q></td></tr>
<tr><th id="4891">4891</th><td>    <q>"vpopcntw\007vprtybd\007vprtybq\007vprtybw\005vrefp\005vrfim\005vrfin\005"</q></td></tr>
<tr><th id="4892">4892</th><td>    <q>"vrfip\005vrfiz\004vrlb\004vrld\006vrldmi\006vrldnm\004vrlh\004vrlq\006v"</q></td></tr>
<tr><th id="4893">4893</th><td>    <q>"rlqmi\006vrlqnm\004vrlw\006vrlwmi\006vrlwnm\tvrsqrtefp\005vsbox\004vsel"</q></td></tr>
<tr><th id="4894">4894</th><td>    <q>"\nvshasigmad\nvshasigmaw\003vsl\004vslb\004vsld\006vsldbi\006vsldoi\004"</q></td></tr>
<tr><th id="4895">4895</th><td>    <q>"vslh\004vslo\004vslq\004vslv\004vslw\006vspltb\006vsplth\010vspltisb\010"</q></td></tr>
<tr><th id="4896">4896</th><td>    <q>"vspltish\010vspltisw\006vspltw\003vsr\005vsrab\005vsrad\005vsrah\005vsr"</q></td></tr>
<tr><th id="4897">4897</th><td>    <q>"aq\005vsraw\004vsrb\004vsrd\006vsrdbi\004vsrh\004vsro\004vsrq\004vsrv\004"</q></td></tr>
<tr><th id="4898">4898</th><td>    <q>"vsrw\007vstribl\007vstribr\007vstrihl\007vstrihr\007vsubcuq\007vsubcuw\010"</q></td></tr>
<tr><th id="4899">4899</th><td>    <q>"vsubecuq\010vsubeuqm\006vsubfp\007vsubsbs\007vsubshs\007vsubsws\007vsub"</q></td></tr>
<tr><th id="4900">4900</th><td>    <q>"ubm\007vsububs\007vsubudm\007vsubuhm\007vsubuhs\007vsubuqm\007vsubuwm\007"</q></td></tr>
<tr><th id="4901">4901</th><td>    <q>"vsubuws\010vsum2sws\010vsum4sbs\010vsum4shs\010vsum4ubs\007vsumsws\007v"</q></td></tr>
<tr><th id="4902">4902</th><td>    <q>"upkhpx\007vupkhsb\007vupkhsh\007vupkhsw\007vupklpx\007vupklsb\007vupkls"</q></td></tr>
<tr><th id="4903">4903</th><td>    <q>"h\007vupklsw\004vxor\004wait\010waitimpl\007waitrsv\005wrtee\006wrteei\004"</q></td></tr>
<tr><th id="4904">4904</th><td>    <q>"xnop\003xor\004xori\005xoris\007xsabsdp\007xsabsqp\007xsadddp\007xsaddq"</q></td></tr>
<tr><th id="4905">4905</th><td>    <q>"p\010xsaddqpo\007xsaddsp\txscmpeqdp\nxscmpexpdp\nxscmpexpqp\txscmpgedp\t"</q></td></tr>
<tr><th id="4906">4906</th><td>    <q>"xscmpgtdp\010xscmpodp\010xscmpoqp\010xscmpudp\010xscmpuqp\txscpsgndp\tx"</q></td></tr>
<tr><th id="4907">4907</th><td>    <q>"scpsgnqp\010xscvdphp\010xscvdpqp\010xscvdpsp\txscvdpspn\nxscvdpsxds\nxs"</q></td></tr>
<tr><th id="4908">4908</th><td>    <q>"cvdpsxws\nxscvdpuxds\nxscvdpuxws\010xscvhpdp\010xscvqpdp\txscvqpdpo\txs"</q></td></tr>
<tr><th id="4909">4909</th><td>    <q>"cvqpsdz\txscvqpsqz\txscvqpswz\txscvqpudz\txscvqpuqz\txscvqpuwz\010xscvs"</q></td></tr>
<tr><th id="4910">4910</th><td>    <q>"dqp\010xscvspdp\txscvspdpn\010xscvsqqp\txscvsxddp\txscvsxdsp\010xscvudq"</q></td></tr>
<tr><th id="4911">4911</th><td>    <q>"p\010xscvuqqp\txscvuxddp\txscvuxdsp\007xsdivdp\007xsdivqp\010xsdivqpo\007"</q></td></tr>
<tr><th id="4912">4912</th><td>    <q>"xsdivsp\010xsiexpdp\010xsiexpqp\txsmaddadp\txsmaddasp\txsmaddmdp\txsmad"</q></td></tr>
<tr><th id="4913">4913</th><td>    <q>"dmsp\010xsmaddqp\txsmaddqpo\010xsmaxcdp\007xsmaxdp\010xsmaxjdp\010xsmin"</q></td></tr>
<tr><th id="4914">4914</th><td>    <q>"cdp\007xsmindp\010xsminjdp\txsmsubadp\txsmsubasp\txsmsubmdp\txsmsubmsp\010"</q></td></tr>
<tr><th id="4915">4915</th><td>    <q>"xsmsubqp\txsmsubqpo\007xsmuldp\007xsmulqp\010xsmulqpo\007xsmulsp\010xsn"</q></td></tr>
<tr><th id="4916">4916</th><td>    <q>"absdp\010xsnabsqp\007xsnegdp\007xsnegqp\nxsnmaddadp\nxsnmaddasp\nxsnmad"</q></td></tr>
<tr><th id="4917">4917</th><td>    <q>"dmdp\nxsnmaddmsp\txsnmaddqp\nxsnmaddqpo\nxsnmsubadp\nxsnmsubasp\nxsnmsu"</q></td></tr>
<tr><th id="4918">4918</th><td>    <q>"bmdp\nxsnmsubmsp\txsnmsubqp\nxsnmsubqpo\006xsrdpi\007xsrdpic\007xsrdpim"</q></td></tr>
<tr><th id="4919">4919</th><td>    <q>"\007xsrdpip\007xsrdpiz\006xsredp\006xsresp\006xsrqpi\007xsrqpix\007xsrq"</q></td></tr>
<tr><th id="4920">4920</th><td>    <q>"pxp\005xsrsp\nxsrsqrtedp\nxsrsqrtesp\010xssqrtdp\010xssqrtqp\txssqrtqpo"</q></td></tr>
<tr><th id="4921">4921</th><td>    <q>"\010xssqrtsp\007xssubdp\007xssubqp\010xssubqpo\007xssubsp\010xstdivdp\t"</q></td></tr>
<tr><th id="4922">4922</th><td>    <q>"xstsqrtdp\txststdcdp\txststdcqp\txststdcsp\010xsxexpdp\010xsxexpqp\010x"</q></td></tr>
<tr><th id="4923">4923</th><td>    <q>"sxsigdp\010xsxsigqp\007xvabsdp\007xvabssp\007xvadddp\007xvaddsp\nxvbf16"</q></td></tr>
<tr><th id="4924">4924</th><td>    <q>"ger2\014xvbf16ger2nn\014xvbf16ger2np\014xvbf16ger2pn\014xvbf16ger2pp\tx"</q></td></tr>
<tr><th id="4925">4925</th><td>    <q>"vcmpeqdp\txvcmpeqsp\txvcmpgedp\txvcmpgesp\txvcmpgtdp\txvcmpgtsp\txvcpsg"</q></td></tr>
<tr><th id="4926">4926</th><td>    <q>"ndp\txvcpsgnsp\013xvcvbf16spn\010xvcvdpsp\nxvcvdpsxds\nxvcvdpsxws\nxvcv"</q></td></tr>
<tr><th id="4927">4927</th><td>    <q>"dpuxds\nxvcvdpuxws\010xvcvhpsp\nxvcvspbf16\010xvcvspdp\010xvcvsphp\nxvc"</q></td></tr>
<tr><th id="4928">4928</th><td>    <q>"vspsxds\nxvcvspsxws\nxvcvspuxds\nxvcvspuxws\txvcvsxddp\txvcvsxdsp\txvcv"</q></td></tr>
<tr><th id="4929">4929</th><td>    <q>"sxwdp\txvcvsxwsp\txvcvuxddp\txvcvuxdsp\txvcvuxwdp\txvcvuxwsp\007xvdivdp"</q></td></tr>
<tr><th id="4930">4930</th><td>    <q>"\007xvdivsp\txvf16ger2\013xvf16ger2nn\013xvf16ger2np\013xvf16ger2pn\013"</q></td></tr>
<tr><th id="4931">4931</th><td>    <q>"xvf16ger2pp\010xvf32ger\nxvf32gernn\nxvf32gernp\nxvf32gerpn\nxvf32gerpp"</q></td></tr>
<tr><th id="4932">4932</th><td>    <q>"\010xvf64ger\nxvf64gernn\nxvf64gernp\nxvf64gerpn\nxvf64gerpp\txvi16ger2"</q></td></tr>
<tr><th id="4933">4933</th><td>    <q>"\013xvi16ger2pp\nxvi16ger2s\014xvi16ger2spp\010xvi4ger8\nxvi4ger8pp\010"</q></td></tr>
<tr><th id="4934">4934</th><td>    <q>"xvi8ger4\nxvi8ger4pp\013xvi8ger4spp\010xviexpdp\010xviexpsp\txvmaddadp\t"</q></td></tr>
<tr><th id="4935">4935</th><td>    <q>"xvmaddasp\txvmaddmdp\txvmaddmsp\007xvmaxdp\007xvmaxsp\007xvmindp\007xvm"</q></td></tr>
<tr><th id="4936">4936</th><td>    <q>"insp\007xvmovdp\007xvmovsp\txvmsubadp\txvmsubasp\txvmsubmdp\txvmsubmsp\007"</q></td></tr>
<tr><th id="4937">4937</th><td>    <q>"xvmuldp\007xvmulsp\010xvnabsdp\010xvnabssp\007xvnegdp\007xvnegsp\nxvnma"</q></td></tr>
<tr><th id="4938">4938</th><td>    <q>"ddadp\nxvnmaddasp\nxvnmaddmdp\nxvnmaddmsp\nxvnmsubadp\nxvnmsubasp\nxvnm"</q></td></tr>
<tr><th id="4939">4939</th><td>    <q>"submdp\nxvnmsubmsp\006xvrdpi\007xvrdpic\007xvrdpim\007xvrdpip\007xvrdpi"</q></td></tr>
<tr><th id="4940">4940</th><td>    <q>"z\006xvredp\006xvresp\006xvrspi\007xvrspic\007xvrspim\007xvrspip\007xvr"</q></td></tr>
<tr><th id="4941">4941</th><td>    <q>"spiz\nxvrsqrtedp\nxvrsqrtesp\010xvsqrtdp\010xvsqrtsp\007xvsubdp\007xvsu"</q></td></tr>
<tr><th id="4942">4942</th><td>    <q>"bsp\010xvtdivdp\010xvtdivsp\007xvtlsbb\txvtsqrtdp\txvtsqrtsp\txvtstdcdp"</q></td></tr>
<tr><th id="4943">4943</th><td>    <q>"\txvtstdcsp\010xvxexpdp\010xvxexpsp\010xvxsigdp\010xvxsigsp\txxblendvb\t"</q></td></tr>
<tr><th id="4944">4944</th><td>    <q>"xxblendvd\txxblendvh\txxblendvw\005xxbrd\005xxbrh\005xxbrq\005xxbrw\006"</q></td></tr>
<tr><th id="4945">4945</th><td>    <q>"xxeval\013xxextractuw\nxxgenpcvbm\nxxgenpcvdm\nxxgenpcvhm\nxxgenpcvwm\t"</q></td></tr>
<tr><th id="4946">4946</th><td>    <q>"xxinsertw\006xxland\007xxlandc\006xxleqv\007xxlnand\006xxlnor\005xxlor\006"</q></td></tr>
<tr><th id="4947">4947</th><td>    <q>"xxlorc\006xxlxor\007xxmfacc\007xxmrghd\007xxmrghw\007xxmrgld\007xxmrglw"</q></td></tr>
<tr><th id="4948">4948</th><td>    <q>"\007xxmtacc\006xxperm\010xxpermdi\007xxpermr\007xxpermx\005xxsel\txxset"</q></td></tr>
<tr><th id="4949">4949</th><td>    <q>"accz\007xxsldwi\007xxspltd\013xxsplti32dx\010xxspltib\txxspltidp\010xxs"</q></td></tr>
<tr><th id="4950">4950</th><td>    <q>"pltiw\007xxspltw\007xxswapd"</q>;</td></tr>
<tr><th id="4951">4951</th><td></td></tr>
<tr><th id="4952">4952</th><td><i>// Feature bitsets.</i></td></tr>
<tr><th id="4953">4953</th><td><b>enum</b> : uint8_t {</td></tr>
<tr><th id="4954">4954</th><td>  AMFBS_None,</td></tr>
<tr><th id="4955">4955</th><td>  AMFBS_ModernAs,</td></tr>
<tr><th id="4956">4956</th><td>};</td></tr>
<tr><th id="4957">4957</th><td></td></tr>
<tr><th id="4958">4958</th><td><em>static</em> <b>constexpr</b> FeatureBitset FeatureBitsets[] = {</td></tr>
<tr><th id="4959">4959</th><td>  {}, <i>// AMFBS_None</i></td></tr>
<tr><th id="4960">4960</th><td>  {Feature_ModernAsBit, },</td></tr>
<tr><th id="4961">4961</th><td>};</td></tr>
<tr><th id="4962">4962</th><td></td></tr>
<tr><th id="4963">4963</th><td><b>namespace</b> {</td></tr>
<tr><th id="4964">4964</th><td>  <b>struct</b> MatchEntry {</td></tr>
<tr><th id="4965">4965</th><td>    uint16_t Mnemonic;</td></tr>
<tr><th id="4966">4966</th><td>    uint16_t Opcode;</td></tr>
<tr><th id="4967">4967</th><td>    uint16_t ConvertFn;</td></tr>
<tr><th id="4968">4968</th><td>    uint8_t RequiredFeaturesIdx;</td></tr>
<tr><th id="4969">4969</th><td>    uint8_t Classes[<var>6</var>];</td></tr>
<tr><th id="4970">4970</th><td>    StringRef getMnemonic() <em>const</em> {</td></tr>
<tr><th id="4971">4971</th><td>      <b>return</b> StringRef(MnemonicTable + Mnemonic + <var>1</var>,</td></tr>
<tr><th id="4972">4972</th><td>                       MnemonicTable[Mnemonic]);</td></tr>
<tr><th id="4973">4973</th><td>    }</td></tr>
<tr><th id="4974">4974</th><td>  };</td></tr>
<tr><th id="4975">4975</th><td></td></tr>
<tr><th id="4976">4976</th><td>  <i>// Predicate for searching for an opcode.</i></td></tr>
<tr><th id="4977">4977</th><td>  <b>struct</b> LessOpcode {</td></tr>
<tr><th id="4978">4978</th><td>    <em>bool</em> <b>operator</b>()(<em>const</em> MatchEntry &amp;LHS, StringRef RHS) {</td></tr>
<tr><th id="4979">4979</th><td>      <b>return</b> LHS.getMnemonic() &lt; RHS;</td></tr>
<tr><th id="4980">4980</th><td>    }</td></tr>
<tr><th id="4981">4981</th><td>    <em>bool</em> <b>operator</b>()(StringRef LHS, <em>const</em> MatchEntry &amp;RHS) {</td></tr>
<tr><th id="4982">4982</th><td>      <b>return</b> LHS &lt; RHS.getMnemonic();</td></tr>
<tr><th id="4983">4983</th><td>    }</td></tr>
<tr><th id="4984">4984</th><td>    <em>bool</em> <b>operator</b>()(<em>const</em> MatchEntry &amp;LHS, <em>const</em> MatchEntry &amp;RHS) {</td></tr>
<tr><th id="4985">4985</th><td>      <b>return</b> LHS.getMnemonic() &lt; RHS.getMnemonic();</td></tr>
<tr><th id="4986">4986</th><td>    }</td></tr>
<tr><th id="4987">4987</th><td>  };</td></tr>
<tr><th id="4988">4988</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="4989">4989</th><td></td></tr>
<tr><th id="4990">4990</th><td><em>static</em> <em>const</em> MatchEntry MatchTable0[] = {</td></tr>
<tr><th id="4991">4991</th><td>  { <var>0</var> <i>/* add */</i>, PPC::ADD8TLS_, Convert__RegG8RC1_0__RegG8RC1_1__TLSReg1_2, AMFBS_None, { MCK_RegG8RC, MCK_RegG8RC, MCK_TLSReg }, },</td></tr>
<tr><th id="4992">4992</th><td>  { <var>0</var> <i>/* add */</i>, PPC::ADD4, Convert__RegGPRC1_0__RegGPRC1_1__RegGPRC1_2, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="4993">4993</th><td>  { <var>0</var> <i>/* add */</i>, PPC::ADD4_rec, Convert__RegGPRC1_1__RegGPRC1_2__RegGPRC1_3, AMFBS_None, { MCK__DOT_, MCK_RegGPRC, MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="4994">4994</th><td>  { <var>4</var> <i>/* addc */</i>, PPC::ADDC, Convert__RegGPRC1_0__RegGPRC1_1__RegGPRC1_2, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="4995">4995</th><td>  { <var>4</var> <i>/* addc */</i>, PPC::ADDC_rec, Convert__RegGPRC1_1__RegGPRC1_2__RegGPRC1_3, AMFBS_None, { MCK__DOT_, MCK_RegGPRC, MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="4996">4996</th><td>  { <var>9</var> <i>/* addco */</i>, PPC::ADDCO, Convert__RegGPRC1_0__RegGPRC1_1__RegGPRC1_2, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="4997">4997</th><td>  { <var>9</var> <i>/* addco */</i>, PPC::ADDCO_rec, Convert__RegGPRC1_1__RegGPRC1_2__RegGPRC1_3, AMFBS_None, { MCK__DOT_, MCK_RegGPRC, MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="4998">4998</th><td>  { <var>15</var> <i>/* adde */</i>, PPC::ADDE, Convert__RegGPRC1_0__RegGPRC1_1__RegGPRC1_2, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="4999">4999</th><td>  { <var>15</var> <i>/* adde */</i>, PPC::ADDE_rec, Convert__RegGPRC1_1__RegGPRC1_2__RegGPRC1_3, AMFBS_None, { MCK__DOT_, MCK_RegGPRC, MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="5000">5000</th><td>  { <var>20</var> <i>/* addeo */</i>, PPC::ADDEO, Convert__RegGPRC1_0__RegGPRC1_1__RegGPRC1_2, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="5001">5001</th><td>  { <var>20</var> <i>/* addeo */</i>, PPC::ADDEO_rec, Convert__RegGPRC1_1__RegGPRC1_2__RegGPRC1_3, AMFBS_None, { MCK__DOT_, MCK_RegGPRC, MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="5002">5002</th><td>  { <var>26</var> <i>/* addi */</i>, PPC::ADDI, Convert__RegGPRC1_0__RegGPRCNoR01_1__S16Imm1_2, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRCNoR0, MCK_S16Imm }, },</td></tr>
<tr><th id="5003">5003</th><td>  { <var>31</var> <i>/* addic */</i>, PPC::ADDIC, Convert__RegGPRC1_0__RegGPRC1_1__S16Imm1_2, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC, MCK_S16Imm }, },</td></tr>
<tr><th id="5004">5004</th><td>  { <var>31</var> <i>/* addic */</i>, PPC::ADDIC_rec, Convert__RegGPRC1_1__RegGPRC1_2__S16Imm1_3, AMFBS_None, { MCK__DOT_, MCK_RegGPRC, MCK_RegGPRC, MCK_S16Imm }, },</td></tr>
<tr><th id="5005">5005</th><td>  { <var>37</var> <i>/* addis */</i>, PPC::ADDIS, Convert__RegGPRC1_0__RegGPRCNoR01_1__S17Imm1_2, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRCNoR0, MCK_S17Imm }, },</td></tr>
<tr><th id="5006">5006</th><td>  { <var>43</var> <i>/* addme */</i>, PPC::ADDME, Convert__RegGPRC1_0__RegGPRC1_1, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="5007">5007</th><td>  { <var>43</var> <i>/* addme */</i>, PPC::ADDME_rec, Convert__RegGPRC1_1__RegGPRC1_2, AMFBS_None, { MCK__DOT_, MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="5008">5008</th><td>  { <var>49</var> <i>/* addmeo */</i>, PPC::ADDMEO, Convert__RegGPRC1_0__RegGPRC1_1, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="5009">5009</th><td>  { <var>49</var> <i>/* addmeo */</i>, PPC::ADDMEO_rec, Convert__RegGPRC1_1__RegGPRC1_2, AMFBS_None, { MCK__DOT_, MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="5010">5010</th><td>  { <var>56</var> <i>/* addo */</i>, PPC::ADD4O, Convert__RegGPRC1_0__RegGPRC1_1__RegGPRC1_2, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="5011">5011</th><td>  { <var>56</var> <i>/* addo */</i>, PPC::ADD4O_rec, Convert__RegGPRC1_1__RegGPRC1_2__RegGPRC1_3, AMFBS_None, { MCK__DOT_, MCK_RegGPRC, MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="5012">5012</th><td>  { <var>61</var> <i>/* addpcis */</i>, PPC::ADDPCIS, Convert__RegG8RC1_0__Imm1_1, AMFBS_None, { MCK_RegG8RC, MCK_Imm }, },</td></tr>
<tr><th id="5013">5013</th><td>  { <var>69</var> <i>/* addze */</i>, PPC::ADDZE, Convert__RegGPRC1_0__RegGPRC1_1, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="5014">5014</th><td>  { <var>69</var> <i>/* addze */</i>, PPC::ADDZE_rec, Convert__RegGPRC1_1__RegGPRC1_2, AMFBS_None, { MCK__DOT_, MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="5015">5015</th><td>  { <var>75</var> <i>/* addzeo */</i>, PPC::ADDZEO, Convert__RegGPRC1_0__RegGPRC1_1, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="5016">5016</th><td>  { <var>75</var> <i>/* addzeo */</i>, PPC::ADDZEO_rec, Convert__RegGPRC1_1__RegGPRC1_2, AMFBS_None, { MCK__DOT_, MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="5017">5017</th><td>  { <var>82</var> <i>/* and */</i>, PPC::AND, Convert__RegGPRC1_0__RegGPRC1_1__RegGPRC1_2, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="5018">5018</th><td>  { <var>82</var> <i>/* and */</i>, PPC::AND_rec, Convert__RegGPRC1_1__RegGPRC1_2__RegGPRC1_3, AMFBS_None, { MCK__DOT_, MCK_RegGPRC, MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="5019">5019</th><td>  { <var>86</var> <i>/* andc */</i>, PPC::ANDC, Convert__RegGPRC1_0__RegGPRC1_1__RegGPRC1_2, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="5020">5020</th><td>  { <var>86</var> <i>/* andc */</i>, PPC::ANDC_rec, Convert__RegGPRC1_1__RegGPRC1_2__RegGPRC1_3, AMFBS_None, { MCK__DOT_, MCK_RegGPRC, MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="5021">5021</th><td>  { <var>91</var> <i>/* andi */</i>, PPC::ANDI_rec, Convert__RegGPRC1_1__RegGPRC1_2__U16Imm1_3, AMFBS_None, { MCK__DOT_, MCK_RegGPRC, MCK_RegGPRC, MCK_U16Imm }, },</td></tr>
<tr><th id="5022">5022</th><td>  { <var>96</var> <i>/* andis */</i>, PPC::ANDIS_rec, Convert__RegGPRC1_1__RegGPRC1_2__U16Imm1_3, AMFBS_None, { MCK__DOT_, MCK_RegGPRC, MCK_RegGPRC, MCK_U16Imm }, },</td></tr>
<tr><th id="5023">5023</th><td>  { <var>102</var> <i>/* attn */</i>, PPC::ATTN, Convert_NoOperands, AMFBS_None, {  }, },</td></tr>
<tr><th id="5024">5024</th><td>  { <var>107</var> <i>/* b */</i>, PPC::B, Convert__DirectBr1_0, AMFBS_None, { MCK_DirectBr }, },</td></tr>
<tr><th id="5025">5025</th><td>  { <var>109</var> <i>/* ba */</i>, PPC::BA, Convert__DirectBr1_0, AMFBS_None, { MCK_DirectBr }, },</td></tr>
<tr><th id="5026">5026</th><td>  { <var>112</var> <i>/* bc */</i>, PPC::gBC, Convert__U5Imm1_0__RegCRBITRC1_1__CondBr1_2, AMFBS_None, { MCK_U5Imm, MCK_RegCRBITRC, MCK_CondBr }, },</td></tr>
<tr><th id="5027">5027</th><td>  { <var>112</var> <i>/* bc */</i>, PPC::gBCat, Convert__U5Imm1_1__ATBitsAsHint1_0__RegCRBITRC1_2__CondBr1_3, AMFBS_None, { MCK_ATBitsAsHint, MCK_U5Imm, MCK_RegCRBITRC, MCK_CondBr }, },</td></tr>
<tr><th id="5028">5028</th><td>  { <var>115</var> <i>/* bc+ */</i>, PPC::gBCat, Convert__U5Imm1_0__imm_95_3__RegCRBITRC1_1__CondBr1_2, AMFBS_None, { MCK_U5Imm, MCK_RegCRBITRC, MCK_CondBr }, },</td></tr>
<tr><th id="5029">5029</th><td>  { <var>119</var> <i>/* bc- */</i>, PPC::gBCat, Convert__U5Imm1_0__imm_95_2__RegCRBITRC1_1__CondBr1_2, AMFBS_None, { MCK_U5Imm, MCK_RegCRBITRC, MCK_CondBr }, },</td></tr>
<tr><th id="5030">5030</th><td>  { <var>123</var> <i>/* bca */</i>, PPC::gBCA, Convert__U5Imm1_0__RegCRBITRC1_1__CondBr1_2, AMFBS_None, { MCK_U5Imm, MCK_RegCRBITRC, MCK_CondBr }, },</td></tr>
<tr><th id="5031">5031</th><td>  { <var>123</var> <i>/* bca */</i>, PPC::gBCAat, Convert__U5Imm1_1__ATBitsAsHint1_0__RegCRBITRC1_2__CondBr1_3, AMFBS_None, { MCK_ATBitsAsHint, MCK_U5Imm, MCK_RegCRBITRC, MCK_CondBr }, },</td></tr>
<tr><th id="5032">5032</th><td>  { <var>127</var> <i>/* bca+ */</i>, PPC::gBCAat, Convert__U5Imm1_0__imm_95_3__RegCRBITRC1_1__CondBr1_2, AMFBS_None, { MCK_U5Imm, MCK_RegCRBITRC, MCK_CondBr }, },</td></tr>
<tr><th id="5033">5033</th><td>  { <var>132</var> <i>/* bca- */</i>, PPC::gBCAat, Convert__U5Imm1_0__imm_95_2__RegCRBITRC1_1__CondBr1_2, AMFBS_None, { MCK_U5Imm, MCK_RegCRBITRC, MCK_CondBr }, },</td></tr>
<tr><th id="5034">5034</th><td>  { <var>137</var> <i>/* bcctr */</i>, PPC::gBCCTR, Convert__U5Imm1_0__RegCRBITRC1_1__imm_95_0, AMFBS_None, { MCK_U5Imm, MCK_RegCRBITRC }, },</td></tr>
<tr><th id="5035">5035</th><td>  { <var>137</var> <i>/* bcctr */</i>, PPC::gBCCTR, Convert__U5Imm1_0__RegCRBITRC1_1__Imm1_2, AMFBS_None, { MCK_U5Imm, MCK_RegCRBITRC, MCK_Imm }, },</td></tr>
<tr><th id="5036">5036</th><td>  { <var>143</var> <i>/* bcctrl */</i>, PPC::gBCCTRL, Convert__U5Imm1_0__RegCRBITRC1_1__imm_95_0, AMFBS_None, { MCK_U5Imm, MCK_RegCRBITRC }, },</td></tr>
<tr><th id="5037">5037</th><td>  { <var>143</var> <i>/* bcctrl */</i>, PPC::gBCCTRL, Convert__U5Imm1_0__RegCRBITRC1_1__Imm1_2, AMFBS_None, { MCK_U5Imm, MCK_RegCRBITRC, MCK_Imm }, },</td></tr>
<tr><th id="5038">5038</th><td>  { <var>150</var> <i>/* bcdcfn */</i>, PPC::BCDCFN_rec, Convert__RegVRRC1_1__RegVRRC1_2__U1Imm1_3, AMFBS_None, { MCK__DOT_, MCK_RegVRRC, MCK_RegVRRC, MCK_U1Imm }, },</td></tr>
<tr><th id="5039">5039</th><td>  { <var>157</var> <i>/* bcdcfsq */</i>, PPC::BCDCFSQ_rec, Convert__RegVRRC1_1__RegVRRC1_2__U1Imm1_3, AMFBS_None, { MCK__DOT_, MCK_RegVRRC, MCK_RegVRRC, MCK_U1Imm }, },</td></tr>
<tr><th id="5040">5040</th><td>  { <var>165</var> <i>/* bcdcfz */</i>, PPC::BCDCFZ_rec, Convert__RegVRRC1_1__RegVRRC1_2__U1Imm1_3, AMFBS_None, { MCK__DOT_, MCK_RegVRRC, MCK_RegVRRC, MCK_U1Imm }, },</td></tr>
<tr><th id="5041">5041</th><td>  { <var>172</var> <i>/* bcdcpsgn */</i>, PPC::BCDCPSGN_rec, Convert__RegVRRC1_1__RegVRRC1_2__RegVRRC1_3, AMFBS_None, { MCK__DOT_, MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="5042">5042</th><td>  { <var>181</var> <i>/* bcdctn */</i>, PPC::BCDCTN_rec, Convert__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK__DOT_, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="5043">5043</th><td>  { <var>188</var> <i>/* bcdctsq */</i>, PPC::BCDCTSQ_rec, Convert__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK__DOT_, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="5044">5044</th><td>  { <var>196</var> <i>/* bcdctz */</i>, PPC::BCDCTZ_rec, Convert__RegVRRC1_1__RegVRRC1_2__U1Imm1_3, AMFBS_None, { MCK__DOT_, MCK_RegVRRC, MCK_RegVRRC, MCK_U1Imm }, },</td></tr>
<tr><th id="5045">5045</th><td>  { <var>203</var> <i>/* bcds */</i>, PPC::BCDS_rec, Convert__RegVRRC1_1__RegVRRC1_2__RegVRRC1_3__U1Imm1_4, AMFBS_None, { MCK__DOT_, MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC, MCK_U1Imm }, },</td></tr>
<tr><th id="5046">5046</th><td>  { <var>208</var> <i>/* bcdsetsgn */</i>, PPC::BCDSETSGN_rec, Convert__RegVRRC1_1__RegVRRC1_2__U1Imm1_3, AMFBS_None, { MCK__DOT_, MCK_RegVRRC, MCK_RegVRRC, MCK_U1Imm }, },</td></tr>
<tr><th id="5047">5047</th><td>  { <var>218</var> <i>/* bcdsr */</i>, PPC::BCDSR_rec, Convert__RegVRRC1_1__RegVRRC1_2__RegVRRC1_3__U1Imm1_4, AMFBS_None, { MCK__DOT_, MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC, MCK_U1Imm }, },</td></tr>
<tr><th id="5048">5048</th><td>  { <var>224</var> <i>/* bcdtrunc */</i>, PPC::BCDTRUNC_rec, Convert__RegVRRC1_1__RegVRRC1_2__RegVRRC1_3__U1Imm1_4, AMFBS_None, { MCK__DOT_, MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC, MCK_U1Imm }, },</td></tr>
<tr><th id="5049">5049</th><td>  { <var>233</var> <i>/* bcdus */</i>, PPC::BCDUS_rec, Convert__RegVRRC1_1__RegVRRC1_2__RegVRRC1_3, AMFBS_None, { MCK__DOT_, MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="5050">5050</th><td>  { <var>239</var> <i>/* bcdutrunc */</i>, PPC::BCDUTRUNC_rec, Convert__RegVRRC1_1__RegVRRC1_2__RegVRRC1_3, AMFBS_None, { MCK__DOT_, MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="5051">5051</th><td>  { <var>249</var> <i>/* bcl */</i>, PPC::gBCL, Convert__U5Imm1_0__RegCRBITRC1_1__CondBr1_2, AMFBS_None, { MCK_U5Imm, MCK_RegCRBITRC, MCK_CondBr }, },</td></tr>
<tr><th id="5052">5052</th><td>  { <var>249</var> <i>/* bcl */</i>, PPC::gBCLat, Convert__U5Imm1_1__ATBitsAsHint1_0__RegCRBITRC1_2__CondBr1_3, AMFBS_None, { MCK_ATBitsAsHint, MCK_U5Imm, MCK_RegCRBITRC, MCK_CondBr }, },</td></tr>
<tr><th id="5053">5053</th><td>  { <var>253</var> <i>/* bcl+ */</i>, PPC::gBCLat, Convert__U5Imm1_0__imm_95_3__RegCRBITRC1_1__CondBr1_2, AMFBS_None, { MCK_U5Imm, MCK_RegCRBITRC, MCK_CondBr }, },</td></tr>
<tr><th id="5054">5054</th><td>  { <var>258</var> <i>/* bcl- */</i>, PPC::gBCLat, Convert__U5Imm1_0__imm_95_2__RegCRBITRC1_1__CondBr1_2, AMFBS_None, { MCK_U5Imm, MCK_RegCRBITRC, MCK_CondBr }, },</td></tr>
<tr><th id="5055">5055</th><td>  { <var>263</var> <i>/* bcla */</i>, PPC::gBCLA, Convert__U5Imm1_0__RegCRBITRC1_1__CondBr1_2, AMFBS_None, { MCK_U5Imm, MCK_RegCRBITRC, MCK_CondBr }, },</td></tr>
<tr><th id="5056">5056</th><td>  { <var>263</var> <i>/* bcla */</i>, PPC::gBCLAat, Convert__U5Imm1_1__ATBitsAsHint1_0__RegCRBITRC1_2__CondBr1_3, AMFBS_None, { MCK_ATBitsAsHint, MCK_U5Imm, MCK_RegCRBITRC, MCK_CondBr }, },</td></tr>
<tr><th id="5057">5057</th><td>  { <var>268</var> <i>/* bcla+ */</i>, PPC::gBCLAat, Convert__U5Imm1_0__imm_95_3__RegCRBITRC1_1__CondBr1_2, AMFBS_None, { MCK_U5Imm, MCK_RegCRBITRC, MCK_CondBr }, },</td></tr>
<tr><th id="5058">5058</th><td>  { <var>274</var> <i>/* bcla- */</i>, PPC::gBCLAat, Convert__U5Imm1_0__imm_95_2__RegCRBITRC1_1__CondBr1_2, AMFBS_None, { MCK_U5Imm, MCK_RegCRBITRC, MCK_CondBr }, },</td></tr>
<tr><th id="5059">5059</th><td>  { <var>280</var> <i>/* bclr */</i>, PPC::gBCLR, Convert__U5Imm1_0__RegCRBITRC1_1__imm_95_0, AMFBS_None, { MCK_U5Imm, MCK_RegCRBITRC }, },</td></tr>
<tr><th id="5060">5060</th><td>  { <var>280</var> <i>/* bclr */</i>, PPC::gBCLR, Convert__U5Imm1_0__RegCRBITRC1_1__Imm1_2, AMFBS_None, { MCK_U5Imm, MCK_RegCRBITRC, MCK_Imm }, },</td></tr>
<tr><th id="5061">5061</th><td>  { <var>285</var> <i>/* bclrl */</i>, PPC::gBCLRL, Convert__U5Imm1_0__RegCRBITRC1_1__imm_95_0, AMFBS_None, { MCK_U5Imm, MCK_RegCRBITRC }, },</td></tr>
<tr><th id="5062">5062</th><td>  { <var>285</var> <i>/* bclrl */</i>, PPC::gBCLRL, Convert__U5Imm1_0__RegCRBITRC1_1__Imm1_2, AMFBS_None, { MCK_U5Imm, MCK_RegCRBITRC, MCK_Imm }, },</td></tr>
<tr><th id="5063">5063</th><td>  { <var>291</var> <i>/* bctr */</i>, PPC::BCTR, Convert_NoOperands, AMFBS_None, {  }, },</td></tr>
<tr><th id="5064">5064</th><td>  { <var>296</var> <i>/* bctrl */</i>, PPC::BCTRL, Convert_NoOperands, AMFBS_None, {  }, },</td></tr>
<tr><th id="5065">5065</th><td>  { <var>302</var> <i>/* bdnz */</i>, PPC::BDNZ, Convert__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5066">5066</th><td>  { <var>307</var> <i>/* bdnz+ */</i>, PPC::BDNZp, Convert__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5067">5067</th><td>  { <var>313</var> <i>/* bdnz- */</i>, PPC::BDNZm, Convert__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5068">5068</th><td>  { <var>319</var> <i>/* bdnza */</i>, PPC::BDNZA, Convert__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5069">5069</th><td>  { <var>325</var> <i>/* bdnza+ */</i>, PPC::BDNZAp, Convert__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5070">5070</th><td>  { <var>332</var> <i>/* bdnza- */</i>, PPC::BDNZAm, Convert__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5071">5071</th><td>  { <var>339</var> <i>/* bdnzf */</i>, PPC::gBC, Convert__imm_95_0__RegCRBITRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRBITRC, MCK_CondBr }, },</td></tr>
<tr><th id="5072">5072</th><td>  { <var>345</var> <i>/* bdnzfa */</i>, PPC::gBCA, Convert__imm_95_0__RegCRBITRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRBITRC, MCK_CondBr }, },</td></tr>
<tr><th id="5073">5073</th><td>  { <var>352</var> <i>/* bdnzfl */</i>, PPC::gBCL, Convert__imm_95_0__RegCRBITRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRBITRC, MCK_CondBr }, },</td></tr>
<tr><th id="5074">5074</th><td>  { <var>359</var> <i>/* bdnzfla */</i>, PPC::gBCLA, Convert__imm_95_0__RegCRBITRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRBITRC, MCK_CondBr }, },</td></tr>
<tr><th id="5075">5075</th><td>  { <var>367</var> <i>/* bdnzflr */</i>, PPC::gBCLR, Convert__imm_95_0__RegCRBITRC1_0__imm_95_0, AMFBS_None, { MCK_RegCRBITRC }, },</td></tr>
<tr><th id="5076">5076</th><td>  { <var>375</var> <i>/* bdnzflrl */</i>, PPC::gBCLRL, Convert__imm_95_0__RegCRBITRC1_0__imm_95_0, AMFBS_None, { MCK_RegCRBITRC }, },</td></tr>
<tr><th id="5077">5077</th><td>  { <var>384</var> <i>/* bdnzl */</i>, PPC::BDNZL, Convert__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5078">5078</th><td>  { <var>390</var> <i>/* bdnzl+ */</i>, PPC::BDNZLp, Convert__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5079">5079</th><td>  { <var>397</var> <i>/* bdnzl- */</i>, PPC::BDNZLm, Convert__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5080">5080</th><td>  { <var>404</var> <i>/* bdnzla */</i>, PPC::BDNZLA, Convert__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5081">5081</th><td>  { <var>411</var> <i>/* bdnzla+ */</i>, PPC::BDNZLAp, Convert__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5082">5082</th><td>  { <var>419</var> <i>/* bdnzla- */</i>, PPC::BDNZLAm, Convert__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5083">5083</th><td>  { <var>427</var> <i>/* bdnzlr */</i>, PPC::BDNZLR, Convert_NoOperands, AMFBS_None, {  }, },</td></tr>
<tr><th id="5084">5084</th><td>  { <var>434</var> <i>/* bdnzlr+ */</i>, PPC::BDNZLRp, Convert_NoOperands, AMFBS_None, {  }, },</td></tr>
<tr><th id="5085">5085</th><td>  { <var>442</var> <i>/* bdnzlr- */</i>, PPC::BDNZLRm, Convert_NoOperands, AMFBS_None, {  }, },</td></tr>
<tr><th id="5086">5086</th><td>  { <var>450</var> <i>/* bdnzlrl */</i>, PPC::BDNZLRL, Convert_NoOperands, AMFBS_None, {  }, },</td></tr>
<tr><th id="5087">5087</th><td>  { <var>458</var> <i>/* bdnzlrl+ */</i>, PPC::BDNZLRLp, Convert_NoOperands, AMFBS_None, {  }, },</td></tr>
<tr><th id="5088">5088</th><td>  { <var>467</var> <i>/* bdnzlrl- */</i>, PPC::BDNZLRLm, Convert_NoOperands, AMFBS_None, {  }, },</td></tr>
<tr><th id="5089">5089</th><td>  { <var>476</var> <i>/* bdnzt */</i>, PPC::gBC, Convert__imm_95_8__RegCRBITRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRBITRC, MCK_CondBr }, },</td></tr>
<tr><th id="5090">5090</th><td>  { <var>482</var> <i>/* bdnzta */</i>, PPC::gBCA, Convert__imm_95_8__RegCRBITRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRBITRC, MCK_CondBr }, },</td></tr>
<tr><th id="5091">5091</th><td>  { <var>489</var> <i>/* bdnztl */</i>, PPC::gBCL, Convert__imm_95_8__RegCRBITRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRBITRC, MCK_CondBr }, },</td></tr>
<tr><th id="5092">5092</th><td>  { <var>496</var> <i>/* bdnztla */</i>, PPC::gBCLA, Convert__imm_95_8__RegCRBITRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRBITRC, MCK_CondBr }, },</td></tr>
<tr><th id="5093">5093</th><td>  { <var>504</var> <i>/* bdnztlr */</i>, PPC::gBCLR, Convert__imm_95_8__RegCRBITRC1_0__imm_95_0, AMFBS_None, { MCK_RegCRBITRC }, },</td></tr>
<tr><th id="5094">5094</th><td>  { <var>512</var> <i>/* bdnztlrl */</i>, PPC::gBCLRL, Convert__imm_95_8__RegCRBITRC1_0__imm_95_0, AMFBS_None, { MCK_RegCRBITRC }, },</td></tr>
<tr><th id="5095">5095</th><td>  { <var>521</var> <i>/* bdz */</i>, PPC::BDZ, Convert__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5096">5096</th><td>  { <var>525</var> <i>/* bdz+ */</i>, PPC::BDZp, Convert__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5097">5097</th><td>  { <var>530</var> <i>/* bdz- */</i>, PPC::BDZm, Convert__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5098">5098</th><td>  { <var>535</var> <i>/* bdza */</i>, PPC::BDZA, Convert__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5099">5099</th><td>  { <var>540</var> <i>/* bdza+ */</i>, PPC::BDZAp, Convert__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5100">5100</th><td>  { <var>546</var> <i>/* bdza- */</i>, PPC::BDZAm, Convert__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5101">5101</th><td>  { <var>552</var> <i>/* bdzf */</i>, PPC::gBC, Convert__imm_95_2__RegCRBITRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRBITRC, MCK_CondBr }, },</td></tr>
<tr><th id="5102">5102</th><td>  { <var>557</var> <i>/* bdzfa */</i>, PPC::gBCA, Convert__imm_95_2__RegCRBITRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRBITRC, MCK_CondBr }, },</td></tr>
<tr><th id="5103">5103</th><td>  { <var>563</var> <i>/* bdzfl */</i>, PPC::gBCL, Convert__imm_95_2__RegCRBITRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRBITRC, MCK_CondBr }, },</td></tr>
<tr><th id="5104">5104</th><td>  { <var>569</var> <i>/* bdzfla */</i>, PPC::gBCLA, Convert__imm_95_2__RegCRBITRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRBITRC, MCK_CondBr }, },</td></tr>
<tr><th id="5105">5105</th><td>  { <var>576</var> <i>/* bdzflr */</i>, PPC::gBCLR, Convert__imm_95_2__RegCRBITRC1_0__imm_95_0, AMFBS_None, { MCK_RegCRBITRC }, },</td></tr>
<tr><th id="5106">5106</th><td>  { <var>583</var> <i>/* bdzflrl */</i>, PPC::gBCLRL, Convert__imm_95_2__RegCRBITRC1_0__imm_95_0, AMFBS_None, { MCK_RegCRBITRC }, },</td></tr>
<tr><th id="5107">5107</th><td>  { <var>591</var> <i>/* bdzl */</i>, PPC::BDZL, Convert__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5108">5108</th><td>  { <var>596</var> <i>/* bdzl+ */</i>, PPC::BDZLp, Convert__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5109">5109</th><td>  { <var>602</var> <i>/* bdzl- */</i>, PPC::BDZLm, Convert__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5110">5110</th><td>  { <var>608</var> <i>/* bdzla */</i>, PPC::BDZLA, Convert__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5111">5111</th><td>  { <var>614</var> <i>/* bdzla+ */</i>, PPC::BDZLAp, Convert__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5112">5112</th><td>  { <var>621</var> <i>/* bdzla- */</i>, PPC::BDZLAm, Convert__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5113">5113</th><td>  { <var>628</var> <i>/* bdzlr */</i>, PPC::BDZLR, Convert_NoOperands, AMFBS_None, {  }, },</td></tr>
<tr><th id="5114">5114</th><td>  { <var>634</var> <i>/* bdzlr+ */</i>, PPC::BDZLRp, Convert_NoOperands, AMFBS_None, {  }, },</td></tr>
<tr><th id="5115">5115</th><td>  { <var>641</var> <i>/* bdzlr- */</i>, PPC::BDZLRm, Convert_NoOperands, AMFBS_None, {  }, },</td></tr>
<tr><th id="5116">5116</th><td>  { <var>648</var> <i>/* bdzlrl */</i>, PPC::BDZLRL, Convert_NoOperands, AMFBS_None, {  }, },</td></tr>
<tr><th id="5117">5117</th><td>  { <var>655</var> <i>/* bdzlrl+ */</i>, PPC::BDZLRLp, Convert_NoOperands, AMFBS_None, {  }, },</td></tr>
<tr><th id="5118">5118</th><td>  { <var>663</var> <i>/* bdzlrl- */</i>, PPC::BDZLRLm, Convert_NoOperands, AMFBS_None, {  }, },</td></tr>
<tr><th id="5119">5119</th><td>  { <var>671</var> <i>/* bdzt */</i>, PPC::gBC, Convert__imm_95_10__RegCRBITRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRBITRC, MCK_CondBr }, },</td></tr>
<tr><th id="5120">5120</th><td>  { <var>676</var> <i>/* bdzta */</i>, PPC::gBCA, Convert__imm_95_10__RegCRBITRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRBITRC, MCK_CondBr }, },</td></tr>
<tr><th id="5121">5121</th><td>  { <var>682</var> <i>/* bdztl */</i>, PPC::gBCL, Convert__imm_95_10__RegCRBITRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRBITRC, MCK_CondBr }, },</td></tr>
<tr><th id="5122">5122</th><td>  { <var>688</var> <i>/* bdztla */</i>, PPC::gBCLA, Convert__imm_95_10__RegCRBITRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRBITRC, MCK_CondBr }, },</td></tr>
<tr><th id="5123">5123</th><td>  { <var>695</var> <i>/* bdztlr */</i>, PPC::gBCLR, Convert__imm_95_10__RegCRBITRC1_0__imm_95_0, AMFBS_None, { MCK_RegCRBITRC }, },</td></tr>
<tr><th id="5124">5124</th><td>  { <var>702</var> <i>/* bdztlrl */</i>, PPC::gBCLRL, Convert__imm_95_10__RegCRBITRC1_0__imm_95_0, AMFBS_None, { MCK_RegCRBITRC }, },</td></tr>
<tr><th id="5125">5125</th><td>  { <var>710</var> <i>/* beq */</i>, PPC::BCC, Convert__imm_95_76__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5126">5126</th><td>  { <var>710</var> <i>/* beq */</i>, PPC::BCC, Convert__imm_95_76__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5127">5127</th><td>  { <var>714</var> <i>/* beq+ */</i>, PPC::BCC, Convert__imm_95_79__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5128">5128</th><td>  { <var>714</var> <i>/* beq+ */</i>, PPC::BCC, Convert__imm_95_79__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5129">5129</th><td>  { <var>719</var> <i>/* beq- */</i>, PPC::BCC, Convert__imm_95_78__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5130">5130</th><td>  { <var>719</var> <i>/* beq- */</i>, PPC::BCC, Convert__imm_95_78__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5131">5131</th><td>  { <var>724</var> <i>/* beqa */</i>, PPC::BCCA, Convert__imm_95_76__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5132">5132</th><td>  { <var>724</var> <i>/* beqa */</i>, PPC::BCCA, Convert__imm_95_76__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5133">5133</th><td>  { <var>729</var> <i>/* beqa+ */</i>, PPC::BCCA, Convert__imm_95_79__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5134">5134</th><td>  { <var>729</var> <i>/* beqa+ */</i>, PPC::BCCA, Convert__imm_95_79__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5135">5135</th><td>  { <var>735</var> <i>/* beqa- */</i>, PPC::BCCA, Convert__imm_95_78__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5136">5136</th><td>  { <var>735</var> <i>/* beqa- */</i>, PPC::BCCA, Convert__imm_95_78__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5137">5137</th><td>  { <var>741</var> <i>/* beqctr */</i>, PPC::BCCCTR, Convert__imm_95_76__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5138">5138</th><td>  { <var>741</var> <i>/* beqctr */</i>, PPC::BCCCTR, Convert__imm_95_76__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5139">5139</th><td>  { <var>748</var> <i>/* beqctr+ */</i>, PPC::BCCCTR, Convert__imm_95_79__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5140">5140</th><td>  { <var>748</var> <i>/* beqctr+ */</i>, PPC::BCCCTR, Convert__imm_95_79__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5141">5141</th><td>  { <var>756</var> <i>/* beqctr- */</i>, PPC::BCCCTR, Convert__imm_95_78__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5142">5142</th><td>  { <var>756</var> <i>/* beqctr- */</i>, PPC::BCCCTR, Convert__imm_95_78__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5143">5143</th><td>  { <var>764</var> <i>/* beqctrl */</i>, PPC::BCCCTRL, Convert__imm_95_76__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5144">5144</th><td>  { <var>764</var> <i>/* beqctrl */</i>, PPC::BCCCTRL, Convert__imm_95_76__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5145">5145</th><td>  { <var>772</var> <i>/* beqctrl+ */</i>, PPC::BCCCTRL, Convert__imm_95_79__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5146">5146</th><td>  { <var>772</var> <i>/* beqctrl+ */</i>, PPC::BCCCTRL, Convert__imm_95_79__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5147">5147</th><td>  { <var>781</var> <i>/* beqctrl- */</i>, PPC::BCCCTRL, Convert__imm_95_78__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5148">5148</th><td>  { <var>781</var> <i>/* beqctrl- */</i>, PPC::BCCCTRL, Convert__imm_95_78__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5149">5149</th><td>  { <var>790</var> <i>/* beql */</i>, PPC::BCCL, Convert__imm_95_76__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5150">5150</th><td>  { <var>790</var> <i>/* beql */</i>, PPC::BCCL, Convert__imm_95_76__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5151">5151</th><td>  { <var>795</var> <i>/* beql+ */</i>, PPC::BCCL, Convert__imm_95_79__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5152">5152</th><td>  { <var>795</var> <i>/* beql+ */</i>, PPC::BCCL, Convert__imm_95_79__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5153">5153</th><td>  { <var>801</var> <i>/* beql- */</i>, PPC::BCCL, Convert__imm_95_78__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5154">5154</th><td>  { <var>801</var> <i>/* beql- */</i>, PPC::BCCL, Convert__imm_95_78__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5155">5155</th><td>  { <var>807</var> <i>/* beqla */</i>, PPC::BCCLA, Convert__imm_95_76__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5156">5156</th><td>  { <var>807</var> <i>/* beqla */</i>, PPC::BCCLA, Convert__imm_95_76__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5157">5157</th><td>  { <var>813</var> <i>/* beqla+ */</i>, PPC::BCCLA, Convert__imm_95_79__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5158">5158</th><td>  { <var>813</var> <i>/* beqla+ */</i>, PPC::BCCLA, Convert__imm_95_79__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5159">5159</th><td>  { <var>820</var> <i>/* beqla- */</i>, PPC::BCCLA, Convert__imm_95_78__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5160">5160</th><td>  { <var>820</var> <i>/* beqla- */</i>, PPC::BCCLA, Convert__imm_95_78__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5161">5161</th><td>  { <var>827</var> <i>/* beqlr */</i>, PPC::BCCLR, Convert__imm_95_76__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5162">5162</th><td>  { <var>827</var> <i>/* beqlr */</i>, PPC::BCCLR, Convert__imm_95_76__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5163">5163</th><td>  { <var>833</var> <i>/* beqlr+ */</i>, PPC::BCCLR, Convert__imm_95_79__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5164">5164</th><td>  { <var>833</var> <i>/* beqlr+ */</i>, PPC::BCCLR, Convert__imm_95_79__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5165">5165</th><td>  { <var>840</var> <i>/* beqlr- */</i>, PPC::BCCLR, Convert__imm_95_78__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5166">5166</th><td>  { <var>840</var> <i>/* beqlr- */</i>, PPC::BCCLR, Convert__imm_95_78__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5167">5167</th><td>  { <var>847</var> <i>/* beqlrl */</i>, PPC::BCCLRL, Convert__imm_95_76__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5168">5168</th><td>  { <var>847</var> <i>/* beqlrl */</i>, PPC::BCCLRL, Convert__imm_95_76__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5169">5169</th><td>  { <var>854</var> <i>/* beqlrl+ */</i>, PPC::BCCLRL, Convert__imm_95_79__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5170">5170</th><td>  { <var>854</var> <i>/* beqlrl+ */</i>, PPC::BCCLRL, Convert__imm_95_79__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5171">5171</th><td>  { <var>862</var> <i>/* beqlrl- */</i>, PPC::BCCLRL, Convert__imm_95_78__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5172">5172</th><td>  { <var>862</var> <i>/* beqlrl- */</i>, PPC::BCCLRL, Convert__imm_95_78__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5173">5173</th><td>  { <var>870</var> <i>/* bf */</i>, PPC::gBC, Convert__imm_95_4__RegCRBITRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRBITRC, MCK_CondBr }, },</td></tr>
<tr><th id="5174">5174</th><td>  { <var>873</var> <i>/* bf+ */</i>, PPC::gBC, Convert__imm_95_7__RegCRBITRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRBITRC, MCK_CondBr }, },</td></tr>
<tr><th id="5175">5175</th><td>  { <var>877</var> <i>/* bf- */</i>, PPC::gBC, Convert__imm_95_6__RegCRBITRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRBITRC, MCK_CondBr }, },</td></tr>
<tr><th id="5176">5176</th><td>  { <var>881</var> <i>/* bfa */</i>, PPC::gBCA, Convert__imm_95_4__RegCRBITRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRBITRC, MCK_CondBr }, },</td></tr>
<tr><th id="5177">5177</th><td>  { <var>885</var> <i>/* bfa+ */</i>, PPC::gBCA, Convert__imm_95_7__RegCRBITRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRBITRC, MCK_CondBr }, },</td></tr>
<tr><th id="5178">5178</th><td>  { <var>890</var> <i>/* bfa- */</i>, PPC::gBCA, Convert__imm_95_6__RegCRBITRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRBITRC, MCK_CondBr }, },</td></tr>
<tr><th id="5179">5179</th><td>  { <var>895</var> <i>/* bfctr */</i>, PPC::gBCCTR, Convert__imm_95_4__RegCRBITRC1_0__imm_95_0, AMFBS_None, { MCK_RegCRBITRC }, },</td></tr>
<tr><th id="5180">5180</th><td>  { <var>901</var> <i>/* bfctr+ */</i>, PPC::gBCCTR, Convert__imm_95_7__RegCRBITRC1_0__imm_95_0, AMFBS_None, { MCK_RegCRBITRC }, },</td></tr>
<tr><th id="5181">5181</th><td>  { <var>908</var> <i>/* bfctr- */</i>, PPC::gBCCTR, Convert__imm_95_6__RegCRBITRC1_0__imm_95_0, AMFBS_None, { MCK_RegCRBITRC }, },</td></tr>
<tr><th id="5182">5182</th><td>  { <var>915</var> <i>/* bfctrl */</i>, PPC::gBCCTRL, Convert__imm_95_4__RegCRBITRC1_0__imm_95_0, AMFBS_None, { MCK_RegCRBITRC }, },</td></tr>
<tr><th id="5183">5183</th><td>  { <var>922</var> <i>/* bfctrl+ */</i>, PPC::gBCCTRL, Convert__imm_95_7__RegCRBITRC1_0__imm_95_0, AMFBS_None, { MCK_RegCRBITRC }, },</td></tr>
<tr><th id="5184">5184</th><td>  { <var>930</var> <i>/* bfctrl- */</i>, PPC::gBCCTRL, Convert__imm_95_6__RegCRBITRC1_0__imm_95_0, AMFBS_None, { MCK_RegCRBITRC }, },</td></tr>
<tr><th id="5185">5185</th><td>  { <var>938</var> <i>/* bfl */</i>, PPC::gBCL, Convert__imm_95_4__RegCRBITRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRBITRC, MCK_CondBr }, },</td></tr>
<tr><th id="5186">5186</th><td>  { <var>942</var> <i>/* bfl+ */</i>, PPC::gBCL, Convert__imm_95_7__RegCRBITRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRBITRC, MCK_CondBr }, },</td></tr>
<tr><th id="5187">5187</th><td>  { <var>947</var> <i>/* bfl- */</i>, PPC::gBCL, Convert__imm_95_6__RegCRBITRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRBITRC, MCK_CondBr }, },</td></tr>
<tr><th id="5188">5188</th><td>  { <var>952</var> <i>/* bfla */</i>, PPC::gBCLA, Convert__imm_95_4__RegCRBITRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRBITRC, MCK_CondBr }, },</td></tr>
<tr><th id="5189">5189</th><td>  { <var>957</var> <i>/* bfla+ */</i>, PPC::gBCLA, Convert__imm_95_7__RegCRBITRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRBITRC, MCK_CondBr }, },</td></tr>
<tr><th id="5190">5190</th><td>  { <var>963</var> <i>/* bfla- */</i>, PPC::gBCLA, Convert__imm_95_6__RegCRBITRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRBITRC, MCK_CondBr }, },</td></tr>
<tr><th id="5191">5191</th><td>  { <var>969</var> <i>/* bflr */</i>, PPC::gBCLR, Convert__imm_95_4__RegCRBITRC1_0__imm_95_0, AMFBS_None, { MCK_RegCRBITRC }, },</td></tr>
<tr><th id="5192">5192</th><td>  { <var>974</var> <i>/* bflr+ */</i>, PPC::gBCLR, Convert__imm_95_7__RegCRBITRC1_0__imm_95_0, AMFBS_None, { MCK_RegCRBITRC }, },</td></tr>
<tr><th id="5193">5193</th><td>  { <var>980</var> <i>/* bflr- */</i>, PPC::gBCLR, Convert__imm_95_6__RegCRBITRC1_0__imm_95_0, AMFBS_None, { MCK_RegCRBITRC }, },</td></tr>
<tr><th id="5194">5194</th><td>  { <var>986</var> <i>/* bflrl */</i>, PPC::gBCLRL, Convert__imm_95_4__RegCRBITRC1_0__imm_95_0, AMFBS_None, { MCK_RegCRBITRC }, },</td></tr>
<tr><th id="5195">5195</th><td>  { <var>992</var> <i>/* bflrl+ */</i>, PPC::gBCLRL, Convert__imm_95_7__RegCRBITRC1_0__imm_95_0, AMFBS_None, { MCK_RegCRBITRC }, },</td></tr>
<tr><th id="5196">5196</th><td>  { <var>999</var> <i>/* bflrl- */</i>, PPC::gBCLRL, Convert__imm_95_6__RegCRBITRC1_0__imm_95_0, AMFBS_None, { MCK_RegCRBITRC }, },</td></tr>
<tr><th id="5197">5197</th><td>  { <var>1006</var> <i>/* bge */</i>, PPC::BCC, Convert__imm_95_4__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5198">5198</th><td>  { <var>1006</var> <i>/* bge */</i>, PPC::BCC, Convert__imm_95_4__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5199">5199</th><td>  { <var>1010</var> <i>/* bge+ */</i>, PPC::BCC, Convert__imm_95_7__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5200">5200</th><td>  { <var>1010</var> <i>/* bge+ */</i>, PPC::BCC, Convert__imm_95_7__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5201">5201</th><td>  { <var>1015</var> <i>/* bge- */</i>, PPC::BCC, Convert__imm_95_6__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5202">5202</th><td>  { <var>1015</var> <i>/* bge- */</i>, PPC::BCC, Convert__imm_95_6__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5203">5203</th><td>  { <var>1020</var> <i>/* bgea */</i>, PPC::BCCA, Convert__imm_95_4__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5204">5204</th><td>  { <var>1020</var> <i>/* bgea */</i>, PPC::BCCA, Convert__imm_95_4__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5205">5205</th><td>  { <var>1025</var> <i>/* bgea+ */</i>, PPC::BCCA, Convert__imm_95_7__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5206">5206</th><td>  { <var>1025</var> <i>/* bgea+ */</i>, PPC::BCCA, Convert__imm_95_7__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5207">5207</th><td>  { <var>1031</var> <i>/* bgea- */</i>, PPC::BCCA, Convert__imm_95_6__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5208">5208</th><td>  { <var>1031</var> <i>/* bgea- */</i>, PPC::BCCA, Convert__imm_95_6__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5209">5209</th><td>  { <var>1037</var> <i>/* bgectr */</i>, PPC::BCCCTR, Convert__imm_95_4__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5210">5210</th><td>  { <var>1037</var> <i>/* bgectr */</i>, PPC::BCCCTR, Convert__imm_95_4__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5211">5211</th><td>  { <var>1044</var> <i>/* bgectr+ */</i>, PPC::BCCCTR, Convert__imm_95_7__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5212">5212</th><td>  { <var>1044</var> <i>/* bgectr+ */</i>, PPC::BCCCTR, Convert__imm_95_7__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5213">5213</th><td>  { <var>1052</var> <i>/* bgectr- */</i>, PPC::BCCCTR, Convert__imm_95_6__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5214">5214</th><td>  { <var>1052</var> <i>/* bgectr- */</i>, PPC::BCCCTR, Convert__imm_95_6__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5215">5215</th><td>  { <var>1060</var> <i>/* bgectrl */</i>, PPC::BCCCTRL, Convert__imm_95_4__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5216">5216</th><td>  { <var>1060</var> <i>/* bgectrl */</i>, PPC::BCCCTRL, Convert__imm_95_4__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5217">5217</th><td>  { <var>1068</var> <i>/* bgectrl+ */</i>, PPC::BCCCTRL, Convert__imm_95_7__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5218">5218</th><td>  { <var>1068</var> <i>/* bgectrl+ */</i>, PPC::BCCCTRL, Convert__imm_95_7__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5219">5219</th><td>  { <var>1077</var> <i>/* bgectrl- */</i>, PPC::BCCCTRL, Convert__imm_95_6__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5220">5220</th><td>  { <var>1077</var> <i>/* bgectrl- */</i>, PPC::BCCCTRL, Convert__imm_95_6__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5221">5221</th><td>  { <var>1086</var> <i>/* bgel */</i>, PPC::BCCL, Convert__imm_95_4__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5222">5222</th><td>  { <var>1086</var> <i>/* bgel */</i>, PPC::BCCL, Convert__imm_95_4__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5223">5223</th><td>  { <var>1091</var> <i>/* bgel+ */</i>, PPC::BCCL, Convert__imm_95_7__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5224">5224</th><td>  { <var>1091</var> <i>/* bgel+ */</i>, PPC::BCCL, Convert__imm_95_7__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5225">5225</th><td>  { <var>1097</var> <i>/* bgel- */</i>, PPC::BCCL, Convert__imm_95_6__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5226">5226</th><td>  { <var>1097</var> <i>/* bgel- */</i>, PPC::BCCL, Convert__imm_95_6__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5227">5227</th><td>  { <var>1103</var> <i>/* bgela */</i>, PPC::BCCLA, Convert__imm_95_4__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5228">5228</th><td>  { <var>1103</var> <i>/* bgela */</i>, PPC::BCCLA, Convert__imm_95_4__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5229">5229</th><td>  { <var>1109</var> <i>/* bgela+ */</i>, PPC::BCCLA, Convert__imm_95_7__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5230">5230</th><td>  { <var>1109</var> <i>/* bgela+ */</i>, PPC::BCCLA, Convert__imm_95_7__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5231">5231</th><td>  { <var>1116</var> <i>/* bgela- */</i>, PPC::BCCLA, Convert__imm_95_6__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5232">5232</th><td>  { <var>1116</var> <i>/* bgela- */</i>, PPC::BCCLA, Convert__imm_95_6__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5233">5233</th><td>  { <var>1123</var> <i>/* bgelr */</i>, PPC::BCCLR, Convert__imm_95_4__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5234">5234</th><td>  { <var>1123</var> <i>/* bgelr */</i>, PPC::BCCLR, Convert__imm_95_4__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5235">5235</th><td>  { <var>1129</var> <i>/* bgelr+ */</i>, PPC::BCCLR, Convert__imm_95_7__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5236">5236</th><td>  { <var>1129</var> <i>/* bgelr+ */</i>, PPC::BCCLR, Convert__imm_95_7__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5237">5237</th><td>  { <var>1136</var> <i>/* bgelr- */</i>, PPC::BCCLR, Convert__imm_95_6__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5238">5238</th><td>  { <var>1136</var> <i>/* bgelr- */</i>, PPC::BCCLR, Convert__imm_95_6__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5239">5239</th><td>  { <var>1143</var> <i>/* bgelrl */</i>, PPC::BCCLRL, Convert__imm_95_4__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5240">5240</th><td>  { <var>1143</var> <i>/* bgelrl */</i>, PPC::BCCLRL, Convert__imm_95_4__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5241">5241</th><td>  { <var>1150</var> <i>/* bgelrl+ */</i>, PPC::BCCLRL, Convert__imm_95_7__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5242">5242</th><td>  { <var>1150</var> <i>/* bgelrl+ */</i>, PPC::BCCLRL, Convert__imm_95_7__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5243">5243</th><td>  { <var>1158</var> <i>/* bgelrl- */</i>, PPC::BCCLRL, Convert__imm_95_6__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5244">5244</th><td>  { <var>1158</var> <i>/* bgelrl- */</i>, PPC::BCCLRL, Convert__imm_95_6__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5245">5245</th><td>  { <var>1166</var> <i>/* bgt */</i>, PPC::BCC, Convert__imm_95_44__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5246">5246</th><td>  { <var>1166</var> <i>/* bgt */</i>, PPC::BCC, Convert__imm_95_44__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5247">5247</th><td>  { <var>1170</var> <i>/* bgt+ */</i>, PPC::BCC, Convert__imm_95_47__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5248">5248</th><td>  { <var>1170</var> <i>/* bgt+ */</i>, PPC::BCC, Convert__imm_95_47__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5249">5249</th><td>  { <var>1175</var> <i>/* bgt- */</i>, PPC::BCC, Convert__imm_95_46__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5250">5250</th><td>  { <var>1175</var> <i>/* bgt- */</i>, PPC::BCC, Convert__imm_95_46__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5251">5251</th><td>  { <var>1180</var> <i>/* bgta */</i>, PPC::BCCA, Convert__imm_95_44__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5252">5252</th><td>  { <var>1180</var> <i>/* bgta */</i>, PPC::BCCA, Convert__imm_95_44__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5253">5253</th><td>  { <var>1185</var> <i>/* bgta+ */</i>, PPC::BCCA, Convert__imm_95_47__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5254">5254</th><td>  { <var>1185</var> <i>/* bgta+ */</i>, PPC::BCCA, Convert__imm_95_47__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5255">5255</th><td>  { <var>1191</var> <i>/* bgta- */</i>, PPC::BCCA, Convert__imm_95_46__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5256">5256</th><td>  { <var>1191</var> <i>/* bgta- */</i>, PPC::BCCA, Convert__imm_95_46__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5257">5257</th><td>  { <var>1197</var> <i>/* bgtctr */</i>, PPC::BCCCTR, Convert__imm_95_44__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5258">5258</th><td>  { <var>1197</var> <i>/* bgtctr */</i>, PPC::BCCCTR, Convert__imm_95_44__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5259">5259</th><td>  { <var>1204</var> <i>/* bgtctr+ */</i>, PPC::BCCCTR, Convert__imm_95_47__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5260">5260</th><td>  { <var>1204</var> <i>/* bgtctr+ */</i>, PPC::BCCCTR, Convert__imm_95_47__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5261">5261</th><td>  { <var>1212</var> <i>/* bgtctr- */</i>, PPC::BCCCTR, Convert__imm_95_46__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5262">5262</th><td>  { <var>1212</var> <i>/* bgtctr- */</i>, PPC::BCCCTR, Convert__imm_95_46__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5263">5263</th><td>  { <var>1220</var> <i>/* bgtctrl */</i>, PPC::BCCCTRL, Convert__imm_95_44__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5264">5264</th><td>  { <var>1220</var> <i>/* bgtctrl */</i>, PPC::BCCCTRL, Convert__imm_95_44__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5265">5265</th><td>  { <var>1228</var> <i>/* bgtctrl+ */</i>, PPC::BCCCTRL, Convert__imm_95_47__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5266">5266</th><td>  { <var>1228</var> <i>/* bgtctrl+ */</i>, PPC::BCCCTRL, Convert__imm_95_47__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5267">5267</th><td>  { <var>1237</var> <i>/* bgtctrl- */</i>, PPC::BCCCTRL, Convert__imm_95_46__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5268">5268</th><td>  { <var>1237</var> <i>/* bgtctrl- */</i>, PPC::BCCCTRL, Convert__imm_95_46__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5269">5269</th><td>  { <var>1246</var> <i>/* bgtl */</i>, PPC::BCCL, Convert__imm_95_44__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5270">5270</th><td>  { <var>1246</var> <i>/* bgtl */</i>, PPC::BCCL, Convert__imm_95_44__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5271">5271</th><td>  { <var>1251</var> <i>/* bgtl+ */</i>, PPC::BCCL, Convert__imm_95_47__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5272">5272</th><td>  { <var>1251</var> <i>/* bgtl+ */</i>, PPC::BCCL, Convert__imm_95_47__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5273">5273</th><td>  { <var>1257</var> <i>/* bgtl- */</i>, PPC::BCCL, Convert__imm_95_46__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5274">5274</th><td>  { <var>1257</var> <i>/* bgtl- */</i>, PPC::BCCL, Convert__imm_95_46__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5275">5275</th><td>  { <var>1263</var> <i>/* bgtla */</i>, PPC::BCCLA, Convert__imm_95_44__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5276">5276</th><td>  { <var>1263</var> <i>/* bgtla */</i>, PPC::BCCLA, Convert__imm_95_44__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5277">5277</th><td>  { <var>1269</var> <i>/* bgtla+ */</i>, PPC::BCCLA, Convert__imm_95_47__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5278">5278</th><td>  { <var>1269</var> <i>/* bgtla+ */</i>, PPC::BCCLA, Convert__imm_95_47__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5279">5279</th><td>  { <var>1276</var> <i>/* bgtla- */</i>, PPC::BCCLA, Convert__imm_95_46__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5280">5280</th><td>  { <var>1276</var> <i>/* bgtla- */</i>, PPC::BCCLA, Convert__imm_95_46__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5281">5281</th><td>  { <var>1283</var> <i>/* bgtlr */</i>, PPC::BCCLR, Convert__imm_95_44__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5282">5282</th><td>  { <var>1283</var> <i>/* bgtlr */</i>, PPC::BCCLR, Convert__imm_95_44__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5283">5283</th><td>  { <var>1289</var> <i>/* bgtlr+ */</i>, PPC::BCCLR, Convert__imm_95_47__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5284">5284</th><td>  { <var>1289</var> <i>/* bgtlr+ */</i>, PPC::BCCLR, Convert__imm_95_47__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5285">5285</th><td>  { <var>1296</var> <i>/* bgtlr- */</i>, PPC::BCCLR, Convert__imm_95_46__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5286">5286</th><td>  { <var>1296</var> <i>/* bgtlr- */</i>, PPC::BCCLR, Convert__imm_95_46__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5287">5287</th><td>  { <var>1303</var> <i>/* bgtlrl */</i>, PPC::BCCLRL, Convert__imm_95_44__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5288">5288</th><td>  { <var>1303</var> <i>/* bgtlrl */</i>, PPC::BCCLRL, Convert__imm_95_44__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5289">5289</th><td>  { <var>1310</var> <i>/* bgtlrl+ */</i>, PPC::BCCLRL, Convert__imm_95_47__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5290">5290</th><td>  { <var>1310</var> <i>/* bgtlrl+ */</i>, PPC::BCCLRL, Convert__imm_95_47__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5291">5291</th><td>  { <var>1318</var> <i>/* bgtlrl- */</i>, PPC::BCCLRL, Convert__imm_95_46__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5292">5292</th><td>  { <var>1318</var> <i>/* bgtlrl- */</i>, PPC::BCCLRL, Convert__imm_95_46__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5293">5293</th><td>  { <var>1326</var> <i>/* bl */</i>, PPC::BL, Convert__DirectBr1_0, AMFBS_None, { MCK_DirectBr }, },</td></tr>
<tr><th id="5294">5294</th><td>  { <var>1326</var> <i>/* bl */</i>, PPC::BL8_TLS_, Convert__DirectBr1_0__Imm1_1, AMFBS_None, { MCK_DirectBr, MCK_Imm }, },</td></tr>
<tr><th id="5295">5295</th><td>  { <var>1329</var> <i>/* bla */</i>, PPC::BLA, Convert__DirectBr1_0, AMFBS_None, { MCK_DirectBr }, },</td></tr>
<tr><th id="5296">5296</th><td>  { <var>1333</var> <i>/* ble */</i>, PPC::BCC, Convert__imm_95_36__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5297">5297</th><td>  { <var>1333</var> <i>/* ble */</i>, PPC::BCC, Convert__imm_95_36__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5298">5298</th><td>  { <var>1337</var> <i>/* ble+ */</i>, PPC::BCC, Convert__imm_95_39__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5299">5299</th><td>  { <var>1337</var> <i>/* ble+ */</i>, PPC::BCC, Convert__imm_95_39__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5300">5300</th><td>  { <var>1342</var> <i>/* ble- */</i>, PPC::BCC, Convert__imm_95_38__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5301">5301</th><td>  { <var>1342</var> <i>/* ble- */</i>, PPC::BCC, Convert__imm_95_38__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5302">5302</th><td>  { <var>1347</var> <i>/* blea */</i>, PPC::BCCA, Convert__imm_95_36__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5303">5303</th><td>  { <var>1347</var> <i>/* blea */</i>, PPC::BCCA, Convert__imm_95_36__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5304">5304</th><td>  { <var>1352</var> <i>/* blea+ */</i>, PPC::BCCA, Convert__imm_95_39__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5305">5305</th><td>  { <var>1352</var> <i>/* blea+ */</i>, PPC::BCCA, Convert__imm_95_39__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5306">5306</th><td>  { <var>1358</var> <i>/* blea- */</i>, PPC::BCCA, Convert__imm_95_38__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5307">5307</th><td>  { <var>1358</var> <i>/* blea- */</i>, PPC::BCCA, Convert__imm_95_38__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5308">5308</th><td>  { <var>1364</var> <i>/* blectr */</i>, PPC::BCCCTR, Convert__imm_95_36__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5309">5309</th><td>  { <var>1364</var> <i>/* blectr */</i>, PPC::BCCCTR, Convert__imm_95_36__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5310">5310</th><td>  { <var>1371</var> <i>/* blectr+ */</i>, PPC::BCCCTR, Convert__imm_95_39__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5311">5311</th><td>  { <var>1371</var> <i>/* blectr+ */</i>, PPC::BCCCTR, Convert__imm_95_39__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5312">5312</th><td>  { <var>1379</var> <i>/* blectr- */</i>, PPC::BCCCTR, Convert__imm_95_38__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5313">5313</th><td>  { <var>1379</var> <i>/* blectr- */</i>, PPC::BCCCTR, Convert__imm_95_38__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5314">5314</th><td>  { <var>1387</var> <i>/* blectrl */</i>, PPC::BCCCTRL, Convert__imm_95_36__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5315">5315</th><td>  { <var>1387</var> <i>/* blectrl */</i>, PPC::BCCCTRL, Convert__imm_95_36__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5316">5316</th><td>  { <var>1395</var> <i>/* blectrl+ */</i>, PPC::BCCCTRL, Convert__imm_95_39__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5317">5317</th><td>  { <var>1395</var> <i>/* blectrl+ */</i>, PPC::BCCCTRL, Convert__imm_95_39__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5318">5318</th><td>  { <var>1404</var> <i>/* blectrl- */</i>, PPC::BCCCTRL, Convert__imm_95_38__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5319">5319</th><td>  { <var>1404</var> <i>/* blectrl- */</i>, PPC::BCCCTRL, Convert__imm_95_38__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5320">5320</th><td>  { <var>1413</var> <i>/* blel */</i>, PPC::BCCL, Convert__imm_95_36__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5321">5321</th><td>  { <var>1413</var> <i>/* blel */</i>, PPC::BCCL, Convert__imm_95_36__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5322">5322</th><td>  { <var>1418</var> <i>/* blel+ */</i>, PPC::BCCL, Convert__imm_95_39__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5323">5323</th><td>  { <var>1418</var> <i>/* blel+ */</i>, PPC::BCCL, Convert__imm_95_39__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5324">5324</th><td>  { <var>1424</var> <i>/* blel- */</i>, PPC::BCCL, Convert__imm_95_38__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5325">5325</th><td>  { <var>1424</var> <i>/* blel- */</i>, PPC::BCCL, Convert__imm_95_38__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5326">5326</th><td>  { <var>1430</var> <i>/* blela */</i>, PPC::BCCLA, Convert__imm_95_36__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5327">5327</th><td>  { <var>1430</var> <i>/* blela */</i>, PPC::BCCLA, Convert__imm_95_36__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5328">5328</th><td>  { <var>1436</var> <i>/* blela+ */</i>, PPC::BCCLA, Convert__imm_95_39__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5329">5329</th><td>  { <var>1436</var> <i>/* blela+ */</i>, PPC::BCCLA, Convert__imm_95_39__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5330">5330</th><td>  { <var>1443</var> <i>/* blela- */</i>, PPC::BCCLA, Convert__imm_95_38__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5331">5331</th><td>  { <var>1443</var> <i>/* blela- */</i>, PPC::BCCLA, Convert__imm_95_38__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5332">5332</th><td>  { <var>1450</var> <i>/* blelr */</i>, PPC::BCCLR, Convert__imm_95_36__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5333">5333</th><td>  { <var>1450</var> <i>/* blelr */</i>, PPC::BCCLR, Convert__imm_95_36__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5334">5334</th><td>  { <var>1456</var> <i>/* blelr+ */</i>, PPC::BCCLR, Convert__imm_95_39__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5335">5335</th><td>  { <var>1456</var> <i>/* blelr+ */</i>, PPC::BCCLR, Convert__imm_95_39__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5336">5336</th><td>  { <var>1463</var> <i>/* blelr- */</i>, PPC::BCCLR, Convert__imm_95_38__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5337">5337</th><td>  { <var>1463</var> <i>/* blelr- */</i>, PPC::BCCLR, Convert__imm_95_38__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5338">5338</th><td>  { <var>1470</var> <i>/* blelrl */</i>, PPC::BCCLRL, Convert__imm_95_36__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5339">5339</th><td>  { <var>1470</var> <i>/* blelrl */</i>, PPC::BCCLRL, Convert__imm_95_36__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5340">5340</th><td>  { <var>1477</var> <i>/* blelrl+ */</i>, PPC::BCCLRL, Convert__imm_95_39__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5341">5341</th><td>  { <var>1477</var> <i>/* blelrl+ */</i>, PPC::BCCLRL, Convert__imm_95_39__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5342">5342</th><td>  { <var>1485</var> <i>/* blelrl- */</i>, PPC::BCCLRL, Convert__imm_95_38__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5343">5343</th><td>  { <var>1485</var> <i>/* blelrl- */</i>, PPC::BCCLRL, Convert__imm_95_38__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5344">5344</th><td>  { <var>1493</var> <i>/* blr */</i>, PPC::BLR, Convert_NoOperands, AMFBS_None, {  }, },</td></tr>
<tr><th id="5345">5345</th><td>  { <var>1497</var> <i>/* blrl */</i>, PPC::BLRL, Convert_NoOperands, AMFBS_None, {  }, },</td></tr>
<tr><th id="5346">5346</th><td>  { <var>1502</var> <i>/* blt */</i>, PPC::BCC, Convert__imm_95_12__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5347">5347</th><td>  { <var>1502</var> <i>/* blt */</i>, PPC::BCC, Convert__imm_95_12__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5348">5348</th><td>  { <var>1506</var> <i>/* blt+ */</i>, PPC::BCC, Convert__imm_95_15__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5349">5349</th><td>  { <var>1506</var> <i>/* blt+ */</i>, PPC::BCC, Convert__imm_95_15__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5350">5350</th><td>  { <var>1511</var> <i>/* blt- */</i>, PPC::BCC, Convert__imm_95_14__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5351">5351</th><td>  { <var>1511</var> <i>/* blt- */</i>, PPC::BCC, Convert__imm_95_14__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5352">5352</th><td>  { <var>1516</var> <i>/* blta */</i>, PPC::BCCA, Convert__imm_95_12__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5353">5353</th><td>  { <var>1516</var> <i>/* blta */</i>, PPC::BCCA, Convert__imm_95_12__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5354">5354</th><td>  { <var>1521</var> <i>/* blta+ */</i>, PPC::BCCA, Convert__imm_95_15__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5355">5355</th><td>  { <var>1521</var> <i>/* blta+ */</i>, PPC::BCCA, Convert__imm_95_15__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5356">5356</th><td>  { <var>1527</var> <i>/* blta- */</i>, PPC::BCCA, Convert__imm_95_14__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5357">5357</th><td>  { <var>1527</var> <i>/* blta- */</i>, PPC::BCCA, Convert__imm_95_14__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5358">5358</th><td>  { <var>1533</var> <i>/* bltctr */</i>, PPC::BCCCTR, Convert__imm_95_12__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5359">5359</th><td>  { <var>1533</var> <i>/* bltctr */</i>, PPC::BCCCTR, Convert__imm_95_12__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5360">5360</th><td>  { <var>1540</var> <i>/* bltctr+ */</i>, PPC::BCCCTR, Convert__imm_95_15__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5361">5361</th><td>  { <var>1540</var> <i>/* bltctr+ */</i>, PPC::BCCCTR, Convert__imm_95_15__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5362">5362</th><td>  { <var>1548</var> <i>/* bltctr- */</i>, PPC::BCCCTR, Convert__imm_95_14__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5363">5363</th><td>  { <var>1548</var> <i>/* bltctr- */</i>, PPC::BCCCTR, Convert__imm_95_14__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5364">5364</th><td>  { <var>1556</var> <i>/* bltctrl */</i>, PPC::BCCCTRL, Convert__imm_95_12__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5365">5365</th><td>  { <var>1556</var> <i>/* bltctrl */</i>, PPC::BCCCTRL, Convert__imm_95_12__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5366">5366</th><td>  { <var>1564</var> <i>/* bltctrl+ */</i>, PPC::BCCCTRL, Convert__imm_95_15__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5367">5367</th><td>  { <var>1564</var> <i>/* bltctrl+ */</i>, PPC::BCCCTRL, Convert__imm_95_15__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5368">5368</th><td>  { <var>1573</var> <i>/* bltctrl- */</i>, PPC::BCCCTRL, Convert__imm_95_14__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5369">5369</th><td>  { <var>1573</var> <i>/* bltctrl- */</i>, PPC::BCCCTRL, Convert__imm_95_14__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5370">5370</th><td>  { <var>1582</var> <i>/* bltl */</i>, PPC::BCCL, Convert__imm_95_12__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5371">5371</th><td>  { <var>1582</var> <i>/* bltl */</i>, PPC::BCCL, Convert__imm_95_12__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5372">5372</th><td>  { <var>1587</var> <i>/* bltl+ */</i>, PPC::BCCL, Convert__imm_95_15__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5373">5373</th><td>  { <var>1587</var> <i>/* bltl+ */</i>, PPC::BCCL, Convert__imm_95_15__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5374">5374</th><td>  { <var>1593</var> <i>/* bltl- */</i>, PPC::BCCL, Convert__imm_95_14__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5375">5375</th><td>  { <var>1593</var> <i>/* bltl- */</i>, PPC::BCCL, Convert__imm_95_14__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5376">5376</th><td>  { <var>1599</var> <i>/* bltla */</i>, PPC::BCCLA, Convert__imm_95_12__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5377">5377</th><td>  { <var>1599</var> <i>/* bltla */</i>, PPC::BCCLA, Convert__imm_95_12__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5378">5378</th><td>  { <var>1605</var> <i>/* bltla+ */</i>, PPC::BCCLA, Convert__imm_95_15__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5379">5379</th><td>  { <var>1605</var> <i>/* bltla+ */</i>, PPC::BCCLA, Convert__imm_95_15__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5380">5380</th><td>  { <var>1612</var> <i>/* bltla- */</i>, PPC::BCCLA, Convert__imm_95_14__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5381">5381</th><td>  { <var>1612</var> <i>/* bltla- */</i>, PPC::BCCLA, Convert__imm_95_14__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5382">5382</th><td>  { <var>1619</var> <i>/* bltlr */</i>, PPC::BCCLR, Convert__imm_95_12__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5383">5383</th><td>  { <var>1619</var> <i>/* bltlr */</i>, PPC::BCCLR, Convert__imm_95_12__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5384">5384</th><td>  { <var>1625</var> <i>/* bltlr+ */</i>, PPC::BCCLR, Convert__imm_95_15__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5385">5385</th><td>  { <var>1625</var> <i>/* bltlr+ */</i>, PPC::BCCLR, Convert__imm_95_15__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5386">5386</th><td>  { <var>1632</var> <i>/* bltlr- */</i>, PPC::BCCLR, Convert__imm_95_14__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5387">5387</th><td>  { <var>1632</var> <i>/* bltlr- */</i>, PPC::BCCLR, Convert__imm_95_14__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5388">5388</th><td>  { <var>1639</var> <i>/* bltlrl */</i>, PPC::BCCLRL, Convert__imm_95_12__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5389">5389</th><td>  { <var>1639</var> <i>/* bltlrl */</i>, PPC::BCCLRL, Convert__imm_95_12__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5390">5390</th><td>  { <var>1646</var> <i>/* bltlrl+ */</i>, PPC::BCCLRL, Convert__imm_95_15__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5391">5391</th><td>  { <var>1646</var> <i>/* bltlrl+ */</i>, PPC::BCCLRL, Convert__imm_95_15__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5392">5392</th><td>  { <var>1654</var> <i>/* bltlrl- */</i>, PPC::BCCLRL, Convert__imm_95_14__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5393">5393</th><td>  { <var>1654</var> <i>/* bltlrl- */</i>, PPC::BCCLRL, Convert__imm_95_14__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5394">5394</th><td>  { <var>1662</var> <i>/* bne */</i>, PPC::BCC, Convert__imm_95_68__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5395">5395</th><td>  { <var>1662</var> <i>/* bne */</i>, PPC::BCC, Convert__imm_95_68__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5396">5396</th><td>  { <var>1666</var> <i>/* bne+ */</i>, PPC::BCC, Convert__imm_95_71__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5397">5397</th><td>  { <var>1666</var> <i>/* bne+ */</i>, PPC::BCC, Convert__imm_95_71__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5398">5398</th><td>  { <var>1671</var> <i>/* bne- */</i>, PPC::BCC, Convert__imm_95_70__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5399">5399</th><td>  { <var>1671</var> <i>/* bne- */</i>, PPC::BCC, Convert__imm_95_70__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5400">5400</th><td>  { <var>1676</var> <i>/* bnea */</i>, PPC::BCCA, Convert__imm_95_68__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5401">5401</th><td>  { <var>1676</var> <i>/* bnea */</i>, PPC::BCCA, Convert__imm_95_68__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5402">5402</th><td>  { <var>1681</var> <i>/* bnea+ */</i>, PPC::BCCA, Convert__imm_95_71__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5403">5403</th><td>  { <var>1681</var> <i>/* bnea+ */</i>, PPC::BCCA, Convert__imm_95_71__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5404">5404</th><td>  { <var>1687</var> <i>/* bnea- */</i>, PPC::BCCA, Convert__imm_95_70__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5405">5405</th><td>  { <var>1687</var> <i>/* bnea- */</i>, PPC::BCCA, Convert__imm_95_70__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5406">5406</th><td>  { <var>1693</var> <i>/* bnectr */</i>, PPC::BCCCTR, Convert__imm_95_68__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5407">5407</th><td>  { <var>1693</var> <i>/* bnectr */</i>, PPC::BCCCTR, Convert__imm_95_68__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5408">5408</th><td>  { <var>1700</var> <i>/* bnectr+ */</i>, PPC::BCCCTR, Convert__imm_95_71__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5409">5409</th><td>  { <var>1700</var> <i>/* bnectr+ */</i>, PPC::BCCCTR, Convert__imm_95_71__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5410">5410</th><td>  { <var>1708</var> <i>/* bnectr- */</i>, PPC::BCCCTR, Convert__imm_95_70__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5411">5411</th><td>  { <var>1708</var> <i>/* bnectr- */</i>, PPC::BCCCTR, Convert__imm_95_70__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5412">5412</th><td>  { <var>1716</var> <i>/* bnectrl */</i>, PPC::BCCCTRL, Convert__imm_95_68__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5413">5413</th><td>  { <var>1716</var> <i>/* bnectrl */</i>, PPC::BCCCTRL, Convert__imm_95_68__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5414">5414</th><td>  { <var>1724</var> <i>/* bnectrl+ */</i>, PPC::BCCCTRL, Convert__imm_95_71__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5415">5415</th><td>  { <var>1724</var> <i>/* bnectrl+ */</i>, PPC::BCCCTRL, Convert__imm_95_71__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5416">5416</th><td>  { <var>1733</var> <i>/* bnectrl- */</i>, PPC::BCCCTRL, Convert__imm_95_70__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5417">5417</th><td>  { <var>1733</var> <i>/* bnectrl- */</i>, PPC::BCCCTRL, Convert__imm_95_70__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5418">5418</th><td>  { <var>1742</var> <i>/* bnel */</i>, PPC::BCCL, Convert__imm_95_68__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5419">5419</th><td>  { <var>1742</var> <i>/* bnel */</i>, PPC::BCCL, Convert__imm_95_68__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5420">5420</th><td>  { <var>1747</var> <i>/* bnel+ */</i>, PPC::BCCL, Convert__imm_95_71__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5421">5421</th><td>  { <var>1747</var> <i>/* bnel+ */</i>, PPC::BCCL, Convert__imm_95_71__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5422">5422</th><td>  { <var>1753</var> <i>/* bnel- */</i>, PPC::BCCL, Convert__imm_95_70__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5423">5423</th><td>  { <var>1753</var> <i>/* bnel- */</i>, PPC::BCCL, Convert__imm_95_70__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5424">5424</th><td>  { <var>1759</var> <i>/* bnela */</i>, PPC::BCCLA, Convert__imm_95_68__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5425">5425</th><td>  { <var>1759</var> <i>/* bnela */</i>, PPC::BCCLA, Convert__imm_95_68__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5426">5426</th><td>  { <var>1765</var> <i>/* bnela+ */</i>, PPC::BCCLA, Convert__imm_95_71__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5427">5427</th><td>  { <var>1765</var> <i>/* bnela+ */</i>, PPC::BCCLA, Convert__imm_95_71__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5428">5428</th><td>  { <var>1772</var> <i>/* bnela- */</i>, PPC::BCCLA, Convert__imm_95_70__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5429">5429</th><td>  { <var>1772</var> <i>/* bnela- */</i>, PPC::BCCLA, Convert__imm_95_70__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5430">5430</th><td>  { <var>1779</var> <i>/* bnelr */</i>, PPC::BCCLR, Convert__imm_95_68__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5431">5431</th><td>  { <var>1779</var> <i>/* bnelr */</i>, PPC::BCCLR, Convert__imm_95_68__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5432">5432</th><td>  { <var>1785</var> <i>/* bnelr+ */</i>, PPC::BCCLR, Convert__imm_95_71__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5433">5433</th><td>  { <var>1785</var> <i>/* bnelr+ */</i>, PPC::BCCLR, Convert__imm_95_71__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5434">5434</th><td>  { <var>1792</var> <i>/* bnelr- */</i>, PPC::BCCLR, Convert__imm_95_70__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5435">5435</th><td>  { <var>1792</var> <i>/* bnelr- */</i>, PPC::BCCLR, Convert__imm_95_70__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5436">5436</th><td>  { <var>1799</var> <i>/* bnelrl */</i>, PPC::BCCLRL, Convert__imm_95_68__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5437">5437</th><td>  { <var>1799</var> <i>/* bnelrl */</i>, PPC::BCCLRL, Convert__imm_95_68__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5438">5438</th><td>  { <var>1806</var> <i>/* bnelrl+ */</i>, PPC::BCCLRL, Convert__imm_95_71__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5439">5439</th><td>  { <var>1806</var> <i>/* bnelrl+ */</i>, PPC::BCCLRL, Convert__imm_95_71__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5440">5440</th><td>  { <var>1814</var> <i>/* bnelrl- */</i>, PPC::BCCLRL, Convert__imm_95_70__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5441">5441</th><td>  { <var>1814</var> <i>/* bnelrl- */</i>, PPC::BCCLRL, Convert__imm_95_70__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5442">5442</th><td>  { <var>1822</var> <i>/* bng */</i>, PPC::BCC, Convert__imm_95_36__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5443">5443</th><td>  { <var>1822</var> <i>/* bng */</i>, PPC::BCC, Convert__imm_95_36__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5444">5444</th><td>  { <var>1826</var> <i>/* bng+ */</i>, PPC::BCC, Convert__imm_95_39__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5445">5445</th><td>  { <var>1826</var> <i>/* bng+ */</i>, PPC::BCC, Convert__imm_95_39__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5446">5446</th><td>  { <var>1831</var> <i>/* bng- */</i>, PPC::BCC, Convert__imm_95_38__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5447">5447</th><td>  { <var>1831</var> <i>/* bng- */</i>, PPC::BCC, Convert__imm_95_38__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5448">5448</th><td>  { <var>1836</var> <i>/* bnga */</i>, PPC::BCCA, Convert__imm_95_36__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5449">5449</th><td>  { <var>1836</var> <i>/* bnga */</i>, PPC::BCCA, Convert__imm_95_36__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5450">5450</th><td>  { <var>1841</var> <i>/* bnga+ */</i>, PPC::BCCA, Convert__imm_95_39__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5451">5451</th><td>  { <var>1841</var> <i>/* bnga+ */</i>, PPC::BCCA, Convert__imm_95_39__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5452">5452</th><td>  { <var>1847</var> <i>/* bnga- */</i>, PPC::BCCA, Convert__imm_95_38__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5453">5453</th><td>  { <var>1847</var> <i>/* bnga- */</i>, PPC::BCCA, Convert__imm_95_38__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5454">5454</th><td>  { <var>1853</var> <i>/* bngctr */</i>, PPC::BCCCTR, Convert__imm_95_36__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5455">5455</th><td>  { <var>1853</var> <i>/* bngctr */</i>, PPC::BCCCTR, Convert__imm_95_36__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5456">5456</th><td>  { <var>1860</var> <i>/* bngctr+ */</i>, PPC::BCCCTR, Convert__imm_95_39__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5457">5457</th><td>  { <var>1860</var> <i>/* bngctr+ */</i>, PPC::BCCCTR, Convert__imm_95_39__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5458">5458</th><td>  { <var>1868</var> <i>/* bngctr- */</i>, PPC::BCCCTR, Convert__imm_95_38__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5459">5459</th><td>  { <var>1868</var> <i>/* bngctr- */</i>, PPC::BCCCTR, Convert__imm_95_38__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5460">5460</th><td>  { <var>1876</var> <i>/* bngctrl */</i>, PPC::BCCCTRL, Convert__imm_95_36__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5461">5461</th><td>  { <var>1876</var> <i>/* bngctrl */</i>, PPC::BCCCTRL, Convert__imm_95_36__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5462">5462</th><td>  { <var>1884</var> <i>/* bngctrl+ */</i>, PPC::BCCCTRL, Convert__imm_95_39__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5463">5463</th><td>  { <var>1884</var> <i>/* bngctrl+ */</i>, PPC::BCCCTRL, Convert__imm_95_39__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5464">5464</th><td>  { <var>1893</var> <i>/* bngctrl- */</i>, PPC::BCCCTRL, Convert__imm_95_38__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5465">5465</th><td>  { <var>1893</var> <i>/* bngctrl- */</i>, PPC::BCCCTRL, Convert__imm_95_38__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5466">5466</th><td>  { <var>1902</var> <i>/* bngl */</i>, PPC::BCCL, Convert__imm_95_36__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5467">5467</th><td>  { <var>1902</var> <i>/* bngl */</i>, PPC::BCCL, Convert__imm_95_36__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5468">5468</th><td>  { <var>1907</var> <i>/* bngl+ */</i>, PPC::BCCL, Convert__imm_95_39__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5469">5469</th><td>  { <var>1907</var> <i>/* bngl+ */</i>, PPC::BCCL, Convert__imm_95_39__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5470">5470</th><td>  { <var>1913</var> <i>/* bngl- */</i>, PPC::BCCL, Convert__imm_95_38__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5471">5471</th><td>  { <var>1913</var> <i>/* bngl- */</i>, PPC::BCCL, Convert__imm_95_38__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5472">5472</th><td>  { <var>1919</var> <i>/* bngla */</i>, PPC::BCCLA, Convert__imm_95_36__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5473">5473</th><td>  { <var>1919</var> <i>/* bngla */</i>, PPC::BCCLA, Convert__imm_95_36__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5474">5474</th><td>  { <var>1925</var> <i>/* bngla+ */</i>, PPC::BCCLA, Convert__imm_95_39__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5475">5475</th><td>  { <var>1925</var> <i>/* bngla+ */</i>, PPC::BCCLA, Convert__imm_95_39__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5476">5476</th><td>  { <var>1932</var> <i>/* bngla- */</i>, PPC::BCCLA, Convert__imm_95_38__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5477">5477</th><td>  { <var>1932</var> <i>/* bngla- */</i>, PPC::BCCLA, Convert__imm_95_38__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5478">5478</th><td>  { <var>1939</var> <i>/* bnglr */</i>, PPC::BCCLR, Convert__imm_95_36__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5479">5479</th><td>  { <var>1939</var> <i>/* bnglr */</i>, PPC::BCCLR, Convert__imm_95_36__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5480">5480</th><td>  { <var>1945</var> <i>/* bnglr+ */</i>, PPC::BCCLR, Convert__imm_95_39__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5481">5481</th><td>  { <var>1945</var> <i>/* bnglr+ */</i>, PPC::BCCLR, Convert__imm_95_39__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5482">5482</th><td>  { <var>1952</var> <i>/* bnglr- */</i>, PPC::BCCLR, Convert__imm_95_38__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5483">5483</th><td>  { <var>1952</var> <i>/* bnglr- */</i>, PPC::BCCLR, Convert__imm_95_38__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5484">5484</th><td>  { <var>1959</var> <i>/* bnglrl */</i>, PPC::BCCLRL, Convert__imm_95_36__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5485">5485</th><td>  { <var>1959</var> <i>/* bnglrl */</i>, PPC::BCCLRL, Convert__imm_95_36__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5486">5486</th><td>  { <var>1966</var> <i>/* bnglrl+ */</i>, PPC::BCCLRL, Convert__imm_95_39__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5487">5487</th><td>  { <var>1966</var> <i>/* bnglrl+ */</i>, PPC::BCCLRL, Convert__imm_95_39__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5488">5488</th><td>  { <var>1974</var> <i>/* bnglrl- */</i>, PPC::BCCLRL, Convert__imm_95_38__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5489">5489</th><td>  { <var>1974</var> <i>/* bnglrl- */</i>, PPC::BCCLRL, Convert__imm_95_38__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5490">5490</th><td>  { <var>1982</var> <i>/* bnl */</i>, PPC::BCC, Convert__imm_95_4__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5491">5491</th><td>  { <var>1982</var> <i>/* bnl */</i>, PPC::BCC, Convert__imm_95_4__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5492">5492</th><td>  { <var>1986</var> <i>/* bnl+ */</i>, PPC::BCC, Convert__imm_95_7__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5493">5493</th><td>  { <var>1986</var> <i>/* bnl+ */</i>, PPC::BCC, Convert__imm_95_7__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5494">5494</th><td>  { <var>1991</var> <i>/* bnl- */</i>, PPC::BCC, Convert__imm_95_6__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5495">5495</th><td>  { <var>1991</var> <i>/* bnl- */</i>, PPC::BCC, Convert__imm_95_6__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5496">5496</th><td>  { <var>1996</var> <i>/* bnla */</i>, PPC::BCCA, Convert__imm_95_4__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5497">5497</th><td>  { <var>1996</var> <i>/* bnla */</i>, PPC::BCCA, Convert__imm_95_4__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5498">5498</th><td>  { <var>2001</var> <i>/* bnla+ */</i>, PPC::BCCA, Convert__imm_95_7__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5499">5499</th><td>  { <var>2001</var> <i>/* bnla+ */</i>, PPC::BCCA, Convert__imm_95_7__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5500">5500</th><td>  { <var>2007</var> <i>/* bnla- */</i>, PPC::BCCA, Convert__imm_95_6__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5501">5501</th><td>  { <var>2007</var> <i>/* bnla- */</i>, PPC::BCCA, Convert__imm_95_6__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5502">5502</th><td>  { <var>2013</var> <i>/* bnlctr */</i>, PPC::BCCCTR, Convert__imm_95_4__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5503">5503</th><td>  { <var>2013</var> <i>/* bnlctr */</i>, PPC::BCCCTR, Convert__imm_95_4__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5504">5504</th><td>  { <var>2020</var> <i>/* bnlctr+ */</i>, PPC::BCCCTR, Convert__imm_95_7__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5505">5505</th><td>  { <var>2020</var> <i>/* bnlctr+ */</i>, PPC::BCCCTR, Convert__imm_95_7__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5506">5506</th><td>  { <var>2028</var> <i>/* bnlctr- */</i>, PPC::BCCCTR, Convert__imm_95_6__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5507">5507</th><td>  { <var>2028</var> <i>/* bnlctr- */</i>, PPC::BCCCTR, Convert__imm_95_6__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5508">5508</th><td>  { <var>2036</var> <i>/* bnlctrl */</i>, PPC::BCCCTRL, Convert__imm_95_4__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5509">5509</th><td>  { <var>2036</var> <i>/* bnlctrl */</i>, PPC::BCCCTRL, Convert__imm_95_4__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5510">5510</th><td>  { <var>2044</var> <i>/* bnlctrl+ */</i>, PPC::BCCCTRL, Convert__imm_95_7__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5511">5511</th><td>  { <var>2044</var> <i>/* bnlctrl+ */</i>, PPC::BCCCTRL, Convert__imm_95_7__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5512">5512</th><td>  { <var>2053</var> <i>/* bnlctrl- */</i>, PPC::BCCCTRL, Convert__imm_95_6__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5513">5513</th><td>  { <var>2053</var> <i>/* bnlctrl- */</i>, PPC::BCCCTRL, Convert__imm_95_6__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5514">5514</th><td>  { <var>2062</var> <i>/* bnll */</i>, PPC::BCCL, Convert__imm_95_4__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5515">5515</th><td>  { <var>2062</var> <i>/* bnll */</i>, PPC::BCCL, Convert__imm_95_4__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5516">5516</th><td>  { <var>2067</var> <i>/* bnll+ */</i>, PPC::BCCL, Convert__imm_95_7__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5517">5517</th><td>  { <var>2067</var> <i>/* bnll+ */</i>, PPC::BCCL, Convert__imm_95_7__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5518">5518</th><td>  { <var>2073</var> <i>/* bnll- */</i>, PPC::BCCL, Convert__imm_95_6__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5519">5519</th><td>  { <var>2073</var> <i>/* bnll- */</i>, PPC::BCCL, Convert__imm_95_6__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5520">5520</th><td>  { <var>2079</var> <i>/* bnlla */</i>, PPC::BCCLA, Convert__imm_95_4__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5521">5521</th><td>  { <var>2079</var> <i>/* bnlla */</i>, PPC::BCCLA, Convert__imm_95_4__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5522">5522</th><td>  { <var>2085</var> <i>/* bnlla+ */</i>, PPC::BCCLA, Convert__imm_95_7__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5523">5523</th><td>  { <var>2085</var> <i>/* bnlla+ */</i>, PPC::BCCLA, Convert__imm_95_7__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5524">5524</th><td>  { <var>2092</var> <i>/* bnlla- */</i>, PPC::BCCLA, Convert__imm_95_6__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5525">5525</th><td>  { <var>2092</var> <i>/* bnlla- */</i>, PPC::BCCLA, Convert__imm_95_6__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5526">5526</th><td>  { <var>2099</var> <i>/* bnllr */</i>, PPC::BCCLR, Convert__imm_95_4__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5527">5527</th><td>  { <var>2099</var> <i>/* bnllr */</i>, PPC::BCCLR, Convert__imm_95_4__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5528">5528</th><td>  { <var>2105</var> <i>/* bnllr+ */</i>, PPC::BCCLR, Convert__imm_95_7__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5529">5529</th><td>  { <var>2105</var> <i>/* bnllr+ */</i>, PPC::BCCLR, Convert__imm_95_7__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5530">5530</th><td>  { <var>2112</var> <i>/* bnllr- */</i>, PPC::BCCLR, Convert__imm_95_6__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5531">5531</th><td>  { <var>2112</var> <i>/* bnllr- */</i>, PPC::BCCLR, Convert__imm_95_6__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5532">5532</th><td>  { <var>2119</var> <i>/* bnllrl */</i>, PPC::BCCLRL, Convert__imm_95_4__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5533">5533</th><td>  { <var>2119</var> <i>/* bnllrl */</i>, PPC::BCCLRL, Convert__imm_95_4__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5534">5534</th><td>  { <var>2126</var> <i>/* bnllrl+ */</i>, PPC::BCCLRL, Convert__imm_95_7__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5535">5535</th><td>  { <var>2126</var> <i>/* bnllrl+ */</i>, PPC::BCCLRL, Convert__imm_95_7__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5536">5536</th><td>  { <var>2134</var> <i>/* bnllrl- */</i>, PPC::BCCLRL, Convert__imm_95_6__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5537">5537</th><td>  { <var>2134</var> <i>/* bnllrl- */</i>, PPC::BCCLRL, Convert__imm_95_6__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5538">5538</th><td>  { <var>2142</var> <i>/* bns */</i>, PPC::BCC, Convert__imm_95_100__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5539">5539</th><td>  { <var>2142</var> <i>/* bns */</i>, PPC::BCC, Convert__imm_95_100__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5540">5540</th><td>  { <var>2146</var> <i>/* bns+ */</i>, PPC::BCC, Convert__imm_95_103__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5541">5541</th><td>  { <var>2146</var> <i>/* bns+ */</i>, PPC::BCC, Convert__imm_95_103__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5542">5542</th><td>  { <var>2151</var> <i>/* bns- */</i>, PPC::BCC, Convert__imm_95_102__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5543">5543</th><td>  { <var>2151</var> <i>/* bns- */</i>, PPC::BCC, Convert__imm_95_102__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5544">5544</th><td>  { <var>2156</var> <i>/* bnsa */</i>, PPC::BCCA, Convert__imm_95_100__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5545">5545</th><td>  { <var>2156</var> <i>/* bnsa */</i>, PPC::BCCA, Convert__imm_95_100__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5546">5546</th><td>  { <var>2161</var> <i>/* bnsa+ */</i>, PPC::BCCA, Convert__imm_95_103__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5547">5547</th><td>  { <var>2161</var> <i>/* bnsa+ */</i>, PPC::BCCA, Convert__imm_95_103__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5548">5548</th><td>  { <var>2167</var> <i>/* bnsa- */</i>, PPC::BCCA, Convert__imm_95_102__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5549">5549</th><td>  { <var>2167</var> <i>/* bnsa- */</i>, PPC::BCCA, Convert__imm_95_102__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5550">5550</th><td>  { <var>2173</var> <i>/* bnsctr */</i>, PPC::BCCCTR, Convert__imm_95_100__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5551">5551</th><td>  { <var>2173</var> <i>/* bnsctr */</i>, PPC::BCCCTR, Convert__imm_95_100__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5552">5552</th><td>  { <var>2180</var> <i>/* bnsctr+ */</i>, PPC::BCCCTR, Convert__imm_95_103__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5553">5553</th><td>  { <var>2180</var> <i>/* bnsctr+ */</i>, PPC::BCCCTR, Convert__imm_95_103__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5554">5554</th><td>  { <var>2188</var> <i>/* bnsctr- */</i>, PPC::BCCCTR, Convert__imm_95_102__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5555">5555</th><td>  { <var>2188</var> <i>/* bnsctr- */</i>, PPC::BCCCTR, Convert__imm_95_102__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5556">5556</th><td>  { <var>2196</var> <i>/* bnsctrl */</i>, PPC::BCCCTRL, Convert__imm_95_100__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5557">5557</th><td>  { <var>2196</var> <i>/* bnsctrl */</i>, PPC::BCCCTRL, Convert__imm_95_100__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5558">5558</th><td>  { <var>2204</var> <i>/* bnsctrl+ */</i>, PPC::BCCCTRL, Convert__imm_95_103__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5559">5559</th><td>  { <var>2204</var> <i>/* bnsctrl+ */</i>, PPC::BCCCTRL, Convert__imm_95_103__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5560">5560</th><td>  { <var>2213</var> <i>/* bnsctrl- */</i>, PPC::BCCCTRL, Convert__imm_95_102__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5561">5561</th><td>  { <var>2213</var> <i>/* bnsctrl- */</i>, PPC::BCCCTRL, Convert__imm_95_102__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5562">5562</th><td>  { <var>2222</var> <i>/* bnsl */</i>, PPC::BCCL, Convert__imm_95_100__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5563">5563</th><td>  { <var>2222</var> <i>/* bnsl */</i>, PPC::BCCL, Convert__imm_95_100__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5564">5564</th><td>  { <var>2227</var> <i>/* bnsl+ */</i>, PPC::BCCL, Convert__imm_95_103__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5565">5565</th><td>  { <var>2227</var> <i>/* bnsl+ */</i>, PPC::BCCL, Convert__imm_95_103__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5566">5566</th><td>  { <var>2233</var> <i>/* bnsl- */</i>, PPC::BCCL, Convert__imm_95_102__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5567">5567</th><td>  { <var>2233</var> <i>/* bnsl- */</i>, PPC::BCCL, Convert__imm_95_102__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5568">5568</th><td>  { <var>2239</var> <i>/* bnsla */</i>, PPC::BCCLA, Convert__imm_95_100__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5569">5569</th><td>  { <var>2239</var> <i>/* bnsla */</i>, PPC::BCCLA, Convert__imm_95_100__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5570">5570</th><td>  { <var>2245</var> <i>/* bnsla+ */</i>, PPC::BCCLA, Convert__imm_95_103__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5571">5571</th><td>  { <var>2245</var> <i>/* bnsla+ */</i>, PPC::BCCLA, Convert__imm_95_103__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5572">5572</th><td>  { <var>2252</var> <i>/* bnsla- */</i>, PPC::BCCLA, Convert__imm_95_102__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5573">5573</th><td>  { <var>2252</var> <i>/* bnsla- */</i>, PPC::BCCLA, Convert__imm_95_102__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5574">5574</th><td>  { <var>2259</var> <i>/* bnslr */</i>, PPC::BCCLR, Convert__imm_95_100__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5575">5575</th><td>  { <var>2259</var> <i>/* bnslr */</i>, PPC::BCCLR, Convert__imm_95_100__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5576">5576</th><td>  { <var>2265</var> <i>/* bnslr+ */</i>, PPC::BCCLR, Convert__imm_95_103__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5577">5577</th><td>  { <var>2265</var> <i>/* bnslr+ */</i>, PPC::BCCLR, Convert__imm_95_103__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5578">5578</th><td>  { <var>2272</var> <i>/* bnslr- */</i>, PPC::BCCLR, Convert__imm_95_102__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5579">5579</th><td>  { <var>2272</var> <i>/* bnslr- */</i>, PPC::BCCLR, Convert__imm_95_102__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5580">5580</th><td>  { <var>2279</var> <i>/* bnslrl */</i>, PPC::BCCLRL, Convert__imm_95_100__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5581">5581</th><td>  { <var>2279</var> <i>/* bnslrl */</i>, PPC::BCCLRL, Convert__imm_95_100__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5582">5582</th><td>  { <var>2286</var> <i>/* bnslrl+ */</i>, PPC::BCCLRL, Convert__imm_95_103__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5583">5583</th><td>  { <var>2286</var> <i>/* bnslrl+ */</i>, PPC::BCCLRL, Convert__imm_95_103__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5584">5584</th><td>  { <var>2294</var> <i>/* bnslrl- */</i>, PPC::BCCLRL, Convert__imm_95_102__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5585">5585</th><td>  { <var>2294</var> <i>/* bnslrl- */</i>, PPC::BCCLRL, Convert__imm_95_102__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5586">5586</th><td>  { <var>2302</var> <i>/* bnu */</i>, PPC::BCC, Convert__imm_95_100__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5587">5587</th><td>  { <var>2302</var> <i>/* bnu */</i>, PPC::BCC, Convert__imm_95_100__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5588">5588</th><td>  { <var>2306</var> <i>/* bnu+ */</i>, PPC::BCC, Convert__imm_95_103__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5589">5589</th><td>  { <var>2306</var> <i>/* bnu+ */</i>, PPC::BCC, Convert__imm_95_103__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5590">5590</th><td>  { <var>2311</var> <i>/* bnu- */</i>, PPC::BCC, Convert__imm_95_102__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5591">5591</th><td>  { <var>2311</var> <i>/* bnu- */</i>, PPC::BCC, Convert__imm_95_102__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5592">5592</th><td>  { <var>2316</var> <i>/* bnua */</i>, PPC::BCCA, Convert__imm_95_100__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5593">5593</th><td>  { <var>2316</var> <i>/* bnua */</i>, PPC::BCCA, Convert__imm_95_100__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5594">5594</th><td>  { <var>2321</var> <i>/* bnua+ */</i>, PPC::BCCA, Convert__imm_95_103__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5595">5595</th><td>  { <var>2321</var> <i>/* bnua+ */</i>, PPC::BCCA, Convert__imm_95_103__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5596">5596</th><td>  { <var>2327</var> <i>/* bnua- */</i>, PPC::BCCA, Convert__imm_95_102__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5597">5597</th><td>  { <var>2327</var> <i>/* bnua- */</i>, PPC::BCCA, Convert__imm_95_102__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5598">5598</th><td>  { <var>2333</var> <i>/* bnuctr */</i>, PPC::BCCCTR, Convert__imm_95_100__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5599">5599</th><td>  { <var>2333</var> <i>/* bnuctr */</i>, PPC::BCCCTR, Convert__imm_95_100__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5600">5600</th><td>  { <var>2340</var> <i>/* bnuctr+ */</i>, PPC::BCCCTR, Convert__imm_95_103__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5601">5601</th><td>  { <var>2340</var> <i>/* bnuctr+ */</i>, PPC::BCCCTR, Convert__imm_95_103__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5602">5602</th><td>  { <var>2348</var> <i>/* bnuctr- */</i>, PPC::BCCCTR, Convert__imm_95_102__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5603">5603</th><td>  { <var>2348</var> <i>/* bnuctr- */</i>, PPC::BCCCTR, Convert__imm_95_102__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5604">5604</th><td>  { <var>2356</var> <i>/* bnuctrl */</i>, PPC::BCCCTRL, Convert__imm_95_100__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5605">5605</th><td>  { <var>2356</var> <i>/* bnuctrl */</i>, PPC::BCCCTRL, Convert__imm_95_100__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5606">5606</th><td>  { <var>2364</var> <i>/* bnuctrl+ */</i>, PPC::BCCCTRL, Convert__imm_95_103__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5607">5607</th><td>  { <var>2364</var> <i>/* bnuctrl+ */</i>, PPC::BCCCTRL, Convert__imm_95_103__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5608">5608</th><td>  { <var>2373</var> <i>/* bnuctrl- */</i>, PPC::BCCCTRL, Convert__imm_95_102__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5609">5609</th><td>  { <var>2373</var> <i>/* bnuctrl- */</i>, PPC::BCCCTRL, Convert__imm_95_102__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5610">5610</th><td>  { <var>2382</var> <i>/* bnul */</i>, PPC::BCCL, Convert__imm_95_100__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5611">5611</th><td>  { <var>2382</var> <i>/* bnul */</i>, PPC::BCCL, Convert__imm_95_100__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5612">5612</th><td>  { <var>2387</var> <i>/* bnul+ */</i>, PPC::BCCL, Convert__imm_95_103__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5613">5613</th><td>  { <var>2387</var> <i>/* bnul+ */</i>, PPC::BCCL, Convert__imm_95_103__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5614">5614</th><td>  { <var>2393</var> <i>/* bnul- */</i>, PPC::BCCL, Convert__imm_95_102__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5615">5615</th><td>  { <var>2393</var> <i>/* bnul- */</i>, PPC::BCCL, Convert__imm_95_102__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5616">5616</th><td>  { <var>2399</var> <i>/* bnula */</i>, PPC::BCCLA, Convert__imm_95_100__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5617">5617</th><td>  { <var>2399</var> <i>/* bnula */</i>, PPC::BCCLA, Convert__imm_95_100__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5618">5618</th><td>  { <var>2405</var> <i>/* bnula+ */</i>, PPC::BCCLA, Convert__imm_95_103__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5619">5619</th><td>  { <var>2405</var> <i>/* bnula+ */</i>, PPC::BCCLA, Convert__imm_95_103__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5620">5620</th><td>  { <var>2412</var> <i>/* bnula- */</i>, PPC::BCCLA, Convert__imm_95_102__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5621">5621</th><td>  { <var>2412</var> <i>/* bnula- */</i>, PPC::BCCLA, Convert__imm_95_102__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5622">5622</th><td>  { <var>2419</var> <i>/* bnulr */</i>, PPC::BCCLR, Convert__imm_95_100__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5623">5623</th><td>  { <var>2419</var> <i>/* bnulr */</i>, PPC::BCCLR, Convert__imm_95_100__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5624">5624</th><td>  { <var>2425</var> <i>/* bnulr+ */</i>, PPC::BCCLR, Convert__imm_95_103__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5625">5625</th><td>  { <var>2425</var> <i>/* bnulr+ */</i>, PPC::BCCLR, Convert__imm_95_103__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5626">5626</th><td>  { <var>2432</var> <i>/* bnulr- */</i>, PPC::BCCLR, Convert__imm_95_102__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5627">5627</th><td>  { <var>2432</var> <i>/* bnulr- */</i>, PPC::BCCLR, Convert__imm_95_102__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5628">5628</th><td>  { <var>2439</var> <i>/* bnulrl */</i>, PPC::BCCLRL, Convert__imm_95_100__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5629">5629</th><td>  { <var>2439</var> <i>/* bnulrl */</i>, PPC::BCCLRL, Convert__imm_95_100__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5630">5630</th><td>  { <var>2446</var> <i>/* bnulrl+ */</i>, PPC::BCCLRL, Convert__imm_95_103__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5631">5631</th><td>  { <var>2446</var> <i>/* bnulrl+ */</i>, PPC::BCCLRL, Convert__imm_95_103__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5632">5632</th><td>  { <var>2454</var> <i>/* bnulrl- */</i>, PPC::BCCLRL, Convert__imm_95_102__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5633">5633</th><td>  { <var>2454</var> <i>/* bnulrl- */</i>, PPC::BCCLRL, Convert__imm_95_102__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5634">5634</th><td>  { <var>2462</var> <i>/* bpermd */</i>, PPC::BPERMD, Convert__RegG8RC1_0__RegG8RC1_1__RegG8RC1_2, AMFBS_None, { MCK_RegG8RC, MCK_RegG8RC, MCK_RegG8RC }, },</td></tr>
<tr><th id="5635">5635</th><td>  { <var>2469</var> <i>/* brinc */</i>, PPC::BRINC, Convert__RegGPRC1_0__RegGPRC1_1__RegGPRC1_2, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="5636">5636</th><td>  { <var>2475</var> <i>/* bso */</i>, PPC::BCC, Convert__imm_95_108__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5637">5637</th><td>  { <var>2475</var> <i>/* bso */</i>, PPC::BCC, Convert__imm_95_108__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5638">5638</th><td>  { <var>2479</var> <i>/* bso+ */</i>, PPC::BCC, Convert__imm_95_111__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5639">5639</th><td>  { <var>2479</var> <i>/* bso+ */</i>, PPC::BCC, Convert__imm_95_111__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5640">5640</th><td>  { <var>2484</var> <i>/* bso- */</i>, PPC::BCC, Convert__imm_95_110__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5641">5641</th><td>  { <var>2484</var> <i>/* bso- */</i>, PPC::BCC, Convert__imm_95_110__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5642">5642</th><td>  { <var>2489</var> <i>/* bsoa */</i>, PPC::BCCA, Convert__imm_95_108__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5643">5643</th><td>  { <var>2489</var> <i>/* bsoa */</i>, PPC::BCCA, Convert__imm_95_108__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5644">5644</th><td>  { <var>2494</var> <i>/* bsoa+ */</i>, PPC::BCCA, Convert__imm_95_111__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5645">5645</th><td>  { <var>2494</var> <i>/* bsoa+ */</i>, PPC::BCCA, Convert__imm_95_111__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5646">5646</th><td>  { <var>2500</var> <i>/* bsoa- */</i>, PPC::BCCA, Convert__imm_95_110__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5647">5647</th><td>  { <var>2500</var> <i>/* bsoa- */</i>, PPC::BCCA, Convert__imm_95_110__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5648">5648</th><td>  { <var>2506</var> <i>/* bsoctr */</i>, PPC::BCCCTR, Convert__imm_95_108__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5649">5649</th><td>  { <var>2506</var> <i>/* bsoctr */</i>, PPC::BCCCTR, Convert__imm_95_108__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5650">5650</th><td>  { <var>2513</var> <i>/* bsoctr+ */</i>, PPC::BCCCTR, Convert__imm_95_111__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5651">5651</th><td>  { <var>2513</var> <i>/* bsoctr+ */</i>, PPC::BCCCTR, Convert__imm_95_111__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5652">5652</th><td>  { <var>2521</var> <i>/* bsoctr- */</i>, PPC::BCCCTR, Convert__imm_95_110__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5653">5653</th><td>  { <var>2521</var> <i>/* bsoctr- */</i>, PPC::BCCCTR, Convert__imm_95_110__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5654">5654</th><td>  { <var>2529</var> <i>/* bsoctrl */</i>, PPC::BCCCTRL, Convert__imm_95_108__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5655">5655</th><td>  { <var>2529</var> <i>/* bsoctrl */</i>, PPC::BCCCTRL, Convert__imm_95_108__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5656">5656</th><td>  { <var>2537</var> <i>/* bsoctrl+ */</i>, PPC::BCCCTRL, Convert__imm_95_111__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5657">5657</th><td>  { <var>2537</var> <i>/* bsoctrl+ */</i>, PPC::BCCCTRL, Convert__imm_95_111__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5658">5658</th><td>  { <var>2546</var> <i>/* bsoctrl- */</i>, PPC::BCCCTRL, Convert__imm_95_110__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5659">5659</th><td>  { <var>2546</var> <i>/* bsoctrl- */</i>, PPC::BCCCTRL, Convert__imm_95_110__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5660">5660</th><td>  { <var>2555</var> <i>/* bsol */</i>, PPC::BCCL, Convert__imm_95_108__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5661">5661</th><td>  { <var>2555</var> <i>/* bsol */</i>, PPC::BCCL, Convert__imm_95_108__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5662">5662</th><td>  { <var>2560</var> <i>/* bsol+ */</i>, PPC::BCCL, Convert__imm_95_111__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5663">5663</th><td>  { <var>2560</var> <i>/* bsol+ */</i>, PPC::BCCL, Convert__imm_95_111__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5664">5664</th><td>  { <var>2566</var> <i>/* bsol- */</i>, PPC::BCCL, Convert__imm_95_110__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5665">5665</th><td>  { <var>2566</var> <i>/* bsol- */</i>, PPC::BCCL, Convert__imm_95_110__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5666">5666</th><td>  { <var>2572</var> <i>/* bsola */</i>, PPC::BCCLA, Convert__imm_95_108__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5667">5667</th><td>  { <var>2572</var> <i>/* bsola */</i>, PPC::BCCLA, Convert__imm_95_108__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5668">5668</th><td>  { <var>2578</var> <i>/* bsola+ */</i>, PPC::BCCLA, Convert__imm_95_111__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5669">5669</th><td>  { <var>2578</var> <i>/* bsola+ */</i>, PPC::BCCLA, Convert__imm_95_111__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5670">5670</th><td>  { <var>2585</var> <i>/* bsola- */</i>, PPC::BCCLA, Convert__imm_95_110__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5671">5671</th><td>  { <var>2585</var> <i>/* bsola- */</i>, PPC::BCCLA, Convert__imm_95_110__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5672">5672</th><td>  { <var>2592</var> <i>/* bsolr */</i>, PPC::BCCLR, Convert__imm_95_108__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5673">5673</th><td>  { <var>2592</var> <i>/* bsolr */</i>, PPC::BCCLR, Convert__imm_95_108__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5674">5674</th><td>  { <var>2598</var> <i>/* bsolr+ */</i>, PPC::BCCLR, Convert__imm_95_111__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5675">5675</th><td>  { <var>2598</var> <i>/* bsolr+ */</i>, PPC::BCCLR, Convert__imm_95_111__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5676">5676</th><td>  { <var>2605</var> <i>/* bsolr- */</i>, PPC::BCCLR, Convert__imm_95_110__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5677">5677</th><td>  { <var>2605</var> <i>/* bsolr- */</i>, PPC::BCCLR, Convert__imm_95_110__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5678">5678</th><td>  { <var>2612</var> <i>/* bsolrl */</i>, PPC::BCCLRL, Convert__imm_95_108__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5679">5679</th><td>  { <var>2612</var> <i>/* bsolrl */</i>, PPC::BCCLRL, Convert__imm_95_108__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5680">5680</th><td>  { <var>2619</var> <i>/* bsolrl+ */</i>, PPC::BCCLRL, Convert__imm_95_111__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5681">5681</th><td>  { <var>2619</var> <i>/* bsolrl+ */</i>, PPC::BCCLRL, Convert__imm_95_111__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5682">5682</th><td>  { <var>2627</var> <i>/* bsolrl- */</i>, PPC::BCCLRL, Convert__imm_95_110__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5683">5683</th><td>  { <var>2627</var> <i>/* bsolrl- */</i>, PPC::BCCLRL, Convert__imm_95_110__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5684">5684</th><td>  { <var>2635</var> <i>/* bt */</i>, PPC::gBC, Convert__imm_95_12__RegCRBITRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRBITRC, MCK_CondBr }, },</td></tr>
<tr><th id="5685">5685</th><td>  { <var>2638</var> <i>/* bt+ */</i>, PPC::gBC, Convert__imm_95_15__RegCRBITRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRBITRC, MCK_CondBr }, },</td></tr>
<tr><th id="5686">5686</th><td>  { <var>2642</var> <i>/* bt- */</i>, PPC::gBC, Convert__imm_95_14__RegCRBITRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRBITRC, MCK_CondBr }, },</td></tr>
<tr><th id="5687">5687</th><td>  { <var>2646</var> <i>/* bta */</i>, PPC::gBCA, Convert__imm_95_12__RegCRBITRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRBITRC, MCK_CondBr }, },</td></tr>
<tr><th id="5688">5688</th><td>  { <var>2650</var> <i>/* bta+ */</i>, PPC::gBCA, Convert__imm_95_15__RegCRBITRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRBITRC, MCK_CondBr }, },</td></tr>
<tr><th id="5689">5689</th><td>  { <var>2655</var> <i>/* bta- */</i>, PPC::gBCA, Convert__imm_95_14__RegCRBITRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRBITRC, MCK_CondBr }, },</td></tr>
<tr><th id="5690">5690</th><td>  { <var>2660</var> <i>/* btctr */</i>, PPC::gBCCTR, Convert__imm_95_12__RegCRBITRC1_0__imm_95_0, AMFBS_None, { MCK_RegCRBITRC }, },</td></tr>
<tr><th id="5691">5691</th><td>  { <var>2666</var> <i>/* btctr+ */</i>, PPC::gBCCTR, Convert__imm_95_15__RegCRBITRC1_0__imm_95_0, AMFBS_None, { MCK_RegCRBITRC }, },</td></tr>
<tr><th id="5692">5692</th><td>  { <var>2673</var> <i>/* btctr- */</i>, PPC::gBCCTR, Convert__imm_95_14__RegCRBITRC1_0__imm_95_0, AMFBS_None, { MCK_RegCRBITRC }, },</td></tr>
<tr><th id="5693">5693</th><td>  { <var>2680</var> <i>/* btctrl */</i>, PPC::gBCCTRL, Convert__imm_95_12__RegCRBITRC1_0__imm_95_0, AMFBS_None, { MCK_RegCRBITRC }, },</td></tr>
<tr><th id="5694">5694</th><td>  { <var>2687</var> <i>/* btctrl+ */</i>, PPC::gBCCTRL, Convert__imm_95_15__RegCRBITRC1_0__imm_95_0, AMFBS_None, { MCK_RegCRBITRC }, },</td></tr>
<tr><th id="5695">5695</th><td>  { <var>2695</var> <i>/* btctrl- */</i>, PPC::gBCCTRL, Convert__imm_95_14__RegCRBITRC1_0__imm_95_0, AMFBS_None, { MCK_RegCRBITRC }, },</td></tr>
<tr><th id="5696">5696</th><td>  { <var>2703</var> <i>/* btl */</i>, PPC::gBCL, Convert__imm_95_12__RegCRBITRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRBITRC, MCK_CondBr }, },</td></tr>
<tr><th id="5697">5697</th><td>  { <var>2707</var> <i>/* btl+ */</i>, PPC::gBCL, Convert__imm_95_15__RegCRBITRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRBITRC, MCK_CondBr }, },</td></tr>
<tr><th id="5698">5698</th><td>  { <var>2712</var> <i>/* btl- */</i>, PPC::gBCL, Convert__imm_95_14__RegCRBITRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRBITRC, MCK_CondBr }, },</td></tr>
<tr><th id="5699">5699</th><td>  { <var>2717</var> <i>/* btla */</i>, PPC::gBCLA, Convert__imm_95_12__RegCRBITRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRBITRC, MCK_CondBr }, },</td></tr>
<tr><th id="5700">5700</th><td>  { <var>2722</var> <i>/* btla+ */</i>, PPC::gBCLA, Convert__imm_95_15__RegCRBITRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRBITRC, MCK_CondBr }, },</td></tr>
<tr><th id="5701">5701</th><td>  { <var>2728</var> <i>/* btla- */</i>, PPC::gBCLA, Convert__imm_95_14__RegCRBITRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRBITRC, MCK_CondBr }, },</td></tr>
<tr><th id="5702">5702</th><td>  { <var>2734</var> <i>/* btlr */</i>, PPC::gBCLR, Convert__imm_95_12__RegCRBITRC1_0__imm_95_0, AMFBS_None, { MCK_RegCRBITRC }, },</td></tr>
<tr><th id="5703">5703</th><td>  { <var>2739</var> <i>/* btlr+ */</i>, PPC::gBCLR, Convert__imm_95_15__RegCRBITRC1_0__imm_95_0, AMFBS_None, { MCK_RegCRBITRC }, },</td></tr>
<tr><th id="5704">5704</th><td>  { <var>2745</var> <i>/* btlr- */</i>, PPC::gBCLR, Convert__imm_95_14__RegCRBITRC1_0__imm_95_0, AMFBS_None, { MCK_RegCRBITRC }, },</td></tr>
<tr><th id="5705">5705</th><td>  { <var>2751</var> <i>/* btlrl */</i>, PPC::gBCLRL, Convert__imm_95_12__RegCRBITRC1_0__imm_95_0, AMFBS_None, { MCK_RegCRBITRC }, },</td></tr>
<tr><th id="5706">5706</th><td>  { <var>2757</var> <i>/* btlrl+ */</i>, PPC::gBCLRL, Convert__imm_95_15__RegCRBITRC1_0__imm_95_0, AMFBS_None, { MCK_RegCRBITRC }, },</td></tr>
<tr><th id="5707">5707</th><td>  { <var>2764</var> <i>/* btlrl- */</i>, PPC::gBCLRL, Convert__imm_95_14__RegCRBITRC1_0__imm_95_0, AMFBS_None, { MCK_RegCRBITRC }, },</td></tr>
<tr><th id="5708">5708</th><td>  { <var>2771</var> <i>/* bun */</i>, PPC::BCC, Convert__imm_95_108__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5709">5709</th><td>  { <var>2771</var> <i>/* bun */</i>, PPC::BCC, Convert__imm_95_108__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5710">5710</th><td>  { <var>2775</var> <i>/* bun+ */</i>, PPC::BCC, Convert__imm_95_111__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5711">5711</th><td>  { <var>2775</var> <i>/* bun+ */</i>, PPC::BCC, Convert__imm_95_111__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5712">5712</th><td>  { <var>2780</var> <i>/* bun- */</i>, PPC::BCC, Convert__imm_95_110__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5713">5713</th><td>  { <var>2780</var> <i>/* bun- */</i>, PPC::BCC, Convert__imm_95_110__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5714">5714</th><td>  { <var>2785</var> <i>/* buna */</i>, PPC::BCCA, Convert__imm_95_108__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5715">5715</th><td>  { <var>2785</var> <i>/* buna */</i>, PPC::BCCA, Convert__imm_95_108__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5716">5716</th><td>  { <var>2790</var> <i>/* buna+ */</i>, PPC::BCCA, Convert__imm_95_111__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5717">5717</th><td>  { <var>2790</var> <i>/* buna+ */</i>, PPC::BCCA, Convert__imm_95_111__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5718">5718</th><td>  { <var>2796</var> <i>/* buna- */</i>, PPC::BCCA, Convert__imm_95_110__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5719">5719</th><td>  { <var>2796</var> <i>/* buna- */</i>, PPC::BCCA, Convert__imm_95_110__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5720">5720</th><td>  { <var>2802</var> <i>/* bunctr */</i>, PPC::BCCCTR, Convert__imm_95_108__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5721">5721</th><td>  { <var>2802</var> <i>/* bunctr */</i>, PPC::BCCCTR, Convert__imm_95_108__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5722">5722</th><td>  { <var>2809</var> <i>/* bunctr+ */</i>, PPC::BCCCTR, Convert__imm_95_111__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5723">5723</th><td>  { <var>2809</var> <i>/* bunctr+ */</i>, PPC::BCCCTR, Convert__imm_95_111__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5724">5724</th><td>  { <var>2817</var> <i>/* bunctr- */</i>, PPC::BCCCTR, Convert__imm_95_110__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5725">5725</th><td>  { <var>2817</var> <i>/* bunctr- */</i>, PPC::BCCCTR, Convert__imm_95_110__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5726">5726</th><td>  { <var>2825</var> <i>/* bunctrl */</i>, PPC::BCCCTRL, Convert__imm_95_108__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5727">5727</th><td>  { <var>2825</var> <i>/* bunctrl */</i>, PPC::BCCCTRL, Convert__imm_95_108__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5728">5728</th><td>  { <var>2833</var> <i>/* bunctrl+ */</i>, PPC::BCCCTRL, Convert__imm_95_111__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5729">5729</th><td>  { <var>2833</var> <i>/* bunctrl+ */</i>, PPC::BCCCTRL, Convert__imm_95_111__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5730">5730</th><td>  { <var>2842</var> <i>/* bunctrl- */</i>, PPC::BCCCTRL, Convert__imm_95_110__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5731">5731</th><td>  { <var>2842</var> <i>/* bunctrl- */</i>, PPC::BCCCTRL, Convert__imm_95_110__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5732">5732</th><td>  { <var>2851</var> <i>/* bunl */</i>, PPC::BCCL, Convert__imm_95_108__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5733">5733</th><td>  { <var>2851</var> <i>/* bunl */</i>, PPC::BCCL, Convert__imm_95_108__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5734">5734</th><td>  { <var>2856</var> <i>/* bunl+ */</i>, PPC::BCCL, Convert__imm_95_111__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5735">5735</th><td>  { <var>2856</var> <i>/* bunl+ */</i>, PPC::BCCL, Convert__imm_95_111__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5736">5736</th><td>  { <var>2862</var> <i>/* bunl- */</i>, PPC::BCCL, Convert__imm_95_110__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5737">5737</th><td>  { <var>2862</var> <i>/* bunl- */</i>, PPC::BCCL, Convert__imm_95_110__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5738">5738</th><td>  { <var>2868</var> <i>/* bunla */</i>, PPC::BCCLA, Convert__imm_95_108__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5739">5739</th><td>  { <var>2868</var> <i>/* bunla */</i>, PPC::BCCLA, Convert__imm_95_108__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5740">5740</th><td>  { <var>2874</var> <i>/* bunla+ */</i>, PPC::BCCLA, Convert__imm_95_111__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5741">5741</th><td>  { <var>2874</var> <i>/* bunla+ */</i>, PPC::BCCLA, Convert__imm_95_111__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5742">5742</th><td>  { <var>2881</var> <i>/* bunla- */</i>, PPC::BCCLA, Convert__imm_95_110__regCR0__CondBr1_0, AMFBS_None, { MCK_CondBr }, },</td></tr>
<tr><th id="5743">5743</th><td>  { <var>2881</var> <i>/* bunla- */</i>, PPC::BCCLA, Convert__imm_95_110__RegCRRC1_0__CondBr1_1, AMFBS_None, { MCK_RegCRRC, MCK_CondBr }, },</td></tr>
<tr><th id="5744">5744</th><td>  { <var>2888</var> <i>/* bunlr */</i>, PPC::BCCLR, Convert__imm_95_108__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5745">5745</th><td>  { <var>2888</var> <i>/* bunlr */</i>, PPC::BCCLR, Convert__imm_95_108__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5746">5746</th><td>  { <var>2894</var> <i>/* bunlr+ */</i>, PPC::BCCLR, Convert__imm_95_111__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5747">5747</th><td>  { <var>2894</var> <i>/* bunlr+ */</i>, PPC::BCCLR, Convert__imm_95_111__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5748">5748</th><td>  { <var>2901</var> <i>/* bunlr- */</i>, PPC::BCCLR, Convert__imm_95_110__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5749">5749</th><td>  { <var>2901</var> <i>/* bunlr- */</i>, PPC::BCCLR, Convert__imm_95_110__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5750">5750</th><td>  { <var>2908</var> <i>/* bunlrl */</i>, PPC::BCCLRL, Convert__imm_95_108__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5751">5751</th><td>  { <var>2908</var> <i>/* bunlrl */</i>, PPC::BCCLRL, Convert__imm_95_108__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5752">5752</th><td>  { <var>2915</var> <i>/* bunlrl+ */</i>, PPC::BCCLRL, Convert__imm_95_111__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5753">5753</th><td>  { <var>2915</var> <i>/* bunlrl+ */</i>, PPC::BCCLRL, Convert__imm_95_111__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5754">5754</th><td>  { <var>2923</var> <i>/* bunlrl- */</i>, PPC::BCCLRL, Convert__imm_95_110__regCR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5755">5755</th><td>  { <var>2923</var> <i>/* bunlrl- */</i>, PPC::BCCLRL, Convert__imm_95_110__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="5756">5756</th><td>  { <var>2931</var> <i>/* cfuged */</i>, PPC::CFUGED, Convert__RegG8RC1_0__RegG8RC1_1__RegG8RC1_2, AMFBS_None, { MCK_RegG8RC, MCK_RegG8RC, MCK_RegG8RC }, },</td></tr>
<tr><th id="5757">5757</th><td>  { <var>2938</var> <i>/* clrbhrb */</i>, PPC::CLRBHRB, Convert_NoOperands, AMFBS_None, {  }, },</td></tr>
<tr><th id="5758">5758</th><td>  { <var>2946</var> <i>/* clrldi */</i>, PPC::RLDICL, Convert__RegG8RC1_0__RegG8RC1_1__imm_95_0__U6Imm1_2, AMFBS_None, { MCK_RegG8RC, MCK_RegG8RC, MCK_U6Imm }, },</td></tr>
<tr><th id="5759">5759</th><td>  { <var>2946</var> <i>/* clrldi */</i>, PPC::RLDICL_32_64, Convert__RegG8RC1_0__RegGPRC1_1__imm_95_0__U6Imm1_2, AMFBS_None, { MCK_RegG8RC, MCK_RegGPRC, MCK_U6Imm }, },</td></tr>
<tr><th id="5760">5760</th><td>  { <var>2946</var> <i>/* clrldi */</i>, PPC::RLDICL_rec, Convert__RegG8RC1_1__RegG8RC1_2__imm_95_0__U6Imm1_3, AMFBS_None, { MCK__DOT_, MCK_RegG8RC, MCK_RegG8RC, MCK_U6Imm }, },</td></tr>
<tr><th id="5761">5761</th><td>  { <var>2953</var> <i>/* clrlsldi */</i>, PPC::CLRLSLDI, Convert__RegG8RC1_0__RegG8RC1_1__U6Imm1_2__U6Imm1_3, AMFBS_None, { MCK_RegG8RC, MCK_RegG8RC, MCK_U6Imm, MCK_U6Imm }, },</td></tr>
<tr><th id="5762">5762</th><td>  { <var>2953</var> <i>/* clrlsldi */</i>, PPC::CLRLSLDI_rec, Convert__RegG8RC1_1__RegG8RC1_2__U6Imm1_3__U6Imm1_4, AMFBS_None, { MCK__DOT_, MCK_RegG8RC, MCK_RegG8RC, MCK_U6Imm, MCK_U6Imm }, },</td></tr>
<tr><th id="5763">5763</th><td>  { <var>2962</var> <i>/* clrlslwi */</i>, PPC::CLRLSLWI, Convert__RegGPRC1_0__RegGPRC1_1__U5Imm1_2__U5Imm1_3, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC, MCK_U5Imm, MCK_U5Imm }, },</td></tr>
<tr><th id="5764">5764</th><td>  { <var>2962</var> <i>/* clrlslwi */</i>, PPC::CLRLSLWI_rec, Convert__RegGPRC1_1__RegGPRC1_2__U5Imm1_3__U5Imm1_4, AMFBS_None, { MCK__DOT_, MCK_RegGPRC, MCK_RegGPRC, MCK_U5Imm, MCK_U5Imm }, },</td></tr>
<tr><th id="5765">5765</th><td>  { <var>2971</var> <i>/* clrlwi */</i>, PPC::RLWINM8, Convert__RegG8RC1_0__RegG8RC1_1__imm_95_0__U5Imm1_2__imm_95_31, AMFBS_None, { MCK_RegG8RC, MCK_RegG8RC, MCK_U5Imm }, },</td></tr>
<tr><th id="5766">5766</th><td>  { <var>2971</var> <i>/* clrlwi */</i>, PPC::RLWINM, Convert__RegGPRC1_0__RegGPRC1_1__imm_95_0__U5Imm1_2__imm_95_31, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC, MCK_U5Imm }, },</td></tr>
<tr><th id="5767">5767</th><td>  { <var>2971</var> <i>/* clrlwi */</i>, PPC::RLWINM8_rec, Convert__RegG8RC1_1__RegG8RC1_2__imm_95_0__U5Imm1_3__imm_95_31, AMFBS_None, { MCK__DOT_, MCK_RegG8RC, MCK_RegG8RC, MCK_U5Imm }, },</td></tr>
<tr><th id="5768">5768</th><td>  { <var>2971</var> <i>/* clrlwi */</i>, PPC::RLWINM_rec, Convert__RegGPRC1_1__RegGPRC1_2__imm_95_0__U5Imm1_3__imm_95_31, AMFBS_None, { MCK__DOT_, MCK_RegGPRC, MCK_RegGPRC, MCK_U5Imm }, },</td></tr>
<tr><th id="5769">5769</th><td>  { <var>2978</var> <i>/* clrrdi */</i>, PPC::CLRRDI, Convert__RegG8RC1_0__RegG8RC1_1__U6Imm1_2, AMFBS_None, { MCK_RegG8RC, MCK_RegG8RC, MCK_U6Imm }, },</td></tr>
<tr><th id="5770">5770</th><td>  { <var>2978</var> <i>/* clrrdi */</i>, PPC::CLRRDI_rec, Convert__RegG8RC1_1__RegG8RC1_2__U6Imm1_3, AMFBS_None, { MCK__DOT_, MCK_RegG8RC, MCK_RegG8RC, MCK_U6Imm }, },</td></tr>
<tr><th id="5771">5771</th><td>  { <var>2985</var> <i>/* clrrwi */</i>, PPC::CLRRWI, Convert__RegGPRC1_0__RegGPRC1_1__U5Imm1_2, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC, MCK_U5Imm }, },</td></tr>
<tr><th id="5772">5772</th><td>  { <var>2985</var> <i>/* clrrwi */</i>, PPC::CLRRWI_rec, Convert__RegGPRC1_1__RegGPRC1_2__U5Imm1_3, AMFBS_None, { MCK__DOT_, MCK_RegGPRC, MCK_RegGPRC, MCK_U5Imm }, },</td></tr>
<tr><th id="5773">5773</th><td>  { <var>2992</var> <i>/* cmp */</i>, PPC::CMPW, Convert__RegCRRC1_0__RegGPRC1_2__RegGPRC1_3, AMFBS_None, { MCK_RegCRRC, MCK_0, MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="5774">5774</th><td>  { <var>2992</var> <i>/* cmp */</i>, PPC::CMPD, Convert__RegCRRC1_0__RegG8RC1_2__RegG8RC1_3, AMFBS_None, { MCK_RegCRRC, MCK_1, MCK_RegG8RC, MCK_RegG8RC }, },</td></tr>
<tr><th id="5775">5775</th><td>  { <var>2996</var> <i>/* cmpb */</i>, PPC::CMPB, Convert__RegGPRC1_0__RegGPRC1_1__RegGPRC1_2, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="5776">5776</th><td>  { <var>3001</var> <i>/* cmpd */</i>, PPC::CMPD, Convert__regCR0__RegG8RC1_0__RegG8RC1_1, AMFBS_None, { MCK_RegG8RC, MCK_RegG8RC }, },</td></tr>
<tr><th id="5777">5777</th><td>  { <var>3001</var> <i>/* cmpd */</i>, PPC::CMPD, Convert__RegCRRC1_0__RegG8RC1_1__RegG8RC1_2, AMFBS_None, { MCK_RegCRRC, MCK_RegG8RC, MCK_RegG8RC }, },</td></tr>
<tr><th id="5778">5778</th><td>  { <var>3006</var> <i>/* cmpdi */</i>, PPC::CMPDI, Convert__regCR0__RegG8RC1_0__S16Imm1_1, AMFBS_None, { MCK_RegG8RC, MCK_S16Imm }, },</td></tr>
<tr><th id="5779">5779</th><td>  { <var>3006</var> <i>/* cmpdi */</i>, PPC::CMPDI, Convert__RegCRRC1_0__RegG8RC1_1__S16Imm1_2, AMFBS_None, { MCK_RegCRRC, MCK_RegG8RC, MCK_S16Imm }, },</td></tr>
<tr><th id="5780">5780</th><td>  { <var>3012</var> <i>/* cmpeqb */</i>, PPC::CMPEQB, Convert__RegCRBITRC1_0__RegG8RC1_1__RegG8RC1_2, AMFBS_None, { MCK_RegCRBITRC, MCK_RegG8RC, MCK_RegG8RC }, },</td></tr>
<tr><th id="5781">5781</th><td>  { <var>3019</var> <i>/* cmpi */</i>, PPC::CMPWI, Convert__RegCRRC1_0__RegGPRC1_2__S16Imm1_3, AMFBS_None, { MCK_RegCRRC, MCK_0, MCK_RegGPRC, MCK_S16Imm }, },</td></tr>
<tr><th id="5782">5782</th><td>  { <var>3019</var> <i>/* cmpi */</i>, PPC::CMPDI, Convert__RegCRRC1_0__RegG8RC1_2__S16Imm1_3, AMFBS_None, { MCK_RegCRRC, MCK_1, MCK_RegG8RC, MCK_S16Imm }, },</td></tr>
<tr><th id="5783">5783</th><td>  { <var>3024</var> <i>/* cmpl */</i>, PPC::CMPLW, Convert__RegCRRC1_0__RegGPRC1_2__RegGPRC1_3, AMFBS_None, { MCK_RegCRRC, MCK_0, MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="5784">5784</th><td>  { <var>3024</var> <i>/* cmpl */</i>, PPC::CMPLD, Convert__RegCRRC1_0__RegG8RC1_2__RegG8RC1_3, AMFBS_None, { MCK_RegCRRC, MCK_1, MCK_RegG8RC, MCK_RegG8RC }, },</td></tr>
<tr><th id="5785">5785</th><td>  { <var>3029</var> <i>/* cmpld */</i>, PPC::CMPLD, Convert__regCR0__RegG8RC1_0__RegG8RC1_1, AMFBS_None, { MCK_RegG8RC, MCK_RegG8RC }, },</td></tr>
<tr><th id="5786">5786</th><td>  { <var>3029</var> <i>/* cmpld */</i>, PPC::CMPLD, Convert__RegCRRC1_0__RegG8RC1_1__RegG8RC1_2, AMFBS_None, { MCK_RegCRRC, MCK_RegG8RC, MCK_RegG8RC }, },</td></tr>
<tr><th id="5787">5787</th><td>  { <var>3035</var> <i>/* cmpldi */</i>, PPC::CMPLDI, Convert__regCR0__RegG8RC1_0__U16Imm1_1, AMFBS_None, { MCK_RegG8RC, MCK_U16Imm }, },</td></tr>
<tr><th id="5788">5788</th><td>  { <var>3035</var> <i>/* cmpldi */</i>, PPC::CMPLDI, Convert__RegCRRC1_0__RegG8RC1_1__U16Imm1_2, AMFBS_None, { MCK_RegCRRC, MCK_RegG8RC, MCK_U16Imm }, },</td></tr>
<tr><th id="5789">5789</th><td>  { <var>3042</var> <i>/* cmpli */</i>, PPC::CMPLWI, Convert__RegCRRC1_0__RegGPRC1_2__U16Imm1_3, AMFBS_None, { MCK_RegCRRC, MCK_0, MCK_RegGPRC, MCK_U16Imm }, },</td></tr>
<tr><th id="5790">5790</th><td>  { <var>3042</var> <i>/* cmpli */</i>, PPC::CMPLDI, Convert__RegCRRC1_0__RegG8RC1_2__U16Imm1_3, AMFBS_None, { MCK_RegCRRC, MCK_1, MCK_RegG8RC, MCK_U16Imm }, },</td></tr>
<tr><th id="5791">5791</th><td>  { <var>3048</var> <i>/* cmplw */</i>, PPC::CMPLW, Convert__regCR0__RegGPRC1_0__RegGPRC1_1, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="5792">5792</th><td>  { <var>3048</var> <i>/* cmplw */</i>, PPC::CMPLW, Convert__RegCRRC1_0__RegGPRC1_1__RegGPRC1_2, AMFBS_None, { MCK_RegCRRC, MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="5793">5793</th><td>  { <var>3054</var> <i>/* cmplwi */</i>, PPC::CMPLWI, Convert__regCR0__RegGPRC1_0__U16Imm1_1, AMFBS_None, { MCK_RegGPRC, MCK_U16Imm }, },</td></tr>
<tr><th id="5794">5794</th><td>  { <var>3054</var> <i>/* cmplwi */</i>, PPC::CMPLWI, Convert__RegCRRC1_0__RegGPRC1_1__U16Imm1_2, AMFBS_None, { MCK_RegCRRC, MCK_RegGPRC, MCK_U16Imm }, },</td></tr>
<tr><th id="5795">5795</th><td>  { <var>3061</var> <i>/* cmprb */</i>, PPC::CMPRB, Convert__RegCRBITRC1_0__U1Imm1_1__RegG8RC1_2__RegG8RC1_3, AMFBS_None, { MCK_RegCRBITRC, MCK_U1Imm, MCK_RegG8RC, MCK_RegG8RC }, },</td></tr>
<tr><th id="5796">5796</th><td>  { <var>3067</var> <i>/* cmpw */</i>, PPC::CMPW, Convert__regCR0__RegGPRC1_0__RegGPRC1_1, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="5797">5797</th><td>  { <var>3067</var> <i>/* cmpw */</i>, PPC::CMPW, Convert__RegCRRC1_0__RegGPRC1_1__RegGPRC1_2, AMFBS_None, { MCK_RegCRRC, MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="5798">5798</th><td>  { <var>3072</var> <i>/* cmpwi */</i>, PPC::CMPWI, Convert__regCR0__RegGPRC1_0__S16Imm1_1, AMFBS_None, { MCK_RegGPRC, MCK_S16Imm }, },</td></tr>
<tr><th id="5799">5799</th><td>  { <var>3072</var> <i>/* cmpwi */</i>, PPC::CMPWI, Convert__RegCRRC1_0__RegGPRC1_1__S16Imm1_2, AMFBS_None, { MCK_RegCRRC, MCK_RegGPRC, MCK_S16Imm }, },</td></tr>
<tr><th id="5800">5800</th><td>  { <var>3078</var> <i>/* cntlzd */</i>, PPC::CNTLZD, Convert__RegG8RC1_0__RegG8RC1_1, AMFBS_None, { MCK_RegG8RC, MCK_RegG8RC }, },</td></tr>
<tr><th id="5801">5801</th><td>  { <var>3078</var> <i>/* cntlzd */</i>, PPC::CNTLZD_rec, Convert__RegG8RC1_1__RegG8RC1_2, AMFBS_None, { MCK__DOT_, MCK_RegG8RC, MCK_RegG8RC }, },</td></tr>
<tr><th id="5802">5802</th><td>  { <var>3085</var> <i>/* cntlzdm */</i>, PPC::CNTLZDM, Convert__RegG8RC1_0__RegG8RC1_1__RegG8RC1_2, AMFBS_None, { MCK_RegG8RC, MCK_RegG8RC, MCK_RegG8RC }, },</td></tr>
<tr><th id="5803">5803</th><td>  { <var>3093</var> <i>/* cntlzw */</i>, PPC::CNTLZW8, Convert__RegG8RC1_0__RegG8RC1_1, AMFBS_None, { MCK_RegG8RC, MCK_RegG8RC }, },</td></tr>
<tr><th id="5804">5804</th><td>  { <var>3093</var> <i>/* cntlzw */</i>, PPC::CNTLZW, Convert__RegGPRC1_0__RegGPRC1_1, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="5805">5805</th><td>  { <var>3093</var> <i>/* cntlzw */</i>, PPC::CNTLZW, Convert__RegGPRC1_0__RegGPRC1_1, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="5806">5806</th><td>  { <var>3093</var> <i>/* cntlzw */</i>, PPC::CNTLZW8_rec, Convert__RegG8RC1_1__RegG8RC1_2, AMFBS_None, { MCK__DOT_, MCK_RegG8RC, MCK_RegG8RC }, },</td></tr>
<tr><th id="5807">5807</th><td>  { <var>3093</var> <i>/* cntlzw */</i>, PPC::CNTLZW_rec, Convert__RegGPRC1_1__RegGPRC1_2, AMFBS_None, { MCK__DOT_, MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="5808">5808</th><td>  { <var>3093</var> <i>/* cntlzw */</i>, PPC::CNTLZW_rec, Convert__RegGPRC1_1__RegGPRC1_2, AMFBS_None, { MCK__DOT_, MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="5809">5809</th><td>  { <var>3100</var> <i>/* cnttzd */</i>, PPC::CNTTZD, Convert__RegG8RC1_0__RegG8RC1_1, AMFBS_None, { MCK_RegG8RC, MCK_RegG8RC }, },</td></tr>
<tr><th id="5810">5810</th><td>  { <var>3100</var> <i>/* cnttzd */</i>, PPC::CNTTZD_rec, Convert__RegG8RC1_1__RegG8RC1_2, AMFBS_None, { MCK__DOT_, MCK_RegG8RC, MCK_RegG8RC }, },</td></tr>
<tr><th id="5811">5811</th><td>  { <var>3107</var> <i>/* cnttzdm */</i>, PPC::CNTTZDM, Convert__RegG8RC1_0__RegG8RC1_1__RegG8RC1_2, AMFBS_None, { MCK_RegG8RC, MCK_RegG8RC, MCK_RegG8RC }, },</td></tr>
<tr><th id="5812">5812</th><td>  { <var>3115</var> <i>/* cnttzw */</i>, PPC::CNTTZW, Convert__RegGPRC1_0__RegGPRC1_1, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="5813">5813</th><td>  { <var>3115</var> <i>/* cnttzw */</i>, PPC::CNTTZW_rec, Convert__RegGPRC1_1__RegGPRC1_2, AMFBS_None, { MCK__DOT_, MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="5814">5814</th><td>  { <var>3122</var> <i>/* copy */</i>, PPC::CP_COPYx, Convert__RegGPRC1_0__RegGPRC1_1, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="5815">5815</th><td>  { <var>3122</var> <i>/* copy */</i>, PPC::CP_COPY, Convert__RegGPRC1_0__RegGPRC1_1__U1Imm1_2, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC, MCK_U1Imm }, },</td></tr>
<tr><th id="5816">5816</th><td>  { <var>3127</var> <i>/* copy_first */</i>, PPC::CP_COPY_FIRST, Convert__RegGPRC1_0__RegGPRC1_1, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="5817">5817</th><td>  { <var>3138</var> <i>/* cp_abort */</i>, PPC::CP_ABORT, Convert_NoOperands, AMFBS_None, {  }, },</td></tr>
<tr><th id="5818">5818</th><td>  { <var>3147</var> <i>/* crand */</i>, PPC::CRAND, Convert__RegCRBITRC1_0__RegCRBITRC1_1__RegCRBITRC1_2, AMFBS_None, { MCK_RegCRBITRC, MCK_RegCRBITRC, MCK_RegCRBITRC }, },</td></tr>
<tr><th id="5819">5819</th><td>  { <var>3153</var> <i>/* crandc */</i>, PPC::CRANDC, Convert__RegCRBITRC1_0__RegCRBITRC1_1__RegCRBITRC1_2, AMFBS_None, { MCK_RegCRBITRC, MCK_RegCRBITRC, MCK_RegCRBITRC }, },</td></tr>
<tr><th id="5820">5820</th><td>  { <var>3160</var> <i>/* crclr */</i>, PPC::CRXOR, Convert__RegCRBITRC1_0__RegCRBITRC1_0__RegCRBITRC1_0, AMFBS_None, { MCK_RegCRBITRC }, },</td></tr>
<tr><th id="5821">5821</th><td>  { <var>3166</var> <i>/* creqv */</i>, PPC::CREQV, Convert__RegCRBITRC1_0__RegCRBITRC1_1__RegCRBITRC1_2, AMFBS_None, { MCK_RegCRBITRC, MCK_RegCRBITRC, MCK_RegCRBITRC }, },</td></tr>
<tr><th id="5822">5822</th><td>  { <var>3172</var> <i>/* crmove */</i>, PPC::CROR, Convert__RegCRBITRC1_0__RegCRBITRC1_1__RegCRBITRC1_1, AMFBS_None, { MCK_RegCRBITRC, MCK_RegCRBITRC }, },</td></tr>
<tr><th id="5823">5823</th><td>  { <var>3179</var> <i>/* crnand */</i>, PPC::CRNAND, Convert__RegCRBITRC1_0__RegCRBITRC1_1__RegCRBITRC1_2, AMFBS_None, { MCK_RegCRBITRC, MCK_RegCRBITRC, MCK_RegCRBITRC }, },</td></tr>
<tr><th id="5824">5824</th><td>  { <var>3186</var> <i>/* crnor */</i>, PPC::CRNOR, Convert__RegCRBITRC1_0__RegCRBITRC1_1__RegCRBITRC1_2, AMFBS_None, { MCK_RegCRBITRC, MCK_RegCRBITRC, MCK_RegCRBITRC }, },</td></tr>
<tr><th id="5825">5825</th><td>  { <var>3192</var> <i>/* crnot */</i>, PPC::CRNOR, Convert__RegCRBITRC1_0__RegCRBITRC1_1__RegCRBITRC1_1, AMFBS_None, { MCK_RegCRBITRC, MCK_RegCRBITRC }, },</td></tr>
<tr><th id="5826">5826</th><td>  { <var>3198</var> <i>/* cror */</i>, PPC::CROR, Convert__RegCRBITRC1_0__RegCRBITRC1_1__RegCRBITRC1_2, AMFBS_None, { MCK_RegCRBITRC, MCK_RegCRBITRC, MCK_RegCRBITRC }, },</td></tr>
<tr><th id="5827">5827</th><td>  { <var>3203</var> <i>/* crorc */</i>, PPC::CRORC, Convert__RegCRBITRC1_0__RegCRBITRC1_1__RegCRBITRC1_2, AMFBS_None, { MCK_RegCRBITRC, MCK_RegCRBITRC, MCK_RegCRBITRC }, },</td></tr>
<tr><th id="5828">5828</th><td>  { <var>3209</var> <i>/* crset */</i>, PPC::CREQV, Convert__RegCRBITRC1_0__RegCRBITRC1_0__RegCRBITRC1_0, AMFBS_None, { MCK_RegCRBITRC }, },</td></tr>
<tr><th id="5829">5829</th><td>  { <var>3215</var> <i>/* crxor */</i>, PPC::CRXOR, Convert__RegCRBITRC1_0__RegCRBITRC1_1__RegCRBITRC1_2, AMFBS_None, { MCK_RegCRBITRC, MCK_RegCRBITRC, MCK_RegCRBITRC }, },</td></tr>
<tr><th id="5830">5830</th><td>  { <var>3221</var> <i>/* darn */</i>, PPC::DARN, Convert__RegG8RC1_0__U2Imm1_1, AMFBS_None, { MCK_RegG8RC, MCK_U2Imm }, },</td></tr>
<tr><th id="5831">5831</th><td>  { <var>3226</var> <i>/* dcba */</i>, PPC::DCBA, Convert__RegGxRCNoR01_0__RegGxRC1_1, AMFBS_None, { MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="5832">5832</th><td>  { <var>3231</var> <i>/* dcbf */</i>, PPC::DCBFx, Convert__RegGxRCNoR01_0__RegGxRC1_1, AMFBS_None, { MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="5833">5833</th><td>  { <var>3231</var> <i>/* dcbf */</i>, PPC::DCBF, Convert__U3Imm1_2__RegGxRCNoR01_0__RegGxRC1_1, AMFBS_None, { MCK_RegGxRCNoR0, MCK_RegGxRC, MCK_U3Imm }, },</td></tr>
<tr><th id="5834">5834</th><td>  { <var>3236</var> <i>/* dcbfep */</i>, PPC::DCBFEP, Convert__RegGxRCNoR01_0__RegGxRC1_1, AMFBS_None, { MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="5835">5835</th><td>  { <var>3243</var> <i>/* dcbfl */</i>, PPC::DCBFL, Convert__RegGxRCNoR01_0__RegGxRC1_1, AMFBS_None, { MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="5836">5836</th><td>  { <var>3249</var> <i>/* dcbflp */</i>, PPC::DCBFLP, Convert__RegGxRCNoR01_0__RegGxRC1_1, AMFBS_None, { MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="5837">5837</th><td>  { <var>3256</var> <i>/* dcbfps */</i>, PPC::DCBFPS, Convert__RegGxRCNoR01_0__RegGxRC1_1, AMFBS_None, { MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="5838">5838</th><td>  { <var>3263</var> <i>/* dcbi */</i>, PPC::DCBI, Convert__RegGxRCNoR01_0__RegGxRC1_1, AMFBS_None, { MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="5839">5839</th><td>  { <var>3268</var> <i>/* dcbst */</i>, PPC::DCBST, Convert__RegGxRCNoR01_0__RegGxRC1_1, AMFBS_None, { MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="5840">5840</th><td>  { <var>3274</var> <i>/* dcbstep */</i>, PPC::DCBSTEP, Convert__RegGxRCNoR01_0__RegGxRC1_1, AMFBS_None, { MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="5841">5841</th><td>  { <var>3282</var> <i>/* dcbstps */</i>, PPC::DCBSTPS, Convert__RegGxRCNoR01_0__RegGxRC1_1, AMFBS_None, { MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="5842">5842</th><td>  { <var>3290</var> <i>/* dcbt */</i>, PPC::DCBTx, Convert__RegGxRCNoR01_0__RegGxRC1_1, AMFBS_None, { MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="5843">5843</th><td>  { <var>3290</var> <i>/* dcbt */</i>, PPC::DCBT, Convert__U5Imm1_2__RegGxRCNoR01_0__RegGxRC1_1, AMFBS_None, { MCK_RegGxRCNoR0, MCK_RegGxRC, MCK_U5Imm }, },</td></tr>
<tr><th id="5844">5844</th><td>  { <var>3295</var> <i>/* dcbtct */</i>, PPC::DCBTCT, Convert__RegGxRCNoR01_0__RegGxRC1_1__U5Imm1_2, AMFBS_None, { MCK_RegGxRCNoR0, MCK_RegGxRC, MCK_U5Imm }, },</td></tr>
<tr><th id="5845">5845</th><td>  { <var>3302</var> <i>/* dcbtds */</i>, PPC::DCBTDS, Convert__RegGxRCNoR01_0__RegGxRC1_1__U5Imm1_2, AMFBS_None, { MCK_RegGxRCNoR0, MCK_RegGxRC, MCK_U5Imm }, },</td></tr>
<tr><th id="5846">5846</th><td>  { <var>3309</var> <i>/* dcbtep */</i>, PPC::DCBTEP, Convert__RegGxRCNoR01_1__RegGxRC1_2__U5Imm1_0, AMFBS_None, { MCK_U5Imm, MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="5847">5847</th><td>  { <var>3316</var> <i>/* dcbtst */</i>, PPC::DCBTSTx, Convert__RegGxRCNoR01_0__RegGxRC1_1, AMFBS_None, { MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="5848">5848</th><td>  { <var>3316</var> <i>/* dcbtst */</i>, PPC::DCBTST, Convert__U5Imm1_2__RegGxRCNoR01_0__RegGxRC1_1, AMFBS_None, { MCK_RegGxRCNoR0, MCK_RegGxRC, MCK_U5Imm }, },</td></tr>
<tr><th id="5849">5849</th><td>  { <var>3323</var> <i>/* dcbtstct */</i>, PPC::DCBTSTCT, Convert__RegGxRCNoR01_0__RegGxRC1_1__U5Imm1_2, AMFBS_None, { MCK_RegGxRCNoR0, MCK_RegGxRC, MCK_U5Imm }, },</td></tr>
<tr><th id="5850">5850</th><td>  { <var>3332</var> <i>/* dcbtstds */</i>, PPC::DCBTSTDS, Convert__RegGxRCNoR01_0__RegGxRC1_1__U5Imm1_2, AMFBS_None, { MCK_RegGxRCNoR0, MCK_RegGxRC, MCK_U5Imm }, },</td></tr>
<tr><th id="5851">5851</th><td>  { <var>3341</var> <i>/* dcbtstep */</i>, PPC::DCBTSTEP, Convert__RegGxRCNoR01_1__RegGxRC1_2__U5Imm1_0, AMFBS_None, { MCK_U5Imm, MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="5852">5852</th><td>  { <var>3350</var> <i>/* dcbtstt */</i>, PPC::DCBTSTT, Convert__RegGxRCNoR01_0__RegGxRC1_1, AMFBS_None, { MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="5853">5853</th><td>  { <var>3358</var> <i>/* dcbtt */</i>, PPC::DCBTT, Convert__RegGxRCNoR01_0__RegGxRC1_1, AMFBS_None, { MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="5854">5854</th><td>  { <var>3364</var> <i>/* dcbz */</i>, PPC::DCBZ, Convert__RegGxRCNoR01_0__RegGxRC1_1, AMFBS_None, { MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="5855">5855</th><td>  { <var>3369</var> <i>/* dcbzep */</i>, PPC::DCBZEP, Convert__RegGxRCNoR01_0__RegGxRC1_1, AMFBS_None, { MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="5856">5856</th><td>  { <var>3376</var> <i>/* dcbzl */</i>, PPC::DCBZL, Convert__RegGxRCNoR01_0__RegGxRC1_1, AMFBS_None, { MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="5857">5857</th><td>  { <var>3382</var> <i>/* dcbzlep */</i>, PPC::DCBZLEP, Convert__RegGxRCNoR01_0__RegGxRC1_1, AMFBS_None, { MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="5858">5858</th><td>  { <var>3390</var> <i>/* dccci */</i>, PPC::DCCCI, Convert__regR0__regR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="5859">5859</th><td>  { <var>3390</var> <i>/* dccci */</i>, PPC::DCCCI, Convert__RegGPRC1_0__RegGPRC1_1, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="5860">5860</th><td>  { <var>3396</var> <i>/* dci */</i>, PPC::DCCCI, Convert__regR0__regR0, AMFBS_None, { MCK_0 }, },</td></tr>
<tr><th id="5861">5861</th><td>  { <var>3400</var> <i>/* divd */</i>, PPC::DIVD, Convert__RegG8RC1_0__RegG8RC1_1__RegG8RC1_2, AMFBS_None, { MCK_RegG8RC, MCK_RegG8RC, MCK_RegG8RC }, },</td></tr>
<tr><th id="5862">5862</th><td>  { <var>3400</var> <i>/* divd */</i>, PPC::DIVD_rec, Convert__RegG8RC1_1__RegG8RC1_2__RegG8RC1_3, AMFBS_None, { MCK__DOT_, MCK_RegG8RC, MCK_RegG8RC, MCK_RegG8RC }, },</td></tr>
<tr><th id="5863">5863</th><td>  { <var>3405</var> <i>/* divde */</i>, PPC::DIVDE, Convert__RegG8RC1_0__RegG8RC1_1__RegG8RC1_2, AMFBS_None, { MCK_RegG8RC, MCK_RegG8RC, MCK_RegG8RC }, },</td></tr>
<tr><th id="5864">5864</th><td>  { <var>3405</var> <i>/* divde */</i>, PPC::DIVDE_rec, Convert__RegG8RC1_1__RegG8RC1_2__RegG8RC1_3, AMFBS_None, { MCK__DOT_, MCK_RegG8RC, MCK_RegG8RC, MCK_RegG8RC }, },</td></tr>
<tr><th id="5865">5865</th><td>  { <var>3411</var> <i>/* divdeo */</i>, PPC::DIVDEO, Convert__RegG8RC1_0__RegG8RC1_1__RegG8RC1_2, AMFBS_None, { MCK_RegG8RC, MCK_RegG8RC, MCK_RegG8RC }, },</td></tr>
<tr><th id="5866">5866</th><td>  { <var>3411</var> <i>/* divdeo */</i>, PPC::DIVDEO_rec, Convert__RegG8RC1_1__RegG8RC1_2__RegG8RC1_3, AMFBS_None, { MCK__DOT_, MCK_RegG8RC, MCK_RegG8RC, MCK_RegG8RC }, },</td></tr>
<tr><th id="5867">5867</th><td>  { <var>3418</var> <i>/* divdeu */</i>, PPC::DIVDEU, Convert__RegG8RC1_0__RegG8RC1_1__RegG8RC1_2, AMFBS_None, { MCK_RegG8RC, MCK_RegG8RC, MCK_RegG8RC }, },</td></tr>
<tr><th id="5868">5868</th><td>  { <var>3418</var> <i>/* divdeu */</i>, PPC::DIVDEU_rec, Convert__RegG8RC1_1__RegG8RC1_2__RegG8RC1_3, AMFBS_None, { MCK__DOT_, MCK_RegG8RC, MCK_RegG8RC, MCK_RegG8RC }, },</td></tr>
<tr><th id="5869">5869</th><td>  { <var>3425</var> <i>/* divdeuo */</i>, PPC::DIVDEUO, Convert__RegG8RC1_0__RegG8RC1_1__RegG8RC1_2, AMFBS_None, { MCK_RegG8RC, MCK_RegG8RC, MCK_RegG8RC }, },</td></tr>
<tr><th id="5870">5870</th><td>  { <var>3425</var> <i>/* divdeuo */</i>, PPC::DIVDEUO_rec, Convert__RegG8RC1_1__RegG8RC1_2__RegG8RC1_3, AMFBS_None, { MCK__DOT_, MCK_RegG8RC, MCK_RegG8RC, MCK_RegG8RC }, },</td></tr>
<tr><th id="5871">5871</th><td>  { <var>3433</var> <i>/* divdo */</i>, PPC::DIVDO, Convert__RegG8RC1_0__RegG8RC1_1__RegG8RC1_2, AMFBS_None, { MCK_RegG8RC, MCK_RegG8RC, MCK_RegG8RC }, },</td></tr>
<tr><th id="5872">5872</th><td>  { <var>3433</var> <i>/* divdo */</i>, PPC::DIVDO_rec, Convert__RegG8RC1_1__RegG8RC1_2__RegG8RC1_3, AMFBS_None, { MCK__DOT_, MCK_RegG8RC, MCK_RegG8RC, MCK_RegG8RC }, },</td></tr>
<tr><th id="5873">5873</th><td>  { <var>3439</var> <i>/* divdu */</i>, PPC::DIVDU, Convert__RegG8RC1_0__RegG8RC1_1__RegG8RC1_2, AMFBS_None, { MCK_RegG8RC, MCK_RegG8RC, MCK_RegG8RC }, },</td></tr>
<tr><th id="5874">5874</th><td>  { <var>3439</var> <i>/* divdu */</i>, PPC::DIVDU_rec, Convert__RegG8RC1_1__RegG8RC1_2__RegG8RC1_3, AMFBS_None, { MCK__DOT_, MCK_RegG8RC, MCK_RegG8RC, MCK_RegG8RC }, },</td></tr>
<tr><th id="5875">5875</th><td>  { <var>3445</var> <i>/* divduo */</i>, PPC::DIVDUO, Convert__RegG8RC1_0__RegG8RC1_1__RegG8RC1_2, AMFBS_None, { MCK_RegG8RC, MCK_RegG8RC, MCK_RegG8RC }, },</td></tr>
<tr><th id="5876">5876</th><td>  { <var>3445</var> <i>/* divduo */</i>, PPC::DIVDUO_rec, Convert__RegG8RC1_1__RegG8RC1_2__RegG8RC1_3, AMFBS_None, { MCK__DOT_, MCK_RegG8RC, MCK_RegG8RC, MCK_RegG8RC }, },</td></tr>
<tr><th id="5877">5877</th><td>  { <var>3452</var> <i>/* divw */</i>, PPC::DIVW, Convert__RegGPRC1_0__RegGPRC1_1__RegGPRC1_2, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="5878">5878</th><td>  { <var>3452</var> <i>/* divw */</i>, PPC::DIVW_rec, Convert__RegGPRC1_1__RegGPRC1_2__RegGPRC1_3, AMFBS_None, { MCK__DOT_, MCK_RegGPRC, MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="5879">5879</th><td>  { <var>3457</var> <i>/* divwe */</i>, PPC::DIVWE, Convert__RegGPRC1_0__RegGPRC1_1__RegGPRC1_2, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="5880">5880</th><td>  { <var>3457</var> <i>/* divwe */</i>, PPC::DIVWE_rec, Convert__RegGPRC1_1__RegGPRC1_2__RegGPRC1_3, AMFBS_None, { MCK__DOT_, MCK_RegGPRC, MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="5881">5881</th><td>  { <var>3463</var> <i>/* divweo */</i>, PPC::DIVWEO, Convert__RegGPRC1_0__RegGPRC1_1__RegGPRC1_2, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="5882">5882</th><td>  { <var>3463</var> <i>/* divweo */</i>, PPC::DIVWEO_rec, Convert__RegGPRC1_1__RegGPRC1_2__RegGPRC1_3, AMFBS_None, { MCK__DOT_, MCK_RegGPRC, MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="5883">5883</th><td>  { <var>3470</var> <i>/* divweu */</i>, PPC::DIVWEU, Convert__RegGPRC1_0__RegGPRC1_1__RegGPRC1_2, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="5884">5884</th><td>  { <var>3470</var> <i>/* divweu */</i>, PPC::DIVWEU_rec, Convert__RegGPRC1_1__RegGPRC1_2__RegGPRC1_3, AMFBS_None, { MCK__DOT_, MCK_RegGPRC, MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="5885">5885</th><td>  { <var>3477</var> <i>/* divweuo */</i>, PPC::DIVWEUO, Convert__RegGPRC1_0__RegGPRC1_1__RegGPRC1_2, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="5886">5886</th><td>  { <var>3477</var> <i>/* divweuo */</i>, PPC::DIVWEUO_rec, Convert__RegGPRC1_1__RegGPRC1_2__RegGPRC1_3, AMFBS_None, { MCK__DOT_, MCK_RegGPRC, MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="5887">5887</th><td>  { <var>3485</var> <i>/* divwo */</i>, PPC::DIVWO, Convert__RegGPRC1_0__RegGPRC1_1__RegGPRC1_2, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="5888">5888</th><td>  { <var>3485</var> <i>/* divwo */</i>, PPC::DIVWO_rec, Convert__RegGPRC1_1__RegGPRC1_2__RegGPRC1_3, AMFBS_None, { MCK__DOT_, MCK_RegGPRC, MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="5889">5889</th><td>  { <var>3491</var> <i>/* divwu */</i>, PPC::DIVWU, Convert__RegGPRC1_0__RegGPRC1_1__RegGPRC1_2, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="5890">5890</th><td>  { <var>3491</var> <i>/* divwu */</i>, PPC::DIVWU_rec, Convert__RegGPRC1_1__RegGPRC1_2__RegGPRC1_3, AMFBS_None, { MCK__DOT_, MCK_RegGPRC, MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="5891">5891</th><td>  { <var>3497</var> <i>/* divwuo */</i>, PPC::DIVWUO, Convert__RegGPRC1_0__RegGPRC1_1__RegGPRC1_2, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="5892">5892</th><td>  { <var>3497</var> <i>/* divwuo */</i>, PPC::DIVWUO_rec, Convert__RegGPRC1_1__RegGPRC1_2__RegGPRC1_3, AMFBS_None, { MCK__DOT_, MCK_RegGPRC, MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="5893">5893</th><td>  { <var>3504</var> <i>/* dss */</i>, PPC::DSS, Convert__U5Imm1_0, AMFBS_None, { MCK_U5Imm }, },</td></tr>
<tr><th id="5894">5894</th><td>  { <var>3508</var> <i>/* dssall */</i>, PPC::DSSALL, Convert_NoOperands, AMFBS_None, {  }, },</td></tr>
<tr><th id="5895">5895</th><td>  { <var>3515</var> <i>/* dst */</i>, PPC::DST, Convert__U5Imm1_2__RegGPRC1_0__RegGPRC1_1, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC, MCK_U5Imm }, },</td></tr>
<tr><th id="5896">5896</th><td>  { <var>3519</var> <i>/* dstst */</i>, PPC::DSTST, Convert__U5Imm1_2__RegGPRC1_0__RegGPRC1_1, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC, MCK_U5Imm }, },</td></tr>
<tr><th id="5897">5897</th><td>  { <var>3525</var> <i>/* dststt */</i>, PPC::DSTSTT, Convert__U5Imm1_2__RegGPRC1_0__RegGPRC1_1, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC, MCK_U5Imm }, },</td></tr>
<tr><th id="5898">5898</th><td>  { <var>3532</var> <i>/* dstt */</i>, PPC::DSTT, Convert__U5Imm1_2__RegGPRC1_0__RegGPRC1_1, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC, MCK_U5Imm }, },</td></tr>
<tr><th id="5899">5899</th><td>  { <var>3537</var> <i>/* efdabs */</i>, PPC::EFDABS, Convert__RegSPERC1_0__RegSPERC1_1, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="5900">5900</th><td>  { <var>3544</var> <i>/* efdadd */</i>, PPC::EFDADD, Convert__RegSPERC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="5901">5901</th><td>  { <var>3551</var> <i>/* efdcfs */</i>, PPC::EFDCFS, Convert__RegSPERC1_0__RegSPE4RC1_1, AMFBS_None, { MCK_RegSPERC, MCK_RegSPE4RC }, },</td></tr>
<tr><th id="5902">5902</th><td>  { <var>3558</var> <i>/* efdcfsf */</i>, PPC::EFDCFSF, Convert__RegSPERC1_0__RegSPE4RC1_1, AMFBS_None, { MCK_RegSPERC, MCK_RegSPE4RC }, },</td></tr>
<tr><th id="5903">5903</th><td>  { <var>3566</var> <i>/* efdcfsi */</i>, PPC::EFDCFSI, Convert__RegSPERC1_0__RegGPRC1_1, AMFBS_None, { MCK_RegSPERC, MCK_RegGPRC }, },</td></tr>
<tr><th id="5904">5904</th><td>  { <var>3574</var> <i>/* efdcfsid */</i>, PPC::EFDCFSID, Convert__RegSPERC1_0__RegGPRC1_1, AMFBS_None, { MCK_RegSPERC, MCK_RegGPRC }, },</td></tr>
<tr><th id="5905">5905</th><td>  { <var>3583</var> <i>/* efdcfuf */</i>, PPC::EFDCFUF, Convert__RegSPERC1_0__RegSPE4RC1_1, AMFBS_None, { MCK_RegSPERC, MCK_RegSPE4RC }, },</td></tr>
<tr><th id="5906">5906</th><td>  { <var>3591</var> <i>/* efdcfui */</i>, PPC::EFDCFUI, Convert__RegSPERC1_0__RegGPRC1_1, AMFBS_None, { MCK_RegSPERC, MCK_RegGPRC }, },</td></tr>
<tr><th id="5907">5907</th><td>  { <var>3599</var> <i>/* efdcfuid */</i>, PPC::EFDCFUID, Convert__RegSPERC1_0__RegGPRC1_1, AMFBS_None, { MCK_RegSPERC, MCK_RegGPRC }, },</td></tr>
<tr><th id="5908">5908</th><td>  { <var>3608</var> <i>/* efdcmpeq */</i>, PPC::EFDCMPEQ, Convert__RegCRRC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegCRRC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="5909">5909</th><td>  { <var>3617</var> <i>/* efdcmpgt */</i>, PPC::EFDCMPGT, Convert__RegCRRC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegCRRC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="5910">5910</th><td>  { <var>3626</var> <i>/* efdcmplt */</i>, PPC::EFDCMPLT, Convert__RegCRRC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegCRRC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="5911">5911</th><td>  { <var>3635</var> <i>/* efdctsf */</i>, PPC::EFDCTSF, Convert__RegSPERC1_0__RegSPE4RC1_1, AMFBS_None, { MCK_RegSPERC, MCK_RegSPE4RC }, },</td></tr>
<tr><th id="5912">5912</th><td>  { <var>3643</var> <i>/* efdctsi */</i>, PPC::EFDCTSI, Convert__RegGPRC1_0__RegSPERC1_1, AMFBS_None, { MCK_RegGPRC, MCK_RegSPERC }, },</td></tr>
<tr><th id="5913">5913</th><td>  { <var>3651</var> <i>/* efdctsidz */</i>, PPC::EFDCTSIDZ, Convert__RegGPRC1_0__RegSPERC1_1, AMFBS_None, { MCK_RegGPRC, MCK_RegSPERC }, },</td></tr>
<tr><th id="5914">5914</th><td>  { <var>3661</var> <i>/* efdctsiz */</i>, PPC::EFDCTSIZ, Convert__RegGPRC1_0__RegSPERC1_1, AMFBS_None, { MCK_RegGPRC, MCK_RegSPERC }, },</td></tr>
<tr><th id="5915">5915</th><td>  { <var>3670</var> <i>/* efdctuf */</i>, PPC::EFDCTUF, Convert__RegSPERC1_0__RegSPE4RC1_1, AMFBS_None, { MCK_RegSPERC, MCK_RegSPE4RC }, },</td></tr>
<tr><th id="5916">5916</th><td>  { <var>3678</var> <i>/* efdctui */</i>, PPC::EFDCTUI, Convert__RegGPRC1_0__RegSPERC1_1, AMFBS_None, { MCK_RegGPRC, MCK_RegSPERC }, },</td></tr>
<tr><th id="5917">5917</th><td>  { <var>3686</var> <i>/* efdctuidz */</i>, PPC::EFDCTUIDZ, Convert__RegGPRC1_0__RegSPERC1_1, AMFBS_None, { MCK_RegGPRC, MCK_RegSPERC }, },</td></tr>
<tr><th id="5918">5918</th><td>  { <var>3696</var> <i>/* efdctuiz */</i>, PPC::EFDCTUIZ, Convert__RegGPRC1_0__RegSPERC1_1, AMFBS_None, { MCK_RegGPRC, MCK_RegSPERC }, },</td></tr>
<tr><th id="5919">5919</th><td>  { <var>3705</var> <i>/* efddiv */</i>, PPC::EFDDIV, Convert__RegSPERC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="5920">5920</th><td>  { <var>3712</var> <i>/* efdmul */</i>, PPC::EFDMUL, Convert__RegSPERC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="5921">5921</th><td>  { <var>3719</var> <i>/* efdnabs */</i>, PPC::EFDNABS, Convert__RegSPERC1_0__RegSPERC1_1, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="5922">5922</th><td>  { <var>3727</var> <i>/* efdneg */</i>, PPC::EFDNEG, Convert__RegSPERC1_0__RegSPERC1_1, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="5923">5923</th><td>  { <var>3734</var> <i>/* efdsub */</i>, PPC::EFDSUB, Convert__RegSPERC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="5924">5924</th><td>  { <var>3741</var> <i>/* efdtsteq */</i>, PPC::EFDTSTEQ, Convert__RegCRRC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegCRRC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="5925">5925</th><td>  { <var>3750</var> <i>/* efdtstgt */</i>, PPC::EFDTSTGT, Convert__RegCRRC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegCRRC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="5926">5926</th><td>  { <var>3759</var> <i>/* efdtstlt */</i>, PPC::EFDTSTLT, Convert__RegCRRC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegCRRC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="5927">5927</th><td>  { <var>3768</var> <i>/* efsabs */</i>, PPC::EFSABS, Convert__RegSPE4RC1_0__RegSPE4RC1_1, AMFBS_None, { MCK_RegSPE4RC, MCK_RegSPE4RC }, },</td></tr>
<tr><th id="5928">5928</th><td>  { <var>3775</var> <i>/* efsadd */</i>, PPC::EFSADD, Convert__RegSPE4RC1_0__RegSPE4RC1_1__RegSPE4RC1_2, AMFBS_None, { MCK_RegSPE4RC, MCK_RegSPE4RC, MCK_RegSPE4RC }, },</td></tr>
<tr><th id="5929">5929</th><td>  { <var>3782</var> <i>/* efscfd */</i>, PPC::EFSCFD, Convert__RegSPE4RC1_0__RegSPERC1_1, AMFBS_None, { MCK_RegSPE4RC, MCK_RegSPERC }, },</td></tr>
<tr><th id="5930">5930</th><td>  { <var>3789</var> <i>/* efscfsf */</i>, PPC::EFSCFSF, Convert__RegSPE4RC1_0__RegSPE4RC1_1, AMFBS_None, { MCK_RegSPE4RC, MCK_RegSPE4RC }, },</td></tr>
<tr><th id="5931">5931</th><td>  { <var>3797</var> <i>/* efscfsi */</i>, PPC::EFSCFSI, Convert__RegSPE4RC1_0__RegGPRC1_1, AMFBS_None, { MCK_RegSPE4RC, MCK_RegGPRC }, },</td></tr>
<tr><th id="5932">5932</th><td>  { <var>3805</var> <i>/* efscfuf */</i>, PPC::EFSCFUF, Convert__RegSPE4RC1_0__RegSPE4RC1_1, AMFBS_None, { MCK_RegSPE4RC, MCK_RegSPE4RC }, },</td></tr>
<tr><th id="5933">5933</th><td>  { <var>3813</var> <i>/* efscfui */</i>, PPC::EFSCFUI, Convert__RegSPE4RC1_0__RegGPRC1_1, AMFBS_None, { MCK_RegSPE4RC, MCK_RegGPRC }, },</td></tr>
<tr><th id="5934">5934</th><td>  { <var>3821</var> <i>/* efscmpeq */</i>, PPC::EFSCMPEQ, Convert__RegCRRC1_0__RegSPE4RC1_1__RegSPE4RC1_2, AMFBS_None, { MCK_RegCRRC, MCK_RegSPE4RC, MCK_RegSPE4RC }, },</td></tr>
<tr><th id="5935">5935</th><td>  { <var>3830</var> <i>/* efscmpgt */</i>, PPC::EFSCMPGT, Convert__RegCRRC1_0__RegSPE4RC1_1__RegSPE4RC1_2, AMFBS_None, { MCK_RegCRRC, MCK_RegSPE4RC, MCK_RegSPE4RC }, },</td></tr>
<tr><th id="5936">5936</th><td>  { <var>3839</var> <i>/* efscmplt */</i>, PPC::EFSCMPLT, Convert__RegCRRC1_0__RegSPE4RC1_1__RegSPE4RC1_2, AMFBS_None, { MCK_RegCRRC, MCK_RegSPE4RC, MCK_RegSPE4RC }, },</td></tr>
<tr><th id="5937">5937</th><td>  { <var>3848</var> <i>/* efsctsf */</i>, PPC::EFSCTSF, Convert__RegSPE4RC1_0__RegSPE4RC1_1, AMFBS_None, { MCK_RegSPE4RC, MCK_RegSPE4RC }, },</td></tr>
<tr><th id="5938">5938</th><td>  { <var>3856</var> <i>/* efsctsi */</i>, PPC::EFSCTSI, Convert__RegGPRC1_0__RegSPE4RC1_1, AMFBS_None, { MCK_RegGPRC, MCK_RegSPE4RC }, },</td></tr>
<tr><th id="5939">5939</th><td>  { <var>3864</var> <i>/* efsctsiz */</i>, PPC::EFSCTSIZ, Convert__RegGPRC1_0__RegSPE4RC1_1, AMFBS_None, { MCK_RegGPRC, MCK_RegSPE4RC }, },</td></tr>
<tr><th id="5940">5940</th><td>  { <var>3873</var> <i>/* efsctuf */</i>, PPC::EFSCTUF, Convert__RegSPERC1_0__RegSPE4RC1_1, AMFBS_None, { MCK_RegSPERC, MCK_RegSPE4RC }, },</td></tr>
<tr><th id="5941">5941</th><td>  { <var>3881</var> <i>/* efsctui */</i>, PPC::EFSCTUI, Convert__RegGPRC1_0__RegSPE4RC1_1, AMFBS_None, { MCK_RegGPRC, MCK_RegSPE4RC }, },</td></tr>
<tr><th id="5942">5942</th><td>  { <var>3889</var> <i>/* efsctuiz */</i>, PPC::EFSCTUIZ, Convert__RegGPRC1_0__RegSPE4RC1_1, AMFBS_None, { MCK_RegGPRC, MCK_RegSPE4RC }, },</td></tr>
<tr><th id="5943">5943</th><td>  { <var>3898</var> <i>/* efsdiv */</i>, PPC::EFSDIV, Convert__RegSPE4RC1_0__RegSPE4RC1_1__RegSPE4RC1_2, AMFBS_None, { MCK_RegSPE4RC, MCK_RegSPE4RC, MCK_RegSPE4RC }, },</td></tr>
<tr><th id="5944">5944</th><td>  { <var>3905</var> <i>/* efsmul */</i>, PPC::EFSMUL, Convert__RegSPE4RC1_0__RegSPE4RC1_1__RegSPE4RC1_2, AMFBS_None, { MCK_RegSPE4RC, MCK_RegSPE4RC, MCK_RegSPE4RC }, },</td></tr>
<tr><th id="5945">5945</th><td>  { <var>3912</var> <i>/* efsnabs */</i>, PPC::EFSNABS, Convert__RegSPE4RC1_0__RegSPE4RC1_1, AMFBS_None, { MCK_RegSPE4RC, MCK_RegSPE4RC }, },</td></tr>
<tr><th id="5946">5946</th><td>  { <var>3920</var> <i>/* efsneg */</i>, PPC::EFSNEG, Convert__RegSPE4RC1_0__RegSPE4RC1_1, AMFBS_None, { MCK_RegSPE4RC, MCK_RegSPE4RC }, },</td></tr>
<tr><th id="5947">5947</th><td>  { <var>3927</var> <i>/* efssub */</i>, PPC::EFSSUB, Convert__RegSPE4RC1_0__RegSPE4RC1_1__RegSPE4RC1_2, AMFBS_None, { MCK_RegSPE4RC, MCK_RegSPE4RC, MCK_RegSPE4RC }, },</td></tr>
<tr><th id="5948">5948</th><td>  { <var>3934</var> <i>/* efststeq */</i>, PPC::EFSTSTEQ, Convert__RegCRRC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegCRRC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="5949">5949</th><td>  { <var>3943</var> <i>/* efststgt */</i>, PPC::EFSTSTGT, Convert__RegCRRC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegCRRC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="5950">5950</th><td>  { <var>3952</var> <i>/* efststlt */</i>, PPC::EFSTSTLT, Convert__RegCRRC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegCRRC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="5951">5951</th><td>  { <var>3961</var> <i>/* eieio */</i>, PPC::EnforceIEIO, Convert_NoOperands, AMFBS_None, {  }, },</td></tr>
<tr><th id="5952">5952</th><td>  { <var>3967</var> <i>/* eqv */</i>, PPC::EQV, Convert__RegGPRC1_0__RegGPRC1_1__RegGPRC1_2, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="5953">5953</th><td>  { <var>3967</var> <i>/* eqv */</i>, PPC::EQV_rec, Convert__RegGPRC1_1__RegGPRC1_2__RegGPRC1_3, AMFBS_None, { MCK__DOT_, MCK_RegGPRC, MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="5954">5954</th><td>  { <var>3971</var> <i>/* evabs */</i>, PPC::EVABS, Convert__RegSPERC1_0__RegSPERC1_1, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="5955">5955</th><td>  { <var>3977</var> <i>/* evaddiw */</i>, PPC::EVADDIW, Convert__RegSPERC1_0__RegSPERC1_2__U5Imm1_1, AMFBS_None, { MCK_RegSPERC, MCK_U5Imm, MCK_RegSPERC }, },</td></tr>
<tr><th id="5956">5956</th><td>  { <var>3985</var> <i>/* evaddsmiaaw */</i>, PPC::EVADDSMIAAW, Convert__RegSPERC1_0__RegSPERC1_1, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="5957">5957</th><td>  { <var>3997</var> <i>/* evaddssiaaw */</i>, PPC::EVADDSSIAAW, Convert__RegSPERC1_0__RegSPERC1_1, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="5958">5958</th><td>  { <var>4009</var> <i>/* evaddumiaaw */</i>, PPC::EVADDUMIAAW, Convert__RegSPERC1_0__RegSPERC1_1, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="5959">5959</th><td>  { <var>4021</var> <i>/* evaddusiaaw */</i>, PPC::EVADDUSIAAW, Convert__RegSPERC1_0__RegSPERC1_1, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="5960">5960</th><td>  { <var>4033</var> <i>/* evaddw */</i>, PPC::EVADDW, Convert__RegSPERC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="5961">5961</th><td>  { <var>4040</var> <i>/* evand */</i>, PPC::EVAND, Convert__RegSPERC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="5962">5962</th><td>  { <var>4046</var> <i>/* evandc */</i>, PPC::EVANDC, Convert__RegSPERC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="5963">5963</th><td>  { <var>4053</var> <i>/* evcmpeq */</i>, PPC::EVCMPEQ, Convert__RegCRRC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegCRRC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="5964">5964</th><td>  { <var>4061</var> <i>/* evcmpgts */</i>, PPC::EVCMPGTS, Convert__RegCRRC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegCRRC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="5965">5965</th><td>  { <var>4070</var> <i>/* evcmpgtu */</i>, PPC::EVCMPGTU, Convert__RegCRRC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegCRRC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="5966">5966</th><td>  { <var>4079</var> <i>/* evcmplts */</i>, PPC::EVCMPLTS, Convert__RegCRRC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegCRRC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="5967">5967</th><td>  { <var>4088</var> <i>/* evcmpltu */</i>, PPC::EVCMPLTU, Convert__RegCRRC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegCRRC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="5968">5968</th><td>  { <var>4097</var> <i>/* evcntlsw */</i>, PPC::EVCNTLSW, Convert__RegSPERC1_0__RegSPERC1_1, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="5969">5969</th><td>  { <var>4106</var> <i>/* evcntlzw */</i>, PPC::EVCNTLZW, Convert__RegSPERC1_0__RegSPERC1_1, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="5970">5970</th><td>  { <var>4115</var> <i>/* evdivws */</i>, PPC::EVDIVWS, Convert__RegSPERC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="5971">5971</th><td>  { <var>4123</var> <i>/* evdivwu */</i>, PPC::EVDIVWU, Convert__RegSPERC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="5972">5972</th><td>  { <var>4131</var> <i>/* eveqv */</i>, PPC::EVEQV, Convert__RegSPERC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="5973">5973</th><td>  { <var>4137</var> <i>/* evextsb */</i>, PPC::EVEXTSB, Convert__RegSPERC1_0__RegSPERC1_1, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="5974">5974</th><td>  { <var>4145</var> <i>/* evextsh */</i>, PPC::EVEXTSH, Convert__RegSPERC1_0__RegSPERC1_1, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="5975">5975</th><td>  { <var>4153</var> <i>/* evfsabs */</i>, PPC::EVFSABS, Convert__RegSPERC1_0__RegSPERC1_1, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="5976">5976</th><td>  { <var>4161</var> <i>/* evfsadd */</i>, PPC::EVFSADD, Convert__RegSPERC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="5977">5977</th><td>  { <var>4169</var> <i>/* evfscfsf */</i>, PPC::EVFSCFSF, Convert__RegSPERC1_0__RegSPERC1_1, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="5978">5978</th><td>  { <var>4178</var> <i>/* evfscfsi */</i>, PPC::EVFSCFSI, Convert__RegSPERC1_0__RegSPERC1_1, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="5979">5979</th><td>  { <var>4187</var> <i>/* evfscfuf */</i>, PPC::EVFSCFUF, Convert__RegSPERC1_0__RegSPERC1_1, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="5980">5980</th><td>  { <var>4196</var> <i>/* evfscfui */</i>, PPC::EVFSCFUI, Convert__RegSPERC1_0__RegSPERC1_1, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="5981">5981</th><td>  { <var>4205</var> <i>/* evfscmpeq */</i>, PPC::EVFSCMPEQ, Convert__RegCRRC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegCRRC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="5982">5982</th><td>  { <var>4215</var> <i>/* evfscmpgt */</i>, PPC::EVFSCMPGT, Convert__RegCRRC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegCRRC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="5983">5983</th><td>  { <var>4225</var> <i>/* evfscmplt */</i>, PPC::EVFSCMPLT, Convert__RegCRRC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegCRRC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="5984">5984</th><td>  { <var>4235</var> <i>/* evfsctsf */</i>, PPC::EVFSCTSF, Convert__RegSPERC1_0__RegSPERC1_1, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="5985">5985</th><td>  { <var>4235</var> <i>/* evfsctsf */</i>, PPC::EVFSCTUF, Convert__RegSPERC1_0__RegSPERC1_1, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="5986">5986</th><td>  { <var>4244</var> <i>/* evfsctsi */</i>, PPC::EVFSCTSI, Convert__RegSPERC1_0__RegSPERC1_1, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="5987">5987</th><td>  { <var>4253</var> <i>/* evfsctsiz */</i>, PPC::EVFSCTSIZ, Convert__RegSPERC1_0__RegSPERC1_1, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="5988">5988</th><td>  { <var>4253</var> <i>/* evfsctsiz */</i>, PPC::EVFSCTUIZ, Convert__RegSPERC1_0__RegSPERC1_1, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="5989">5989</th><td>  { <var>4263</var> <i>/* evfsctui */</i>, PPC::EVFSCTUI, Convert__RegSPERC1_0__RegSPERC1_1, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="5990">5990</th><td>  { <var>4272</var> <i>/* evfsdiv */</i>, PPC::EVFSDIV, Convert__RegSPERC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="5991">5991</th><td>  { <var>4280</var> <i>/* evfsmul */</i>, PPC::EVFSMUL, Convert__RegSPERC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="5992">5992</th><td>  { <var>4288</var> <i>/* evfsnabs */</i>, PPC::EVFSNABS, Convert__RegSPERC1_0__RegSPERC1_1, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="5993">5993</th><td>  { <var>4297</var> <i>/* evfsneg */</i>, PPC::EVFSNEG, Convert__RegSPERC1_0__RegSPERC1_1, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="5994">5994</th><td>  { <var>4305</var> <i>/* evfssub */</i>, PPC::EVFSSUB, Convert__RegSPERC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="5995">5995</th><td>  { <var>4313</var> <i>/* evfststeq */</i>, PPC::EVFSTSTEQ, Convert__RegCRRC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegCRRC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="5996">5996</th><td>  { <var>4323</var> <i>/* evfststgt */</i>, PPC::EVFSTSTGT, Convert__RegCRRC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegCRRC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="5997">5997</th><td>  { <var>4333</var> <i>/* evfststlt */</i>, PPC::EVFSTSTLT, Convert__RegCRRC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegCRRC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="5998">5998</th><td>  { <var>4343</var> <i>/* evldd */</i>, PPC::EVLDD, Convert__RegSPERC1_0__DispSPE81_1__RegGxRCNoR01_2, AMFBS_None, { MCK_RegSPERC, MCK_DispSPE8, MCK_RegGxRCNoR0 }, },</td></tr>
<tr><th id="5999">5999</th><td>  { <var>4349</var> <i>/* evlddx */</i>, PPC::EVLDDX, Convert__RegSPERC1_0__RegGxRCNoR01_1__RegGxRC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="6000">6000</th><td>  { <var>4356</var> <i>/* evldh */</i>, PPC::EVLDH, Convert__RegSPERC1_0__DispSPE81_1__RegGxRCNoR01_2, AMFBS_None, { MCK_RegSPERC, MCK_DispSPE8, MCK_RegGxRCNoR0 }, },</td></tr>
<tr><th id="6001">6001</th><td>  { <var>4362</var> <i>/* evldhx */</i>, PPC::EVLDHX, Convert__RegSPERC1_0__RegGxRCNoR01_1__RegGxRC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="6002">6002</th><td>  { <var>4369</var> <i>/* evldw */</i>, PPC::EVLDW, Convert__RegSPERC1_0__DispSPE81_1__RegGxRCNoR01_2, AMFBS_None, { MCK_RegSPERC, MCK_DispSPE8, MCK_RegGxRCNoR0 }, },</td></tr>
<tr><th id="6003">6003</th><td>  { <var>4375</var> <i>/* evldwx */</i>, PPC::EVLDWX, Convert__RegSPERC1_0__RegGxRCNoR01_1__RegGxRC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="6004">6004</th><td>  { <var>4382</var> <i>/* evlhhesplat */</i>, PPC::EVLHHESPLAT, Convert__RegSPERC1_0__DispSPE21_1__RegGxRCNoR01_2, AMFBS_None, { MCK_RegSPERC, MCK_DispSPE2, MCK_RegGxRCNoR0 }, },</td></tr>
<tr><th id="6005">6005</th><td>  { <var>4394</var> <i>/* evlhhesplatx */</i>, PPC::EVLHHESPLATX, Convert__RegSPERC1_0__RegGxRCNoR01_1__RegGxRC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="6006">6006</th><td>  { <var>4407</var> <i>/* evlhhossplat */</i>, PPC::EVLHHOSSPLAT, Convert__RegSPERC1_0__DispSPE21_1__RegGxRCNoR01_2, AMFBS_None, { MCK_RegSPERC, MCK_DispSPE2, MCK_RegGxRCNoR0 }, },</td></tr>
<tr><th id="6007">6007</th><td>  { <var>4420</var> <i>/* evlhhossplatx */</i>, PPC::EVLHHOSSPLATX, Convert__RegSPERC1_0__RegGxRCNoR01_1__RegGxRC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="6008">6008</th><td>  { <var>4434</var> <i>/* evlhhousplat */</i>, PPC::EVLHHOUSPLAT, Convert__RegSPERC1_0__DispSPE21_1__RegGxRCNoR01_2, AMFBS_None, { MCK_RegSPERC, MCK_DispSPE2, MCK_RegGxRCNoR0 }, },</td></tr>
<tr><th id="6009">6009</th><td>  { <var>4447</var> <i>/* evlhhousplatx */</i>, PPC::EVLHHOUSPLATX, Convert__RegSPERC1_0__RegGxRCNoR01_1__RegGxRC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="6010">6010</th><td>  { <var>4461</var> <i>/* evlwhe */</i>, PPC::EVLWHE, Convert__RegSPERC1_0__DispSPE41_1__RegGxRCNoR01_2, AMFBS_None, { MCK_RegSPERC, MCK_DispSPE4, MCK_RegGxRCNoR0 }, },</td></tr>
<tr><th id="6011">6011</th><td>  { <var>4468</var> <i>/* evlwhex */</i>, PPC::EVLWHEX, Convert__RegSPERC1_0__RegGxRCNoR01_1__RegGxRC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="6012">6012</th><td>  { <var>4476</var> <i>/* evlwhos */</i>, PPC::EVLWHOS, Convert__RegSPERC1_0__DispSPE41_1__RegGxRCNoR01_2, AMFBS_None, { MCK_RegSPERC, MCK_DispSPE4, MCK_RegGxRCNoR0 }, },</td></tr>
<tr><th id="6013">6013</th><td>  { <var>4484</var> <i>/* evlwhosx */</i>, PPC::EVLWHOSX, Convert__RegSPERC1_0__RegGxRCNoR01_1__RegGxRC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="6014">6014</th><td>  { <var>4493</var> <i>/* evlwhou */</i>, PPC::EVLWHOU, Convert__RegSPERC1_0__DispSPE41_1__RegGxRCNoR01_2, AMFBS_None, { MCK_RegSPERC, MCK_DispSPE4, MCK_RegGxRCNoR0 }, },</td></tr>
<tr><th id="6015">6015</th><td>  { <var>4501</var> <i>/* evlwhoux */</i>, PPC::EVLWHOUX, Convert__RegSPERC1_0__RegGxRCNoR01_1__RegGxRC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="6016">6016</th><td>  { <var>4510</var> <i>/* evlwhsplat */</i>, PPC::EVLWHSPLAT, Convert__RegSPERC1_0__DispSPE41_1__RegGxRCNoR01_2, AMFBS_None, { MCK_RegSPERC, MCK_DispSPE4, MCK_RegGxRCNoR0 }, },</td></tr>
<tr><th id="6017">6017</th><td>  { <var>4521</var> <i>/* evlwhsplatx */</i>, PPC::EVLWHSPLATX, Convert__RegSPERC1_0__RegGxRCNoR01_1__RegGxRC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="6018">6018</th><td>  { <var>4533</var> <i>/* evlwwsplat */</i>, PPC::EVLWWSPLAT, Convert__RegSPERC1_0__DispSPE41_1__RegGxRCNoR01_2, AMFBS_None, { MCK_RegSPERC, MCK_DispSPE4, MCK_RegGxRCNoR0 }, },</td></tr>
<tr><th id="6019">6019</th><td>  { <var>4544</var> <i>/* evlwwsplatx */</i>, PPC::EVLWWSPLATX, Convert__RegSPERC1_0__RegGxRCNoR01_1__RegGxRC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="6020">6020</th><td>  { <var>4556</var> <i>/* evmergehi */</i>, PPC::EVMERGEHI, Convert__RegSPERC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="6021">6021</th><td>  { <var>4566</var> <i>/* evmergehilo */</i>, PPC::EVMERGEHILO, Convert__RegSPERC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="6022">6022</th><td>  { <var>4578</var> <i>/* evmergelo */</i>, PPC::EVMERGELO, Convert__RegSPERC1_0__RegGPRC1_1__RegGPRC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="6023">6023</th><td>  { <var>4588</var> <i>/* evmergelohi */</i>, PPC::EVMERGELOHI, Convert__RegSPERC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="6024">6024</th><td>  { <var>4600</var> <i>/* evmhegsmfaa */</i>, PPC::EVMHEGSMFAA, Convert__RegSPERC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="6025">6025</th><td>  { <var>4612</var> <i>/* evmhegsmfan */</i>, PPC::EVMHEGSMFAN, Convert__RegSPERC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="6026">6026</th><td>  { <var>4624</var> <i>/* evmhegsmiaa */</i>, PPC::EVMHEGSMIAA, Convert__RegSPERC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="6027">6027</th><td>  { <var>4636</var> <i>/* evmhegsmian */</i>, PPC::EVMHEGSMIAN, Convert__RegSPERC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="6028">6028</th><td>  { <var>4648</var> <i>/* evmhegumiaa */</i>, PPC::EVMHEGUMIAA, Convert__RegSPERC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="6029">6029</th><td>  { <var>4660</var> <i>/* evmhegumian */</i>, PPC::EVMHEGUMIAN, Convert__RegSPERC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="6030">6030</th><td>  { <var>4672</var> <i>/* evmhesmf */</i>, PPC::EVMHESMF, Convert__RegSPERC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="6031">6031</th><td>  { <var>4681</var> <i>/* evmhesmfa */</i>, PPC::EVMHESMFA, Convert__RegSPERC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="6032">6032</th><td>  { <var>4691</var> <i>/* evmhesmfaaw */</i>, PPC::EVMHESMFAAW, Convert__RegSPERC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="6033">6033</th><td>  { <var>4703</var> <i>/* evmhesmfanw */</i>, PPC::EVMHESMFANW, Convert__RegSPERC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="6034">6034</th><td>  { <var>4715</var> <i>/* evmhesmi */</i>, PPC::EVMHESMI, Convert__RegSPERC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="6035">6035</th><td>  { <var>4724</var> <i>/* evmhesmia */</i>, PPC::EVMHESMIA, Convert__RegSPERC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="6036">6036</th><td>  { <var>4734</var> <i>/* evmhesmiaaw */</i>, PPC::EVMHESMIAAW, Convert__RegSPERC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="6037">6037</th><td>  { <var>4746</var> <i>/* evmhesmianw */</i>, PPC::EVMHESMIANW, Convert__RegSPERC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="6038">6038</th><td>  { <var>4758</var> <i>/* evmhessf */</i>, PPC::EVMHESSF, Convert__RegSPERC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="6039">6039</th><td>  { <var>4767</var> <i>/* evmhessfa */</i>, PPC::EVMHESSFA, Convert__RegSPERC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="6040">6040</th><td>  { <var>4777</var> <i>/* evmhessfaaw */</i>, PPC::EVMHESSFAAW, Convert__RegSPERC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="6041">6041</th><td>  { <var>4789</var> <i>/* evmhessfanw */</i>, PPC::EVMHESSFANW, Convert__RegSPERC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="6042">6042</th><td>  { <var>4801</var> <i>/* evmhessiaaw */</i>, PPC::EVMHESSIAAW, Convert__RegSPERC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="6043">6043</th><td>  { <var>4813</var> <i>/* evmhessianw */</i>, PPC::EVMHESSIANW, Convert__RegSPERC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="6044">6044</th><td>  { <var>4825</var> <i>/* evmheumi */</i>, PPC::EVMHEUMI, Convert__RegSPERC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="6045">6045</th><td>  { <var>4834</var> <i>/* evmheumia */</i>, PPC::EVMHEUMIA, Convert__RegSPERC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="6046">6046</th><td>  { <var>4844</var> <i>/* evmheumiaaw */</i>, PPC::EVMHEUMIAAW, Convert__RegSPERC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="6047">6047</th><td>  { <var>4856</var> <i>/* evmheumianw */</i>, PPC::EVMHEUMIANW, Convert__RegSPERC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="6048">6048</th><td>  { <var>4868</var> <i>/* evmheusiaaw */</i>, PPC::EVMHEUSIAAW, Convert__RegSPERC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="6049">6049</th><td>  { <var>4880</var> <i>/* evmheusianw */</i>, PPC::EVMHEUSIANW, Convert__RegSPERC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="6050">6050</th><td>  { <var>4892</var> <i>/* evmhogsmfaa */</i>, PPC::EVMHOGSMFAA, Convert__RegSPERC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="6051">6051</th><td>  { <var>4904</var> <i>/* evmhogsmfan */</i>, PPC::EVMHOGSMFAN, Convert__RegSPERC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="6052">6052</th><td>  { <var>4916</var> <i>/* evmhogsmiaa */</i>, PPC::EVMHOGSMIAA, Convert__RegSPERC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="6053">6053</th><td>  { <var>4928</var> <i>/* evmhogsmian */</i>, PPC::EVMHOGSMIAN, Convert__RegSPERC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="6054">6054</th><td>  { <var>4940</var> <i>/* evmhogumiaa */</i>, PPC::EVMHOGUMIAA, Convert__RegSPERC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="6055">6055</th><td>  { <var>4952</var> <i>/* evmhogumian */</i>, PPC::EVMHOGUMIAN, Convert__RegSPERC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="6056">6056</th><td>  { <var>4964</var> <i>/* evmhosmf */</i>, PPC::EVMHOSMF, Convert__RegSPERC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="6057">6057</th><td>  { <var>4973</var> <i>/* evmhosmfa */</i>, PPC::EVMHOSMFA, Convert__RegSPERC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="6058">6058</th><td>  { <var>4983</var> <i>/* evmhosmfaaw */</i>, PPC::EVMHOSMFAAW, Convert__RegSPERC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="6059">6059</th><td>  { <var>4995</var> <i>/* evmhosmfanw */</i>, PPC::EVMHOSMFANW, Convert__RegSPERC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="6060">6060</th><td>  { <var>5007</var> <i>/* evmhosmi */</i>, PPC::EVMHOSMI, Convert__RegSPERC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="6061">6061</th><td>  { <var>5016</var> <i>/* evmhosmia */</i>, PPC::EVMHOSMIA, Convert__RegSPERC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="6062">6062</th><td>  { <var>5026</var> <i>/* evmhosmiaaw */</i>, PPC::EVMHOSMIAAW, Convert__RegSPERC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="6063">6063</th><td>  { <var>5038</var> <i>/* evmhosmianw */</i>, PPC::EVMHOSMIANW, Convert__RegSPERC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="6064">6064</th><td>  { <var>5050</var> <i>/* evmhossf */</i>, PPC::EVMHOSSF, Convert__RegSPERC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="6065">6065</th><td>  { <var>5059</var> <i>/* evmhossfa */</i>, PPC::EVMHOSSFA, Convert__RegSPERC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="6066">6066</th><td>  { <var>5069</var> <i>/* evmhossfaaw */</i>, PPC::EVMHOSSFAAW, Convert__RegSPERC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="6067">6067</th><td>  { <var>5081</var> <i>/* evmhossfanw */</i>, PPC::EVMHOSSFANW, Convert__RegSPERC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="6068">6068</th><td>  { <var>5093</var> <i>/* evmhossiaaw */</i>, PPC::EVMHOSSIAAW, Convert__RegSPERC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="6069">6069</th><td>  { <var>5105</var> <i>/* evmhossianw */</i>, PPC::EVMHOSSIANW, Convert__RegSPERC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="6070">6070</th><td>  { <var>5117</var> <i>/* evmhoumi */</i>, PPC::EVMHOUMI, Convert__RegSPERC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="6071">6071</th><td>  { <var>5126</var> <i>/* evmhoumia */</i>, PPC::EVMHOUMIA, Convert__RegSPERC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="6072">6072</th><td>  { <var>5136</var> <i>/* evmhoumiaaw */</i>, PPC::EVMHOUMIAAW, Convert__RegSPERC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="6073">6073</th><td>  { <var>5148</var> <i>/* evmhoumianw */</i>, PPC::EVMHOUMIANW, Convert__RegSPERC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="6074">6074</th><td>  { <var>5160</var> <i>/* evmhousiaaw */</i>, PPC::EVMHOUSIAAW, Convert__RegSPERC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="6075">6075</th><td>  { <var>5172</var> <i>/* evmhousianw */</i>, PPC::EVMHOUSIANW, Convert__RegSPERC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="6076">6076</th><td>  { <var>5184</var> <i>/* evmra */</i>, PPC::EVMRA, Convert__RegSPERC1_0__RegSPERC1_1, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="6077">6077</th><td>  { <var>5190</var> <i>/* evmwhsmf */</i>, PPC::EVMWHSMF, Convert__RegSPERC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="6078">6078</th><td>  { <var>5199</var> <i>/* evmwhsmfa */</i>, PPC::EVMWHSMFA, Convert__RegSPERC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="6079">6079</th><td>  { <var>5209</var> <i>/* evmwhsmi */</i>, PPC::EVMWHSMI, Convert__RegSPERC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="6080">6080</th><td>  { <var>5218</var> <i>/* evmwhsmia */</i>, PPC::EVMWHSMIA, Convert__RegSPERC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="6081">6081</th><td>  { <var>5228</var> <i>/* evmwhssf */</i>, PPC::EVMWHSSF, Convert__RegSPERC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="6082">6082</th><td>  { <var>5237</var> <i>/* evmwhssfa */</i>, PPC::EVMWHSSFA, Convert__RegSPERC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="6083">6083</th><td>  { <var>5247</var> <i>/* evmwhumi */</i>, PPC::EVMWHUMI, Convert__RegSPERC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="6084">6084</th><td>  { <var>5256</var> <i>/* evmwhumia */</i>, PPC::EVMWHUMIA, Convert__RegSPERC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="6085">6085</th><td>  { <var>5266</var> <i>/* evmwlsmiaaw */</i>, PPC::EVMWLSMIAAW, Convert__RegSPERC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="6086">6086</th><td>  { <var>5278</var> <i>/* evmwlsmianw */</i>, PPC::EVMWLSMIANW, Convert__RegSPERC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="6087">6087</th><td>  { <var>5290</var> <i>/* evmwlssiaaw */</i>, PPC::EVMWLSSIAAW, Convert__RegSPERC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="6088">6088</th><td>  { <var>5302</var> <i>/* evmwlssianw */</i>, PPC::EVMWLSSIANW, Convert__RegSPERC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="6089">6089</th><td>  { <var>5314</var> <i>/* evmwlumi */</i>, PPC::EVMWLUMI, Convert__RegSPERC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="6090">6090</th><td>  { <var>5323</var> <i>/* evmwlumia */</i>, PPC::EVMWLUMIA, Convert__RegSPERC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="6091">6091</th><td>  { <var>5333</var> <i>/* evmwlumiaaw */</i>, PPC::EVMWLUMIAAW, Convert__RegSPERC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="6092">6092</th><td>  { <var>5345</var> <i>/* evmwlumianw */</i>, PPC::EVMWLUMIANW, Convert__RegSPERC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="6093">6093</th><td>  { <var>5357</var> <i>/* evmwlusiaaw */</i>, PPC::EVMWLUSIAAW, Convert__RegSPERC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="6094">6094</th><td>  { <var>5369</var> <i>/* evmwlusianw */</i>, PPC::EVMWLUSIANW, Convert__RegSPERC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="6095">6095</th><td>  { <var>5381</var> <i>/* evmwsmf */</i>, PPC::EVMWSMF, Convert__RegSPERC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="6096">6096</th><td>  { <var>5389</var> <i>/* evmwsmfa */</i>, PPC::EVMWSMFA, Convert__RegSPERC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="6097">6097</th><td>  { <var>5398</var> <i>/* evmwsmfaa */</i>, PPC::EVMWSMFAA, Convert__RegSPERC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="6098">6098</th><td>  { <var>5408</var> <i>/* evmwsmfan */</i>, PPC::EVMWSMFAN, Convert__RegSPERC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="6099">6099</th><td>  { <var>5418</var> <i>/* evmwsmi */</i>, PPC::EVMWSMI, Convert__RegSPERC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="6100">6100</th><td>  { <var>5426</var> <i>/* evmwsmia */</i>, PPC::EVMWSMIA, Convert__RegSPERC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="6101">6101</th><td>  { <var>5435</var> <i>/* evmwsmiaa */</i>, PPC::EVMWSMIAA, Convert__RegSPERC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="6102">6102</th><td>  { <var>5445</var> <i>/* evmwsmian */</i>, PPC::EVMWSMIAN, Convert__RegSPERC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="6103">6103</th><td>  { <var>5455</var> <i>/* evmwssf */</i>, PPC::EVMWSSF, Convert__RegSPERC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="6104">6104</th><td>  { <var>5463</var> <i>/* evmwssfa */</i>, PPC::EVMWSSFA, Convert__RegSPERC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="6105">6105</th><td>  { <var>5472</var> <i>/* evmwssfaa */</i>, PPC::EVMWSSFAA, Convert__RegSPERC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="6106">6106</th><td>  { <var>5482</var> <i>/* evmwssfan */</i>, PPC::EVMWSSFAN, Convert__RegSPERC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="6107">6107</th><td>  { <var>5492</var> <i>/* evmwumi */</i>, PPC::EVMWUMI, Convert__RegSPERC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="6108">6108</th><td>  { <var>5500</var> <i>/* evmwumia */</i>, PPC::EVMWUMIA, Convert__RegSPERC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="6109">6109</th><td>  { <var>5509</var> <i>/* evmwumiaa */</i>, PPC::EVMWUMIAA, Convert__RegSPERC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="6110">6110</th><td>  { <var>5519</var> <i>/* evmwumian */</i>, PPC::EVMWUMIAN, Convert__RegSPERC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="6111">6111</th><td>  { <var>5529</var> <i>/* evnand */</i>, PPC::EVNAND, Convert__RegSPERC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="6112">6112</th><td>  { <var>5536</var> <i>/* evneg */</i>, PPC::EVNEG, Convert__RegSPERC1_0__RegSPERC1_1, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="6113">6113</th><td>  { <var>5542</var> <i>/* evnor */</i>, PPC::EVNOR, Convert__RegSPERC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="6114">6114</th><td>  { <var>5548</var> <i>/* evor */</i>, PPC::EVOR, Convert__RegSPERC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="6115">6115</th><td>  { <var>5553</var> <i>/* evorc */</i>, PPC::EVORC, Convert__RegSPERC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="6116">6116</th><td>  { <var>5559</var> <i>/* evrlw */</i>, PPC::EVRLW, Convert__RegSPERC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="6117">6117</th><td>  { <var>5565</var> <i>/* evrlwi */</i>, PPC::EVRLWI, Convert__RegSPERC1_0__RegSPERC1_1__U5Imm1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC, MCK_U5Imm }, },</td></tr>
<tr><th id="6118">6118</th><td>  { <var>5572</var> <i>/* evrndw */</i>, PPC::EVRNDW, Convert__RegSPERC1_0__RegSPERC1_1, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="6119">6119</th><td>  { <var>5579</var> <i>/* evsel */</i>, PPC::EVSEL, Convert__RegSPERC1_1__RegSPERC1_2__RegSPERC1_3__imm_95_0, AMFBS_None, { MCK_crD, MCK_RegSPERC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="6120">6120</th><td>  { <var>5585</var> <i>/* evslw */</i>, PPC::EVSLW, Convert__RegSPERC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="6121">6121</th><td>  { <var>5591</var> <i>/* evslwi */</i>, PPC::EVSLWI, Convert__RegSPERC1_0__RegSPERC1_1__U5Imm1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC, MCK_U5Imm }, },</td></tr>
<tr><th id="6122">6122</th><td>  { <var>5598</var> <i>/* evsplatfi */</i>, PPC::EVSPLATFI, Convert__RegSPERC1_0__S5Imm1_1, AMFBS_None, { MCK_RegSPERC, MCK_S5Imm }, },</td></tr>
<tr><th id="6123">6123</th><td>  { <var>5608</var> <i>/* evsplati */</i>, PPC::EVSPLATI, Convert__RegSPERC1_0__S5Imm1_1, AMFBS_None, { MCK_RegSPERC, MCK_S5Imm }, },</td></tr>
<tr><th id="6124">6124</th><td>  { <var>5617</var> <i>/* evsrwis */</i>, PPC::EVSRWIS, Convert__RegSPERC1_0__RegSPERC1_1__U5Imm1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC, MCK_U5Imm }, },</td></tr>
<tr><th id="6125">6125</th><td>  { <var>5625</var> <i>/* evsrwiu */</i>, PPC::EVSRWIU, Convert__RegSPERC1_0__RegSPERC1_1__U5Imm1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC, MCK_U5Imm }, },</td></tr>
<tr><th id="6126">6126</th><td>  { <var>5633</var> <i>/* evsrws */</i>, PPC::EVSRWS, Convert__RegSPERC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="6127">6127</th><td>  { <var>5640</var> <i>/* evsrwu */</i>, PPC::EVSRWU, Convert__RegSPERC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="6128">6128</th><td>  { <var>5647</var> <i>/* evstdd */</i>, PPC::EVSTDD, Convert__RegSPERC1_0__DispSPE81_1__RegGxRCNoR01_2, AMFBS_None, { MCK_RegSPERC, MCK_DispSPE8, MCK_RegGxRCNoR0 }, },</td></tr>
<tr><th id="6129">6129</th><td>  { <var>5654</var> <i>/* evstddx */</i>, PPC::EVSTDDX, Convert__RegSPERC1_0__RegGxRCNoR01_1__RegGxRC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="6130">6130</th><td>  { <var>5662</var> <i>/* evstdh */</i>, PPC::EVSTDH, Convert__RegSPERC1_0__DispSPE81_1__RegGxRCNoR01_2, AMFBS_None, { MCK_RegSPERC, MCK_DispSPE8, MCK_RegGxRCNoR0 }, },</td></tr>
<tr><th id="6131">6131</th><td>  { <var>5669</var> <i>/* evstdhx */</i>, PPC::EVSTDHX, Convert__RegSPERC1_0__RegGxRCNoR01_1__RegGxRC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="6132">6132</th><td>  { <var>5677</var> <i>/* evstdw */</i>, PPC::EVSTDW, Convert__RegSPERC1_0__DispSPE81_1__RegGxRCNoR01_2, AMFBS_None, { MCK_RegSPERC, MCK_DispSPE8, MCK_RegGxRCNoR0 }, },</td></tr>
<tr><th id="6133">6133</th><td>  { <var>5684</var> <i>/* evstdwx */</i>, PPC::EVSTDWX, Convert__RegSPERC1_0__RegGxRCNoR01_1__RegGxRC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="6134">6134</th><td>  { <var>5692</var> <i>/* evstwhe */</i>, PPC::EVSTWHE, Convert__RegSPERC1_0__DispSPE41_1__RegGxRCNoR01_2, AMFBS_None, { MCK_RegSPERC, MCK_DispSPE4, MCK_RegGxRCNoR0 }, },</td></tr>
<tr><th id="6135">6135</th><td>  { <var>5700</var> <i>/* evstwhex */</i>, PPC::EVSTWHEX, Convert__RegSPERC1_0__RegGxRCNoR01_1__RegGxRC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="6136">6136</th><td>  { <var>5709</var> <i>/* evstwho */</i>, PPC::EVSTWHO, Convert__RegSPERC1_0__DispSPE41_1__RegGxRCNoR01_2, AMFBS_None, { MCK_RegSPERC, MCK_DispSPE4, MCK_RegGxRCNoR0 }, },</td></tr>
<tr><th id="6137">6137</th><td>  { <var>5717</var> <i>/* evstwhox */</i>, PPC::EVSTWHOX, Convert__RegSPERC1_0__RegGxRCNoR01_1__RegGxRC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="6138">6138</th><td>  { <var>5726</var> <i>/* evstwwe */</i>, PPC::EVSTWWE, Convert__RegSPERC1_0__DispSPE41_1__RegGxRCNoR01_2, AMFBS_None, { MCK_RegSPERC, MCK_DispSPE4, MCK_RegGxRCNoR0 }, },</td></tr>
<tr><th id="6139">6139</th><td>  { <var>5734</var> <i>/* evstwwex */</i>, PPC::EVSTWWEX, Convert__RegSPERC1_0__RegGxRCNoR01_1__RegGxRC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="6140">6140</th><td>  { <var>5743</var> <i>/* evstwwo */</i>, PPC::EVSTWWO, Convert__RegSPERC1_0__DispSPE41_1__RegGxRCNoR01_2, AMFBS_None, { MCK_RegSPERC, MCK_DispSPE4, MCK_RegGxRCNoR0 }, },</td></tr>
<tr><th id="6141">6141</th><td>  { <var>5751</var> <i>/* evstwwox */</i>, PPC::EVSTWWOX, Convert__RegSPERC1_0__RegGxRCNoR01_1__RegGxRC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="6142">6142</th><td>  { <var>5760</var> <i>/* evsubfsmiaaw */</i>, PPC::EVSUBFSMIAAW, Convert__RegSPERC1_0__RegSPERC1_1, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="6143">6143</th><td>  { <var>5773</var> <i>/* evsubfssiaaw */</i>, PPC::EVSUBFSSIAAW, Convert__RegSPERC1_0__RegSPERC1_1, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="6144">6144</th><td>  { <var>5786</var> <i>/* evsubfumiaaw */</i>, PPC::EVSUBFUMIAAW, Convert__RegSPERC1_0__RegSPERC1_1, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="6145">6145</th><td>  { <var>5799</var> <i>/* evsubfusiaaw */</i>, PPC::EVSUBFUSIAAW, Convert__RegSPERC1_0__RegSPERC1_1, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="6146">6146</th><td>  { <var>5812</var> <i>/* evsubfw */</i>, PPC::EVSUBFW, Convert__RegSPERC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="6147">6147</th><td>  { <var>5820</var> <i>/* evsubifw */</i>, PPC::EVSUBIFW, Convert__RegSPERC1_0__U5Imm1_1__RegSPERC1_2, AMFBS_None, { MCK_RegSPERC, MCK_U5Imm, MCK_RegSPERC }, },</td></tr>
<tr><th id="6148">6148</th><td>  { <var>5829</var> <i>/* evxor */</i>, PPC::EVXOR, Convert__RegSPERC1_0__RegSPERC1_1__RegSPERC1_2, AMFBS_None, { MCK_RegSPERC, MCK_RegSPERC, MCK_RegSPERC }, },</td></tr>
<tr><th id="6149">6149</th><td>  { <var>5835</var> <i>/* extldi */</i>, PPC::EXTLDI, Convert__RegG8RC1_0__RegG8RC1_1__U6Imm1_2__U6Imm1_3, AMFBS_None, { MCK_RegG8RC, MCK_RegG8RC, MCK_U6Imm, MCK_U6Imm }, },</td></tr>
<tr><th id="6150">6150</th><td>  { <var>5835</var> <i>/* extldi */</i>, PPC::EXTLDI_rec, Convert__RegG8RC1_1__RegG8RC1_2__U6Imm1_3__U6Imm1_4, AMFBS_None, { MCK__DOT_, MCK_RegG8RC, MCK_RegG8RC, MCK_U6Imm, MCK_U6Imm }, },</td></tr>
<tr><th id="6151">6151</th><td>  { <var>5842</var> <i>/* extlwi */</i>, PPC::EXTLWI, Convert__RegGPRC1_0__RegGPRC1_1__U5Imm1_2__U5Imm1_3, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC, MCK_U5Imm, MCK_U5Imm }, },</td></tr>
<tr><th id="6152">6152</th><td>  { <var>5842</var> <i>/* extlwi */</i>, PPC::EXTLWI_rec, Convert__RegGPRC1_1__RegGPRC1_2__U5Imm1_3__U5Imm1_4, AMFBS_None, { MCK__DOT_, MCK_RegGPRC, MCK_RegGPRC, MCK_U5Imm, MCK_U5Imm }, },</td></tr>
<tr><th id="6153">6153</th><td>  { <var>5849</var> <i>/* extrdi */</i>, PPC::EXTRDI, Convert__RegG8RC1_0__RegG8RC1_1__U6Imm1_2__U6Imm1_3, AMFBS_None, { MCK_RegG8RC, MCK_RegG8RC, MCK_U6Imm, MCK_U6Imm }, },</td></tr>
<tr><th id="6154">6154</th><td>  { <var>5849</var> <i>/* extrdi */</i>, PPC::EXTRDI_rec, Convert__RegG8RC1_1__RegG8RC1_2__U6Imm1_3__U6Imm1_4, AMFBS_None, { MCK__DOT_, MCK_RegG8RC, MCK_RegG8RC, MCK_U6Imm, MCK_U6Imm }, },</td></tr>
<tr><th id="6155">6155</th><td>  { <var>5856</var> <i>/* extrwi */</i>, PPC::EXTRWI, Convert__RegGPRC1_0__RegGPRC1_1__U5Imm1_2__U5Imm1_3, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC, MCK_U5Imm, MCK_U5Imm }, },</td></tr>
<tr><th id="6156">6156</th><td>  { <var>5856</var> <i>/* extrwi */</i>, PPC::EXTRWI_rec, Convert__RegGPRC1_1__RegGPRC1_2__U5Imm1_3__U5Imm1_4, AMFBS_None, { MCK__DOT_, MCK_RegGPRC, MCK_RegGPRC, MCK_U5Imm, MCK_U5Imm }, },</td></tr>
<tr><th id="6157">6157</th><td>  { <var>5863</var> <i>/* extsb */</i>, PPC::EXTSB, Convert__RegGPRC1_0__RegGPRC1_1, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="6158">6158</th><td>  { <var>5863</var> <i>/* extsb */</i>, PPC::EXTSB_rec, Convert__RegGPRC1_1__RegGPRC1_2, AMFBS_None, { MCK__DOT_, MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="6159">6159</th><td>  { <var>5869</var> <i>/* extsh */</i>, PPC::EXTSH, Convert__RegGPRC1_0__RegGPRC1_1, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="6160">6160</th><td>  { <var>5869</var> <i>/* extsh */</i>, PPC::EXTSH_rec, Convert__RegGPRC1_1__RegGPRC1_2, AMFBS_None, { MCK__DOT_, MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="6161">6161</th><td>  { <var>5875</var> <i>/* extsw */</i>, PPC::EXTSW, Convert__RegG8RC1_0__RegG8RC1_1, AMFBS_None, { MCK_RegG8RC, MCK_RegG8RC }, },</td></tr>
<tr><th id="6162">6162</th><td>  { <var>5875</var> <i>/* extsw */</i>, PPC::EXTSW_rec, Convert__RegG8RC1_1__RegG8RC1_2, AMFBS_None, { MCK__DOT_, MCK_RegG8RC, MCK_RegG8RC }, },</td></tr>
<tr><th id="6163">6163</th><td>  { <var>5881</var> <i>/* extswsli */</i>, PPC::EXTSWSLI, Convert__RegG8RC1_0__RegG8RC1_1__U6Imm1_2, AMFBS_None, { MCK_RegG8RC, MCK_RegG8RC, MCK_U6Imm }, },</td></tr>
<tr><th id="6164">6164</th><td>  { <var>5881</var> <i>/* extswsli */</i>, PPC::EXTSWSLI_rec, Convert__RegG8RC1_1__RegG8RC1_2__U6Imm1_3, AMFBS_None, { MCK__DOT_, MCK_RegG8RC, MCK_RegG8RC, MCK_U6Imm }, },</td></tr>
<tr><th id="6165">6165</th><td>  { <var>5890</var> <i>/* fabs */</i>, PPC::FABSS, Convert__RegF4RC1_0__RegF4RC1_1, AMFBS_None, { MCK_RegF4RC, MCK_RegF4RC }, },</td></tr>
<tr><th id="6166">6166</th><td>  { <var>5890</var> <i>/* fabs */</i>, PPC::FABSS_rec, Convert__RegF4RC1_1__RegF4RC1_2, AMFBS_None, { MCK__DOT_, MCK_RegF4RC, MCK_RegF4RC }, },</td></tr>
<tr><th id="6167">6167</th><td>  { <var>5895</var> <i>/* fadd */</i>, PPC::FADD, Convert__RegF8RC1_0__RegF8RC1_1__RegF8RC1_2, AMFBS_None, { MCK_RegF8RC, MCK_RegF8RC, MCK_RegF8RC }, },</td></tr>
<tr><th id="6168">6168</th><td>  { <var>5895</var> <i>/* fadd */</i>, PPC::FADD_rec, Convert__RegF8RC1_1__RegF8RC1_2__RegF8RC1_3, AMFBS_None, { MCK__DOT_, MCK_RegF8RC, MCK_RegF8RC, MCK_RegF8RC }, },</td></tr>
<tr><th id="6169">6169</th><td>  { <var>5900</var> <i>/* fadds */</i>, PPC::FADDS, Convert__RegF4RC1_0__RegF4RC1_1__RegF4RC1_2, AMFBS_None, { MCK_RegF4RC, MCK_RegF4RC, MCK_RegF4RC }, },</td></tr>
<tr><th id="6170">6170</th><td>  { <var>5900</var> <i>/* fadds */</i>, PPC::FADDS_rec, Convert__RegF4RC1_1__RegF4RC1_2__RegF4RC1_3, AMFBS_None, { MCK__DOT_, MCK_RegF4RC, MCK_RegF4RC, MCK_RegF4RC }, },</td></tr>
<tr><th id="6171">6171</th><td>  { <var>5906</var> <i>/* fcfid */</i>, PPC::FCFID, Convert__RegF8RC1_0__RegF8RC1_1, AMFBS_None, { MCK_RegF8RC, MCK_RegF8RC }, },</td></tr>
<tr><th id="6172">6172</th><td>  { <var>5906</var> <i>/* fcfid */</i>, PPC::FCFID_rec, Convert__RegF8RC1_1__RegF8RC1_2, AMFBS_None, { MCK__DOT_, MCK_RegF8RC, MCK_RegF8RC }, },</td></tr>
<tr><th id="6173">6173</th><td>  { <var>5912</var> <i>/* fcfids */</i>, PPC::FCFIDS, Convert__RegF4RC1_0__RegF8RC1_1, AMFBS_None, { MCK_RegF4RC, MCK_RegF8RC }, },</td></tr>
<tr><th id="6174">6174</th><td>  { <var>5912</var> <i>/* fcfids */</i>, PPC::FCFIDS_rec, Convert__RegF4RC1_1__RegF8RC1_2, AMFBS_None, { MCK__DOT_, MCK_RegF4RC, MCK_RegF8RC }, },</td></tr>
<tr><th id="6175">6175</th><td>  { <var>5919</var> <i>/* fcfidu */</i>, PPC::FCFIDU, Convert__RegF8RC1_0__RegF8RC1_1, AMFBS_None, { MCK_RegF8RC, MCK_RegF8RC }, },</td></tr>
<tr><th id="6176">6176</th><td>  { <var>5919</var> <i>/* fcfidu */</i>, PPC::FCFIDU_rec, Convert__RegF8RC1_1__RegF8RC1_2, AMFBS_None, { MCK__DOT_, MCK_RegF8RC, MCK_RegF8RC }, },</td></tr>
<tr><th id="6177">6177</th><td>  { <var>5926</var> <i>/* fcfidus */</i>, PPC::FCFIDUS, Convert__RegF4RC1_0__RegF8RC1_1, AMFBS_None, { MCK_RegF4RC, MCK_RegF8RC }, },</td></tr>
<tr><th id="6178">6178</th><td>  { <var>5926</var> <i>/* fcfidus */</i>, PPC::FCFIDUS_rec, Convert__RegF4RC1_1__RegF8RC1_2, AMFBS_None, { MCK__DOT_, MCK_RegF4RC, MCK_RegF8RC }, },</td></tr>
<tr><th id="6179">6179</th><td>  { <var>5934</var> <i>/* fcmpo */</i>, PPC::FCMPOS, Convert__RegCRRC1_0__RegF4RC1_1__RegF4RC1_2, AMFBS_None, { MCK_RegCRRC, MCK_RegF4RC, MCK_RegF4RC }, },</td></tr>
<tr><th id="6180">6180</th><td>  { <var>5940</var> <i>/* fcmpu */</i>, PPC::FCMPUS, Convert__RegCRRC1_0__RegF4RC1_1__RegF4RC1_2, AMFBS_None, { MCK_RegCRRC, MCK_RegF4RC, MCK_RegF4RC }, },</td></tr>
<tr><th id="6181">6181</th><td>  { <var>5946</var> <i>/* fcpsgn */</i>, PPC::FCPSGNS, Convert__RegF4RC1_0__RegF4RC1_1__RegF4RC1_2, AMFBS_None, { MCK_RegF4RC, MCK_RegF4RC, MCK_RegF4RC }, },</td></tr>
<tr><th id="6182">6182</th><td>  { <var>5946</var> <i>/* fcpsgn */</i>, PPC::FCPSGNS_rec, Convert__RegF4RC1_1__RegF4RC1_2__RegF4RC1_3, AMFBS_None, { MCK__DOT_, MCK_RegF4RC, MCK_RegF4RC, MCK_RegF4RC }, },</td></tr>
<tr><th id="6183">6183</th><td>  { <var>5953</var> <i>/* fctid */</i>, PPC::FCTID, Convert__RegF8RC1_0__RegF8RC1_1, AMFBS_None, { MCK_RegF8RC, MCK_RegF8RC }, },</td></tr>
<tr><th id="6184">6184</th><td>  { <var>5953</var> <i>/* fctid */</i>, PPC::FCTID_rec, Convert__RegF8RC1_1__RegF8RC1_2, AMFBS_None, { MCK__DOT_, MCK_RegF8RC, MCK_RegF8RC }, },</td></tr>
<tr><th id="6185">6185</th><td>  { <var>5959</var> <i>/* fctidu */</i>, PPC::FCTIDU, Convert__RegF8RC1_0__RegF8RC1_1, AMFBS_None, { MCK_RegF8RC, MCK_RegF8RC }, },</td></tr>
<tr><th id="6186">6186</th><td>  { <var>5959</var> <i>/* fctidu */</i>, PPC::FCTIDU_rec, Convert__RegF8RC1_1__RegF8RC1_2, AMFBS_None, { MCK__DOT_, MCK_RegF8RC, MCK_RegF8RC }, },</td></tr>
<tr><th id="6187">6187</th><td>  { <var>5966</var> <i>/* fctiduz */</i>, PPC::FCTIDUZ, Convert__RegF8RC1_0__RegF8RC1_1, AMFBS_None, { MCK_RegF8RC, MCK_RegF8RC }, },</td></tr>
<tr><th id="6188">6188</th><td>  { <var>5966</var> <i>/* fctiduz */</i>, PPC::FCTIDUZ_rec, Convert__RegF8RC1_1__RegF8RC1_2, AMFBS_None, { MCK__DOT_, MCK_RegF8RC, MCK_RegF8RC }, },</td></tr>
<tr><th id="6189">6189</th><td>  { <var>5974</var> <i>/* fctidz */</i>, PPC::FCTIDZ, Convert__RegF8RC1_0__RegF8RC1_1, AMFBS_None, { MCK_RegF8RC, MCK_RegF8RC }, },</td></tr>
<tr><th id="6190">6190</th><td>  { <var>5974</var> <i>/* fctidz */</i>, PPC::FCTIDZ_rec, Convert__RegF8RC1_1__RegF8RC1_2, AMFBS_None, { MCK__DOT_, MCK_RegF8RC, MCK_RegF8RC }, },</td></tr>
<tr><th id="6191">6191</th><td>  { <var>5981</var> <i>/* fctiw */</i>, PPC::FCTIW, Convert__RegF8RC1_0__RegF8RC1_1, AMFBS_None, { MCK_RegF8RC, MCK_RegF8RC }, },</td></tr>
<tr><th id="6192">6192</th><td>  { <var>5981</var> <i>/* fctiw */</i>, PPC::FCTIW_rec, Convert__RegF8RC1_1__RegF8RC1_2, AMFBS_None, { MCK__DOT_, MCK_RegF8RC, MCK_RegF8RC }, },</td></tr>
<tr><th id="6193">6193</th><td>  { <var>5987</var> <i>/* fctiwu */</i>, PPC::FCTIWU, Convert__RegF8RC1_0__RegF8RC1_1, AMFBS_None, { MCK_RegF8RC, MCK_RegF8RC }, },</td></tr>
<tr><th id="6194">6194</th><td>  { <var>5987</var> <i>/* fctiwu */</i>, PPC::FCTIWU_rec, Convert__RegF8RC1_1__RegF8RC1_2, AMFBS_None, { MCK__DOT_, MCK_RegF8RC, MCK_RegF8RC }, },</td></tr>
<tr><th id="6195">6195</th><td>  { <var>5994</var> <i>/* fctiwuz */</i>, PPC::FCTIWUZ, Convert__RegF8RC1_0__RegF8RC1_1, AMFBS_None, { MCK_RegF8RC, MCK_RegF8RC }, },</td></tr>
<tr><th id="6196">6196</th><td>  { <var>5994</var> <i>/* fctiwuz */</i>, PPC::FCTIWUZ_rec, Convert__RegF8RC1_1__RegF8RC1_2, AMFBS_None, { MCK__DOT_, MCK_RegF8RC, MCK_RegF8RC }, },</td></tr>
<tr><th id="6197">6197</th><td>  { <var>6002</var> <i>/* fctiwz */</i>, PPC::FCTIWZ, Convert__RegF8RC1_0__RegF8RC1_1, AMFBS_None, { MCK_RegF8RC, MCK_RegF8RC }, },</td></tr>
<tr><th id="6198">6198</th><td>  { <var>6002</var> <i>/* fctiwz */</i>, PPC::FCTIWZ_rec, Convert__RegF8RC1_1__RegF8RC1_2, AMFBS_None, { MCK__DOT_, MCK_RegF8RC, MCK_RegF8RC }, },</td></tr>
<tr><th id="6199">6199</th><td>  { <var>6009</var> <i>/* fdiv */</i>, PPC::FDIV, Convert__RegF8RC1_0__RegF8RC1_1__RegF8RC1_2, AMFBS_None, { MCK_RegF8RC, MCK_RegF8RC, MCK_RegF8RC }, },</td></tr>
<tr><th id="6200">6200</th><td>  { <var>6009</var> <i>/* fdiv */</i>, PPC::FDIV_rec, Convert__RegF8RC1_1__RegF8RC1_2__RegF8RC1_3, AMFBS_None, { MCK__DOT_, MCK_RegF8RC, MCK_RegF8RC, MCK_RegF8RC }, },</td></tr>
<tr><th id="6201">6201</th><td>  { <var>6014</var> <i>/* fdivs */</i>, PPC::FDIVS, Convert__RegF4RC1_0__RegF4RC1_1__RegF4RC1_2, AMFBS_None, { MCK_RegF4RC, MCK_RegF4RC, MCK_RegF4RC }, },</td></tr>
<tr><th id="6202">6202</th><td>  { <var>6014</var> <i>/* fdivs */</i>, PPC::FDIVS_rec, Convert__RegF4RC1_1__RegF4RC1_2__RegF4RC1_3, AMFBS_None, { MCK__DOT_, MCK_RegF4RC, MCK_RegF4RC, MCK_RegF4RC }, },</td></tr>
<tr><th id="6203">6203</th><td>  { <var>6020</var> <i>/* fmadd */</i>, PPC::FMADD, Convert__RegF8RC1_0__RegF8RC1_1__RegF8RC1_2__RegF8RC1_3, AMFBS_None, { MCK_RegF8RC, MCK_RegF8RC, MCK_RegF8RC, MCK_RegF8RC }, },</td></tr>
<tr><th id="6204">6204</th><td>  { <var>6020</var> <i>/* fmadd */</i>, PPC::FMADD_rec, Convert__RegF8RC1_1__RegF8RC1_2__RegF8RC1_3__RegF8RC1_4, AMFBS_None, { MCK__DOT_, MCK_RegF8RC, MCK_RegF8RC, MCK_RegF8RC, MCK_RegF8RC }, },</td></tr>
<tr><th id="6205">6205</th><td>  { <var>6026</var> <i>/* fmadds */</i>, PPC::FMADDS, Convert__RegF4RC1_0__RegF4RC1_1__RegF4RC1_2__RegF4RC1_3, AMFBS_None, { MCK_RegF4RC, MCK_RegF4RC, MCK_RegF4RC, MCK_RegF4RC }, },</td></tr>
<tr><th id="6206">6206</th><td>  { <var>6026</var> <i>/* fmadds */</i>, PPC::FMADDS_rec, Convert__RegF4RC1_1__RegF4RC1_2__RegF4RC1_3__RegF4RC1_4, AMFBS_None, { MCK__DOT_, MCK_RegF4RC, MCK_RegF4RC, MCK_RegF4RC, MCK_RegF4RC }, },</td></tr>
<tr><th id="6207">6207</th><td>  { <var>6033</var> <i>/* fmr */</i>, PPC::FMR, Convert__RegF4RC1_0__RegF4RC1_1, AMFBS_None, { MCK_RegF4RC, MCK_RegF4RC }, },</td></tr>
<tr><th id="6208">6208</th><td>  { <var>6033</var> <i>/* fmr */</i>, PPC::FMR_rec, Convert__RegF4RC1_1__RegF4RC1_2, AMFBS_None, { MCK__DOT_, MCK_RegF4RC, MCK_RegF4RC }, },</td></tr>
<tr><th id="6209">6209</th><td>  { <var>6037</var> <i>/* fmsub */</i>, PPC::FMSUB, Convert__RegF8RC1_0__RegF8RC1_1__RegF8RC1_2__RegF8RC1_3, AMFBS_None, { MCK_RegF8RC, MCK_RegF8RC, MCK_RegF8RC, MCK_RegF8RC }, },</td></tr>
<tr><th id="6210">6210</th><td>  { <var>6037</var> <i>/* fmsub */</i>, PPC::FMSUB_rec, Convert__RegF8RC1_1__RegF8RC1_2__RegF8RC1_3__RegF8RC1_4, AMFBS_None, { MCK__DOT_, MCK_RegF8RC, MCK_RegF8RC, MCK_RegF8RC, MCK_RegF8RC }, },</td></tr>
<tr><th id="6211">6211</th><td>  { <var>6043</var> <i>/* fmsubs */</i>, PPC::FMSUBS, Convert__RegF4RC1_0__RegF4RC1_1__RegF4RC1_2__RegF4RC1_3, AMFBS_None, { MCK_RegF4RC, MCK_RegF4RC, MCK_RegF4RC, MCK_RegF4RC }, },</td></tr>
<tr><th id="6212">6212</th><td>  { <var>6043</var> <i>/* fmsubs */</i>, PPC::FMSUBS_rec, Convert__RegF4RC1_1__RegF4RC1_2__RegF4RC1_3__RegF4RC1_4, AMFBS_None, { MCK__DOT_, MCK_RegF4RC, MCK_RegF4RC, MCK_RegF4RC, MCK_RegF4RC }, },</td></tr>
<tr><th id="6213">6213</th><td>  { <var>6050</var> <i>/* fmul */</i>, PPC::FMUL, Convert__RegF8RC1_0__RegF8RC1_1__RegF8RC1_2, AMFBS_None, { MCK_RegF8RC, MCK_RegF8RC, MCK_RegF8RC }, },</td></tr>
<tr><th id="6214">6214</th><td>  { <var>6050</var> <i>/* fmul */</i>, PPC::FMUL_rec, Convert__RegF8RC1_1__RegF8RC1_2__RegF8RC1_3, AMFBS_None, { MCK__DOT_, MCK_RegF8RC, MCK_RegF8RC, MCK_RegF8RC }, },</td></tr>
<tr><th id="6215">6215</th><td>  { <var>6055</var> <i>/* fmuls */</i>, PPC::FMULS, Convert__RegF4RC1_0__RegF4RC1_1__RegF4RC1_2, AMFBS_None, { MCK_RegF4RC, MCK_RegF4RC, MCK_RegF4RC }, },</td></tr>
<tr><th id="6216">6216</th><td>  { <var>6055</var> <i>/* fmuls */</i>, PPC::FMULS_rec, Convert__RegF4RC1_1__RegF4RC1_2__RegF4RC1_3, AMFBS_None, { MCK__DOT_, MCK_RegF4RC, MCK_RegF4RC, MCK_RegF4RC }, },</td></tr>
<tr><th id="6217">6217</th><td>  { <var>6061</var> <i>/* fnabs */</i>, PPC::FNABSS, Convert__RegF4RC1_0__RegF4RC1_1, AMFBS_None, { MCK_RegF4RC, MCK_RegF4RC }, },</td></tr>
<tr><th id="6218">6218</th><td>  { <var>6061</var> <i>/* fnabs */</i>, PPC::FNABSS_rec, Convert__RegF4RC1_1__RegF4RC1_2, AMFBS_None, { MCK__DOT_, MCK_RegF4RC, MCK_RegF4RC }, },</td></tr>
<tr><th id="6219">6219</th><td>  { <var>6067</var> <i>/* fneg */</i>, PPC::FNEGS, Convert__RegF4RC1_0__RegF4RC1_1, AMFBS_None, { MCK_RegF4RC, MCK_RegF4RC }, },</td></tr>
<tr><th id="6220">6220</th><td>  { <var>6067</var> <i>/* fneg */</i>, PPC::FNEGS_rec, Convert__RegF4RC1_1__RegF4RC1_2, AMFBS_None, { MCK__DOT_, MCK_RegF4RC, MCK_RegF4RC }, },</td></tr>
<tr><th id="6221">6221</th><td>  { <var>6072</var> <i>/* fnmadd */</i>, PPC::FNMADD, Convert__RegF8RC1_0__RegF8RC1_1__RegF8RC1_2__RegF8RC1_3, AMFBS_None, { MCK_RegF8RC, MCK_RegF8RC, MCK_RegF8RC, MCK_RegF8RC }, },</td></tr>
<tr><th id="6222">6222</th><td>  { <var>6072</var> <i>/* fnmadd */</i>, PPC::FNMADD_rec, Convert__RegF8RC1_1__RegF8RC1_2__RegF8RC1_3__RegF8RC1_4, AMFBS_None, { MCK__DOT_, MCK_RegF8RC, MCK_RegF8RC, MCK_RegF8RC, MCK_RegF8RC }, },</td></tr>
<tr><th id="6223">6223</th><td>  { <var>6079</var> <i>/* fnmadds */</i>, PPC::FNMADDS, Convert__RegF4RC1_0__RegF4RC1_1__RegF4RC1_2__RegF4RC1_3, AMFBS_None, { MCK_RegF4RC, MCK_RegF4RC, MCK_RegF4RC, MCK_RegF4RC }, },</td></tr>
<tr><th id="6224">6224</th><td>  { <var>6079</var> <i>/* fnmadds */</i>, PPC::FNMADDS_rec, Convert__RegF4RC1_1__RegF4RC1_2__RegF4RC1_3__RegF4RC1_4, AMFBS_None, { MCK__DOT_, MCK_RegF4RC, MCK_RegF4RC, MCK_RegF4RC, MCK_RegF4RC }, },</td></tr>
<tr><th id="6225">6225</th><td>  { <var>6087</var> <i>/* fnmsub */</i>, PPC::FNMSUB, Convert__RegF8RC1_0__RegF8RC1_1__RegF8RC1_2__RegF8RC1_3, AMFBS_None, { MCK_RegF8RC, MCK_RegF8RC, MCK_RegF8RC, MCK_RegF8RC }, },</td></tr>
<tr><th id="6226">6226</th><td>  { <var>6087</var> <i>/* fnmsub */</i>, PPC::FNMSUB_rec, Convert__RegF8RC1_1__RegF8RC1_2__RegF8RC1_3__RegF8RC1_4, AMFBS_None, { MCK__DOT_, MCK_RegF8RC, MCK_RegF8RC, MCK_RegF8RC, MCK_RegF8RC }, },</td></tr>
<tr><th id="6227">6227</th><td>  { <var>6094</var> <i>/* fnmsubs */</i>, PPC::FNMSUBS, Convert__RegF4RC1_0__RegF4RC1_1__RegF4RC1_2__RegF4RC1_3, AMFBS_None, { MCK_RegF4RC, MCK_RegF4RC, MCK_RegF4RC, MCK_RegF4RC }, },</td></tr>
<tr><th id="6228">6228</th><td>  { <var>6094</var> <i>/* fnmsubs */</i>, PPC::FNMSUBS_rec, Convert__RegF4RC1_1__RegF4RC1_2__RegF4RC1_3__RegF4RC1_4, AMFBS_None, { MCK__DOT_, MCK_RegF4RC, MCK_RegF4RC, MCK_RegF4RC, MCK_RegF4RC }, },</td></tr>
<tr><th id="6229">6229</th><td>  { <var>6102</var> <i>/* fre */</i>, PPC::FRE, Convert__RegF8RC1_0__RegF8RC1_1, AMFBS_None, { MCK_RegF8RC, MCK_RegF8RC }, },</td></tr>
<tr><th id="6230">6230</th><td>  { <var>6102</var> <i>/* fre */</i>, PPC::FRE_rec, Convert__RegF8RC1_1__RegF8RC1_2, AMFBS_None, { MCK__DOT_, MCK_RegF8RC, MCK_RegF8RC }, },</td></tr>
<tr><th id="6231">6231</th><td>  { <var>6106</var> <i>/* fres */</i>, PPC::FRES, Convert__RegF4RC1_0__RegF4RC1_1, AMFBS_None, { MCK_RegF4RC, MCK_RegF4RC }, },</td></tr>
<tr><th id="6232">6232</th><td>  { <var>6106</var> <i>/* fres */</i>, PPC::FRES_rec, Convert__RegF4RC1_1__RegF4RC1_2, AMFBS_None, { MCK__DOT_, MCK_RegF4RC, MCK_RegF4RC }, },</td></tr>
<tr><th id="6233">6233</th><td>  { <var>6111</var> <i>/* frim */</i>, PPC::FRIMS, Convert__RegF4RC1_0__RegF4RC1_1, AMFBS_None, { MCK_RegF4RC, MCK_RegF4RC }, },</td></tr>
<tr><th id="6234">6234</th><td>  { <var>6111</var> <i>/* frim */</i>, PPC::FRIMS_rec, Convert__RegF4RC1_1__RegF4RC1_2, AMFBS_None, { MCK__DOT_, MCK_RegF4RC, MCK_RegF4RC }, },</td></tr>
<tr><th id="6235">6235</th><td>  { <var>6116</var> <i>/* frin */</i>, PPC::FRINS, Convert__RegF4RC1_0__RegF4RC1_1, AMFBS_None, { MCK_RegF4RC, MCK_RegF4RC }, },</td></tr>
<tr><th id="6236">6236</th><td>  { <var>6116</var> <i>/* frin */</i>, PPC::FRINS_rec, Convert__RegF4RC1_1__RegF4RC1_2, AMFBS_None, { MCK__DOT_, MCK_RegF4RC, MCK_RegF4RC }, },</td></tr>
<tr><th id="6237">6237</th><td>  { <var>6121</var> <i>/* frip */</i>, PPC::FRIPS, Convert__RegF4RC1_0__RegF4RC1_1, AMFBS_None, { MCK_RegF4RC, MCK_RegF4RC }, },</td></tr>
<tr><th id="6238">6238</th><td>  { <var>6121</var> <i>/* frip */</i>, PPC::FRIPS_rec, Convert__RegF4RC1_1__RegF4RC1_2, AMFBS_None, { MCK__DOT_, MCK_RegF4RC, MCK_RegF4RC }, },</td></tr>
<tr><th id="6239">6239</th><td>  { <var>6126</var> <i>/* friz */</i>, PPC::FRIZS, Convert__RegF4RC1_0__RegF4RC1_1, AMFBS_None, { MCK_RegF4RC, MCK_RegF4RC }, },</td></tr>
<tr><th id="6240">6240</th><td>  { <var>6126</var> <i>/* friz */</i>, PPC::FRIZS_rec, Convert__RegF4RC1_1__RegF4RC1_2, AMFBS_None, { MCK__DOT_, MCK_RegF4RC, MCK_RegF4RC }, },</td></tr>
<tr><th id="6241">6241</th><td>  { <var>6131</var> <i>/* frsp */</i>, PPC::FRSP, Convert__RegF4RC1_0__RegF8RC1_1, AMFBS_None, { MCK_RegF4RC, MCK_RegF8RC }, },</td></tr>
<tr><th id="6242">6242</th><td>  { <var>6131</var> <i>/* frsp */</i>, PPC::FRSP_rec, Convert__RegF4RC1_1__RegF8RC1_2, AMFBS_None, { MCK__DOT_, MCK_RegF4RC, MCK_RegF8RC }, },</td></tr>
<tr><th id="6243">6243</th><td>  { <var>6136</var> <i>/* frsqrte */</i>, PPC::FRSQRTE, Convert__RegF8RC1_0__RegF8RC1_1, AMFBS_None, { MCK_RegF8RC, MCK_RegF8RC }, },</td></tr>
<tr><th id="6244">6244</th><td>  { <var>6136</var> <i>/* frsqrte */</i>, PPC::FRSQRTE_rec, Convert__RegF8RC1_1__RegF8RC1_2, AMFBS_None, { MCK__DOT_, MCK_RegF8RC, MCK_RegF8RC }, },</td></tr>
<tr><th id="6245">6245</th><td>  { <var>6144</var> <i>/* frsqrtes */</i>, PPC::FRSQRTES, Convert__RegF4RC1_0__RegF4RC1_1, AMFBS_None, { MCK_RegF4RC, MCK_RegF4RC }, },</td></tr>
<tr><th id="6246">6246</th><td>  { <var>6144</var> <i>/* frsqrtes */</i>, PPC::FRSQRTES_rec, Convert__RegF4RC1_1__RegF4RC1_2, AMFBS_None, { MCK__DOT_, MCK_RegF4RC, MCK_RegF4RC }, },</td></tr>
<tr><th id="6247">6247</th><td>  { <var>6153</var> <i>/* fsel */</i>, PPC::FSELS, Convert__RegF4RC1_0__RegF8RC1_1__RegF4RC1_2__RegF4RC1_3, AMFBS_None, { MCK_RegF4RC, MCK_RegF8RC, MCK_RegF4RC, MCK_RegF4RC }, },</td></tr>
<tr><th id="6248">6248</th><td>  { <var>6153</var> <i>/* fsel */</i>, PPC::FSELS_rec, Convert__RegF4RC1_1__RegF8RC1_2__RegF4RC1_3__RegF4RC1_4, AMFBS_None, { MCK__DOT_, MCK_RegF4RC, MCK_RegF8RC, MCK_RegF4RC, MCK_RegF4RC }, },</td></tr>
<tr><th id="6249">6249</th><td>  { <var>6158</var> <i>/* fsqrt */</i>, PPC::FSQRT, Convert__RegF8RC1_0__RegF8RC1_1, AMFBS_None, { MCK_RegF8RC, MCK_RegF8RC }, },</td></tr>
<tr><th id="6250">6250</th><td>  { <var>6158</var> <i>/* fsqrt */</i>, PPC::FSQRT_rec, Convert__RegF8RC1_1__RegF8RC1_2, AMFBS_None, { MCK__DOT_, MCK_RegF8RC, MCK_RegF8RC }, },</td></tr>
<tr><th id="6251">6251</th><td>  { <var>6164</var> <i>/* fsqrts */</i>, PPC::FSQRTS, Convert__RegF4RC1_0__RegF4RC1_1, AMFBS_None, { MCK_RegF4RC, MCK_RegF4RC }, },</td></tr>
<tr><th id="6252">6252</th><td>  { <var>6164</var> <i>/* fsqrts */</i>, PPC::FSQRTS_rec, Convert__RegF4RC1_1__RegF4RC1_2, AMFBS_None, { MCK__DOT_, MCK_RegF4RC, MCK_RegF4RC }, },</td></tr>
<tr><th id="6253">6253</th><td>  { <var>6171</var> <i>/* fsub */</i>, PPC::FSUB, Convert__RegF8RC1_0__RegF8RC1_1__RegF8RC1_2, AMFBS_None, { MCK_RegF8RC, MCK_RegF8RC, MCK_RegF8RC }, },</td></tr>
<tr><th id="6254">6254</th><td>  { <var>6171</var> <i>/* fsub */</i>, PPC::FSUB_rec, Convert__RegF8RC1_1__RegF8RC1_2__RegF8RC1_3, AMFBS_None, { MCK__DOT_, MCK_RegF8RC, MCK_RegF8RC, MCK_RegF8RC }, },</td></tr>
<tr><th id="6255">6255</th><td>  { <var>6176</var> <i>/* fsubs */</i>, PPC::FSUBS, Convert__RegF4RC1_0__RegF4RC1_1__RegF4RC1_2, AMFBS_None, { MCK_RegF4RC, MCK_RegF4RC, MCK_RegF4RC }, },</td></tr>
<tr><th id="6256">6256</th><td>  { <var>6176</var> <i>/* fsubs */</i>, PPC::FSUBS_rec, Convert__RegF4RC1_1__RegF4RC1_2__RegF4RC1_3, AMFBS_None, { MCK__DOT_, MCK_RegF4RC, MCK_RegF4RC, MCK_RegF4RC }, },</td></tr>
<tr><th id="6257">6257</th><td>  { <var>6182</var> <i>/* ftdiv */</i>, PPC::FTDIV, Convert__RegCRRC1_0__RegF8RC1_1__RegF8RC1_2, AMFBS_None, { MCK_RegCRRC, MCK_RegF8RC, MCK_RegF8RC }, },</td></tr>
<tr><th id="6258">6258</th><td>  { <var>6188</var> <i>/* ftsqrt */</i>, PPC::FTSQRT, Convert__RegCRRC1_0__RegF8RC1_1, AMFBS_None, { MCK_RegCRRC, MCK_RegF8RC }, },</td></tr>
<tr><th id="6259">6259</th><td>  { <var>6195</var> <i>/* hrfid */</i>, PPC::HRFID, Convert_NoOperands, AMFBS_None, {  }, },</td></tr>
<tr><th id="6260">6260</th><td>  { <var>6201</var> <i>/* icbi */</i>, PPC::ICBI, Convert__RegGxRCNoR01_0__RegGxRC1_1, AMFBS_None, { MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="6261">6261</th><td>  { <var>6206</var> <i>/* icbiep */</i>, PPC::ICBIEP, Convert__RegGxRCNoR01_0__RegGxRC1_1, AMFBS_None, { MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="6262">6262</th><td>  { <var>6213</var> <i>/* icblc */</i>, PPC::ICBLC, Convert__U4Imm1_0__RegGxRCNoR01_1__RegGxRC1_2, AMFBS_None, { MCK_U4Imm, MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="6263">6263</th><td>  { <var>6219</var> <i>/* icblq */</i>, PPC::ICBLQ, Convert__U4Imm1_1__RegGxRCNoR01_2__RegGxRC1_3, AMFBS_None, { MCK__DOT_, MCK_U4Imm, MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="6264">6264</th><td>  { <var>6225</var> <i>/* icbt */</i>, PPC::ICBT, Convert__U4Imm1_0__RegGxRCNoR01_1__RegGxRC1_2, AMFBS_None, { MCK_U4Imm, MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="6265">6265</th><td>  { <var>6230</var> <i>/* icbtls */</i>, PPC::ICBTLS, Convert__U4Imm1_0__RegGxRCNoR01_1__RegGxRC1_2, AMFBS_None, { MCK_U4Imm, MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="6266">6266</th><td>  { <var>6237</var> <i>/* iccci */</i>, PPC::ICCCI, Convert__regR0__regR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="6267">6267</th><td>  { <var>6237</var> <i>/* iccci */</i>, PPC::ICCCI, Convert__RegGPRC1_0__RegGPRC1_1, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="6268">6268</th><td>  { <var>6243</var> <i>/* ici */</i>, PPC::ICCCI, Convert__regR0__regR0, AMFBS_None, { MCK_0 }, },</td></tr>
<tr><th id="6269">6269</th><td>  { <var>6247</var> <i>/* inslwi */</i>, PPC::INSLWI, Convert__RegGPRC1_0__RegGPRC1_1__U5Imm1_2__U5Imm1_3, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC, MCK_U5Imm, MCK_U5Imm }, },</td></tr>
<tr><th id="6270">6270</th><td>  { <var>6247</var> <i>/* inslwi */</i>, PPC::INSLWI_rec, Convert__RegGPRC1_1__RegGPRC1_2__U5Imm1_3__U5Imm1_4, AMFBS_None, { MCK__DOT_, MCK_RegGPRC, MCK_RegGPRC, MCK_U5Imm, MCK_U5Imm }, },</td></tr>
<tr><th id="6271">6271</th><td>  { <var>6254</var> <i>/* insrdi */</i>, PPC::INSRDI, Convert__RegG8RC1_0__RegG8RC1_1__U6Imm1_2__U6Imm1_3, AMFBS_None, { MCK_RegG8RC, MCK_RegG8RC, MCK_U6Imm, MCK_U6Imm }, },</td></tr>
<tr><th id="6272">6272</th><td>  { <var>6254</var> <i>/* insrdi */</i>, PPC::INSRDI_rec, Convert__RegG8RC1_1__RegG8RC1_2__U6Imm1_3__U6Imm1_4, AMFBS_None, { MCK__DOT_, MCK_RegG8RC, MCK_RegG8RC, MCK_U6Imm, MCK_U6Imm }, },</td></tr>
<tr><th id="6273">6273</th><td>  { <var>6261</var> <i>/* insrwi */</i>, PPC::INSRWI, Convert__RegGPRC1_0__RegGPRC1_1__U5Imm1_2__U5Imm1_3, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC, MCK_U5Imm, MCK_U5Imm }, },</td></tr>
<tr><th id="6274">6274</th><td>  { <var>6261</var> <i>/* insrwi */</i>, PPC::INSRWI_rec, Convert__RegGPRC1_1__RegGPRC1_2__U5Imm1_3__U5Imm1_4, AMFBS_None, { MCK__DOT_, MCK_RegGPRC, MCK_RegGPRC, MCK_U5Imm, MCK_U5Imm }, },</td></tr>
<tr><th id="6275">6275</th><td>  { <var>6268</var> <i>/* isel */</i>, PPC::ISEL, Convert__RegGPRC1_0__RegGPRCNoR01_1__RegGPRC1_2__RegCRBITRC1_3, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRCNoR0, MCK_RegGPRC, MCK_RegCRBITRC }, },</td></tr>
<tr><th id="6276">6276</th><td>  { <var>6273</var> <i>/* iseleq */</i>, PPC::ISEL8, Convert__RegG8RC1_0__RegG8RCNoX01_1__RegG8RC1_2__regCR0EQ, AMFBS_None, { MCK_RegG8RC, MCK_RegG8RCNoX0, MCK_RegG8RC }, },</td></tr>
<tr><th id="6277">6277</th><td>  { <var>6273</var> <i>/* iseleq */</i>, PPC::ISEL, Convert__RegGPRC1_0__RegGPRCNoR01_1__RegGPRC1_2__regCR0EQ, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRCNoR0, MCK_RegGPRC }, },</td></tr>
<tr><th id="6278">6278</th><td>  { <var>6280</var> <i>/* iselgt */</i>, PPC::ISEL8, Convert__RegG8RC1_0__RegG8RCNoX01_1__RegG8RC1_2__regCR0GT, AMFBS_None, { MCK_RegG8RC, MCK_RegG8RCNoX0, MCK_RegG8RC }, },</td></tr>
<tr><th id="6279">6279</th><td>  { <var>6280</var> <i>/* iselgt */</i>, PPC::ISEL, Convert__RegGPRC1_0__RegGPRCNoR01_1__RegGPRC1_2__regCR0GT, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRCNoR0, MCK_RegGPRC }, },</td></tr>
<tr><th id="6280">6280</th><td>  { <var>6287</var> <i>/* isellt */</i>, PPC::ISEL8, Convert__RegG8RC1_0__RegG8RCNoX01_1__RegG8RC1_2__regCR0LT, AMFBS_None, { MCK_RegG8RC, MCK_RegG8RCNoX0, MCK_RegG8RC }, },</td></tr>
<tr><th id="6281">6281</th><td>  { <var>6287</var> <i>/* isellt */</i>, PPC::ISEL, Convert__RegGPRC1_0__RegGPRCNoR01_1__RegGPRC1_2__regCR0LT, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRCNoR0, MCK_RegGPRC }, },</td></tr>
<tr><th id="6282">6282</th><td>  { <var>6294</var> <i>/* isync */</i>, PPC::ISYNC, Convert_NoOperands, AMFBS_None, {  }, },</td></tr>
<tr><th id="6283">6283</th><td>  { <var>6300</var> <i>/* la */</i>, PPC::LAx, Convert__RegGPRC1_0__DispRI1_1__RegGxRCNoR01_2, AMFBS_None, { MCK_RegGPRC, MCK_DispRI, MCK_RegGxRCNoR0 }, },</td></tr>
<tr><th id="6284">6284</th><td>  { <var>6303</var> <i>/* lbarx */</i>, PPC::LBARX, Convert__RegGPRC1_0__RegGxRCNoR01_1__RegGxRC1_2, AMFBS_None, { MCK_RegGPRC, MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="6285">6285</th><td>  { <var>6303</var> <i>/* lbarx */</i>, PPC::LBARXL, Convert__RegGPRC1_0__RegGxRCNoR01_1__RegGxRC1_2, AMFBS_None, { MCK_RegGPRC, MCK_RegGxRCNoR0, MCK_RegGxRC, MCK_1 }, },</td></tr>
<tr><th id="6286">6286</th><td>  { <var>6309</var> <i>/* lbepx */</i>, PPC::LBEPX, Convert__RegGPRC1_0__RegGxRCNoR01_1__RegGxRC1_2, AMFBS_None, { MCK_RegGPRC, MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="6287">6287</th><td>  { <var>6315</var> <i>/* lbz */</i>, PPC::LBZ, Convert__RegGPRC1_0__DispRI1_1__RegGxRCNoR01_2, AMFBS_None, { MCK_RegGPRC, MCK_DispRI, MCK_RegGxRCNoR0 }, },</td></tr>
<tr><th id="6288">6288</th><td>  { <var>6319</var> <i>/* lbzcix */</i>, PPC::LBZCIX, Convert__RegGPRC1_0__RegGPRC1_1__RegGPRC1_2, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="6289">6289</th><td>  { <var>6326</var> <i>/* lbzu */</i>, PPC::LBZU, Convert__RegGPRC1_0__imm_95_0__DispRI1_1__RegGxRCNoR01_2, AMFBS_None, { MCK_RegGPRC, MCK_DispRI, MCK_RegGxRCNoR0 }, },</td></tr>
<tr><th id="6290">6290</th><td>  { <var>6331</var> <i>/* lbzux */</i>, PPC::LBZUX, Convert__RegGPRC1_0__imm_95_0__RegGxRCNoR01_1__RegGxRC1_2, AMFBS_None, { MCK_RegGPRC, MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="6291">6291</th><td>  { <var>6337</var> <i>/* lbzx */</i>, PPC::LBZXTLS_, Convert__RegG8RC1_0__RegGxRCNoR01_1__TLSReg1_2, AMFBS_None, { MCK_RegG8RC, MCK_RegGxRCNoR0, MCK_TLSReg }, },</td></tr>
<tr><th id="6292">6292</th><td>  { <var>6337</var> <i>/* lbzx */</i>, PPC::LBZX, Convert__RegGPRC1_0__RegGxRCNoR01_1__RegGxRC1_2, AMFBS_None, { MCK_RegGPRC, MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="6293">6293</th><td>  { <var>6342</var> <i>/* ld */</i>, PPC::LD, Convert__RegG8RC1_0__DispRIX1_1__RegGxRCNoR01_2, AMFBS_None, { MCK_RegG8RC, MCK_DispRIX, MCK_RegGxRCNoR0 }, },</td></tr>
<tr><th id="6294">6294</th><td>  { <var>6345</var> <i>/* ldarx */</i>, PPC::LDARX, Convert__RegG8RC1_0__RegGxRCNoR01_1__RegGxRC1_2, AMFBS_None, { MCK_RegG8RC, MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="6295">6295</th><td>  { <var>6345</var> <i>/* ldarx */</i>, PPC::LDARXL, Convert__RegG8RC1_0__RegGxRCNoR01_1__RegGxRC1_2, AMFBS_None, { MCK_RegG8RC, MCK_RegGxRCNoR0, MCK_RegGxRC, MCK_1 }, },</td></tr>
<tr><th id="6296">6296</th><td>  { <var>6351</var> <i>/* ldat */</i>, PPC::LDAT, Convert__RegG8RC1_0__RegG8RC1_1__U5Imm1_2, AMFBS_None, { MCK_RegG8RC, MCK_RegG8RC, MCK_U5Imm }, },</td></tr>
<tr><th id="6297">6297</th><td>  { <var>6356</var> <i>/* ldbrx */</i>, PPC::LDBRX, Convert__RegG8RC1_0__RegGxRCNoR01_1__RegGxRC1_2, AMFBS_None, { MCK_RegG8RC, MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="6298">6298</th><td>  { <var>6362</var> <i>/* ldcix */</i>, PPC::LDCIX, Convert__RegGPRC1_0__RegGPRC1_1__RegGPRC1_2, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="6299">6299</th><td>  { <var>6368</var> <i>/* ldmx */</i>, PPC::LDMX, Convert__RegG8RC1_0__RegGxRCNoR01_1__RegGxRC1_2, AMFBS_None, { MCK_RegG8RC, MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="6300">6300</th><td>  { <var>6373</var> <i>/* ldu */</i>, PPC::LDU, Convert__RegG8RC1_0__imm_95_0__DispRIX1_1__RegGxRCNoR01_2, AMFBS_None, { MCK_RegG8RC, MCK_DispRIX, MCK_RegGxRCNoR0 }, },</td></tr>
<tr><th id="6301">6301</th><td>  { <var>6377</var> <i>/* ldux */</i>, PPC::LDUX, Convert__RegG8RC1_0__imm_95_0__RegGxRCNoR01_1__RegGxRC1_2, AMFBS_None, { MCK_RegG8RC, MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="6302">6302</th><td>  { <var>6382</var> <i>/* ldx */</i>, PPC::LDX, Convert__RegG8RC1_0__RegGxRCNoR01_1__RegGxRC1_2, AMFBS_None, { MCK_RegG8RC, MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="6303">6303</th><td>  { <var>6382</var> <i>/* ldx */</i>, PPC::LDXTLS_, Convert__RegG8RC1_0__RegGxRCNoR01_1__TLSReg1_2, AMFBS_None, { MCK_RegG8RC, MCK_RegGxRCNoR0, MCK_TLSReg }, },</td></tr>
<tr><th id="6304">6304</th><td>  { <var>6386</var> <i>/* lfd */</i>, PPC::LFD, Convert__RegF8RC1_0__DispRI1_1__RegGxRCNoR01_2, AMFBS_None, { MCK_RegF8RC, MCK_DispRI, MCK_RegGxRCNoR0 }, },</td></tr>
<tr><th id="6305">6305</th><td>  { <var>6390</var> <i>/* lfdepx */</i>, PPC::LFDEPX, Convert__RegF8RC1_0__RegGxRCNoR01_1__RegGxRC1_2, AMFBS_None, { MCK_RegF8RC, MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="6306">6306</th><td>  { <var>6397</var> <i>/* lfdu */</i>, PPC::LFDU, Convert__RegF8RC1_0__imm_95_0__DispRI1_1__RegGxRCNoR01_2, AMFBS_None, { MCK_RegF8RC, MCK_DispRI, MCK_RegGxRCNoR0 }, },</td></tr>
<tr><th id="6307">6307</th><td>  { <var>6402</var> <i>/* lfdux */</i>, PPC::LFDUX, Convert__RegF8RC1_0__imm_95_0__RegGxRCNoR01_1__RegGxRC1_2, AMFBS_None, { MCK_RegF8RC, MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="6308">6308</th><td>  { <var>6408</var> <i>/* lfdx */</i>, PPC::LFDX, Convert__RegF8RC1_0__RegGxRCNoR01_1__RegGxRC1_2, AMFBS_None, { MCK_RegF8RC, MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="6309">6309</th><td>  { <var>6413</var> <i>/* lfiwax */</i>, PPC::LFIWAX, Convert__RegF8RC1_0__RegGxRCNoR01_1__RegGxRC1_2, AMFBS_None, { MCK_RegF8RC, MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="6310">6310</th><td>  { <var>6420</var> <i>/* lfiwzx */</i>, PPC::LFIWZX, Convert__RegF8RC1_0__RegGxRCNoR01_1__RegGxRC1_2, AMFBS_None, { MCK_RegF8RC, MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="6311">6311</th><td>  { <var>6427</var> <i>/* lfs */</i>, PPC::LFS, Convert__RegF4RC1_0__DispRI1_1__RegGxRCNoR01_2, AMFBS_None, { MCK_RegF4RC, MCK_DispRI, MCK_RegGxRCNoR0 }, },</td></tr>
<tr><th id="6312">6312</th><td>  { <var>6431</var> <i>/* lfsu */</i>, PPC::LFSU, Convert__RegF4RC1_0__imm_95_0__DispRI1_1__RegGxRCNoR01_2, AMFBS_None, { MCK_RegF4RC, MCK_DispRI, MCK_RegGxRCNoR0 }, },</td></tr>
<tr><th id="6313">6313</th><td>  { <var>6436</var> <i>/* lfsux */</i>, PPC::LFSUX, Convert__RegF4RC1_0__imm_95_0__RegGxRCNoR01_1__RegGxRC1_2, AMFBS_None, { MCK_RegF4RC, MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="6314">6314</th><td>  { <var>6442</var> <i>/* lfsx */</i>, PPC::LFSX, Convert__RegF4RC1_0__RegGxRCNoR01_1__RegGxRC1_2, AMFBS_None, { MCK_RegF4RC, MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="6315">6315</th><td>  { <var>6447</var> <i>/* lha */</i>, PPC::LHA, Convert__RegGPRC1_0__DispRI1_1__RegGxRCNoR01_2, AMFBS_None, { MCK_RegGPRC, MCK_DispRI, MCK_RegGxRCNoR0 }, },</td></tr>
<tr><th id="6316">6316</th><td>  { <var>6451</var> <i>/* lharx */</i>, PPC::LHARX, Convert__RegGPRC1_0__RegGxRCNoR01_1__RegGxRC1_2, AMFBS_None, { MCK_RegGPRC, MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="6317">6317</th><td>  { <var>6451</var> <i>/* lharx */</i>, PPC::LHARXL, Convert__RegGPRC1_0__RegGxRCNoR01_1__RegGxRC1_2, AMFBS_None, { MCK_RegGPRC, MCK_RegGxRCNoR0, MCK_RegGxRC, MCK_1 }, },</td></tr>
<tr><th id="6318">6318</th><td>  { <var>6457</var> <i>/* lhau */</i>, PPC::LHAU, Convert__RegGPRC1_0__imm_95_0__DispRI1_1__RegGxRCNoR01_2, AMFBS_None, { MCK_RegGPRC, MCK_DispRI, MCK_RegGxRCNoR0 }, },</td></tr>
<tr><th id="6319">6319</th><td>  { <var>6462</var> <i>/* lhaux */</i>, PPC::LHAUX, Convert__RegGPRC1_0__imm_95_0__RegGxRCNoR01_1__RegGxRC1_2, AMFBS_None, { MCK_RegGPRC, MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="6320">6320</th><td>  { <var>6468</var> <i>/* lhax */</i>, PPC::LHAX, Convert__RegGPRC1_0__RegGxRCNoR01_1__RegGxRC1_2, AMFBS_None, { MCK_RegGPRC, MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="6321">6321</th><td>  { <var>6473</var> <i>/* lhbrx */</i>, PPC::LHBRX, Convert__RegGPRC1_0__RegGxRCNoR01_1__RegGxRC1_2, AMFBS_None, { MCK_RegGPRC, MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="6322">6322</th><td>  { <var>6479</var> <i>/* lhepx */</i>, PPC::LHEPX, Convert__RegGPRC1_0__RegGxRCNoR01_1__RegGxRC1_2, AMFBS_None, { MCK_RegGPRC, MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="6323">6323</th><td>  { <var>6485</var> <i>/* lhz */</i>, PPC::LHZ, Convert__RegGPRC1_0__DispRI1_1__RegGxRCNoR01_2, AMFBS_None, { MCK_RegGPRC, MCK_DispRI, MCK_RegGxRCNoR0 }, },</td></tr>
<tr><th id="6324">6324</th><td>  { <var>6489</var> <i>/* lhzcix */</i>, PPC::LHZCIX, Convert__RegGPRC1_0__RegGPRC1_1__RegGPRC1_2, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="6325">6325</th><td>  { <var>6496</var> <i>/* lhzu */</i>, PPC::LHZU, Convert__RegGPRC1_0__imm_95_0__DispRI1_1__RegGxRCNoR01_2, AMFBS_None, { MCK_RegGPRC, MCK_DispRI, MCK_RegGxRCNoR0 }, },</td></tr>
<tr><th id="6326">6326</th><td>  { <var>6501</var> <i>/* lhzux */</i>, PPC::LHZUX, Convert__RegGPRC1_0__imm_95_0__RegGxRCNoR01_1__RegGxRC1_2, AMFBS_None, { MCK_RegGPRC, MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="6327">6327</th><td>  { <var>6507</var> <i>/* lhzx */</i>, PPC::LHZXTLS_, Convert__RegG8RC1_0__RegGxRCNoR01_1__TLSReg1_2, AMFBS_None, { MCK_RegG8RC, MCK_RegGxRCNoR0, MCK_TLSReg }, },</td></tr>
<tr><th id="6328">6328</th><td>  { <var>6507</var> <i>/* lhzx */</i>, PPC::LHZX, Convert__RegGPRC1_0__RegGxRCNoR01_1__RegGxRC1_2, AMFBS_None, { MCK_RegGPRC, MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="6329">6329</th><td>  { <var>6512</var> <i>/* li */</i>, PPC::ADDI8, Convert__RegG8RC1_0__regZERO8__S16Imm1_1, AMFBS_None, { MCK_RegG8RC, MCK_S16Imm }, },</td></tr>
<tr><th id="6330">6330</th><td>  { <var>6512</var> <i>/* li */</i>, PPC::LI, Convert__RegGPRC1_0__S16Imm1_1, AMFBS_None, { MCK_RegGPRC, MCK_S16Imm }, },</td></tr>
<tr><th id="6331">6331</th><td>  { <var>6512</var> <i>/* li */</i>, PPC::ADDI, Convert__RegGPRC1_0__regZERO__S16Imm1_1, AMFBS_None, { MCK_RegGPRC, MCK_S16Imm }, },</td></tr>
<tr><th id="6332">6332</th><td>  { <var>6515</var> <i>/* lis */</i>, PPC::ADDIS8, Convert__RegG8RC1_0__regZERO8__S17Imm1_1, AMFBS_None, { MCK_RegG8RC, MCK_S17Imm }, },</td></tr>
<tr><th id="6333">6333</th><td>  { <var>6515</var> <i>/* lis */</i>, PPC::LIS, Convert__RegGPRC1_0__S17Imm1_1, AMFBS_None, { MCK_RegGPRC, MCK_S17Imm }, },</td></tr>
<tr><th id="6334">6334</th><td>  { <var>6515</var> <i>/* lis */</i>, PPC::ADDIS, Convert__RegGPRC1_0__regZERO__S17Imm1_1, AMFBS_None, { MCK_RegGPRC, MCK_S17Imm }, },</td></tr>
<tr><th id="6335">6335</th><td>  { <var>6519</var> <i>/* lmw */</i>, PPC::LMW, Convert__RegGPRC1_0__DispRI1_1__RegGxRCNoR01_2, AMFBS_None, { MCK_RegGPRC, MCK_DispRI, MCK_RegGxRCNoR0 }, },</td></tr>
<tr><th id="6336">6336</th><td>  { <var>6523</var> <i>/* lnia */</i>, PPC::ADDPCIS, Convert__RegG8RC1_0__imm_95_0, AMFBS_None, { MCK_RegG8RC }, },</td></tr>
<tr><th id="6337">6337</th><td>  { <var>6528</var> <i>/* lswi */</i>, PPC::LSWI, Convert__RegGPRC1_0__RegGPRC1_1__U5Imm1_2, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC, MCK_U5Imm }, },</td></tr>
<tr><th id="6338">6338</th><td>  { <var>6533</var> <i>/* lvebx */</i>, PPC::LVEBX, Convert__RegVRRC1_0__RegGxRCNoR01_1__RegGxRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="6339">6339</th><td>  { <var>6539</var> <i>/* lvehx */</i>, PPC::LVEHX, Convert__RegVRRC1_0__RegGxRCNoR01_1__RegGxRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="6340">6340</th><td>  { <var>6545</var> <i>/* lvewx */</i>, PPC::LVEWX, Convert__RegVRRC1_0__RegGxRCNoR01_1__RegGxRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="6341">6341</th><td>  { <var>6551</var> <i>/* lvsl */</i>, PPC::LVSL, Convert__RegVRRC1_0__RegGxRCNoR01_1__RegGxRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="6342">6342</th><td>  { <var>6556</var> <i>/* lvsr */</i>, PPC::LVSR, Convert__RegVRRC1_0__RegGxRCNoR01_1__RegGxRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="6343">6343</th><td>  { <var>6561</var> <i>/* lvx */</i>, PPC::LVX, Convert__RegVRRC1_0__RegGxRCNoR01_1__RegGxRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="6344">6344</th><td>  { <var>6565</var> <i>/* lvxl */</i>, PPC::LVXL, Convert__RegVRRC1_0__RegGxRCNoR01_1__RegGxRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="6345">6345</th><td>  { <var>6570</var> <i>/* lwa */</i>, PPC::LWA, Convert__RegG8RC1_0__DispRIX1_1__RegGxRCNoR01_2, AMFBS_None, { MCK_RegG8RC, MCK_DispRIX, MCK_RegGxRCNoR0 }, },</td></tr>
<tr><th id="6346">6346</th><td>  { <var>6574</var> <i>/* lwarx */</i>, PPC::LWARX, Convert__RegGPRC1_0__RegGxRCNoR01_1__RegGxRC1_2, AMFBS_None, { MCK_RegGPRC, MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="6347">6347</th><td>  { <var>6574</var> <i>/* lwarx */</i>, PPC::LWARXL, Convert__RegGPRC1_0__RegGxRCNoR01_1__RegGxRC1_2, AMFBS_None, { MCK_RegGPRC, MCK_RegGxRCNoR0, MCK_RegGxRC, MCK_1 }, },</td></tr>
<tr><th id="6348">6348</th><td>  { <var>6580</var> <i>/* lwat */</i>, PPC::LWAT, Convert__RegGPRC1_0__RegGPRC1_1__U5Imm1_2, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC, MCK_U5Imm }, },</td></tr>
<tr><th id="6349">6349</th><td>  { <var>6585</var> <i>/* lwaux */</i>, PPC::LWAUX, Convert__RegG8RC1_0__imm_95_0__RegGxRCNoR01_1__RegGxRC1_2, AMFBS_None, { MCK_RegG8RC, MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="6350">6350</th><td>  { <var>6591</var> <i>/* lwax */</i>, PPC::LWAX, Convert__RegG8RC1_0__RegGxRCNoR01_1__RegGxRC1_2, AMFBS_None, { MCK_RegG8RC, MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="6351">6351</th><td>  { <var>6596</var> <i>/* lwbrx */</i>, PPC::LWBRX, Convert__RegGPRC1_0__RegGxRCNoR01_1__RegGxRC1_2, AMFBS_None, { MCK_RegGPRC, MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="6352">6352</th><td>  { <var>6602</var> <i>/* lwepx */</i>, PPC::LWEPX, Convert__RegGPRC1_0__RegGxRCNoR01_1__RegGxRC1_2, AMFBS_None, { MCK_RegGPRC, MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="6353">6353</th><td>  { <var>6608</var> <i>/* lwsync */</i>, PPC::SYNC, Convert__imm_95_1, AMFBS_None, {  }, },</td></tr>
<tr><th id="6354">6354</th><td>  { <var>6615</var> <i>/* lwz */</i>, PPC::LWZ, Convert__RegGPRC1_0__DispRI1_1__RegGxRCNoR01_2, AMFBS_None, { MCK_RegGPRC, MCK_DispRI, MCK_RegGxRCNoR0 }, },</td></tr>
<tr><th id="6355">6355</th><td>  { <var>6615</var> <i>/* lwz */</i>, PPC::SPELWZ, Convert__RegSPE4RC1_0__DispRI1_1__RegGxRCNoR01_2, AMFBS_None, { MCK_RegSPE4RC, MCK_DispRI, MCK_RegGxRCNoR0 }, },</td></tr>
<tr><th id="6356">6356</th><td>  { <var>6619</var> <i>/* lwzcix */</i>, PPC::LWZCIX, Convert__RegGPRC1_0__RegGPRC1_1__RegGPRC1_2, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="6357">6357</th><td>  { <var>6626</var> <i>/* lwzu */</i>, PPC::LWZU, Convert__RegGPRC1_0__imm_95_0__DispRI1_1__RegGxRCNoR01_2, AMFBS_None, { MCK_RegGPRC, MCK_DispRI, MCK_RegGxRCNoR0 }, },</td></tr>
<tr><th id="6358">6358</th><td>  { <var>6631</var> <i>/* lwzux */</i>, PPC::LWZUX, Convert__RegGPRC1_0__imm_95_0__RegGxRCNoR01_1__RegGxRC1_2, AMFBS_None, { MCK_RegGPRC, MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="6359">6359</th><td>  { <var>6637</var> <i>/* lwzx */</i>, PPC::LWZXTLS_, Convert__RegG8RC1_0__RegGxRCNoR01_1__TLSReg1_2, AMFBS_None, { MCK_RegG8RC, MCK_RegGxRCNoR0, MCK_TLSReg }, },</td></tr>
<tr><th id="6360">6360</th><td>  { <var>6637</var> <i>/* lwzx */</i>, PPC::LWZX, Convert__RegGPRC1_0__RegGxRCNoR01_1__RegGxRC1_2, AMFBS_None, { MCK_RegGPRC, MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="6361">6361</th><td>  { <var>6637</var> <i>/* lwzx */</i>, PPC::SPELWZX, Convert__RegSPE4RC1_0__RegGxRCNoR01_1__RegGxRC1_2, AMFBS_None, { MCK_RegSPE4RC, MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="6362">6362</th><td>  { <var>6642</var> <i>/* lxsd */</i>, PPC::LXSD, Convert__RegVFRC1_0__DispRIX1_1__RegGxRCNoR01_2, AMFBS_None, { MCK_RegVFRC, MCK_DispRIX, MCK_RegGxRCNoR0 }, },</td></tr>
<tr><th id="6363">6363</th><td>  { <var>6647</var> <i>/* lxsdx */</i>, PPC::LXSDX, Convert__RegVSFRC1_0__RegGxRCNoR01_1__RegGxRC1_2, AMFBS_None, { MCK_RegVSFRC, MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="6364">6364</th><td>  { <var>6653</var> <i>/* lxsibzx */</i>, PPC::LXSIBZX, Convert__RegVSFRC1_0__RegGxRCNoR01_1__RegGxRC1_2, AMFBS_None, { MCK_RegVSFRC, MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="6365">6365</th><td>  { <var>6661</var> <i>/* lxsihzx */</i>, PPC::LXSIHZX, Convert__RegVSFRC1_0__RegGxRCNoR01_1__RegGxRC1_2, AMFBS_None, { MCK_RegVSFRC, MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="6366">6366</th><td>  { <var>6669</var> <i>/* lxsiwax */</i>, PPC::LXSIWAX, Convert__RegVSFRC1_0__RegGxRCNoR01_1__RegGxRC1_2, AMFBS_None, { MCK_RegVSFRC, MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="6367">6367</th><td>  { <var>6677</var> <i>/* lxsiwzx */</i>, PPC::LXSIWZX, Convert__RegVSFRC1_0__RegGxRCNoR01_1__RegGxRC1_2, AMFBS_None, { MCK_RegVSFRC, MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="6368">6368</th><td>  { <var>6685</var> <i>/* lxssp */</i>, PPC::LXSSP, Convert__RegVFRC1_0__DispRIX1_1__RegGxRCNoR01_2, AMFBS_None, { MCK_RegVFRC, MCK_DispRIX, MCK_RegGxRCNoR0 }, },</td></tr>
<tr><th id="6369">6369</th><td>  { <var>6691</var> <i>/* lxsspx */</i>, PPC::LXSSPX, Convert__RegVSSRC1_0__RegGxRCNoR01_1__RegGxRC1_2, AMFBS_None, { MCK_RegVSSRC, MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="6370">6370</th><td>  { <var>6698</var> <i>/* lxv */</i>, PPC::LXV, Convert__RegVSRC1_0__DispRIX161_1__RegGxRCNoR01_2, AMFBS_None, { MCK_RegVSRC, MCK_DispRIX16, MCK_RegGxRCNoR0 }, },</td></tr>
<tr><th id="6371">6371</th><td>  { <var>6702</var> <i>/* lxvb16x */</i>, PPC::LXVB16X, Convert__RegVSRC1_0__RegGxRCNoR01_1__RegGxRC1_2, AMFBS_None, { MCK_RegVSRC, MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="6372">6372</th><td>  { <var>6710</var> <i>/* lxvd2x */</i>, PPC::LXVD2X, Convert__RegVSRC1_0__RegGxRCNoR01_1__RegGxRC1_2, AMFBS_None, { MCK_RegVSRC, MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="6373">6373</th><td>  { <var>6717</var> <i>/* lxvdsx */</i>, PPC::LXVDSX, Convert__RegVSRC1_0__RegGxRCNoR01_1__RegGxRC1_2, AMFBS_None, { MCK_RegVSRC, MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="6374">6374</th><td>  { <var>6724</var> <i>/* lxvh8x */</i>, PPC::LXVH8X, Convert__RegVSRC1_0__RegGxRCNoR01_1__RegGxRC1_2, AMFBS_None, { MCK_RegVSRC, MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="6375">6375</th><td>  { <var>6731</var> <i>/* lxvl */</i>, PPC::LXVL, Convert__RegVSRC1_0__Imm1_1__RegG8RC1_2, AMFBS_None, { MCK_RegVSRC, MCK_Imm, MCK_RegG8RC }, },</td></tr>
<tr><th id="6376">6376</th><td>  { <var>6736</var> <i>/* lxvll */</i>, PPC::LXVLL, Convert__RegVSRC1_0__Imm1_1__RegG8RC1_2, AMFBS_None, { MCK_RegVSRC, MCK_Imm, MCK_RegG8RC }, },</td></tr>
<tr><th id="6377">6377</th><td>  { <var>6742</var> <i>/* lxvp */</i>, PPC::LXVP, Convert__RegVSRpRC1_0__DispRIX161_1__RegGxRCNoR01_2, AMFBS_None, { MCK_RegVSRpRC, MCK_DispRIX16, MCK_RegGxRCNoR0 }, },</td></tr>
<tr><th id="6378">6378</th><td>  { <var>6747</var> <i>/* lxvpx */</i>, PPC::LXVPX, Convert__RegVSRpRC1_0__RegGxRCNoR01_1__RegGxRC1_2, AMFBS_None, { MCK_RegVSRpRC, MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="6379">6379</th><td>  { <var>6753</var> <i>/* lxvrbx */</i>, PPC::LXVRBX, Convert__RegVSRC1_0__RegGxRCNoR01_1__RegGxRC1_2, AMFBS_None, { MCK_RegVSRC, MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="6380">6380</th><td>  { <var>6760</var> <i>/* lxvrdx */</i>, PPC::LXVRDX, Convert__RegVSRC1_0__RegGxRCNoR01_1__RegGxRC1_2, AMFBS_None, { MCK_RegVSRC, MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="6381">6381</th><td>  { <var>6767</var> <i>/* lxvrhx */</i>, PPC::LXVRHX, Convert__RegVSRC1_0__RegGxRCNoR01_1__RegGxRC1_2, AMFBS_None, { MCK_RegVSRC, MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="6382">6382</th><td>  { <var>6774</var> <i>/* lxvrwx */</i>, PPC::LXVRWX, Convert__RegVSRC1_0__RegGxRCNoR01_1__RegGxRC1_2, AMFBS_None, { MCK_RegVSRC, MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="6383">6383</th><td>  { <var>6781</var> <i>/* lxvw4x */</i>, PPC::LXVW4X, Convert__RegVSRC1_0__RegGxRCNoR01_1__RegGxRC1_2, AMFBS_None, { MCK_RegVSRC, MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="6384">6384</th><td>  { <var>6788</var> <i>/* lxvwsx */</i>, PPC::LXVWSX, Convert__RegVSRC1_0__RegGxRCNoR01_1__RegGxRC1_2, AMFBS_None, { MCK_RegVSRC, MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="6385">6385</th><td>  { <var>6795</var> <i>/* lxvx */</i>, PPC::LXVX, Convert__RegVSRC1_0__RegGxRCNoR01_1__RegGxRC1_2, AMFBS_None, { MCK_RegVSRC, MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="6386">6386</th><td>  { <var>6800</var> <i>/* maddhd */</i>, PPC::MADDHD, Convert__RegG8RC1_0__RegG8RC1_1__RegG8RC1_2__RegG8RC1_3, AMFBS_None, { MCK_RegG8RC, MCK_RegG8RC, MCK_RegG8RC, MCK_RegG8RC }, },</td></tr>
<tr><th id="6387">6387</th><td>  { <var>6807</var> <i>/* maddhdu */</i>, PPC::MADDHDU, Convert__RegG8RC1_0__RegG8RC1_1__RegG8RC1_2__RegG8RC1_3, AMFBS_None, { MCK_RegG8RC, MCK_RegG8RC, MCK_RegG8RC, MCK_RegG8RC }, },</td></tr>
<tr><th id="6388">6388</th><td>  { <var>6815</var> <i>/* maddld */</i>, PPC::MADDLD, Convert__RegGPRC1_0__RegGPRC1_1__RegGPRC1_2__RegGPRC1_3, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC, MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="6389">6389</th><td>  { <var>6822</var> <i>/* mbar */</i>, PPC::MBAR, Convert__imm_95_0, AMFBS_None, {  }, },</td></tr>
<tr><th id="6390">6390</th><td>  { <var>6822</var> <i>/* mbar */</i>, PPC::MBAR, Convert__U5Imm1_0, AMFBS_None, { MCK_U5Imm }, },</td></tr>
<tr><th id="6391">6391</th><td>  { <var>6827</var> <i>/* mcrf */</i>, PPC::MCRF, Convert__RegCRRC1_0__RegCRRC1_1, AMFBS_None, { MCK_RegCRRC, MCK_RegCRRC }, },</td></tr>
<tr><th id="6392">6392</th><td>  { <var>6832</var> <i>/* mcrfs */</i>, PPC::MCRFS, Convert__RegCRRC1_0__RegCRRC1_1, AMFBS_None, { MCK_RegCRRC, MCK_RegCRRC }, },</td></tr>
<tr><th id="6393">6393</th><td>  { <var>6838</var> <i>/* mcrxrx */</i>, PPC::MCRXRX, Convert__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="6394">6394</th><td>  { <var>6845</var> <i>/* mfamr */</i>, PPC::MFSPR8, Convert__RegG8RC1_0__imm_95_29, AMFBS_None, { MCK_RegG8RC }, },</td></tr>
<tr><th id="6395">6395</th><td>  { <var>6845</var> <i>/* mfamr */</i>, PPC::MFSPR, Convert__RegGPRC1_0__imm_95_29, AMFBS_None, { MCK_RegGPRC }, },</td></tr>
<tr><th id="6396">6396</th><td>  { <var>6851</var> <i>/* mfasr */</i>, PPC::MFSPR8, Convert__RegG8RC1_0__imm_95_280, AMFBS_None, { MCK_RegG8RC }, },</td></tr>
<tr><th id="6397">6397</th><td>  { <var>6851</var> <i>/* mfasr */</i>, PPC::MFSPR, Convert__RegGPRC1_0__imm_95_280, AMFBS_None, { MCK_RegGPRC }, },</td></tr>
<tr><th id="6398">6398</th><td>  { <var>6857</var> <i>/* mfbhrbe */</i>, PPC::MFBHRBE, Convert__RegGPRC1_0__U10Imm1_1__imm_95_0, AMFBS_None, { MCK_RegGPRC, MCK_U10Imm }, },</td></tr>
<tr><th id="6399">6399</th><td>  { <var>6865</var> <i>/* mfbr0 */</i>, PPC::MFDCR, Convert__RegGPRC1_0__imm_95_128, AMFBS_None, { MCK_RegGPRC }, },</td></tr>
<tr><th id="6400">6400</th><td>  { <var>6871</var> <i>/* mfbr1 */</i>, PPC::MFDCR, Convert__RegGPRC1_0__imm_95_129, AMFBS_None, { MCK_RegGPRC }, },</td></tr>
<tr><th id="6401">6401</th><td>  { <var>6877</var> <i>/* mfbr2 */</i>, PPC::MFDCR, Convert__RegGPRC1_0__imm_95_130, AMFBS_None, { MCK_RegGPRC }, },</td></tr>
<tr><th id="6402">6402</th><td>  { <var>6883</var> <i>/* mfbr3 */</i>, PPC::MFDCR, Convert__RegGPRC1_0__imm_95_131, AMFBS_None, { MCK_RegGPRC }, },</td></tr>
<tr><th id="6403">6403</th><td>  { <var>6889</var> <i>/* mfbr4 */</i>, PPC::MFDCR, Convert__RegGPRC1_0__imm_95_132, AMFBS_None, { MCK_RegGPRC }, },</td></tr>
<tr><th id="6404">6404</th><td>  { <var>6895</var> <i>/* mfbr5 */</i>, PPC::MFDCR, Convert__RegGPRC1_0__imm_95_133, AMFBS_None, { MCK_RegGPRC }, },</td></tr>
<tr><th id="6405">6405</th><td>  { <var>6901</var> <i>/* mfbr6 */</i>, PPC::MFDCR, Convert__RegGPRC1_0__imm_95_134, AMFBS_None, { MCK_RegGPRC }, },</td></tr>
<tr><th id="6406">6406</th><td>  { <var>6907</var> <i>/* mfbr7 */</i>, PPC::MFDCR, Convert__RegGPRC1_0__imm_95_135, AMFBS_None, { MCK_RegGPRC }, },</td></tr>
<tr><th id="6407">6407</th><td>  { <var>6913</var> <i>/* mfcfar */</i>, PPC::MFSPR8, Convert__RegG8RC1_0__imm_95_28, AMFBS_None, { MCK_RegG8RC }, },</td></tr>
<tr><th id="6408">6408</th><td>  { <var>6913</var> <i>/* mfcfar */</i>, PPC::MFSPR, Convert__RegGPRC1_0__imm_95_28, AMFBS_None, { MCK_RegGPRC }, },</td></tr>
<tr><th id="6409">6409</th><td>  { <var>6920</var> <i>/* mfcr */</i>, PPC::MFCR, Convert__RegGPRC1_0, AMFBS_None, { MCK_RegGPRC }, },</td></tr>
<tr><th id="6410">6410</th><td>  { <var>6925</var> <i>/* mfctr */</i>, PPC::MFSPR8, Convert__RegG8RC1_0__imm_95_9, AMFBS_None, { MCK_RegG8RC }, },</td></tr>
<tr><th id="6411">6411</th><td>  { <var>6925</var> <i>/* mfctr */</i>, PPC::MFCTR, Convert__RegGPRC1_0, AMFBS_None, { MCK_RegGPRC }, },</td></tr>
<tr><th id="6412">6412</th><td>  { <var>6925</var> <i>/* mfctr */</i>, PPC::MFSPR, Convert__RegGPRC1_0__imm_95_9, AMFBS_None, { MCK_RegGPRC }, },</td></tr>
<tr><th id="6413">6413</th><td>  { <var>6931</var> <i>/* mfdar */</i>, PPC::MFSPR8, Convert__RegG8RC1_0__imm_95_19, AMFBS_None, { MCK_RegG8RC }, },</td></tr>
<tr><th id="6414">6414</th><td>  { <var>6931</var> <i>/* mfdar */</i>, PPC::MFSPR, Convert__RegGPRC1_0__imm_95_19, AMFBS_None, { MCK_RegGPRC }, },</td></tr>
<tr><th id="6415">6415</th><td>  { <var>6937</var> <i>/* mfdbatl */</i>, PPC::MFSPR, Convert__RegGPRC1_0__imm_95_537, AMFBS_None, { MCK_RegGPRC, MCK_0 }, },</td></tr>
<tr><th id="6416">6416</th><td>  { <var>6937</var> <i>/* mfdbatl */</i>, PPC::MFSPR, Convert__RegGPRC1_0__imm_95_539, AMFBS_None, { MCK_RegGPRC, MCK_1 }, },</td></tr>
<tr><th id="6417">6417</th><td>  { <var>6937</var> <i>/* mfdbatl */</i>, PPC::MFSPR, Convert__RegGPRC1_0__imm_95_541, AMFBS_None, { MCK_RegGPRC, MCK_2 }, },</td></tr>
<tr><th id="6418">6418</th><td>  { <var>6937</var> <i>/* mfdbatl */</i>, PPC::MFSPR, Convert__RegGPRC1_0__imm_95_543, AMFBS_None, { MCK_RegGPRC, MCK_3 }, },</td></tr>
<tr><th id="6419">6419</th><td>  { <var>6945</var> <i>/* mfdbatu */</i>, PPC::MFSPR, Convert__RegGPRC1_0__imm_95_536, AMFBS_None, { MCK_RegGPRC, MCK_0 }, },</td></tr>
<tr><th id="6420">6420</th><td>  { <var>6945</var> <i>/* mfdbatu */</i>, PPC::MFSPR, Convert__RegGPRC1_0__imm_95_538, AMFBS_None, { MCK_RegGPRC, MCK_1 }, },</td></tr>
<tr><th id="6421">6421</th><td>  { <var>6945</var> <i>/* mfdbatu */</i>, PPC::MFSPR, Convert__RegGPRC1_0__imm_95_540, AMFBS_None, { MCK_RegGPRC, MCK_2 }, },</td></tr>
<tr><th id="6422">6422</th><td>  { <var>6945</var> <i>/* mfdbatu */</i>, PPC::MFSPR, Convert__RegGPRC1_0__imm_95_542, AMFBS_None, { MCK_RegGPRC, MCK_3 }, },</td></tr>
<tr><th id="6423">6423</th><td>  { <var>6953</var> <i>/* mfdccr */</i>, PPC::MFSPR, Convert__RegGPRC1_0__imm_95_1018, AMFBS_None, { MCK_RegGPRC }, },</td></tr>
<tr><th id="6424">6424</th><td>  { <var>6960</var> <i>/* mfdcr */</i>, PPC::MFDCR, Convert__RegGPRC1_0__Imm1_1, AMFBS_None, { MCK_RegGPRC, MCK_Imm }, },</td></tr>
<tr><th id="6425">6425</th><td>  { <var>6966</var> <i>/* mfdear */</i>, PPC::MFSPR, Convert__RegGPRC1_0__imm_95_981, AMFBS_None, { MCK_RegGPRC }, },</td></tr>
<tr><th id="6426">6426</th><td>  { <var>6973</var> <i>/* mfdec */</i>, PPC::MFSPR8, Convert__RegG8RC1_0__imm_95_22, AMFBS_None, { MCK_RegG8RC }, },</td></tr>
<tr><th id="6427">6427</th><td>  { <var>6973</var> <i>/* mfdec */</i>, PPC::MFSPR, Convert__RegGPRC1_0__imm_95_22, AMFBS_None, { MCK_RegGPRC }, },</td></tr>
<tr><th id="6428">6428</th><td>  { <var>6979</var> <i>/* mfdscr */</i>, PPC::MFSPR8, Convert__RegG8RC1_0__imm_95_17, AMFBS_None, { MCK_RegG8RC }, },</td></tr>
<tr><th id="6429">6429</th><td>  { <var>6979</var> <i>/* mfdscr */</i>, PPC::MFSPR, Convert__RegGPRC1_0__imm_95_17, AMFBS_None, { MCK_RegGPRC }, },</td></tr>
<tr><th id="6430">6430</th><td>  { <var>6986</var> <i>/* mfdsisr */</i>, PPC::MFSPR8, Convert__RegG8RC1_0__imm_95_18, AMFBS_None, { MCK_RegG8RC }, },</td></tr>
<tr><th id="6431">6431</th><td>  { <var>6986</var> <i>/* mfdsisr */</i>, PPC::MFSPR, Convert__RegGPRC1_0__imm_95_18, AMFBS_None, { MCK_RegGPRC }, },</td></tr>
<tr><th id="6432">6432</th><td>  { <var>6994</var> <i>/* mfesr */</i>, PPC::MFSPR, Convert__RegGPRC1_0__imm_95_980, AMFBS_None, { MCK_RegGPRC }, },</td></tr>
<tr><th id="6433">6433</th><td>  { <var>7000</var> <i>/* mffprd */</i>, PPC::MFVSRD, Convert__RegG8RC1_0__RegF8RC1_1, AMFBS_None, { MCK_RegG8RC, MCK_RegF8RC }, },</td></tr>
<tr><th id="6434">6434</th><td>  { <var>7007</var> <i>/* mffprwz */</i>, PPC::MFVSRWZ, Convert__RegGPRC1_0__RegF8RC1_1, AMFBS_None, { MCK_RegGPRC, MCK_RegF8RC }, },</td></tr>
<tr><th id="6435">6435</th><td>  { <var>7015</var> <i>/* mffs */</i>, PPC::MFFS, Convert__RegF8RC1_0, AMFBS_None, { MCK_RegF8RC }, },</td></tr>
<tr><th id="6436">6436</th><td>  { <var>7015</var> <i>/* mffs */</i>, PPC::MFFS_rec, Convert__RegF8RC1_1, AMFBS_None, { MCK__DOT_, MCK_RegF8RC }, },</td></tr>
<tr><th id="6437">6437</th><td>  { <var>7020</var> <i>/* mffscdrn */</i>, PPC::MFFSCDRN, Convert__RegF8RC1_0__RegF8RC1_1, AMFBS_None, { MCK_RegF8RC, MCK_RegF8RC }, },</td></tr>
<tr><th id="6438">6438</th><td>  { <var>7029</var> <i>/* mffscdrni */</i>, PPC::MFFSCDRNI, Convert__RegF8RC1_0__U3Imm1_1, AMFBS_None, { MCK_RegF8RC, MCK_U3Imm }, },</td></tr>
<tr><th id="6439">6439</th><td>  { <var>7039</var> <i>/* mffsce */</i>, PPC::MFFSCE, Convert__RegF8RC1_0, AMFBS_None, { MCK_RegF8RC }, },</td></tr>
<tr><th id="6440">6440</th><td>  { <var>7046</var> <i>/* mffscrn */</i>, PPC::MFFSCRN, Convert__RegF8RC1_0__RegF8RC1_1, AMFBS_None, { MCK_RegF8RC, MCK_RegF8RC }, },</td></tr>
<tr><th id="6441">6441</th><td>  { <var>7054</var> <i>/* mffscrni */</i>, PPC::MFFSCRNI, Convert__RegF8RC1_0__U2Imm1_1, AMFBS_None, { MCK_RegF8RC, MCK_U2Imm }, },</td></tr>
<tr><th id="6442">6442</th><td>  { <var>7063</var> <i>/* mffsl */</i>, PPC::MFFSL, Convert__RegF8RC1_0, AMFBS_None, { MCK_RegF8RC }, },</td></tr>
<tr><th id="6443">6443</th><td>  { <var>7069</var> <i>/* mfibatl */</i>, PPC::MFSPR, Convert__RegGPRC1_0__imm_95_529, AMFBS_None, { MCK_RegGPRC, MCK_0 }, },</td></tr>
<tr><th id="6444">6444</th><td>  { <var>7069</var> <i>/* mfibatl */</i>, PPC::MFSPR, Convert__RegGPRC1_0__imm_95_531, AMFBS_None, { MCK_RegGPRC, MCK_1 }, },</td></tr>
<tr><th id="6445">6445</th><td>  { <var>7069</var> <i>/* mfibatl */</i>, PPC::MFSPR, Convert__RegGPRC1_0__imm_95_533, AMFBS_None, { MCK_RegGPRC, MCK_2 }, },</td></tr>
<tr><th id="6446">6446</th><td>  { <var>7069</var> <i>/* mfibatl */</i>, PPC::MFSPR, Convert__RegGPRC1_0__imm_95_535, AMFBS_None, { MCK_RegGPRC, MCK_3 }, },</td></tr>
<tr><th id="6447">6447</th><td>  { <var>7077</var> <i>/* mfibatu */</i>, PPC::MFSPR, Convert__RegGPRC1_0__imm_95_528, AMFBS_None, { MCK_RegGPRC, MCK_0 }, },</td></tr>
<tr><th id="6448">6448</th><td>  { <var>7077</var> <i>/* mfibatu */</i>, PPC::MFSPR, Convert__RegGPRC1_0__imm_95_530, AMFBS_None, { MCK_RegGPRC, MCK_1 }, },</td></tr>
<tr><th id="6449">6449</th><td>  { <var>7077</var> <i>/* mfibatu */</i>, PPC::MFSPR, Convert__RegGPRC1_0__imm_95_532, AMFBS_None, { MCK_RegGPRC, MCK_2 }, },</td></tr>
<tr><th id="6450">6450</th><td>  { <var>7077</var> <i>/* mfibatu */</i>, PPC::MFSPR, Convert__RegGPRC1_0__imm_95_534, AMFBS_None, { MCK_RegGPRC, MCK_3 }, },</td></tr>
<tr><th id="6451">6451</th><td>  { <var>7085</var> <i>/* mficcr */</i>, PPC::MFSPR, Convert__RegGPRC1_0__imm_95_1019, AMFBS_None, { MCK_RegGPRC }, },</td></tr>
<tr><th id="6452">6452</th><td>  { <var>7092</var> <i>/* mflr */</i>, PPC::MFSPR8, Convert__RegG8RC1_0__imm_95_8, AMFBS_None, { MCK_RegG8RC }, },</td></tr>
<tr><th id="6453">6453</th><td>  { <var>7092</var> <i>/* mflr */</i>, PPC::MFLR, Convert__RegGPRC1_0, AMFBS_None, { MCK_RegGPRC }, },</td></tr>
<tr><th id="6454">6454</th><td>  { <var>7092</var> <i>/* mflr */</i>, PPC::MFSPR, Convert__RegGPRC1_0__imm_95_8, AMFBS_None, { MCK_RegGPRC }, },</td></tr>
<tr><th id="6455">6455</th><td>  { <var>7097</var> <i>/* mfmsr */</i>, PPC::MFMSR, Convert__RegGPRC1_0, AMFBS_None, { MCK_RegGPRC }, },</td></tr>
<tr><th id="6456">6456</th><td>  { <var>7103</var> <i>/* mfocrf */</i>, PPC::MFOCRF, Convert__RegGPRC1_0__CRBitMask1_1, AMFBS_None, { MCK_RegGPRC, MCK_CRBitMask }, },</td></tr>
<tr><th id="6457">6457</th><td>  { <var>7110</var> <i>/* mfpid */</i>, PPC::MFSPR, Convert__RegGPRC1_0__imm_95_48, AMFBS_None, { MCK_RegGPRC }, },</td></tr>
<tr><th id="6458">6458</th><td>  { <var>7116</var> <i>/* mfpmr */</i>, PPC::MFPMR, Convert__RegGPRC1_0__Imm1_1, AMFBS_None, { MCK_RegGPRC, MCK_Imm }, },</td></tr>
<tr><th id="6459">6459</th><td>  { <var>7122</var> <i>/* mfppr */</i>, PPC::MFSPR, Convert__RegGPRC1_0__imm_95_896, AMFBS_None, { MCK_RegGPRC }, },</td></tr>
<tr><th id="6460">6460</th><td>  { <var>7128</var> <i>/* mfpvr */</i>, PPC::MFSPR8, Convert__RegG8RC1_0__imm_95_287, AMFBS_None, { MCK_RegG8RC }, },</td></tr>
<tr><th id="6461">6461</th><td>  { <var>7128</var> <i>/* mfpvr */</i>, PPC::MFSPR, Convert__RegGPRC1_0__imm_95_287, AMFBS_None, { MCK_RegGPRC }, },</td></tr>
<tr><th id="6462">6462</th><td>  { <var>7134</var> <i>/* mfrtcl */</i>, PPC::MFSPR8, Convert__RegG8RC1_0__imm_95_5, AMFBS_None, { MCK_RegG8RC }, },</td></tr>
<tr><th id="6463">6463</th><td>  { <var>7134</var> <i>/* mfrtcl */</i>, PPC::MFSPR, Convert__RegGPRC1_0__imm_95_5, AMFBS_None, { MCK_RegGPRC }, },</td></tr>
<tr><th id="6464">6464</th><td>  { <var>7141</var> <i>/* mfrtcu */</i>, PPC::MFSPR8, Convert__RegG8RC1_0__imm_95_4, AMFBS_None, { MCK_RegG8RC }, },</td></tr>
<tr><th id="6465">6465</th><td>  { <var>7141</var> <i>/* mfrtcu */</i>, PPC::MFSPR, Convert__RegGPRC1_0__imm_95_4, AMFBS_None, { MCK_RegGPRC }, },</td></tr>
<tr><th id="6466">6466</th><td>  { <var>7148</var> <i>/* mfsdr1 */</i>, PPC::MFSPR8, Convert__RegG8RC1_0__imm_95_25, AMFBS_None, { MCK_RegG8RC }, },</td></tr>
<tr><th id="6467">6467</th><td>  { <var>7148</var> <i>/* mfsdr1 */</i>, PPC::MFSPR, Convert__RegGPRC1_0__imm_95_25, AMFBS_None, { MCK_RegGPRC }, },</td></tr>
<tr><th id="6468">6468</th><td>  { <var>7155</var> <i>/* mfspefscr */</i>, PPC::MFSPR8, Convert__RegG8RC1_0__imm_95_512, AMFBS_None, { MCK_RegG8RC }, },</td></tr>
<tr><th id="6469">6469</th><td>  { <var>7155</var> <i>/* mfspefscr */</i>, PPC::MFSPR, Convert__RegGPRC1_0__imm_95_512, AMFBS_None, { MCK_RegGPRC }, },</td></tr>
<tr><th id="6470">6470</th><td>  { <var>7165</var> <i>/* mfspr */</i>, PPC::MFSPR, Convert__RegGPRC1_0__Imm1_1, AMFBS_None, { MCK_RegGPRC, MCK_Imm }, },</td></tr>
<tr><th id="6471">6471</th><td>  { <var>7171</var> <i>/* mfsprg */</i>, PPC::MFSPR8, Convert__RegG8RC1_0__imm_95_272, AMFBS_None, { MCK_RegG8RC, MCK_0 }, },</td></tr>
<tr><th id="6472">6472</th><td>  { <var>7171</var> <i>/* mfsprg */</i>, PPC::MFSPR8, Convert__RegG8RC1_0__imm_95_273, AMFBS_None, { MCK_RegG8RC, MCK_1 }, },</td></tr>
<tr><th id="6473">6473</th><td>  { <var>7171</var> <i>/* mfsprg */</i>, PPC::MFSPR8, Convert__RegG8RC1_0__imm_95_274, AMFBS_None, { MCK_RegG8RC, MCK_2 }, },</td></tr>
<tr><th id="6474">6474</th><td>  { <var>7171</var> <i>/* mfsprg */</i>, PPC::MFSPR8, Convert__RegG8RC1_0__imm_95_275, AMFBS_None, { MCK_RegG8RC, MCK_3 }, },</td></tr>
<tr><th id="6475">6475</th><td>  { <var>7171</var> <i>/* mfsprg */</i>, PPC::MFSPR, Convert__RegGPRC1_0__imm_95_272, AMFBS_None, { MCK_RegGPRC, MCK_0 }, },</td></tr>
<tr><th id="6476">6476</th><td>  { <var>7171</var> <i>/* mfsprg */</i>, PPC::MFSPR, Convert__RegGPRC1_0__imm_95_273, AMFBS_None, { MCK_RegGPRC, MCK_1 }, },</td></tr>
<tr><th id="6477">6477</th><td>  { <var>7171</var> <i>/* mfsprg */</i>, PPC::MFSPR, Convert__RegGPRC1_0__imm_95_274, AMFBS_None, { MCK_RegGPRC, MCK_2 }, },</td></tr>
<tr><th id="6478">6478</th><td>  { <var>7171</var> <i>/* mfsprg */</i>, PPC::MFSPR, Convert__RegGPRC1_0__imm_95_275, AMFBS_None, { MCK_RegGPRC, MCK_3 }, },</td></tr>
<tr><th id="6479">6479</th><td>  { <var>7171</var> <i>/* mfsprg */</i>, PPC::MFSPR, Convert__RegGPRC1_0__imm_95_260, AMFBS_None, { MCK_RegGPRC, MCK_4 }, },</td></tr>
<tr><th id="6480">6480</th><td>  { <var>7171</var> <i>/* mfsprg */</i>, PPC::MFSPR, Convert__RegGPRC1_0__imm_95_261, AMFBS_None, { MCK_RegGPRC, MCK_5 }, },</td></tr>
<tr><th id="6481">6481</th><td>  { <var>7171</var> <i>/* mfsprg */</i>, PPC::MFSPR, Convert__RegGPRC1_0__imm_95_262, AMFBS_None, { MCK_RegGPRC, MCK_6 }, },</td></tr>
<tr><th id="6482">6482</th><td>  { <var>7171</var> <i>/* mfsprg */</i>, PPC::MFSPR, Convert__RegGPRC1_0__imm_95_263, AMFBS_None, { MCK_RegGPRC, MCK_7 }, },</td></tr>
<tr><th id="6483">6483</th><td>  { <var>7178</var> <i>/* mfsprg0 */</i>, PPC::MFSPR8, Convert__RegG8RC1_0__imm_95_272, AMFBS_None, { MCK_RegG8RC }, },</td></tr>
<tr><th id="6484">6484</th><td>  { <var>7178</var> <i>/* mfsprg0 */</i>, PPC::MFSPR, Convert__RegGPRC1_0__imm_95_272, AMFBS_None, { MCK_RegGPRC }, },</td></tr>
<tr><th id="6485">6485</th><td>  { <var>7186</var> <i>/* mfsprg1 */</i>, PPC::MFSPR8, Convert__RegG8RC1_0__imm_95_273, AMFBS_None, { MCK_RegG8RC }, },</td></tr>
<tr><th id="6486">6486</th><td>  { <var>7186</var> <i>/* mfsprg1 */</i>, PPC::MFSPR, Convert__RegGPRC1_0__imm_95_273, AMFBS_None, { MCK_RegGPRC }, },</td></tr>
<tr><th id="6487">6487</th><td>  { <var>7194</var> <i>/* mfsprg2 */</i>, PPC::MFSPR8, Convert__RegG8RC1_0__imm_95_274, AMFBS_None, { MCK_RegG8RC }, },</td></tr>
<tr><th id="6488">6488</th><td>  { <var>7194</var> <i>/* mfsprg2 */</i>, PPC::MFSPR, Convert__RegGPRC1_0__imm_95_274, AMFBS_None, { MCK_RegGPRC }, },</td></tr>
<tr><th id="6489">6489</th><td>  { <var>7202</var> <i>/* mfsprg3 */</i>, PPC::MFSPR8, Convert__RegG8RC1_0__imm_95_275, AMFBS_None, { MCK_RegG8RC }, },</td></tr>
<tr><th id="6490">6490</th><td>  { <var>7202</var> <i>/* mfsprg3 */</i>, PPC::MFSPR, Convert__RegGPRC1_0__imm_95_275, AMFBS_None, { MCK_RegGPRC }, },</td></tr>
<tr><th id="6491">6491</th><td>  { <var>7210</var> <i>/* mfsprg4 */</i>, PPC::MFSPR, Convert__RegGPRC1_0__imm_95_260, AMFBS_None, { MCK_RegGPRC }, },</td></tr>
<tr><th id="6492">6492</th><td>  { <var>7218</var> <i>/* mfsprg5 */</i>, PPC::MFSPR, Convert__RegGPRC1_0__imm_95_261, AMFBS_None, { MCK_RegGPRC }, },</td></tr>
<tr><th id="6493">6493</th><td>  { <var>7226</var> <i>/* mfsprg6 */</i>, PPC::MFSPR, Convert__RegGPRC1_0__imm_95_262, AMFBS_None, { MCK_RegGPRC }, },</td></tr>
<tr><th id="6494">6494</th><td>  { <var>7234</var> <i>/* mfsprg7 */</i>, PPC::MFSPR, Convert__RegGPRC1_0__imm_95_263, AMFBS_None, { MCK_RegGPRC }, },</td></tr>
<tr><th id="6495">6495</th><td>  { <var>7242</var> <i>/* mfsr */</i>, PPC::MFSR, Convert__RegGPRC1_0__U4Imm1_1, AMFBS_None, { MCK_RegGPRC, MCK_U4Imm }, },</td></tr>
<tr><th id="6496">6496</th><td>  { <var>7247</var> <i>/* mfsrin */</i>, PPC::MFSRIN, Convert__RegGPRC1_0__RegGPRC1_1, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="6497">6497</th><td>  { <var>7254</var> <i>/* mfsrr0 */</i>, PPC::MFSPR8, Convert__RegG8RC1_0__imm_95_26, AMFBS_None, { MCK_RegG8RC }, },</td></tr>
<tr><th id="6498">6498</th><td>  { <var>7254</var> <i>/* mfsrr0 */</i>, PPC::MFSPR, Convert__RegGPRC1_0__imm_95_26, AMFBS_None, { MCK_RegGPRC }, },</td></tr>
<tr><th id="6499">6499</th><td>  { <var>7261</var> <i>/* mfsrr1 */</i>, PPC::MFSPR8, Convert__RegG8RC1_0__imm_95_27, AMFBS_None, { MCK_RegG8RC }, },</td></tr>
<tr><th id="6500">6500</th><td>  { <var>7261</var> <i>/* mfsrr1 */</i>, PPC::MFSPR, Convert__RegGPRC1_0__imm_95_27, AMFBS_None, { MCK_RegGPRC }, },</td></tr>
<tr><th id="6501">6501</th><td>  { <var>7268</var> <i>/* mfsrr2 */</i>, PPC::MFSPR, Convert__RegGPRC1_0__imm_95_990, AMFBS_None, { MCK_RegGPRC }, },</td></tr>
<tr><th id="6502">6502</th><td>  { <var>7275</var> <i>/* mfsrr3 */</i>, PPC::MFSPR, Convert__RegGPRC1_0__imm_95_991, AMFBS_None, { MCK_RegGPRC }, },</td></tr>
<tr><th id="6503">6503</th><td>  { <var>7282</var> <i>/* mftb */</i>, PPC::MFTB, Convert__RegGPRC1_0__imm_95_268, AMFBS_None, { MCK_RegGPRC }, },</td></tr>
<tr><th id="6504">6504</th><td>  { <var>7282</var> <i>/* mftb */</i>, PPC::MFTB, Convert__RegGPRC1_0__Imm1_1, AMFBS_None, { MCK_RegGPRC, MCK_Imm }, },</td></tr>
<tr><th id="6505">6505</th><td>  { <var>7287</var> <i>/* mftbhi */</i>, PPC::MFSPR, Convert__RegGPRC1_0__imm_95_988, AMFBS_None, { MCK_RegGPRC }, },</td></tr>
<tr><th id="6506">6506</th><td>  { <var>7294</var> <i>/* mftbl */</i>, PPC::MFTB, Convert__RegGPRC1_0__imm_95_268, AMFBS_None, { MCK_RegGPRC }, },</td></tr>
<tr><th id="6507">6507</th><td>  { <var>7300</var> <i>/* mftblo */</i>, PPC::MFSPR, Convert__RegGPRC1_0__imm_95_989, AMFBS_None, { MCK_RegGPRC }, },</td></tr>
<tr><th id="6508">6508</th><td>  { <var>7307</var> <i>/* mftbu */</i>, PPC::MFTB, Convert__RegGPRC1_0__imm_95_269, AMFBS_None, { MCK_RegGPRC }, },</td></tr>
<tr><th id="6509">6509</th><td>  { <var>7313</var> <i>/* mftcr */</i>, PPC::MFSPR, Convert__RegGPRC1_0__imm_95_986, AMFBS_None, { MCK_RegGPRC }, },</td></tr>
<tr><th id="6510">6510</th><td>  { <var>7319</var> <i>/* mfuamr */</i>, PPC::MFSPR8, Convert__RegG8RC1_0__imm_95_13, AMFBS_None, { MCK_RegG8RC }, },</td></tr>
<tr><th id="6511">6511</th><td>  { <var>7319</var> <i>/* mfuamr */</i>, PPC::MFSPR, Convert__RegGPRC1_0__imm_95_13, AMFBS_None, { MCK_RegGPRC }, },</td></tr>
<tr><th id="6512">6512</th><td>  { <var>7326</var> <i>/* mfudscr */</i>, PPC::MFSPR8, Convert__RegG8RC1_0__imm_95_3, AMFBS_ModernAs, { MCK_RegG8RC }, },</td></tr>
<tr><th id="6513">6513</th><td>  { <var>7326</var> <i>/* mfudscr */</i>, PPC::MFSPR, Convert__RegGPRC1_0__imm_95_3, AMFBS_ModernAs, { MCK_RegGPRC }, },</td></tr>
<tr><th id="6514">6514</th><td>  { <var>7334</var> <i>/* mfvrd */</i>, PPC::MFVRD, Convert__RegG8RC1_0__RegVRRC1_1, AMFBS_None, { MCK_RegG8RC, MCK_RegVRRC }, },</td></tr>
<tr><th id="6515">6515</th><td>  { <var>7340</var> <i>/* mfvrsave */</i>, PPC::MFVRSAVE, Convert__RegGPRC1_0, AMFBS_None, { MCK_RegGPRC }, },</td></tr>
<tr><th id="6516">6516</th><td>  { <var>7349</var> <i>/* mfvrwz */</i>, PPC::MFVRWZ, Convert__RegGPRC1_0__RegVRRC1_1, AMFBS_None, { MCK_RegGPRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="6517">6517</th><td>  { <var>7356</var> <i>/* mfvscr */</i>, PPC::MFVSCR, Convert__RegVRRC1_0, AMFBS_None, { MCK_RegVRRC }, },</td></tr>
<tr><th id="6518">6518</th><td>  { <var>7363</var> <i>/* mfvsrd */</i>, PPC::MFVSRD, Convert__RegG8RC1_0__RegVSFRC1_1, AMFBS_None, { MCK_RegG8RC, MCK_RegVSFRC }, },</td></tr>
<tr><th id="6519">6519</th><td>  { <var>7370</var> <i>/* mfvsrld */</i>, PPC::MFVSRLD, Convert__RegG8RC1_0__RegVSRC1_1, AMFBS_None, { MCK_RegG8RC, MCK_RegVSRC }, },</td></tr>
<tr><th id="6520">6520</th><td>  { <var>7378</var> <i>/* mfvsrwz */</i>, PPC::MFVSRWZ, Convert__RegGPRC1_0__RegVSFRC1_1, AMFBS_None, { MCK_RegGPRC, MCK_RegVSFRC }, },</td></tr>
<tr><th id="6521">6521</th><td>  { <var>7386</var> <i>/* mfxer */</i>, PPC::MFSPR8, Convert__RegG8RC1_0__imm_95_1, AMFBS_None, { MCK_RegG8RC }, },</td></tr>
<tr><th id="6522">6522</th><td>  { <var>7386</var> <i>/* mfxer */</i>, PPC::MFSPR, Convert__RegGPRC1_0__imm_95_1, AMFBS_None, { MCK_RegGPRC }, },</td></tr>
<tr><th id="6523">6523</th><td>  { <var>7392</var> <i>/* modsd */</i>, PPC::MODSD, Convert__RegG8RC1_0__RegG8RC1_1__RegG8RC1_2, AMFBS_None, { MCK_RegG8RC, MCK_RegG8RC, MCK_RegG8RC }, },</td></tr>
<tr><th id="6524">6524</th><td>  { <var>7398</var> <i>/* modsw */</i>, PPC::MODSW, Convert__RegGPRC1_0__RegGPRC1_1__RegGPRC1_2, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="6525">6525</th><td>  { <var>7404</var> <i>/* modud */</i>, PPC::MODUD, Convert__RegG8RC1_0__RegG8RC1_1__RegG8RC1_2, AMFBS_None, { MCK_RegG8RC, MCK_RegG8RC, MCK_RegG8RC }, },</td></tr>
<tr><th id="6526">6526</th><td>  { <var>7410</var> <i>/* moduw */</i>, PPC::MODUW, Convert__RegGPRC1_0__RegGPRC1_1__RegGPRC1_2, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="6527">6527</th><td>  { <var>7416</var> <i>/* mr */</i>, PPC::OR8, Convert__RegG8RC1_0__RegG8RC1_1__RegG8RC1_1, AMFBS_None, { MCK_RegG8RC, MCK_RegG8RC }, },</td></tr>
<tr><th id="6528">6528</th><td>  { <var>7416</var> <i>/* mr */</i>, PPC::OR, Convert__RegGPRC1_0__RegGPRC1_1__RegGPRC1_1, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="6529">6529</th><td>  { <var>7416</var> <i>/* mr */</i>, PPC::OR8_rec, Convert__RegG8RC1_1__RegG8RC1_2__RegG8RC1_2, AMFBS_None, { MCK__DOT_, MCK_RegG8RC, MCK_RegG8RC }, },</td></tr>
<tr><th id="6530">6530</th><td>  { <var>7416</var> <i>/* mr */</i>, PPC::OR_rec, Convert__RegGPRC1_1__RegGPRC1_2__RegGPRC1_2, AMFBS_None, { MCK__DOT_, MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="6531">6531</th><td>  { <var>7419</var> <i>/* msgsync */</i>, PPC::MSGSYNC, Convert_NoOperands, AMFBS_None, {  }, },</td></tr>
<tr><th id="6532">6532</th><td>  { <var>7427</var> <i>/* msync */</i>, PPC::SYNC, Convert__imm_95_0, AMFBS_None, {  }, },</td></tr>
<tr><th id="6533">6533</th><td>  { <var>7433</var> <i>/* mtamr */</i>, PPC::MTSPR8, Convert__imm_95_29__RegG8RC1_0, AMFBS_None, { MCK_RegG8RC }, },</td></tr>
<tr><th id="6534">6534</th><td>  { <var>7433</var> <i>/* mtamr */</i>, PPC::MTSPR, Convert__imm_95_29__RegGPRC1_0, AMFBS_None, { MCK_RegGPRC }, },</td></tr>
<tr><th id="6535">6535</th><td>  { <var>7439</var> <i>/* mtasr */</i>, PPC::MTSPR8, Convert__imm_95_280__RegG8RC1_0, AMFBS_None, { MCK_RegG8RC }, },</td></tr>
<tr><th id="6536">6536</th><td>  { <var>7439</var> <i>/* mtasr */</i>, PPC::MTSPR, Convert__imm_95_280__RegGPRC1_0, AMFBS_None, { MCK_RegGPRC }, },</td></tr>
<tr><th id="6537">6537</th><td>  { <var>7445</var> <i>/* mtbr0 */</i>, PPC::MTDCR, Convert__RegGPRC1_0__imm_95_128, AMFBS_None, { MCK_RegGPRC }, },</td></tr>
<tr><th id="6538">6538</th><td>  { <var>7451</var> <i>/* mtbr1 */</i>, PPC::MTDCR, Convert__RegGPRC1_0__imm_95_129, AMFBS_None, { MCK_RegGPRC }, },</td></tr>
<tr><th id="6539">6539</th><td>  { <var>7457</var> <i>/* mtbr2 */</i>, PPC::MTDCR, Convert__RegGPRC1_0__imm_95_130, AMFBS_None, { MCK_RegGPRC }, },</td></tr>
<tr><th id="6540">6540</th><td>  { <var>7463</var> <i>/* mtbr3 */</i>, PPC::MTDCR, Convert__RegGPRC1_0__imm_95_131, AMFBS_None, { MCK_RegGPRC }, },</td></tr>
<tr><th id="6541">6541</th><td>  { <var>7469</var> <i>/* mtbr4 */</i>, PPC::MTDCR, Convert__RegGPRC1_0__imm_95_132, AMFBS_None, { MCK_RegGPRC }, },</td></tr>
<tr><th id="6542">6542</th><td>  { <var>7475</var> <i>/* mtbr5 */</i>, PPC::MTDCR, Convert__RegGPRC1_0__imm_95_133, AMFBS_None, { MCK_RegGPRC }, },</td></tr>
<tr><th id="6543">6543</th><td>  { <var>7481</var> <i>/* mtbr6 */</i>, PPC::MTDCR, Convert__RegGPRC1_0__imm_95_134, AMFBS_None, { MCK_RegGPRC }, },</td></tr>
<tr><th id="6544">6544</th><td>  { <var>7487</var> <i>/* mtbr7 */</i>, PPC::MTDCR, Convert__RegGPRC1_0__imm_95_135, AMFBS_None, { MCK_RegGPRC }, },</td></tr>
<tr><th id="6545">6545</th><td>  { <var>7493</var> <i>/* mtcfar */</i>, PPC::MTSPR8, Convert__imm_95_28__RegG8RC1_0, AMFBS_None, { MCK_RegG8RC }, },</td></tr>
<tr><th id="6546">6546</th><td>  { <var>7493</var> <i>/* mtcfar */</i>, PPC::MTSPR, Convert__imm_95_28__RegGPRC1_0, AMFBS_None, { MCK_RegGPRC }, },</td></tr>
<tr><th id="6547">6547</th><td>  { <var>7500</var> <i>/* mtcr */</i>, PPC::MTCRF8, Convert__imm_95_255__RegG8RC1_0, AMFBS_None, { MCK_RegG8RC }, },</td></tr>
<tr><th id="6548">6548</th><td>  { <var>7500</var> <i>/* mtcr */</i>, PPC::MTCRF, Convert__imm_95_255__RegGPRC1_0, AMFBS_None, { MCK_RegGPRC }, },</td></tr>
<tr><th id="6549">6549</th><td>  { <var>7505</var> <i>/* mtcrf */</i>, PPC::MTCRF, Convert__Imm1_0__RegGPRC1_1, AMFBS_None, { MCK_Imm, MCK_RegGPRC }, },</td></tr>
<tr><th id="6550">6550</th><td>  { <var>7511</var> <i>/* mtctr */</i>, PPC::MTSPR8, Convert__imm_95_9__RegG8RC1_0, AMFBS_None, { MCK_RegG8RC }, },</td></tr>
<tr><th id="6551">6551</th><td>  { <var>7511</var> <i>/* mtctr */</i>, PPC::MTCTR, Convert__RegGPRC1_0, AMFBS_None, { MCK_RegGPRC }, },</td></tr>
<tr><th id="6552">6552</th><td>  { <var>7511</var> <i>/* mtctr */</i>, PPC::MTSPR, Convert__imm_95_9__RegGPRC1_0, AMFBS_None, { MCK_RegGPRC }, },</td></tr>
<tr><th id="6553">6553</th><td>  { <var>7517</var> <i>/* mtdar */</i>, PPC::MTSPR8, Convert__imm_95_19__RegG8RC1_0, AMFBS_None, { MCK_RegG8RC }, },</td></tr>
<tr><th id="6554">6554</th><td>  { <var>7517</var> <i>/* mtdar */</i>, PPC::MTSPR, Convert__imm_95_19__RegGPRC1_0, AMFBS_None, { MCK_RegGPRC }, },</td></tr>
<tr><th id="6555">6555</th><td>  { <var>7523</var> <i>/* mtdbatl */</i>, PPC::MTSPR, Convert__imm_95_537__RegGPRC1_1, AMFBS_None, { MCK_0, MCK_RegGPRC }, },</td></tr>
<tr><th id="6556">6556</th><td>  { <var>7523</var> <i>/* mtdbatl */</i>, PPC::MTSPR, Convert__imm_95_539__RegGPRC1_1, AMFBS_None, { MCK_1, MCK_RegGPRC }, },</td></tr>
<tr><th id="6557">6557</th><td>  { <var>7523</var> <i>/* mtdbatl */</i>, PPC::MTSPR, Convert__imm_95_541__RegGPRC1_1, AMFBS_None, { MCK_2, MCK_RegGPRC }, },</td></tr>
<tr><th id="6558">6558</th><td>  { <var>7523</var> <i>/* mtdbatl */</i>, PPC::MTSPR, Convert__imm_95_543__RegGPRC1_1, AMFBS_None, { MCK_3, MCK_RegGPRC }, },</td></tr>
<tr><th id="6559">6559</th><td>  { <var>7531</var> <i>/* mtdbatu */</i>, PPC::MTSPR, Convert__imm_95_536__RegGPRC1_1, AMFBS_None, { MCK_0, MCK_RegGPRC }, },</td></tr>
<tr><th id="6560">6560</th><td>  { <var>7531</var> <i>/* mtdbatu */</i>, PPC::MTSPR, Convert__imm_95_538__RegGPRC1_1, AMFBS_None, { MCK_1, MCK_RegGPRC }, },</td></tr>
<tr><th id="6561">6561</th><td>  { <var>7531</var> <i>/* mtdbatu */</i>, PPC::MTSPR, Convert__imm_95_540__RegGPRC1_1, AMFBS_None, { MCK_2, MCK_RegGPRC }, },</td></tr>
<tr><th id="6562">6562</th><td>  { <var>7531</var> <i>/* mtdbatu */</i>, PPC::MTSPR, Convert__imm_95_542__RegGPRC1_1, AMFBS_None, { MCK_3, MCK_RegGPRC }, },</td></tr>
<tr><th id="6563">6563</th><td>  { <var>7539</var> <i>/* mtdccr */</i>, PPC::MTSPR, Convert__imm_95_1018__RegGPRC1_0, AMFBS_None, { MCK_RegGPRC }, },</td></tr>
<tr><th id="6564">6564</th><td>  { <var>7546</var> <i>/* mtdcr */</i>, PPC::MTDCR, Convert__RegGPRC1_1__Imm1_0, AMFBS_None, { MCK_Imm, MCK_RegGPRC }, },</td></tr>
<tr><th id="6565">6565</th><td>  { <var>7552</var> <i>/* mtdear */</i>, PPC::MTSPR, Convert__imm_95_981__RegGPRC1_0, AMFBS_None, { MCK_RegGPRC }, },</td></tr>
<tr><th id="6566">6566</th><td>  { <var>7559</var> <i>/* mtdec */</i>, PPC::MTSPR8, Convert__imm_95_22__RegG8RC1_0, AMFBS_None, { MCK_RegG8RC }, },</td></tr>
<tr><th id="6567">6567</th><td>  { <var>7559</var> <i>/* mtdec */</i>, PPC::MTSPR, Convert__imm_95_22__RegGPRC1_0, AMFBS_None, { MCK_RegGPRC }, },</td></tr>
<tr><th id="6568">6568</th><td>  { <var>7565</var> <i>/* mtdscr */</i>, PPC::MTSPR8, Convert__imm_95_17__RegG8RC1_0, AMFBS_None, { MCK_RegG8RC }, },</td></tr>
<tr><th id="6569">6569</th><td>  { <var>7565</var> <i>/* mtdscr */</i>, PPC::MTSPR, Convert__imm_95_17__RegGPRC1_0, AMFBS_None, { MCK_RegGPRC }, },</td></tr>
<tr><th id="6570">6570</th><td>  { <var>7572</var> <i>/* mtdsisr */</i>, PPC::MTSPR8, Convert__imm_95_18__RegG8RC1_0, AMFBS_None, { MCK_RegG8RC }, },</td></tr>
<tr><th id="6571">6571</th><td>  { <var>7572</var> <i>/* mtdsisr */</i>, PPC::MTSPR, Convert__imm_95_18__RegGPRC1_0, AMFBS_None, { MCK_RegGPRC }, },</td></tr>
<tr><th id="6572">6572</th><td>  { <var>7580</var> <i>/* mtesr */</i>, PPC::MTSPR, Convert__imm_95_980__RegGPRC1_0, AMFBS_None, { MCK_RegGPRC }, },</td></tr>
<tr><th id="6573">6573</th><td>  { <var>7586</var> <i>/* mtfprd */</i>, PPC::MTVSRD, Convert__RegF8RC1_0__RegG8RC1_1, AMFBS_None, { MCK_RegF8RC, MCK_RegG8RC }, },</td></tr>
<tr><th id="6574">6574</th><td>  { <var>7593</var> <i>/* mtfprwa */</i>, PPC::MTVSRWA, Convert__RegF8RC1_0__RegGPRC1_1, AMFBS_None, { MCK_RegF8RC, MCK_RegGPRC }, },</td></tr>
<tr><th id="6575">6575</th><td>  { <var>7601</var> <i>/* mtfprwz */</i>, PPC::MTVSRWZ, Convert__RegF8RC1_0__RegGPRC1_1, AMFBS_None, { MCK_RegF8RC, MCK_RegGPRC }, },</td></tr>
<tr><th id="6576">6576</th><td>  { <var>7609</var> <i>/* mtfsb0 */</i>, PPC::MTFSB0, Convert__U5Imm1_0, AMFBS_None, { MCK_U5Imm }, },</td></tr>
<tr><th id="6577">6577</th><td>  { <var>7616</var> <i>/* mtfsb1 */</i>, PPC::MTFSB1, Convert__U5Imm1_0, AMFBS_None, { MCK_U5Imm }, },</td></tr>
<tr><th id="6578">6578</th><td>  { <var>7623</var> <i>/* mtfsf */</i>, PPC::MTFSF, Convert__Imm1_0__RegF8RC1_1__imm_95_0__imm_95_0, AMFBS_None, { MCK_Imm, MCK_RegF8RC }, },</td></tr>
<tr><th id="6579">6579</th><td>  { <var>7623</var> <i>/* mtfsf */</i>, PPC::MTFSF_rec, Convert__Imm1_1__RegF8RC1_2__imm_95_0__imm_95_0, AMFBS_None, { MCK__DOT_, MCK_Imm, MCK_RegF8RC }, },</td></tr>
<tr><th id="6580">6580</th><td>  { <var>7623</var> <i>/* mtfsf */</i>, PPC::MTFSF, Convert__Imm1_0__RegF8RC1_1__U1Imm1_2__Imm1_3, AMFBS_None, { MCK_Imm, MCK_RegF8RC, MCK_U1Imm, MCK_Imm }, },</td></tr>
<tr><th id="6581">6581</th><td>  { <var>7623</var> <i>/* mtfsf */</i>, PPC::MTFSF_rec, Convert__Imm1_1__RegF8RC1_2__U1Imm1_3__Imm1_4, AMFBS_None, { MCK__DOT_, MCK_Imm, MCK_RegF8RC, MCK_U1Imm, MCK_Imm }, },</td></tr>
<tr><th id="6582">6582</th><td>  { <var>7629</var> <i>/* mtfsfi */</i>, PPC::MTFSFI, Convert__RegCRRC1_0__Imm1_1__imm_95_0, AMFBS_None, { MCK_RegCRRC, MCK_Imm }, },</td></tr>
<tr><th id="6583">6583</th><td>  { <var>7629</var> <i>/* mtfsfi */</i>, PPC::MTFSFI_rec, Convert__RegCRRC1_1__Imm1_2__imm_95_0, AMFBS_None, { MCK__DOT_, MCK_RegCRRC, MCK_Imm }, },</td></tr>
<tr><th id="6584">6584</th><td>  { <var>7629</var> <i>/* mtfsfi */</i>, PPC::MTFSFI, Convert__RegCRRC1_0__Imm1_1__Imm1_2, AMFBS_None, { MCK_RegCRRC, MCK_Imm, MCK_Imm }, },</td></tr>
<tr><th id="6585">6585</th><td>  { <var>7629</var> <i>/* mtfsfi */</i>, PPC::MTFSFI_rec, Convert__RegCRRC1_1__Imm1_2__Imm1_3, AMFBS_None, { MCK__DOT_, MCK_RegCRRC, MCK_Imm, MCK_Imm }, },</td></tr>
<tr><th id="6586">6586</th><td>  { <var>7636</var> <i>/* mtibatl */</i>, PPC::MTSPR, Convert__imm_95_529__RegGPRC1_1, AMFBS_None, { MCK_0, MCK_RegGPRC }, },</td></tr>
<tr><th id="6587">6587</th><td>  { <var>7636</var> <i>/* mtibatl */</i>, PPC::MTSPR, Convert__imm_95_531__RegGPRC1_1, AMFBS_None, { MCK_1, MCK_RegGPRC }, },</td></tr>
<tr><th id="6588">6588</th><td>  { <var>7636</var> <i>/* mtibatl */</i>, PPC::MTSPR, Convert__imm_95_533__RegGPRC1_1, AMFBS_None, { MCK_2, MCK_RegGPRC }, },</td></tr>
<tr><th id="6589">6589</th><td>  { <var>7636</var> <i>/* mtibatl */</i>, PPC::MTSPR, Convert__imm_95_535__RegGPRC1_1, AMFBS_None, { MCK_3, MCK_RegGPRC }, },</td></tr>
<tr><th id="6590">6590</th><td>  { <var>7644</var> <i>/* mtibatu */</i>, PPC::MTSPR, Convert__imm_95_528__RegGPRC1_1, AMFBS_None, { MCK_0, MCK_RegGPRC }, },</td></tr>
<tr><th id="6591">6591</th><td>  { <var>7644</var> <i>/* mtibatu */</i>, PPC::MTSPR, Convert__imm_95_530__RegGPRC1_1, AMFBS_None, { MCK_1, MCK_RegGPRC }, },</td></tr>
<tr><th id="6592">6592</th><td>  { <var>7644</var> <i>/* mtibatu */</i>, PPC::MTSPR, Convert__imm_95_532__RegGPRC1_1, AMFBS_None, { MCK_2, MCK_RegGPRC }, },</td></tr>
<tr><th id="6593">6593</th><td>  { <var>7644</var> <i>/* mtibatu */</i>, PPC::MTSPR, Convert__imm_95_534__RegGPRC1_1, AMFBS_None, { MCK_3, MCK_RegGPRC }, },</td></tr>
<tr><th id="6594">6594</th><td>  { <var>7652</var> <i>/* mticcr */</i>, PPC::MTSPR, Convert__imm_95_1019__RegGPRC1_0, AMFBS_None, { MCK_RegGPRC }, },</td></tr>
<tr><th id="6595">6595</th><td>  { <var>7659</var> <i>/* mtlr */</i>, PPC::MTSPR8, Convert__imm_95_8__RegG8RC1_0, AMFBS_None, { MCK_RegG8RC }, },</td></tr>
<tr><th id="6596">6596</th><td>  { <var>7659</var> <i>/* mtlr */</i>, PPC::MTLR, Convert__RegGPRC1_0, AMFBS_None, { MCK_RegGPRC }, },</td></tr>
<tr><th id="6597">6597</th><td>  { <var>7659</var> <i>/* mtlr */</i>, PPC::MTSPR, Convert__imm_95_8__RegGPRC1_0, AMFBS_None, { MCK_RegGPRC }, },</td></tr>
<tr><th id="6598">6598</th><td>  { <var>7664</var> <i>/* mtmsr */</i>, PPC::MTMSR, Convert__RegGPRC1_0__imm_95_0, AMFBS_None, { MCK_RegGPRC }, },</td></tr>
<tr><th id="6599">6599</th><td>  { <var>7664</var> <i>/* mtmsr */</i>, PPC::MTMSR, Convert__RegGPRC1_0__U1Imm1_1, AMFBS_None, { MCK_RegGPRC, MCK_U1Imm }, },</td></tr>
<tr><th id="6600">6600</th><td>  { <var>7670</var> <i>/* mtmsrd */</i>, PPC::MTMSRD, Convert__RegGPRC1_0__imm_95_0, AMFBS_None, { MCK_RegGPRC }, },</td></tr>
<tr><th id="6601">6601</th><td>  { <var>7670</var> <i>/* mtmsrd */</i>, PPC::MTMSRD, Convert__RegGPRC1_0__U1Imm1_1, AMFBS_None, { MCK_RegGPRC, MCK_U1Imm }, },</td></tr>
<tr><th id="6602">6602</th><td>  { <var>7677</var> <i>/* mtocrf */</i>, PPC::MTOCRF, Convert__CRBitMask1_0__RegGPRC1_1, AMFBS_None, { MCK_CRBitMask, MCK_RegGPRC }, },</td></tr>
<tr><th id="6603">6603</th><td>  { <var>7684</var> <i>/* mtpid */</i>, PPC::MTSPR, Convert__imm_95_48__RegGPRC1_0, AMFBS_None, { MCK_RegGPRC }, },</td></tr>
<tr><th id="6604">6604</th><td>  { <var>7690</var> <i>/* mtpmr */</i>, PPC::MTPMR, Convert__Imm1_0__RegGPRC1_1, AMFBS_None, { MCK_Imm, MCK_RegGPRC }, },</td></tr>
<tr><th id="6605">6605</th><td>  { <var>7696</var> <i>/* mtppr */</i>, PPC::MTSPR, Convert__imm_95_896__RegGPRC1_0, AMFBS_None, { MCK_RegGPRC }, },</td></tr>
<tr><th id="6606">6606</th><td>  { <var>7702</var> <i>/* mtsdr1 */</i>, PPC::MTSPR8, Convert__imm_95_25__RegG8RC1_0, AMFBS_None, { MCK_RegG8RC }, },</td></tr>
<tr><th id="6607">6607</th><td>  { <var>7702</var> <i>/* mtsdr1 */</i>, PPC::MTSPR, Convert__imm_95_25__RegGPRC1_0, AMFBS_None, { MCK_RegGPRC }, },</td></tr>
<tr><th id="6608">6608</th><td>  { <var>7709</var> <i>/* mtspefscr */</i>, PPC::MTSPR8, Convert__imm_95_512__RegG8RC1_0, AMFBS_None, { MCK_RegG8RC }, },</td></tr>
<tr><th id="6609">6609</th><td>  { <var>7709</var> <i>/* mtspefscr */</i>, PPC::MTSPR, Convert__imm_95_512__RegGPRC1_0, AMFBS_None, { MCK_RegGPRC }, },</td></tr>
<tr><th id="6610">6610</th><td>  { <var>7719</var> <i>/* mtspr */</i>, PPC::MTSPR, Convert__Imm1_0__RegGPRC1_1, AMFBS_None, { MCK_Imm, MCK_RegGPRC }, },</td></tr>
<tr><th id="6611">6611</th><td>  { <var>7725</var> <i>/* mtsprg */</i>, PPC::MTSPR8, Convert__imm_95_272__RegG8RC1_1, AMFBS_None, { MCK_0, MCK_RegG8RC }, },</td></tr>
<tr><th id="6612">6612</th><td>  { <var>7725</var> <i>/* mtsprg */</i>, PPC::MTSPR, Convert__imm_95_272__RegGPRC1_1, AMFBS_None, { MCK_0, MCK_RegGPRC }, },</td></tr>
<tr><th id="6613">6613</th><td>  { <var>7725</var> <i>/* mtsprg */</i>, PPC::MTSPR8, Convert__imm_95_273__RegG8RC1_1, AMFBS_None, { MCK_1, MCK_RegG8RC }, },</td></tr>
<tr><th id="6614">6614</th><td>  { <var>7725</var> <i>/* mtsprg */</i>, PPC::MTSPR, Convert__imm_95_273__RegGPRC1_1, AMFBS_None, { MCK_1, MCK_RegGPRC }, },</td></tr>
<tr><th id="6615">6615</th><td>  { <var>7725</var> <i>/* mtsprg */</i>, PPC::MTSPR8, Convert__imm_95_274__RegG8RC1_1, AMFBS_None, { MCK_2, MCK_RegG8RC }, },</td></tr>
<tr><th id="6616">6616</th><td>  { <var>7725</var> <i>/* mtsprg */</i>, PPC::MTSPR, Convert__imm_95_274__RegGPRC1_1, AMFBS_None, { MCK_2, MCK_RegGPRC }, },</td></tr>
<tr><th id="6617">6617</th><td>  { <var>7725</var> <i>/* mtsprg */</i>, PPC::MTSPR8, Convert__imm_95_275__RegG8RC1_1, AMFBS_None, { MCK_3, MCK_RegG8RC }, },</td></tr>
<tr><th id="6618">6618</th><td>  { <var>7725</var> <i>/* mtsprg */</i>, PPC::MTSPR, Convert__imm_95_275__RegGPRC1_1, AMFBS_None, { MCK_3, MCK_RegGPRC }, },</td></tr>
<tr><th id="6619">6619</th><td>  { <var>7725</var> <i>/* mtsprg */</i>, PPC::MTSPR, Convert__imm_95_260__RegGPRC1_1, AMFBS_None, { MCK_4, MCK_RegGPRC }, },</td></tr>
<tr><th id="6620">6620</th><td>  { <var>7725</var> <i>/* mtsprg */</i>, PPC::MTSPR, Convert__imm_95_261__RegGPRC1_1, AMFBS_None, { MCK_5, MCK_RegGPRC }, },</td></tr>
<tr><th id="6621">6621</th><td>  { <var>7725</var> <i>/* mtsprg */</i>, PPC::MTSPR, Convert__imm_95_262__RegGPRC1_1, AMFBS_None, { MCK_6, MCK_RegGPRC }, },</td></tr>
<tr><th id="6622">6622</th><td>  { <var>7725</var> <i>/* mtsprg */</i>, PPC::MTSPR, Convert__imm_95_263__RegGPRC1_1, AMFBS_None, { MCK_7, MCK_RegGPRC }, },</td></tr>
<tr><th id="6623">6623</th><td>  { <var>7732</var> <i>/* mtsprg0 */</i>, PPC::MTSPR8, Convert__imm_95_272__RegG8RC1_0, AMFBS_None, { MCK_RegG8RC }, },</td></tr>
<tr><th id="6624">6624</th><td>  { <var>7732</var> <i>/* mtsprg0 */</i>, PPC::MTSPR, Convert__imm_95_272__RegGPRC1_0, AMFBS_None, { MCK_RegGPRC }, },</td></tr>
<tr><th id="6625">6625</th><td>  { <var>7740</var> <i>/* mtsprg1 */</i>, PPC::MTSPR8, Convert__imm_95_273__RegG8RC1_0, AMFBS_None, { MCK_RegG8RC }, },</td></tr>
<tr><th id="6626">6626</th><td>  { <var>7740</var> <i>/* mtsprg1 */</i>, PPC::MTSPR, Convert__imm_95_273__RegGPRC1_0, AMFBS_None, { MCK_RegGPRC }, },</td></tr>
<tr><th id="6627">6627</th><td>  { <var>7748</var> <i>/* mtsprg2 */</i>, PPC::MTSPR8, Convert__imm_95_274__RegG8RC1_0, AMFBS_None, { MCK_RegG8RC }, },</td></tr>
<tr><th id="6628">6628</th><td>  { <var>7748</var> <i>/* mtsprg2 */</i>, PPC::MTSPR, Convert__imm_95_274__RegGPRC1_0, AMFBS_None, { MCK_RegGPRC }, },</td></tr>
<tr><th id="6629">6629</th><td>  { <var>7756</var> <i>/* mtsprg3 */</i>, PPC::MTSPR8, Convert__imm_95_275__RegG8RC1_0, AMFBS_None, { MCK_RegG8RC }, },</td></tr>
<tr><th id="6630">6630</th><td>  { <var>7756</var> <i>/* mtsprg3 */</i>, PPC::MTSPR, Convert__imm_95_275__RegGPRC1_0, AMFBS_None, { MCK_RegGPRC }, },</td></tr>
<tr><th id="6631">6631</th><td>  { <var>7764</var> <i>/* mtsprg4 */</i>, PPC::MTSPR, Convert__imm_95_260__RegGPRC1_0, AMFBS_None, { MCK_RegGPRC }, },</td></tr>
<tr><th id="6632">6632</th><td>  { <var>7772</var> <i>/* mtsprg5 */</i>, PPC::MTSPR, Convert__imm_95_261__RegGPRC1_0, AMFBS_None, { MCK_RegGPRC }, },</td></tr>
<tr><th id="6633">6633</th><td>  { <var>7780</var> <i>/* mtsprg6 */</i>, PPC::MTSPR, Convert__imm_95_262__RegGPRC1_0, AMFBS_None, { MCK_RegGPRC }, },</td></tr>
<tr><th id="6634">6634</th><td>  { <var>7788</var> <i>/* mtsprg7 */</i>, PPC::MTSPR, Convert__imm_95_263__RegGPRC1_0, AMFBS_None, { MCK_RegGPRC }, },</td></tr>
<tr><th id="6635">6635</th><td>  { <var>7796</var> <i>/* mtsr */</i>, PPC::MTSR, Convert__RegGPRC1_1__U4Imm1_0, AMFBS_None, { MCK_U4Imm, MCK_RegGPRC }, },</td></tr>
<tr><th id="6636">6636</th><td>  { <var>7801</var> <i>/* mtsrin */</i>, PPC::MTSRIN, Convert__RegGPRC1_0__RegGPRC1_1, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="6637">6637</th><td>  { <var>7808</var> <i>/* mtsrr0 */</i>, PPC::MTSPR8, Convert__imm_95_26__RegG8RC1_0, AMFBS_None, { MCK_RegG8RC }, },</td></tr>
<tr><th id="6638">6638</th><td>  { <var>7808</var> <i>/* mtsrr0 */</i>, PPC::MTSPR, Convert__imm_95_26__RegGPRC1_0, AMFBS_None, { MCK_RegGPRC }, },</td></tr>
<tr><th id="6639">6639</th><td>  { <var>7815</var> <i>/* mtsrr1 */</i>, PPC::MTSPR8, Convert__imm_95_27__RegG8RC1_0, AMFBS_None, { MCK_RegG8RC }, },</td></tr>
<tr><th id="6640">6640</th><td>  { <var>7815</var> <i>/* mtsrr1 */</i>, PPC::MTSPR, Convert__imm_95_27__RegGPRC1_0, AMFBS_None, { MCK_RegGPRC }, },</td></tr>
<tr><th id="6641">6641</th><td>  { <var>7822</var> <i>/* mtsrr2 */</i>, PPC::MTSPR, Convert__imm_95_990__RegGPRC1_0, AMFBS_None, { MCK_RegGPRC }, },</td></tr>
<tr><th id="6642">6642</th><td>  { <var>7829</var> <i>/* mtsrr3 */</i>, PPC::MTSPR, Convert__imm_95_991__RegGPRC1_0, AMFBS_None, { MCK_RegGPRC }, },</td></tr>
<tr><th id="6643">6643</th><td>  { <var>7836</var> <i>/* mttbhi */</i>, PPC::MTSPR, Convert__imm_95_988__RegGPRC1_0, AMFBS_None, { MCK_RegGPRC }, },</td></tr>
<tr><th id="6644">6644</th><td>  { <var>7843</var> <i>/* mttbl */</i>, PPC::MTSPR8, Convert__imm_95_284__RegG8RC1_0, AMFBS_None, { MCK_RegG8RC }, },</td></tr>
<tr><th id="6645">6645</th><td>  { <var>7843</var> <i>/* mttbl */</i>, PPC::MTSPR, Convert__imm_95_284__RegGPRC1_0, AMFBS_None, { MCK_RegGPRC }, },</td></tr>
<tr><th id="6646">6646</th><td>  { <var>7849</var> <i>/* mttblo */</i>, PPC::MTSPR, Convert__imm_95_989__RegGPRC1_0, AMFBS_None, { MCK_RegGPRC }, },</td></tr>
<tr><th id="6647">6647</th><td>  { <var>7856</var> <i>/* mttbu */</i>, PPC::MTSPR8, Convert__imm_95_285__RegG8RC1_0, AMFBS_None, { MCK_RegG8RC }, },</td></tr>
<tr><th id="6648">6648</th><td>  { <var>7856</var> <i>/* mttbu */</i>, PPC::MTSPR, Convert__imm_95_285__RegGPRC1_0, AMFBS_None, { MCK_RegGPRC }, },</td></tr>
<tr><th id="6649">6649</th><td>  { <var>7862</var> <i>/* mttcr */</i>, PPC::MTSPR, Convert__imm_95_986__RegGPRC1_0, AMFBS_None, { MCK_RegGPRC }, },</td></tr>
<tr><th id="6650">6650</th><td>  { <var>7868</var> <i>/* mtuamr */</i>, PPC::MTSPR8, Convert__imm_95_13__RegG8RC1_0, AMFBS_None, { MCK_RegG8RC }, },</td></tr>
<tr><th id="6651">6651</th><td>  { <var>7868</var> <i>/* mtuamr */</i>, PPC::MTSPR, Convert__imm_95_13__RegGPRC1_0, AMFBS_None, { MCK_RegGPRC }, },</td></tr>
<tr><th id="6652">6652</th><td>  { <var>7875</var> <i>/* mtudscr */</i>, PPC::MTSPR8, Convert__imm_95_3__RegG8RC1_0, AMFBS_ModernAs, { MCK_RegG8RC }, },</td></tr>
<tr><th id="6653">6653</th><td>  { <var>7875</var> <i>/* mtudscr */</i>, PPC::MTSPR, Convert__imm_95_3__RegGPRC1_0, AMFBS_ModernAs, { MCK_RegGPRC }, },</td></tr>
<tr><th id="6654">6654</th><td>  { <var>7883</var> <i>/* mtvrd */</i>, PPC::MTVRD, Convert__RegVRRC1_0__RegG8RC1_1, AMFBS_None, { MCK_RegVRRC, MCK_RegG8RC }, },</td></tr>
<tr><th id="6655">6655</th><td>  { <var>7889</var> <i>/* mtvrsave */</i>, PPC::MTVRSAVE, Convert__RegGPRC1_0, AMFBS_None, { MCK_RegGPRC }, },</td></tr>
<tr><th id="6656">6656</th><td>  { <var>7898</var> <i>/* mtvrwa */</i>, PPC::MTVRWA, Convert__RegVRRC1_0__RegGPRC1_1, AMFBS_None, { MCK_RegVRRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="6657">6657</th><td>  { <var>7905</var> <i>/* mtvrwz */</i>, PPC::MTVRWZ, Convert__RegVRRC1_0__RegGPRC1_1, AMFBS_None, { MCK_RegVRRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="6658">6658</th><td>  { <var>7912</var> <i>/* mtvscr */</i>, PPC::MTVSCR, Convert__RegVRRC1_0, AMFBS_None, { MCK_RegVRRC }, },</td></tr>
<tr><th id="6659">6659</th><td>  { <var>7919</var> <i>/* mtvsrbm */</i>, PPC::MTVSRBM, Convert__RegVRRC1_0__RegG8RC1_1, AMFBS_None, { MCK_RegVRRC, MCK_RegG8RC }, },</td></tr>
<tr><th id="6660">6660</th><td>  { <var>7927</var> <i>/* mtvsrbmi */</i>, PPC::MTVSRBMI, Convert__RegVRRC1_0__U16Imm1_1, AMFBS_None, { MCK_RegVRRC, MCK_U16Imm }, },</td></tr>
<tr><th id="6661">6661</th><td>  { <var>7936</var> <i>/* mtvsrd */</i>, PPC::MTVSRD, Convert__RegVSFRC1_0__RegG8RC1_1, AMFBS_None, { MCK_RegVSFRC, MCK_RegG8RC }, },</td></tr>
<tr><th id="6662">6662</th><td>  { <var>7943</var> <i>/* mtvsrdd */</i>, PPC::MTVSRDD, Convert__RegVSRC1_0__RegG8RCNoX01_1__RegG8RC1_2, AMFBS_None, { MCK_RegVSRC, MCK_RegG8RCNoX0, MCK_RegG8RC }, },</td></tr>
<tr><th id="6663">6663</th><td>  { <var>7951</var> <i>/* mtvsrdm */</i>, PPC::MTVSRDM, Convert__RegVRRC1_0__RegG8RC1_1, AMFBS_None, { MCK_RegVRRC, MCK_RegG8RC }, },</td></tr>
<tr><th id="6664">6664</th><td>  { <var>7959</var> <i>/* mtvsrhm */</i>, PPC::MTVSRHM, Convert__RegVRRC1_0__RegG8RC1_1, AMFBS_None, { MCK_RegVRRC, MCK_RegG8RC }, },</td></tr>
<tr><th id="6665">6665</th><td>  { <var>7967</var> <i>/* mtvsrqm */</i>, PPC::MTVSRQM, Convert__RegVRRC1_0__RegG8RC1_1, AMFBS_None, { MCK_RegVRRC, MCK_RegG8RC }, },</td></tr>
<tr><th id="6666">6666</th><td>  { <var>7975</var> <i>/* mtvsrwa */</i>, PPC::MTVSRWA, Convert__RegVSFRC1_0__RegGPRC1_1, AMFBS_None, { MCK_RegVSFRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="6667">6667</th><td>  { <var>7983</var> <i>/* mtvsrwm */</i>, PPC::MTVSRWM, Convert__RegVRRC1_0__RegG8RC1_1, AMFBS_None, { MCK_RegVRRC, MCK_RegG8RC }, },</td></tr>
<tr><th id="6668">6668</th><td>  { <var>7991</var> <i>/* mtvsrws */</i>, PPC::MTVSRWS, Convert__RegVSRC1_0__RegGPRC1_1, AMFBS_None, { MCK_RegVSRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="6669">6669</th><td>  { <var>7999</var> <i>/* mtvsrwz */</i>, PPC::MTVSRWZ, Convert__RegVSFRC1_0__RegGPRC1_1, AMFBS_None, { MCK_RegVSFRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="6670">6670</th><td>  { <var>8007</var> <i>/* mtxer */</i>, PPC::MTSPR8, Convert__imm_95_1__RegG8RC1_0, AMFBS_None, { MCK_RegG8RC }, },</td></tr>
<tr><th id="6671">6671</th><td>  { <var>8007</var> <i>/* mtxer */</i>, PPC::MTSPR, Convert__imm_95_1__RegGPRC1_0, AMFBS_None, { MCK_RegGPRC }, },</td></tr>
<tr><th id="6672">6672</th><td>  { <var>8013</var> <i>/* mulhd */</i>, PPC::MULHD, Convert__RegG8RC1_0__RegG8RC1_1__RegG8RC1_2, AMFBS_None, { MCK_RegG8RC, MCK_RegG8RC, MCK_RegG8RC }, },</td></tr>
<tr><th id="6673">6673</th><td>  { <var>8013</var> <i>/* mulhd */</i>, PPC::MULHD_rec, Convert__RegG8RC1_1__RegG8RC1_2__RegG8RC1_3, AMFBS_None, { MCK__DOT_, MCK_RegG8RC, MCK_RegG8RC, MCK_RegG8RC }, },</td></tr>
<tr><th id="6674">6674</th><td>  { <var>8019</var> <i>/* mulhdu */</i>, PPC::MULHDU, Convert__RegG8RC1_0__RegG8RC1_1__RegG8RC1_2, AMFBS_None, { MCK_RegG8RC, MCK_RegG8RC, MCK_RegG8RC }, },</td></tr>
<tr><th id="6675">6675</th><td>  { <var>8019</var> <i>/* mulhdu */</i>, PPC::MULHDU_rec, Convert__RegG8RC1_1__RegG8RC1_2__RegG8RC1_3, AMFBS_None, { MCK__DOT_, MCK_RegG8RC, MCK_RegG8RC, MCK_RegG8RC }, },</td></tr>
<tr><th id="6676">6676</th><td>  { <var>8026</var> <i>/* mulhw */</i>, PPC::MULHW, Convert__RegGPRC1_0__RegGPRC1_1__RegGPRC1_2, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="6677">6677</th><td>  { <var>8026</var> <i>/* mulhw */</i>, PPC::MULHW_rec, Convert__RegGPRC1_1__RegGPRC1_2__RegGPRC1_3, AMFBS_None, { MCK__DOT_, MCK_RegGPRC, MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="6678">6678</th><td>  { <var>8032</var> <i>/* mulhwu */</i>, PPC::MULHWU, Convert__RegGPRC1_0__RegGPRC1_1__RegGPRC1_2, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="6679">6679</th><td>  { <var>8032</var> <i>/* mulhwu */</i>, PPC::MULHWU_rec, Convert__RegGPRC1_1__RegGPRC1_2__RegGPRC1_3, AMFBS_None, { MCK__DOT_, MCK_RegGPRC, MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="6680">6680</th><td>  { <var>8039</var> <i>/* mulld */</i>, PPC::MULLD, Convert__RegG8RC1_0__RegG8RC1_1__RegG8RC1_2, AMFBS_None, { MCK_RegG8RC, MCK_RegG8RC, MCK_RegG8RC }, },</td></tr>
<tr><th id="6681">6681</th><td>  { <var>8039</var> <i>/* mulld */</i>, PPC::MULLD_rec, Convert__RegG8RC1_1__RegG8RC1_2__RegG8RC1_3, AMFBS_None, { MCK__DOT_, MCK_RegG8RC, MCK_RegG8RC, MCK_RegG8RC }, },</td></tr>
<tr><th id="6682">6682</th><td>  { <var>8045</var> <i>/* mulldo */</i>, PPC::MULLDO, Convert__RegG8RC1_0__RegG8RC1_1__RegG8RC1_2, AMFBS_None, { MCK_RegG8RC, MCK_RegG8RC, MCK_RegG8RC }, },</td></tr>
<tr><th id="6683">6683</th><td>  { <var>8045</var> <i>/* mulldo */</i>, PPC::MULLDO_rec, Convert__RegG8RC1_1__RegG8RC1_2__RegG8RC1_3, AMFBS_None, { MCK__DOT_, MCK_RegG8RC, MCK_RegG8RC, MCK_RegG8RC }, },</td></tr>
<tr><th id="6684">6684</th><td>  { <var>8052</var> <i>/* mulli */</i>, PPC::MULLI, Convert__RegGPRC1_0__RegGPRC1_1__S16Imm1_2, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC, MCK_S16Imm }, },</td></tr>
<tr><th id="6685">6685</th><td>  { <var>8058</var> <i>/* mullw */</i>, PPC::MULLW, Convert__RegGPRC1_0__RegGPRC1_1__RegGPRC1_2, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="6686">6686</th><td>  { <var>8058</var> <i>/* mullw */</i>, PPC::MULLW_rec, Convert__RegGPRC1_1__RegGPRC1_2__RegGPRC1_3, AMFBS_None, { MCK__DOT_, MCK_RegGPRC, MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="6687">6687</th><td>  { <var>8064</var> <i>/* mullwo */</i>, PPC::MULLWO, Convert__RegGPRC1_0__RegGPRC1_1__RegGPRC1_2, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="6688">6688</th><td>  { <var>8064</var> <i>/* mullwo */</i>, PPC::MULLWO_rec, Convert__RegGPRC1_1__RegGPRC1_2__RegGPRC1_3, AMFBS_None, { MCK__DOT_, MCK_RegGPRC, MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="6689">6689</th><td>  { <var>8071</var> <i>/* nand */</i>, PPC::NAND, Convert__RegGPRC1_0__RegGPRC1_1__RegGPRC1_2, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="6690">6690</th><td>  { <var>8071</var> <i>/* nand */</i>, PPC::NAND_rec, Convert__RegGPRC1_1__RegGPRC1_2__RegGPRC1_3, AMFBS_None, { MCK__DOT_, MCK_RegGPRC, MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="6691">6691</th><td>  { <var>8076</var> <i>/* nap */</i>, PPC::NAP, Convert_NoOperands, AMFBS_None, {  }, },</td></tr>
<tr><th id="6692">6692</th><td>  { <var>8080</var> <i>/* neg */</i>, PPC::NEG, Convert__RegGPRC1_0__RegGPRC1_1, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="6693">6693</th><td>  { <var>8080</var> <i>/* neg */</i>, PPC::NEG_rec, Convert__RegGPRC1_1__RegGPRC1_2, AMFBS_None, { MCK__DOT_, MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="6694">6694</th><td>  { <var>8084</var> <i>/* nego */</i>, PPC::NEGO, Convert__RegGPRC1_0__RegGPRC1_1, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="6695">6695</th><td>  { <var>8084</var> <i>/* nego */</i>, PPC::NEGO_rec, Convert__RegGPRC1_1__RegGPRC1_2, AMFBS_None, { MCK__DOT_, MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="6696">6696</th><td>  { <var>8089</var> <i>/* nop */</i>, PPC::NOP, Convert_NoOperands, AMFBS_None, {  }, },</td></tr>
<tr><th id="6697">6697</th><td>  { <var>8089</var> <i>/* nop */</i>, PPC::ORI, Convert__regR0__regR0__imm_95_0, AMFBS_None, {  }, },</td></tr>
<tr><th id="6698">6698</th><td>  { <var>8089</var> <i>/* nop */</i>, PPC::ORI8, Convert__regX0__regX0__imm_95_0, AMFBS_None, {  }, },</td></tr>
<tr><th id="6699">6699</th><td>  { <var>8093</var> <i>/* nor */</i>, PPC::NOR, Convert__RegGPRC1_0__RegGPRC1_1__RegGPRC1_2, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="6700">6700</th><td>  { <var>8093</var> <i>/* nor */</i>, PPC::NOR_rec, Convert__RegGPRC1_1__RegGPRC1_2__RegGPRC1_3, AMFBS_None, { MCK__DOT_, MCK_RegGPRC, MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="6701">6701</th><td>  { <var>8097</var> <i>/* not */</i>, PPC::NOR8, Convert__RegG8RC1_0__RegG8RC1_1__RegG8RC1_1, AMFBS_None, { MCK_RegG8RC, MCK_RegG8RC }, },</td></tr>
<tr><th id="6702">6702</th><td>  { <var>8097</var> <i>/* not */</i>, PPC::NOR, Convert__RegGPRC1_0__RegGPRC1_1__RegGPRC1_1, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="6703">6703</th><td>  { <var>8097</var> <i>/* not */</i>, PPC::NOR8_rec, Convert__RegG8RC1_1__RegG8RC1_2__RegG8RC1_2, AMFBS_None, { MCK__DOT_, MCK_RegG8RC, MCK_RegG8RC }, },</td></tr>
<tr><th id="6704">6704</th><td>  { <var>8097</var> <i>/* not */</i>, PPC::NOR_rec, Convert__RegGPRC1_1__RegGPRC1_2__RegGPRC1_2, AMFBS_None, { MCK__DOT_, MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="6705">6705</th><td>  { <var>8101</var> <i>/* or */</i>, PPC::OR, Convert__RegGPRC1_0__RegGPRC1_1__RegGPRC1_2, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="6706">6706</th><td>  { <var>8101</var> <i>/* or */</i>, PPC::OR_rec, Convert__RegGPRC1_1__RegGPRC1_2__RegGPRC1_3, AMFBS_None, { MCK__DOT_, MCK_RegGPRC, MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="6707">6707</th><td>  { <var>8104</var> <i>/* orc */</i>, PPC::ORC, Convert__RegGPRC1_0__RegGPRC1_1__RegGPRC1_2, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="6708">6708</th><td>  { <var>8104</var> <i>/* orc */</i>, PPC::ORC_rec, Convert__RegGPRC1_1__RegGPRC1_2__RegGPRC1_3, AMFBS_None, { MCK__DOT_, MCK_RegGPRC, MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="6709">6709</th><td>  { <var>8108</var> <i>/* ori */</i>, PPC::ORI, Convert__RegGPRC1_0__RegGPRC1_1__U16Imm1_2, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC, MCK_U16Imm }, },</td></tr>
<tr><th id="6710">6710</th><td>  { <var>8112</var> <i>/* oris */</i>, PPC::ORIS, Convert__RegGPRC1_0__RegGPRC1_1__U16Imm1_2, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC, MCK_U16Imm }, },</td></tr>
<tr><th id="6711">6711</th><td>  { <var>8117</var> <i>/* paddi */</i>, PPC::PADDIpc, Convert__RegGPRC1_0__ImmZero1_1__S34Imm1_2, AMFBS_None, { MCK_RegGPRC, MCK_ImmZero, MCK_S34Imm, MCK_1 }, },</td></tr>
<tr><th id="6712">6712</th><td>  { <var>8117</var> <i>/* paddi */</i>, PPC::PADDI, Convert__RegGPRC1_0__RegGPRC1_1__S34Imm1_2, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC, MCK_S34Imm, MCK_0 }, },</td></tr>
<tr><th id="6713">6713</th><td>  { <var>8123</var> <i>/* paste */</i>, PPC::CP_PASTEx, Convert__RegGPRC1_0__RegGPRC1_1, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="6714">6714</th><td>  { <var>8123</var> <i>/* paste */</i>, PPC::CP_PASTE, Convert__RegGPRC1_0__RegGPRC1_1__U1Imm1_2, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC, MCK_U1Imm }, },</td></tr>
<tr><th id="6715">6715</th><td>  { <var>8123</var> <i>/* paste */</i>, PPC::CP_PASTE_rec, Convert__RegGPRC1_1__RegGPRC1_2__U1Imm1_3, AMFBS_None, { MCK__DOT_, MCK_RegGPRC, MCK_RegGPRC, MCK_U1Imm }, },</td></tr>
<tr><th id="6716">6716</th><td>  { <var>8129</var> <i>/* paste_last */</i>, PPC::CP_PASTE_LAST, Convert__RegGPRC1_0__RegGPRC1_1, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="6717">6717</th><td>  { <var>8140</var> <i>/* pdepd */</i>, PPC::PDEPD, Convert__RegG8RC1_0__RegG8RC1_1__RegG8RC1_2, AMFBS_None, { MCK_RegG8RC, MCK_RegG8RC, MCK_RegG8RC }, },</td></tr>
<tr><th id="6718">6718</th><td>  { <var>8146</var> <i>/* pextd */</i>, PPC::PEXTD, Convert__RegG8RC1_0__RegG8RC1_1__RegG8RC1_2, AMFBS_None, { MCK_RegG8RC, MCK_RegG8RC, MCK_RegG8RC }, },</td></tr>
<tr><th id="6719">6719</th><td>  { <var>8152</var> <i>/* plbz */</i>, PPC::PLBZpc, Convert__RegGPRC1_0__DispRI341_1__ImmZero1_2, AMFBS_None, { MCK_RegGPRC, MCK_DispRI34, MCK_ImmZero, MCK_1 }, },</td></tr>
<tr><th id="6720">6720</th><td>  { <var>8152</var> <i>/* plbz */</i>, PPC::PLBZ, Convert__RegGPRC1_0__DispRI341_1__RegGxRCNoR01_2, AMFBS_None, { MCK_RegGPRC, MCK_DispRI34, MCK_RegGxRCNoR0, MCK_0 }, },</td></tr>
<tr><th id="6721">6721</th><td>  { <var>8157</var> <i>/* pld */</i>, PPC::PLDpc, Convert__RegG8RC1_0__DispRI341_1__ImmZero1_2, AMFBS_None, { MCK_RegG8RC, MCK_DispRI34, MCK_ImmZero, MCK_1 }, },</td></tr>
<tr><th id="6722">6722</th><td>  { <var>8157</var> <i>/* pld */</i>, PPC::PLD, Convert__RegG8RC1_0__DispRI341_1__RegGxRCNoR01_2, AMFBS_None, { MCK_RegG8RC, MCK_DispRI34, MCK_RegGxRCNoR0, MCK_0 }, },</td></tr>
<tr><th id="6723">6723</th><td>  { <var>8161</var> <i>/* plfd */</i>, PPC::PLFDpc, Convert__RegF8RC1_0__DispRI341_1__ImmZero1_2, AMFBS_None, { MCK_RegF8RC, MCK_DispRI34, MCK_ImmZero, MCK_1 }, },</td></tr>
<tr><th id="6724">6724</th><td>  { <var>8161</var> <i>/* plfd */</i>, PPC::PLFD, Convert__RegF8RC1_0__DispRI341_1__RegGxRCNoR01_2, AMFBS_None, { MCK_RegF8RC, MCK_DispRI34, MCK_RegGxRCNoR0, MCK_0 }, },</td></tr>
<tr><th id="6725">6725</th><td>  { <var>8166</var> <i>/* plfs */</i>, PPC::PLFSpc, Convert__RegF4RC1_0__DispRI341_1__ImmZero1_2, AMFBS_None, { MCK_RegF4RC, MCK_DispRI34, MCK_ImmZero, MCK_1 }, },</td></tr>
<tr><th id="6726">6726</th><td>  { <var>8166</var> <i>/* plfs */</i>, PPC::PLFS, Convert__RegF4RC1_0__DispRI341_1__RegGxRCNoR01_2, AMFBS_None, { MCK_RegF4RC, MCK_DispRI34, MCK_RegGxRCNoR0, MCK_0 }, },</td></tr>
<tr><th id="6727">6727</th><td>  { <var>8171</var> <i>/* plha */</i>, PPC::PLHApc, Convert__RegGPRC1_0__DispRI341_1__ImmZero1_2, AMFBS_None, { MCK_RegGPRC, MCK_DispRI34, MCK_ImmZero, MCK_1 }, },</td></tr>
<tr><th id="6728">6728</th><td>  { <var>8171</var> <i>/* plha */</i>, PPC::PLHA, Convert__RegGPRC1_0__DispRI341_1__RegGxRCNoR01_2, AMFBS_None, { MCK_RegGPRC, MCK_DispRI34, MCK_RegGxRCNoR0, MCK_0 }, },</td></tr>
<tr><th id="6729">6729</th><td>  { <var>8176</var> <i>/* plhz */</i>, PPC::PLHZpc, Convert__RegGPRC1_0__DispRI341_1__ImmZero1_2, AMFBS_None, { MCK_RegGPRC, MCK_DispRI34, MCK_ImmZero, MCK_1 }, },</td></tr>
<tr><th id="6730">6730</th><td>  { <var>8176</var> <i>/* plhz */</i>, PPC::PLHZ, Convert__RegGPRC1_0__DispRI341_1__RegGxRCNoR01_2, AMFBS_None, { MCK_RegGPRC, MCK_DispRI34, MCK_RegGxRCNoR0, MCK_0 }, },</td></tr>
<tr><th id="6731">6731</th><td>  { <var>8181</var> <i>/* pli */</i>, PPC::PLI, Convert__RegGPRC1_0__S34Imm1_1, AMFBS_None, { MCK_RegGPRC, MCK_S34Imm }, },</td></tr>
<tr><th id="6732">6732</th><td>  { <var>8185</var> <i>/* plwa */</i>, PPC::PLWApc, Convert__RegGPRC1_0__DispRI341_1__ImmZero1_2, AMFBS_None, { MCK_RegGPRC, MCK_DispRI34, MCK_ImmZero, MCK_1 }, },</td></tr>
<tr><th id="6733">6733</th><td>  { <var>8185</var> <i>/* plwa */</i>, PPC::PLWA, Convert__RegGPRC1_0__DispRI341_1__RegGxRCNoR01_2, AMFBS_None, { MCK_RegGPRC, MCK_DispRI34, MCK_RegGxRCNoR0, MCK_0 }, },</td></tr>
<tr><th id="6734">6734</th><td>  { <var>8190</var> <i>/* plwz */</i>, PPC::PLWZpc, Convert__RegGPRC1_0__DispRI341_1__ImmZero1_2, AMFBS_None, { MCK_RegGPRC, MCK_DispRI34, MCK_ImmZero, MCK_1 }, },</td></tr>
<tr><th id="6735">6735</th><td>  { <var>8190</var> <i>/* plwz */</i>, PPC::PLWZ, Convert__RegGPRC1_0__DispRI341_1__RegGxRCNoR01_2, AMFBS_None, { MCK_RegGPRC, MCK_DispRI34, MCK_RegGxRCNoR0, MCK_0 }, },</td></tr>
<tr><th id="6736">6736</th><td>  { <var>8195</var> <i>/* plxsd */</i>, PPC::PLXSDpc, Convert__RegVFRC1_0__DispRI341_1__ImmZero1_2, AMFBS_None, { MCK_RegVFRC, MCK_DispRI34, MCK_ImmZero, MCK_1 }, },</td></tr>
<tr><th id="6737">6737</th><td>  { <var>8195</var> <i>/* plxsd */</i>, PPC::PLXSD, Convert__RegVFRC1_0__DispRI341_1__RegGxRCNoR01_2, AMFBS_None, { MCK_RegVFRC, MCK_DispRI34, MCK_RegGxRCNoR0, MCK_0 }, },</td></tr>
<tr><th id="6738">6738</th><td>  { <var>8201</var> <i>/* plxssp */</i>, PPC::PLXSSPpc, Convert__RegVFRC1_0__DispRI341_1__ImmZero1_2, AMFBS_None, { MCK_RegVFRC, MCK_DispRI34, MCK_ImmZero, MCK_1 }, },</td></tr>
<tr><th id="6739">6739</th><td>  { <var>8201</var> <i>/* plxssp */</i>, PPC::PLXSSP, Convert__RegVFRC1_0__DispRI341_1__RegGxRCNoR01_2, AMFBS_None, { MCK_RegVFRC, MCK_DispRI34, MCK_RegGxRCNoR0, MCK_0 }, },</td></tr>
<tr><th id="6740">6740</th><td>  { <var>8208</var> <i>/* plxv */</i>, PPC::PLXVpc, Convert__RegVSRC1_0__DispRI341_1__ImmZero1_2, AMFBS_None, { MCK_RegVSRC, MCK_DispRI34, MCK_ImmZero, MCK_1 }, },</td></tr>
<tr><th id="6741">6741</th><td>  { <var>8208</var> <i>/* plxv */</i>, PPC::PLXV, Convert__RegVSRC1_0__DispRI341_1__RegGxRCNoR01_2, AMFBS_None, { MCK_RegVSRC, MCK_DispRI34, MCK_RegGxRCNoR0, MCK_0 }, },</td></tr>
<tr><th id="6742">6742</th><td>  { <var>8213</var> <i>/* plxvp */</i>, PPC::PLXVPpc, Convert__RegVSRpRC1_0__DispRI341_1__ImmZero1_2, AMFBS_None, { MCK_RegVSRpRC, MCK_DispRI34, MCK_ImmZero, MCK_1 }, },</td></tr>
<tr><th id="6743">6743</th><td>  { <var>8213</var> <i>/* plxvp */</i>, PPC::PLXVP, Convert__RegVSRpRC1_0__DispRI341_1__RegGxRCNoR01_2, AMFBS_None, { MCK_RegVSRpRC, MCK_DispRI34, MCK_RegGxRCNoR0, MCK_0 }, },</td></tr>
<tr><th id="6744">6744</th><td>  { <var>8219</var> <i>/* pmxvbf16ger2 */</i>, PPC::PMXVBF16GER2, Convert__RegACCRC1_0__RegVSRC1_1__RegVSRC1_2__U4Imm1_3__U4Imm1_4__U2Imm1_5, AMFBS_None, { MCK_RegACCRC, MCK_RegVSRC, MCK_RegVSRC, MCK_U4Imm, MCK_U4Imm, MCK_U2Imm }, },</td></tr>
<tr><th id="6745">6745</th><td>  { <var>8232</var> <i>/* pmxvbf16ger2nn */</i>, PPC::PMXVBF16GER2NN, Convert__RegACCRC1_0__Tie0_1_1__RegVSRC1_1__RegVSRC1_2__U4Imm1_3__U4Imm1_4__U2Imm1_5, AMFBS_None, { MCK_RegACCRC, MCK_RegVSRC, MCK_RegVSRC, MCK_U4Imm, MCK_U4Imm, MCK_U2Imm }, },</td></tr>
<tr><th id="6746">6746</th><td>  { <var>8247</var> <i>/* pmxvbf16ger2np */</i>, PPC::PMXVBF16GER2NP, Convert__RegACCRC1_0__Tie0_1_1__RegVSRC1_1__RegVSRC1_2__U4Imm1_3__U4Imm1_4__U2Imm1_5, AMFBS_None, { MCK_RegACCRC, MCK_RegVSRC, MCK_RegVSRC, MCK_U4Imm, MCK_U4Imm, MCK_U2Imm }, },</td></tr>
<tr><th id="6747">6747</th><td>  { <var>8262</var> <i>/* pmxvbf16ger2pn */</i>, PPC::PMXVBF16GER2PN, Convert__RegACCRC1_0__Tie0_1_1__RegVSRC1_1__RegVSRC1_2__U4Imm1_3__U4Imm1_4__U2Imm1_5, AMFBS_None, { MCK_RegACCRC, MCK_RegVSRC, MCK_RegVSRC, MCK_U4Imm, MCK_U4Imm, MCK_U2Imm }, },</td></tr>
<tr><th id="6748">6748</th><td>  { <var>8277</var> <i>/* pmxvbf16ger2pp */</i>, PPC::PMXVBF16GER2PP, Convert__RegACCRC1_0__Tie0_1_1__RegVSRC1_1__RegVSRC1_2__U4Imm1_3__U4Imm1_4__U2Imm1_5, AMFBS_None, { MCK_RegACCRC, MCK_RegVSRC, MCK_RegVSRC, MCK_U4Imm, MCK_U4Imm, MCK_U2Imm }, },</td></tr>
<tr><th id="6749">6749</th><td>  { <var>8292</var> <i>/* pmxvf16ger2 */</i>, PPC::PMXVF16GER2, Convert__RegACCRC1_0__RegVSRC1_1__RegVSRC1_2__U4Imm1_3__U4Imm1_4__U2Imm1_5, AMFBS_None, { MCK_RegACCRC, MCK_RegVSRC, MCK_RegVSRC, MCK_U4Imm, MCK_U4Imm, MCK_U2Imm }, },</td></tr>
<tr><th id="6750">6750</th><td>  { <var>8304</var> <i>/* pmxvf16ger2nn */</i>, PPC::PMXVF16GER2NN, Convert__RegACCRC1_0__Tie0_1_1__RegVSRC1_1__RegVSRC1_2__U4Imm1_3__U4Imm1_4__U2Imm1_5, AMFBS_None, { MCK_RegACCRC, MCK_RegVSRC, MCK_RegVSRC, MCK_U4Imm, MCK_U4Imm, MCK_U2Imm }, },</td></tr>
<tr><th id="6751">6751</th><td>  { <var>8318</var> <i>/* pmxvf16ger2np */</i>, PPC::PMXVF16GER2NP, Convert__RegACCRC1_0__Tie0_1_1__RegVSRC1_1__RegVSRC1_2__U4Imm1_3__U4Imm1_4__U2Imm1_5, AMFBS_None, { MCK_RegACCRC, MCK_RegVSRC, MCK_RegVSRC, MCK_U4Imm, MCK_U4Imm, MCK_U2Imm }, },</td></tr>
<tr><th id="6752">6752</th><td>  { <var>8332</var> <i>/* pmxvf16ger2pn */</i>, PPC::PMXVF16GER2PN, Convert__RegACCRC1_0__Tie0_1_1__RegVSRC1_1__RegVSRC1_2__U4Imm1_3__U4Imm1_4__U2Imm1_5, AMFBS_None, { MCK_RegACCRC, MCK_RegVSRC, MCK_RegVSRC, MCK_U4Imm, MCK_U4Imm, MCK_U2Imm }, },</td></tr>
<tr><th id="6753">6753</th><td>  { <var>8346</var> <i>/* pmxvf16ger2pp */</i>, PPC::PMXVF16GER2PP, Convert__RegACCRC1_0__Tie0_1_1__RegVSRC1_1__RegVSRC1_2__U4Imm1_3__U4Imm1_4__U2Imm1_5, AMFBS_None, { MCK_RegACCRC, MCK_RegVSRC, MCK_RegVSRC, MCK_U4Imm, MCK_U4Imm, MCK_U2Imm }, },</td></tr>
<tr><th id="6754">6754</th><td>  { <var>8360</var> <i>/* pmxvf32ger */</i>, PPC::PMXVF32GER, Convert__RegACCRC1_0__RegVSRC1_1__RegVSRC1_2__U4Imm1_3__U4Imm1_4, AMFBS_None, { MCK_RegACCRC, MCK_RegVSRC, MCK_RegVSRC, MCK_U4Imm, MCK_U4Imm }, },</td></tr>
<tr><th id="6755">6755</th><td>  { <var>8371</var> <i>/* pmxvf32gernn */</i>, PPC::PMXVF32GERNN, Convert__RegACCRC1_0__Tie0_1_1__RegVSRC1_1__RegVSRC1_2__U4Imm1_3__U4Imm1_4, AMFBS_None, { MCK_RegACCRC, MCK_RegVSRC, MCK_RegVSRC, MCK_U4Imm, MCK_U4Imm }, },</td></tr>
<tr><th id="6756">6756</th><td>  { <var>8384</var> <i>/* pmxvf32gernp */</i>, PPC::PMXVF32GERNP, Convert__RegACCRC1_0__Tie0_1_1__RegVSRC1_1__RegVSRC1_2__U4Imm1_3__U4Imm1_4, AMFBS_None, { MCK_RegACCRC, MCK_RegVSRC, MCK_RegVSRC, MCK_U4Imm, MCK_U4Imm }, },</td></tr>
<tr><th id="6757">6757</th><td>  { <var>8397</var> <i>/* pmxvf32gerpn */</i>, PPC::PMXVF32GERPN, Convert__RegACCRC1_0__Tie0_1_1__RegVSRC1_1__RegVSRC1_2__U4Imm1_3__U4Imm1_4, AMFBS_None, { MCK_RegACCRC, MCK_RegVSRC, MCK_RegVSRC, MCK_U4Imm, MCK_U4Imm }, },</td></tr>
<tr><th id="6758">6758</th><td>  { <var>8410</var> <i>/* pmxvf32gerpp */</i>, PPC::PMXVF32GERPP, Convert__RegACCRC1_0__Tie0_1_1__RegVSRC1_1__RegVSRC1_2__U4Imm1_3__U4Imm1_4, AMFBS_None, { MCK_RegACCRC, MCK_RegVSRC, MCK_RegVSRC, MCK_U4Imm, MCK_U4Imm }, },</td></tr>
<tr><th id="6759">6759</th><td>  { <var>8423</var> <i>/* pmxvf64ger */</i>, PPC::PMXVF64GER, Convert__RegACCRC1_0__RegVSRpEvenRC1_1__RegVSRC1_2__U4Imm1_3__U2Imm1_4, AMFBS_None, { MCK_RegACCRC, MCK_RegVSRpEvenRC, MCK_RegVSRC, MCK_U4Imm, MCK_U2Imm }, },</td></tr>
<tr><th id="6760">6760</th><td>  { <var>8434</var> <i>/* pmxvf64gernn */</i>, PPC::PMXVF64GERNN, Convert__RegACCRC1_0__Tie0_1_1__RegVSRpEvenRC1_1__RegVSRC1_2__U4Imm1_3__U2Imm1_4, AMFBS_None, { MCK_RegACCRC, MCK_RegVSRpEvenRC, MCK_RegVSRC, MCK_U4Imm, MCK_U2Imm }, },</td></tr>
<tr><th id="6761">6761</th><td>  { <var>8447</var> <i>/* pmxvf64gernp */</i>, PPC::PMXVF64GERNP, Convert__RegACCRC1_0__Tie0_1_1__RegVSRpEvenRC1_1__RegVSRC1_2__U4Imm1_3__U2Imm1_4, AMFBS_None, { MCK_RegACCRC, MCK_RegVSRpEvenRC, MCK_RegVSRC, MCK_U4Imm, MCK_U2Imm }, },</td></tr>
<tr><th id="6762">6762</th><td>  { <var>8460</var> <i>/* pmxvf64gerpn */</i>, PPC::PMXVF64GERPN, Convert__RegACCRC1_0__Tie0_1_1__RegVSRpEvenRC1_1__RegVSRC1_2__U4Imm1_3__U2Imm1_4, AMFBS_None, { MCK_RegACCRC, MCK_RegVSRpEvenRC, MCK_RegVSRC, MCK_U4Imm, MCK_U2Imm }, },</td></tr>
<tr><th id="6763">6763</th><td>  { <var>8473</var> <i>/* pmxvf64gerpp */</i>, PPC::PMXVF64GERPP, Convert__RegACCRC1_0__Tie0_1_1__RegVSRpEvenRC1_1__RegVSRC1_2__U4Imm1_3__U2Imm1_4, AMFBS_None, { MCK_RegACCRC, MCK_RegVSRpEvenRC, MCK_RegVSRC, MCK_U4Imm, MCK_U2Imm }, },</td></tr>
<tr><th id="6764">6764</th><td>  { <var>8486</var> <i>/* pmxvi16ger2 */</i>, PPC::PMXVI16GER2, Convert__RegACCRC1_0__RegVSRC1_1__RegVSRC1_2__U4Imm1_3__U4Imm1_4__U2Imm1_5, AMFBS_None, { MCK_RegACCRC, MCK_RegVSRC, MCK_RegVSRC, MCK_U4Imm, MCK_U4Imm, MCK_U2Imm }, },</td></tr>
<tr><th id="6765">6765</th><td>  { <var>8498</var> <i>/* pmxvi16ger2pp */</i>, PPC::PMXVI16GER2PP, Convert__RegACCRC1_0__Tie0_1_1__RegVSRC1_1__RegVSRC1_2__U4Imm1_3__U4Imm1_4__U2Imm1_5, AMFBS_None, { MCK_RegACCRC, MCK_RegVSRC, MCK_RegVSRC, MCK_U4Imm, MCK_U4Imm, MCK_U2Imm }, },</td></tr>
<tr><th id="6766">6766</th><td>  { <var>8512</var> <i>/* pmxvi16ger2s */</i>, PPC::PMXVI16GER2S, Convert__RegACCRC1_0__RegVSRC1_1__RegVSRC1_2__U4Imm1_3__U4Imm1_4__U2Imm1_5, AMFBS_None, { MCK_RegACCRC, MCK_RegVSRC, MCK_RegVSRC, MCK_U4Imm, MCK_U4Imm, MCK_U2Imm }, },</td></tr>
<tr><th id="6767">6767</th><td>  { <var>8525</var> <i>/* pmxvi16ger2spp */</i>, PPC::PMXVI16GER2SPP, Convert__RegACCRC1_0__Tie0_1_1__RegVSRC1_1__RegVSRC1_2__U4Imm1_3__U4Imm1_4__U2Imm1_5, AMFBS_None, { MCK_RegACCRC, MCK_RegVSRC, MCK_RegVSRC, MCK_U4Imm, MCK_U4Imm, MCK_U2Imm }, },</td></tr>
<tr><th id="6768">6768</th><td>  { <var>8540</var> <i>/* pmxvi4ger8 */</i>, PPC::PMXVI4GER8, Convert__RegACCRC1_0__RegVSRC1_1__RegVSRC1_2__U4Imm1_3__U4Imm1_4__U8Imm1_5, AMFBS_None, { MCK_RegACCRC, MCK_RegVSRC, MCK_RegVSRC, MCK_U4Imm, MCK_U4Imm, MCK_U8Imm }, },</td></tr>
<tr><th id="6769">6769</th><td>  { <var>8551</var> <i>/* pmxvi4ger8pp */</i>, PPC::PMXVI4GER8PP, Convert__RegACCRC1_0__Tie0_1_1__RegVSRC1_1__RegVSRC1_2__U4Imm1_3__U4Imm1_4__U8Imm1_5, AMFBS_None, { MCK_RegACCRC, MCK_RegVSRC, MCK_RegVSRC, MCK_U4Imm, MCK_U4Imm, MCK_U8Imm }, },</td></tr>
<tr><th id="6770">6770</th><td>  { <var>8564</var> <i>/* pmxvi8ger4 */</i>, PPC::PMXVI8GER4, Convert__RegACCRC1_0__RegVSRC1_1__RegVSRC1_2__U4Imm1_3__U4Imm1_4__U4Imm1_5, AMFBS_None, { MCK_RegACCRC, MCK_RegVSRC, MCK_RegVSRC, MCK_U4Imm, MCK_U4Imm, MCK_U4Imm }, },</td></tr>
<tr><th id="6771">6771</th><td>  { <var>8575</var> <i>/* pmxvi8ger4pp */</i>, PPC::PMXVI8GER4PP, Convert__RegACCRC1_0__Tie0_1_1__RegVSRC1_1__RegVSRC1_2__U4Imm1_3__U4Imm1_4__U4Imm1_5, AMFBS_None, { MCK_RegACCRC, MCK_RegVSRC, MCK_RegVSRC, MCK_U4Imm, MCK_U4Imm, MCK_U4Imm }, },</td></tr>
<tr><th id="6772">6772</th><td>  { <var>8588</var> <i>/* pmxvi8ger4spp */</i>, PPC::PMXVI8GER4SPP, Convert__RegACCRC1_0__Tie0_1_1__RegVSRC1_1__RegVSRC1_2__U4Imm1_3__U4Imm1_4__U4Imm1_5, AMFBS_None, { MCK_RegACCRC, MCK_RegVSRC, MCK_RegVSRC, MCK_U4Imm, MCK_U4Imm, MCK_U4Imm }, },</td></tr>
<tr><th id="6773">6773</th><td>  { <var>8602</var> <i>/* popcntb */</i>, PPC::POPCNTB, Convert__RegG8RC1_0__RegG8RC1_1, AMFBS_None, { MCK_RegG8RC, MCK_RegG8RC }, },</td></tr>
<tr><th id="6774">6774</th><td>  { <var>8610</var> <i>/* popcntd */</i>, PPC::POPCNTD, Convert__RegG8RC1_0__RegG8RC1_1, AMFBS_None, { MCK_RegG8RC, MCK_RegG8RC }, },</td></tr>
<tr><th id="6775">6775</th><td>  { <var>8618</var> <i>/* popcntw */</i>, PPC::POPCNTW, Convert__RegGPRC1_0__RegGPRC1_1, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="6776">6776</th><td>  { <var>8626</var> <i>/* pstb */</i>, PPC::PSTBpc, Convert__RegGPRC1_0__DispRI341_1__ImmZero1_2, AMFBS_None, { MCK_RegGPRC, MCK_DispRI34, MCK_ImmZero, MCK_1 }, },</td></tr>
<tr><th id="6777">6777</th><td>  { <var>8626</var> <i>/* pstb */</i>, PPC::PSTB, Convert__RegGPRC1_0__DispRI341_1__RegGxRCNoR01_2, AMFBS_None, { MCK_RegGPRC, MCK_DispRI34, MCK_RegGxRCNoR0, MCK_0 }, },</td></tr>
<tr><th id="6778">6778</th><td>  { <var>8631</var> <i>/* pstd */</i>, PPC::PSTDpc, Convert__RegG8RC1_0__DispRI341_1__ImmZero1_2, AMFBS_None, { MCK_RegG8RC, MCK_DispRI34, MCK_ImmZero, MCK_1 }, },</td></tr>
<tr><th id="6779">6779</th><td>  { <var>8631</var> <i>/* pstd */</i>, PPC::PSTD, Convert__RegG8RC1_0__DispRI341_1__RegGxRCNoR01_2, AMFBS_None, { MCK_RegG8RC, MCK_DispRI34, MCK_RegGxRCNoR0, MCK_0 }, },</td></tr>
<tr><th id="6780">6780</th><td>  { <var>8636</var> <i>/* pstfd */</i>, PPC::PSTFDpc, Convert__RegF8RC1_0__DispRI341_1__ImmZero1_2, AMFBS_None, { MCK_RegF8RC, MCK_DispRI34, MCK_ImmZero, MCK_1 }, },</td></tr>
<tr><th id="6781">6781</th><td>  { <var>8636</var> <i>/* pstfd */</i>, PPC::PSTFD, Convert__RegF8RC1_0__DispRI341_1__RegGxRCNoR01_2, AMFBS_None, { MCK_RegF8RC, MCK_DispRI34, MCK_RegGxRCNoR0, MCK_0 }, },</td></tr>
<tr><th id="6782">6782</th><td>  { <var>8642</var> <i>/* pstfs */</i>, PPC::PSTFSpc, Convert__RegF4RC1_0__DispRI341_1__ImmZero1_2, AMFBS_None, { MCK_RegF4RC, MCK_DispRI34, MCK_ImmZero, MCK_1 }, },</td></tr>
<tr><th id="6783">6783</th><td>  { <var>8642</var> <i>/* pstfs */</i>, PPC::PSTFS, Convert__RegF4RC1_0__DispRI341_1__RegGxRCNoR01_2, AMFBS_None, { MCK_RegF4RC, MCK_DispRI34, MCK_RegGxRCNoR0, MCK_0 }, },</td></tr>
<tr><th id="6784">6784</th><td>  { <var>8648</var> <i>/* psth */</i>, PPC::PSTHpc, Convert__RegGPRC1_0__DispRI341_1__ImmZero1_2, AMFBS_None, { MCK_RegGPRC, MCK_DispRI34, MCK_ImmZero, MCK_1 }, },</td></tr>
<tr><th id="6785">6785</th><td>  { <var>8648</var> <i>/* psth */</i>, PPC::PSTH, Convert__RegGPRC1_0__DispRI341_1__RegGxRCNoR01_2, AMFBS_None, { MCK_RegGPRC, MCK_DispRI34, MCK_RegGxRCNoR0, MCK_0 }, },</td></tr>
<tr><th id="6786">6786</th><td>  { <var>8653</var> <i>/* pstw */</i>, PPC::PSTWpc, Convert__RegGPRC1_0__DispRI341_1__ImmZero1_2, AMFBS_None, { MCK_RegGPRC, MCK_DispRI34, MCK_ImmZero, MCK_1 }, },</td></tr>
<tr><th id="6787">6787</th><td>  { <var>8653</var> <i>/* pstw */</i>, PPC::PSTW, Convert__RegGPRC1_0__DispRI341_1__RegGxRCNoR01_2, AMFBS_None, { MCK_RegGPRC, MCK_DispRI34, MCK_RegGxRCNoR0, MCK_0 }, },</td></tr>
<tr><th id="6788">6788</th><td>  { <var>8658</var> <i>/* pstxsd */</i>, PPC::PSTXSDpc, Convert__RegVFRC1_0__DispRI341_1__ImmZero1_2, AMFBS_None, { MCK_RegVFRC, MCK_DispRI34, MCK_ImmZero, MCK_1 }, },</td></tr>
<tr><th id="6789">6789</th><td>  { <var>8658</var> <i>/* pstxsd */</i>, PPC::PSTXSD, Convert__RegVFRC1_0__DispRI341_1__RegGxRCNoR01_2, AMFBS_None, { MCK_RegVFRC, MCK_DispRI34, MCK_RegGxRCNoR0, MCK_0 }, },</td></tr>
<tr><th id="6790">6790</th><td>  { <var>8665</var> <i>/* pstxssp */</i>, PPC::PSTXSSPpc, Convert__RegVFRC1_0__DispRI341_1__ImmZero1_2, AMFBS_None, { MCK_RegVFRC, MCK_DispRI34, MCK_ImmZero, MCK_1 }, },</td></tr>
<tr><th id="6791">6791</th><td>  { <var>8665</var> <i>/* pstxssp */</i>, PPC::PSTXSSP, Convert__RegVFRC1_0__DispRI341_1__RegGxRCNoR01_2, AMFBS_None, { MCK_RegVFRC, MCK_DispRI34, MCK_RegGxRCNoR0, MCK_0 }, },</td></tr>
<tr><th id="6792">6792</th><td>  { <var>8673</var> <i>/* pstxv */</i>, PPC::PSTXVpc, Convert__RegVSRC1_0__DispRI341_1__ImmZero1_2, AMFBS_None, { MCK_RegVSRC, MCK_DispRI34, MCK_ImmZero, MCK_1 }, },</td></tr>
<tr><th id="6793">6793</th><td>  { <var>8673</var> <i>/* pstxv */</i>, PPC::PSTXV, Convert__RegVSRC1_0__DispRI341_1__RegGxRCNoR01_2, AMFBS_None, { MCK_RegVSRC, MCK_DispRI34, MCK_RegGxRCNoR0, MCK_0 }, },</td></tr>
<tr><th id="6794">6794</th><td>  { <var>8679</var> <i>/* pstxvp */</i>, PPC::PSTXVPpc, Convert__RegVSRpRC1_0__DispRI341_1__ImmZero1_2, AMFBS_None, { MCK_RegVSRpRC, MCK_DispRI34, MCK_ImmZero, MCK_1 }, },</td></tr>
<tr><th id="6795">6795</th><td>  { <var>8679</var> <i>/* pstxvp */</i>, PPC::PSTXVP, Convert__RegVSRpRC1_0__DispRI341_1__RegGxRCNoR01_2, AMFBS_None, { MCK_RegVSRpRC, MCK_DispRI34, MCK_RegGxRCNoR0, MCK_0 }, },</td></tr>
<tr><th id="6796">6796</th><td>  { <var>8686</var> <i>/* ptesync */</i>, PPC::SYNC, Convert__imm_95_2, AMFBS_None, {  }, },</td></tr>
<tr><th id="6797">6797</th><td>  { <var>8694</var> <i>/* rfci */</i>, PPC::RFCI, Convert_NoOperands, AMFBS_None, {  }, },</td></tr>
<tr><th id="6798">6798</th><td>  { <var>8699</var> <i>/* rfdi */</i>, PPC::RFDI, Convert_NoOperands, AMFBS_None, {  }, },</td></tr>
<tr><th id="6799">6799</th><td>  { <var>8704</var> <i>/* rfebb */</i>, PPC::RFEBB, Convert__imm_95_1, AMFBS_None, {  }, },</td></tr>
<tr><th id="6800">6800</th><td>  { <var>8704</var> <i>/* rfebb */</i>, PPC::RFEBB, Convert__U1Imm1_0, AMFBS_None, { MCK_U1Imm }, },</td></tr>
<tr><th id="6801">6801</th><td>  { <var>8710</var> <i>/* rfi */</i>, PPC::RFI, Convert_NoOperands, AMFBS_None, {  }, },</td></tr>
<tr><th id="6802">6802</th><td>  { <var>8714</var> <i>/* rfid */</i>, PPC::RFID, Convert_NoOperands, AMFBS_None, {  }, },</td></tr>
<tr><th id="6803">6803</th><td>  { <var>8719</var> <i>/* rfmci */</i>, PPC::RFMCI, Convert_NoOperands, AMFBS_None, {  }, },</td></tr>
<tr><th id="6804">6804</th><td>  { <var>8725</var> <i>/* rldcl */</i>, PPC::RLDCL, Convert__RegG8RC1_0__RegG8RC1_1__RegGPRC1_2__U6Imm1_3, AMFBS_None, { MCK_RegG8RC, MCK_RegG8RC, MCK_RegGPRC, MCK_U6Imm }, },</td></tr>
<tr><th id="6805">6805</th><td>  { <var>8725</var> <i>/* rldcl */</i>, PPC::RLDCL_rec, Convert__RegG8RC1_1__RegG8RC1_2__RegGPRC1_3__U6Imm1_4, AMFBS_None, { MCK__DOT_, MCK_RegG8RC, MCK_RegG8RC, MCK_RegGPRC, MCK_U6Imm }, },</td></tr>
<tr><th id="6806">6806</th><td>  { <var>8731</var> <i>/* rldcr */</i>, PPC::RLDCR, Convert__RegG8RC1_0__RegG8RC1_1__RegGPRC1_2__U6Imm1_3, AMFBS_None, { MCK_RegG8RC, MCK_RegG8RC, MCK_RegGPRC, MCK_U6Imm }, },</td></tr>
<tr><th id="6807">6807</th><td>  { <var>8731</var> <i>/* rldcr */</i>, PPC::RLDCR_rec, Convert__RegG8RC1_1__RegG8RC1_2__RegGPRC1_3__U6Imm1_4, AMFBS_None, { MCK__DOT_, MCK_RegG8RC, MCK_RegG8RC, MCK_RegGPRC, MCK_U6Imm }, },</td></tr>
<tr><th id="6808">6808</th><td>  { <var>8737</var> <i>/* rldic */</i>, PPC::RLDIC, Convert__RegG8RC1_0__RegG8RC1_1__U6Imm1_2__U6Imm1_3, AMFBS_None, { MCK_RegG8RC, MCK_RegG8RC, MCK_U6Imm, MCK_U6Imm }, },</td></tr>
<tr><th id="6809">6809</th><td>  { <var>8737</var> <i>/* rldic */</i>, PPC::RLDIC_rec, Convert__RegG8RC1_1__RegG8RC1_2__U6Imm1_3__U6Imm1_4, AMFBS_None, { MCK__DOT_, MCK_RegG8RC, MCK_RegG8RC, MCK_U6Imm, MCK_U6Imm }, },</td></tr>
<tr><th id="6810">6810</th><td>  { <var>8743</var> <i>/* rldicl */</i>, PPC::RLDICL, Convert__RegG8RC1_0__RegG8RC1_1__U6Imm1_2__U6Imm1_3, AMFBS_None, { MCK_RegG8RC, MCK_RegG8RC, MCK_U6Imm, MCK_U6Imm }, },</td></tr>
<tr><th id="6811">6811</th><td>  { <var>8743</var> <i>/* rldicl */</i>, PPC::RLDICL_rec, Convert__RegG8RC1_1__RegG8RC1_2__U6Imm1_3__U6Imm1_4, AMFBS_None, { MCK__DOT_, MCK_RegG8RC, MCK_RegG8RC, MCK_U6Imm, MCK_U6Imm }, },</td></tr>
<tr><th id="6812">6812</th><td>  { <var>8750</var> <i>/* rldicr */</i>, PPC::RLDICR, Convert__RegG8RC1_0__RegG8RC1_1__U6Imm1_2__U6Imm1_3, AMFBS_None, { MCK_RegG8RC, MCK_RegG8RC, MCK_U6Imm, MCK_U6Imm }, },</td></tr>
<tr><th id="6813">6813</th><td>  { <var>8750</var> <i>/* rldicr */</i>, PPC::RLDICR_rec, Convert__RegG8RC1_1__RegG8RC1_2__U6Imm1_3__U6Imm1_4, AMFBS_None, { MCK__DOT_, MCK_RegG8RC, MCK_RegG8RC, MCK_U6Imm, MCK_U6Imm }, },</td></tr>
<tr><th id="6814">6814</th><td>  { <var>8757</var> <i>/* rldimi */</i>, PPC::RLDIMI, Convert__RegG8RC1_0__Tie0_1_1__RegG8RC1_1__U6Imm1_2__U6Imm1_3, AMFBS_None, { MCK_RegG8RC, MCK_RegG8RC, MCK_U6Imm, MCK_U6Imm }, },</td></tr>
<tr><th id="6815">6815</th><td>  { <var>8757</var> <i>/* rldimi */</i>, PPC::RLDIMI_rec, Convert__RegG8RC1_1__Tie0_1_1__RegG8RC1_2__U6Imm1_3__U6Imm1_4, AMFBS_None, { MCK__DOT_, MCK_RegG8RC, MCK_RegG8RC, MCK_U6Imm, MCK_U6Imm }, },</td></tr>
<tr><th id="6816">6816</th><td>  { <var>8764</var> <i>/* rlwimi */</i>, PPC::RLWIMIbm, Convert__RegG8RC1_0__RegG8RC1_1__U5Imm1_2__Imm1_3, AMFBS_None, { MCK_RegG8RC, MCK_RegG8RC, MCK_U5Imm, MCK_Imm }, },</td></tr>
<tr><th id="6817">6817</th><td>  { <var>8764</var> <i>/* rlwimi */</i>, PPC::RLWIMIbm_rec, Convert__RegG8RC1_1__RegG8RC1_2__U5Imm1_3__Imm1_4, AMFBS_None, { MCK__DOT_, MCK_RegG8RC, MCK_RegG8RC, MCK_U5Imm, MCK_Imm }, },</td></tr>
<tr><th id="6818">6818</th><td>  { <var>8764</var> <i>/* rlwimi */</i>, PPC::RLWIMI, Convert__RegGPRC1_0__Tie0_1_1__RegGPRC1_1__U5Imm1_2__U5Imm1_3__U5Imm1_4, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC, MCK_U5Imm, MCK_U5Imm, MCK_U5Imm }, },</td></tr>
<tr><th id="6819">6819</th><td>  { <var>8764</var> <i>/* rlwimi */</i>, PPC::RLWIMI_rec, Convert__RegGPRC1_1__Tie0_1_1__RegGPRC1_2__U5Imm1_3__U5Imm1_4__U5Imm1_5, AMFBS_None, { MCK__DOT_, MCK_RegGPRC, MCK_RegGPRC, MCK_U5Imm, MCK_U5Imm, MCK_U5Imm }, },</td></tr>
<tr><th id="6820">6820</th><td>  { <var>8771</var> <i>/* rlwinm */</i>, PPC::RLWINMbm, Convert__RegG8RC1_0__RegG8RC1_1__U5Imm1_2__Imm1_3, AMFBS_None, { MCK_RegG8RC, MCK_RegG8RC, MCK_U5Imm, MCK_Imm }, },</td></tr>
<tr><th id="6821">6821</th><td>  { <var>8771</var> <i>/* rlwinm */</i>, PPC::RLWINMbm_rec, Convert__RegG8RC1_1__RegG8RC1_2__U5Imm1_3__Imm1_4, AMFBS_None, { MCK__DOT_, MCK_RegG8RC, MCK_RegG8RC, MCK_U5Imm, MCK_Imm }, },</td></tr>
<tr><th id="6822">6822</th><td>  { <var>8771</var> <i>/* rlwinm */</i>, PPC::RLWINM, Convert__RegGPRC1_0__RegGPRC1_1__U5Imm1_2__U5Imm1_3__U5Imm1_4, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC, MCK_U5Imm, MCK_U5Imm, MCK_U5Imm }, },</td></tr>
<tr><th id="6823">6823</th><td>  { <var>8771</var> <i>/* rlwinm */</i>, PPC::RLWINM_rec, Convert__RegGPRC1_1__RegGPRC1_2__U5Imm1_3__U5Imm1_4__U5Imm1_5, AMFBS_None, { MCK__DOT_, MCK_RegGPRC, MCK_RegGPRC, MCK_U5Imm, MCK_U5Imm, MCK_U5Imm }, },</td></tr>
<tr><th id="6824">6824</th><td>  { <var>8778</var> <i>/* rlwnm */</i>, PPC::RLWNMbm, Convert__RegG8RC1_0__RegG8RC1_1__U5Imm1_2__Imm1_3, AMFBS_None, { MCK_RegG8RC, MCK_RegG8RC, MCK_U5Imm, MCK_Imm }, },</td></tr>
<tr><th id="6825">6825</th><td>  { <var>8778</var> <i>/* rlwnm */</i>, PPC::RLWNMbm_rec, Convert__RegG8RC1_1__RegG8RC1_2__U5Imm1_3__Imm1_4, AMFBS_None, { MCK__DOT_, MCK_RegG8RC, MCK_RegG8RC, MCK_U5Imm, MCK_Imm }, },</td></tr>
<tr><th id="6826">6826</th><td>  { <var>8778</var> <i>/* rlwnm */</i>, PPC::RLWNM, Convert__RegGPRC1_0__RegGPRC1_1__RegGPRC1_2__U5Imm1_3__U5Imm1_4, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC, MCK_RegGPRC, MCK_U5Imm, MCK_U5Imm }, },</td></tr>
<tr><th id="6827">6827</th><td>  { <var>8778</var> <i>/* rlwnm */</i>, PPC::RLWNM_rec, Convert__RegGPRC1_1__RegGPRC1_2__RegGPRC1_3__U5Imm1_4__U5Imm1_5, AMFBS_None, { MCK__DOT_, MCK_RegGPRC, MCK_RegGPRC, MCK_RegGPRC, MCK_U5Imm, MCK_U5Imm }, },</td></tr>
<tr><th id="6828">6828</th><td>  { <var>8784</var> <i>/* rotld */</i>, PPC::RLDCL, Convert__RegG8RC1_0__RegG8RC1_1__RegGPRC1_2__imm_95_0, AMFBS_None, { MCK_RegG8RC, MCK_RegG8RC, MCK_RegGPRC }, },</td></tr>
<tr><th id="6829">6829</th><td>  { <var>8784</var> <i>/* rotld */</i>, PPC::RLDCL_rec, Convert__RegG8RC1_1__RegG8RC1_2__RegGPRC1_3__imm_95_0, AMFBS_None, { MCK__DOT_, MCK_RegG8RC, MCK_RegG8RC, MCK_RegGPRC }, },</td></tr>
<tr><th id="6830">6830</th><td>  { <var>8790</var> <i>/* rotldi */</i>, PPC::RLDICL, Convert__RegG8RC1_0__RegG8RC1_1__U6Imm1_2__imm_95_0, AMFBS_None, { MCK_RegG8RC, MCK_RegG8RC, MCK_U6Imm }, },</td></tr>
<tr><th id="6831">6831</th><td>  { <var>8790</var> <i>/* rotldi */</i>, PPC::RLDICL_32_64, Convert__RegG8RC1_0__RegGPRC1_1__U6Imm1_2__imm_95_0, AMFBS_None, { MCK_RegG8RC, MCK_RegGPRC, MCK_U6Imm }, },</td></tr>
<tr><th id="6832">6832</th><td>  { <var>8790</var> <i>/* rotldi */</i>, PPC::RLDICL_rec, Convert__RegG8RC1_1__RegG8RC1_2__U6Imm1_3__imm_95_0, AMFBS_None, { MCK__DOT_, MCK_RegG8RC, MCK_RegG8RC, MCK_U6Imm }, },</td></tr>
<tr><th id="6833">6833</th><td>  { <var>8797</var> <i>/* rotlw */</i>, PPC::RLWNM8, Convert__RegG8RC1_0__RegG8RC1_1__RegG8RC1_2__imm_95_0__imm_95_31, AMFBS_None, { MCK_RegG8RC, MCK_RegG8RC, MCK_RegG8RC }, },</td></tr>
<tr><th id="6834">6834</th><td>  { <var>8797</var> <i>/* rotlw */</i>, PPC::RLWNM, Convert__RegGPRC1_0__RegGPRC1_1__RegGPRC1_2__imm_95_0__imm_95_31, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="6835">6835</th><td>  { <var>8797</var> <i>/* rotlw */</i>, PPC::RLWNM8_rec, Convert__RegG8RC1_1__RegG8RC1_2__RegG8RC1_3__imm_95_0__imm_95_31, AMFBS_None, { MCK__DOT_, MCK_RegG8RC, MCK_RegG8RC, MCK_RegG8RC }, },</td></tr>
<tr><th id="6836">6836</th><td>  { <var>8797</var> <i>/* rotlw */</i>, PPC::RLWNM_rec, Convert__RegGPRC1_1__RegGPRC1_2__RegGPRC1_3__imm_95_0__imm_95_31, AMFBS_None, { MCK__DOT_, MCK_RegGPRC, MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="6837">6837</th><td>  { <var>8803</var> <i>/* rotlwi */</i>, PPC::RLWINM8, Convert__RegG8RC1_0__RegG8RC1_1__U5Imm1_2__imm_95_0__imm_95_31, AMFBS_None, { MCK_RegG8RC, MCK_RegG8RC, MCK_U5Imm }, },</td></tr>
<tr><th id="6838">6838</th><td>  { <var>8803</var> <i>/* rotlwi */</i>, PPC::RLWINM, Convert__RegGPRC1_0__RegGPRC1_1__U5Imm1_2__imm_95_0__imm_95_31, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC, MCK_U5Imm }, },</td></tr>
<tr><th id="6839">6839</th><td>  { <var>8803</var> <i>/* rotlwi */</i>, PPC::RLWINM8_rec, Convert__RegG8RC1_1__RegG8RC1_2__U5Imm1_3__imm_95_0__imm_95_31, AMFBS_None, { MCK__DOT_, MCK_RegG8RC, MCK_RegG8RC, MCK_U5Imm }, },</td></tr>
<tr><th id="6840">6840</th><td>  { <var>8803</var> <i>/* rotlwi */</i>, PPC::RLWINM_rec, Convert__RegGPRC1_1__RegGPRC1_2__U5Imm1_3__imm_95_0__imm_95_31, AMFBS_None, { MCK__DOT_, MCK_RegGPRC, MCK_RegGPRC, MCK_U5Imm }, },</td></tr>
<tr><th id="6841">6841</th><td>  { <var>8810</var> <i>/* rotrdi */</i>, PPC::ROTRDI, Convert__RegG8RC1_0__RegG8RC1_1__U6Imm1_2, AMFBS_None, { MCK_RegG8RC, MCK_RegG8RC, MCK_U6Imm }, },</td></tr>
<tr><th id="6842">6842</th><td>  { <var>8810</var> <i>/* rotrdi */</i>, PPC::ROTRDI_rec, Convert__RegG8RC1_1__RegG8RC1_2__U6Imm1_3, AMFBS_None, { MCK__DOT_, MCK_RegG8RC, MCK_RegG8RC, MCK_U6Imm }, },</td></tr>
<tr><th id="6843">6843</th><td>  { <var>8817</var> <i>/* rotrwi */</i>, PPC::ROTRWI, Convert__RegGPRC1_0__RegGPRC1_1__U5Imm1_2, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC, MCK_U5Imm }, },</td></tr>
<tr><th id="6844">6844</th><td>  { <var>8817</var> <i>/* rotrwi */</i>, PPC::ROTRWI_rec, Convert__RegGPRC1_1__RegGPRC1_2__U5Imm1_3, AMFBS_None, { MCK__DOT_, MCK_RegGPRC, MCK_RegGPRC, MCK_U5Imm }, },</td></tr>
<tr><th id="6845">6845</th><td>  { <var>8824</var> <i>/* sc */</i>, PPC::SC, Convert__imm_95_0, AMFBS_None, {  }, },</td></tr>
<tr><th id="6846">6846</th><td>  { <var>8824</var> <i>/* sc */</i>, PPC::SC, Convert__Imm1_0, AMFBS_None, { MCK_Imm }, },</td></tr>
<tr><th id="6847">6847</th><td>  { <var>8827</var> <i>/* setb */</i>, PPC::SETB, Convert__RegGPRC1_0__RegCRRC1_1, AMFBS_None, { MCK_RegGPRC, MCK_RegCRRC }, },</td></tr>
<tr><th id="6848">6848</th><td>  { <var>8832</var> <i>/* setbc */</i>, PPC::SETBC, Convert__RegGPRC1_0__RegCRBITRC1_1, AMFBS_None, { MCK_RegGPRC, MCK_RegCRBITRC }, },</td></tr>
<tr><th id="6849">6849</th><td>  { <var>8838</var> <i>/* setbcr */</i>, PPC::SETBCR, Convert__RegGPRC1_0__RegCRBITRC1_1, AMFBS_None, { MCK_RegGPRC, MCK_RegCRBITRC }, },</td></tr>
<tr><th id="6850">6850</th><td>  { <var>8845</var> <i>/* setnbc */</i>, PPC::SETNBC, Convert__RegGPRC1_0__RegCRBITRC1_1, AMFBS_None, { MCK_RegGPRC, MCK_RegCRBITRC }, },</td></tr>
<tr><th id="6851">6851</th><td>  { <var>8852</var> <i>/* setnbcr */</i>, PPC::SETNBCR, Convert__RegGPRC1_0__RegCRBITRC1_1, AMFBS_None, { MCK_RegGPRC, MCK_RegCRBITRC }, },</td></tr>
<tr><th id="6852">6852</th><td>  { <var>8860</var> <i>/* slbfee */</i>, PPC::SLBFEE_rec, Convert__RegGPRC1_1__RegGPRC1_2, AMFBS_None, { MCK__DOT_, MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="6853">6853</th><td>  { <var>8867</var> <i>/* slbia */</i>, PPC::SLBIA, Convert_NoOperands, AMFBS_None, {  }, },</td></tr>
<tr><th id="6854">6854</th><td>  { <var>8873</var> <i>/* slbie */</i>, PPC::SLBIE, Convert__RegGPRC1_0, AMFBS_None, { MCK_RegGPRC }, },</td></tr>
<tr><th id="6855">6855</th><td>  { <var>8879</var> <i>/* slbieg */</i>, PPC::SLBIEG, Convert__RegGPRC1_0__RegGPRC1_1, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="6856">6856</th><td>  { <var>8886</var> <i>/* slbmfee */</i>, PPC::SLBMFEE, Convert__RegGPRC1_0__RegGPRC1_1, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="6857">6857</th><td>  { <var>8894</var> <i>/* slbmfev */</i>, PPC::SLBMFEV, Convert__RegGPRC1_0__RegGPRC1_1, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="6858">6858</th><td>  { <var>8902</var> <i>/* slbmte */</i>, PPC::SLBMTE, Convert__RegGPRC1_0__RegGPRC1_1, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="6859">6859</th><td>  { <var>8909</var> <i>/* slbsync */</i>, PPC::SLBSYNC, Convert_NoOperands, AMFBS_None, {  }, },</td></tr>
<tr><th id="6860">6860</th><td>  { <var>8917</var> <i>/* sld */</i>, PPC::SLD, Convert__RegG8RC1_0__RegG8RC1_1__RegGPRC1_2, AMFBS_None, { MCK_RegG8RC, MCK_RegG8RC, MCK_RegGPRC }, },</td></tr>
<tr><th id="6861">6861</th><td>  { <var>8917</var> <i>/* sld */</i>, PPC::SLD_rec, Convert__RegG8RC1_1__RegG8RC1_2__RegGPRC1_3, AMFBS_None, { MCK__DOT_, MCK_RegG8RC, MCK_RegG8RC, MCK_RegGPRC }, },</td></tr>
<tr><th id="6862">6862</th><td>  { <var>8921</var> <i>/* sldi */</i>, PPC::SLDI, Convert__RegG8RC1_0__RegG8RC1_1__U6Imm1_2, AMFBS_None, { MCK_RegG8RC, MCK_RegG8RC, MCK_U6Imm }, },</td></tr>
<tr><th id="6863">6863</th><td>  { <var>8921</var> <i>/* sldi */</i>, PPC::SLDI_rec, Convert__RegG8RC1_1__RegG8RC1_2__U6Imm1_3, AMFBS_None, { MCK__DOT_, MCK_RegG8RC, MCK_RegG8RC, MCK_U6Imm }, },</td></tr>
<tr><th id="6864">6864</th><td>  { <var>8926</var> <i>/* slw */</i>, PPC::SLW, Convert__RegGPRC1_0__RegGPRC1_1__RegGPRC1_2, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="6865">6865</th><td>  { <var>8926</var> <i>/* slw */</i>, PPC::SLW_rec, Convert__RegGPRC1_1__RegGPRC1_2__RegGPRC1_3, AMFBS_None, { MCK__DOT_, MCK_RegGPRC, MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="6866">6866</th><td>  { <var>8930</var> <i>/* slwi */</i>, PPC::SLWI, Convert__RegGPRC1_0__RegGPRC1_1__U5Imm1_2, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC, MCK_U5Imm }, },</td></tr>
<tr><th id="6867">6867</th><td>  { <var>8930</var> <i>/* slwi */</i>, PPC::SLWI_rec, Convert__RegGPRC1_1__RegGPRC1_2__U5Imm1_3, AMFBS_None, { MCK__DOT_, MCK_RegGPRC, MCK_RegGPRC, MCK_U5Imm }, },</td></tr>
<tr><th id="6868">6868</th><td>  { <var>8935</var> <i>/* srad */</i>, PPC::SRAD, Convert__RegG8RC1_0__RegG8RC1_1__RegGPRC1_2, AMFBS_None, { MCK_RegG8RC, MCK_RegG8RC, MCK_RegGPRC }, },</td></tr>
<tr><th id="6869">6869</th><td>  { <var>8935</var> <i>/* srad */</i>, PPC::SRAD_rec, Convert__RegG8RC1_1__RegG8RC1_2__RegGPRC1_3, AMFBS_None, { MCK__DOT_, MCK_RegG8RC, MCK_RegG8RC, MCK_RegGPRC }, },</td></tr>
<tr><th id="6870">6870</th><td>  { <var>8940</var> <i>/* sradi */</i>, PPC::SRADI, Convert__RegG8RC1_0__RegG8RC1_1__U6Imm1_2, AMFBS_None, { MCK_RegG8RC, MCK_RegG8RC, MCK_U6Imm }, },</td></tr>
<tr><th id="6871">6871</th><td>  { <var>8940</var> <i>/* sradi */</i>, PPC::SRADI_rec, Convert__RegG8RC1_1__RegG8RC1_2__U6Imm1_3, AMFBS_None, { MCK__DOT_, MCK_RegG8RC, MCK_RegG8RC, MCK_U6Imm }, },</td></tr>
<tr><th id="6872">6872</th><td>  { <var>8946</var> <i>/* sraw */</i>, PPC::SRAW, Convert__RegGPRC1_0__RegGPRC1_1__RegGPRC1_2, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="6873">6873</th><td>  { <var>8946</var> <i>/* sraw */</i>, PPC::SRAW_rec, Convert__RegGPRC1_1__RegGPRC1_2__RegGPRC1_3, AMFBS_None, { MCK__DOT_, MCK_RegGPRC, MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="6874">6874</th><td>  { <var>8951</var> <i>/* srawi */</i>, PPC::SRAWI, Convert__RegGPRC1_0__RegGPRC1_1__U5Imm1_2, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC, MCK_U5Imm }, },</td></tr>
<tr><th id="6875">6875</th><td>  { <var>8951</var> <i>/* srawi */</i>, PPC::SRAWI_rec, Convert__RegGPRC1_1__RegGPRC1_2__U5Imm1_3, AMFBS_None, { MCK__DOT_, MCK_RegGPRC, MCK_RegGPRC, MCK_U5Imm }, },</td></tr>
<tr><th id="6876">6876</th><td>  { <var>8957</var> <i>/* srd */</i>, PPC::SRD, Convert__RegG8RC1_0__RegG8RC1_1__RegGPRC1_2, AMFBS_None, { MCK_RegG8RC, MCK_RegG8RC, MCK_RegGPRC }, },</td></tr>
<tr><th id="6877">6877</th><td>  { <var>8957</var> <i>/* srd */</i>, PPC::SRD_rec, Convert__RegG8RC1_1__RegG8RC1_2__RegGPRC1_3, AMFBS_None, { MCK__DOT_, MCK_RegG8RC, MCK_RegG8RC, MCK_RegGPRC }, },</td></tr>
<tr><th id="6878">6878</th><td>  { <var>8961</var> <i>/* srdi */</i>, PPC::SRDI, Convert__RegG8RC1_0__RegG8RC1_1__U6Imm1_2, AMFBS_None, { MCK_RegG8RC, MCK_RegG8RC, MCK_U6Imm }, },</td></tr>
<tr><th id="6879">6879</th><td>  { <var>8961</var> <i>/* srdi */</i>, PPC::SRDI_rec, Convert__RegG8RC1_1__RegG8RC1_2__U6Imm1_3, AMFBS_None, { MCK__DOT_, MCK_RegG8RC, MCK_RegG8RC, MCK_U6Imm }, },</td></tr>
<tr><th id="6880">6880</th><td>  { <var>8966</var> <i>/* srw */</i>, PPC::SRW, Convert__RegGPRC1_0__RegGPRC1_1__RegGPRC1_2, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="6881">6881</th><td>  { <var>8966</var> <i>/* srw */</i>, PPC::SRW_rec, Convert__RegGPRC1_1__RegGPRC1_2__RegGPRC1_3, AMFBS_None, { MCK__DOT_, MCK_RegGPRC, MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="6882">6882</th><td>  { <var>8970</var> <i>/* srwi */</i>, PPC::SRWI, Convert__RegGPRC1_0__RegGPRC1_1__U5Imm1_2, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC, MCK_U5Imm }, },</td></tr>
<tr><th id="6883">6883</th><td>  { <var>8970</var> <i>/* srwi */</i>, PPC::SRWI_rec, Convert__RegGPRC1_1__RegGPRC1_2__U5Imm1_3, AMFBS_None, { MCK__DOT_, MCK_RegGPRC, MCK_RegGPRC, MCK_U5Imm }, },</td></tr>
<tr><th id="6884">6884</th><td>  { <var>8975</var> <i>/* stb */</i>, PPC::STB, Convert__RegGPRC1_0__DispRI1_1__RegGxRCNoR01_2, AMFBS_None, { MCK_RegGPRC, MCK_DispRI, MCK_RegGxRCNoR0 }, },</td></tr>
<tr><th id="6885">6885</th><td>  { <var>8979</var> <i>/* stbcix */</i>, PPC::STBCIX, Convert__RegGPRC1_0__RegGPRC1_1__RegGPRC1_2, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="6886">6886</th><td>  { <var>8986</var> <i>/* stbcx */</i>, PPC::STBCX, Convert__RegGPRC1_1__RegGxRCNoR01_2__RegGxRC1_3, AMFBS_None, { MCK__DOT_, MCK_RegGPRC, MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="6887">6887</th><td>  { <var>8992</var> <i>/* stbepx */</i>, PPC::STBEPX, Convert__RegGPRC1_0__RegGxRCNoR01_1__RegGxRC1_2, AMFBS_None, { MCK_RegGPRC, MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="6888">6888</th><td>  { <var>8999</var> <i>/* stbu */</i>, PPC::STBU, Convert__imm_95_0__RegGPRC1_0__DispRI1_1__RegGxRCNoR01_2, AMFBS_None, { MCK_RegGPRC, MCK_DispRI, MCK_RegGxRCNoR0 }, },</td></tr>
<tr><th id="6889">6889</th><td>  { <var>9004</var> <i>/* stbux */</i>, PPC::STBUX, Convert__imm_95_0__RegGPRC1_0__RegGxRCNoR01_1__RegGxRC1_2, AMFBS_None, { MCK_RegGPRC, MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="6890">6890</th><td>  { <var>9010</var> <i>/* stbx */</i>, PPC::STBXTLS_, Convert__RegG8RC1_0__RegGxRCNoR01_1__TLSReg1_2, AMFBS_None, { MCK_RegG8RC, MCK_RegGxRCNoR0, MCK_TLSReg }, },</td></tr>
<tr><th id="6891">6891</th><td>  { <var>9010</var> <i>/* stbx */</i>, PPC::STBX, Convert__RegGPRC1_0__RegGxRCNoR01_1__RegGxRC1_2, AMFBS_None, { MCK_RegGPRC, MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="6892">6892</th><td>  { <var>9015</var> <i>/* std */</i>, PPC::STD, Convert__RegG8RC1_0__DispRIX1_1__RegGxRCNoR01_2, AMFBS_None, { MCK_RegG8RC, MCK_DispRIX, MCK_RegGxRCNoR0 }, },</td></tr>
<tr><th id="6893">6893</th><td>  { <var>9019</var> <i>/* stdat */</i>, PPC::STDAT, Convert__RegG8RC1_0__RegG8RC1_1__U5Imm1_2, AMFBS_None, { MCK_RegG8RC, MCK_RegG8RC, MCK_U5Imm }, },</td></tr>
<tr><th id="6894">6894</th><td>  { <var>9025</var> <i>/* stdbrx */</i>, PPC::STDBRX, Convert__RegG8RC1_0__RegGxRCNoR01_1__RegGxRC1_2, AMFBS_None, { MCK_RegG8RC, MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="6895">6895</th><td>  { <var>9032</var> <i>/* stdcix */</i>, PPC::STDCIX, Convert__RegGPRC1_0__RegGPRC1_1__RegGPRC1_2, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="6896">6896</th><td>  { <var>9039</var> <i>/* stdcx */</i>, PPC::STDCX, Convert__RegG8RC1_1__RegGxRCNoR01_2__RegGxRC1_3, AMFBS_None, { MCK__DOT_, MCK_RegG8RC, MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="6897">6897</th><td>  { <var>9045</var> <i>/* stdu */</i>, PPC::STDU, Convert__imm_95_0__RegG8RC1_0__DispRIX1_1__RegGxRCNoR01_2, AMFBS_None, { MCK_RegG8RC, MCK_DispRIX, MCK_RegGxRCNoR0 }, },</td></tr>
<tr><th id="6898">6898</th><td>  { <var>9050</var> <i>/* stdux */</i>, PPC::STDUX, Convert__imm_95_0__RegG8RC1_0__RegGxRCNoR01_1__RegGxRC1_2, AMFBS_None, { MCK_RegG8RC, MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="6899">6899</th><td>  { <var>9056</var> <i>/* stdx */</i>, PPC::STDX, Convert__RegG8RC1_0__RegGxRCNoR01_1__RegGxRC1_2, AMFBS_None, { MCK_RegG8RC, MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="6900">6900</th><td>  { <var>9056</var> <i>/* stdx */</i>, PPC::STDXTLS_, Convert__RegG8RC1_0__RegGxRCNoR01_1__TLSReg1_2, AMFBS_None, { MCK_RegG8RC, MCK_RegGxRCNoR0, MCK_TLSReg }, },</td></tr>
<tr><th id="6901">6901</th><td>  { <var>9061</var> <i>/* stfd */</i>, PPC::STFD, Convert__RegF8RC1_0__DispRI1_1__RegGxRCNoR01_2, AMFBS_None, { MCK_RegF8RC, MCK_DispRI, MCK_RegGxRCNoR0 }, },</td></tr>
<tr><th id="6902">6902</th><td>  { <var>9066</var> <i>/* stfdepx */</i>, PPC::STFDEPX, Convert__RegF8RC1_0__RegGxRCNoR01_1__RegGxRC1_2, AMFBS_None, { MCK_RegF8RC, MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="6903">6903</th><td>  { <var>9074</var> <i>/* stfdu */</i>, PPC::STFDU, Convert__imm_95_0__RegF8RC1_0__DispRI1_1__RegGxRCNoR01_2, AMFBS_None, { MCK_RegF8RC, MCK_DispRI, MCK_RegGxRCNoR0 }, },</td></tr>
<tr><th id="6904">6904</th><td>  { <var>9080</var> <i>/* stfdux */</i>, PPC::STFDUX, Convert__imm_95_0__RegF8RC1_0__RegGxRCNoR01_1__RegGxRC1_2, AMFBS_None, { MCK_RegF8RC, MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="6905">6905</th><td>  { <var>9087</var> <i>/* stfdx */</i>, PPC::STFDX, Convert__RegF8RC1_0__RegGxRCNoR01_1__RegGxRC1_2, AMFBS_None, { MCK_RegF8RC, MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="6906">6906</th><td>  { <var>9093</var> <i>/* stfiwx */</i>, PPC::STFIWX, Convert__RegF8RC1_0__RegGxRCNoR01_1__RegGxRC1_2, AMFBS_None, { MCK_RegF8RC, MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="6907">6907</th><td>  { <var>9100</var> <i>/* stfs */</i>, PPC::STFS, Convert__RegF4RC1_0__DispRI1_1__RegGxRCNoR01_2, AMFBS_None, { MCK_RegF4RC, MCK_DispRI, MCK_RegGxRCNoR0 }, },</td></tr>
<tr><th id="6908">6908</th><td>  { <var>9105</var> <i>/* stfsu */</i>, PPC::STFSU, Convert__imm_95_0__RegF4RC1_0__DispRI1_1__RegGxRCNoR01_2, AMFBS_None, { MCK_RegF4RC, MCK_DispRI, MCK_RegGxRCNoR0 }, },</td></tr>
<tr><th id="6909">6909</th><td>  { <var>9111</var> <i>/* stfsux */</i>, PPC::STFSUX, Convert__imm_95_0__RegF4RC1_0__RegGxRCNoR01_1__RegGxRC1_2, AMFBS_None, { MCK_RegF4RC, MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="6910">6910</th><td>  { <var>9118</var> <i>/* stfsx */</i>, PPC::STFSX, Convert__RegF4RC1_0__RegGxRCNoR01_1__RegGxRC1_2, AMFBS_None, { MCK_RegF4RC, MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="6911">6911</th><td>  { <var>9124</var> <i>/* sth */</i>, PPC::STH, Convert__RegGPRC1_0__DispRI1_1__RegGxRCNoR01_2, AMFBS_None, { MCK_RegGPRC, MCK_DispRI, MCK_RegGxRCNoR0 }, },</td></tr>
<tr><th id="6912">6912</th><td>  { <var>9128</var> <i>/* sthbrx */</i>, PPC::STHBRX, Convert__RegGPRC1_0__RegGxRCNoR01_1__RegGxRC1_2, AMFBS_None, { MCK_RegGPRC, MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="6913">6913</th><td>  { <var>9135</var> <i>/* sthcix */</i>, PPC::STHCIX, Convert__RegGPRC1_0__RegGPRC1_1__RegGPRC1_2, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="6914">6914</th><td>  { <var>9142</var> <i>/* sthcx */</i>, PPC::STHCX, Convert__RegGPRC1_1__RegGxRCNoR01_2__RegGxRC1_3, AMFBS_None, { MCK__DOT_, MCK_RegGPRC, MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="6915">6915</th><td>  { <var>9148</var> <i>/* sthepx */</i>, PPC::STHEPX, Convert__RegGPRC1_0__RegGxRCNoR01_1__RegGxRC1_2, AMFBS_None, { MCK_RegGPRC, MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="6916">6916</th><td>  { <var>9155</var> <i>/* sthu */</i>, PPC::STHU, Convert__imm_95_0__RegGPRC1_0__DispRI1_1__RegGxRCNoR01_2, AMFBS_None, { MCK_RegGPRC, MCK_DispRI, MCK_RegGxRCNoR0 }, },</td></tr>
<tr><th id="6917">6917</th><td>  { <var>9160</var> <i>/* sthux */</i>, PPC::STHUX, Convert__imm_95_0__RegGPRC1_0__RegGxRCNoR01_1__RegGxRC1_2, AMFBS_None, { MCK_RegGPRC, MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="6918">6918</th><td>  { <var>9166</var> <i>/* sthx */</i>, PPC::STHXTLS_, Convert__RegG8RC1_0__RegGxRCNoR01_1__TLSReg1_2, AMFBS_None, { MCK_RegG8RC, MCK_RegGxRCNoR0, MCK_TLSReg }, },</td></tr>
<tr><th id="6919">6919</th><td>  { <var>9166</var> <i>/* sthx */</i>, PPC::STHX, Convert__RegGPRC1_0__RegGxRCNoR01_1__RegGxRC1_2, AMFBS_None, { MCK_RegGPRC, MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="6920">6920</th><td>  { <var>9171</var> <i>/* stmw */</i>, PPC::STMW, Convert__RegGPRC1_0__DispRI1_1__RegGxRCNoR01_2, AMFBS_None, { MCK_RegGPRC, MCK_DispRI, MCK_RegGxRCNoR0 }, },</td></tr>
<tr><th id="6921">6921</th><td>  { <var>9176</var> <i>/* stop */</i>, PPC::STOP, Convert_NoOperands, AMFBS_None, {  }, },</td></tr>
<tr><th id="6922">6922</th><td>  { <var>9181</var> <i>/* stswi */</i>, PPC::STSWI, Convert__RegGPRC1_0__RegGPRC1_1__U5Imm1_2, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC, MCK_U5Imm }, },</td></tr>
<tr><th id="6923">6923</th><td>  { <var>9187</var> <i>/* stvebx */</i>, PPC::STVEBX, Convert__RegVRRC1_0__RegGxRCNoR01_1__RegGxRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="6924">6924</th><td>  { <var>9194</var> <i>/* stvehx */</i>, PPC::STVEHX, Convert__RegVRRC1_0__RegGxRCNoR01_1__RegGxRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="6925">6925</th><td>  { <var>9201</var> <i>/* stvewx */</i>, PPC::STVEWX, Convert__RegVRRC1_0__RegGxRCNoR01_1__RegGxRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="6926">6926</th><td>  { <var>9208</var> <i>/* stvx */</i>, PPC::STVX, Convert__RegVRRC1_0__RegGxRCNoR01_1__RegGxRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="6927">6927</th><td>  { <var>9213</var> <i>/* stvxl */</i>, PPC::STVXL, Convert__RegVRRC1_0__RegGxRCNoR01_1__RegGxRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="6928">6928</th><td>  { <var>9219</var> <i>/* stw */</i>, PPC::STW, Convert__RegGPRC1_0__DispRI1_1__RegGxRCNoR01_2, AMFBS_None, { MCK_RegGPRC, MCK_DispRI, MCK_RegGxRCNoR0 }, },</td></tr>
<tr><th id="6929">6929</th><td>  { <var>9219</var> <i>/* stw */</i>, PPC::SPESTW, Convert__RegSPE4RC1_0__DispRI1_1__RegGxRCNoR01_2, AMFBS_None, { MCK_RegSPE4RC, MCK_DispRI, MCK_RegGxRCNoR0 }, },</td></tr>
<tr><th id="6930">6930</th><td>  { <var>9223</var> <i>/* stwat */</i>, PPC::STWAT, Convert__RegGPRC1_0__RegGPRC1_1__U5Imm1_2, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC, MCK_U5Imm }, },</td></tr>
<tr><th id="6931">6931</th><td>  { <var>9229</var> <i>/* stwbrx */</i>, PPC::STWBRX, Convert__RegGPRC1_0__RegGxRCNoR01_1__RegGxRC1_2, AMFBS_None, { MCK_RegGPRC, MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="6932">6932</th><td>  { <var>9236</var> <i>/* stwcix */</i>, PPC::STWCIX, Convert__RegGPRC1_0__RegGPRC1_1__RegGPRC1_2, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="6933">6933</th><td>  { <var>9243</var> <i>/* stwcx */</i>, PPC::STWCX, Convert__RegGPRC1_1__RegGxRCNoR01_2__RegGxRC1_3, AMFBS_None, { MCK__DOT_, MCK_RegGPRC, MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="6934">6934</th><td>  { <var>9249</var> <i>/* stwepx */</i>, PPC::STWEPX, Convert__RegGPRC1_0__RegGxRCNoR01_1__RegGxRC1_2, AMFBS_None, { MCK_RegGPRC, MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="6935">6935</th><td>  { <var>9256</var> <i>/* stwu */</i>, PPC::STWU, Convert__imm_95_0__RegGPRC1_0__DispRI1_1__RegGxRCNoR01_2, AMFBS_None, { MCK_RegGPRC, MCK_DispRI, MCK_RegGxRCNoR0 }, },</td></tr>
<tr><th id="6936">6936</th><td>  { <var>9261</var> <i>/* stwux */</i>, PPC::STWUX, Convert__imm_95_0__RegGPRC1_0__RegGxRCNoR01_1__RegGxRC1_2, AMFBS_None, { MCK_RegGPRC, MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="6937">6937</th><td>  { <var>9267</var> <i>/* stwx */</i>, PPC::STWXTLS_, Convert__RegG8RC1_0__RegGxRCNoR01_1__TLSReg1_2, AMFBS_None, { MCK_RegG8RC, MCK_RegGxRCNoR0, MCK_TLSReg }, },</td></tr>
<tr><th id="6938">6938</th><td>  { <var>9267</var> <i>/* stwx */</i>, PPC::STWX, Convert__RegGPRC1_0__RegGxRCNoR01_1__RegGxRC1_2, AMFBS_None, { MCK_RegGPRC, MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="6939">6939</th><td>  { <var>9267</var> <i>/* stwx */</i>, PPC::SPESTWX, Convert__RegSPE4RC1_0__RegGxRCNoR01_1__RegGxRC1_2, AMFBS_None, { MCK_RegSPE4RC, MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="6940">6940</th><td>  { <var>9272</var> <i>/* stxsd */</i>, PPC::STXSD, Convert__RegVFRC1_0__DispRIX1_1__RegGxRCNoR01_2, AMFBS_None, { MCK_RegVFRC, MCK_DispRIX, MCK_RegGxRCNoR0 }, },</td></tr>
<tr><th id="6941">6941</th><td>  { <var>9278</var> <i>/* stxsdx */</i>, PPC::STXSDX, Convert__RegVSFRC1_0__RegGxRCNoR01_1__RegGxRC1_2, AMFBS_None, { MCK_RegVSFRC, MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="6942">6942</th><td>  { <var>9285</var> <i>/* stxsibx */</i>, PPC::STXSIBX, Convert__RegVSFRC1_0__RegGxRCNoR01_1__RegGxRC1_2, AMFBS_None, { MCK_RegVSFRC, MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="6943">6943</th><td>  { <var>9293</var> <i>/* stxsihx */</i>, PPC::STXSIHX, Convert__RegVSFRC1_0__RegGxRCNoR01_1__RegGxRC1_2, AMFBS_None, { MCK_RegVSFRC, MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="6944">6944</th><td>  { <var>9301</var> <i>/* stxsiwx */</i>, PPC::STXSIWX, Convert__RegVSFRC1_0__RegGxRCNoR01_1__RegGxRC1_2, AMFBS_None, { MCK_RegVSFRC, MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="6945">6945</th><td>  { <var>9309</var> <i>/* stxssp */</i>, PPC::STXSSP, Convert__RegVFRC1_0__DispRIX1_1__RegGxRCNoR01_2, AMFBS_None, { MCK_RegVFRC, MCK_DispRIX, MCK_RegGxRCNoR0 }, },</td></tr>
<tr><th id="6946">6946</th><td>  { <var>9316</var> <i>/* stxsspx */</i>, PPC::STXSSPX, Convert__RegVSSRC1_0__RegGxRCNoR01_1__RegGxRC1_2, AMFBS_None, { MCK_RegVSSRC, MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="6947">6947</th><td>  { <var>9324</var> <i>/* stxv */</i>, PPC::STXV, Convert__RegVSRC1_0__DispRIX161_1__RegGxRCNoR01_2, AMFBS_None, { MCK_RegVSRC, MCK_DispRIX16, MCK_RegGxRCNoR0 }, },</td></tr>
<tr><th id="6948">6948</th><td>  { <var>9329</var> <i>/* stxvb16x */</i>, PPC::STXVB16X, Convert__RegVSRC1_0__RegGxRCNoR01_1__RegGxRC1_2, AMFBS_None, { MCK_RegVSRC, MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="6949">6949</th><td>  { <var>9338</var> <i>/* stxvd2x */</i>, PPC::STXVD2X, Convert__RegVSRC1_0__RegGxRCNoR01_1__RegGxRC1_2, AMFBS_None, { MCK_RegVSRC, MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="6950">6950</th><td>  { <var>9346</var> <i>/* stxvh8x */</i>, PPC::STXVH8X, Convert__RegVSRC1_0__RegGxRCNoR01_1__RegGxRC1_2, AMFBS_None, { MCK_RegVSRC, MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="6951">6951</th><td>  { <var>9354</var> <i>/* stxvl */</i>, PPC::STXVL, Convert__RegVSRC1_0__Imm1_1__RegG8RC1_2, AMFBS_None, { MCK_RegVSRC, MCK_Imm, MCK_RegG8RC }, },</td></tr>
<tr><th id="6952">6952</th><td>  { <var>9360</var> <i>/* stxvll */</i>, PPC::STXVLL, Convert__RegVSRC1_0__Imm1_1__RegG8RC1_2, AMFBS_None, { MCK_RegVSRC, MCK_Imm, MCK_RegG8RC }, },</td></tr>
<tr><th id="6953">6953</th><td>  { <var>9367</var> <i>/* stxvp */</i>, PPC::STXVP, Convert__RegVSRpRC1_0__DispRIX161_1__RegGxRCNoR01_2, AMFBS_None, { MCK_RegVSRpRC, MCK_DispRIX16, MCK_RegGxRCNoR0 }, },</td></tr>
<tr><th id="6954">6954</th><td>  { <var>9373</var> <i>/* stxvpx */</i>, PPC::STXVPX, Convert__RegVSRpRC1_0__RegGxRCNoR01_1__RegGxRC1_2, AMFBS_None, { MCK_RegVSRpRC, MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="6955">6955</th><td>  { <var>9380</var> <i>/* stxvrbx */</i>, PPC::STXVRBX, Convert__RegVSRC1_0__RegGxRCNoR01_1__RegGxRC1_2, AMFBS_None, { MCK_RegVSRC, MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="6956">6956</th><td>  { <var>9388</var> <i>/* stxvrdx */</i>, PPC::STXVRDX, Convert__RegVSRC1_0__RegGxRCNoR01_1__RegGxRC1_2, AMFBS_None, { MCK_RegVSRC, MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="6957">6957</th><td>  { <var>9396</var> <i>/* stxvrhx */</i>, PPC::STXVRHX, Convert__RegVSRC1_0__RegGxRCNoR01_1__RegGxRC1_2, AMFBS_None, { MCK_RegVSRC, MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="6958">6958</th><td>  { <var>9404</var> <i>/* stxvrwx */</i>, PPC::STXVRWX, Convert__RegVSRC1_0__RegGxRCNoR01_1__RegGxRC1_2, AMFBS_None, { MCK_RegVSRC, MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="6959">6959</th><td>  { <var>9412</var> <i>/* stxvw4x */</i>, PPC::STXVW4X, Convert__RegVSRC1_0__RegGxRCNoR01_1__RegGxRC1_2, AMFBS_None, { MCK_RegVSRC, MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="6960">6960</th><td>  { <var>9420</var> <i>/* stxvx */</i>, PPC::STXVX, Convert__RegVSRC1_0__RegGxRCNoR01_1__RegGxRC1_2, AMFBS_None, { MCK_RegVSRC, MCK_RegGxRCNoR0, MCK_RegGxRC }, },</td></tr>
<tr><th id="6961">6961</th><td>  { <var>9426</var> <i>/* sub */</i>, PPC::SUBF8, Convert__RegG8RC1_0__RegG8RC1_2__RegG8RC1_1, AMFBS_None, { MCK_RegG8RC, MCK_RegG8RC, MCK_RegG8RC }, },</td></tr>
<tr><th id="6962">6962</th><td>  { <var>9426</var> <i>/* sub */</i>, PPC::SUBF, Convert__RegGPRC1_0__RegGPRC1_2__RegGPRC1_1, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="6963">6963</th><td>  { <var>9426</var> <i>/* sub */</i>, PPC::SUBF8_rec, Convert__RegG8RC1_1__RegG8RC1_3__RegG8RC1_2, AMFBS_None, { MCK__DOT_, MCK_RegG8RC, MCK_RegG8RC, MCK_RegG8RC }, },</td></tr>
<tr><th id="6964">6964</th><td>  { <var>9426</var> <i>/* sub */</i>, PPC::SUBF_rec, Convert__RegGPRC1_1__RegGPRC1_3__RegGPRC1_2, AMFBS_None, { MCK__DOT_, MCK_RegGPRC, MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="6965">6965</th><td>  { <var>9430</var> <i>/* subc */</i>, PPC::SUBFC8, Convert__RegG8RC1_0__RegG8RC1_2__RegG8RC1_1, AMFBS_None, { MCK_RegG8RC, MCK_RegG8RC, MCK_RegG8RC }, },</td></tr>
<tr><th id="6966">6966</th><td>  { <var>9430</var> <i>/* subc */</i>, PPC::SUBFC, Convert__RegGPRC1_0__RegGPRC1_2__RegGPRC1_1, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="6967">6967</th><td>  { <var>9430</var> <i>/* subc */</i>, PPC::SUBFC8_rec, Convert__RegG8RC1_1__RegG8RC1_3__RegG8RC1_2, AMFBS_None, { MCK__DOT_, MCK_RegG8RC, MCK_RegG8RC, MCK_RegG8RC }, },</td></tr>
<tr><th id="6968">6968</th><td>  { <var>9430</var> <i>/* subc */</i>, PPC::SUBFC_rec, Convert__RegGPRC1_1__RegGPRC1_3__RegGPRC1_2, AMFBS_None, { MCK__DOT_, MCK_RegGPRC, MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="6969">6969</th><td>  { <var>9435</var> <i>/* subf */</i>, PPC::SUBF, Convert__RegGPRC1_0__RegGPRC1_1__RegGPRC1_2, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="6970">6970</th><td>  { <var>9435</var> <i>/* subf */</i>, PPC::SUBF_rec, Convert__RegGPRC1_1__RegGPRC1_2__RegGPRC1_3, AMFBS_None, { MCK__DOT_, MCK_RegGPRC, MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="6971">6971</th><td>  { <var>9440</var> <i>/* subfc */</i>, PPC::SUBFC, Convert__RegGPRC1_0__RegGPRC1_1__RegGPRC1_2, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="6972">6972</th><td>  { <var>9440</var> <i>/* subfc */</i>, PPC::SUBFC_rec, Convert__RegGPRC1_1__RegGPRC1_2__RegGPRC1_3, AMFBS_None, { MCK__DOT_, MCK_RegGPRC, MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="6973">6973</th><td>  { <var>9446</var> <i>/* subfco */</i>, PPC::SUBFCO, Convert__RegGPRC1_0__RegGPRC1_1__RegGPRC1_2, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="6974">6974</th><td>  { <var>9446</var> <i>/* subfco */</i>, PPC::SUBFCO_rec, Convert__RegGPRC1_1__RegGPRC1_2__RegGPRC1_3, AMFBS_None, { MCK__DOT_, MCK_RegGPRC, MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="6975">6975</th><td>  { <var>9453</var> <i>/* subfe */</i>, PPC::SUBFE, Convert__RegGPRC1_0__RegGPRC1_1__RegGPRC1_2, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="6976">6976</th><td>  { <var>9453</var> <i>/* subfe */</i>, PPC::SUBFE_rec, Convert__RegGPRC1_1__RegGPRC1_2__RegGPRC1_3, AMFBS_None, { MCK__DOT_, MCK_RegGPRC, MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="6977">6977</th><td>  { <var>9459</var> <i>/* subfeo */</i>, PPC::SUBFEO, Convert__RegGPRC1_0__RegGPRC1_1__RegGPRC1_2, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="6978">6978</th><td>  { <var>9459</var> <i>/* subfeo */</i>, PPC::SUBFEO_rec, Convert__RegGPRC1_1__RegGPRC1_2__RegGPRC1_3, AMFBS_None, { MCK__DOT_, MCK_RegGPRC, MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="6979">6979</th><td>  { <var>9466</var> <i>/* subfic */</i>, PPC::SUBFIC, Convert__RegGPRC1_0__RegGPRC1_1__S16Imm1_2, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC, MCK_S16Imm }, },</td></tr>
<tr><th id="6980">6980</th><td>  { <var>9473</var> <i>/* subfme */</i>, PPC::SUBFME, Convert__RegGPRC1_0__RegGPRC1_1, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="6981">6981</th><td>  { <var>9473</var> <i>/* subfme */</i>, PPC::SUBFME_rec, Convert__RegGPRC1_1__RegGPRC1_2, AMFBS_None, { MCK__DOT_, MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="6982">6982</th><td>  { <var>9480</var> <i>/* subfmeo */</i>, PPC::SUBFMEO, Convert__RegGPRC1_0__RegGPRC1_1, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="6983">6983</th><td>  { <var>9480</var> <i>/* subfmeo */</i>, PPC::SUBFMEO_rec, Convert__RegGPRC1_1__RegGPRC1_2, AMFBS_None, { MCK__DOT_, MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="6984">6984</th><td>  { <var>9488</var> <i>/* subfo */</i>, PPC::SUBFO, Convert__RegGPRC1_0__RegGPRC1_1__RegGPRC1_2, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="6985">6985</th><td>  { <var>9488</var> <i>/* subfo */</i>, PPC::SUBFO_rec, Convert__RegGPRC1_1__RegGPRC1_2__RegGPRC1_3, AMFBS_None, { MCK__DOT_, MCK_RegGPRC, MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="6986">6986</th><td>  { <var>9494</var> <i>/* subfze */</i>, PPC::SUBFZE, Convert__RegGPRC1_0__RegGPRC1_1, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="6987">6987</th><td>  { <var>9494</var> <i>/* subfze */</i>, PPC::SUBFZE_rec, Convert__RegGPRC1_1__RegGPRC1_2, AMFBS_None, { MCK__DOT_, MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="6988">6988</th><td>  { <var>9501</var> <i>/* subfzeo */</i>, PPC::SUBFZEO, Convert__RegGPRC1_0__RegGPRC1_1, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="6989">6989</th><td>  { <var>9501</var> <i>/* subfzeo */</i>, PPC::SUBFZEO_rec, Convert__RegGPRC1_1__RegGPRC1_2, AMFBS_None, { MCK__DOT_, MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="6990">6990</th><td>  { <var>9509</var> <i>/* subi */</i>, PPC::SUBI, Convert__RegGPRC1_0__RegGPRC1_1__S16Imm1_2, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC, MCK_S16Imm }, },</td></tr>
<tr><th id="6991">6991</th><td>  { <var>9514</var> <i>/* subic */</i>, PPC::SUBIC, Convert__RegGPRC1_0__RegGPRC1_1__S16Imm1_2, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC, MCK_S16Imm }, },</td></tr>
<tr><th id="6992">6992</th><td>  { <var>9514</var> <i>/* subic */</i>, PPC::SUBIC_rec, Convert__RegGPRC1_1__RegGPRC1_2__S16Imm1_3, AMFBS_None, { MCK__DOT_, MCK_RegGPRC, MCK_RegGPRC, MCK_S16Imm }, },</td></tr>
<tr><th id="6993">6993</th><td>  { <var>9520</var> <i>/* subis */</i>, PPC::SUBIS, Convert__RegGPRC1_0__RegGPRC1_1__S16Imm1_2, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC, MCK_S16Imm }, },</td></tr>
<tr><th id="6994">6994</th><td>  { <var>9526</var> <i>/* subpcis */</i>, PPC::SUBPCIS, Convert__RegG8RC1_0__S16Imm1_1, AMFBS_None, { MCK_RegG8RC, MCK_S16Imm }, },</td></tr>
<tr><th id="6995">6995</th><td>  { <var>9534</var> <i>/* sync */</i>, PPC::SYNC, Convert__imm_95_0, AMFBS_None, {  }, },</td></tr>
<tr><th id="6996">6996</th><td>  { <var>9534</var> <i>/* sync */</i>, PPC::SYNC, Convert__U2Imm1_0, AMFBS_None, { MCK_U2Imm }, },</td></tr>
<tr><th id="6997">6997</th><td>  { <var>9539</var> <i>/* tabort */</i>, PPC::TABORT, Convert__RegGPRC1_1, AMFBS_None, { MCK__DOT_, MCK_RegGPRC }, },</td></tr>
<tr><th id="6998">6998</th><td>  { <var>9546</var> <i>/* tabortdc */</i>, PPC::TABORTDC, Convert__U5Imm1_1__RegGPRC1_2__RegGPRC1_3, AMFBS_None, { MCK__DOT_, MCK_U5Imm, MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="6999">6999</th><td>  { <var>9555</var> <i>/* tabortdci */</i>, PPC::TABORTDCI, Convert__U5Imm1_1__RegGPRC1_2__U5Imm1_3, AMFBS_None, { MCK__DOT_, MCK_U5Imm, MCK_RegGPRC, MCK_U5Imm }, },</td></tr>
<tr><th id="7000">7000</th><td>  { <var>9565</var> <i>/* tabortwc */</i>, PPC::TABORTWC, Convert__U5Imm1_1__RegGPRC1_2__RegGPRC1_3, AMFBS_None, { MCK__DOT_, MCK_U5Imm, MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="7001">7001</th><td>  { <var>9574</var> <i>/* tabortwci */</i>, PPC::TABORTWCI, Convert__U5Imm1_1__RegGPRC1_2__U5Imm1_3, AMFBS_None, { MCK__DOT_, MCK_U5Imm, MCK_RegGPRC, MCK_U5Imm }, },</td></tr>
<tr><th id="7002">7002</th><td>  { <var>9584</var> <i>/* tbegin */</i>, PPC::TBEGIN, Convert__U1Imm1_1, AMFBS_None, { MCK__DOT_, MCK_U1Imm }, },</td></tr>
<tr><th id="7003">7003</th><td>  { <var>9591</var> <i>/* tcheck */</i>, PPC::TCHECK, Convert__RegCRRC1_0, AMFBS_None, { MCK_RegCRRC }, },</td></tr>
<tr><th id="7004">7004</th><td>  { <var>9598</var> <i>/* td */</i>, PPC::TD, Convert__U5Imm1_0__RegG8RC1_1__RegG8RC1_2, AMFBS_None, { MCK_U5Imm, MCK_RegG8RC, MCK_RegG8RC }, },</td></tr>
<tr><th id="7005">7005</th><td>  { <var>9601</var> <i>/* tdeq */</i>, PPC::TD, Convert__imm_95_4__RegG8RC1_0__RegG8RC1_1, AMFBS_None, { MCK_RegG8RC, MCK_RegG8RC }, },</td></tr>
<tr><th id="7006">7006</th><td>  { <var>9606</var> <i>/* tdeqi */</i>, PPC::TDI, Convert__imm_95_4__RegG8RC1_0__S16Imm1_1, AMFBS_None, { MCK_RegG8RC, MCK_S16Imm }, },</td></tr>
<tr><th id="7007">7007</th><td>  { <var>9612</var> <i>/* tdge */</i>, PPC::TD, Convert__imm_95_12__RegG8RC1_0__RegG8RC1_1, AMFBS_None, { MCK_RegG8RC, MCK_RegG8RC }, },</td></tr>
<tr><th id="7008">7008</th><td>  { <var>9617</var> <i>/* tdgei */</i>, PPC::TDI, Convert__imm_95_12__RegG8RC1_0__S16Imm1_1, AMFBS_None, { MCK_RegG8RC, MCK_S16Imm }, },</td></tr>
<tr><th id="7009">7009</th><td>  { <var>9623</var> <i>/* tdgt */</i>, PPC::TD, Convert__imm_95_8__RegG8RC1_0__RegG8RC1_1, AMFBS_None, { MCK_RegG8RC, MCK_RegG8RC }, },</td></tr>
<tr><th id="7010">7010</th><td>  { <var>9628</var> <i>/* tdgti */</i>, PPC::TDI, Convert__imm_95_8__RegG8RC1_0__S16Imm1_1, AMFBS_None, { MCK_RegG8RC, MCK_S16Imm }, },</td></tr>
<tr><th id="7011">7011</th><td>  { <var>9634</var> <i>/* tdi */</i>, PPC::TDI, Convert__U5Imm1_0__RegG8RC1_1__S16Imm1_2, AMFBS_None, { MCK_U5Imm, MCK_RegG8RC, MCK_S16Imm }, },</td></tr>
<tr><th id="7012">7012</th><td>  { <var>9638</var> <i>/* tdle */</i>, PPC::TD, Convert__imm_95_20__RegG8RC1_0__RegG8RC1_1, AMFBS_None, { MCK_RegG8RC, MCK_RegG8RC }, },</td></tr>
<tr><th id="7013">7013</th><td>  { <var>9643</var> <i>/* tdlei */</i>, PPC::TDI, Convert__imm_95_20__RegG8RC1_0__S16Imm1_1, AMFBS_None, { MCK_RegG8RC, MCK_S16Imm }, },</td></tr>
<tr><th id="7014">7014</th><td>  { <var>9649</var> <i>/* tdlge */</i>, PPC::TD, Convert__imm_95_5__RegG8RC1_0__RegG8RC1_1, AMFBS_None, { MCK_RegG8RC, MCK_RegG8RC }, },</td></tr>
<tr><th id="7015">7015</th><td>  { <var>9655</var> <i>/* tdlgei */</i>, PPC::TDI, Convert__imm_95_5__RegG8RC1_0__S16Imm1_1, AMFBS_None, { MCK_RegG8RC, MCK_S16Imm }, },</td></tr>
<tr><th id="7016">7016</th><td>  { <var>9662</var> <i>/* tdlgt */</i>, PPC::TD, Convert__imm_95_1__RegG8RC1_0__RegG8RC1_1, AMFBS_None, { MCK_RegG8RC, MCK_RegG8RC }, },</td></tr>
<tr><th id="7017">7017</th><td>  { <var>9668</var> <i>/* tdlgti */</i>, PPC::TDI, Convert__imm_95_1__RegG8RC1_0__S16Imm1_1, AMFBS_None, { MCK_RegG8RC, MCK_S16Imm }, },</td></tr>
<tr><th id="7018">7018</th><td>  { <var>9675</var> <i>/* tdlle */</i>, PPC::TD, Convert__imm_95_6__RegG8RC1_0__RegG8RC1_1, AMFBS_None, { MCK_RegG8RC, MCK_RegG8RC }, },</td></tr>
<tr><th id="7019">7019</th><td>  { <var>9681</var> <i>/* tdllei */</i>, PPC::TDI, Convert__imm_95_6__RegG8RC1_0__S16Imm1_1, AMFBS_None, { MCK_RegG8RC, MCK_S16Imm }, },</td></tr>
<tr><th id="7020">7020</th><td>  { <var>9688</var> <i>/* tdllt */</i>, PPC::TD, Convert__imm_95_2__RegG8RC1_0__RegG8RC1_1, AMFBS_None, { MCK_RegG8RC, MCK_RegG8RC }, },</td></tr>
<tr><th id="7021">7021</th><td>  { <var>9694</var> <i>/* tdllti */</i>, PPC::TDI, Convert__imm_95_2__RegG8RC1_0__S16Imm1_1, AMFBS_None, { MCK_RegG8RC, MCK_S16Imm }, },</td></tr>
<tr><th id="7022">7022</th><td>  { <var>9701</var> <i>/* tdlng */</i>, PPC::TD, Convert__imm_95_6__RegG8RC1_0__RegG8RC1_1, AMFBS_None, { MCK_RegG8RC, MCK_RegG8RC }, },</td></tr>
<tr><th id="7023">7023</th><td>  { <var>9707</var> <i>/* tdlngi */</i>, PPC::TDI, Convert__imm_95_6__RegG8RC1_0__S16Imm1_1, AMFBS_None, { MCK_RegG8RC, MCK_S16Imm }, },</td></tr>
<tr><th id="7024">7024</th><td>  { <var>9714</var> <i>/* tdlnl */</i>, PPC::TD, Convert__imm_95_5__RegG8RC1_0__RegG8RC1_1, AMFBS_None, { MCK_RegG8RC, MCK_RegG8RC }, },</td></tr>
<tr><th id="7025">7025</th><td>  { <var>9720</var> <i>/* tdlnli */</i>, PPC::TDI, Convert__imm_95_5__RegG8RC1_0__S16Imm1_1, AMFBS_None, { MCK_RegG8RC, MCK_S16Imm }, },</td></tr>
<tr><th id="7026">7026</th><td>  { <var>9727</var> <i>/* tdlt */</i>, PPC::TD, Convert__imm_95_16__RegG8RC1_0__RegG8RC1_1, AMFBS_None, { MCK_RegG8RC, MCK_RegG8RC }, },</td></tr>
<tr><th id="7027">7027</th><td>  { <var>9732</var> <i>/* tdlti */</i>, PPC::TDI, Convert__imm_95_16__RegG8RC1_0__S16Imm1_1, AMFBS_None, { MCK_RegG8RC, MCK_S16Imm }, },</td></tr>
<tr><th id="7028">7028</th><td>  { <var>9738</var> <i>/* tdne */</i>, PPC::TD, Convert__imm_95_24__RegG8RC1_0__RegG8RC1_1, AMFBS_None, { MCK_RegG8RC, MCK_RegG8RC }, },</td></tr>
<tr><th id="7029">7029</th><td>  { <var>9743</var> <i>/* tdnei */</i>, PPC::TDI, Convert__imm_95_24__RegG8RC1_0__S16Imm1_1, AMFBS_None, { MCK_RegG8RC, MCK_S16Imm }, },</td></tr>
<tr><th id="7030">7030</th><td>  { <var>9749</var> <i>/* tdng */</i>, PPC::TD, Convert__imm_95_20__RegG8RC1_0__RegG8RC1_1, AMFBS_None, { MCK_RegG8RC, MCK_RegG8RC }, },</td></tr>
<tr><th id="7031">7031</th><td>  { <var>9754</var> <i>/* tdngi */</i>, PPC::TDI, Convert__imm_95_20__RegG8RC1_0__S16Imm1_1, AMFBS_None, { MCK_RegG8RC, MCK_S16Imm }, },</td></tr>
<tr><th id="7032">7032</th><td>  { <var>9760</var> <i>/* tdnl */</i>, PPC::TD, Convert__imm_95_12__RegG8RC1_0__RegG8RC1_1, AMFBS_None, { MCK_RegG8RC, MCK_RegG8RC }, },</td></tr>
<tr><th id="7033">7033</th><td>  { <var>9765</var> <i>/* tdnli */</i>, PPC::TDI, Convert__imm_95_12__RegG8RC1_0__S16Imm1_1, AMFBS_None, { MCK_RegG8RC, MCK_S16Imm }, },</td></tr>
<tr><th id="7034">7034</th><td>  { <var>9771</var> <i>/* tdu */</i>, PPC::TD, Convert__imm_95_31__RegG8RC1_0__RegG8RC1_1, AMFBS_None, { MCK_RegG8RC, MCK_RegG8RC }, },</td></tr>
<tr><th id="7035">7035</th><td>  { <var>9775</var> <i>/* tdui */</i>, PPC::TDI, Convert__imm_95_31__RegG8RC1_0__S16Imm1_1, AMFBS_None, { MCK_RegG8RC, MCK_S16Imm }, },</td></tr>
<tr><th id="7036">7036</th><td>  { <var>9780</var> <i>/* tend */</i>, PPC::TEND, Convert__imm_95_0, AMFBS_None, { MCK__DOT_ }, },</td></tr>
<tr><th id="7037">7037</th><td>  { <var>9780</var> <i>/* tend */</i>, PPC::TEND, Convert__U1Imm1_1, AMFBS_None, { MCK__DOT_, MCK_U1Imm }, },</td></tr>
<tr><th id="7038">7038</th><td>  { <var>9785</var> <i>/* tendall */</i>, PPC::TEND, Convert__imm_95_1, AMFBS_None, { MCK__DOT_ }, },</td></tr>
<tr><th id="7039">7039</th><td>  { <var>9793</var> <i>/* tlbia */</i>, PPC::TLBIA, Convert_NoOperands, AMFBS_None, {  }, },</td></tr>
<tr><th id="7040">7040</th><td>  { <var>9799</var> <i>/* tlbie */</i>, PPC::TLBIE, Convert__regR0__RegGPRC1_0, AMFBS_None, { MCK_RegGPRC }, },</td></tr>
<tr><th id="7041">7041</th><td>  { <var>9799</var> <i>/* tlbie */</i>, PPC::TLBIE, Convert__RegGPRC1_1__RegGPRC1_0, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="7042">7042</th><td>  { <var>9805</var> <i>/* tlbiel */</i>, PPC::TLBIEL, Convert__RegGPRC1_0, AMFBS_None, { MCK_RegGPRC }, },</td></tr>
<tr><th id="7043">7043</th><td>  { <var>9812</var> <i>/* tlbivax */</i>, PPC::TLBIVAX, Convert__RegGPRC1_0__RegGPRC1_1, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="7044">7044</th><td>  { <var>9820</var> <i>/* tlbld */</i>, PPC::TLBLD, Convert__RegGPRC1_0, AMFBS_None, { MCK_RegGPRC }, },</td></tr>
<tr><th id="7045">7045</th><td>  { <var>9826</var> <i>/* tlbli */</i>, PPC::TLBLI, Convert__RegGPRC1_0, AMFBS_None, { MCK_RegGPRC }, },</td></tr>
<tr><th id="7046">7046</th><td>  { <var>9832</var> <i>/* tlbre */</i>, PPC::TLBRE, Convert_NoOperands, AMFBS_None, {  }, },</td></tr>
<tr><th id="7047">7047</th><td>  { <var>9832</var> <i>/* tlbre */</i>, PPC::TLBRE2, Convert__RegGPRC1_0__RegGPRC1_1__Imm1_2, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC, MCK_Imm }, },</td></tr>
<tr><th id="7048">7048</th><td>  { <var>9838</var> <i>/* tlbrehi */</i>, PPC::TLBRE2, Convert__RegGPRC1_0__RegGPRC1_1__imm_95_0, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="7049">7049</th><td>  { <var>9846</var> <i>/* tlbrelo */</i>, PPC::TLBRE2, Convert__RegGPRC1_0__RegGPRC1_1__imm_95_1, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="7050">7050</th><td>  { <var>9854</var> <i>/* tlbsx */</i>, PPC::TLBSX, Convert__RegGPRC1_0__RegGPRC1_1, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="7051">7051</th><td>  { <var>9854</var> <i>/* tlbsx */</i>, PPC::TLBSX2, Convert__RegGPRC1_0__RegGPRC1_1__RegGPRC1_2, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="7052">7052</th><td>  { <var>9854</var> <i>/* tlbsx */</i>, PPC::TLBSX2D, Convert__RegGPRC1_1__RegGPRC1_2__RegGPRC1_3, AMFBS_None, { MCK__DOT_, MCK_RegGPRC, MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="7053">7053</th><td>  { <var>9860</var> <i>/* tlbsync */</i>, PPC::TLBSYNC, Convert_NoOperands, AMFBS_None, {  }, },</td></tr>
<tr><th id="7054">7054</th><td>  { <var>9868</var> <i>/* tlbwe */</i>, PPC::TLBWE, Convert_NoOperands, AMFBS_None, {  }, },</td></tr>
<tr><th id="7055">7055</th><td>  { <var>9868</var> <i>/* tlbwe */</i>, PPC::TLBWE2, Convert__RegGPRC1_0__RegGPRC1_1__Imm1_2, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC, MCK_Imm }, },</td></tr>
<tr><th id="7056">7056</th><td>  { <var>9874</var> <i>/* tlbwehi */</i>, PPC::TLBWE2, Convert__RegGPRC1_0__RegGPRC1_1__imm_95_0, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="7057">7057</th><td>  { <var>9882</var> <i>/* tlbwelo */</i>, PPC::TLBWE2, Convert__RegGPRC1_0__RegGPRC1_1__imm_95_1, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="7058">7058</th><td>  { <var>9890</var> <i>/* trap */</i>, PPC::TRAP, Convert_NoOperands, AMFBS_None, {  }, },</td></tr>
<tr><th id="7059">7059</th><td>  { <var>9890</var> <i>/* trap */</i>, PPC::TW, Convert__imm_95_31__regR0__regR0, AMFBS_None, {  }, },</td></tr>
<tr><th id="7060">7060</th><td>  { <var>9895</var> <i>/* trechkpt */</i>, PPC::TRECHKPT, Convert_NoOperands, AMFBS_None, { MCK__DOT_ }, },</td></tr>
<tr><th id="7061">7061</th><td>  { <var>9904</var> <i>/* treclaim */</i>, PPC::TRECLAIM, Convert__RegGPRC1_1, AMFBS_None, { MCK__DOT_, MCK_RegGPRC }, },</td></tr>
<tr><th id="7062">7062</th><td>  { <var>9913</var> <i>/* tresume */</i>, PPC::TSR, Convert__imm_95_1, AMFBS_None, { MCK__DOT_ }, },</td></tr>
<tr><th id="7063">7063</th><td>  { <var>9921</var> <i>/* tsr */</i>, PPC::TSR, Convert__U1Imm1_1, AMFBS_None, { MCK__DOT_, MCK_U1Imm }, },</td></tr>
<tr><th id="7064">7064</th><td>  { <var>9925</var> <i>/* tsuspend */</i>, PPC::TSR, Convert__imm_95_0, AMFBS_None, { MCK__DOT_ }, },</td></tr>
<tr><th id="7065">7065</th><td>  { <var>9934</var> <i>/* tw */</i>, PPC::TW, Convert__U5Imm1_0__RegGPRC1_1__RegGPRC1_2, AMFBS_None, { MCK_U5Imm, MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="7066">7066</th><td>  { <var>9937</var> <i>/* tweq */</i>, PPC::TW, Convert__imm_95_4__RegGPRC1_0__RegGPRC1_1, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="7067">7067</th><td>  { <var>9942</var> <i>/* tweqi */</i>, PPC::TWI, Convert__imm_95_4__RegGPRC1_0__S16Imm1_1, AMFBS_None, { MCK_RegGPRC, MCK_S16Imm }, },</td></tr>
<tr><th id="7068">7068</th><td>  { <var>9948</var> <i>/* twge */</i>, PPC::TW, Convert__imm_95_12__RegGPRC1_0__RegGPRC1_1, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="7069">7069</th><td>  { <var>9953</var> <i>/* twgei */</i>, PPC::TWI, Convert__imm_95_12__RegGPRC1_0__S16Imm1_1, AMFBS_None, { MCK_RegGPRC, MCK_S16Imm }, },</td></tr>
<tr><th id="7070">7070</th><td>  { <var>9959</var> <i>/* twgt */</i>, PPC::TW, Convert__imm_95_8__RegGPRC1_0__RegGPRC1_1, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="7071">7071</th><td>  { <var>9964</var> <i>/* twgti */</i>, PPC::TWI, Convert__imm_95_8__RegGPRC1_0__S16Imm1_1, AMFBS_None, { MCK_RegGPRC, MCK_S16Imm }, },</td></tr>
<tr><th id="7072">7072</th><td>  { <var>9970</var> <i>/* twi */</i>, PPC::TWI, Convert__U5Imm1_0__RegGPRC1_1__S16Imm1_2, AMFBS_None, { MCK_U5Imm, MCK_RegGPRC, MCK_S16Imm }, },</td></tr>
<tr><th id="7073">7073</th><td>  { <var>9974</var> <i>/* twle */</i>, PPC::TW, Convert__imm_95_20__RegGPRC1_0__RegGPRC1_1, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="7074">7074</th><td>  { <var>9979</var> <i>/* twlei */</i>, PPC::TWI, Convert__imm_95_20__RegGPRC1_0__S16Imm1_1, AMFBS_None, { MCK_RegGPRC, MCK_S16Imm }, },</td></tr>
<tr><th id="7075">7075</th><td>  { <var>9985</var> <i>/* twlge */</i>, PPC::TW, Convert__imm_95_5__RegGPRC1_0__RegGPRC1_1, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="7076">7076</th><td>  { <var>9991</var> <i>/* twlgei */</i>, PPC::TWI, Convert__imm_95_5__RegGPRC1_0__S16Imm1_1, AMFBS_None, { MCK_RegGPRC, MCK_S16Imm }, },</td></tr>
<tr><th id="7077">7077</th><td>  { <var>9998</var> <i>/* twlgt */</i>, PPC::TW, Convert__imm_95_1__RegGPRC1_0__RegGPRC1_1, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="7078">7078</th><td>  { <var>10004</var> <i>/* twlgti */</i>, PPC::TWI, Convert__imm_95_1__RegGPRC1_0__S16Imm1_1, AMFBS_None, { MCK_RegGPRC, MCK_S16Imm }, },</td></tr>
<tr><th id="7079">7079</th><td>  { <var>10011</var> <i>/* twlle */</i>, PPC::TW, Convert__imm_95_6__RegGPRC1_0__RegGPRC1_1, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="7080">7080</th><td>  { <var>10017</var> <i>/* twllei */</i>, PPC::TWI, Convert__imm_95_6__RegGPRC1_0__S16Imm1_1, AMFBS_None, { MCK_RegGPRC, MCK_S16Imm }, },</td></tr>
<tr><th id="7081">7081</th><td>  { <var>10024</var> <i>/* twllt */</i>, PPC::TW, Convert__imm_95_2__RegGPRC1_0__RegGPRC1_1, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="7082">7082</th><td>  { <var>10030</var> <i>/* twllti */</i>, PPC::TWI, Convert__imm_95_2__RegGPRC1_0__S16Imm1_1, AMFBS_None, { MCK_RegGPRC, MCK_S16Imm }, },</td></tr>
<tr><th id="7083">7083</th><td>  { <var>10037</var> <i>/* twlng */</i>, PPC::TW, Convert__imm_95_6__RegGPRC1_0__RegGPRC1_1, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="7084">7084</th><td>  { <var>10043</var> <i>/* twlngi */</i>, PPC::TWI, Convert__imm_95_6__RegGPRC1_0__S16Imm1_1, AMFBS_None, { MCK_RegGPRC, MCK_S16Imm }, },</td></tr>
<tr><th id="7085">7085</th><td>  { <var>10050</var> <i>/* twlnl */</i>, PPC::TW, Convert__imm_95_5__RegGPRC1_0__RegGPRC1_1, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="7086">7086</th><td>  { <var>10056</var> <i>/* twlnli */</i>, PPC::TWI, Convert__imm_95_5__RegGPRC1_0__S16Imm1_1, AMFBS_None, { MCK_RegGPRC, MCK_S16Imm }, },</td></tr>
<tr><th id="7087">7087</th><td>  { <var>10063</var> <i>/* twlt */</i>, PPC::TW, Convert__imm_95_16__RegGPRC1_0__RegGPRC1_1, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="7088">7088</th><td>  { <var>10068</var> <i>/* twlti */</i>, PPC::TWI, Convert__imm_95_16__RegGPRC1_0__S16Imm1_1, AMFBS_None, { MCK_RegGPRC, MCK_S16Imm }, },</td></tr>
<tr><th id="7089">7089</th><td>  { <var>10074</var> <i>/* twne */</i>, PPC::TW, Convert__imm_95_24__RegGPRC1_0__RegGPRC1_1, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="7090">7090</th><td>  { <var>10079</var> <i>/* twnei */</i>, PPC::TWI, Convert__imm_95_24__RegGPRC1_0__S16Imm1_1, AMFBS_None, { MCK_RegGPRC, MCK_S16Imm }, },</td></tr>
<tr><th id="7091">7091</th><td>  { <var>10085</var> <i>/* twng */</i>, PPC::TW, Convert__imm_95_20__RegGPRC1_0__RegGPRC1_1, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="7092">7092</th><td>  { <var>10090</var> <i>/* twngi */</i>, PPC::TWI, Convert__imm_95_20__RegGPRC1_0__S16Imm1_1, AMFBS_None, { MCK_RegGPRC, MCK_S16Imm }, },</td></tr>
<tr><th id="7093">7093</th><td>  { <var>10096</var> <i>/* twnl */</i>, PPC::TW, Convert__imm_95_12__RegGPRC1_0__RegGPRC1_1, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="7094">7094</th><td>  { <var>10101</var> <i>/* twnli */</i>, PPC::TWI, Convert__imm_95_12__RegGPRC1_0__S16Imm1_1, AMFBS_None, { MCK_RegGPRC, MCK_S16Imm }, },</td></tr>
<tr><th id="7095">7095</th><td>  { <var>10107</var> <i>/* twu */</i>, PPC::TW, Convert__imm_95_31__RegGPRC1_0__RegGPRC1_1, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="7096">7096</th><td>  { <var>10111</var> <i>/* twui */</i>, PPC::TWI, Convert__imm_95_31__RegGPRC1_0__S16Imm1_1, AMFBS_None, { MCK_RegGPRC, MCK_S16Imm }, },</td></tr>
<tr><th id="7097">7097</th><td>  { <var>10116</var> <i>/* vabsdub */</i>, PPC::VABSDUB, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7098">7098</th><td>  { <var>10124</var> <i>/* vabsduh */</i>, PPC::VABSDUH, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7099">7099</th><td>  { <var>10132</var> <i>/* vabsduw */</i>, PPC::VABSDUW, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7100">7100</th><td>  { <var>10140</var> <i>/* vaddcuq */</i>, PPC::VADDCUQ, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7101">7101</th><td>  { <var>10148</var> <i>/* vaddcuw */</i>, PPC::VADDCUW, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7102">7102</th><td>  { <var>10156</var> <i>/* vaddecuq */</i>, PPC::VADDECUQ, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2__RegVRRC1_3, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7103">7103</th><td>  { <var>10165</var> <i>/* vaddeuqm */</i>, PPC::VADDEUQM, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2__RegVRRC1_3, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7104">7104</th><td>  { <var>10174</var> <i>/* vaddfp */</i>, PPC::VADDFP, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7105">7105</th><td>  { <var>10181</var> <i>/* vaddsbs */</i>, PPC::VADDSBS, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7106">7106</th><td>  { <var>10189</var> <i>/* vaddshs */</i>, PPC::VADDSHS, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7107">7107</th><td>  { <var>10197</var> <i>/* vaddsws */</i>, PPC::VADDSWS, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7108">7108</th><td>  { <var>10205</var> <i>/* vaddubm */</i>, PPC::VADDUBM, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7109">7109</th><td>  { <var>10213</var> <i>/* vaddubs */</i>, PPC::VADDUBS, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7110">7110</th><td>  { <var>10221</var> <i>/* vaddudm */</i>, PPC::VADDUDM, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7111">7111</th><td>  { <var>10229</var> <i>/* vadduhm */</i>, PPC::VADDUHM, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7112">7112</th><td>  { <var>10237</var> <i>/* vadduhs */</i>, PPC::VADDUHS, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7113">7113</th><td>  { <var>10245</var> <i>/* vadduqm */</i>, PPC::VADDUQM, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7114">7114</th><td>  { <var>10253</var> <i>/* vadduwm */</i>, PPC::VADDUWM, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7115">7115</th><td>  { <var>10261</var> <i>/* vadduws */</i>, PPC::VADDUWS, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7116">7116</th><td>  { <var>10269</var> <i>/* vand */</i>, PPC::VAND, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7117">7117</th><td>  { <var>10274</var> <i>/* vandc */</i>, PPC::VANDC, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7118">7118</th><td>  { <var>10280</var> <i>/* vavgsb */</i>, PPC::VAVGSB, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7119">7119</th><td>  { <var>10287</var> <i>/* vavgsh */</i>, PPC::VAVGSH, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7120">7120</th><td>  { <var>10294</var> <i>/* vavgsw */</i>, PPC::VAVGSW, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7121">7121</th><td>  { <var>10301</var> <i>/* vavgub */</i>, PPC::VAVGUB, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7122">7122</th><td>  { <var>10308</var> <i>/* vavguh */</i>, PPC::VAVGUH, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7123">7123</th><td>  { <var>10315</var> <i>/* vavguw */</i>, PPC::VAVGUW, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7124">7124</th><td>  { <var>10322</var> <i>/* vbpermd */</i>, PPC::VBPERMD, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7125">7125</th><td>  { <var>10330</var> <i>/* vbpermq */</i>, PPC::VBPERMQ, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7126">7126</th><td>  { <var>10338</var> <i>/* vcfsx */</i>, PPC::VCFSX, Convert__RegVRRC1_0__U5Imm1_2__RegVRRC1_1, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_U5Imm }, },</td></tr>
<tr><th id="7127">7127</th><td>  { <var>10344</var> <i>/* vcfuged */</i>, PPC::VCFUGED, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7128">7128</th><td>  { <var>10352</var> <i>/* vcfux */</i>, PPC::VCFUX, Convert__RegVRRC1_0__U5Imm1_2__RegVRRC1_1, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_U5Imm }, },</td></tr>
<tr><th id="7129">7129</th><td>  { <var>10358</var> <i>/* vcipher */</i>, PPC::VCIPHER, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7130">7130</th><td>  { <var>10366</var> <i>/* vcipherlast */</i>, PPC::VCIPHERLAST, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7131">7131</th><td>  { <var>10378</var> <i>/* vclrlb */</i>, PPC::VCLRLB, Convert__RegVRRC1_0__RegVRRC1_1__RegGPRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="7132">7132</th><td>  { <var>10385</var> <i>/* vclrrb */</i>, PPC::VCLRRB, Convert__RegVRRC1_0__RegVRRC1_1__RegGPRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="7133">7133</th><td>  { <var>10392</var> <i>/* vclzb */</i>, PPC::VCLZB, Convert__RegVRRC1_0__RegVRRC1_1, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7134">7134</th><td>  { <var>10398</var> <i>/* vclzd */</i>, PPC::VCLZD, Convert__RegVRRC1_0__RegVRRC1_1, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7135">7135</th><td>  { <var>10404</var> <i>/* vclzdm */</i>, PPC::VCLZDM, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7136">7136</th><td>  { <var>10411</var> <i>/* vclzh */</i>, PPC::VCLZH, Convert__RegVRRC1_0__RegVRRC1_1, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7137">7137</th><td>  { <var>10417</var> <i>/* vclzlsbb */</i>, PPC::VCLZLSBB, Convert__RegGPRC1_0__RegVRRC1_1, AMFBS_None, { MCK_RegGPRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7138">7138</th><td>  { <var>10426</var> <i>/* vclzw */</i>, PPC::VCLZW, Convert__RegVRRC1_0__RegVRRC1_1, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7139">7139</th><td>  { <var>10432</var> <i>/* vcmpbfp */</i>, PPC::VCMPBFP, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7140">7140</th><td>  { <var>10432</var> <i>/* vcmpbfp */</i>, PPC::VCMPBFP_rec, Convert__RegVRRC1_1__RegVRRC1_2__RegVRRC1_3, AMFBS_None, { MCK__DOT_, MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7141">7141</th><td>  { <var>10440</var> <i>/* vcmpeqfp */</i>, PPC::VCMPEQFP, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7142">7142</th><td>  { <var>10440</var> <i>/* vcmpeqfp */</i>, PPC::VCMPEQFP_rec, Convert__RegVRRC1_1__RegVRRC1_2__RegVRRC1_3, AMFBS_None, { MCK__DOT_, MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7143">7143</th><td>  { <var>10449</var> <i>/* vcmpequb */</i>, PPC::VCMPEQUB, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7144">7144</th><td>  { <var>10449</var> <i>/* vcmpequb */</i>, PPC::VCMPEQUB_rec, Convert__RegVRRC1_1__RegVRRC1_2__RegVRRC1_3, AMFBS_None, { MCK__DOT_, MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7145">7145</th><td>  { <var>10458</var> <i>/* vcmpequd */</i>, PPC::VCMPEQUD, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7146">7146</th><td>  { <var>10458</var> <i>/* vcmpequd */</i>, PPC::VCMPEQUD_rec, Convert__RegVRRC1_1__RegVRRC1_2__RegVRRC1_3, AMFBS_None, { MCK__DOT_, MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7147">7147</th><td>  { <var>10467</var> <i>/* vcmpequh */</i>, PPC::VCMPEQUH, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7148">7148</th><td>  { <var>10467</var> <i>/* vcmpequh */</i>, PPC::VCMPEQUH_rec, Convert__RegVRRC1_1__RegVRRC1_2__RegVRRC1_3, AMFBS_None, { MCK__DOT_, MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7149">7149</th><td>  { <var>10476</var> <i>/* vcmpequq */</i>, PPC::VCMPEQUQ, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7150">7150</th><td>  { <var>10476</var> <i>/* vcmpequq */</i>, PPC::VCMPEQUQ_rec, Convert__RegVRRC1_1__RegVRRC1_2__RegVRRC1_3, AMFBS_None, { MCK__DOT_, MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7151">7151</th><td>  { <var>10485</var> <i>/* vcmpequw */</i>, PPC::VCMPEQUW, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7152">7152</th><td>  { <var>10485</var> <i>/* vcmpequw */</i>, PPC::VCMPEQUW_rec, Convert__RegVRRC1_1__RegVRRC1_2__RegVRRC1_3, AMFBS_None, { MCK__DOT_, MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7153">7153</th><td>  { <var>10494</var> <i>/* vcmpgefp */</i>, PPC::VCMPGEFP, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7154">7154</th><td>  { <var>10494</var> <i>/* vcmpgefp */</i>, PPC::VCMPGEFP_rec, Convert__RegVRRC1_1__RegVRRC1_2__RegVRRC1_3, AMFBS_None, { MCK__DOT_, MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7155">7155</th><td>  { <var>10503</var> <i>/* vcmpgtfp */</i>, PPC::VCMPGTFP, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7156">7156</th><td>  { <var>10503</var> <i>/* vcmpgtfp */</i>, PPC::VCMPGTFP_rec, Convert__RegVRRC1_1__RegVRRC1_2__RegVRRC1_3, AMFBS_None, { MCK__DOT_, MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7157">7157</th><td>  { <var>10512</var> <i>/* vcmpgtsb */</i>, PPC::VCMPGTSB, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7158">7158</th><td>  { <var>10512</var> <i>/* vcmpgtsb */</i>, PPC::VCMPGTSB_rec, Convert__RegVRRC1_1__RegVRRC1_2__RegVRRC1_3, AMFBS_None, { MCK__DOT_, MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7159">7159</th><td>  { <var>10521</var> <i>/* vcmpgtsd */</i>, PPC::VCMPGTSD, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7160">7160</th><td>  { <var>10521</var> <i>/* vcmpgtsd */</i>, PPC::VCMPGTSD_rec, Convert__RegVRRC1_1__RegVRRC1_2__RegVRRC1_3, AMFBS_None, { MCK__DOT_, MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7161">7161</th><td>  { <var>10530</var> <i>/* vcmpgtsh */</i>, PPC::VCMPGTSH, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7162">7162</th><td>  { <var>10530</var> <i>/* vcmpgtsh */</i>, PPC::VCMPGTSH_rec, Convert__RegVRRC1_1__RegVRRC1_2__RegVRRC1_3, AMFBS_None, { MCK__DOT_, MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7163">7163</th><td>  { <var>10539</var> <i>/* vcmpgtsq */</i>, PPC::VCMPGTSQ, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7164">7164</th><td>  { <var>10539</var> <i>/* vcmpgtsq */</i>, PPC::VCMPGTSQ_rec, Convert__RegVRRC1_1__RegVRRC1_2__RegVRRC1_3, AMFBS_None, { MCK__DOT_, MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7165">7165</th><td>  { <var>10548</var> <i>/* vcmpgtsw */</i>, PPC::VCMPGTSW, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7166">7166</th><td>  { <var>10548</var> <i>/* vcmpgtsw */</i>, PPC::VCMPGTSW_rec, Convert__RegVRRC1_1__RegVRRC1_2__RegVRRC1_3, AMFBS_None, { MCK__DOT_, MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7167">7167</th><td>  { <var>10557</var> <i>/* vcmpgtub */</i>, PPC::VCMPGTUB, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7168">7168</th><td>  { <var>10557</var> <i>/* vcmpgtub */</i>, PPC::VCMPGTUB_rec, Convert__RegVRRC1_1__RegVRRC1_2__RegVRRC1_3, AMFBS_None, { MCK__DOT_, MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7169">7169</th><td>  { <var>10566</var> <i>/* vcmpgtud */</i>, PPC::VCMPGTUD, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7170">7170</th><td>  { <var>10566</var> <i>/* vcmpgtud */</i>, PPC::VCMPGTUD_rec, Convert__RegVRRC1_1__RegVRRC1_2__RegVRRC1_3, AMFBS_None, { MCK__DOT_, MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7171">7171</th><td>  { <var>10575</var> <i>/* vcmpgtuh */</i>, PPC::VCMPGTUH, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7172">7172</th><td>  { <var>10575</var> <i>/* vcmpgtuh */</i>, PPC::VCMPGTUH_rec, Convert__RegVRRC1_1__RegVRRC1_2__RegVRRC1_3, AMFBS_None, { MCK__DOT_, MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7173">7173</th><td>  { <var>10584</var> <i>/* vcmpgtuq */</i>, PPC::VCMPGTUQ, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7174">7174</th><td>  { <var>10584</var> <i>/* vcmpgtuq */</i>, PPC::VCMPGTUQ_rec, Convert__RegVRRC1_1__RegVRRC1_2__RegVRRC1_3, AMFBS_None, { MCK__DOT_, MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7175">7175</th><td>  { <var>10593</var> <i>/* vcmpgtuw */</i>, PPC::VCMPGTUW, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7176">7176</th><td>  { <var>10593</var> <i>/* vcmpgtuw */</i>, PPC::VCMPGTUW_rec, Convert__RegVRRC1_1__RegVRRC1_2__RegVRRC1_3, AMFBS_None, { MCK__DOT_, MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7177">7177</th><td>  { <var>10602</var> <i>/* vcmpneb */</i>, PPC::VCMPNEB, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7178">7178</th><td>  { <var>10602</var> <i>/* vcmpneb */</i>, PPC::VCMPNEB_rec, Convert__RegVRRC1_1__RegVRRC1_2__RegVRRC1_3, AMFBS_None, { MCK__DOT_, MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7179">7179</th><td>  { <var>10610</var> <i>/* vcmpneh */</i>, PPC::VCMPNEH, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7180">7180</th><td>  { <var>10610</var> <i>/* vcmpneh */</i>, PPC::VCMPNEH_rec, Convert__RegVRRC1_1__RegVRRC1_2__RegVRRC1_3, AMFBS_None, { MCK__DOT_, MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7181">7181</th><td>  { <var>10618</var> <i>/* vcmpnew */</i>, PPC::VCMPNEW, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7182">7182</th><td>  { <var>10618</var> <i>/* vcmpnew */</i>, PPC::VCMPNEW_rec, Convert__RegVRRC1_1__RegVRRC1_2__RegVRRC1_3, AMFBS_None, { MCK__DOT_, MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7183">7183</th><td>  { <var>10626</var> <i>/* vcmpnezb */</i>, PPC::VCMPNEZB, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7184">7184</th><td>  { <var>10626</var> <i>/* vcmpnezb */</i>, PPC::VCMPNEZB_rec, Convert__RegVRRC1_1__RegVRRC1_2__RegVRRC1_3, AMFBS_None, { MCK__DOT_, MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7185">7185</th><td>  { <var>10635</var> <i>/* vcmpnezh */</i>, PPC::VCMPNEZH, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7186">7186</th><td>  { <var>10635</var> <i>/* vcmpnezh */</i>, PPC::VCMPNEZH_rec, Convert__RegVRRC1_1__RegVRRC1_2__RegVRRC1_3, AMFBS_None, { MCK__DOT_, MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7187">7187</th><td>  { <var>10644</var> <i>/* vcmpnezw */</i>, PPC::VCMPNEZW, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7188">7188</th><td>  { <var>10644</var> <i>/* vcmpnezw */</i>, PPC::VCMPNEZW_rec, Convert__RegVRRC1_1__RegVRRC1_2__RegVRRC1_3, AMFBS_None, { MCK__DOT_, MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7189">7189</th><td>  { <var>10653</var> <i>/* vcmpsq */</i>, PPC::VCMPSQ, Convert__RegCRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegCRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7190">7190</th><td>  { <var>10660</var> <i>/* vcmpuq */</i>, PPC::VCMPUQ, Convert__RegCRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegCRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7191">7191</th><td>  { <var>10667</var> <i>/* vcntmbb */</i>, PPC::VCNTMBB, Convert__RegG8RC1_0__RegVRRC1_1__U1Imm1_2, AMFBS_None, { MCK_RegG8RC, MCK_RegVRRC, MCK_U1Imm }, },</td></tr>
<tr><th id="7192">7192</th><td>  { <var>10675</var> <i>/* vcntmbd */</i>, PPC::VCNTMBD, Convert__RegG8RC1_0__RegVRRC1_1__U1Imm1_2, AMFBS_None, { MCK_RegG8RC, MCK_RegVRRC, MCK_U1Imm }, },</td></tr>
<tr><th id="7193">7193</th><td>  { <var>10683</var> <i>/* vcntmbh */</i>, PPC::VCNTMBH, Convert__RegG8RC1_0__RegVRRC1_1__U1Imm1_2, AMFBS_None, { MCK_RegG8RC, MCK_RegVRRC, MCK_U1Imm }, },</td></tr>
<tr><th id="7194">7194</th><td>  { <var>10691</var> <i>/* vcntmbw */</i>, PPC::VCNTMBW, Convert__RegG8RC1_0__RegVRRC1_1__U1Imm1_2, AMFBS_None, { MCK_RegG8RC, MCK_RegVRRC, MCK_U1Imm }, },</td></tr>
<tr><th id="7195">7195</th><td>  { <var>10699</var> <i>/* vctsxs */</i>, PPC::VCTSXS, Convert__RegVRRC1_0__U5Imm1_2__RegVRRC1_1, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_U5Imm }, },</td></tr>
<tr><th id="7196">7196</th><td>  { <var>10706</var> <i>/* vctuxs */</i>, PPC::VCTUXS, Convert__RegVRRC1_0__U5Imm1_2__RegVRRC1_1, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_U5Imm }, },</td></tr>
<tr><th id="7197">7197</th><td>  { <var>10713</var> <i>/* vctzb */</i>, PPC::VCTZB, Convert__RegVRRC1_0__RegVRRC1_1, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7198">7198</th><td>  { <var>10719</var> <i>/* vctzd */</i>, PPC::VCTZD, Convert__RegVRRC1_0__RegVRRC1_1, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7199">7199</th><td>  { <var>10725</var> <i>/* vctzdm */</i>, PPC::VCTZDM, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7200">7200</th><td>  { <var>10732</var> <i>/* vctzh */</i>, PPC::VCTZH, Convert__RegVRRC1_0__RegVRRC1_1, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7201">7201</th><td>  { <var>10738</var> <i>/* vctzlsbb */</i>, PPC::VCTZLSBB, Convert__RegGPRC1_0__RegVRRC1_1, AMFBS_None, { MCK_RegGPRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7202">7202</th><td>  { <var>10747</var> <i>/* vctzw */</i>, PPC::VCTZW, Convert__RegVRRC1_0__RegVRRC1_1, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7203">7203</th><td>  { <var>10753</var> <i>/* vdivesd */</i>, PPC::VDIVESD, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7204">7204</th><td>  { <var>10761</var> <i>/* vdivesq */</i>, PPC::VDIVESQ, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7205">7205</th><td>  { <var>10769</var> <i>/* vdivesw */</i>, PPC::VDIVESW, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7206">7206</th><td>  { <var>10777</var> <i>/* vdiveud */</i>, PPC::VDIVEUD, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7207">7207</th><td>  { <var>10785</var> <i>/* vdiveuq */</i>, PPC::VDIVEUQ, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7208">7208</th><td>  { <var>10793</var> <i>/* vdiveuw */</i>, PPC::VDIVEUW, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7209">7209</th><td>  { <var>10801</var> <i>/* vdivsd */</i>, PPC::VDIVSD, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7210">7210</th><td>  { <var>10808</var> <i>/* vdivsq */</i>, PPC::VDIVSQ, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7211">7211</th><td>  { <var>10815</var> <i>/* vdivsw */</i>, PPC::VDIVSW, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7212">7212</th><td>  { <var>10822</var> <i>/* vdivud */</i>, PPC::VDIVUD, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7213">7213</th><td>  { <var>10829</var> <i>/* vdivuq */</i>, PPC::VDIVUQ, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7214">7214</th><td>  { <var>10836</var> <i>/* vdivuw */</i>, PPC::VDIVUW, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7215">7215</th><td>  { <var>10843</var> <i>/* veqv */</i>, PPC::VEQV, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7216">7216</th><td>  { <var>10848</var> <i>/* vexpandbm */</i>, PPC::VEXPANDBM, Convert__RegVRRC1_0__RegVRRC1_1, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7217">7217</th><td>  { <var>10858</var> <i>/* vexpanddm */</i>, PPC::VEXPANDDM, Convert__RegVRRC1_0__RegVRRC1_1, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7218">7218</th><td>  { <var>10868</var> <i>/* vexpandhm */</i>, PPC::VEXPANDHM, Convert__RegVRRC1_0__RegVRRC1_1, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7219">7219</th><td>  { <var>10878</var> <i>/* vexpandqm */</i>, PPC::VEXPANDQM, Convert__RegVRRC1_0__RegVRRC1_1, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7220">7220</th><td>  { <var>10888</var> <i>/* vexpandwm */</i>, PPC::VEXPANDWM, Convert__RegVRRC1_0__RegVRRC1_1, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7221">7221</th><td>  { <var>10898</var> <i>/* vexptefp */</i>, PPC::VEXPTEFP, Convert__RegVRRC1_0__RegVRRC1_1, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7222">7222</th><td>  { <var>10907</var> <i>/* vextddvlx */</i>, PPC::VEXTDDVLX, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2__RegGPRC1_3, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="7223">7223</th><td>  { <var>10917</var> <i>/* vextddvrx */</i>, PPC::VEXTDDVRX, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2__RegGPRC1_3, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="7224">7224</th><td>  { <var>10927</var> <i>/* vextdubvlx */</i>, PPC::VEXTDUBVLX, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2__RegGPRC1_3, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="7225">7225</th><td>  { <var>10938</var> <i>/* vextdubvrx */</i>, PPC::VEXTDUBVRX, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2__RegGPRC1_3, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="7226">7226</th><td>  { <var>10949</var> <i>/* vextduhvlx */</i>, PPC::VEXTDUHVLX, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2__RegGPRC1_3, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="7227">7227</th><td>  { <var>10960</var> <i>/* vextduhvrx */</i>, PPC::VEXTDUHVRX, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2__RegGPRC1_3, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="7228">7228</th><td>  { <var>10971</var> <i>/* vextduwvlx */</i>, PPC::VEXTDUWVLX, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2__RegGPRC1_3, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="7229">7229</th><td>  { <var>10982</var> <i>/* vextduwvrx */</i>, PPC::VEXTDUWVRX, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2__RegGPRC1_3, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="7230">7230</th><td>  { <var>10993</var> <i>/* vextractbm */</i>, PPC::VEXTRACTBM, Convert__RegGPRC1_0__RegVRRC1_1, AMFBS_None, { MCK_RegGPRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7231">7231</th><td>  { <var>11004</var> <i>/* vextractd */</i>, PPC::VEXTRACTD, Convert__RegVRRC1_0__U4Imm1_2__RegVRRC1_1, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_U4Imm }, },</td></tr>
<tr><th id="7232">7232</th><td>  { <var>11014</var> <i>/* vextractdm */</i>, PPC::VEXTRACTDM, Convert__RegGPRC1_0__RegVRRC1_1, AMFBS_None, { MCK_RegGPRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7233">7233</th><td>  { <var>11025</var> <i>/* vextracthm */</i>, PPC::VEXTRACTHM, Convert__RegGPRC1_0__RegVRRC1_1, AMFBS_None, { MCK_RegGPRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7234">7234</th><td>  { <var>11036</var> <i>/* vextractqm */</i>, PPC::VEXTRACTQM, Convert__RegGPRC1_0__RegVRRC1_1, AMFBS_None, { MCK_RegGPRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7235">7235</th><td>  { <var>11047</var> <i>/* vextractub */</i>, PPC::VEXTRACTUB, Convert__RegVRRC1_0__U4Imm1_2__RegVRRC1_1, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_U4Imm }, },</td></tr>
<tr><th id="7236">7236</th><td>  { <var>11058</var> <i>/* vextractuh */</i>, PPC::VEXTRACTUH, Convert__RegVRRC1_0__U4Imm1_2__RegVRRC1_1, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_U4Imm }, },</td></tr>
<tr><th id="7237">7237</th><td>  { <var>11069</var> <i>/* vextractuw */</i>, PPC::VEXTRACTUW, Convert__RegVRRC1_0__U4Imm1_2__RegVRRC1_1, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_U4Imm }, },</td></tr>
<tr><th id="7238">7238</th><td>  { <var>11080</var> <i>/* vextractwm */</i>, PPC::VEXTRACTWM, Convert__RegGPRC1_0__RegVRRC1_1, AMFBS_None, { MCK_RegGPRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7239">7239</th><td>  { <var>11091</var> <i>/* vextsb2d */</i>, PPC::VEXTSB2D, Convert__RegVRRC1_0__RegVRRC1_1, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7240">7240</th><td>  { <var>11100</var> <i>/* vextsb2w */</i>, PPC::VEXTSB2W, Convert__RegVRRC1_0__RegVRRC1_1, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7241">7241</th><td>  { <var>11109</var> <i>/* vextsd2q */</i>, PPC::VEXTSD2Q, Convert__RegVRRC1_0__RegVRRC1_1, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7242">7242</th><td>  { <var>11118</var> <i>/* vextsh2d */</i>, PPC::VEXTSH2D, Convert__RegVRRC1_0__RegVRRC1_1, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7243">7243</th><td>  { <var>11127</var> <i>/* vextsh2w */</i>, PPC::VEXTSH2W, Convert__RegVRRC1_0__RegVRRC1_1, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7244">7244</th><td>  { <var>11136</var> <i>/* vextsw2d */</i>, PPC::VEXTSW2D, Convert__RegVRRC1_0__RegVRRC1_1, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7245">7245</th><td>  { <var>11145</var> <i>/* vextublx */</i>, PPC::VEXTUBLX, Convert__RegG8RC1_0__RegG8RC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegG8RC, MCK_RegG8RC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7246">7246</th><td>  { <var>11154</var> <i>/* vextubrx */</i>, PPC::VEXTUBRX, Convert__RegG8RC1_0__RegG8RC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegG8RC, MCK_RegG8RC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7247">7247</th><td>  { <var>11163</var> <i>/* vextuhlx */</i>, PPC::VEXTUHLX, Convert__RegG8RC1_0__RegG8RC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegG8RC, MCK_RegG8RC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7248">7248</th><td>  { <var>11172</var> <i>/* vextuhrx */</i>, PPC::VEXTUHRX, Convert__RegG8RC1_0__RegG8RC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegG8RC, MCK_RegG8RC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7249">7249</th><td>  { <var>11181</var> <i>/* vextuwlx */</i>, PPC::VEXTUWLX, Convert__RegG8RC1_0__RegG8RC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegG8RC, MCK_RegG8RC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7250">7250</th><td>  { <var>11190</var> <i>/* vextuwrx */</i>, PPC::VEXTUWRX, Convert__RegG8RC1_0__RegG8RC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegG8RC, MCK_RegG8RC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7251">7251</th><td>  { <var>11199</var> <i>/* vgbbd */</i>, PPC::VGBBD, Convert__RegVRRC1_0__RegVRRC1_1, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7252">7252</th><td>  { <var>11205</var> <i>/* vgnb */</i>, PPC::VGNB, Convert__RegG8RC1_0__RegVRRC1_1__U3Imm1_2, AMFBS_None, { MCK_RegG8RC, MCK_RegVRRC, MCK_U3Imm }, },</td></tr>
<tr><th id="7253">7253</th><td>  { <var>11210</var> <i>/* vinsblx */</i>, PPC::VINSBLX, Convert__RegVRRC1_0__Tie0_1_1__RegGPRC1_1__RegGPRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="7254">7254</th><td>  { <var>11218</var> <i>/* vinsbrx */</i>, PPC::VINSBRX, Convert__RegVRRC1_0__Tie0_1_1__RegGPRC1_1__RegGPRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="7255">7255</th><td>  { <var>11226</var> <i>/* vinsbvlx */</i>, PPC::VINSBVLX, Convert__RegVRRC1_0__Tie0_1_1__RegGPRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegGPRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7256">7256</th><td>  { <var>11235</var> <i>/* vinsbvrx */</i>, PPC::VINSBVRX, Convert__RegVRRC1_0__Tie0_1_1__RegGPRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegGPRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7257">7257</th><td>  { <var>11244</var> <i>/* vinsd */</i>, PPC::VINSD, Convert__RegVRRC1_0__Tie0_1_1__U4Imm1_2__RegG8RC1_1, AMFBS_None, { MCK_RegVRRC, MCK_RegG8RC, MCK_U4Imm }, },</td></tr>
<tr><th id="7258">7258</th><td>  { <var>11250</var> <i>/* vinsdlx */</i>, PPC::VINSDLX, Convert__RegVRRC1_0__Tie0_1_1__RegG8RC1_1__RegG8RC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegG8RC, MCK_RegG8RC }, },</td></tr>
<tr><th id="7259">7259</th><td>  { <var>11258</var> <i>/* vinsdrx */</i>, PPC::VINSDRX, Convert__RegVRRC1_0__Tie0_1_1__RegG8RC1_1__RegG8RC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegG8RC, MCK_RegG8RC }, },</td></tr>
<tr><th id="7260">7260</th><td>  { <var>11266</var> <i>/* vinsertb */</i>, PPC::VINSERTB, Convert__RegVRRC1_0__Tie0_1_1__U4Imm1_2__RegVRRC1_1, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_U4Imm }, },</td></tr>
<tr><th id="7261">7261</th><td>  { <var>11275</var> <i>/* vinsertd */</i>, PPC::VINSERTD, Convert__RegVRRC1_0__U4Imm1_2__RegVRRC1_1, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_U4Imm }, },</td></tr>
<tr><th id="7262">7262</th><td>  { <var>11284</var> <i>/* vinserth */</i>, PPC::VINSERTH, Convert__RegVRRC1_0__Tie0_1_1__U4Imm1_2__RegVRRC1_1, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_U4Imm }, },</td></tr>
<tr><th id="7263">7263</th><td>  { <var>11293</var> <i>/* vinsertw */</i>, PPC::VINSERTW, Convert__RegVRRC1_0__U4Imm1_2__RegVRRC1_1, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_U4Imm }, },</td></tr>
<tr><th id="7264">7264</th><td>  { <var>11302</var> <i>/* vinshlx */</i>, PPC::VINSHLX, Convert__RegVRRC1_0__Tie0_1_1__RegGPRC1_1__RegGPRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="7265">7265</th><td>  { <var>11310</var> <i>/* vinshrx */</i>, PPC::VINSHRX, Convert__RegVRRC1_0__Tie0_1_1__RegGPRC1_1__RegGPRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="7266">7266</th><td>  { <var>11318</var> <i>/* vinshvlx */</i>, PPC::VINSHVLX, Convert__RegVRRC1_0__Tie0_1_1__RegGPRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegGPRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7267">7267</th><td>  { <var>11327</var> <i>/* vinshvrx */</i>, PPC::VINSHVRX, Convert__RegVRRC1_0__Tie0_1_1__RegGPRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegGPRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7268">7268</th><td>  { <var>11336</var> <i>/* vinsw */</i>, PPC::VINSW, Convert__RegVRRC1_0__Tie0_1_1__U4Imm1_2__RegGPRC1_1, AMFBS_None, { MCK_RegVRRC, MCK_RegGPRC, MCK_U4Imm }, },</td></tr>
<tr><th id="7269">7269</th><td>  { <var>11342</var> <i>/* vinswlx */</i>, PPC::VINSWLX, Convert__RegVRRC1_0__Tie0_1_1__RegGPRC1_1__RegGPRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="7270">7270</th><td>  { <var>11350</var> <i>/* vinswrx */</i>, PPC::VINSWRX, Convert__RegVRRC1_0__Tie0_1_1__RegGPRC1_1__RegGPRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="7271">7271</th><td>  { <var>11358</var> <i>/* vinswvlx */</i>, PPC::VINSWVLX, Convert__RegVRRC1_0__Tie0_1_1__RegGPRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegGPRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7272">7272</th><td>  { <var>11367</var> <i>/* vinswvrx */</i>, PPC::VINSWVRX, Convert__RegVRRC1_0__Tie0_1_1__RegGPRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegGPRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7273">7273</th><td>  { <var>11376</var> <i>/* vlogefp */</i>, PPC::VLOGEFP, Convert__RegVRRC1_0__RegVRRC1_1, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7274">7274</th><td>  { <var>11384</var> <i>/* vmaddfp */</i>, PPC::VMADDFP, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2__RegVRRC1_3, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7275">7275</th><td>  { <var>11392</var> <i>/* vmaxfp */</i>, PPC::VMAXFP, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7276">7276</th><td>  { <var>11399</var> <i>/* vmaxsb */</i>, PPC::VMAXSB, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7277">7277</th><td>  { <var>11406</var> <i>/* vmaxsd */</i>, PPC::VMAXSD, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7278">7278</th><td>  { <var>11413</var> <i>/* vmaxsh */</i>, PPC::VMAXSH, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7279">7279</th><td>  { <var>11420</var> <i>/* vmaxsw */</i>, PPC::VMAXSW, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7280">7280</th><td>  { <var>11427</var> <i>/* vmaxub */</i>, PPC::VMAXUB, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7281">7281</th><td>  { <var>11434</var> <i>/* vmaxud */</i>, PPC::VMAXUD, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7282">7282</th><td>  { <var>11441</var> <i>/* vmaxuh */</i>, PPC::VMAXUH, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7283">7283</th><td>  { <var>11448</var> <i>/* vmaxuw */</i>, PPC::VMAXUW, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7284">7284</th><td>  { <var>11455</var> <i>/* vmhaddshs */</i>, PPC::VMHADDSHS, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2__RegVRRC1_3, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7285">7285</th><td>  { <var>11465</var> <i>/* vmhraddshs */</i>, PPC::VMHRADDSHS, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2__RegVRRC1_3, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7286">7286</th><td>  { <var>11476</var> <i>/* vminfp */</i>, PPC::VMINFP, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7287">7287</th><td>  { <var>11483</var> <i>/* vminsb */</i>, PPC::VMINSB, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7288">7288</th><td>  { <var>11490</var> <i>/* vminsd */</i>, PPC::VMINSD, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7289">7289</th><td>  { <var>11497</var> <i>/* vminsh */</i>, PPC::VMINSH, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7290">7290</th><td>  { <var>11504</var> <i>/* vminsw */</i>, PPC::VMINSW, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7291">7291</th><td>  { <var>11511</var> <i>/* vminub */</i>, PPC::VMINUB, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7292">7292</th><td>  { <var>11518</var> <i>/* vminud */</i>, PPC::VMINUD, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7293">7293</th><td>  { <var>11525</var> <i>/* vminuh */</i>, PPC::VMINUH, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7294">7294</th><td>  { <var>11532</var> <i>/* vminuw */</i>, PPC::VMINUW, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7295">7295</th><td>  { <var>11539</var> <i>/* vmladduhm */</i>, PPC::VMLADDUHM, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2__RegVRRC1_3, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7296">7296</th><td>  { <var>11549</var> <i>/* vmodsd */</i>, PPC::VMODSD, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7297">7297</th><td>  { <var>11556</var> <i>/* vmodsq */</i>, PPC::VMODSQ, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7298">7298</th><td>  { <var>11563</var> <i>/* vmodsw */</i>, PPC::VMODSW, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7299">7299</th><td>  { <var>11570</var> <i>/* vmodud */</i>, PPC::VMODUD, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7300">7300</th><td>  { <var>11577</var> <i>/* vmoduq */</i>, PPC::VMODUQ, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7301">7301</th><td>  { <var>11584</var> <i>/* vmoduw */</i>, PPC::VMODUW, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7302">7302</th><td>  { <var>11591</var> <i>/* vmr */</i>, PPC::VOR, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_1, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7303">7303</th><td>  { <var>11595</var> <i>/* vmrgew */</i>, PPC::VMRGEW, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7304">7304</th><td>  { <var>11602</var> <i>/* vmrghb */</i>, PPC::VMRGHB, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7305">7305</th><td>  { <var>11609</var> <i>/* vmrghh */</i>, PPC::VMRGHH, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7306">7306</th><td>  { <var>11616</var> <i>/* vmrghw */</i>, PPC::VMRGHW, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7307">7307</th><td>  { <var>11623</var> <i>/* vmrglb */</i>, PPC::VMRGLB, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7308">7308</th><td>  { <var>11630</var> <i>/* vmrglh */</i>, PPC::VMRGLH, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7309">7309</th><td>  { <var>11637</var> <i>/* vmrglw */</i>, PPC::VMRGLW, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7310">7310</th><td>  { <var>11644</var> <i>/* vmrgow */</i>, PPC::VMRGOW, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7311">7311</th><td>  { <var>11651</var> <i>/* vmsumcud */</i>, PPC::VMSUMCUD, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2__RegVRRC1_3, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7312">7312</th><td>  { <var>11660</var> <i>/* vmsummbm */</i>, PPC::VMSUMMBM, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2__RegVRRC1_3, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7313">7313</th><td>  { <var>11669</var> <i>/* vmsumshm */</i>, PPC::VMSUMSHM, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2__RegVRRC1_3, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7314">7314</th><td>  { <var>11678</var> <i>/* vmsumshs */</i>, PPC::VMSUMSHS, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2__RegVRRC1_3, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7315">7315</th><td>  { <var>11687</var> <i>/* vmsumubm */</i>, PPC::VMSUMUBM, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2__RegVRRC1_3, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7316">7316</th><td>  { <var>11696</var> <i>/* vmsumudm */</i>, PPC::VMSUMUDM, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2__RegVRRC1_3, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7317">7317</th><td>  { <var>11705</var> <i>/* vmsumuhm */</i>, PPC::VMSUMUHM, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2__RegVRRC1_3, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7318">7318</th><td>  { <var>11714</var> <i>/* vmsumuhs */</i>, PPC::VMSUMUHS, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2__RegVRRC1_3, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7319">7319</th><td>  { <var>11723</var> <i>/* vmul10cuq */</i>, PPC::VMUL10CUQ, Convert__RegVRRC1_0__RegVRRC1_1, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7320">7320</th><td>  { <var>11733</var> <i>/* vmul10ecuq */</i>, PPC::VMUL10ECUQ, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7321">7321</th><td>  { <var>11744</var> <i>/* vmul10euq */</i>, PPC::VMUL10EUQ, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7322">7322</th><td>  { <var>11754</var> <i>/* vmul10uq */</i>, PPC::VMUL10UQ, Convert__RegVRRC1_0__RegVRRC1_1, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7323">7323</th><td>  { <var>11763</var> <i>/* vmulesb */</i>, PPC::VMULESB, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7324">7324</th><td>  { <var>11771</var> <i>/* vmulesd */</i>, PPC::VMULESD, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7325">7325</th><td>  { <var>11779</var> <i>/* vmulesh */</i>, PPC::VMULESH, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7326">7326</th><td>  { <var>11787</var> <i>/* vmulesw */</i>, PPC::VMULESW, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7327">7327</th><td>  { <var>11795</var> <i>/* vmuleub */</i>, PPC::VMULEUB, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7328">7328</th><td>  { <var>11803</var> <i>/* vmuleud */</i>, PPC::VMULEUD, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7329">7329</th><td>  { <var>11811</var> <i>/* vmuleuh */</i>, PPC::VMULEUH, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7330">7330</th><td>  { <var>11819</var> <i>/* vmuleuw */</i>, PPC::VMULEUW, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7331">7331</th><td>  { <var>11827</var> <i>/* vmulhsd */</i>, PPC::VMULHSD, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7332">7332</th><td>  { <var>11835</var> <i>/* vmulhsw */</i>, PPC::VMULHSW, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7333">7333</th><td>  { <var>11843</var> <i>/* vmulhud */</i>, PPC::VMULHUD, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7334">7334</th><td>  { <var>11851</var> <i>/* vmulhuw */</i>, PPC::VMULHUW, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7335">7335</th><td>  { <var>11859</var> <i>/* vmulld */</i>, PPC::VMULLD, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7336">7336</th><td>  { <var>11866</var> <i>/* vmulosb */</i>, PPC::VMULOSB, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7337">7337</th><td>  { <var>11874</var> <i>/* vmulosd */</i>, PPC::VMULOSD, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7338">7338</th><td>  { <var>11882</var> <i>/* vmulosh */</i>, PPC::VMULOSH, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7339">7339</th><td>  { <var>11890</var> <i>/* vmulosw */</i>, PPC::VMULOSW, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7340">7340</th><td>  { <var>11898</var> <i>/* vmuloub */</i>, PPC::VMULOUB, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7341">7341</th><td>  { <var>11906</var> <i>/* vmuloud */</i>, PPC::VMULOUD, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7342">7342</th><td>  { <var>11914</var> <i>/* vmulouh */</i>, PPC::VMULOUH, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7343">7343</th><td>  { <var>11922</var> <i>/* vmulouw */</i>, PPC::VMULOUW, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7344">7344</th><td>  { <var>11930</var> <i>/* vmuluwm */</i>, PPC::VMULUWM, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7345">7345</th><td>  { <var>11938</var> <i>/* vnand */</i>, PPC::VNAND, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7346">7346</th><td>  { <var>11944</var> <i>/* vncipher */</i>, PPC::VNCIPHER, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7347">7347</th><td>  { <var>11953</var> <i>/* vncipherlast */</i>, PPC::VNCIPHERLAST, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7348">7348</th><td>  { <var>11966</var> <i>/* vnegd */</i>, PPC::VNEGD, Convert__RegVRRC1_0__RegVRRC1_1, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7349">7349</th><td>  { <var>11972</var> <i>/* vnegw */</i>, PPC::VNEGW, Convert__RegVRRC1_0__RegVRRC1_1, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7350">7350</th><td>  { <var>11978</var> <i>/* vnmsubfp */</i>, PPC::VNMSUBFP, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2__RegVRRC1_3, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7351">7351</th><td>  { <var>11987</var> <i>/* vnor */</i>, PPC::VNOR, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7352">7352</th><td>  { <var>11992</var> <i>/* vnot */</i>, PPC::VNOR, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_1, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7353">7353</th><td>  { <var>11997</var> <i>/* vor */</i>, PPC::VOR, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7354">7354</th><td>  { <var>12001</var> <i>/* vorc */</i>, PPC::VORC, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7355">7355</th><td>  { <var>12006</var> <i>/* vpdepd */</i>, PPC::VPDEPD, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7356">7356</th><td>  { <var>12013</var> <i>/* vperm */</i>, PPC::VPERM, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2__RegVRRC1_3, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7357">7357</th><td>  { <var>12019</var> <i>/* vpermr */</i>, PPC::VPERMR, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2__RegVRRC1_3, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7358">7358</th><td>  { <var>12026</var> <i>/* vpermxor */</i>, PPC::VPERMXOR, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2__RegVRRC1_3, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7359">7359</th><td>  { <var>12035</var> <i>/* vpextd */</i>, PPC::VPEXTD, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7360">7360</th><td>  { <var>12042</var> <i>/* vpkpx */</i>, PPC::VPKPX, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7361">7361</th><td>  { <var>12048</var> <i>/* vpksdss */</i>, PPC::VPKSDSS, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7362">7362</th><td>  { <var>12056</var> <i>/* vpksdus */</i>, PPC::VPKSDUS, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7363">7363</th><td>  { <var>12064</var> <i>/* vpkshss */</i>, PPC::VPKSHSS, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7364">7364</th><td>  { <var>12072</var> <i>/* vpkshus */</i>, PPC::VPKSHUS, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7365">7365</th><td>  { <var>12080</var> <i>/* vpkswss */</i>, PPC::VPKSWSS, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7366">7366</th><td>  { <var>12088</var> <i>/* vpkswus */</i>, PPC::VPKSWUS, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7367">7367</th><td>  { <var>12096</var> <i>/* vpkudum */</i>, PPC::VPKUDUM, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7368">7368</th><td>  { <var>12104</var> <i>/* vpkudus */</i>, PPC::VPKUDUS, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7369">7369</th><td>  { <var>12112</var> <i>/* vpkuhum */</i>, PPC::VPKUHUM, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7370">7370</th><td>  { <var>12120</var> <i>/* vpkuhus */</i>, PPC::VPKUHUS, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7371">7371</th><td>  { <var>12128</var> <i>/* vpkuwum */</i>, PPC::VPKUWUM, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7372">7372</th><td>  { <var>12136</var> <i>/* vpkuwus */</i>, PPC::VPKUWUS, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7373">7373</th><td>  { <var>12144</var> <i>/* vpmsumb */</i>, PPC::VPMSUMB, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7374">7374</th><td>  { <var>12152</var> <i>/* vpmsumd */</i>, PPC::VPMSUMD, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7375">7375</th><td>  { <var>12160</var> <i>/* vpmsumh */</i>, PPC::VPMSUMH, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7376">7376</th><td>  { <var>12168</var> <i>/* vpmsumw */</i>, PPC::VPMSUMW, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7377">7377</th><td>  { <var>12176</var> <i>/* vpopcntb */</i>, PPC::VPOPCNTB, Convert__RegVRRC1_0__RegVRRC1_1, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7378">7378</th><td>  { <var>12185</var> <i>/* vpopcntd */</i>, PPC::VPOPCNTD, Convert__RegVRRC1_0__RegVRRC1_1, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7379">7379</th><td>  { <var>12194</var> <i>/* vpopcnth */</i>, PPC::VPOPCNTH, Convert__RegVRRC1_0__RegVRRC1_1, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7380">7380</th><td>  { <var>12203</var> <i>/* vpopcntw */</i>, PPC::VPOPCNTW, Convert__RegVRRC1_0__RegVRRC1_1, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7381">7381</th><td>  { <var>12212</var> <i>/* vprtybd */</i>, PPC::VPRTYBD, Convert__RegVRRC1_0__RegVRRC1_1, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7382">7382</th><td>  { <var>12220</var> <i>/* vprtybq */</i>, PPC::VPRTYBQ, Convert__RegVRRC1_0__RegVRRC1_1, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7383">7383</th><td>  { <var>12228</var> <i>/* vprtybw */</i>, PPC::VPRTYBW, Convert__RegVRRC1_0__RegVRRC1_1, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7384">7384</th><td>  { <var>12236</var> <i>/* vrefp */</i>, PPC::VREFP, Convert__RegVRRC1_0__RegVRRC1_1, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7385">7385</th><td>  { <var>12242</var> <i>/* vrfim */</i>, PPC::VRFIM, Convert__RegVRRC1_0__RegVRRC1_1, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7386">7386</th><td>  { <var>12248</var> <i>/* vrfin */</i>, PPC::VRFIN, Convert__RegVRRC1_0__RegVRRC1_1, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7387">7387</th><td>  { <var>12254</var> <i>/* vrfip */</i>, PPC::VRFIP, Convert__RegVRRC1_0__RegVRRC1_1, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7388">7388</th><td>  { <var>12260</var> <i>/* vrfiz */</i>, PPC::VRFIZ, Convert__RegVRRC1_0__RegVRRC1_1, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7389">7389</th><td>  { <var>12266</var> <i>/* vrlb */</i>, PPC::VRLB, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7390">7390</th><td>  { <var>12271</var> <i>/* vrld */</i>, PPC::VRLD, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7391">7391</th><td>  { <var>12276</var> <i>/* vrldmi */</i>, PPC::VRLDMI, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2__Tie0_1_1, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7392">7392</th><td>  { <var>12283</var> <i>/* vrldnm */</i>, PPC::VRLDNM, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7393">7393</th><td>  { <var>12290</var> <i>/* vrlh */</i>, PPC::VRLH, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7394">7394</th><td>  { <var>12295</var> <i>/* vrlq */</i>, PPC::VRLQ, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7395">7395</th><td>  { <var>12300</var> <i>/* vrlqmi */</i>, PPC::VRLQMI, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2__Tie0_1_1, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7396">7396</th><td>  { <var>12307</var> <i>/* vrlqnm */</i>, PPC::VRLQNM, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7397">7397</th><td>  { <var>12314</var> <i>/* vrlw */</i>, PPC::VRLW, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7398">7398</th><td>  { <var>12319</var> <i>/* vrlwmi */</i>, PPC::VRLWMI, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2__Tie0_1_1, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7399">7399</th><td>  { <var>12326</var> <i>/* vrlwnm */</i>, PPC::VRLWNM, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7400">7400</th><td>  { <var>12333</var> <i>/* vrsqrtefp */</i>, PPC::VRSQRTEFP, Convert__RegVRRC1_0__RegVRRC1_1, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7401">7401</th><td>  { <var>12343</var> <i>/* vsbox */</i>, PPC::VSBOX, Convert__RegVRRC1_0__RegVRRC1_1, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7402">7402</th><td>  { <var>12349</var> <i>/* vsel */</i>, PPC::VSEL, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2__RegVRRC1_3, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7403">7403</th><td>  { <var>12354</var> <i>/* vshasigmad */</i>, PPC::VSHASIGMAD, Convert__RegVRRC1_0__RegVRRC1_1__U1Imm1_2__U4Imm1_3, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_U1Imm, MCK_U4Imm }, },</td></tr>
<tr><th id="7404">7404</th><td>  { <var>12365</var> <i>/* vshasigmaw */</i>, PPC::VSHASIGMAW, Convert__RegVRRC1_0__RegVRRC1_1__U1Imm1_2__U4Imm1_3, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_U1Imm, MCK_U4Imm }, },</td></tr>
<tr><th id="7405">7405</th><td>  { <var>12376</var> <i>/* vsl */</i>, PPC::VSL, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7406">7406</th><td>  { <var>12380</var> <i>/* vslb */</i>, PPC::VSLB, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7407">7407</th><td>  { <var>12385</var> <i>/* vsld */</i>, PPC::VSLD, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7408">7408</th><td>  { <var>12390</var> <i>/* vsldbi */</i>, PPC::VSLDBI, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2__U3Imm1_3, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC, MCK_U3Imm }, },</td></tr>
<tr><th id="7409">7409</th><td>  { <var>12397</var> <i>/* vsldoi */</i>, PPC::VSLDOI, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2__U4Imm1_3, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC, MCK_U4Imm }, },</td></tr>
<tr><th id="7410">7410</th><td>  { <var>12404</var> <i>/* vslh */</i>, PPC::VSLH, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7411">7411</th><td>  { <var>12409</var> <i>/* vslo */</i>, PPC::VSLO, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7412">7412</th><td>  { <var>12414</var> <i>/* vslq */</i>, PPC::VSLQ, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7413">7413</th><td>  { <var>12419</var> <i>/* vslv */</i>, PPC::VSLV, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7414">7414</th><td>  { <var>12424</var> <i>/* vslw */</i>, PPC::VSLW, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7415">7415</th><td>  { <var>12429</var> <i>/* vspltb */</i>, PPC::VSPLTB, Convert__RegVRRC1_0__U5Imm1_2__RegVRRC1_1, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_U5Imm }, },</td></tr>
<tr><th id="7416">7416</th><td>  { <var>12436</var> <i>/* vsplth */</i>, PPC::VSPLTH, Convert__RegVRRC1_0__U5Imm1_2__RegVRRC1_1, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_U5Imm }, },</td></tr>
<tr><th id="7417">7417</th><td>  { <var>12443</var> <i>/* vspltisb */</i>, PPC::VSPLTISB, Convert__RegVRRC1_0__S5Imm1_1, AMFBS_None, { MCK_RegVRRC, MCK_S5Imm }, },</td></tr>
<tr><th id="7418">7418</th><td>  { <var>12452</var> <i>/* vspltish */</i>, PPC::VSPLTISH, Convert__RegVRRC1_0__S5Imm1_1, AMFBS_None, { MCK_RegVRRC, MCK_S5Imm }, },</td></tr>
<tr><th id="7419">7419</th><td>  { <var>12461</var> <i>/* vspltisw */</i>, PPC::VSPLTISW, Convert__RegVRRC1_0__S5Imm1_1, AMFBS_None, { MCK_RegVRRC, MCK_S5Imm }, },</td></tr>
<tr><th id="7420">7420</th><td>  { <var>12470</var> <i>/* vspltw */</i>, PPC::VSPLTW, Convert__RegVRRC1_0__U5Imm1_2__RegVRRC1_1, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_U5Imm }, },</td></tr>
<tr><th id="7421">7421</th><td>  { <var>12477</var> <i>/* vsr */</i>, PPC::VSR, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7422">7422</th><td>  { <var>12481</var> <i>/* vsrab */</i>, PPC::VSRAB, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7423">7423</th><td>  { <var>12487</var> <i>/* vsrad */</i>, PPC::VSRAD, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7424">7424</th><td>  { <var>12493</var> <i>/* vsrah */</i>, PPC::VSRAH, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7425">7425</th><td>  { <var>12499</var> <i>/* vsraq */</i>, PPC::VSRAQ, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7426">7426</th><td>  { <var>12505</var> <i>/* vsraw */</i>, PPC::VSRAW, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7427">7427</th><td>  { <var>12511</var> <i>/* vsrb */</i>, PPC::VSRB, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7428">7428</th><td>  { <var>12516</var> <i>/* vsrd */</i>, PPC::VSRD, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7429">7429</th><td>  { <var>12521</var> <i>/* vsrdbi */</i>, PPC::VSRDBI, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2__U3Imm1_3, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC, MCK_U3Imm }, },</td></tr>
<tr><th id="7430">7430</th><td>  { <var>12528</var> <i>/* vsrh */</i>, PPC::VSRH, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7431">7431</th><td>  { <var>12533</var> <i>/* vsro */</i>, PPC::VSRO, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7432">7432</th><td>  { <var>12538</var> <i>/* vsrq */</i>, PPC::VSRQ, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7433">7433</th><td>  { <var>12543</var> <i>/* vsrv */</i>, PPC::VSRV, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7434">7434</th><td>  { <var>12548</var> <i>/* vsrw */</i>, PPC::VSRW, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7435">7435</th><td>  { <var>12553</var> <i>/* vstribl */</i>, PPC::VSTRIBL, Convert__RegVRRC1_0__RegVRRC1_1, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7436">7436</th><td>  { <var>12553</var> <i>/* vstribl */</i>, PPC::VSTRIBL_rec, Convert__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK__DOT_, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7437">7437</th><td>  { <var>12561</var> <i>/* vstribr */</i>, PPC::VSTRIBR, Convert__RegVRRC1_0__RegVRRC1_1, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7438">7438</th><td>  { <var>12561</var> <i>/* vstribr */</i>, PPC::VSTRIBR_rec, Convert__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK__DOT_, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7439">7439</th><td>  { <var>12569</var> <i>/* vstrihl */</i>, PPC::VSTRIHL, Convert__RegVRRC1_0__RegVRRC1_1, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7440">7440</th><td>  { <var>12569</var> <i>/* vstrihl */</i>, PPC::VSTRIHL_rec, Convert__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK__DOT_, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7441">7441</th><td>  { <var>12577</var> <i>/* vstrihr */</i>, PPC::VSTRIHR, Convert__RegVRRC1_0__RegVRRC1_1, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7442">7442</th><td>  { <var>12577</var> <i>/* vstrihr */</i>, PPC::VSTRIHR_rec, Convert__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK__DOT_, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7443">7443</th><td>  { <var>12585</var> <i>/* vsubcuq */</i>, PPC::VSUBCUQ, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7444">7444</th><td>  { <var>12593</var> <i>/* vsubcuw */</i>, PPC::VSUBCUW, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7445">7445</th><td>  { <var>12601</var> <i>/* vsubecuq */</i>, PPC::VSUBECUQ, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2__RegVRRC1_3, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7446">7446</th><td>  { <var>12610</var> <i>/* vsubeuqm */</i>, PPC::VSUBEUQM, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2__RegVRRC1_3, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7447">7447</th><td>  { <var>12619</var> <i>/* vsubfp */</i>, PPC::VSUBFP, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7448">7448</th><td>  { <var>12626</var> <i>/* vsubsbs */</i>, PPC::VSUBSBS, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7449">7449</th><td>  { <var>12634</var> <i>/* vsubshs */</i>, PPC::VSUBSHS, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7450">7450</th><td>  { <var>12642</var> <i>/* vsubsws */</i>, PPC::VSUBSWS, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7451">7451</th><td>  { <var>12650</var> <i>/* vsububm */</i>, PPC::VSUBUBM, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7452">7452</th><td>  { <var>12658</var> <i>/* vsububs */</i>, PPC::VSUBUBS, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7453">7453</th><td>  { <var>12666</var> <i>/* vsubudm */</i>, PPC::VSUBUDM, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7454">7454</th><td>  { <var>12674</var> <i>/* vsubuhm */</i>, PPC::VSUBUHM, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7455">7455</th><td>  { <var>12682</var> <i>/* vsubuhs */</i>, PPC::VSUBUHS, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7456">7456</th><td>  { <var>12690</var> <i>/* vsubuqm */</i>, PPC::VSUBUQM, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7457">7457</th><td>  { <var>12698</var> <i>/* vsubuwm */</i>, PPC::VSUBUWM, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7458">7458</th><td>  { <var>12706</var> <i>/* vsubuws */</i>, PPC::VSUBUWS, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7459">7459</th><td>  { <var>12714</var> <i>/* vsum2sws */</i>, PPC::VSUM2SWS, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7460">7460</th><td>  { <var>12723</var> <i>/* vsum4sbs */</i>, PPC::VSUM4SBS, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7461">7461</th><td>  { <var>12732</var> <i>/* vsum4shs */</i>, PPC::VSUM4SHS, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7462">7462</th><td>  { <var>12741</var> <i>/* vsum4ubs */</i>, PPC::VSUM4UBS, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7463">7463</th><td>  { <var>12750</var> <i>/* vsumsws */</i>, PPC::VSUMSWS, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7464">7464</th><td>  { <var>12758</var> <i>/* vupkhpx */</i>, PPC::VUPKHPX, Convert__RegVRRC1_0__RegVRRC1_1, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7465">7465</th><td>  { <var>12766</var> <i>/* vupkhsb */</i>, PPC::VUPKHSB, Convert__RegVRRC1_0__RegVRRC1_1, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7466">7466</th><td>  { <var>12774</var> <i>/* vupkhsh */</i>, PPC::VUPKHSH, Convert__RegVRRC1_0__RegVRRC1_1, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7467">7467</th><td>  { <var>12782</var> <i>/* vupkhsw */</i>, PPC::VUPKHSW, Convert__RegVRRC1_0__RegVRRC1_1, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7468">7468</th><td>  { <var>12790</var> <i>/* vupklpx */</i>, PPC::VUPKLPX, Convert__RegVRRC1_0__RegVRRC1_1, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7469">7469</th><td>  { <var>12798</var> <i>/* vupklsb */</i>, PPC::VUPKLSB, Convert__RegVRRC1_0__RegVRRC1_1, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7470">7470</th><td>  { <var>12806</var> <i>/* vupklsh */</i>, PPC::VUPKLSH, Convert__RegVRRC1_0__RegVRRC1_1, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7471">7471</th><td>  { <var>12814</var> <i>/* vupklsw */</i>, PPC::VUPKLSW, Convert__RegVRRC1_0__RegVRRC1_1, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7472">7472</th><td>  { <var>12822</var> <i>/* vxor */</i>, PPC::VXOR, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7473">7473</th><td>  { <var>12827</var> <i>/* wait */</i>, PPC::WAIT, Convert__imm_95_0, AMFBS_None, {  }, },</td></tr>
<tr><th id="7474">7474</th><td>  { <var>12827</var> <i>/* wait */</i>, PPC::WAIT, Convert__U2Imm1_0, AMFBS_None, { MCK_U2Imm }, },</td></tr>
<tr><th id="7475">7475</th><td>  { <var>12832</var> <i>/* waitimpl */</i>, PPC::WAIT, Convert__imm_95_2, AMFBS_None, {  }, },</td></tr>
<tr><th id="7476">7476</th><td>  { <var>12841</var> <i>/* waitrsv */</i>, PPC::WAIT, Convert__imm_95_1, AMFBS_None, {  }, },</td></tr>
<tr><th id="7477">7477</th><td>  { <var>12849</var> <i>/* wrtee */</i>, PPC::WRTEE, Convert__RegGPRC1_0, AMFBS_None, { MCK_RegGPRC }, },</td></tr>
<tr><th id="7478">7478</th><td>  { <var>12855</var> <i>/* wrteei */</i>, PPC::WRTEEI, Convert__Imm1_0, AMFBS_None, { MCK_Imm }, },</td></tr>
<tr><th id="7479">7479</th><td>  { <var>12862</var> <i>/* xnop */</i>, PPC::XORI8, Convert__regX0__regX0__imm_95_0, AMFBS_None, {  }, },</td></tr>
<tr><th id="7480">7480</th><td>  { <var>12862</var> <i>/* xnop */</i>, PPC::XORI, Convert__regR0__regR0__imm_95_0, AMFBS_None, {  }, },</td></tr>
<tr><th id="7481">7481</th><td>  { <var>12867</var> <i>/* xor */</i>, PPC::XOR, Convert__RegGPRC1_0__RegGPRC1_1__RegGPRC1_2, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="7482">7482</th><td>  { <var>12867</var> <i>/* xor */</i>, PPC::XOR_rec, Convert__RegGPRC1_1__RegGPRC1_2__RegGPRC1_3, AMFBS_None, { MCK__DOT_, MCK_RegGPRC, MCK_RegGPRC, MCK_RegGPRC }, },</td></tr>
<tr><th id="7483">7483</th><td>  { <var>12871</var> <i>/* xori */</i>, PPC::XORI, Convert__RegGPRC1_0__RegGPRC1_1__U16Imm1_2, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC, MCK_U16Imm }, },</td></tr>
<tr><th id="7484">7484</th><td>  { <var>12876</var> <i>/* xoris */</i>, PPC::XORIS, Convert__RegGPRC1_0__RegGPRC1_1__U16Imm1_2, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC, MCK_U16Imm }, },</td></tr>
<tr><th id="7485">7485</th><td>  { <var>12882</var> <i>/* xsabsdp */</i>, PPC::XSABSDP, Convert__RegVSFRC1_0__RegVSFRC1_1, AMFBS_None, { MCK_RegVSFRC, MCK_RegVSFRC }, },</td></tr>
<tr><th id="7486">7486</th><td>  { <var>12890</var> <i>/* xsabsqp */</i>, PPC::XSABSQP, Convert__RegVRRC1_0__RegVRRC1_1, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7487">7487</th><td>  { <var>12898</var> <i>/* xsadddp */</i>, PPC::XSADDDP, Convert__RegVSFRC1_0__RegVSFRC1_1__RegVSFRC1_2, AMFBS_None, { MCK_RegVSFRC, MCK_RegVSFRC, MCK_RegVSFRC }, },</td></tr>
<tr><th id="7488">7488</th><td>  { <var>12906</var> <i>/* xsaddqp */</i>, PPC::XSADDQP, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7489">7489</th><td>  { <var>12914</var> <i>/* xsaddqpo */</i>, PPC::XSADDQPO, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7490">7490</th><td>  { <var>12923</var> <i>/* xsaddsp */</i>, PPC::XSADDSP, Convert__RegVSSRC1_0__RegVSSRC1_1__RegVSSRC1_2, AMFBS_None, { MCK_RegVSSRC, MCK_RegVSSRC, MCK_RegVSSRC }, },</td></tr>
<tr><th id="7491">7491</th><td>  { <var>12931</var> <i>/* xscmpeqdp */</i>, PPC::XSCMPEQDP, Convert__RegVSRC1_0__RegVSFRC1_1__RegVSFRC1_2, AMFBS_None, { MCK_RegVSRC, MCK_RegVSFRC, MCK_RegVSFRC }, },</td></tr>
<tr><th id="7492">7492</th><td>  { <var>12941</var> <i>/* xscmpexpdp */</i>, PPC::XSCMPEXPDP, Convert__RegCRRC1_0__RegVSFRC1_1__RegVSFRC1_2, AMFBS_None, { MCK_RegCRRC, MCK_RegVSFRC, MCK_RegVSFRC }, },</td></tr>
<tr><th id="7493">7493</th><td>  { <var>12952</var> <i>/* xscmpexpqp */</i>, PPC::XSCMPEXPQP, Convert__RegCRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegCRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7494">7494</th><td>  { <var>12963</var> <i>/* xscmpgedp */</i>, PPC::XSCMPGEDP, Convert__RegVSRC1_0__RegVSFRC1_1__RegVSFRC1_2, AMFBS_None, { MCK_RegVSRC, MCK_RegVSFRC, MCK_RegVSFRC }, },</td></tr>
<tr><th id="7495">7495</th><td>  { <var>12973</var> <i>/* xscmpgtdp */</i>, PPC::XSCMPGTDP, Convert__RegVSRC1_0__RegVSFRC1_1__RegVSFRC1_2, AMFBS_None, { MCK_RegVSRC, MCK_RegVSFRC, MCK_RegVSFRC }, },</td></tr>
<tr><th id="7496">7496</th><td>  { <var>12983</var> <i>/* xscmpodp */</i>, PPC::XSCMPODP, Convert__RegCRRC1_0__RegVSFRC1_1__RegVSFRC1_2, AMFBS_None, { MCK_RegCRRC, MCK_RegVSFRC, MCK_RegVSFRC }, },</td></tr>
<tr><th id="7497">7497</th><td>  { <var>12992</var> <i>/* xscmpoqp */</i>, PPC::XSCMPOQP, Convert__RegCRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegCRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7498">7498</th><td>  { <var>13001</var> <i>/* xscmpudp */</i>, PPC::XSCMPUDP, Convert__RegCRRC1_0__RegVSFRC1_1__RegVSFRC1_2, AMFBS_None, { MCK_RegCRRC, MCK_RegVSFRC, MCK_RegVSFRC }, },</td></tr>
<tr><th id="7499">7499</th><td>  { <var>13010</var> <i>/* xscmpuqp */</i>, PPC::XSCMPUQP, Convert__RegCRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegCRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7500">7500</th><td>  { <var>13019</var> <i>/* xscpsgndp */</i>, PPC::XSCPSGNDP, Convert__RegVSFRC1_0__RegVSFRC1_1__RegVSFRC1_2, AMFBS_None, { MCK_RegVSFRC, MCK_RegVSFRC, MCK_RegVSFRC }, },</td></tr>
<tr><th id="7501">7501</th><td>  { <var>13029</var> <i>/* xscpsgnqp */</i>, PPC::XSCPSGNQP, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7502">7502</th><td>  { <var>13039</var> <i>/* xscvdphp */</i>, PPC::XSCVDPHP, Convert__RegVSFRC1_0__RegVSFRC1_1, AMFBS_None, { MCK_RegVSFRC, MCK_RegVSFRC }, },</td></tr>
<tr><th id="7503">7503</th><td>  { <var>13048</var> <i>/* xscvdpqp */</i>, PPC::XSCVDPQP, Convert__RegVRRC1_0__RegVFRC1_1, AMFBS_None, { MCK_RegVRRC, MCK_RegVFRC }, },</td></tr>
<tr><th id="7504">7504</th><td>  { <var>13057</var> <i>/* xscvdpsp */</i>, PPC::XSCVDPSP, Convert__RegVSFRC1_0__RegVSFRC1_1, AMFBS_None, { MCK_RegVSFRC, MCK_RegVSFRC }, },</td></tr>
<tr><th id="7505">7505</th><td>  { <var>13066</var> <i>/* xscvdpspn */</i>, PPC::XSCVDPSPN, Convert__RegVSRC1_0__RegVSSRC1_1, AMFBS_None, { MCK_RegVSRC, MCK_RegVSSRC }, },</td></tr>
<tr><th id="7506">7506</th><td>  { <var>13076</var> <i>/* xscvdpsxds */</i>, PPC::XSCVDPSXDS, Convert__RegVSFRC1_0__RegVSFRC1_1, AMFBS_None, { MCK_RegVSFRC, MCK_RegVSFRC }, },</td></tr>
<tr><th id="7507">7507</th><td>  { <var>13087</var> <i>/* xscvdpsxws */</i>, PPC::XSCVDPSXWS, Convert__RegVSFRC1_0__RegVSFRC1_1, AMFBS_None, { MCK_RegVSFRC, MCK_RegVSFRC }, },</td></tr>
<tr><th id="7508">7508</th><td>  { <var>13098</var> <i>/* xscvdpuxds */</i>, PPC::XSCVDPUXDS, Convert__RegVSFRC1_0__RegVSFRC1_1, AMFBS_None, { MCK_RegVSFRC, MCK_RegVSFRC }, },</td></tr>
<tr><th id="7509">7509</th><td>  { <var>13109</var> <i>/* xscvdpuxws */</i>, PPC::XSCVDPUXWS, Convert__RegVSFRC1_0__RegVSFRC1_1, AMFBS_None, { MCK_RegVSFRC, MCK_RegVSFRC }, },</td></tr>
<tr><th id="7510">7510</th><td>  { <var>13120</var> <i>/* xscvhpdp */</i>, PPC::XSCVHPDP, Convert__RegVSFRC1_0__RegVSFRC1_1, AMFBS_None, { MCK_RegVSFRC, MCK_RegVSFRC }, },</td></tr>
<tr><th id="7511">7511</th><td>  { <var>13129</var> <i>/* xscvqpdp */</i>, PPC::XSCVQPDP, Convert__RegVFRC1_0__RegVRRC1_1, AMFBS_None, { MCK_RegVFRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7512">7512</th><td>  { <var>13138</var> <i>/* xscvqpdpo */</i>, PPC::XSCVQPDPO, Convert__RegVFRC1_0__RegVRRC1_1, AMFBS_None, { MCK_RegVFRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7513">7513</th><td>  { <var>13148</var> <i>/* xscvqpsdz */</i>, PPC::XSCVQPSDZ, Convert__RegVRRC1_0__RegVRRC1_1, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7514">7514</th><td>  { <var>13158</var> <i>/* xscvqpsqz */</i>, PPC::XSCVQPSQZ, Convert__RegVRRC1_0__RegVRRC1_1, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7515">7515</th><td>  { <var>13168</var> <i>/* xscvqpswz */</i>, PPC::XSCVQPSWZ, Convert__RegVRRC1_0__RegVRRC1_1, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7516">7516</th><td>  { <var>13178</var> <i>/* xscvqpudz */</i>, PPC::XSCVQPUDZ, Convert__RegVRRC1_0__RegVRRC1_1, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7517">7517</th><td>  { <var>13188</var> <i>/* xscvqpuqz */</i>, PPC::XSCVQPUQZ, Convert__RegVRRC1_0__RegVRRC1_1, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7518">7518</th><td>  { <var>13198</var> <i>/* xscvqpuwz */</i>, PPC::XSCVQPUWZ, Convert__RegVRRC1_0__RegVRRC1_1, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7519">7519</th><td>  { <var>13208</var> <i>/* xscvsdqp */</i>, PPC::XSCVSDQP, Convert__RegVRRC1_0__RegVFRC1_1, AMFBS_None, { MCK_RegVRRC, MCK_RegVFRC }, },</td></tr>
<tr><th id="7520">7520</th><td>  { <var>13217</var> <i>/* xscvspdp */</i>, PPC::XSCVSPDP, Convert__RegVSFRC1_0__RegVSFRC1_1, AMFBS_None, { MCK_RegVSFRC, MCK_RegVSFRC }, },</td></tr>
<tr><th id="7521">7521</th><td>  { <var>13226</var> <i>/* xscvspdpn */</i>, PPC::XSCVSPDPN, Convert__RegVSSRC1_0__RegVSRC1_1, AMFBS_None, { MCK_RegVSSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7522">7522</th><td>  { <var>13236</var> <i>/* xscvsqqp */</i>, PPC::XSCVSQQP, Convert__RegVRRC1_0__RegVRRC1_1, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7523">7523</th><td>  { <var>13245</var> <i>/* xscvsxddp */</i>, PPC::XSCVSXDDP, Convert__RegVSFRC1_0__RegVSFRC1_1, AMFBS_None, { MCK_RegVSFRC, MCK_RegVSFRC }, },</td></tr>
<tr><th id="7524">7524</th><td>  { <var>13255</var> <i>/* xscvsxdsp */</i>, PPC::XSCVSXDSP, Convert__RegVSSRC1_0__RegVSFRC1_1, AMFBS_None, { MCK_RegVSSRC, MCK_RegVSFRC }, },</td></tr>
<tr><th id="7525">7525</th><td>  { <var>13265</var> <i>/* xscvudqp */</i>, PPC::XSCVUDQP, Convert__RegVRRC1_0__RegVFRC1_1, AMFBS_None, { MCK_RegVRRC, MCK_RegVFRC }, },</td></tr>
<tr><th id="7526">7526</th><td>  { <var>13274</var> <i>/* xscvuqqp */</i>, PPC::XSCVUQQP, Convert__RegVRRC1_0__RegVRRC1_1, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7527">7527</th><td>  { <var>13283</var> <i>/* xscvuxddp */</i>, PPC::XSCVUXDDP, Convert__RegVSFRC1_0__RegVSFRC1_1, AMFBS_None, { MCK_RegVSFRC, MCK_RegVSFRC }, },</td></tr>
<tr><th id="7528">7528</th><td>  { <var>13293</var> <i>/* xscvuxdsp */</i>, PPC::XSCVUXDSP, Convert__RegVSSRC1_0__RegVSFRC1_1, AMFBS_None, { MCK_RegVSSRC, MCK_RegVSFRC }, },</td></tr>
<tr><th id="7529">7529</th><td>  { <var>13303</var> <i>/* xsdivdp */</i>, PPC::XSDIVDP, Convert__RegVSFRC1_0__RegVSFRC1_1__RegVSFRC1_2, AMFBS_None, { MCK_RegVSFRC, MCK_RegVSFRC, MCK_RegVSFRC }, },</td></tr>
<tr><th id="7530">7530</th><td>  { <var>13311</var> <i>/* xsdivqp */</i>, PPC::XSDIVQP, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7531">7531</th><td>  { <var>13319</var> <i>/* xsdivqpo */</i>, PPC::XSDIVQPO, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7532">7532</th><td>  { <var>13328</var> <i>/* xsdivsp */</i>, PPC::XSDIVSP, Convert__RegVSSRC1_0__RegVSSRC1_1__RegVSSRC1_2, AMFBS_None, { MCK_RegVSSRC, MCK_RegVSSRC, MCK_RegVSSRC }, },</td></tr>
<tr><th id="7533">7533</th><td>  { <var>13336</var> <i>/* xsiexpdp */</i>, PPC::XSIEXPDP, Convert__RegVSRC1_0__RegG8RC1_1__RegG8RC1_2, AMFBS_None, { MCK_RegVSRC, MCK_RegG8RC, MCK_RegG8RC }, },</td></tr>
<tr><th id="7534">7534</th><td>  { <var>13345</var> <i>/* xsiexpqp */</i>, PPC::XSIEXPQP, Convert__RegVRRC1_0__RegVRRC1_1__RegVSFRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVSFRC }, },</td></tr>
<tr><th id="7535">7535</th><td>  { <var>13354</var> <i>/* xsmaddadp */</i>, PPC::XSMADDADP, Convert__RegVSFRC1_0__Tie0_1_1__RegVSFRC1_1__RegVSFRC1_2, AMFBS_None, { MCK_RegVSFRC, MCK_RegVSFRC, MCK_RegVSFRC }, },</td></tr>
<tr><th id="7536">7536</th><td>  { <var>13364</var> <i>/* xsmaddasp */</i>, PPC::XSMADDASP, Convert__RegVSSRC1_0__Tie0_1_1__RegVSSRC1_1__RegVSSRC1_2, AMFBS_None, { MCK_RegVSSRC, MCK_RegVSSRC, MCK_RegVSSRC }, },</td></tr>
<tr><th id="7537">7537</th><td>  { <var>13374</var> <i>/* xsmaddmdp */</i>, PPC::XSMADDMDP, Convert__RegVSFRC1_0__Tie0_1_1__RegVSFRC1_1__RegVSFRC1_2, AMFBS_None, { MCK_RegVSFRC, MCK_RegVSFRC, MCK_RegVSFRC }, },</td></tr>
<tr><th id="7538">7538</th><td>  { <var>13384</var> <i>/* xsmaddmsp */</i>, PPC::XSMADDMSP, Convert__RegVSSRC1_0__Tie0_1_1__RegVSSRC1_1__RegVSSRC1_2, AMFBS_None, { MCK_RegVSSRC, MCK_RegVSSRC, MCK_RegVSSRC }, },</td></tr>
<tr><th id="7539">7539</th><td>  { <var>13394</var> <i>/* xsmaddqp */</i>, PPC::XSMADDQP, Convert__RegVRRC1_0__Tie0_1_1__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7540">7540</th><td>  { <var>13403</var> <i>/* xsmaddqpo */</i>, PPC::XSMADDQPO, Convert__RegVRRC1_0__Tie0_1_1__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7541">7541</th><td>  { <var>13413</var> <i>/* xsmaxcdp */</i>, PPC::XSMAXCDP, Convert__RegVSFRC1_0__RegVSFRC1_1__RegVSFRC1_2, AMFBS_None, { MCK_RegVSFRC, MCK_RegVSFRC, MCK_RegVSFRC }, },</td></tr>
<tr><th id="7542">7542</th><td>  { <var>13422</var> <i>/* xsmaxdp */</i>, PPC::XSMAXDP, Convert__RegVSFRC1_0__RegVSFRC1_1__RegVSFRC1_2, AMFBS_None, { MCK_RegVSFRC, MCK_RegVSFRC, MCK_RegVSFRC }, },</td></tr>
<tr><th id="7543">7543</th><td>  { <var>13430</var> <i>/* xsmaxjdp */</i>, PPC::XSMAXJDP, Convert__RegVSRC1_0__RegVSFRC1_1__RegVSFRC1_2, AMFBS_None, { MCK_RegVSRC, MCK_RegVSFRC, MCK_RegVSFRC }, },</td></tr>
<tr><th id="7544">7544</th><td>  { <var>13439</var> <i>/* xsmincdp */</i>, PPC::XSMINCDP, Convert__RegVSFRC1_0__RegVSFRC1_1__RegVSFRC1_2, AMFBS_None, { MCK_RegVSFRC, MCK_RegVSFRC, MCK_RegVSFRC }, },</td></tr>
<tr><th id="7545">7545</th><td>  { <var>13448</var> <i>/* xsmindp */</i>, PPC::XSMINDP, Convert__RegVSFRC1_0__RegVSFRC1_1__RegVSFRC1_2, AMFBS_None, { MCK_RegVSFRC, MCK_RegVSFRC, MCK_RegVSFRC }, },</td></tr>
<tr><th id="7546">7546</th><td>  { <var>13456</var> <i>/* xsminjdp */</i>, PPC::XSMINJDP, Convert__RegVSRC1_0__RegVSFRC1_1__RegVSFRC1_2, AMFBS_None, { MCK_RegVSRC, MCK_RegVSFRC, MCK_RegVSFRC }, },</td></tr>
<tr><th id="7547">7547</th><td>  { <var>13465</var> <i>/* xsmsubadp */</i>, PPC::XSMSUBADP, Convert__RegVSFRC1_0__Tie0_1_1__RegVSFRC1_1__RegVSFRC1_2, AMFBS_None, { MCK_RegVSFRC, MCK_RegVSFRC, MCK_RegVSFRC }, },</td></tr>
<tr><th id="7548">7548</th><td>  { <var>13475</var> <i>/* xsmsubasp */</i>, PPC::XSMSUBASP, Convert__RegVSSRC1_0__Tie0_1_1__RegVSSRC1_1__RegVSSRC1_2, AMFBS_None, { MCK_RegVSSRC, MCK_RegVSSRC, MCK_RegVSSRC }, },</td></tr>
<tr><th id="7549">7549</th><td>  { <var>13485</var> <i>/* xsmsubmdp */</i>, PPC::XSMSUBMDP, Convert__RegVSFRC1_0__Tie0_1_1__RegVSFRC1_1__RegVSFRC1_2, AMFBS_None, { MCK_RegVSFRC, MCK_RegVSFRC, MCK_RegVSFRC }, },</td></tr>
<tr><th id="7550">7550</th><td>  { <var>13495</var> <i>/* xsmsubmsp */</i>, PPC::XSMSUBMSP, Convert__RegVSSRC1_0__Tie0_1_1__RegVSSRC1_1__RegVSSRC1_2, AMFBS_None, { MCK_RegVSSRC, MCK_RegVSSRC, MCK_RegVSSRC }, },</td></tr>
<tr><th id="7551">7551</th><td>  { <var>13505</var> <i>/* xsmsubqp */</i>, PPC::XSMSUBQP, Convert__RegVRRC1_0__Tie0_1_1__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7552">7552</th><td>  { <var>13514</var> <i>/* xsmsubqpo */</i>, PPC::XSMSUBQPO, Convert__RegVRRC1_0__Tie0_1_1__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7553">7553</th><td>  { <var>13524</var> <i>/* xsmuldp */</i>, PPC::XSMULDP, Convert__RegVSFRC1_0__RegVSFRC1_1__RegVSFRC1_2, AMFBS_None, { MCK_RegVSFRC, MCK_RegVSFRC, MCK_RegVSFRC }, },</td></tr>
<tr><th id="7554">7554</th><td>  { <var>13532</var> <i>/* xsmulqp */</i>, PPC::XSMULQP, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7555">7555</th><td>  { <var>13540</var> <i>/* xsmulqpo */</i>, PPC::XSMULQPO, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7556">7556</th><td>  { <var>13549</var> <i>/* xsmulsp */</i>, PPC::XSMULSP, Convert__RegVSSRC1_0__RegVSSRC1_1__RegVSSRC1_2, AMFBS_None, { MCK_RegVSSRC, MCK_RegVSSRC, MCK_RegVSSRC }, },</td></tr>
<tr><th id="7557">7557</th><td>  { <var>13557</var> <i>/* xsnabsdp */</i>, PPC::XSNABSDP, Convert__RegVSFRC1_0__RegVSFRC1_1, AMFBS_None, { MCK_RegVSFRC, MCK_RegVSFRC }, },</td></tr>
<tr><th id="7558">7558</th><td>  { <var>13566</var> <i>/* xsnabsqp */</i>, PPC::XSNABSQP, Convert__RegVRRC1_0__RegVRRC1_1, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7559">7559</th><td>  { <var>13575</var> <i>/* xsnegdp */</i>, PPC::XSNEGDP, Convert__RegVSFRC1_0__RegVSFRC1_1, AMFBS_None, { MCK_RegVSFRC, MCK_RegVSFRC }, },</td></tr>
<tr><th id="7560">7560</th><td>  { <var>13583</var> <i>/* xsnegqp */</i>, PPC::XSNEGQP, Convert__RegVRRC1_0__RegVRRC1_1, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7561">7561</th><td>  { <var>13591</var> <i>/* xsnmaddadp */</i>, PPC::XSNMADDADP, Convert__RegVSFRC1_0__Tie0_1_1__RegVSFRC1_1__RegVSFRC1_2, AMFBS_None, { MCK_RegVSFRC, MCK_RegVSFRC, MCK_RegVSFRC }, },</td></tr>
<tr><th id="7562">7562</th><td>  { <var>13602</var> <i>/* xsnmaddasp */</i>, PPC::XSNMADDASP, Convert__RegVSSRC1_0__Tie0_1_1__RegVSSRC1_1__RegVSSRC1_2, AMFBS_None, { MCK_RegVSSRC, MCK_RegVSSRC, MCK_RegVSSRC }, },</td></tr>
<tr><th id="7563">7563</th><td>  { <var>13613</var> <i>/* xsnmaddmdp */</i>, PPC::XSNMADDMDP, Convert__RegVSFRC1_0__Tie0_1_1__RegVSFRC1_1__RegVSFRC1_2, AMFBS_None, { MCK_RegVSFRC, MCK_RegVSFRC, MCK_RegVSFRC }, },</td></tr>
<tr><th id="7564">7564</th><td>  { <var>13624</var> <i>/* xsnmaddmsp */</i>, PPC::XSNMADDMSP, Convert__RegVSSRC1_0__Tie0_1_1__RegVSSRC1_1__RegVSSRC1_2, AMFBS_None, { MCK_RegVSSRC, MCK_RegVSSRC, MCK_RegVSSRC }, },</td></tr>
<tr><th id="7565">7565</th><td>  { <var>13635</var> <i>/* xsnmaddqp */</i>, PPC::XSNMADDQP, Convert__RegVRRC1_0__Tie0_1_1__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7566">7566</th><td>  { <var>13645</var> <i>/* xsnmaddqpo */</i>, PPC::XSNMADDQPO, Convert__RegVRRC1_0__Tie0_1_1__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7567">7567</th><td>  { <var>13656</var> <i>/* xsnmsubadp */</i>, PPC::XSNMSUBADP, Convert__RegVSFRC1_0__Tie0_1_1__RegVSFRC1_1__RegVSFRC1_2, AMFBS_None, { MCK_RegVSFRC, MCK_RegVSFRC, MCK_RegVSFRC }, },</td></tr>
<tr><th id="7568">7568</th><td>  { <var>13667</var> <i>/* xsnmsubasp */</i>, PPC::XSNMSUBASP, Convert__RegVSSRC1_0__Tie0_1_1__RegVSSRC1_1__RegVSSRC1_2, AMFBS_None, { MCK_RegVSSRC, MCK_RegVSSRC, MCK_RegVSSRC }, },</td></tr>
<tr><th id="7569">7569</th><td>  { <var>13678</var> <i>/* xsnmsubmdp */</i>, PPC::XSNMSUBMDP, Convert__RegVSFRC1_0__Tie0_1_1__RegVSFRC1_1__RegVSFRC1_2, AMFBS_None, { MCK_RegVSFRC, MCK_RegVSFRC, MCK_RegVSFRC }, },</td></tr>
<tr><th id="7570">7570</th><td>  { <var>13689</var> <i>/* xsnmsubmsp */</i>, PPC::XSNMSUBMSP, Convert__RegVSSRC1_0__Tie0_1_1__RegVSSRC1_1__RegVSSRC1_2, AMFBS_None, { MCK_RegVSSRC, MCK_RegVSSRC, MCK_RegVSSRC }, },</td></tr>
<tr><th id="7571">7571</th><td>  { <var>13700</var> <i>/* xsnmsubqp */</i>, PPC::XSNMSUBQP, Convert__RegVRRC1_0__Tie0_1_1__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7572">7572</th><td>  { <var>13710</var> <i>/* xsnmsubqpo */</i>, PPC::XSNMSUBQPO, Convert__RegVRRC1_0__Tie0_1_1__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7573">7573</th><td>  { <var>13721</var> <i>/* xsrdpi */</i>, PPC::XSRDPI, Convert__RegVSFRC1_0__RegVSFRC1_1, AMFBS_None, { MCK_RegVSFRC, MCK_RegVSFRC }, },</td></tr>
<tr><th id="7574">7574</th><td>  { <var>13728</var> <i>/* xsrdpic */</i>, PPC::XSRDPIC, Convert__RegVSFRC1_0__RegVSFRC1_1, AMFBS_None, { MCK_RegVSFRC, MCK_RegVSFRC }, },</td></tr>
<tr><th id="7575">7575</th><td>  { <var>13736</var> <i>/* xsrdpim */</i>, PPC::XSRDPIM, Convert__RegVSFRC1_0__RegVSFRC1_1, AMFBS_None, { MCK_RegVSFRC, MCK_RegVSFRC }, },</td></tr>
<tr><th id="7576">7576</th><td>  { <var>13744</var> <i>/* xsrdpip */</i>, PPC::XSRDPIP, Convert__RegVSFRC1_0__RegVSFRC1_1, AMFBS_None, { MCK_RegVSFRC, MCK_RegVSFRC }, },</td></tr>
<tr><th id="7577">7577</th><td>  { <var>13752</var> <i>/* xsrdpiz */</i>, PPC::XSRDPIZ, Convert__RegVSFRC1_0__RegVSFRC1_1, AMFBS_None, { MCK_RegVSFRC, MCK_RegVSFRC }, },</td></tr>
<tr><th id="7578">7578</th><td>  { <var>13760</var> <i>/* xsredp */</i>, PPC::XSREDP, Convert__RegVSFRC1_0__RegVSFRC1_1, AMFBS_None, { MCK_RegVSFRC, MCK_RegVSFRC }, },</td></tr>
<tr><th id="7579">7579</th><td>  { <var>13767</var> <i>/* xsresp */</i>, PPC::XSRESP, Convert__RegVSSRC1_0__RegVSSRC1_1, AMFBS_None, { MCK_RegVSSRC, MCK_RegVSSRC }, },</td></tr>
<tr><th id="7580">7580</th><td>  { <var>13774</var> <i>/* xsrqpi */</i>, PPC::XSRQPI, Convert__RegVRRC1_1__U1Imm1_0__RegVRRC1_2__U2Imm1_3, AMFBS_None, { MCK_U1Imm, MCK_RegVRRC, MCK_RegVRRC, MCK_U2Imm }, },</td></tr>
<tr><th id="7581">7581</th><td>  { <var>13781</var> <i>/* xsrqpix */</i>, PPC::XSRQPIX, Convert__RegVRRC1_1__U1Imm1_0__RegVRRC1_2__U2Imm1_3, AMFBS_None, { MCK_U1Imm, MCK_RegVRRC, MCK_RegVRRC, MCK_U2Imm }, },</td></tr>
<tr><th id="7582">7582</th><td>  { <var>13789</var> <i>/* xsrqpxp */</i>, PPC::XSRQPXP, Convert__RegVRRC1_1__U1Imm1_0__RegVRRC1_2__U2Imm1_3, AMFBS_None, { MCK_U1Imm, MCK_RegVRRC, MCK_RegVRRC, MCK_U2Imm }, },</td></tr>
<tr><th id="7583">7583</th><td>  { <var>13797</var> <i>/* xsrsp */</i>, PPC::XSRSP, Convert__RegVSSRC1_0__RegVSFRC1_1, AMFBS_None, { MCK_RegVSSRC, MCK_RegVSFRC }, },</td></tr>
<tr><th id="7584">7584</th><td>  { <var>13803</var> <i>/* xsrsqrtedp */</i>, PPC::XSRSQRTEDP, Convert__RegVSFRC1_0__RegVSFRC1_1, AMFBS_None, { MCK_RegVSFRC, MCK_RegVSFRC }, },</td></tr>
<tr><th id="7585">7585</th><td>  { <var>13814</var> <i>/* xsrsqrtesp */</i>, PPC::XSRSQRTESP, Convert__RegVSSRC1_0__RegVSSRC1_1, AMFBS_None, { MCK_RegVSSRC, MCK_RegVSSRC }, },</td></tr>
<tr><th id="7586">7586</th><td>  { <var>13825</var> <i>/* xssqrtdp */</i>, PPC::XSSQRTDP, Convert__RegVSFRC1_0__RegVSFRC1_1, AMFBS_None, { MCK_RegVSFRC, MCK_RegVSFRC }, },</td></tr>
<tr><th id="7587">7587</th><td>  { <var>13834</var> <i>/* xssqrtqp */</i>, PPC::XSSQRTQP, Convert__RegVRRC1_0__RegVRRC1_1, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7588">7588</th><td>  { <var>13843</var> <i>/* xssqrtqpo */</i>, PPC::XSSQRTQPO, Convert__RegVRRC1_0__RegVRRC1_1, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7589">7589</th><td>  { <var>13853</var> <i>/* xssqrtsp */</i>, PPC::XSSQRTSP, Convert__RegVSSRC1_0__RegVSSRC1_1, AMFBS_None, { MCK_RegVSSRC, MCK_RegVSSRC }, },</td></tr>
<tr><th id="7590">7590</th><td>  { <var>13862</var> <i>/* xssubdp */</i>, PPC::XSSUBDP, Convert__RegVSFRC1_0__RegVSFRC1_1__RegVSFRC1_2, AMFBS_None, { MCK_RegVSFRC, MCK_RegVSFRC, MCK_RegVSFRC }, },</td></tr>
<tr><th id="7591">7591</th><td>  { <var>13870</var> <i>/* xssubqp */</i>, PPC::XSSUBQP, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7592">7592</th><td>  { <var>13878</var> <i>/* xssubqpo */</i>, PPC::XSSUBQPO, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7593">7593</th><td>  { <var>13887</var> <i>/* xssubsp */</i>, PPC::XSSUBSP, Convert__RegVSSRC1_0__RegVSSRC1_1__RegVSSRC1_2, AMFBS_None, { MCK_RegVSSRC, MCK_RegVSSRC, MCK_RegVSSRC }, },</td></tr>
<tr><th id="7594">7594</th><td>  { <var>13895</var> <i>/* xstdivdp */</i>, PPC::XSTDIVDP, Convert__RegCRRC1_0__RegVSFRC1_1__RegVSFRC1_2, AMFBS_None, { MCK_RegCRRC, MCK_RegVSFRC, MCK_RegVSFRC }, },</td></tr>
<tr><th id="7595">7595</th><td>  { <var>13904</var> <i>/* xstsqrtdp */</i>, PPC::XSTSQRTDP, Convert__RegCRRC1_0__RegVSFRC1_1, AMFBS_None, { MCK_RegCRRC, MCK_RegVSFRC }, },</td></tr>
<tr><th id="7596">7596</th><td>  { <var>13914</var> <i>/* xststdcdp */</i>, PPC::XSTSTDCDP, Convert__RegCRRC1_0__U7Imm1_2__RegVSFRC1_1, AMFBS_None, { MCK_RegCRRC, MCK_RegVSFRC, MCK_U7Imm }, },</td></tr>
<tr><th id="7597">7597</th><td>  { <var>13924</var> <i>/* xststdcqp */</i>, PPC::XSTSTDCQP, Convert__RegCRRC1_0__U7Imm1_2__RegVRRC1_1, AMFBS_None, { MCK_RegCRRC, MCK_RegVRRC, MCK_U7Imm }, },</td></tr>
<tr><th id="7598">7598</th><td>  { <var>13934</var> <i>/* xststdcsp */</i>, PPC::XSTSTDCSP, Convert__RegCRRC1_0__U7Imm1_2__RegVSFRC1_1, AMFBS_None, { MCK_RegCRRC, MCK_RegVSFRC, MCK_U7Imm }, },</td></tr>
<tr><th id="7599">7599</th><td>  { <var>13944</var> <i>/* xsxexpdp */</i>, PPC::XSXEXPDP, Convert__RegG8RC1_0__RegVSFRC1_1, AMFBS_None, { MCK_RegG8RC, MCK_RegVSFRC }, },</td></tr>
<tr><th id="7600">7600</th><td>  { <var>13953</var> <i>/* xsxexpqp */</i>, PPC::XSXEXPQP, Convert__RegVRRC1_0__RegVRRC1_1, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7601">7601</th><td>  { <var>13962</var> <i>/* xsxsigdp */</i>, PPC::XSXSIGDP, Convert__RegG8RC1_0__RegVSFRC1_1, AMFBS_None, { MCK_RegG8RC, MCK_RegVSFRC }, },</td></tr>
<tr><th id="7602">7602</th><td>  { <var>13971</var> <i>/* xsxsigqp */</i>, PPC::XSXSIGQP, Convert__RegVRRC1_0__RegVRRC1_1, AMFBS_None, { MCK_RegVRRC, MCK_RegVRRC }, },</td></tr>
<tr><th id="7603">7603</th><td>  { <var>13980</var> <i>/* xvabsdp */</i>, PPC::XVABSDP, Convert__RegVSRC1_0__RegVSRC1_1, AMFBS_None, { MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7604">7604</th><td>  { <var>13988</var> <i>/* xvabssp */</i>, PPC::XVABSSP, Convert__RegVSRC1_0__RegVSRC1_1, AMFBS_None, { MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7605">7605</th><td>  { <var>13996</var> <i>/* xvadddp */</i>, PPC::XVADDDP, Convert__RegVSRC1_0__RegVSRC1_1__RegVSRC1_2, AMFBS_None, { MCK_RegVSRC, MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7606">7606</th><td>  { <var>14004</var> <i>/* xvaddsp */</i>, PPC::XVADDSP, Convert__RegVSRC1_0__RegVSRC1_1__RegVSRC1_2, AMFBS_None, { MCK_RegVSRC, MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7607">7607</th><td>  { <var>14012</var> <i>/* xvbf16ger2 */</i>, PPC::XVBF16GER2, Convert__RegACCRC1_0__RegVSRC1_1__RegVSRC1_2, AMFBS_None, { MCK_RegACCRC, MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7608">7608</th><td>  { <var>14023</var> <i>/* xvbf16ger2nn */</i>, PPC::XVBF16GER2NN, Convert__RegACCRC1_0__Tie0_1_1__RegVSRC1_1__RegVSRC1_2, AMFBS_None, { MCK_RegACCRC, MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7609">7609</th><td>  { <var>14036</var> <i>/* xvbf16ger2np */</i>, PPC::XVBF16GER2NP, Convert__RegACCRC1_0__Tie0_1_1__RegVSRC1_1__RegVSRC1_2, AMFBS_None, { MCK_RegACCRC, MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7610">7610</th><td>  { <var>14049</var> <i>/* xvbf16ger2pn */</i>, PPC::XVBF16GER2PN, Convert__RegACCRC1_0__Tie0_1_1__RegVSRC1_1__RegVSRC1_2, AMFBS_None, { MCK_RegACCRC, MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7611">7611</th><td>  { <var>14062</var> <i>/* xvbf16ger2pp */</i>, PPC::XVBF16GER2PP, Convert__RegACCRC1_0__Tie0_1_1__RegVSRC1_1__RegVSRC1_2, AMFBS_None, { MCK_RegACCRC, MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7612">7612</th><td>  { <var>14075</var> <i>/* xvcmpeqdp */</i>, PPC::XVCMPEQDP, Convert__RegVSRC1_0__RegVSRC1_1__RegVSRC1_2, AMFBS_None, { MCK_RegVSRC, MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7613">7613</th><td>  { <var>14075</var> <i>/* xvcmpeqdp */</i>, PPC::XVCMPEQDP_rec, Convert__RegVSRC1_1__RegVSRC1_2__RegVSRC1_3, AMFBS_None, { MCK__DOT_, MCK_RegVSRC, MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7614">7614</th><td>  { <var>14085</var> <i>/* xvcmpeqsp */</i>, PPC::XVCMPEQSP, Convert__RegVSRC1_0__RegVSRC1_1__RegVSRC1_2, AMFBS_None, { MCK_RegVSRC, MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7615">7615</th><td>  { <var>14085</var> <i>/* xvcmpeqsp */</i>, PPC::XVCMPEQSP_rec, Convert__RegVSRC1_1__RegVSRC1_2__RegVSRC1_3, AMFBS_None, { MCK__DOT_, MCK_RegVSRC, MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7616">7616</th><td>  { <var>14095</var> <i>/* xvcmpgedp */</i>, PPC::XVCMPGEDP, Convert__RegVSRC1_0__RegVSRC1_1__RegVSRC1_2, AMFBS_None, { MCK_RegVSRC, MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7617">7617</th><td>  { <var>14095</var> <i>/* xvcmpgedp */</i>, PPC::XVCMPGEDP_rec, Convert__RegVSRC1_1__RegVSRC1_2__RegVSRC1_3, AMFBS_None, { MCK__DOT_, MCK_RegVSRC, MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7618">7618</th><td>  { <var>14105</var> <i>/* xvcmpgesp */</i>, PPC::XVCMPGESP, Convert__RegVSRC1_0__RegVSRC1_1__RegVSRC1_2, AMFBS_None, { MCK_RegVSRC, MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7619">7619</th><td>  { <var>14105</var> <i>/* xvcmpgesp */</i>, PPC::XVCMPGESP_rec, Convert__RegVSRC1_1__RegVSRC1_2__RegVSRC1_3, AMFBS_None, { MCK__DOT_, MCK_RegVSRC, MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7620">7620</th><td>  { <var>14115</var> <i>/* xvcmpgtdp */</i>, PPC::XVCMPGTDP, Convert__RegVSRC1_0__RegVSRC1_1__RegVSRC1_2, AMFBS_None, { MCK_RegVSRC, MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7621">7621</th><td>  { <var>14115</var> <i>/* xvcmpgtdp */</i>, PPC::XVCMPGTDP_rec, Convert__RegVSRC1_1__RegVSRC1_2__RegVSRC1_3, AMFBS_None, { MCK__DOT_, MCK_RegVSRC, MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7622">7622</th><td>  { <var>14125</var> <i>/* xvcmpgtsp */</i>, PPC::XVCMPGTSP, Convert__RegVSRC1_0__RegVSRC1_1__RegVSRC1_2, AMFBS_None, { MCK_RegVSRC, MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7623">7623</th><td>  { <var>14125</var> <i>/* xvcmpgtsp */</i>, PPC::XVCMPGTSP_rec, Convert__RegVSRC1_1__RegVSRC1_2__RegVSRC1_3, AMFBS_None, { MCK__DOT_, MCK_RegVSRC, MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7624">7624</th><td>  { <var>14135</var> <i>/* xvcpsgndp */</i>, PPC::XVCPSGNDP, Convert__RegVSRC1_0__RegVSRC1_1__RegVSRC1_2, AMFBS_None, { MCK_RegVSRC, MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7625">7625</th><td>  { <var>14145</var> <i>/* xvcpsgnsp */</i>, PPC::XVCPSGNSP, Convert__RegVSRC1_0__RegVSRC1_1__RegVSRC1_2, AMFBS_None, { MCK_RegVSRC, MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7626">7626</th><td>  { <var>14155</var> <i>/* xvcvbf16spn */</i>, PPC::XVCVBF16SPN, Convert__RegVSRC1_0__RegVSRC1_1, AMFBS_None, { MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7627">7627</th><td>  { <var>14167</var> <i>/* xvcvdpsp */</i>, PPC::XVCVDPSP, Convert__RegVSRC1_0__RegVSRC1_1, AMFBS_None, { MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7628">7628</th><td>  { <var>14176</var> <i>/* xvcvdpsxds */</i>, PPC::XVCVDPSXDS, Convert__RegVSRC1_0__RegVSRC1_1, AMFBS_None, { MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7629">7629</th><td>  { <var>14187</var> <i>/* xvcvdpsxws */</i>, PPC::XVCVDPSXWS, Convert__RegVSRC1_0__RegVSRC1_1, AMFBS_None, { MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7630">7630</th><td>  { <var>14198</var> <i>/* xvcvdpuxds */</i>, PPC::XVCVDPUXDS, Convert__RegVSRC1_0__RegVSRC1_1, AMFBS_None, { MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7631">7631</th><td>  { <var>14209</var> <i>/* xvcvdpuxws */</i>, PPC::XVCVDPUXWS, Convert__RegVSRC1_0__RegVSRC1_1, AMFBS_None, { MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7632">7632</th><td>  { <var>14220</var> <i>/* xvcvhpsp */</i>, PPC::XVCVHPSP, Convert__RegVSRC1_0__RegVSRC1_1, AMFBS_None, { MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7633">7633</th><td>  { <var>14229</var> <i>/* xvcvspbf16 */</i>, PPC::XVCVSPBF16, Convert__RegVSRC1_0__RegVSRC1_1, AMFBS_None, { MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7634">7634</th><td>  { <var>14240</var> <i>/* xvcvspdp */</i>, PPC::XVCVSPDP, Convert__RegVSRC1_0__RegVSRC1_1, AMFBS_None, { MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7635">7635</th><td>  { <var>14249</var> <i>/* xvcvsphp */</i>, PPC::XVCVSPHP, Convert__RegVSRC1_0__RegVSRC1_1, AMFBS_None, { MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7636">7636</th><td>  { <var>14258</var> <i>/* xvcvspsxds */</i>, PPC::XVCVSPSXDS, Convert__RegVSRC1_0__RegVSRC1_1, AMFBS_None, { MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7637">7637</th><td>  { <var>14269</var> <i>/* xvcvspsxws */</i>, PPC::XVCVSPSXWS, Convert__RegVSRC1_0__RegVSRC1_1, AMFBS_None, { MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7638">7638</th><td>  { <var>14280</var> <i>/* xvcvspuxds */</i>, PPC::XVCVSPUXDS, Convert__RegVSRC1_0__RegVSRC1_1, AMFBS_None, { MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7639">7639</th><td>  { <var>14291</var> <i>/* xvcvspuxws */</i>, PPC::XVCVSPUXWS, Convert__RegVSRC1_0__RegVSRC1_1, AMFBS_None, { MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7640">7640</th><td>  { <var>14302</var> <i>/* xvcvsxddp */</i>, PPC::XVCVSXDDP, Convert__RegVSRC1_0__RegVSRC1_1, AMFBS_None, { MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7641">7641</th><td>  { <var>14312</var> <i>/* xvcvsxdsp */</i>, PPC::XVCVSXDSP, Convert__RegVSRC1_0__RegVSRC1_1, AMFBS_None, { MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7642">7642</th><td>  { <var>14322</var> <i>/* xvcvsxwdp */</i>, PPC::XVCVSXWDP, Convert__RegVSRC1_0__RegVSRC1_1, AMFBS_None, { MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7643">7643</th><td>  { <var>14332</var> <i>/* xvcvsxwsp */</i>, PPC::XVCVSXWSP, Convert__RegVSRC1_0__RegVSRC1_1, AMFBS_None, { MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7644">7644</th><td>  { <var>14342</var> <i>/* xvcvuxddp */</i>, PPC::XVCVUXDDP, Convert__RegVSRC1_0__RegVSRC1_1, AMFBS_None, { MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7645">7645</th><td>  { <var>14352</var> <i>/* xvcvuxdsp */</i>, PPC::XVCVUXDSP, Convert__RegVSRC1_0__RegVSRC1_1, AMFBS_None, { MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7646">7646</th><td>  { <var>14362</var> <i>/* xvcvuxwdp */</i>, PPC::XVCVUXWDP, Convert__RegVSRC1_0__RegVSRC1_1, AMFBS_None, { MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7647">7647</th><td>  { <var>14372</var> <i>/* xvcvuxwsp */</i>, PPC::XVCVUXWSP, Convert__RegVSRC1_0__RegVSRC1_1, AMFBS_None, { MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7648">7648</th><td>  { <var>14382</var> <i>/* xvdivdp */</i>, PPC::XVDIVDP, Convert__RegVSRC1_0__RegVSRC1_1__RegVSRC1_2, AMFBS_None, { MCK_RegVSRC, MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7649">7649</th><td>  { <var>14390</var> <i>/* xvdivsp */</i>, PPC::XVDIVSP, Convert__RegVSRC1_0__RegVSRC1_1__RegVSRC1_2, AMFBS_None, { MCK_RegVSRC, MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7650">7650</th><td>  { <var>14398</var> <i>/* xvf16ger2 */</i>, PPC::XVF16GER2, Convert__RegACCRC1_0__RegVSRC1_1__RegVSRC1_2, AMFBS_None, { MCK_RegACCRC, MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7651">7651</th><td>  { <var>14408</var> <i>/* xvf16ger2nn */</i>, PPC::XVF16GER2NN, Convert__RegACCRC1_0__Tie0_1_1__RegVSRC1_1__RegVSRC1_2, AMFBS_None, { MCK_RegACCRC, MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7652">7652</th><td>  { <var>14420</var> <i>/* xvf16ger2np */</i>, PPC::XVF16GER2NP, Convert__RegACCRC1_0__Tie0_1_1__RegVSRC1_1__RegVSRC1_2, AMFBS_None, { MCK_RegACCRC, MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7653">7653</th><td>  { <var>14432</var> <i>/* xvf16ger2pn */</i>, PPC::XVF16GER2PN, Convert__RegACCRC1_0__Tie0_1_1__RegVSRC1_1__RegVSRC1_2, AMFBS_None, { MCK_RegACCRC, MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7654">7654</th><td>  { <var>14444</var> <i>/* xvf16ger2pp */</i>, PPC::XVF16GER2PP, Convert__RegACCRC1_0__Tie0_1_1__RegVSRC1_1__RegVSRC1_2, AMFBS_None, { MCK_RegACCRC, MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7655">7655</th><td>  { <var>14456</var> <i>/* xvf32ger */</i>, PPC::XVF32GER, Convert__RegACCRC1_0__RegVSRC1_1__RegVSRC1_2, AMFBS_None, { MCK_RegACCRC, MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7656">7656</th><td>  { <var>14465</var> <i>/* xvf32gernn */</i>, PPC::XVF32GERNN, Convert__RegACCRC1_0__Tie0_1_1__RegVSRC1_1__RegVSRC1_2, AMFBS_None, { MCK_RegACCRC, MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7657">7657</th><td>  { <var>14476</var> <i>/* xvf32gernp */</i>, PPC::XVF32GERNP, Convert__RegACCRC1_0__Tie0_1_1__RegVSRC1_1__RegVSRC1_2, AMFBS_None, { MCK_RegACCRC, MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7658">7658</th><td>  { <var>14487</var> <i>/* xvf32gerpn */</i>, PPC::XVF32GERPN, Convert__RegACCRC1_0__Tie0_1_1__RegVSRC1_1__RegVSRC1_2, AMFBS_None, { MCK_RegACCRC, MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7659">7659</th><td>  { <var>14498</var> <i>/* xvf32gerpp */</i>, PPC::XVF32GERPP, Convert__RegACCRC1_0__Tie0_1_1__RegVSRC1_1__RegVSRC1_2, AMFBS_None, { MCK_RegACCRC, MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7660">7660</th><td>  { <var>14509</var> <i>/* xvf64ger */</i>, PPC::XVF64GER, Convert__RegACCRC1_0__RegVSRpEvenRC1_1__RegVSRC1_2, AMFBS_None, { MCK_RegACCRC, MCK_RegVSRpEvenRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7661">7661</th><td>  { <var>14518</var> <i>/* xvf64gernn */</i>, PPC::XVF64GERNN, Convert__RegACCRC1_0__Tie0_1_1__RegVSRpEvenRC1_1__RegVSRC1_2, AMFBS_None, { MCK_RegACCRC, MCK_RegVSRpEvenRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7662">7662</th><td>  { <var>14529</var> <i>/* xvf64gernp */</i>, PPC::XVF64GERNP, Convert__RegACCRC1_0__Tie0_1_1__RegVSRpEvenRC1_1__RegVSRC1_2, AMFBS_None, { MCK_RegACCRC, MCK_RegVSRpEvenRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7663">7663</th><td>  { <var>14540</var> <i>/* xvf64gerpn */</i>, PPC::XVF64GERPN, Convert__RegACCRC1_0__Tie0_1_1__RegVSRpEvenRC1_1__RegVSRC1_2, AMFBS_None, { MCK_RegACCRC, MCK_RegVSRpEvenRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7664">7664</th><td>  { <var>14551</var> <i>/* xvf64gerpp */</i>, PPC::XVF64GERPP, Convert__RegACCRC1_0__Tie0_1_1__RegVSRpEvenRC1_1__RegVSRC1_2, AMFBS_None, { MCK_RegACCRC, MCK_RegVSRpEvenRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7665">7665</th><td>  { <var>14562</var> <i>/* xvi16ger2 */</i>, PPC::XVI16GER2, Convert__RegACCRC1_0__RegVSRC1_1__RegVSRC1_2, AMFBS_None, { MCK_RegACCRC, MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7666">7666</th><td>  { <var>14572</var> <i>/* xvi16ger2pp */</i>, PPC::XVI16GER2PP, Convert__RegACCRC1_0__Tie0_1_1__RegVSRC1_1__RegVSRC1_2, AMFBS_None, { MCK_RegACCRC, MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7667">7667</th><td>  { <var>14584</var> <i>/* xvi16ger2s */</i>, PPC::XVI16GER2S, Convert__RegACCRC1_0__RegVSRC1_1__RegVSRC1_2, AMFBS_None, { MCK_RegACCRC, MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7668">7668</th><td>  { <var>14595</var> <i>/* xvi16ger2spp */</i>, PPC::XVI16GER2SPP, Convert__RegACCRC1_0__Tie0_1_1__RegVSRC1_1__RegVSRC1_2, AMFBS_None, { MCK_RegACCRC, MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7669">7669</th><td>  { <var>14608</var> <i>/* xvi4ger8 */</i>, PPC::XVI4GER8, Convert__RegACCRC1_0__RegVSRC1_1__RegVSRC1_2, AMFBS_None, { MCK_RegACCRC, MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7670">7670</th><td>  { <var>14617</var> <i>/* xvi4ger8pp */</i>, PPC::XVI4GER8PP, Convert__RegACCRC1_0__Tie0_1_1__RegVSRC1_1__RegVSRC1_2, AMFBS_None, { MCK_RegACCRC, MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7671">7671</th><td>  { <var>14628</var> <i>/* xvi8ger4 */</i>, PPC::XVI8GER4, Convert__RegACCRC1_0__RegVSRC1_1__RegVSRC1_2, AMFBS_None, { MCK_RegACCRC, MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7672">7672</th><td>  { <var>14637</var> <i>/* xvi8ger4pp */</i>, PPC::XVI8GER4PP, Convert__RegACCRC1_0__Tie0_1_1__RegVSRC1_1__RegVSRC1_2, AMFBS_None, { MCK_RegACCRC, MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7673">7673</th><td>  { <var>14648</var> <i>/* xvi8ger4spp */</i>, PPC::XVI8GER4SPP, Convert__RegACCRC1_0__Tie0_1_1__RegVSRC1_1__RegVSRC1_2, AMFBS_None, { MCK_RegACCRC, MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7674">7674</th><td>  { <var>14660</var> <i>/* xviexpdp */</i>, PPC::XVIEXPDP, Convert__RegVSRC1_0__RegVSRC1_1__RegVSRC1_2, AMFBS_None, { MCK_RegVSRC, MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7675">7675</th><td>  { <var>14669</var> <i>/* xviexpsp */</i>, PPC::XVIEXPSP, Convert__RegVSRC1_0__RegVSRC1_1__RegVSRC1_2, AMFBS_None, { MCK_RegVSRC, MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7676">7676</th><td>  { <var>14678</var> <i>/* xvmaddadp */</i>, PPC::XVMADDADP, Convert__RegVSRC1_0__Tie0_1_1__RegVSRC1_1__RegVSRC1_2, AMFBS_None, { MCK_RegVSRC, MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7677">7677</th><td>  { <var>14688</var> <i>/* xvmaddasp */</i>, PPC::XVMADDASP, Convert__RegVSRC1_0__Tie0_1_1__RegVSRC1_1__RegVSRC1_2, AMFBS_None, { MCK_RegVSRC, MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7678">7678</th><td>  { <var>14698</var> <i>/* xvmaddmdp */</i>, PPC::XVMADDMDP, Convert__RegVSRC1_0__Tie0_1_1__RegVSRC1_1__RegVSRC1_2, AMFBS_None, { MCK_RegVSRC, MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7679">7679</th><td>  { <var>14708</var> <i>/* xvmaddmsp */</i>, PPC::XVMADDMSP, Convert__RegVSRC1_0__Tie0_1_1__RegVSRC1_1__RegVSRC1_2, AMFBS_None, { MCK_RegVSRC, MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7680">7680</th><td>  { <var>14718</var> <i>/* xvmaxdp */</i>, PPC::XVMAXDP, Convert__RegVSRC1_0__RegVSRC1_1__RegVSRC1_2, AMFBS_None, { MCK_RegVSRC, MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7681">7681</th><td>  { <var>14726</var> <i>/* xvmaxsp */</i>, PPC::XVMAXSP, Convert__RegVSRC1_0__RegVSRC1_1__RegVSRC1_2, AMFBS_None, { MCK_RegVSRC, MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7682">7682</th><td>  { <var>14734</var> <i>/* xvmindp */</i>, PPC::XVMINDP, Convert__RegVSRC1_0__RegVSRC1_1__RegVSRC1_2, AMFBS_None, { MCK_RegVSRC, MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7683">7683</th><td>  { <var>14742</var> <i>/* xvminsp */</i>, PPC::XVMINSP, Convert__RegVSRC1_0__RegVSRC1_1__RegVSRC1_2, AMFBS_None, { MCK_RegVSRC, MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7684">7684</th><td>  { <var>14750</var> <i>/* xvmovdp */</i>, PPC::XVCPSGNDP, Convert__RegVSRC1_0__RegVSRC1_1__RegVSRC1_1, AMFBS_None, { MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7685">7685</th><td>  { <var>14758</var> <i>/* xvmovsp */</i>, PPC::XVCPSGNSP, Convert__RegVSRC1_0__RegVSRC1_1__RegVSRC1_1, AMFBS_None, { MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7686">7686</th><td>  { <var>14766</var> <i>/* xvmsubadp */</i>, PPC::XVMSUBADP, Convert__RegVSRC1_0__Tie0_1_1__RegVSRC1_1__RegVSRC1_2, AMFBS_None, { MCK_RegVSRC, MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7687">7687</th><td>  { <var>14776</var> <i>/* xvmsubasp */</i>, PPC::XVMSUBASP, Convert__RegVSRC1_0__Tie0_1_1__RegVSRC1_1__RegVSRC1_2, AMFBS_None, { MCK_RegVSRC, MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7688">7688</th><td>  { <var>14786</var> <i>/* xvmsubmdp */</i>, PPC::XVMSUBMDP, Convert__RegVSRC1_0__Tie0_1_1__RegVSRC1_1__RegVSRC1_2, AMFBS_None, { MCK_RegVSRC, MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7689">7689</th><td>  { <var>14796</var> <i>/* xvmsubmsp */</i>, PPC::XVMSUBMSP, Convert__RegVSRC1_0__Tie0_1_1__RegVSRC1_1__RegVSRC1_2, AMFBS_None, { MCK_RegVSRC, MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7690">7690</th><td>  { <var>14806</var> <i>/* xvmuldp */</i>, PPC::XVMULDP, Convert__RegVSRC1_0__RegVSRC1_1__RegVSRC1_2, AMFBS_None, { MCK_RegVSRC, MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7691">7691</th><td>  { <var>14814</var> <i>/* xvmulsp */</i>, PPC::XVMULSP, Convert__RegVSRC1_0__RegVSRC1_1__RegVSRC1_2, AMFBS_None, { MCK_RegVSRC, MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7692">7692</th><td>  { <var>14822</var> <i>/* xvnabsdp */</i>, PPC::XVNABSDP, Convert__RegVSRC1_0__RegVSRC1_1, AMFBS_None, { MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7693">7693</th><td>  { <var>14831</var> <i>/* xvnabssp */</i>, PPC::XVNABSSP, Convert__RegVSRC1_0__RegVSRC1_1, AMFBS_None, { MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7694">7694</th><td>  { <var>14840</var> <i>/* xvnegdp */</i>, PPC::XVNEGDP, Convert__RegVSRC1_0__RegVSRC1_1, AMFBS_None, { MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7695">7695</th><td>  { <var>14848</var> <i>/* xvnegsp */</i>, PPC::XVNEGSP, Convert__RegVSRC1_0__RegVSRC1_1, AMFBS_None, { MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7696">7696</th><td>  { <var>14856</var> <i>/* xvnmaddadp */</i>, PPC::XVNMADDADP, Convert__RegVSRC1_0__Tie0_1_1__RegVSRC1_1__RegVSRC1_2, AMFBS_None, { MCK_RegVSRC, MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7697">7697</th><td>  { <var>14867</var> <i>/* xvnmaddasp */</i>, PPC::XVNMADDASP, Convert__RegVSRC1_0__Tie0_1_1__RegVSRC1_1__RegVSRC1_2, AMFBS_None, { MCK_RegVSRC, MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7698">7698</th><td>  { <var>14878</var> <i>/* xvnmaddmdp */</i>, PPC::XVNMADDMDP, Convert__RegVSRC1_0__Tie0_1_1__RegVSRC1_1__RegVSRC1_2, AMFBS_None, { MCK_RegVSRC, MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7699">7699</th><td>  { <var>14889</var> <i>/* xvnmaddmsp */</i>, PPC::XVNMADDMSP, Convert__RegVSRC1_0__Tie0_1_1__RegVSRC1_1__RegVSRC1_2, AMFBS_None, { MCK_RegVSRC, MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7700">7700</th><td>  { <var>14900</var> <i>/* xvnmsubadp */</i>, PPC::XVNMSUBADP, Convert__RegVSRC1_0__Tie0_1_1__RegVSRC1_1__RegVSRC1_2, AMFBS_None, { MCK_RegVSRC, MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7701">7701</th><td>  { <var>14911</var> <i>/* xvnmsubasp */</i>, PPC::XVNMSUBASP, Convert__RegVSRC1_0__Tie0_1_1__RegVSRC1_1__RegVSRC1_2, AMFBS_None, { MCK_RegVSRC, MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7702">7702</th><td>  { <var>14922</var> <i>/* xvnmsubmdp */</i>, PPC::XVNMSUBMDP, Convert__RegVSRC1_0__Tie0_1_1__RegVSRC1_1__RegVSRC1_2, AMFBS_None, { MCK_RegVSRC, MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7703">7703</th><td>  { <var>14933</var> <i>/* xvnmsubmsp */</i>, PPC::XVNMSUBMSP, Convert__RegVSRC1_0__Tie0_1_1__RegVSRC1_1__RegVSRC1_2, AMFBS_None, { MCK_RegVSRC, MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7704">7704</th><td>  { <var>14944</var> <i>/* xvrdpi */</i>, PPC::XVRDPI, Convert__RegVSRC1_0__RegVSRC1_1, AMFBS_None, { MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7705">7705</th><td>  { <var>14951</var> <i>/* xvrdpic */</i>, PPC::XVRDPIC, Convert__RegVSRC1_0__RegVSRC1_1, AMFBS_None, { MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7706">7706</th><td>  { <var>14959</var> <i>/* xvrdpim */</i>, PPC::XVRDPIM, Convert__RegVSRC1_0__RegVSRC1_1, AMFBS_None, { MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7707">7707</th><td>  { <var>14967</var> <i>/* xvrdpip */</i>, PPC::XVRDPIP, Convert__RegVSRC1_0__RegVSRC1_1, AMFBS_None, { MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7708">7708</th><td>  { <var>14975</var> <i>/* xvrdpiz */</i>, PPC::XVRDPIZ, Convert__RegVSRC1_0__RegVSRC1_1, AMFBS_None, { MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7709">7709</th><td>  { <var>14983</var> <i>/* xvredp */</i>, PPC::XVREDP, Convert__RegVSRC1_0__RegVSRC1_1, AMFBS_None, { MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7710">7710</th><td>  { <var>14990</var> <i>/* xvresp */</i>, PPC::XVRESP, Convert__RegVSRC1_0__RegVSRC1_1, AMFBS_None, { MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7711">7711</th><td>  { <var>14997</var> <i>/* xvrspi */</i>, PPC::XVRSPI, Convert__RegVSRC1_0__RegVSRC1_1, AMFBS_None, { MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7712">7712</th><td>  { <var>15004</var> <i>/* xvrspic */</i>, PPC::XVRSPIC, Convert__RegVSRC1_0__RegVSRC1_1, AMFBS_None, { MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7713">7713</th><td>  { <var>15012</var> <i>/* xvrspim */</i>, PPC::XVRSPIM, Convert__RegVSRC1_0__RegVSRC1_1, AMFBS_None, { MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7714">7714</th><td>  { <var>15020</var> <i>/* xvrspip */</i>, PPC::XVRSPIP, Convert__RegVSRC1_0__RegVSRC1_1, AMFBS_None, { MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7715">7715</th><td>  { <var>15028</var> <i>/* xvrspiz */</i>, PPC::XVRSPIZ, Convert__RegVSRC1_0__RegVSRC1_1, AMFBS_None, { MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7716">7716</th><td>  { <var>15036</var> <i>/* xvrsqrtedp */</i>, PPC::XVRSQRTEDP, Convert__RegVSRC1_0__RegVSRC1_1, AMFBS_None, { MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7717">7717</th><td>  { <var>15047</var> <i>/* xvrsqrtesp */</i>, PPC::XVRSQRTESP, Convert__RegVSRC1_0__RegVSRC1_1, AMFBS_None, { MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7718">7718</th><td>  { <var>15058</var> <i>/* xvsqrtdp */</i>, PPC::XVSQRTDP, Convert__RegVSRC1_0__RegVSRC1_1, AMFBS_None, { MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7719">7719</th><td>  { <var>15067</var> <i>/* xvsqrtsp */</i>, PPC::XVSQRTSP, Convert__RegVSRC1_0__RegVSRC1_1, AMFBS_None, { MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7720">7720</th><td>  { <var>15076</var> <i>/* xvsubdp */</i>, PPC::XVSUBDP, Convert__RegVSRC1_0__RegVSRC1_1__RegVSRC1_2, AMFBS_None, { MCK_RegVSRC, MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7721">7721</th><td>  { <var>15084</var> <i>/* xvsubsp */</i>, PPC::XVSUBSP, Convert__RegVSRC1_0__RegVSRC1_1__RegVSRC1_2, AMFBS_None, { MCK_RegVSRC, MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7722">7722</th><td>  { <var>15092</var> <i>/* xvtdivdp */</i>, PPC::XVTDIVDP, Convert__RegCRRC1_0__RegVSRC1_1__RegVSRC1_2, AMFBS_None, { MCK_RegCRRC, MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7723">7723</th><td>  { <var>15101</var> <i>/* xvtdivsp */</i>, PPC::XVTDIVSP, Convert__RegCRRC1_0__RegVSRC1_1__RegVSRC1_2, AMFBS_None, { MCK_RegCRRC, MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7724">7724</th><td>  { <var>15110</var> <i>/* xvtlsbb */</i>, PPC::XVTLSBB, Convert__RegCRRC1_0__RegVSRC1_1, AMFBS_None, { MCK_RegCRRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7725">7725</th><td>  { <var>15118</var> <i>/* xvtsqrtdp */</i>, PPC::XVTSQRTDP, Convert__RegCRRC1_0__RegVSRC1_1, AMFBS_None, { MCK_RegCRRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7726">7726</th><td>  { <var>15128</var> <i>/* xvtsqrtsp */</i>, PPC::XVTSQRTSP, Convert__RegCRRC1_0__RegVSRC1_1, AMFBS_None, { MCK_RegCRRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7727">7727</th><td>  { <var>15138</var> <i>/* xvtstdcdp */</i>, PPC::XVTSTDCDP, Convert__RegVSRC1_0__U7Imm1_2__RegVSRC1_1, AMFBS_None, { MCK_RegVSRC, MCK_RegVSRC, MCK_U7Imm }, },</td></tr>
<tr><th id="7728">7728</th><td>  { <var>15148</var> <i>/* xvtstdcsp */</i>, PPC::XVTSTDCSP, Convert__RegVSRC1_0__U7Imm1_2__RegVSRC1_1, AMFBS_None, { MCK_RegVSRC, MCK_RegVSRC, MCK_U7Imm }, },</td></tr>
<tr><th id="7729">7729</th><td>  { <var>15158</var> <i>/* xvxexpdp */</i>, PPC::XVXEXPDP, Convert__RegVSRC1_0__RegVSRC1_1, AMFBS_None, { MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7730">7730</th><td>  { <var>15167</var> <i>/* xvxexpsp */</i>, PPC::XVXEXPSP, Convert__RegVSRC1_0__RegVSRC1_1, AMFBS_None, { MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7731">7731</th><td>  { <var>15176</var> <i>/* xvxsigdp */</i>, PPC::XVXSIGDP, Convert__RegVSRC1_0__RegVSRC1_1, AMFBS_None, { MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7732">7732</th><td>  { <var>15185</var> <i>/* xvxsigsp */</i>, PPC::XVXSIGSP, Convert__RegVSRC1_0__RegVSRC1_1, AMFBS_None, { MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7733">7733</th><td>  { <var>15194</var> <i>/* xxblendvb */</i>, PPC::XXBLENDVB, Convert__RegVSRC1_0__RegVSRC1_1__RegVSRC1_2__RegVSRC1_3, AMFBS_None, { MCK_RegVSRC, MCK_RegVSRC, MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7734">7734</th><td>  { <var>15204</var> <i>/* xxblendvd */</i>, PPC::XXBLENDVD, Convert__RegVSRC1_0__RegVSRC1_1__RegVSRC1_2__RegVSRC1_3, AMFBS_None, { MCK_RegVSRC, MCK_RegVSRC, MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7735">7735</th><td>  { <var>15214</var> <i>/* xxblendvh */</i>, PPC::XXBLENDVH, Convert__RegVSRC1_0__RegVSRC1_1__RegVSRC1_2__RegVSRC1_3, AMFBS_None, { MCK_RegVSRC, MCK_RegVSRC, MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7736">7736</th><td>  { <var>15224</var> <i>/* xxblendvw */</i>, PPC::XXBLENDVW, Convert__RegVSRC1_0__RegVSRC1_1__RegVSRC1_2__RegVSRC1_3, AMFBS_None, { MCK_RegVSRC, MCK_RegVSRC, MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7737">7737</th><td>  { <var>15234</var> <i>/* xxbrd */</i>, PPC::XXBRD, Convert__RegVSRC1_0__RegVSRC1_1, AMFBS_None, { MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7738">7738</th><td>  { <var>15240</var> <i>/* xxbrh */</i>, PPC::XXBRH, Convert__RegVSRC1_0__RegVSRC1_1, AMFBS_None, { MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7739">7739</th><td>  { <var>15246</var> <i>/* xxbrq */</i>, PPC::XXBRQ, Convert__RegVSRC1_0__RegVSRC1_1, AMFBS_None, { MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7740">7740</th><td>  { <var>15252</var> <i>/* xxbrw */</i>, PPC::XXBRW, Convert__RegVSRC1_0__RegVSRC1_1, AMFBS_None, { MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7741">7741</th><td>  { <var>15258</var> <i>/* xxeval */</i>, PPC::XXEVAL, Convert__RegVSRC1_0__RegVSRC1_1__RegVSRC1_2__RegVSRC1_3__U8Imm1_4, AMFBS_None, { MCK_RegVSRC, MCK_RegVSRC, MCK_RegVSRC, MCK_RegVSRC, MCK_U8Imm }, },</td></tr>
<tr><th id="7742">7742</th><td>  { <var>15265</var> <i>/* xxextractuw */</i>, PPC::XXEXTRACTUW, Convert__RegVSFRC1_0__RegVSRC1_1__U4Imm1_2, AMFBS_None, { MCK_RegVSFRC, MCK_RegVSRC, MCK_U4Imm }, },</td></tr>
<tr><th id="7743">7743</th><td>  { <var>15277</var> <i>/* xxgenpcvbm */</i>, PPC::XXGENPCVBM, Convert__RegVSRC1_0__RegVRRC1_1__S5Imm1_2, AMFBS_None, { MCK_RegVSRC, MCK_RegVRRC, MCK_S5Imm }, },</td></tr>
<tr><th id="7744">7744</th><td>  { <var>15288</var> <i>/* xxgenpcvdm */</i>, PPC::XXGENPCVDM, Convert__RegVSRC1_0__RegVRRC1_1__S5Imm1_2, AMFBS_None, { MCK_RegVSRC, MCK_RegVRRC, MCK_S5Imm }, },</td></tr>
<tr><th id="7745">7745</th><td>  { <var>15299</var> <i>/* xxgenpcvhm */</i>, PPC::XXGENPCVHM, Convert__RegVSRC1_0__RegVRRC1_1__S5Imm1_2, AMFBS_None, { MCK_RegVSRC, MCK_RegVRRC, MCK_S5Imm }, },</td></tr>
<tr><th id="7746">7746</th><td>  { <var>15310</var> <i>/* xxgenpcvwm */</i>, PPC::XXGENPCVWM, Convert__RegVSRC1_0__RegVRRC1_1__S5Imm1_2, AMFBS_None, { MCK_RegVSRC, MCK_RegVRRC, MCK_S5Imm }, },</td></tr>
<tr><th id="7747">7747</th><td>  { <var>15321</var> <i>/* xxinsertw */</i>, PPC::XXINSERTW, Convert__RegVSRC1_0__Tie0_1_1__RegVSRC1_1__U4Imm1_2, AMFBS_None, { MCK_RegVSRC, MCK_RegVSRC, MCK_U4Imm }, },</td></tr>
<tr><th id="7748">7748</th><td>  { <var>15331</var> <i>/* xxland */</i>, PPC::XXLAND, Convert__RegVSRC1_0__RegVSRC1_1__RegVSRC1_2, AMFBS_None, { MCK_RegVSRC, MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7749">7749</th><td>  { <var>15338</var> <i>/* xxlandc */</i>, PPC::XXLANDC, Convert__RegVSRC1_0__RegVSRC1_1__RegVSRC1_2, AMFBS_None, { MCK_RegVSRC, MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7750">7750</th><td>  { <var>15346</var> <i>/* xxleqv */</i>, PPC::XXLEQV, Convert__RegVSRC1_0__RegVSRC1_1__RegVSRC1_2, AMFBS_None, { MCK_RegVSRC, MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7751">7751</th><td>  { <var>15353</var> <i>/* xxlnand */</i>, PPC::XXLNAND, Convert__RegVSRC1_0__RegVSRC1_1__RegVSRC1_2, AMFBS_None, { MCK_RegVSRC, MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7752">7752</th><td>  { <var>15361</var> <i>/* xxlnor */</i>, PPC::XXLNOR, Convert__RegVSRC1_0__RegVSRC1_1__RegVSRC1_2, AMFBS_None, { MCK_RegVSRC, MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7753">7753</th><td>  { <var>15368</var> <i>/* xxlor */</i>, PPC::XXLOR, Convert__RegVSRC1_0__RegVSRC1_1__RegVSRC1_2, AMFBS_None, { MCK_RegVSRC, MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7754">7754</th><td>  { <var>15374</var> <i>/* xxlorc */</i>, PPC::XXLORC, Convert__RegVSRC1_0__RegVSRC1_1__RegVSRC1_2, AMFBS_None, { MCK_RegVSRC, MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7755">7755</th><td>  { <var>15381</var> <i>/* xxlxor */</i>, PPC::XXLXOR, Convert__RegVSRC1_0__RegVSRC1_1__RegVSRC1_2, AMFBS_None, { MCK_RegVSRC, MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7756">7756</th><td>  { <var>15388</var> <i>/* xxmfacc */</i>, PPC::XXMFACC, Convert__RegACCRC1_0__Tie0_1_1, AMFBS_None, { MCK_RegACCRC }, },</td></tr>
<tr><th id="7757">7757</th><td>  { <var>15396</var> <i>/* xxmrghd */</i>, PPC::XXPERMDI, Convert__RegVSRC1_0__RegVSRC1_1__RegVSRC1_2__imm_95_0, AMFBS_None, { MCK_RegVSRC, MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7758">7758</th><td>  { <var>15404</var> <i>/* xxmrghw */</i>, PPC::XXMRGHW, Convert__RegVSRC1_0__RegVSRC1_1__RegVSRC1_2, AMFBS_None, { MCK_RegVSRC, MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7759">7759</th><td>  { <var>15412</var> <i>/* xxmrgld */</i>, PPC::XXPERMDI, Convert__RegVSRC1_0__RegVSRC1_1__RegVSRC1_2__imm_95_3, AMFBS_None, { MCK_RegVSRC, MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7760">7760</th><td>  { <var>15420</var> <i>/* xxmrglw */</i>, PPC::XXMRGLW, Convert__RegVSRC1_0__RegVSRC1_1__RegVSRC1_2, AMFBS_None, { MCK_RegVSRC, MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7761">7761</th><td>  { <var>15428</var> <i>/* xxmtacc */</i>, PPC::XXMTACC, Convert__RegACCRC1_0__Tie0_1_1, AMFBS_None, { MCK_RegACCRC }, },</td></tr>
<tr><th id="7762">7762</th><td>  { <var>15436</var> <i>/* xxperm */</i>, PPC::XXPERM, Convert__RegVSRC1_0__RegVSRC1_1__RegVSRC1_2, AMFBS_None, { MCK_RegVSRC, MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7763">7763</th><td>  { <var>15443</var> <i>/* xxpermdi */</i>, PPC::XXPERMDI, Convert__RegVSRC1_0__RegVSRC1_1__RegVSRC1_2__U2Imm1_3, AMFBS_None, { MCK_RegVSRC, MCK_RegVSRC, MCK_RegVSRC, MCK_U2Imm }, },</td></tr>
<tr><th id="7764">7764</th><td>  { <var>15452</var> <i>/* xxpermr */</i>, PPC::XXPERMR, Convert__RegVSRC1_0__RegVSRC1_1__RegVSRC1_2, AMFBS_None, { MCK_RegVSRC, MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7765">7765</th><td>  { <var>15460</var> <i>/* xxpermx */</i>, PPC::XXPERMX, Convert__RegVSRC1_0__RegVSRC1_1__RegVSRC1_2__RegVSRC1_3__U3Imm1_4, AMFBS_None, { MCK_RegVSRC, MCK_RegVSRC, MCK_RegVSRC, MCK_RegVSRC, MCK_U3Imm }, },</td></tr>
<tr><th id="7766">7766</th><td>  { <var>15468</var> <i>/* xxsel */</i>, PPC::XXSEL, Convert__RegVSRC1_0__RegVSRC1_1__RegVSRC1_2__RegVSRC1_3, AMFBS_None, { MCK_RegVSRC, MCK_RegVSRC, MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7767">7767</th><td>  { <var>15474</var> <i>/* xxsetaccz */</i>, PPC::XXSETACCZ, Convert__RegACCRC1_0, AMFBS_None, { MCK_RegACCRC }, },</td></tr>
<tr><th id="7768">7768</th><td>  { <var>15484</var> <i>/* xxsldwi */</i>, PPC::XXSLDWI, Convert__RegVSRC1_0__RegVSRC1_1__RegVSRC1_2__U2Imm1_3, AMFBS_None, { MCK_RegVSRC, MCK_RegVSRC, MCK_RegVSRC, MCK_U2Imm }, },</td></tr>
<tr><th id="7769">7769</th><td>  { <var>15492</var> <i>/* xxspltd */</i>, PPC::XXPERMDIs, Convert__RegVSRC1_0__RegVSFRC1_1__imm_95_0, AMFBS_ModernAs, { MCK_RegVSRC, MCK_RegVSFRC, MCK_0 }, },</td></tr>
<tr><th id="7770">7770</th><td>  { <var>15492</var> <i>/* xxspltd */</i>, PPC::XXPERMDIs, Convert__RegVSRC1_0__RegVSFRC1_1__imm_95_3, AMFBS_ModernAs, { MCK_RegVSRC, MCK_RegVSFRC, MCK_1 }, },</td></tr>
<tr><th id="7771">7771</th><td>  { <var>15492</var> <i>/* xxspltd */</i>, PPC::XXPERMDI, Convert__RegVSRC1_0__RegVSRC1_1__RegVSRC1_1__imm_95_0, AMFBS_ModernAs, { MCK_RegVSRC, MCK_RegVSRC, MCK_0 }, },</td></tr>
<tr><th id="7772">7772</th><td>  { <var>15492</var> <i>/* xxspltd */</i>, PPC::XXPERMDI, Convert__RegVSRC1_0__RegVSRC1_1__RegVSRC1_1__imm_95_3, AMFBS_ModernAs, { MCK_RegVSRC, MCK_RegVSRC, MCK_1 }, },</td></tr>
<tr><th id="7773">7773</th><td>  { <var>15500</var> <i>/* xxsplti32dx */</i>, PPC::XXSPLTI32DX, Convert__RegVSRC1_0__Tie0_1_1__U1Imm1_1__Imm1_2, AMFBS_None, { MCK_RegVSRC, MCK_U1Imm, MCK_Imm }, },</td></tr>
<tr><th id="7774">7774</th><td>  { <var>15512</var> <i>/* xxspltib */</i>, PPC::XXSPLTIB, Convert__RegVSRC1_0__U8Imm1_1, AMFBS_None, { MCK_RegVSRC, MCK_U8Imm }, },</td></tr>
<tr><th id="7775">7775</th><td>  { <var>15521</var> <i>/* xxspltidp */</i>, PPC::XXSPLTIDP, Convert__RegVSRC1_0__Imm1_1, AMFBS_None, { MCK_RegVSRC, MCK_Imm }, },</td></tr>
<tr><th id="7776">7776</th><td>  { <var>15531</var> <i>/* xxspltiw */</i>, PPC::XXSPLTIW, Convert__RegVSRC1_0__Imm1_1, AMFBS_None, { MCK_RegVSRC, MCK_Imm }, },</td></tr>
<tr><th id="7777">7777</th><td>  { <var>15540</var> <i>/* xxspltw */</i>, PPC::XXSPLTW, Convert__RegVSRC1_0__RegVSRC1_1__U2Imm1_2, AMFBS_None, { MCK_RegVSRC, MCK_RegVSRC, MCK_U2Imm }, },</td></tr>
<tr><th id="7778">7778</th><td>  { <var>15548</var> <i>/* xxswapd */</i>, PPC::XXPERMDIs, Convert__RegVSRC1_0__RegVSFRC1_1__imm_95_2, AMFBS_None, { MCK_RegVSRC, MCK_RegVSFRC }, },</td></tr>
<tr><th id="7779">7779</th><td>  { <var>15548</var> <i>/* xxswapd */</i>, PPC::XXPERMDI, Convert__RegVSRC1_0__RegVSRC1_1__RegVSRC1_1__imm_95_2, AMFBS_None, { MCK_RegVSRC, MCK_RegVSRC }, },</td></tr>
<tr><th id="7780">7780</th><td>};</td></tr>
<tr><th id="7781">7781</th><td></td></tr>
<tr><th id="7782">7782</th><td><u>#include "llvm/Support/Debug.h"</u></td></tr>
<tr><th id="7783">7783</th><td><u>#include "llvm/Support/Format.h"</u></td></tr>
<tr><th id="7784">7784</th><td></td></tr>
<tr><th id="7785">7785</th><td><em>unsigned</em> PPCAsmParser::</td></tr>
<tr><th id="7786">7786</th><td>MatchInstructionImpl(<em>const</em> OperandVector &amp;Operands,</td></tr>
<tr><th id="7787">7787</th><td>                     MCInst &amp;Inst,</td></tr>
<tr><th id="7788">7788</th><td>                     uint64_t &amp;ErrorInfo,</td></tr>
<tr><th id="7789">7789</th><td>                     FeatureBitset &amp;MissingFeatures,</td></tr>
<tr><th id="7790">7790</th><td>                     <em>bool</em> matchingInlineAsm, <em>unsigned</em> VariantID) {</td></tr>
<tr><th id="7791">7791</th><td>  <i>// Eliminate obvious mismatches.</i></td></tr>
<tr><th id="7792">7792</th><td>  <b>if</b> (Operands.size() &gt; <var>7</var>) {</td></tr>
<tr><th id="7793">7793</th><td>    ErrorInfo = <var>7</var>;</td></tr>
<tr><th id="7794">7794</th><td>    <b>return</b> Match_InvalidOperand;</td></tr>
<tr><th id="7795">7795</th><td>  }</td></tr>
<tr><th id="7796">7796</th><td></td></tr>
<tr><th id="7797">7797</th><td>  <i>// Get the current feature set.</i></td></tr>
<tr><th id="7798">7798</th><td>  <em>const</em> FeatureBitset &amp;AvailableFeatures = getAvailableFeatures();</td></tr>
<tr><th id="7799">7799</th><td></td></tr>
<tr><th id="7800">7800</th><td>  <i>// Get the instruction mnemonic, which is the first token.</i></td></tr>
<tr><th id="7801">7801</th><td>  StringRef Mnemonic = ((PPCOperand &amp;)*Operands[<var>0</var>]).getToken();</td></tr>
<tr><th id="7802">7802</th><td></td></tr>
<tr><th id="7803">7803</th><td>  <i>// Process all MnemonicAliases to remap the mnemonic.</i></td></tr>
<tr><th id="7804">7804</th><td>  applyMnemonicAliases(Mnemonic, AvailableFeatures, VariantID);</td></tr>
<tr><th id="7805">7805</th><td></td></tr>
<tr><th id="7806">7806</th><td>  <i>// Some state to try to produce better error messages.</i></td></tr>
<tr><th id="7807">7807</th><td>  <em>bool</em> HadMatchOtherThanFeatures = <b>false</b>;</td></tr>
<tr><th id="7808">7808</th><td>  <em>bool</em> HadMatchOtherThanPredicate = <b>false</b>;</td></tr>
<tr><th id="7809">7809</th><td>  <em>unsigned</em> RetCode = Match_InvalidOperand;</td></tr>
<tr><th id="7810">7810</th><td>  MissingFeatures.set();</td></tr>
<tr><th id="7811">7811</th><td>  <i>// Set ErrorInfo to the operand that mismatches if it is</i></td></tr>
<tr><th id="7812">7812</th><td><i>  // wrong for all instances of the instruction.</i></td></tr>
<tr><th id="7813">7813</th><td>  ErrorInfo = ~<var>0ULL</var>;</td></tr>
<tr><th id="7814">7814</th><td>  <i>// Find the appropriate table for this asm variant.</i></td></tr>
<tr><th id="7815">7815</th><td>  <em>const</em> MatchEntry *Start, *End;</td></tr>
<tr><th id="7816">7816</th><td>  <b>switch</b> (VariantID) {</td></tr>
<tr><th id="7817">7817</th><td>  <b>default</b>: llvm_unreachable(<q>"invalid variant!"</q>);</td></tr>
<tr><th id="7818">7818</th><td>  <b>case</b> <var>0</var>: Start = std::begin(MatchTable0); End = std::end(MatchTable0); <b>break</b>;</td></tr>
<tr><th id="7819">7819</th><td>  }</td></tr>
<tr><th id="7820">7820</th><td>  <i>// Search the table.</i></td></tr>
<tr><th id="7821">7821</th><td>  <em>auto</em> MnemonicRange = std::equal_range(Start, End, Mnemonic, LessOpcode());</td></tr>
<tr><th id="7822">7822</th><td></td></tr>
<tr><th id="7823">7823</th><td>  DEBUG_WITH_TYPE(<q>"asm-matcher"</q>, dbgs() &lt;&lt; <q>"AsmMatcher: found "</q> &lt;&lt;</td></tr>
<tr><th id="7824">7824</th><td>  std::distance(MnemonicRange.first, MnemonicRange.second) &lt;&lt;</td></tr>
<tr><th id="7825">7825</th><td>  <q>" encodings with mnemonic '"</q> &lt;&lt; Mnemonic &lt;&lt; <q>"'\n"</q>);</td></tr>
<tr><th id="7826">7826</th><td></td></tr>
<tr><th id="7827">7827</th><td>  <i>// Return a more specific error code if no mnemonics match.</i></td></tr>
<tr><th id="7828">7828</th><td>  <b>if</b> (MnemonicRange.first == MnemonicRange.second)</td></tr>
<tr><th id="7829">7829</th><td>    <b>return</b> Match_MnemonicFail;</td></tr>
<tr><th id="7830">7830</th><td></td></tr>
<tr><th id="7831">7831</th><td>  <b>for</b> (<em>const</em> MatchEntry *it = MnemonicRange.first, *ie = MnemonicRange.second;</td></tr>
<tr><th id="7832">7832</th><td>       it != ie; ++it) {</td></tr>
<tr><th id="7833">7833</th><td>    <em>const</em> FeatureBitset &amp;RequiredFeatures = FeatureBitsets[it-&gt;RequiredFeaturesIdx];</td></tr>
<tr><th id="7834">7834</th><td>    <em>bool</em> HasRequiredFeatures =</td></tr>
<tr><th id="7835">7835</th><td>      (AvailableFeatures &amp; RequiredFeatures) == RequiredFeatures;</td></tr>
<tr><th id="7836">7836</th><td>    DEBUG_WITH_TYPE(<q>"asm-matcher"</q>, dbgs() &lt;&lt; <q>"Trying to match opcode "</q></td></tr>
<tr><th id="7837">7837</th><td>                                          &lt;&lt; MII.getName(it-&gt;Opcode) &lt;&lt; <q>"\n"</q>);</td></tr>
<tr><th id="7838">7838</th><td>    <i>// equal_range guarantees that instruction mnemonic matches.</i></td></tr>
<tr><th id="7839">7839</th><td>    assert(Mnemonic == it-&gt;getMnemonic());</td></tr>
<tr><th id="7840">7840</th><td>    <em>bool</em> OperandsValid = <b>true</b>;</td></tr>
<tr><th id="7841">7841</th><td>    <b>for</b> (<em>unsigned</em> FormalIdx = <var>0</var>, ActualIdx = <var>1</var>; FormalIdx != <var>6</var>; ++FormalIdx) {</td></tr>
<tr><th id="7842">7842</th><td>      <em>auto</em> Formal = <b>static_cast</b>&lt;MatchClassKind&gt;(it-&gt;Classes[FormalIdx]);</td></tr>
<tr><th id="7843">7843</th><td>      DEBUG_WITH_TYPE(<q>"asm-matcher"</q>,</td></tr>
<tr><th id="7844">7844</th><td>                      dbgs() &lt;&lt; <q>"  Matching formal operand class "</q> &lt;&lt; getMatchClassName(Formal)</td></tr>
<tr><th id="7845">7845</th><td>                             &lt;&lt; <q>" against actual operand at index "</q> &lt;&lt; ActualIdx);</td></tr>
<tr><th id="7846">7846</th><td>      <b>if</b> (ActualIdx &lt; Operands.size())</td></tr>
<tr><th id="7847">7847</th><td>        DEBUG_WITH_TYPE(<q>"asm-matcher"</q>, dbgs() &lt;&lt; <q>" ("</q>;</td></tr>
<tr><th id="7848">7848</th><td>                        Operands[ActualIdx]-&gt;print(dbgs()); dbgs() &lt;&lt; <q>"): "</q>);</td></tr>
<tr><th id="7849">7849</th><td>      <b>else</b></td></tr>
<tr><th id="7850">7850</th><td>        DEBUG_WITH_TYPE(<q>"asm-matcher"</q>, dbgs() &lt;&lt; <q>": "</q>);</td></tr>
<tr><th id="7851">7851</th><td>      <b>if</b> (ActualIdx &gt;= Operands.size()) {</td></tr>
<tr><th id="7852">7852</th><td>        DEBUG_WITH_TYPE(<q>"asm-matcher"</q>, dbgs() &lt;&lt; <q>"actual operand index out of range "</q>);</td></tr>
<tr><th id="7853">7853</th><td>        OperandsValid = (Formal == InvalidMatchClass) || isSubclass(Formal, OptionalMatchClass);</td></tr>
<tr><th id="7854">7854</th><td>        <b>if</b> (!OperandsValid) ErrorInfo = ActualIdx;</td></tr>
<tr><th id="7855">7855</th><td>        <b>break</b>;</td></tr>
<tr><th id="7856">7856</th><td>      }</td></tr>
<tr><th id="7857">7857</th><td>      MCParsedAsmOperand &amp;Actual = *Operands[ActualIdx];</td></tr>
<tr><th id="7858">7858</th><td>      <em>unsigned</em> Diag = validateOperandClass(Actual, Formal);</td></tr>
<tr><th id="7859">7859</th><td>      <b>if</b> (Diag == Match_Success) {</td></tr>
<tr><th id="7860">7860</th><td>        DEBUG_WITH_TYPE(<q>"asm-matcher"</q>,</td></tr>
<tr><th id="7861">7861</th><td>                        dbgs() &lt;&lt; <q>"match success using generic matcher\n"</q>);</td></tr>
<tr><th id="7862">7862</th><td>        ++ActualIdx;</td></tr>
<tr><th id="7863">7863</th><td>        <b>continue</b>;</td></tr>
<tr><th id="7864">7864</th><td>      }</td></tr>
<tr><th id="7865">7865</th><td>      <i>// If the generic handler indicates an invalid operand</i></td></tr>
<tr><th id="7866">7866</th><td><i>      // failure, check for a special case.</i></td></tr>
<tr><th id="7867">7867</th><td>      <b>if</b> (Diag != Match_Success) {</td></tr>
<tr><th id="7868">7868</th><td>        <em>unsigned</em> TargetDiag = validateTargetOperandClass(Actual, Formal);</td></tr>
<tr><th id="7869">7869</th><td>        <b>if</b> (TargetDiag == Match_Success) {</td></tr>
<tr><th id="7870">7870</th><td>          DEBUG_WITH_TYPE(<q>"asm-matcher"</q>,</td></tr>
<tr><th id="7871">7871</th><td>                          dbgs() &lt;&lt; <q>"match success using target matcher\n"</q>);</td></tr>
<tr><th id="7872">7872</th><td>          ++ActualIdx;</td></tr>
<tr><th id="7873">7873</th><td>          <b>continue</b>;</td></tr>
<tr><th id="7874">7874</th><td>        }</td></tr>
<tr><th id="7875">7875</th><td>        <i>// If the target matcher returned a specific error code use</i></td></tr>
<tr><th id="7876">7876</th><td><i>        // that, else use the one from the generic matcher.</i></td></tr>
<tr><th id="7877">7877</th><td>        <b>if</b> (TargetDiag != Match_InvalidOperand &amp;&amp; HasRequiredFeatures)</td></tr>
<tr><th id="7878">7878</th><td>          Diag = TargetDiag;</td></tr>
<tr><th id="7879">7879</th><td>      }</td></tr>
<tr><th id="7880">7880</th><td>      <i>// If current formal operand wasn't matched and it is optional</i></td></tr>
<tr><th id="7881">7881</th><td><i>      // then try to match next formal operand</i></td></tr>
<tr><th id="7882">7882</th><td>      <b>if</b> (Diag == Match_InvalidOperand &amp;&amp; isSubclass(Formal, OptionalMatchClass)) {</td></tr>
<tr><th id="7883">7883</th><td>        DEBUG_WITH_TYPE(<q>"asm-matcher"</q>, dbgs() &lt;&lt; <q>"ignoring optional operand\n"</q>);</td></tr>
<tr><th id="7884">7884</th><td>        <b>continue</b>;</td></tr>
<tr><th id="7885">7885</th><td>      }</td></tr>
<tr><th id="7886">7886</th><td>      <i>// If this operand is broken for all of the instances of this</i></td></tr>
<tr><th id="7887">7887</th><td><i>      // mnemonic, keep track of it so we can report loc info.</i></td></tr>
<tr><th id="7888">7888</th><td><i>      // If we already had a match that only failed due to a</i></td></tr>
<tr><th id="7889">7889</th><td><i>      // target predicate, that diagnostic is preferred.</i></td></tr>
<tr><th id="7890">7890</th><td>      <b>if</b> (!HadMatchOtherThanPredicate &amp;&amp;</td></tr>
<tr><th id="7891">7891</th><td>          (it == MnemonicRange.first || ErrorInfo &lt;= ActualIdx)) {</td></tr>
<tr><th id="7892">7892</th><td>        <b>if</b> (HasRequiredFeatures &amp;&amp; (ErrorInfo != ActualIdx || Diag != Match_InvalidOperand))</td></tr>
<tr><th id="7893">7893</th><td>          RetCode = Diag;</td></tr>
<tr><th id="7894">7894</th><td>        ErrorInfo = ActualIdx;</td></tr>
<tr><th id="7895">7895</th><td>      }</td></tr>
<tr><th id="7896">7896</th><td>      <i>// Otherwise, just reject this instance of the mnemonic.</i></td></tr>
<tr><th id="7897">7897</th><td>      OperandsValid = <b>false</b>;</td></tr>
<tr><th id="7898">7898</th><td>      <b>break</b>;</td></tr>
<tr><th id="7899">7899</th><td>    }</td></tr>
<tr><th id="7900">7900</th><td></td></tr>
<tr><th id="7901">7901</th><td>    <b>if</b> (!OperandsValid) {</td></tr>
<tr><th id="7902">7902</th><td>      DEBUG_WITH_TYPE(<q>"asm-matcher"</q>, dbgs() &lt;&lt; <q>"Opcode result: multiple "</q></td></tr>
<tr><th id="7903">7903</th><td>                                               <q>"operand mismatches, ignoring "</q></td></tr>
<tr><th id="7904">7904</th><td>                                               <q>"this opcode\n"</q>);</td></tr>
<tr><th id="7905">7905</th><td>      <b>continue</b>;</td></tr>
<tr><th id="7906">7906</th><td>    }</td></tr>
<tr><th id="7907">7907</th><td>    <b>if</b> (!HasRequiredFeatures) {</td></tr>
<tr><th id="7908">7908</th><td>      HadMatchOtherThanFeatures = <b>true</b>;</td></tr>
<tr><th id="7909">7909</th><td>      FeatureBitset NewMissingFeatures = RequiredFeatures &amp; ~AvailableFeatures;</td></tr>
<tr><th id="7910">7910</th><td>      DEBUG_WITH_TYPE(<q>"asm-matcher"</q>, dbgs() &lt;&lt; <q>"Missing target features:"</q>;</td></tr>
<tr><th id="7911">7911</th><td>                      <b>for</b> (<em>unsigned</em> I = <var>0</var>, E = NewMissingFeatures.size(); I != E; ++I)</td></tr>
<tr><th id="7912">7912</th><td>                        <b>if</b> (NewMissingFeatures[I])</td></tr>
<tr><th id="7913">7913</th><td>                          dbgs() &lt;&lt; <kbd>' '</kbd> &lt;&lt; I;</td></tr>
<tr><th id="7914">7914</th><td>                      dbgs() &lt;&lt; <q>"\n"</q>);</td></tr>
<tr><th id="7915">7915</th><td>      <b>if</b> (NewMissingFeatures.count() &lt;=</td></tr>
<tr><th id="7916">7916</th><td>          MissingFeatures.count())</td></tr>
<tr><th id="7917">7917</th><td>        MissingFeatures = NewMissingFeatures;</td></tr>
<tr><th id="7918">7918</th><td>      <b>continue</b>;</td></tr>
<tr><th id="7919">7919</th><td>    }</td></tr>
<tr><th id="7920">7920</th><td></td></tr>
<tr><th id="7921">7921</th><td>    Inst.clear();</td></tr>
<tr><th id="7922">7922</th><td></td></tr>
<tr><th id="7923">7923</th><td>    Inst.setOpcode(it-&gt;Opcode);</td></tr>
<tr><th id="7924">7924</th><td>    <i>// We have a potential match but have not rendered the operands.</i></td></tr>
<tr><th id="7925">7925</th><td><i>    // Check the target predicate to handle any context sensitive</i></td></tr>
<tr><th id="7926">7926</th><td><i>    // constraints.</i></td></tr>
<tr><th id="7927">7927</th><td><i>    // For example, Ties that are referenced multiple times must be</i></td></tr>
<tr><th id="7928">7928</th><td><i>    // checked here to ensure the input is the same for each match</i></td></tr>
<tr><th id="7929">7929</th><td><i>    // constraints. If we leave it any later the ties will have been</i></td></tr>
<tr><th id="7930">7930</th><td><i>    // canonicalized</i></td></tr>
<tr><th id="7931">7931</th><td>    <em>unsigned</em> MatchResult;</td></tr>
<tr><th id="7932">7932</th><td>    <b>if</b> ((MatchResult = checkEarlyTargetMatchPredicate(Inst, Operands)) != Match_Success) {</td></tr>
<tr><th id="7933">7933</th><td>      Inst.clear();</td></tr>
<tr><th id="7934">7934</th><td>      DEBUG_WITH_TYPE(</td></tr>
<tr><th id="7935">7935</th><td>          <q>"asm-matcher"</q>,</td></tr>
<tr><th id="7936">7936</th><td>          dbgs() &lt;&lt; <q>"Early target match predicate failed with diag code "</q></td></tr>
<tr><th id="7937">7937</th><td>                 &lt;&lt; MatchResult &lt;&lt; <q>"\n"</q>);</td></tr>
<tr><th id="7938">7938</th><td>      RetCode = MatchResult;</td></tr>
<tr><th id="7939">7939</th><td>      HadMatchOtherThanPredicate = <b>true</b>;</td></tr>
<tr><th id="7940">7940</th><td>      <b>continue</b>;</td></tr>
<tr><th id="7941">7941</th><td>    }</td></tr>
<tr><th id="7942">7942</th><td></td></tr>
<tr><th id="7943">7943</th><td>    <b>if</b> (matchingInlineAsm) {</td></tr>
<tr><th id="7944">7944</th><td>      convertToMapAndConstraints(it-&gt;ConvertFn, Operands);</td></tr>
<tr><th id="7945">7945</th><td>      <b>if</b> (!checkAsmTiedOperandConstraints(*<b>this</b>, it-&gt;ConvertFn, Operands, ErrorInfo))</td></tr>
<tr><th id="7946">7946</th><td>        <b>return</b> Match_InvalidTiedOperand;</td></tr>
<tr><th id="7947">7947</th><td></td></tr>
<tr><th id="7948">7948</th><td>      <b>return</b> Match_Success;</td></tr>
<tr><th id="7949">7949</th><td>    }</td></tr>
<tr><th id="7950">7950</th><td></td></tr>
<tr><th id="7951">7951</th><td>    <i>// We have selected a definite instruction, convert the parsed</i></td></tr>
<tr><th id="7952">7952</th><td><i>    // operands into the appropriate MCInst.</i></td></tr>
<tr><th id="7953">7953</th><td>    convertToMCInst(it-&gt;ConvertFn, Inst, it-&gt;Opcode, Operands);</td></tr>
<tr><th id="7954">7954</th><td></td></tr>
<tr><th id="7955">7955</th><td>    <i>// We have a potential match. Check the target predicate to</i></td></tr>
<tr><th id="7956">7956</th><td><i>    // handle any context sensitive constraints.</i></td></tr>
<tr><th id="7957">7957</th><td>    <b>if</b> ((MatchResult = checkTargetMatchPredicate(Inst)) != Match_Success) {</td></tr>
<tr><th id="7958">7958</th><td>      DEBUG_WITH_TYPE(<q>"asm-matcher"</q>,</td></tr>
<tr><th id="7959">7959</th><td>                      dbgs() &lt;&lt; <q>"Target match predicate failed with diag code "</q></td></tr>
<tr><th id="7960">7960</th><td>                             &lt;&lt; MatchResult &lt;&lt; <q>"\n"</q>);</td></tr>
<tr><th id="7961">7961</th><td>      Inst.clear();</td></tr>
<tr><th id="7962">7962</th><td>      RetCode = MatchResult;</td></tr>
<tr><th id="7963">7963</th><td>      HadMatchOtherThanPredicate = <b>true</b>;</td></tr>
<tr><th id="7964">7964</th><td>      <b>continue</b>;</td></tr>
<tr><th id="7965">7965</th><td>    }</td></tr>
<tr><th id="7966">7966</th><td></td></tr>
<tr><th id="7967">7967</th><td>    std::string Info;</td></tr>
<tr><th id="7968">7968</th><td>    <b>if</b> (!getParser().getTargetParser().</td></tr>
<tr><th id="7969">7969</th><td>        getTargetOptions().MCNoDeprecatedWarn &amp;&amp;</td></tr>
<tr><th id="7970">7970</th><td>        MII.getDeprecatedInfo(Inst, getSTI(), Info)) {</td></tr>
<tr><th id="7971">7971</th><td>      SMLoc Loc = ((PPCOperand &amp;)*Operands[<var>0</var>]).getStartLoc();</td></tr>
<tr><th id="7972">7972</th><td>      getParser().Warning(Loc, Info, None);</td></tr>
<tr><th id="7973">7973</th><td>    }</td></tr>
<tr><th id="7974">7974</th><td>    <b>if</b> (!checkAsmTiedOperandConstraints(*<b>this</b>, it-&gt;ConvertFn, Operands, ErrorInfo))</td></tr>
<tr><th id="7975">7975</th><td>      <b>return</b> Match_InvalidTiedOperand;</td></tr>
<tr><th id="7976">7976</th><td></td></tr>
<tr><th id="7977">7977</th><td>    DEBUG_WITH_TYPE(</td></tr>
<tr><th id="7978">7978</th><td>        <q>"asm-matcher"</q>,</td></tr>
<tr><th id="7979">7979</th><td>        dbgs() &lt;&lt; <q>"Opcode result: complete match, selecting this opcode\n"</q>);</td></tr>
<tr><th id="7980">7980</th><td>    <b>return</b> Match_Success;</td></tr>
<tr><th id="7981">7981</th><td>  }</td></tr>
<tr><th id="7982">7982</th><td></td></tr>
<tr><th id="7983">7983</th><td>  <i>// Okay, we had no match.  Try to return a useful error code.</i></td></tr>
<tr><th id="7984">7984</th><td>  <b>if</b> (HadMatchOtherThanPredicate || !HadMatchOtherThanFeatures)</td></tr>
<tr><th id="7985">7985</th><td>    <b>return</b> RetCode;</td></tr>
<tr><th id="7986">7986</th><td></td></tr>
<tr><th id="7987">7987</th><td>  ErrorInfo = <var>0</var>;</td></tr>
<tr><th id="7988">7988</th><td>  <b>return</b> Match_MissingFeature;</td></tr>
<tr><th id="7989">7989</th><td>}</td></tr>
<tr><th id="7990">7990</th><td></td></tr>
<tr><th id="7991">7991</th><td><u>#<span data-ppcond="70">endif</span> // GET_MATCHER_IMPLEMENTATION</u></td></tr>
<tr><th id="7992">7992</th><td></td></tr>
<tr><th id="7993">7993</th><td></td></tr>
<tr><th id="7994">7994</th><td><u>#<span data-ppcond="7994">ifdef</span> <span class="macro" data-ref="_M/GET_MNEMONIC_SPELL_CHECKER">GET_MNEMONIC_SPELL_CHECKER</span></u></td></tr>
<tr><th id="7995">7995</th><td><u>#undef GET_MNEMONIC_SPELL_CHECKER</u></td></tr>
<tr><th id="7996">7996</th><td></td></tr>
<tr><th id="7997">7997</th><td><em>static</em> std::string PPCMnemonicSpellCheck(StringRef S, <em>const</em> FeatureBitset &amp;FBS, <em>unsigned</em> VariantID) {</td></tr>
<tr><th id="7998">7998</th><td>  <em>const</em> <em>unsigned</em> MaxEditDist = <var>2</var>;</td></tr>
<tr><th id="7999">7999</th><td>  std::vector&lt;StringRef&gt; Candidates;</td></tr>
<tr><th id="8000">8000</th><td>  StringRef Prev = <q>""</q>;</td></tr>
<tr><th id="8001">8001</th><td></td></tr>
<tr><th id="8002">8002</th><td>  <i>// Find the appropriate table for this asm variant.</i></td></tr>
<tr><th id="8003">8003</th><td>  <em>const</em> MatchEntry *Start, *End;</td></tr>
<tr><th id="8004">8004</th><td>  <b>switch</b> (VariantID) {</td></tr>
<tr><th id="8005">8005</th><td>  <b>default</b>: llvm_unreachable(<q>"invalid variant!"</q>);</td></tr>
<tr><th id="8006">8006</th><td>  <b>case</b> <var>0</var>: Start = std::begin(MatchTable0); End = std::end(MatchTable0); <b>break</b>;</td></tr>
<tr><th id="8007">8007</th><td>  }</td></tr>
<tr><th id="8008">8008</th><td></td></tr>
<tr><th id="8009">8009</th><td>  <b>for</b> (<em>auto</em> I = Start; I &lt; End; I++) {</td></tr>
<tr><th id="8010">8010</th><td>    <i>// Ignore unsupported instructions.</i></td></tr>
<tr><th id="8011">8011</th><td>    <em>const</em> FeatureBitset &amp;RequiredFeatures = FeatureBitsets[I-&gt;RequiredFeaturesIdx];</td></tr>
<tr><th id="8012">8012</th><td>    <b>if</b> ((FBS &amp; RequiredFeatures) != RequiredFeatures)</td></tr>
<tr><th id="8013">8013</th><td>      <b>continue</b>;</td></tr>
<tr><th id="8014">8014</th><td></td></tr>
<tr><th id="8015">8015</th><td>    StringRef T = I-&gt;getMnemonic();</td></tr>
<tr><th id="8016">8016</th><td>    <i>// Avoid recomputing the edit distance for the same string.</i></td></tr>
<tr><th id="8017">8017</th><td>    <b>if</b> (T.equals(Prev))</td></tr>
<tr><th id="8018">8018</th><td>      <b>continue</b>;</td></tr>
<tr><th id="8019">8019</th><td></td></tr>
<tr><th id="8020">8020</th><td>    Prev = T;</td></tr>
<tr><th id="8021">8021</th><td>    <em>unsigned</em> Dist = S.edit_distance(T, <b>false</b>, MaxEditDist);</td></tr>
<tr><th id="8022">8022</th><td>    <b>if</b> (Dist &lt;= MaxEditDist)</td></tr>
<tr><th id="8023">8023</th><td>      Candidates.push_back(T);</td></tr>
<tr><th id="8024">8024</th><td>  }</td></tr>
<tr><th id="8025">8025</th><td></td></tr>
<tr><th id="8026">8026</th><td>  <b>if</b> (Candidates.empty())</td></tr>
<tr><th id="8027">8027</th><td>    <b>return</b> <q>""</q>;</td></tr>
<tr><th id="8028">8028</th><td></td></tr>
<tr><th id="8029">8029</th><td>  std::string Res = <q>", did you mean: "</q>;</td></tr>
<tr><th id="8030">8030</th><td>  <em>unsigned</em> i = <var>0</var>;</td></tr>
<tr><th id="8031">8031</th><td>  <b>for</b> (; i &lt; Candidates.size() - <var>1</var>; i++)</td></tr>
<tr><th id="8032">8032</th><td>    Res += Candidates[i].str() + <q>", "</q>;</td></tr>
<tr><th id="8033">8033</th><td>  <b>return</b> Res + Candidates[i].str() + <q>"?"</q>;</td></tr>
<tr><th id="8034">8034</th><td>}</td></tr>
<tr><th id="8035">8035</th><td></td></tr>
<tr><th id="8036">8036</th><td><u>#<span data-ppcond="7994">endif</span> // GET_MNEMONIC_SPELL_CHECKER</u></td></tr>
<tr><th id="8037">8037</th><td></td></tr>
<tr><th id="8038">8038</th><td></td></tr>
<tr><th id="8039">8039</th><td><u>#<span data-ppcond="8039">ifdef</span> <span class="macro" data-ref="_M/GET_MNEMONIC_CHECKER">GET_MNEMONIC_CHECKER</span></u></td></tr>
<tr><th id="8040">8040</th><td><u>#undef GET_MNEMONIC_CHECKER</u></td></tr>
<tr><th id="8041">8041</th><td></td></tr>
<tr><th id="8042">8042</th><td><em>static</em> <em>bool</em> PPCCheckMnemonic(StringRef Mnemonic,</td></tr>
<tr><th id="8043">8043</th><td>                                <em>const</em> FeatureBitset &amp;AvailableFeatures,</td></tr>
<tr><th id="8044">8044</th><td>                                <em>unsigned</em> VariantID) {</td></tr>
<tr><th id="8045">8045</th><td>  <i>// Process all MnemonicAliases to remap the mnemonic.</i></td></tr>
<tr><th id="8046">8046</th><td>  applyMnemonicAliases(Mnemonic, AvailableFeatures, VariantID);</td></tr>
<tr><th id="8047">8047</th><td></td></tr>
<tr><th id="8048">8048</th><td>  <i>// Find the appropriate table for this asm variant.</i></td></tr>
<tr><th id="8049">8049</th><td>  <em>const</em> MatchEntry *Start, *End;</td></tr>
<tr><th id="8050">8050</th><td>  <b>switch</b> (VariantID) {</td></tr>
<tr><th id="8051">8051</th><td>  <b>default</b>: llvm_unreachable(<q>"invalid variant!"</q>);</td></tr>
<tr><th id="8052">8052</th><td>  <b>case</b> <var>0</var>: Start = std::begin(MatchTable0); End = std::end(MatchTable0); <b>break</b>;</td></tr>
<tr><th id="8053">8053</th><td>  }</td></tr>
<tr><th id="8054">8054</th><td></td></tr>
<tr><th id="8055">8055</th><td>  <i>// Search the table.</i></td></tr>
<tr><th id="8056">8056</th><td>  <em>auto</em> MnemonicRange = std::equal_range(Start, End, Mnemonic, LessOpcode());</td></tr>
<tr><th id="8057">8057</th><td></td></tr>
<tr><th id="8058">8058</th><td>  <b>if</b> (MnemonicRange.first == MnemonicRange.second)</td></tr>
<tr><th id="8059">8059</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="8060">8060</th><td></td></tr>
<tr><th id="8061">8061</th><td>  <b>for</b> (<em>const</em> MatchEntry *it = MnemonicRange.first, *ie = MnemonicRange.second;</td></tr>
<tr><th id="8062">8062</th><td>       it != ie; ++it) {</td></tr>
<tr><th id="8063">8063</th><td>    <em>const</em> FeatureBitset &amp;RequiredFeatures =</td></tr>
<tr><th id="8064">8064</th><td>      FeatureBitsets[it-&gt;RequiredFeaturesIdx];</td></tr>
<tr><th id="8065">8065</th><td>    <b>if</b> ((AvailableFeatures &amp; RequiredFeatures) == RequiredFeatures)</td></tr>
<tr><th id="8066">8066</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="8067">8067</th><td>  }</td></tr>
<tr><th id="8068">8068</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="8069">8069</th><td>}</td></tr>
<tr><th id="8070">8070</th><td></td></tr>
<tr><th id="8071">8071</th><td><u>#<span data-ppcond="8039">endif</span> // GET_MNEMONIC_CHECKER</u></td></tr>
<tr><th id="8072">8072</th><td></td></tr>
<tr><th id="8073">8073</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../../llvm/lib/Target/PowerPC/AsmParser/PPCAsmParser.cpp.html'>llvm/llvm/lib/Target/PowerPC/AsmParser/PPCAsmParser.cpp</a><br/>Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>