Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Tue Dec 18 04:43:34 2018
| Host         : travis-job-8bfc7e88-9983-4049-be9d-83b925289061 running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
---------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: soc_dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 48 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.688        0.000                      0                12447        0.036        0.000                      0                12445        0.264        0.000                       0                  4050  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                ------------         ----------      --------------
clk100               {0.000 5.000}        10.000          100.000         
  soc_pll_clk200     {0.000 2.500}        5.000           200.000         
  soc_pll_fb         {0.000 5.000}        10.000          100.000         
  soc_pll_sys        {0.000 5.000}        10.000          100.000         
  soc_pll_sys4x      {0.000 1.250}        2.500           400.000         
  soc_pll_sys4x_dqs  {0.625 1.875}        2.500           400.000         
sys_clk              {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                                 3.000        0.000                       0                     1  
  soc_pll_clk200           3.036        0.000                      0                   13        0.235        0.000                      0                   13        0.264        0.000                       0                    10  
  soc_pll_fb                                                                                                                                                           8.751        0.000                       0                     2  
  soc_pll_sys                                                                                                                                                          7.845        0.000                       0                     2  
  soc_pll_sys4x                                                                                                                                                        0.345        0.000                       0                    77  
  soc_pll_sys4x_dqs                                                                                                                                                    0.345        0.000                       0                     4  
sys_clk                    0.688        0.000                      0                12432        0.036        0.000                      0                12432        3.750        0.000                       0                  3954  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock      To Clock            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------      --------            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
                soc_pll_clk200        3.642        0.000                      0                    1                                                                        
                sys_clk               2.366        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  soc_pll_clk200
  To Clock:  soc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        3.036ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.235ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.036ns  (required time - arrival time)
  Source:                 soc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.988ns  (logic 0.642ns (32.294%)  route 1.346ns (67.706%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.993ns = ( 10.993 - 5.000 ) 
    Source Clock Delay      (SCD):    6.344ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.725    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.813 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.713     4.526    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.622 r  BUFG_3/O
                         net (fo=8, routed)           1.721     6.344    clk200_clk
    SLICE_X88Y68         FDSE                                         r  soc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y68         FDSE (Prop_fdse_C_Q)         0.518     6.862 f  soc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.346     8.208    soc_reset_counter[0]
    SLICE_X88Y68         LUT1 (Prop_lut1_I0_O)        0.124     8.332 r  soc_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     8.332    soc_reset_counter0[0]
    SLICE_X88Y68         FDSE                                         r  soc_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    F4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         1.401     6.401 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.582    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.665 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.634     9.299    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.390 r  BUFG_3/O
                         net (fo=8, routed)           1.602    10.993    clk200_clk
    SLICE_X88Y68         FDSE                                         r  soc_reset_counter_reg[0]/C
                         clock pessimism              0.351    11.344    
                         clock uncertainty           -0.053    11.291    
    SLICE_X88Y68         FDSE (Setup_fdse_C_D)        0.077    11.368    soc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.368    
                         arrival time                          -8.332    
  -------------------------------------------------------------------
                         slack                                  3.036    

Slack (MET) :             3.043ns  (required time - arrival time)
  Source:                 soc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.985ns  (logic 0.642ns (32.343%)  route 1.343ns (67.657%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.993ns = ( 10.993 - 5.000 ) 
    Source Clock Delay      (SCD):    6.344ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.725    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.813 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.713     4.526    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.622 r  BUFG_3/O
                         net (fo=8, routed)           1.721     6.344    clk200_clk
    SLICE_X88Y68         FDSE                                         r  soc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y68         FDSE (Prop_fdse_C_Q)         0.518     6.862 r  soc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.343     8.205    soc_reset_counter[0]
    SLICE_X88Y68         LUT3 (Prop_lut3_I1_O)        0.124     8.329 r  soc_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     8.329    soc_reset_counter[2]_i_1_n_0
    SLICE_X88Y68         FDSE                                         r  soc_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    F4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         1.401     6.401 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.582    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.665 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.634     9.299    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.390 r  BUFG_3/O
                         net (fo=8, routed)           1.602    10.993    clk200_clk
    SLICE_X88Y68         FDSE                                         r  soc_reset_counter_reg[2]/C
                         clock pessimism              0.351    11.344    
                         clock uncertainty           -0.053    11.291    
    SLICE_X88Y68         FDSE (Setup_fdse_C_D)        0.081    11.372    soc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.372    
                         arrival time                          -8.329    
  -------------------------------------------------------------------
                         slack                                  3.043    

Slack (MET) :             3.051ns  (required time - arrival time)
  Source:                 soc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        2.014ns  (logic 0.668ns (33.168%)  route 1.346ns (66.832%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.993ns = ( 10.993 - 5.000 ) 
    Source Clock Delay      (SCD):    6.344ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.725    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.813 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.713     4.526    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.622 r  BUFG_3/O
                         net (fo=8, routed)           1.721     6.344    clk200_clk
    SLICE_X88Y68         FDSE                                         r  soc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y68         FDSE (Prop_fdse_C_Q)         0.518     6.862 r  soc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.346     8.208    soc_reset_counter[0]
    SLICE_X88Y68         LUT2 (Prop_lut2_I0_O)        0.150     8.358 r  soc_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     8.358    soc_reset_counter[1]_i_1_n_0
    SLICE_X88Y68         FDSE                                         r  soc_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    F4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         1.401     6.401 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.582    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.665 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.634     9.299    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.390 r  BUFG_3/O
                         net (fo=8, routed)           1.602    10.993    clk200_clk
    SLICE_X88Y68         FDSE                                         r  soc_reset_counter_reg[1]/C
                         clock pessimism              0.351    11.344    
                         clock uncertainty           -0.053    11.291    
    SLICE_X88Y68         FDSE (Setup_fdse_C_D)        0.118    11.409    soc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.409    
                         arrival time                          -8.358    
  -------------------------------------------------------------------
                         slack                                  3.051    

Slack (MET) :             3.054ns  (required time - arrival time)
  Source:                 soc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        2.011ns  (logic 0.668ns (33.218%)  route 1.343ns (66.782%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.993ns = ( 10.993 - 5.000 ) 
    Source Clock Delay      (SCD):    6.344ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.725    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.813 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.713     4.526    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.622 r  BUFG_3/O
                         net (fo=8, routed)           1.721     6.344    clk200_clk
    SLICE_X88Y68         FDSE                                         r  soc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y68         FDSE (Prop_fdse_C_Q)         0.518     6.862 r  soc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.343     8.205    soc_reset_counter[0]
    SLICE_X88Y68         LUT4 (Prop_lut4_I1_O)        0.150     8.355 r  soc_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     8.355    soc_reset_counter[3]_i_2_n_0
    SLICE_X88Y68         FDSE                                         r  soc_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    F4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         1.401     6.401 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.582    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.665 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.634     9.299    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.390 r  BUFG_3/O
                         net (fo=8, routed)           1.602    10.993    clk200_clk
    SLICE_X88Y68         FDSE                                         r  soc_reset_counter_reg[3]/C
                         clock pessimism              0.351    11.344    
                         clock uncertainty           -0.053    11.291    
    SLICE_X88Y68         FDSE (Setup_fdse_C_D)        0.118    11.409    soc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.409    
                         arrival time                          -8.355    
  -------------------------------------------------------------------
                         slack                                  3.054    

Slack (MET) :             3.064ns  (required time - arrival time)
  Source:                 soc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.715ns  (logic 0.642ns (37.441%)  route 1.073ns (62.559%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.993ns = ( 10.993 - 5.000 ) 
    Source Clock Delay      (SCD):    6.344ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.725    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.813 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.713     4.526    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.622 r  BUFG_3/O
                         net (fo=8, routed)           1.721     6.344    clk200_clk
    SLICE_X88Y68         FDSE                                         r  soc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y68         FDSE (Prop_fdse_C_Q)         0.518     6.862 r  soc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.883     7.745    soc_reset_counter[2]
    SLICE_X88Y68         LUT4 (Prop_lut4_I2_O)        0.124     7.869 r  soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     8.058    soc_reset_counter[3]_i_1_n_0
    SLICE_X88Y68         FDSE                                         r  soc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    F4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         1.401     6.401 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.582    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.665 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.634     9.299    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.390 r  BUFG_3/O
                         net (fo=8, routed)           1.602    10.993    clk200_clk
    SLICE_X88Y68         FDSE                                         r  soc_reset_counter_reg[0]/C
                         clock pessimism              0.351    11.344    
                         clock uncertainty           -0.053    11.291    
    SLICE_X88Y68         FDSE (Setup_fdse_C_CE)      -0.169    11.122    soc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.122    
                         arrival time                          -8.058    
  -------------------------------------------------------------------
                         slack                                  3.064    

Slack (MET) :             3.064ns  (required time - arrival time)
  Source:                 soc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.715ns  (logic 0.642ns (37.441%)  route 1.073ns (62.559%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.993ns = ( 10.993 - 5.000 ) 
    Source Clock Delay      (SCD):    6.344ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.725    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.813 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.713     4.526    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.622 r  BUFG_3/O
                         net (fo=8, routed)           1.721     6.344    clk200_clk
    SLICE_X88Y68         FDSE                                         r  soc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y68         FDSE (Prop_fdse_C_Q)         0.518     6.862 r  soc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.883     7.745    soc_reset_counter[2]
    SLICE_X88Y68         LUT4 (Prop_lut4_I2_O)        0.124     7.869 r  soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     8.058    soc_reset_counter[3]_i_1_n_0
    SLICE_X88Y68         FDSE                                         r  soc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    F4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         1.401     6.401 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.582    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.665 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.634     9.299    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.390 r  BUFG_3/O
                         net (fo=8, routed)           1.602    10.993    clk200_clk
    SLICE_X88Y68         FDSE                                         r  soc_reset_counter_reg[1]/C
                         clock pessimism              0.351    11.344    
                         clock uncertainty           -0.053    11.291    
    SLICE_X88Y68         FDSE (Setup_fdse_C_CE)      -0.169    11.122    soc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.122    
                         arrival time                          -8.058    
  -------------------------------------------------------------------
                         slack                                  3.064    

Slack (MET) :             3.064ns  (required time - arrival time)
  Source:                 soc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.715ns  (logic 0.642ns (37.441%)  route 1.073ns (62.559%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.993ns = ( 10.993 - 5.000 ) 
    Source Clock Delay      (SCD):    6.344ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.725    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.813 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.713     4.526    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.622 r  BUFG_3/O
                         net (fo=8, routed)           1.721     6.344    clk200_clk
    SLICE_X88Y68         FDSE                                         r  soc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y68         FDSE (Prop_fdse_C_Q)         0.518     6.862 r  soc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.883     7.745    soc_reset_counter[2]
    SLICE_X88Y68         LUT4 (Prop_lut4_I2_O)        0.124     7.869 r  soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     8.058    soc_reset_counter[3]_i_1_n_0
    SLICE_X88Y68         FDSE                                         r  soc_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    F4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         1.401     6.401 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.582    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.665 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.634     9.299    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.390 r  BUFG_3/O
                         net (fo=8, routed)           1.602    10.993    clk200_clk
    SLICE_X88Y68         FDSE                                         r  soc_reset_counter_reg[2]/C
                         clock pessimism              0.351    11.344    
                         clock uncertainty           -0.053    11.291    
    SLICE_X88Y68         FDSE (Setup_fdse_C_CE)      -0.169    11.122    soc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.122    
                         arrival time                          -8.058    
  -------------------------------------------------------------------
                         slack                                  3.064    

Slack (MET) :             3.064ns  (required time - arrival time)
  Source:                 soc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.715ns  (logic 0.642ns (37.441%)  route 1.073ns (62.559%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.993ns = ( 10.993 - 5.000 ) 
    Source Clock Delay      (SCD):    6.344ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.725    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.813 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.713     4.526    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.622 r  BUFG_3/O
                         net (fo=8, routed)           1.721     6.344    clk200_clk
    SLICE_X88Y68         FDSE                                         r  soc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y68         FDSE (Prop_fdse_C_Q)         0.518     6.862 r  soc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.883     7.745    soc_reset_counter[2]
    SLICE_X88Y68         LUT4 (Prop_lut4_I2_O)        0.124     7.869 r  soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     8.058    soc_reset_counter[3]_i_1_n_0
    SLICE_X88Y68         FDSE                                         r  soc_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    F4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         1.401     6.401 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.582    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.665 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.634     9.299    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.390 r  BUFG_3/O
                         net (fo=8, routed)           1.602    10.993    clk200_clk
    SLICE_X88Y68         FDSE                                         r  soc_reset_counter_reg[3]/C
                         clock pessimism              0.351    11.344    
                         clock uncertainty           -0.053    11.291    
    SLICE_X88Y68         FDSE (Setup_fdse_C_CE)      -0.169    11.122    soc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.122    
                         arrival time                          -8.058    
  -------------------------------------------------------------------
                         slack                                  3.064    

Slack (MET) :             3.118ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.112ns  (logic 0.478ns (42.985%)  route 0.634ns (57.015%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.993ns = ( 10.993 - 5.000 ) 
    Source Clock Delay      (SCD):    6.342ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.725    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.813 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.713     4.526    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.622 r  BUFG_3/O
                         net (fo=8, routed)           1.719     6.342    clk200_clk
    SLICE_X88Y70         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y70         FDPE (Prop_fdpe_C_Q)         0.478     6.820 r  FDPE_3/Q
                         net (fo=5, routed)           0.634     7.454    clk200_rst
    SLICE_X88Y68         FDSE                                         r  soc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    F4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         1.401     6.401 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.582    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.665 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.634     9.299    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.390 r  BUFG_3/O
                         net (fo=8, routed)           1.602    10.993    clk200_clk
    SLICE_X88Y68         FDSE                                         r  soc_reset_counter_reg[0]/C
                         clock pessimism              0.327    11.320    
                         clock uncertainty           -0.053    11.267    
    SLICE_X88Y68         FDSE (Setup_fdse_C_S)       -0.695    10.572    soc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.572    
                         arrival time                          -7.454    
  -------------------------------------------------------------------
                         slack                                  3.118    

Slack (MET) :             3.118ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.112ns  (logic 0.478ns (42.985%)  route 0.634ns (57.015%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.993ns = ( 10.993 - 5.000 ) 
    Source Clock Delay      (SCD):    6.342ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.725    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.813 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.713     4.526    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.622 r  BUFG_3/O
                         net (fo=8, routed)           1.719     6.342    clk200_clk
    SLICE_X88Y70         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y70         FDPE (Prop_fdpe_C_Q)         0.478     6.820 r  FDPE_3/Q
                         net (fo=5, routed)           0.634     7.454    clk200_rst
    SLICE_X88Y68         FDSE                                         r  soc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    F4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         1.401     6.401 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.582    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.665 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.634     9.299    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.390 r  BUFG_3/O
                         net (fo=8, routed)           1.602    10.993    clk200_clk
    SLICE_X88Y68         FDSE                                         r  soc_reset_counter_reg[1]/C
                         clock pessimism              0.327    11.320    
                         clock uncertainty           -0.053    11.267    
    SLICE_X88Y68         FDSE (Setup_fdse_C_S)       -0.695    10.572    soc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.572    
                         arrival time                          -7.454    
  -------------------------------------------------------------------
                         slack                                  3.118    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.246ns (66.568%)  route 0.124ns (33.432%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.680    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.730 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.514     1.244    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.270 r  BUFG_3/O
                         net (fo=8, routed)           0.598     1.867    clk200_clk
    SLICE_X88Y70         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y70         FDPE (Prop_fdpe_C_Q)         0.148     2.015 r  FDPE_3/Q
                         net (fo=5, routed)           0.124     2.139    clk200_rst
    SLICE_X88Y69         LUT6 (Prop_lut6_I5_O)        0.098     2.237 r  soc_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     2.237    soc_ic_reset_i_1_n_0
    SLICE_X88Y69         FDRE                                         r  soc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.909    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.962 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.560     1.521    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.550 r  BUFG_3/O
                         net (fo=8, routed)           0.869     2.419    clk200_clk
    SLICE_X88Y69         FDRE                                         r  soc_ic_reset_reg/C
                         clock pessimism             -0.536     1.882    
    SLICE_X88Y69         FDRE (Hold_fdre_C_D)         0.120     2.002    soc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -2.002    
                         arrival time                           2.237    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 soc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.212ns (54.781%)  route 0.175ns (45.219%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.680    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.730 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.514     1.244    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.270 r  BUFG_3/O
                         net (fo=8, routed)           0.600     1.869    clk200_clk
    SLICE_X88Y68         FDSE                                         r  soc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y68         FDSE (Prop_fdse_C_Q)         0.164     2.033 r  soc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.175     2.208    soc_reset_counter[2]
    SLICE_X88Y68         LUT4 (Prop_lut4_I0_O)        0.048     2.256 r  soc_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.256    soc_reset_counter[3]_i_2_n_0
    SLICE_X88Y68         FDSE                                         r  soc_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.909    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.962 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.560     1.521    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.550 r  BUFG_3/O
                         net (fo=8, routed)           0.870     2.420    clk200_clk
    SLICE_X88Y68         FDSE                                         r  soc_reset_counter_reg[3]/C
                         clock pessimism             -0.550     1.869    
    SLICE_X88Y68         FDSE (Hold_fdse_C_D)         0.131     2.000    soc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.000    
                         arrival time                           2.256    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 soc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.428%)  route 0.175ns (45.572%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.680    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.730 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.514     1.244    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.270 r  BUFG_3/O
                         net (fo=8, routed)           0.600     1.869    clk200_clk
    SLICE_X88Y68         FDSE                                         r  soc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y68         FDSE (Prop_fdse_C_Q)         0.164     2.033 r  soc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.175     2.208    soc_reset_counter[2]
    SLICE_X88Y68         LUT3 (Prop_lut3_I2_O)        0.045     2.253 r  soc_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.253    soc_reset_counter[2]_i_1_n_0
    SLICE_X88Y68         FDSE                                         r  soc_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.909    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.962 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.560     1.521    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.550 r  BUFG_3/O
                         net (fo=8, routed)           0.870     2.420    clk200_clk
    SLICE_X88Y68         FDSE                                         r  soc_reset_counter_reg[2]/C
                         clock pessimism             -0.550     1.869    
    SLICE_X88Y68         FDSE (Hold_fdse_C_D)         0.121     1.990    soc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.990    
                         arrival time                           2.253    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.148ns (38.044%)  route 0.241ns (61.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.680    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.730 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.514     1.244    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.270 r  BUFG_3/O
                         net (fo=8, routed)           0.598     1.867    clk200_clk
    SLICE_X88Y70         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y70         FDPE (Prop_fdpe_C_Q)         0.148     2.015 r  FDPE_3/Q
                         net (fo=5, routed)           0.241     2.256    clk200_rst
    SLICE_X88Y68         FDSE                                         r  soc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.909    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.962 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.560     1.521    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.550 r  BUFG_3/O
                         net (fo=8, routed)           0.870     2.420    clk200_clk
    SLICE_X88Y68         FDSE                                         r  soc_reset_counter_reg[0]/C
                         clock pessimism             -0.536     1.883    
    SLICE_X88Y68         FDSE (Hold_fdse_C_S)        -0.044     1.839    soc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           2.256    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.148ns (38.044%)  route 0.241ns (61.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.680    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.730 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.514     1.244    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.270 r  BUFG_3/O
                         net (fo=8, routed)           0.598     1.867    clk200_clk
    SLICE_X88Y70         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y70         FDPE (Prop_fdpe_C_Q)         0.148     2.015 r  FDPE_3/Q
                         net (fo=5, routed)           0.241     2.256    clk200_rst
    SLICE_X88Y68         FDSE                                         r  soc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.909    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.962 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.560     1.521    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.550 r  BUFG_3/O
                         net (fo=8, routed)           0.870     2.420    clk200_clk
    SLICE_X88Y68         FDSE                                         r  soc_reset_counter_reg[1]/C
                         clock pessimism             -0.536     1.883    
    SLICE_X88Y68         FDSE (Hold_fdse_C_S)        -0.044     1.839    soc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           2.256    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.148ns (38.044%)  route 0.241ns (61.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.680    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.730 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.514     1.244    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.270 r  BUFG_3/O
                         net (fo=8, routed)           0.598     1.867    clk200_clk
    SLICE_X88Y70         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y70         FDPE (Prop_fdpe_C_Q)         0.148     2.015 r  FDPE_3/Q
                         net (fo=5, routed)           0.241     2.256    clk200_rst
    SLICE_X88Y68         FDSE                                         r  soc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.909    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.962 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.560     1.521    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.550 r  BUFG_3/O
                         net (fo=8, routed)           0.870     2.420    clk200_clk
    SLICE_X88Y68         FDSE                                         r  soc_reset_counter_reg[2]/C
                         clock pessimism             -0.536     1.883    
    SLICE_X88Y68         FDSE (Hold_fdse_C_S)        -0.044     1.839    soc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           2.256    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.148ns (38.044%)  route 0.241ns (61.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.680    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.730 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.514     1.244    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.270 r  BUFG_3/O
                         net (fo=8, routed)           0.598     1.867    clk200_clk
    SLICE_X88Y70         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y70         FDPE (Prop_fdpe_C_Q)         0.148     2.015 r  FDPE_3/Q
                         net (fo=5, routed)           0.241     2.256    clk200_rst
    SLICE_X88Y68         FDSE                                         r  soc_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.909    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.962 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.560     1.521    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.550 r  BUFG_3/O
                         net (fo=8, routed)           0.870     2.420    clk200_clk
    SLICE_X88Y68         FDSE                                         r  soc_reset_counter_reg[3]/C
                         clock pessimism             -0.536     1.883    
    SLICE_X88Y68         FDSE (Hold_fdse_C_S)        -0.044     1.839    soc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           2.256    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 soc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.247ns (57.932%)  route 0.179ns (42.068%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.680    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.730 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.514     1.244    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.270 r  BUFG_3/O
                         net (fo=8, routed)           0.600     1.869    clk200_clk
    SLICE_X88Y68         FDSE                                         r  soc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y68         FDSE (Prop_fdse_C_Q)         0.148     2.017 r  soc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.124     2.141    soc_reset_counter[3]
    SLICE_X88Y68         LUT4 (Prop_lut4_I3_O)        0.099     2.240 r  soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.296    soc_reset_counter[3]_i_1_n_0
    SLICE_X88Y68         FDSE                                         r  soc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.909    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.962 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.560     1.521    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.550 r  BUFG_3/O
                         net (fo=8, routed)           0.870     2.420    clk200_clk
    SLICE_X88Y68         FDSE                                         r  soc_reset_counter_reg[0]/C
                         clock pessimism             -0.550     1.869    
    SLICE_X88Y68         FDSE (Hold_fdse_C_CE)       -0.016     1.853    soc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.296    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 soc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.247ns (57.932%)  route 0.179ns (42.068%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.680    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.730 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.514     1.244    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.270 r  BUFG_3/O
                         net (fo=8, routed)           0.600     1.869    clk200_clk
    SLICE_X88Y68         FDSE                                         r  soc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y68         FDSE (Prop_fdse_C_Q)         0.148     2.017 r  soc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.124     2.141    soc_reset_counter[3]
    SLICE_X88Y68         LUT4 (Prop_lut4_I3_O)        0.099     2.240 r  soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.296    soc_reset_counter[3]_i_1_n_0
    SLICE_X88Y68         FDSE                                         r  soc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.909    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.962 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.560     1.521    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.550 r  BUFG_3/O
                         net (fo=8, routed)           0.870     2.420    clk200_clk
    SLICE_X88Y68         FDSE                                         r  soc_reset_counter_reg[1]/C
                         clock pessimism             -0.550     1.869    
    SLICE_X88Y68         FDSE (Hold_fdse_C_CE)       -0.016     1.853    soc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.296    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 soc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.247ns (57.932%)  route 0.179ns (42.068%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.680    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.730 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.514     1.244    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.270 r  BUFG_3/O
                         net (fo=8, routed)           0.600     1.869    clk200_clk
    SLICE_X88Y68         FDSE                                         r  soc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y68         FDSE (Prop_fdse_C_Q)         0.148     2.017 r  soc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.124     2.141    soc_reset_counter[3]
    SLICE_X88Y68         LUT4 (Prop_lut4_I3_O)        0.099     2.240 r  soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.296    soc_reset_counter[3]_i_1_n_0
    SLICE_X88Y68         FDSE                                         r  soc_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.909    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.962 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.560     1.521    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.550 r  BUFG_3/O
                         net (fo=8, routed)           0.870     2.420    clk200_clk
    SLICE_X88Y68         FDSE                                         r  soc_reset_counter_reg[2]/C
                         clock pessimism             -0.550     1.869    
    SLICE_X88Y68         FDSE (Hold_fdse_C_CE)       -0.016     1.853    soc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.296    
  -------------------------------------------------------------------
                         slack                                  0.442    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y18   BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X88Y70     FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X88Y70     FDPE_3/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X88Y69     soc_ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y68     soc_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y68     soc_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y68     soc_reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y68     soc_reset_counter_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2   PLLE2_BASE/CLKOUT3
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X88Y69     soc_ic_reset_reg/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y68     soc_reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y68     soc_reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y68     soc_reset_counter_reg[2]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y68     soc_reset_counter_reg[3]/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X88Y70     FDPE_2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X88Y70     FDPE_3/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X88Y69     soc_ic_reset_reg/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y68     soc_reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y68     soc_reset_counter_reg[1]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X88Y70     FDPE_2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X88Y70     FDPE_3/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X88Y69     soc_ic_reset_reg/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y68     soc_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y68     soc_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y68     soc_reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y68     soc_reset_counter_reg[3]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X88Y70     FDPE_2/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X88Y70     FDPE_3/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X88Y69     soc_ic_reset_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  soc_pll_fb
  To Clock:  soc_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  soc_pll_sys
  To Clock:  soc_pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  soc_pll_sys4x
  To Clock:  soc_pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y17  BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y54    ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y54    ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y59    ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y59    ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y80    ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y80    ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y84    ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y84    ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y79    ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  soc_pll_sys4x_dqs
  To Clock:  soc_pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y19  BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y58    OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y82    OSERDESE2_28/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.688ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.688ns  (required time - arrival time)
  Source:                 soc_basesoc_uart_tx_pending_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.719ns  (logic 1.644ns (18.855%)  route 7.075ns (81.145%))
  Logic Levels:           8  (LUT3=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.553ns = ( 11.553 - 10.000 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3955, routed)        1.618     1.618    sys_clk
    SLICE_X63Y71         FDRE                                         r  soc_basesoc_uart_tx_pending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y71         FDRE (Prop_fdre_C_Q)         0.456     2.074 f  soc_basesoc_uart_tx_pending_reg/Q
                         net (fo=4, routed)           0.831     2.906    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/soc_basesoc_uart_tx_pending
    SLICE_X62Y69         LUT4 (Prop_lut4_I0_O)        0.124     3.030 f  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_5/O
                         net (fo=1, routed)           0.871     3.900    lm32_cpu/interrupt_unit/soc_basesoc_lm32_interrupt[1]
    SLICE_X60Y62         LUT6 (Prop_lut6_I5_O)        0.124     4.024 r  lm32_cpu/interrupt_unit/pc_m[31]_i_2/O
                         net (fo=4, routed)           0.528     4.552    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ie_reg
    SLICE_X62Y62         LUT5 (Prop_lut5_I2_O)        0.124     4.676 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_1/O
                         net (fo=182, routed)         0.626     5.302    lm32_cpu/load_store_unit/dcache/E[0]
    SLICE_X63Y62         LUT6 (Prop_lut6_I0_O)        0.124     5.426 r  lm32_cpu/load_store_unit/dcache/pc_x[31]_i_3/O
                         net (fo=7, routed)           0.433     5.859    lm32_cpu/load_store_unit/dcache/pc_x[31]_i_3_n_0
    SLICE_X63Y62         LUT4 (Prop_lut4_I0_O)        0.118     5.977 r  lm32_cpu/load_store_unit/dcache/pc_f[31]_i_3/O
                         net (fo=36, routed)          1.045     7.022    lm32_cpu/load_store_unit/dcache/pc_f_reg[2]
    SLICE_X73Y61         LUT3 (Prop_lut3_I0_O)        0.326     7.348 r  lm32_cpu/load_store_unit/dcache/b[31]_i_4/O
                         net (fo=3, routed)           0.834     8.182    lm32_cpu/instruction_unit/refill_request_reg
    SLICE_X64Y59         LUT5 (Prop_lut5_I4_O)        0.124     8.306 r  lm32_cpu/instruction_unit/mem_reg_i_12/O
                         net (fo=156, routed)         0.909     9.215    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/load_x_reg
    SLICE_X73Y55         LUT3 (Prop_lut3_I1_O)        0.124     9.339 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg_i_7__2/O
                         net (fo=2, routed)           0.999    10.338    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ADDRBWRADDR[1]
    RAMB18_X1Y22         RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3955, routed)        1.553    11.553    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/out
    RAMB18_X1Y22         RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
                         clock pessimism              0.096    11.649    
                         clock uncertainty           -0.057    11.592    
    RAMB18_X1Y22         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    11.026    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         11.026    
                         arrival time                         -10.338    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.706ns  (required time - arrival time)
  Source:                 soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.004ns  (logic 2.376ns (26.388%)  route 6.628ns (73.612%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 11.510 - 10.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3955, routed)        1.634     1.634    sys_clk
    SLICE_X68Y98         FDRE                                         r  soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y98         FDRE (Prop_fdre_C_Q)         0.456     2.090 r  soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[7]/Q
                         net (fo=5, routed)           0.999     3.089    p_0_in6_in[0]
    SLICE_X68Y99         LUT6 (Prop_lut6_I0_O)        0.124     3.213 r  vns_bankmachine3_state[1]_i_9/O
                         net (fo=1, routed)           0.000     3.213    vns_bankmachine3_state[1]_i_9_n_0
    SLICE_X68Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.745 r  vns_bankmachine3_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.001     3.746    vns_bankmachine3_state_reg[1]_i_4_n_0
    SLICE_X68Y100        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.017 f  vns_bankmachine3_state_reg[1]_i_3/CO[0]
                         net (fo=5, routed)           1.174     5.191    soc_basesoc_sdram_bankmachine3_row_hit
    SLICE_X81Y99         LUT5 (Prop_lut5_I0_O)        0.373     5.564 r  soc_basesoc_sdram_tfawcon_window[0]_i_11/O
                         net (fo=3, routed)           0.589     6.153    soc_basesoc_sdram_tfawcon_window[0]_i_11_n_0
    SLICE_X81Y95         LUT6 (Prop_lut6_I2_O)        0.124     6.277 f  soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_7/O
                         net (fo=11, routed)          0.978     7.254    soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_7_n_0
    SLICE_X82Y92         LUT6 (Prop_lut6_I0_O)        0.124     7.378 f  soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_4/O
                         net (fo=6, routed)           0.549     7.927    soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_4_n_0
    SLICE_X81Y91         LUT4 (Prop_lut4_I2_O)        0.124     8.051 f  soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2/O
                         net (fo=50, routed)          0.875     8.926    soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X75Y90         LUT6 (Prop_lut6_I4_O)        0.124     9.050 r  soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]_i_2/O
                         net (fo=4, routed)           0.934     9.984    lm32_cpu/load_store_unit/soc_basesoc_sdram_choose_req_grant_reg[1]
    SLICE_X69Y89         LUT2 (Prop_lut2_I1_O)        0.124    10.108 r  lm32_cpu/load_store_unit/soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[3]_i_1/O
                         net (fo=4, routed)           0.531    10.638    lm32_cpu_n_125
    SLICE_X68Y89         FDRE                                         r  soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3955, routed)        1.510    11.510    sys_clk
    SLICE_X68Y89         FDRE                                         r  soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_reg[0]/C
                         clock pessimism              0.096    11.606    
                         clock uncertainty           -0.057    11.550    
    SLICE_X68Y89         FDRE (Setup_fdre_C_CE)      -0.205    11.345    soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_reg[0]
  -------------------------------------------------------------------
                         required time                         11.345    
                         arrival time                         -10.638    
  -------------------------------------------------------------------
                         slack                                  0.706    

Slack (MET) :             0.706ns  (required time - arrival time)
  Source:                 soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.004ns  (logic 2.376ns (26.388%)  route 6.628ns (73.612%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 11.510 - 10.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3955, routed)        1.634     1.634    sys_clk
    SLICE_X68Y98         FDRE                                         r  soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y98         FDRE (Prop_fdre_C_Q)         0.456     2.090 r  soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[7]/Q
                         net (fo=5, routed)           0.999     3.089    p_0_in6_in[0]
    SLICE_X68Y99         LUT6 (Prop_lut6_I0_O)        0.124     3.213 r  vns_bankmachine3_state[1]_i_9/O
                         net (fo=1, routed)           0.000     3.213    vns_bankmachine3_state[1]_i_9_n_0
    SLICE_X68Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.745 r  vns_bankmachine3_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.001     3.746    vns_bankmachine3_state_reg[1]_i_4_n_0
    SLICE_X68Y100        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.017 f  vns_bankmachine3_state_reg[1]_i_3/CO[0]
                         net (fo=5, routed)           1.174     5.191    soc_basesoc_sdram_bankmachine3_row_hit
    SLICE_X81Y99         LUT5 (Prop_lut5_I0_O)        0.373     5.564 r  soc_basesoc_sdram_tfawcon_window[0]_i_11/O
                         net (fo=3, routed)           0.589     6.153    soc_basesoc_sdram_tfawcon_window[0]_i_11_n_0
    SLICE_X81Y95         LUT6 (Prop_lut6_I2_O)        0.124     6.277 f  soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_7/O
                         net (fo=11, routed)          0.978     7.254    soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_7_n_0
    SLICE_X82Y92         LUT6 (Prop_lut6_I0_O)        0.124     7.378 f  soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_4/O
                         net (fo=6, routed)           0.549     7.927    soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_4_n_0
    SLICE_X81Y91         LUT4 (Prop_lut4_I2_O)        0.124     8.051 f  soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2/O
                         net (fo=50, routed)          0.875     8.926    soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X75Y90         LUT6 (Prop_lut6_I4_O)        0.124     9.050 r  soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]_i_2/O
                         net (fo=4, routed)           0.934     9.984    lm32_cpu/load_store_unit/soc_basesoc_sdram_choose_req_grant_reg[1]
    SLICE_X69Y89         LUT2 (Prop_lut2_I1_O)        0.124    10.108 r  lm32_cpu/load_store_unit/soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[3]_i_1/O
                         net (fo=4, routed)           0.531    10.638    lm32_cpu_n_125
    SLICE_X68Y89         FDRE                                         r  soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3955, routed)        1.510    11.510    sys_clk
    SLICE_X68Y89         FDRE                                         r  soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_reg[1]/C
                         clock pessimism              0.096    11.606    
                         clock uncertainty           -0.057    11.550    
    SLICE_X68Y89         FDRE (Setup_fdre_C_CE)      -0.205    11.345    soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_reg[1]
  -------------------------------------------------------------------
                         required time                         11.345    
                         arrival time                         -10.638    
  -------------------------------------------------------------------
                         slack                                  0.706    

Slack (MET) :             0.738ns  (required time - arrival time)
  Source:                 soc_basesoc_uart_tx_pending_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.738ns  (logic 1.644ns (18.815%)  route 7.094ns (81.185%))
  Logic Levels:           8  (LUT3=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.638ns = ( 11.638 - 10.000 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3955, routed)        1.618     1.618    sys_clk
    SLICE_X63Y71         FDRE                                         r  soc_basesoc_uart_tx_pending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y71         FDRE (Prop_fdre_C_Q)         0.456     2.074 f  soc_basesoc_uart_tx_pending_reg/Q
                         net (fo=4, routed)           0.831     2.906    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/soc_basesoc_uart_tx_pending
    SLICE_X62Y69         LUT4 (Prop_lut4_I0_O)        0.124     3.030 f  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_5/O
                         net (fo=1, routed)           0.871     3.900    lm32_cpu/interrupt_unit/soc_basesoc_lm32_interrupt[1]
    SLICE_X60Y62         LUT6 (Prop_lut6_I5_O)        0.124     4.024 r  lm32_cpu/interrupt_unit/pc_m[31]_i_2/O
                         net (fo=4, routed)           0.528     4.552    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ie_reg
    SLICE_X62Y62         LUT5 (Prop_lut5_I2_O)        0.124     4.676 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_1/O
                         net (fo=182, routed)         0.626     5.302    lm32_cpu/load_store_unit/dcache/E[0]
    SLICE_X63Y62         LUT6 (Prop_lut6_I0_O)        0.124     5.426 r  lm32_cpu/load_store_unit/dcache/pc_x[31]_i_3/O
                         net (fo=7, routed)           0.433     5.859    lm32_cpu/load_store_unit/dcache/pc_x[31]_i_3_n_0
    SLICE_X63Y62         LUT4 (Prop_lut4_I0_O)        0.118     5.977 r  lm32_cpu/load_store_unit/dcache/pc_f[31]_i_3/O
                         net (fo=36, routed)          1.045     7.022    lm32_cpu/load_store_unit/dcache/pc_f_reg[2]
    SLICE_X73Y61         LUT3 (Prop_lut3_I0_O)        0.326     7.348 r  lm32_cpu/load_store_unit/dcache/b[31]_i_4/O
                         net (fo=3, routed)           0.834     8.182    lm32_cpu/instruction_unit/refill_request_reg
    SLICE_X64Y59         LUT5 (Prop_lut5_I4_O)        0.124     8.306 r  lm32_cpu/instruction_unit/mem_reg_i_12/O
                         net (fo=156, routed)         1.178     9.484    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/load_x_reg
    SLICE_X75Y55         LUT3 (Prop_lut3_I1_O)        0.124     9.608 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg_i_10/O
                         net (fo=1, routed)           0.748    10.356    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg_i_10_n_0
    RAMB36_X2Y11         RAMB36E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3955, routed)        1.638    11.638    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/out
    RAMB36_X2Y11         RAMB36E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.079    11.717    
                         clock uncertainty           -0.057    11.660    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    11.094    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         11.094    
                         arrival time                         -10.356    
  -------------------------------------------------------------------
                         slack                                  0.738    

Slack (MET) :             0.739ns  (required time - arrival time)
  Source:                 soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.007ns  (logic 2.376ns (26.379%)  route 6.631ns (73.621%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 11.510 - 10.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3955, routed)        1.634     1.634    sys_clk
    SLICE_X68Y98         FDRE                                         r  soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y98         FDRE (Prop_fdre_C_Q)         0.456     2.090 r  soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[7]/Q
                         net (fo=5, routed)           0.999     3.089    p_0_in6_in[0]
    SLICE_X68Y99         LUT6 (Prop_lut6_I0_O)        0.124     3.213 r  vns_bankmachine3_state[1]_i_9/O
                         net (fo=1, routed)           0.000     3.213    vns_bankmachine3_state[1]_i_9_n_0
    SLICE_X68Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.745 r  vns_bankmachine3_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.001     3.746    vns_bankmachine3_state_reg[1]_i_4_n_0
    SLICE_X68Y100        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.017 f  vns_bankmachine3_state_reg[1]_i_3/CO[0]
                         net (fo=5, routed)           1.174     5.191    soc_basesoc_sdram_bankmachine3_row_hit
    SLICE_X81Y99         LUT5 (Prop_lut5_I0_O)        0.373     5.564 r  soc_basesoc_sdram_tfawcon_window[0]_i_11/O
                         net (fo=3, routed)           0.589     6.153    soc_basesoc_sdram_tfawcon_window[0]_i_11_n_0
    SLICE_X81Y95         LUT6 (Prop_lut6_I2_O)        0.124     6.277 f  soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_7/O
                         net (fo=11, routed)          0.978     7.254    soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_7_n_0
    SLICE_X82Y92         LUT6 (Prop_lut6_I0_O)        0.124     7.378 f  soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_4/O
                         net (fo=6, routed)           0.549     7.927    soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_4_n_0
    SLICE_X81Y91         LUT4 (Prop_lut4_I2_O)        0.124     8.051 f  soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2/O
                         net (fo=50, routed)          0.875     8.926    soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X75Y90         LUT6 (Prop_lut6_I4_O)        0.124     9.050 r  soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]_i_2/O
                         net (fo=4, routed)           0.934     9.984    lm32_cpu/load_store_unit/soc_basesoc_sdram_choose_req_grant_reg[1]
    SLICE_X69Y89         LUT2 (Prop_lut2_I1_O)        0.124    10.108 r  lm32_cpu/load_store_unit/soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[3]_i_1/O
                         net (fo=4, routed)           0.534    10.642    lm32_cpu_n_125
    SLICE_X70Y90         FDRE                                         r  soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3955, routed)        1.510    11.510    sys_clk
    SLICE_X70Y90         FDRE                                         r  soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_reg[2]/C
                         clock pessimism              0.096    11.606    
                         clock uncertainty           -0.057    11.550    
    SLICE_X70Y90         FDRE (Setup_fdre_C_CE)      -0.169    11.381    soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_reg[2]
  -------------------------------------------------------------------
                         required time                         11.381    
                         arrival time                         -10.642    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.739ns  (required time - arrival time)
  Source:                 soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.007ns  (logic 2.376ns (26.379%)  route 6.631ns (73.621%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 11.510 - 10.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3955, routed)        1.634     1.634    sys_clk
    SLICE_X68Y98         FDRE                                         r  soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y98         FDRE (Prop_fdre_C_Q)         0.456     2.090 r  soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[7]/Q
                         net (fo=5, routed)           0.999     3.089    p_0_in6_in[0]
    SLICE_X68Y99         LUT6 (Prop_lut6_I0_O)        0.124     3.213 r  vns_bankmachine3_state[1]_i_9/O
                         net (fo=1, routed)           0.000     3.213    vns_bankmachine3_state[1]_i_9_n_0
    SLICE_X68Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.745 r  vns_bankmachine3_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.001     3.746    vns_bankmachine3_state_reg[1]_i_4_n_0
    SLICE_X68Y100        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.017 f  vns_bankmachine3_state_reg[1]_i_3/CO[0]
                         net (fo=5, routed)           1.174     5.191    soc_basesoc_sdram_bankmachine3_row_hit
    SLICE_X81Y99         LUT5 (Prop_lut5_I0_O)        0.373     5.564 r  soc_basesoc_sdram_tfawcon_window[0]_i_11/O
                         net (fo=3, routed)           0.589     6.153    soc_basesoc_sdram_tfawcon_window[0]_i_11_n_0
    SLICE_X81Y95         LUT6 (Prop_lut6_I2_O)        0.124     6.277 f  soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_7/O
                         net (fo=11, routed)          0.978     7.254    soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_7_n_0
    SLICE_X82Y92         LUT6 (Prop_lut6_I0_O)        0.124     7.378 f  soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_4/O
                         net (fo=6, routed)           0.549     7.927    soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_4_n_0
    SLICE_X81Y91         LUT4 (Prop_lut4_I2_O)        0.124     8.051 f  soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2/O
                         net (fo=50, routed)          0.875     8.926    soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X75Y90         LUT6 (Prop_lut6_I4_O)        0.124     9.050 r  soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]_i_2/O
                         net (fo=4, routed)           0.934     9.984    lm32_cpu/load_store_unit/soc_basesoc_sdram_choose_req_grant_reg[1]
    SLICE_X69Y89         LUT2 (Prop_lut2_I1_O)        0.124    10.108 r  lm32_cpu/load_store_unit/soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[3]_i_1/O
                         net (fo=4, routed)           0.534    10.642    lm32_cpu_n_125
    SLICE_X70Y90         FDRE                                         r  soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3955, routed)        1.510    11.510    sys_clk
    SLICE_X70Y90         FDRE                                         r  soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_reg[3]/C
                         clock pessimism              0.096    11.606    
                         clock uncertainty           -0.057    11.550    
    SLICE_X70Y90         FDRE (Setup_fdre_C_CE)      -0.169    11.381    soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_reg[3]
  -------------------------------------------------------------------
                         required time                         11.381    
                         arrival time                         -10.642    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.768ns  (required time - arrival time)
  Source:                 soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vns_bankmachine3_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.930ns  (logic 2.572ns (28.801%)  route 6.358ns (71.199%))
  Logic Levels:           9  (CARRY4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.595ns = ( 11.595 - 10.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3955, routed)        1.634     1.634    sys_clk
    SLICE_X68Y98         FDRE                                         r  soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y98         FDRE (Prop_fdre_C_Q)         0.456     2.090 r  soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[7]/Q
                         net (fo=5, routed)           0.999     3.089    p_0_in6_in[0]
    SLICE_X68Y99         LUT6 (Prop_lut6_I0_O)        0.124     3.213 r  vns_bankmachine3_state[1]_i_9/O
                         net (fo=1, routed)           0.000     3.213    vns_bankmachine3_state[1]_i_9_n_0
    SLICE_X68Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.745 r  vns_bankmachine3_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.001     3.746    vns_bankmachine3_state_reg[1]_i_4_n_0
    SLICE_X68Y100        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.017 f  vns_bankmachine3_state_reg[1]_i_3/CO[0]
                         net (fo=5, routed)           1.174     5.191    soc_basesoc_sdram_bankmachine3_row_hit
    SLICE_X81Y99         LUT5 (Prop_lut5_I0_O)        0.373     5.564 r  soc_basesoc_sdram_tfawcon_window[0]_i_11/O
                         net (fo=3, routed)           0.589     6.153    soc_basesoc_sdram_tfawcon_window[0]_i_11_n_0
    SLICE_X81Y95         LUT6 (Prop_lut6_I2_O)        0.124     6.277 f  soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_7/O
                         net (fo=11, routed)          0.978     7.254    soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_7_n_0
    SLICE_X82Y92         LUT6 (Prop_lut6_I0_O)        0.124     7.378 f  soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_4/O
                         net (fo=6, routed)           0.814     8.192    soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_4_n_0
    SLICE_X81Y95         LUT5 (Prop_lut5_I1_O)        0.118     8.310 r  vns_bankmachine3_state[3]_i_10/O
                         net (fo=2, routed)           0.595     8.905    vns_bankmachine3_state[3]_i_10_n_0
    SLICE_X81Y99         LUT6 (Prop_lut6_I2_O)        0.326     9.231 f  vns_bankmachine3_state[3]_i_8/O
                         net (fo=1, routed)           0.629     9.860    vns_bankmachine3_state[3]_i_8_n_0
    SLICE_X83Y100        LUT6 (Prop_lut6_I5_O)        0.124     9.984 r  vns_bankmachine3_state[3]_i_1/O
                         net (fo=4, routed)           0.580    10.565    vns_bankmachine3_next_state
    SLICE_X83Y100        FDRE                                         r  vns_bankmachine3_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3955, routed)        1.595    11.595    sys_clk
    SLICE_X83Y100        FDRE                                         r  vns_bankmachine3_state_reg[2]/C
                         clock pessimism              0.000    11.595    
                         clock uncertainty           -0.057    11.538    
    SLICE_X83Y100        FDRE (Setup_fdre_C_CE)      -0.205    11.333    vns_bankmachine3_state_reg[2]
  -------------------------------------------------------------------
                         required time                         11.333    
                         arrival time                         -10.565    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             0.768ns  (required time - arrival time)
  Source:                 soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vns_bankmachine3_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.930ns  (logic 2.572ns (28.801%)  route 6.358ns (71.199%))
  Logic Levels:           9  (CARRY4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.595ns = ( 11.595 - 10.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3955, routed)        1.634     1.634    sys_clk
    SLICE_X68Y98         FDRE                                         r  soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y98         FDRE (Prop_fdre_C_Q)         0.456     2.090 r  soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[7]/Q
                         net (fo=5, routed)           0.999     3.089    p_0_in6_in[0]
    SLICE_X68Y99         LUT6 (Prop_lut6_I0_O)        0.124     3.213 r  vns_bankmachine3_state[1]_i_9/O
                         net (fo=1, routed)           0.000     3.213    vns_bankmachine3_state[1]_i_9_n_0
    SLICE_X68Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.745 r  vns_bankmachine3_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.001     3.746    vns_bankmachine3_state_reg[1]_i_4_n_0
    SLICE_X68Y100        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.017 f  vns_bankmachine3_state_reg[1]_i_3/CO[0]
                         net (fo=5, routed)           1.174     5.191    soc_basesoc_sdram_bankmachine3_row_hit
    SLICE_X81Y99         LUT5 (Prop_lut5_I0_O)        0.373     5.564 r  soc_basesoc_sdram_tfawcon_window[0]_i_11/O
                         net (fo=3, routed)           0.589     6.153    soc_basesoc_sdram_tfawcon_window[0]_i_11_n_0
    SLICE_X81Y95         LUT6 (Prop_lut6_I2_O)        0.124     6.277 f  soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_7/O
                         net (fo=11, routed)          0.978     7.254    soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_7_n_0
    SLICE_X82Y92         LUT6 (Prop_lut6_I0_O)        0.124     7.378 f  soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_4/O
                         net (fo=6, routed)           0.814     8.192    soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_4_n_0
    SLICE_X81Y95         LUT5 (Prop_lut5_I1_O)        0.118     8.310 r  vns_bankmachine3_state[3]_i_10/O
                         net (fo=2, routed)           0.595     8.905    vns_bankmachine3_state[3]_i_10_n_0
    SLICE_X81Y99         LUT6 (Prop_lut6_I2_O)        0.326     9.231 f  vns_bankmachine3_state[3]_i_8/O
                         net (fo=1, routed)           0.629     9.860    vns_bankmachine3_state[3]_i_8_n_0
    SLICE_X83Y100        LUT6 (Prop_lut6_I5_O)        0.124     9.984 r  vns_bankmachine3_state[3]_i_1/O
                         net (fo=4, routed)           0.580    10.565    vns_bankmachine3_next_state
    SLICE_X83Y100        FDRE                                         r  vns_bankmachine3_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3955, routed)        1.595    11.595    sys_clk
    SLICE_X83Y100        FDRE                                         r  vns_bankmachine3_state_reg[3]/C
                         clock pessimism              0.000    11.595    
                         clock uncertainty           -0.057    11.538    
    SLICE_X83Y100        FDRE (Setup_fdre_C_CE)      -0.205    11.333    vns_bankmachine3_state_reg[3]
  -------------------------------------------------------------------
                         required time                         11.333    
                         arrival time                         -10.565    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             0.788ns  (required time - arrival time)
  Source:                 vns_basesoc_grant_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache_refill_data_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.828ns  (logic 1.946ns (22.043%)  route 6.882ns (77.957%))
  Logic Levels:           7  (CARRY4=2 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.597ns = ( 11.597 - 10.000 ) 
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3955, routed)        1.626     1.626    sys_clk
    SLICE_X71Y65         FDRE                                         r  vns_basesoc_grant_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y65         FDRE (Prop_fdre_C_Q)         0.456     2.082 r  vns_basesoc_grant_reg/Q
                         net (fo=260, routed)         1.408     3.491    lm32_cpu/load_store_unit/vns_basesoc_grant
    SLICE_X72Y51         LUT3 (Prop_lut3_I1_O)        0.124     3.615 r  lm32_cpu/load_store_unit/tag_mem_reg_i_25/O
                         net (fo=19, routed)          1.927     5.542    lm32_cpu/load_store_unit/soc_basesoc_tag_port_dat_w[0]
    SLICE_X71Y78         LUT6 (Prop_lut6_I3_O)        0.124     5.666 r  lm32_cpu/load_store_unit/tag_mem_reg_i_40/O
                         net (fo=1, routed)           0.000     5.666    lm32_cpu/load_store_unit/tag_mem_reg_i_40_n_0
    SLICE_X71Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.198 r  lm32_cpu/load_store_unit/tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     6.198    lm32_cpu/load_store_unit/tag_mem_reg_i_32_n_0
    SLICE_X71Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.312 r  lm32_cpu/load_store_unit/tag_mem_reg_i_31/CO[3]
                         net (fo=6, routed)           1.149     7.461    lm32_cpu/load_store_unit/soc_basesoc_interface0_wb_sdram_ack0
    SLICE_X74Y77         LUT4 (Prop_lut4_I3_O)        0.116     7.577 r  lm32_cpu/load_store_unit/icache_refill_data[31]_i_7/O
                         net (fo=1, routed)           0.537     8.114    lm32_cpu/load_store_unit/icache_refill_data[31]_i_7_n_0
    SLICE_X73Y71         LUT6 (Prop_lut6_I5_O)        0.328     8.442 f  lm32_cpu/load_store_unit/icache_refill_data[31]_i_3/O
                         net (fo=3, routed)           0.866     9.308    lm32_cpu/load_store_unit/icache_refill_data[31]_i_3_n_0
    SLICE_X73Y65         LUT3 (Prop_lut3_I0_O)        0.152     9.460 r  lm32_cpu/load_store_unit/icache_refill_data[31]_i_1/O
                         net (fo=37, routed)          0.995    10.454    lm32_cpu/instruction_unit/vns_basesoc_grant_reg
    SLICE_X74Y54         FDRE                                         r  lm32_cpu/instruction_unit/icache_refill_data_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3955, routed)        1.597    11.597    lm32_cpu/instruction_unit/out
    SLICE_X74Y54         FDRE                                         r  lm32_cpu/instruction_unit/icache_refill_data_reg[18]/C
                         clock pessimism              0.079    11.676    
                         clock uncertainty           -0.057    11.620    
    SLICE_X74Y54         FDRE (Setup_fdre_C_CE)      -0.377    11.243    lm32_cpu/instruction_unit/icache_refill_data_reg[18]
  -------------------------------------------------------------------
                         required time                         11.243    
                         arrival time                         -10.454    
  -------------------------------------------------------------------
                         slack                                  0.788    

Slack (MET) :             0.788ns  (required time - arrival time)
  Source:                 vns_basesoc_grant_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache_refill_data_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.828ns  (logic 1.946ns (22.043%)  route 6.882ns (77.957%))
  Logic Levels:           7  (CARRY4=2 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.597ns = ( 11.597 - 10.000 ) 
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3955, routed)        1.626     1.626    sys_clk
    SLICE_X71Y65         FDRE                                         r  vns_basesoc_grant_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y65         FDRE (Prop_fdre_C_Q)         0.456     2.082 r  vns_basesoc_grant_reg/Q
                         net (fo=260, routed)         1.408     3.491    lm32_cpu/load_store_unit/vns_basesoc_grant
    SLICE_X72Y51         LUT3 (Prop_lut3_I1_O)        0.124     3.615 r  lm32_cpu/load_store_unit/tag_mem_reg_i_25/O
                         net (fo=19, routed)          1.927     5.542    lm32_cpu/load_store_unit/soc_basesoc_tag_port_dat_w[0]
    SLICE_X71Y78         LUT6 (Prop_lut6_I3_O)        0.124     5.666 r  lm32_cpu/load_store_unit/tag_mem_reg_i_40/O
                         net (fo=1, routed)           0.000     5.666    lm32_cpu/load_store_unit/tag_mem_reg_i_40_n_0
    SLICE_X71Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.198 r  lm32_cpu/load_store_unit/tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     6.198    lm32_cpu/load_store_unit/tag_mem_reg_i_32_n_0
    SLICE_X71Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.312 r  lm32_cpu/load_store_unit/tag_mem_reg_i_31/CO[3]
                         net (fo=6, routed)           1.149     7.461    lm32_cpu/load_store_unit/soc_basesoc_interface0_wb_sdram_ack0
    SLICE_X74Y77         LUT4 (Prop_lut4_I3_O)        0.116     7.577 r  lm32_cpu/load_store_unit/icache_refill_data[31]_i_7/O
                         net (fo=1, routed)           0.537     8.114    lm32_cpu/load_store_unit/icache_refill_data[31]_i_7_n_0
    SLICE_X73Y71         LUT6 (Prop_lut6_I5_O)        0.328     8.442 f  lm32_cpu/load_store_unit/icache_refill_data[31]_i_3/O
                         net (fo=3, routed)           0.866     9.308    lm32_cpu/load_store_unit/icache_refill_data[31]_i_3_n_0
    SLICE_X73Y65         LUT3 (Prop_lut3_I0_O)        0.152     9.460 r  lm32_cpu/load_store_unit/icache_refill_data[31]_i_1/O
                         net (fo=37, routed)          0.995    10.454    lm32_cpu/instruction_unit/vns_basesoc_grant_reg
    SLICE_X74Y54         FDRE                                         r  lm32_cpu/instruction_unit/icache_refill_data_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3955, routed)        1.597    11.597    lm32_cpu/instruction_unit/out
    SLICE_X74Y54         FDRE                                         r  lm32_cpu/instruction_unit/icache_refill_data_reg[20]/C
                         clock pessimism              0.079    11.676    
                         clock uncertainty           -0.057    11.620    
    SLICE_X74Y54         FDRE (Setup_fdre_C_CE)      -0.377    11.243    lm32_cpu/instruction_unit/icache_refill_data_reg[20]
  -------------------------------------------------------------------
                         required time                         11.243    
                         arrival time                         -10.454    
  -------------------------------------------------------------------
                         slack                                  0.788    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 soc_dna_status_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_dna_status_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.232%)  route 0.228ns (61.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3955, routed)        0.558     0.558    sys_clk
    SLICE_X48Y80         FDRE                                         r  soc_dna_status_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y80         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  soc_dna_status_reg[2]/Q
                         net (fo=2, routed)           0.228     0.926    soc_dna_status_reg_n_0_[2]
    SLICE_X52Y80         FDRE                                         r  soc_dna_status_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3955, routed)        0.824     0.824    sys_clk
    SLICE_X52Y80         FDRE                                         r  soc_dna_status_reg[3]/C
                         clock pessimism             -0.005     0.819    
    SLICE_X52Y80         FDRE (Hold_fdre_C_D)         0.072     0.891    soc_dna_status_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3955, routed)        0.554     0.554    sys_clk
    SLICE_X61Y76         FDRE                                         r  soc_basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y76         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  soc_basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     0.913    storage_reg_0_15_6_9/ADDRD0
    SLICE_X60Y76         RAMD32                                       r  storage_reg_0_15_6_9/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3955, routed)        0.822     0.822    storage_reg_0_15_6_9/WCLK
    SLICE_X60Y76         RAMD32                                       r  storage_reg_0_15_6_9/RAMA/CLK
                         clock pessimism             -0.255     0.567    
    SLICE_X60Y76         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.877    storage_reg_0_15_6_9/RAMA
  -------------------------------------------------------------------
                         required time                         -0.877    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3955, routed)        0.554     0.554    sys_clk
    SLICE_X61Y76         FDRE                                         r  soc_basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y76         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  soc_basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     0.913    storage_reg_0_15_6_9/ADDRD0
    SLICE_X60Y76         RAMD32                                       r  storage_reg_0_15_6_9/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3955, routed)        0.822     0.822    storage_reg_0_15_6_9/WCLK
    SLICE_X60Y76         RAMD32                                       r  storage_reg_0_15_6_9/RAMA_D1/CLK
                         clock pessimism             -0.255     0.567    
    SLICE_X60Y76         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.877    storage_reg_0_15_6_9/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.877    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3955, routed)        0.554     0.554    sys_clk
    SLICE_X61Y76         FDRE                                         r  soc_basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y76         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  soc_basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     0.913    storage_reg_0_15_6_9/ADDRD0
    SLICE_X60Y76         RAMD32                                       r  storage_reg_0_15_6_9/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3955, routed)        0.822     0.822    storage_reg_0_15_6_9/WCLK
    SLICE_X60Y76         RAMD32                                       r  storage_reg_0_15_6_9/RAMB/CLK
                         clock pessimism             -0.255     0.567    
    SLICE_X60Y76         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.877    storage_reg_0_15_6_9/RAMB
  -------------------------------------------------------------------
                         required time                         -0.877    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3955, routed)        0.554     0.554    sys_clk
    SLICE_X61Y76         FDRE                                         r  soc_basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y76         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  soc_basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     0.913    storage_reg_0_15_6_9/ADDRD0
    SLICE_X60Y76         RAMD32                                       r  storage_reg_0_15_6_9/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3955, routed)        0.822     0.822    storage_reg_0_15_6_9/WCLK
    SLICE_X60Y76         RAMD32                                       r  storage_reg_0_15_6_9/RAMB_D1/CLK
                         clock pessimism             -0.255     0.567    
    SLICE_X60Y76         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.877    storage_reg_0_15_6_9/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.877    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3955, routed)        0.554     0.554    sys_clk
    SLICE_X61Y76         FDRE                                         r  soc_basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y76         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  soc_basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     0.913    storage_reg_0_15_6_9/ADDRD0
    SLICE_X60Y76         RAMD32                                       r  storage_reg_0_15_6_9/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3955, routed)        0.822     0.822    storage_reg_0_15_6_9/WCLK
    SLICE_X60Y76         RAMD32                                       r  storage_reg_0_15_6_9/RAMC/CLK
                         clock pessimism             -0.255     0.567    
    SLICE_X60Y76         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.877    storage_reg_0_15_6_9/RAMC
  -------------------------------------------------------------------
                         required time                         -0.877    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3955, routed)        0.554     0.554    sys_clk
    SLICE_X61Y76         FDRE                                         r  soc_basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y76         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  soc_basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     0.913    storage_reg_0_15_6_9/ADDRD0
    SLICE_X60Y76         RAMD32                                       r  storage_reg_0_15_6_9/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3955, routed)        0.822     0.822    storage_reg_0_15_6_9/WCLK
    SLICE_X60Y76         RAMD32                                       r  storage_reg_0_15_6_9/RAMC_D1/CLK
                         clock pessimism             -0.255     0.567    
    SLICE_X60Y76         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.877    storage_reg_0_15_6_9/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.877    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3955, routed)        0.554     0.554    sys_clk
    SLICE_X61Y76         FDRE                                         r  soc_basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y76         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  soc_basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     0.913    storage_reg_0_15_6_9/ADDRD0
    SLICE_X60Y76         RAMS32                                       r  storage_reg_0_15_6_9/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3955, routed)        0.822     0.822    storage_reg_0_15_6_9/WCLK
    SLICE_X60Y76         RAMS32                                       r  storage_reg_0_15_6_9/RAMD/CLK
                         clock pessimism             -0.255     0.567    
    SLICE_X60Y76         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.877    storage_reg_0_15_6_9/RAMD
  -------------------------------------------------------------------
                         required time                         -0.877    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3955, routed)        0.554     0.554    sys_clk
    SLICE_X61Y76         FDRE                                         r  soc_basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y76         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  soc_basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     0.913    storage_reg_0_15_6_9/ADDRD0
    SLICE_X60Y76         RAMS32                                       r  storage_reg_0_15_6_9/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3955, routed)        0.822     0.822    storage_reg_0_15_6_9/WCLK
    SLICE_X60Y76         RAMS32                                       r  storage_reg_0_15_6_9/RAMD_D1/CLK
                         clock pessimism             -0.255     0.567    
    SLICE_X60Y76         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.877    storage_reg_0_15_6_9/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.877    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_2_reg_0_7_6_11/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.159%)  route 0.229ns (61.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3955, routed)        0.597     0.597    sys_clk
    SLICE_X77Y95         FDRE                                         r  soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y95         FDRE (Prop_fdre_C_Q)         0.141     0.738 r  soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=35, routed)          0.229     0.966    storage_2_reg_0_7_6_11/ADDRD0
    SLICE_X76Y95         RAMD32                                       r  storage_2_reg_0_7_6_11/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3955, routed)        0.870     0.870    storage_2_reg_0_7_6_11/WCLK
    SLICE_X76Y95         RAMD32                                       r  storage_2_reg_0_7_6_11/RAMA/CLK
                         clock pessimism             -0.260     0.610    
    SLICE_X76Y95         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.920    storage_2_reg_0_7_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -0.920    
                         arrival time                           0.966    
  -------------------------------------------------------------------
                         slack                                  0.047    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0     XADC/DCLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y24   lm32_cpu/multiplier/product_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y22   lm32_cpu/multiplier/product0/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y16  mem_1_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y13  memadr_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y17  memadr_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y12  memadr_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y17  memadr_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y9   memadr_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y7   memadr_reg_5/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X74Y95  storage_2_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X74Y95  storage_2_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X74Y95  storage_2_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X74Y95  storage_2_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X74Y95  storage_2_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y96  storage_2_reg_0_7_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y96  storage_2_reg_0_7_12_17/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y96  storage_2_reg_0_7_12_17/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y96  storage_2_reg_0_7_12_17/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y96  storage_2_reg_0_7_12_17/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y93  storage_4_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y93  storage_4_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y93  storage_4_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y93  storage_4_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y93  storage_4_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y93  storage_4_reg_0_7_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y93  storage_4_reg_0_7_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y93  storage_4_reg_0_7_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y53  lm32_cpu/registers_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y94  storage_4_reg_0_7_12_17/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  soc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        3.642ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.642ns  (required time - arrival time)
  Source:                 FDPE_2/Q
                            (internal pin)
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.867ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.867ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y70         FDPE                         0.000     0.000 r  FDPE_2/Q
                         net (fo=1, routed)           0.066     0.066    vns_xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X88Y70         FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    F4                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         0.240     2.240 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     2.680    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.730 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.514     3.244    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.270 r  BUFG_3/O
                         net (fo=8, routed)           0.598     3.867    clk200_clk
    SLICE_X88Y70         FDPE                                         r  FDPE_3/C
                         clock pessimism              0.000     3.867    
                         clock uncertainty           -0.125     3.743    
    SLICE_X88Y70         FDPE (Setup_fdpe_C_D)       -0.035     3.708    FDPE_3
  -------------------------------------------------------------------
                         required time                          3.708    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  3.642    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.366ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.366ns  (required time - arrival time)
  Source:                 FDPE/Q
                            (internal pin)
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.597ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.597ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y71         FDPE                         0.000     0.000 r  FDPE/Q
                         net (fo=1, routed)           0.066     0.066    vns_xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X88Y71         FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y16       BUFG                         0.000     2.000 r  BUFG/O
                         net (fo=3955, routed)        0.597     2.597    sys_clk
    SLICE_X88Y71         FDPE                                         r  FDPE_1/C
                         clock pessimism              0.000     2.597    
                         clock uncertainty           -0.129     2.467    
    SLICE_X88Y71         FDPE (Setup_fdpe_C_D)       -0.035     2.432    FDPE_1
  -------------------------------------------------------------------
                         required time                          2.432    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.366    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+------------------+----------------+----------+---------------+---------+---------------+---------+---------------+
Reference | Input            | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal      |
Clock     | Port             | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock         |
----------+------------------+----------------+----------+---------------+---------+---------------+---------+---------------+
clk100    | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.148 (r) | FAST    |     4.959 (r) | SLOW    | soc_pll_sys4x |
clk100    | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.076 (f) | FAST    |     4.959 (f) | SLOW    | soc_pll_sys4x |
clk100    | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.147 (r) | FAST    |     4.957 (r) | SLOW    | soc_pll_sys4x |
clk100    | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.075 (f) | FAST    |     4.957 (f) | SLOW    | soc_pll_sys4x |
clk100    | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.164 (r) | FAST    |     4.975 (r) | SLOW    | soc_pll_sys4x |
clk100    | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.092 (f) | FAST    |     4.975 (f) | SLOW    | soc_pll_sys4x |
clk100    | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.147 (r) | FAST    |     4.958 (r) | SLOW    | soc_pll_sys4x |
clk100    | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.075 (f) | FAST    |     4.958 (f) | SLOW    | soc_pll_sys4x |
clk100    | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.141 (r) | FAST    |     4.951 (r) | SLOW    | soc_pll_sys4x |
clk100    | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.069 (f) | FAST    |     4.951 (f) | SLOW    | soc_pll_sys4x |
clk100    | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.156 (r) | FAST    |     4.966 (r) | SLOW    | soc_pll_sys4x |
clk100    | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.084 (f) | FAST    |     4.966 (f) | SLOW    | soc_pll_sys4x |
clk100    | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.143 (r) | FAST    |     4.955 (r) | SLOW    | soc_pll_sys4x |
clk100    | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.071 (f) | FAST    |     4.955 (f) | SLOW    | soc_pll_sys4x |
clk100    | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.165 (r) | FAST    |     4.975 (r) | SLOW    | soc_pll_sys4x |
clk100    | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.093 (f) | FAST    |     4.975 (f) | SLOW    | soc_pll_sys4x |
clk100    | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.142 (r) | FAST    |     4.945 (r) | SLOW    | soc_pll_sys4x |
clk100    | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.070 (f) | FAST    |     4.945 (f) | SLOW    | soc_pll_sys4x |
clk100    | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.133 (r) | FAST    |     4.941 (r) | SLOW    | soc_pll_sys4x |
clk100    | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.061 (f) | FAST    |     4.941 (f) | SLOW    | soc_pll_sys4x |
clk100    | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.135 (r) | FAST    |     4.939 (r) | SLOW    | soc_pll_sys4x |
clk100    | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.063 (f) | FAST    |     4.939 (f) | SLOW    | soc_pll_sys4x |
clk100    | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.128 (r) | FAST    |     4.936 (r) | SLOW    | soc_pll_sys4x |
clk100    | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.056 (f) | FAST    |     4.936 (f) | SLOW    | soc_pll_sys4x |
clk100    | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.123 (r) | FAST    |     4.928 (r) | SLOW    | soc_pll_sys4x |
clk100    | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.051 (f) | FAST    |     4.928 (f) | SLOW    | soc_pll_sys4x |
clk100    | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.147 (r) | FAST    |     4.950 (r) | SLOW    | soc_pll_sys4x |
clk100    | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.075 (f) | FAST    |     4.950 (f) | SLOW    | soc_pll_sys4x |
clk100    | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.135 (r) | FAST    |     4.944 (r) | SLOW    | soc_pll_sys4x |
clk100    | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.063 (f) | FAST    |     4.944 (f) | SLOW    | soc_pll_sys4x |
clk100    | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.148 (r) | FAST    |     4.952 (r) | SLOW    | soc_pll_sys4x |
clk100    | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.076 (f) | FAST    |     4.952 (f) | SLOW    | soc_pll_sys4x |
sys_clk   | serial_rx        | FDRE           | -        |     3.604 (r) | SLOW    |    -0.907 (r) | FAST    |               |
sys_clk   | spiflash_1x_miso | FDRE           | -        |     3.829 (r) | SLOW    |    -0.981 (r) | FAST    |               |
----------+------------------+----------------+----------+---------------+---------+---------------+---------+---------------+


Output Ports Clock-to-out

----------+------------------+----------------+-------+----------------+---------+----------------+---------+-------------------+
Reference | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal          |
Clock     | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock             |
----------+------------------+----------------+-------+----------------+---------+----------------+---------+-------------------+
clk100    | ddram_a[0]       | OSERDESE2 (IO) | -     |      8.437 (r) | SLOW    |      2.455 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_a[1]       | OSERDESE2 (IO) | -     |      8.451 (r) | SLOW    |      2.472 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_a[2]       | OSERDESE2 (IO) | -     |      8.463 (r) | SLOW    |      2.478 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_a[3]       | OSERDESE2 (IO) | -     |      8.463 (r) | SLOW    |      2.479 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_a[4]       | OSERDESE2 (IO) | -     |      8.459 (r) | SLOW    |      2.473 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_a[5]       | OSERDESE2 (IO) | -     |      8.453 (r) | SLOW    |      2.475 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_a[6]       | OSERDESE2 (IO) | -     |      8.468 (r) | SLOW    |      2.481 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_a[7]       | OSERDESE2 (IO) | -     |      8.469 (r) | SLOW    |      2.482 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_a[8]       | OSERDESE2 (IO) | -     |      8.459 (r) | SLOW    |      2.473 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_a[9]       | OSERDESE2 (IO) | -     |      8.452 (r) | SLOW    |      2.474 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_a[10]      | OSERDESE2 (IO) | -     |      8.454 (r) | SLOW    |      2.474 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_a[11]      | OSERDESE2 (IO) | -     |      8.447 (r) | SLOW    |      2.461 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_a[12]      | OSERDESE2 (IO) | -     |      8.459 (r) | SLOW    |      2.474 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_a[13]      | OSERDESE2 (IO) | -     |      8.460 (r) | SLOW    |      2.473 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_ba[0]      | OSERDESE2 (IO) | -     |      8.457 (r) | SLOW    |      2.477 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_ba[1]      | OSERDESE2 (IO) | -     |      8.450 (r) | SLOW    |      2.470 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_ba[2]      | OSERDESE2 (IO) | -     |      8.462 (r) | SLOW    |      2.478 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_cas_n      | OSERDESE2 (IO) | -     |      8.478 (r) | SLOW    |      2.491 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_cke        | OSERDESE2 (IO) | -     |      8.470 (r) | SLOW    |      2.484 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_clk_n      | OSERDESE2 (IO) | -     |      8.571 (r) | SLOW    |      2.431 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_clk_p      | OSERDESE2 (IO) | -     |      8.584 (r) | SLOW    |      2.443 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_cs_n       | OSERDESE2 (IO) | -     |      8.428 (r) | SLOW    |      2.441 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dm[0]      | OSERDESE2 (IO) | -     |      8.492 (r) | SLOW    |      2.505 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dm[1]      | OSERDESE2 (IO) | -     |      8.494 (r) | SLOW    |      2.509 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[0]      | OSERDESE2 (IO) | -     |      9.396 (r) | SLOW    |      2.195 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[1]      | OSERDESE2 (IO) | -     |      9.394 (r) | SLOW    |      2.194 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[2]      | OSERDESE2 (IO) | -     |      9.397 (r) | SLOW    |      2.181 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[3]      | OSERDESE2 (IO) | -     |      9.395 (r) | SLOW    |      2.193 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[4]      | OSERDESE2 (IO) | -     |      9.394 (r) | SLOW    |      2.200 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[5]      | OSERDESE2 (IO) | -     |      9.394 (r) | SLOW    |      2.185 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[6]      | OSERDESE2 (IO) | -     |      9.395 (r) | SLOW    |      2.197 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[7]      | OSERDESE2 (IO) | -     |      9.394 (r) | SLOW    |      2.176 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[8]      | OSERDESE2 (IO) | -     |      9.380 (r) | SLOW    |      2.184 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[9]      | OSERDESE2 (IO) | -     |      9.390 (r) | SLOW    |      2.204 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[10]     | OSERDESE2 (IO) | -     |      9.383 (r) | SLOW    |      2.195 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[11]     | OSERDESE2 (IO) | -     |      9.390 (r) | SLOW    |      2.208 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[12]     | OSERDESE2 (IO) | -     |      9.383 (r) | SLOW    |      2.207 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[13]     | OSERDESE2 (IO) | -     |      9.380 (r) | SLOW    |      2.179 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[14]     | OSERDESE2 (IO) | -     |      9.391 (r) | SLOW    |      2.201 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[15]     | OSERDESE2 (IO) | -     |      9.382 (r) | SLOW    |      2.181 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_odt        | OSERDESE2 (IO) | -     |      8.463 (r) | SLOW    |      2.476 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_ras_n      | OSERDESE2 (IO) | -     |      8.448 (r) | SLOW    |      2.466 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_reset_n    | OSERDESE2 (IO) | -     |      8.475 (r) | SLOW    |      2.488 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_we_n       | OSERDESE2 (IO) | -     |      8.480 (r) | SLOW    |      2.493 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |     10.019 (r) | SLOW    |      2.796 (r) | FAST    | soc_pll_sys4x_dqs |
clk100    | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |     10.012 (r) | SLOW    |      2.794 (r) | FAST    | soc_pll_sys4x_dqs |
clk100    | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |     10.020 (r) | SLOW    |      2.798 (r) | FAST    | soc_pll_sys4x_dqs |
clk100    | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |     10.013 (r) | SLOW    |      2.794 (r) | FAST    | soc_pll_sys4x_dqs |
sys_clk   | ddram_dq[0]      | FDRE           | -     |      8.088 (r) | SLOW    |      2.281 (r) | FAST    |                   |
sys_clk   | ddram_dq[1]      | FDRE           | -     |      7.470 (r) | SLOW    |      2.040 (r) | FAST    |                   |
sys_clk   | ddram_dq[2]      | FDRE           | -     |      7.826 (r) | SLOW    |      2.158 (r) | FAST    |                   |
sys_clk   | ddram_dq[3]      | FDRE           | -     |      8.075 (r) | SLOW    |      2.287 (r) | FAST    |                   |
sys_clk   | ddram_dq[4]      | FDRE           | -     |      7.461 (r) | SLOW    |      2.015 (r) | FAST    |                   |
sys_clk   | ddram_dq[5]      | FDRE           | -     |      7.448 (r) | SLOW    |      2.006 (r) | FAST    |                   |
sys_clk   | ddram_dq[6]      | FDRE           | -     |      7.935 (r) | SLOW    |      2.235 (r) | FAST    |                   |
sys_clk   | ddram_dq[7]      | FDRE           | -     |      7.308 (r) | SLOW    |      1.942 (r) | FAST    |                   |
sys_clk   | ddram_dq[8]      | FDRE           | -     |      6.689 (r) | SLOW    |      1.652 (r) | FAST    |                   |
sys_clk   | ddram_dq[9]      | FDRE           | -     |      6.532 (r) | SLOW    |      1.597 (r) | FAST    |                   |
sys_clk   | ddram_dq[10]     | FDRE           | -     |      6.239 (r) | SLOW    |      1.466 (r) | FAST    |                   |
sys_clk   | ddram_dq[11]     | FDRE           | -     |      6.533 (r) | SLOW    |      1.605 (r) | FAST    |                   |
sys_clk   | ddram_dq[12]     | FDRE           | -     |      6.389 (r) | SLOW    |      1.541 (r) | FAST    |                   |
sys_clk   | ddram_dq[13]     | FDRE           | -     |      6.701 (r) | SLOW    |      1.664 (r) | FAST    |                   |
sys_clk   | ddram_dq[14]     | FDRE           | -     |      6.674 (r) | SLOW    |      1.654 (r) | FAST    |                   |
sys_clk   | ddram_dq[15]     | FDRE           | -     |      6.549 (r) | SLOW    |      1.594 (r) | FAST    |                   |
sys_clk   | ddram_dqs_n[0]   | FDRE           | -     |      7.633 (r) | SLOW    |      2.077 (r) | FAST    |                   |
sys_clk   | ddram_dqs_n[1]   | FDRE           | -     |      6.390 (r) | SLOW    |      1.507 (r) | FAST    |                   |
sys_clk   | ddram_dqs_p[0]   | FDRE           | -     |      7.634 (r) | SLOW    |      2.079 (r) | FAST    |                   |
sys_clk   | ddram_dqs_p[1]   | FDRE           | -     |      6.391 (r) | SLOW    |      1.508 (r) | FAST    |                   |
sys_clk   | serial_tx        | FDSE           | -     |     10.067 (r) | SLOW    |      3.325 (r) | FAST    |                   |
sys_clk   | spiflash_1x_cs_n | FDRE           | -     |     10.921 (r) | SLOW    |      3.389 (r) | FAST    |                   |
sys_clk   | spiflash_1x_mosi | FDRE           | -     |     10.933 (r) | SLOW    |      3.544 (r) | FAST    |                   |
----------+------------------+----------------+-------+----------------+---------+----------------+---------+-------------------+


Setup between Clocks

--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source  | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock   | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100  | clk100      |         1.964 | SLOW    |               |         |               |         |               |         |
sys_clk | sys_clk     |         9.312 | SLOW    |               |         |               |         |               |         |
--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 3.923 ns
Ideal Clock Offset to Actual Clock: 3.013 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        |  -1.148 (r) | FAST    |   4.959 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        |  -1.076 (f) | FAST    |   4.959 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.147 (r) | FAST    |   4.957 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.075 (f) | FAST    |   4.957 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.164 (r) | FAST    |   4.975 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.092 (f) | FAST    |   4.975 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.147 (r) | FAST    |   4.958 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.075 (f) | FAST    |   4.958 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.141 (r) | FAST    |   4.951 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.069 (f) | FAST    |   4.951 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.156 (r) | FAST    |   4.966 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.084 (f) | FAST    |   4.966 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.143 (r) | FAST    |   4.955 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.071 (f) | FAST    |   4.955 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.165 (r) | FAST    |   4.975 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.093 (f) | FAST    |   4.975 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.142 (r) | FAST    |   4.945 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.070 (f) | FAST    |   4.945 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.133 (r) | FAST    |   4.941 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.061 (f) | FAST    |   4.941 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.135 (r) | FAST    |   4.939 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.063 (f) | FAST    |   4.939 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.128 (r) | FAST    |   4.936 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.056 (f) | FAST    |   4.936 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.123 (r) | FAST    |   4.928 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.051 (f) | FAST    |   4.928 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.147 (r) | FAST    |   4.950 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.075 (f) | FAST    |   4.950 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.135 (r) | FAST    |   4.944 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.063 (f) | FAST    |   4.944 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.148 (r) | FAST    |   4.952 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.076 (f) | FAST    |   4.952 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  -1.051 (f) | FAST    |   4.975 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.032 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   8.437 (r) | SLOW    |   2.455 (r) | FAST    |    0.000 |
ddram_a[1]         |   8.451 (r) | SLOW    |   2.472 (r) | FAST    |    0.017 |
ddram_a[2]         |   8.463 (r) | SLOW    |   2.478 (r) | FAST    |    0.026 |
ddram_a[3]         |   8.463 (r) | SLOW    |   2.479 (r) | FAST    |    0.026 |
ddram_a[4]         |   8.459 (r) | SLOW    |   2.473 (r) | FAST    |    0.022 |
ddram_a[5]         |   8.453 (r) | SLOW    |   2.475 (r) | FAST    |    0.020 |
ddram_a[6]         |   8.468 (r) | SLOW    |   2.481 (r) | FAST    |    0.031 |
ddram_a[7]         |   8.469 (r) | SLOW    |   2.482 (r) | FAST    |    0.032 |
ddram_a[8]         |   8.459 (r) | SLOW    |   2.473 (r) | FAST    |    0.022 |
ddram_a[9]         |   8.452 (r) | SLOW    |   2.474 (r) | FAST    |    0.019 |
ddram_a[10]        |   8.454 (r) | SLOW    |   2.474 (r) | FAST    |    0.020 |
ddram_a[11]        |   8.447 (r) | SLOW    |   2.461 (r) | FAST    |    0.010 |
ddram_a[12]        |   8.459 (r) | SLOW    |   2.474 (r) | FAST    |    0.022 |
ddram_a[13]        |   8.460 (r) | SLOW    |   2.473 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.469 (r) | SLOW    |   2.455 (r) | FAST    |    0.032 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.012 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   8.457 (r) | SLOW    |   2.477 (r) | FAST    |    0.008 |
ddram_ba[1]        |   8.450 (r) | SLOW    |   2.470 (r) | FAST    |    0.000 |
ddram_ba[2]        |   8.462 (r) | SLOW    |   2.478 (r) | FAST    |    0.012 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.462 (r) | SLOW    |   2.470 (r) | FAST    |    0.012 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.004 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   8.492 (r) | SLOW    |   2.505 (r) | FAST    |    0.000 |
ddram_dm[1]        |   8.494 (r) | SLOW    |   2.509 (r) | FAST    |    0.004 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.494 (r) | SLOW    |   2.505 (r) | FAST    |    0.004 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.033 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   9.396 (r) | SLOW    |   2.195 (r) | FAST    |    0.019 |
ddram_dq[1]        |   9.394 (r) | SLOW    |   2.194 (r) | FAST    |    0.018 |
ddram_dq[2]        |   9.397 (r) | SLOW    |   2.181 (r) | FAST    |    0.017 |
ddram_dq[3]        |   9.395 (r) | SLOW    |   2.193 (r) | FAST    |    0.018 |
ddram_dq[4]        |   9.394 (r) | SLOW    |   2.200 (r) | FAST    |    0.024 |
ddram_dq[5]        |   9.394 (r) | SLOW    |   2.185 (r) | FAST    |    0.014 |
ddram_dq[6]        |   9.395 (r) | SLOW    |   2.197 (r) | FAST    |    0.021 |
ddram_dq[7]        |   9.394 (r) | SLOW    |   2.176 (r) | FAST    |    0.014 |
ddram_dq[8]        |   9.380 (r) | SLOW    |   2.184 (r) | FAST    |    0.009 |
ddram_dq[9]        |   9.390 (r) | SLOW    |   2.204 (r) | FAST    |    0.028 |
ddram_dq[10]       |   9.383 (r) | SLOW    |   2.195 (r) | FAST    |    0.020 |
ddram_dq[11]       |   9.390 (r) | SLOW    |   2.208 (r) | FAST    |    0.033 |
ddram_dq[12]       |   9.383 (r) | SLOW    |   2.207 (r) | FAST    |    0.031 |
ddram_dq[13]       |   9.380 (r) | SLOW    |   2.179 (r) | FAST    |    0.004 |
ddram_dq[14]       |   9.391 (r) | SLOW    |   2.201 (r) | FAST    |    0.026 |
ddram_dq[15]       |   9.382 (r) | SLOW    |   2.181 (r) | FAST    |    0.005 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.397 (r) | SLOW    |   2.176 (r) | FAST    |    0.033 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.849 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   8.088 (r) | SLOW    |   2.281 (r) | FAST    |    1.849 |
ddram_dq[1]        |   7.470 (r) | SLOW    |   2.040 (r) | FAST    |    1.232 |
ddram_dq[2]        |   7.826 (r) | SLOW    |   2.158 (r) | FAST    |    1.587 |
ddram_dq[3]        |   8.075 (r) | SLOW    |   2.287 (r) | FAST    |    1.836 |
ddram_dq[4]        |   7.461 (r) | SLOW    |   2.015 (r) | FAST    |    1.222 |
ddram_dq[5]        |   7.448 (r) | SLOW    |   2.006 (r) | FAST    |    1.209 |
ddram_dq[6]        |   7.935 (r) | SLOW    |   2.235 (r) | FAST    |    1.696 |
ddram_dq[7]        |   7.308 (r) | SLOW    |   1.942 (r) | FAST    |    1.069 |
ddram_dq[8]        |   6.689 (r) | SLOW    |   1.652 (r) | FAST    |    0.450 |
ddram_dq[9]        |   6.532 (r) | SLOW    |   1.597 (r) | FAST    |    0.293 |
ddram_dq[10]       |   6.239 (r) | SLOW    |   1.466 (r) | FAST    |    0.000 |
ddram_dq[11]       |   6.533 (r) | SLOW    |   1.605 (r) | FAST    |    0.295 |
ddram_dq[12]       |   6.389 (r) | SLOW    |   1.541 (r) | FAST    |    0.150 |
ddram_dq[13]       |   6.701 (r) | SLOW    |   1.664 (r) | FAST    |    0.463 |
ddram_dq[14]       |   6.674 (r) | SLOW    |   1.654 (r) | FAST    |    0.435 |
ddram_dq[15]       |   6.549 (r) | SLOW    |   1.594 (r) | FAST    |    0.310 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.088 (r) | SLOW    |   1.466 (r) | FAST    |    1.849 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.008 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   10.019 (r) | SLOW    |   2.796 (r) | FAST    |    0.007 |
ddram_dqs_n[1]     |   10.012 (r) | SLOW    |   2.794 (r) | FAST    |    0.000 |
ddram_dqs_p[0]     |   10.020 (r) | SLOW    |   2.798 (r) | FAST    |    0.008 |
ddram_dqs_p[1]     |   10.013 (r) | SLOW    |   2.794 (r) | FAST    |    0.001 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   10.020 (r) | SLOW    |   2.794 (r) | FAST    |    0.008 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.244 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   7.633 (r) | SLOW    |   2.077 (r) | FAST    |    1.243 |
ddram_dqs_n[1]     |   6.390 (r) | SLOW    |   1.507 (r) | FAST    |    0.000 |
ddram_dqs_p[0]     |   7.634 (r) | SLOW    |   2.079 (r) | FAST    |    1.244 |
ddram_dqs_p[1]     |   6.391 (r) | SLOW    |   1.508 (r) | FAST    |    0.001 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.634 (r) | SLOW    |   1.507 (r) | FAST    |    1.244 |
-------------------+-------------+---------+-------------+---------+----------+




