// Seed: 419732322
module module_0 (
    input tri0 id_0
);
  logic id_2;
  assign module_1.id_7 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    output supply1 id_1,
    output logic id_2,
    output supply0 id_3,
    input tri1 id_4,
    input wire id_5,
    input logic id_6,
    input supply0 id_7,
    input wor id_8
);
  module_0 modCall_1 (id_4);
  bit id_10;
  initial id_2 <= 1;
  logic id_11 = id_7;
  always begin : LABEL_0
    begin : LABEL_1
      id_11 = id_6.id_11;
    end
    id_10 = -1;
  end
endmodule
