<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AMDGPU/SIISelLowering.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_447ce995d6e35417de5ec3060e97c93e.html">AMDGPU</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">SIISelLowering.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="SIISelLowering_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- SIISelLowering.cpp - SI DAG Lowering Implementation ---------------===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span><span class="comment"></span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">/// \file</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">/// Custom DAG lowering for SI</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"></span><span class="comment">//</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;</div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#if defined(_MSC_VER) || defined(__MINGW32__)</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">// Provide M_PI.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#define _USE_MATH_DEFINES</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;</div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SIISelLowering_8h.html">SIISelLowering.h</a>&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPU_8h.html">AMDGPU.h</a>&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUSubtarget_8h.html">AMDGPUSubtarget.h</a>&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUTargetMachine_8h.html">AMDGPUTargetMachine.h</a>&quot;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUMCTargetDesc_8h.html">MCTargetDesc/AMDGPUMCTargetDesc.h</a>&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SIDefines_8h.html">SIDefines.h</a>&quot;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SIInstrInfo_8h.html">SIInstrInfo.h</a>&quot;</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SIMachineFunctionInfo_8h.html">SIMachineFunctionInfo.h</a>&quot;</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SIRegisterInfo_8h.html">SIRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUBaseInfo_8h.html">Utils/AMDGPUBaseInfo.h</a>&quot;</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="APFloat_8h.html">llvm/ADT/APFloat.h</a>&quot;</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="APInt_8h.html">llvm/ADT/APInt.h</a>&quot;</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ArrayRef_8h.html">llvm/ADT/ArrayRef.h</a>&quot;</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="BitVector_8h.html">llvm/ADT/BitVector.h</a>&quot;</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SmallVector_8h.html">llvm/ADT/SmallVector.h</a>&quot;</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Statistic_8h.html">llvm/ADT/Statistic.h</a>&quot;</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="StringRef_8h.html">llvm/ADT/StringRef.h</a>&quot;</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="StringSwitch_8h.html">llvm/ADT/StringSwitch.h</a>&quot;</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Twine_8h.html">llvm/ADT/Twine.h</a>&quot;</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="LegacyDivergenceAnalysis_8h.html">llvm/Analysis/LegacyDivergenceAnalysis.h</a>&quot;</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="CodeGen_2Analysis_8h.html">llvm/CodeGen/Analysis.h</a>&quot;</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="CallingConvLower_8h.html">llvm/CodeGen/CallingConvLower.h</a>&quot;</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="DAGCombine_8h.html">llvm/CodeGen/DAGCombine.h</a>&quot;</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ISDOpcodes_8h.html">llvm/CodeGen/ISDOpcodes.h</a>&quot;</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineBasicBlock_8h.html">llvm/CodeGen/MachineBasicBlock.h</a>&quot;</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineFrameInfo_8h.html">llvm/CodeGen/MachineFrameInfo.h</a>&quot;</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineFunction_8h.html">llvm/CodeGen/MachineFunction.h</a>&quot;</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineInstr_8h.html">llvm/CodeGen/MachineInstr.h</a>&quot;</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineInstrBuilder_8h.html">llvm/CodeGen/MachineInstrBuilder.h</a>&quot;</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineLoopInfo_8h.html">llvm/CodeGen/MachineLoopInfo.h</a>&quot;</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineMemOperand_8h.html">llvm/CodeGen/MachineMemOperand.h</a>&quot;</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineModuleInfo_8h.html">llvm/CodeGen/MachineModuleInfo.h</a>&quot;</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineOperand_8h.html">llvm/CodeGen/MachineOperand.h</a>&quot;</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineRegisterInfo_8h.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SelectionDAG_8h.html">llvm/CodeGen/SelectionDAG.h</a>&quot;</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SelectionDAGNodes_8h.html">llvm/CodeGen/SelectionDAGNodes.h</a>&quot;</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetCallingConv_8h.html">llvm/CodeGen/TargetCallingConv.h</a>&quot;</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetRegisterInfo_8h.html">llvm/CodeGen/TargetRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ValueTypes_8h.html">llvm/CodeGen/ValueTypes.h</a>&quot;</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Constants_8h.html">llvm/IR/Constants.h</a>&quot;</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="DataLayout_8h.html">llvm/IR/DataLayout.h</a>&quot;</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="DebugLoc_8h.html">llvm/IR/DebugLoc.h</a>&quot;</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="DerivedTypes_8h.html">llvm/IR/DerivedTypes.h</a>&quot;</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="DiagnosticInfo_8h.html">llvm/IR/DiagnosticInfo.h</a>&quot;</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Function_8h.html">llvm/IR/Function.h</a>&quot;</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="GlobalValue_8h.html">llvm/IR/GlobalValue.h</a>&quot;</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="InstrTypes_8h.html">llvm/IR/InstrTypes.h</a>&quot;</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="IR_2Instruction_8h.html">llvm/IR/Instruction.h</a>&quot;</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Instructions_8h.html">llvm/IR/Instructions.h</a>&quot;</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="IntrinsicInst_8h.html">llvm/IR/IntrinsicInst.h</a>&quot;</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Type_8h.html">llvm/IR/Type.h</a>&quot;</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Casting_8h.html">llvm/Support/Casting.h</a>&quot;</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="CodeGen_8h.html">llvm/Support/CodeGen.h</a>&quot;</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="CommandLine_8h.html">llvm/Support/CommandLine.h</a>&quot;</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Compiler_8h.html">llvm/Support/Compiler.h</a>&quot;</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Support_2ErrorHandling_8h.html">llvm/Support/ErrorHandling.h</a>&quot;</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="KnownBits_8h.html">llvm/Support/KnownBits.h</a>&quot;</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineValueType_8h.html">llvm/Support/MachineValueType.h</a>&quot;</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MathExtras_8h.html">llvm/Support/MathExtras.h</a>&quot;</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetOptions_8h.html">llvm/Target/TargetOptions.h</a>&quot;</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">#include &lt;cassert&gt;</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#include &lt;cmath&gt;</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#include &lt;cstdint&gt;</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">#include &lt;iterator&gt;</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#include &lt;tuple&gt;</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#include &lt;utility&gt;</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">#include &lt;vector&gt;</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacellvm.html">llvm</a>;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;</div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="SIISelLowering_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">   89</a></span>&#160;<span class="preprocessor">#define DEBUG_TYPE &quot;si-lower&quot;</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<a class="code" href="namespacellvm.html#a0bf75467957937ad23ad7be19f489934">STATISTIC</a>(NumTailCalls, <span class="stringliteral">&quot;Number of tail calls&quot;</span>);</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a> <a class="code" href="SIISelLowering_8cpp.html#ad9f1bcbc632e7827aabb402e7b54f2f5">DisableLoopAlignment</a>(</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;  <span class="stringliteral">&quot;amdgpu-disable-loop-alignment&quot;</span>,</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;  <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Do not align and prefetch loops&quot;</span>),</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;  <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">cl::init</a>(<span class="keyword">false</span>));</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;</div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="SIISelLowering_8cpp.html#a5ba3a760b1c9fc971381ce366d8f9e51">   98</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="SIISelLowering_8cpp.html#a5ba3a760b1c9fc971381ce366d8f9e51">hasFP32Denormals</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) {</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;  <span class="keywordflow">return</span> Info-&gt;<a class="code" href="classllvm_1_1AMDGPUMachineFunction.html#a42572e79360ea1707d24ffa4b5f9221a">getMode</a>().<a class="code" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a34a2949f2647bfedaf190d72484f21b4">FP32Denormals</a>;</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;}</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;</div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="SIISelLowering_8cpp.html#acd5ba7fad66707633af597c71605ea08">  103</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="SIISelLowering_8cpp.html#acd5ba7fad66707633af597c71605ea08">hasFP64FP16Denormals</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) {</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;  <span class="keywordflow">return</span> Info-&gt;<a class="code" href="classllvm_1_1AMDGPUMachineFunction.html#a42572e79360ea1707d24ffa4b5f9221a">getMode</a>().<a class="code" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a7751952bba0b95bc76bfb6d3a943bf87">FP64FP16Denormals</a>;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;}</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;</div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="SIISelLowering_8cpp.html#a3c1b81d7f789e05649b45677872cb281">  108</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="SIISelLowering_8cpp.html#a3c1b81d7f789e05649b45677872cb281">findFirstFreeSGPR</a>(<a class="code" href="classllvm_1_1CCState.html">CCState</a> &amp;CCInfo) {</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1CodeProps_1_1Key.html#ab3ae015c304377afcbc3ae1ed54578e8">NumSGPRs</a> = AMDGPU::SGPR_32RegClass.getNumRegs();</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = 0; <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> &lt; <a class="code" href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1CodeProps_1_1Key.html#ab3ae015c304377afcbc3ae1ed54578e8">NumSGPRs</a>; ++<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) {</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;    <span class="keywordflow">if</span> (!CCInfo.<a class="code" href="classllvm_1_1CCState.html#a68e42c176546fb7cc5c9c4aeddc88334">isAllocated</a>(AMDGPU::SGPR0 + <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)) {</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;      <span class="keywordflow">return</span> AMDGPU::SGPR0 + <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;    }</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;  }</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;  <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Cannot allocate sgpr&quot;</span>);</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;}</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;</div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="classllvm_1_1SITargetLowering.html#acaca0c9ffff0d1cba0462a1daccf5f12">  118</a></span>&#160;<a class="code" href="classllvm_1_1SITargetLowering.html#acaca0c9ffff0d1cba0462a1daccf5f12">SITargetLowering::SITargetLowering</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetMachine.html">TargetMachine</a> &amp;<a class="code" href="namespacellvm_1_1SystemZISD.html#a24fe7decb4ebdd8b4c7a774d65fcaa7ea68ace50a32835aa0562cf8f9694ba510">TM</a>,</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;                                   <span class="keyword">const</span> <a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;STI)</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;    : <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html">AMDGPUTargetLowering</a>(TM, STI),</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;      Subtarget(&amp;STI) {</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a7c45a718f16057459d95d09d42ec6902">addRegisterClass</a>(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a85440bbdbba12de574c02e515444d3f4">MVT::i1</a>, &amp;AMDGPU::VReg_1RegClass);</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a7c45a718f16057459d95d09d42ec6902">addRegisterClass</a>(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, &amp;AMDGPU::SReg_64RegClass);</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a7c45a718f16057459d95d09d42ec6902">addRegisterClass</a>(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, &amp;AMDGPU::SReg_32RegClass);</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a7c45a718f16057459d95d09d42ec6902">addRegisterClass</a>(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, &amp;AMDGPU::VGPR_32RegClass);</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a7c45a718f16057459d95d09d42ec6902">addRegisterClass</a>(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ac661c912350e3095c85ba75b8dbc17b1">MVT::f64</a>, &amp;AMDGPU::VReg_64RegClass);</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a7c45a718f16057459d95d09d42ec6902">addRegisterClass</a>(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a5782b71c5eafe937e8d31d7b62497d99">MVT::v2i32</a>, &amp;AMDGPU::SReg_64RegClass);</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a7c45a718f16057459d95d09d42ec6902">addRegisterClass</a>(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0bc51b0308b6c057dc86d2a6bf4b6573">MVT::v2f32</a>, &amp;AMDGPU::VReg_64RegClass);</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a7c45a718f16057459d95d09d42ec6902">addRegisterClass</a>(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a84cc7c8b60d08c5c10e6f8a33e3743e4">MVT::v3i32</a>, &amp;AMDGPU::SGPR_96RegClass);</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a7c45a718f16057459d95d09d42ec6902">addRegisterClass</a>(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a182f758ffd8cbc19789675b951c49d49">MVT::v3f32</a>, &amp;AMDGPU::VReg_96RegClass);</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a7c45a718f16057459d95d09d42ec6902">addRegisterClass</a>(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0f87637b0102ab8e9f085bf80358fabc">MVT::v2i64</a>, &amp;AMDGPU::SGPR_128RegClass);</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a7c45a718f16057459d95d09d42ec6902">addRegisterClass</a>(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a83cf3151949430d75a783f36e2a1ffd8">MVT::v2f64</a>, &amp;AMDGPU::SGPR_128RegClass);</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a7c45a718f16057459d95d09d42ec6902">addRegisterClass</a>(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a4b321667ee9d821362ffabd3c24d17b1">MVT::v4i32</a>, &amp;AMDGPU::SGPR_128RegClass);</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a7c45a718f16057459d95d09d42ec6902">addRegisterClass</a>(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a49615145fd6c985a530ec3743d053475">MVT::v4f32</a>, &amp;AMDGPU::VReg_128RegClass);</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a7c45a718f16057459d95d09d42ec6902">addRegisterClass</a>(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346aa3f98cadefe4f59a0967f7054269854f">MVT::v5i32</a>, &amp;AMDGPU::SGPR_160RegClass);</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a7c45a718f16057459d95d09d42ec6902">addRegisterClass</a>(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0ce30195e7f50f8e3789b8d838c4cce5">MVT::v5f32</a>, &amp;AMDGPU::VReg_160RegClass);</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a7c45a718f16057459d95d09d42ec6902">addRegisterClass</a>(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346abace960037dd118c4a08237431d73b7d">MVT::v8i32</a>, &amp;AMDGPU::SReg_256RegClass);</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a7c45a718f16057459d95d09d42ec6902">addRegisterClass</a>(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346aae3cb65654a7470c8fab62100baa5a6b">MVT::v8f32</a>, &amp;AMDGPU::VReg_256RegClass);</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a7c45a718f16057459d95d09d42ec6902">addRegisterClass</a>(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a43880c339df7af47067f4b3fb6f7de03">MVT::v16i32</a>, &amp;AMDGPU::SReg_512RegClass);</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a7c45a718f16057459d95d09d42ec6902">addRegisterClass</a>(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ad8e854868ca6299c23dd818408f21c8c">MVT::v16f32</a>, &amp;AMDGPU::VReg_512RegClass);</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;  <span class="keywordflow">if</span> (Subtarget-&gt;<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a7e3a5c7c65932e9e3632516e3683de89">has16BitInsts</a>()) {</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a7c45a718f16057459d95d09d42ec6902">addRegisterClass</a>(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">MVT::i16</a>, &amp;AMDGPU::SReg_32RegClass);</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a7c45a718f16057459d95d09d42ec6902">addRegisterClass</a>(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>, &amp;AMDGPU::SReg_32RegClass);</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;    <span class="comment">// Unless there are also VOP3P operations, not operations are really legal.</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a7c45a718f16057459d95d09d42ec6902">addRegisterClass</a>(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a802353221ba95e0fb06ef5e38dd79192">MVT::v2i16</a>, &amp;AMDGPU::SReg_32RegClass);</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a7c45a718f16057459d95d09d42ec6902">addRegisterClass</a>(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a766168a67c5954796304a42e6287f23e">MVT::v2f16</a>, &amp;AMDGPU::SReg_32RegClass);</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a7c45a718f16057459d95d09d42ec6902">addRegisterClass</a>(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a9b846c126ddfbe57601a050653a45bd3">MVT::v4i16</a>, &amp;AMDGPU::SReg_64RegClass);</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a7c45a718f16057459d95d09d42ec6902">addRegisterClass</a>(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a>, &amp;AMDGPU::SReg_64RegClass);</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;  }</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;  <span class="keywordflow">if</span> (Subtarget-&gt;<a class="code" href="classllvm_1_1GCNSubtarget.html#a278004c824cd46c7504e68ec7c5f2d57">hasMAIInsts</a>()) {</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a7c45a718f16057459d95d09d42ec6902">addRegisterClass</a>(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ae64355d3bf20e602b80628d84ef9a677">MVT::v32i32</a>, &amp;AMDGPU::VReg_1024RegClass);</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a7c45a718f16057459d95d09d42ec6902">addRegisterClass</a>(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a2ed4b388245affab6d4fcc29c6fcd6d8">MVT::v32f32</a>, &amp;AMDGPU::VReg_1024RegClass);</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;  }</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a6df03220bbe2ea3cfb905f36fb26822c">computeRegisterProperties</a>(Subtarget-&gt;<a class="code" href="classllvm_1_1GCNSubtarget.html#a95d2929d1a7c8c66554f0b44b153b573">getRegisterInfo</a>());</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;  <span class="comment">// The boolean content concept here is too inflexible. Compares only ever</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;  <span class="comment">// really produce a 1-bit result. Any copy/extend from these will turn into a</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;  <span class="comment">// select, and zext/1 or sext/-1 are equally cheap. Arbitrarily choose 0/1, as</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;  <span class="comment">// it&#39;s what most targets use.</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a6b928e5a6718acab4fa0030ce9198e8a">setBooleanContents</a>(<a class="code" href="classllvm_1_1TargetLoweringBase.html#aa61af767c51a95e2dd0dff2001168755a0e2d72cfdcc49d2d189f440b3cc31dff">ZeroOrOneBooleanContent</a>);</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a0662d63e058816bf77a5b8f35331bd9d">setBooleanVectorContents</a>(<a class="code" href="classllvm_1_1TargetLoweringBase.html#aa61af767c51a95e2dd0dff2001168755a0e2d72cfdcc49d2d189f440b3cc31dff">ZeroOrOneBooleanContent</a>);</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;  <span class="comment">// We need to custom lower vector stores from local memory</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269b81f007000306e3e69d0d290c2159">ISD::LOAD</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a5782b71c5eafe937e8d31d7b62497d99">MVT::v2i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269b81f007000306e3e69d0d290c2159">ISD::LOAD</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a84cc7c8b60d08c5c10e6f8a33e3743e4">MVT::v3i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269b81f007000306e3e69d0d290c2159">ISD::LOAD</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a4b321667ee9d821362ffabd3c24d17b1">MVT::v4i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269b81f007000306e3e69d0d290c2159">ISD::LOAD</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346aa3f98cadefe4f59a0967f7054269854f">MVT::v5i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269b81f007000306e3e69d0d290c2159">ISD::LOAD</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346abace960037dd118c4a08237431d73b7d">MVT::v8i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269b81f007000306e3e69d0d290c2159">ISD::LOAD</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a43880c339df7af47067f4b3fb6f7de03">MVT::v16i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269b81f007000306e3e69d0d290c2159">ISD::LOAD</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a85440bbdbba12de574c02e515444d3f4">MVT::i1</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269b81f007000306e3e69d0d290c2159">ISD::LOAD</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ae64355d3bf20e602b80628d84ef9a677">MVT::v32i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a047178c3b2c6a5df40ae22a407b8aca9">ISD::STORE</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a5782b71c5eafe937e8d31d7b62497d99">MVT::v2i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a047178c3b2c6a5df40ae22a407b8aca9">ISD::STORE</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a84cc7c8b60d08c5c10e6f8a33e3743e4">MVT::v3i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a047178c3b2c6a5df40ae22a407b8aca9">ISD::STORE</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a4b321667ee9d821362ffabd3c24d17b1">MVT::v4i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a047178c3b2c6a5df40ae22a407b8aca9">ISD::STORE</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346aa3f98cadefe4f59a0967f7054269854f">MVT::v5i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a047178c3b2c6a5df40ae22a407b8aca9">ISD::STORE</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346abace960037dd118c4a08237431d73b7d">MVT::v8i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a047178c3b2c6a5df40ae22a407b8aca9">ISD::STORE</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a43880c339df7af47067f4b3fb6f7de03">MVT::v16i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a047178c3b2c6a5df40ae22a407b8aca9">ISD::STORE</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a85440bbdbba12de574c02e515444d3f4">MVT::i1</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a047178c3b2c6a5df40ae22a407b8aca9">ISD::STORE</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ae64355d3bf20e602b80628d84ef9a677">MVT::v32i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#aa243085e56636cc454143f916686c190">setTruncStoreAction</a>(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a5782b71c5eafe937e8d31d7b62497d99">MVT::v2i32</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a802353221ba95e0fb06ef5e38dd79192">MVT::v2i16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#aa243085e56636cc454143f916686c190">setTruncStoreAction</a>(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a84cc7c8b60d08c5c10e6f8a33e3743e4">MVT::v3i32</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a9fcd1f4ef143a874cac854f7c8a0515f">MVT::v3i16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#aa243085e56636cc454143f916686c190">setTruncStoreAction</a>(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a4b321667ee9d821362ffabd3c24d17b1">MVT::v4i32</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a9b846c126ddfbe57601a050653a45bd3">MVT::v4i16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#aa243085e56636cc454143f916686c190">setTruncStoreAction</a>(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346abace960037dd118c4a08237431d73b7d">MVT::v8i32</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97a9e92da302a5dd0ff02cf2587d7db3">MVT::v8i16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#aa243085e56636cc454143f916686c190">setTruncStoreAction</a>(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a43880c339df7af47067f4b3fb6f7de03">MVT::v16i32</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a751678573bf256a35799dfd23c0e143a">MVT::v16i16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#aa243085e56636cc454143f916686c190">setTruncStoreAction</a>(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ae64355d3bf20e602b80628d84ef9a677">MVT::v32i32</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346aa897d79f0d748c5e52fd188e0ad75281">MVT::v32i16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#aa243085e56636cc454143f916686c190">setTruncStoreAction</a>(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a5782b71c5eafe937e8d31d7b62497d99">MVT::v2i32</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a467ea454a5aeb9501d4b6b1fa1baa250">MVT::v2i8</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#aa243085e56636cc454143f916686c190">setTruncStoreAction</a>(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a4b321667ee9d821362ffabd3c24d17b1">MVT::v4i32</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a2af129f2eeb16ebc7c0f2317083373cb">MVT::v4i8</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#aa243085e56636cc454143f916686c190">setTruncStoreAction</a>(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346abace960037dd118c4a08237431d73b7d">MVT::v8i32</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a31f0af1863185f14e91278f7d567ae81">MVT::v8i8</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#aa243085e56636cc454143f916686c190">setTruncStoreAction</a>(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a43880c339df7af47067f4b3fb6f7de03">MVT::v16i32</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ae3d1acb736016d92ec470470f1c26065">MVT::v16i8</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#aa243085e56636cc454143f916686c190">setTruncStoreAction</a>(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ae64355d3bf20e602b80628d84ef9a677">MVT::v32i32</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af74fabd4f798ee5b63e5adb8b610a7c4">MVT::v32i8</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a30316f8f9985260c49d7c26bc70a6cad">ISD::GlobalAddress</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a30316f8f9985260c49d7c26bc70a6cad">ISD::GlobalAddress</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a78d0f198115bfe3331ab7cfcf7a40a97">ISD::SELECT</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a85440bbdbba12de574c02e515444d3f4">MVT::i1</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aaba91ac521e4f01f57413216273fd7b7f">Promote</a>);</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a78d0f198115bfe3331ab7cfcf7a40a97">ISD::SELECT</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a78d0f198115bfe3331ab7cfcf7a40a97">ISD::SELECT</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ac661c912350e3095c85ba75b8dbc17b1">MVT::f64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aaba91ac521e4f01f57413216273fd7b7f">Promote</a>);</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#ab8c490e0623b6a0e2c12c12e0d924abe">AddPromotedToType</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a78d0f198115bfe3331ab7cfcf7a40a97">ISD::SELECT</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ac661c912350e3095c85ba75b8dbc17b1">MVT::f64</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>);</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a99ad6b342b7457df56b91d24e66016b3">ISD::SELECT_CC</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a99ad6b342b7457df56b91d24e66016b3">ISD::SELECT_CC</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a99ad6b342b7457df56b91d24e66016b3">ISD::SELECT_CC</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a99ad6b342b7457df56b91d24e66016b3">ISD::SELECT_CC</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ac661c912350e3095c85ba75b8dbc17b1">MVT::f64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a99ad6b342b7457df56b91d24e66016b3">ISD::SELECT_CC</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a85440bbdbba12de574c02e515444d3f4">MVT::i1</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a0158ee47dfa868be5d28e2cbef70d5d0">ISD::SETCC</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a85440bbdbba12de574c02e515444d3f4">MVT::i1</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aaba91ac521e4f01f57413216273fd7b7f">Promote</a>);</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a0158ee47dfa868be5d28e2cbef70d5d0">ISD::SETCC</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a03eeae7529a0e3012956884ab96412bb">MVT::v2i1</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a0158ee47dfa868be5d28e2cbef70d5d0">ISD::SETCC</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a8b6cc6df8e802f1294219dd63944f164">MVT::v4i1</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#ab8c490e0623b6a0e2c12c12e0d924abe">AddPromotedToType</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a0158ee47dfa868be5d28e2cbef70d5d0">ISD::SETCC</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a85440bbdbba12de574c02e515444d3f4">MVT::i1</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ae690127648393001a7d5b93dc23da7b3">ISD::TRUNCATE</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a5782b71c5eafe937e8d31d7b62497d99">MVT::v2i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110adaf9a3cb5c2ef5eb713bd6bf4ae23aeb">ISD::FP_ROUND</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0bc51b0308b6c057dc86d2a6bf4b6573">MVT::v2f32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aaa59dd5ec37f21905436b354c0292d9e">ISD::SIGN_EXTEND_INREG</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a03eeae7529a0e3012956884ab96412bb">MVT::v2i1</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aaa59dd5ec37f21905436b354c0292d9e">ISD::SIGN_EXTEND_INREG</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a8b6cc6df8e802f1294219dd63944f164">MVT::v4i1</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aaa59dd5ec37f21905436b354c0292d9e">ISD::SIGN_EXTEND_INREG</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a467ea454a5aeb9501d4b6b1fa1baa250">MVT::v2i8</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aaa59dd5ec37f21905436b354c0292d9e">ISD::SIGN_EXTEND_INREG</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a2af129f2eeb16ebc7c0f2317083373cb">MVT::v4i8</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aaa59dd5ec37f21905436b354c0292d9e">ISD::SIGN_EXTEND_INREG</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a802353221ba95e0fb06ef5e38dd79192">MVT::v2i16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aaa59dd5ec37f21905436b354c0292d9e">ISD::SIGN_EXTEND_INREG</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a9fcd1f4ef143a874cac854f7c8a0515f">MVT::v3i16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aaa59dd5ec37f21905436b354c0292d9e">ISD::SIGN_EXTEND_INREG</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a9b846c126ddfbe57601a050653a45bd3">MVT::v4i16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aaa59dd5ec37f21905436b354c0292d9e">ISD::SIGN_EXTEND_INREG</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ae8167e4f6fa1bfb30f074ba620b81782">ISD::BRCOND</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a6d5e322b263f0d5ea4204efafc1d78bb">ISD::BR_CC</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a85440bbdbba12de574c02e515444d3f4">MVT::i1</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a6d5e322b263f0d5ea4204efafc1d78bb">ISD::BR_CC</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a6d5e322b263f0d5ea4204efafc1d78bb">ISD::BR_CC</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a6d5e322b263f0d5ea4204efafc1d78bb">ISD::BR_CC</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a6d5e322b263f0d5ea4204efafc1d78bb">ISD::BR_CC</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ac661c912350e3095c85ba75b8dbc17b1">MVT::f64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a1ddf36330110b4abea43fe390bea9ef9">ISD::UADDO</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4ffc75d65231b55461c0ba4f36a3e500">ISD::USUBO</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a6b3d129b46bc1ba331b5d35f8cf8a501">ISD::ADDCARRY</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110af760edf2d4a395488417d4d9b1714a3a">ISD::SUBCARRY</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aeb80f9832dad739ee9c6deaa3110d98f">ISD::SHL_PARTS</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a78139be59781ad05e1698eb95c58e0b1">ISD::SRA_PARTS</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9ed8e1dc0db59ab2a071da53ee794759">ISD::SRL_PARTS</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor">#if 0</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a6b3d129b46bc1ba331b5d35f8cf8a501">ISD::ADDCARRY</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110af760edf2d4a395488417d4d9b1714a3a">ISD::SUBCARRY</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;  <span class="comment">// We only support LOAD/STORE and vector manipulation ops for vectors</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;  <span class="comment">// with &gt; 4 elements.</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MVT.html">MVT</a> VT : { <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346abace960037dd118c4a08237431d73b7d">MVT::v8i32</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346aae3cb65654a7470c8fab62100baa5a6b">MVT::v8f32</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a43880c339df7af47067f4b3fb6f7de03">MVT::v16i32</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ad8e854868ca6299c23dd818408f21c8c">MVT::v16f32</a>,</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;                  <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0f87637b0102ab8e9f085bf80358fabc">MVT::v2i64</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a83cf3151949430d75a783f36e2a1ffd8">MVT::v2f64</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a9b846c126ddfbe57601a050653a45bd3">MVT::v4i16</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a>,</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;                  <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ae64355d3bf20e602b80628d84ef9a677">MVT::v32i32</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a2ed4b388245affab6d4fcc29c6fcd6d8">MVT::v32f32</a> }) {</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> = 0; <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> &lt; <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a477ef80c70c7359199eace0e5d3133b1">ISD::BUILTIN_OP_END</a>; ++<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>) {</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;      <span class="keywordflow">switch</span> (<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>) {</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269b81f007000306e3e69d0d290c2159">ISD::LOAD</a>:</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a047178c3b2c6a5df40ae22a407b8aca9">ISD::STORE</a>:</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aff6f73b624fecca7dbe94259f9437e32">ISD::BUILD_VECTOR</a>:</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a>:</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9329e79f62e9ab9b41cfbcafd314bcbd">ISD::EXTRACT_VECTOR_ELT</a>:</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad3bc7c2d379fbfdc2f8eaca038690ec9">ISD::INSERT_VECTOR_ELT</a>:</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a1617abaedbb1d902bb3a5b3136684f9c">ISD::INSERT_SUBVECTOR</a>:</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9070de8a5c5b71851732c4c54e2ffedf">ISD::EXTRACT_SUBVECTOR</a>:</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a576080a08ef1bbab0308eac9d5838f75">ISD::SCALAR_TO_VECTOR</a>:</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a320898056eadc3254fc601e1362eb9f5">ISD::CONCAT_VECTORS</a>:</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;        <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, VT, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;      <span class="keywordflow">default</span>:</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;        <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, VT, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;      }</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;    }</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;  }</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aadfdefcb133a7f0262a05934aba8ce5d">ISD::FP_EXTEND</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a49615145fd6c985a530ec3743d053475">MVT::v4f32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;  <span class="comment">// TODO: For dynamic 64-bit vector inserts/extracts, should emit a pseudo that</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;  <span class="comment">// is expanded to avoid having two separate loops in case the index is a VGPR.</span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;  <span class="comment">// Most operations are naturally 32-bit vector operations. We only support</span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;  <span class="comment">// load and store of i64 vectors, so promote v2i64 vector operations to v4i32.</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MVT.html">MVT</a> Vec64 : { <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0f87637b0102ab8e9f085bf80358fabc">MVT::v2i64</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a83cf3151949430d75a783f36e2a1ffd8">MVT::v2f64</a> }) {</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aff6f73b624fecca7dbe94259f9437e32">ISD::BUILD_VECTOR</a>, Vec64, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aaba91ac521e4f01f57413216273fd7b7f">Promote</a>);</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#ab8c490e0623b6a0e2c12c12e0d924abe">AddPromotedToType</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aff6f73b624fecca7dbe94259f9437e32">ISD::BUILD_VECTOR</a>, Vec64, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a4b321667ee9d821362ffabd3c24d17b1">MVT::v4i32</a>);</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9329e79f62e9ab9b41cfbcafd314bcbd">ISD::EXTRACT_VECTOR_ELT</a>, Vec64, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aaba91ac521e4f01f57413216273fd7b7f">Promote</a>);</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#ab8c490e0623b6a0e2c12c12e0d924abe">AddPromotedToType</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9329e79f62e9ab9b41cfbcafd314bcbd">ISD::EXTRACT_VECTOR_ELT</a>, Vec64, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a4b321667ee9d821362ffabd3c24d17b1">MVT::v4i32</a>);</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad3bc7c2d379fbfdc2f8eaca038690ec9">ISD::INSERT_VECTOR_ELT</a>, Vec64, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aaba91ac521e4f01f57413216273fd7b7f">Promote</a>);</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#ab8c490e0623b6a0e2c12c12e0d924abe">AddPromotedToType</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad3bc7c2d379fbfdc2f8eaca038690ec9">ISD::INSERT_VECTOR_ELT</a>, Vec64, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a4b321667ee9d821362ffabd3c24d17b1">MVT::v4i32</a>);</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a576080a08ef1bbab0308eac9d5838f75">ISD::SCALAR_TO_VECTOR</a>, Vec64, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aaba91ac521e4f01f57413216273fd7b7f">Promote</a>);</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#ab8c490e0623b6a0e2c12c12e0d924abe">AddPromotedToType</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a576080a08ef1bbab0308eac9d5838f75">ISD::SCALAR_TO_VECTOR</a>, Vec64, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a4b321667ee9d821362ffabd3c24d17b1">MVT::v4i32</a>);</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;  }</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a8d8773b28111d8898663d4a0f6223d68">ISD::VECTOR_SHUFFLE</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346abace960037dd118c4a08237431d73b7d">MVT::v8i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a8d8773b28111d8898663d4a0f6223d68">ISD::VECTOR_SHUFFLE</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346aae3cb65654a7470c8fab62100baa5a6b">MVT::v8f32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a8d8773b28111d8898663d4a0f6223d68">ISD::VECTOR_SHUFFLE</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a43880c339df7af47067f4b3fb6f7de03">MVT::v16i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a8d8773b28111d8898663d4a0f6223d68">ISD::VECTOR_SHUFFLE</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ad8e854868ca6299c23dd818408f21c8c">MVT::v16f32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aff6f73b624fecca7dbe94259f9437e32">ISD::BUILD_VECTOR</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aff6f73b624fecca7dbe94259f9437e32">ISD::BUILD_VECTOR</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a9b846c126ddfbe57601a050653a45bd3">MVT::v4i16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;  <span class="comment">// Avoid stack access for these.</span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;  <span class="comment">// TODO: Generalize to more vector types.</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad3bc7c2d379fbfdc2f8eaca038690ec9">ISD::INSERT_VECTOR_ELT</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a802353221ba95e0fb06ef5e38dd79192">MVT::v2i16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad3bc7c2d379fbfdc2f8eaca038690ec9">ISD::INSERT_VECTOR_ELT</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a766168a67c5954796304a42e6287f23e">MVT::v2f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad3bc7c2d379fbfdc2f8eaca038690ec9">ISD::INSERT_VECTOR_ELT</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a9b846c126ddfbe57601a050653a45bd3">MVT::v4i16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad3bc7c2d379fbfdc2f8eaca038690ec9">ISD::INSERT_VECTOR_ELT</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9329e79f62e9ab9b41cfbcafd314bcbd">ISD::EXTRACT_VECTOR_ELT</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a802353221ba95e0fb06ef5e38dd79192">MVT::v2i16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9329e79f62e9ab9b41cfbcafd314bcbd">ISD::EXTRACT_VECTOR_ELT</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a766168a67c5954796304a42e6287f23e">MVT::v2f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9329e79f62e9ab9b41cfbcafd314bcbd">ISD::EXTRACT_VECTOR_ELT</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a467ea454a5aeb9501d4b6b1fa1baa250">MVT::v2i8</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9329e79f62e9ab9b41cfbcafd314bcbd">ISD::EXTRACT_VECTOR_ELT</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a2af129f2eeb16ebc7c0f2317083373cb">MVT::v4i8</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9329e79f62e9ab9b41cfbcafd314bcbd">ISD::EXTRACT_VECTOR_ELT</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a31f0af1863185f14e91278f7d567ae81">MVT::v8i8</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad3bc7c2d379fbfdc2f8eaca038690ec9">ISD::INSERT_VECTOR_ELT</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a467ea454a5aeb9501d4b6b1fa1baa250">MVT::v2i8</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad3bc7c2d379fbfdc2f8eaca038690ec9">ISD::INSERT_VECTOR_ELT</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a2af129f2eeb16ebc7c0f2317083373cb">MVT::v4i8</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad3bc7c2d379fbfdc2f8eaca038690ec9">ISD::INSERT_VECTOR_ELT</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a31f0af1863185f14e91278f7d567ae81">MVT::v8i8</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9329e79f62e9ab9b41cfbcafd314bcbd">ISD::EXTRACT_VECTOR_ELT</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a9b846c126ddfbe57601a050653a45bd3">MVT::v4i16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9329e79f62e9ab9b41cfbcafd314bcbd">ISD::EXTRACT_VECTOR_ELT</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad3bc7c2d379fbfdc2f8eaca038690ec9">ISD::INSERT_VECTOR_ELT</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a9b846c126ddfbe57601a050653a45bd3">MVT::v4i16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad3bc7c2d379fbfdc2f8eaca038690ec9">ISD::INSERT_VECTOR_ELT</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;  <span class="comment">// Deal with vec3 vector operations when widened to vec4.</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a1617abaedbb1d902bb3a5b3136684f9c">ISD::INSERT_SUBVECTOR</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a84cc7c8b60d08c5c10e6f8a33e3743e4">MVT::v3i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a1617abaedbb1d902bb3a5b3136684f9c">ISD::INSERT_SUBVECTOR</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a182f758ffd8cbc19789675b951c49d49">MVT::v3f32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a1617abaedbb1d902bb3a5b3136684f9c">ISD::INSERT_SUBVECTOR</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a4b321667ee9d821362ffabd3c24d17b1">MVT::v4i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a1617abaedbb1d902bb3a5b3136684f9c">ISD::INSERT_SUBVECTOR</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a49615145fd6c985a530ec3743d053475">MVT::v4f32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;  <span class="comment">// Deal with vec5 vector operations when widened to vec8.</span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a1617abaedbb1d902bb3a5b3136684f9c">ISD::INSERT_SUBVECTOR</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346aa3f98cadefe4f59a0967f7054269854f">MVT::v5i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a1617abaedbb1d902bb3a5b3136684f9c">ISD::INSERT_SUBVECTOR</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0ce30195e7f50f8e3789b8d838c4cce5">MVT::v5f32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a1617abaedbb1d902bb3a5b3136684f9c">ISD::INSERT_SUBVECTOR</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346abace960037dd118c4a08237431d73b7d">MVT::v8i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a1617abaedbb1d902bb3a5b3136684f9c">ISD::INSERT_SUBVECTOR</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346aae3cb65654a7470c8fab62100baa5a6b">MVT::v8f32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;  <span class="comment">// BUFFER/FLAT_ATOMIC_CMP_SWAP on GCN GPUs needs input marshalling,</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;  <span class="comment">// and output demarshalling</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9c91befeca2a25c8050d4c3dff8b6d67">ISD::ATOMIC_CMP_SWAP</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9c91befeca2a25c8050d4c3dff8b6d67">ISD::ATOMIC_CMP_SWAP</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;  <span class="comment">// We can&#39;t return success/failure, only the old value,</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;  <span class="comment">// let LLVM add the comparison</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a30649569b517a279a32fb3b48cc154e0">ISD::ATOMIC_CMP_SWAP_WITH_SUCCESS</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a30649569b517a279a32fb3b48cc154e0">ISD::ATOMIC_CMP_SWAP_WITH_SUCCESS</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;  <span class="keywordflow">if</span> (Subtarget-&gt;<a class="code" href="classllvm_1_1GCNSubtarget.html#a90fc707270386fb970207745d6675805">hasFlatAddressSpace</a>()) {</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ae221016e72ad6632377ef55f9e0e4f61">ISD::ADDRSPACECAST</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ae221016e72ad6632377ef55f9e0e4f61">ISD::ADDRSPACECAST</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;  }</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a19328c462764af5f4699fb1698dad994">ISD::BSWAP</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aeea401cc0b7fa5aa6f4d3a0612140e1d">ISD::BITREVERSE</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;  <span class="comment">// On SI this is s_memtime and s_memrealtime on VI.</span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac43f9bea13e29622bbf18c861b52144d">ISD::READCYCLECOUNTER</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac5fb8808f3dcb9f0a83f1fc2e7747485">ISD::TRAP</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a967fcb624e84458e135a763d1c11346a">ISD::DEBUGTRAP</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;  <span class="keywordflow">if</span> (Subtarget-&gt;<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a7e3a5c7c65932e9e3632516e3683de89">has16BitInsts</a>()) {</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a1a6952b1572a4ce241cc3cf45a9ab071">ISD::FPOW</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aaba91ac521e4f01f57413216273fd7b7f">Promote</a>);</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac82d37f93ae4420659acdd03f79b15e0">ISD::FLOG</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad49a46d391f73aa96002adbdd0cf03f5">ISD::FEXP</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a0d05d4a5cd10a46f69f9e62d49d275bb">ISD::FLOG10</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;  }</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;  <span class="comment">// v_mad_f32 does not support denormals. We report it as unconditionally</span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;  <span class="comment">// legal, and the context where it is formed will disallow it when fp32</span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;  <span class="comment">// denormals are enabled.</span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a2415bea72c995bb9cf9f85bbbf90bcd7">ISD::FMAD</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;  <span class="keywordflow">if</span> (!Subtarget-&gt;<a class="code" href="classllvm_1_1GCNSubtarget.html#a9ca681e25480ee5684196eb8641148ee">hasBFI</a>()) {</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;    <span class="comment">// fcopysign can be done in a single instruction with BFI.</span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aeffc3319657e213a530ce583603f7221">ISD::FCOPYSIGN</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aeffc3319657e213a530ce583603f7221">ISD::FCOPYSIGN</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ac661c912350e3095c85ba75b8dbc17b1">MVT::f64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;  }</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;  <span class="keywordflow">if</span> (!Subtarget-&gt;<a class="code" href="classllvm_1_1GCNSubtarget.html#a26eea6294674b212aef650094cdbd54e">hasBCNT</a>(32))</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a991d07d163bd4d9984cf1ef36e92c214">ISD::CTPOP</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;  <span class="keywordflow">if</span> (!Subtarget-&gt;<a class="code" href="classllvm_1_1GCNSubtarget.html#a26eea6294674b212aef650094cdbd54e">hasBCNT</a>(64))</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a991d07d163bd4d9984cf1ef36e92c214">ISD::CTPOP</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;  <span class="keywordflow">if</span> (Subtarget-&gt;<a class="code" href="classllvm_1_1GCNSubtarget.html#aa7d61179e3d68402e9f9aca0a60f9053">hasFFBH</a>())</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a0340c8d57d1dcebc43a00412989583d3">ISD::CTLZ_ZERO_UNDEF</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;  <span class="keywordflow">if</span> (Subtarget-&gt;<a class="code" href="classllvm_1_1GCNSubtarget.html#a8ff0023a5060d98bbd31476beb658c50">hasFFBL</a>())</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a601e66a26efd05520f7cb26aef3af340">ISD::CTTZ_ZERO_UNDEF</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;  <span class="comment">// We only really have 32-bit BFE instructions (and 16-bit on VI).</span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;  <span class="comment">// On SI+ there are 64-bit BFEs, but they are scalar only and there isn&#39;t any</span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;  <span class="comment">// effort to match them now. We want this to be false for i64 cases when the</span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;  <span class="comment">// extraction isn&#39;t restricted to the upper or lower half. Ideally we would</span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;  <span class="comment">// have some pass reduce 64-bit extracts to 32-bit if possible. Extracts that</span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;  <span class="comment">// span the midpoint are probably relatively rare, so don&#39;t worry about them</span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;  <span class="comment">// for now.</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;  <span class="keywordflow">if</span> (Subtarget-&gt;<a class="code" href="classllvm_1_1GCNSubtarget.html#afe5c2cff6531de48bb6a70e1f3812f8c">hasBFE</a>())</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a3eae9a1850a035894e633aef9d5fbacd">setHasExtractBitsInsn</a>(<span class="keyword">true</span>);</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9f59cc264907eb86e29564d5f6a5b213">ISD::FMINNUM</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a632dd4bb044d5cd11f671d176ef495f2">ISD::FMAXNUM</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9f59cc264907eb86e29564d5f6a5b213">ISD::FMINNUM</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ac661c912350e3095c85ba75b8dbc17b1">MVT::f64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a632dd4bb044d5cd11f671d176ef495f2">ISD::FMAXNUM</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ac661c912350e3095c85ba75b8dbc17b1">MVT::f64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;  <span class="comment">// These are really only legal for ieee_mode functions. We should be avoiding</span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;  <span class="comment">// them for functions that don&#39;t have ieee_mode enabled, so just say they are</span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;  <span class="comment">// legal.</span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a907932b29f929b1827b1b93171dcaa3c">ISD::FMINNUM_IEEE</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a25e670389809910f59726e8a11fa82e0">ISD::FMAXNUM_IEEE</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a907932b29f929b1827b1b93171dcaa3c">ISD::FMINNUM_IEEE</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ac661c912350e3095c85ba75b8dbc17b1">MVT::f64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a25e670389809910f59726e8a11fa82e0">ISD::FMAXNUM_IEEE</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ac661c912350e3095c85ba75b8dbc17b1">MVT::f64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;  <span class="keywordflow">if</span> (Subtarget-&gt;<a class="code" href="classllvm_1_1GCNSubtarget.html#abf0e7e914d5468cf242a422fb6a53070">haveRoundOpsF64</a>()) {</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a1e92ea554489509b0ad970901bcc715b">ISD::FTRUNC</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ac661c912350e3095c85ba75b8dbc17b1">MVT::f64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad56e9199ae3993a09af36ff41d327a11">ISD::FCEIL</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ac661c912350e3095c85ba75b8dbc17b1">MVT::f64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a68014623710f7a44c808cd412236d6a1">ISD::FRINT</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ac661c912350e3095c85ba75b8dbc17b1">MVT::f64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad56e9199ae3993a09af36ff41d327a11">ISD::FCEIL</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ac661c912350e3095c85ba75b8dbc17b1">MVT::f64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a1e92ea554489509b0ad970901bcc715b">ISD::FTRUNC</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ac661c912350e3095c85ba75b8dbc17b1">MVT::f64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a68014623710f7a44c808cd412236d6a1">ISD::FRINT</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ac661c912350e3095c85ba75b8dbc17b1">MVT::f64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4336c27826676e1ef61383cafa999219">ISD::FFLOOR</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ac661c912350e3095c85ba75b8dbc17b1">MVT::f64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;  }</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4336c27826676e1ef61383cafa999219">ISD::FFLOOR</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ac661c912350e3095c85ba75b8dbc17b1">MVT::f64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad46ae9fdfe20cd04f7fda7ccbb937543">ISD::FSIN</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9133d7cfb6a66404ff7757b699bc3941">ISD::FCOS</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110abc6c09c7af98236460f0b020eb3be94e">ISD::FDIV</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110abc6c09c7af98236460f0b020eb3be94e">ISD::FDIV</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ac661c912350e3095c85ba75b8dbc17b1">MVT::f64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;  <span class="keywordflow">if</span> (Subtarget-&gt;<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a7e3a5c7c65932e9e3632516e3683de89">has16BitInsts</a>()) {</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aac2f0a84dd2aa5ee4c3f1385e9565f5e">ISD::Constant</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">MVT::i16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aaac895215ecbb3c411c957c8beb39b70">ISD::SMIN</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">MVT::i16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110af3b59179b6fcbc89463181015ace8e9b">ISD::SMAX</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">MVT::i16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a17126302da6199930e55e841ca1b082d">ISD::UMIN</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">MVT::i16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110af675e759c0ffff8d48ea14a60fe3517b">ISD::UMAX</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">MVT::i16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a5183f3d72924bc7c77ba8d3f5de9f602">ISD::SIGN_EXTEND</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">MVT::i16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aaba91ac521e4f01f57413216273fd7b7f">Promote</a>);</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#ab8c490e0623b6a0e2c12c12e0d924abe">AddPromotedToType</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a5183f3d72924bc7c77ba8d3f5de9f602">ISD::SIGN_EXTEND</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">MVT::i16</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a19cd524269b035941434cce28b585715">ISD::ROTR</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">MVT::i16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aaba91ac521e4f01f57413216273fd7b7f">Promote</a>);</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ae8f8f81d8e8d7a557d67622c05786f1d">ISD::ROTL</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">MVT::i16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aaba91ac521e4f01f57413216273fd7b7f">Promote</a>);</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a1f61c2422057e10403b2f6003543c300">ISD::SDIV</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">MVT::i16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aaba91ac521e4f01f57413216273fd7b7f">Promote</a>);</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a15637879021fa7d5226045c0668a99a8">ISD::UDIV</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">MVT::i16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aaba91ac521e4f01f57413216273fd7b7f">Promote</a>);</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a124ba0f5b2887879212c74a68bc230a3">ISD::SREM</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">MVT::i16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aaba91ac521e4f01f57413216273fd7b7f">Promote</a>);</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad1657dbc1957901a6d9cd224efbc0f28">ISD::UREM</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">MVT::i16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aaba91ac521e4f01f57413216273fd7b7f">Promote</a>);</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a19328c462764af5f4699fb1698dad994">ISD::BSWAP</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">MVT::i16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aaba91ac521e4f01f57413216273fd7b7f">Promote</a>);</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aeea401cc0b7fa5aa6f4d3a0612140e1d">ISD::BITREVERSE</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">MVT::i16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aaba91ac521e4f01f57413216273fd7b7f">Promote</a>);</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a6da41a113af0909470baea7486b3386b">ISD::CTTZ</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">MVT::i16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aaba91ac521e4f01f57413216273fd7b7f">Promote</a>);</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a601e66a26efd05520f7cb26aef3af340">ISD::CTTZ_ZERO_UNDEF</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">MVT::i16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aaba91ac521e4f01f57413216273fd7b7f">Promote</a>);</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110add33c0ae9a63902e573fc1f92fc33f1c">ISD::CTLZ</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">MVT::i16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aaba91ac521e4f01f57413216273fd7b7f">Promote</a>);</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a0340c8d57d1dcebc43a00412989583d3">ISD::CTLZ_ZERO_UNDEF</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">MVT::i16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aaba91ac521e4f01f57413216273fd7b7f">Promote</a>);</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a991d07d163bd4d9984cf1ef36e92c214">ISD::CTPOP</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">MVT::i16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aaba91ac521e4f01f57413216273fd7b7f">Promote</a>);</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a99ad6b342b7457df56b91d24e66016b3">ISD::SELECT_CC</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">MVT::i16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a6d5e322b263f0d5ea4204efafc1d78bb">ISD::BR_CC</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">MVT::i16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269b81f007000306e3e69d0d290c2159">ISD::LOAD</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">MVT::i16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#aa243085e56636cc454143f916686c190">setTruncStoreAction</a>(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">MVT::i16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a3e12fcc9960ef3bf0ae5876382d4c66f">ISD::FP16_TO_FP</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">MVT::i16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aaba91ac521e4f01f57413216273fd7b7f">Promote</a>);</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#ab8c490e0623b6a0e2c12c12e0d924abe">AddPromotedToType</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a3e12fcc9960ef3bf0ae5876382d4c66f">ISD::FP16_TO_FP</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">MVT::i16</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a38f379e4fddf750c36f1323a04d12171">ISD::FP_TO_FP16</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">MVT::i16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aaba91ac521e4f01f57413216273fd7b7f">Promote</a>);</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#ab8c490e0623b6a0e2c12c12e0d924abe">AddPromotedToType</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a38f379e4fddf750c36f1323a04d12171">ISD::FP_TO_FP16</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">MVT::i16</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac3f8f8d8437c64b2e2e9f978e2707210">ISD::FP_TO_SINT</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">MVT::i16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aaba91ac521e4f01f57413216273fd7b7f">Promote</a>);</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a71640703ec096a8b07111e85cfff6987">ISD::FP_TO_UINT</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">MVT::i16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aaba91ac521e4f01f57413216273fd7b7f">Promote</a>);</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;    <span class="comment">// F16 - Constant Actions.</span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a1be4c8da7c68a4c683de1a98b5cc5b9d">ISD::ConstantFP</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;    <span class="comment">// F16 - Load/Store Actions.</span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269b81f007000306e3e69d0d290c2159">ISD::LOAD</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aaba91ac521e4f01f57413216273fd7b7f">Promote</a>);</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#ab8c490e0623b6a0e2c12c12e0d924abe">AddPromotedToType</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269b81f007000306e3e69d0d290c2159">ISD::LOAD</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">MVT::i16</a>);</div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a047178c3b2c6a5df40ae22a407b8aca9">ISD::STORE</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aaba91ac521e4f01f57413216273fd7b7f">Promote</a>);</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#ab8c490e0623b6a0e2c12c12e0d924abe">AddPromotedToType</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a047178c3b2c6a5df40ae22a407b8aca9">ISD::STORE</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">MVT::i16</a>);</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;    <span class="comment">// F16 - VOP1 Actions.</span></div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110adaf9a3cb5c2ef5eb713bd6bf4ae23aeb">ISD::FP_ROUND</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9133d7cfb6a66404ff7757b699bc3941">ISD::FCOS</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aaba91ac521e4f01f57413216273fd7b7f">Promote</a>);</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad46ae9fdfe20cd04f7fda7ccbb937543">ISD::FSIN</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aaba91ac521e4f01f57413216273fd7b7f">Promote</a>);</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a315004656a75a3c3a9d7294f105a8da2">ISD::SINT_TO_FP</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">MVT::i16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a169032eecd015d4eeb869c457202a6c8">ISD::UINT_TO_FP</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">MVT::i16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac3f8f8d8437c64b2e2e9f978e2707210">ISD::FP_TO_SINT</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aaba91ac521e4f01f57413216273fd7b7f">Promote</a>);</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a71640703ec096a8b07111e85cfff6987">ISD::FP_TO_UINT</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aaba91ac521e4f01f57413216273fd7b7f">Promote</a>);</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a315004656a75a3c3a9d7294f105a8da2">ISD::SINT_TO_FP</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aaba91ac521e4f01f57413216273fd7b7f">Promote</a>);</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a169032eecd015d4eeb869c457202a6c8">ISD::UINT_TO_FP</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aaba91ac521e4f01f57413216273fd7b7f">Promote</a>);</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a87b7dd3d6a9b68d1558fc6b4706708b0">ISD::FROUND</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;    <span class="comment">// F16 - VOP2 Actions.</span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a6d5e322b263f0d5ea4204efafc1d78bb">ISD::BR_CC</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a99ad6b342b7457df56b91d24e66016b3">ISD::SELECT_CC</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110abc6c09c7af98236460f0b020eb3be94e">ISD::FDIV</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;    <span class="comment">// F16 - VOP3 Actions.</span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a293ca68b3b2ce80eef991de822822254">ISD::FMA</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;    <span class="keywordflow">if</span> (STI.<a class="code" href="classllvm_1_1GCNSubtarget.html#a3f464e58eb8545a1261f5ef4be85ce95">hasMadF16</a>())</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;      <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a2415bea72c995bb9cf9f85bbbf90bcd7">ISD::FMAD</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MVT.html">MVT</a> VT : {<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a802353221ba95e0fb06ef5e38dd79192">MVT::v2i16</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a766168a67c5954796304a42e6287f23e">MVT::v2f16</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a9b846c126ddfbe57601a050653a45bd3">MVT::v4i16</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a>}) {</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;      <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> = 0; <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> &lt; <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a477ef80c70c7359199eace0e5d3133b1">ISD::BUILTIN_OP_END</a>; ++<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>) {</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;        <span class="keywordflow">switch</span> (<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>) {</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269b81f007000306e3e69d0d290c2159">ISD::LOAD</a>:</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a047178c3b2c6a5df40ae22a407b8aca9">ISD::STORE</a>:</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aff6f73b624fecca7dbe94259f9437e32">ISD::BUILD_VECTOR</a>:</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a>:</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9329e79f62e9ab9b41cfbcafd314bcbd">ISD::EXTRACT_VECTOR_ELT</a>:</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad3bc7c2d379fbfdc2f8eaca038690ec9">ISD::INSERT_VECTOR_ELT</a>:</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a1617abaedbb1d902bb3a5b3136684f9c">ISD::INSERT_SUBVECTOR</a>:</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9070de8a5c5b71851732c4c54e2ffedf">ISD::EXTRACT_SUBVECTOR</a>:</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a576080a08ef1bbab0308eac9d5838f75">ISD::SCALAR_TO_VECTOR</a>:</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;          <span class="keywordflow">break</span>;</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a320898056eadc3254fc601e1362eb9f5">ISD::CONCAT_VECTORS</a>:</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;          <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, VT, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;          <span class="keywordflow">break</span>;</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;        <span class="keywordflow">default</span>:</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;          <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, VT, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;          <span class="keywordflow">break</span>;</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;        }</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;      }</div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;    }</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;    <span class="comment">// XXX - Do these do anything? Vector constants turn into build_vector.</span></div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aac2f0a84dd2aa5ee4c3f1385e9565f5e">ISD::Constant</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a802353221ba95e0fb06ef5e38dd79192">MVT::v2i16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a1be4c8da7c68a4c683de1a98b5cc5b9d">ISD::ConstantFP</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a766168a67c5954796304a42e6287f23e">MVT::v2f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7c6d8f265e9e16e5debdb9a536b55d3d">ISD::UNDEF</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a802353221ba95e0fb06ef5e38dd79192">MVT::v2i16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7c6d8f265e9e16e5debdb9a536b55d3d">ISD::UNDEF</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a766168a67c5954796304a42e6287f23e">MVT::v2f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a047178c3b2c6a5df40ae22a407b8aca9">ISD::STORE</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a802353221ba95e0fb06ef5e38dd79192">MVT::v2i16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aaba91ac521e4f01f57413216273fd7b7f">Promote</a>);</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#ab8c490e0623b6a0e2c12c12e0d924abe">AddPromotedToType</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a047178c3b2c6a5df40ae22a407b8aca9">ISD::STORE</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a802353221ba95e0fb06ef5e38dd79192">MVT::v2i16</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a047178c3b2c6a5df40ae22a407b8aca9">ISD::STORE</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a766168a67c5954796304a42e6287f23e">MVT::v2f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aaba91ac521e4f01f57413216273fd7b7f">Promote</a>);</div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#ab8c490e0623b6a0e2c12c12e0d924abe">AddPromotedToType</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a047178c3b2c6a5df40ae22a407b8aca9">ISD::STORE</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a766168a67c5954796304a42e6287f23e">MVT::v2f16</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269b81f007000306e3e69d0d290c2159">ISD::LOAD</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a802353221ba95e0fb06ef5e38dd79192">MVT::v2i16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aaba91ac521e4f01f57413216273fd7b7f">Promote</a>);</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#ab8c490e0623b6a0e2c12c12e0d924abe">AddPromotedToType</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269b81f007000306e3e69d0d290c2159">ISD::LOAD</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a802353221ba95e0fb06ef5e38dd79192">MVT::v2i16</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269b81f007000306e3e69d0d290c2159">ISD::LOAD</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a766168a67c5954796304a42e6287f23e">MVT::v2f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aaba91ac521e4f01f57413216273fd7b7f">Promote</a>);</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#ab8c490e0623b6a0e2c12c12e0d924abe">AddPromotedToType</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269b81f007000306e3e69d0d290c2159">ISD::LOAD</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a766168a67c5954796304a42e6287f23e">MVT::v2f16</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac513a7da1bf74fb3e3c594da8534f2d2">ISD::AND</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a802353221ba95e0fb06ef5e38dd79192">MVT::v2i16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aaba91ac521e4f01f57413216273fd7b7f">Promote</a>);</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#ab8c490e0623b6a0e2c12c12e0d924abe">AddPromotedToType</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac513a7da1bf74fb3e3c594da8534f2d2">ISD::AND</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a802353221ba95e0fb06ef5e38dd79192">MVT::v2i16</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7415ab9f2172c59a2ee7c7a02afa56a4">ISD::OR</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a802353221ba95e0fb06ef5e38dd79192">MVT::v2i16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aaba91ac521e4f01f57413216273fd7b7f">Promote</a>);</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#ab8c490e0623b6a0e2c12c12e0d924abe">AddPromotedToType</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7415ab9f2172c59a2ee7c7a02afa56a4">ISD::OR</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a802353221ba95e0fb06ef5e38dd79192">MVT::v2i16</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a92febb83e6ba116eb7aae8e7e3f70cc1">ISD::XOR</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a802353221ba95e0fb06ef5e38dd79192">MVT::v2i16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aaba91ac521e4f01f57413216273fd7b7f">Promote</a>);</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#ab8c490e0623b6a0e2c12c12e0d924abe">AddPromotedToType</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a92febb83e6ba116eb7aae8e7e3f70cc1">ISD::XOR</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a802353221ba95e0fb06ef5e38dd79192">MVT::v2i16</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269b81f007000306e3e69d0d290c2159">ISD::LOAD</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a9b846c126ddfbe57601a050653a45bd3">MVT::v4i16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aaba91ac521e4f01f57413216273fd7b7f">Promote</a>);</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#ab8c490e0623b6a0e2c12c12e0d924abe">AddPromotedToType</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269b81f007000306e3e69d0d290c2159">ISD::LOAD</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a9b846c126ddfbe57601a050653a45bd3">MVT::v4i16</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a5782b71c5eafe937e8d31d7b62497d99">MVT::v2i32</a>);</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269b81f007000306e3e69d0d290c2159">ISD::LOAD</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aaba91ac521e4f01f57413216273fd7b7f">Promote</a>);</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#ab8c490e0623b6a0e2c12c12e0d924abe">AddPromotedToType</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269b81f007000306e3e69d0d290c2159">ISD::LOAD</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a5782b71c5eafe937e8d31d7b62497d99">MVT::v2i32</a>);</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a047178c3b2c6a5df40ae22a407b8aca9">ISD::STORE</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a9b846c126ddfbe57601a050653a45bd3">MVT::v4i16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aaba91ac521e4f01f57413216273fd7b7f">Promote</a>);</div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#ab8c490e0623b6a0e2c12c12e0d924abe">AddPromotedToType</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a047178c3b2c6a5df40ae22a407b8aca9">ISD::STORE</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a9b846c126ddfbe57601a050653a45bd3">MVT::v4i16</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a5782b71c5eafe937e8d31d7b62497d99">MVT::v2i32</a>);</div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a047178c3b2c6a5df40ae22a407b8aca9">ISD::STORE</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aaba91ac521e4f01f57413216273fd7b7f">Promote</a>);</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#ab8c490e0623b6a0e2c12c12e0d924abe">AddPromotedToType</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a047178c3b2c6a5df40ae22a407b8aca9">ISD::STORE</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a5782b71c5eafe937e8d31d7b62497d99">MVT::v2i32</a>);</div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;</div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a27d5d8ef82302b739ba3ca8be1a5513d">ISD::ANY_EXTEND</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a5782b71c5eafe937e8d31d7b62497d99">MVT::v2i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a93fdf85eff945f1a668b4915a051453e">ISD::ZERO_EXTEND</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a5782b71c5eafe937e8d31d7b62497d99">MVT::v2i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a5183f3d72924bc7c77ba8d3f5de9f602">ISD::SIGN_EXTEND</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a5782b71c5eafe937e8d31d7b62497d99">MVT::v2i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aadfdefcb133a7f0262a05934aba8ce5d">ISD::FP_EXTEND</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0bc51b0308b6c057dc86d2a6bf4b6573">MVT::v2f32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;</div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a27d5d8ef82302b739ba3ca8be1a5513d">ISD::ANY_EXTEND</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a4b321667ee9d821362ffabd3c24d17b1">MVT::v4i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a93fdf85eff945f1a668b4915a051453e">ISD::ZERO_EXTEND</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a4b321667ee9d821362ffabd3c24d17b1">MVT::v4i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a5183f3d72924bc7c77ba8d3f5de9f602">ISD::SIGN_EXTEND</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a4b321667ee9d821362ffabd3c24d17b1">MVT::v4i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;    <span class="keywordflow">if</span> (!Subtarget-&gt;<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#af7f7f78dc522331d261db35a8d64e01b">hasVOP3PInsts</a>()) {</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;      <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aff6f73b624fecca7dbe94259f9437e32">ISD::BUILD_VECTOR</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a802353221ba95e0fb06ef5e38dd79192">MVT::v2i16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;      <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aff6f73b624fecca7dbe94259f9437e32">ISD::BUILD_VECTOR</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a766168a67c5954796304a42e6287f23e">MVT::v2f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;    }</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;</div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a6d26c45c040d8f85d577a5f645261d1a">ISD::FNEG</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a766168a67c5954796304a42e6287f23e">MVT::v2f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;    <span class="comment">// This isn&#39;t really legal, but this avoids the legalizer unrolling it (and</span></div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;    <span class="comment">// allows matching fneg (fabs x) patterns)</span></div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a2b4d07600495a563319d6a3dda8dc44d">ISD::FABS</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a766168a67c5954796304a42e6287f23e">MVT::v2f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;</div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a632dd4bb044d5cd11f671d176ef495f2">ISD::FMAXNUM</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9f59cc264907eb86e29564d5f6a5b213">ISD::FMINNUM</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a25e670389809910f59726e8a11fa82e0">ISD::FMAXNUM_IEEE</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a907932b29f929b1827b1b93171dcaa3c">ISD::FMINNUM_IEEE</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;</div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a907932b29f929b1827b1b93171dcaa3c">ISD::FMINNUM_IEEE</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a25e670389809910f59726e8a11fa82e0">ISD::FMAXNUM_IEEE</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9f59cc264907eb86e29564d5f6a5b213">ISD::FMINNUM</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a632dd4bb044d5cd11f671d176ef495f2">ISD::FMAXNUM</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;  }</div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;</div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;  <span class="keywordflow">if</span> (Subtarget-&gt;<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#af7f7f78dc522331d261db35a8d64e01b">hasVOP3PInsts</a>()) {</div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535">ISD::ADD</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a802353221ba95e0fb06ef5e38dd79192">MVT::v2i16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9fa617e5567c3c2638938f7b9ddc3f1c">ISD::SUB</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a802353221ba95e0fb06ef5e38dd79192">MVT::v2i16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad8aec9273962cf78d087090c11a1dd1c">ISD::MUL</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a802353221ba95e0fb06ef5e38dd79192">MVT::v2i16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a8cc94e03dea594863073a02f5bb94997">ISD::SHL</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a802353221ba95e0fb06ef5e38dd79192">MVT::v2i16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a3c6553c8acebe1b57c211ee45e2d8f98">ISD::SRL</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a802353221ba95e0fb06ef5e38dd79192">MVT::v2i16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4a055321c361a0f6ee77ed764730ffc1">ISD::SRA</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a802353221ba95e0fb06ef5e38dd79192">MVT::v2i16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aaac895215ecbb3c411c957c8beb39b70">ISD::SMIN</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a802353221ba95e0fb06ef5e38dd79192">MVT::v2i16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a17126302da6199930e55e841ca1b082d">ISD::UMIN</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a802353221ba95e0fb06ef5e38dd79192">MVT::v2i16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110af3b59179b6fcbc89463181015ace8e9b">ISD::SMAX</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a802353221ba95e0fb06ef5e38dd79192">MVT::v2i16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110af675e759c0ffff8d48ea14a60fe3517b">ISD::UMAX</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a802353221ba95e0fb06ef5e38dd79192">MVT::v2i16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;</div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a32ec12017722f5b42a295fe5eb0b0bdf">ISD::FADD</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a766168a67c5954796304a42e6287f23e">MVT::v2f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9ab5860c97a00c4627a08cab7b0c8178">ISD::FMUL</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a766168a67c5954796304a42e6287f23e">MVT::v2f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a293ca68b3b2ce80eef991de822822254">ISD::FMA</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a766168a67c5954796304a42e6287f23e">MVT::v2f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;</div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a907932b29f929b1827b1b93171dcaa3c">ISD::FMINNUM_IEEE</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a766168a67c5954796304a42e6287f23e">MVT::v2f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a25e670389809910f59726e8a11fa82e0">ISD::FMAXNUM_IEEE</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a766168a67c5954796304a42e6287f23e">MVT::v2f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;</div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a74a787311d3ab9a17ee0acde7b6a6b14">ISD::FCANONICALIZE</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a766168a67c5954796304a42e6287f23e">MVT::v2f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;</div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9329e79f62e9ab9b41cfbcafd314bcbd">ISD::EXTRACT_VECTOR_ELT</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a802353221ba95e0fb06ef5e38dd79192">MVT::v2i16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9329e79f62e9ab9b41cfbcafd314bcbd">ISD::EXTRACT_VECTOR_ELT</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a766168a67c5954796304a42e6287f23e">MVT::v2f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;</div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a8d8773b28111d8898663d4a0f6223d68">ISD::VECTOR_SHUFFLE</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a8d8773b28111d8898663d4a0f6223d68">ISD::VECTOR_SHUFFLE</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a9b846c126ddfbe57601a050653a45bd3">MVT::v4i16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a8cc94e03dea594863073a02f5bb94997">ISD::SHL</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a9b846c126ddfbe57601a050653a45bd3">MVT::v4i16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4a055321c361a0f6ee77ed764730ffc1">ISD::SRA</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a9b846c126ddfbe57601a050653a45bd3">MVT::v4i16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a3c6553c8acebe1b57c211ee45e2d8f98">ISD::SRL</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a9b846c126ddfbe57601a050653a45bd3">MVT::v4i16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535">ISD::ADD</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a9b846c126ddfbe57601a050653a45bd3">MVT::v4i16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9fa617e5567c3c2638938f7b9ddc3f1c">ISD::SUB</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a9b846c126ddfbe57601a050653a45bd3">MVT::v4i16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad8aec9273962cf78d087090c11a1dd1c">ISD::MUL</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a9b846c126ddfbe57601a050653a45bd3">MVT::v4i16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;</div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aaac895215ecbb3c411c957c8beb39b70">ISD::SMIN</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a9b846c126ddfbe57601a050653a45bd3">MVT::v4i16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110af3b59179b6fcbc89463181015ace8e9b">ISD::SMAX</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a9b846c126ddfbe57601a050653a45bd3">MVT::v4i16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a17126302da6199930e55e841ca1b082d">ISD::UMIN</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a9b846c126ddfbe57601a050653a45bd3">MVT::v4i16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110af675e759c0ffff8d48ea14a60fe3517b">ISD::UMAX</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a9b846c126ddfbe57601a050653a45bd3">MVT::v4i16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;</div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a32ec12017722f5b42a295fe5eb0b0bdf">ISD::FADD</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9ab5860c97a00c4627a08cab7b0c8178">ISD::FMUL</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a293ca68b3b2ce80eef991de822822254">ISD::FMA</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;</div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a632dd4bb044d5cd11f671d176ef495f2">ISD::FMAXNUM</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a766168a67c5954796304a42e6287f23e">MVT::v2f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9f59cc264907eb86e29564d5f6a5b213">ISD::FMINNUM</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a766168a67c5954796304a42e6287f23e">MVT::v2f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;</div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9f59cc264907eb86e29564d5f6a5b213">ISD::FMINNUM</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a632dd4bb044d5cd11f671d176ef495f2">ISD::FMAXNUM</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a74a787311d3ab9a17ee0acde7b6a6b14">ISD::FCANONICALIZE</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;</div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad49a46d391f73aa96002adbdd0cf03f5">ISD::FEXP</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a766168a67c5954796304a42e6287f23e">MVT::v2f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a78d0f198115bfe3331ab7cfcf7a40a97">ISD::SELECT</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a9b846c126ddfbe57601a050653a45bd3">MVT::v4i16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a78d0f198115bfe3331ab7cfcf7a40a97">ISD::SELECT</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;  }</div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;</div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a6d26c45c040d8f85d577a5f645261d1a">ISD::FNEG</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a2b4d07600495a563319d6a3dda8dc44d">ISD::FABS</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;</div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;  <span class="keywordflow">if</span> (Subtarget-&gt;<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a7e3a5c7c65932e9e3632516e3683de89">has16BitInsts</a>()) {</div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a78d0f198115bfe3331ab7cfcf7a40a97">ISD::SELECT</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a802353221ba95e0fb06ef5e38dd79192">MVT::v2i16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aaba91ac521e4f01f57413216273fd7b7f">Promote</a>);</div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#ab8c490e0623b6a0e2c12c12e0d924abe">AddPromotedToType</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a78d0f198115bfe3331ab7cfcf7a40a97">ISD::SELECT</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a802353221ba95e0fb06ef5e38dd79192">MVT::v2i16</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a78d0f198115bfe3331ab7cfcf7a40a97">ISD::SELECT</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a766168a67c5954796304a42e6287f23e">MVT::v2f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aaba91ac521e4f01f57413216273fd7b7f">Promote</a>);</div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#ab8c490e0623b6a0e2c12c12e0d924abe">AddPromotedToType</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a78d0f198115bfe3331ab7cfcf7a40a97">ISD::SELECT</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a766168a67c5954796304a42e6287f23e">MVT::v2f16</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;    <span class="comment">// Legalization hack.</span></div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a78d0f198115bfe3331ab7cfcf7a40a97">ISD::SELECT</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a802353221ba95e0fb06ef5e38dd79192">MVT::v2i16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a78d0f198115bfe3331ab7cfcf7a40a97">ISD::SELECT</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a766168a67c5954796304a42e6287f23e">MVT::v2f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;</div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a6d26c45c040d8f85d577a5f645261d1a">ISD::FNEG</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a766168a67c5954796304a42e6287f23e">MVT::v2f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a2b4d07600495a563319d6a3dda8dc44d">ISD::FABS</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a766168a67c5954796304a42e6287f23e">MVT::v2f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;  }</div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;</div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MVT.html">MVT</a> VT : { <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a9b846c126ddfbe57601a050653a45bd3">MVT::v4i16</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a467ea454a5aeb9501d4b6b1fa1baa250">MVT::v2i8</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a2af129f2eeb16ebc7c0f2317083373cb">MVT::v4i8</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a31f0af1863185f14e91278f7d567ae81">MVT::v8i8</a> }) {</div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a78d0f198115bfe3331ab7cfcf7a40a97">ISD::SELECT</a>, VT, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;  }</div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;</div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac771b9cda3b889242d457cc4d9b2159c">ISD::INTRINSIC_WO_CHAIN</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac771b9cda3b889242d457cc4d9b2159c">ISD::INTRINSIC_WO_CHAIN</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac771b9cda3b889242d457cc4d9b2159c">ISD::INTRINSIC_WO_CHAIN</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a49615145fd6c985a530ec3743d053475">MVT::v4f32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac771b9cda3b889242d457cc4d9b2159c">ISD::INTRINSIC_WO_CHAIN</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">MVT::i16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac771b9cda3b889242d457cc4d9b2159c">ISD::INTRINSIC_WO_CHAIN</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac771b9cda3b889242d457cc4d9b2159c">ISD::INTRINSIC_WO_CHAIN</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a802353221ba95e0fb06ef5e38dd79192">MVT::v2i16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac771b9cda3b889242d457cc4d9b2159c">ISD::INTRINSIC_WO_CHAIN</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a766168a67c5954796304a42e6287f23e">MVT::v2f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;</div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110afc09e0bddd693dcf9923e4df42473bd9">ISD::INTRINSIC_W_CHAIN</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a766168a67c5954796304a42e6287f23e">MVT::v2f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110afc09e0bddd693dcf9923e4df42473bd9">ISD::INTRINSIC_W_CHAIN</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a802353221ba95e0fb06ef5e38dd79192">MVT::v2i16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110afc09e0bddd693dcf9923e4df42473bd9">ISD::INTRINSIC_W_CHAIN</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110afc09e0bddd693dcf9923e4df42473bd9">ISD::INTRINSIC_W_CHAIN</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a9b846c126ddfbe57601a050653a45bd3">MVT::v4i16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110afc09e0bddd693dcf9923e4df42473bd9">ISD::INTRINSIC_W_CHAIN</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a50f3b0ea1ad253b69f760ff2feb47539">MVT::v8f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110afc09e0bddd693dcf9923e4df42473bd9">ISD::INTRINSIC_W_CHAIN</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110afc09e0bddd693dcf9923e4df42473bd9">ISD::INTRINSIC_W_CHAIN</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110afc09e0bddd693dcf9923e4df42473bd9">ISD::INTRINSIC_W_CHAIN</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">MVT::i16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110afc09e0bddd693dcf9923e4df42473bd9">ISD::INTRINSIC_W_CHAIN</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af777e086e32f60c0c87b460964eae7d0">MVT::i8</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;</div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a2df96794a99f5d3b4415c4a84e616140">ISD::INTRINSIC_VOID</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a2df96794a99f5d3b4415c4a84e616140">ISD::INTRINSIC_VOID</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a802353221ba95e0fb06ef5e38dd79192">MVT::v2i16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a2df96794a99f5d3b4415c4a84e616140">ISD::INTRINSIC_VOID</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a766168a67c5954796304a42e6287f23e">MVT::v2f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a2df96794a99f5d3b4415c4a84e616140">ISD::INTRINSIC_VOID</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a2df96794a99f5d3b4415c4a84e616140">ISD::INTRINSIC_VOID</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a9b846c126ddfbe57601a050653a45bd3">MVT::v4i16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a2df96794a99f5d3b4415c4a84e616140">ISD::INTRINSIC_VOID</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a2df96794a99f5d3b4415c4a84e616140">ISD::INTRINSIC_VOID</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">MVT::i16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a2df96794a99f5d3b4415c4a84e616140">ISD::INTRINSIC_VOID</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af777e086e32f60c0c87b460964eae7d0">MVT::i8</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;</div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07debef9c174231d513e1966ef50cd0a">setTargetDAGCombine</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535">ISD::ADD</a>);</div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07debef9c174231d513e1966ef50cd0a">setTargetDAGCombine</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a6b3d129b46bc1ba331b5d35f8cf8a501">ISD::ADDCARRY</a>);</div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07debef9c174231d513e1966ef50cd0a">setTargetDAGCombine</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9fa617e5567c3c2638938f7b9ddc3f1c">ISD::SUB</a>);</div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07debef9c174231d513e1966ef50cd0a">setTargetDAGCombine</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110af760edf2d4a395488417d4d9b1714a3a">ISD::SUBCARRY</a>);</div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07debef9c174231d513e1966ef50cd0a">setTargetDAGCombine</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a32ec12017722f5b42a295fe5eb0b0bdf">ISD::FADD</a>);</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07debef9c174231d513e1966ef50cd0a">setTargetDAGCombine</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a2852a5b6baa80b1589a46737210a8cad">ISD::FSUB</a>);</div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07debef9c174231d513e1966ef50cd0a">setTargetDAGCombine</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9f59cc264907eb86e29564d5f6a5b213">ISD::FMINNUM</a>);</div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07debef9c174231d513e1966ef50cd0a">setTargetDAGCombine</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a632dd4bb044d5cd11f671d176ef495f2">ISD::FMAXNUM</a>);</div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07debef9c174231d513e1966ef50cd0a">setTargetDAGCombine</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a907932b29f929b1827b1b93171dcaa3c">ISD::FMINNUM_IEEE</a>);</div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07debef9c174231d513e1966ef50cd0a">setTargetDAGCombine</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a25e670389809910f59726e8a11fa82e0">ISD::FMAXNUM_IEEE</a>);</div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07debef9c174231d513e1966ef50cd0a">setTargetDAGCombine</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a293ca68b3b2ce80eef991de822822254">ISD::FMA</a>);</div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07debef9c174231d513e1966ef50cd0a">setTargetDAGCombine</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aaac895215ecbb3c411c957c8beb39b70">ISD::SMIN</a>);</div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07debef9c174231d513e1966ef50cd0a">setTargetDAGCombine</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110af3b59179b6fcbc89463181015ace8e9b">ISD::SMAX</a>);</div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07debef9c174231d513e1966ef50cd0a">setTargetDAGCombine</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a17126302da6199930e55e841ca1b082d">ISD::UMIN</a>);</div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07debef9c174231d513e1966ef50cd0a">setTargetDAGCombine</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110af675e759c0ffff8d48ea14a60fe3517b">ISD::UMAX</a>);</div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07debef9c174231d513e1966ef50cd0a">setTargetDAGCombine</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a0158ee47dfa868be5d28e2cbef70d5d0">ISD::SETCC</a>);</div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07debef9c174231d513e1966ef50cd0a">setTargetDAGCombine</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac513a7da1bf74fb3e3c594da8534f2d2">ISD::AND</a>);</div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07debef9c174231d513e1966ef50cd0a">setTargetDAGCombine</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7415ab9f2172c59a2ee7c7a02afa56a4">ISD::OR</a>);</div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07debef9c174231d513e1966ef50cd0a">setTargetDAGCombine</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a92febb83e6ba116eb7aae8e7e3f70cc1">ISD::XOR</a>);</div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07debef9c174231d513e1966ef50cd0a">setTargetDAGCombine</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a315004656a75a3c3a9d7294f105a8da2">ISD::SINT_TO_FP</a>);</div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07debef9c174231d513e1966ef50cd0a">setTargetDAGCombine</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a169032eecd015d4eeb869c457202a6c8">ISD::UINT_TO_FP</a>);</div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07debef9c174231d513e1966ef50cd0a">setTargetDAGCombine</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a74a787311d3ab9a17ee0acde7b6a6b14">ISD::FCANONICALIZE</a>);</div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07debef9c174231d513e1966ef50cd0a">setTargetDAGCombine</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a576080a08ef1bbab0308eac9d5838f75">ISD::SCALAR_TO_VECTOR</a>);</div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07debef9c174231d513e1966ef50cd0a">setTargetDAGCombine</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a93fdf85eff945f1a668b4915a051453e">ISD::ZERO_EXTEND</a>);</div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07debef9c174231d513e1966ef50cd0a">setTargetDAGCombine</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aaa59dd5ec37f21905436b354c0292d9e">ISD::SIGN_EXTEND_INREG</a>);</div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07debef9c174231d513e1966ef50cd0a">setTargetDAGCombine</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9329e79f62e9ab9b41cfbcafd314bcbd">ISD::EXTRACT_VECTOR_ELT</a>);</div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07debef9c174231d513e1966ef50cd0a">setTargetDAGCombine</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad3bc7c2d379fbfdc2f8eaca038690ec9">ISD::INSERT_VECTOR_ELT</a>);</div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;</div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;  <span class="comment">// All memory operations. Some folding on the pointer operand is done to help</span></div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;  <span class="comment">// matching the constant offsets in the addressing modes.</span></div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07debef9c174231d513e1966ef50cd0a">setTargetDAGCombine</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269b81f007000306e3e69d0d290c2159">ISD::LOAD</a>);</div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07debef9c174231d513e1966ef50cd0a">setTargetDAGCombine</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a047178c3b2c6a5df40ae22a407b8aca9">ISD::STORE</a>);</div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07debef9c174231d513e1966ef50cd0a">setTargetDAGCombine</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7c47226f266248f4b8c155b83601b109">ISD::ATOMIC_LOAD</a>);</div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07debef9c174231d513e1966ef50cd0a">setTargetDAGCombine</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a1db943abc1bf78a911daeb7b03d81de8">ISD::ATOMIC_STORE</a>);</div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07debef9c174231d513e1966ef50cd0a">setTargetDAGCombine</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9c91befeca2a25c8050d4c3dff8b6d67">ISD::ATOMIC_CMP_SWAP</a>);</div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07debef9c174231d513e1966ef50cd0a">setTargetDAGCombine</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a30649569b517a279a32fb3b48cc154e0">ISD::ATOMIC_CMP_SWAP_WITH_SUCCESS</a>);</div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07debef9c174231d513e1966ef50cd0a">setTargetDAGCombine</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad728a4b56d49f39375881511d8d3118d">ISD::ATOMIC_SWAP</a>);</div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07debef9c174231d513e1966ef50cd0a">setTargetDAGCombine</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110abf5f612de1a25451c9a0c33d77bf3e74">ISD::ATOMIC_LOAD_ADD</a>);</div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07debef9c174231d513e1966ef50cd0a">setTargetDAGCombine</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac3d12dbff6e50803982d0e92768a1479">ISD::ATOMIC_LOAD_SUB</a>);</div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07debef9c174231d513e1966ef50cd0a">setTargetDAGCombine</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a905925a49cdc6b4a6017d215820dad30">ISD::ATOMIC_LOAD_AND</a>);</div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07debef9c174231d513e1966ef50cd0a">setTargetDAGCombine</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4112a866197a97a70bdc78ef92c79b4c">ISD::ATOMIC_LOAD_OR</a>);</div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07debef9c174231d513e1966ef50cd0a">setTargetDAGCombine</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a428ec1341b34eafa63518914e7f5ddf0">ISD::ATOMIC_LOAD_XOR</a>);</div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07debef9c174231d513e1966ef50cd0a">setTargetDAGCombine</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a13a3e6402abf972278c6a7d5ee509f9d">ISD::ATOMIC_LOAD_NAND</a>);</div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07debef9c174231d513e1966ef50cd0a">setTargetDAGCombine</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7049708cb0e0703a467b95a506293aec">ISD::ATOMIC_LOAD_MIN</a>);</div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07debef9c174231d513e1966ef50cd0a">setTargetDAGCombine</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a1cf8547d612d954d34aab1d4f78e7fa1">ISD::ATOMIC_LOAD_MAX</a>);</div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07debef9c174231d513e1966ef50cd0a">setTargetDAGCombine</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a1ff6f20a9255f7a333f4c9d25393674c">ISD::ATOMIC_LOAD_UMIN</a>);</div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07debef9c174231d513e1966ef50cd0a">setTargetDAGCombine</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9ca44a643714809ef384e7494604db14">ISD::ATOMIC_LOAD_UMAX</a>);</div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07debef9c174231d513e1966ef50cd0a">setTargetDAGCombine</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a48287dae990aa9e29a458373ccd0eadb">ISD::ATOMIC_LOAD_FADD</a>);</div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;</div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#af2a24aed2ba5d4f9c8db9904df6fa635">setSchedulingPreference</a>(<a class="code" href="namespacellvm_1_1Sched.html#ac1547cccaf660851fcd6863d1e60309ea5b5fba18a61456ef5858005d9f7b153e">Sched::RegPressure</a>);</div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;}</div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;</div><div class="line"><a name="l00768"></a><span class="lineno"><a class="line" href="classllvm_1_1SITargetLowering.html#a24ad06f18143b455e48074549d2e7e3e">  768</a></span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> *<a class="code" href="classllvm_1_1SITargetLowering.html#a24ad06f18143b455e48074549d2e7e3e">SITargetLowering::getSubtarget</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;  <span class="keywordflow">return</span> Subtarget;</div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;}</div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;</div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;<span class="comment">// TargetLowering queries</span></div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;</div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;<span class="comment">// v_mad_mix* support a conversion from f16 to f32.</span></div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<span class="comment">// There is only one special case when denormals are enabled we don&#39;t currently,</span></div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;<span class="comment">// where this is OK to use.</span></div><div class="line"><a name="l00780"></a><span class="lineno"><a class="line" href="classllvm_1_1SITargetLowering.html#a9f70fef2f29624d157355066a70fccb0">  780</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SITargetLowering.html#a9f70fef2f29624d157355066a70fccb0">SITargetLowering::isFPExtFoldable</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <span class="keywordtype">unsigned</span> Opcode,</div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;                                       <a class="code" href="structllvm_1_1EVT.html">EVT</a> DestVT, <a class="code" href="structllvm_1_1EVT.html">EVT</a> SrcVT)<span class="keyword"> const </span>{</div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;  <span class="keywordflow">return</span> ((Opcode == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a2415bea72c995bb9cf9f85bbbf90bcd7">ISD::FMAD</a> &amp;&amp; Subtarget-&gt;<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a6cd42ca0223f10aec152b3a582b66736">hasMadMixInsts</a>()) ||</div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;          (Opcode == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a293ca68b3b2ce80eef991de822822254">ISD::FMA</a> &amp;&amp; Subtarget-&gt;<a class="code" href="classllvm_1_1GCNSubtarget.html#addfe5ff70771ccdda4ae3c6e282a5441">hasFmaMixInsts</a>())) &amp;&amp;</div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;    DestVT.<a class="code" href="structllvm_1_1EVT.html#aa85c75e8eb097f02caeb5b9119eebfef">getScalarType</a>() == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a> &amp;&amp;</div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;    SrcVT.<a class="code" href="structllvm_1_1EVT.html#aa85c75e8eb097f02caeb5b9119eebfef">getScalarType</a>() == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a> &amp;&amp;</div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;    !<a class="code" href="SIISelLowering_8cpp.html#a5ba3a760b1c9fc971381ce366d8f9e51">hasFP32Denormals</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aaa0193582f1fc99e3e6a3fc5abcb37bf">getMachineFunction</a>());</div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;}</div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;</div><div class="line"><a name="l00789"></a><span class="lineno"><a class="line" href="classllvm_1_1SITargetLowering.html#a648ed5c911362027600889278b0525aa">  789</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SITargetLowering.html#a648ed5c911362027600889278b0525aa">SITargetLowering::isShuffleMaskLegal</a>(<a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;int&gt;</a>, <a class="code" href="structllvm_1_1EVT.html">EVT</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;  <span class="comment">// SI has some legal vector types, but no legal vector operations. Say no</span></div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;  <span class="comment">// shuffles are legal in order to prefer scalarizing some vector operations.</span></div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;}</div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;</div><div class="line"><a name="l00795"></a><span class="lineno"><a class="line" href="classllvm_1_1SITargetLowering.html#a9ff4217411d6a24d497a1a0d504a86c8">  795</a></span>&#160;<a class="code" href="classllvm_1_1MVT.html">MVT</a> <a class="code" href="classllvm_1_1SITargetLowering.html#a9ff4217411d6a24d497a1a0d504a86c8">SITargetLowering::getRegisterTypeForCallingConv</a>(<a class="code" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;<a class="code" href="NVVMIntrRange_8cpp.html#afad351d7bf10ac0446b64e7827634e94">Context</a>,</div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;                                                    <a class="code" href="classunsigned.html">CallingConv::ID</a> CC,</div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;                                                    <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT)<span class="keyword"> const </span>{</div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;  <span class="keywordflow">if</span> (CC == <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a27a385675142c462571165c839e41aa0">CallingConv::AMDGPU_KERNEL</a>)</div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetLoweringBase.html#a347d293012b5070f6833926f3d2e50d7">TargetLowering::getRegisterTypeForCallingConv</a>(Context, CC, VT);</div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;</div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;  <span class="keywordflow">if</span> (VT.<a class="code" href="structllvm_1_1EVT.html#aa54976197fff266f4143beb44fc9764c">isVector</a>()) {</div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> ScalarVT = VT.<a class="code" href="structllvm_1_1EVT.html#aa85c75e8eb097f02caeb5b9119eebfef">getScalarType</a>();</div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = ScalarVT.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>();</div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;    <span class="keywordflow">if</span> (Size == 32)</div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;      <span class="keywordflow">return</span> ScalarVT.<a class="code" href="structllvm_1_1EVT.html#a6a81c1cc06a00a0096d839032b5984e9">getSimpleVT</a>();</div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;</div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;    <span class="keywordflow">if</span> (Size &gt; 32)</div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>;</div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;</div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;    <span class="keywordflow">if</span> (Size == 16 &amp;&amp; Subtarget-&gt;<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a7e3a5c7c65932e9e3632516e3683de89">has16BitInsts</a>())</div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;      <span class="keywordflow">return</span> VT.<a class="code" href="structllvm_1_1EVT.html#af975bf04c49cc895cfe38e7dc126a2f1">isInteger</a>() ? <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a802353221ba95e0fb06ef5e38dd79192">MVT::v2i16</a> : <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a766168a67c5954796304a42e6287f23e">MVT::v2f16</a>;</div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>() &gt; 32)</div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>;</div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;</div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetLoweringBase.html#a347d293012b5070f6833926f3d2e50d7">TargetLowering::getRegisterTypeForCallingConv</a>(Context, CC, VT);</div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;}</div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;</div><div class="line"><a name="l00818"></a><span class="lineno"><a class="line" href="classllvm_1_1SITargetLowering.html#aa8ee36cbd5d910c4f4a1d899a109baf6">  818</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SITargetLowering.html#aa8ee36cbd5d910c4f4a1d899a109baf6">SITargetLowering::getNumRegistersForCallingConv</a>(<a class="code" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;<a class="code" href="NVVMIntrRange_8cpp.html#afad351d7bf10ac0446b64e7827634e94">Context</a>,</div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;                                                         <a class="code" href="classunsigned.html">CallingConv::ID</a> CC,</div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;                                                         <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT)<span class="keyword"> const </span>{</div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;  <span class="keywordflow">if</span> (CC == <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a27a385675142c462571165c839e41aa0">CallingConv::AMDGPU_KERNEL</a>)</div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetLoweringBase.html#a315b23c0819f55fa9e7473c21992fc12">TargetLowering::getNumRegistersForCallingConv</a>(Context, CC, VT);</div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;</div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;  <span class="keywordflow">if</span> (VT.<a class="code" href="structllvm_1_1EVT.html#aa54976197fff266f4143beb44fc9764c">isVector</a>()) {</div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;    <span class="keywordtype">unsigned</span> NumElts = VT.<a class="code" href="structllvm_1_1EVT.html#ae245d70802e4ebe1cae2b6122c62a22a">getVectorNumElements</a>();</div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> ScalarVT = VT.<a class="code" href="structllvm_1_1EVT.html#aa85c75e8eb097f02caeb5b9119eebfef">getScalarType</a>();</div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = ScalarVT.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>();</div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;</div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;    <span class="keywordflow">if</span> (Size == 32)</div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;      <span class="keywordflow">return</span> NumElts;</div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;</div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;    <span class="keywordflow">if</span> (Size &gt; 32)</div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;      <span class="keywordflow">return</span> NumElts * ((Size + 31) / 32);</div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;</div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;    <span class="keywordflow">if</span> (Size == 16 &amp;&amp; Subtarget-&gt;<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a7e3a5c7c65932e9e3632516e3683de89">has16BitInsts</a>())</div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;      <span class="keywordflow">return</span> (NumElts + 1) / 2;</div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>() &gt; 32)</div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;    <span class="keywordflow">return</span> (VT.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>() + 31) / 32;</div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;</div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetLoweringBase.html#a315b23c0819f55fa9e7473c21992fc12">TargetLowering::getNumRegistersForCallingConv</a>(Context, CC, VT);</div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;}</div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;</div><div class="line"><a name="l00843"></a><span class="lineno"><a class="line" href="classllvm_1_1SITargetLowering.html#af37fa82c85e811c7ed496ebcbacf99c8">  843</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SITargetLowering.html#af37fa82c85e811c7ed496ebcbacf99c8">SITargetLowering::getVectorTypeBreakdownForCallingConv</a>(</div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;  <a class="code" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;<a class="code" href="NVVMIntrRange_8cpp.html#afad351d7bf10ac0446b64e7827634e94">Context</a>, <a class="code" href="classunsigned.html">CallingConv::ID</a> CC,</div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="code" href="structllvm_1_1EVT.html">EVT</a> &amp;IntermediateVT,</div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;  <span class="keywordtype">unsigned</span> &amp;NumIntermediates, <a class="code" href="classllvm_1_1MVT.html">MVT</a> &amp;RegisterVT)<span class="keyword"> const </span>{</div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;  <span class="keywordflow">if</span> (CC != <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a27a385675142c462571165c839e41aa0">CallingConv::AMDGPU_KERNEL</a> &amp;&amp; VT.<a class="code" href="structllvm_1_1EVT.html#aa54976197fff266f4143beb44fc9764c">isVector</a>()) {</div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;    <span class="keywordtype">unsigned</span> NumElts = VT.<a class="code" href="structllvm_1_1EVT.html#ae245d70802e4ebe1cae2b6122c62a22a">getVectorNumElements</a>();</div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> ScalarVT = VT.<a class="code" href="structllvm_1_1EVT.html#aa85c75e8eb097f02caeb5b9119eebfef">getScalarType</a>();</div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = ScalarVT.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>();</div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;    <span class="keywordflow">if</span> (Size == 32) {</div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;      RegisterVT = ScalarVT.<a class="code" href="structllvm_1_1EVT.html#a6a81c1cc06a00a0096d839032b5984e9">getSimpleVT</a>();</div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;      IntermediateVT = RegisterVT;</div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;      NumIntermediates = NumElts;</div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;      <span class="keywordflow">return</span> NumIntermediates;</div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;    }</div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;</div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;    <span class="keywordflow">if</span> (Size &gt; 32) {</div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;      RegisterVT = <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>;</div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;      IntermediateVT = RegisterVT;</div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;      NumIntermediates = NumElts * ((Size + 31) / 32);</div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;      <span class="keywordflow">return</span> NumIntermediates;</div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;    }</div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;</div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;    <span class="comment">// FIXME: We should fix the ABI to be the same on targets without 16-bit</span></div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;    <span class="comment">// support, but unless we can properly handle 3-vectors, it will be still be</span></div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;    <span class="comment">// inconsistent.</span></div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;    <span class="keywordflow">if</span> (Size == 16 &amp;&amp; Subtarget-&gt;<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a7e3a5c7c65932e9e3632516e3683de89">has16BitInsts</a>()) {</div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;      RegisterVT = VT.<a class="code" href="structllvm_1_1EVT.html#af975bf04c49cc895cfe38e7dc126a2f1">isInteger</a>() ? <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a802353221ba95e0fb06ef5e38dd79192">MVT::v2i16</a> : <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a766168a67c5954796304a42e6287f23e">MVT::v2f16</a>;</div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;      IntermediateVT = RegisterVT;</div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;      NumIntermediates = (NumElts + 1) / 2;</div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;      <span class="keywordflow">return</span> NumIntermediates;</div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;    }</div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;  }</div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;</div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetLoweringBase.html#a5b806e2538d0e91175d970c8232a3099">TargetLowering::getVectorTypeBreakdownForCallingConv</a>(</div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;    Context, CC, VT, IntermediateVT, NumIntermediates, RegisterVT);</div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;}</div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;</div><div class="line"><a name="l00880"></a><span class="lineno"><a class="line" href="SIISelLowering_8cpp.html#a623b932fac9ca30b07f27b3c13896a98">  880</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MVT.html">MVT</a> <a class="code" href="SIISelLowering_8cpp.html#a623b932fac9ca30b07f27b3c13896a98">memVTFromAggregate</a>(<a class="code" href="classllvm_1_1Type.html">Type</a> *Ty) {</div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;  <span class="comment">// Only limited forms of aggregate type currently expected.</span></div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Ty-&gt;<a class="code" href="classllvm_1_1Type.html#a81eef9d7336f7ee43be79630d8e8ec86">isStructTy</a>() &amp;&amp; <span class="stringliteral">&quot;Expected struct type&quot;</span>);</div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;</div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;</div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;  <a class="code" href="classllvm_1_1Type.html">Type</a> *ElementType = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;  <span class="keywordtype">unsigned</span> NumElts;</div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;  <span class="keywordflow">if</span> (Ty-&gt;<a class="code" href="classllvm_1_1Type.html#aebb021dcdabc378dfc5300b41d33821b">getContainedType</a>(0)-&gt;<a class="code" href="classllvm_1_1Type.html#a1bc022868b23918efa44df511f4d5b61">isVectorTy</a>()) {</div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;    <a class="code" href="classllvm_1_1VectorType.html">VectorType</a> *VecComponent = cast&lt;VectorType&gt;(Ty-&gt;<a class="code" href="classllvm_1_1Type.html#aebb021dcdabc378dfc5300b41d33821b">getContainedType</a>(0));</div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;    ElementType = VecComponent-&gt;<a class="code" href="classllvm_1_1SequentialType.html#aaf7e4d8bee1318b8352709934e19bb64">getElementType</a>();</div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;    NumElts = VecComponent-&gt;<a class="code" href="classllvm_1_1SequentialType.html#ad165a36624f4374d6ea5238eaeff80b6">getNumElements</a>();</div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;    ElementType = Ty-&gt;<a class="code" href="classllvm_1_1Type.html#aebb021dcdabc378dfc5300b41d33821b">getContainedType</a>(0);</div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;    NumElts = 1;</div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;  }</div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;</div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((Ty-&gt;<a class="code" href="classllvm_1_1Type.html#aebb021dcdabc378dfc5300b41d33821b">getContainedType</a>(1) &amp;&amp; Ty-&gt;<a class="code" href="classllvm_1_1Type.html#aebb021dcdabc378dfc5300b41d33821b">getContainedType</a>(1)-&gt;<a class="code" href="classllvm_1_1Type.html#ac6d28a9b11139182134a9618028a0d07">isIntegerTy</a>(32)) &amp;&amp; <span class="stringliteral">&quot;Expected int32 type&quot;</span>);</div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;</div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;  <span class="comment">// Calculate the size of the memVT type from the aggregate</span></div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;  <span class="keywordtype">unsigned</span> Pow2Elts = 0;</div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;  <span class="keywordtype">unsigned</span> ElementSize;</div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;  <span class="keywordflow">switch</span> (ElementType-&gt;getTypeID()) {</div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;      <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unknown type!&quot;</span>);</div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1Type.html#a5e9e1c0dd93557be1b4ad72860f3cbdaa8e724092b0496fe3d16e29863b46c249">Type::IntegerTyID</a>:</div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;      ElementSize = cast&lt;IntegerType&gt;(ElementType)-&gt;<a class="code" href="ValueTracking_8cpp.html#a2cb59ea8f9e8543986d40c48acfd24a3">getBitWidth</a>();</div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1Type.html#a5e9e1c0dd93557be1b4ad72860f3cbdaa301c3a4cc2bfd399628cfd473f383ff9">Type::HalfTyID</a>:</div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;      ElementSize = 16;</div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1Type.html#a5e9e1c0dd93557be1b4ad72860f3cbdaa6a5dd38c5c337ac6ce6d5847b1ca7f15">Type::FloatTyID</a>:</div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;      ElementSize = 32;</div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;  }</div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;  <span class="keywordtype">unsigned</span> AdditionalElts = ElementSize == 16 ? 2 : 1;</div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;  Pow2Elts = 1 &lt;&lt; <a class="code" href="namespacellvm.html#a058782b98991f0719657d9008d3df41b">Log2_32_Ceil</a>(NumElts + AdditionalElts);</div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;</div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MVT.html#abf8d0055af4879a302268d3f834b2be5">MVT::getVectorVT</a>(<a class="code" href="classllvm_1_1MVT.html#a56bb53e2d0b01c78c8c538f903fd45b8">MVT::getVT</a>(ElementType, <span class="keyword">false</span>),</div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;                          Pow2Elts);</div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;}</div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;</div><div class="line"><a name="l00921"></a><span class="lineno"><a class="line" href="classllvm_1_1SITargetLowering.html#ae2b19bc21d3201e045841292463888ba">  921</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SITargetLowering.html#ae2b19bc21d3201e045841292463888ba">SITargetLowering::getTgtMemIntrinsic</a>(<a class="code" href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html">IntrinsicInfo</a> &amp;<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>,</div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;                                          <span class="keyword">const</span> <a class="code" href="classllvm_1_1CallInst.html">CallInst</a> &amp;CI,</div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;                                          <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;                                          <span class="keywordtype">unsigned</span> IntrID)<span class="keyword"> const </span>{</div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;  <span class="keywordflow">if</span> (<span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPU_1_1RsrcIntrinsic.html">AMDGPU::RsrcIntrinsic</a> *RsrcIntr =</div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;          <a class="code" href="namespacellvm_1_1AMDGPU.html#af98b3cfe3f57ebba50badc6b64d2ac83">AMDGPU::lookupRsrcIntrinsic</a>(IntrID)) {</div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;    <a class="code" href="classllvm_1_1AttributeList.html">AttributeList</a> Attr = <a class="code" href="namespacellvm_1_1Intrinsic.html#a89cda2218259523c41863fc1175d6907">Intrinsic::getAttributes</a>(CI.<a class="code" href="classllvm_1_1Value.html#ab3fc0225d8aaf8434026c3573f961f2c">getContext</a>(),</div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;                                                  (<a class="code" href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">Intrinsic::ID</a>)IntrID);</div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;    <span class="keywordflow">if</span> (Attr.<a class="code" href="classllvm_1_1AttributeList.html#af1b2e1e6ac9ea6e649a0d04f96170863">hasFnAttribute</a>(Attribute::ReadNone))</div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;</div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;    <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *MFI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;</div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;    <span class="keywordflow">if</span> (RsrcIntr-&gt;IsImage) {</div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;      Info.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html#aaa53ad906b5ab134fa4da65330778782">ptrVal</a> = MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#acf977dc8f629444c8cfb10454263ceaf">getImagePSV</a>(</div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;        *MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a>&gt;().<a class="code" href="classllvm_1_1GCNSubtarget.html#a4bbc0f0059b8fc54fdd919e558f0b911">getInstrInfo</a>(),</div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;        CI.<a class="code" href="classllvm_1_1CallBase.html#ab2caa29167597390ab2fc3cf30d70389">getArgOperand</a>(RsrcIntr-&gt;RsrcArg));</div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;      Info.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html#a2a6713e1073c0b6871264d14e7a3ea52">align</a>.<a class="code" href="classllvm_1_1Optional.html#a26aa3deb7a19b0fc56efcc6d3f525d5e">reset</a>();</div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;      Info.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html#aaa53ad906b5ab134fa4da65330778782">ptrVal</a> = MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a7123c3c5eaed2f217273cd9696b0e557">getBufferPSV</a>(</div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;        *MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a>&gt;().<a class="code" href="classllvm_1_1GCNSubtarget.html#a4bbc0f0059b8fc54fdd919e558f0b911">getInstrInfo</a>(),</div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;        CI.<a class="code" href="classllvm_1_1CallBase.html#ab2caa29167597390ab2fc3cf30d70389">getArgOperand</a>(RsrcIntr-&gt;RsrcArg));</div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;    }</div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;</div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;    Info.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html#a3b86a82c0772697b688d0589f1bc4e8c">flags</a> = <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda7b999a936bc7a4d45dfadbe356e77b3f">MachineMemOperand::MODereferenceable</a>;</div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;    <span class="keywordflow">if</span> (Attr.<a class="code" href="classllvm_1_1AttributeList.html#af1b2e1e6ac9ea6e649a0d04f96170863">hasFnAttribute</a>(Attribute::ReadOnly)) {</div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;      Info.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html#aeb0f4bf22b11e028d655031789f4c3f4">opc</a> = <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110afc09e0bddd693dcf9923e4df42473bd9">ISD::INTRINSIC_W_CHAIN</a>;</div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;      Info.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html#adfaaf8382a165653b90aedc2f7378b6f">memVT</a> = <a class="code" href="classllvm_1_1MVT.html#a56bb53e2d0b01c78c8c538f903fd45b8">MVT::getVT</a>(CI.<a class="code" href="classllvm_1_1Value.html#a6393a2d4fe7e10b28a0dcc35f881567b">getType</a>(), <span class="keyword">true</span>);</div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;      <span class="keywordflow">if</span> (Info.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html#adfaaf8382a165653b90aedc2f7378b6f">memVT</a> == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>) {</div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;        <span class="comment">// Some intrinsics return an aggregate type - special case to work out</span></div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;        <span class="comment">// the correct memVT</span></div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;        Info.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html#adfaaf8382a165653b90aedc2f7378b6f">memVT</a> = <a class="code" href="SIISelLowering_8cpp.html#a623b932fac9ca30b07f27b3c13896a98">memVTFromAggregate</a>(CI.<a class="code" href="classllvm_1_1Value.html#a6393a2d4fe7e10b28a0dcc35f881567b">getType</a>());</div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;      }</div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;      Info.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html#a3b86a82c0772697b688d0589f1bc4e8c">flags</a> |= <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda7d12be6206e5b0026c71bbcd5cb76494">MachineMemOperand::MOLoad</a>;</div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Attr.<a class="code" href="classllvm_1_1AttributeList.html#af1b2e1e6ac9ea6e649a0d04f96170863">hasFnAttribute</a>(Attribute::WriteOnly)) {</div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;      Info.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html#aeb0f4bf22b11e028d655031789f4c3f4">opc</a> = <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a2df96794a99f5d3b4415c4a84e616140">ISD::INTRINSIC_VOID</a>;</div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;      Info.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html#adfaaf8382a165653b90aedc2f7378b6f">memVT</a> = <a class="code" href="classllvm_1_1MVT.html#a56bb53e2d0b01c78c8c538f903fd45b8">MVT::getVT</a>(CI.<a class="code" href="classllvm_1_1CallBase.html#ab2caa29167597390ab2fc3cf30d70389">getArgOperand</a>(0)-&gt;<a class="code" href="classllvm_1_1Value.html#a6393a2d4fe7e10b28a0dcc35f881567b">getType</a>());</div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;      Info.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html#a3b86a82c0772697b688d0589f1bc4e8c">flags</a> |= <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddaed357b1367bc90a56fefa4d1b0e17374">MachineMemOperand::MOStore</a>;</div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;      <span class="comment">// Atomic</span></div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;      Info.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html#aeb0f4bf22b11e028d655031789f4c3f4">opc</a> = <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110afc09e0bddd693dcf9923e4df42473bd9">ISD::INTRINSIC_W_CHAIN</a>;</div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;      Info.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html#adfaaf8382a165653b90aedc2f7378b6f">memVT</a> = <a class="code" href="classllvm_1_1MVT.html#a56bb53e2d0b01c78c8c538f903fd45b8">MVT::getVT</a>(CI.<a class="code" href="classllvm_1_1Value.html#a6393a2d4fe7e10b28a0dcc35f881567b">getType</a>());</div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;      Info.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html#a3b86a82c0772697b688d0589f1bc4e8c">flags</a> = <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda7d12be6206e5b0026c71bbcd5cb76494">MachineMemOperand::MOLoad</a> |</div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;                   <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddaed357b1367bc90a56fefa4d1b0e17374">MachineMemOperand::MOStore</a> |</div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;                   <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda7b999a936bc7a4d45dfadbe356e77b3f">MachineMemOperand::MODereferenceable</a>;</div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;</div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;      <span class="comment">// XXX - Should this be volatile without known ordering?</span></div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;      Info.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html#a3b86a82c0772697b688d0589f1bc4e8c">flags</a> |= <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda796891d6ca349b671fce24b6d01d77a8">MachineMemOperand::MOVolatile</a>;</div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;    }</div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;  }</div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;</div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;  <span class="keywordflow">switch</span> (IntrID) {</div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_atomic_inc:</div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_atomic_dec:</div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_ordered_add:</div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_ordered_swap:</div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_fadd:</div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_fmin:</div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_fmax: {</div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;    Info.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html#aeb0f4bf22b11e028d655031789f4c3f4">opc</a> = <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110afc09e0bddd693dcf9923e4df42473bd9">ISD::INTRINSIC_W_CHAIN</a>;</div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;    Info.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html#adfaaf8382a165653b90aedc2f7378b6f">memVT</a> = <a class="code" href="classllvm_1_1MVT.html#a56bb53e2d0b01c78c8c538f903fd45b8">MVT::getVT</a>(CI.<a class="code" href="classllvm_1_1Value.html#a6393a2d4fe7e10b28a0dcc35f881567b">getType</a>());</div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;    Info.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html#aaa53ad906b5ab134fa4da65330778782">ptrVal</a> = CI.<a class="code" href="classllvm_1_1User.html#abe1de1520a21f77ac57cc210bf0fb0b4">getOperand</a>(0);</div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;    Info.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html#a2a6713e1073c0b6871264d14e7a3ea52">align</a>.<a class="code" href="classllvm_1_1Optional.html#a26aa3deb7a19b0fc56efcc6d3f525d5e">reset</a>();</div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;    Info.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html#a3b86a82c0772697b688d0589f1bc4e8c">flags</a> = <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda7d12be6206e5b0026c71bbcd5cb76494">MachineMemOperand::MOLoad</a> | <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddaed357b1367bc90a56fefa4d1b0e17374">MachineMemOperand::MOStore</a>;</div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;</div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1ConstantInt.html">ConstantInt</a> *Vol = cast&lt;ConstantInt&gt;(CI.<a class="code" href="classllvm_1_1User.html#abe1de1520a21f77ac57cc210bf0fb0b4">getOperand</a>(4));</div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;    <span class="keywordflow">if</span> (!Vol-&gt;<a class="code" href="classllvm_1_1ConstantInt.html#a882d55a6aa2028e1a5ad708b275334e0">isZero</a>())</div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;      Info.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html#a3b86a82c0772697b688d0589f1bc4e8c">flags</a> |= <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda796891d6ca349b671fce24b6d01d77a8">MachineMemOperand::MOVolatile</a>;</div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;</div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;  }</div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_buffer_atomic_fadd: {</div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;    <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *MFI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;</div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;    Info.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html#aeb0f4bf22b11e028d655031789f4c3f4">opc</a> = <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a2df96794a99f5d3b4415c4a84e616140">ISD::INTRINSIC_VOID</a>;</div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;    Info.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html#adfaaf8382a165653b90aedc2f7378b6f">memVT</a> = <a class="code" href="classllvm_1_1MVT.html#a56bb53e2d0b01c78c8c538f903fd45b8">MVT::getVT</a>(CI.<a class="code" href="classllvm_1_1User.html#abe1de1520a21f77ac57cc210bf0fb0b4">getOperand</a>(0)-&gt;<a class="code" href="classllvm_1_1Value.html#a6393a2d4fe7e10b28a0dcc35f881567b">getType</a>());</div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;    Info.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html#aaa53ad906b5ab134fa4da65330778782">ptrVal</a> = MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a7123c3c5eaed2f217273cd9696b0e557">getBufferPSV</a>(</div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;      *MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a>&gt;().<a class="code" href="classllvm_1_1GCNSubtarget.html#a4bbc0f0059b8fc54fdd919e558f0b911">getInstrInfo</a>(),</div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;      CI.<a class="code" href="classllvm_1_1CallBase.html#ab2caa29167597390ab2fc3cf30d70389">getArgOperand</a>(1));</div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;    Info.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html#a2a6713e1073c0b6871264d14e7a3ea52">align</a>.<a class="code" href="classllvm_1_1Optional.html#a26aa3deb7a19b0fc56efcc6d3f525d5e">reset</a>();</div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;    Info.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html#a3b86a82c0772697b688d0589f1bc4e8c">flags</a> = <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda7d12be6206e5b0026c71bbcd5cb76494">MachineMemOperand::MOLoad</a> | <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddaed357b1367bc90a56fefa4d1b0e17374">MachineMemOperand::MOStore</a>;</div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;</div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1ConstantInt.html">ConstantInt</a> *Vol = <a class="code" href="namespacellvm.html#a4db2f71d62968b2be3c4bffc5050d8c7">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1ConstantInt.html">ConstantInt</a>&gt;(CI.<a class="code" href="classllvm_1_1User.html#abe1de1520a21f77ac57cc210bf0fb0b4">getOperand</a>(4));</div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;    <span class="keywordflow">if</span> (!Vol || !Vol-&gt;<a class="code" href="classllvm_1_1ConstantInt.html#a882d55a6aa2028e1a5ad708b275334e0">isZero</a>())</div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;      Info.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html#a3b86a82c0772697b688d0589f1bc4e8c">flags</a> |= <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda796891d6ca349b671fce24b6d01d77a8">MachineMemOperand::MOVolatile</a>;</div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;</div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;  }</div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_global_atomic_fadd: {</div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;    Info.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html#aeb0f4bf22b11e028d655031789f4c3f4">opc</a> = <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a2df96794a99f5d3b4415c4a84e616140">ISD::INTRINSIC_VOID</a>;</div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;    Info.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html#adfaaf8382a165653b90aedc2f7378b6f">memVT</a> = <a class="code" href="classllvm_1_1MVT.html#a56bb53e2d0b01c78c8c538f903fd45b8">MVT::getVT</a>(CI.<a class="code" href="classllvm_1_1User.html#abe1de1520a21f77ac57cc210bf0fb0b4">getOperand</a>(0)-&gt;<a class="code" href="classllvm_1_1Value.html#a6393a2d4fe7e10b28a0dcc35f881567b">getType</a>()</div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;                            -&gt;<a class="code" href="classllvm_1_1Type.html#ae61f17d62c8a79bc5cffa63a2f152311">getPointerElementType</a>());</div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;    Info.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html#aaa53ad906b5ab134fa4da65330778782">ptrVal</a> = CI.<a class="code" href="classllvm_1_1User.html#abe1de1520a21f77ac57cc210bf0fb0b4">getOperand</a>(0);</div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;    Info.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html#a2a6713e1073c0b6871264d14e7a3ea52">align</a>.<a class="code" href="classllvm_1_1Optional.html#a26aa3deb7a19b0fc56efcc6d3f525d5e">reset</a>();</div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;    Info.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html#a3b86a82c0772697b688d0589f1bc4e8c">flags</a> = <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda7d12be6206e5b0026c71bbcd5cb76494">MachineMemOperand::MOLoad</a> | <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddaed357b1367bc90a56fefa4d1b0e17374">MachineMemOperand::MOStore</a>;</div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;</div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;  }</div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_append:</div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_consume: {</div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;    Info.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html#aeb0f4bf22b11e028d655031789f4c3f4">opc</a> = <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110afc09e0bddd693dcf9923e4df42473bd9">ISD::INTRINSIC_W_CHAIN</a>;</div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;    Info.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html#adfaaf8382a165653b90aedc2f7378b6f">memVT</a> = <a class="code" href="classllvm_1_1MVT.html#a56bb53e2d0b01c78c8c538f903fd45b8">MVT::getVT</a>(CI.<a class="code" href="classllvm_1_1Value.html#a6393a2d4fe7e10b28a0dcc35f881567b">getType</a>());</div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;    Info.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html#aaa53ad906b5ab134fa4da65330778782">ptrVal</a> = CI.<a class="code" href="classllvm_1_1User.html#abe1de1520a21f77ac57cc210bf0fb0b4">getOperand</a>(0);</div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;    Info.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html#a2a6713e1073c0b6871264d14e7a3ea52">align</a>.<a class="code" href="classllvm_1_1Optional.html#a26aa3deb7a19b0fc56efcc6d3f525d5e">reset</a>();</div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;    Info.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html#a3b86a82c0772697b688d0589f1bc4e8c">flags</a> = <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda7d12be6206e5b0026c71bbcd5cb76494">MachineMemOperand::MOLoad</a> | <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddaed357b1367bc90a56fefa4d1b0e17374">MachineMemOperand::MOStore</a>;</div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;</div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1ConstantInt.html">ConstantInt</a> *Vol = cast&lt;ConstantInt&gt;(CI.<a class="code" href="classllvm_1_1User.html#abe1de1520a21f77ac57cc210bf0fb0b4">getOperand</a>(1));</div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;    <span class="keywordflow">if</span> (!Vol-&gt;<a class="code" href="classllvm_1_1ConstantInt.html#a882d55a6aa2028e1a5ad708b275334e0">isZero</a>())</div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;      Info.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html#a3b86a82c0772697b688d0589f1bc4e8c">flags</a> |= <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda796891d6ca349b671fce24b6d01d77a8">MachineMemOperand::MOVolatile</a>;</div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;</div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;  }</div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_gws_init:</div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_gws_barrier:</div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_gws_sema_v:</div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_gws_sema_br:</div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_gws_sema_p:</div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_gws_sema_release_all: {</div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;    Info.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html#aeb0f4bf22b11e028d655031789f4c3f4">opc</a> = <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a2df96794a99f5d3b4415c4a84e616140">ISD::INTRINSIC_VOID</a>;</div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;</div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;    <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *MFI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;    Info.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html#aaa53ad906b5ab134fa4da65330778782">ptrVal</a> =</div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;        MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a76b87e06012ba13400c9af4949b1c089">getGWSPSV</a>(*MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a>&gt;().<a class="code" href="classllvm_1_1GCNSubtarget.html#a4bbc0f0059b8fc54fdd919e558f0b911">getInstrInfo</a>());</div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;</div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;    <span class="comment">// This is an abstract access, but we need to specify a type and size.</span></div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;    Info.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html#adfaaf8382a165653b90aedc2f7378b6f">memVT</a> = <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>;</div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;    Info.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html#ab5ecbd114dc88235e1f19b7daf376612">size</a> = 4;</div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;    Info.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html#a2a6713e1073c0b6871264d14e7a3ea52">align</a> = <a class="code" href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1Arg_1_1Key.html#a6b334a5f83504ebc99cc59f4f333ff98">Align</a>(4);</div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;</div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;    Info.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html#a3b86a82c0772697b688d0589f1bc4e8c">flags</a> = <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddaed357b1367bc90a56fefa4d1b0e17374">MachineMemOperand::MOStore</a>;</div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;    <span class="keywordflow">if</span> (IntrID == Intrinsic::amdgcn_ds_gws_barrier)</div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;      Info.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html#a3b86a82c0772697b688d0589f1bc4e8c">flags</a> = <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda7d12be6206e5b0026c71bbcd5cb76494">MachineMemOperand::MOLoad</a>;</div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;  }</div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;  }</div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;}</div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;</div><div class="line"><a name="l01061"></a><span class="lineno"><a class="line" href="classllvm_1_1SITargetLowering.html#ab91cfb9c6be53976244a00964072736c"> 1061</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SITargetLowering.html#ab91cfb9c6be53976244a00964072736c">SITargetLowering::getAddrModeArguments</a>(<a class="code" href="classllvm_1_1IntrinsicInst.html">IntrinsicInst</a> *II,</div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;                                            <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;Value*&gt;</a> &amp;Ops,</div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;                                            <a class="code" href="classllvm_1_1Type.html">Type</a> *&amp;AccessTy)<span class="keyword"> const </span>{</div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;  <span class="keywordflow">switch</span> (II-&gt;<a class="code" href="classllvm_1_1IntrinsicInst.html#a7ff64b3625b6f9020556ed05a5f72af4">getIntrinsicID</a>()) {</div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_atomic_inc:</div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_atomic_dec:</div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_ordered_add:</div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_ordered_swap:</div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_fadd:</div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_fmin:</div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_fmax: {</div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;    <a class="code" href="classllvm_1_1Value.html">Value</a> *Ptr = II-&gt;<a class="code" href="classllvm_1_1CallBase.html#ab2caa29167597390ab2fc3cf30d70389">getArgOperand</a>(0);</div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;    AccessTy = II-&gt;<a class="code" href="classllvm_1_1Value.html#a6393a2d4fe7e10b28a0dcc35f881567b">getType</a>();</div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;    Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(Ptr);</div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;  }</div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;  }</div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;}</div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;</div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;<span class="keywordtype">bool</span> SITargetLowering::isLegalFlatAddressingMode(<span class="keyword">const</span> <a class="code" href="structllvm_1_1TargetLoweringBase_1_1AddrMode.html">AddrMode</a> &amp;AM)<span class="keyword"> const </span>{</div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;  <span class="keywordflow">if</span> (!Subtarget-&gt;<a class="code" href="classllvm_1_1GCNSubtarget.html#a1b42b67d0df8ad1a351bbdc503c115a1">hasFlatInstOffsets</a>()) {</div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;    <span class="comment">// Flat instructions do not have offsets, and only have the register</span></div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;    <span class="comment">// address.</span></div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;    <span class="keywordflow">return</span> AM.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1AddrMode.html#a115ffe6d615735fbe8b1bf31877565ba">BaseOffs</a> == 0 &amp;&amp; AM.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1AddrMode.html#a8ea7d02f0e4b0c1d37d6986ec9f7f5c0">Scale</a> == 0;</div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;  }</div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;</div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;  <span class="keywordflow">return</span> AM.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1AddrMode.html#a8ea7d02f0e4b0c1d37d6986ec9f7f5c0">Scale</a> == 0 &amp;&amp;</div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;         (AM.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1AddrMode.html#a115ffe6d615735fbe8b1bf31877565ba">BaseOffs</a> == 0 || Subtarget-&gt;<a class="code" href="classllvm_1_1GCNSubtarget.html#a4bbc0f0059b8fc54fdd919e558f0b911">getInstrInfo</a>()-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a0ec4ca72e0920bcfea55c4f848f31c6b">isLegalFLATOffset</a>(</div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;                                  AM.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1AddrMode.html#a115ffe6d615735fbe8b1bf31877565ba">BaseOffs</a>, <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6ab679426e6efe763330f7ce008099092d">AMDGPUAS::FLAT_ADDRESS</a>,</div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;                                  <span class="comment">/*Signed=*/</span><span class="keyword">false</span>));</div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;}</div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;</div><div class="line"><a name="l01095"></a><span class="lineno"><a class="line" href="classllvm_1_1SITargetLowering.html#a59cbd71d104e6dd12907e781dfe51b33"> 1095</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SITargetLowering.html#a59cbd71d104e6dd12907e781dfe51b33">SITargetLowering::isLegalGlobalAddressingMode</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1TargetLoweringBase_1_1AddrMode.html">AddrMode</a> &amp;AM)<span class="keyword"> const </span>{</div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;  <span class="keywordflow">if</span> (Subtarget-&gt;<a class="code" href="classllvm_1_1GCNSubtarget.html#a85d032a1f1dc4a077f3644b16a6a0243">hasFlatGlobalInsts</a>())</div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;    <span class="keywordflow">return</span> AM.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1AddrMode.html#a8ea7d02f0e4b0c1d37d6986ec9f7f5c0">Scale</a> == 0 &amp;&amp;</div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;           (AM.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1AddrMode.html#a115ffe6d615735fbe8b1bf31877565ba">BaseOffs</a> == 0 || Subtarget-&gt;<a class="code" href="classllvm_1_1GCNSubtarget.html#a4bbc0f0059b8fc54fdd919e558f0b911">getInstrInfo</a>()-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a0ec4ca72e0920bcfea55c4f848f31c6b">isLegalFLATOffset</a>(</div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;                                    AM.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1AddrMode.html#a115ffe6d615735fbe8b1bf31877565ba">BaseOffs</a>, <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6ab69babcbdc6445760bcacdeceec24e09">AMDGPUAS::GLOBAL_ADDRESS</a>,</div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;                                    <span class="comment">/*Signed=*/</span><span class="keyword">true</span>));</div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;</div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;  <span class="keywordflow">if</span> (!Subtarget-&gt;<a class="code" href="classllvm_1_1GCNSubtarget.html#ad773dab02c945afb0bc889ebd67649c0">hasAddr64</a>() || Subtarget-&gt;<a class="code" href="classllvm_1_1GCNSubtarget.html#ac984e6be051494d2f59e7bbe563b84b9">useFlatForGlobal</a>()) {</div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;      <span class="comment">// Assume the we will use FLAT for all global memory accesses</span></div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;      <span class="comment">// on VI.</span></div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;      <span class="comment">// FIXME: This assumption is currently wrong.  On VI we still use</span></div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;      <span class="comment">// MUBUF instructions for the r + i addressing mode.  As currently</span></div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;      <span class="comment">// implemented, the MUBUF instructions only work on buffer &lt; 4GB.</span></div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;      <span class="comment">// It may be possible to support &gt; 4GB buffers with MUBUF instructions,</span></div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;      <span class="comment">// by setting the stride value in the resource descriptor which would</span></div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;      <span class="comment">// increase the size limit to (stride * 4GB).  However, this is risky,</span></div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;      <span class="comment">// because it has never been validated.</span></div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;    <span class="keywordflow">return</span> isLegalFlatAddressingMode(AM);</div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;  }</div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;</div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;  <span class="keywordflow">return</span> isLegalMUBUFAddressingMode(AM);</div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;}</div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;</div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;<span class="keywordtype">bool</span> SITargetLowering::isLegalMUBUFAddressingMode(<span class="keyword">const</span> <a class="code" href="structllvm_1_1TargetLoweringBase_1_1AddrMode.html">AddrMode</a> &amp;AM)<span class="keyword"> const </span>{</div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;  <span class="comment">// MUBUF / MTBUF instructions have a 12-bit unsigned byte offset, and</span></div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;  <span class="comment">// additionally can do r + r + i with addr64. 32-bit has more addressing</span></div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;  <span class="comment">// mode options. Depending on the resource constant, it can also do</span></div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;  <span class="comment">// (i64 r0) + (i32 r1) * (i14 i).</span></div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;  <span class="comment">// Private arrays end up using a scratch buffer most of the time, so also</span></div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;  <span class="comment">// assume those use MUBUF instructions. Scratch loads / stores are currently</span></div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;  <span class="comment">// implemented as mubuf instructions with offen bit set, so slightly</span></div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;  <span class="comment">// different than the normal addr64.</span></div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;  <span class="keywordflow">if</span> (!isUInt&lt;12&gt;(AM.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1AddrMode.html#a115ffe6d615735fbe8b1bf31877565ba">BaseOffs</a>))</div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;</div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;  <span class="comment">// FIXME: Since we can split immediate into soffset and immediate offset,</span></div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;  <span class="comment">// would it make sense to allow any immediate?</span></div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;</div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;  <span class="keywordflow">switch</span> (AM.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1AddrMode.html#a8ea7d02f0e4b0c1d37d6986ec9f7f5c0">Scale</a>) {</div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;  <span class="keywordflow">case</span> 0: <span class="comment">// r + i or just i, depending on HasBaseReg.</span></div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;  <span class="keywordflow">case</span> 1:</div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>; <span class="comment">// We have r + r or r + i.</span></div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;  <span class="keywordflow">case</span> 2:</div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;    <span class="keywordflow">if</span> (AM.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1AddrMode.html#a8868c35de6c36dc0d57e84f256c4ffde">HasBaseReg</a>) {</div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;      <span class="comment">// Reject 2 * r + r.</span></div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;    }</div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;</div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;    <span class="comment">// Allow 2 * r as r + r</span></div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;    <span class="comment">// Or  2 * r + i is allowed as r + r + i.</span></div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;  <span class="keywordflow">default</span>: <span class="comment">// Don&#39;t allow n * r</span></div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;  }</div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;}</div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;</div><div class="line"><a name="l01153"></a><span class="lineno"><a class="line" href="classllvm_1_1SITargetLowering.html#a6d3e878a08fe1d62c3aad96a158d1a94"> 1153</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SITargetLowering.html#a6d3e878a08fe1d62c3aad96a158d1a94">SITargetLowering::isLegalAddressingMode</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;DL,</div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;                                             <span class="keyword">const</span> <a class="code" href="structllvm_1_1TargetLoweringBase_1_1AddrMode.html">AddrMode</a> &amp;AM, <a class="code" href="classllvm_1_1Type.html">Type</a> *Ty,</div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;                                             <span class="keywordtype">unsigned</span> AS, <a class="code" href="classllvm_1_1Instruction.html">Instruction</a> *<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;  <span class="comment">// No global is ever allowed as a base.</span></div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;  <span class="keywordflow">if</span> (AM.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1AddrMode.html#a2d775e3fd8ebcd0941d1e12cbfccda3d">BaseGV</a>)</div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;</div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;  <span class="keywordflow">if</span> (AS == <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6ab69babcbdc6445760bcacdeceec24e09">AMDGPUAS::GLOBAL_ADDRESS</a>)</div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SITargetLowering.html#a59cbd71d104e6dd12907e781dfe51b33">isLegalGlobalAddressingMode</a>(AM);</div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;</div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;  <span class="keywordflow">if</span> (AS == <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6ad304ae27136802df563d339665ffbf9d">AMDGPUAS::CONSTANT_ADDRESS</a> ||</div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;      AS == <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6abd16fac39b8769260b5e448d3bd5a58f">AMDGPUAS::CONSTANT_ADDRESS_32BIT</a> ||</div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;      AS == <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6a62750506f985a78937099c8936661bd1">AMDGPUAS::BUFFER_FAT_POINTER</a>) {</div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;    <span class="comment">// If the offset isn&#39;t a multiple of 4, it probably isn&#39;t going to be</span></div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;    <span class="comment">// correctly aligned.</span></div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;    <span class="comment">// FIXME: Can we get the real alignment here?</span></div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;    <span class="keywordflow">if</span> (AM.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1AddrMode.html#a115ffe6d615735fbe8b1bf31877565ba">BaseOffs</a> % 4 != 0)</div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;      <span class="keywordflow">return</span> isLegalMUBUFAddressingMode(AM);</div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;</div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;    <span class="comment">// There are no SMRD extloads, so if we have to do a small type access we</span></div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;    <span class="comment">// will use a MUBUF load.</span></div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;    <span class="comment">// FIXME?: We also need to do this if unaligned, but we don&#39;t know the</span></div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;    <span class="comment">// alignment here.</span></div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;    <span class="keywordflow">if</span> (Ty-&gt;<a class="code" href="classllvm_1_1Type.html#a1db3db2c6a74c34944e465667e413365">isSized</a>() &amp;&amp; DL.<a class="code" href="classllvm_1_1DataLayout.html#acfcd22eb38dbfe1acbf138754297437a">getTypeStoreSize</a>(Ty) &lt; 4)</div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SITargetLowering.html#a59cbd71d104e6dd12907e781dfe51b33">isLegalGlobalAddressingMode</a>(AM);</div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;</div><div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;    <span class="keywordflow">if</span> (Subtarget-&gt;<a class="code" href="classllvm_1_1GCNSubtarget.html#ace4de1de19cbe837c578fb3654b6c998">getGeneration</a>() == <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2aafd52d574f92cc47671a38d95bca9988">AMDGPUSubtarget::SOUTHERN_ISLANDS</a>) {</div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;      <span class="comment">// SMRD instructions have an 8-bit, dword offset on SI.</span></div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;      <span class="keywordflow">if</span> (!<a class="code" href="namespacellvm.html#a0a516592563eb2b1d624821d400e9ed1">isUInt&lt;8&gt;</a>(AM.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1AddrMode.html#a115ffe6d615735fbe8b1bf31877565ba">BaseOffs</a> / 4))</div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Subtarget-&gt;<a class="code" href="classllvm_1_1GCNSubtarget.html#ace4de1de19cbe837c578fb3654b6c998">getGeneration</a>() == <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2a5a040cb5d61ebf76561fcb74c4a77970">AMDGPUSubtarget::SEA_ISLANDS</a>) {</div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;      <span class="comment">// On CI+, this can also be a 32-bit literal constant offset. If it fits</span></div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;      <span class="comment">// in 8-bits, it can use a smaller encoding.</span></div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;      <span class="keywordflow">if</span> (!<a class="code" href="namespacellvm.html#a443819cdc54f775be2d0836c16d3661e">isUInt&lt;32&gt;</a>(AM.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1AddrMode.html#a115ffe6d615735fbe8b1bf31877565ba">BaseOffs</a> / 4))</div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Subtarget-&gt;<a class="code" href="classllvm_1_1GCNSubtarget.html#ace4de1de19cbe837c578fb3654b6c998">getGeneration</a>() &gt;= <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2aef8609af541a5b1b01484b29d0f62534">AMDGPUSubtarget::VOLCANIC_ISLANDS</a>) {</div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;      <span class="comment">// On VI, these use the SMEM format and the offset is 20-bit in bytes.</span></div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;      <span class="keywordflow">if</span> (!isUInt&lt;20&gt;(AM.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1AddrMode.html#a115ffe6d615735fbe8b1bf31877565ba">BaseOffs</a>))</div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;    } <span class="keywordflow">else</span></div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;      <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;unhandled generation&quot;</span>);</div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;</div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;    <span class="keywordflow">if</span> (AM.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1AddrMode.html#a8ea7d02f0e4b0c1d37d6986ec9f7f5c0">Scale</a> == 0) <span class="comment">// r + i or just i, depending on HasBaseReg.</span></div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;</div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;    <span class="keywordflow">if</span> (AM.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1AddrMode.html#a8ea7d02f0e4b0c1d37d6986ec9f7f5c0">Scale</a> == 1 &amp;&amp; AM.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1AddrMode.html#a8868c35de6c36dc0d57e84f256c4ffde">HasBaseReg</a>)</div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;</div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;</div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (AS == <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6ad90d5742fc1499c31c72fb2aae66b306">AMDGPUAS::PRIVATE_ADDRESS</a>) {</div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;    <span class="keywordflow">return</span> isLegalMUBUFAddressingMode(AM);</div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (AS == <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6a1c7a99924a4461d3631268187042ae36">AMDGPUAS::LOCAL_ADDRESS</a> ||</div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;             AS == <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6aa4a816bb6e255cf1a96ae731382b53ee">AMDGPUAS::REGION_ADDRESS</a>) {</div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;    <span class="comment">// Basic, single offset DS instructions allow a 16-bit unsigned immediate</span></div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;    <span class="comment">// field.</span></div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;    <span class="comment">// XXX - If doing a 4-byte aligned 8-byte type access, we effectively have</span></div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;    <span class="comment">// an 8-bit dword offset but we don&#39;t know the alignment here.</span></div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="namespacellvm.html#a0a3b4b736315e94fd7120f6030d12a32">isUInt&lt;16&gt;</a>(AM.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1AddrMode.html#a115ffe6d615735fbe8b1bf31877565ba">BaseOffs</a>))</div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;</div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;    <span class="keywordflow">if</span> (AM.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1AddrMode.html#a8ea7d02f0e4b0c1d37d6986ec9f7f5c0">Scale</a> == 0) <span class="comment">// r + i or just i, depending on HasBaseReg.</span></div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;</div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;    <span class="keywordflow">if</span> (AM.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1AddrMode.html#a8ea7d02f0e4b0c1d37d6986ec9f7f5c0">Scale</a> == 1 &amp;&amp; AM.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1AddrMode.html#a8868c35de6c36dc0d57e84f256c4ffde">HasBaseReg</a>)</div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;</div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (AS == <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6ab679426e6efe763330f7ce008099092d">AMDGPUAS::FLAT_ADDRESS</a> ||</div><div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;             AS == <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6a78e717db66e37fbbb75a3984bf676d29">AMDGPUAS::UNKNOWN_ADDRESS_SPACE</a>) {</div><div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;    <span class="comment">// For an unknown address space, this usually means that this is for some</span></div><div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;    <span class="comment">// reason being used for pure arithmetic, and not based on some addressing</span></div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;    <span class="comment">// computation. We don&#39;t have instructions that compute pointers with any</span></div><div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;    <span class="comment">// addressing modes, so treat them as having no offset like flat</span></div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;    <span class="comment">// instructions.</span></div><div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;    <span class="keywordflow">return</span> isLegalFlatAddressingMode(AM);</div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;unhandled address space&quot;</span>);</div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;  }</div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;}</div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;</div><div class="line"><a name="l01234"></a><span class="lineno"><a class="line" href="classllvm_1_1SITargetLowering.html#a36d3bfad0983ce2ee47b935a62d844bb"> 1234</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SITargetLowering.html#a36d3bfad0983ce2ee47b935a62d844bb">SITargetLowering::canMergeStoresTo</a>(<span class="keywordtype">unsigned</span> AS, <a class="code" href="structllvm_1_1EVT.html">EVT</a> MemVT,</div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;                                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;  <span class="keywordflow">if</span> (AS == <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6ab69babcbdc6445760bcacdeceec24e09">AMDGPUAS::GLOBAL_ADDRESS</a> || AS == <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6ab679426e6efe763330f7ce008099092d">AMDGPUAS::FLAT_ADDRESS</a>) {</div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;    <span class="keywordflow">return</span> (MemVT.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>() &lt;= 4 * 32);</div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (AS == <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6ad90d5742fc1499c31c72fb2aae66b306">AMDGPUAS::PRIVATE_ADDRESS</a>) {</div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;    <span class="keywordtype">unsigned</span> MaxPrivateBits = 8 * <a class="code" href="classllvm_1_1SITargetLowering.html#a24ad06f18143b455e48074549d2e7e3e">getSubtarget</a>()-&gt;<a class="code" href="classllvm_1_1GCNSubtarget.html#a2255c0088e9b8bd3aa1223c0f3f9564e">getMaxPrivateElementSize</a>();</div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;    <span class="keywordflow">return</span> (MemVT.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>() &lt;= MaxPrivateBits);</div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (AS == <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6a1c7a99924a4461d3631268187042ae36">AMDGPUAS::LOCAL_ADDRESS</a> || AS == <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6aa4a816bb6e255cf1a96ae731382b53ee">AMDGPUAS::REGION_ADDRESS</a>) {</div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;    <span class="keywordflow">return</span> (MemVT.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>() &lt;= 2 * 32);</div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;  }</div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;}</div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;</div><div class="line"><a name="l01247"></a><span class="lineno"><a class="line" href="classllvm_1_1SITargetLowering.html#a013b0293e193cf32d38b73b40ef50d09"> 1247</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SITargetLowering.html#a013b0293e193cf32d38b73b40ef50d09">SITargetLowering::allowsMisalignedMemoryAccessesImpl</a>(</div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>, <span class="keywordtype">unsigned</span> AddrSpace, <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1Align.html">Align</a>,</div><div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;    <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dd">MachineMemOperand::Flags</a> Flags, <span class="keywordtype">bool</span> *IsFast)<span class="keyword"> const </span>{</div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;  <span class="keywordflow">if</span> (IsFast)</div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;    *IsFast = <span class="keyword">false</span>;</div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;</div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;  <span class="keywordflow">if</span> (AddrSpace == <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6a1c7a99924a4461d3631268187042ae36">AMDGPUAS::LOCAL_ADDRESS</a> ||</div><div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;      AddrSpace == <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6aa4a816bb6e255cf1a96ae731382b53ee">AMDGPUAS::REGION_ADDRESS</a>) {</div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;    <span class="comment">// ds_read/write_b64 require 8-byte alignment, but we can do a 4 byte</span></div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;    <span class="comment">// aligned, 8 byte access in a single operation using ds_read2/write2_b32</span></div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;    <span class="comment">// with adjacent offsets.</span></div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;    <span class="keywordtype">bool</span> AlignedBy4 = (Align % 4 == 0);</div><div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;    <span class="keywordflow">if</span> (IsFast)</div><div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;      *IsFast = AlignedBy4;</div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;</div><div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;    <span class="keywordflow">return</span> AlignedBy4;</div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;  }</div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;</div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;  <span class="comment">// FIXME: We have to be conservative here and assume that flat operations</span></div><div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;  <span class="comment">// will access scratch.  If we had access to the IR function, then we</span></div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;  <span class="comment">// could determine if any private memory was used in the function.</span></div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;  <span class="keywordflow">if</span> (!Subtarget-&gt;<a class="code" href="classllvm_1_1GCNSubtarget.html#a64bb69b998fcff902312ba7d2eb7221c">hasUnalignedScratchAccess</a>() &amp;&amp;</div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;      (AddrSpace == <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6ad90d5742fc1499c31c72fb2aae66b306">AMDGPUAS::PRIVATE_ADDRESS</a> ||</div><div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;       AddrSpace == <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6ab679426e6efe763330f7ce008099092d">AMDGPUAS::FLAT_ADDRESS</a>)) {</div><div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;    <span class="keywordtype">bool</span> AlignedBy4 = Align &gt;= 4;</div><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;    <span class="keywordflow">if</span> (IsFast)</div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;      *IsFast = AlignedBy4;</div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;</div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;    <span class="keywordflow">return</span> AlignedBy4;</div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;  }</div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;</div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;  <span class="keywordflow">if</span> (Subtarget-&gt;<a class="code" href="classllvm_1_1GCNSubtarget.html#a40c81e55bbb2fb239f904617a259befb">hasUnalignedBufferAccess</a>()) {</div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;    <span class="comment">// If we have an uniform constant load, it still requires using a slow</span></div><div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;    <span class="comment">// buffer instruction if unaligned.</span></div><div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;    <span class="keywordflow">if</span> (IsFast) {</div><div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;      *IsFast = (AddrSpace == <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6ad304ae27136802df563d339665ffbf9d">AMDGPUAS::CONSTANT_ADDRESS</a> ||</div><div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;                 AddrSpace == <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6abd16fac39b8769260b5e448d3bd5a58f">AMDGPUAS::CONSTANT_ADDRESS_32BIT</a>) ?</div><div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;        (Align % 4 == 0) : <span class="keyword">true</span>;</div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;    }</div><div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;</div><div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;  }</div><div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;</div><div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;  <span class="comment">// Smaller than dword value must be aligned.</span></div><div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;  <span class="keywordflow">if</span> (Size &lt; 32)</div><div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;</div><div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;  <span class="comment">// 8.1.6 - For Dword or larger reads or writes, the two LSBs of the</span></div><div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;  <span class="comment">// byte-address are ignored, thus forcing Dword alignment.</span></div><div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;  <span class="comment">// This applies to private, global, and constant memory.</span></div><div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;  <span class="keywordflow">if</span> (IsFast)</div><div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;    *IsFast = <span class="keyword">true</span>;</div><div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;</div><div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;  <span class="keywordflow">return</span> Size &gt;= 32 &amp;&amp; Align &gt;= 4;</div><div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;}</div><div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;</div><div class="line"><a name="l01303"></a><span class="lineno"><a class="line" href="classllvm_1_1SITargetLowering.html#a586be739c95c3c820aeed09d7c860a70"> 1303</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SITargetLowering.html#a586be739c95c3c820aeed09d7c860a70">SITargetLowering::allowsMisalignedMemoryAccesses</a>(</div><div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT, <span class="keywordtype">unsigned</span> AddrSpace, <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1Align.html">Align</a>, <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dd">MachineMemOperand::Flags</a> Flags,</div><div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;    <span class="keywordtype">bool</span> *IsFast)<span class="keyword"> const </span>{</div><div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;  <span class="keywordflow">if</span> (IsFast)</div><div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;    *IsFast = <span class="keyword">false</span>;</div><div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;</div><div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;  <span class="comment">// TODO: I think v3i32 should allow unaligned accesses on CI with DS_READ_B96,</span></div><div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;  <span class="comment">// which isn&#39;t a simple VT.</span></div><div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;  <span class="comment">// Until MVT is extended to handle this, simply check for the size and</span></div><div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;  <span class="comment">// rely on the condition below: allow accesses if the size is a multiple of 4.</span></div><div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;  <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a> || (VT != <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a> &amp;&amp; VT.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>() &gt; 1024 &amp;&amp;</div><div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;                           VT.<a class="code" href="structllvm_1_1EVT.html#a1572b31fadbd0d758314b8d35a050410">getStoreSize</a>() &gt; 16)) {</div><div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;  }</div><div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;</div><div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SITargetLowering.html#a013b0293e193cf32d38b73b40ef50d09">allowsMisalignedMemoryAccessesImpl</a>(VT.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>(), AddrSpace,</div><div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;                                            <a class="code" href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1Arg_1_1Key.html#a6b334a5f83504ebc99cc59f4f333ff98">Align</a>, Flags, IsFast);</div><div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;}</div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;</div><div class="line"><a name="l01322"></a><span class="lineno"><a class="line" href="classllvm_1_1SITargetLowering.html#af0b153dc5c334d64187af2423df46fc4"> 1322</a></span>&#160;<a class="code" href="structllvm_1_1EVT.html">EVT</a> <a class="code" href="classllvm_1_1SITargetLowering.html#af0b153dc5c334d64187af2423df46fc4">SITargetLowering::getOptimalMemOpType</a>(</div><div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;    uint64_t <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>, <span class="keywordtype">unsigned</span> DstAlign, <span class="keywordtype">unsigned</span> SrcAlign, <span class="keywordtype">bool</span> IsMemset,</div><div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;    <span class="keywordtype">bool</span> ZeroMemset, <span class="keywordtype">bool</span> MemcpyStrSrc,</div><div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1AttributeList.html">AttributeList</a> &amp;FuncAttributes)<span class="keyword"> const </span>{</div><div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;  <span class="comment">// FIXME: Should account for address space here.</span></div><div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;</div><div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;  <span class="comment">// The default fallback uses the private pointer size as a guess for a type to</span></div><div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;  <span class="comment">// use. Make sure we switch these to 64-bit accesses.</span></div><div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;</div><div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;  <span class="keywordflow">if</span> (Size &gt;= 16 &amp;&amp; DstAlign &gt;= 4) <span class="comment">// XXX: Should only do for global</span></div><div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a4b321667ee9d821362ffabd3c24d17b1">MVT::v4i32</a>;</div><div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;</div><div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;  <span class="keywordflow">if</span> (Size &gt;= 8 &amp;&amp; DstAlign &gt;= 4)</div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a5782b71c5eafe937e8d31d7b62497d99">MVT::v2i32</a>;</div><div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;</div><div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;  <span class="comment">// Use the default.</span></div><div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>;</div><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;}</div><div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;</div><div class="line"><a name="l01341"></a><span class="lineno"><a class="line" href="classllvm_1_1SITargetLowering.html#a275ffcfbf04498d9520302bc6968d3df"> 1341</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SITargetLowering.html#a275ffcfbf04498d9520302bc6968d3df">SITargetLowering::isNoopAddrSpaceCast</a>(<span class="keywordtype">unsigned</span> SrcAS,</div><div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;                                           <span class="keywordtype">unsigned</span> DestAS)<span class="keyword"> const </span>{</div><div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SITargetLowering.html#acd0df047ee2137d466b1f983a2c2ce34">isFlatGlobalAddrSpace</a>(SrcAS) &amp;&amp; <a class="code" href="classllvm_1_1SITargetLowering.html#acd0df047ee2137d466b1f983a2c2ce34">isFlatGlobalAddrSpace</a>(DestAS);</div><div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;}</div><div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;</div><div class="line"><a name="l01346"></a><span class="lineno"><a class="line" href="classllvm_1_1SITargetLowering.html#a934e0e0b94737441bea75fc4babf0021"> 1346</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SITargetLowering.html#a934e0e0b94737441bea75fc4babf0021">SITargetLowering::isMemOpHasNoClobberedMemOperand</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MemSDNode.html">MemSDNode</a> *MemNode = cast&lt;MemSDNode&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div><div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1Value.html">Value</a> *Ptr = MemNode-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#a1378b44532d0ec9732f7064254a84286">getMemOperand</a>()-&gt;<a class="code" href="classllvm_1_1MachineMemOperand.html#a152bcf1324cf8cd743a20c879a77de5b">getValue</a>();</div><div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1Instruction.html">Instruction</a> *<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = dyn_cast_or_null&lt;Instruction&gt;(Ptr);</div><div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;  <span class="keywordflow">return</span> I &amp;&amp; I-&gt;<a class="code" href="classllvm_1_1Instruction.html#ae22f493ba8327ce92e87d3b96bce7017">getMetadata</a>(<span class="stringliteral">&quot;amdgpu.noclobber&quot;</span>);</div><div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;}</div><div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;</div><div class="line"><a name="l01353"></a><span class="lineno"><a class="line" href="classllvm_1_1SITargetLowering.html#acef45b06cdaf4ceb36c30d6de6e0ad16"> 1353</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SITargetLowering.html#acef45b06cdaf4ceb36c30d6de6e0ad16">SITargetLowering::isFreeAddrSpaceCast</a>(<span class="keywordtype">unsigned</span> SrcAS,</div><div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;                                           <span class="keywordtype">unsigned</span> DestAS)<span class="keyword"> const </span>{</div><div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;  <span class="comment">// Flat -&gt; private/local is a simple truncate.</span></div><div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;  <span class="comment">// Flat -&gt; global is no-op</span></div><div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;  <span class="keywordflow">if</span> (SrcAS == <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6ab679426e6efe763330f7ce008099092d">AMDGPUAS::FLAT_ADDRESS</a>)</div><div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;</div><div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SITargetLowering.html#a275ffcfbf04498d9520302bc6968d3df">isNoopAddrSpaceCast</a>(SrcAS, DestAS);</div><div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;}</div><div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;</div><div class="line"><a name="l01363"></a><span class="lineno"><a class="line" href="classllvm_1_1SITargetLowering.html#a6efe4a90557fd6f23f2dd8e91b5523c8"> 1363</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SITargetLowering.html#a6efe4a90557fd6f23f2dd8e91b5523c8">SITargetLowering::isMemOpUniform</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MemSDNode.html">MemSDNode</a> *MemNode = cast&lt;MemSDNode&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div><div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;</div><div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#aa510d94632f7a11fd571d2c2271fb2b5">AMDGPUInstrInfo::isUniformMMO</a>(MemNode-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#a1378b44532d0ec9732f7064254a84286">getMemOperand</a>());</div><div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;}</div><div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;</div><div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;<a class="code" href="classllvm_1_1TargetLoweringBase.html#a35dc101b509721ffbfb58aba316de681">TargetLoweringBase::LegalizeTypeAction</a></div><div class="line"><a name="l01370"></a><span class="lineno"><a class="line" href="classllvm_1_1SITargetLowering.html#a2296245711471dfe7656193f56799c00"> 1370</a></span>&#160;<a class="code" href="classllvm_1_1SITargetLowering.html#a2296245711471dfe7656193f56799c00">SITargetLowering::getPreferredVectorAction</a>(<a class="code" href="classllvm_1_1MVT.html">MVT</a> VT)<span class="keyword"> const </span>{</div><div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;  <span class="keywordtype">int</span> NumElts = VT.<a class="code" href="classllvm_1_1MVT.html#a3a371e99982e3168caf644d82298fcac">getVectorNumElements</a>();</div><div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;  <span class="keywordflow">if</span> (NumElts != 1 &amp;&amp; VT.<a class="code" href="classllvm_1_1MVT.html#aea8bc2b59cb3fa833eb7895a3a216abd">getScalarType</a>().<a class="code" href="classllvm_1_1MVT.html#a36435ea5648e1e01740518ca27ba5f52">bitsLE</a>(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">MVT::i16</a>))</div><div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;    <span class="keywordflow">return</span> VT.<a class="code" href="classllvm_1_1MVT.html#a7e6ec2f458f43be3140b837734a05cb9">isPow2VectorType</a>() ? <a class="code" href="classllvm_1_1TargetLoweringBase.html#a35dc101b509721ffbfb58aba316de681a40cd81ebfaf97cef327ad65d37b816da">TypeSplitVector</a> : <a class="code" href="classllvm_1_1TargetLoweringBase.html#a35dc101b509721ffbfb58aba316de681a5290057031a9bc71850f61e757cb940e">TypeWidenVector</a>;</div><div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetLoweringBase.html#a59ae7f93fccb0ae431e82f8d74ba443c">TargetLoweringBase::getPreferredVectorAction</a>(VT);</div><div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;}</div><div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;</div><div class="line"><a name="l01377"></a><span class="lineno"><a class="line" href="classllvm_1_1SITargetLowering.html#a5a494b64d5fe298962bb42fc2ac098f0"> 1377</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SITargetLowering.html#a5a494b64d5fe298962bb42fc2ac098f0">SITargetLowering::shouldConvertConstantLoadToIntImm</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1APInt.html">APInt</a> &amp;Imm,</div><div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;                                                         <a class="code" href="classllvm_1_1Type.html">Type</a> *Ty)<span class="keyword"> const </span>{</div><div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;  <span class="comment">// FIXME: Could be smarter if called for vector constants.</span></div><div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;}</div><div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;</div><div class="line"><a name="l01383"></a><span class="lineno"><a class="line" href="classllvm_1_1SITargetLowering.html#a00c85693fe30c4ddff7e08b2d84ca7df"> 1383</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SITargetLowering.html#a00c85693fe30c4ddff7e08b2d84ca7df">SITargetLowering::isTypeDesirableForOp</a>(<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT)<span class="keyword"> const </span>{</div><div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;  <span class="keywordflow">if</span> (Subtarget-&gt;<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a7e3a5c7c65932e9e3632516e3683de89">has16BitInsts</a>() &amp;&amp; VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">MVT::i16</a>) {</div><div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;    <span class="keywordflow">switch</span> (Op) {</div><div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269b81f007000306e3e69d0d290c2159">ISD::LOAD</a>:</div><div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a047178c3b2c6a5df40ae22a407b8aca9">ISD::STORE</a>:</div><div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;</div><div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;    <span class="comment">// These operations are done with 32-bit instructions anyway.</span></div><div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac513a7da1bf74fb3e3c594da8534f2d2">ISD::AND</a>:</div><div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7415ab9f2172c59a2ee7c7a02afa56a4">ISD::OR</a>:</div><div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a92febb83e6ba116eb7aae8e7e3f70cc1">ISD::XOR</a>:</div><div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a78d0f198115bfe3331ab7cfcf7a40a97">ISD::SELECT</a>:</div><div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;      <span class="comment">// TODO: Extensions?</span></div><div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;    }</div><div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;  }</div><div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;</div><div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;  <span class="comment">// SimplifySetCC uses this function to determine whether or not it should</span></div><div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;  <span class="comment">// create setcc with i1 operands.  We don&#39;t have instructions for i1 setcc.</span></div><div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;  <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a85440bbdbba12de574c02e515444d3f4">MVT::i1</a> &amp;&amp; Op == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a0158ee47dfa868be5d28e2cbef70d5d0">ISD::SETCC</a>)</div><div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;</div><div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetLowering.html#a7c66bde62e1fbe747611b8d385ad6c9a">TargetLowering::isTypeDesirableForOp</a>(Op, VT);</div><div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;}</div><div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;</div><div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SITargetLowering::lowerKernArgParameterPtr(<a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div><div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;                                                   <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;SL,</div><div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;                                                   <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain,</div><div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;                                                   uint64_t <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;DL = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aa8fca8c414a664c8d1cd44da876b8b3b">getDataLayout</a>();</div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aaa0193582f1fc99e3e6a3fc5abcb37bf">getMachineFunction</a>();</div><div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div><div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;</div><div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1ArgDescriptor.html">ArgDescriptor</a> *InputPtrReg;</div><div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC;</div><div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;</div><div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;  std::tie(InputPtrReg, RC)</div><div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;    = Info-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#ab9600901ed676e0820ff5e40acf0ed17">getPreloadedValue</a>(<a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98baf32f3fd30ae548866dc7e45092dd90b9">AMDGPUFunctionArgInfo::KERNARG_SEGMENT_PTR</a>);</div><div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;</div><div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aaa0193582f1fc99e3e6a3fc5abcb37bf">getMachineFunction</a>().<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;  <a class="code" href="classllvm_1_1MVT.html">MVT</a> PtrVT = <a class="code" href="classllvm_1_1TargetLoweringBase.html#a8aabf5d0aa80038973255ff2d1e1a9fc">getPointerTy</a>(DL, <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6ad304ae27136802df563d339665ffbf9d">AMDGPUAS::CONSTANT_ADDRESS</a>);</div><div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> BasePtr = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ac6cdd6e10185124f84da0c7b4878d495">getCopyFromReg</a>(Chain, SL,</div><div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;    MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#afdef738c41b02f8f089b8774974eb0cb">getLiveInVirtReg</a>(InputPtrReg-&gt;getRegister()), PtrVT);</div><div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;</div><div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af8d8a2e09e33ac1441aa71dcf586a160">getObjectPtrOffset</a>(SL, BasePtr, Offset);</div><div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;}</div><div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;</div><div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SITargetLowering::getImplicitArgPtr(<a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div><div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;                                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;SL)<span class="keyword"> const </span>{</div><div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;  uint64_t Offset = <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a5a663b4deab0378b73e460588d96871a">getImplicitParameterOffset</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aaa0193582f1fc99e3e6a3fc5abcb37bf">getMachineFunction</a>(),</div><div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;                                               <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#aabb66ae6636b6dbd45c1b66dd9353821a3b608a404034c22b030fca524632ebb0">FIRST_IMPLICIT</a>);</div><div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;  <span class="keywordflow">return</span> lowerKernArgParameterPtr(DAG, SL, DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af0f68c9c0e4a38aebd5773f80dd5b716">getEntryNode</a>(), <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>);</div><div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;}</div><div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;</div><div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SITargetLowering::convertArgType(<a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="code" href="structllvm_1_1EVT.html">EVT</a> MemVT,</div><div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;                                         <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;SL, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Val,</div><div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;                                         <span class="keywordtype">bool</span> <a class="code" href="NVPTXISelLowering_8cpp.html#ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246">Signed</a>,</div><div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;                                         <span class="keyword">const</span> <a class="code" href="structllvm_1_1ISD_1_1InputArg.html">ISD::InputArg</a> *<a class="code" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;  <span class="comment">// First, if it is a widened vector, narrow it.</span></div><div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;  <span class="keywordflow">if</span> (VT.<a class="code" href="structllvm_1_1EVT.html#aa54976197fff266f4143beb44fc9764c">isVector</a>() &amp;&amp;</div><div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;      VT.<a class="code" href="structllvm_1_1EVT.html#ae245d70802e4ebe1cae2b6122c62a22a">getVectorNumElements</a>() != MemVT.<a class="code" href="structllvm_1_1EVT.html#ae245d70802e4ebe1cae2b6122c62a22a">getVectorNumElements</a>()) {</div><div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> NarrowedVT =</div><div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;        <a class="code" href="structllvm_1_1EVT.html#a210ba6b43ba451b698857dd9de71bd15">EVT::getVectorVT</a>(*DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ae73894797c63cdacffa04bc100873df3">getContext</a>(), MemVT.<a class="code" href="structllvm_1_1EVT.html#abc4c6365ade17ad4443ad0e381e7479d">getVectorElementType</a>(),</div><div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;                         VT.<a class="code" href="structllvm_1_1EVT.html#ae245d70802e4ebe1cae2b6122c62a22a">getVectorNumElements</a>());</div><div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;    Val = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9070de8a5c5b71851732c4c54e2ffedf">ISD::EXTRACT_SUBVECTOR</a>, SL, NarrowedVT, Val,</div><div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;                      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(0, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>));</div><div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;  }</div><div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;</div><div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;  <span class="comment">// Then convert the vector elements or scalar value.</span></div><div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;  <span class="keywordflow">if</span> (Arg &amp;&amp; (Arg-&gt;<a class="code" href="structllvm_1_1ISD_1_1InputArg.html#ade84a7c18e5c4189eae57ebd21f77321">Flags</a>.<a class="code" href="structllvm_1_1ISD_1_1ArgFlagsTy.html#aaa6158ce48c81c608caeaf2317a43244">isSExt</a>() || Arg-&gt;<a class="code" href="structllvm_1_1ISD_1_1InputArg.html#ade84a7c18e5c4189eae57ebd21f77321">Flags</a>.<a class="code" href="structllvm_1_1ISD_1_1ArgFlagsTy.html#a8451a193509dd61f572e8dbd42b8912d">isZExt</a>()) &amp;&amp;</div><div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;      VT.<a class="code" href="structllvm_1_1EVT.html#a3bf257bfbd279ecfad670be03b00210e">bitsLT</a>(MemVT)) {</div><div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;    <span class="keywordtype">unsigned</span> Opc = Arg-&gt;<a class="code" href="structllvm_1_1ISD_1_1InputArg.html#ade84a7c18e5c4189eae57ebd21f77321">Flags</a>.<a class="code" href="structllvm_1_1ISD_1_1ArgFlagsTy.html#a8451a193509dd61f572e8dbd42b8912d">isZExt</a>() ? <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110af23301e60475124fd80a2cb51f6ba863">ISD::AssertZext</a> : <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aee4f13218bdbb5c5697f7e786618ecb2">ISD::AssertSext</a>;</div><div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;    Val = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(Opc, SL, MemVT, Val, DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ab8ba6b05ad4fa7517f2e23b26f84ae1b">getValueType</a>(VT));</div><div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;  }</div><div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;</div><div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;  <span class="keywordflow">if</span> (MemVT.<a class="code" href="structllvm_1_1EVT.html#a3cb888a2ce8e95e0d9769687a5e2f7d8">isFloatingPoint</a>())</div><div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;    Val = getFPExtOrFPTrunc(DAG, Val, SL, VT);</div><div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Signed)</div><div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;    Val = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a9c2450d7d33fb2ecb9b645f1ca6a9a64">getSExtOrTrunc</a>(Val, SL, VT);</div><div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;    Val = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ad0c6f059b29535f2c790d1c4f92b7a93">getZExtOrTrunc</a>(Val, SL, VT);</div><div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;</div><div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;  <span class="keywordflow">return</span> Val;</div><div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;}</div><div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;</div><div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SITargetLowering::lowerKernargMemParameter(</div><div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;  <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="code" href="structllvm_1_1EVT.html">EVT</a> MemVT,</div><div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;SL, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain,</div><div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;  uint64_t Offset, <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1Align.html">Align</a>, <span class="keywordtype">bool</span> Signed,</div><div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1ISD_1_1InputArg.html">ISD::InputArg</a> *Arg)<span class="keyword"> const </span>{</div><div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;  <a class="code" href="structllvm_1_1MachinePointerInfo.html">MachinePointerInfo</a> PtrInfo(<a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6ad304ae27136802df563d339665ffbf9d">AMDGPUAS::CONSTANT_ADDRESS</a>);</div><div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;</div><div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;  <span class="comment">// Try to avoid using an extload by loading earlier than the argument address,</span></div><div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;  <span class="comment">// and extracting the relevant bits. The load should hopefully be merged with</span></div><div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;  <span class="comment">// the previous argument.</span></div><div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;  <span class="keywordflow">if</span> (MemVT.<a class="code" href="structllvm_1_1EVT.html#a1572b31fadbd0d758314b8d35a050410">getStoreSize</a>() &lt; 4 &amp;&amp; Align &lt; 4) {</div><div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;    <span class="comment">// TODO: Handle align &lt; 4 and size &gt;= 4 (can happen with packed structs).</span></div><div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;    int64_t AlignDownOffset = <a class="code" href="namespacellvm.html#ad9be86c95736bfa4bb0dc52322a0002a">alignDown</a>(Offset, 4);</div><div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;    int64_t OffsetDiff = Offset - AlignDownOffset;</div><div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;</div><div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> IntVT = MemVT.<a class="code" href="structllvm_1_1EVT.html#a6f2db4dd37c9d8a3544e4cad4a2aac49">changeTypeToInteger</a>();</div><div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;</div><div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;    <span class="comment">// TODO: If we passed in the base kernel offset we could have a better</span></div><div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;    <span class="comment">// alignment than 4, but we don&#39;t really need it.</span></div><div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ptr = lowerKernArgParameterPtr(DAG, SL, Chain, AlignDownOffset);</div><div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1SPII.html#abc7720a71ecbcab71e6d57d909041c24a5069619ca8fdce305534f3fe85091a0f">Load</a> = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a0eac513dbf03416c948d9fb8ef59bffe">getLoad</a>(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, SL, Chain, Ptr, PtrInfo, 4,</div><div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;                               <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda7b999a936bc7a4d45dfadbe356e77b3f">MachineMemOperand::MODereferenceable</a> |</div><div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;                               <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddac63dd9c4fe69bfeaac7a363fda846ac6">MachineMemOperand::MOInvariant</a>);</div><div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;</div><div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> ShiftAmt = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(OffsetDiff * 8, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Extract = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a3c6553c8acebe1b57c211ee45e2d8f98">ISD::SRL</a>, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, Load, ShiftAmt);</div><div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;</div><div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> ArgVal = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ae690127648393001a7d5b93dc23da7b3">ISD::TRUNCATE</a>, SL, IntVT, Extract);</div><div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;    ArgVal = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a>, SL, MemVT, ArgVal);</div><div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;    ArgVal = convertArgType(DAG, VT, MemVT, SL, ArgVal, Signed, Arg);</div><div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;</div><div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;</div><div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a193d4ea30b27a0c86550ae249eefaeaa">getMergeValues</a>({ ArgVal, Load.<a class="code" href="classllvm_1_1SDValue.html#a64932427432abeb61241e98bea167580">getValue</a>(1) }, SL);</div><div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;  }</div><div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;</div><div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ptr = lowerKernArgParameterPtr(DAG, SL, Chain, Offset);</div><div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1SPII.html#abc7720a71ecbcab71e6d57d909041c24a5069619ca8fdce305534f3fe85091a0f">Load</a> = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a0eac513dbf03416c948d9fb8ef59bffe">getLoad</a>(MemVT, SL, Chain, Ptr, PtrInfo, Align,</div><div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;                             <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda7b999a936bc7a4d45dfadbe356e77b3f">MachineMemOperand::MODereferenceable</a> |</div><div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;                             <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddac63dd9c4fe69bfeaac7a363fda846ac6">MachineMemOperand::MOInvariant</a>);</div><div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;</div><div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Val = convertArgType(DAG, VT, MemVT, SL, Load, Signed, Arg);</div><div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a193d4ea30b27a0c86550ae249eefaeaa">getMergeValues</a>({ Val, Load.<a class="code" href="classllvm_1_1SDValue.html#a64932427432abeb61241e98bea167580">getValue</a>(1) }, SL);</div><div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;}</div><div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;</div><div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SITargetLowering::lowerStackParameter(<a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="code" href="classllvm_1_1CCValAssign.html">CCValAssign</a> &amp;VA,</div><div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;                                              <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;SL, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain,</div><div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;                                              <span class="keyword">const</span> <a class="code" href="structllvm_1_1ISD_1_1InputArg.html">ISD::InputArg</a> &amp;Arg)<span class="keyword"> const </span>{</div><div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aaa0193582f1fc99e3e6a3fc5abcb37bf">getMachineFunction</a>();</div><div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;  <a class="code" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;MFI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">getFrameInfo</a>();</div><div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;</div><div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;  <span class="keywordflow">if</span> (Arg.<a class="code" href="structllvm_1_1ISD_1_1InputArg.html#ade84a7c18e5c4189eae57ebd21f77321">Flags</a>.<a class="code" href="structllvm_1_1ISD_1_1ArgFlagsTy.html#abaf9cc57d53cc8554954965b74037ad3">isByVal</a>()) {</div><div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = Arg.<a class="code" href="structllvm_1_1ISD_1_1InputArg.html#ade84a7c18e5c4189eae57ebd21f77321">Flags</a>.<a class="code" href="structllvm_1_1ISD_1_1ArgFlagsTy.html#ab366d3f0cbcf25efa33e8406c851be4f">getByValSize</a>();</div><div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;    <span class="keywordtype">int</span> FrameIdx = MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#a03cf34252938b54f7e86c736f9fd7dc1">CreateFixedObject</a>(Size, VA.<a class="code" href="classllvm_1_1CCValAssign.html#a12cee4c2b3d56608a5ab5c07143686b3">getLocMemOffset</a>(), <span class="keyword">false</span>);</div><div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#acb59cbd8f4a8c1cf820b2b540aebdac1">getFrameIndex</a>(FrameIdx, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;  }</div><div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;</div><div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;  <span class="keywordtype">unsigned</span> ArgOffset = VA.<a class="code" href="classllvm_1_1CCValAssign.html#a12cee4c2b3d56608a5ab5c07143686b3">getLocMemOffset</a>();</div><div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;  <span class="keywordtype">unsigned</span> ArgSize = VA.<a class="code" href="classllvm_1_1CCValAssign.html#a5972ab02a98f9b5ce46e7f55fd711982">getValVT</a>().<a class="code" href="classllvm_1_1MVT.html#ab8e1af73424a59a00656c9ffd505c03f">getStoreSize</a>();</div><div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;</div><div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;  <span class="keywordtype">int</span> FI = MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#a03cf34252938b54f7e86c736f9fd7dc1">CreateFixedObject</a>(ArgSize, ArgOffset, <span class="keyword">true</span>);</div><div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;</div><div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;  <span class="comment">// Create load nodes to retrieve arguments from the stack.</span></div><div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> FIN = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#acb59cbd8f4a8c1cf820b2b540aebdac1">getFrameIndex</a>(FI, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> ArgValue;</div><div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;</div><div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;  <span class="comment">// For NON_EXTLOAD, generic code in getLoad assert(ValVT == MemVT)</span></div><div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;  <a class="code" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7">ISD::LoadExtType</a> <a class="code" href="CodeGenPrepare_8cpp.html#a76ebce10fbe0fc0431f545d25965fe89">ExtType</a> = <a class="code" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7a6aacde2c67988b43a261a7f7ceac4be3">ISD::NON_EXTLOAD</a>;</div><div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;  <a class="code" href="classllvm_1_1MVT.html">MVT</a> MemVT = VA.<a class="code" href="classllvm_1_1CCValAssign.html#a5972ab02a98f9b5ce46e7f55fd711982">getValVT</a>();</div><div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;</div><div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;  <span class="keywordflow">switch</span> (VA.<a class="code" href="classllvm_1_1CCValAssign.html#a2897ab064cc53e41f2b6ae3d69902abc">getLocInfo</a>()) {</div><div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45a0f94adbbe71c94edaa533a25973bbffc">CCValAssign::BCvt</a>:</div><div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;    MemVT = VA.<a class="code" href="classllvm_1_1CCValAssign.html#ab7c2e47e51795ce2f60500846109d5a7">getLocVT</a>();</div><div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45a7fd25972cdb14499949c7726499e0cb6">CCValAssign::SExt</a>:</div><div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;    ExtType = <a class="code" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7a6c61b6125c7901c549f90ee0e443a770">ISD::SEXTLOAD</a>;</div><div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45a807a4e133d7f743724d809a3f3875aa2">CCValAssign::ZExt</a>:</div><div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;    ExtType = <a class="code" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7a8d89c7da4444d9ec11667aa369abc5f7">ISD::ZEXTLOAD</a>;</div><div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45acc07b91f72979f3e9b12c2e0c355db46">CCValAssign::AExt</a>:</div><div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;    ExtType = <a class="code" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7afab3fffd153f7d7770fed81272e4b78f">ISD::EXTLOAD</a>;</div><div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;  }</div><div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;</div><div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;  ArgValue = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a64cfa2d394d0598689bf2449ff8044ae">getExtLoad</a>(</div><div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;    ExtType, SL, VA.<a class="code" href="classllvm_1_1CCValAssign.html#ab7c2e47e51795ce2f60500846109d5a7">getLocVT</a>(), Chain, FIN,</div><div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;    <a class="code" href="structllvm_1_1MachinePointerInfo.html#ad8ce1aee13dbdcc05d20284a30e83170">MachinePointerInfo::getFixedStack</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aaa0193582f1fc99e3e6a3fc5abcb37bf">getMachineFunction</a>(), FI),</div><div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;    MemVT);</div><div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;  <span class="keywordflow">return</span> ArgValue;</div><div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;}</div><div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;</div><div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SITargetLowering::getPreloadedValue(<a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div><div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> &amp;MFI,</div><div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT,</div><div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;  <a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98b">AMDGPUFunctionArgInfo::PreloadedValue</a> PVID)<span class="keyword"> const </span>{</div><div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1ArgDescriptor.html">ArgDescriptor</a> *<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>;</div><div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC;</div><div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;</div><div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;  std::tie(Reg, RC) = MFI.<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#ab9600901ed676e0820ff5e40acf0ed17">getPreloadedValue</a>(PVID);</div><div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#ac0c4ae07ac6d74f8f7b4e8f8a04f4bd5">CreateLiveInRegister</a>(DAG, RC, Reg-&gt;<a class="code" href="structllvm_1_1ArgDescriptor.html#a852ac735626227d15a4ecd9d81131c8d">getRegister</a>(), VT);</div><div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;}</div><div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;</div><div class="line"><a name="l01573"></a><span class="lineno"><a class="line" href="SIISelLowering_8cpp.html#a57092207ac7c0e92125ee63f023024b9"> 1573</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="SIISelLowering_8cpp.html#a57092207ac7c0e92125ee63f023024b9">processShaderInputArgs</a>(<a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ISD::InputArg&gt;</a> &amp;Splits,</div><div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;                                   <a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CallConv,</div><div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;                                   <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;ISD::InputArg&gt;</a> <a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69bad5006873d15f9569d1cf09deef3c6363">Ins</a>,</div><div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;                                   <a class="code" href="classllvm_1_1BitVector.html">BitVector</a> &amp;Skipped,</div><div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;                                   <a class="code" href="classllvm_1_1FunctionType.html">FunctionType</a> *FType,</div><div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;                                   <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>) {</div><div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0, <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = Ins.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>(), PSInputNum = 0; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;    <span class="keyword">const</span> <a class="code" href="structllvm_1_1ISD_1_1InputArg.html">ISD::InputArg</a> *Arg = &amp;Ins[<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>];</div><div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;</div><div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((!Arg-&gt;<a class="code" href="structllvm_1_1ISD_1_1InputArg.html#a9b241995758f9cea8cecf597918d1488">VT</a>.<a class="code" href="classllvm_1_1MVT.html#a425636b56fa037ed7b19ef7f9de30df9">isVector</a>() || Arg-&gt;<a class="code" href="structllvm_1_1ISD_1_1InputArg.html#a9b241995758f9cea8cecf597918d1488">VT</a>.<a class="code" href="classllvm_1_1MVT.html#a15166830bf05c1d47c33afa81faa38d6">getScalarSizeInBits</a>() == 16) &amp;&amp;</div><div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;           <span class="stringliteral">&quot;vector type argument should have been split&quot;</span>);</div><div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;</div><div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;    <span class="comment">// First check if it&#39;s a PS input addr.</span></div><div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;    <span class="keywordflow">if</span> (CallConv == <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a91283117ce67ebdae50cc7730694d8f8">CallingConv::AMDGPU_PS</a> &amp;&amp;</div><div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;        !Arg-&gt;<a class="code" href="structllvm_1_1ISD_1_1InputArg.html#ade84a7c18e5c4189eae57ebd21f77321">Flags</a>.<a class="code" href="structllvm_1_1ISD_1_1ArgFlagsTy.html#a1b2d8fdb0e97f6b863438aea77e6a118">isInReg</a>() &amp;&amp; PSInputNum &lt;= 15) {</div><div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;      <span class="keywordtype">bool</span> SkipArg = !Arg-&gt;<a class="code" href="structllvm_1_1ISD_1_1InputArg.html#a27823260c8966d6aa13c133689efe757">Used</a> &amp;&amp; !Info-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a02538b0ed6775ee36651d7abec91256b">isPSInputAllocated</a>(PSInputNum);</div><div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;</div><div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;      <span class="comment">// Inconveniently only the first part of the split is marked as isSplit,</span></div><div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;      <span class="comment">// so skip to the end. We only want to increment PSInputNum once for the</span></div><div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;      <span class="comment">// entire split argument.</span></div><div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;      <span class="keywordflow">if</span> (Arg-&gt;<a class="code" href="structllvm_1_1ISD_1_1InputArg.html#ade84a7c18e5c4189eae57ebd21f77321">Flags</a>.<a class="code" href="structllvm_1_1ISD_1_1ArgFlagsTy.html#a989f6c0917729b4622f413f629239420">isSplit</a>()) {</div><div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;        <span class="keywordflow">while</span> (!Arg-&gt;<a class="code" href="structllvm_1_1ISD_1_1InputArg.html#ade84a7c18e5c4189eae57ebd21f77321">Flags</a>.<a class="code" href="structllvm_1_1ISD_1_1ArgFlagsTy.html#a0343079be1a948f58f37c97559973b90">isSplitEnd</a>()) {</div><div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;          <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((!Arg-&gt;<a class="code" href="structllvm_1_1ISD_1_1InputArg.html#a9b241995758f9cea8cecf597918d1488">VT</a>.<a class="code" href="classllvm_1_1MVT.html#a425636b56fa037ed7b19ef7f9de30df9">isVector</a>() ||</div><div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;                  Arg-&gt;<a class="code" href="structllvm_1_1ISD_1_1InputArg.html#a9b241995758f9cea8cecf597918d1488">VT</a>.<a class="code" href="classllvm_1_1MVT.html#a15166830bf05c1d47c33afa81faa38d6">getScalarSizeInBits</a>() == 16) &amp;&amp;</div><div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;                 <span class="stringliteral">&quot;unexpected vector split in ps argument type&quot;</span>);</div><div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;          <span class="keywordflow">if</span> (!SkipArg)</div><div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;            Splits.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(*Arg);</div><div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;          Arg = &amp;Ins[++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>];</div><div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;        }</div><div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;      }</div><div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;</div><div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;      <span class="keywordflow">if</span> (SkipArg) {</div><div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;        <span class="comment">// We can safely skip PS inputs.</span></div><div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;        Skipped.<a class="code" href="classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(Arg-&gt;<a class="code" href="structllvm_1_1ISD_1_1InputArg.html#ac120ffa9f2e7ecbc443bba85b3f9292d">getOrigArgIndex</a>());</div><div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;        ++PSInputNum;</div><div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;      }</div><div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;</div><div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;      Info-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a9c0dbfc4e0b4b4d2f3e5539810562d04">markPSInputAllocated</a>(PSInputNum);</div><div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;      <span class="keywordflow">if</span> (Arg-&gt;<a class="code" href="structllvm_1_1ISD_1_1InputArg.html#a27823260c8966d6aa13c133689efe757">Used</a>)</div><div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;        Info-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#aa70c516290b6a3f67273c78d8305d8a0">markPSInputEnabled</a>(PSInputNum);</div><div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;</div><div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;      ++PSInputNum;</div><div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;    }</div><div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;</div><div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;    Splits.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(*Arg);</div><div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;  }</div><div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;}</div><div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;</div><div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;<span class="comment">// Allocate special inputs passed in VGPRs.</span></div><div class="line"><a name="l01623"></a><span class="lineno"><a class="line" href="classllvm_1_1SITargetLowering.html#add01b669c3b94782f5e3a2babaa12f50"> 1623</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SITargetLowering.html#add01b669c3b94782f5e3a2babaa12f50">SITargetLowering::allocateSpecialEntryInputVGPRs</a>(<a class="code" href="classllvm_1_1CCState.html">CCState</a> &amp;CCInfo,</div><div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;                                                      <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div><div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;                                                      <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> &amp;<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div><div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;                                                      <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> &amp;<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> S32 = <a class="code" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(32);</div><div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;</div><div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;  <span class="keywordflow">if</span> (Info.<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#ac09ea9a2a942bb2a09c0dc9e465f10d9">hasWorkItemIDX</a>()) {</div><div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = AMDGPU::VGPR0;</div><div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;    MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#ab72b0d596bd6f8648e1be951b782ea62">setType</a>(MF.<a class="code" href="classllvm_1_1MachineFunction.html#aef2c847a530f7f7f5aaaeac74ba7e385">addLiveIn</a>(Reg, &amp;AMDGPU::VGPR_32RegClass), S32);</div><div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;</div><div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;    CCInfo.<a class="code" href="classllvm_1_1CCState.html#a5a67878322183059c969a26b2f232031">AllocateReg</a>(Reg);</div><div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;    Info.<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a9f18320cbef40fbce75207f0e7ab1a28">setWorkItemIDX</a>(<a class="code" href="structllvm_1_1ArgDescriptor.html#ab80da72ac9122b5c4e4a0a2cfaa25d9e">ArgDescriptor::createRegister</a>(Reg));</div><div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;  }</div><div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160;</div><div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;  <span class="keywordflow">if</span> (Info.<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a7b3c91906bbb02d7fcf092b8c31ecf5c">hasWorkItemIDY</a>()) {</div><div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = AMDGPU::VGPR1;</div><div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;    MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#ab72b0d596bd6f8648e1be951b782ea62">setType</a>(MF.<a class="code" href="classllvm_1_1MachineFunction.html#aef2c847a530f7f7f5aaaeac74ba7e385">addLiveIn</a>(Reg, &amp;AMDGPU::VGPR_32RegClass), S32);</div><div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;</div><div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;    CCInfo.<a class="code" href="classllvm_1_1CCState.html#a5a67878322183059c969a26b2f232031">AllocateReg</a>(Reg);</div><div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;    Info.<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a12ca178452a579ce5e3a77d039ff4cb3">setWorkItemIDY</a>(<a class="code" href="structllvm_1_1ArgDescriptor.html#ab80da72ac9122b5c4e4a0a2cfaa25d9e">ArgDescriptor::createRegister</a>(Reg));</div><div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;  }</div><div class="line"><a name="l01645"></a><span class="lineno"> 1645</span>&#160;</div><div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;  <span class="keywordflow">if</span> (Info.<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#aeaf83d3c4b4e4671cbcdb3a0c4c830c1">hasWorkItemIDZ</a>()) {</div><div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = AMDGPU::VGPR2;</div><div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160;    MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#ab72b0d596bd6f8648e1be951b782ea62">setType</a>(MF.<a class="code" href="classllvm_1_1MachineFunction.html#aef2c847a530f7f7f5aaaeac74ba7e385">addLiveIn</a>(Reg, &amp;AMDGPU::VGPR_32RegClass), S32);</div><div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;</div><div class="line"><a name="l01650"></a><span class="lineno"> 1650</span>&#160;    CCInfo.<a class="code" href="classllvm_1_1CCState.html#a5a67878322183059c969a26b2f232031">AllocateReg</a>(Reg);</div><div class="line"><a name="l01651"></a><span class="lineno"> 1651</span>&#160;    Info.<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a18cfa33e392fca15a5d411d35dec038b">setWorkItemIDZ</a>(<a class="code" href="structllvm_1_1ArgDescriptor.html#ab80da72ac9122b5c4e4a0a2cfaa25d9e">ArgDescriptor::createRegister</a>(Reg));</div><div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;  }</div><div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;}</div><div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;</div><div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;<span class="comment">// Try to allocate a VGPR at the end of the argument list, or if no argument</span></div><div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;<span class="comment">// VGPRs are left allocating a stack slot.</span></div><div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;<span class="comment">// If \p Mask is is given it indicates bitfield position in the register.</span></div><div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;<span class="comment">// If \p Arg is given use it with new ]p Mask instead of allocating new.</span></div><div class="line"><a name="l01659"></a><span class="lineno"><a class="line" href="SIISelLowering_8cpp.html#abcfc092d297e085e5b5390b5b1656236"> 1659</a></span>&#160;<span class="keyword">static</span> <a class="code" href="structllvm_1_1ArgDescriptor.html">ArgDescriptor</a> <a class="code" href="SIISelLowering_8cpp.html#abcfc092d297e085e5b5390b5b1656236">allocateVGPR32Input</a>(<a class="code" href="classllvm_1_1CCState.html">CCState</a> &amp;CCInfo, <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a> = ~0u,</div><div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;                                         <a class="code" href="structllvm_1_1ArgDescriptor.html">ArgDescriptor</a> Arg = <a class="code" href="structllvm_1_1ArgDescriptor.html">ArgDescriptor</a>()) {</div><div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;  <span class="keywordflow">if</span> (Arg.isSet())</div><div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="structllvm_1_1ArgDescriptor.html#a5ba9ffd4c829c39d10d780ebd8c55ed9">ArgDescriptor::createArg</a>(Arg, <a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a>);</div><div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;</div><div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160;  <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MCPhysReg&gt;</a> ArgVGPRs</div><div class="line"><a name="l01665"></a><span class="lineno"> 1665</span>&#160;    = <a class="code" href="namespacellvm.html#a0448108c43f3a226744d0a4c28c989f7">makeArrayRef</a>(AMDGPU::VGPR_32RegClass.<a class="code" href="namespacellvm_1_1sys_1_1path.html#a00a76a729b319dc47beffbe07325565f">begin</a>(), 32);</div><div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;  <span class="keywordtype">unsigned</span> RegIdx = CCInfo.<a class="code" href="classllvm_1_1CCState.html#a191a65cff7d80b2651df427db2bbf908">getFirstUnallocated</a>(ArgVGPRs);</div><div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160;  <span class="keywordflow">if</span> (RegIdx == ArgVGPRs.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>()) {</div><div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;    <span class="comment">// Spill to stack required.</span></div><div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;    int64_t Offset = CCInfo.<a class="code" href="classllvm_1_1CCState.html#a0a8a105c9948455943fa071bf5d8f589">AllocateStack</a>(4, 4);</div><div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;</div><div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="structllvm_1_1ArgDescriptor.html#a2b90780a92bdcaed0a47e50d86ec6e6b">ArgDescriptor::createStack</a>(Offset, <a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a>);</div><div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160;  }</div><div class="line"><a name="l01673"></a><span class="lineno"> 1673</span>&#160;</div><div class="line"><a name="l01674"></a><span class="lineno"> 1674</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = ArgVGPRs[RegIdx];</div><div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;  Reg = CCInfo.<a class="code" href="classllvm_1_1CCState.html#a5a67878322183059c969a26b2f232031">AllocateReg</a>(Reg);</div><div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Reg != AMDGPU::NoRegister);</div><div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;</div><div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = CCInfo.<a class="code" href="classllvm_1_1CCState.html#a2c5878b16454ce5911fc9d043e1fee9c">getMachineFunction</a>();</div><div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> LiveInVReg = MF.<a class="code" href="classllvm_1_1MachineFunction.html#aef2c847a530f7f7f5aaaeac74ba7e385">addLiveIn</a>(Reg, &amp;AMDGPU::VGPR_32RegClass);</div><div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;  MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>().<a class="code" href="classllvm_1_1MachineRegisterInfo.html#ab72b0d596bd6f8648e1be951b782ea62">setType</a>(LiveInVReg, <a class="code" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(32));</div><div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="structllvm_1_1ArgDescriptor.html#ab80da72ac9122b5c4e4a0a2cfaa25d9e">ArgDescriptor::createRegister</a>(Reg, <a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a>);</div><div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;}</div><div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;</div><div class="line"><a name="l01684"></a><span class="lineno"><a class="line" href="SIISelLowering_8cpp.html#a8688cc0d4d5620a54a1d45bd3087de1f"> 1684</a></span>&#160;<span class="keyword">static</span> <a class="code" href="structllvm_1_1ArgDescriptor.html">ArgDescriptor</a> <a class="code" href="SIISelLowering_8cpp.html#a8688cc0d4d5620a54a1d45bd3087de1f">allocateSGPR32InputImpl</a>(<a class="code" href="classllvm_1_1CCState.html">CCState</a> &amp;CCInfo,</div><div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160;                                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div><div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;                                             <span class="keywordtype">unsigned</span> NumArgRegs) {</div><div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;  <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MCPhysReg&gt;</a> ArgSGPRs = <a class="code" href="namespacellvm.html#a0448108c43f3a226744d0a4c28c989f7">makeArrayRef</a>(RC-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#ae39f39f7451b8556a479efc27ad2a149">begin</a>(), 32);</div><div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;  <span class="keywordtype">unsigned</span> RegIdx = CCInfo.<a class="code" href="classllvm_1_1CCState.html#a191a65cff7d80b2651df427db2bbf908">getFirstUnallocated</a>(ArgSGPRs);</div><div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160;  <span class="keywordflow">if</span> (RegIdx == ArgSGPRs.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>())</div><div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;    <a class="code" href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">report_fatal_error</a>(<span class="stringliteral">&quot;ran out of SGPRs for arguments&quot;</span>);</div><div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;</div><div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = ArgSGPRs[RegIdx];</div><div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;  Reg = CCInfo.<a class="code" href="classllvm_1_1CCState.html#a5a67878322183059c969a26b2f232031">AllocateReg</a>(Reg);</div><div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Reg != AMDGPU::NoRegister);</div><div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;</div><div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = CCInfo.<a class="code" href="classllvm_1_1CCState.html#a2c5878b16454ce5911fc9d043e1fee9c">getMachineFunction</a>();</div><div class="line"><a name="l01697"></a><span class="lineno"> 1697</span>&#160;  MF.<a class="code" href="classllvm_1_1MachineFunction.html#aef2c847a530f7f7f5aaaeac74ba7e385">addLiveIn</a>(Reg, RC);</div><div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="structllvm_1_1ArgDescriptor.html#ab80da72ac9122b5c4e4a0a2cfaa25d9e">ArgDescriptor::createRegister</a>(Reg);</div><div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;}</div><div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;</div><div class="line"><a name="l01701"></a><span class="lineno"><a class="line" href="SIISelLowering_8cpp.html#a15c0751ad758d6de3122184aa2c1ad8d"> 1701</a></span>&#160;<span class="keyword">static</span> <a class="code" href="structllvm_1_1ArgDescriptor.html">ArgDescriptor</a> <a class="code" href="SIISelLowering_8cpp.html#a15c0751ad758d6de3122184aa2c1ad8d">allocateSGPR32Input</a>(<a class="code" href="classllvm_1_1CCState.html">CCState</a> &amp;CCInfo) {</div><div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="SIISelLowering_8cpp.html#a8688cc0d4d5620a54a1d45bd3087de1f">allocateSGPR32InputImpl</a>(CCInfo, &amp;AMDGPU::SGPR_32RegClass, 32);</div><div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;}</div><div class="line"><a name="l01704"></a><span class="lineno"> 1704</span>&#160;</div><div class="line"><a name="l01705"></a><span class="lineno"><a class="line" href="SIISelLowering_8cpp.html#aa80e99bc30e182b2f1e244eb2ab3cf13"> 1705</a></span>&#160;<span class="keyword">static</span> <a class="code" href="structllvm_1_1ArgDescriptor.html">ArgDescriptor</a> <a class="code" href="SIISelLowering_8cpp.html#aa80e99bc30e182b2f1e244eb2ab3cf13">allocateSGPR64Input</a>(<a class="code" href="classllvm_1_1CCState.html">CCState</a> &amp;CCInfo) {</div><div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="SIISelLowering_8cpp.html#a8688cc0d4d5620a54a1d45bd3087de1f">allocateSGPR32InputImpl</a>(CCInfo, &amp;AMDGPU::SGPR_64RegClass, 16);</div><div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;}</div><div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;</div><div class="line"><a name="l01709"></a><span class="lineno"><a class="line" href="classllvm_1_1SITargetLowering.html#aa387b847af356ba9f53e3bb1384874a2"> 1709</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SITargetLowering.html#aa387b847af356ba9f53e3bb1384874a2">SITargetLowering::allocateSpecialInputVGPRs</a>(<a class="code" href="classllvm_1_1CCState.html">CCState</a> &amp;CCInfo,</div><div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;                                                 <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div><div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160;                                                 <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> &amp;<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div><div class="line"><a name="l01712"></a><span class="lineno"> 1712</span>&#160;                                                 <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> &amp;<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a> = 0x3ff;</div><div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;  <a class="code" href="structllvm_1_1ArgDescriptor.html">ArgDescriptor</a> <a class="code" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a>;</div><div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160;</div><div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;  <span class="keywordflow">if</span> (Info.<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#ac09ea9a2a942bb2a09c0dc9e465f10d9">hasWorkItemIDX</a>()) {</div><div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;    Arg = <a class="code" href="SIISelLowering_8cpp.html#abcfc092d297e085e5b5390b5b1656236">allocateVGPR32Input</a>(CCInfo, Mask);</div><div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160;    Info.<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a9f18320cbef40fbce75207f0e7ab1a28">setWorkItemIDX</a>(Arg);</div><div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;  }</div><div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;</div><div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;  <span class="keywordflow">if</span> (Info.<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a7b3c91906bbb02d7fcf092b8c31ecf5c">hasWorkItemIDY</a>()) {</div><div class="line"><a name="l01722"></a><span class="lineno"> 1722</span>&#160;    Arg = <a class="code" href="SIISelLowering_8cpp.html#abcfc092d297e085e5b5390b5b1656236">allocateVGPR32Input</a>(CCInfo, Mask &lt;&lt; 10, Arg);</div><div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;    Info.<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a12ca178452a579ce5e3a77d039ff4cb3">setWorkItemIDY</a>(Arg);</div><div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160;  }</div><div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;</div><div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;  <span class="keywordflow">if</span> (Info.<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#aeaf83d3c4b4e4671cbcdb3a0c4c830c1">hasWorkItemIDZ</a>())</div><div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;    Info.<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a18cfa33e392fca15a5d411d35dec038b">setWorkItemIDZ</a>(<a class="code" href="SIISelLowering_8cpp.html#abcfc092d297e085e5b5390b5b1656236">allocateVGPR32Input</a>(CCInfo, Mask &lt;&lt; 20, Arg));</div><div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;}</div><div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;</div><div class="line"><a name="l01730"></a><span class="lineno"><a class="line" href="classllvm_1_1SITargetLowering.html#a3ef0dde77e91309be534394dc420d4a5"> 1730</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SITargetLowering.html#a3ef0dde77e91309be534394dc420d4a5">SITargetLowering::allocateSpecialInputSGPRs</a>(</div><div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160;  <a class="code" href="classllvm_1_1CCState.html">CCState</a> &amp;CCInfo,</div><div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div><div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> &amp;<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div><div class="line"><a name="l01734"></a><span class="lineno"> 1734</span>&#160;  <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> &amp;<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;  <span class="keyword">auto</span> &amp;ArgInfo = Info.<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a29d1843168921213f2b65b3d9f743bff">getArgInfo</a>();</div><div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;</div><div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;  <span class="comment">// TODO: Unify handling with private memory pointers.</span></div><div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160;</div><div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160;  <span class="keywordflow">if</span> (Info.<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a994c4a36d64245a01e5220cb22c89968">hasDispatchPtr</a>())</div><div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160;    ArgInfo.<a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#ade8d1371d868ed5faaea7710aced1eff">DispatchPtr</a> = <a class="code" href="SIISelLowering_8cpp.html#aa80e99bc30e182b2f1e244eb2ab3cf13">allocateSGPR64Input</a>(CCInfo);</div><div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160;</div><div class="line"><a name="l01742"></a><span class="lineno"> 1742</span>&#160;  <span class="keywordflow">if</span> (Info.<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#af230e86e680197c6cb80905700ff06db">hasQueuePtr</a>())</div><div class="line"><a name="l01743"></a><span class="lineno"> 1743</span>&#160;    ArgInfo.QueuePtr = <a class="code" href="SIISelLowering_8cpp.html#aa80e99bc30e182b2f1e244eb2ab3cf13">allocateSGPR64Input</a>(CCInfo);</div><div class="line"><a name="l01744"></a><span class="lineno"> 1744</span>&#160;</div><div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160;  <span class="keywordflow">if</span> (Info.<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#ade9e296e9f2256964be14cb752754334">hasKernargSegmentPtr</a>())</div><div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160;    ArgInfo.KernargSegmentPtr = <a class="code" href="SIISelLowering_8cpp.html#aa80e99bc30e182b2f1e244eb2ab3cf13">allocateSGPR64Input</a>(CCInfo);</div><div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;</div><div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160;  <span class="keywordflow">if</span> (Info.<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a368361c35c73755699da00655914eef3">hasDispatchID</a>())</div><div class="line"><a name="l01749"></a><span class="lineno"> 1749</span>&#160;    ArgInfo.DispatchID = <a class="code" href="SIISelLowering_8cpp.html#aa80e99bc30e182b2f1e244eb2ab3cf13">allocateSGPR64Input</a>(CCInfo);</div><div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;</div><div class="line"><a name="l01751"></a><span class="lineno"> 1751</span>&#160;  <span class="comment">// flat_scratch_init is not applicable for non-kernel functions.</span></div><div class="line"><a name="l01752"></a><span class="lineno"> 1752</span>&#160;</div><div class="line"><a name="l01753"></a><span class="lineno"> 1753</span>&#160;  <span class="keywordflow">if</span> (Info.<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a8bf478c6d74297defe6b69647f82e83d">hasWorkGroupIDX</a>())</div><div class="line"><a name="l01754"></a><span class="lineno"> 1754</span>&#160;    ArgInfo.WorkGroupIDX = <a class="code" href="SIISelLowering_8cpp.html#a15c0751ad758d6de3122184aa2c1ad8d">allocateSGPR32Input</a>(CCInfo);</div><div class="line"><a name="l01755"></a><span class="lineno"> 1755</span>&#160;</div><div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160;  <span class="keywordflow">if</span> (Info.<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a56b2aa982b6b7e06b773251753edb572">hasWorkGroupIDY</a>())</div><div class="line"><a name="l01757"></a><span class="lineno"> 1757</span>&#160;    ArgInfo.WorkGroupIDY = <a class="code" href="SIISelLowering_8cpp.html#a15c0751ad758d6de3122184aa2c1ad8d">allocateSGPR32Input</a>(CCInfo);</div><div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160;</div><div class="line"><a name="l01759"></a><span class="lineno"> 1759</span>&#160;  <span class="keywordflow">if</span> (Info.<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a415bc5b0844c5ed75f12a49aad425bbc">hasWorkGroupIDZ</a>())</div><div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160;    ArgInfo.WorkGroupIDZ = <a class="code" href="SIISelLowering_8cpp.html#a15c0751ad758d6de3122184aa2c1ad8d">allocateSGPR32Input</a>(CCInfo);</div><div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160;</div><div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160;  <span class="keywordflow">if</span> (Info.<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#ae806106275532641ad1ac55e1d7dfba7">hasImplicitArgPtr</a>())</div><div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;    ArgInfo.ImplicitArgPtr = <a class="code" href="SIISelLowering_8cpp.html#aa80e99bc30e182b2f1e244eb2ab3cf13">allocateSGPR64Input</a>(CCInfo);</div><div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160;}</div><div class="line"><a name="l01765"></a><span class="lineno"> 1765</span>&#160;</div><div class="line"><a name="l01766"></a><span class="lineno"> 1766</span>&#160;<span class="comment">// Allocate special inputs passed in user SGPRs.</span></div><div class="line"><a name="l01767"></a><span class="lineno"><a class="line" href="classllvm_1_1SITargetLowering.html#a4678f677f6c3bd2a4c2d4b64549017d0"> 1767</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SITargetLowering.html#a4678f677f6c3bd2a4c2d4b64549017d0">SITargetLowering::allocateHSAUserSGPRs</a>(<a class="code" href="classllvm_1_1CCState.html">CCState</a> &amp;CCInfo,</div><div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160;                                            <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div><div class="line"><a name="l01769"></a><span class="lineno"> 1769</span>&#160;                                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> &amp;<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div><div class="line"><a name="l01770"></a><span class="lineno"> 1770</span>&#160;                                            <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> &amp;<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l01771"></a><span class="lineno"> 1771</span>&#160;  <span class="keywordflow">if</span> (Info.<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a3c86837c4979e7d5e66989e75b397690">hasImplicitBufferPtr</a>()) {</div><div class="line"><a name="l01772"></a><span class="lineno"> 1772</span>&#160;    <span class="keywordtype">unsigned</span> ImplicitBufferPtrReg = Info.<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a677e0081c4c38cace27f0ac733761d07">addImplicitBufferPtr</a>(TRI);</div><div class="line"><a name="l01773"></a><span class="lineno"> 1773</span>&#160;    MF.<a class="code" href="classllvm_1_1MachineFunction.html#aef2c847a530f7f7f5aaaeac74ba7e385">addLiveIn</a>(ImplicitBufferPtrReg, &amp;AMDGPU::SGPR_64RegClass);</div><div class="line"><a name="l01774"></a><span class="lineno"> 1774</span>&#160;    CCInfo.<a class="code" href="classllvm_1_1CCState.html#a5a67878322183059c969a26b2f232031">AllocateReg</a>(ImplicitBufferPtrReg);</div><div class="line"><a name="l01775"></a><span class="lineno"> 1775</span>&#160;  }</div><div class="line"><a name="l01776"></a><span class="lineno"> 1776</span>&#160;</div><div class="line"><a name="l01777"></a><span class="lineno"> 1777</span>&#160;  <span class="comment">// FIXME: How should these inputs interact with inreg / custom SGPR inputs?</span></div><div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160;  <span class="keywordflow">if</span> (Info.<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#aae53bd9a95aa32ba5a9515953cf70ddf">hasPrivateSegmentBuffer</a>()) {</div><div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;    <span class="keywordtype">unsigned</span> PrivateSegmentBufferReg = Info.<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#ac45b85f3b3715ea58993cf98813f45b2">addPrivateSegmentBuffer</a>(TRI);</div><div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;    MF.<a class="code" href="classllvm_1_1MachineFunction.html#aef2c847a530f7f7f5aaaeac74ba7e385">addLiveIn</a>(PrivateSegmentBufferReg, &amp;AMDGPU::SGPR_128RegClass);</div><div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160;    CCInfo.<a class="code" href="classllvm_1_1CCState.html#a5a67878322183059c969a26b2f232031">AllocateReg</a>(PrivateSegmentBufferReg);</div><div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160;  }</div><div class="line"><a name="l01783"></a><span class="lineno"> 1783</span>&#160;</div><div class="line"><a name="l01784"></a><span class="lineno"> 1784</span>&#160;  <span class="keywordflow">if</span> (Info.<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a994c4a36d64245a01e5220cb22c89968">hasDispatchPtr</a>()) {</div><div class="line"><a name="l01785"></a><span class="lineno"> 1785</span>&#160;    <span class="keywordtype">unsigned</span> DispatchPtrReg = Info.<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a5a7c1732b3544454878808c4b5709b9a">addDispatchPtr</a>(TRI);</div><div class="line"><a name="l01786"></a><span class="lineno"> 1786</span>&#160;    MF.<a class="code" href="classllvm_1_1MachineFunction.html#aef2c847a530f7f7f5aaaeac74ba7e385">addLiveIn</a>(DispatchPtrReg, &amp;AMDGPU::SGPR_64RegClass);</div><div class="line"><a name="l01787"></a><span class="lineno"> 1787</span>&#160;    CCInfo.<a class="code" href="classllvm_1_1CCState.html#a5a67878322183059c969a26b2f232031">AllocateReg</a>(DispatchPtrReg);</div><div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;  }</div><div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;</div><div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;  <span class="keywordflow">if</span> (Info.<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#af230e86e680197c6cb80905700ff06db">hasQueuePtr</a>()) {</div><div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160;    <span class="keywordtype">unsigned</span> QueuePtrReg = Info.<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#af37d899859a9b29f9dcd66cb42b6b944">addQueuePtr</a>(TRI);</div><div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;    MF.<a class="code" href="classllvm_1_1MachineFunction.html#aef2c847a530f7f7f5aaaeac74ba7e385">addLiveIn</a>(QueuePtrReg, &amp;AMDGPU::SGPR_64RegClass);</div><div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;    CCInfo.<a class="code" href="classllvm_1_1CCState.html#a5a67878322183059c969a26b2f232031">AllocateReg</a>(QueuePtrReg);</div><div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;  }</div><div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160;</div><div class="line"><a name="l01796"></a><span class="lineno"> 1796</span>&#160;  <span class="keywordflow">if</span> (Info.<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#ade9e296e9f2256964be14cb752754334">hasKernargSegmentPtr</a>()) {</div><div class="line"><a name="l01797"></a><span class="lineno"> 1797</span>&#160;    <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l01798"></a><span class="lineno"> 1798</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> InputPtrReg = Info.<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#ad5f1ba5fc678657a5431fdf0791869d0">addKernargSegmentPtr</a>(TRI);</div><div class="line"><a name="l01799"></a><span class="lineno"> 1799</span>&#160;    CCInfo.<a class="code" href="classllvm_1_1CCState.html#a5a67878322183059c969a26b2f232031">AllocateReg</a>(InputPtrReg);</div><div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;</div><div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> VReg = MF.<a class="code" href="classllvm_1_1MachineFunction.html#aef2c847a530f7f7f5aaaeac74ba7e385">addLiveIn</a>(InputPtrReg, &amp;AMDGPU::SGPR_64RegClass);</div><div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160;    MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#ab72b0d596bd6f8648e1be951b782ea62">setType</a>(VReg, <a class="code" href="classllvm_1_1LLT.html#ad0fd2b50be800faedc8a0c0bbd708db7">LLT::pointer</a>(<a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6ad304ae27136802df563d339665ffbf9d">AMDGPUAS::CONSTANT_ADDRESS</a>, 64));</div><div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160;  }</div><div class="line"><a name="l01804"></a><span class="lineno"> 1804</span>&#160;</div><div class="line"><a name="l01805"></a><span class="lineno"> 1805</span>&#160;  <span class="keywordflow">if</span> (Info.<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a368361c35c73755699da00655914eef3">hasDispatchID</a>()) {</div><div class="line"><a name="l01806"></a><span class="lineno"> 1806</span>&#160;    <span class="keywordtype">unsigned</span> DispatchIDReg = Info.<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#ae7ce026be68ba86c321d11c65e8bb8e3">addDispatchID</a>(TRI);</div><div class="line"><a name="l01807"></a><span class="lineno"> 1807</span>&#160;    MF.<a class="code" href="classllvm_1_1MachineFunction.html#aef2c847a530f7f7f5aaaeac74ba7e385">addLiveIn</a>(DispatchIDReg, &amp;AMDGPU::SGPR_64RegClass);</div><div class="line"><a name="l01808"></a><span class="lineno"> 1808</span>&#160;    CCInfo.<a class="code" href="classllvm_1_1CCState.html#a5a67878322183059c969a26b2f232031">AllocateReg</a>(DispatchIDReg);</div><div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160;  }</div><div class="line"><a name="l01810"></a><span class="lineno"> 1810</span>&#160;</div><div class="line"><a name="l01811"></a><span class="lineno"> 1811</span>&#160;  <span class="keywordflow">if</span> (Info.<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a318f4e4abc2a6cfc1776734e748d64e8">hasFlatScratchInit</a>()) {</div><div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;    <span class="keywordtype">unsigned</span> FlatScratchInitReg = Info.<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#acfebd0a72a2a324b7c77da8a7445e9ec">addFlatScratchInit</a>(TRI);</div><div class="line"><a name="l01813"></a><span class="lineno"> 1813</span>&#160;    MF.<a class="code" href="classllvm_1_1MachineFunction.html#aef2c847a530f7f7f5aaaeac74ba7e385">addLiveIn</a>(FlatScratchInitReg, &amp;AMDGPU::SGPR_64RegClass);</div><div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160;    CCInfo.<a class="code" href="classllvm_1_1CCState.html#a5a67878322183059c969a26b2f232031">AllocateReg</a>(FlatScratchInitReg);</div><div class="line"><a name="l01815"></a><span class="lineno"> 1815</span>&#160;  }</div><div class="line"><a name="l01816"></a><span class="lineno"> 1816</span>&#160;</div><div class="line"><a name="l01817"></a><span class="lineno"> 1817</span>&#160;  <span class="comment">// TODO: Add GridWorkGroupCount user SGPRs when used. For now with HSA we read</span></div><div class="line"><a name="l01818"></a><span class="lineno"> 1818</span>&#160;  <span class="comment">// these from the dispatch pointer.</span></div><div class="line"><a name="l01819"></a><span class="lineno"> 1819</span>&#160;}</div><div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160;</div><div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160;<span class="comment">// Allocate special input registers that are initialized per-wave.</span></div><div class="line"><a name="l01822"></a><span class="lineno"><a class="line" href="classllvm_1_1SITargetLowering.html#af865c2eb29210cd8301b25be349dd6a5"> 1822</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SITargetLowering.html#af865c2eb29210cd8301b25be349dd6a5">SITargetLowering::allocateSystemSGPRs</a>(<a class="code" href="classllvm_1_1CCState.html">CCState</a> &amp;CCInfo,</div><div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160;                                           <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div><div class="line"><a name="l01824"></a><span class="lineno"> 1824</span>&#160;                                           <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> &amp;<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>,</div><div class="line"><a name="l01825"></a><span class="lineno"> 1825</span>&#160;                                           <a class="code" href="classunsigned.html">CallingConv::ID</a> CallConv,</div><div class="line"><a name="l01826"></a><span class="lineno"> 1826</span>&#160;                                           <span class="keywordtype">bool</span> IsShader)<span class="keyword"> const </span>{</div><div class="line"><a name="l01827"></a><span class="lineno"> 1827</span>&#160;  <span class="keywordflow">if</span> (Info.<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a8bf478c6d74297defe6b69647f82e83d">hasWorkGroupIDX</a>()) {</div><div class="line"><a name="l01828"></a><span class="lineno"> 1828</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = Info.<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#aa2c79319dfc91576e6f1ce1c2d56188d">addWorkGroupIDX</a>();</div><div class="line"><a name="l01829"></a><span class="lineno"> 1829</span>&#160;    MF.<a class="code" href="classllvm_1_1MachineFunction.html#aef2c847a530f7f7f5aaaeac74ba7e385">addLiveIn</a>(Reg, &amp;AMDGPU::SGPR_32RegClass);</div><div class="line"><a name="l01830"></a><span class="lineno"> 1830</span>&#160;    CCInfo.<a class="code" href="classllvm_1_1CCState.html#a5a67878322183059c969a26b2f232031">AllocateReg</a>(Reg);</div><div class="line"><a name="l01831"></a><span class="lineno"> 1831</span>&#160;  }</div><div class="line"><a name="l01832"></a><span class="lineno"> 1832</span>&#160;</div><div class="line"><a name="l01833"></a><span class="lineno"> 1833</span>&#160;  <span class="keywordflow">if</span> (Info.<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a56b2aa982b6b7e06b773251753edb572">hasWorkGroupIDY</a>()) {</div><div class="line"><a name="l01834"></a><span class="lineno"> 1834</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = Info.<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a96a4d1316075e090f7bd9414c81c4efb">addWorkGroupIDY</a>();</div><div class="line"><a name="l01835"></a><span class="lineno"> 1835</span>&#160;    MF.<a class="code" href="classllvm_1_1MachineFunction.html#aef2c847a530f7f7f5aaaeac74ba7e385">addLiveIn</a>(Reg, &amp;AMDGPU::SGPR_32RegClass);</div><div class="line"><a name="l01836"></a><span class="lineno"> 1836</span>&#160;    CCInfo.<a class="code" href="classllvm_1_1CCState.html#a5a67878322183059c969a26b2f232031">AllocateReg</a>(Reg);</div><div class="line"><a name="l01837"></a><span class="lineno"> 1837</span>&#160;  }</div><div class="line"><a name="l01838"></a><span class="lineno"> 1838</span>&#160;</div><div class="line"><a name="l01839"></a><span class="lineno"> 1839</span>&#160;  <span class="keywordflow">if</span> (Info.<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a415bc5b0844c5ed75f12a49aad425bbc">hasWorkGroupIDZ</a>()) {</div><div class="line"><a name="l01840"></a><span class="lineno"> 1840</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = Info.<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a8003cc1921720634a8535dc53ebd1956">addWorkGroupIDZ</a>();</div><div class="line"><a name="l01841"></a><span class="lineno"> 1841</span>&#160;    MF.<a class="code" href="classllvm_1_1MachineFunction.html#aef2c847a530f7f7f5aaaeac74ba7e385">addLiveIn</a>(Reg, &amp;AMDGPU::SGPR_32RegClass);</div><div class="line"><a name="l01842"></a><span class="lineno"> 1842</span>&#160;    CCInfo.<a class="code" href="classllvm_1_1CCState.html#a5a67878322183059c969a26b2f232031">AllocateReg</a>(Reg);</div><div class="line"><a name="l01843"></a><span class="lineno"> 1843</span>&#160;  }</div><div class="line"><a name="l01844"></a><span class="lineno"> 1844</span>&#160;</div><div class="line"><a name="l01845"></a><span class="lineno"> 1845</span>&#160;  <span class="keywordflow">if</span> (Info.<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a6fe985cf7b840dbc27244a55762ed2e0">hasWorkGroupInfo</a>()) {</div><div class="line"><a name="l01846"></a><span class="lineno"> 1846</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = Info.<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#acae78be76a54d72c80caa9108fe9427a">addWorkGroupInfo</a>();</div><div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160;    MF.<a class="code" href="classllvm_1_1MachineFunction.html#aef2c847a530f7f7f5aaaeac74ba7e385">addLiveIn</a>(Reg, &amp;AMDGPU::SGPR_32RegClass);</div><div class="line"><a name="l01848"></a><span class="lineno"> 1848</span>&#160;    CCInfo.<a class="code" href="classllvm_1_1CCState.html#a5a67878322183059c969a26b2f232031">AllocateReg</a>(Reg);</div><div class="line"><a name="l01849"></a><span class="lineno"> 1849</span>&#160;  }</div><div class="line"><a name="l01850"></a><span class="lineno"> 1850</span>&#160;</div><div class="line"><a name="l01851"></a><span class="lineno"> 1851</span>&#160;  <span class="keywordflow">if</span> (Info.<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#afe874ca7d702f7f6e01d0a0924ff372a">hasPrivateSegmentWaveByteOffset</a>()) {</div><div class="line"><a name="l01852"></a><span class="lineno"> 1852</span>&#160;    <span class="comment">// Scratch wave offset passed in system SGPR.</span></div><div class="line"><a name="l01853"></a><span class="lineno"> 1853</span>&#160;    <span class="keywordtype">unsigned</span> PrivateSegmentWaveByteOffsetReg;</div><div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;</div><div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160;    <span class="keywordflow">if</span> (IsShader) {</div><div class="line"><a name="l01856"></a><span class="lineno"> 1856</span>&#160;      PrivateSegmentWaveByteOffsetReg =</div><div class="line"><a name="l01857"></a><span class="lineno"> 1857</span>&#160;        Info.<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a5b243136b5f42b736bd1ea28929dbe3d">getPrivateSegmentWaveByteOffsetSystemSGPR</a>();</div><div class="line"><a name="l01858"></a><span class="lineno"> 1858</span>&#160;</div><div class="line"><a name="l01859"></a><span class="lineno"> 1859</span>&#160;      <span class="comment">// This is true if the scratch wave byte offset doesn&#39;t have a fixed</span></div><div class="line"><a name="l01860"></a><span class="lineno"> 1860</span>&#160;      <span class="comment">// location.</span></div><div class="line"><a name="l01861"></a><span class="lineno"> 1861</span>&#160;      <span class="keywordflow">if</span> (PrivateSegmentWaveByteOffsetReg == AMDGPU::NoRegister) {</div><div class="line"><a name="l01862"></a><span class="lineno"> 1862</span>&#160;        PrivateSegmentWaveByteOffsetReg = <a class="code" href="SIISelLowering_8cpp.html#a3c1b81d7f789e05649b45677872cb281">findFirstFreeSGPR</a>(CCInfo);</div><div class="line"><a name="l01863"></a><span class="lineno"> 1863</span>&#160;        Info.<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a54ab5c7a61810c920ace5dea5bd69479">setPrivateSegmentWaveByteOffset</a>(PrivateSegmentWaveByteOffsetReg);</div><div class="line"><a name="l01864"></a><span class="lineno"> 1864</span>&#160;      }</div><div class="line"><a name="l01865"></a><span class="lineno"> 1865</span>&#160;    } <span class="keywordflow">else</span></div><div class="line"><a name="l01866"></a><span class="lineno"> 1866</span>&#160;      PrivateSegmentWaveByteOffsetReg = Info.<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#af6cea763d2ec952c9fade36fb0ff6d27">addPrivateSegmentWaveByteOffset</a>();</div><div class="line"><a name="l01867"></a><span class="lineno"> 1867</span>&#160;</div><div class="line"><a name="l01868"></a><span class="lineno"> 1868</span>&#160;    MF.<a class="code" href="classllvm_1_1MachineFunction.html#aef2c847a530f7f7f5aaaeac74ba7e385">addLiveIn</a>(PrivateSegmentWaveByteOffsetReg, &amp;AMDGPU::SGPR_32RegClass);</div><div class="line"><a name="l01869"></a><span class="lineno"> 1869</span>&#160;    CCInfo.<a class="code" href="classllvm_1_1CCState.html#a5a67878322183059c969a26b2f232031">AllocateReg</a>(PrivateSegmentWaveByteOffsetReg);</div><div class="line"><a name="l01870"></a><span class="lineno"> 1870</span>&#160;  }</div><div class="line"><a name="l01871"></a><span class="lineno"> 1871</span>&#160;}</div><div class="line"><a name="l01872"></a><span class="lineno"> 1872</span>&#160;</div><div class="line"><a name="l01873"></a><span class="lineno"><a class="line" href="SIISelLowering_8cpp.html#a049dfdf656884a9d492cb2bc7a664dbf"> 1873</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="SIISelLowering_8cpp.html#a049dfdf656884a9d492cb2bc7a664dbf">reservePrivateMemoryRegs</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetMachine.html">TargetMachine</a> &amp;TM,</div><div class="line"><a name="l01874"></a><span class="lineno"> 1874</span>&#160;                                     <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div><div class="line"><a name="l01875"></a><span class="lineno"> 1875</span>&#160;                                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> &amp;<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div><div class="line"><a name="l01876"></a><span class="lineno"> 1876</span>&#160;                                     <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> &amp;<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>) {</div><div class="line"><a name="l01877"></a><span class="lineno"> 1877</span>&#160;  <span class="comment">// Now that we&#39;ve figured out where the scratch register inputs are, see if</span></div><div class="line"><a name="l01878"></a><span class="lineno"> 1878</span>&#160;  <span class="comment">// should reserve the arguments and use them directly.</span></div><div class="line"><a name="l01879"></a><span class="lineno"> 1879</span>&#160;  <a class="code" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;MFI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">getFrameInfo</a>();</div><div class="line"><a name="l01880"></a><span class="lineno"> 1880</span>&#160;  <span class="keywordtype">bool</span> HasStackObjects = MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#acb35f7f6a131a64e636d936246ebd37f">hasStackObjects</a>();</div><div class="line"><a name="l01881"></a><span class="lineno"> 1881</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a>&gt;();</div><div class="line"><a name="l01882"></a><span class="lineno"> 1882</span>&#160;</div><div class="line"><a name="l01883"></a><span class="lineno"> 1883</span>&#160;  <span class="comment">// Record that we know we have non-spill stack objects so we don&#39;t need to</span></div><div class="line"><a name="l01884"></a><span class="lineno"> 1884</span>&#160;  <span class="comment">// check all stack objects later.</span></div><div class="line"><a name="l01885"></a><span class="lineno"> 1885</span>&#160;  <span class="keywordflow">if</span> (HasStackObjects)</div><div class="line"><a name="l01886"></a><span class="lineno"> 1886</span>&#160;    Info.<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#ad55c43a1019c788c78439417e6ee7829">setHasNonSpillStackObjects</a>(<span class="keyword">true</span>);</div><div class="line"><a name="l01887"></a><span class="lineno"> 1887</span>&#160;</div><div class="line"><a name="l01888"></a><span class="lineno"> 1888</span>&#160;  <span class="comment">// Everything live out of a block is spilled with fast regalloc, so it&#39;s</span></div><div class="line"><a name="l01889"></a><span class="lineno"> 1889</span>&#160;  <span class="comment">// almost certain that spilling will be required.</span></div><div class="line"><a name="l01890"></a><span class="lineno"> 1890</span>&#160;  <span class="keywordflow">if</span> (TM.<a class="code" href="classllvm_1_1TargetMachine.html#a3f36b7c907385d9b367f7b22a9fcc797">getOptLevel</a>() == <a class="code" href="namespacellvm_1_1CodeGenOpt.html#a411055ea15209051c2370bbf655ec8d4a451bbac85aff02d070be3c17a6bef928">CodeGenOpt::None</a>)</div><div class="line"><a name="l01891"></a><span class="lineno"> 1891</span>&#160;    HasStackObjects = <span class="keyword">true</span>;</div><div class="line"><a name="l01892"></a><span class="lineno"> 1892</span>&#160;</div><div class="line"><a name="l01893"></a><span class="lineno"> 1893</span>&#160;  <span class="comment">// For now assume stack access is needed in any callee functions, so we need</span></div><div class="line"><a name="l01894"></a><span class="lineno"> 1894</span>&#160;  <span class="comment">// the scratch registers to pass in.</span></div><div class="line"><a name="l01895"></a><span class="lineno"> 1895</span>&#160;  <span class="keywordtype">bool</span> RequiresStackAccess = HasStackObjects || MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#a2cc8bb867c8949943ca7d88f1db31fde">hasCalls</a>();</div><div class="line"><a name="l01896"></a><span class="lineno"> 1896</span>&#160;</div><div class="line"><a name="l01897"></a><span class="lineno"> 1897</span>&#160;  <span class="keywordflow">if</span> (RequiresStackAccess &amp;&amp; ST.<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a900fc5c0d0238c847c3e00e5551bed8d">isAmdHsaOrMesa</a>(MF.<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>())) {</div><div class="line"><a name="l01898"></a><span class="lineno"> 1898</span>&#160;    <span class="comment">// If we have stack objects, we unquestionably need the private buffer</span></div><div class="line"><a name="l01899"></a><span class="lineno"> 1899</span>&#160;    <span class="comment">// resource. For the Code Object V2 ABI, this will be the first 4 user</span></div><div class="line"><a name="l01900"></a><span class="lineno"> 1900</span>&#160;    <span class="comment">// SGPR inputs. We can reserve those and use them directly.</span></div><div class="line"><a name="l01901"></a><span class="lineno"> 1901</span>&#160;</div><div class="line"><a name="l01902"></a><span class="lineno"> 1902</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> PrivateSegmentBufferReg =</div><div class="line"><a name="l01903"></a><span class="lineno"> 1903</span>&#160;        Info.<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a70091a1882ba04a886fe9682150cef57">getPreloadedReg</a>(<a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98ba990374da2e8488b7c90d6240e1ae4221">AMDGPUFunctionArgInfo::PRIVATE_SEGMENT_BUFFER</a>);</div><div class="line"><a name="l01904"></a><span class="lineno"> 1904</span>&#160;    Info.<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a8435b761b383a39ce8f6e6d1132d5888">setScratchRSrcReg</a>(PrivateSegmentBufferReg);</div><div class="line"><a name="l01905"></a><span class="lineno"> 1905</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01906"></a><span class="lineno"> 1906</span>&#160;    <span class="keywordtype">unsigned</span> ReservedBufferReg = TRI.<a class="code" href="classllvm_1_1SIRegisterInfo.html#a9e65e7f3940616d9da8bf3920d6f468e">reservedPrivateSegmentBufferReg</a>(MF);</div><div class="line"><a name="l01907"></a><span class="lineno"> 1907</span>&#160;    <span class="comment">// We tentatively reserve the last registers (skipping the last registers</span></div><div class="line"><a name="l01908"></a><span class="lineno"> 1908</span>&#160;    <span class="comment">// which may contain VCC, FLAT_SCR, and XNACK). After register allocation,</span></div><div class="line"><a name="l01909"></a><span class="lineno"> 1909</span>&#160;    <span class="comment">// we&#39;ll replace these with the ones immediately after those which were</span></div><div class="line"><a name="l01910"></a><span class="lineno"> 1910</span>&#160;    <span class="comment">// really allocated. In the prologue copies will be inserted from the</span></div><div class="line"><a name="l01911"></a><span class="lineno"> 1911</span>&#160;    <span class="comment">// argument to these reserved registers.</span></div><div class="line"><a name="l01912"></a><span class="lineno"> 1912</span>&#160;</div><div class="line"><a name="l01913"></a><span class="lineno"> 1913</span>&#160;    <span class="comment">// Without HSA, relocations are used for the scratch pointer and the</span></div><div class="line"><a name="l01914"></a><span class="lineno"> 1914</span>&#160;    <span class="comment">// buffer resource setup is always inserted in the prologue. Scratch wave</span></div><div class="line"><a name="l01915"></a><span class="lineno"> 1915</span>&#160;    <span class="comment">// offset is still in an input SGPR.</span></div><div class="line"><a name="l01916"></a><span class="lineno"> 1916</span>&#160;    Info.<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a8435b761b383a39ce8f6e6d1132d5888">setScratchRSrcReg</a>(ReservedBufferReg);</div><div class="line"><a name="l01917"></a><span class="lineno"> 1917</span>&#160;  }</div><div class="line"><a name="l01918"></a><span class="lineno"> 1918</span>&#160;</div><div class="line"><a name="l01919"></a><span class="lineno"> 1919</span>&#160;  <span class="comment">// hasFP should be accurate for kernels even before the frame is finalized.</span></div><div class="line"><a name="l01920"></a><span class="lineno"> 1920</span>&#160;  <span class="keywordflow">if</span> (ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a58529c1d0fd97626f48c79bc586bc36b">getFrameLowering</a>()-&gt;<a class="code" href="classllvm_1_1SIFrameLowering.html#a1092e60fbaf05a451dd94fed2dedf24a">hasFP</a>(MF)) {</div><div class="line"><a name="l01921"></a><span class="lineno"> 1921</span>&#160;    <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l01922"></a><span class="lineno"> 1922</span>&#160;</div><div class="line"><a name="l01923"></a><span class="lineno"> 1923</span>&#160;    <span class="comment">// Try to use s32 as the SP, but move it if it would interfere with input</span></div><div class="line"><a name="l01924"></a><span class="lineno"> 1924</span>&#160;    <span class="comment">// arguments. This won&#39;t work with calls though.</span></div><div class="line"><a name="l01925"></a><span class="lineno"> 1925</span>&#160;    <span class="comment">//</span></div><div class="line"><a name="l01926"></a><span class="lineno"> 1926</span>&#160;    <span class="comment">// FIXME: Move SP to avoid any possible inputs, or find a way to spill input</span></div><div class="line"><a name="l01927"></a><span class="lineno"> 1927</span>&#160;    <span class="comment">// registers.</span></div><div class="line"><a name="l01928"></a><span class="lineno"> 1928</span>&#160;    <span class="keywordflow">if</span> (!MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a466ce899b4682c8608c399ad215da282">isLiveIn</a>(AMDGPU::SGPR32)) {</div><div class="line"><a name="l01929"></a><span class="lineno"> 1929</span>&#160;      Info.<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a72163e5fb77b3a50e5bec8d1dd6b9fa7">setStackPtrOffsetReg</a>(AMDGPU::SGPR32);</div><div class="line"><a name="l01930"></a><span class="lineno"> 1930</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01931"></a><span class="lineno"> 1931</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="namespacellvm_1_1AMDGPU.html#aa813940c0ad88b3c4419f65af3e89e5e">AMDGPU::isShader</a>(MF.<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>().<a class="code" href="classllvm_1_1Function.html#a5f494edc0a569c7fc9ff4181243be1ed">getCallingConv</a>()));</div><div class="line"><a name="l01932"></a><span class="lineno"> 1932</span>&#160;</div><div class="line"><a name="l01933"></a><span class="lineno"> 1933</span>&#160;      <span class="keywordflow">if</span> (MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#a2cc8bb867c8949943ca7d88f1db31fde">hasCalls</a>())</div><div class="line"><a name="l01934"></a><span class="lineno"> 1934</span>&#160;        <a class="code" href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">report_fatal_error</a>(<span class="stringliteral">&quot;call in graphics shader with too many input SGPRs&quot;</span>);</div><div class="line"><a name="l01935"></a><span class="lineno"> 1935</span>&#160;</div><div class="line"><a name="l01936"></a><span class="lineno"> 1936</span>&#160;      <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> : AMDGPU::SGPR_32RegClass) {</div><div class="line"><a name="l01937"></a><span class="lineno"> 1937</span>&#160;        <span class="keywordflow">if</span> (!MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a466ce899b4682c8608c399ad215da282">isLiveIn</a>(<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)) {</div><div class="line"><a name="l01938"></a><span class="lineno"> 1938</span>&#160;          Info.<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a72163e5fb77b3a50e5bec8d1dd6b9fa7">setStackPtrOffsetReg</a>(<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>);</div><div class="line"><a name="l01939"></a><span class="lineno"> 1939</span>&#160;          <span class="keywordflow">break</span>;</div><div class="line"><a name="l01940"></a><span class="lineno"> 1940</span>&#160;        }</div><div class="line"><a name="l01941"></a><span class="lineno"> 1941</span>&#160;      }</div><div class="line"><a name="l01942"></a><span class="lineno"> 1942</span>&#160;</div><div class="line"><a name="l01943"></a><span class="lineno"> 1943</span>&#160;      <span class="keywordflow">if</span> (Info.<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a4f5ecc82c0deb906cdb3bbb581b41450">getStackPtrOffsetReg</a>() == AMDGPU::SP_REG)</div><div class="line"><a name="l01944"></a><span class="lineno"> 1944</span>&#160;        <a class="code" href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">report_fatal_error</a>(<span class="stringliteral">&quot;failed to find register for SP&quot;</span>);</div><div class="line"><a name="l01945"></a><span class="lineno"> 1945</span>&#160;    }</div><div class="line"><a name="l01946"></a><span class="lineno"> 1946</span>&#160;</div><div class="line"><a name="l01947"></a><span class="lineno"> 1947</span>&#160;    <span class="keywordflow">if</span> (MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#a2cc8bb867c8949943ca7d88f1db31fde">hasCalls</a>()) {</div><div class="line"><a name="l01948"></a><span class="lineno"> 1948</span>&#160;      Info.<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#ac85fc5b248da8057cb333595fc018b09">setScratchWaveOffsetReg</a>(AMDGPU::SGPR33);</div><div class="line"><a name="l01949"></a><span class="lineno"> 1949</span>&#160;      Info.<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a9962dff16f714771f82804e4622f4d1a">setFrameOffsetReg</a>(AMDGPU::SGPR33);</div><div class="line"><a name="l01950"></a><span class="lineno"> 1950</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01951"></a><span class="lineno"> 1951</span>&#160;      <span class="keywordtype">unsigned</span> ReservedOffsetReg =</div><div class="line"><a name="l01952"></a><span class="lineno"> 1952</span>&#160;        TRI.<a class="code" href="classllvm_1_1SIRegisterInfo.html#ac4be38deb867e2597a4cb76e0aeb4277">reservedPrivateSegmentWaveByteOffsetReg</a>(MF);</div><div class="line"><a name="l01953"></a><span class="lineno"> 1953</span>&#160;      Info.<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#ac85fc5b248da8057cb333595fc018b09">setScratchWaveOffsetReg</a>(ReservedOffsetReg);</div><div class="line"><a name="l01954"></a><span class="lineno"> 1954</span>&#160;      Info.<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a9962dff16f714771f82804e4622f4d1a">setFrameOffsetReg</a>(ReservedOffsetReg);</div><div class="line"><a name="l01955"></a><span class="lineno"> 1955</span>&#160;    }</div><div class="line"><a name="l01956"></a><span class="lineno"> 1956</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (RequiresStackAccess) {</div><div class="line"><a name="l01957"></a><span class="lineno"> 1957</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#a2cc8bb867c8949943ca7d88f1db31fde">hasCalls</a>());</div><div class="line"><a name="l01958"></a><span class="lineno"> 1958</span>&#160;    <span class="comment">// We know there are accesses and they will be done relative to SP, so just</span></div><div class="line"><a name="l01959"></a><span class="lineno"> 1959</span>&#160;    <span class="comment">// pin it to the input.</span></div><div class="line"><a name="l01960"></a><span class="lineno"> 1960</span>&#160;    <span class="comment">//</span></div><div class="line"><a name="l01961"></a><span class="lineno"> 1961</span>&#160;    <span class="comment">// FIXME: Should not do this if inline asm is reading/writing these</span></div><div class="line"><a name="l01962"></a><span class="lineno"> 1962</span>&#160;    <span class="comment">// registers.</span></div><div class="line"><a name="l01963"></a><span class="lineno"> 1963</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> PreloadedSP = Info.<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a70091a1882ba04a886fe9682150cef57">getPreloadedReg</a>(</div><div class="line"><a name="l01964"></a><span class="lineno"> 1964</span>&#160;        <a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98ba7f015ffded1a159136f6691743e7aaaa">AMDGPUFunctionArgInfo::PRIVATE_SEGMENT_WAVE_BYTE_OFFSET</a>);</div><div class="line"><a name="l01965"></a><span class="lineno"> 1965</span>&#160;</div><div class="line"><a name="l01966"></a><span class="lineno"> 1966</span>&#160;    Info.<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a72163e5fb77b3a50e5bec8d1dd6b9fa7">setStackPtrOffsetReg</a>(PreloadedSP);</div><div class="line"><a name="l01967"></a><span class="lineno"> 1967</span>&#160;    Info.<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#ac85fc5b248da8057cb333595fc018b09">setScratchWaveOffsetReg</a>(PreloadedSP);</div><div class="line"><a name="l01968"></a><span class="lineno"> 1968</span>&#160;    Info.<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a9962dff16f714771f82804e4622f4d1a">setFrameOffsetReg</a>(PreloadedSP);</div><div class="line"><a name="l01969"></a><span class="lineno"> 1969</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01970"></a><span class="lineno"> 1970</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#a2cc8bb867c8949943ca7d88f1db31fde">hasCalls</a>());</div><div class="line"><a name="l01971"></a><span class="lineno"> 1971</span>&#160;</div><div class="line"><a name="l01972"></a><span class="lineno"> 1972</span>&#160;    <span class="comment">// There may not be stack access at all. There may still be spills, or</span></div><div class="line"><a name="l01973"></a><span class="lineno"> 1973</span>&#160;    <span class="comment">// access of a constant pointer (in which cases an extra copy will be</span></div><div class="line"><a name="l01974"></a><span class="lineno"> 1974</span>&#160;    <span class="comment">// emitted in the prolog).</span></div><div class="line"><a name="l01975"></a><span class="lineno"> 1975</span>&#160;    <span class="keywordtype">unsigned</span> ReservedOffsetReg</div><div class="line"><a name="l01976"></a><span class="lineno"> 1976</span>&#160;      = TRI.<a class="code" href="classllvm_1_1SIRegisterInfo.html#ac4be38deb867e2597a4cb76e0aeb4277">reservedPrivateSegmentWaveByteOffsetReg</a>(MF);</div><div class="line"><a name="l01977"></a><span class="lineno"> 1977</span>&#160;    Info.<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a72163e5fb77b3a50e5bec8d1dd6b9fa7">setStackPtrOffsetReg</a>(ReservedOffsetReg);</div><div class="line"><a name="l01978"></a><span class="lineno"> 1978</span>&#160;    Info.<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#ac85fc5b248da8057cb333595fc018b09">setScratchWaveOffsetReg</a>(ReservedOffsetReg);</div><div class="line"><a name="l01979"></a><span class="lineno"> 1979</span>&#160;    Info.<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a9962dff16f714771f82804e4622f4d1a">setFrameOffsetReg</a>(ReservedOffsetReg);</div><div class="line"><a name="l01980"></a><span class="lineno"> 1980</span>&#160;  }</div><div class="line"><a name="l01981"></a><span class="lineno"> 1981</span>&#160;}</div><div class="line"><a name="l01982"></a><span class="lineno"> 1982</span>&#160;</div><div class="line"><a name="l01983"></a><span class="lineno"><a class="line" href="classllvm_1_1SITargetLowering.html#abc385634c5cb053216d49b31696b2e6a"> 1983</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SITargetLowering.html#abc385634c5cb053216d49b31696b2e6a">SITargetLowering::supportSplitCSR</a>(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF)<span class="keyword"> const </span>{</div><div class="line"><a name="l01984"></a><span class="lineno"> 1984</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a> = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div><div class="line"><a name="l01985"></a><span class="lineno"> 1985</span>&#160;  <span class="keywordflow">return</span> !Info-&gt;<a class="code" href="classllvm_1_1AMDGPUMachineFunction.html#ab37f1839fd82f8b84b7a2ca87b289c46">isEntryFunction</a>();</div><div class="line"><a name="l01986"></a><span class="lineno"> 1986</span>&#160;}</div><div class="line"><a name="l01987"></a><span class="lineno"> 1987</span>&#160;</div><div class="line"><a name="l01988"></a><span class="lineno"><a class="line" href="classllvm_1_1SITargetLowering.html#ad89bcbe8a00a57884989de6adbc13ed8"> 1988</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SITargetLowering.html#ad89bcbe8a00a57884989de6adbc13ed8">SITargetLowering::initializeSplitCSR</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code" href="structllvm_1_1Entry.html">Entry</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l01989"></a><span class="lineno"> 1989</span>&#160;</div><div class="line"><a name="l01990"></a><span class="lineno"> 1990</span>&#160;}</div><div class="line"><a name="l01991"></a><span class="lineno"> 1991</span>&#160;</div><div class="line"><a name="l01992"></a><span class="lineno"><a class="line" href="classllvm_1_1SITargetLowering.html#a36a59e027a190d0450f0e54b53dfcdce"> 1992</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SITargetLowering.html#a36a59e027a190d0450f0e54b53dfcdce">SITargetLowering::insertCopiesSplitCSR</a>(</div><div class="line"><a name="l01993"></a><span class="lineno"> 1993</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code" href="structllvm_1_1Entry.html">Entry</a>,</div><div class="line"><a name="l01994"></a><span class="lineno"> 1994</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineBasicBlock *&gt;</a> &amp;Exits)<span class="keyword"> const </span>{</div><div class="line"><a name="l01995"></a><span class="lineno"> 1995</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = <a class="code" href="classllvm_1_1SITargetLowering.html#a24ad06f18143b455e48074549d2e7e3e">getSubtarget</a>()-&gt;<a class="code" href="classllvm_1_1GCNSubtarget.html#a95d2929d1a7c8c66554f0b44b153b573">getRegisterInfo</a>();</div><div class="line"><a name="l01996"></a><span class="lineno"> 1996</span>&#160;</div><div class="line"><a name="l01997"></a><span class="lineno"> 1997</span>&#160;  <span class="keyword">const</span> <a class="code" href="classuint16__t.html">MCPhysReg</a> *IStart = TRI-&gt;<a class="code" href="classllvm_1_1SIRegisterInfo.html#a79100c984bb96e884a15246958f61c2d">getCalleeSavedRegsViaCopy</a>(Entry-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>());</div><div class="line"><a name="l01998"></a><span class="lineno"> 1998</span>&#160;  <span class="keywordflow">if</span> (!IStart)</div><div class="line"><a name="l01999"></a><span class="lineno"> 1999</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l02000"></a><span class="lineno"> 2000</span>&#160;</div><div class="line"><a name="l02001"></a><span class="lineno"> 2001</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a> = Subtarget-&gt;<a class="code" href="classllvm_1_1GCNSubtarget.html#a4bbc0f0059b8fc54fdd919e558f0b911">getInstrInfo</a>();</div><div class="line"><a name="l02002"></a><span class="lineno"> 2002</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = &amp;Entry-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l02003"></a><span class="lineno"> 2003</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> MBBI = Entry-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>();</div><div class="line"><a name="l02004"></a><span class="lineno"> 2004</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classuint16__t.html">MCPhysReg</a> *<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = IStart; *<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l02005"></a><span class="lineno"> 2005</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l02006"></a><span class="lineno"> 2006</span>&#160;    <span class="keywordflow">if</span> (AMDGPU::SReg_64RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(*<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>))</div><div class="line"><a name="l02007"></a><span class="lineno"> 2007</span>&#160;      RC = &amp;AMDGPU::SGPR_64RegClass;</div><div class="line"><a name="l02008"></a><span class="lineno"> 2008</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (AMDGPU::SReg_32RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(*<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>))</div><div class="line"><a name="l02009"></a><span class="lineno"> 2009</span>&#160;      RC = &amp;AMDGPU::SGPR_32RegClass;</div><div class="line"><a name="l02010"></a><span class="lineno"> 2010</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l02011"></a><span class="lineno"> 2011</span>&#160;      <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unexpected register class in CSRsViaCopy!&quot;</span>);</div><div class="line"><a name="l02012"></a><span class="lineno"> 2012</span>&#160;</div><div class="line"><a name="l02013"></a><span class="lineno"> 2013</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> NewVR = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(RC);</div><div class="line"><a name="l02014"></a><span class="lineno"> 2014</span>&#160;    <span class="comment">// Create copy from CSR to a virtual register.</span></div><div class="line"><a name="l02015"></a><span class="lineno"> 2015</span>&#160;    Entry-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#acce9c12cc977a88dc7bc51493ce7681c">addLiveIn</a>(*<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div><div class="line"><a name="l02016"></a><span class="lineno"> 2016</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*Entry, MBBI, <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a>(), TII-&gt;<a class="code" href="classllvm_1_1MCInstrInfo.html#a0587abbded61717d8a153b7e5bfdbfed">get</a>(TargetOpcode::COPY), NewVR)</div><div class="line"><a name="l02017"></a><span class="lineno"> 2017</span>&#160;      .addReg(*<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div><div class="line"><a name="l02018"></a><span class="lineno"> 2018</span>&#160;</div><div class="line"><a name="l02019"></a><span class="lineno"> 2019</span>&#160;    <span class="comment">// Insert the copy-back instructions right before the terminator.</span></div><div class="line"><a name="l02020"></a><span class="lineno"> 2020</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> *Exit : Exits)</div><div class="line"><a name="l02021"></a><span class="lineno"> 2021</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*Exit, Exit-&gt;getFirstTerminator(), <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a>(),</div><div class="line"><a name="l02022"></a><span class="lineno"> 2022</span>&#160;              TII-&gt;<a class="code" href="classllvm_1_1MCInstrInfo.html#a0587abbded61717d8a153b7e5bfdbfed">get</a>(TargetOpcode::COPY), *<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)</div><div class="line"><a name="l02023"></a><span class="lineno"> 2023</span>&#160;        .addReg(NewVR);</div><div class="line"><a name="l02024"></a><span class="lineno"> 2024</span>&#160;  }</div><div class="line"><a name="l02025"></a><span class="lineno"> 2025</span>&#160;}</div><div class="line"><a name="l02026"></a><span class="lineno"> 2026</span>&#160;</div><div class="line"><a name="l02027"></a><span class="lineno"><a class="line" href="classllvm_1_1SITargetLowering.html#a9854eddb8a07891be9aa4af0da56f198"> 2027</a></span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1SITargetLowering.html#a9854eddb8a07891be9aa4af0da56f198">SITargetLowering::LowerFormalArguments</a>(</div><div class="line"><a name="l02028"></a><span class="lineno"> 2028</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="code" href="classunsigned.html">CallingConv::ID</a> CallConv, <span class="keywordtype">bool</span> isVarArg,</div><div class="line"><a name="l02029"></a><span class="lineno"> 2029</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ISD::InputArg&gt;</a> &amp;<a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69bad5006873d15f9569d1cf09deef3c6363">Ins</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL,</div><div class="line"><a name="l02030"></a><span class="lineno"> 2030</span>&#160;    <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;InVals)<span class="keyword"> const </span>{</div><div class="line"><a name="l02031"></a><span class="lineno"> 2031</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = <a class="code" href="classllvm_1_1SITargetLowering.html#a24ad06f18143b455e48074549d2e7e3e">getSubtarget</a>()-&gt;<a class="code" href="classllvm_1_1GCNSubtarget.html#a95d2929d1a7c8c66554f0b44b153b573">getRegisterInfo</a>();</div><div class="line"><a name="l02032"></a><span class="lineno"> 2032</span>&#160;</div><div class="line"><a name="l02033"></a><span class="lineno"> 2033</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aaa0193582f1fc99e3e6a3fc5abcb37bf">getMachineFunction</a>();</div><div class="line"><a name="l02034"></a><span class="lineno"> 2034</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1Function.html">Function</a> &amp;Fn = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>();</div><div class="line"><a name="l02035"></a><span class="lineno"> 2035</span>&#160;  <a class="code" href="classllvm_1_1FunctionType.html">FunctionType</a> *FType = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>().<a class="code" href="classllvm_1_1Function.html#adf50671db83d2813e0d897ea2cfc9102">getFunctionType</a>();</div><div class="line"><a name="l02036"></a><span class="lineno"> 2036</span>&#160;  <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div><div class="line"><a name="l02037"></a><span class="lineno"> 2037</span>&#160;</div><div class="line"><a name="l02038"></a><span class="lineno"> 2038</span>&#160;  <span class="keywordflow">if</span> (Subtarget-&gt;<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#acf005b2695c64eb57157215562463116">isAmdHsaOS</a>() &amp;&amp; <a class="code" href="namespacellvm_1_1AMDGPU.html#aa813940c0ad88b3c4419f65af3e89e5e">AMDGPU::isShader</a>(CallConv)) {</div><div class="line"><a name="l02039"></a><span class="lineno"> 2039</span>&#160;    <a class="code" href="classllvm_1_1DiagnosticInfoUnsupported.html">DiagnosticInfoUnsupported</a> NoGraphicsHSA(</div><div class="line"><a name="l02040"></a><span class="lineno"> 2040</span>&#160;        Fn, <span class="stringliteral">&quot;unsupported non-compute shaders with HSA&quot;</span>, DL.<a class="code" href="classllvm_1_1SDLoc.html#a43d81465c7e8d69a9513a6f675853777">getDebugLoc</a>());</div><div class="line"><a name="l02041"></a><span class="lineno"> 2041</span>&#160;    DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ae73894797c63cdacffa04bc100873df3">getContext</a>()-&gt;<a class="code" href="classllvm_1_1LLVMContext.html#aad03ef5cfbe6e7cad076d9e45ba06592">diagnose</a>(NoGraphicsHSA);</div><div class="line"><a name="l02042"></a><span class="lineno"> 2042</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af0f68c9c0e4a38aebd5773f80dd5b716">getEntryNode</a>();</div><div class="line"><a name="l02043"></a><span class="lineno"> 2043</span>&#160;  }</div><div class="line"><a name="l02044"></a><span class="lineno"> 2044</span>&#160;</div><div class="line"><a name="l02045"></a><span class="lineno"> 2045</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;ISD::InputArg, 16&gt;</a> Splits;</div><div class="line"><a name="l02046"></a><span class="lineno"> 2046</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;CCValAssign, 16&gt;</a> ArgLocs;</div><div class="line"><a name="l02047"></a><span class="lineno"> 2047</span>&#160;  <a class="code" href="classllvm_1_1BitVector.html">BitVector</a> Skipped(Ins.<a class="code" href="classllvm_1_1SmallVectorBase.html#ac8624043115fb3a5076c964820001b61">size</a>());</div><div class="line"><a name="l02048"></a><span class="lineno"> 2048</span>&#160;  <a class="code" href="classllvm_1_1CCState.html">CCState</a> CCInfo(CallConv, isVarArg, DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aaa0193582f1fc99e3e6a3fc5abcb37bf">getMachineFunction</a>(), ArgLocs,</div><div class="line"><a name="l02049"></a><span class="lineno"> 2049</span>&#160;                 *DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ae73894797c63cdacffa04bc100873df3">getContext</a>());</div><div class="line"><a name="l02050"></a><span class="lineno"> 2050</span>&#160;</div><div class="line"><a name="l02051"></a><span class="lineno"> 2051</span>&#160;  <span class="keywordtype">bool</span> IsShader = <a class="code" href="namespacellvm_1_1AMDGPU.html#aa813940c0ad88b3c4419f65af3e89e5e">AMDGPU::isShader</a>(CallConv);</div><div class="line"><a name="l02052"></a><span class="lineno"> 2052</span>&#160;  <span class="keywordtype">bool</span> IsKernel = <a class="code" href="namespacellvm_1_1AMDGPU.html#a3cc437d6699fb55c69e78b5d0cad641d">AMDGPU::isKernel</a>(CallConv);</div><div class="line"><a name="l02053"></a><span class="lineno"> 2053</span>&#160;  <span class="keywordtype">bool</span> IsEntryFunc = <a class="code" href="namespacellvm_1_1AMDGPU.html#a3c65c76a817d60e322ff750366674a92">AMDGPU::isEntryFunctionCC</a>(CallConv);</div><div class="line"><a name="l02054"></a><span class="lineno"> 2054</span>&#160;</div><div class="line"><a name="l02055"></a><span class="lineno"> 2055</span>&#160;  <span class="keywordflow">if</span> (IsShader) {</div><div class="line"><a name="l02056"></a><span class="lineno"> 2056</span>&#160;    <a class="code" href="SIISelLowering_8cpp.html#a57092207ac7c0e92125ee63f023024b9">processShaderInputArgs</a>(Splits, CallConv, Ins, Skipped, FType, Info);</div><div class="line"><a name="l02057"></a><span class="lineno"> 2057</span>&#160;</div><div class="line"><a name="l02058"></a><span class="lineno"> 2058</span>&#160;    <span class="comment">// At least one interpolation mode must be enabled or else the GPU will</span></div><div class="line"><a name="l02059"></a><span class="lineno"> 2059</span>&#160;    <span class="comment">// hang.</span></div><div class="line"><a name="l02060"></a><span class="lineno"> 2060</span>&#160;    <span class="comment">//</span></div><div class="line"><a name="l02061"></a><span class="lineno"> 2061</span>&#160;    <span class="comment">// Check PSInputAddr instead of PSInputEnable. The idea is that if the user</span></div><div class="line"><a name="l02062"></a><span class="lineno"> 2062</span>&#160;    <span class="comment">// set PSInputAddr, the user wants to enable some bits after the compilation</span></div><div class="line"><a name="l02063"></a><span class="lineno"> 2063</span>&#160;    <span class="comment">// based on run-time states. Since we can&#39;t know what the final PSInputEna</span></div><div class="line"><a name="l02064"></a><span class="lineno"> 2064</span>&#160;    <span class="comment">// will look like, so we shouldn&#39;t do anything here and the user should take</span></div><div class="line"><a name="l02065"></a><span class="lineno"> 2065</span>&#160;    <span class="comment">// responsibility for the correct programming.</span></div><div class="line"><a name="l02066"></a><span class="lineno"> 2066</span>&#160;    <span class="comment">//</span></div><div class="line"><a name="l02067"></a><span class="lineno"> 2067</span>&#160;    <span class="comment">// Otherwise, the following restrictions apply:</span></div><div class="line"><a name="l02068"></a><span class="lineno"> 2068</span>&#160;    <span class="comment">// - At least one of PERSP_* (0xF) or LINEAR_* (0x70) must be enabled.</span></div><div class="line"><a name="l02069"></a><span class="lineno"> 2069</span>&#160;    <span class="comment">// - If POS_W_FLOAT (11) is enabled, at least one of PERSP_* must be</span></div><div class="line"><a name="l02070"></a><span class="lineno"> 2070</span>&#160;    <span class="comment">//   enabled too.</span></div><div class="line"><a name="l02071"></a><span class="lineno"> 2071</span>&#160;    <span class="keywordflow">if</span> (CallConv == <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a91283117ce67ebdae50cc7730694d8f8">CallingConv::AMDGPU_PS</a>) {</div><div class="line"><a name="l02072"></a><span class="lineno"> 2072</span>&#160;      <span class="keywordflow">if</span> ((Info-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#ae2356499363edbac51f59d1e4dcd2b90">getPSInputAddr</a>() &amp; 0x7F) == 0 ||</div><div class="line"><a name="l02073"></a><span class="lineno"> 2073</span>&#160;           ((Info-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#ae2356499363edbac51f59d1e4dcd2b90">getPSInputAddr</a>() &amp; 0xF) == 0 &amp;&amp;</div><div class="line"><a name="l02074"></a><span class="lineno"> 2074</span>&#160;            Info-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a02538b0ed6775ee36651d7abec91256b">isPSInputAllocated</a>(11))) {</div><div class="line"><a name="l02075"></a><span class="lineno"> 2075</span>&#160;        CCInfo.<a class="code" href="classllvm_1_1CCState.html#a5a67878322183059c969a26b2f232031">AllocateReg</a>(AMDGPU::VGPR0);</div><div class="line"><a name="l02076"></a><span class="lineno"> 2076</span>&#160;        CCInfo.<a class="code" href="classllvm_1_1CCState.html#a5a67878322183059c969a26b2f232031">AllocateReg</a>(AMDGPU::VGPR1);</div><div class="line"><a name="l02077"></a><span class="lineno"> 2077</span>&#160;        Info-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a9c0dbfc4e0b4b4d2f3e5539810562d04">markPSInputAllocated</a>(0);</div><div class="line"><a name="l02078"></a><span class="lineno"> 2078</span>&#160;        Info-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#aa70c516290b6a3f67273c78d8305d8a0">markPSInputEnabled</a>(0);</div><div class="line"><a name="l02079"></a><span class="lineno"> 2079</span>&#160;      }</div><div class="line"><a name="l02080"></a><span class="lineno"> 2080</span>&#160;      <span class="keywordflow">if</span> (Subtarget-&gt;<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a1281d7594f66c61da2a6cacc27d613e8">isAmdPalOS</a>()) {</div><div class="line"><a name="l02081"></a><span class="lineno"> 2081</span>&#160;        <span class="comment">// For isAmdPalOS, the user does not enable some bits after compilation</span></div><div class="line"><a name="l02082"></a><span class="lineno"> 2082</span>&#160;        <span class="comment">// based on run-time states; the register values being generated here are</span></div><div class="line"><a name="l02083"></a><span class="lineno"> 2083</span>&#160;        <span class="comment">// the final ones set in hardware. Therefore we need to apply the</span></div><div class="line"><a name="l02084"></a><span class="lineno"> 2084</span>&#160;        <span class="comment">// workaround to PSInputAddr and PSInputEnable together.  (The case where</span></div><div class="line"><a name="l02085"></a><span class="lineno"> 2085</span>&#160;        <span class="comment">// a bit is set in PSInputAddr but not PSInputEnable is where the</span></div><div class="line"><a name="l02086"></a><span class="lineno"> 2086</span>&#160;        <span class="comment">// frontend set up an input arg for a particular interpolation mode, but</span></div><div class="line"><a name="l02087"></a><span class="lineno"> 2087</span>&#160;        <span class="comment">// nothing uses that input arg. Really we should have an earlier pass</span></div><div class="line"><a name="l02088"></a><span class="lineno"> 2088</span>&#160;        <span class="comment">// that removes such an arg.)</span></div><div class="line"><a name="l02089"></a><span class="lineno"> 2089</span>&#160;        <span class="keywordtype">unsigned</span> PsInputBits = Info-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#ae2356499363edbac51f59d1e4dcd2b90">getPSInputAddr</a>() &amp; Info-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#aef26bf57fbe5a95ea06e5e301f33484e">getPSInputEnable</a>();</div><div class="line"><a name="l02090"></a><span class="lineno"> 2090</span>&#160;        <span class="keywordflow">if</span> ((PsInputBits &amp; 0x7F) == 0 ||</div><div class="line"><a name="l02091"></a><span class="lineno"> 2091</span>&#160;            ((PsInputBits &amp; 0xF) == 0 &amp;&amp;</div><div class="line"><a name="l02092"></a><span class="lineno"> 2092</span>&#160;             (PsInputBits &gt;&gt; 11 &amp; 1)))</div><div class="line"><a name="l02093"></a><span class="lineno"> 2093</span>&#160;          Info-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#aa70c516290b6a3f67273c78d8305d8a0">markPSInputEnabled</a>(</div><div class="line"><a name="l02094"></a><span class="lineno"> 2094</span>&#160;              <a class="code" href="namespacellvm.html#a7771b636e3d12b42818bf92a7195fb30">countTrailingZeros</a>(Info-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#ae2356499363edbac51f59d1e4dcd2b90">getPSInputAddr</a>(), <a class="code" href="namespacellvm.html#a1e0be72398d8c2867f37f592ce3a8d6baebfb981a1711c56f265b55fc0bad1bf9">ZB_Undefined</a>));</div><div class="line"><a name="l02095"></a><span class="lineno"> 2095</span>&#160;      }</div><div class="line"><a name="l02096"></a><span class="lineno"> 2096</span>&#160;    }</div><div class="line"><a name="l02097"></a><span class="lineno"> 2097</span>&#160;</div><div class="line"><a name="l02098"></a><span class="lineno"> 2098</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!Info-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a994c4a36d64245a01e5220cb22c89968">hasDispatchPtr</a>() &amp;&amp;</div><div class="line"><a name="l02099"></a><span class="lineno"> 2099</span>&#160;           !Info-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#ade9e296e9f2256964be14cb752754334">hasKernargSegmentPtr</a>() &amp;&amp; !Info-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a318f4e4abc2a6cfc1776734e748d64e8">hasFlatScratchInit</a>() &amp;&amp;</div><div class="line"><a name="l02100"></a><span class="lineno"> 2100</span>&#160;           !Info-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a8bf478c6d74297defe6b69647f82e83d">hasWorkGroupIDX</a>() &amp;&amp; !Info-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a56b2aa982b6b7e06b773251753edb572">hasWorkGroupIDY</a>() &amp;&amp;</div><div class="line"><a name="l02101"></a><span class="lineno"> 2101</span>&#160;           !Info-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a415bc5b0844c5ed75f12a49aad425bbc">hasWorkGroupIDZ</a>() &amp;&amp; !Info-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a6fe985cf7b840dbc27244a55762ed2e0">hasWorkGroupInfo</a>() &amp;&amp;</div><div class="line"><a name="l02102"></a><span class="lineno"> 2102</span>&#160;           !Info-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#ac09ea9a2a942bb2a09c0dc9e465f10d9">hasWorkItemIDX</a>() &amp;&amp; !Info-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a7b3c91906bbb02d7fcf092b8c31ecf5c">hasWorkItemIDY</a>() &amp;&amp;</div><div class="line"><a name="l02103"></a><span class="lineno"> 2103</span>&#160;           !Info-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#aeaf83d3c4b4e4671cbcdb3a0c4c830c1">hasWorkItemIDZ</a>());</div><div class="line"><a name="l02104"></a><span class="lineno"> 2104</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (IsKernel) {</div><div class="line"><a name="l02105"></a><span class="lineno"> 2105</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Info-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a8bf478c6d74297defe6b69647f82e83d">hasWorkGroupIDX</a>() &amp;&amp; Info-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#ac09ea9a2a942bb2a09c0dc9e465f10d9">hasWorkItemIDX</a>());</div><div class="line"><a name="l02106"></a><span class="lineno"> 2106</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l02107"></a><span class="lineno"> 2107</span>&#160;    Splits.<a class="code" href="classllvm_1_1SmallVectorImpl.html#ac56f67ff590e79d76f8ebd243e4cf442">append</a>(Ins.<a class="code" href="classllvm_1_1SmallVectorTemplateCommon.html#a8a045d250952c0867382a9840ee18fdf">begin</a>(), Ins.<a class="code" href="classllvm_1_1SmallVectorTemplateCommon.html#a075e34e98605d0e7c289763a104869ac">end</a>());</div><div class="line"><a name="l02108"></a><span class="lineno"> 2108</span>&#160;  }</div><div class="line"><a name="l02109"></a><span class="lineno"> 2109</span>&#160;</div><div class="line"><a name="l02110"></a><span class="lineno"> 2110</span>&#160;  <span class="keywordflow">if</span> (IsEntryFunc) {</div><div class="line"><a name="l02111"></a><span class="lineno"> 2111</span>&#160;    <a class="code" href="classllvm_1_1SITargetLowering.html#add01b669c3b94782f5e3a2babaa12f50">allocateSpecialEntryInputVGPRs</a>(CCInfo, MF, *TRI, *Info);</div><div class="line"><a name="l02112"></a><span class="lineno"> 2112</span>&#160;    <a class="code" href="classllvm_1_1SITargetLowering.html#a4678f677f6c3bd2a4c2d4b64549017d0">allocateHSAUserSGPRs</a>(CCInfo, MF, *TRI, *Info);</div><div class="line"><a name="l02113"></a><span class="lineno"> 2113</span>&#160;  }</div><div class="line"><a name="l02114"></a><span class="lineno"> 2114</span>&#160;</div><div class="line"><a name="l02115"></a><span class="lineno"> 2115</span>&#160;  <span class="keywordflow">if</span> (IsKernel) {</div><div class="line"><a name="l02116"></a><span class="lineno"> 2116</span>&#160;    <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a13c4414eff134cca785b7f6e50dec7cb">analyzeFormalArgumentsCompute</a>(CCInfo, Ins);</div><div class="line"><a name="l02117"></a><span class="lineno"> 2117</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l02118"></a><span class="lineno"> 2118</span>&#160;    <a class="code" href="namespacellvm.html#aa555cd3eb8141809d16bcfc45ccc3715">CCAssignFn</a> *AssignFn = <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#ac6c3ecb76f1a2b56378ea30a8f895979">CCAssignFnForCall</a>(CallConv, isVarArg);</div><div class="line"><a name="l02119"></a><span class="lineno"> 2119</span>&#160;    CCInfo.<a class="code" href="classllvm_1_1CCState.html#aec8b01e38583a4e371e14c436324d3be">AnalyzeFormalArguments</a>(Splits, AssignFn);</div><div class="line"><a name="l02120"></a><span class="lineno"> 2120</span>&#160;  }</div><div class="line"><a name="l02121"></a><span class="lineno"> 2121</span>&#160;</div><div class="line"><a name="l02122"></a><span class="lineno"> 2122</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;SDValue, 16&gt;</a> Chains;</div><div class="line"><a name="l02123"></a><span class="lineno"> 2123</span>&#160;</div><div class="line"><a name="l02124"></a><span class="lineno"> 2124</span>&#160;  <span class="comment">// FIXME: This is the minimum kernel argument alignment. We should improve</span></div><div class="line"><a name="l02125"></a><span class="lineno"> 2125</span>&#160;  <span class="comment">// this to the maximum alignment of the arguments.</span></div><div class="line"><a name="l02126"></a><span class="lineno"> 2126</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l02127"></a><span class="lineno"> 2127</span>&#160;  <span class="comment">// FIXME: Alignment of explicit arguments totally broken with non-0 explicit</span></div><div class="line"><a name="l02128"></a><span class="lineno"> 2128</span>&#160;  <span class="comment">// kern arg offset.</span></div><div class="line"><a name="l02129"></a><span class="lineno"> 2129</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> KernelArgBaseAlign = 16;</div><div class="line"><a name="l02130"></a><span class="lineno"> 2130</span>&#160;</div><div class="line"><a name="l02131"></a><span class="lineno"> 2131</span>&#160;   <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = Ins.<a class="code" href="classllvm_1_1SmallVectorBase.html#ac8624043115fb3a5076c964820001b61">size</a>(), ArgIdx = 0; i != <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++i) {</div><div class="line"><a name="l02132"></a><span class="lineno"> 2132</span>&#160;    <span class="keyword">const</span> <a class="code" href="structllvm_1_1ISD_1_1InputArg.html">ISD::InputArg</a> &amp;Arg = Ins[i];</div><div class="line"><a name="l02133"></a><span class="lineno"> 2133</span>&#160;    <span class="keywordflow">if</span> (Arg.<a class="code" href="structllvm_1_1ISD_1_1InputArg.html#a7cd55209675b4cc35474d4b4fa530ab0">isOrigArg</a>() &amp;&amp; Skipped[Arg.<a class="code" href="structllvm_1_1ISD_1_1InputArg.html#ac120ffa9f2e7ecbc443bba85b3f9292d">getOrigArgIndex</a>()]) {</div><div class="line"><a name="l02134"></a><span class="lineno"> 2134</span>&#160;      InVals.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a5b0e59823444a55c295af279611a9d24">getUNDEF</a>(Arg.<a class="code" href="structllvm_1_1ISD_1_1InputArg.html#a9b241995758f9cea8cecf597918d1488">VT</a>));</div><div class="line"><a name="l02135"></a><span class="lineno"> 2135</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l02136"></a><span class="lineno"> 2136</span>&#160;    }</div><div class="line"><a name="l02137"></a><span class="lineno"> 2137</span>&#160;</div><div class="line"><a name="l02138"></a><span class="lineno"> 2138</span>&#160;    <a class="code" href="classllvm_1_1CCValAssign.html">CCValAssign</a> &amp;VA = ArgLocs[ArgIdx++];</div><div class="line"><a name="l02139"></a><span class="lineno"> 2139</span>&#160;    <a class="code" href="classllvm_1_1MVT.html">MVT</a> VT = VA.<a class="code" href="classllvm_1_1CCValAssign.html#ab7c2e47e51795ce2f60500846109d5a7">getLocVT</a>();</div><div class="line"><a name="l02140"></a><span class="lineno"> 2140</span>&#160;</div><div class="line"><a name="l02141"></a><span class="lineno"> 2141</span>&#160;    <span class="keywordflow">if</span> (IsEntryFunc &amp;&amp; VA.<a class="code" href="classllvm_1_1CCValAssign.html#a5bb903a1b21cafe8f73ce95ed629882e">isMemLoc</a>()) {</div><div class="line"><a name="l02142"></a><span class="lineno"> 2142</span>&#160;      VT = Ins[i].VT;</div><div class="line"><a name="l02143"></a><span class="lineno"> 2143</span>&#160;      <a class="code" href="structllvm_1_1EVT.html">EVT</a> MemVT = VA.<a class="code" href="classllvm_1_1CCValAssign.html#ab7c2e47e51795ce2f60500846109d5a7">getLocVT</a>();</div><div class="line"><a name="l02144"></a><span class="lineno"> 2144</span>&#160;</div><div class="line"><a name="l02145"></a><span class="lineno"> 2145</span>&#160;      <span class="keyword">const</span> uint64_t Offset = VA.<a class="code" href="classllvm_1_1CCValAssign.html#a12cee4c2b3d56608a5ab5c07143686b3">getLocMemOffset</a>();</div><div class="line"><a name="l02146"></a><span class="lineno"> 2146</span>&#160;      <span class="keywordtype">unsigned</span> Align = <a class="code" href="namespacellvm.html#ab3b23d3c8c5c910df534a80ce9772495">MinAlign</a>(KernelArgBaseAlign, Offset);</div><div class="line"><a name="l02147"></a><span class="lineno"> 2147</span>&#160;</div><div class="line"><a name="l02148"></a><span class="lineno"> 2148</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Arg = lowerKernargMemParameter(</div><div class="line"><a name="l02149"></a><span class="lineno"> 2149</span>&#160;        DAG, VT, MemVT, DL, Chain, Offset, Align, Ins[i].Flags.isSExt(), &amp;Ins[i]);</div><div class="line"><a name="l02150"></a><span class="lineno"> 2150</span>&#160;      Chains.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(Arg.<a class="code" href="classllvm_1_1SDValue.html#a64932427432abeb61241e98bea167580">getValue</a>(1));</div><div class="line"><a name="l02151"></a><span class="lineno"> 2151</span>&#160;</div><div class="line"><a name="l02152"></a><span class="lineno"> 2152</span>&#160;      <span class="keyword">auto</span> *ParamTy =</div><div class="line"><a name="l02153"></a><span class="lineno"> 2153</span>&#160;        <a class="code" href="namespacellvm.html#a4db2f71d62968b2be3c4bffc5050d8c7">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1PointerType.html">PointerType</a>&gt;(FType-&gt;<a class="code" href="classllvm_1_1FunctionType.html#a20cdc3911828248e70dbeae018106b76">getParamType</a>(Ins[i].getOrigArgIndex()));</div><div class="line"><a name="l02154"></a><span class="lineno"> 2154</span>&#160;      <span class="keywordflow">if</span> (Subtarget-&gt;<a class="code" href="classllvm_1_1GCNSubtarget.html#ace4de1de19cbe837c578fb3654b6c998">getGeneration</a>() == <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2aafd52d574f92cc47671a38d95bca9988">AMDGPUSubtarget::SOUTHERN_ISLANDS</a> &amp;&amp;</div><div class="line"><a name="l02155"></a><span class="lineno"> 2155</span>&#160;          ParamTy &amp;&amp; (ParamTy-&gt;getAddressSpace() == <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6a1c7a99924a4461d3631268187042ae36">AMDGPUAS::LOCAL_ADDRESS</a> ||</div><div class="line"><a name="l02156"></a><span class="lineno"> 2156</span>&#160;                      ParamTy-&gt;getAddressSpace() == <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6aa4a816bb6e255cf1a96ae731382b53ee">AMDGPUAS::REGION_ADDRESS</a>)) {</div><div class="line"><a name="l02157"></a><span class="lineno"> 2157</span>&#160;        <span class="comment">// On SI local pointers are just offsets into LDS, so they are always</span></div><div class="line"><a name="l02158"></a><span class="lineno"> 2158</span>&#160;        <span class="comment">// less than 16-bits.  On CI and newer they could potentially be</span></div><div class="line"><a name="l02159"></a><span class="lineno"> 2159</span>&#160;        <span class="comment">// real pointers, so we can&#39;t guarantee their size.</span></div><div class="line"><a name="l02160"></a><span class="lineno"> 2160</span>&#160;        Arg = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110af23301e60475124fd80a2cb51f6ba863">ISD::AssertZext</a>, DL, Arg.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>(), <a class="code" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a>,</div><div class="line"><a name="l02161"></a><span class="lineno"> 2161</span>&#160;                          DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ab8ba6b05ad4fa7517f2e23b26f84ae1b">getValueType</a>(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">MVT::i16</a>));</div><div class="line"><a name="l02162"></a><span class="lineno"> 2162</span>&#160;      }</div><div class="line"><a name="l02163"></a><span class="lineno"> 2163</span>&#160;</div><div class="line"><a name="l02164"></a><span class="lineno"> 2164</span>&#160;      InVals.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(Arg);</div><div class="line"><a name="l02165"></a><span class="lineno"> 2165</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l02166"></a><span class="lineno"> 2166</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (!IsEntryFunc &amp;&amp; VA.<a class="code" href="classllvm_1_1CCValAssign.html#a5bb903a1b21cafe8f73ce95ed629882e">isMemLoc</a>()) {</div><div class="line"><a name="l02167"></a><span class="lineno"> 2167</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Val = lowerStackParameter(DAG, VA, DL, Chain, Arg);</div><div class="line"><a name="l02168"></a><span class="lineno"> 2168</span>&#160;      InVals.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(Val);</div><div class="line"><a name="l02169"></a><span class="lineno"> 2169</span>&#160;      <span class="keywordflow">if</span> (!Arg.<a class="code" href="structllvm_1_1ISD_1_1InputArg.html#ade84a7c18e5c4189eae57ebd21f77321">Flags</a>.<a class="code" href="structllvm_1_1ISD_1_1ArgFlagsTy.html#abaf9cc57d53cc8554954965b74037ad3">isByVal</a>())</div><div class="line"><a name="l02170"></a><span class="lineno"> 2170</span>&#160;        Chains.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(Val.<a class="code" href="classllvm_1_1SDValue.html#a64932427432abeb61241e98bea167580">getValue</a>(1));</div><div class="line"><a name="l02171"></a><span class="lineno"> 2171</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l02172"></a><span class="lineno"> 2172</span>&#160;    }</div><div class="line"><a name="l02173"></a><span class="lineno"> 2173</span>&#160;</div><div class="line"><a name="l02174"></a><span class="lineno"> 2174</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(VA.<a class="code" href="classllvm_1_1CCValAssign.html#a07dddcff2886a2b840f993f7ce17dd28">isRegLoc</a>() &amp;&amp; <span class="stringliteral">&quot;Parameter must be in a register!&quot;</span>);</div><div class="line"><a name="l02175"></a><span class="lineno"> 2175</span>&#160;</div><div class="line"><a name="l02176"></a><span class="lineno"> 2176</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = VA.<a class="code" href="classllvm_1_1CCValAssign.html#a17dbc2feaea84ef8d353095d6e618f29">getLocReg</a>();</div><div class="line"><a name="l02177"></a><span class="lineno"> 2177</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC = TRI-&gt;getMinimalPhysRegClass(Reg, VT);</div><div class="line"><a name="l02178"></a><span class="lineno"> 2178</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> ValVT = VA.<a class="code" href="classllvm_1_1CCValAssign.html#a5972ab02a98f9b5ce46e7f55fd711982">getValVT</a>();</div><div class="line"><a name="l02179"></a><span class="lineno"> 2179</span>&#160;</div><div class="line"><a name="l02180"></a><span class="lineno"> 2180</span>&#160;    Reg = MF.<a class="code" href="classllvm_1_1MachineFunction.html#aef2c847a530f7f7f5aaaeac74ba7e385">addLiveIn</a>(Reg, RC);</div><div class="line"><a name="l02181"></a><span class="lineno"> 2181</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Val = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ac6cdd6e10185124f84da0c7b4878d495">getCopyFromReg</a>(Chain, DL, Reg, VT);</div><div class="line"><a name="l02182"></a><span class="lineno"> 2182</span>&#160;</div><div class="line"><a name="l02183"></a><span class="lineno"> 2183</span>&#160;    <span class="keywordflow">if</span> (Arg.<a class="code" href="structllvm_1_1ISD_1_1InputArg.html#ade84a7c18e5c4189eae57ebd21f77321">Flags</a>.<a class="code" href="structllvm_1_1ISD_1_1ArgFlagsTy.html#a4f5f700d87743dfbb043a2f7d56844dd">isSRet</a>()) {</div><div class="line"><a name="l02184"></a><span class="lineno"> 2184</span>&#160;      <span class="comment">// The return object should be reasonably addressable.</span></div><div class="line"><a name="l02185"></a><span class="lineno"> 2185</span>&#160;</div><div class="line"><a name="l02186"></a><span class="lineno"> 2186</span>&#160;      <span class="comment">// FIXME: This helps when the return is a real sret. If it is a</span></div><div class="line"><a name="l02187"></a><span class="lineno"> 2187</span>&#160;      <span class="comment">// automatically inserted sret (i.e. CanLowerReturn returns false), an</span></div><div class="line"><a name="l02188"></a><span class="lineno"> 2188</span>&#160;      <span class="comment">// extra copy is inserted in SelectionDAGBuilder which obscures this.</span></div><div class="line"><a name="l02189"></a><span class="lineno"> 2189</span>&#160;      <span class="keywordtype">unsigned</span> NumBits</div><div class="line"><a name="l02190"></a><span class="lineno"> 2190</span>&#160;        = 32 - <a class="code" href="classllvm_1_1SITargetLowering.html#a24ad06f18143b455e48074549d2e7e3e">getSubtarget</a>()-&gt;<a class="code" href="classllvm_1_1GCNSubtarget.html#a8a9471cfb6a3ad1bbe1296d31b716494">getKnownHighZeroBitsForFrameIndex</a>();</div><div class="line"><a name="l02191"></a><span class="lineno"> 2191</span>&#160;      Val = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110af23301e60475124fd80a2cb51f6ba863">ISD::AssertZext</a>, DL, VT, Val,</div><div class="line"><a name="l02192"></a><span class="lineno"> 2192</span>&#160;        DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ab8ba6b05ad4fa7517f2e23b26f84ae1b">getValueType</a>(<a class="code" href="structllvm_1_1EVT.html#a752372e170e4e7c595bf8810bb52adf2">EVT::getIntegerVT</a>(*DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ae73894797c63cdacffa04bc100873df3">getContext</a>(), NumBits)));</div><div class="line"><a name="l02193"></a><span class="lineno"> 2193</span>&#160;    }</div><div class="line"><a name="l02194"></a><span class="lineno"> 2194</span>&#160;</div><div class="line"><a name="l02195"></a><span class="lineno"> 2195</span>&#160;    <span class="comment">// If this is an 8 or 16-bit value, it is really passed promoted</span></div><div class="line"><a name="l02196"></a><span class="lineno"> 2196</span>&#160;    <span class="comment">// to 32 bits. Insert an assert[sz]ext to capture this, then</span></div><div class="line"><a name="l02197"></a><span class="lineno"> 2197</span>&#160;    <span class="comment">// truncate to the right size.</span></div><div class="line"><a name="l02198"></a><span class="lineno"> 2198</span>&#160;    <span class="keywordflow">switch</span> (VA.<a class="code" href="classllvm_1_1CCValAssign.html#a2897ab064cc53e41f2b6ae3d69902abc">getLocInfo</a>()) {</div><div class="line"><a name="l02199"></a><span class="lineno"> 2199</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45a8b73d77b9e54663c2e80a48d0917dce1">CCValAssign::Full</a>:</div><div class="line"><a name="l02200"></a><span class="lineno"> 2200</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l02201"></a><span class="lineno"> 2201</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45a0f94adbbe71c94edaa533a25973bbffc">CCValAssign::BCvt</a>:</div><div class="line"><a name="l02202"></a><span class="lineno"> 2202</span>&#160;      Val = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a>, DL, ValVT, Val);</div><div class="line"><a name="l02203"></a><span class="lineno"> 2203</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l02204"></a><span class="lineno"> 2204</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45a7fd25972cdb14499949c7726499e0cb6">CCValAssign::SExt</a>:</div><div class="line"><a name="l02205"></a><span class="lineno"> 2205</span>&#160;      Val = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aee4f13218bdbb5c5697f7e786618ecb2">ISD::AssertSext</a>, DL, VT, Val,</div><div class="line"><a name="l02206"></a><span class="lineno"> 2206</span>&#160;                        DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ab8ba6b05ad4fa7517f2e23b26f84ae1b">getValueType</a>(ValVT));</div><div class="line"><a name="l02207"></a><span class="lineno"> 2207</span>&#160;      Val = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ae690127648393001a7d5b93dc23da7b3">ISD::TRUNCATE</a>, DL, ValVT, Val);</div><div class="line"><a name="l02208"></a><span class="lineno"> 2208</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l02209"></a><span class="lineno"> 2209</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45a807a4e133d7f743724d809a3f3875aa2">CCValAssign::ZExt</a>:</div><div class="line"><a name="l02210"></a><span class="lineno"> 2210</span>&#160;      Val = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110af23301e60475124fd80a2cb51f6ba863">ISD::AssertZext</a>, DL, VT, Val,</div><div class="line"><a name="l02211"></a><span class="lineno"> 2211</span>&#160;                        DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ab8ba6b05ad4fa7517f2e23b26f84ae1b">getValueType</a>(ValVT));</div><div class="line"><a name="l02212"></a><span class="lineno"> 2212</span>&#160;      Val = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ae690127648393001a7d5b93dc23da7b3">ISD::TRUNCATE</a>, DL, ValVT, Val);</div><div class="line"><a name="l02213"></a><span class="lineno"> 2213</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l02214"></a><span class="lineno"> 2214</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45acc07b91f72979f3e9b12c2e0c355db46">CCValAssign::AExt</a>:</div><div class="line"><a name="l02215"></a><span class="lineno"> 2215</span>&#160;      Val = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ae690127648393001a7d5b93dc23da7b3">ISD::TRUNCATE</a>, DL, ValVT, Val);</div><div class="line"><a name="l02216"></a><span class="lineno"> 2216</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l02217"></a><span class="lineno"> 2217</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l02218"></a><span class="lineno"> 2218</span>&#160;      <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unknown loc info!&quot;</span>);</div><div class="line"><a name="l02219"></a><span class="lineno"> 2219</span>&#160;    }</div><div class="line"><a name="l02220"></a><span class="lineno"> 2220</span>&#160;</div><div class="line"><a name="l02221"></a><span class="lineno"> 2221</span>&#160;    InVals.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(Val);</div><div class="line"><a name="l02222"></a><span class="lineno"> 2222</span>&#160;  }</div><div class="line"><a name="l02223"></a><span class="lineno"> 2223</span>&#160;</div><div class="line"><a name="l02224"></a><span class="lineno"> 2224</span>&#160;  <span class="keywordflow">if</span> (!IsEntryFunc) {</div><div class="line"><a name="l02225"></a><span class="lineno"> 2225</span>&#160;    <span class="comment">// Special inputs come after user arguments.</span></div><div class="line"><a name="l02226"></a><span class="lineno"> 2226</span>&#160;    <a class="code" href="classllvm_1_1SITargetLowering.html#aa387b847af356ba9f53e3bb1384874a2">allocateSpecialInputVGPRs</a>(CCInfo, MF, *TRI, *Info);</div><div class="line"><a name="l02227"></a><span class="lineno"> 2227</span>&#160;  }</div><div class="line"><a name="l02228"></a><span class="lineno"> 2228</span>&#160;</div><div class="line"><a name="l02229"></a><span class="lineno"> 2229</span>&#160;  <span class="comment">// Start adding system SGPRs.</span></div><div class="line"><a name="l02230"></a><span class="lineno"> 2230</span>&#160;  <span class="keywordflow">if</span> (IsEntryFunc) {</div><div class="line"><a name="l02231"></a><span class="lineno"> 2231</span>&#160;    <a class="code" href="classllvm_1_1SITargetLowering.html#af865c2eb29210cd8301b25be349dd6a5">allocateSystemSGPRs</a>(CCInfo, MF, *Info, CallConv, IsShader);</div><div class="line"><a name="l02232"></a><span class="lineno"> 2232</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l02233"></a><span class="lineno"> 2233</span>&#160;    CCInfo.<a class="code" href="classllvm_1_1CCState.html#a5a67878322183059c969a26b2f232031">AllocateReg</a>(Info-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a705974ed9705792da912bb6aa9b6886e">getScratchRSrcReg</a>());</div><div class="line"><a name="l02234"></a><span class="lineno"> 2234</span>&#160;    CCInfo.<a class="code" href="classllvm_1_1CCState.html#a5a67878322183059c969a26b2f232031">AllocateReg</a>(Info-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a2bf7b2bd509d4268cef9571b5dbd42db">getScratchWaveOffsetReg</a>());</div><div class="line"><a name="l02235"></a><span class="lineno"> 2235</span>&#160;    CCInfo.<a class="code" href="classllvm_1_1CCState.html#a5a67878322183059c969a26b2f232031">AllocateReg</a>(Info-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a83a558d1f47c278d99d1e6f97d73bf44">getFrameOffsetReg</a>());</div><div class="line"><a name="l02236"></a><span class="lineno"> 2236</span>&#160;    <a class="code" href="classllvm_1_1SITargetLowering.html#a3ef0dde77e91309be534394dc420d4a5">allocateSpecialInputSGPRs</a>(CCInfo, MF, *TRI, *Info);</div><div class="line"><a name="l02237"></a><span class="lineno"> 2237</span>&#160;  }</div><div class="line"><a name="l02238"></a><span class="lineno"> 2238</span>&#160;</div><div class="line"><a name="l02239"></a><span class="lineno"> 2239</span>&#160;  <span class="keyword">auto</span> &amp;ArgUsageInfo =</div><div class="line"><a name="l02240"></a><span class="lineno"> 2240</span>&#160;    DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a2157c261e83ca4d515281c217c9d0c62">getPass</a>()-&gt;<a class="code" href="classllvm_1_1Pass.html#a4863e5e463fb79955269fbf7fbf52b80">getAnalysis</a>&lt;<a class="code" href="classllvm_1_1AMDGPUArgumentUsageInfo.html">AMDGPUArgumentUsageInfo</a>&gt;();</div><div class="line"><a name="l02241"></a><span class="lineno"> 2241</span>&#160;  ArgUsageInfo.<a class="code" href="classllvm_1_1AMDGPUArgumentUsageInfo.html#a59562e2ca7080f0be0f1561fd83f8f5c">setFuncArgInfo</a>(Fn, Info-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a29d1843168921213f2b65b3d9f743bff">getArgInfo</a>());</div><div class="line"><a name="l02242"></a><span class="lineno"> 2242</span>&#160;</div><div class="line"><a name="l02243"></a><span class="lineno"> 2243</span>&#160;  <span class="keywordtype">unsigned</span> StackArgSize = CCInfo.<a class="code" href="classllvm_1_1CCState.html#a60b2f72a3ca6f2c441a875c1c67f67c4">getNextStackOffset</a>();</div><div class="line"><a name="l02244"></a><span class="lineno"> 2244</span>&#160;  Info-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a5d0de8c6fe63f5731a6aa3a47366cebc">setBytesInStackArgArea</a>(StackArgSize);</div><div class="line"><a name="l02245"></a><span class="lineno"> 2245</span>&#160;</div><div class="line"><a name="l02246"></a><span class="lineno"> 2246</span>&#160;  <span class="keywordflow">return</span> Chains.<a class="code" href="classllvm_1_1SmallVectorBase.html#a495b11cf3890ab746d76ef2881f79041">empty</a>() ? Chain :</div><div class="line"><a name="l02247"></a><span class="lineno"> 2247</span>&#160;    DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad469508535ce2082a1ab1f0e429187b8">ISD::TokenFactor</a>, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>, Chains);</div><div class="line"><a name="l02248"></a><span class="lineno"> 2248</span>&#160;}</div><div class="line"><a name="l02249"></a><span class="lineno"> 2249</span>&#160;</div><div class="line"><a name="l02250"></a><span class="lineno"> 2250</span>&#160;<span class="comment">// TODO: If return values can&#39;t fit in registers, we should return as many as</span></div><div class="line"><a name="l02251"></a><span class="lineno"> 2251</span>&#160;<span class="comment">// possible in registers before passing on stack.</span></div><div class="line"><a name="l02252"></a><span class="lineno"><a class="line" href="classllvm_1_1SITargetLowering.html#a7018aef3d39b22065d3e8bfb48bc7d92"> 2252</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SITargetLowering.html#a7018aef3d39b22065d3e8bfb48bc7d92">SITargetLowering::CanLowerReturn</a>(</div><div class="line"><a name="l02253"></a><span class="lineno"> 2253</span>&#160;  <a class="code" href="classunsigned.html">CallingConv::ID</a> CallConv,</div><div class="line"><a name="l02254"></a><span class="lineno"> 2254</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <span class="keywordtype">bool</span> IsVarArg,</div><div class="line"><a name="l02255"></a><span class="lineno"> 2255</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ISD::OutputArg&gt;</a> &amp;Outs,</div><div class="line"><a name="l02256"></a><span class="lineno"> 2256</span>&#160;  <a class="code" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;<a class="code" href="NVVMIntrRange_8cpp.html#afad351d7bf10ac0446b64e7827634e94">Context</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l02257"></a><span class="lineno"> 2257</span>&#160;  <span class="comment">// Replacing returns with sret/stack usage doesn&#39;t make sense for shaders.</span></div><div class="line"><a name="l02258"></a><span class="lineno"> 2258</span>&#160;  <span class="comment">// FIXME: Also sort of a workaround for custom vector splitting in LowerReturn</span></div><div class="line"><a name="l02259"></a><span class="lineno"> 2259</span>&#160;  <span class="comment">// for shaders. Vector types should be explicitly handled by CC.</span></div><div class="line"><a name="l02260"></a><span class="lineno"> 2260</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AMDGPU.html#a3c65c76a817d60e322ff750366674a92">AMDGPU::isEntryFunctionCC</a>(CallConv))</div><div class="line"><a name="l02261"></a><span class="lineno"> 2261</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02262"></a><span class="lineno"> 2262</span>&#160;</div><div class="line"><a name="l02263"></a><span class="lineno"> 2263</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;CCValAssign, 16&gt;</a> RVLocs;</div><div class="line"><a name="l02264"></a><span class="lineno"> 2264</span>&#160;  <a class="code" href="classllvm_1_1CCState.html">CCState</a> CCInfo(CallConv, IsVarArg, MF, RVLocs, Context);</div><div class="line"><a name="l02265"></a><span class="lineno"> 2265</span>&#160;  <span class="keywordflow">return</span> CCInfo.<a class="code" href="classllvm_1_1CCState.html#a687c88d4217651cc56a5a4aed7c8364f">CheckReturn</a>(Outs, <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#ac50d36f342b4fd1dad4441e59b29051a">CCAssignFnForReturn</a>(CallConv, IsVarArg));</div><div class="line"><a name="l02266"></a><span class="lineno"> 2266</span>&#160;}</div><div class="line"><a name="l02267"></a><span class="lineno"> 2267</span>&#160;</div><div class="line"><a name="l02268"></a><span class="lineno"> 2268</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a></div><div class="line"><a name="l02269"></a><span class="lineno"><a class="line" href="classllvm_1_1SITargetLowering.html#a4ce28f633cfe7a89369965cd9792e8fb"> 2269</a></span>&#160;<a class="code" href="classllvm_1_1SITargetLowering.html#a4ce28f633cfe7a89369965cd9792e8fb">SITargetLowering::LowerReturn</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="code" href="classunsigned.html">CallingConv::ID</a> CallConv,</div><div class="line"><a name="l02270"></a><span class="lineno"> 2270</span>&#160;                              <span class="keywordtype">bool</span> isVarArg,</div><div class="line"><a name="l02271"></a><span class="lineno"> 2271</span>&#160;                              <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ISD::OutputArg&gt;</a> &amp;Outs,</div><div class="line"><a name="l02272"></a><span class="lineno"> 2272</span>&#160;                              <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;OutVals,</div><div class="line"><a name="l02273"></a><span class="lineno"> 2273</span>&#160;                              <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div><div class="line"><a name="l02274"></a><span class="lineno"> 2274</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aaa0193582f1fc99e3e6a3fc5abcb37bf">getMachineFunction</a>();</div><div class="line"><a name="l02275"></a><span class="lineno"> 2275</span>&#160;  <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div><div class="line"><a name="l02276"></a><span class="lineno"> 2276</span>&#160;</div><div class="line"><a name="l02277"></a><span class="lineno"> 2277</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AMDGPU.html#a3cc437d6699fb55c69e78b5d0cad641d">AMDGPU::isKernel</a>(CallConv)) {</div><div class="line"><a name="l02278"></a><span class="lineno"> 2278</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#ad768c6e8777e25ab6cba9285d2c01c87">AMDGPUTargetLowering::LowerReturn</a>(Chain, CallConv, isVarArg, Outs,</div><div class="line"><a name="l02279"></a><span class="lineno"> 2279</span>&#160;                                             OutVals, DL, DAG);</div><div class="line"><a name="l02280"></a><span class="lineno"> 2280</span>&#160;  }</div><div class="line"><a name="l02281"></a><span class="lineno"> 2281</span>&#160;</div><div class="line"><a name="l02282"></a><span class="lineno"> 2282</span>&#160;  <span class="keywordtype">bool</span> IsShader = <a class="code" href="namespacellvm_1_1AMDGPU.html#aa813940c0ad88b3c4419f65af3e89e5e">AMDGPU::isShader</a>(CallConv);</div><div class="line"><a name="l02283"></a><span class="lineno"> 2283</span>&#160;</div><div class="line"><a name="l02284"></a><span class="lineno"> 2284</span>&#160;  Info-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a925fa2d0d69a93aed3ece2a3497bd459">setIfReturnsVoid</a>(Outs.<a class="code" href="classllvm_1_1SmallVectorBase.html#a495b11cf3890ab746d76ef2881f79041">empty</a>());</div><div class="line"><a name="l02285"></a><span class="lineno"> 2285</span>&#160;  <span class="keywordtype">bool</span> IsWaveEnd = Info-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a3016b6fb16156ec0392a5005533c56cb">returnsVoid</a>() &amp;&amp; IsShader;</div><div class="line"><a name="l02286"></a><span class="lineno"> 2286</span>&#160;</div><div class="line"><a name="l02287"></a><span class="lineno"> 2287</span>&#160;  <span class="comment">// CCValAssign - represent the assignment of the return value to a location.</span></div><div class="line"><a name="l02288"></a><span class="lineno"> 2288</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;CCValAssign, 48&gt;</a> RVLocs;</div><div class="line"><a name="l02289"></a><span class="lineno"> 2289</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;ISD::OutputArg, 48&gt;</a> Splits;</div><div class="line"><a name="l02290"></a><span class="lineno"> 2290</span>&#160;</div><div class="line"><a name="l02291"></a><span class="lineno"> 2291</span>&#160;  <span class="comment">// CCState - Info about the registers and stack slots.</span></div><div class="line"><a name="l02292"></a><span class="lineno"> 2292</span>&#160;  <a class="code" href="classllvm_1_1CCState.html">CCState</a> CCInfo(CallConv, isVarArg, DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aaa0193582f1fc99e3e6a3fc5abcb37bf">getMachineFunction</a>(), RVLocs,</div><div class="line"><a name="l02293"></a><span class="lineno"> 2293</span>&#160;                 *DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ae73894797c63cdacffa04bc100873df3">getContext</a>());</div><div class="line"><a name="l02294"></a><span class="lineno"> 2294</span>&#160;</div><div class="line"><a name="l02295"></a><span class="lineno"> 2295</span>&#160;  <span class="comment">// Analyze outgoing return values.</span></div><div class="line"><a name="l02296"></a><span class="lineno"> 2296</span>&#160;  CCInfo.<a class="code" href="classllvm_1_1CCState.html#a73b07a938dd8182363ba52719d38bf53">AnalyzeReturn</a>(Outs, <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#ac50d36f342b4fd1dad4441e59b29051a">CCAssignFnForReturn</a>(CallConv, isVarArg));</div><div class="line"><a name="l02297"></a><span class="lineno"> 2297</span>&#160;</div><div class="line"><a name="l02298"></a><span class="lineno"> 2298</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1MCID.html#ab357441fcd1ea1f9b0d27c12700f6023">Flag</a>;</div><div class="line"><a name="l02299"></a><span class="lineno"> 2299</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;SDValue, 48&gt;</a> RetOps;</div><div class="line"><a name="l02300"></a><span class="lineno"> 2300</span>&#160;  RetOps.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(Chain); <span class="comment">// Operand #0 = Chain (updated below)</span></div><div class="line"><a name="l02301"></a><span class="lineno"> 2301</span>&#160;</div><div class="line"><a name="l02302"></a><span class="lineno"> 2302</span>&#160;  <span class="comment">// Add return address for callable functions.</span></div><div class="line"><a name="l02303"></a><span class="lineno"> 2303</span>&#160;  <span class="keywordflow">if</span> (!Info-&gt;<a class="code" href="classllvm_1_1AMDGPUMachineFunction.html#ab37f1839fd82f8b84b7a2ca87b289c46">isEntryFunction</a>()) {</div><div class="line"><a name="l02304"></a><span class="lineno"> 2304</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = <a class="code" href="classllvm_1_1SITargetLowering.html#a24ad06f18143b455e48074549d2e7e3e">getSubtarget</a>()-&gt;<a class="code" href="classllvm_1_1GCNSubtarget.html#a95d2929d1a7c8c66554f0b44b153b573">getRegisterInfo</a>();</div><div class="line"><a name="l02305"></a><span class="lineno"> 2305</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> ReturnAddrReg = <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#ac0c4ae07ac6d74f8f7b4e8f8a04f4bd5">CreateLiveInRegister</a>(</div><div class="line"><a name="l02306"></a><span class="lineno"> 2306</span>&#160;      DAG, &amp;AMDGPU::SReg_64RegClass, TRI-&gt;<a class="code" href="classllvm_1_1SIRegisterInfo.html#a1509d958f5ec2cd7eb93e0ee89d1537f">getReturnAddressReg</a>(MF), <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>);</div><div class="line"><a name="l02307"></a><span class="lineno"> 2307</span>&#160;</div><div class="line"><a name="l02308"></a><span class="lineno"> 2308</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> ReturnAddrVirtualReg = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a9268086dd9d1ba4e60cfe872dde5c173">getRegister</a>(</div><div class="line"><a name="l02309"></a><span class="lineno"> 2309</span>&#160;        MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>().<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;AMDGPU::CCR_SGPR_64RegClass),</div><div class="line"><a name="l02310"></a><span class="lineno"> 2310</span>&#160;        <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>);</div><div class="line"><a name="l02311"></a><span class="lineno"> 2311</span>&#160;    Chain =</div><div class="line"><a name="l02312"></a><span class="lineno"> 2312</span>&#160;        DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aaf07395614bda08ad0b4d3d1d401ca7e">getCopyToReg</a>(Chain, DL, ReturnAddrVirtualReg, ReturnAddrReg, Flag);</div><div class="line"><a name="l02313"></a><span class="lineno"> 2313</span>&#160;    Flag = Chain.<a class="code" href="classllvm_1_1SDValue.html#a64932427432abeb61241e98bea167580">getValue</a>(1);</div><div class="line"><a name="l02314"></a><span class="lineno"> 2314</span>&#160;    RetOps.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(ReturnAddrVirtualReg);</div><div class="line"><a name="l02315"></a><span class="lineno"> 2315</span>&#160;  }</div><div class="line"><a name="l02316"></a><span class="lineno"> 2316</span>&#160;</div><div class="line"><a name="l02317"></a><span class="lineno"> 2317</span>&#160;  <span class="comment">// Copy the result values into the output registers.</span></div><div class="line"><a name="l02318"></a><span class="lineno"> 2318</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0, RealRVLocIdx = 0, <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = RVLocs.<a class="code" href="classllvm_1_1SmallVectorBase.html#ac8624043115fb3a5076c964820001b61">size</a>(); <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>;</div><div class="line"><a name="l02319"></a><span class="lineno"> 2319</span>&#160;       ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, ++RealRVLocIdx) {</div><div class="line"><a name="l02320"></a><span class="lineno"> 2320</span>&#160;    <a class="code" href="classllvm_1_1CCValAssign.html">CCValAssign</a> &amp;VA = RVLocs[<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>];</div><div class="line"><a name="l02321"></a><span class="lineno"> 2321</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(VA.<a class="code" href="classllvm_1_1CCValAssign.html#a07dddcff2886a2b840f993f7ce17dd28">isRegLoc</a>() &amp;&amp; <span class="stringliteral">&quot;Can only return in registers!&quot;</span>);</div><div class="line"><a name="l02322"></a><span class="lineno"> 2322</span>&#160;    <span class="comment">// TODO: Partially return in registers if return values don&#39;t fit.</span></div><div class="line"><a name="l02323"></a><span class="lineno"> 2323</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Arg = OutVals[RealRVLocIdx];</div><div class="line"><a name="l02324"></a><span class="lineno"> 2324</span>&#160;</div><div class="line"><a name="l02325"></a><span class="lineno"> 2325</span>&#160;    <span class="comment">// Copied from other backends.</span></div><div class="line"><a name="l02326"></a><span class="lineno"> 2326</span>&#160;    <span class="keywordflow">switch</span> (VA.<a class="code" href="classllvm_1_1CCValAssign.html#a2897ab064cc53e41f2b6ae3d69902abc">getLocInfo</a>()) {</div><div class="line"><a name="l02327"></a><span class="lineno"> 2327</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45a8b73d77b9e54663c2e80a48d0917dce1">CCValAssign::Full</a>:</div><div class="line"><a name="l02328"></a><span class="lineno"> 2328</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l02329"></a><span class="lineno"> 2329</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45a0f94adbbe71c94edaa533a25973bbffc">CCValAssign::BCvt</a>:</div><div class="line"><a name="l02330"></a><span class="lineno"> 2330</span>&#160;      Arg = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a>, DL, VA.<a class="code" href="classllvm_1_1CCValAssign.html#ab7c2e47e51795ce2f60500846109d5a7">getLocVT</a>(), <a class="code" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a>);</div><div class="line"><a name="l02331"></a><span class="lineno"> 2331</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l02332"></a><span class="lineno"> 2332</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45a7fd25972cdb14499949c7726499e0cb6">CCValAssign::SExt</a>:</div><div class="line"><a name="l02333"></a><span class="lineno"> 2333</span>&#160;      Arg = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a5183f3d72924bc7c77ba8d3f5de9f602">ISD::SIGN_EXTEND</a>, DL, VA.<a class="code" href="classllvm_1_1CCValAssign.html#ab7c2e47e51795ce2f60500846109d5a7">getLocVT</a>(), <a class="code" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a>);</div><div class="line"><a name="l02334"></a><span class="lineno"> 2334</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l02335"></a><span class="lineno"> 2335</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45a807a4e133d7f743724d809a3f3875aa2">CCValAssign::ZExt</a>:</div><div class="line"><a name="l02336"></a><span class="lineno"> 2336</span>&#160;      Arg = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a93fdf85eff945f1a668b4915a051453e">ISD::ZERO_EXTEND</a>, DL, VA.<a class="code" href="classllvm_1_1CCValAssign.html#ab7c2e47e51795ce2f60500846109d5a7">getLocVT</a>(), <a class="code" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a>);</div><div class="line"><a name="l02337"></a><span class="lineno"> 2337</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l02338"></a><span class="lineno"> 2338</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45acc07b91f72979f3e9b12c2e0c355db46">CCValAssign::AExt</a>:</div><div class="line"><a name="l02339"></a><span class="lineno"> 2339</span>&#160;      Arg = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a27d5d8ef82302b739ba3ca8be1a5513d">ISD::ANY_EXTEND</a>, DL, VA.<a class="code" href="classllvm_1_1CCValAssign.html#ab7c2e47e51795ce2f60500846109d5a7">getLocVT</a>(), <a class="code" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a>);</div><div class="line"><a name="l02340"></a><span class="lineno"> 2340</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l02341"></a><span class="lineno"> 2341</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l02342"></a><span class="lineno"> 2342</span>&#160;      <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unknown loc info!&quot;</span>);</div><div class="line"><a name="l02343"></a><span class="lineno"> 2343</span>&#160;    }</div><div class="line"><a name="l02344"></a><span class="lineno"> 2344</span>&#160;</div><div class="line"><a name="l02345"></a><span class="lineno"> 2345</span>&#160;    Chain = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aaf07395614bda08ad0b4d3d1d401ca7e">getCopyToReg</a>(Chain, DL, VA.<a class="code" href="classllvm_1_1CCValAssign.html#a17dbc2feaea84ef8d353095d6e618f29">getLocReg</a>(), <a class="code" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a>, <a class="code" href="namespacellvm_1_1MCID.html#ab357441fcd1ea1f9b0d27c12700f6023">Flag</a>);</div><div class="line"><a name="l02346"></a><span class="lineno"> 2346</span>&#160;    Flag = Chain.<a class="code" href="classllvm_1_1SDValue.html#a64932427432abeb61241e98bea167580">getValue</a>(1);</div><div class="line"><a name="l02347"></a><span class="lineno"> 2347</span>&#160;    RetOps.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a9268086dd9d1ba4e60cfe872dde5c173">getRegister</a>(VA.<a class="code" href="classllvm_1_1CCValAssign.html#a17dbc2feaea84ef8d353095d6e618f29">getLocReg</a>(), VA.<a class="code" href="classllvm_1_1CCValAssign.html#ab7c2e47e51795ce2f60500846109d5a7">getLocVT</a>()));</div><div class="line"><a name="l02348"></a><span class="lineno"> 2348</span>&#160;  }</div><div class="line"><a name="l02349"></a><span class="lineno"> 2349</span>&#160;</div><div class="line"><a name="l02350"></a><span class="lineno"> 2350</span>&#160;  <span class="comment">// FIXME: Does sret work properly?</span></div><div class="line"><a name="l02351"></a><span class="lineno"> 2351</span>&#160;  <span class="keywordflow">if</span> (!Info-&gt;<a class="code" href="classllvm_1_1AMDGPUMachineFunction.html#ab37f1839fd82f8b84b7a2ca87b289c46">isEntryFunction</a>()) {</div><div class="line"><a name="l02352"></a><span class="lineno"> 2352</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = Subtarget-&gt;<a class="code" href="classllvm_1_1GCNSubtarget.html#a95d2929d1a7c8c66554f0b44b153b573">getRegisterInfo</a>();</div><div class="line"><a name="l02353"></a><span class="lineno"> 2353</span>&#160;    <span class="keyword">const</span> <a class="code" href="classuint16__t.html">MCPhysReg</a> *<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> =</div><div class="line"><a name="l02354"></a><span class="lineno"> 2354</span>&#160;      TRI-&gt;<a class="code" href="classllvm_1_1SIRegisterInfo.html#a79100c984bb96e884a15246958f61c2d">getCalleeSavedRegsViaCopy</a>(&amp;DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aaa0193582f1fc99e3e6a3fc5abcb37bf">getMachineFunction</a>());</div><div class="line"><a name="l02355"></a><span class="lineno"> 2355</span>&#160;    <span class="keywordflow">if</span> (I) {</div><div class="line"><a name="l02356"></a><span class="lineno"> 2356</span>&#160;      <span class="keywordflow">for</span> (; *<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l02357"></a><span class="lineno"> 2357</span>&#160;        <span class="keywordflow">if</span> (AMDGPU::SReg_64RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(*I))</div><div class="line"><a name="l02358"></a><span class="lineno"> 2358</span>&#160;          RetOps.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a9268086dd9d1ba4e60cfe872dde5c173">getRegister</a>(*I, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>));</div><div class="line"><a name="l02359"></a><span class="lineno"> 2359</span>&#160;        <span class="keywordflow">else</span> <span class="keywordflow">if</span> (AMDGPU::SReg_32RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(*I))</div><div class="line"><a name="l02360"></a><span class="lineno"> 2360</span>&#160;          RetOps.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a9268086dd9d1ba4e60cfe872dde5c173">getRegister</a>(*I, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>));</div><div class="line"><a name="l02361"></a><span class="lineno"> 2361</span>&#160;        <span class="keywordflow">else</span></div><div class="line"><a name="l02362"></a><span class="lineno"> 2362</span>&#160;          <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unexpected register class in CSRsViaCopy!&quot;</span>);</div><div class="line"><a name="l02363"></a><span class="lineno"> 2363</span>&#160;      }</div><div class="line"><a name="l02364"></a><span class="lineno"> 2364</span>&#160;    }</div><div class="line"><a name="l02365"></a><span class="lineno"> 2365</span>&#160;  }</div><div class="line"><a name="l02366"></a><span class="lineno"> 2366</span>&#160;</div><div class="line"><a name="l02367"></a><span class="lineno"> 2367</span>&#160;  <span class="comment">// Update chain and glue.</span></div><div class="line"><a name="l02368"></a><span class="lineno"> 2368</span>&#160;  RetOps[0] = Chain;</div><div class="line"><a name="l02369"></a><span class="lineno"> 2369</span>&#160;  <span class="keywordflow">if</span> (Flag.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>())</div><div class="line"><a name="l02370"></a><span class="lineno"> 2370</span>&#160;    RetOps.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(Flag);</div><div class="line"><a name="l02371"></a><span class="lineno"> 2371</span>&#160;</div><div class="line"><a name="l02372"></a><span class="lineno"> 2372</span>&#160;  <span class="keywordtype">unsigned</span> Opc = <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea9f20403af085ff34136c8c284d6fad8c">AMDGPUISD::ENDPGM</a>;</div><div class="line"><a name="l02373"></a><span class="lineno"> 2373</span>&#160;  <span class="keywordflow">if</span> (!IsWaveEnd)</div><div class="line"><a name="l02374"></a><span class="lineno"> 2374</span>&#160;    Opc = IsShader ? <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eabb3b51ac8e54e86b5464018c02939c55">AMDGPUISD::RETURN_TO_EPILOG</a> : <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea3a5f73fb52ca96c09e268a5debabc28f">AMDGPUISD::RET_FLAG</a>;</div><div class="line"><a name="l02375"></a><span class="lineno"> 2375</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(Opc, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>, RetOps);</div><div class="line"><a name="l02376"></a><span class="lineno"> 2376</span>&#160;}</div><div class="line"><a name="l02377"></a><span class="lineno"> 2377</span>&#160;</div><div class="line"><a name="l02378"></a><span class="lineno"><a class="line" href="classllvm_1_1SITargetLowering.html#a0a25ae4ea692ba36dd37aa3e6db06245"> 2378</a></span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1SITargetLowering.html#a0a25ae4ea692ba36dd37aa3e6db06245">SITargetLowering::LowerCallResult</a>(</div><div class="line"><a name="l02379"></a><span class="lineno"> 2379</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> InFlag, <a class="code" href="classunsigned.html">CallingConv::ID</a> CallConv, <span class="keywordtype">bool</span> IsVarArg,</div><div class="line"><a name="l02380"></a><span class="lineno"> 2380</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ISD::InputArg&gt;</a> &amp;<a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69bad5006873d15f9569d1cf09deef3c6363">Ins</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL,</div><div class="line"><a name="l02381"></a><span class="lineno"> 2381</span>&#160;    <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;InVals, <span class="keywordtype">bool</span> IsThisReturn,</div><div class="line"><a name="l02382"></a><span class="lineno"> 2382</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> ThisVal)<span class="keyword"> const </span>{</div><div class="line"><a name="l02383"></a><span class="lineno"> 2383</span>&#160;  <a class="code" href="namespacellvm.html#aa555cd3eb8141809d16bcfc45ccc3715">CCAssignFn</a> *RetCC = <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#ac50d36f342b4fd1dad4441e59b29051a">CCAssignFnForReturn</a>(CallConv, IsVarArg);</div><div class="line"><a name="l02384"></a><span class="lineno"> 2384</span>&#160;</div><div class="line"><a name="l02385"></a><span class="lineno"> 2385</span>&#160;  <span class="comment">// Assign locations to each value returned by this call.</span></div><div class="line"><a name="l02386"></a><span class="lineno"> 2386</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;CCValAssign, 16&gt;</a> RVLocs;</div><div class="line"><a name="l02387"></a><span class="lineno"> 2387</span>&#160;  <a class="code" href="classllvm_1_1CCState.html">CCState</a> CCInfo(CallConv, IsVarArg, DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aaa0193582f1fc99e3e6a3fc5abcb37bf">getMachineFunction</a>(), RVLocs,</div><div class="line"><a name="l02388"></a><span class="lineno"> 2388</span>&#160;                 *DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ae73894797c63cdacffa04bc100873df3">getContext</a>());</div><div class="line"><a name="l02389"></a><span class="lineno"> 2389</span>&#160;  CCInfo.<a class="code" href="classllvm_1_1CCState.html#a34218a663a02de9dc2d26a5639f58ebe">AnalyzeCallResult</a>(Ins, RetCC);</div><div class="line"><a name="l02390"></a><span class="lineno"> 2390</span>&#160;</div><div class="line"><a name="l02391"></a><span class="lineno"> 2391</span>&#160;  <span class="comment">// Copy all of the result registers out of their specified physreg.</span></div><div class="line"><a name="l02392"></a><span class="lineno"> 2392</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i != RVLocs.<a class="code" href="classllvm_1_1SmallVectorBase.html#ac8624043115fb3a5076c964820001b61">size</a>(); ++i) {</div><div class="line"><a name="l02393"></a><span class="lineno"> 2393</span>&#160;    <a class="code" href="classllvm_1_1CCValAssign.html">CCValAssign</a> VA = RVLocs[i];</div><div class="line"><a name="l02394"></a><span class="lineno"> 2394</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Val;</div><div class="line"><a name="l02395"></a><span class="lineno"> 2395</span>&#160;</div><div class="line"><a name="l02396"></a><span class="lineno"> 2396</span>&#160;    <span class="keywordflow">if</span> (VA.<a class="code" href="classllvm_1_1CCValAssign.html#a07dddcff2886a2b840f993f7ce17dd28">isRegLoc</a>()) {</div><div class="line"><a name="l02397"></a><span class="lineno"> 2397</span>&#160;      Val = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ac6cdd6e10185124f84da0c7b4878d495">getCopyFromReg</a>(Chain, DL, VA.<a class="code" href="classllvm_1_1CCValAssign.html#a17dbc2feaea84ef8d353095d6e618f29">getLocReg</a>(), VA.<a class="code" href="classllvm_1_1CCValAssign.html#ab7c2e47e51795ce2f60500846109d5a7">getLocVT</a>(), InFlag);</div><div class="line"><a name="l02398"></a><span class="lineno"> 2398</span>&#160;      Chain = Val.<a class="code" href="classllvm_1_1SDValue.html#a64932427432abeb61241e98bea167580">getValue</a>(1);</div><div class="line"><a name="l02399"></a><span class="lineno"> 2399</span>&#160;      InFlag = Val.<a class="code" href="classllvm_1_1SDValue.html#a64932427432abeb61241e98bea167580">getValue</a>(2);</div><div class="line"><a name="l02400"></a><span class="lineno"> 2400</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VA.<a class="code" href="classllvm_1_1CCValAssign.html#a5bb903a1b21cafe8f73ce95ed629882e">isMemLoc</a>()) {</div><div class="line"><a name="l02401"></a><span class="lineno"> 2401</span>&#160;      <a class="code" href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">report_fatal_error</a>(<span class="stringliteral">&quot;TODO: return values in memory&quot;</span>);</div><div class="line"><a name="l02402"></a><span class="lineno"> 2402</span>&#160;    } <span class="keywordflow">else</span></div><div class="line"><a name="l02403"></a><span class="lineno"> 2403</span>&#160;      <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;unknown argument location type&quot;</span>);</div><div class="line"><a name="l02404"></a><span class="lineno"> 2404</span>&#160;</div><div class="line"><a name="l02405"></a><span class="lineno"> 2405</span>&#160;    <span class="keywordflow">switch</span> (VA.<a class="code" href="classllvm_1_1CCValAssign.html#a2897ab064cc53e41f2b6ae3d69902abc">getLocInfo</a>()) {</div><div class="line"><a name="l02406"></a><span class="lineno"> 2406</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45a8b73d77b9e54663c2e80a48d0917dce1">CCValAssign::Full</a>:</div><div class="line"><a name="l02407"></a><span class="lineno"> 2407</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l02408"></a><span class="lineno"> 2408</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45a0f94adbbe71c94edaa533a25973bbffc">CCValAssign::BCvt</a>:</div><div class="line"><a name="l02409"></a><span class="lineno"> 2409</span>&#160;      Val = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a>, DL, VA.<a class="code" href="classllvm_1_1CCValAssign.html#a5972ab02a98f9b5ce46e7f55fd711982">getValVT</a>(), Val);</div><div class="line"><a name="l02410"></a><span class="lineno"> 2410</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l02411"></a><span class="lineno"> 2411</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45a807a4e133d7f743724d809a3f3875aa2">CCValAssign::ZExt</a>:</div><div class="line"><a name="l02412"></a><span class="lineno"> 2412</span>&#160;      Val = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110af23301e60475124fd80a2cb51f6ba863">ISD::AssertZext</a>, DL, VA.<a class="code" href="classllvm_1_1CCValAssign.html#ab7c2e47e51795ce2f60500846109d5a7">getLocVT</a>(), Val,</div><div class="line"><a name="l02413"></a><span class="lineno"> 2413</span>&#160;                        DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ab8ba6b05ad4fa7517f2e23b26f84ae1b">getValueType</a>(VA.<a class="code" href="classllvm_1_1CCValAssign.html#a5972ab02a98f9b5ce46e7f55fd711982">getValVT</a>()));</div><div class="line"><a name="l02414"></a><span class="lineno"> 2414</span>&#160;      Val = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ae690127648393001a7d5b93dc23da7b3">ISD::TRUNCATE</a>, DL, VA.<a class="code" href="classllvm_1_1CCValAssign.html#a5972ab02a98f9b5ce46e7f55fd711982">getValVT</a>(), Val);</div><div class="line"><a name="l02415"></a><span class="lineno"> 2415</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l02416"></a><span class="lineno"> 2416</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45a7fd25972cdb14499949c7726499e0cb6">CCValAssign::SExt</a>:</div><div class="line"><a name="l02417"></a><span class="lineno"> 2417</span>&#160;      Val = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aee4f13218bdbb5c5697f7e786618ecb2">ISD::AssertSext</a>, DL, VA.<a class="code" href="classllvm_1_1CCValAssign.html#ab7c2e47e51795ce2f60500846109d5a7">getLocVT</a>(), Val,</div><div class="line"><a name="l02418"></a><span class="lineno"> 2418</span>&#160;                        DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ab8ba6b05ad4fa7517f2e23b26f84ae1b">getValueType</a>(VA.<a class="code" href="classllvm_1_1CCValAssign.html#a5972ab02a98f9b5ce46e7f55fd711982">getValVT</a>()));</div><div class="line"><a name="l02419"></a><span class="lineno"> 2419</span>&#160;      Val = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ae690127648393001a7d5b93dc23da7b3">ISD::TRUNCATE</a>, DL, VA.<a class="code" href="classllvm_1_1CCValAssign.html#a5972ab02a98f9b5ce46e7f55fd711982">getValVT</a>(), Val);</div><div class="line"><a name="l02420"></a><span class="lineno"> 2420</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l02421"></a><span class="lineno"> 2421</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45acc07b91f72979f3e9b12c2e0c355db46">CCValAssign::AExt</a>:</div><div class="line"><a name="l02422"></a><span class="lineno"> 2422</span>&#160;      Val = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ae690127648393001a7d5b93dc23da7b3">ISD::TRUNCATE</a>, DL, VA.<a class="code" href="classllvm_1_1CCValAssign.html#a5972ab02a98f9b5ce46e7f55fd711982">getValVT</a>(), Val);</div><div class="line"><a name="l02423"></a><span class="lineno"> 2423</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l02424"></a><span class="lineno"> 2424</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l02425"></a><span class="lineno"> 2425</span>&#160;      <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unknown loc info!&quot;</span>);</div><div class="line"><a name="l02426"></a><span class="lineno"> 2426</span>&#160;    }</div><div class="line"><a name="l02427"></a><span class="lineno"> 2427</span>&#160;</div><div class="line"><a name="l02428"></a><span class="lineno"> 2428</span>&#160;    InVals.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(Val);</div><div class="line"><a name="l02429"></a><span class="lineno"> 2429</span>&#160;  }</div><div class="line"><a name="l02430"></a><span class="lineno"> 2430</span>&#160;</div><div class="line"><a name="l02431"></a><span class="lineno"> 2431</span>&#160;  <span class="keywordflow">return</span> Chain;</div><div class="line"><a name="l02432"></a><span class="lineno"> 2432</span>&#160;}</div><div class="line"><a name="l02433"></a><span class="lineno"> 2433</span>&#160;</div><div class="line"><a name="l02434"></a><span class="lineno"> 2434</span>&#160;<span class="comment">// Add code to pass special inputs required depending on used features separate</span></div><div class="line"><a name="l02435"></a><span class="lineno"> 2435</span>&#160;<span class="comment">// from the explicit user arguments present in the IR.</span></div><div class="line"><a name="l02436"></a><span class="lineno"><a class="line" href="classllvm_1_1SITargetLowering.html#a718142064cb4d438b13c1519972b16a3"> 2436</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SITargetLowering.html#a718142064cb4d438b13c1519972b16a3">SITargetLowering::passSpecialInputs</a>(</div><div class="line"><a name="l02437"></a><span class="lineno"> 2437</span>&#160;    <a class="code" href="structllvm_1_1TargetLowering_1_1CallLoweringInfo.html">CallLoweringInfo</a> &amp;CLI,</div><div class="line"><a name="l02438"></a><span class="lineno"> 2438</span>&#160;    <a class="code" href="classllvm_1_1CCState.html">CCState</a> &amp;CCInfo,</div><div class="line"><a name="l02439"></a><span class="lineno"> 2439</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> &amp;<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>,</div><div class="line"><a name="l02440"></a><span class="lineno"> 2440</span>&#160;    <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt;std::pair&lt;unsigned, SDValue&gt;&gt; &amp;RegsToPass,</div><div class="line"><a name="l02441"></a><span class="lineno"> 2441</span>&#160;    <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;MemOpChains,</div><div class="line"><a name="l02442"></a><span class="lineno"> 2442</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain)<span class="keyword"> const </span>{</div><div class="line"><a name="l02443"></a><span class="lineno"> 2443</span>&#160;  <span class="comment">// If we don&#39;t have a call site, this was a call inserted by</span></div><div class="line"><a name="l02444"></a><span class="lineno"> 2444</span>&#160;  <span class="comment">// legalization. These can never use special inputs.</span></div><div class="line"><a name="l02445"></a><span class="lineno"> 2445</span>&#160;  <span class="keywordflow">if</span> (!CLI.<a class="code" href="structllvm_1_1TargetLowering_1_1CallLoweringInfo.html#a725a6dc1d265b4e19c538fc442571983">CS</a>)</div><div class="line"><a name="l02446"></a><span class="lineno"> 2446</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l02447"></a><span class="lineno"> 2447</span>&#160;</div><div class="line"><a name="l02448"></a><span class="lineno"> 2448</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1Function.html">Function</a> *CalleeFunc = CLI.<a class="code" href="structllvm_1_1TargetLowering_1_1CallLoweringInfo.html#a725a6dc1d265b4e19c538fc442571983">CS</a>.<a class="code" href="classllvm_1_1CallSiteBase.html#a7bad3206d44c7acbf94ded3f5a28c331">getCalledFunction</a>();</div><div class="line"><a name="l02449"></a><span class="lineno"> 2449</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(CalleeFunc);</div><div class="line"><a name="l02450"></a><span class="lineno"> 2450</span>&#160;</div><div class="line"><a name="l02451"></a><span class="lineno"> 2451</span>&#160;  <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG = CLI.<a class="code" href="structllvm_1_1TargetLowering_1_1CallLoweringInfo.html#ae76ac9826f02f95aae34e845ac110244">DAG</a>;</div><div class="line"><a name="l02452"></a><span class="lineno"> 2452</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL = CLI.<a class="code" href="structllvm_1_1TargetLowering_1_1CallLoweringInfo.html#a3b6fcbb7bdd8ae29e8af4cd38bce7a40">DL</a>;</div><div class="line"><a name="l02453"></a><span class="lineno"> 2453</span>&#160;</div><div class="line"><a name="l02454"></a><span class="lineno"> 2454</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = Subtarget-&gt;<a class="code" href="classllvm_1_1GCNSubtarget.html#a95d2929d1a7c8c66554f0b44b153b573">getRegisterInfo</a>();</div><div class="line"><a name="l02455"></a><span class="lineno"> 2455</span>&#160;</div><div class="line"><a name="l02456"></a><span class="lineno"> 2456</span>&#160;  <span class="keyword">auto</span> &amp;ArgUsageInfo =</div><div class="line"><a name="l02457"></a><span class="lineno"> 2457</span>&#160;    DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a2157c261e83ca4d515281c217c9d0c62">getPass</a>()-&gt;<a class="code" href="classllvm_1_1Pass.html#a4863e5e463fb79955269fbf7fbf52b80">getAnalysis</a>&lt;<a class="code" href="classllvm_1_1AMDGPUArgumentUsageInfo.html">AMDGPUArgumentUsageInfo</a>&gt;();</div><div class="line"><a name="l02458"></a><span class="lineno"> 2458</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html">AMDGPUFunctionArgInfo</a> &amp;CalleeArgInfo</div><div class="line"><a name="l02459"></a><span class="lineno"> 2459</span>&#160;    = ArgUsageInfo.lookupFuncArgInfo(*CalleeFunc);</div><div class="line"><a name="l02460"></a><span class="lineno"> 2460</span>&#160;</div><div class="line"><a name="l02461"></a><span class="lineno"> 2461</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html">AMDGPUFunctionArgInfo</a> &amp;CallerArgInfo = Info.<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a29d1843168921213f2b65b3d9f743bff">getArgInfo</a>();</div><div class="line"><a name="l02462"></a><span class="lineno"> 2462</span>&#160;</div><div class="line"><a name="l02463"></a><span class="lineno"> 2463</span>&#160;  <span class="comment">// TODO: Unify with private memory register handling. This is complicated by</span></div><div class="line"><a name="l02464"></a><span class="lineno"> 2464</span>&#160;  <span class="comment">// the fact that at least in kernels, the input argument is not necessarily</span></div><div class="line"><a name="l02465"></a><span class="lineno"> 2465</span>&#160;  <span class="comment">// in the same location as the input.</span></div><div class="line"><a name="l02466"></a><span class="lineno"> 2466</span>&#160;  <a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98b">AMDGPUFunctionArgInfo::PreloadedValue</a> InputRegs[] = {</div><div class="line"><a name="l02467"></a><span class="lineno"> 2467</span>&#160;    <a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98bac637a232c5c5f79fa806ae4958a1ff2a">AMDGPUFunctionArgInfo::DISPATCH_PTR</a>,</div><div class="line"><a name="l02468"></a><span class="lineno"> 2468</span>&#160;    <a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98ba32b5333e2f708d7eeb05c12e415b8fd4">AMDGPUFunctionArgInfo::QUEUE_PTR</a>,</div><div class="line"><a name="l02469"></a><span class="lineno"> 2469</span>&#160;    <a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98baf32f3fd30ae548866dc7e45092dd90b9">AMDGPUFunctionArgInfo::KERNARG_SEGMENT_PTR</a>,</div><div class="line"><a name="l02470"></a><span class="lineno"> 2470</span>&#160;    <a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98bab51517a3febb0cdc35645334784ff805">AMDGPUFunctionArgInfo::DISPATCH_ID</a>,</div><div class="line"><a name="l02471"></a><span class="lineno"> 2471</span>&#160;    <a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98bac8cd3961f0697f74c890c302ff8cd370">AMDGPUFunctionArgInfo::WORKGROUP_ID_X</a>,</div><div class="line"><a name="l02472"></a><span class="lineno"> 2472</span>&#160;    <a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98ba9df85a25300bb504ac893643b387629b">AMDGPUFunctionArgInfo::WORKGROUP_ID_Y</a>,</div><div class="line"><a name="l02473"></a><span class="lineno"> 2473</span>&#160;    <a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98baf438f1c55b41dc280fcc1d3455a5c741">AMDGPUFunctionArgInfo::WORKGROUP_ID_Z</a>,</div><div class="line"><a name="l02474"></a><span class="lineno"> 2474</span>&#160;    <a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98ba42b0ab73a3671c39fa2798ffe9e80747">AMDGPUFunctionArgInfo::IMPLICIT_ARG_PTR</a></div><div class="line"><a name="l02475"></a><span class="lineno"> 2475</span>&#160;  };</div><div class="line"><a name="l02476"></a><span class="lineno"> 2476</span>&#160;</div><div class="line"><a name="l02477"></a><span class="lineno"> 2477</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> InputID : InputRegs) {</div><div class="line"><a name="l02478"></a><span class="lineno"> 2478</span>&#160;    <span class="keyword">const</span> <a class="code" href="structllvm_1_1ArgDescriptor.html">ArgDescriptor</a> *OutgoingArg;</div><div class="line"><a name="l02479"></a><span class="lineno"> 2479</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *ArgRC;</div><div class="line"><a name="l02480"></a><span class="lineno"> 2480</span>&#160;</div><div class="line"><a name="l02481"></a><span class="lineno"> 2481</span>&#160;    std::tie(OutgoingArg, ArgRC) = CalleeArgInfo.getPreloadedValue(InputID);</div><div class="line"><a name="l02482"></a><span class="lineno"> 2482</span>&#160;    <span class="keywordflow">if</span> (!OutgoingArg)</div><div class="line"><a name="l02483"></a><span class="lineno"> 2483</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l02484"></a><span class="lineno"> 2484</span>&#160;</div><div class="line"><a name="l02485"></a><span class="lineno"> 2485</span>&#160;    <span class="keyword">const</span> <a class="code" href="structllvm_1_1ArgDescriptor.html">ArgDescriptor</a> *IncomingArg;</div><div class="line"><a name="l02486"></a><span class="lineno"> 2486</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *IncomingArgRC;</div><div class="line"><a name="l02487"></a><span class="lineno"> 2487</span>&#160;    std::tie(IncomingArg, IncomingArgRC)</div><div class="line"><a name="l02488"></a><span class="lineno"> 2488</span>&#160;      = CallerArgInfo.<a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a403f17cf92a598824e3956700471a0f0">getPreloadedValue</a>(InputID);</div><div class="line"><a name="l02489"></a><span class="lineno"> 2489</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(IncomingArgRC == ArgRC);</div><div class="line"><a name="l02490"></a><span class="lineno"> 2490</span>&#160;</div><div class="line"><a name="l02491"></a><span class="lineno"> 2491</span>&#160;    <span class="comment">// All special arguments are ints for now.</span></div><div class="line"><a name="l02492"></a><span class="lineno"> 2492</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> ArgVT = TRI-&gt;getSpillSize(*ArgRC) == 8 ? <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a> : <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>;</div><div class="line"><a name="l02493"></a><span class="lineno"> 2493</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> InputReg;</div><div class="line"><a name="l02494"></a><span class="lineno"> 2494</span>&#160;</div><div class="line"><a name="l02495"></a><span class="lineno"> 2495</span>&#160;    <span class="keywordflow">if</span> (IncomingArg) {</div><div class="line"><a name="l02496"></a><span class="lineno"> 2496</span>&#160;      InputReg = <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a6e1294084507417fe6404d7b7b9c9471">loadInputValue</a>(DAG, ArgRC, ArgVT, DL, *IncomingArg);</div><div class="line"><a name="l02497"></a><span class="lineno"> 2497</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l02498"></a><span class="lineno"> 2498</span>&#160;      <span class="comment">// The implicit arg ptr is special because it doesn&#39;t have a corresponding</span></div><div class="line"><a name="l02499"></a><span class="lineno"> 2499</span>&#160;      <span class="comment">// input for kernels, and is computed from the kernarg segment pointer.</span></div><div class="line"><a name="l02500"></a><span class="lineno"> 2500</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(InputID == AMDGPUFunctionArgInfo::IMPLICIT_ARG_PTR);</div><div class="line"><a name="l02501"></a><span class="lineno"> 2501</span>&#160;      InputReg = getImplicitArgPtr(DAG, DL);</div><div class="line"><a name="l02502"></a><span class="lineno"> 2502</span>&#160;    }</div><div class="line"><a name="l02503"></a><span class="lineno"> 2503</span>&#160;</div><div class="line"><a name="l02504"></a><span class="lineno"> 2504</span>&#160;    <span class="keywordflow">if</span> (OutgoingArg-&gt;<a class="code" href="structllvm_1_1ArgDescriptor.html#a523f3df17ae0b64f7d35d4caad3a54cc">isRegister</a>()) {</div><div class="line"><a name="l02505"></a><span class="lineno"> 2505</span>&#160;      RegsToPass.emplace_back(OutgoingArg-&gt;<a class="code" href="structllvm_1_1ArgDescriptor.html#a852ac735626227d15a4ecd9d81131c8d">getRegister</a>(), InputReg);</div><div class="line"><a name="l02506"></a><span class="lineno"> 2506</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l02507"></a><span class="lineno"> 2507</span>&#160;      <span class="keywordtype">unsigned</span> SpecialArgOffset = CCInfo.<a class="code" href="classllvm_1_1CCState.html#a0a8a105c9948455943fa071bf5d8f589">AllocateStack</a>(ArgVT.<a class="code" href="structllvm_1_1EVT.html#a1572b31fadbd0d758314b8d35a050410">getStoreSize</a>(), 4);</div><div class="line"><a name="l02508"></a><span class="lineno"> 2508</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> ArgStore = <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a1c9659f794755f065314788b9546ea82">storeStackInputValue</a>(DAG, DL, Chain, InputReg,</div><div class="line"><a name="l02509"></a><span class="lineno"> 2509</span>&#160;                                              SpecialArgOffset);</div><div class="line"><a name="l02510"></a><span class="lineno"> 2510</span>&#160;      MemOpChains.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(ArgStore);</div><div class="line"><a name="l02511"></a><span class="lineno"> 2511</span>&#160;    }</div><div class="line"><a name="l02512"></a><span class="lineno"> 2512</span>&#160;  }</div><div class="line"><a name="l02513"></a><span class="lineno"> 2513</span>&#160;</div><div class="line"><a name="l02514"></a><span class="lineno"> 2514</span>&#160;  <span class="comment">// Pack workitem IDs into a single register or pass it as is if already</span></div><div class="line"><a name="l02515"></a><span class="lineno"> 2515</span>&#160;  <span class="comment">// packed.</span></div><div class="line"><a name="l02516"></a><span class="lineno"> 2516</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1ArgDescriptor.html">ArgDescriptor</a> *OutgoingArg;</div><div class="line"><a name="l02517"></a><span class="lineno"> 2517</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *ArgRC;</div><div class="line"><a name="l02518"></a><span class="lineno"> 2518</span>&#160;</div><div class="line"><a name="l02519"></a><span class="lineno"> 2519</span>&#160;  std::tie(OutgoingArg, ArgRC) =</div><div class="line"><a name="l02520"></a><span class="lineno"> 2520</span>&#160;    CalleeArgInfo.getPreloadedValue(<a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98baed4ee8d30a77bb954964f9910e8cdcb6">AMDGPUFunctionArgInfo::WORKITEM_ID_X</a>);</div><div class="line"><a name="l02521"></a><span class="lineno"> 2521</span>&#160;  <span class="keywordflow">if</span> (!OutgoingArg)</div><div class="line"><a name="l02522"></a><span class="lineno"> 2522</span>&#160;    std::tie(OutgoingArg, ArgRC) =</div><div class="line"><a name="l02523"></a><span class="lineno"> 2523</span>&#160;      CalleeArgInfo.getPreloadedValue(<a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98ba99b2fc1acb49563d2e3ad89278385103">AMDGPUFunctionArgInfo::WORKITEM_ID_Y</a>);</div><div class="line"><a name="l02524"></a><span class="lineno"> 2524</span>&#160;  <span class="keywordflow">if</span> (!OutgoingArg)</div><div class="line"><a name="l02525"></a><span class="lineno"> 2525</span>&#160;    std::tie(OutgoingArg, ArgRC) =</div><div class="line"><a name="l02526"></a><span class="lineno"> 2526</span>&#160;      CalleeArgInfo.getPreloadedValue(<a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98baeefc8c0370c3704fada7f546da0b6086">AMDGPUFunctionArgInfo::WORKITEM_ID_Z</a>);</div><div class="line"><a name="l02527"></a><span class="lineno"> 2527</span>&#160;  <span class="keywordflow">if</span> (!OutgoingArg)</div><div class="line"><a name="l02528"></a><span class="lineno"> 2528</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l02529"></a><span class="lineno"> 2529</span>&#160;</div><div class="line"><a name="l02530"></a><span class="lineno"> 2530</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1ArgDescriptor.html">ArgDescriptor</a> *IncomingArgX</div><div class="line"><a name="l02531"></a><span class="lineno"> 2531</span>&#160;    = CallerArgInfo.<a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a403f17cf92a598824e3956700471a0f0">getPreloadedValue</a>(<a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98baed4ee8d30a77bb954964f9910e8cdcb6">AMDGPUFunctionArgInfo::WORKITEM_ID_X</a>).first;</div><div class="line"><a name="l02532"></a><span class="lineno"> 2532</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1ArgDescriptor.html">ArgDescriptor</a> *IncomingArgY</div><div class="line"><a name="l02533"></a><span class="lineno"> 2533</span>&#160;    = CallerArgInfo.<a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a403f17cf92a598824e3956700471a0f0">getPreloadedValue</a>(<a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98ba99b2fc1acb49563d2e3ad89278385103">AMDGPUFunctionArgInfo::WORKITEM_ID_Y</a>).first;</div><div class="line"><a name="l02534"></a><span class="lineno"> 2534</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1ArgDescriptor.html">ArgDescriptor</a> *IncomingArgZ</div><div class="line"><a name="l02535"></a><span class="lineno"> 2535</span>&#160;    = CallerArgInfo.<a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a403f17cf92a598824e3956700471a0f0">getPreloadedValue</a>(<a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98baeefc8c0370c3704fada7f546da0b6086">AMDGPUFunctionArgInfo::WORKITEM_ID_Z</a>).first;</div><div class="line"><a name="l02536"></a><span class="lineno"> 2536</span>&#160;</div><div class="line"><a name="l02537"></a><span class="lineno"> 2537</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> InputReg;</div><div class="line"><a name="l02538"></a><span class="lineno"> 2538</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> SL;</div><div class="line"><a name="l02539"></a><span class="lineno"> 2539</span>&#160;</div><div class="line"><a name="l02540"></a><span class="lineno"> 2540</span>&#160;  <span class="comment">// If incoming ids are not packed we need to pack them.</span></div><div class="line"><a name="l02541"></a><span class="lineno"> 2541</span>&#160;  <span class="keywordflow">if</span> (IncomingArgX &amp;&amp; !IncomingArgX-&gt;<a class="code" href="structllvm_1_1ArgDescriptor.html#aa9bfb4bb223ce3b720ec0ff7260bce95">isMasked</a>() &amp;&amp; CalleeArgInfo.WorkItemIDX)</div><div class="line"><a name="l02542"></a><span class="lineno"> 2542</span>&#160;    InputReg = <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a6e1294084507417fe6404d7b7b9c9471">loadInputValue</a>(DAG, ArgRC, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, DL, *IncomingArgX);</div><div class="line"><a name="l02543"></a><span class="lineno"> 2543</span>&#160;</div><div class="line"><a name="l02544"></a><span class="lineno"> 2544</span>&#160;  <span class="keywordflow">if</span> (IncomingArgY &amp;&amp; !IncomingArgY-&gt;<a class="code" href="structllvm_1_1ArgDescriptor.html#aa9bfb4bb223ce3b720ec0ff7260bce95">isMasked</a>() &amp;&amp; CalleeArgInfo.WorkItemIDY) {</div><div class="line"><a name="l02545"></a><span class="lineno"> 2545</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="OcamlGCPrinter_8cpp.html#afcf2f797ed287a723263583c9b1c1bce">Y</a> = <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a6e1294084507417fe6404d7b7b9c9471">loadInputValue</a>(DAG, ArgRC, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, DL, *IncomingArgY);</div><div class="line"><a name="l02546"></a><span class="lineno"> 2546</span>&#160;    Y = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a8cc94e03dea594863073a02f5bb94997">ISD::SHL</a>, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, Y,</div><div class="line"><a name="l02547"></a><span class="lineno"> 2547</span>&#160;                    DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ae2810b3cf01b222cc31fac876f9580ee">getShiftAmountConstant</a>(10, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, SL));</div><div class="line"><a name="l02548"></a><span class="lineno"> 2548</span>&#160;    InputReg = InputReg.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>() ?</div><div class="line"><a name="l02549"></a><span class="lineno"> 2549</span>&#160;                 DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7415ab9f2172c59a2ee7c7a02afa56a4">ISD::OR</a>, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, InputReg, Y) : <a class="code" href="OcamlGCPrinter_8cpp.html#afcf2f797ed287a723263583c9b1c1bce">Y</a>;</div><div class="line"><a name="l02550"></a><span class="lineno"> 2550</span>&#160;  }</div><div class="line"><a name="l02551"></a><span class="lineno"> 2551</span>&#160;</div><div class="line"><a name="l02552"></a><span class="lineno"> 2552</span>&#160;  <span class="keywordflow">if</span> (IncomingArgZ &amp;&amp; !IncomingArgZ-&gt;<a class="code" href="structllvm_1_1ArgDescriptor.html#aa9bfb4bb223ce3b720ec0ff7260bce95">isMasked</a>() &amp;&amp; CalleeArgInfo.WorkItemIDZ) {</div><div class="line"><a name="l02553"></a><span class="lineno"> 2553</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm.html#aa100a124c9d33561b0950011928aae00a21c2e59531c8710156d34a3c30ac81d5">Z</a> = <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a6e1294084507417fe6404d7b7b9c9471">loadInputValue</a>(DAG, ArgRC, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, DL, *IncomingArgZ);</div><div class="line"><a name="l02554"></a><span class="lineno"> 2554</span>&#160;    Z = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a8cc94e03dea594863073a02f5bb94997">ISD::SHL</a>, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, Z,</div><div class="line"><a name="l02555"></a><span class="lineno"> 2555</span>&#160;                    DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ae2810b3cf01b222cc31fac876f9580ee">getShiftAmountConstant</a>(20, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, SL));</div><div class="line"><a name="l02556"></a><span class="lineno"> 2556</span>&#160;    InputReg = InputReg.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>() ?</div><div class="line"><a name="l02557"></a><span class="lineno"> 2557</span>&#160;                 DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7415ab9f2172c59a2ee7c7a02afa56a4">ISD::OR</a>, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, InputReg, Z) : <a class="code" href="namespacellvm.html#aa100a124c9d33561b0950011928aae00a21c2e59531c8710156d34a3c30ac81d5">Z</a>;</div><div class="line"><a name="l02558"></a><span class="lineno"> 2558</span>&#160;  }</div><div class="line"><a name="l02559"></a><span class="lineno"> 2559</span>&#160;</div><div class="line"><a name="l02560"></a><span class="lineno"> 2560</span>&#160;  <span class="keywordflow">if</span> (!InputReg.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>()) {</div><div class="line"><a name="l02561"></a><span class="lineno"> 2561</span>&#160;    <span class="comment">// Workitem ids are already packed, any of present incoming arguments</span></div><div class="line"><a name="l02562"></a><span class="lineno"> 2562</span>&#160;    <span class="comment">// will carry all required fields.</span></div><div class="line"><a name="l02563"></a><span class="lineno"> 2563</span>&#160;    <a class="code" href="structllvm_1_1ArgDescriptor.html">ArgDescriptor</a> IncomingArg = <a class="code" href="structllvm_1_1ArgDescriptor.html#a5ba9ffd4c829c39d10d780ebd8c55ed9">ArgDescriptor::createArg</a>(</div><div class="line"><a name="l02564"></a><span class="lineno"> 2564</span>&#160;      IncomingArgX ? *IncomingArgX :</div><div class="line"><a name="l02565"></a><span class="lineno"> 2565</span>&#160;      IncomingArgY ? *IncomingArgY :</div><div class="line"><a name="l02566"></a><span class="lineno"> 2566</span>&#160;                     *IncomingArgZ, ~0u);</div><div class="line"><a name="l02567"></a><span class="lineno"> 2567</span>&#160;    InputReg = <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a6e1294084507417fe6404d7b7b9c9471">loadInputValue</a>(DAG, ArgRC, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, DL, IncomingArg);</div><div class="line"><a name="l02568"></a><span class="lineno"> 2568</span>&#160;  }</div><div class="line"><a name="l02569"></a><span class="lineno"> 2569</span>&#160;</div><div class="line"><a name="l02570"></a><span class="lineno"> 2570</span>&#160;  <span class="keywordflow">if</span> (OutgoingArg-&gt;<a class="code" href="structllvm_1_1ArgDescriptor.html#a523f3df17ae0b64f7d35d4caad3a54cc">isRegister</a>()) {</div><div class="line"><a name="l02571"></a><span class="lineno"> 2571</span>&#160;    RegsToPass.emplace_back(OutgoingArg-&gt;<a class="code" href="structllvm_1_1ArgDescriptor.html#a852ac735626227d15a4ecd9d81131c8d">getRegister</a>(), InputReg);</div><div class="line"><a name="l02572"></a><span class="lineno"> 2572</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l02573"></a><span class="lineno"> 2573</span>&#160;    <span class="keywordtype">unsigned</span> SpecialArgOffset = CCInfo.<a class="code" href="classllvm_1_1CCState.html#a0a8a105c9948455943fa071bf5d8f589">AllocateStack</a>(4, 4);</div><div class="line"><a name="l02574"></a><span class="lineno"> 2574</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> ArgStore = <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a1c9659f794755f065314788b9546ea82">storeStackInputValue</a>(DAG, DL, Chain, InputReg,</div><div class="line"><a name="l02575"></a><span class="lineno"> 2575</span>&#160;                                            SpecialArgOffset);</div><div class="line"><a name="l02576"></a><span class="lineno"> 2576</span>&#160;    MemOpChains.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(ArgStore);</div><div class="line"><a name="l02577"></a><span class="lineno"> 2577</span>&#160;  }</div><div class="line"><a name="l02578"></a><span class="lineno"> 2578</span>&#160;}</div><div class="line"><a name="l02579"></a><span class="lineno"> 2579</span>&#160;</div><div class="line"><a name="l02580"></a><span class="lineno"><a class="line" href="SIISelLowering_8cpp.html#a36cc8afe7fbf4b6b3cb36ad0d22ec1ea"> 2580</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="SIISelLowering_8cpp.html#a36cc8afe7fbf4b6b3cb36ad0d22ec1ea">canGuaranteeTCO</a>(<a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CC) {</div><div class="line"><a name="l02581"></a><span class="lineno"> 2581</span>&#160;  <span class="keywordflow">return</span> CC == <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794abc8e2ee40a84687a9e12fd08784b87ba">CallingConv::Fast</a>;</div><div class="line"><a name="l02582"></a><span class="lineno"> 2582</span>&#160;}</div><div class="line"><a name="l02583"></a><span class="lineno"> 2583</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02584"></a><span class="lineno"> 2584</span>&#160;<span class="comment">/// Return true if we might ever do TCO for calls with this calling convention.</span></div><div class="line"><a name="l02585"></a><span class="lineno"><a class="line" href="SIISelLowering_8cpp.html#ae812d40144fafed6fd7c00cffb790504"> 2585</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="SIISelLowering_8cpp.html#ae812d40144fafed6fd7c00cffb790504">mayTailCallThisCC</a>(<a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CC) {</div><div class="line"><a name="l02586"></a><span class="lineno"> 2586</span>&#160;  <span class="keywordflow">switch</span> (CC) {</div><div class="line"><a name="l02587"></a><span class="lineno"> 2587</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794afd841a49aec1539bc88abc8ff9e170fb">CallingConv::C</a>:</div><div class="line"><a name="l02588"></a><span class="lineno"> 2588</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02589"></a><span class="lineno"> 2589</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l02590"></a><span class="lineno"> 2590</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="SIISelLowering_8cpp.html#a36cc8afe7fbf4b6b3cb36ad0d22ec1ea">canGuaranteeTCO</a>(CC);</div><div class="line"><a name="l02591"></a><span class="lineno"> 2591</span>&#160;  }</div><div class="line"><a name="l02592"></a><span class="lineno"> 2592</span>&#160;}</div><div class="line"><a name="l02593"></a><span class="lineno"> 2593</span>&#160;</div><div class="line"><a name="l02594"></a><span class="lineno"><a class="line" href="classllvm_1_1SITargetLowering.html#a9330a86a613cf892ee5c7f515713f200"> 2594</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SITargetLowering.html#a9330a86a613cf892ee5c7f515713f200">SITargetLowering::isEligibleForTailCallOptimization</a>(</div><div class="line"><a name="l02595"></a><span class="lineno"> 2595</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Callee, <a class="code" href="classunsigned.html">CallingConv::ID</a> CalleeCC, <span class="keywordtype">bool</span> IsVarArg,</div><div class="line"><a name="l02596"></a><span class="lineno"> 2596</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ISD::OutputArg&gt;</a> &amp;Outs,</div><div class="line"><a name="l02597"></a><span class="lineno"> 2597</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;OutVals,</div><div class="line"><a name="l02598"></a><span class="lineno"> 2598</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ISD::InputArg&gt;</a> &amp;<a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69bad5006873d15f9569d1cf09deef3c6363">Ins</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div><div class="line"><a name="l02599"></a><span class="lineno"> 2599</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="SIISelLowering_8cpp.html#ae812d40144fafed6fd7c00cffb790504">mayTailCallThisCC</a>(CalleeCC))</div><div class="line"><a name="l02600"></a><span class="lineno"> 2600</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02601"></a><span class="lineno"> 2601</span>&#160;</div><div class="line"><a name="l02602"></a><span class="lineno"> 2602</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aaa0193582f1fc99e3e6a3fc5abcb37bf">getMachineFunction</a>();</div><div class="line"><a name="l02603"></a><span class="lineno"> 2603</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1Function.html">Function</a> &amp;CallerF = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>();</div><div class="line"><a name="l02604"></a><span class="lineno"> 2604</span>&#160;  <a class="code" href="classunsigned.html">CallingConv::ID</a> CallerCC = CallerF.<a class="code" href="classllvm_1_1Function.html#a5f494edc0a569c7fc9ff4181243be1ed">getCallingConv</a>();</div><div class="line"><a name="l02605"></a><span class="lineno"> 2605</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = <a class="code" href="classllvm_1_1SITargetLowering.html#a24ad06f18143b455e48074549d2e7e3e">getSubtarget</a>()-&gt;<a class="code" href="classllvm_1_1GCNSubtarget.html#a95d2929d1a7c8c66554f0b44b153b573">getRegisterInfo</a>();</div><div class="line"><a name="l02606"></a><span class="lineno"> 2606</span>&#160;  <span class="keyword">const</span> <a class="code" href="classuint32__t.html">uint32_t</a> *CallerPreserved = TRI-&gt;<a class="code" href="classllvm_1_1SIRegisterInfo.html#a231685f805cba88c2b061802b1b95052">getCallPreservedMask</a>(MF, CallerCC);</div><div class="line"><a name="l02607"></a><span class="lineno"> 2607</span>&#160;</div><div class="line"><a name="l02608"></a><span class="lineno"> 2608</span>&#160;  <span class="comment">// Kernels aren&#39;t callable, and don&#39;t have a live in return address so it</span></div><div class="line"><a name="l02609"></a><span class="lineno"> 2609</span>&#160;  <span class="comment">// doesn&#39;t make sense to do a tail call with entry functions.</span></div><div class="line"><a name="l02610"></a><span class="lineno"> 2610</span>&#160;  <span class="keywordflow">if</span> (!CallerPreserved)</div><div class="line"><a name="l02611"></a><span class="lineno"> 2611</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02612"></a><span class="lineno"> 2612</span>&#160;</div><div class="line"><a name="l02613"></a><span class="lineno"> 2613</span>&#160;  <span class="keywordtype">bool</span> CCMatch = CallerCC == CalleeCC;</div><div class="line"><a name="l02614"></a><span class="lineno"> 2614</span>&#160;</div><div class="line"><a name="l02615"></a><span class="lineno"> 2615</span>&#160;  <span class="keywordflow">if</span> (DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af2fca022f33991d19959ebf939c54d03">getTarget</a>().<a class="code" href="classllvm_1_1TargetMachine.html#ab1fb67187fc37e569cc5171cbebba873">Options</a>.<a class="code" href="classllvm_1_1TargetOptions.html#ad54fc81a4ef7ab96137a9b6e78fdf838">GuaranteedTailCallOpt</a>) {</div><div class="line"><a name="l02616"></a><span class="lineno"> 2616</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="SIISelLowering_8cpp.html#a36cc8afe7fbf4b6b3cb36ad0d22ec1ea">canGuaranteeTCO</a>(CalleeCC) &amp;&amp; CCMatch)</div><div class="line"><a name="l02617"></a><span class="lineno"> 2617</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02618"></a><span class="lineno"> 2618</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02619"></a><span class="lineno"> 2619</span>&#160;  }</div><div class="line"><a name="l02620"></a><span class="lineno"> 2620</span>&#160;</div><div class="line"><a name="l02621"></a><span class="lineno"> 2621</span>&#160;  <span class="comment">// TODO: Can we handle var args?</span></div><div class="line"><a name="l02622"></a><span class="lineno"> 2622</span>&#160;  <span class="keywordflow">if</span> (IsVarArg)</div><div class="line"><a name="l02623"></a><span class="lineno"> 2623</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02624"></a><span class="lineno"> 2624</span>&#160;</div><div class="line"><a name="l02625"></a><span class="lineno"> 2625</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1Argument.html">Argument</a> &amp;Arg : CallerF.<a class="code" href="classllvm_1_1Function.html#a0b44832d4b6bb57b0e8c61fc3242547b">args</a>()) {</div><div class="line"><a name="l02626"></a><span class="lineno"> 2626</span>&#160;    <span class="keywordflow">if</span> (Arg.hasByValAttr())</div><div class="line"><a name="l02627"></a><span class="lineno"> 2627</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02628"></a><span class="lineno"> 2628</span>&#160;  }</div><div class="line"><a name="l02629"></a><span class="lineno"> 2629</span>&#160;</div><div class="line"><a name="l02630"></a><span class="lineno"> 2630</span>&#160;  <a class="code" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;Ctx = *DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ae73894797c63cdacffa04bc100873df3">getContext</a>();</div><div class="line"><a name="l02631"></a><span class="lineno"> 2631</span>&#160;</div><div class="line"><a name="l02632"></a><span class="lineno"> 2632</span>&#160;  <span class="comment">// Check that the call results are passed in the same way.</span></div><div class="line"><a name="l02633"></a><span class="lineno"> 2633</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1CCState.html#a26c8cba96e72f333e829e607938ce893">CCState::resultsCompatible</a>(CalleeCC, CallerCC, MF, Ctx, Ins,</div><div class="line"><a name="l02634"></a><span class="lineno"> 2634</span>&#160;                                  <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#ac6c3ecb76f1a2b56378ea30a8f895979">CCAssignFnForCall</a>(CalleeCC, IsVarArg),</div><div class="line"><a name="l02635"></a><span class="lineno"> 2635</span>&#160;                                  <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#ac6c3ecb76f1a2b56378ea30a8f895979">CCAssignFnForCall</a>(CallerCC, IsVarArg)))</div><div class="line"><a name="l02636"></a><span class="lineno"> 2636</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02637"></a><span class="lineno"> 2637</span>&#160;</div><div class="line"><a name="l02638"></a><span class="lineno"> 2638</span>&#160;  <span class="comment">// The callee has to preserve all registers the caller needs to preserve.</span></div><div class="line"><a name="l02639"></a><span class="lineno"> 2639</span>&#160;  <span class="keywordflow">if</span> (!CCMatch) {</div><div class="line"><a name="l02640"></a><span class="lineno"> 2640</span>&#160;    <span class="keyword">const</span> <a class="code" href="classuint32__t.html">uint32_t</a> *CalleePreserved = TRI-&gt;<a class="code" href="classllvm_1_1SIRegisterInfo.html#a231685f805cba88c2b061802b1b95052">getCallPreservedMask</a>(MF, CalleeCC);</div><div class="line"><a name="l02641"></a><span class="lineno"> 2641</span>&#160;    <span class="keywordflow">if</span> (!TRI-&gt;regmaskSubsetEqual(CallerPreserved, CalleePreserved))</div><div class="line"><a name="l02642"></a><span class="lineno"> 2642</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02643"></a><span class="lineno"> 2643</span>&#160;  }</div><div class="line"><a name="l02644"></a><span class="lineno"> 2644</span>&#160;</div><div class="line"><a name="l02645"></a><span class="lineno"> 2645</span>&#160;  <span class="comment">// Nothing more to check if the callee is taking no arguments.</span></div><div class="line"><a name="l02646"></a><span class="lineno"> 2646</span>&#160;  <span class="keywordflow">if</span> (Outs.<a class="code" href="classllvm_1_1SmallVectorBase.html#a495b11cf3890ab746d76ef2881f79041">empty</a>())</div><div class="line"><a name="l02647"></a><span class="lineno"> 2647</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02648"></a><span class="lineno"> 2648</span>&#160;</div><div class="line"><a name="l02649"></a><span class="lineno"> 2649</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;CCValAssign, 16&gt;</a> ArgLocs;</div><div class="line"><a name="l02650"></a><span class="lineno"> 2650</span>&#160;  <a class="code" href="classllvm_1_1CCState.html">CCState</a> CCInfo(CalleeCC, IsVarArg, MF, ArgLocs, Ctx);</div><div class="line"><a name="l02651"></a><span class="lineno"> 2651</span>&#160;</div><div class="line"><a name="l02652"></a><span class="lineno"> 2652</span>&#160;  CCInfo.<a class="code" href="classllvm_1_1CCState.html#a919797ac95a1d84d08e4f43eedededa4">AnalyzeCallOperands</a>(Outs, <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#ac6c3ecb76f1a2b56378ea30a8f895979">CCAssignFnForCall</a>(CalleeCC, IsVarArg));</div><div class="line"><a name="l02653"></a><span class="lineno"> 2653</span>&#160;</div><div class="line"><a name="l02654"></a><span class="lineno"> 2654</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *FuncInfo = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div><div class="line"><a name="l02655"></a><span class="lineno"> 2655</span>&#160;  <span class="comment">// If the stack arguments for this call do not fit into our own save area then</span></div><div class="line"><a name="l02656"></a><span class="lineno"> 2656</span>&#160;  <span class="comment">// the call cannot be made tail.</span></div><div class="line"><a name="l02657"></a><span class="lineno"> 2657</span>&#160;  <span class="comment">// TODO: Is this really necessary?</span></div><div class="line"><a name="l02658"></a><span class="lineno"> 2658</span>&#160;  <span class="keywordflow">if</span> (CCInfo.<a class="code" href="classllvm_1_1CCState.html#a60b2f72a3ca6f2c441a875c1c67f67c4">getNextStackOffset</a>() &gt; FuncInfo-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a8dfc4fda1143629434233e69be38fd3b">getBytesInStackArgArea</a>())</div><div class="line"><a name="l02659"></a><span class="lineno"> 2659</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02660"></a><span class="lineno"> 2660</span>&#160;</div><div class="line"><a name="l02661"></a><span class="lineno"> 2661</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l02662"></a><span class="lineno"> 2662</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetLowering.html#a71269a2478f041a4c4651f9ca277f83a">parametersInCSRMatch</a>(MRI, CallerPreserved, ArgLocs, OutVals);</div><div class="line"><a name="l02663"></a><span class="lineno"> 2663</span>&#160;}</div><div class="line"><a name="l02664"></a><span class="lineno"> 2664</span>&#160;</div><div class="line"><a name="l02665"></a><span class="lineno"><a class="line" href="classllvm_1_1SITargetLowering.html#aac7a5fd4d172200a005d5e17839ba5d0"> 2665</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SITargetLowering.html#aac7a5fd4d172200a005d5e17839ba5d0">SITargetLowering::mayBeEmittedAsTailCall</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1CallInst.html">CallInst</a> *CI)<span class="keyword"> const </span>{</div><div class="line"><a name="l02666"></a><span class="lineno"> 2666</span>&#160;  <span class="keywordflow">if</span> (!CI-&gt;<a class="code" href="classllvm_1_1CallInst.html#a52104f0d6ca7bd74add63deb0cb7e2a7">isTailCall</a>())</div><div class="line"><a name="l02667"></a><span class="lineno"> 2667</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02668"></a><span class="lineno"> 2668</span>&#160;</div><div class="line"><a name="l02669"></a><span class="lineno"> 2669</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1Function.html">Function</a> *ParentFn = CI-&gt;<a class="code" href="classllvm_1_1Instruction.html#a1a7f07aaef6a3bee130bf0e0f0536802">getParent</a>()-&gt;<a class="code" href="classllvm_1_1BasicBlock.html#a38bee869ad41aebfef3de2641b12004c">getParent</a>();</div><div class="line"><a name="l02670"></a><span class="lineno"> 2670</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AMDGPU.html#a3c65c76a817d60e322ff750366674a92">AMDGPU::isEntryFunctionCC</a>(ParentFn-&gt;<a class="code" href="classllvm_1_1Function.html#a5f494edc0a569c7fc9ff4181243be1ed">getCallingConv</a>()))</div><div class="line"><a name="l02671"></a><span class="lineno"> 2671</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02672"></a><span class="lineno"> 2672</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02673"></a><span class="lineno"> 2673</span>&#160;}</div><div class="line"><a name="l02674"></a><span class="lineno"> 2674</span>&#160;</div><div class="line"><a name="l02675"></a><span class="lineno"> 2675</span>&#160;<span class="comment">// The wave scratch offset register is used as the global base pointer.</span></div><div class="line"><a name="l02676"></a><span class="lineno"><a class="line" href="classllvm_1_1SITargetLowering.html#a19163d10ff2d0dcede586ea892c7c920"> 2676</a></span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1SITargetLowering.html#a19163d10ff2d0dcede586ea892c7c920">SITargetLowering::LowerCall</a>(<a class="code" href="structllvm_1_1TargetLowering_1_1CallLoweringInfo.html">CallLoweringInfo</a> &amp;CLI,</div><div class="line"><a name="l02677"></a><span class="lineno"> 2677</span>&#160;                                    <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;InVals)<span class="keyword"> const </span>{</div><div class="line"><a name="l02678"></a><span class="lineno"> 2678</span>&#160;  <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG = CLI.<a class="code" href="structllvm_1_1TargetLowering_1_1CallLoweringInfo.html#ae76ac9826f02f95aae34e845ac110244">DAG</a>;</div><div class="line"><a name="l02679"></a><span class="lineno"> 2679</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL = CLI.<a class="code" href="structllvm_1_1TargetLowering_1_1CallLoweringInfo.html#a3b6fcbb7bdd8ae29e8af4cd38bce7a40">DL</a>;</div><div class="line"><a name="l02680"></a><span class="lineno"> 2680</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;ISD::OutputArg, 32&gt;</a> &amp;Outs = CLI.<a class="code" href="structllvm_1_1TargetLowering_1_1CallLoweringInfo.html#ad07ce660c9cb208ae98a53ad8b3ce1de">Outs</a>;</div><div class="line"><a name="l02681"></a><span class="lineno"> 2681</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;SDValue, 32&gt;</a> &amp;OutVals = CLI.<a class="code" href="structllvm_1_1TargetLowering_1_1CallLoweringInfo.html#adba9c4dde08bb0a9de1c99e7e039d8a0">OutVals</a>;</div><div class="line"><a name="l02682"></a><span class="lineno"> 2682</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;ISD::InputArg, 32&gt;</a> &amp;<a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69bad5006873d15f9569d1cf09deef3c6363">Ins</a> = CLI.<a class="code" href="structllvm_1_1TargetLowering_1_1CallLoweringInfo.html#a423dda4ff918d4145ccc1861f059f940">Ins</a>;</div><div class="line"><a name="l02683"></a><span class="lineno"> 2683</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain = CLI.<a class="code" href="structllvm_1_1TargetLowering_1_1CallLoweringInfo.html#aa4872f31b8be67e8a1998454db0766bd">Chain</a>;</div><div class="line"><a name="l02684"></a><span class="lineno"> 2684</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="AMDGPULibCalls_8cpp.html#a537c835c34f0b44b6ad2696643754390">Callee</a> = CLI.<a class="code" href="structllvm_1_1TargetLowering_1_1CallLoweringInfo.html#a31faa4803c937d756c28947a070c6c2e">Callee</a>;</div><div class="line"><a name="l02685"></a><span class="lineno"> 2685</span>&#160;  <span class="keywordtype">bool</span> &amp;IsTailCall = CLI.<a class="code" href="structllvm_1_1TargetLowering_1_1CallLoweringInfo.html#a283b7df55a414e3185b56aeea1ec7ee7">IsTailCall</a>;</div><div class="line"><a name="l02686"></a><span class="lineno"> 2686</span>&#160;  <a class="code" href="classunsigned.html">CallingConv::ID</a> CallConv = CLI.<a class="code" href="structllvm_1_1TargetLowering_1_1CallLoweringInfo.html#ae47a430364102f6e179d49cb3411b955">CallConv</a>;</div><div class="line"><a name="l02687"></a><span class="lineno"> 2687</span>&#160;  <span class="keywordtype">bool</span> IsVarArg = CLI.<a class="code" href="structllvm_1_1TargetLowering_1_1CallLoweringInfo.html#a3eb6e80dc80f35553ccc33a89d691df8">IsVarArg</a>;</div><div class="line"><a name="l02688"></a><span class="lineno"> 2688</span>&#160;  <span class="keywordtype">bool</span> IsSibCall = <span class="keyword">false</span>;</div><div class="line"><a name="l02689"></a><span class="lineno"> 2689</span>&#160;  <span class="keywordtype">bool</span> IsThisReturn = <span class="keyword">false</span>;</div><div class="line"><a name="l02690"></a><span class="lineno"> 2690</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aaa0193582f1fc99e3e6a3fc5abcb37bf">getMachineFunction</a>();</div><div class="line"><a name="l02691"></a><span class="lineno"> 2691</span>&#160;</div><div class="line"><a name="l02692"></a><span class="lineno"> 2692</span>&#160;  <span class="keywordflow">if</span> (Callee.<a class="code" href="classllvm_1_1SDValue.html#a1c861a21f795c3108ab690f3a45c881a">isUndef</a>() || <a class="code" href="namespacellvm.html#a1a86775f3d85d98a31b2751e1eb348ea">isNullConstant</a>(Callee)) {</div><div class="line"><a name="l02693"></a><span class="lineno"> 2693</span>&#160;    <span class="keywordflow">if</span> (!CLI.<a class="code" href="structllvm_1_1TargetLowering_1_1CallLoweringInfo.html#a283b7df55a414e3185b56aeea1ec7ee7">IsTailCall</a>) {</div><div class="line"><a name="l02694"></a><span class="lineno"> 2694</span>&#160;      <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0, <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = CLI.<a class="code" href="structllvm_1_1TargetLowering_1_1CallLoweringInfo.html#a423dda4ff918d4145ccc1861f059f940">Ins</a>.size(); <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)</div><div class="line"><a name="l02695"></a><span class="lineno"> 2695</span>&#160;        InVals.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a5b0e59823444a55c295af279611a9d24">getUNDEF</a>(CLI.<a class="code" href="structllvm_1_1TargetLowering_1_1CallLoweringInfo.html#a423dda4ff918d4145ccc1861f059f940">Ins</a>[<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>].VT));</div><div class="line"><a name="l02696"></a><span class="lineno"> 2696</span>&#160;    }</div><div class="line"><a name="l02697"></a><span class="lineno"> 2697</span>&#160;</div><div class="line"><a name="l02698"></a><span class="lineno"> 2698</span>&#160;    <span class="keywordflow">return</span> Chain;</div><div class="line"><a name="l02699"></a><span class="lineno"> 2699</span>&#160;  }</div><div class="line"><a name="l02700"></a><span class="lineno"> 2700</span>&#160;</div><div class="line"><a name="l02701"></a><span class="lineno"> 2701</span>&#160;  <span class="keywordflow">if</span> (IsVarArg) {</div><div class="line"><a name="l02702"></a><span class="lineno"> 2702</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a2b01b00892f78bc1a75f271e3b9042f5">lowerUnhandledCall</a>(CLI, InVals,</div><div class="line"><a name="l02703"></a><span class="lineno"> 2703</span>&#160;                              <span class="stringliteral">&quot;unsupported call to variadic function &quot;</span>);</div><div class="line"><a name="l02704"></a><span class="lineno"> 2704</span>&#160;  }</div><div class="line"><a name="l02705"></a><span class="lineno"> 2705</span>&#160;</div><div class="line"><a name="l02706"></a><span class="lineno"> 2706</span>&#160;  <span class="keywordflow">if</span> (!CLI.<a class="code" href="structllvm_1_1TargetLowering_1_1CallLoweringInfo.html#a725a6dc1d265b4e19c538fc442571983">CS</a>.<a class="code" href="classllvm_1_1CallSiteBase.html#add4c640566d78516ea1c187031195634">getInstruction</a>())</div><div class="line"><a name="l02707"></a><span class="lineno"> 2707</span>&#160;    <a class="code" href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">report_fatal_error</a>(<span class="stringliteral">&quot;unsupported libcall legalization&quot;</span>);</div><div class="line"><a name="l02708"></a><span class="lineno"> 2708</span>&#160;</div><div class="line"><a name="l02709"></a><span class="lineno"> 2709</span>&#160;  <span class="keywordflow">if</span> (!CLI.<a class="code" href="structllvm_1_1TargetLowering_1_1CallLoweringInfo.html#a725a6dc1d265b4e19c538fc442571983">CS</a>.<a class="code" href="classllvm_1_1CallSiteBase.html#a7bad3206d44c7acbf94ded3f5a28c331">getCalledFunction</a>()) {</div><div class="line"><a name="l02710"></a><span class="lineno"> 2710</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a2b01b00892f78bc1a75f271e3b9042f5">lowerUnhandledCall</a>(CLI, InVals,</div><div class="line"><a name="l02711"></a><span class="lineno"> 2711</span>&#160;                              <span class="stringliteral">&quot;unsupported indirect call to function &quot;</span>);</div><div class="line"><a name="l02712"></a><span class="lineno"> 2712</span>&#160;  }</div><div class="line"><a name="l02713"></a><span class="lineno"> 2713</span>&#160;</div><div class="line"><a name="l02714"></a><span class="lineno"> 2714</span>&#160;  <span class="keywordflow">if</span> (IsTailCall &amp;&amp; MF.<a class="code" href="classllvm_1_1MachineFunction.html#ae68d159179d37dc7969439d842e2644f">getTarget</a>().<a class="code" href="classllvm_1_1TargetMachine.html#ab1fb67187fc37e569cc5171cbebba873">Options</a>.<a class="code" href="classllvm_1_1TargetOptions.html#ad54fc81a4ef7ab96137a9b6e78fdf838">GuaranteedTailCallOpt</a>) {</div><div class="line"><a name="l02715"></a><span class="lineno"> 2715</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a2b01b00892f78bc1a75f271e3b9042f5">lowerUnhandledCall</a>(CLI, InVals,</div><div class="line"><a name="l02716"></a><span class="lineno"> 2716</span>&#160;                              <span class="stringliteral">&quot;unsupported required tail call to function &quot;</span>);</div><div class="line"><a name="l02717"></a><span class="lineno"> 2717</span>&#160;  }</div><div class="line"><a name="l02718"></a><span class="lineno"> 2718</span>&#160;</div><div class="line"><a name="l02719"></a><span class="lineno"> 2719</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AMDGPU.html#aa813940c0ad88b3c4419f65af3e89e5e">AMDGPU::isShader</a>(MF.<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>().<a class="code" href="classllvm_1_1Function.html#a5f494edc0a569c7fc9ff4181243be1ed">getCallingConv</a>())) {</div><div class="line"><a name="l02720"></a><span class="lineno"> 2720</span>&#160;    <span class="comment">// Note the issue is with the CC of the calling function, not of the call</span></div><div class="line"><a name="l02721"></a><span class="lineno"> 2721</span>&#160;    <span class="comment">// itself.</span></div><div class="line"><a name="l02722"></a><span class="lineno"> 2722</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a2b01b00892f78bc1a75f271e3b9042f5">lowerUnhandledCall</a>(CLI, InVals,</div><div class="line"><a name="l02723"></a><span class="lineno"> 2723</span>&#160;                          <span class="stringliteral">&quot;unsupported call from graphics shader of function &quot;</span>);</div><div class="line"><a name="l02724"></a><span class="lineno"> 2724</span>&#160;  }</div><div class="line"><a name="l02725"></a><span class="lineno"> 2725</span>&#160;</div><div class="line"><a name="l02726"></a><span class="lineno"> 2726</span>&#160;  <span class="keywordflow">if</span> (IsTailCall) {</div><div class="line"><a name="l02727"></a><span class="lineno"> 2727</span>&#160;    IsTailCall = <a class="code" href="classllvm_1_1SITargetLowering.html#a9330a86a613cf892ee5c7f515713f200">isEligibleForTailCallOptimization</a>(</div><div class="line"><a name="l02728"></a><span class="lineno"> 2728</span>&#160;      Callee, CallConv, IsVarArg, Outs, OutVals, Ins, DAG);</div><div class="line"><a name="l02729"></a><span class="lineno"> 2729</span>&#160;    <span class="keywordflow">if</span> (!IsTailCall &amp;&amp; CLI.<a class="code" href="structllvm_1_1TargetLowering_1_1CallLoweringInfo.html#a725a6dc1d265b4e19c538fc442571983">CS</a> &amp;&amp; CLI.<a class="code" href="structllvm_1_1TargetLowering_1_1CallLoweringInfo.html#a725a6dc1d265b4e19c538fc442571983">CS</a>.<a class="code" href="classllvm_1_1CallSiteBase.html#af00c5e5c89164f37c3180dae0c3a02a0">isMustTailCall</a>()) {</div><div class="line"><a name="l02730"></a><span class="lineno"> 2730</span>&#160;      <a class="code" href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">report_fatal_error</a>(<span class="stringliteral">&quot;failed to perform tail call elimination on a call &quot;</span></div><div class="line"><a name="l02731"></a><span class="lineno"> 2731</span>&#160;                         <span class="stringliteral">&quot;site marked musttail&quot;</span>);</div><div class="line"><a name="l02732"></a><span class="lineno"> 2732</span>&#160;    }</div><div class="line"><a name="l02733"></a><span class="lineno"> 2733</span>&#160;</div><div class="line"><a name="l02734"></a><span class="lineno"> 2734</span>&#160;    <span class="keywordtype">bool</span> TailCallOpt = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ae68d159179d37dc7969439d842e2644f">getTarget</a>().<a class="code" href="classllvm_1_1TargetMachine.html#ab1fb67187fc37e569cc5171cbebba873">Options</a>.<a class="code" href="classllvm_1_1TargetOptions.html#ad54fc81a4ef7ab96137a9b6e78fdf838">GuaranteedTailCallOpt</a>;</div><div class="line"><a name="l02735"></a><span class="lineno"> 2735</span>&#160;</div><div class="line"><a name="l02736"></a><span class="lineno"> 2736</span>&#160;    <span class="comment">// A sibling call is one where we&#39;re under the usual C ABI and not planning</span></div><div class="line"><a name="l02737"></a><span class="lineno"> 2737</span>&#160;    <span class="comment">// to change that but can still do a tail call:</span></div><div class="line"><a name="l02738"></a><span class="lineno"> 2738</span>&#160;    <span class="keywordflow">if</span> (!TailCallOpt &amp;&amp; IsTailCall)</div><div class="line"><a name="l02739"></a><span class="lineno"> 2739</span>&#160;      IsSibCall = <span class="keyword">true</span>;</div><div class="line"><a name="l02740"></a><span class="lineno"> 2740</span>&#160;</div><div class="line"><a name="l02741"></a><span class="lineno"> 2741</span>&#160;    <span class="keywordflow">if</span> (IsTailCall)</div><div class="line"><a name="l02742"></a><span class="lineno"> 2742</span>&#160;      ++NumTailCalls;</div><div class="line"><a name="l02743"></a><span class="lineno"> 2743</span>&#160;  }</div><div class="line"><a name="l02744"></a><span class="lineno"> 2744</span>&#160;</div><div class="line"><a name="l02745"></a><span class="lineno"> 2745</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div><div class="line"><a name="l02746"></a><span class="lineno"> 2746</span>&#160;</div><div class="line"><a name="l02747"></a><span class="lineno"> 2747</span>&#160;  <span class="comment">// Analyze operands of the call, assigning locations to each operand.</span></div><div class="line"><a name="l02748"></a><span class="lineno"> 2748</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;CCValAssign, 16&gt;</a> ArgLocs;</div><div class="line"><a name="l02749"></a><span class="lineno"> 2749</span>&#160;  <a class="code" href="classllvm_1_1CCState.html">CCState</a> CCInfo(CallConv, IsVarArg, MF, ArgLocs, *DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ae73894797c63cdacffa04bc100873df3">getContext</a>());</div><div class="line"><a name="l02750"></a><span class="lineno"> 2750</span>&#160;  <a class="code" href="namespacellvm.html#aa555cd3eb8141809d16bcfc45ccc3715">CCAssignFn</a> *AssignFn = <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#ac6c3ecb76f1a2b56378ea30a8f895979">CCAssignFnForCall</a>(CallConv, IsVarArg);</div><div class="line"><a name="l02751"></a><span class="lineno"> 2751</span>&#160;</div><div class="line"><a name="l02752"></a><span class="lineno"> 2752</span>&#160;  CCInfo.<a class="code" href="classllvm_1_1CCState.html#a919797ac95a1d84d08e4f43eedededa4">AnalyzeCallOperands</a>(Outs, AssignFn);</div><div class="line"><a name="l02753"></a><span class="lineno"> 2753</span>&#160;</div><div class="line"><a name="l02754"></a><span class="lineno"> 2754</span>&#160;  <span class="comment">// Get a count of how many bytes are to be pushed on the stack.</span></div><div class="line"><a name="l02755"></a><span class="lineno"> 2755</span>&#160;  <span class="keywordtype">unsigned</span> NumBytes = CCInfo.<a class="code" href="classllvm_1_1CCState.html#a60b2f72a3ca6f2c441a875c1c67f67c4">getNextStackOffset</a>();</div><div class="line"><a name="l02756"></a><span class="lineno"> 2756</span>&#160;</div><div class="line"><a name="l02757"></a><span class="lineno"> 2757</span>&#160;  <span class="keywordflow">if</span> (IsSibCall) {</div><div class="line"><a name="l02758"></a><span class="lineno"> 2758</span>&#160;    <span class="comment">// Since we&#39;re not changing the ABI to make this a tail call, the memory</span></div><div class="line"><a name="l02759"></a><span class="lineno"> 2759</span>&#160;    <span class="comment">// operands are already available in the caller&#39;s incoming argument space.</span></div><div class="line"><a name="l02760"></a><span class="lineno"> 2760</span>&#160;    NumBytes = 0;</div><div class="line"><a name="l02761"></a><span class="lineno"> 2761</span>&#160;  }</div><div class="line"><a name="l02762"></a><span class="lineno"> 2762</span>&#160;</div><div class="line"><a name="l02763"></a><span class="lineno"> 2763</span>&#160;  <span class="comment">// FPDiff is the byte offset of the call&#39;s argument area from the callee&#39;s.</span></div><div class="line"><a name="l02764"></a><span class="lineno"> 2764</span>&#160;  <span class="comment">// Stores to callee stack arguments will be placed in FixedStackSlots offset</span></div><div class="line"><a name="l02765"></a><span class="lineno"> 2765</span>&#160;  <span class="comment">// by this amount for a tail call. In a sibling call it must be 0 because the</span></div><div class="line"><a name="l02766"></a><span class="lineno"> 2766</span>&#160;  <span class="comment">// caller will deallocate the entire stack and the callee still expects its</span></div><div class="line"><a name="l02767"></a><span class="lineno"> 2767</span>&#160;  <span class="comment">// arguments to begin at SP+0. Completely unused for non-tail calls.</span></div><div class="line"><a name="l02768"></a><span class="lineno"> 2768</span>&#160;  int32_t FPDiff = 0;</div><div class="line"><a name="l02769"></a><span class="lineno"> 2769</span>&#160;  <a class="code" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;MFI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">getFrameInfo</a>();</div><div class="line"><a name="l02770"></a><span class="lineno"> 2770</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;std::pair&lt;unsigned, SDValue&gt;</a>, 8&gt; RegsToPass;</div><div class="line"><a name="l02771"></a><span class="lineno"> 2771</span>&#160;</div><div class="line"><a name="l02772"></a><span class="lineno"> 2772</span>&#160;  <span class="comment">// Adjust the stack pointer for the new arguments...</span></div><div class="line"><a name="l02773"></a><span class="lineno"> 2773</span>&#160;  <span class="comment">// These operations are automatically eliminated by the prolog/epilog pass</span></div><div class="line"><a name="l02774"></a><span class="lineno"> 2774</span>&#160;  <span class="keywordflow">if</span> (!IsSibCall) {</div><div class="line"><a name="l02775"></a><span class="lineno"> 2775</span>&#160;    Chain = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a9146909da2f666439a0a0a0a65e45100">getCALLSEQ_START</a>(Chain, 0, 0, DL);</div><div class="line"><a name="l02776"></a><span class="lineno"> 2776</span>&#160;</div><div class="line"><a name="l02777"></a><span class="lineno"> 2777</span>&#160;    <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;SDValue, 4&gt;</a> CopyFromChains;</div><div class="line"><a name="l02778"></a><span class="lineno"> 2778</span>&#160;</div><div class="line"><a name="l02779"></a><span class="lineno"> 2779</span>&#160;    <span class="comment">// In the HSA case, this should be an identity copy.</span></div><div class="line"><a name="l02780"></a><span class="lineno"> 2780</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> ScratchRSrcReg</div><div class="line"><a name="l02781"></a><span class="lineno"> 2781</span>&#160;      = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ac6cdd6e10185124f84da0c7b4878d495">getCopyFromReg</a>(Chain, DL, Info-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a705974ed9705792da912bb6aa9b6886e">getScratchRSrcReg</a>(), <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a4b321667ee9d821362ffabd3c24d17b1">MVT::v4i32</a>);</div><div class="line"><a name="l02782"></a><span class="lineno"> 2782</span>&#160;    RegsToPass.<a class="code" href="classllvm_1_1SmallVectorImpl.html#a396fcfee6914c76974b73c3d203da6a5">emplace_back</a>(AMDGPU::SGPR0_SGPR1_SGPR2_SGPR3, ScratchRSrcReg);</div><div class="line"><a name="l02783"></a><span class="lineno"> 2783</span>&#160;    CopyFromChains.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(ScratchRSrcReg.<a class="code" href="classllvm_1_1SDValue.html#a64932427432abeb61241e98bea167580">getValue</a>(1));</div><div class="line"><a name="l02784"></a><span class="lineno"> 2784</span>&#160;    Chain = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a70d3e07bad78e3a1d2ba86aa871b9501">getTokenFactor</a>(DL, CopyFromChains);</div><div class="line"><a name="l02785"></a><span class="lineno"> 2785</span>&#160;  }</div><div class="line"><a name="l02786"></a><span class="lineno"> 2786</span>&#160;</div><div class="line"><a name="l02787"></a><span class="lineno"> 2787</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;SDValue, 8&gt;</a> MemOpChains;</div><div class="line"><a name="l02788"></a><span class="lineno"> 2788</span>&#160;  <a class="code" href="classllvm_1_1MVT.html">MVT</a> PtrVT = <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>;</div><div class="line"><a name="l02789"></a><span class="lineno"> 2789</span>&#160;</div><div class="line"><a name="l02790"></a><span class="lineno"> 2790</span>&#160;  <span class="comment">// Walk the register/memloc assignments, inserting copies/loads.</span></div><div class="line"><a name="l02791"></a><span class="lineno"> 2791</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = ArgLocs.size(); i != <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++i) {</div><div class="line"><a name="l02792"></a><span class="lineno"> 2792</span>&#160;    <a class="code" href="classllvm_1_1CCValAssign.html">CCValAssign</a> &amp;VA = ArgLocs[i];</div><div class="line"><a name="l02793"></a><span class="lineno"> 2793</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Arg = OutVals[i];</div><div class="line"><a name="l02794"></a><span class="lineno"> 2794</span>&#160;</div><div class="line"><a name="l02795"></a><span class="lineno"> 2795</span>&#160;    <span class="comment">// Promote the value if needed.</span></div><div class="line"><a name="l02796"></a><span class="lineno"> 2796</span>&#160;    <span class="keywordflow">switch</span> (VA.<a class="code" href="classllvm_1_1CCValAssign.html#a2897ab064cc53e41f2b6ae3d69902abc">getLocInfo</a>()) {</div><div class="line"><a name="l02797"></a><span class="lineno"> 2797</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45a8b73d77b9e54663c2e80a48d0917dce1">CCValAssign::Full</a>:</div><div class="line"><a name="l02798"></a><span class="lineno"> 2798</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l02799"></a><span class="lineno"> 2799</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45a0f94adbbe71c94edaa533a25973bbffc">CCValAssign::BCvt</a>:</div><div class="line"><a name="l02800"></a><span class="lineno"> 2800</span>&#160;      Arg = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a>, DL, VA.<a class="code" href="classllvm_1_1CCValAssign.html#ab7c2e47e51795ce2f60500846109d5a7">getLocVT</a>(), <a class="code" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a>);</div><div class="line"><a name="l02801"></a><span class="lineno"> 2801</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l02802"></a><span class="lineno"> 2802</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45a807a4e133d7f743724d809a3f3875aa2">CCValAssign::ZExt</a>:</div><div class="line"><a name="l02803"></a><span class="lineno"> 2803</span>&#160;      Arg = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a93fdf85eff945f1a668b4915a051453e">ISD::ZERO_EXTEND</a>, DL, VA.<a class="code" href="classllvm_1_1CCValAssign.html#ab7c2e47e51795ce2f60500846109d5a7">getLocVT</a>(), <a class="code" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a>);</div><div class="line"><a name="l02804"></a><span class="lineno"> 2804</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l02805"></a><span class="lineno"> 2805</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45a7fd25972cdb14499949c7726499e0cb6">CCValAssign::SExt</a>:</div><div class="line"><a name="l02806"></a><span class="lineno"> 2806</span>&#160;      Arg = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a5183f3d72924bc7c77ba8d3f5de9f602">ISD::SIGN_EXTEND</a>, DL, VA.<a class="code" href="classllvm_1_1CCValAssign.html#ab7c2e47e51795ce2f60500846109d5a7">getLocVT</a>(), <a class="code" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a>);</div><div class="line"><a name="l02807"></a><span class="lineno"> 2807</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l02808"></a><span class="lineno"> 2808</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45acc07b91f72979f3e9b12c2e0c355db46">CCValAssign::AExt</a>:</div><div class="line"><a name="l02809"></a><span class="lineno"> 2809</span>&#160;      Arg = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a27d5d8ef82302b739ba3ca8be1a5513d">ISD::ANY_EXTEND</a>, DL, VA.<a class="code" href="classllvm_1_1CCValAssign.html#ab7c2e47e51795ce2f60500846109d5a7">getLocVT</a>(), <a class="code" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a>);</div><div class="line"><a name="l02810"></a><span class="lineno"> 2810</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l02811"></a><span class="lineno"> 2811</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45ac52f457c429c17250b13662a5ddd0c4a">CCValAssign::FPExt</a>:</div><div class="line"><a name="l02812"></a><span class="lineno"> 2812</span>&#160;      Arg = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aadfdefcb133a7f0262a05934aba8ce5d">ISD::FP_EXTEND</a>, DL, VA.<a class="code" href="classllvm_1_1CCValAssign.html#ab7c2e47e51795ce2f60500846109d5a7">getLocVT</a>(), <a class="code" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a>);</div><div class="line"><a name="l02813"></a><span class="lineno"> 2813</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l02814"></a><span class="lineno"> 2814</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l02815"></a><span class="lineno"> 2815</span>&#160;      <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unknown loc info!&quot;</span>);</div><div class="line"><a name="l02816"></a><span class="lineno"> 2816</span>&#160;    }</div><div class="line"><a name="l02817"></a><span class="lineno"> 2817</span>&#160;</div><div class="line"><a name="l02818"></a><span class="lineno"> 2818</span>&#160;    <span class="keywordflow">if</span> (VA.<a class="code" href="classllvm_1_1CCValAssign.html#a07dddcff2886a2b840f993f7ce17dd28">isRegLoc</a>()) {</div><div class="line"><a name="l02819"></a><span class="lineno"> 2819</span>&#160;      RegsToPass.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(std::make_pair(VA.<a class="code" href="classllvm_1_1CCValAssign.html#a17dbc2feaea84ef8d353095d6e618f29">getLocReg</a>(), <a class="code" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a>));</div><div class="line"><a name="l02820"></a><span class="lineno"> 2820</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l02821"></a><span class="lineno"> 2821</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(VA.<a class="code" href="classllvm_1_1CCValAssign.html#a5bb903a1b21cafe8f73ce95ed629882e">isMemLoc</a>());</div><div class="line"><a name="l02822"></a><span class="lineno"> 2822</span>&#160;</div><div class="line"><a name="l02823"></a><span class="lineno"> 2823</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> DstAddr;</div><div class="line"><a name="l02824"></a><span class="lineno"> 2824</span>&#160;      <a class="code" href="structllvm_1_1MachinePointerInfo.html">MachinePointerInfo</a> DstInfo;</div><div class="line"><a name="l02825"></a><span class="lineno"> 2825</span>&#160;</div><div class="line"><a name="l02826"></a><span class="lineno"> 2826</span>&#160;      <span class="keywordtype">unsigned</span> LocMemOffset = VA.<a class="code" href="classllvm_1_1CCValAssign.html#a12cee4c2b3d56608a5ab5c07143686b3">getLocMemOffset</a>();</div><div class="line"><a name="l02827"></a><span class="lineno"> 2827</span>&#160;      int32_t Offset = LocMemOffset;</div><div class="line"><a name="l02828"></a><span class="lineno"> 2828</span>&#160;</div><div class="line"><a name="l02829"></a><span class="lineno"> 2829</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> PtrOff = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(Offset, DL, PtrVT);</div><div class="line"><a name="l02830"></a><span class="lineno"> 2830</span>&#160;      <a class="code" href="structllvm_1_1MaybeAlign.html">MaybeAlign</a> Alignment;</div><div class="line"><a name="l02831"></a><span class="lineno"> 2831</span>&#160;</div><div class="line"><a name="l02832"></a><span class="lineno"> 2832</span>&#160;      <span class="keywordflow">if</span> (IsTailCall) {</div><div class="line"><a name="l02833"></a><span class="lineno"> 2833</span>&#160;        <a class="code" href="structllvm_1_1ISD_1_1ArgFlagsTy.html">ISD::ArgFlagsTy</a> Flags = Outs[i].Flags;</div><div class="line"><a name="l02834"></a><span class="lineno"> 2834</span>&#160;        <span class="keywordtype">unsigned</span> OpSize = Flags.<a class="code" href="structllvm_1_1ISD_1_1ArgFlagsTy.html#abaf9cc57d53cc8554954965b74037ad3">isByVal</a>() ?</div><div class="line"><a name="l02835"></a><span class="lineno"> 2835</span>&#160;          Flags.<a class="code" href="structllvm_1_1ISD_1_1ArgFlagsTy.html#ab366d3f0cbcf25efa33e8406c851be4f">getByValSize</a>() : VA.<a class="code" href="classllvm_1_1CCValAssign.html#a5972ab02a98f9b5ce46e7f55fd711982">getValVT</a>().<a class="code" href="classllvm_1_1MVT.html#ab8e1af73424a59a00656c9ffd505c03f">getStoreSize</a>();</div><div class="line"><a name="l02836"></a><span class="lineno"> 2836</span>&#160;</div><div class="line"><a name="l02837"></a><span class="lineno"> 2837</span>&#160;        <span class="comment">// FIXME: We can have better than the minimum byval required alignment.</span></div><div class="line"><a name="l02838"></a><span class="lineno"> 2838</span>&#160;        Alignment =</div><div class="line"><a name="l02839"></a><span class="lineno"> 2839</span>&#160;            Flags.<a class="code" href="structllvm_1_1ISD_1_1ArgFlagsTy.html#abaf9cc57d53cc8554954965b74037ad3">isByVal</a>()</div><div class="line"><a name="l02840"></a><span class="lineno"> 2840</span>&#160;                ? <a class="code" href="structllvm_1_1MaybeAlign.html">MaybeAlign</a>(Flags.<a class="code" href="structllvm_1_1ISD_1_1ArgFlagsTy.html#ac8d62ab64c6557893e5ae27e5cfcd5ea">getByValAlign</a>())</div><div class="line"><a name="l02841"></a><span class="lineno"> 2841</span>&#160;                : <a class="code" href="namespacellvm.html#ad0241b50af82647f42e9af8876138b24">commonAlignment</a>(Subtarget-&gt;<a class="code" href="classllvm_1_1GCNSubtarget.html#a3bcaef9c28343b5c427f24079ac6fcdf">getStackAlignment</a>(), <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>);</div><div class="line"><a name="l02842"></a><span class="lineno"> 2842</span>&#160;</div><div class="line"><a name="l02843"></a><span class="lineno"> 2843</span>&#160;        Offset = Offset + FPDiff;</div><div class="line"><a name="l02844"></a><span class="lineno"> 2844</span>&#160;        <span class="keywordtype">int</span> FI = MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#a03cf34252938b54f7e86c736f9fd7dc1">CreateFixedObject</a>(OpSize, Offset, <span class="keyword">true</span>);</div><div class="line"><a name="l02845"></a><span class="lineno"> 2845</span>&#160;</div><div class="line"><a name="l02846"></a><span class="lineno"> 2846</span>&#160;        DstAddr = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#acb59cbd8f4a8c1cf820b2b540aebdac1">getFrameIndex</a>(FI, PtrVT);</div><div class="line"><a name="l02847"></a><span class="lineno"> 2847</span>&#160;        DstInfo = <a class="code" href="structllvm_1_1MachinePointerInfo.html#ad8ce1aee13dbdcc05d20284a30e83170">MachinePointerInfo::getFixedStack</a>(MF, FI);</div><div class="line"><a name="l02848"></a><span class="lineno"> 2848</span>&#160;</div><div class="line"><a name="l02849"></a><span class="lineno"> 2849</span>&#160;        <span class="comment">// Make sure any stack arguments overlapping with where we&#39;re storing</span></div><div class="line"><a name="l02850"></a><span class="lineno"> 2850</span>&#160;        <span class="comment">// are loaded before this eventual operation. Otherwise they&#39;ll be</span></div><div class="line"><a name="l02851"></a><span class="lineno"> 2851</span>&#160;        <span class="comment">// clobbered.</span></div><div class="line"><a name="l02852"></a><span class="lineno"> 2852</span>&#160;</div><div class="line"><a name="l02853"></a><span class="lineno"> 2853</span>&#160;        <span class="comment">// FIXME: Why is this really necessary? This seems to just result in a</span></div><div class="line"><a name="l02854"></a><span class="lineno"> 2854</span>&#160;        <span class="comment">// lot of code to copy the stack and write them back to the same</span></div><div class="line"><a name="l02855"></a><span class="lineno"> 2855</span>&#160;        <span class="comment">// locations, which are supposed to be immutable?</span></div><div class="line"><a name="l02856"></a><span class="lineno"> 2856</span>&#160;        Chain = <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a5275881bd107ea2567bbcc6170773d4a">addTokenForArgument</a>(Chain, DAG, MFI, FI);</div><div class="line"><a name="l02857"></a><span class="lineno"> 2857</span>&#160;      } <span class="keywordflow">else</span> {</div><div class="line"><a name="l02858"></a><span class="lineno"> 2858</span>&#160;        DstAddr = PtrOff;</div><div class="line"><a name="l02859"></a><span class="lineno"> 2859</span>&#160;        DstInfo = <a class="code" href="structllvm_1_1MachinePointerInfo.html#a2f877286c09d06ac6b9c5534736433d9">MachinePointerInfo::getStack</a>(MF, LocMemOffset);</div><div class="line"><a name="l02860"></a><span class="lineno"> 2860</span>&#160;        Alignment =</div><div class="line"><a name="l02861"></a><span class="lineno"> 2861</span>&#160;            <a class="code" href="namespacellvm.html#ad0241b50af82647f42e9af8876138b24">commonAlignment</a>(Subtarget-&gt;<a class="code" href="classllvm_1_1GCNSubtarget.html#a3bcaef9c28343b5c427f24079ac6fcdf">getStackAlignment</a>(), LocMemOffset);</div><div class="line"><a name="l02862"></a><span class="lineno"> 2862</span>&#160;      }</div><div class="line"><a name="l02863"></a><span class="lineno"> 2863</span>&#160;</div><div class="line"><a name="l02864"></a><span class="lineno"> 2864</span>&#160;      <span class="keywordflow">if</span> (Outs[i].Flags.isByVal()) {</div><div class="line"><a name="l02865"></a><span class="lineno"> 2865</span>&#160;        <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SizeNode =</div><div class="line"><a name="l02866"></a><span class="lineno"> 2866</span>&#160;            DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(Outs[i].Flags.getByValSize(), DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l02867"></a><span class="lineno"> 2867</span>&#160;        <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Cpy = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a0b9a26475bec4ea25d108f61327036c8">getMemcpy</a>(</div><div class="line"><a name="l02868"></a><span class="lineno"> 2868</span>&#160;            Chain, DL, DstAddr, Arg, SizeNode, Outs[i].Flags.getByValAlign(),</div><div class="line"><a name="l02869"></a><span class="lineno"> 2869</span>&#160;            <span class="comment">/*isVol = */</span> <span class="keyword">false</span>, <span class="comment">/*AlwaysInline = */</span> <span class="keyword">true</span>,</div><div class="line"><a name="l02870"></a><span class="lineno"> 2870</span>&#160;            <span class="comment">/*isTailCall = */</span> <span class="keyword">false</span>, DstInfo,</div><div class="line"><a name="l02871"></a><span class="lineno"> 2871</span>&#160;            <a class="code" href="structllvm_1_1MachinePointerInfo.html">MachinePointerInfo</a>(<a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6ad90d5742fc1499c31c72fb2aae66b306">AMDGPUAS::PRIVATE_ADDRESS</a>));</div><div class="line"><a name="l02872"></a><span class="lineno"> 2872</span>&#160;</div><div class="line"><a name="l02873"></a><span class="lineno"> 2873</span>&#160;        MemOpChains.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(Cpy);</div><div class="line"><a name="l02874"></a><span class="lineno"> 2874</span>&#160;      } <span class="keywordflow">else</span> {</div><div class="line"><a name="l02875"></a><span class="lineno"> 2875</span>&#160;        <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1SPII.html#abc7720a71ecbcab71e6d57d909041c24a36b3dd3b84fde3f8494a9b18af131856">Store</a> = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#acf5d1c40abe4982609f6e3818c60589c">getStore</a>(Chain, DL, Arg, DstAddr, DstInfo,</div><div class="line"><a name="l02876"></a><span class="lineno"> 2876</span>&#160;                                     Alignment ? Alignment-&gt;value() : 0);</div><div class="line"><a name="l02877"></a><span class="lineno"> 2877</span>&#160;        MemOpChains.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(Store);</div><div class="line"><a name="l02878"></a><span class="lineno"> 2878</span>&#160;      }</div><div class="line"><a name="l02879"></a><span class="lineno"> 2879</span>&#160;    }</div><div class="line"><a name="l02880"></a><span class="lineno"> 2880</span>&#160;  }</div><div class="line"><a name="l02881"></a><span class="lineno"> 2881</span>&#160;</div><div class="line"><a name="l02882"></a><span class="lineno"> 2882</span>&#160;  <span class="comment">// Copy special input registers after user input arguments.</span></div><div class="line"><a name="l02883"></a><span class="lineno"> 2883</span>&#160;  <a class="code" href="classllvm_1_1SITargetLowering.html#a718142064cb4d438b13c1519972b16a3">passSpecialInputs</a>(CLI, CCInfo, *Info, RegsToPass, MemOpChains, Chain);</div><div class="line"><a name="l02884"></a><span class="lineno"> 2884</span>&#160;</div><div class="line"><a name="l02885"></a><span class="lineno"> 2885</span>&#160;  <span class="keywordflow">if</span> (!MemOpChains.<a class="code" href="classllvm_1_1SmallVectorBase.html#a495b11cf3890ab746d76ef2881f79041">empty</a>())</div><div class="line"><a name="l02886"></a><span class="lineno"> 2886</span>&#160;    Chain = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad469508535ce2082a1ab1f0e429187b8">ISD::TokenFactor</a>, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>, MemOpChains);</div><div class="line"><a name="l02887"></a><span class="lineno"> 2887</span>&#160;</div><div class="line"><a name="l02888"></a><span class="lineno"> 2888</span>&#160;  <span class="comment">// Build a sequence of copy-to-reg nodes chained together with token chain</span></div><div class="line"><a name="l02889"></a><span class="lineno"> 2889</span>&#160;  <span class="comment">// and flag operands which copy the outgoing args into the appropriate regs.</span></div><div class="line"><a name="l02890"></a><span class="lineno"> 2890</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> InFlag;</div><div class="line"><a name="l02891"></a><span class="lineno"> 2891</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;RegToPass : RegsToPass) {</div><div class="line"><a name="l02892"></a><span class="lineno"> 2892</span>&#160;    Chain = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aaf07395614bda08ad0b4d3d1d401ca7e">getCopyToReg</a>(Chain, DL, RegToPass.first,</div><div class="line"><a name="l02893"></a><span class="lineno"> 2893</span>&#160;                             RegToPass.second, InFlag);</div><div class="line"><a name="l02894"></a><span class="lineno"> 2894</span>&#160;    InFlag = Chain.<a class="code" href="classllvm_1_1SDValue.html#a64932427432abeb61241e98bea167580">getValue</a>(1);</div><div class="line"><a name="l02895"></a><span class="lineno"> 2895</span>&#160;  }</div><div class="line"><a name="l02896"></a><span class="lineno"> 2896</span>&#160;</div><div class="line"><a name="l02897"></a><span class="lineno"> 2897</span>&#160;</div><div class="line"><a name="l02898"></a><span class="lineno"> 2898</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> PhysReturnAddrReg;</div><div class="line"><a name="l02899"></a><span class="lineno"> 2899</span>&#160;  <span class="keywordflow">if</span> (IsTailCall) {</div><div class="line"><a name="l02900"></a><span class="lineno"> 2900</span>&#160;    <span class="comment">// Since the return is being combined with the call, we need to pass on the</span></div><div class="line"><a name="l02901"></a><span class="lineno"> 2901</span>&#160;    <span class="comment">// return address.</span></div><div class="line"><a name="l02902"></a><span class="lineno"> 2902</span>&#160;</div><div class="line"><a name="l02903"></a><span class="lineno"> 2903</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = <a class="code" href="classllvm_1_1SITargetLowering.html#a24ad06f18143b455e48074549d2e7e3e">getSubtarget</a>()-&gt;<a class="code" href="classllvm_1_1GCNSubtarget.html#a95d2929d1a7c8c66554f0b44b153b573">getRegisterInfo</a>();</div><div class="line"><a name="l02904"></a><span class="lineno"> 2904</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> ReturnAddrReg = <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#ac0c4ae07ac6d74f8f7b4e8f8a04f4bd5">CreateLiveInRegister</a>(</div><div class="line"><a name="l02905"></a><span class="lineno"> 2905</span>&#160;      DAG, &amp;AMDGPU::SReg_64RegClass, TRI-&gt;<a class="code" href="classllvm_1_1SIRegisterInfo.html#a1509d958f5ec2cd7eb93e0ee89d1537f">getReturnAddressReg</a>(MF), <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>);</div><div class="line"><a name="l02906"></a><span class="lineno"> 2906</span>&#160;</div><div class="line"><a name="l02907"></a><span class="lineno"> 2907</span>&#160;    PhysReturnAddrReg = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a9268086dd9d1ba4e60cfe872dde5c173">getRegister</a>(TRI-&gt;<a class="code" href="classllvm_1_1SIRegisterInfo.html#a1509d958f5ec2cd7eb93e0ee89d1537f">getReturnAddressReg</a>(MF),</div><div class="line"><a name="l02908"></a><span class="lineno"> 2908</span>&#160;                                        <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>);</div><div class="line"><a name="l02909"></a><span class="lineno"> 2909</span>&#160;    Chain = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aaf07395614bda08ad0b4d3d1d401ca7e">getCopyToReg</a>(Chain, DL, PhysReturnAddrReg, ReturnAddrReg, InFlag);</div><div class="line"><a name="l02910"></a><span class="lineno"> 2910</span>&#160;    InFlag = Chain.<a class="code" href="classllvm_1_1SDValue.html#a64932427432abeb61241e98bea167580">getValue</a>(1);</div><div class="line"><a name="l02911"></a><span class="lineno"> 2911</span>&#160;  }</div><div class="line"><a name="l02912"></a><span class="lineno"> 2912</span>&#160;</div><div class="line"><a name="l02913"></a><span class="lineno"> 2913</span>&#160;  <span class="comment">// We don&#39;t usually want to end the call-sequence here because we would tidy</span></div><div class="line"><a name="l02914"></a><span class="lineno"> 2914</span>&#160;  <span class="comment">// the frame up *after* the call, however in the ABI-changing tail-call case</span></div><div class="line"><a name="l02915"></a><span class="lineno"> 2915</span>&#160;  <span class="comment">// we&#39;ve carefully laid out the parameters so that when sp is reset they&#39;ll be</span></div><div class="line"><a name="l02916"></a><span class="lineno"> 2916</span>&#160;  <span class="comment">// in the correct location.</span></div><div class="line"><a name="l02917"></a><span class="lineno"> 2917</span>&#160;  <span class="keywordflow">if</span> (IsTailCall &amp;&amp; !IsSibCall) {</div><div class="line"><a name="l02918"></a><span class="lineno"> 2918</span>&#160;    Chain = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a5b631ac3ef73be923372fb2fb1de405e">getCALLSEQ_END</a>(Chain,</div><div class="line"><a name="l02919"></a><span class="lineno"> 2919</span>&#160;                               DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(NumBytes, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>),</div><div class="line"><a name="l02920"></a><span class="lineno"> 2920</span>&#160;                               DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(0, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>),</div><div class="line"><a name="l02921"></a><span class="lineno"> 2921</span>&#160;                               InFlag, DL);</div><div class="line"><a name="l02922"></a><span class="lineno"> 2922</span>&#160;    InFlag = Chain.<a class="code" href="classllvm_1_1SDValue.html#a64932427432abeb61241e98bea167580">getValue</a>(1);</div><div class="line"><a name="l02923"></a><span class="lineno"> 2923</span>&#160;  }</div><div class="line"><a name="l02924"></a><span class="lineno"> 2924</span>&#160;</div><div class="line"><a name="l02925"></a><span class="lineno"> 2925</span>&#160;  std::vector&lt;SDValue&gt; Ops;</div><div class="line"><a name="l02926"></a><span class="lineno"> 2926</span>&#160;  Ops.push_back(Chain);</div><div class="line"><a name="l02927"></a><span class="lineno"> 2927</span>&#160;  Ops.push_back(Callee);</div><div class="line"><a name="l02928"></a><span class="lineno"> 2928</span>&#160;  <span class="comment">// Add a redundant copy of the callee global which will not be legalized, as</span></div><div class="line"><a name="l02929"></a><span class="lineno"> 2929</span>&#160;  <span class="comment">// we need direct access to the callee later.</span></div><div class="line"><a name="l02930"></a><span class="lineno"> 2930</span>&#160;  <a class="code" href="classllvm_1_1GlobalAddressSDNode.html">GlobalAddressSDNode</a> *GSD = cast&lt;GlobalAddressSDNode&gt;(Callee);</div><div class="line"><a name="l02931"></a><span class="lineno"> 2931</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1GlobalValue.html">GlobalValue</a> *GV = GSD-&gt;<a class="code" href="classllvm_1_1GlobalAddressSDNode.html#a0622a72b15dee45d1694b152ccb7f15b">getGlobal</a>();</div><div class="line"><a name="l02932"></a><span class="lineno"> 2932</span>&#160;  Ops.push_back(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a05c0ae3eb411a8c53a6ce48b66c0d3f8">getTargetGlobalAddress</a>(GV, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>));</div><div class="line"><a name="l02933"></a><span class="lineno"> 2933</span>&#160;</div><div class="line"><a name="l02934"></a><span class="lineno"> 2934</span>&#160;  <span class="keywordflow">if</span> (IsTailCall) {</div><div class="line"><a name="l02935"></a><span class="lineno"> 2935</span>&#160;    <span class="comment">// Each tail call may have to adjust the stack by a different amount, so</span></div><div class="line"><a name="l02936"></a><span class="lineno"> 2936</span>&#160;    <span class="comment">// this information must travel along with the operation for eventual</span></div><div class="line"><a name="l02937"></a><span class="lineno"> 2937</span>&#160;    <span class="comment">// consumption by emitEpilogue.</span></div><div class="line"><a name="l02938"></a><span class="lineno"> 2938</span>&#160;    Ops.push_back(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(FPDiff, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>));</div><div class="line"><a name="l02939"></a><span class="lineno"> 2939</span>&#160;</div><div class="line"><a name="l02940"></a><span class="lineno"> 2940</span>&#160;    Ops.push_back(PhysReturnAddrReg);</div><div class="line"><a name="l02941"></a><span class="lineno"> 2941</span>&#160;  }</div><div class="line"><a name="l02942"></a><span class="lineno"> 2942</span>&#160;</div><div class="line"><a name="l02943"></a><span class="lineno"> 2943</span>&#160;  <span class="comment">// Add argument registers to the end of the list so that they are known live</span></div><div class="line"><a name="l02944"></a><span class="lineno"> 2944</span>&#160;  <span class="comment">// into the call.</span></div><div class="line"><a name="l02945"></a><span class="lineno"> 2945</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;RegToPass : RegsToPass) {</div><div class="line"><a name="l02946"></a><span class="lineno"> 2946</span>&#160;    Ops.push_back(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a9268086dd9d1ba4e60cfe872dde5c173">getRegister</a>(RegToPass.first,</div><div class="line"><a name="l02947"></a><span class="lineno"> 2947</span>&#160;                                  RegToPass.second.getValueType()));</div><div class="line"><a name="l02948"></a><span class="lineno"> 2948</span>&#160;  }</div><div class="line"><a name="l02949"></a><span class="lineno"> 2949</span>&#160;</div><div class="line"><a name="l02950"></a><span class="lineno"> 2950</span>&#160;  <span class="comment">// Add a register mask operand representing the call-preserved registers.</span></div><div class="line"><a name="l02951"></a><span class="lineno"> 2951</span>&#160;</div><div class="line"><a name="l02952"></a><span class="lineno"> 2952</span>&#160;  <span class="keyword">auto</span> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a>*<span class="keyword">&gt;</span>(Subtarget-&gt;<a class="code" href="classllvm_1_1GCNSubtarget.html#a95d2929d1a7c8c66554f0b44b153b573">getRegisterInfo</a>());</div><div class="line"><a name="l02953"></a><span class="lineno"> 2953</span>&#160;  <span class="keyword">const</span> <a class="code" href="classuint32__t.html">uint32_t</a> *<a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a> = <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;getCallPreservedMask(MF, CallConv);</div><div class="line"><a name="l02954"></a><span class="lineno"> 2954</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Mask &amp;&amp; <span class="stringliteral">&quot;Missing call preserved mask for calling convention&quot;</span>);</div><div class="line"><a name="l02955"></a><span class="lineno"> 2955</span>&#160;  Ops.push_back(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#acfe1250a2214797a59c6457dd2180df9">getRegisterMask</a>(Mask));</div><div class="line"><a name="l02956"></a><span class="lineno"> 2956</span>&#160;</div><div class="line"><a name="l02957"></a><span class="lineno"> 2957</span>&#160;  <span class="keywordflow">if</span> (InFlag.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>())</div><div class="line"><a name="l02958"></a><span class="lineno"> 2958</span>&#160;    Ops.push_back(InFlag);</div><div class="line"><a name="l02959"></a><span class="lineno"> 2959</span>&#160;</div><div class="line"><a name="l02960"></a><span class="lineno"> 2960</span>&#160;  <a class="code" href="structllvm_1_1SDVTList.html">SDVTList</a> NodeTys = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a196c23d6cb4d768d037970f1f35bbf66">getVTList</a>(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a59a1908cf136662bcfdc11ed49515ca9">MVT::Glue</a>);</div><div class="line"><a name="l02961"></a><span class="lineno"> 2961</span>&#160;</div><div class="line"><a name="l02962"></a><span class="lineno"> 2962</span>&#160;  <span class="comment">// If we&#39;re doing a tall call, use a TC_RETURN here rather than an</span></div><div class="line"><a name="l02963"></a><span class="lineno"> 2963</span>&#160;  <span class="comment">// actual call instruction.</span></div><div class="line"><a name="l02964"></a><span class="lineno"> 2964</span>&#160;  <span class="keywordflow">if</span> (IsTailCall) {</div><div class="line"><a name="l02965"></a><span class="lineno"> 2965</span>&#160;    MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#a004532fb45877d609a740cf1446951d7">setHasTailCall</a>();</div><div class="line"><a name="l02966"></a><span class="lineno"> 2966</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea94ca5748ef974a95fe92f90774617d92">AMDGPUISD::TC_RETURN</a>, DL, NodeTys, Ops);</div><div class="line"><a name="l02967"></a><span class="lineno"> 2967</span>&#160;  }</div><div class="line"><a name="l02968"></a><span class="lineno"> 2968</span>&#160;</div><div class="line"><a name="l02969"></a><span class="lineno"> 2969</span>&#160;  <span class="comment">// Returns a chain and a flag for retval copy to use.</span></div><div class="line"><a name="l02970"></a><span class="lineno"> 2970</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Call = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea73af676f5d9efdc09939270c55edff90">AMDGPUISD::CALL</a>, DL, NodeTys, Ops);</div><div class="line"><a name="l02971"></a><span class="lineno"> 2971</span>&#160;  Chain = Call.<a class="code" href="classllvm_1_1SDValue.html#a64932427432abeb61241e98bea167580">getValue</a>(0);</div><div class="line"><a name="l02972"></a><span class="lineno"> 2972</span>&#160;  InFlag = Call.<a class="code" href="classllvm_1_1SDValue.html#a64932427432abeb61241e98bea167580">getValue</a>(1);</div><div class="line"><a name="l02973"></a><span class="lineno"> 2973</span>&#160;</div><div class="line"><a name="l02974"></a><span class="lineno"> 2974</span>&#160;  uint64_t CalleePopBytes = NumBytes;</div><div class="line"><a name="l02975"></a><span class="lineno"> 2975</span>&#160;  Chain = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a5b631ac3ef73be923372fb2fb1de405e">getCALLSEQ_END</a>(Chain, DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(0, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>),</div><div class="line"><a name="l02976"></a><span class="lineno"> 2976</span>&#160;                             DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(CalleePopBytes, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>),</div><div class="line"><a name="l02977"></a><span class="lineno"> 2977</span>&#160;                             InFlag, DL);</div><div class="line"><a name="l02978"></a><span class="lineno"> 2978</span>&#160;  <span class="keywordflow">if</span> (!Ins.<a class="code" href="classllvm_1_1SmallVectorBase.html#a495b11cf3890ab746d76ef2881f79041">empty</a>())</div><div class="line"><a name="l02979"></a><span class="lineno"> 2979</span>&#160;    InFlag = Chain.<a class="code" href="classllvm_1_1SDValue.html#a64932427432abeb61241e98bea167580">getValue</a>(1);</div><div class="line"><a name="l02980"></a><span class="lineno"> 2980</span>&#160;</div><div class="line"><a name="l02981"></a><span class="lineno"> 2981</span>&#160;  <span class="comment">// Handle result values, copying them out of physregs into vregs that we</span></div><div class="line"><a name="l02982"></a><span class="lineno"> 2982</span>&#160;  <span class="comment">// return.</span></div><div class="line"><a name="l02983"></a><span class="lineno"> 2983</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SITargetLowering.html#a0a25ae4ea692ba36dd37aa3e6db06245">LowerCallResult</a>(Chain, InFlag, CallConv, IsVarArg, Ins, DL, DAG,</div><div class="line"><a name="l02984"></a><span class="lineno"> 2984</span>&#160;                         InVals, IsThisReturn,</div><div class="line"><a name="l02985"></a><span class="lineno"> 2985</span>&#160;                         IsThisReturn ? OutVals[0] : <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>());</div><div class="line"><a name="l02986"></a><span class="lineno"> 2986</span>&#160;}</div><div class="line"><a name="l02987"></a><span class="lineno"> 2987</span>&#160;</div><div class="line"><a name="l02988"></a><span class="lineno"><a class="line" href="classllvm_1_1SITargetLowering.html#a697cb1debe6ad1be7e59990072185844"> 2988</a></span>&#160;<a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="classllvm_1_1SITargetLowering.html#a697cb1debe6ad1be7e59990072185844">SITargetLowering::getRegisterByName</a>(<span class="keyword">const</span> <span class="keywordtype">char</span>* RegName, <a class="code" href="classllvm_1_1LLT.html">LLT</a> VT,</div><div class="line"><a name="l02989"></a><span class="lineno"> 2989</span>&#160;                                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div><div class="line"><a name="l02990"></a><span class="lineno"> 2990</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = <a class="code" href="classllvm_1_1StringSwitch.html">StringSwitch&lt;Register&gt;</a>(RegName)</div><div class="line"><a name="l02991"></a><span class="lineno"> 2991</span>&#160;    .Case(<span class="stringliteral">&quot;m0&quot;</span>, AMDGPU::M0)</div><div class="line"><a name="l02992"></a><span class="lineno"> 2992</span>&#160;    .<a class="code" href="classllvm_1_1StringSwitch.html#a2ae03c6da16f46a816d2cb1720603882">Case</a>(<span class="stringliteral">&quot;exec&quot;</span>, AMDGPU::EXEC)</div><div class="line"><a name="l02993"></a><span class="lineno"> 2993</span>&#160;    .<a class="code" href="classllvm_1_1StringSwitch.html#a2ae03c6da16f46a816d2cb1720603882">Case</a>(<span class="stringliteral">&quot;exec_lo&quot;</span>, AMDGPU::EXEC_LO)</div><div class="line"><a name="l02994"></a><span class="lineno"> 2994</span>&#160;    .<a class="code" href="classllvm_1_1StringSwitch.html#a2ae03c6da16f46a816d2cb1720603882">Case</a>(<span class="stringliteral">&quot;exec_hi&quot;</span>, AMDGPU::EXEC_HI)</div><div class="line"><a name="l02995"></a><span class="lineno"> 2995</span>&#160;    .<a class="code" href="classllvm_1_1StringSwitch.html#a2ae03c6da16f46a816d2cb1720603882">Case</a>(<span class="stringliteral">&quot;flat_scratch&quot;</span>, AMDGPU::FLAT_SCR)</div><div class="line"><a name="l02996"></a><span class="lineno"> 2996</span>&#160;    .<a class="code" href="classllvm_1_1StringSwitch.html#a2ae03c6da16f46a816d2cb1720603882">Case</a>(<span class="stringliteral">&quot;flat_scratch_lo&quot;</span>, AMDGPU::FLAT_SCR_LO)</div><div class="line"><a name="l02997"></a><span class="lineno"> 2997</span>&#160;    .<a class="code" href="classllvm_1_1StringSwitch.html#a2ae03c6da16f46a816d2cb1720603882">Case</a>(<span class="stringliteral">&quot;flat_scratch_hi&quot;</span>, AMDGPU::FLAT_SCR_HI)</div><div class="line"><a name="l02998"></a><span class="lineno"> 2998</span>&#160;    .<a class="code" href="classllvm_1_1StringSwitch.html#a0f77f8a7b34e705d79d2de8740516fe1">Default</a>(<a class="code" href="Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a>());</div><div class="line"><a name="l02999"></a><span class="lineno"> 2999</span>&#160;</div><div class="line"><a name="l03000"></a><span class="lineno"> 3000</span>&#160;  <span class="keywordflow">if</span> (Reg == AMDGPU::NoRegister) {</div><div class="line"><a name="l03001"></a><span class="lineno"> 3001</span>&#160;    <a class="code" href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">report_fatal_error</a>(<a class="code" href="classllvm_1_1Twine.html">Twine</a>(<span class="stringliteral">&quot;invalid register name \&quot;&quot;</span></div><div class="line"><a name="l03002"></a><span class="lineno"> 3002</span>&#160;                             + <a class="code" href="classllvm_1_1StringRef.html">StringRef</a>(RegName)  + <span class="stringliteral">&quot;\&quot;.&quot;</span>));</div><div class="line"><a name="l03003"></a><span class="lineno"> 3003</span>&#160;</div><div class="line"><a name="l03004"></a><span class="lineno"> 3004</span>&#160;  }</div><div class="line"><a name="l03005"></a><span class="lineno"> 3005</span>&#160;</div><div class="line"><a name="l03006"></a><span class="lineno"> 3006</span>&#160;  <span class="keywordflow">if</span> (!Subtarget-&gt;<a class="code" href="classllvm_1_1GCNSubtarget.html#a4730d588468e16e01a6a2c475043c511">hasFlatScrRegister</a>() &amp;&amp;</div><div class="line"><a name="l03007"></a><span class="lineno"> 3007</span>&#160;       Subtarget-&gt;<a class="code" href="classllvm_1_1GCNSubtarget.html#a95d2929d1a7c8c66554f0b44b153b573">getRegisterInfo</a>()-&gt;regsOverlap(Reg, AMDGPU::FLAT_SCR)) {</div><div class="line"><a name="l03008"></a><span class="lineno"> 3008</span>&#160;    <a class="code" href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">report_fatal_error</a>(<a class="code" href="classllvm_1_1Twine.html">Twine</a>(<span class="stringliteral">&quot;invalid register \&quot;&quot;</span></div><div class="line"><a name="l03009"></a><span class="lineno"> 3009</span>&#160;                             + <a class="code" href="classllvm_1_1StringRef.html">StringRef</a>(RegName)  + <span class="stringliteral">&quot;\&quot; for subtarget.&quot;</span>));</div><div class="line"><a name="l03010"></a><span class="lineno"> 3010</span>&#160;  }</div><div class="line"><a name="l03011"></a><span class="lineno"> 3011</span>&#160;</div><div class="line"><a name="l03012"></a><span class="lineno"> 3012</span>&#160;  <span class="keywordflow">switch</span> (Reg) {</div><div class="line"><a name="l03013"></a><span class="lineno"> 3013</span>&#160;  <span class="keywordflow">case</span> AMDGPU::M0:</div><div class="line"><a name="l03014"></a><span class="lineno"> 3014</span>&#160;  <span class="keywordflow">case</span> AMDGPU::EXEC_LO:</div><div class="line"><a name="l03015"></a><span class="lineno"> 3015</span>&#160;  <span class="keywordflow">case</span> AMDGPU::EXEC_HI:</div><div class="line"><a name="l03016"></a><span class="lineno"> 3016</span>&#160;  <span class="keywordflow">case</span> AMDGPU::FLAT_SCR_LO:</div><div class="line"><a name="l03017"></a><span class="lineno"> 3017</span>&#160;  <span class="keywordflow">case</span> AMDGPU::FLAT_SCR_HI:</div><div class="line"><a name="l03018"></a><span class="lineno"> 3018</span>&#160;    <span class="keywordflow">if</span> (VT.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() == 32)</div><div class="line"><a name="l03019"></a><span class="lineno"> 3019</span>&#160;      <span class="keywordflow">return</span> Reg;</div><div class="line"><a name="l03020"></a><span class="lineno"> 3020</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l03021"></a><span class="lineno"> 3021</span>&#160;  <span class="keywordflow">case</span> AMDGPU::EXEC:</div><div class="line"><a name="l03022"></a><span class="lineno"> 3022</span>&#160;  <span class="keywordflow">case</span> AMDGPU::FLAT_SCR:</div><div class="line"><a name="l03023"></a><span class="lineno"> 3023</span>&#160;    <span class="keywordflow">if</span> (VT.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() == 64)</div><div class="line"><a name="l03024"></a><span class="lineno"> 3024</span>&#160;      <span class="keywordflow">return</span> Reg;</div><div class="line"><a name="l03025"></a><span class="lineno"> 3025</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l03026"></a><span class="lineno"> 3026</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l03027"></a><span class="lineno"> 3027</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;missing register type checking&quot;</span>);</div><div class="line"><a name="l03028"></a><span class="lineno"> 3028</span>&#160;  }</div><div class="line"><a name="l03029"></a><span class="lineno"> 3029</span>&#160;</div><div class="line"><a name="l03030"></a><span class="lineno"> 3030</span>&#160;  <a class="code" href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">report_fatal_error</a>(<a class="code" href="classllvm_1_1Twine.html">Twine</a>(<span class="stringliteral">&quot;invalid type for register \&quot;&quot;</span></div><div class="line"><a name="l03031"></a><span class="lineno"> 3031</span>&#160;                           + <a class="code" href="classllvm_1_1StringRef.html">StringRef</a>(RegName) + <span class="stringliteral">&quot;\&quot;.&quot;</span>));</div><div class="line"><a name="l03032"></a><span class="lineno"> 3032</span>&#160;}</div><div class="line"><a name="l03033"></a><span class="lineno"> 3033</span>&#160;</div><div class="line"><a name="l03034"></a><span class="lineno"> 3034</span>&#160;<span class="comment">// If kill is not the last instruction, split the block so kill is always a</span></div><div class="line"><a name="l03035"></a><span class="lineno"> 3035</span>&#160;<span class="comment">// proper terminator.</span></div><div class="line"><a name="l03036"></a><span class="lineno"><a class="line" href="classllvm_1_1SITargetLowering.html#a8b55d1aa92c4d9f17904aa2c9d7c79a3"> 3036</a></span>&#160;<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code" href="classllvm_1_1SITargetLowering.html#a8b55d1aa92c4d9f17904aa2c9d7c79a3">SITargetLowering::splitKillBlock</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l03037"></a><span class="lineno"> 3037</span>&#160;                                                    <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *BB)<span class="keyword"> const </span>{</div><div class="line"><a name="l03038"></a><span class="lineno"> 3038</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a> = <a class="code" href="classllvm_1_1SITargetLowering.html#a24ad06f18143b455e48074549d2e7e3e">getSubtarget</a>()-&gt;<a class="code" href="classllvm_1_1GCNSubtarget.html#a4bbc0f0059b8fc54fdd919e558f0b911">getInstrInfo</a>();</div><div class="line"><a name="l03039"></a><span class="lineno"> 3039</span>&#160;</div><div class="line"><a name="l03040"></a><span class="lineno"> 3040</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> SplitPoint(&amp;MI);</div><div class="line"><a name="l03041"></a><span class="lineno"> 3041</span>&#160;  ++SplitPoint;</div><div class="line"><a name="l03042"></a><span class="lineno"> 3042</span>&#160;</div><div class="line"><a name="l03043"></a><span class="lineno"> 3043</span>&#160;  <span class="keywordflow">if</span> (SplitPoint == BB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>()) {</div><div class="line"><a name="l03044"></a><span class="lineno"> 3044</span>&#160;    <span class="comment">// Don&#39;t bother with a new block.</span></div><div class="line"><a name="l03045"></a><span class="lineno"> 3045</span>&#160;    MI.<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a339cb5c023edce57dbe8c60c466b0f68">getKillTerminatorFromPseudo</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()));</div><div class="line"><a name="l03046"></a><span class="lineno"> 3046</span>&#160;    <span class="keywordflow">return</span> BB;</div><div class="line"><a name="l03047"></a><span class="lineno"> 3047</span>&#160;  }</div><div class="line"><a name="l03048"></a><span class="lineno"> 3048</span>&#160;</div><div class="line"><a name="l03049"></a><span class="lineno"> 3049</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = BB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l03050"></a><span class="lineno"> 3050</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *SplitBB</div><div class="line"><a name="l03051"></a><span class="lineno"> 3051</span>&#160;    = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a1d483b4ac24a96c2250becb232ed4cb4">CreateMachineBasicBlock</a>(BB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a856266240556bbae90bc5ba75c156eef">getBasicBlock</a>());</div><div class="line"><a name="l03052"></a><span class="lineno"> 3052</span>&#160;</div><div class="line"><a name="l03053"></a><span class="lineno"> 3053</span>&#160;  MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#af4c0db6d503e0ba3b8e44067023ffbba">insert</a>(++<a class="code" href="classllvm_1_1ilist__iterator.html">MachineFunction::iterator</a>(BB), SplitBB);</div><div class="line"><a name="l03054"></a><span class="lineno"> 3054</span>&#160;  SplitBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#adf0023bdc4f05a7849c35b1c859580d8">splice</a>(SplitBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>(), BB, SplitPoint, BB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>());</div><div class="line"><a name="l03055"></a><span class="lineno"> 3055</span>&#160;</div><div class="line"><a name="l03056"></a><span class="lineno"> 3056</span>&#160;  SplitBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a046a35e36c4c1206711ea82ee9cb6d72">transferSuccessorsAndUpdatePHIs</a>(BB);</div><div class="line"><a name="l03057"></a><span class="lineno"> 3057</span>&#160;  BB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a935e2a8884592189d8f261634a0b24c5">addSuccessor</a>(SplitBB);</div><div class="line"><a name="l03058"></a><span class="lineno"> 3058</span>&#160;</div><div class="line"><a name="l03059"></a><span class="lineno"> 3059</span>&#160;  MI.<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a339cb5c023edce57dbe8c60c466b0f68">getKillTerminatorFromPseudo</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()));</div><div class="line"><a name="l03060"></a><span class="lineno"> 3060</span>&#160;  <span class="keywordflow">return</span> SplitBB;</div><div class="line"><a name="l03061"></a><span class="lineno"> 3061</span>&#160;}</div><div class="line"><a name="l03062"></a><span class="lineno"> 3062</span>&#160;</div><div class="line"><a name="l03063"></a><span class="lineno"> 3063</span>&#160;<span class="comment">// Split block \p MBB at \p MI, as to insert a loop. If \p InstInLoop is true,</span></div><div class="line"><a name="l03064"></a><span class="lineno"> 3064</span>&#160;<span class="comment">// \p MI will be the only instruction in the loop body block. Otherwise, it will</span></div><div class="line"><a name="l03065"></a><span class="lineno"> 3065</span>&#160;<span class="comment">// be the first instruction in the remainder block.</span></div><div class="line"><a name="l03066"></a><span class="lineno"> 3066</span>&#160;<span class="comment">//</span><span class="comment"></span></div><div class="line"><a name="l03067"></a><span class="lineno"> 3067</span>&#160;<span class="comment">/// \returns { LoopBody, Remainder }</span></div><div class="line"><a name="l03068"></a><span class="lineno"> 3068</span>&#160;<span class="comment"></span><span class="keyword">static</span> std::pair&lt;MachineBasicBlock *, MachineBasicBlock *&gt;</div><div class="line"><a name="l03069"></a><span class="lineno"><a class="line" href="SIISelLowering_8cpp.html#ac755da2bb7d5fc14200d5b80a47458a2"> 3069</a></span>&#160;<a class="code" href="SIISelLowering_8cpp.html#ac755da2bb7d5fc14200d5b80a47458a2">splitBlockForLoop</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <span class="keywordtype">bool</span> InstInLoop) {</div><div class="line"><a name="l03070"></a><span class="lineno"> 3070</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l03071"></a><span class="lineno"> 3071</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>(&amp;MI);</div><div class="line"><a name="l03072"></a><span class="lineno"> 3072</span>&#160;</div><div class="line"><a name="l03073"></a><span class="lineno"> 3073</span>&#160;  <span class="comment">// To insert the loop we need to split the block. Move everything after this</span></div><div class="line"><a name="l03074"></a><span class="lineno"> 3074</span>&#160;  <span class="comment">// point to a new block, and insert a new empty block between the two.</span></div><div class="line"><a name="l03075"></a><span class="lineno"> 3075</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *LoopBB = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a1d483b4ac24a96c2250becb232ed4cb4">CreateMachineBasicBlock</a>();</div><div class="line"><a name="l03076"></a><span class="lineno"> 3076</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *RemainderBB = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a1d483b4ac24a96c2250becb232ed4cb4">CreateMachineBasicBlock</a>();</div><div class="line"><a name="l03077"></a><span class="lineno"> 3077</span>&#160;  <a class="code" href="classllvm_1_1ilist__iterator.html">MachineFunction::iterator</a> MBBI(MBB);</div><div class="line"><a name="l03078"></a><span class="lineno"> 3078</span>&#160;  ++MBBI;</div><div class="line"><a name="l03079"></a><span class="lineno"> 3079</span>&#160;</div><div class="line"><a name="l03080"></a><span class="lineno"> 3080</span>&#160;  MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#af4c0db6d503e0ba3b8e44067023ffbba">insert</a>(MBBI, LoopBB);</div><div class="line"><a name="l03081"></a><span class="lineno"> 3081</span>&#160;  MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#af4c0db6d503e0ba3b8e44067023ffbba">insert</a>(MBBI, RemainderBB);</div><div class="line"><a name="l03082"></a><span class="lineno"> 3082</span>&#160;</div><div class="line"><a name="l03083"></a><span class="lineno"> 3083</span>&#160;  LoopBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a935e2a8884592189d8f261634a0b24c5">addSuccessor</a>(LoopBB);</div><div class="line"><a name="l03084"></a><span class="lineno"> 3084</span>&#160;  LoopBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a935e2a8884592189d8f261634a0b24c5">addSuccessor</a>(RemainderBB);</div><div class="line"><a name="l03085"></a><span class="lineno"> 3085</span>&#160;</div><div class="line"><a name="l03086"></a><span class="lineno"> 3086</span>&#160;  <span class="comment">// Move the rest of the block into a new block.</span></div><div class="line"><a name="l03087"></a><span class="lineno"> 3087</span>&#160;  RemainderBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a046a35e36c4c1206711ea82ee9cb6d72">transferSuccessorsAndUpdatePHIs</a>(&amp;MBB);</div><div class="line"><a name="l03088"></a><span class="lineno"> 3088</span>&#160;</div><div class="line"><a name="l03089"></a><span class="lineno"> 3089</span>&#160;  <span class="keywordflow">if</span> (InstInLoop) {</div><div class="line"><a name="l03090"></a><span class="lineno"> 3090</span>&#160;    <span class="keyword">auto</span> Next = std::next(I);</div><div class="line"><a name="l03091"></a><span class="lineno"> 3091</span>&#160;</div><div class="line"><a name="l03092"></a><span class="lineno"> 3092</span>&#160;    <span class="comment">// Move instruction to loop body.</span></div><div class="line"><a name="l03093"></a><span class="lineno"> 3093</span>&#160;    LoopBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#adf0023bdc4f05a7849c35b1c859580d8">splice</a>(LoopBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>(), &amp;MBB, <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, Next);</div><div class="line"><a name="l03094"></a><span class="lineno"> 3094</span>&#160;</div><div class="line"><a name="l03095"></a><span class="lineno"> 3095</span>&#160;    <span class="comment">// Move the rest of the block.</span></div><div class="line"><a name="l03096"></a><span class="lineno"> 3096</span>&#160;    RemainderBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#adf0023bdc4f05a7849c35b1c859580d8">splice</a>(RemainderBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>(), &amp;MBB, Next, MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>());</div><div class="line"><a name="l03097"></a><span class="lineno"> 3097</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l03098"></a><span class="lineno"> 3098</span>&#160;    RemainderBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#adf0023bdc4f05a7849c35b1c859580d8">splice</a>(RemainderBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>(), &amp;MBB, <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>());</div><div class="line"><a name="l03099"></a><span class="lineno"> 3099</span>&#160;  }</div><div class="line"><a name="l03100"></a><span class="lineno"> 3100</span>&#160;</div><div class="line"><a name="l03101"></a><span class="lineno"> 3101</span>&#160;  MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a935e2a8884592189d8f261634a0b24c5">addSuccessor</a>(LoopBB);</div><div class="line"><a name="l03102"></a><span class="lineno"> 3102</span>&#160;</div><div class="line"><a name="l03103"></a><span class="lineno"> 3103</span>&#160;  <span class="keywordflow">return</span> std::make_pair(LoopBB, RemainderBB);</div><div class="line"><a name="l03104"></a><span class="lineno"> 3104</span>&#160;}</div><div class="line"><a name="l03105"></a><span class="lineno"> 3105</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03106"></a><span class="lineno"> 3106</span>&#160;<span class="comment">/// Insert \p MI into a BUNDLE with an S_WAITCNT 0 immediately following it.</span></div><div class="line"><a name="l03107"></a><span class="lineno"><a class="line" href="classllvm_1_1SITargetLowering.html#a1271e8babb762355bcb15d461f8f6a1c"> 3107</a></span>&#160;<span class="comment"></span><span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SITargetLowering.html#a1271e8babb762355bcb15d461f8f6a1c">SITargetLowering::bundleInstWithWaitcnt</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l03108"></a><span class="lineno"> 3108</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>();</div><div class="line"><a name="l03109"></a><span class="lineno"> 3109</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a> = <a class="code" href="classllvm_1_1SITargetLowering.html#a24ad06f18143b455e48074549d2e7e3e">getSubtarget</a>()-&gt;<a class="code" href="classllvm_1_1GCNSubtarget.html#a4bbc0f0059b8fc54fdd919e558f0b911">getInstrInfo</a>();</div><div class="line"><a name="l03110"></a><span class="lineno"> 3110</span>&#160;  <span class="keyword">auto</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = MI.<a class="code" href="classllvm_1_1ilist__node__impl.html#af719fc783be6589465137d997701a432">getIterator</a>();</div><div class="line"><a name="l03111"></a><span class="lineno"> 3111</span>&#160;  <span class="keyword">auto</span> <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = std::next(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div><div class="line"><a name="l03112"></a><span class="lineno"> 3112</span>&#160;</div><div class="line"><a name="l03113"></a><span class="lineno"> 3113</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>, MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), TII-&gt;get(AMDGPU::S_WAITCNT))</div><div class="line"><a name="l03114"></a><span class="lineno"> 3114</span>&#160;    .addImm(0);</div><div class="line"><a name="l03115"></a><span class="lineno"> 3115</span>&#160;</div><div class="line"><a name="l03116"></a><span class="lineno"> 3116</span>&#160;  <a class="code" href="classllvm_1_1MIBundleBuilder.html">MIBundleBuilder</a> Bundler(*MBB, <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>);</div><div class="line"><a name="l03117"></a><span class="lineno"> 3117</span>&#160;  <a class="code" href="namespacellvm.html#a077981b5798a5d7a95cec16ece863aeb">finalizeBundle</a>(*MBB, Bundler.<a class="code" href="classllvm_1_1MIBundleBuilder.html#a43e65fa50b984d52c85101caf001e543">begin</a>());</div><div class="line"><a name="l03118"></a><span class="lineno"> 3118</span>&#160;}</div><div class="line"><a name="l03119"></a><span class="lineno"> 3119</span>&#160;</div><div class="line"><a name="l03120"></a><span class="lineno"> 3120</span>&#160;<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *</div><div class="line"><a name="l03121"></a><span class="lineno"><a class="line" href="classllvm_1_1SITargetLowering.html#a82e453c9e7f441c185009164f0136fa8"> 3121</a></span>&#160;<a class="code" href="classllvm_1_1SITargetLowering.html#a82e453c9e7f441c185009164f0136fa8">SITargetLowering::emitGWSMemViolTestLoop</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l03122"></a><span class="lineno"> 3122</span>&#160;                                         <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *BB)<span class="keyword"> const </span>{</div><div class="line"><a name="l03123"></a><span class="lineno"> 3123</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL = MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>();</div><div class="line"><a name="l03124"></a><span class="lineno"> 3124</span>&#160;</div><div class="line"><a name="l03125"></a><span class="lineno"> 3125</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = BB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l03126"></a><span class="lineno"> 3126</span>&#160;</div><div class="line"><a name="l03127"></a><span class="lineno"> 3127</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *LoopBB;</div><div class="line"><a name="l03128"></a><span class="lineno"> 3128</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *RemainderBB;</div><div class="line"><a name="l03129"></a><span class="lineno"> 3129</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a> = <a class="code" href="classllvm_1_1SITargetLowering.html#a24ad06f18143b455e48074549d2e7e3e">getSubtarget</a>()-&gt;<a class="code" href="classllvm_1_1GCNSubtarget.html#a4bbc0f0059b8fc54fdd919e558f0b911">getInstrInfo</a>();</div><div class="line"><a name="l03130"></a><span class="lineno"> 3130</span>&#160;</div><div class="line"><a name="l03131"></a><span class="lineno"> 3131</span>&#160;  <span class="comment">// Apparently kill flags are only valid if the def is in the same block?</span></div><div class="line"><a name="l03132"></a><span class="lineno"> 3132</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *Src = TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(MI, AMDGPU::OpName::data0))</div><div class="line"><a name="l03133"></a><span class="lineno"> 3133</span>&#160;    Src-&gt;setIsKill(<span class="keyword">false</span>);</div><div class="line"><a name="l03134"></a><span class="lineno"> 3134</span>&#160;</div><div class="line"><a name="l03135"></a><span class="lineno"> 3135</span>&#160;  std::tie(LoopBB, RemainderBB) = <a class="code" href="SIISelLowering_8cpp.html#ac755da2bb7d5fc14200d5b80a47458a2">splitBlockForLoop</a>(MI, *BB, <span class="keyword">true</span>);</div><div class="line"><a name="l03136"></a><span class="lineno"> 3136</span>&#160;</div><div class="line"><a name="l03137"></a><span class="lineno"> 3137</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = LoopBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>();</div><div class="line"><a name="l03138"></a><span class="lineno"> 3138</span>&#160;</div><div class="line"><a name="l03139"></a><span class="lineno"> 3139</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> EncodedReg = <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a8e769562ff1c9df9cbc0330f8df589b2">AMDGPU::Hwreg::encodeHwreg</a>(</div><div class="line"><a name="l03140"></a><span class="lineno"> 3140</span>&#160;    <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a12601e1f7c9c510e01f7a019d3d249b9">AMDGPU::Hwreg::ID_TRAPSTS</a>, <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21a5f5ea4d21be21db24860fadecde0fce1">AMDGPU::Hwreg::OFFSET_MEM_VIOL</a>, 1);</div><div class="line"><a name="l03141"></a><span class="lineno"> 3141</span>&#160;</div><div class="line"><a name="l03142"></a><span class="lineno"> 3142</span>&#160;  <span class="comment">// Clear TRAP_STS.MEM_VIOL</span></div><div class="line"><a name="l03143"></a><span class="lineno"> 3143</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*LoopBB, LoopBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>(), DL, TII-&gt;get(AMDGPU::S_SETREG_IMM32_B32))</div><div class="line"><a name="l03144"></a><span class="lineno"> 3144</span>&#160;    .addImm(0)</div><div class="line"><a name="l03145"></a><span class="lineno"> 3145</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(EncodedReg);</div><div class="line"><a name="l03146"></a><span class="lineno"> 3146</span>&#160;</div><div class="line"><a name="l03147"></a><span class="lineno"> 3147</span>&#160;  <a class="code" href="classllvm_1_1SITargetLowering.html#a1271e8babb762355bcb15d461f8f6a1c">bundleInstWithWaitcnt</a>(MI);</div><div class="line"><a name="l03148"></a><span class="lineno"> 3148</span>&#160;</div><div class="line"><a name="l03149"></a><span class="lineno"> 3149</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;AMDGPU::SReg_32_XM0RegClass);</div><div class="line"><a name="l03150"></a><span class="lineno"> 3150</span>&#160;</div><div class="line"><a name="l03151"></a><span class="lineno"> 3151</span>&#160;  <span class="comment">// Load and check TRAP_STS.MEM_VIOL</span></div><div class="line"><a name="l03152"></a><span class="lineno"> 3152</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*LoopBB, I, DL, TII-&gt;get(AMDGPU::S_GETREG_B32), <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)</div><div class="line"><a name="l03153"></a><span class="lineno"> 3153</span>&#160;    .addImm(EncodedReg);</div><div class="line"><a name="l03154"></a><span class="lineno"> 3154</span>&#160;</div><div class="line"><a name="l03155"></a><span class="lineno"> 3155</span>&#160;  <span class="comment">// FIXME: Do we need to use an isel pseudo that may clobber scc?</span></div><div class="line"><a name="l03156"></a><span class="lineno"> 3156</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*LoopBB, I, DL, TII-&gt;get(AMDGPU::S_CMP_LG_U32))</div><div class="line"><a name="l03157"></a><span class="lineno"> 3157</span>&#160;    .addReg(Reg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>)</div><div class="line"><a name="l03158"></a><span class="lineno"> 3158</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0);</div><div class="line"><a name="l03159"></a><span class="lineno"> 3159</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*LoopBB, I, DL, TII-&gt;get(AMDGPU::S_CBRANCH_SCC1))</div><div class="line"><a name="l03160"></a><span class="lineno"> 3160</span>&#160;    .addMBB(LoopBB);</div><div class="line"><a name="l03161"></a><span class="lineno"> 3161</span>&#160;</div><div class="line"><a name="l03162"></a><span class="lineno"> 3162</span>&#160;  <span class="keywordflow">return</span> RemainderBB;</div><div class="line"><a name="l03163"></a><span class="lineno"> 3163</span>&#160;}</div><div class="line"><a name="l03164"></a><span class="lineno"> 3164</span>&#160;</div><div class="line"><a name="l03165"></a><span class="lineno"> 3165</span>&#160;<span class="comment">// Do a v_movrels_b32 or v_movreld_b32 for each unique value of \p IdxReg in the</span></div><div class="line"><a name="l03166"></a><span class="lineno"> 3166</span>&#160;<span class="comment">// wavefront. If the value is uniform and just happens to be in a VGPR, this</span></div><div class="line"><a name="l03167"></a><span class="lineno"> 3167</span>&#160;<span class="comment">// will only do one iteration. In the worst case, this will loop 64 times.</span></div><div class="line"><a name="l03168"></a><span class="lineno"> 3168</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03169"></a><span class="lineno"> 3169</span>&#160;<span class="comment">// TODO: Just use v_readlane_b32 if we know the VGPR has a uniform value.</span></div><div class="line"><a name="l03170"></a><span class="lineno"><a class="line" href="SIISelLowering_8cpp.html#a58dc4ea9da63bbb45c2b4f396a6bc198"> 3170</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="SIISelLowering_8cpp.html#a58dc4ea9da63bbb45c2b4f396a6bc198">emitLoadM0FromVGPRLoop</a>(</div><div class="line"><a name="l03171"></a><span class="lineno"> 3171</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>,</div><div class="line"><a name="l03172"></a><span class="lineno"> 3172</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div><div class="line"><a name="l03173"></a><span class="lineno"> 3173</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;OrigBB,</div><div class="line"><a name="l03174"></a><span class="lineno"> 3174</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;LoopBB,</div><div class="line"><a name="l03175"></a><span class="lineno"> 3175</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL,</div><div class="line"><a name="l03176"></a><span class="lineno"> 3176</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;IdxReg,</div><div class="line"><a name="l03177"></a><span class="lineno"> 3177</span>&#160;  <span class="keywordtype">unsigned</span> InitReg,</div><div class="line"><a name="l03178"></a><span class="lineno"> 3178</span>&#160;  <span class="keywordtype">unsigned</span> ResultReg,</div><div class="line"><a name="l03179"></a><span class="lineno"> 3179</span>&#160;  <span class="keywordtype">unsigned</span> PhiReg,</div><div class="line"><a name="l03180"></a><span class="lineno"> 3180</span>&#160;  <span class="keywordtype">unsigned</span> InitSaveExecReg,</div><div class="line"><a name="l03181"></a><span class="lineno"> 3181</span>&#160;  <span class="keywordtype">int</span> Offset,</div><div class="line"><a name="l03182"></a><span class="lineno"> 3182</span>&#160;  <span class="keywordtype">bool</span> UseGPRIdxMode,</div><div class="line"><a name="l03183"></a><span class="lineno"> 3183</span>&#160;  <span class="keywordtype">bool</span> IsIndirectSrc) {</div><div class="line"><a name="l03184"></a><span class="lineno"> 3184</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = OrigBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l03185"></a><span class="lineno"> 3185</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a> = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a>&gt;();</div><div class="line"><a name="l03186"></a><span class="lineno"> 3186</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a95d2929d1a7c8c66554f0b44b153b573">getRegisterInfo</a>();</div><div class="line"><a name="l03187"></a><span class="lineno"> 3187</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = LoopBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>();</div><div class="line"><a name="l03188"></a><span class="lineno"> 3188</span>&#160;</div><div class="line"><a name="l03189"></a><span class="lineno"> 3189</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *BoolRC = TRI-&gt;getBoolRC();</div><div class="line"><a name="l03190"></a><span class="lineno"> 3190</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> PhiExec = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(BoolRC);</div><div class="line"><a name="l03191"></a><span class="lineno"> 3191</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> NewExec = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(BoolRC);</div><div class="line"><a name="l03192"></a><span class="lineno"> 3192</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> CurrentIdxReg = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;AMDGPU::SGPR_32RegClass);</div><div class="line"><a name="l03193"></a><span class="lineno"> 3193</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> CondReg = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(BoolRC);</div><div class="line"><a name="l03194"></a><span class="lineno"> 3194</span>&#160;</div><div class="line"><a name="l03195"></a><span class="lineno"> 3195</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(LoopBB, I, DL, TII-&gt;get(TargetOpcode::PHI), PhiReg)</div><div class="line"><a name="l03196"></a><span class="lineno"> 3196</span>&#160;    .addReg(InitReg)</div><div class="line"><a name="l03197"></a><span class="lineno"> 3197</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#af8571e8dfb010fd8ae76cc4f87aafaac">addMBB</a>(&amp;OrigBB)</div><div class="line"><a name="l03198"></a><span class="lineno"> 3198</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(ResultReg)</div><div class="line"><a name="l03199"></a><span class="lineno"> 3199</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#af8571e8dfb010fd8ae76cc4f87aafaac">addMBB</a>(&amp;LoopBB);</div><div class="line"><a name="l03200"></a><span class="lineno"> 3200</span>&#160;</div><div class="line"><a name="l03201"></a><span class="lineno"> 3201</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(LoopBB, I, DL, TII-&gt;get(TargetOpcode::PHI), PhiExec)</div><div class="line"><a name="l03202"></a><span class="lineno"> 3202</span>&#160;    .addReg(InitSaveExecReg)</div><div class="line"><a name="l03203"></a><span class="lineno"> 3203</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#af8571e8dfb010fd8ae76cc4f87aafaac">addMBB</a>(&amp;OrigBB)</div><div class="line"><a name="l03204"></a><span class="lineno"> 3204</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(NewExec)</div><div class="line"><a name="l03205"></a><span class="lineno"> 3205</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#af8571e8dfb010fd8ae76cc4f87aafaac">addMBB</a>(&amp;LoopBB);</div><div class="line"><a name="l03206"></a><span class="lineno"> 3206</span>&#160;</div><div class="line"><a name="l03207"></a><span class="lineno"> 3207</span>&#160;  <span class="comment">// Read the next variant &lt;- also loop target.</span></div><div class="line"><a name="l03208"></a><span class="lineno"> 3208</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(LoopBB, I, DL, TII-&gt;get(AMDGPU::V_READFIRSTLANE_B32), CurrentIdxReg)</div><div class="line"><a name="l03209"></a><span class="lineno"> 3209</span>&#160;    .addReg(IdxReg.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="namespacellvm.html#aa3a1f79eb5e89f41ad5a3d8e9b2a367a">getUndefRegState</a>(IdxReg.<a class="code" href="classllvm_1_1MachineOperand.html#a1255befbcd6e034394681b1bcd3529ff">isUndef</a>()));</div><div class="line"><a name="l03210"></a><span class="lineno"> 3210</span>&#160;</div><div class="line"><a name="l03211"></a><span class="lineno"> 3211</span>&#160;  <span class="comment">// Compare the just read M0 value to all possible Idx values.</span></div><div class="line"><a name="l03212"></a><span class="lineno"> 3212</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(LoopBB, I, DL, TII-&gt;get(AMDGPU::V_CMP_EQ_U32_e64), CondReg)</div><div class="line"><a name="l03213"></a><span class="lineno"> 3213</span>&#160;    .addReg(CurrentIdxReg)</div><div class="line"><a name="l03214"></a><span class="lineno"> 3214</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(IdxReg.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), 0, IdxReg.<a class="code" href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">getSubReg</a>());</div><div class="line"><a name="l03215"></a><span class="lineno"> 3215</span>&#160;</div><div class="line"><a name="l03216"></a><span class="lineno"> 3216</span>&#160;  <span class="comment">// Update EXEC, save the original EXEC value to VCC.</span></div><div class="line"><a name="l03217"></a><span class="lineno"> 3217</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(LoopBB, I, DL, TII-&gt;get(ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a9f44cd05eefbb20a234a7e3b6369a7f8">isWave32</a>() ? AMDGPU::S_AND_SAVEEXEC_B32</div><div class="line"><a name="l03218"></a><span class="lineno"> 3218</span>&#160;                                                : AMDGPU::S_AND_SAVEEXEC_B64),</div><div class="line"><a name="l03219"></a><span class="lineno"> 3219</span>&#160;          NewExec)</div><div class="line"><a name="l03220"></a><span class="lineno"> 3220</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(CondReg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>);</div><div class="line"><a name="l03221"></a><span class="lineno"> 3221</span>&#160;</div><div class="line"><a name="l03222"></a><span class="lineno"> 3222</span>&#160;  MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#ad309c94beeccfc4057dbb1cf0e9b52f8">setSimpleHint</a>(NewExec, CondReg);</div><div class="line"><a name="l03223"></a><span class="lineno"> 3223</span>&#160;</div><div class="line"><a name="l03224"></a><span class="lineno"> 3224</span>&#160;  <span class="keywordflow">if</span> (UseGPRIdxMode) {</div><div class="line"><a name="l03225"></a><span class="lineno"> 3225</span>&#160;    <span class="keywordtype">unsigned</span> IdxReg;</div><div class="line"><a name="l03226"></a><span class="lineno"> 3226</span>&#160;    <span class="keywordflow">if</span> (Offset == 0) {</div><div class="line"><a name="l03227"></a><span class="lineno"> 3227</span>&#160;      IdxReg = CurrentIdxReg;</div><div class="line"><a name="l03228"></a><span class="lineno"> 3228</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l03229"></a><span class="lineno"> 3229</span>&#160;      IdxReg = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;AMDGPU::SGPR_32RegClass);</div><div class="line"><a name="l03230"></a><span class="lineno"> 3230</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(LoopBB, I, DL, TII-&gt;get(AMDGPU::S_ADD_I32), IdxReg)</div><div class="line"><a name="l03231"></a><span class="lineno"> 3231</span>&#160;        .addReg(CurrentIdxReg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>)</div><div class="line"><a name="l03232"></a><span class="lineno"> 3232</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(Offset);</div><div class="line"><a name="l03233"></a><span class="lineno"> 3233</span>&#160;    }</div><div class="line"><a name="l03234"></a><span class="lineno"> 3234</span>&#160;    <span class="keywordtype">unsigned</span> IdxMode = IsIndirectSrc ?</div><div class="line"><a name="l03235"></a><span class="lineno"> 3235</span>&#160;      <a class="code" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#af5252ebf458b72b49d66ec97f51841e3a064e9e9900217c959cd4bec112627012">AMDGPU::VGPRIndexMode::SRC0_ENABLE</a> : <a class="code" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#af5252ebf458b72b49d66ec97f51841e3adf241b71cde6b36cee10241a2e89fda3">AMDGPU::VGPRIndexMode::DST_ENABLE</a>;</div><div class="line"><a name="l03236"></a><span class="lineno"> 3236</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *SetOn =</div><div class="line"><a name="l03237"></a><span class="lineno"> 3237</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(LoopBB, I, DL, TII-&gt;get(AMDGPU::S_SET_GPR_IDX_ON))</div><div class="line"><a name="l03238"></a><span class="lineno"> 3238</span>&#160;      .addReg(IdxReg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>)</div><div class="line"><a name="l03239"></a><span class="lineno"> 3239</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(IdxMode);</div><div class="line"><a name="l03240"></a><span class="lineno"> 3240</span>&#160;    SetOn-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#ab979122f21b7fa46d3d2d9b21983068b">setIsUndef</a>();</div><div class="line"><a name="l03241"></a><span class="lineno"> 3241</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l03242"></a><span class="lineno"> 3242</span>&#160;    <span class="comment">// Move index from VCC into M0</span></div><div class="line"><a name="l03243"></a><span class="lineno"> 3243</span>&#160;    <span class="keywordflow">if</span> (Offset == 0) {</div><div class="line"><a name="l03244"></a><span class="lineno"> 3244</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(LoopBB, I, DL, TII-&gt;get(AMDGPU::S_MOV_B32), AMDGPU::M0)</div><div class="line"><a name="l03245"></a><span class="lineno"> 3245</span>&#160;        .addReg(CurrentIdxReg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>);</div><div class="line"><a name="l03246"></a><span class="lineno"> 3246</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l03247"></a><span class="lineno"> 3247</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(LoopBB, I, DL, TII-&gt;get(AMDGPU::S_ADD_I32), AMDGPU::M0)</div><div class="line"><a name="l03248"></a><span class="lineno"> 3248</span>&#160;        .addReg(CurrentIdxReg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>)</div><div class="line"><a name="l03249"></a><span class="lineno"> 3249</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(Offset);</div><div class="line"><a name="l03250"></a><span class="lineno"> 3250</span>&#160;    }</div><div class="line"><a name="l03251"></a><span class="lineno"> 3251</span>&#160;  }</div><div class="line"><a name="l03252"></a><span class="lineno"> 3252</span>&#160;</div><div class="line"><a name="l03253"></a><span class="lineno"> 3253</span>&#160;  <span class="comment">// Update EXEC, switch all done bits to 0 and all todo bits to 1.</span></div><div class="line"><a name="l03254"></a><span class="lineno"> 3254</span>&#160;  <span class="keywordtype">unsigned</span> Exec = ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a9f44cd05eefbb20a234a7e3b6369a7f8">isWave32</a>() ? AMDGPU::EXEC_LO : AMDGPU::EXEC;</div><div class="line"><a name="l03255"></a><span class="lineno"> 3255</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *InsertPt =</div><div class="line"><a name="l03256"></a><span class="lineno"> 3256</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(LoopBB, I, DL, TII-&gt;get(ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a9f44cd05eefbb20a234a7e3b6369a7f8">isWave32</a>() ? AMDGPU::S_XOR_B32_term</div><div class="line"><a name="l03257"></a><span class="lineno"> 3257</span>&#160;                                                  : AMDGPU::S_XOR_B64_term), Exec)</div><div class="line"><a name="l03258"></a><span class="lineno"> 3258</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(Exec)</div><div class="line"><a name="l03259"></a><span class="lineno"> 3259</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(NewExec);</div><div class="line"><a name="l03260"></a><span class="lineno"> 3260</span>&#160;</div><div class="line"><a name="l03261"></a><span class="lineno"> 3261</span>&#160;  <span class="comment">// XXX - s_xor_b64 sets scc to 1 if the result is nonzero, so can we use</span></div><div class="line"><a name="l03262"></a><span class="lineno"> 3262</span>&#160;  <span class="comment">// s_cbranch_scc0?</span></div><div class="line"><a name="l03263"></a><span class="lineno"> 3263</span>&#160;</div><div class="line"><a name="l03264"></a><span class="lineno"> 3264</span>&#160;  <span class="comment">// Loop back to V_READFIRSTLANE_B32 if there are still variants to cover.</span></div><div class="line"><a name="l03265"></a><span class="lineno"> 3265</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(LoopBB, I, DL, TII-&gt;get(AMDGPU::S_CBRANCH_EXECNZ))</div><div class="line"><a name="l03266"></a><span class="lineno"> 3266</span>&#160;    .addMBB(&amp;LoopBB);</div><div class="line"><a name="l03267"></a><span class="lineno"> 3267</span>&#160;</div><div class="line"><a name="l03268"></a><span class="lineno"> 3268</span>&#160;  <span class="keywordflow">return</span> InsertPt-&gt;<a class="code" href="classllvm_1_1ilist__node__impl.html#af719fc783be6589465137d997701a432">getIterator</a>();</div><div class="line"><a name="l03269"></a><span class="lineno"> 3269</span>&#160;}</div><div class="line"><a name="l03270"></a><span class="lineno"> 3270</span>&#160;</div><div class="line"><a name="l03271"></a><span class="lineno"> 3271</span>&#160;<span class="comment">// This has slightly sub-optimal regalloc when the source vector is killed by</span></div><div class="line"><a name="l03272"></a><span class="lineno"> 3272</span>&#160;<span class="comment">// the read. The register allocator does not understand that the kill is</span></div><div class="line"><a name="l03273"></a><span class="lineno"> 3273</span>&#160;<span class="comment">// per-workitem, so is kept alive for the whole loop so we end up not re-using a</span></div><div class="line"><a name="l03274"></a><span class="lineno"> 3274</span>&#160;<span class="comment">// subregister from it, using 1 more VGPR than necessary. This was saved when</span></div><div class="line"><a name="l03275"></a><span class="lineno"> 3275</span>&#160;<span class="comment">// this was expanded after register allocation.</span></div><div class="line"><a name="l03276"></a><span class="lineno"><a class="line" href="SIISelLowering_8cpp.html#a9609926a98117f37ed4e0085e7cc8192"> 3276</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="SIISelLowering_8cpp.html#a9609926a98117f37ed4e0085e7cc8192">loadM0FromVGPR</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>,</div><div class="line"><a name="l03277"></a><span class="lineno"> 3277</span>&#160;                                                  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l03278"></a><span class="lineno"> 3278</span>&#160;                                                  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l03279"></a><span class="lineno"> 3279</span>&#160;                                                  <span class="keywordtype">unsigned</span> InitResultReg,</div><div class="line"><a name="l03280"></a><span class="lineno"> 3280</span>&#160;                                                  <span class="keywordtype">unsigned</span> PhiReg,</div><div class="line"><a name="l03281"></a><span class="lineno"> 3281</span>&#160;                                                  <span class="keywordtype">int</span> Offset,</div><div class="line"><a name="l03282"></a><span class="lineno"> 3282</span>&#160;                                                  <span class="keywordtype">bool</span> UseGPRIdxMode,</div><div class="line"><a name="l03283"></a><span class="lineno"> 3283</span>&#160;                                                  <span class="keywordtype">bool</span> IsIndirectSrc) {</div><div class="line"><a name="l03284"></a><span class="lineno"> 3284</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l03285"></a><span class="lineno"> 3285</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a> = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a>&gt;();</div><div class="line"><a name="l03286"></a><span class="lineno"> 3286</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a95d2929d1a7c8c66554f0b44b153b573">getRegisterInfo</a>();</div><div class="line"><a name="l03287"></a><span class="lineno"> 3287</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l03288"></a><span class="lineno"> 3288</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL = MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>();</div><div class="line"><a name="l03289"></a><span class="lineno"> 3289</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>(&amp;MI);</div><div class="line"><a name="l03290"></a><span class="lineno"> 3290</span>&#160;</div><div class="line"><a name="l03291"></a><span class="lineno"> 3291</span>&#160;  <span class="keyword">const</span> <span class="keyword">auto</span> *BoolXExecRC = TRI-&gt;getRegClass(AMDGPU::SReg_1_XEXECRegClassID);</div><div class="line"><a name="l03292"></a><span class="lineno"> 3292</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> DstReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l03293"></a><span class="lineno"> 3293</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> SaveExec = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(BoolXExecRC);</div><div class="line"><a name="l03294"></a><span class="lineno"> 3294</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> TmpExec = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(BoolXExecRC);</div><div class="line"><a name="l03295"></a><span class="lineno"> 3295</span>&#160;  <span class="keywordtype">unsigned</span> Exec = ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a9f44cd05eefbb20a234a7e3b6369a7f8">isWave32</a>() ? AMDGPU::EXEC_LO : AMDGPU::EXEC;</div><div class="line"><a name="l03296"></a><span class="lineno"> 3296</span>&#160;  <span class="keywordtype">unsigned</span> MovExecOpc = ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a9f44cd05eefbb20a234a7e3b6369a7f8">isWave32</a>() ? AMDGPU::S_MOV_B32 : AMDGPU::S_MOV_B64;</div><div class="line"><a name="l03297"></a><span class="lineno"> 3297</span>&#160;</div><div class="line"><a name="l03298"></a><span class="lineno"> 3298</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, TII-&gt;get(TargetOpcode::IMPLICIT_DEF), TmpExec);</div><div class="line"><a name="l03299"></a><span class="lineno"> 3299</span>&#160;</div><div class="line"><a name="l03300"></a><span class="lineno"> 3300</span>&#160;  <span class="comment">// Save the EXEC mask</span></div><div class="line"><a name="l03301"></a><span class="lineno"> 3301</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, TII-&gt;get(MovExecOpc), SaveExec)</div><div class="line"><a name="l03302"></a><span class="lineno"> 3302</span>&#160;    .addReg(Exec);</div><div class="line"><a name="l03303"></a><span class="lineno"> 3303</span>&#160;</div><div class="line"><a name="l03304"></a><span class="lineno"> 3304</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *LoopBB;</div><div class="line"><a name="l03305"></a><span class="lineno"> 3305</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *RemainderBB;</div><div class="line"><a name="l03306"></a><span class="lineno"> 3306</span>&#160;  std::tie(LoopBB, RemainderBB) = <a class="code" href="SIISelLowering_8cpp.html#ac755da2bb7d5fc14200d5b80a47458a2">splitBlockForLoop</a>(MI, MBB, <span class="keyword">false</span>);</div><div class="line"><a name="l03307"></a><span class="lineno"> 3307</span>&#160;</div><div class="line"><a name="l03308"></a><span class="lineno"> 3308</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *Idx = TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(MI, AMDGPU::OpName::idx);</div><div class="line"><a name="l03309"></a><span class="lineno"> 3309</span>&#160;</div><div class="line"><a name="l03310"></a><span class="lineno"> 3310</span>&#160;  <span class="keyword">auto</span> InsPt = <a class="code" href="SIISelLowering_8cpp.html#a58dc4ea9da63bbb45c2b4f396a6bc198">emitLoadM0FromVGPRLoop</a>(TII, MRI, MBB, *LoopBB, DL, *Idx,</div><div class="line"><a name="l03311"></a><span class="lineno"> 3311</span>&#160;                                      InitResultReg, DstReg, PhiReg, TmpExec,</div><div class="line"><a name="l03312"></a><span class="lineno"> 3312</span>&#160;                                      Offset, UseGPRIdxMode, IsIndirectSrc);</div><div class="line"><a name="l03313"></a><span class="lineno"> 3313</span>&#160;</div><div class="line"><a name="l03314"></a><span class="lineno"> 3314</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> First = RemainderBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>();</div><div class="line"><a name="l03315"></a><span class="lineno"> 3315</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*RemainderBB, First, DL, TII-&gt;get(MovExecOpc), Exec)</div><div class="line"><a name="l03316"></a><span class="lineno"> 3316</span>&#160;    .addReg(SaveExec);</div><div class="line"><a name="l03317"></a><span class="lineno"> 3317</span>&#160;</div><div class="line"><a name="l03318"></a><span class="lineno"> 3318</span>&#160;  <span class="keywordflow">return</span> InsPt;</div><div class="line"><a name="l03319"></a><span class="lineno"> 3319</span>&#160;}</div><div class="line"><a name="l03320"></a><span class="lineno"> 3320</span>&#160;</div><div class="line"><a name="l03321"></a><span class="lineno"> 3321</span>&#160;<span class="comment">// Returns subreg index, offset</span></div><div class="line"><a name="l03322"></a><span class="lineno"> 3322</span>&#160;<span class="keyword">static</span> std::pair&lt;unsigned, int&gt;</div><div class="line"><a name="l03323"></a><span class="lineno"><a class="line" href="SIISelLowering_8cpp.html#ab462ee44f2efdda747f5e9eb1ac4fa8f"> 3323</a></span>&#160;<a class="code" href="SIISelLowering_8cpp.html#ab462ee44f2efdda747f5e9eb1ac4fa8f">computeIndirectRegAndOffset</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> &amp;<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div><div class="line"><a name="l03324"></a><span class="lineno"> 3324</span>&#160;                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SuperRC,</div><div class="line"><a name="l03325"></a><span class="lineno"> 3325</span>&#160;                            <span class="keywordtype">unsigned</span> VecReg,</div><div class="line"><a name="l03326"></a><span class="lineno"> 3326</span>&#160;                            <span class="keywordtype">int</span> Offset) {</div><div class="line"><a name="l03327"></a><span class="lineno"> 3327</span>&#160;  <span class="keywordtype">int</span> NumElts = TRI.getRegSizeInBits(*SuperRC) / 32;</div><div class="line"><a name="l03328"></a><span class="lineno"> 3328</span>&#160;</div><div class="line"><a name="l03329"></a><span class="lineno"> 3329</span>&#160;  <span class="comment">// Skip out of bounds offsets, or else we would end up using an undefined</span></div><div class="line"><a name="l03330"></a><span class="lineno"> 3330</span>&#160;  <span class="comment">// register.</span></div><div class="line"><a name="l03331"></a><span class="lineno"> 3331</span>&#160;  <span class="keywordflow">if</span> (Offset &gt;= NumElts || Offset &lt; 0)</div><div class="line"><a name="l03332"></a><span class="lineno"> 3332</span>&#160;    <span class="keywordflow">return</span> std::make_pair(AMDGPU::sub0, Offset);</div><div class="line"><a name="l03333"></a><span class="lineno"> 3333</span>&#160;</div><div class="line"><a name="l03334"></a><span class="lineno"> 3334</span>&#160;  <span class="keywordflow">return</span> std::make_pair(AMDGPU::sub0 + Offset, 0);</div><div class="line"><a name="l03335"></a><span class="lineno"> 3335</span>&#160;}</div><div class="line"><a name="l03336"></a><span class="lineno"> 3336</span>&#160;</div><div class="line"><a name="l03337"></a><span class="lineno"> 3337</span>&#160;<span class="comment">// Return true if the index is an SGPR and was set.</span></div><div class="line"><a name="l03338"></a><span class="lineno"><a class="line" href="SIISelLowering_8cpp.html#a42ac8db41e09163d685e63a1fe82ee16"> 3338</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="SIISelLowering_8cpp.html#a42ac8db41e09163d685e63a1fe82ee16">setM0ToIndexFromSGPR</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>,</div><div class="line"><a name="l03339"></a><span class="lineno"> 3339</span>&#160;                                 <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div><div class="line"><a name="l03340"></a><span class="lineno"> 3340</span>&#160;                                 <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l03341"></a><span class="lineno"> 3341</span>&#160;                                 <span class="keywordtype">int</span> Offset,</div><div class="line"><a name="l03342"></a><span class="lineno"> 3342</span>&#160;                                 <span class="keywordtype">bool</span> UseGPRIdxMode,</div><div class="line"><a name="l03343"></a><span class="lineno"> 3343</span>&#160;                                 <span class="keywordtype">bool</span> IsIndirectSrc) {</div><div class="line"><a name="l03344"></a><span class="lineno"> 3344</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>();</div><div class="line"><a name="l03345"></a><span class="lineno"> 3345</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL = MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>();</div><div class="line"><a name="l03346"></a><span class="lineno"> 3346</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>(&amp;MI);</div><div class="line"><a name="l03347"></a><span class="lineno"> 3347</span>&#160;</div><div class="line"><a name="l03348"></a><span class="lineno"> 3348</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *Idx = TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(MI, AMDGPU::OpName::idx);</div><div class="line"><a name="l03349"></a><span class="lineno"> 3349</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *IdxRC = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">getRegClass</a>(Idx-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l03350"></a><span class="lineno"> 3350</span>&#160;</div><div class="line"><a name="l03351"></a><span class="lineno"> 3351</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Idx-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() != AMDGPU::NoRegister);</div><div class="line"><a name="l03352"></a><span class="lineno"> 3352</span>&#160;</div><div class="line"><a name="l03353"></a><span class="lineno"> 3353</span>&#160;  <span class="keywordflow">if</span> (!TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a362490a43ee948c5614e3b8385384257">getRegisterInfo</a>().<a class="code" href="classllvm_1_1SIRegisterInfo.html#a8970a99110a2d04fd4c39c47919068f0">isSGPRClass</a>(IdxRC))</div><div class="line"><a name="l03354"></a><span class="lineno"> 3354</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03355"></a><span class="lineno"> 3355</span>&#160;</div><div class="line"><a name="l03356"></a><span class="lineno"> 3356</span>&#160;  <span class="keywordflow">if</span> (UseGPRIdxMode) {</div><div class="line"><a name="l03357"></a><span class="lineno"> 3357</span>&#160;    <span class="keywordtype">unsigned</span> IdxMode = IsIndirectSrc ?</div><div class="line"><a name="l03358"></a><span class="lineno"> 3358</span>&#160;      <a class="code" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#af5252ebf458b72b49d66ec97f51841e3a064e9e9900217c959cd4bec112627012">AMDGPU::VGPRIndexMode::SRC0_ENABLE</a> : <a class="code" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#af5252ebf458b72b49d66ec97f51841e3adf241b71cde6b36cee10241a2e89fda3">AMDGPU::VGPRIndexMode::DST_ENABLE</a>;</div><div class="line"><a name="l03359"></a><span class="lineno"> 3359</span>&#160;    <span class="keywordflow">if</span> (Offset == 0) {</div><div class="line"><a name="l03360"></a><span class="lineno"> 3360</span>&#160;      <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *SetOn =</div><div class="line"><a name="l03361"></a><span class="lineno"> 3361</span>&#160;          <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, I, DL, TII-&gt;get(AMDGPU::S_SET_GPR_IDX_ON))</div><div class="line"><a name="l03362"></a><span class="lineno"> 3362</span>&#160;              .<a class="code" href="FileCheck_8cpp.html#a1e23cc505a17287914489e2d7f7093ba">add</a>(*Idx)</div><div class="line"><a name="l03363"></a><span class="lineno"> 3363</span>&#160;              .addImm(IdxMode);</div><div class="line"><a name="l03364"></a><span class="lineno"> 3364</span>&#160;</div><div class="line"><a name="l03365"></a><span class="lineno"> 3365</span>&#160;      SetOn-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#ab979122f21b7fa46d3d2d9b21983068b">setIsUndef</a>();</div><div class="line"><a name="l03366"></a><span class="lineno"> 3366</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l03367"></a><span class="lineno"> 3367</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> Tmp = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;AMDGPU::SReg_32_XM0RegClass);</div><div class="line"><a name="l03368"></a><span class="lineno"> 3368</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, I, DL, TII-&gt;get(AMDGPU::S_ADD_I32), Tmp)</div><div class="line"><a name="l03369"></a><span class="lineno"> 3369</span>&#160;          .<a class="code" href="FileCheck_8cpp.html#a1e23cc505a17287914489e2d7f7093ba">add</a>(*Idx)</div><div class="line"><a name="l03370"></a><span class="lineno"> 3370</span>&#160;          .addImm(Offset);</div><div class="line"><a name="l03371"></a><span class="lineno"> 3371</span>&#160;      <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *SetOn =</div><div class="line"><a name="l03372"></a><span class="lineno"> 3372</span>&#160;        <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, I, DL, TII-&gt;get(AMDGPU::S_SET_GPR_IDX_ON))</div><div class="line"><a name="l03373"></a><span class="lineno"> 3373</span>&#160;        .addReg(Tmp, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>)</div><div class="line"><a name="l03374"></a><span class="lineno"> 3374</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(IdxMode);</div><div class="line"><a name="l03375"></a><span class="lineno"> 3375</span>&#160;</div><div class="line"><a name="l03376"></a><span class="lineno"> 3376</span>&#160;      SetOn-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#ab979122f21b7fa46d3d2d9b21983068b">setIsUndef</a>();</div><div class="line"><a name="l03377"></a><span class="lineno"> 3377</span>&#160;    }</div><div class="line"><a name="l03378"></a><span class="lineno"> 3378</span>&#160;</div><div class="line"><a name="l03379"></a><span class="lineno"> 3379</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l03380"></a><span class="lineno"> 3380</span>&#160;  }</div><div class="line"><a name="l03381"></a><span class="lineno"> 3381</span>&#160;</div><div class="line"><a name="l03382"></a><span class="lineno"> 3382</span>&#160;  <span class="keywordflow">if</span> (Offset == 0) {</div><div class="line"><a name="l03383"></a><span class="lineno"> 3383</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, I, DL, TII-&gt;get(AMDGPU::S_MOV_B32), AMDGPU::M0)</div><div class="line"><a name="l03384"></a><span class="lineno"> 3384</span>&#160;      .<a class="code" href="FileCheck_8cpp.html#a1e23cc505a17287914489e2d7f7093ba">add</a>(*Idx);</div><div class="line"><a name="l03385"></a><span class="lineno"> 3385</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l03386"></a><span class="lineno"> 3386</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, I, DL, TII-&gt;get(AMDGPU::S_ADD_I32), AMDGPU::M0)</div><div class="line"><a name="l03387"></a><span class="lineno"> 3387</span>&#160;      .<a class="code" href="FileCheck_8cpp.html#a1e23cc505a17287914489e2d7f7093ba">add</a>(*Idx)</div><div class="line"><a name="l03388"></a><span class="lineno"> 3388</span>&#160;      .addImm(Offset);</div><div class="line"><a name="l03389"></a><span class="lineno"> 3389</span>&#160;  }</div><div class="line"><a name="l03390"></a><span class="lineno"> 3390</span>&#160;</div><div class="line"><a name="l03391"></a><span class="lineno"> 3391</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l03392"></a><span class="lineno"> 3392</span>&#160;}</div><div class="line"><a name="l03393"></a><span class="lineno"> 3393</span>&#160;</div><div class="line"><a name="l03394"></a><span class="lineno"> 3394</span>&#160;<span class="comment">// Control flow needs to be inserted if indexing with a VGPR.</span></div><div class="line"><a name="l03395"></a><span class="lineno"><a class="line" href="SIISelLowering_8cpp.html#afad9d76f643af61af8098f4c9c292834"> 3395</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code" href="SIISelLowering_8cpp.html#afad9d76f643af61af8098f4c9c292834">emitIndirectSrc</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l03396"></a><span class="lineno"> 3396</span>&#160;                                          <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l03397"></a><span class="lineno"> 3397</span>&#160;                                          <span class="keyword">const</span> <a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>) {</div><div class="line"><a name="l03398"></a><span class="lineno"> 3398</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a> = ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a4bbc0f0059b8fc54fdd919e558f0b911">getInstrInfo</a>();</div><div class="line"><a name="l03399"></a><span class="lineno"> 3399</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> &amp;<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a362490a43ee948c5614e3b8385384257">getRegisterInfo</a>();</div><div class="line"><a name="l03400"></a><span class="lineno"> 3400</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l03401"></a><span class="lineno"> 3401</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l03402"></a><span class="lineno"> 3402</span>&#160;</div><div class="line"><a name="l03403"></a><span class="lineno"> 3403</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> Dst = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l03404"></a><span class="lineno"> 3404</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> SrcReg = TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(MI, AMDGPU::OpName::src)-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l03405"></a><span class="lineno"> 3405</span>&#160;  <span class="keywordtype">int</span> Offset = TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(MI, AMDGPU::OpName::offset)-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l03406"></a><span class="lineno"> 3406</span>&#160;</div><div class="line"><a name="l03407"></a><span class="lineno"> 3407</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *VecRC = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">getRegClass</a>(SrcReg);</div><div class="line"><a name="l03408"></a><span class="lineno"> 3408</span>&#160;</div><div class="line"><a name="l03409"></a><span class="lineno"> 3409</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>;</div><div class="line"><a name="l03410"></a><span class="lineno"> 3410</span>&#160;  std::tie(SubReg, Offset)</div><div class="line"><a name="l03411"></a><span class="lineno"> 3411</span>&#160;    = <a class="code" href="SIISelLowering_8cpp.html#ab462ee44f2efdda747f5e9eb1ac4fa8f">computeIndirectRegAndOffset</a>(TRI, VecRC, SrcReg, Offset);</div><div class="line"><a name="l03412"></a><span class="lineno"> 3412</span>&#160;</div><div class="line"><a name="l03413"></a><span class="lineno"> 3413</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">bool</span> UseGPRIdxMode = ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a021be99fec633060e46fd3c482c1c3bc">useVGPRIndexMode</a>();</div><div class="line"><a name="l03414"></a><span class="lineno"> 3414</span>&#160;</div><div class="line"><a name="l03415"></a><span class="lineno"> 3415</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="SIISelLowering_8cpp.html#a42ac8db41e09163d685e63a1fe82ee16">setM0ToIndexFromSGPR</a>(TII, MRI, MI, Offset, UseGPRIdxMode, <span class="keyword">true</span>)) {</div><div class="line"><a name="l03416"></a><span class="lineno"> 3416</span>&#160;    <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>(&amp;MI);</div><div class="line"><a name="l03417"></a><span class="lineno"> 3417</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL = MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>();</div><div class="line"><a name="l03418"></a><span class="lineno"> 3418</span>&#160;</div><div class="line"><a name="l03419"></a><span class="lineno"> 3419</span>&#160;    <span class="keywordflow">if</span> (UseGPRIdxMode) {</div><div class="line"><a name="l03420"></a><span class="lineno"> 3420</span>&#160;      <span class="comment">// TODO: Look at the uses to avoid the copy. This may require rescheduling</span></div><div class="line"><a name="l03421"></a><span class="lineno"> 3421</span>&#160;      <span class="comment">// to avoid interfering with other uses, so probably requires a new</span></div><div class="line"><a name="l03422"></a><span class="lineno"> 3422</span>&#160;      <span class="comment">// optimization pass.</span></div><div class="line"><a name="l03423"></a><span class="lineno"> 3423</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, TII-&gt;get(AMDGPU::V_MOV_B32_e32), Dst)</div><div class="line"><a name="l03424"></a><span class="lineno"> 3424</span>&#160;        .addReg(SrcReg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8ab502f975742e9bff6d6dd7b49439b806">RegState::Undef</a>, SubReg)</div><div class="line"><a name="l03425"></a><span class="lineno"> 3425</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SrcReg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a>)</div><div class="line"><a name="l03426"></a><span class="lineno"> 3426</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(AMDGPU::M0, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a>);</div><div class="line"><a name="l03427"></a><span class="lineno"> 3427</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, TII-&gt;get(AMDGPU::S_SET_GPR_IDX_OFF));</div><div class="line"><a name="l03428"></a><span class="lineno"> 3428</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l03429"></a><span class="lineno"> 3429</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, TII-&gt;get(AMDGPU::V_MOVRELS_B32_e32), Dst)</div><div class="line"><a name="l03430"></a><span class="lineno"> 3430</span>&#160;        .addReg(SrcReg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8ab502f975742e9bff6d6dd7b49439b806">RegState::Undef</a>, SubReg)</div><div class="line"><a name="l03431"></a><span class="lineno"> 3431</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SrcReg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a>);</div><div class="line"><a name="l03432"></a><span class="lineno"> 3432</span>&#160;    }</div><div class="line"><a name="l03433"></a><span class="lineno"> 3433</span>&#160;</div><div class="line"><a name="l03434"></a><span class="lineno"> 3434</span>&#160;    MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l03435"></a><span class="lineno"> 3435</span>&#160;</div><div class="line"><a name="l03436"></a><span class="lineno"> 3436</span>&#160;    <span class="keywordflow">return</span> &amp;MBB;</div><div class="line"><a name="l03437"></a><span class="lineno"> 3437</span>&#160;  }</div><div class="line"><a name="l03438"></a><span class="lineno"> 3438</span>&#160;</div><div class="line"><a name="l03439"></a><span class="lineno"> 3439</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL = MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>();</div><div class="line"><a name="l03440"></a><span class="lineno"> 3440</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>(&amp;MI);</div><div class="line"><a name="l03441"></a><span class="lineno"> 3441</span>&#160;</div><div class="line"><a name="l03442"></a><span class="lineno"> 3442</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> PhiReg = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;AMDGPU::VGPR_32RegClass);</div><div class="line"><a name="l03443"></a><span class="lineno"> 3443</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> InitReg = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;AMDGPU::VGPR_32RegClass);</div><div class="line"><a name="l03444"></a><span class="lineno"> 3444</span>&#160;</div><div class="line"><a name="l03445"></a><span class="lineno"> 3445</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, TII-&gt;get(TargetOpcode::IMPLICIT_DEF), InitReg);</div><div class="line"><a name="l03446"></a><span class="lineno"> 3446</span>&#160;</div><div class="line"><a name="l03447"></a><span class="lineno"> 3447</span>&#160;  <span class="keyword">auto</span> InsPt = <a class="code" href="SIISelLowering_8cpp.html#a9609926a98117f37ed4e0085e7cc8192">loadM0FromVGPR</a>(TII, MBB, MI, InitReg, PhiReg,</div><div class="line"><a name="l03448"></a><span class="lineno"> 3448</span>&#160;                              Offset, UseGPRIdxMode, <span class="keyword">true</span>);</div><div class="line"><a name="l03449"></a><span class="lineno"> 3449</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *LoopBB = InsPt-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l03450"></a><span class="lineno"> 3450</span>&#160;</div><div class="line"><a name="l03451"></a><span class="lineno"> 3451</span>&#160;  <span class="keywordflow">if</span> (UseGPRIdxMode) {</div><div class="line"><a name="l03452"></a><span class="lineno"> 3452</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*LoopBB, InsPt, DL, TII-&gt;get(AMDGPU::V_MOV_B32_e32), Dst)</div><div class="line"><a name="l03453"></a><span class="lineno"> 3453</span>&#160;      .addReg(SrcReg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8ab502f975742e9bff6d6dd7b49439b806">RegState::Undef</a>, SubReg)</div><div class="line"><a name="l03454"></a><span class="lineno"> 3454</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SrcReg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a>)</div><div class="line"><a name="l03455"></a><span class="lineno"> 3455</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(AMDGPU::M0, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a>);</div><div class="line"><a name="l03456"></a><span class="lineno"> 3456</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*LoopBB, InsPt, DL, TII-&gt;get(AMDGPU::S_SET_GPR_IDX_OFF));</div><div class="line"><a name="l03457"></a><span class="lineno"> 3457</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l03458"></a><span class="lineno"> 3458</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*LoopBB, InsPt, DL, TII-&gt;get(AMDGPU::V_MOVRELS_B32_e32), Dst)</div><div class="line"><a name="l03459"></a><span class="lineno"> 3459</span>&#160;      .addReg(SrcReg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8ab502f975742e9bff6d6dd7b49439b806">RegState::Undef</a>, SubReg)</div><div class="line"><a name="l03460"></a><span class="lineno"> 3460</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SrcReg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a>);</div><div class="line"><a name="l03461"></a><span class="lineno"> 3461</span>&#160;  }</div><div class="line"><a name="l03462"></a><span class="lineno"> 3462</span>&#160;</div><div class="line"><a name="l03463"></a><span class="lineno"> 3463</span>&#160;  MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l03464"></a><span class="lineno"> 3464</span>&#160;</div><div class="line"><a name="l03465"></a><span class="lineno"> 3465</span>&#160;  <span class="keywordflow">return</span> LoopBB;</div><div class="line"><a name="l03466"></a><span class="lineno"> 3466</span>&#160;}</div><div class="line"><a name="l03467"></a><span class="lineno"> 3467</span>&#160;</div><div class="line"><a name="l03468"></a><span class="lineno"><a class="line" href="SIISelLowering_8cpp.html#a710b880a83e09784281c4c0863fef5f3"> 3468</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="SIISelLowering_8cpp.html#a710b880a83e09784281c4c0863fef5f3">getMOVRELDPseudo</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> &amp;<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div><div class="line"><a name="l03469"></a><span class="lineno"> 3469</span>&#160;                                 <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *VecRC) {</div><div class="line"><a name="l03470"></a><span class="lineno"> 3470</span>&#160;  <span class="keywordflow">switch</span> (TRI.getRegSizeInBits(*VecRC)) {</div><div class="line"><a name="l03471"></a><span class="lineno"> 3471</span>&#160;  <span class="keywordflow">case</span> 32: <span class="comment">// 4 bytes</span></div><div class="line"><a name="l03472"></a><span class="lineno"> 3472</span>&#160;    <span class="keywordflow">return</span> AMDGPU::V_MOVRELD_B32_V1;</div><div class="line"><a name="l03473"></a><span class="lineno"> 3473</span>&#160;  <span class="keywordflow">case</span> 64: <span class="comment">// 8 bytes</span></div><div class="line"><a name="l03474"></a><span class="lineno"> 3474</span>&#160;    <span class="keywordflow">return</span> AMDGPU::V_MOVRELD_B32_V2;</div><div class="line"><a name="l03475"></a><span class="lineno"> 3475</span>&#160;  <span class="keywordflow">case</span> 128: <span class="comment">// 16 bytes</span></div><div class="line"><a name="l03476"></a><span class="lineno"> 3476</span>&#160;    <span class="keywordflow">return</span> AMDGPU::V_MOVRELD_B32_V4;</div><div class="line"><a name="l03477"></a><span class="lineno"> 3477</span>&#160;  <span class="keywordflow">case</span> 256: <span class="comment">// 32 bytes</span></div><div class="line"><a name="l03478"></a><span class="lineno"> 3478</span>&#160;    <span class="keywordflow">return</span> AMDGPU::V_MOVRELD_B32_V8;</div><div class="line"><a name="l03479"></a><span class="lineno"> 3479</span>&#160;  <span class="keywordflow">case</span> 512: <span class="comment">// 64 bytes</span></div><div class="line"><a name="l03480"></a><span class="lineno"> 3480</span>&#160;    <span class="keywordflow">return</span> AMDGPU::V_MOVRELD_B32_V16;</div><div class="line"><a name="l03481"></a><span class="lineno"> 3481</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l03482"></a><span class="lineno"> 3482</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;unsupported size for MOVRELD pseudos&quot;</span>);</div><div class="line"><a name="l03483"></a><span class="lineno"> 3483</span>&#160;  }</div><div class="line"><a name="l03484"></a><span class="lineno"> 3484</span>&#160;}</div><div class="line"><a name="l03485"></a><span class="lineno"> 3485</span>&#160;</div><div class="line"><a name="l03486"></a><span class="lineno"><a class="line" href="SIISelLowering_8cpp.html#a1e587ccd204fefbc3846bbce7285baa8"> 3486</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code" href="SIISelLowering_8cpp.html#a1e587ccd204fefbc3846bbce7285baa8">emitIndirectDst</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l03487"></a><span class="lineno"> 3487</span>&#160;                                          <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l03488"></a><span class="lineno"> 3488</span>&#160;                                          <span class="keyword">const</span> <a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>) {</div><div class="line"><a name="l03489"></a><span class="lineno"> 3489</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a> = ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a4bbc0f0059b8fc54fdd919e558f0b911">getInstrInfo</a>();</div><div class="line"><a name="l03490"></a><span class="lineno"> 3490</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> &amp;<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a362490a43ee948c5614e3b8385384257">getRegisterInfo</a>();</div><div class="line"><a name="l03491"></a><span class="lineno"> 3491</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l03492"></a><span class="lineno"> 3492</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l03493"></a><span class="lineno"> 3493</span>&#160;</div><div class="line"><a name="l03494"></a><span class="lineno"> 3494</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> Dst = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l03495"></a><span class="lineno"> 3495</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *SrcVec = TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(MI, AMDGPU::OpName::src);</div><div class="line"><a name="l03496"></a><span class="lineno"> 3496</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *Idx = TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(MI, AMDGPU::OpName::idx);</div><div class="line"><a name="l03497"></a><span class="lineno"> 3497</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *Val = TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(MI, AMDGPU::OpName::val);</div><div class="line"><a name="l03498"></a><span class="lineno"> 3498</span>&#160;  <span class="keywordtype">int</span> Offset = TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(MI, AMDGPU::OpName::offset)-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l03499"></a><span class="lineno"> 3499</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *VecRC = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">getRegClass</a>(SrcVec-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l03500"></a><span class="lineno"> 3500</span>&#160;</div><div class="line"><a name="l03501"></a><span class="lineno"> 3501</span>&#160;  <span class="comment">// This can be an immediate, but will be folded later.</span></div><div class="line"><a name="l03502"></a><span class="lineno"> 3502</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Val-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l03503"></a><span class="lineno"> 3503</span>&#160;</div><div class="line"><a name="l03504"></a><span class="lineno"> 3504</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>;</div><div class="line"><a name="l03505"></a><span class="lineno"> 3505</span>&#160;  std::tie(SubReg, Offset) = <a class="code" href="SIISelLowering_8cpp.html#ab462ee44f2efdda747f5e9eb1ac4fa8f">computeIndirectRegAndOffset</a>(TRI, VecRC,</div><div class="line"><a name="l03506"></a><span class="lineno"> 3506</span>&#160;                                                         SrcVec-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(),</div><div class="line"><a name="l03507"></a><span class="lineno"> 3507</span>&#160;                                                         <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>);</div><div class="line"><a name="l03508"></a><span class="lineno"> 3508</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">bool</span> UseGPRIdxMode = ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a021be99fec633060e46fd3c482c1c3bc">useVGPRIndexMode</a>();</div><div class="line"><a name="l03509"></a><span class="lineno"> 3509</span>&#160;</div><div class="line"><a name="l03510"></a><span class="lineno"> 3510</span>&#160;  <span class="keywordflow">if</span> (Idx-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() == AMDGPU::NoRegister) {</div><div class="line"><a name="l03511"></a><span class="lineno"> 3511</span>&#160;    <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>(&amp;MI);</div><div class="line"><a name="l03512"></a><span class="lineno"> 3512</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL = MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>();</div><div class="line"><a name="l03513"></a><span class="lineno"> 3513</span>&#160;</div><div class="line"><a name="l03514"></a><span class="lineno"> 3514</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Offset == 0);</div><div class="line"><a name="l03515"></a><span class="lineno"> 3515</span>&#160;</div><div class="line"><a name="l03516"></a><span class="lineno"> 3516</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, TII-&gt;get(TargetOpcode::INSERT_SUBREG), Dst)</div><div class="line"><a name="l03517"></a><span class="lineno"> 3517</span>&#160;        .<a class="code" href="FileCheck_8cpp.html#a1e23cc505a17287914489e2d7f7093ba">add</a>(*SrcVec)</div><div class="line"><a name="l03518"></a><span class="lineno"> 3518</span>&#160;        .add(*Val)</div><div class="line"><a name="l03519"></a><span class="lineno"> 3519</span>&#160;        .addImm(SubReg);</div><div class="line"><a name="l03520"></a><span class="lineno"> 3520</span>&#160;</div><div class="line"><a name="l03521"></a><span class="lineno"> 3521</span>&#160;    MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l03522"></a><span class="lineno"> 3522</span>&#160;    <span class="keywordflow">return</span> &amp;MBB;</div><div class="line"><a name="l03523"></a><span class="lineno"> 3523</span>&#160;  }</div><div class="line"><a name="l03524"></a><span class="lineno"> 3524</span>&#160;</div><div class="line"><a name="l03525"></a><span class="lineno"> 3525</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="SIISelLowering_8cpp.html#a42ac8db41e09163d685e63a1fe82ee16">setM0ToIndexFromSGPR</a>(TII, MRI, MI, Offset, UseGPRIdxMode, <span class="keyword">false</span>)) {</div><div class="line"><a name="l03526"></a><span class="lineno"> 3526</span>&#160;    <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>(&amp;MI);</div><div class="line"><a name="l03527"></a><span class="lineno"> 3527</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL = MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>();</div><div class="line"><a name="l03528"></a><span class="lineno"> 3528</span>&#160;</div><div class="line"><a name="l03529"></a><span class="lineno"> 3529</span>&#160;    <span class="keywordflow">if</span> (UseGPRIdxMode) {</div><div class="line"><a name="l03530"></a><span class="lineno"> 3530</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, TII-&gt;get(AMDGPU::V_MOV_B32_indirect))</div><div class="line"><a name="l03531"></a><span class="lineno"> 3531</span>&#160;          .addReg(SrcVec-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8ab502f975742e9bff6d6dd7b49439b806">RegState::Undef</a>, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>) <span class="comment">// vdst</span></div><div class="line"><a name="l03532"></a><span class="lineno"> 3532</span>&#160;          .<a class="code" href="FileCheck_8cpp.html#a1e23cc505a17287914489e2d7f7093ba">add</a>(*Val)</div><div class="line"><a name="l03533"></a><span class="lineno"> 3533</span>&#160;          .addReg(Dst, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a833922eca2ad0eab70573ba1f5fba9af">RegState::ImplicitDefine</a>)</div><div class="line"><a name="l03534"></a><span class="lineno"> 3534</span>&#160;          .addReg(SrcVec-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a>)</div><div class="line"><a name="l03535"></a><span class="lineno"> 3535</span>&#160;          .addReg(AMDGPU::M0, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a>);</div><div class="line"><a name="l03536"></a><span class="lineno"> 3536</span>&#160;</div><div class="line"><a name="l03537"></a><span class="lineno"> 3537</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, TII-&gt;get(AMDGPU::S_SET_GPR_IDX_OFF));</div><div class="line"><a name="l03538"></a><span class="lineno"> 3538</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l03539"></a><span class="lineno"> 3539</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;MovRelDesc = TII-&gt;get(<a class="code" href="SIISelLowering_8cpp.html#a710b880a83e09784281c4c0863fef5f3">getMOVRELDPseudo</a>(TRI, VecRC));</div><div class="line"><a name="l03540"></a><span class="lineno"> 3540</span>&#160;</div><div class="line"><a name="l03541"></a><span class="lineno"> 3541</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, MovRelDesc)</div><div class="line"><a name="l03542"></a><span class="lineno"> 3542</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(Dst, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a>)</div><div class="line"><a name="l03543"></a><span class="lineno"> 3543</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SrcVec-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>())</div><div class="line"><a name="l03544"></a><span class="lineno"> 3544</span>&#160;          .<a class="code" href="FileCheck_8cpp.html#a1e23cc505a17287914489e2d7f7093ba">add</a>(*Val)</div><div class="line"><a name="l03545"></a><span class="lineno"> 3545</span>&#160;          .addImm(SubReg - AMDGPU::sub0);</div><div class="line"><a name="l03546"></a><span class="lineno"> 3546</span>&#160;    }</div><div class="line"><a name="l03547"></a><span class="lineno"> 3547</span>&#160;</div><div class="line"><a name="l03548"></a><span class="lineno"> 3548</span>&#160;    MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l03549"></a><span class="lineno"> 3549</span>&#160;    <span class="keywordflow">return</span> &amp;MBB;</div><div class="line"><a name="l03550"></a><span class="lineno"> 3550</span>&#160;  }</div><div class="line"><a name="l03551"></a><span class="lineno"> 3551</span>&#160;</div><div class="line"><a name="l03552"></a><span class="lineno"> 3552</span>&#160;  <span class="keywordflow">if</span> (Val-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>())</div><div class="line"><a name="l03553"></a><span class="lineno"> 3553</span>&#160;    MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a86d8bbbfb8278ba2c26c581e232918d0">clearKillFlags</a>(Val-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l03554"></a><span class="lineno"> 3554</span>&#160;</div><div class="line"><a name="l03555"></a><span class="lineno"> 3555</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL = MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>();</div><div class="line"><a name="l03556"></a><span class="lineno"> 3556</span>&#160;</div><div class="line"><a name="l03557"></a><span class="lineno"> 3557</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> PhiReg = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(VecRC);</div><div class="line"><a name="l03558"></a><span class="lineno"> 3558</span>&#160;</div><div class="line"><a name="l03559"></a><span class="lineno"> 3559</span>&#160;  <span class="keyword">auto</span> InsPt = <a class="code" href="SIISelLowering_8cpp.html#a9609926a98117f37ed4e0085e7cc8192">loadM0FromVGPR</a>(TII, MBB, MI, SrcVec-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), PhiReg,</div><div class="line"><a name="l03560"></a><span class="lineno"> 3560</span>&#160;                              <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>, UseGPRIdxMode, <span class="keyword">false</span>);</div><div class="line"><a name="l03561"></a><span class="lineno"> 3561</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *LoopBB = InsPt-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l03562"></a><span class="lineno"> 3562</span>&#160;</div><div class="line"><a name="l03563"></a><span class="lineno"> 3563</span>&#160;  <span class="keywordflow">if</span> (UseGPRIdxMode) {</div><div class="line"><a name="l03564"></a><span class="lineno"> 3564</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*LoopBB, InsPt, DL, TII-&gt;get(AMDGPU::V_MOV_B32_indirect))</div><div class="line"><a name="l03565"></a><span class="lineno"> 3565</span>&#160;        .addReg(PhiReg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8ab502f975742e9bff6d6dd7b49439b806">RegState::Undef</a>, SubReg) <span class="comment">// vdst</span></div><div class="line"><a name="l03566"></a><span class="lineno"> 3566</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(*Val)                               <span class="comment">// src0</span></div><div class="line"><a name="l03567"></a><span class="lineno"> 3567</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(Dst, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a833922eca2ad0eab70573ba1f5fba9af">RegState::ImplicitDefine</a>)</div><div class="line"><a name="l03568"></a><span class="lineno"> 3568</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(PhiReg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a>)</div><div class="line"><a name="l03569"></a><span class="lineno"> 3569</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(AMDGPU::M0, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a>);</div><div class="line"><a name="l03570"></a><span class="lineno"> 3570</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*LoopBB, InsPt, DL, TII-&gt;get(AMDGPU::S_SET_GPR_IDX_OFF));</div><div class="line"><a name="l03571"></a><span class="lineno"> 3571</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l03572"></a><span class="lineno"> 3572</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;MovRelDesc = TII-&gt;get(<a class="code" href="SIISelLowering_8cpp.html#a710b880a83e09784281c4c0863fef5f3">getMOVRELDPseudo</a>(TRI, VecRC));</div><div class="line"><a name="l03573"></a><span class="lineno"> 3573</span>&#160;</div><div class="line"><a name="l03574"></a><span class="lineno"> 3574</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*LoopBB, InsPt, DL, MovRelDesc)</div><div class="line"><a name="l03575"></a><span class="lineno"> 3575</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(Dst, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a>)</div><div class="line"><a name="l03576"></a><span class="lineno"> 3576</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(PhiReg)</div><div class="line"><a name="l03577"></a><span class="lineno"> 3577</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(*Val)</div><div class="line"><a name="l03578"></a><span class="lineno"> 3578</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(SubReg - AMDGPU::sub0);</div><div class="line"><a name="l03579"></a><span class="lineno"> 3579</span>&#160;  }</div><div class="line"><a name="l03580"></a><span class="lineno"> 3580</span>&#160;</div><div class="line"><a name="l03581"></a><span class="lineno"> 3581</span>&#160;  MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l03582"></a><span class="lineno"> 3582</span>&#160;</div><div class="line"><a name="l03583"></a><span class="lineno"> 3583</span>&#160;  <span class="keywordflow">return</span> LoopBB;</div><div class="line"><a name="l03584"></a><span class="lineno"> 3584</span>&#160;}</div><div class="line"><a name="l03585"></a><span class="lineno"> 3585</span>&#160;</div><div class="line"><a name="l03586"></a><span class="lineno"><a class="line" href="classllvm_1_1SITargetLowering.html#a92bd7eb8dcbdfa0341a4fe88a09941da"> 3586</a></span>&#160;<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code" href="classllvm_1_1SITargetLowering.html#a92bd7eb8dcbdfa0341a4fe88a09941da">SITargetLowering::EmitInstrWithCustomInserter</a>(</div><div class="line"><a name="l03587"></a><span class="lineno"> 3587</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *BB)<span class="keyword"> const </span>{</div><div class="line"><a name="l03588"></a><span class="lineno"> 3588</span>&#160;</div><div class="line"><a name="l03589"></a><span class="lineno"> 3589</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a> = <a class="code" href="classllvm_1_1SITargetLowering.html#a24ad06f18143b455e48074549d2e7e3e">getSubtarget</a>()-&gt;<a class="code" href="classllvm_1_1GCNSubtarget.html#a4bbc0f0059b8fc54fdd919e558f0b911">getInstrInfo</a>();</div><div class="line"><a name="l03590"></a><span class="lineno"> 3590</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = BB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l03591"></a><span class="lineno"> 3591</span>&#160;  <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *MFI = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div><div class="line"><a name="l03592"></a><span class="lineno"> 3592</span>&#160;</div><div class="line"><a name="l03593"></a><span class="lineno"> 3593</span>&#160;  <span class="keywordflow">if</span> (TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#abdcf600002fd489c76924f2ec4f4fc0f">isMIMG</a>(MI)) {</div><div class="line"><a name="l03594"></a><span class="lineno"> 3594</span>&#160;    <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a4cd2e2c219c477019aa343c92dcf56cb">memoperands_empty</a>() &amp;&amp; MI.<a class="code" href="classllvm_1_1MachineInstr.html#a17f5d15a7320dec2cfefb6617f711ab7">mayLoadOrStore</a>()) {</div><div class="line"><a name="l03595"></a><span class="lineno"> 3595</span>&#160;      <a class="code" href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">report_fatal_error</a>(<span class="stringliteral">&quot;missing mem operand from MIMG instruction&quot;</span>);</div><div class="line"><a name="l03596"></a><span class="lineno"> 3596</span>&#160;    }</div><div class="line"><a name="l03597"></a><span class="lineno"> 3597</span>&#160;    <span class="comment">// Add a memoperand for mimg instructions so that they aren&#39;t assumed to</span></div><div class="line"><a name="l03598"></a><span class="lineno"> 3598</span>&#160;    <span class="comment">// be ordered memory instuctions.</span></div><div class="line"><a name="l03599"></a><span class="lineno"> 3599</span>&#160;</div><div class="line"><a name="l03600"></a><span class="lineno"> 3600</span>&#160;    <span class="keywordflow">return</span> BB;</div><div class="line"><a name="l03601"></a><span class="lineno"> 3601</span>&#160;  }</div><div class="line"><a name="l03602"></a><span class="lineno"> 3602</span>&#160;</div><div class="line"><a name="l03603"></a><span class="lineno"> 3603</span>&#160;  <span class="keywordflow">switch</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div><div class="line"><a name="l03604"></a><span class="lineno"> 3604</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_ADD_U64_PSEUDO:</div><div class="line"><a name="l03605"></a><span class="lineno"> 3605</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_SUB_U64_PSEUDO: {</div><div class="line"><a name="l03606"></a><span class="lineno"> 3606</span>&#160;    <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = BB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l03607"></a><span class="lineno"> 3607</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a> = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a>&gt;();</div><div class="line"><a name="l03608"></a><span class="lineno"> 3608</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a95d2929d1a7c8c66554f0b44b153b573">getRegisterInfo</a>();</div><div class="line"><a name="l03609"></a><span class="lineno"> 3609</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *BoolRC = TRI-&gt;getBoolRC();</div><div class="line"><a name="l03610"></a><span class="lineno"> 3610</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL = MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>();</div><div class="line"><a name="l03611"></a><span class="lineno"> 3611</span>&#160;</div><div class="line"><a name="l03612"></a><span class="lineno"> 3612</span>&#160;    <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Dest = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0);</div><div class="line"><a name="l03613"></a><span class="lineno"> 3613</span>&#160;    <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src0 = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1);</div><div class="line"><a name="l03614"></a><span class="lineno"> 3614</span>&#160;    <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src1 = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2);</div><div class="line"><a name="l03615"></a><span class="lineno"> 3615</span>&#160;</div><div class="line"><a name="l03616"></a><span class="lineno"> 3616</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> DestSub0 = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;AMDGPU::SReg_32RegClass);</div><div class="line"><a name="l03617"></a><span class="lineno"> 3617</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> DestSub1 = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;AMDGPU::SReg_32RegClass);</div><div class="line"><a name="l03618"></a><span class="lineno"> 3618</span>&#160;</div><div class="line"><a name="l03619"></a><span class="lineno"> 3619</span>&#160;    <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> Src0Sub0 = TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#ac00c84cfc6dac484e038a2d4258933ef">buildExtractSubRegOrImm</a>(MI, MRI,</div><div class="line"><a name="l03620"></a><span class="lineno"> 3620</span>&#160;     Src0, BoolRC, AMDGPU::sub0,</div><div class="line"><a name="l03621"></a><span class="lineno"> 3621</span>&#160;     &amp;AMDGPU::SReg_32RegClass);</div><div class="line"><a name="l03622"></a><span class="lineno"> 3622</span>&#160;    <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> Src0Sub1 = TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#ac00c84cfc6dac484e038a2d4258933ef">buildExtractSubRegOrImm</a>(MI, MRI,</div><div class="line"><a name="l03623"></a><span class="lineno"> 3623</span>&#160;      Src0, BoolRC, AMDGPU::sub1,</div><div class="line"><a name="l03624"></a><span class="lineno"> 3624</span>&#160;      &amp;AMDGPU::SReg_32RegClass);</div><div class="line"><a name="l03625"></a><span class="lineno"> 3625</span>&#160;</div><div class="line"><a name="l03626"></a><span class="lineno"> 3626</span>&#160;    <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> Src1Sub0 = TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#ac00c84cfc6dac484e038a2d4258933ef">buildExtractSubRegOrImm</a>(MI, MRI,</div><div class="line"><a name="l03627"></a><span class="lineno"> 3627</span>&#160;      Src1, BoolRC, AMDGPU::sub0,</div><div class="line"><a name="l03628"></a><span class="lineno"> 3628</span>&#160;      &amp;AMDGPU::SReg_32RegClass);</div><div class="line"><a name="l03629"></a><span class="lineno"> 3629</span>&#160;    <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> Src1Sub1 = TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#ac00c84cfc6dac484e038a2d4258933ef">buildExtractSubRegOrImm</a>(MI, MRI,</div><div class="line"><a name="l03630"></a><span class="lineno"> 3630</span>&#160;      Src1, BoolRC, AMDGPU::sub1,</div><div class="line"><a name="l03631"></a><span class="lineno"> 3631</span>&#160;      &amp;AMDGPU::SReg_32RegClass);</div><div class="line"><a name="l03632"></a><span class="lineno"> 3632</span>&#160;</div><div class="line"><a name="l03633"></a><span class="lineno"> 3633</span>&#160;    <span class="keywordtype">bool</span> IsAdd = (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == AMDGPU::S_ADD_U64_PSEUDO);</div><div class="line"><a name="l03634"></a><span class="lineno"> 3634</span>&#160;</div><div class="line"><a name="l03635"></a><span class="lineno"> 3635</span>&#160;    <span class="keywordtype">unsigned</span> LoOpc = IsAdd ? AMDGPU::S_ADD_U32 : AMDGPU::S_SUB_U32;</div><div class="line"><a name="l03636"></a><span class="lineno"> 3636</span>&#160;    <span class="keywordtype">unsigned</span> HiOpc = IsAdd ? AMDGPU::S_ADDC_U32 : AMDGPU::S_SUBB_U32;</div><div class="line"><a name="l03637"></a><span class="lineno"> 3637</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*BB, MI, DL, TII-&gt;get(LoOpc), DestSub0)</div><div class="line"><a name="l03638"></a><span class="lineno"> 3638</span>&#160;      .<a class="code" href="FileCheck_8cpp.html#a1e23cc505a17287914489e2d7f7093ba">add</a>(Src0Sub0)</div><div class="line"><a name="l03639"></a><span class="lineno"> 3639</span>&#160;      .add(Src1Sub0);</div><div class="line"><a name="l03640"></a><span class="lineno"> 3640</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*BB, MI, DL, TII-&gt;get(HiOpc), DestSub1)</div><div class="line"><a name="l03641"></a><span class="lineno"> 3641</span>&#160;      .<a class="code" href="FileCheck_8cpp.html#a1e23cc505a17287914489e2d7f7093ba">add</a>(Src0Sub1)</div><div class="line"><a name="l03642"></a><span class="lineno"> 3642</span>&#160;      .add(Src1Sub1);</div><div class="line"><a name="l03643"></a><span class="lineno"> 3643</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*BB, MI, DL, TII-&gt;get(TargetOpcode::REG_SEQUENCE), Dest.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>())</div><div class="line"><a name="l03644"></a><span class="lineno"> 3644</span>&#160;      .addReg(DestSub0)</div><div class="line"><a name="l03645"></a><span class="lineno"> 3645</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(AMDGPU::sub0)</div><div class="line"><a name="l03646"></a><span class="lineno"> 3646</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(DestSub1)</div><div class="line"><a name="l03647"></a><span class="lineno"> 3647</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(AMDGPU::sub1);</div><div class="line"><a name="l03648"></a><span class="lineno"> 3648</span>&#160;    MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l03649"></a><span class="lineno"> 3649</span>&#160;    <span class="keywordflow">return</span> BB;</div><div class="line"><a name="l03650"></a><span class="lineno"> 3650</span>&#160;  }</div><div class="line"><a name="l03651"></a><span class="lineno"> 3651</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_INIT_M0: {</div><div class="line"><a name="l03652"></a><span class="lineno"> 3652</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*BB, MI.<a class="code" href="classllvm_1_1ilist__node__impl.html#af719fc783be6589465137d997701a432">getIterator</a>(), MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(),</div><div class="line"><a name="l03653"></a><span class="lineno"> 3653</span>&#160;            TII-&gt;get(AMDGPU::S_MOV_B32), AMDGPU::M0)</div><div class="line"><a name="l03654"></a><span class="lineno"> 3654</span>&#160;        .<a class="code" href="FileCheck_8cpp.html#a1e23cc505a17287914489e2d7f7093ba">add</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0));</div><div class="line"><a name="l03655"></a><span class="lineno"> 3655</span>&#160;    MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l03656"></a><span class="lineno"> 3656</span>&#160;    <span class="keywordflow">return</span> BB;</div><div class="line"><a name="l03657"></a><span class="lineno"> 3657</span>&#160;  }</div><div class="line"><a name="l03658"></a><span class="lineno"> 3658</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_INIT_EXEC:</div><div class="line"><a name="l03659"></a><span class="lineno"> 3659</span>&#160;    <span class="comment">// This should be before all vector instructions.</span></div><div class="line"><a name="l03660"></a><span class="lineno"> 3660</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*BB, &amp;*BB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>(), MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), TII-&gt;get(AMDGPU::S_MOV_B64),</div><div class="line"><a name="l03661"></a><span class="lineno"> 3661</span>&#160;            AMDGPU::EXEC)</div><div class="line"><a name="l03662"></a><span class="lineno"> 3662</span>&#160;        .addImm(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>());</div><div class="line"><a name="l03663"></a><span class="lineno"> 3663</span>&#160;    MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l03664"></a><span class="lineno"> 3664</span>&#160;    <span class="keywordflow">return</span> BB;</div><div class="line"><a name="l03665"></a><span class="lineno"> 3665</span>&#160;</div><div class="line"><a name="l03666"></a><span class="lineno"> 3666</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_INIT_EXEC_LO:</div><div class="line"><a name="l03667"></a><span class="lineno"> 3667</span>&#160;    <span class="comment">// This should be before all vector instructions.</span></div><div class="line"><a name="l03668"></a><span class="lineno"> 3668</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*BB, &amp;*BB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>(), MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), TII-&gt;get(AMDGPU::S_MOV_B32),</div><div class="line"><a name="l03669"></a><span class="lineno"> 3669</span>&#160;            AMDGPU::EXEC_LO)</div><div class="line"><a name="l03670"></a><span class="lineno"> 3670</span>&#160;        .addImm(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>());</div><div class="line"><a name="l03671"></a><span class="lineno"> 3671</span>&#160;    MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l03672"></a><span class="lineno"> 3672</span>&#160;    <span class="keywordflow">return</span> BB;</div><div class="line"><a name="l03673"></a><span class="lineno"> 3673</span>&#160;</div><div class="line"><a name="l03674"></a><span class="lineno"> 3674</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_INIT_EXEC_FROM_INPUT: {</div><div class="line"><a name="l03675"></a><span class="lineno"> 3675</span>&#160;    <span class="comment">// Extract the thread count from an SGPR input and set EXEC accordingly.</span></div><div class="line"><a name="l03676"></a><span class="lineno"> 3676</span>&#160;    <span class="comment">// Since BFM can&#39;t shift by 64, handle that case with CMP + CMOV.</span></div><div class="line"><a name="l03677"></a><span class="lineno"> 3677</span>&#160;    <span class="comment">//</span></div><div class="line"><a name="l03678"></a><span class="lineno"> 3678</span>&#160;    <span class="comment">// S_BFE_U32 count, input, {shift, 7}</span></div><div class="line"><a name="l03679"></a><span class="lineno"> 3679</span>&#160;    <span class="comment">// S_BFM_B64 exec, count, 0</span></div><div class="line"><a name="l03680"></a><span class="lineno"> 3680</span>&#160;    <span class="comment">// S_CMP_EQ_U32 count, 64</span></div><div class="line"><a name="l03681"></a><span class="lineno"> 3681</span>&#160;    <span class="comment">// S_CMOV_B64 exec, -1</span></div><div class="line"><a name="l03682"></a><span class="lineno"> 3682</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *FirstMI = &amp;*BB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>();</div><div class="line"><a name="l03683"></a><span class="lineno"> 3683</span>&#160;    <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l03684"></a><span class="lineno"> 3684</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> InputReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l03685"></a><span class="lineno"> 3685</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> CountReg = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;AMDGPU::SGPR_32RegClass);</div><div class="line"><a name="l03686"></a><span class="lineno"> 3686</span>&#160;    <span class="keywordtype">bool</span> Found = <span class="keyword">false</span>;</div><div class="line"><a name="l03687"></a><span class="lineno"> 3687</span>&#160;</div><div class="line"><a name="l03688"></a><span class="lineno"> 3688</span>&#160;    <span class="comment">// Move the COPY of the input reg to the beginning, so that we can use it.</span></div><div class="line"><a name="l03689"></a><span class="lineno"> 3689</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = BB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>(); <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>++) {</div><div class="line"><a name="l03690"></a><span class="lineno"> 3690</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;getOpcode() != TargetOpcode::COPY ||</div><div class="line"><a name="l03691"></a><span class="lineno"> 3691</span>&#160;          <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;getOperand(0).getReg() != InputReg)</div><div class="line"><a name="l03692"></a><span class="lineno"> 3692</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l03693"></a><span class="lineno"> 3693</span>&#160;</div><div class="line"><a name="l03694"></a><span class="lineno"> 3694</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> == FirstMI) {</div><div class="line"><a name="l03695"></a><span class="lineno"> 3695</span>&#160;        FirstMI = &amp;*++BB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>();</div><div class="line"><a name="l03696"></a><span class="lineno"> 3696</span>&#160;      } <span class="keywordflow">else</span> {</div><div class="line"><a name="l03697"></a><span class="lineno"> 3697</span>&#160;        <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;removeFromParent();</div><div class="line"><a name="l03698"></a><span class="lineno"> 3698</span>&#160;        BB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a3435a2381e60e842e915f85c931b7dde">insert</a>(FirstMI, &amp;*<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div><div class="line"><a name="l03699"></a><span class="lineno"> 3699</span>&#160;      }</div><div class="line"><a name="l03700"></a><span class="lineno"> 3700</span>&#160;      Found = <span class="keyword">true</span>;</div><div class="line"><a name="l03701"></a><span class="lineno"> 3701</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l03702"></a><span class="lineno"> 3702</span>&#160;    }</div><div class="line"><a name="l03703"></a><span class="lineno"> 3703</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Found);</div><div class="line"><a name="l03704"></a><span class="lineno"> 3704</span>&#160;    (void)Found;</div><div class="line"><a name="l03705"></a><span class="lineno"> 3705</span>&#160;</div><div class="line"><a name="l03706"></a><span class="lineno"> 3706</span>&#160;    <span class="comment">// This should be before all vector instructions.</span></div><div class="line"><a name="l03707"></a><span class="lineno"> 3707</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a> = (<a class="code" href="classllvm_1_1SITargetLowering.html#a24ad06f18143b455e48074549d2e7e3e">getSubtarget</a>()-&gt;<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#ae66cd705df2870244a05921f551ff131">getWavefrontSize</a>() &lt;&lt; 1) - 1;</div><div class="line"><a name="l03708"></a><span class="lineno"> 3708</span>&#160;    <span class="keywordtype">bool</span> isWave32 = <a class="code" href="classllvm_1_1SITargetLowering.html#a24ad06f18143b455e48074549d2e7e3e">getSubtarget</a>()-&gt;<a class="code" href="classllvm_1_1GCNSubtarget.html#a9f44cd05eefbb20a234a7e3b6369a7f8">isWave32</a>();</div><div class="line"><a name="l03709"></a><span class="lineno"> 3709</span>&#160;    <span class="keywordtype">unsigned</span> Exec = isWave32 ? AMDGPU::EXEC_LO : AMDGPU::EXEC;</div><div class="line"><a name="l03710"></a><span class="lineno"> 3710</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*BB, FirstMI, <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a>(), TII-&gt;get(AMDGPU::S_BFE_U32), CountReg)</div><div class="line"><a name="l03711"></a><span class="lineno"> 3711</span>&#160;        .addReg(InputReg)</div><div class="line"><a name="l03712"></a><span class="lineno"> 3712</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>((MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() &amp; <a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a>) | 0x70000);</div><div class="line"><a name="l03713"></a><span class="lineno"> 3713</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*BB, FirstMI, <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a>(),</div><div class="line"><a name="l03714"></a><span class="lineno"> 3714</span>&#160;            TII-&gt;get(isWave32 ? AMDGPU::S_BFM_B32 : AMDGPU::S_BFM_B64),</div><div class="line"><a name="l03715"></a><span class="lineno"> 3715</span>&#160;            Exec)</div><div class="line"><a name="l03716"></a><span class="lineno"> 3716</span>&#160;        .addReg(CountReg)</div><div class="line"><a name="l03717"></a><span class="lineno"> 3717</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0);</div><div class="line"><a name="l03718"></a><span class="lineno"> 3718</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*BB, FirstMI, <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a>(), TII-&gt;get(AMDGPU::S_CMP_EQ_U32))</div><div class="line"><a name="l03719"></a><span class="lineno"> 3719</span>&#160;        .addReg(CountReg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>)</div><div class="line"><a name="l03720"></a><span class="lineno"> 3720</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(<a class="code" href="classllvm_1_1SITargetLowering.html#a24ad06f18143b455e48074549d2e7e3e">getSubtarget</a>()-&gt;<a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a20f21352639512a028b2297e3cba9094">getWavefrontSize</a>());</div><div class="line"><a name="l03721"></a><span class="lineno"> 3721</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*BB, FirstMI, <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a>(),</div><div class="line"><a name="l03722"></a><span class="lineno"> 3722</span>&#160;            TII-&gt;get(isWave32 ? AMDGPU::S_CMOV_B32 : AMDGPU::S_CMOV_B64),</div><div class="line"><a name="l03723"></a><span class="lineno"> 3723</span>&#160;            Exec)</div><div class="line"><a name="l03724"></a><span class="lineno"> 3724</span>&#160;        .addImm(-1);</div><div class="line"><a name="l03725"></a><span class="lineno"> 3725</span>&#160;    MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l03726"></a><span class="lineno"> 3726</span>&#160;    <span class="keywordflow">return</span> BB;</div><div class="line"><a name="l03727"></a><span class="lineno"> 3727</span>&#160;  }</div><div class="line"><a name="l03728"></a><span class="lineno"> 3728</span>&#160;</div><div class="line"><a name="l03729"></a><span class="lineno"> 3729</span>&#160;  <span class="keywordflow">case</span> AMDGPU::GET_GROUPSTATICSIZE: {</div><div class="line"><a name="l03730"></a><span class="lineno"> 3730</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="classllvm_1_1TargetLoweringBase.html#a1ae2ee148379ed3d041b4bce586f7f99">getTargetMachine</a>().getTargetTriple().getOS() == <a class="code" href="classllvm_1_1Triple.html#a3cfefc755ab656000934f91193afb1cda0a0dddcf03f8f66f7c13558b3c81d845">Triple::AMDHSA</a> ||</div><div class="line"><a name="l03731"></a><span class="lineno"> 3731</span>&#160;           <a class="code" href="classllvm_1_1TargetLoweringBase.html#a1ae2ee148379ed3d041b4bce586f7f99">getTargetMachine</a>().getTargetTriple().getOS() == <a class="code" href="classllvm_1_1Triple.html#a3cfefc755ab656000934f91193afb1cda7d8eb2c700c876375f588d68dc692f15">Triple::AMDPAL</a>);</div><div class="line"><a name="l03732"></a><span class="lineno"> 3732</span>&#160;    <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL = MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>();</div><div class="line"><a name="l03733"></a><span class="lineno"> 3733</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*BB, MI, DL, TII-&gt;get(AMDGPU::S_MOV_B32))</div><div class="line"><a name="l03734"></a><span class="lineno"> 3734</span>&#160;        .<a class="code" href="FileCheck_8cpp.html#a1e23cc505a17287914489e2d7f7093ba">add</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0))</div><div class="line"><a name="l03735"></a><span class="lineno"> 3735</span>&#160;        .addImm(MFI-&gt;<a class="code" href="classllvm_1_1AMDGPUMachineFunction.html#aa45fae350d65e1a308f339a1e4a264b3">getLDSSize</a>());</div><div class="line"><a name="l03736"></a><span class="lineno"> 3736</span>&#160;    MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l03737"></a><span class="lineno"> 3737</span>&#160;    <span class="keywordflow">return</span> BB;</div><div class="line"><a name="l03738"></a><span class="lineno"> 3738</span>&#160;  }</div><div class="line"><a name="l03739"></a><span class="lineno"> 3739</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_INDIRECT_SRC_V1:</div><div class="line"><a name="l03740"></a><span class="lineno"> 3740</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_INDIRECT_SRC_V2:</div><div class="line"><a name="l03741"></a><span class="lineno"> 3741</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_INDIRECT_SRC_V4:</div><div class="line"><a name="l03742"></a><span class="lineno"> 3742</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_INDIRECT_SRC_V8:</div><div class="line"><a name="l03743"></a><span class="lineno"> 3743</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_INDIRECT_SRC_V16:</div><div class="line"><a name="l03744"></a><span class="lineno"> 3744</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="SIISelLowering_8cpp.html#afad9d76f643af61af8098f4c9c292834">emitIndirectSrc</a>(MI, *BB, *<a class="code" href="classllvm_1_1SITargetLowering.html#a24ad06f18143b455e48074549d2e7e3e">getSubtarget</a>());</div><div class="line"><a name="l03745"></a><span class="lineno"> 3745</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_INDIRECT_DST_V1:</div><div class="line"><a name="l03746"></a><span class="lineno"> 3746</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_INDIRECT_DST_V2:</div><div class="line"><a name="l03747"></a><span class="lineno"> 3747</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_INDIRECT_DST_V4:</div><div class="line"><a name="l03748"></a><span class="lineno"> 3748</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_INDIRECT_DST_V8:</div><div class="line"><a name="l03749"></a><span class="lineno"> 3749</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_INDIRECT_DST_V16:</div><div class="line"><a name="l03750"></a><span class="lineno"> 3750</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="SIISelLowering_8cpp.html#a1e587ccd204fefbc3846bbce7285baa8">emitIndirectDst</a>(MI, *BB, *<a class="code" href="classllvm_1_1SITargetLowering.html#a24ad06f18143b455e48074549d2e7e3e">getSubtarget</a>());</div><div class="line"><a name="l03751"></a><span class="lineno"> 3751</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_KILL_F32_COND_IMM_PSEUDO:</div><div class="line"><a name="l03752"></a><span class="lineno"> 3752</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_KILL_I1_PSEUDO:</div><div class="line"><a name="l03753"></a><span class="lineno"> 3753</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SITargetLowering.html#a8b55d1aa92c4d9f17904aa2c9d7c79a3">splitKillBlock</a>(MI, BB);</div><div class="line"><a name="l03754"></a><span class="lineno"> 3754</span>&#160;  <span class="keywordflow">case</span> AMDGPU::V_CNDMASK_B64_PSEUDO: {</div><div class="line"><a name="l03755"></a><span class="lineno"> 3755</span>&#160;    <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = BB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l03756"></a><span class="lineno"> 3756</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a> = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a>&gt;();</div><div class="line"><a name="l03757"></a><span class="lineno"> 3757</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a95d2929d1a7c8c66554f0b44b153b573">getRegisterInfo</a>();</div><div class="line"><a name="l03758"></a><span class="lineno"> 3758</span>&#160;</div><div class="line"><a name="l03759"></a><span class="lineno"> 3759</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> Dst = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l03760"></a><span class="lineno"> 3760</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> Src0 = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l03761"></a><span class="lineno"> 3761</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> Src1 = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l03762"></a><span class="lineno"> 3762</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL = MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>();</div><div class="line"><a name="l03763"></a><span class="lineno"> 3763</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> SrcCond = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l03764"></a><span class="lineno"> 3764</span>&#160;</div><div class="line"><a name="l03765"></a><span class="lineno"> 3765</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> DstLo = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;AMDGPU::VGPR_32RegClass);</div><div class="line"><a name="l03766"></a><span class="lineno"> 3766</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> DstHi = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;AMDGPU::VGPR_32RegClass);</div><div class="line"><a name="l03767"></a><span class="lineno"> 3767</span>&#160;    <span class="keyword">const</span> <span class="keyword">auto</span> *CondRC = TRI-&gt;getRegClass(AMDGPU::SReg_1_XEXECRegClassID);</div><div class="line"><a name="l03768"></a><span class="lineno"> 3768</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> SrcCondCopy = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(CondRC);</div><div class="line"><a name="l03769"></a><span class="lineno"> 3769</span>&#160;</div><div class="line"><a name="l03770"></a><span class="lineno"> 3770</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*BB, MI, DL, TII-&gt;get(AMDGPU::COPY), SrcCondCopy)</div><div class="line"><a name="l03771"></a><span class="lineno"> 3771</span>&#160;      .addReg(SrcCond);</div><div class="line"><a name="l03772"></a><span class="lineno"> 3772</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*BB, MI, DL, TII-&gt;get(AMDGPU::V_CNDMASK_B32_e64), DstLo)</div><div class="line"><a name="l03773"></a><span class="lineno"> 3773</span>&#160;      .addImm(0)</div><div class="line"><a name="l03774"></a><span class="lineno"> 3774</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(Src0, 0, AMDGPU::sub0)</div><div class="line"><a name="l03775"></a><span class="lineno"> 3775</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0)</div><div class="line"><a name="l03776"></a><span class="lineno"> 3776</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(Src1, 0, AMDGPU::sub0)</div><div class="line"><a name="l03777"></a><span class="lineno"> 3777</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SrcCondCopy);</div><div class="line"><a name="l03778"></a><span class="lineno"> 3778</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*BB, MI, DL, TII-&gt;get(AMDGPU::V_CNDMASK_B32_e64), DstHi)</div><div class="line"><a name="l03779"></a><span class="lineno"> 3779</span>&#160;      .addImm(0)</div><div class="line"><a name="l03780"></a><span class="lineno"> 3780</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(Src0, 0, AMDGPU::sub1)</div><div class="line"><a name="l03781"></a><span class="lineno"> 3781</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0)</div><div class="line"><a name="l03782"></a><span class="lineno"> 3782</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(Src1, 0, AMDGPU::sub1)</div><div class="line"><a name="l03783"></a><span class="lineno"> 3783</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SrcCondCopy);</div><div class="line"><a name="l03784"></a><span class="lineno"> 3784</span>&#160;</div><div class="line"><a name="l03785"></a><span class="lineno"> 3785</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*BB, MI, DL, TII-&gt;get(AMDGPU::REG_SEQUENCE), Dst)</div><div class="line"><a name="l03786"></a><span class="lineno"> 3786</span>&#160;      .addReg(DstLo)</div><div class="line"><a name="l03787"></a><span class="lineno"> 3787</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(AMDGPU::sub0)</div><div class="line"><a name="l03788"></a><span class="lineno"> 3788</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(DstHi)</div><div class="line"><a name="l03789"></a><span class="lineno"> 3789</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(AMDGPU::sub1);</div><div class="line"><a name="l03790"></a><span class="lineno"> 3790</span>&#160;    MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l03791"></a><span class="lineno"> 3791</span>&#160;    <span class="keywordflow">return</span> BB;</div><div class="line"><a name="l03792"></a><span class="lineno"> 3792</span>&#160;  }</div><div class="line"><a name="l03793"></a><span class="lineno"> 3793</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_BR_UNDEF: {</div><div class="line"><a name="l03794"></a><span class="lineno"> 3794</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *TII = <a class="code" href="classllvm_1_1SITargetLowering.html#a24ad06f18143b455e48074549d2e7e3e">getSubtarget</a>()-&gt;<a class="code" href="classllvm_1_1GCNSubtarget.html#a4bbc0f0059b8fc54fdd919e558f0b911">getInstrInfo</a>();</div><div class="line"><a name="l03795"></a><span class="lineno"> 3795</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL = MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>();</div><div class="line"><a name="l03796"></a><span class="lineno"> 3796</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Br = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*BB, MI, DL, TII-&gt;get(AMDGPU::S_CBRANCH_SCC1))</div><div class="line"><a name="l03797"></a><span class="lineno"> 3797</span>&#160;                           .<a class="code" href="FileCheck_8cpp.html#a1e23cc505a17287914489e2d7f7093ba">add</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0));</div><div class="line"><a name="l03798"></a><span class="lineno"> 3798</span>&#160;    Br-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ab979122f21b7fa46d3d2d9b21983068b">setIsUndef</a>(<span class="keyword">true</span>); <span class="comment">// read undef SCC</span></div><div class="line"><a name="l03799"></a><span class="lineno"> 3799</span>&#160;    MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l03800"></a><span class="lineno"> 3800</span>&#160;    <span class="keywordflow">return</span> BB;</div><div class="line"><a name="l03801"></a><span class="lineno"> 3801</span>&#160;  }</div><div class="line"><a name="l03802"></a><span class="lineno"> 3802</span>&#160;  <span class="keywordflow">case</span> AMDGPU::ADJCALLSTACKUP:</div><div class="line"><a name="l03803"></a><span class="lineno"> 3803</span>&#160;  <span class="keywordflow">case</span> AMDGPU::ADJCALLSTACKDOWN: {</div><div class="line"><a name="l03804"></a><span class="lineno"> 3804</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a> = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div><div class="line"><a name="l03805"></a><span class="lineno"> 3805</span>&#160;    <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB(*MF, &amp;MI);</div><div class="line"><a name="l03806"></a><span class="lineno"> 3806</span>&#160;</div><div class="line"><a name="l03807"></a><span class="lineno"> 3807</span>&#160;    <span class="comment">// Add an implicit use of the frame offset reg to prevent the restore copy</span></div><div class="line"><a name="l03808"></a><span class="lineno"> 3808</span>&#160;    <span class="comment">// inserted after the call from being reorderd after stack operations in the</span></div><div class="line"><a name="l03809"></a><span class="lineno"> 3809</span>&#160;    <span class="comment">// the caller&#39;s frame.</span></div><div class="line"><a name="l03810"></a><span class="lineno"> 3810</span>&#160;    MIB.addReg(Info-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a4f5ecc82c0deb906cdb3bbb581b41450">getStackPtrOffsetReg</a>(), <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a833922eca2ad0eab70573ba1f5fba9af">RegState::ImplicitDefine</a>)</div><div class="line"><a name="l03811"></a><span class="lineno"> 3811</span>&#160;        .addReg(Info-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a4f5ecc82c0deb906cdb3bbb581b41450">getStackPtrOffsetReg</a>(), <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a>)</div><div class="line"><a name="l03812"></a><span class="lineno"> 3812</span>&#160;        .addReg(Info-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a83a558d1f47c278d99d1e6f97d73bf44">getFrameOffsetReg</a>(), <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a>);</div><div class="line"><a name="l03813"></a><span class="lineno"> 3813</span>&#160;    <span class="keywordflow">return</span> BB;</div><div class="line"><a name="l03814"></a><span class="lineno"> 3814</span>&#160;  }</div><div class="line"><a name="l03815"></a><span class="lineno"> 3815</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_CALL_ISEL: {</div><div class="line"><a name="l03816"></a><span class="lineno"> 3816</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *TII = <a class="code" href="classllvm_1_1SITargetLowering.html#a24ad06f18143b455e48074549d2e7e3e">getSubtarget</a>()-&gt;<a class="code" href="classllvm_1_1GCNSubtarget.html#a4bbc0f0059b8fc54fdd919e558f0b911">getInstrInfo</a>();</div><div class="line"><a name="l03817"></a><span class="lineno"> 3817</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL = MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>();</div><div class="line"><a name="l03818"></a><span class="lineno"> 3818</span>&#160;</div><div class="line"><a name="l03819"></a><span class="lineno"> 3819</span>&#160;    <span class="keywordtype">unsigned</span> ReturnAddrReg = TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a362490a43ee948c5614e3b8385384257">getRegisterInfo</a>().<a class="code" href="classllvm_1_1SIRegisterInfo.html#a1509d958f5ec2cd7eb93e0ee89d1537f">getReturnAddressReg</a>(*MF);</div><div class="line"><a name="l03820"></a><span class="lineno"> 3820</span>&#160;</div><div class="line"><a name="l03821"></a><span class="lineno"> 3821</span>&#160;    <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB;</div><div class="line"><a name="l03822"></a><span class="lineno"> 3822</span>&#160;    MIB = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*BB, MI, DL, TII-&gt;get(AMDGPU::SI_CALL), ReturnAddrReg);</div><div class="line"><a name="l03823"></a><span class="lineno"> 3823</span>&#160;</div><div class="line"><a name="l03824"></a><span class="lineno"> 3824</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0, <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>(); <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)</div><div class="line"><a name="l03825"></a><span class="lineno"> 3825</span>&#160;      MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>));</div><div class="line"><a name="l03826"></a><span class="lineno"> 3826</span>&#160;</div><div class="line"><a name="l03827"></a><span class="lineno"> 3827</span>&#160;    MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#afb84ad0ad64ed2a34f473bbacc268501">cloneMemRefs</a>(MI);</div><div class="line"><a name="l03828"></a><span class="lineno"> 3828</span>&#160;    MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l03829"></a><span class="lineno"> 3829</span>&#160;    <span class="keywordflow">return</span> BB;</div><div class="line"><a name="l03830"></a><span class="lineno"> 3830</span>&#160;  }</div><div class="line"><a name="l03831"></a><span class="lineno"> 3831</span>&#160;  <span class="keywordflow">case</span> AMDGPU::V_ADD_I32_e32:</div><div class="line"><a name="l03832"></a><span class="lineno"> 3832</span>&#160;  <span class="keywordflow">case</span> AMDGPU::V_SUB_I32_e32:</div><div class="line"><a name="l03833"></a><span class="lineno"> 3833</span>&#160;  <span class="keywordflow">case</span> AMDGPU::V_SUBREV_I32_e32: {</div><div class="line"><a name="l03834"></a><span class="lineno"> 3834</span>&#160;    <span class="comment">// TODO: Define distinct V_*_I32_Pseudo instructions instead.</span></div><div class="line"><a name="l03835"></a><span class="lineno"> 3835</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL = MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>();</div><div class="line"><a name="l03836"></a><span class="lineno"> 3836</span>&#160;    <span class="keywordtype">unsigned</span> Opc = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l03837"></a><span class="lineno"> 3837</span>&#160;</div><div class="line"><a name="l03838"></a><span class="lineno"> 3838</span>&#160;    <span class="keywordtype">bool</span> NeedClampOperand = <span class="keyword">false</span>;</div><div class="line"><a name="l03839"></a><span class="lineno"> 3839</span>&#160;    <span class="keywordflow">if</span> (TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#ae25e963e7382528026a78b5c2e31c435">pseudoToMCOpcode</a>(Opc) == -1) {</div><div class="line"><a name="l03840"></a><span class="lineno"> 3840</span>&#160;      Opc = <a class="code" href="namespacellvm_1_1AMDGPU.html#ab0ccda834736fa549ceccbbb9d4aa340">AMDGPU::getVOPe64</a>(Opc);</div><div class="line"><a name="l03841"></a><span class="lineno"> 3841</span>&#160;      NeedClampOperand = <span class="keyword">true</span>;</div><div class="line"><a name="l03842"></a><span class="lineno"> 3842</span>&#160;    }</div><div class="line"><a name="l03843"></a><span class="lineno"> 3843</span>&#160;</div><div class="line"><a name="l03844"></a><span class="lineno"> 3844</span>&#160;    <span class="keyword">auto</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*BB, MI, DL, TII-&gt;get(Opc), MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l03845"></a><span class="lineno"> 3845</span>&#160;    <span class="keywordflow">if</span> (TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a0aab14aaa9761a9af59b094090851ca3">isVOP3</a>(*<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)) {</div><div class="line"><a name="l03846"></a><span class="lineno"> 3846</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a> = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a>&gt;();</div><div class="line"><a name="l03847"></a><span class="lineno"> 3847</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a95d2929d1a7c8c66554f0b44b153b573">getRegisterInfo</a>();</div><div class="line"><a name="l03848"></a><span class="lineno"> 3848</span>&#160;      <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.addReg(TRI-&gt;getVCC(), <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a>);</div><div class="line"><a name="l03849"></a><span class="lineno"> 3849</span>&#160;    }</div><div class="line"><a name="l03850"></a><span class="lineno"> 3850</span>&#160;    <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.add(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1))</div><div class="line"><a name="l03851"></a><span class="lineno"> 3851</span>&#160;     .<a class="code" href="FileCheck_8cpp.html#a1e23cc505a17287914489e2d7f7093ba">add</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2));</div><div class="line"><a name="l03852"></a><span class="lineno"> 3852</span>&#160;    <span class="keywordflow">if</span> (NeedClampOperand)</div><div class="line"><a name="l03853"></a><span class="lineno"> 3853</span>&#160;      <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.addImm(0); <span class="comment">// clamp bit for e64 encoding</span></div><div class="line"><a name="l03854"></a><span class="lineno"> 3854</span>&#160;</div><div class="line"><a name="l03855"></a><span class="lineno"> 3855</span>&#160;    TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a3d4620d59cc7a59acddeea07c3841d6d">legalizeOperands</a>(*<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div><div class="line"><a name="l03856"></a><span class="lineno"> 3856</span>&#160;</div><div class="line"><a name="l03857"></a><span class="lineno"> 3857</span>&#160;    MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l03858"></a><span class="lineno"> 3858</span>&#160;    <span class="keywordflow">return</span> BB;</div><div class="line"><a name="l03859"></a><span class="lineno"> 3859</span>&#160;  }</div><div class="line"><a name="l03860"></a><span class="lineno"> 3860</span>&#160;  <span class="keywordflow">case</span> AMDGPU::DS_GWS_INIT:</div><div class="line"><a name="l03861"></a><span class="lineno"> 3861</span>&#160;  <span class="keywordflow">case</span> AMDGPU::DS_GWS_SEMA_V:</div><div class="line"><a name="l03862"></a><span class="lineno"> 3862</span>&#160;  <span class="keywordflow">case</span> AMDGPU::DS_GWS_SEMA_BR:</div><div class="line"><a name="l03863"></a><span class="lineno"> 3863</span>&#160;  <span class="keywordflow">case</span> AMDGPU::DS_GWS_SEMA_P:</div><div class="line"><a name="l03864"></a><span class="lineno"> 3864</span>&#160;  <span class="keywordflow">case</span> AMDGPU::DS_GWS_SEMA_RELEASE_ALL:</div><div class="line"><a name="l03865"></a><span class="lineno"> 3865</span>&#160;  <span class="keywordflow">case</span> AMDGPU::DS_GWS_BARRIER:</div><div class="line"><a name="l03866"></a><span class="lineno"> 3866</span>&#160;    <span class="comment">// A s_waitcnt 0 is required to be the instruction immediately following.</span></div><div class="line"><a name="l03867"></a><span class="lineno"> 3867</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SITargetLowering.html#a24ad06f18143b455e48074549d2e7e3e">getSubtarget</a>()-&gt;hasGWSAutoReplay()) {</div><div class="line"><a name="l03868"></a><span class="lineno"> 3868</span>&#160;      <a class="code" href="classllvm_1_1SITargetLowering.html#a1271e8babb762355bcb15d461f8f6a1c">bundleInstWithWaitcnt</a>(MI);</div><div class="line"><a name="l03869"></a><span class="lineno"> 3869</span>&#160;      <span class="keywordflow">return</span> BB;</div><div class="line"><a name="l03870"></a><span class="lineno"> 3870</span>&#160;    }</div><div class="line"><a name="l03871"></a><span class="lineno"> 3871</span>&#160;</div><div class="line"><a name="l03872"></a><span class="lineno"> 3872</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SITargetLowering.html#a82e453c9e7f441c185009164f0136fa8">emitGWSMemViolTestLoop</a>(MI, BB);</div><div class="line"><a name="l03873"></a><span class="lineno"> 3873</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l03874"></a><span class="lineno"> 3874</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetLowering.html#ab2ee18d088fd0e8eea95d27156bd6d82">AMDGPUTargetLowering::EmitInstrWithCustomInserter</a>(MI, BB);</div><div class="line"><a name="l03875"></a><span class="lineno"> 3875</span>&#160;  }</div><div class="line"><a name="l03876"></a><span class="lineno"> 3876</span>&#160;}</div><div class="line"><a name="l03877"></a><span class="lineno"> 3877</span>&#160;</div><div class="line"><a name="l03878"></a><span class="lineno"><a class="line" href="classllvm_1_1SITargetLowering.html#a221321047375162b216103af6c37c6b6"> 3878</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SITargetLowering.html#a221321047375162b216103af6c37c6b6">SITargetLowering::hasBitPreservingFPLogic</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT)<span class="keyword"> const </span>{</div><div class="line"><a name="l03879"></a><span class="lineno"> 3879</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetLoweringBase.html#a80b305b278aa0e04f80312e15b2b6d54">isTypeLegal</a>(VT.<a class="code" href="structllvm_1_1EVT.html#aa85c75e8eb097f02caeb5b9119eebfef">getScalarType</a>());</div><div class="line"><a name="l03880"></a><span class="lineno"> 3880</span>&#160;}</div><div class="line"><a name="l03881"></a><span class="lineno"> 3881</span>&#160;</div><div class="line"><a name="l03882"></a><span class="lineno"><a class="line" href="classllvm_1_1SITargetLowering.html#a252bda5366489b915943e70e1f12f4e1"> 3882</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SITargetLowering.html#a252bda5366489b915943e70e1f12f4e1">SITargetLowering::enableAggressiveFMAFusion</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT)<span class="keyword"> const </span>{</div><div class="line"><a name="l03883"></a><span class="lineno"> 3883</span>&#160;  <span class="comment">// This currently forces unfolding various combinations of fsub into fma with</span></div><div class="line"><a name="l03884"></a><span class="lineno"> 3884</span>&#160;  <span class="comment">// free fneg&#39;d operands. As long as we have fast FMA (controlled by</span></div><div class="line"><a name="l03885"></a><span class="lineno"> 3885</span>&#160;  <span class="comment">// isFMAFasterThanFMulAndFAdd), we should perform these.</span></div><div class="line"><a name="l03886"></a><span class="lineno"> 3886</span>&#160;</div><div class="line"><a name="l03887"></a><span class="lineno"> 3887</span>&#160;  <span class="comment">// When fma is quarter rate, for f64 where add / sub are at best half rate,</span></div><div class="line"><a name="l03888"></a><span class="lineno"> 3888</span>&#160;  <span class="comment">// most of these combines appear to be cycle neutral but save on instruction</span></div><div class="line"><a name="l03889"></a><span class="lineno"> 3889</span>&#160;  <span class="comment">// count / code size.</span></div><div class="line"><a name="l03890"></a><span class="lineno"> 3890</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l03891"></a><span class="lineno"> 3891</span>&#160;}</div><div class="line"><a name="l03892"></a><span class="lineno"> 3892</span>&#160;</div><div class="line"><a name="l03893"></a><span class="lineno"><a class="line" href="classllvm_1_1SITargetLowering.html#a1f4f77bf289589785c34e8eebc274dd6"> 3893</a></span>&#160;<a class="code" href="structllvm_1_1EVT.html">EVT</a> <a class="code" href="classllvm_1_1SITargetLowering.html#a1f4f77bf289589785c34e8eebc274dd6">SITargetLowering::getSetCCResultType</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;DL, <a class="code" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;Ctx,</div><div class="line"><a name="l03894"></a><span class="lineno"> 3894</span>&#160;                                         <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT)<span class="keyword"> const </span>{</div><div class="line"><a name="l03895"></a><span class="lineno"> 3895</span>&#160;  <span class="keywordflow">if</span> (!VT.<a class="code" href="structllvm_1_1EVT.html#aa54976197fff266f4143beb44fc9764c">isVector</a>()) {</div><div class="line"><a name="l03896"></a><span class="lineno"> 3896</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a85440bbdbba12de574c02e515444d3f4">MVT::i1</a>;</div><div class="line"><a name="l03897"></a><span class="lineno"> 3897</span>&#160;  }</div><div class="line"><a name="l03898"></a><span class="lineno"> 3898</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="structllvm_1_1EVT.html#a210ba6b43ba451b698857dd9de71bd15">EVT::getVectorVT</a>(Ctx, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a85440bbdbba12de574c02e515444d3f4">MVT::i1</a>, VT.<a class="code" href="structllvm_1_1EVT.html#ae245d70802e4ebe1cae2b6122c62a22a">getVectorNumElements</a>());</div><div class="line"><a name="l03899"></a><span class="lineno"> 3899</span>&#160;}</div><div class="line"><a name="l03900"></a><span class="lineno"> 3900</span>&#160;</div><div class="line"><a name="l03901"></a><span class="lineno"><a class="line" href="classllvm_1_1SITargetLowering.html#a18e930a4e536fe7e799347150a853b4a"> 3901</a></span>&#160;<a class="code" href="classllvm_1_1MVT.html">MVT</a> <a class="code" href="classllvm_1_1SITargetLowering.html#a18e930a4e536fe7e799347150a853b4a">SITargetLowering::getScalarShiftAmountTy</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT)<span class="keyword"> const </span>{</div><div class="line"><a name="l03902"></a><span class="lineno"> 3902</span>&#160;  <span class="comment">// TODO: Should i16 be used always if legal? For now it would force VALU</span></div><div class="line"><a name="l03903"></a><span class="lineno"> 3903</span>&#160;  <span class="comment">// shifts.</span></div><div class="line"><a name="l03904"></a><span class="lineno"> 3904</span>&#160;  <span class="keywordflow">return</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">MVT::i16</a>) ? <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">MVT::i16</a> : <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>;</div><div class="line"><a name="l03905"></a><span class="lineno"> 3905</span>&#160;}</div><div class="line"><a name="l03906"></a><span class="lineno"> 3906</span>&#160;</div><div class="line"><a name="l03907"></a><span class="lineno"> 3907</span>&#160;<span class="comment">// Answering this is somewhat tricky and depends on the specific device which</span></div><div class="line"><a name="l03908"></a><span class="lineno"> 3908</span>&#160;<span class="comment">// have different rates for fma or all f64 operations.</span></div><div class="line"><a name="l03909"></a><span class="lineno"> 3909</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03910"></a><span class="lineno"> 3910</span>&#160;<span class="comment">// v_fma_f64 and v_mul_f64 always take the same number of cycles as each other</span></div><div class="line"><a name="l03911"></a><span class="lineno"> 3911</span>&#160;<span class="comment">// regardless of which device (although the number of cycles differs between</span></div><div class="line"><a name="l03912"></a><span class="lineno"> 3912</span>&#160;<span class="comment">// devices), so it is always profitable for f64.</span></div><div class="line"><a name="l03913"></a><span class="lineno"> 3913</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03914"></a><span class="lineno"> 3914</span>&#160;<span class="comment">// v_fma_f32 takes 4 or 16 cycles depending on the device, so it is profitable</span></div><div class="line"><a name="l03915"></a><span class="lineno"> 3915</span>&#160;<span class="comment">// only on full rate devices. Normally, we should prefer selecting v_mad_f32</span></div><div class="line"><a name="l03916"></a><span class="lineno"> 3916</span>&#160;<span class="comment">// which we can always do even without fused FP ops since it returns the same</span></div><div class="line"><a name="l03917"></a><span class="lineno"> 3917</span>&#160;<span class="comment">// result as the separate operations and since it is always full</span></div><div class="line"><a name="l03918"></a><span class="lineno"> 3918</span>&#160;<span class="comment">// rate. Therefore, we lie and report that it is not faster for f32. v_mad_f32</span></div><div class="line"><a name="l03919"></a><span class="lineno"> 3919</span>&#160;<span class="comment">// however does not support denormals, so we do report fma as faster if we have</span></div><div class="line"><a name="l03920"></a><span class="lineno"> 3920</span>&#160;<span class="comment">// a fast fma device and require denormals.</span></div><div class="line"><a name="l03921"></a><span class="lineno"> 3921</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03922"></a><span class="lineno"><a class="line" href="classllvm_1_1SITargetLowering.html#a09d003869fdbb4295da2fe546c17a9ab"> 3922</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SITargetLowering.html#a09d003869fdbb4295da2fe546c17a9ab">SITargetLowering::isFMAFasterThanFMulAndFAdd</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div><div class="line"><a name="l03923"></a><span class="lineno"> 3923</span>&#160;                                                  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT)<span class="keyword"> const </span>{</div><div class="line"><a name="l03924"></a><span class="lineno"> 3924</span>&#160;  VT = VT.<a class="code" href="structllvm_1_1EVT.html#aa85c75e8eb097f02caeb5b9119eebfef">getScalarType</a>();</div><div class="line"><a name="l03925"></a><span class="lineno"> 3925</span>&#160;</div><div class="line"><a name="l03926"></a><span class="lineno"> 3926</span>&#160;  <span class="keywordflow">switch</span> (VT.<a class="code" href="structllvm_1_1EVT.html#a6a81c1cc06a00a0096d839032b5984e9">getSimpleVT</a>().<a class="code" href="classllvm_1_1MVT.html#a27bda7d8e8e4f0337650a892f3c9b46a">SimpleTy</a>) {</div><div class="line"><a name="l03927"></a><span class="lineno"> 3927</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a>: {</div><div class="line"><a name="l03928"></a><span class="lineno"> 3928</span>&#160;    <span class="comment">// This is as fast on some subtargets. However, we always have full rate f32</span></div><div class="line"><a name="l03929"></a><span class="lineno"> 3929</span>&#160;    <span class="comment">// mad available which returns the same result as the separate operations</span></div><div class="line"><a name="l03930"></a><span class="lineno"> 3930</span>&#160;    <span class="comment">// which we should prefer over fma. We can&#39;t use this if we want to support</span></div><div class="line"><a name="l03931"></a><span class="lineno"> 3931</span>&#160;    <span class="comment">// denormals, so only report this in these cases.</span></div><div class="line"><a name="l03932"></a><span class="lineno"> 3932</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="SIISelLowering_8cpp.html#a5ba3a760b1c9fc971381ce366d8f9e51">hasFP32Denormals</a>(MF))</div><div class="line"><a name="l03933"></a><span class="lineno"> 3933</span>&#160;      <span class="keywordflow">return</span> Subtarget-&gt;<a class="code" href="classllvm_1_1GCNSubtarget.html#a9b4ae7235e9d254a492f50c26a35727c">hasFastFMAF32</a>() || Subtarget-&gt;<a class="code" href="classllvm_1_1GCNSubtarget.html#a24618695d970449f186b50c63648f674">hasDLInsts</a>();</div><div class="line"><a name="l03934"></a><span class="lineno"> 3934</span>&#160;</div><div class="line"><a name="l03935"></a><span class="lineno"> 3935</span>&#160;    <span class="comment">// If the subtarget has v_fmac_f32, that&#39;s just as good as v_mac_f32.</span></div><div class="line"><a name="l03936"></a><span class="lineno"> 3936</span>&#160;    <span class="keywordflow">return</span> Subtarget-&gt;<a class="code" href="classllvm_1_1GCNSubtarget.html#a9b4ae7235e9d254a492f50c26a35727c">hasFastFMAF32</a>() &amp;&amp; Subtarget-&gt;<a class="code" href="classllvm_1_1GCNSubtarget.html#a24618695d970449f186b50c63648f674">hasDLInsts</a>();</div><div class="line"><a name="l03937"></a><span class="lineno"> 3937</span>&#160;  }</div><div class="line"><a name="l03938"></a><span class="lineno"> 3938</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ac661c912350e3095c85ba75b8dbc17b1">MVT::f64</a>:</div><div class="line"><a name="l03939"></a><span class="lineno"> 3939</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l03940"></a><span class="lineno"> 3940</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>:</div><div class="line"><a name="l03941"></a><span class="lineno"> 3941</span>&#160;    <span class="keywordflow">return</span> Subtarget-&gt;<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a7e3a5c7c65932e9e3632516e3683de89">has16BitInsts</a>() &amp;&amp; <a class="code" href="SIISelLowering_8cpp.html#acd5ba7fad66707633af597c71605ea08">hasFP64FP16Denormals</a>(MF);</div><div class="line"><a name="l03942"></a><span class="lineno"> 3942</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l03943"></a><span class="lineno"> 3943</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l03944"></a><span class="lineno"> 3944</span>&#160;  }</div><div class="line"><a name="l03945"></a><span class="lineno"> 3945</span>&#160;</div><div class="line"><a name="l03946"></a><span class="lineno"> 3946</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03947"></a><span class="lineno"> 3947</span>&#160;}</div><div class="line"><a name="l03948"></a><span class="lineno"> 3948</span>&#160;</div><div class="line"><a name="l03949"></a><span class="lineno"><a class="line" href="classllvm_1_1SITargetLowering.html#a649afc520bae67da4a40269e83073bd9"> 3949</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SITargetLowering.html#a649afc520bae67da4a40269e83073bd9">SITargetLowering::isFMADLegalForFAddFSub</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div><div class="line"><a name="l03950"></a><span class="lineno"> 3950</span>&#160;                                              <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l03951"></a><span class="lineno"> 3951</span>&#160;  <span class="comment">// TODO: Check future ftz flag</span></div><div class="line"><a name="l03952"></a><span class="lineno"> 3952</span>&#160;  <span class="comment">// v_mad_f32/v_mac_f32 do not support denormals.</span></div><div class="line"><a name="l03953"></a><span class="lineno"> 3953</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0);</div><div class="line"><a name="l03954"></a><span class="lineno"> 3954</span>&#160;  <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a>)</div><div class="line"><a name="l03955"></a><span class="lineno"> 3955</span>&#160;    <span class="keywordflow">return</span> !<a class="code" href="SIISelLowering_8cpp.html#a5ba3a760b1c9fc971381ce366d8f9e51">hasFP32Denormals</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aaa0193582f1fc99e3e6a3fc5abcb37bf">getMachineFunction</a>());</div><div class="line"><a name="l03956"></a><span class="lineno"> 3956</span>&#160;  <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>) {</div><div class="line"><a name="l03957"></a><span class="lineno"> 3957</span>&#160;    <span class="keywordflow">return</span> Subtarget-&gt;<a class="code" href="classllvm_1_1GCNSubtarget.html#a3f464e58eb8545a1261f5ef4be85ce95">hasMadF16</a>() &amp;&amp;</div><div class="line"><a name="l03958"></a><span class="lineno"> 3958</span>&#160;           !<a class="code" href="SIISelLowering_8cpp.html#acd5ba7fad66707633af597c71605ea08">hasFP64FP16Denormals</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aaa0193582f1fc99e3e6a3fc5abcb37bf">getMachineFunction</a>());</div><div class="line"><a name="l03959"></a><span class="lineno"> 3959</span>&#160;  }</div><div class="line"><a name="l03960"></a><span class="lineno"> 3960</span>&#160;</div><div class="line"><a name="l03961"></a><span class="lineno"> 3961</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03962"></a><span class="lineno"> 3962</span>&#160;}</div><div class="line"><a name="l03963"></a><span class="lineno"> 3963</span>&#160;</div><div class="line"><a name="l03964"></a><span class="lineno"> 3964</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l03965"></a><span class="lineno"> 3965</span>&#160;<span class="comment">// Custom DAG Lowering Operations</span></div><div class="line"><a name="l03966"></a><span class="lineno"> 3966</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l03967"></a><span class="lineno"> 3967</span>&#160;</div><div class="line"><a name="l03968"></a><span class="lineno"> 3968</span>&#160;<span class="comment">// Work around LegalizeDAG doing the wrong thing and fully scalarizing if the</span></div><div class="line"><a name="l03969"></a><span class="lineno"> 3969</span>&#160;<span class="comment">// wider vector type is legal.</span></div><div class="line"><a name="l03970"></a><span class="lineno"><a class="line" href="classllvm_1_1SITargetLowering.html#a340ad7483a3a62499003a7042f47dd24"> 3970</a></span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1SITargetLowering.html#a340ad7483a3a62499003a7042f47dd24">SITargetLowering::splitUnaryVectorOp</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>,</div><div class="line"><a name="l03971"></a><span class="lineno"> 3971</span>&#160;                                             <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div><div class="line"><a name="l03972"></a><span class="lineno"> 3972</span>&#160;  <span class="keywordtype">unsigned</span> Opc = Op.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>();</div><div class="line"><a name="l03973"></a><span class="lineno"> 3973</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div><div class="line"><a name="l03974"></a><span class="lineno"> 3974</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a>);</div><div class="line"><a name="l03975"></a><span class="lineno"> 3975</span>&#160;</div><div class="line"><a name="l03976"></a><span class="lineno"> 3976</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69bae687521fe85a8c2b4490bba6464f5be3">Lo</a>, <a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba71e1753b225b38eb88e67626f6cfbff0">Hi</a>;</div><div class="line"><a name="l03977"></a><span class="lineno"> 3977</span>&#160;  std::tie(Lo, Hi) = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a56a2102423fcb39c2683a7e67bddf537">SplitVectorOperand</a>(Op.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>(), 0);</div><div class="line"><a name="l03978"></a><span class="lineno"> 3978</span>&#160;</div><div class="line"><a name="l03979"></a><span class="lineno"> 3979</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> SL(Op);</div><div class="line"><a name="l03980"></a><span class="lineno"> 3980</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> OpLo = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(Opc, SL, Lo.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>(), <a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69bae687521fe85a8c2b4490bba6464f5be3">Lo</a>,</div><div class="line"><a name="l03981"></a><span class="lineno"> 3981</span>&#160;                             Op-&gt;<a class="code" href="classllvm_1_1SDNode.html#ae732bb2af97bb93b56a387a55e9b4b41">getFlags</a>());</div><div class="line"><a name="l03982"></a><span class="lineno"> 3982</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> OpHi = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(Opc, SL, Hi.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>(), <a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba71e1753b225b38eb88e67626f6cfbff0">Hi</a>,</div><div class="line"><a name="l03983"></a><span class="lineno"> 3983</span>&#160;                             Op-&gt;<a class="code" href="classllvm_1_1SDNode.html#ae732bb2af97bb93b56a387a55e9b4b41">getFlags</a>());</div><div class="line"><a name="l03984"></a><span class="lineno"> 3984</span>&#160;</div><div class="line"><a name="l03985"></a><span class="lineno"> 3985</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a320898056eadc3254fc601e1362eb9f5">ISD::CONCAT_VECTORS</a>, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(Op), VT, OpLo, OpHi);</div><div class="line"><a name="l03986"></a><span class="lineno"> 3986</span>&#160;}</div><div class="line"><a name="l03987"></a><span class="lineno"> 3987</span>&#160;</div><div class="line"><a name="l03988"></a><span class="lineno"> 3988</span>&#160;<span class="comment">// Work around LegalizeDAG doing the wrong thing and fully scalarizing if the</span></div><div class="line"><a name="l03989"></a><span class="lineno"> 3989</span>&#160;<span class="comment">// wider vector type is legal.</span></div><div class="line"><a name="l03990"></a><span class="lineno"><a class="line" href="classllvm_1_1SITargetLowering.html#ae3363282d3c0d2a20c9cef755f5ef2ba"> 3990</a></span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1SITargetLowering.html#ae3363282d3c0d2a20c9cef755f5ef2ba">SITargetLowering::splitBinaryVectorOp</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>,</div><div class="line"><a name="l03991"></a><span class="lineno"> 3991</span>&#160;                                              <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div><div class="line"><a name="l03992"></a><span class="lineno"> 3992</span>&#160;  <span class="keywordtype">unsigned</span> Opc = Op.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>();</div><div class="line"><a name="l03993"></a><span class="lineno"> 3993</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div><div class="line"><a name="l03994"></a><span class="lineno"> 3994</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a9b846c126ddfbe57601a050653a45bd3">MVT::v4i16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a>);</div><div class="line"><a name="l03995"></a><span class="lineno"> 3995</span>&#160;</div><div class="line"><a name="l03996"></a><span class="lineno"> 3996</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Lo0, Hi0;</div><div class="line"><a name="l03997"></a><span class="lineno"> 3997</span>&#160;  std::tie(Lo0, Hi0) = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a56a2102423fcb39c2683a7e67bddf537">SplitVectorOperand</a>(Op.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>(), 0);</div><div class="line"><a name="l03998"></a><span class="lineno"> 3998</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Lo1, Hi1;</div><div class="line"><a name="l03999"></a><span class="lineno"> 3999</span>&#160;  std::tie(Lo1, Hi1) = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a56a2102423fcb39c2683a7e67bddf537">SplitVectorOperand</a>(Op.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>(), 1);</div><div class="line"><a name="l04000"></a><span class="lineno"> 4000</span>&#160;</div><div class="line"><a name="l04001"></a><span class="lineno"> 4001</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> SL(Op);</div><div class="line"><a name="l04002"></a><span class="lineno"> 4002</span>&#160;</div><div class="line"><a name="l04003"></a><span class="lineno"> 4003</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> OpLo = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(Opc, SL, Lo0.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>(), Lo0, Lo1,</div><div class="line"><a name="l04004"></a><span class="lineno"> 4004</span>&#160;                             Op-&gt;<a class="code" href="classllvm_1_1SDNode.html#ae732bb2af97bb93b56a387a55e9b4b41">getFlags</a>());</div><div class="line"><a name="l04005"></a><span class="lineno"> 4005</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> OpHi = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(Opc, SL, Hi0.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>(), Hi0, Hi1,</div><div class="line"><a name="l04006"></a><span class="lineno"> 4006</span>&#160;                             Op-&gt;<a class="code" href="classllvm_1_1SDNode.html#ae732bb2af97bb93b56a387a55e9b4b41">getFlags</a>());</div><div class="line"><a name="l04007"></a><span class="lineno"> 4007</span>&#160;</div><div class="line"><a name="l04008"></a><span class="lineno"> 4008</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a320898056eadc3254fc601e1362eb9f5">ISD::CONCAT_VECTORS</a>, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(Op), VT, OpLo, OpHi);</div><div class="line"><a name="l04009"></a><span class="lineno"> 4009</span>&#160;}</div><div class="line"><a name="l04010"></a><span class="lineno"> 4010</span>&#160;</div><div class="line"><a name="l04011"></a><span class="lineno"><a class="line" href="classllvm_1_1SITargetLowering.html#a01001268634e40bee4795018346e91b4"> 4011</a></span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1SITargetLowering.html#a01001268634e40bee4795018346e91b4">SITargetLowering::splitTernaryVectorOp</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>,</div><div class="line"><a name="l04012"></a><span class="lineno"> 4012</span>&#160;                                              <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div><div class="line"><a name="l04013"></a><span class="lineno"> 4013</span>&#160;  <span class="keywordtype">unsigned</span> Opc = Op.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>();</div><div class="line"><a name="l04014"></a><span class="lineno"> 4014</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div><div class="line"><a name="l04015"></a><span class="lineno"> 4015</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a9b846c126ddfbe57601a050653a45bd3">MVT::v4i16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a>);</div><div class="line"><a name="l04016"></a><span class="lineno"> 4016</span>&#160;</div><div class="line"><a name="l04017"></a><span class="lineno"> 4017</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Lo0, Hi0;</div><div class="line"><a name="l04018"></a><span class="lineno"> 4018</span>&#160;  std::tie(Lo0, Hi0) = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a56a2102423fcb39c2683a7e67bddf537">SplitVectorOperand</a>(Op.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>(), 0);</div><div class="line"><a name="l04019"></a><span class="lineno"> 4019</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Lo1, Hi1;</div><div class="line"><a name="l04020"></a><span class="lineno"> 4020</span>&#160;  std::tie(Lo1, Hi1) = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a56a2102423fcb39c2683a7e67bddf537">SplitVectorOperand</a>(Op.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>(), 1);</div><div class="line"><a name="l04021"></a><span class="lineno"> 4021</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Lo2, Hi2;</div><div class="line"><a name="l04022"></a><span class="lineno"> 4022</span>&#160;  std::tie(Lo2, Hi2) = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a56a2102423fcb39c2683a7e67bddf537">SplitVectorOperand</a>(Op.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>(), 2);</div><div class="line"><a name="l04023"></a><span class="lineno"> 4023</span>&#160;</div><div class="line"><a name="l04024"></a><span class="lineno"> 4024</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> SL(Op);</div><div class="line"><a name="l04025"></a><span class="lineno"> 4025</span>&#160;</div><div class="line"><a name="l04026"></a><span class="lineno"> 4026</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> OpLo = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(Opc, SL, Lo0.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>(), Lo0, Lo1, Lo2,</div><div class="line"><a name="l04027"></a><span class="lineno"> 4027</span>&#160;                             Op-&gt;<a class="code" href="classllvm_1_1SDNode.html#ae732bb2af97bb93b56a387a55e9b4b41">getFlags</a>());</div><div class="line"><a name="l04028"></a><span class="lineno"> 4028</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> OpHi = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(Opc, SL, Hi0.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>(), Hi0, Hi1, Hi2,</div><div class="line"><a name="l04029"></a><span class="lineno"> 4029</span>&#160;                             Op-&gt;<a class="code" href="classllvm_1_1SDNode.html#ae732bb2af97bb93b56a387a55e9b4b41">getFlags</a>());</div><div class="line"><a name="l04030"></a><span class="lineno"> 4030</span>&#160;</div><div class="line"><a name="l04031"></a><span class="lineno"> 4031</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a320898056eadc3254fc601e1362eb9f5">ISD::CONCAT_VECTORS</a>, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(Op), VT, OpLo, OpHi);</div><div class="line"><a name="l04032"></a><span class="lineno"> 4032</span>&#160;}</div><div class="line"><a name="l04033"></a><span class="lineno"> 4033</span>&#160;</div><div class="line"><a name="l04034"></a><span class="lineno"> 4034</span>&#160;</div><div class="line"><a name="l04035"></a><span class="lineno"><a class="line" href="classllvm_1_1SITargetLowering.html#aae668edf01c895691c170a07a7a15a6b"> 4035</a></span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1SITargetLowering.html#aae668edf01c895691c170a07a7a15a6b">SITargetLowering::LowerOperation</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div><div class="line"><a name="l04036"></a><span class="lineno"> 4036</span>&#160;  <span class="keywordflow">switch</span> (Op.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>()) {</div><div class="line"><a name="l04037"></a><span class="lineno"> 4037</span>&#160;  <span class="keywordflow">default</span>: <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a5066c1ab86d5c2470c5fcfa215399b0d">AMDGPUTargetLowering::LowerOperation</a>(Op, DAG);</div><div class="line"><a name="l04038"></a><span class="lineno"> 4038</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ae8167e4f6fa1bfb30f074ba620b81782">ISD::BRCOND</a>: <span class="keywordflow">return</span> LowerBRCOND(Op, DAG);</div><div class="line"><a name="l04039"></a><span class="lineno"> 4039</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a2dfacb29792dd59f2cfbe529206265bc">ISD::RETURNADDR</a>: <span class="keywordflow">return</span> LowerRETURNADDR(Op, DAG);</div><div class="line"><a name="l04040"></a><span class="lineno"> 4040</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269b81f007000306e3e69d0d290c2159">ISD::LOAD</a>: {</div><div class="line"><a name="l04041"></a><span class="lineno"> 4041</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Result = LowerLOAD(Op, DAG);</div><div class="line"><a name="l04042"></a><span class="lineno"> 4042</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((!Result.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>() ||</div><div class="line"><a name="l04043"></a><span class="lineno"> 4043</span>&#160;            Result.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>()-&gt;<a class="code" href="classllvm_1_1SDNode.html#a7f06dbaee5fa2b239de548d0a775b25b">getNumValues</a>() == 2) &amp;&amp;</div><div class="line"><a name="l04044"></a><span class="lineno"> 4044</span>&#160;           <span class="stringliteral">&quot;Load should return a value and a chain&quot;</span>);</div><div class="line"><a name="l04045"></a><span class="lineno"> 4045</span>&#160;    <span class="keywordflow">return</span> Result;</div><div class="line"><a name="l04046"></a><span class="lineno"> 4046</span>&#160;  }</div><div class="line"><a name="l04047"></a><span class="lineno"> 4047</span>&#160;</div><div class="line"><a name="l04048"></a><span class="lineno"> 4048</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad46ae9fdfe20cd04f7fda7ccbb937543">ISD::FSIN</a>:</div><div class="line"><a name="l04049"></a><span class="lineno"> 4049</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9133d7cfb6a66404ff7757b699bc3941">ISD::FCOS</a>:</div><div class="line"><a name="l04050"></a><span class="lineno"> 4050</span>&#160;    <span class="keywordflow">return</span> LowerTrig(Op, DAG);</div><div class="line"><a name="l04051"></a><span class="lineno"> 4051</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a78d0f198115bfe3331ab7cfcf7a40a97">ISD::SELECT</a>: <span class="keywordflow">return</span> LowerSELECT(Op, DAG);</div><div class="line"><a name="l04052"></a><span class="lineno"> 4052</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110abc6c09c7af98236460f0b020eb3be94e">ISD::FDIV</a>: <span class="keywordflow">return</span> LowerFDIV(Op, DAG);</div><div class="line"><a name="l04053"></a><span class="lineno"> 4053</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9c91befeca2a25c8050d4c3dff8b6d67">ISD::ATOMIC_CMP_SWAP</a>: <span class="keywordflow">return</span> LowerATOMIC_CMP_SWAP(Op, DAG);</div><div class="line"><a name="l04054"></a><span class="lineno"> 4054</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a047178c3b2c6a5df40ae22a407b8aca9">ISD::STORE</a>: <span class="keywordflow">return</span> LowerSTORE(Op, DAG);</div><div class="line"><a name="l04055"></a><span class="lineno"> 4055</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a30316f8f9985260c49d7c26bc70a6cad">ISD::GlobalAddress</a>: {</div><div class="line"><a name="l04056"></a><span class="lineno"> 4056</span>&#160;    <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aaa0193582f1fc99e3e6a3fc5abcb37bf">getMachineFunction</a>();</div><div class="line"><a name="l04057"></a><span class="lineno"> 4057</span>&#160;    <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *MFI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div><div class="line"><a name="l04058"></a><span class="lineno"> 4058</span>&#160;    <span class="keywordflow">return</span> LowerGlobalAddress(MFI, Op, DAG);</div><div class="line"><a name="l04059"></a><span class="lineno"> 4059</span>&#160;  }</div><div class="line"><a name="l04060"></a><span class="lineno"> 4060</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac771b9cda3b889242d457cc4d9b2159c">ISD::INTRINSIC_WO_CHAIN</a>: <span class="keywordflow">return</span> LowerINTRINSIC_WO_CHAIN(Op, DAG);</div><div class="line"><a name="l04061"></a><span class="lineno"> 4061</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110afc09e0bddd693dcf9923e4df42473bd9">ISD::INTRINSIC_W_CHAIN</a>: <span class="keywordflow">return</span> LowerINTRINSIC_W_CHAIN(Op, DAG);</div><div class="line"><a name="l04062"></a><span class="lineno"> 4062</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a2df96794a99f5d3b4415c4a84e616140">ISD::INTRINSIC_VOID</a>: <span class="keywordflow">return</span> LowerINTRINSIC_VOID(Op, DAG);</div><div class="line"><a name="l04063"></a><span class="lineno"> 4063</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ae221016e72ad6632377ef55f9e0e4f61">ISD::ADDRSPACECAST</a>: <span class="keywordflow">return</span> lowerADDRSPACECAST(Op, DAG);</div><div class="line"><a name="l04064"></a><span class="lineno"> 4064</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a1617abaedbb1d902bb3a5b3136684f9c">ISD::INSERT_SUBVECTOR</a>:</div><div class="line"><a name="l04065"></a><span class="lineno"> 4065</span>&#160;    <span class="keywordflow">return</span> lowerINSERT_SUBVECTOR(Op, DAG);</div><div class="line"><a name="l04066"></a><span class="lineno"> 4066</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad3bc7c2d379fbfdc2f8eaca038690ec9">ISD::INSERT_VECTOR_ELT</a>:</div><div class="line"><a name="l04067"></a><span class="lineno"> 4067</span>&#160;    <span class="keywordflow">return</span> lowerINSERT_VECTOR_ELT(Op, DAG);</div><div class="line"><a name="l04068"></a><span class="lineno"> 4068</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9329e79f62e9ab9b41cfbcafd314bcbd">ISD::EXTRACT_VECTOR_ELT</a>:</div><div class="line"><a name="l04069"></a><span class="lineno"> 4069</span>&#160;    <span class="keywordflow">return</span> lowerEXTRACT_VECTOR_ELT(Op, DAG);</div><div class="line"><a name="l04070"></a><span class="lineno"> 4070</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a8d8773b28111d8898663d4a0f6223d68">ISD::VECTOR_SHUFFLE</a>:</div><div class="line"><a name="l04071"></a><span class="lineno"> 4071</span>&#160;    <span class="keywordflow">return</span> lowerVECTOR_SHUFFLE(Op, DAG);</div><div class="line"><a name="l04072"></a><span class="lineno"> 4072</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aff6f73b624fecca7dbe94259f9437e32">ISD::BUILD_VECTOR</a>:</div><div class="line"><a name="l04073"></a><span class="lineno"> 4073</span>&#160;    <span class="keywordflow">return</span> lowerBUILD_VECTOR(Op, DAG);</div><div class="line"><a name="l04074"></a><span class="lineno"> 4074</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110adaf9a3cb5c2ef5eb713bd6bf4ae23aeb">ISD::FP_ROUND</a>:</div><div class="line"><a name="l04075"></a><span class="lineno"> 4075</span>&#160;    <span class="keywordflow">return</span> lowerFP_ROUND(Op, DAG);</div><div class="line"><a name="l04076"></a><span class="lineno"> 4076</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac5fb8808f3dcb9f0a83f1fc2e7747485">ISD::TRAP</a>:</div><div class="line"><a name="l04077"></a><span class="lineno"> 4077</span>&#160;    <span class="keywordflow">return</span> lowerTRAP(Op, DAG);</div><div class="line"><a name="l04078"></a><span class="lineno"> 4078</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a967fcb624e84458e135a763d1c11346a">ISD::DEBUGTRAP</a>:</div><div class="line"><a name="l04079"></a><span class="lineno"> 4079</span>&#160;    <span class="keywordflow">return</span> lowerDEBUGTRAP(Op, DAG);</div><div class="line"><a name="l04080"></a><span class="lineno"> 4080</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a2b4d07600495a563319d6a3dda8dc44d">ISD::FABS</a>:</div><div class="line"><a name="l04081"></a><span class="lineno"> 4081</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a6d26c45c040d8f85d577a5f645261d1a">ISD::FNEG</a>:</div><div class="line"><a name="l04082"></a><span class="lineno"> 4082</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a74a787311d3ab9a17ee0acde7b6a6b14">ISD::FCANONICALIZE</a>:</div><div class="line"><a name="l04083"></a><span class="lineno"> 4083</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SITargetLowering.html#a340ad7483a3a62499003a7042f47dd24">splitUnaryVectorOp</a>(Op, DAG);</div><div class="line"><a name="l04084"></a><span class="lineno"> 4084</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9f59cc264907eb86e29564d5f6a5b213">ISD::FMINNUM</a>:</div><div class="line"><a name="l04085"></a><span class="lineno"> 4085</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a632dd4bb044d5cd11f671d176ef495f2">ISD::FMAXNUM</a>:</div><div class="line"><a name="l04086"></a><span class="lineno"> 4086</span>&#160;    <span class="keywordflow">return</span> lowerFMINNUM_FMAXNUM(Op, DAG);</div><div class="line"><a name="l04087"></a><span class="lineno"> 4087</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a293ca68b3b2ce80eef991de822822254">ISD::FMA</a>:</div><div class="line"><a name="l04088"></a><span class="lineno"> 4088</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SITargetLowering.html#a01001268634e40bee4795018346e91b4">splitTernaryVectorOp</a>(Op, DAG);</div><div class="line"><a name="l04089"></a><span class="lineno"> 4089</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a8cc94e03dea594863073a02f5bb94997">ISD::SHL</a>:</div><div class="line"><a name="l04090"></a><span class="lineno"> 4090</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4a055321c361a0f6ee77ed764730ffc1">ISD::SRA</a>:</div><div class="line"><a name="l04091"></a><span class="lineno"> 4091</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a3c6553c8acebe1b57c211ee45e2d8f98">ISD::SRL</a>:</div><div class="line"><a name="l04092"></a><span class="lineno"> 4092</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535">ISD::ADD</a>:</div><div class="line"><a name="l04093"></a><span class="lineno"> 4093</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9fa617e5567c3c2638938f7b9ddc3f1c">ISD::SUB</a>:</div><div class="line"><a name="l04094"></a><span class="lineno"> 4094</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad8aec9273962cf78d087090c11a1dd1c">ISD::MUL</a>:</div><div class="line"><a name="l04095"></a><span class="lineno"> 4095</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aaac895215ecbb3c411c957c8beb39b70">ISD::SMIN</a>:</div><div class="line"><a name="l04096"></a><span class="lineno"> 4096</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110af3b59179b6fcbc89463181015ace8e9b">ISD::SMAX</a>:</div><div class="line"><a name="l04097"></a><span class="lineno"> 4097</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a17126302da6199930e55e841ca1b082d">ISD::UMIN</a>:</div><div class="line"><a name="l04098"></a><span class="lineno"> 4098</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110af675e759c0ffff8d48ea14a60fe3517b">ISD::UMAX</a>:</div><div class="line"><a name="l04099"></a><span class="lineno"> 4099</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a32ec12017722f5b42a295fe5eb0b0bdf">ISD::FADD</a>:</div><div class="line"><a name="l04100"></a><span class="lineno"> 4100</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9ab5860c97a00c4627a08cab7b0c8178">ISD::FMUL</a>:</div><div class="line"><a name="l04101"></a><span class="lineno"> 4101</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a907932b29f929b1827b1b93171dcaa3c">ISD::FMINNUM_IEEE</a>:</div><div class="line"><a name="l04102"></a><span class="lineno"> 4102</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a25e670389809910f59726e8a11fa82e0">ISD::FMAXNUM_IEEE</a>:</div><div class="line"><a name="l04103"></a><span class="lineno"> 4103</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SITargetLowering.html#ae3363282d3c0d2a20c9cef755f5ef2ba">splitBinaryVectorOp</a>(Op, DAG);</div><div class="line"><a name="l04104"></a><span class="lineno"> 4104</span>&#160;  }</div><div class="line"><a name="l04105"></a><span class="lineno"> 4105</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l04106"></a><span class="lineno"> 4106</span>&#160;}</div><div class="line"><a name="l04107"></a><span class="lineno"> 4107</span>&#160;</div><div class="line"><a name="l04108"></a><span class="lineno"><a class="line" href="SIISelLowering_8cpp.html#a068555b4b66d140162c7d3c2cb16beae"> 4108</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="SIISelLowering_8cpp.html#a068555b4b66d140162c7d3c2cb16beae">adjustLoadValueTypeImpl</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Result, <a class="code" href="structllvm_1_1EVT.html">EVT</a> LoadVT,</div><div class="line"><a name="l04109"></a><span class="lineno"> 4109</span>&#160;                                       <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL,</div><div class="line"><a name="l04110"></a><span class="lineno"> 4110</span>&#160;                                       <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <span class="keywordtype">bool</span> Unpacked) {</div><div class="line"><a name="l04111"></a><span class="lineno"> 4111</span>&#160;  <span class="keywordflow">if</span> (!LoadVT.<a class="code" href="structllvm_1_1EVT.html#aa54976197fff266f4143beb44fc9764c">isVector</a>())</div><div class="line"><a name="l04112"></a><span class="lineno"> 4112</span>&#160;    <span class="keywordflow">return</span> Result;</div><div class="line"><a name="l04113"></a><span class="lineno"> 4113</span>&#160;</div><div class="line"><a name="l04114"></a><span class="lineno"> 4114</span>&#160;  <span class="keywordflow">if</span> (Unpacked) { <span class="comment">// From v2i32/v4i32 back to v2f16/v4f16.</span></div><div class="line"><a name="l04115"></a><span class="lineno"> 4115</span>&#160;    <span class="comment">// Truncate to v2i16/v4i16.</span></div><div class="line"><a name="l04116"></a><span class="lineno"> 4116</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> IntLoadVT = LoadVT.<a class="code" href="structllvm_1_1EVT.html#a6f2db4dd37c9d8a3544e4cad4a2aac49">changeTypeToInteger</a>();</div><div class="line"><a name="l04117"></a><span class="lineno"> 4117</span>&#160;</div><div class="line"><a name="l04118"></a><span class="lineno"> 4118</span>&#160;    <span class="comment">// Workaround legalizer not scalarizing truncate after vector op</span></div><div class="line"><a name="l04119"></a><span class="lineno"> 4119</span>&#160;    <span class="comment">// legalization byt not creating intermediate vector trunc.</span></div><div class="line"><a name="l04120"></a><span class="lineno"> 4120</span>&#160;    <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;SDValue, 4&gt;</a> Elts;</div><div class="line"><a name="l04121"></a><span class="lineno"> 4121</span>&#160;    DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ae91eee8c3f7ef91e353b1f5aea6f73f4">ExtractVectorElements</a>(Result, Elts);</div><div class="line"><a name="l04122"></a><span class="lineno"> 4122</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Elt : Elts)</div><div class="line"><a name="l04123"></a><span class="lineno"> 4123</span>&#160;      Elt = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ae690127648393001a7d5b93dc23da7b3">ISD::TRUNCATE</a>, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">MVT::i16</a>, Elt);</div><div class="line"><a name="l04124"></a><span class="lineno"> 4124</span>&#160;</div><div class="line"><a name="l04125"></a><span class="lineno"> 4125</span>&#160;    Result = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a5d154312bef0ed1a6bacfcb52b7cf8eb">getBuildVector</a>(IntLoadVT, DL, Elts);</div><div class="line"><a name="l04126"></a><span class="lineno"> 4126</span>&#160;</div><div class="line"><a name="l04127"></a><span class="lineno"> 4127</span>&#160;    <span class="comment">// Bitcast to original type (v2f16/v4f16).</span></div><div class="line"><a name="l04128"></a><span class="lineno"> 4128</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a>, DL, LoadVT, Result);</div><div class="line"><a name="l04129"></a><span class="lineno"> 4129</span>&#160;  }</div><div class="line"><a name="l04130"></a><span class="lineno"> 4130</span>&#160;</div><div class="line"><a name="l04131"></a><span class="lineno"> 4131</span>&#160;  <span class="comment">// Cast back to the original packed type.</span></div><div class="line"><a name="l04132"></a><span class="lineno"> 4132</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a>, DL, LoadVT, Result);</div><div class="line"><a name="l04133"></a><span class="lineno"> 4133</span>&#160;}</div><div class="line"><a name="l04134"></a><span class="lineno"> 4134</span>&#160;</div><div class="line"><a name="l04135"></a><span class="lineno"> 4135</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SITargetLowering::adjustLoadValueType(<span class="keywordtype">unsigned</span> Opcode,</div><div class="line"><a name="l04136"></a><span class="lineno"> 4136</span>&#160;                                              <a class="code" href="classllvm_1_1MemSDNode.html">MemSDNode</a> *M,</div><div class="line"><a name="l04137"></a><span class="lineno"> 4137</span>&#160;                                              <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div><div class="line"><a name="l04138"></a><span class="lineno"> 4138</span>&#160;                                              <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;SDValue&gt;</a> Ops,</div><div class="line"><a name="l04139"></a><span class="lineno"> 4139</span>&#160;                                              <span class="keywordtype">bool</span> IsIntrinsic)<span class="keyword"> const </span>{</div><div class="line"><a name="l04140"></a><span class="lineno"> 4140</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL(M);</div><div class="line"><a name="l04141"></a><span class="lineno"> 4141</span>&#160;</div><div class="line"><a name="l04142"></a><span class="lineno"> 4142</span>&#160;  <span class="keywordtype">bool</span> Unpacked = Subtarget-&gt;<a class="code" href="classllvm_1_1GCNSubtarget.html#ad30b3c952ed576256171d49971ec9241">hasUnpackedD16VMem</a>();</div><div class="line"><a name="l04143"></a><span class="lineno"> 4143</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> LoadVT = M-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0);</div><div class="line"><a name="l04144"></a><span class="lineno"> 4144</span>&#160;</div><div class="line"><a name="l04145"></a><span class="lineno"> 4145</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> EquivLoadVT = LoadVT;</div><div class="line"><a name="l04146"></a><span class="lineno"> 4146</span>&#160;  <span class="keywordflow">if</span> (Unpacked &amp;&amp; LoadVT.<a class="code" href="structllvm_1_1EVT.html#aa54976197fff266f4143beb44fc9764c">isVector</a>()) {</div><div class="line"><a name="l04147"></a><span class="lineno"> 4147</span>&#160;    EquivLoadVT = LoadVT.<a class="code" href="structllvm_1_1EVT.html#aa54976197fff266f4143beb44fc9764c">isVector</a>() ?</div><div class="line"><a name="l04148"></a><span class="lineno"> 4148</span>&#160;      <a class="code" href="structllvm_1_1EVT.html#a210ba6b43ba451b698857dd9de71bd15">EVT::getVectorVT</a>(*DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ae73894797c63cdacffa04bc100873df3">getContext</a>(), <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>,</div><div class="line"><a name="l04149"></a><span class="lineno"> 4149</span>&#160;                       LoadVT.<a class="code" href="structllvm_1_1EVT.html#ae245d70802e4ebe1cae2b6122c62a22a">getVectorNumElements</a>()) : LoadVT;</div><div class="line"><a name="l04150"></a><span class="lineno"> 4150</span>&#160;  }</div><div class="line"><a name="l04151"></a><span class="lineno"> 4151</span>&#160;</div><div class="line"><a name="l04152"></a><span class="lineno"> 4152</span>&#160;  <span class="comment">// Change from v4f16/v2f16 to EquivLoadVT.</span></div><div class="line"><a name="l04153"></a><span class="lineno"> 4153</span>&#160;  <a class="code" href="structllvm_1_1SDVTList.html">SDVTList</a> VTList = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a196c23d6cb4d768d037970f1f35bbf66">getVTList</a>(EquivLoadVT, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>);</div><div class="line"><a name="l04154"></a><span class="lineno"> 4154</span>&#160;</div><div class="line"><a name="l04155"></a><span class="lineno"> 4155</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1SPII.html#abc7720a71ecbcab71e6d57d909041c24a5069619ca8fdce305534f3fe85091a0f">Load</a></div><div class="line"><a name="l04156"></a><span class="lineno"> 4156</span>&#160;    = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a9f1f5ff950ffae793a3925dc1afab754">getMemIntrinsicNode</a>(</div><div class="line"><a name="l04157"></a><span class="lineno"> 4157</span>&#160;      IsIntrinsic ? (<span class="keywordtype">unsigned</span>)<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110afc09e0bddd693dcf9923e4df42473bd9">ISD::INTRINSIC_W_CHAIN</a> : Opcode, DL,</div><div class="line"><a name="l04158"></a><span class="lineno"> 4158</span>&#160;      VTList, Ops, M-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#aee0e58997cd08983518f051e79b855d9">getMemoryVT</a>(),</div><div class="line"><a name="l04159"></a><span class="lineno"> 4159</span>&#160;      M-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#a1378b44532d0ec9732f7064254a84286">getMemOperand</a>());</div><div class="line"><a name="l04160"></a><span class="lineno"> 4160</span>&#160;  <span class="keywordflow">if</span> (!Unpacked) <span class="comment">// Just adjusted the opcode.</span></div><div class="line"><a name="l04161"></a><span class="lineno"> 4161</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1SPII.html#abc7720a71ecbcab71e6d57d909041c24a5069619ca8fdce305534f3fe85091a0f">Load</a>;</div><div class="line"><a name="l04162"></a><span class="lineno"> 4162</span>&#160;</div><div class="line"><a name="l04163"></a><span class="lineno"> 4163</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Adjusted = <a class="code" href="SIISelLowering_8cpp.html#a068555b4b66d140162c7d3c2cb16beae">adjustLoadValueTypeImpl</a>(Load, LoadVT, DL, DAG, Unpacked);</div><div class="line"><a name="l04164"></a><span class="lineno"> 4164</span>&#160;</div><div class="line"><a name="l04165"></a><span class="lineno"> 4165</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a193d4ea30b27a0c86550ae249eefaeaa">getMergeValues</a>({ Adjusted, Load.<a class="code" href="classllvm_1_1SDValue.html#a64932427432abeb61241e98bea167580">getValue</a>(1) }, DL);</div><div class="line"><a name="l04166"></a><span class="lineno"> 4166</span>&#160;}</div><div class="line"><a name="l04167"></a><span class="lineno"> 4167</span>&#160;</div><div class="line"><a name="l04168"></a><span class="lineno"> 4168</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SITargetLowering::lowerIntrinsicLoad(<a class="code" href="classllvm_1_1MemSDNode.html">MemSDNode</a> *M, <span class="keywordtype">bool</span> IsFormat,</div><div class="line"><a name="l04169"></a><span class="lineno"> 4169</span>&#160;                                             <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div><div class="line"><a name="l04170"></a><span class="lineno"> 4170</span>&#160;                                             <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;SDValue&gt;</a> Ops)<span class="keyword"> const </span>{</div><div class="line"><a name="l04171"></a><span class="lineno"> 4171</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL(M);</div><div class="line"><a name="l04172"></a><span class="lineno"> 4172</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> LoadVT = M-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0);</div><div class="line"><a name="l04173"></a><span class="lineno"> 4173</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> EltType = LoadVT.<a class="code" href="structllvm_1_1EVT.html#aa85c75e8eb097f02caeb5b9119eebfef">getScalarType</a>();</div><div class="line"><a name="l04174"></a><span class="lineno"> 4174</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> IntVT = LoadVT.<a class="code" href="structllvm_1_1EVT.html#a6f2db4dd37c9d8a3544e4cad4a2aac49">changeTypeToInteger</a>();</div><div class="line"><a name="l04175"></a><span class="lineno"> 4175</span>&#160;</div><div class="line"><a name="l04176"></a><span class="lineno"> 4176</span>&#160;  <span class="keywordtype">bool</span> IsD16 = IsFormat &amp;&amp; (EltType.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>() == 16);</div><div class="line"><a name="l04177"></a><span class="lineno"> 4177</span>&#160;</div><div class="line"><a name="l04178"></a><span class="lineno"> 4178</span>&#160;  <span class="keywordtype">unsigned</span> Opc =</div><div class="line"><a name="l04179"></a><span class="lineno"> 4179</span>&#160;      IsFormat ? <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea397fbad92288743379962b2f204a21e8">AMDGPUISD::BUFFER_LOAD_FORMAT</a> : <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea3804b23b929a6df413cedc6e5dac099e">AMDGPUISD::BUFFER_LOAD</a>;</div><div class="line"><a name="l04180"></a><span class="lineno"> 4180</span>&#160;</div><div class="line"><a name="l04181"></a><span class="lineno"> 4181</span>&#160;  <span class="keywordflow">if</span> (IsD16) {</div><div class="line"><a name="l04182"></a><span class="lineno"> 4182</span>&#160;    <span class="keywordflow">return</span> adjustLoadValueType(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea267cae256d19873b48b90feeeca0b146">AMDGPUISD::BUFFER_LOAD_FORMAT_D16</a>, M, DAG, Ops);</div><div class="line"><a name="l04183"></a><span class="lineno"> 4183</span>&#160;  }</div><div class="line"><a name="l04184"></a><span class="lineno"> 4184</span>&#160;</div><div class="line"><a name="l04185"></a><span class="lineno"> 4185</span>&#160;  <span class="comment">// Handle BUFFER_LOAD_BYTE/UBYTE/SHORT/USHORT overloaded intrinsics</span></div><div class="line"><a name="l04186"></a><span class="lineno"> 4186</span>&#160;  <span class="keywordflow">if</span> (!IsD16 &amp;&amp; !LoadVT.<a class="code" href="structllvm_1_1EVT.html#aa54976197fff266f4143beb44fc9764c">isVector</a>() &amp;&amp; EltType.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>() &lt; 32)</div><div class="line"><a name="l04187"></a><span class="lineno"> 4187</span>&#160;    <span class="keywordflow">return</span> handleByteShortBufferLoads(DAG, LoadVT, DL, Ops, M);</div><div class="line"><a name="l04188"></a><span class="lineno"> 4188</span>&#160;</div><div class="line"><a name="l04189"></a><span class="lineno"> 4189</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1TargetLoweringBase.html#a80b305b278aa0e04f80312e15b2b6d54">isTypeLegal</a>(LoadVT)) {</div><div class="line"><a name="l04190"></a><span class="lineno"> 4190</span>&#160;    <span class="keywordflow">return</span> getMemIntrinsicNode(Opc, DL, M-&gt;<a class="code" href="classllvm_1_1SDNode.html#a8353d97eb11578ab1ecb797200ca85c7">getVTList</a>(), Ops, IntVT,</div><div class="line"><a name="l04191"></a><span class="lineno"> 4191</span>&#160;                               M-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#a1378b44532d0ec9732f7064254a84286">getMemOperand</a>(), DAG);</div><div class="line"><a name="l04192"></a><span class="lineno"> 4192</span>&#160;  }</div><div class="line"><a name="l04193"></a><span class="lineno"> 4193</span>&#160;</div><div class="line"><a name="l04194"></a><span class="lineno"> 4194</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> CastVT = <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#aa1cac5332a31f59e2455eaad0fb11278">getEquivalentMemType</a>(*DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ae73894797c63cdacffa04bc100873df3">getContext</a>(), LoadVT);</div><div class="line"><a name="l04195"></a><span class="lineno"> 4195</span>&#160;  <a class="code" href="structllvm_1_1SDVTList.html">SDVTList</a> VTList = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a196c23d6cb4d768d037970f1f35bbf66">getVTList</a>(CastVT, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>);</div><div class="line"><a name="l04196"></a><span class="lineno"> 4196</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> MemNode = getMemIntrinsicNode(Opc, DL, VTList, Ops, CastVT,</div><div class="line"><a name="l04197"></a><span class="lineno"> 4197</span>&#160;                                        M-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#a1378b44532d0ec9732f7064254a84286">getMemOperand</a>(), DAG);</div><div class="line"><a name="l04198"></a><span class="lineno"> 4198</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a193d4ea30b27a0c86550ae249eefaeaa">getMergeValues</a>(</div><div class="line"><a name="l04199"></a><span class="lineno"> 4199</span>&#160;      {DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a>, DL, LoadVT, MemNode), MemNode.<a class="code" href="classllvm_1_1SDValue.html#a64932427432abeb61241e98bea167580">getValue</a>(1)},</div><div class="line"><a name="l04200"></a><span class="lineno"> 4200</span>&#160;      DL);</div><div class="line"><a name="l04201"></a><span class="lineno"> 4201</span>&#160;}</div><div class="line"><a name="l04202"></a><span class="lineno"> 4202</span>&#160;</div><div class="line"><a name="l04203"></a><span class="lineno"><a class="line" href="SIISelLowering_8cpp.html#a6ffcf0878851c4e84a8c11a68b07e9e7"> 4203</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="SIISelLowering_8cpp.html#a6ffcf0878851c4e84a8c11a68b07e9e7">lowerICMPIntrinsic</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SITargetLowering.html">SITargetLowering</a> &amp;TLI,</div><div class="line"><a name="l04204"></a><span class="lineno"> 4204</span>&#160;                                  <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) {</div><div class="line"><a name="l04205"></a><span class="lineno"> 4205</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0);</div><div class="line"><a name="l04206"></a><span class="lineno"> 4206</span>&#160;  <span class="keyword">const</span> <span class="keyword">auto</span> *CD = cast&lt;ConstantSDNode&gt;(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(3));</div><div class="line"><a name="l04207"></a><span class="lineno"> 4207</span>&#160;  <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">CondCode</a> = CD-&gt;getSExtValue();</div><div class="line"><a name="l04208"></a><span class="lineno"> 4208</span>&#160;  <span class="keywordflow">if</span> (CondCode &lt; ICmpInst::Predicate::FIRST_ICMP_PREDICATE ||</div><div class="line"><a name="l04209"></a><span class="lineno"> 4209</span>&#160;      CondCode &gt; ICmpInst::Predicate::LAST_ICMP_PREDICATE)</div><div class="line"><a name="l04210"></a><span class="lineno"> 4210</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a5b0e59823444a55c295af279611a9d24">getUNDEF</a>(VT);</div><div class="line"><a name="l04211"></a><span class="lineno"> 4211</span>&#160;</div><div class="line"><a name="l04212"></a><span class="lineno"> 4212</span>&#160;  <a class="code" href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05">ICmpInst::Predicate</a> IcInput = <span class="keyword">static_cast&lt;</span><a class="code" href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05">ICmpInst::Predicate</a><span class="keyword">&gt;</span>(<a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">CondCode</a>);</div><div class="line"><a name="l04213"></a><span class="lineno"> 4213</span>&#160;</div><div class="line"><a name="l04214"></a><span class="lineno"> 4214</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LHS = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1);</div><div class="line"><a name="l04215"></a><span class="lineno"> 4215</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> RHS = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(2);</div><div class="line"><a name="l04216"></a><span class="lineno"> 4216</span>&#160;</div><div class="line"><a name="l04217"></a><span class="lineno"> 4217</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL(N);</div><div class="line"><a name="l04218"></a><span class="lineno"> 4218</span>&#160;</div><div class="line"><a name="l04219"></a><span class="lineno"> 4219</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> CmpVT = LHS.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div><div class="line"><a name="l04220"></a><span class="lineno"> 4220</span>&#160;  <span class="keywordflow">if</span> (CmpVT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">MVT::i16</a> &amp;&amp; !TLI.<a class="code" href="classllvm_1_1TargetLoweringBase.html#a80b305b278aa0e04f80312e15b2b6d54">isTypeLegal</a>(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">MVT::i16</a>)) {</div><div class="line"><a name="l04221"></a><span class="lineno"> 4221</span>&#160;    <span class="keywordtype">unsigned</span> PromoteOp = <a class="code" href="classllvm_1_1CmpInst.html#a3712279d70deeec90a93db09deb12d02">ICmpInst::isSigned</a>(IcInput) ?</div><div class="line"><a name="l04222"></a><span class="lineno"> 4222</span>&#160;      <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a5183f3d72924bc7c77ba8d3f5de9f602">ISD::SIGN_EXTEND</a> : <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a93fdf85eff945f1a668b4915a051453e">ISD::ZERO_EXTEND</a>;</div><div class="line"><a name="l04223"></a><span class="lineno"> 4223</span>&#160;    LHS = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(PromoteOp, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, LHS);</div><div class="line"><a name="l04224"></a><span class="lineno"> 4224</span>&#160;    RHS = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(PromoteOp, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, RHS);</div><div class="line"><a name="l04225"></a><span class="lineno"> 4225</span>&#160;  }</div><div class="line"><a name="l04226"></a><span class="lineno"> 4226</span>&#160;</div><div class="line"><a name="l04227"></a><span class="lineno"> 4227</span>&#160;  <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> CCOpcode = <a class="code" href="namespacellvm.html#a0724f162df94451d626d918e992fe123">getICmpCondCode</a>(IcInput);</div><div class="line"><a name="l04228"></a><span class="lineno"> 4228</span>&#160;</div><div class="line"><a name="l04229"></a><span class="lineno"> 4229</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1CodeProps_1_1Key.html#ac74d328a591ea975a64c340d6578ddc2">WavefrontSize</a> = TLI.<a class="code" href="classllvm_1_1SITargetLowering.html#a24ad06f18143b455e48074549d2e7e3e">getSubtarget</a>()-&gt;<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#ae66cd705df2870244a05921f551ff131">getWavefrontSize</a>();</div><div class="line"><a name="l04230"></a><span class="lineno"> 4230</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> CCVT = <a class="code" href="structllvm_1_1EVT.html#a752372e170e4e7c595bf8810bb52adf2">EVT::getIntegerVT</a>(*DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ae73894797c63cdacffa04bc100873df3">getContext</a>(), <a class="code" href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1CodeProps_1_1Key.html#ac74d328a591ea975a64c340d6578ddc2">WavefrontSize</a>);</div><div class="line"><a name="l04231"></a><span class="lineno"> 4231</span>&#160;</div><div class="line"><a name="l04232"></a><span class="lineno"> 4232</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SetCC = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea4abad462fa316c06e5d0c9c80e5490ec">AMDGPUISD::SETCC</a>, DL, CCVT, LHS, RHS,</div><div class="line"><a name="l04233"></a><span class="lineno"> 4233</span>&#160;                              DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ad3db19b21e25af9ac5a1e514443b3d60">getCondCode</a>(CCOpcode));</div><div class="line"><a name="l04234"></a><span class="lineno"> 4234</span>&#160;  <span class="keywordflow">if</span> (VT.<a class="code" href="structllvm_1_1EVT.html#aad0b781d8b8a804437e919429069fcd7">bitsEq</a>(CCVT))</div><div class="line"><a name="l04235"></a><span class="lineno"> 4235</span>&#160;    <span class="keywordflow">return</span> SetCC;</div><div class="line"><a name="l04236"></a><span class="lineno"> 4236</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ad0c6f059b29535f2c790d1c4f92b7a93">getZExtOrTrunc</a>(SetCC, DL, VT);</div><div class="line"><a name="l04237"></a><span class="lineno"> 4237</span>&#160;}</div><div class="line"><a name="l04238"></a><span class="lineno"> 4238</span>&#160;</div><div class="line"><a name="l04239"></a><span class="lineno"><a class="line" href="SIISelLowering_8cpp.html#ad02dfd40a37e1c0fc6365a700c4263dc"> 4239</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="SIISelLowering_8cpp.html#ad02dfd40a37e1c0fc6365a700c4263dc">lowerFCMPIntrinsic</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SITargetLowering.html">SITargetLowering</a> &amp;TLI,</div><div class="line"><a name="l04240"></a><span class="lineno"> 4240</span>&#160;                                  <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) {</div><div class="line"><a name="l04241"></a><span class="lineno"> 4241</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0);</div><div class="line"><a name="l04242"></a><span class="lineno"> 4242</span>&#160;  <span class="keyword">const</span> <span class="keyword">auto</span> *CD = cast&lt;ConstantSDNode&gt;(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(3));</div><div class="line"><a name="l04243"></a><span class="lineno"> 4243</span>&#160;</div><div class="line"><a name="l04244"></a><span class="lineno"> 4244</span>&#160;  <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">CondCode</a> = CD-&gt;getSExtValue();</div><div class="line"><a name="l04245"></a><span class="lineno"> 4245</span>&#160;  <span class="keywordflow">if</span> (CondCode &lt; FCmpInst::Predicate::FIRST_FCMP_PREDICATE ||</div><div class="line"><a name="l04246"></a><span class="lineno"> 4246</span>&#160;      CondCode &gt; FCmpInst::Predicate::LAST_FCMP_PREDICATE) {</div><div class="line"><a name="l04247"></a><span class="lineno"> 4247</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a5b0e59823444a55c295af279611a9d24">getUNDEF</a>(VT);</div><div class="line"><a name="l04248"></a><span class="lineno"> 4248</span>&#160;  }</div><div class="line"><a name="l04249"></a><span class="lineno"> 4249</span>&#160;</div><div class="line"><a name="l04250"></a><span class="lineno"> 4250</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Src0 = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1);</div><div class="line"><a name="l04251"></a><span class="lineno"> 4251</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Src1 = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(2);</div><div class="line"><a name="l04252"></a><span class="lineno"> 4252</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> CmpVT = Src0.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div><div class="line"><a name="l04253"></a><span class="lineno"> 4253</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> SL(N);</div><div class="line"><a name="l04254"></a><span class="lineno"> 4254</span>&#160;</div><div class="line"><a name="l04255"></a><span class="lineno"> 4255</span>&#160;  <span class="keywordflow">if</span> (CmpVT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a> &amp;&amp; !TLI.<a class="code" href="classllvm_1_1TargetLoweringBase.html#a80b305b278aa0e04f80312e15b2b6d54">isTypeLegal</a>(CmpVT)) {</div><div class="line"><a name="l04256"></a><span class="lineno"> 4256</span>&#160;    Src0 = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aadfdefcb133a7f0262a05934aba8ce5d">ISD::FP_EXTEND</a>, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, Src0);</div><div class="line"><a name="l04257"></a><span class="lineno"> 4257</span>&#160;    Src1 = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aadfdefcb133a7f0262a05934aba8ce5d">ISD::FP_EXTEND</a>, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, Src1);</div><div class="line"><a name="l04258"></a><span class="lineno"> 4258</span>&#160;  }</div><div class="line"><a name="l04259"></a><span class="lineno"> 4259</span>&#160;</div><div class="line"><a name="l04260"></a><span class="lineno"> 4260</span>&#160;  <a class="code" href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05">FCmpInst::Predicate</a> IcInput = <span class="keyword">static_cast&lt;</span><a class="code" href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05">FCmpInst::Predicate</a><span class="keyword">&gt;</span>(<a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">CondCode</a>);</div><div class="line"><a name="l04261"></a><span class="lineno"> 4261</span>&#160;  <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> CCOpcode = <a class="code" href="namespacellvm.html#a8b3a8b47a5344da71953bc4eb38c5179">getFCmpCondCode</a>(IcInput);</div><div class="line"><a name="l04262"></a><span class="lineno"> 4262</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1CodeProps_1_1Key.html#ac74d328a591ea975a64c340d6578ddc2">WavefrontSize</a> = TLI.<a class="code" href="classllvm_1_1SITargetLowering.html#a24ad06f18143b455e48074549d2e7e3e">getSubtarget</a>()-&gt;<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#ae66cd705df2870244a05921f551ff131">getWavefrontSize</a>();</div><div class="line"><a name="l04263"></a><span class="lineno"> 4263</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> CCVT = <a class="code" href="structllvm_1_1EVT.html#a752372e170e4e7c595bf8810bb52adf2">EVT::getIntegerVT</a>(*DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ae73894797c63cdacffa04bc100873df3">getContext</a>(), <a class="code" href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1CodeProps_1_1Key.html#ac74d328a591ea975a64c340d6578ddc2">WavefrontSize</a>);</div><div class="line"><a name="l04264"></a><span class="lineno"> 4264</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SetCC = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea4abad462fa316c06e5d0c9c80e5490ec">AMDGPUISD::SETCC</a>, SL, CCVT, Src0,</div><div class="line"><a name="l04265"></a><span class="lineno"> 4265</span>&#160;                              Src1, DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ad3db19b21e25af9ac5a1e514443b3d60">getCondCode</a>(CCOpcode));</div><div class="line"><a name="l04266"></a><span class="lineno"> 4266</span>&#160;  <span class="keywordflow">if</span> (VT.<a class="code" href="structllvm_1_1EVT.html#aad0b781d8b8a804437e919429069fcd7">bitsEq</a>(CCVT))</div><div class="line"><a name="l04267"></a><span class="lineno"> 4267</span>&#160;    <span class="keywordflow">return</span> SetCC;</div><div class="line"><a name="l04268"></a><span class="lineno"> 4268</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ad0c6f059b29535f2c790d1c4f92b7a93">getZExtOrTrunc</a>(SetCC, SL, VT);</div><div class="line"><a name="l04269"></a><span class="lineno"> 4269</span>&#160;}</div><div class="line"><a name="l04270"></a><span class="lineno"> 4270</span>&#160;</div><div class="line"><a name="l04271"></a><span class="lineno"><a class="line" href="classllvm_1_1SITargetLowering.html#a697277613cca131c099969ca5d421041"> 4271</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SITargetLowering.html#a697277613cca131c099969ca5d421041">SITargetLowering::ReplaceNodeResults</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>,</div><div class="line"><a name="l04272"></a><span class="lineno"> 4272</span>&#160;                                          <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;<a class="code" href="AliasAnalysis_8cpp.html#a7e344cff0feadf0b02223fee63cc7475">Results</a>,</div><div class="line"><a name="l04273"></a><span class="lineno"> 4273</span>&#160;                                          <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div><div class="line"><a name="l04274"></a><span class="lineno"> 4274</span>&#160;  <span class="keywordflow">switch</span> (N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a23f2f5947fc429aff1270651c6d019ea">getOpcode</a>()) {</div><div class="line"><a name="l04275"></a><span class="lineno"> 4275</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad3bc7c2d379fbfdc2f8eaca038690ec9">ISD::INSERT_VECTOR_ELT</a>: {</div><div class="line"><a name="l04276"></a><span class="lineno"> 4276</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Res = lowerINSERT_VECTOR_ELT(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(N, 0), DAG))</div><div class="line"><a name="l04277"></a><span class="lineno"> 4277</span>&#160;      Results.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(Res);</div><div class="line"><a name="l04278"></a><span class="lineno"> 4278</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l04279"></a><span class="lineno"> 4279</span>&#160;  }</div><div class="line"><a name="l04280"></a><span class="lineno"> 4280</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9329e79f62e9ab9b41cfbcafd314bcbd">ISD::EXTRACT_VECTOR_ELT</a>: {</div><div class="line"><a name="l04281"></a><span class="lineno"> 4281</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Res = lowerEXTRACT_VECTOR_ELT(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(N, 0), DAG))</div><div class="line"><a name="l04282"></a><span class="lineno"> 4282</span>&#160;      Results.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(Res);</div><div class="line"><a name="l04283"></a><span class="lineno"> 4283</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l04284"></a><span class="lineno"> 4284</span>&#160;  }</div><div class="line"><a name="l04285"></a><span class="lineno"> 4285</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac771b9cda3b889242d457cc4d9b2159c">ISD::INTRINSIC_WO_CHAIN</a>: {</div><div class="line"><a name="l04286"></a><span class="lineno"> 4286</span>&#160;    <span class="keywordtype">unsigned</span> IID = cast&lt;ConstantSDNode&gt;(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0))-&gt;getZExtValue();</div><div class="line"><a name="l04287"></a><span class="lineno"> 4287</span>&#160;    <span class="keywordflow">switch</span> (IID) {</div><div class="line"><a name="l04288"></a><span class="lineno"> 4288</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_cvt_pkrtz: {</div><div class="line"><a name="l04289"></a><span class="lineno"> 4289</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Src0 = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1);</div><div class="line"><a name="l04290"></a><span class="lineno"> 4290</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Src1 = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(2);</div><div class="line"><a name="l04291"></a><span class="lineno"> 4291</span>&#160;      <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> SL(N);</div><div class="line"><a name="l04292"></a><span class="lineno"> 4292</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Cvt = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea05e199d247b019380b4c5a6f24d95381">AMDGPUISD::CVT_PKRTZ_F16_F32</a>, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>,</div><div class="line"><a name="l04293"></a><span class="lineno"> 4293</span>&#160;                                Src0, Src1);</div><div class="line"><a name="l04294"></a><span class="lineno"> 4294</span>&#160;      Results.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a>, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a766168a67c5954796304a42e6287f23e">MVT::v2f16</a>, Cvt));</div><div class="line"><a name="l04295"></a><span class="lineno"> 4295</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l04296"></a><span class="lineno"> 4296</span>&#160;    }</div><div class="line"><a name="l04297"></a><span class="lineno"> 4297</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_cvt_pknorm_i16:</div><div class="line"><a name="l04298"></a><span class="lineno"> 4298</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_cvt_pknorm_u16:</div><div class="line"><a name="l04299"></a><span class="lineno"> 4299</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_cvt_pk_i16:</div><div class="line"><a name="l04300"></a><span class="lineno"> 4300</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_cvt_pk_u16: {</div><div class="line"><a name="l04301"></a><span class="lineno"> 4301</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Src0 = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1);</div><div class="line"><a name="l04302"></a><span class="lineno"> 4302</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Src1 = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(2);</div><div class="line"><a name="l04303"></a><span class="lineno"> 4303</span>&#160;      <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> SL(N);</div><div class="line"><a name="l04304"></a><span class="lineno"> 4304</span>&#160;      <span class="keywordtype">unsigned</span> Opcode;</div><div class="line"><a name="l04305"></a><span class="lineno"> 4305</span>&#160;</div><div class="line"><a name="l04306"></a><span class="lineno"> 4306</span>&#160;      <span class="keywordflow">if</span> (IID == Intrinsic::amdgcn_cvt_pknorm_i16)</div><div class="line"><a name="l04307"></a><span class="lineno"> 4307</span>&#160;        Opcode = <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea39c851d59f2dedcf582022a24daf1cf5">AMDGPUISD::CVT_PKNORM_I16_F32</a>;</div><div class="line"><a name="l04308"></a><span class="lineno"> 4308</span>&#160;      <span class="keywordflow">else</span> <span class="keywordflow">if</span> (IID == Intrinsic::amdgcn_cvt_pknorm_u16)</div><div class="line"><a name="l04309"></a><span class="lineno"> 4309</span>&#160;        Opcode = <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaf372b02c7f2eb214586b79418da259d3">AMDGPUISD::CVT_PKNORM_U16_F32</a>;</div><div class="line"><a name="l04310"></a><span class="lineno"> 4310</span>&#160;      <span class="keywordflow">else</span> <span class="keywordflow">if</span> (IID == Intrinsic::amdgcn_cvt_pk_i16)</div><div class="line"><a name="l04311"></a><span class="lineno"> 4311</span>&#160;        Opcode = <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea9326abce64225b1fcaf656b06d5819ad">AMDGPUISD::CVT_PK_I16_I32</a>;</div><div class="line"><a name="l04312"></a><span class="lineno"> 4312</span>&#160;      <span class="keywordflow">else</span></div><div class="line"><a name="l04313"></a><span class="lineno"> 4313</span>&#160;        Opcode = <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea61c1f4bb39a8d5172f7a4f2b50d8b290">AMDGPUISD::CVT_PK_U16_U32</a>;</div><div class="line"><a name="l04314"></a><span class="lineno"> 4314</span>&#160;</div><div class="line"><a name="l04315"></a><span class="lineno"> 4315</span>&#160;      <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0);</div><div class="line"><a name="l04316"></a><span class="lineno"> 4316</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1TargetLoweringBase.html#a80b305b278aa0e04f80312e15b2b6d54">isTypeLegal</a>(VT))</div><div class="line"><a name="l04317"></a><span class="lineno"> 4317</span>&#160;        Results.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(Opcode, SL, VT, Src0, Src1));</div><div class="line"><a name="l04318"></a><span class="lineno"> 4318</span>&#160;      <span class="keywordflow">else</span> {</div><div class="line"><a name="l04319"></a><span class="lineno"> 4319</span>&#160;        <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Cvt = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(Opcode, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, Src0, Src1);</div><div class="line"><a name="l04320"></a><span class="lineno"> 4320</span>&#160;        Results.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a>, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a802353221ba95e0fb06ef5e38dd79192">MVT::v2i16</a>, Cvt));</div><div class="line"><a name="l04321"></a><span class="lineno"> 4321</span>&#160;      }</div><div class="line"><a name="l04322"></a><span class="lineno"> 4322</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l04323"></a><span class="lineno"> 4323</span>&#160;    }</div><div class="line"><a name="l04324"></a><span class="lineno"> 4324</span>&#160;    }</div><div class="line"><a name="l04325"></a><span class="lineno"> 4325</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l04326"></a><span class="lineno"> 4326</span>&#160;  }</div><div class="line"><a name="l04327"></a><span class="lineno"> 4327</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110afc09e0bddd693dcf9923e4df42473bd9">ISD::INTRINSIC_W_CHAIN</a>: {</div><div class="line"><a name="l04328"></a><span class="lineno"> 4328</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Res = LowerINTRINSIC_W_CHAIN(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(N, 0), DAG)) {</div><div class="line"><a name="l04329"></a><span class="lineno"> 4329</span>&#160;      <span class="keywordflow">if</span> (Res.getOpcode() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a01c94937492f3ac3fb1e0be8eb0b9ef1">ISD::MERGE_VALUES</a>) {</div><div class="line"><a name="l04330"></a><span class="lineno"> 4330</span>&#160;        <span class="comment">// FIXME: Hacky</span></div><div class="line"><a name="l04331"></a><span class="lineno"> 4331</span>&#160;        Results.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(Res.getOperand(0));</div><div class="line"><a name="l04332"></a><span class="lineno"> 4332</span>&#160;        Results.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(Res.getOperand(1));</div><div class="line"><a name="l04333"></a><span class="lineno"> 4333</span>&#160;      } <span class="keywordflow">else</span> {</div><div class="line"><a name="l04334"></a><span class="lineno"> 4334</span>&#160;        Results.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(Res);</div><div class="line"><a name="l04335"></a><span class="lineno"> 4335</span>&#160;        Results.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(Res.getValue(1));</div><div class="line"><a name="l04336"></a><span class="lineno"> 4336</span>&#160;      }</div><div class="line"><a name="l04337"></a><span class="lineno"> 4337</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l04338"></a><span class="lineno"> 4338</span>&#160;    }</div><div class="line"><a name="l04339"></a><span class="lineno"> 4339</span>&#160;</div><div class="line"><a name="l04340"></a><span class="lineno"> 4340</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l04341"></a><span class="lineno"> 4341</span>&#160;  }</div><div class="line"><a name="l04342"></a><span class="lineno"> 4342</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a78d0f198115bfe3331ab7cfcf7a40a97">ISD::SELECT</a>: {</div><div class="line"><a name="l04343"></a><span class="lineno"> 4343</span>&#160;    <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> SL(N);</div><div class="line"><a name="l04344"></a><span class="lineno"> 4344</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0);</div><div class="line"><a name="l04345"></a><span class="lineno"> 4345</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> NewVT = <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#aa1cac5332a31f59e2455eaad0fb11278">getEquivalentMemType</a>(*DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ae73894797c63cdacffa04bc100873df3">getContext</a>(), VT);</div><div class="line"><a name="l04346"></a><span class="lineno"> 4346</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LHS = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a>, SL, NewVT, N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1));</div><div class="line"><a name="l04347"></a><span class="lineno"> 4347</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> RHS = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a>, SL, NewVT, N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(2));</div><div class="line"><a name="l04348"></a><span class="lineno"> 4348</span>&#160;</div><div class="line"><a name="l04349"></a><span class="lineno"> 4349</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> SelectVT = NewVT;</div><div class="line"><a name="l04350"></a><span class="lineno"> 4350</span>&#160;    <span class="keywordflow">if</span> (NewVT.<a class="code" href="structllvm_1_1EVT.html#a3bf257bfbd279ecfad670be03b00210e">bitsLT</a>(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>)) {</div><div class="line"><a name="l04351"></a><span class="lineno"> 4351</span>&#160;      LHS = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a27d5d8ef82302b739ba3ca8be1a5513d">ISD::ANY_EXTEND</a>, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, LHS);</div><div class="line"><a name="l04352"></a><span class="lineno"> 4352</span>&#160;      RHS = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a27d5d8ef82302b739ba3ca8be1a5513d">ISD::ANY_EXTEND</a>, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, RHS);</div><div class="line"><a name="l04353"></a><span class="lineno"> 4353</span>&#160;      SelectVT = <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>;</div><div class="line"><a name="l04354"></a><span class="lineno"> 4354</span>&#160;    }</div><div class="line"><a name="l04355"></a><span class="lineno"> 4355</span>&#160;</div><div class="line"><a name="l04356"></a><span class="lineno"> 4356</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> NewSelect = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a78d0f198115bfe3331ab7cfcf7a40a97">ISD::SELECT</a>, SL, SelectVT,</div><div class="line"><a name="l04357"></a><span class="lineno"> 4357</span>&#160;                                    N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0), LHS, RHS);</div><div class="line"><a name="l04358"></a><span class="lineno"> 4358</span>&#160;</div><div class="line"><a name="l04359"></a><span class="lineno"> 4359</span>&#160;    <span class="keywordflow">if</span> (NewVT != SelectVT)</div><div class="line"><a name="l04360"></a><span class="lineno"> 4360</span>&#160;      NewSelect = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ae690127648393001a7d5b93dc23da7b3">ISD::TRUNCATE</a>, SL, NewVT, NewSelect);</div><div class="line"><a name="l04361"></a><span class="lineno"> 4361</span>&#160;    Results.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a>, SL, VT, NewSelect));</div><div class="line"><a name="l04362"></a><span class="lineno"> 4362</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l04363"></a><span class="lineno"> 4363</span>&#160;  }</div><div class="line"><a name="l04364"></a><span class="lineno"> 4364</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a6d26c45c040d8f85d577a5f645261d1a">ISD::FNEG</a>: {</div><div class="line"><a name="l04365"></a><span class="lineno"> 4365</span>&#160;    <span class="keywordflow">if</span> (N-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0) != <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a766168a67c5954796304a42e6287f23e">MVT::v2f16</a>)</div><div class="line"><a name="l04366"></a><span class="lineno"> 4366</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l04367"></a><span class="lineno"> 4367</span>&#160;</div><div class="line"><a name="l04368"></a><span class="lineno"> 4368</span>&#160;    <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> SL(N);</div><div class="line"><a name="l04369"></a><span class="lineno"> 4369</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> BC = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a>, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0));</div><div class="line"><a name="l04370"></a><span class="lineno"> 4370</span>&#160;</div><div class="line"><a name="l04371"></a><span class="lineno"> 4371</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a92febb83e6ba116eb7aae8e7e3f70cc1">ISD::XOR</a>, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>,</div><div class="line"><a name="l04372"></a><span class="lineno"> 4372</span>&#160;                             BC,</div><div class="line"><a name="l04373"></a><span class="lineno"> 4373</span>&#160;                             DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(0x80008000, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>));</div><div class="line"><a name="l04374"></a><span class="lineno"> 4374</span>&#160;    Results.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a>, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a766168a67c5954796304a42e6287f23e">MVT::v2f16</a>, Op));</div><div class="line"><a name="l04375"></a><span class="lineno"> 4375</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l04376"></a><span class="lineno"> 4376</span>&#160;  }</div><div class="line"><a name="l04377"></a><span class="lineno"> 4377</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a2b4d07600495a563319d6a3dda8dc44d">ISD::FABS</a>: {</div><div class="line"><a name="l04378"></a><span class="lineno"> 4378</span>&#160;    <span class="keywordflow">if</span> (N-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0) != <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a766168a67c5954796304a42e6287f23e">MVT::v2f16</a>)</div><div class="line"><a name="l04379"></a><span class="lineno"> 4379</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l04380"></a><span class="lineno"> 4380</span>&#160;</div><div class="line"><a name="l04381"></a><span class="lineno"> 4381</span>&#160;    <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> SL(N);</div><div class="line"><a name="l04382"></a><span class="lineno"> 4382</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> BC = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a>, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0));</div><div class="line"><a name="l04383"></a><span class="lineno"> 4383</span>&#160;</div><div class="line"><a name="l04384"></a><span class="lineno"> 4384</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac513a7da1bf74fb3e3c594da8534f2d2">ISD::AND</a>, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>,</div><div class="line"><a name="l04385"></a><span class="lineno"> 4385</span>&#160;                             BC,</div><div class="line"><a name="l04386"></a><span class="lineno"> 4386</span>&#160;                             DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(0x7fff7fff, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>));</div><div class="line"><a name="l04387"></a><span class="lineno"> 4387</span>&#160;    Results.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a>, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a766168a67c5954796304a42e6287f23e">MVT::v2f16</a>, Op));</div><div class="line"><a name="l04388"></a><span class="lineno"> 4388</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l04389"></a><span class="lineno"> 4389</span>&#160;  }</div><div class="line"><a name="l04390"></a><span class="lineno"> 4390</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l04391"></a><span class="lineno"> 4391</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l04392"></a><span class="lineno"> 4392</span>&#160;  }</div><div class="line"><a name="l04393"></a><span class="lineno"> 4393</span>&#160;}</div><div class="line"><a name="l04394"></a><span class="lineno"> 4394</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04395"></a><span class="lineno"> 4395</span>&#160;<span class="comment">/// Helper function for LowerBRCOND</span></div><div class="line"><a name="l04396"></a><span class="lineno"><a class="line" href="SIISelLowering_8cpp.html#a9e5bad1ec4acdb0394debe7977ffa338"> 4396</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="SIISelLowering_8cpp.html#a9e5bad1ec4acdb0394debe7977ffa338">findUser</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1Value.html">Value</a>, <span class="keywordtype">unsigned</span> Opcode) {</div><div class="line"><a name="l04397"></a><span class="lineno"> 4397</span>&#160;</div><div class="line"><a name="l04398"></a><span class="lineno"> 4398</span>&#160;  <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Parent = Value.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>();</div><div class="line"><a name="l04399"></a><span class="lineno"> 4399</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1SDNode_1_1use__iterator.html">SDNode::use_iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = Parent-&gt;<a class="code" href="classllvm_1_1SDNode.html#a9450817c42562fe06198b67be72a24ac">use_begin</a>(), <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = Parent-&gt;<a class="code" href="classllvm_1_1SDNode.html#aef02f2c1bd12936a80611b134b24a47d">use_end</a>();</div><div class="line"><a name="l04400"></a><span class="lineno"> 4400</span>&#160;       <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l04401"></a><span class="lineno"> 4401</span>&#160;</div><div class="line"><a name="l04402"></a><span class="lineno"> 4402</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getUse().get() != <a class="code" href="namespacellvm_1_1TargetStackID.html#a71392100eb15ba746b1f898986f5d8a5">Value</a>)</div><div class="line"><a name="l04403"></a><span class="lineno"> 4403</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l04404"></a><span class="lineno"> 4404</span>&#160;</div><div class="line"><a name="l04405"></a><span class="lineno"> 4405</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;getOpcode() == Opcode)</div><div class="line"><a name="l04406"></a><span class="lineno"> 4406</span>&#160;      <span class="keywordflow">return</span> *<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div><div class="line"><a name="l04407"></a><span class="lineno"> 4407</span>&#160;  }</div><div class="line"><a name="l04408"></a><span class="lineno"> 4408</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l04409"></a><span class="lineno"> 4409</span>&#160;}</div><div class="line"><a name="l04410"></a><span class="lineno"> 4410</span>&#160;</div><div class="line"><a name="l04411"></a><span class="lineno"> 4411</span>&#160;<span class="keywordtype">unsigned</span> SITargetLowering::isCFIntrinsic(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="AMDGPUBaseInfo_8cpp.html#ad18f9973176b870e59d30b81d8a1091e">Intr</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l04412"></a><span class="lineno"> 4412</span>&#160;  <span class="keywordflow">if</span> (Intr-&gt;<a class="code" href="classllvm_1_1SDNode.html#a23f2f5947fc429aff1270651c6d019ea">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110afc09e0bddd693dcf9923e4df42473bd9">ISD::INTRINSIC_W_CHAIN</a>) {</div><div class="line"><a name="l04413"></a><span class="lineno"> 4413</span>&#160;    <span class="keywordflow">switch</span> (cast&lt;ConstantSDNode&gt;(Intr-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1))-&gt;getZExtValue()) {</div><div class="line"><a name="l04414"></a><span class="lineno"> 4414</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_if:</div><div class="line"><a name="l04415"></a><span class="lineno"> 4415</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eac5f4a93ee302ab324b2d6be4da7d1995">AMDGPUISD::IF</a>;</div><div class="line"><a name="l04416"></a><span class="lineno"> 4416</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_else:</div><div class="line"><a name="l04417"></a><span class="lineno"> 4417</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea0173ca5cd8965ff549096df6c0869f0c">AMDGPUISD::ELSE</a>;</div><div class="line"><a name="l04418"></a><span class="lineno"> 4418</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_loop:</div><div class="line"><a name="l04419"></a><span class="lineno"> 4419</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea60d5ad554c76e8f21403ebedf166f15c">AMDGPUISD::LOOP</a>;</div><div class="line"><a name="l04420"></a><span class="lineno"> 4420</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_end_cf:</div><div class="line"><a name="l04421"></a><span class="lineno"> 4421</span>&#160;      <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;should not occur&quot;</span>);</div><div class="line"><a name="l04422"></a><span class="lineno"> 4422</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l04423"></a><span class="lineno"> 4423</span>&#160;      <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l04424"></a><span class="lineno"> 4424</span>&#160;    }</div><div class="line"><a name="l04425"></a><span class="lineno"> 4425</span>&#160;  }</div><div class="line"><a name="l04426"></a><span class="lineno"> 4426</span>&#160;</div><div class="line"><a name="l04427"></a><span class="lineno"> 4427</span>&#160;  <span class="comment">// break, if_break, else_break are all only used as inputs to loop, not</span></div><div class="line"><a name="l04428"></a><span class="lineno"> 4428</span>&#160;  <span class="comment">// directly as branch conditions.</span></div><div class="line"><a name="l04429"></a><span class="lineno"> 4429</span>&#160;  <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l04430"></a><span class="lineno"> 4430</span>&#160;}</div><div class="line"><a name="l04431"></a><span class="lineno"> 4431</span>&#160;</div><div class="line"><a name="l04432"></a><span class="lineno"><a class="line" href="classllvm_1_1SITargetLowering.html#a88e01d7fa3f418c441946a2200eb12c0"> 4432</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SITargetLowering.html#a88e01d7fa3f418c441946a2200eb12c0">SITargetLowering::shouldEmitFixup</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1GlobalValue.html">GlobalValue</a> *GV)<span class="keyword"> const </span>{</div><div class="line"><a name="l04433"></a><span class="lineno"> 4433</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1Triple.html">Triple</a> &amp;<a class="code" href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aa7a174c5ecacde605b3eab3f7996ab6c4">TT</a> = <a class="code" href="classllvm_1_1TargetLoweringBase.html#a1ae2ee148379ed3d041b4bce586f7f99">getTargetMachine</a>().<a class="code" href="classllvm_1_1TargetMachine.html#ad63e0e437ca71cc2b5a5d4d5aa3685f2">getTargetTriple</a>();</div><div class="line"><a name="l04434"></a><span class="lineno"> 4434</span>&#160;  <span class="keywordflow">return</span> (GV-&gt;<a class="code" href="classllvm_1_1GlobalValue.html#a0557bd873ed2afae533faa02e3168d70">getAddressSpace</a>() == <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6ad304ae27136802df563d339665ffbf9d">AMDGPUAS::CONSTANT_ADDRESS</a> ||</div><div class="line"><a name="l04435"></a><span class="lineno"> 4435</span>&#160;          GV-&gt;<a class="code" href="classllvm_1_1GlobalValue.html#a0557bd873ed2afae533faa02e3168d70">getAddressSpace</a>() == <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6abd16fac39b8769260b5e448d3bd5a58f">AMDGPUAS::CONSTANT_ADDRESS_32BIT</a>) &amp;&amp;</div><div class="line"><a name="l04436"></a><span class="lineno"> 4436</span>&#160;         <a class="code" href="namespacellvm_1_1AMDGPU.html#a21cbc76ff7fd60513dea122b45e00325">AMDGPU::shouldEmitConstantsToTextSection</a>(TT);</div><div class="line"><a name="l04437"></a><span class="lineno"> 4437</span>&#160;}</div><div class="line"><a name="l04438"></a><span class="lineno"> 4438</span>&#160;</div><div class="line"><a name="l04439"></a><span class="lineno"><a class="line" href="classllvm_1_1SITargetLowering.html#a27bb49c3656188aff4e75ebc6d4147d5"> 4439</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SITargetLowering.html#a27bb49c3656188aff4e75ebc6d4147d5">SITargetLowering::shouldEmitGOTReloc</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1GlobalValue.html">GlobalValue</a> *GV)<span class="keyword"> const </span>{</div><div class="line"><a name="l04440"></a><span class="lineno"> 4440</span>&#160;  <span class="comment">// FIXME: Either avoid relying on address space here or change the default</span></div><div class="line"><a name="l04441"></a><span class="lineno"> 4441</span>&#160;  <span class="comment">// address space for functions to avoid the explicit check.</span></div><div class="line"><a name="l04442"></a><span class="lineno"> 4442</span>&#160;  <span class="keywordflow">return</span> (GV-&gt;<a class="code" href="classllvm_1_1GlobalValue.html#a29e0b1c558b350347e2652b35b26fea8">getValueType</a>()-&gt;<a class="code" href="classllvm_1_1Type.html#aba930e0564c4207f112d9243eb2fc13a">isFunctionTy</a>() ||</div><div class="line"><a name="l04443"></a><span class="lineno"> 4443</span>&#160;          GV-&gt;<a class="code" href="classllvm_1_1GlobalValue.html#a0557bd873ed2afae533faa02e3168d70">getAddressSpace</a>() == <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6ab69babcbdc6445760bcacdeceec24e09">AMDGPUAS::GLOBAL_ADDRESS</a> ||</div><div class="line"><a name="l04444"></a><span class="lineno"> 4444</span>&#160;          GV-&gt;<a class="code" href="classllvm_1_1GlobalValue.html#a0557bd873ed2afae533faa02e3168d70">getAddressSpace</a>() == <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6ad304ae27136802df563d339665ffbf9d">AMDGPUAS::CONSTANT_ADDRESS</a> ||</div><div class="line"><a name="l04445"></a><span class="lineno"> 4445</span>&#160;          GV-&gt;<a class="code" href="classllvm_1_1GlobalValue.html#a0557bd873ed2afae533faa02e3168d70">getAddressSpace</a>() == <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6abd16fac39b8769260b5e448d3bd5a58f">AMDGPUAS::CONSTANT_ADDRESS_32BIT</a>) &amp;&amp;</div><div class="line"><a name="l04446"></a><span class="lineno"> 4446</span>&#160;         !<a class="code" href="classllvm_1_1SITargetLowering.html#a88e01d7fa3f418c441946a2200eb12c0">shouldEmitFixup</a>(GV) &amp;&amp;</div><div class="line"><a name="l04447"></a><span class="lineno"> 4447</span>&#160;         !<a class="code" href="classllvm_1_1TargetLoweringBase.html#a1ae2ee148379ed3d041b4bce586f7f99">getTargetMachine</a>().<a class="code" href="classllvm_1_1TargetMachine.html#ad4237b7a757b3c371d97e268a4ff83b6">shouldAssumeDSOLocal</a>(*GV-&gt;<a class="code" href="classllvm_1_1GlobalValue.html#a9e1fc23a17e97d2d1732e753ae9251ac">getParent</a>(), GV);</div><div class="line"><a name="l04448"></a><span class="lineno"> 4448</span>&#160;}</div><div class="line"><a name="l04449"></a><span class="lineno"> 4449</span>&#160;</div><div class="line"><a name="l04450"></a><span class="lineno"><a class="line" href="classllvm_1_1SITargetLowering.html#acf18fd06c03bc65cbbf30fe2dc9201e0"> 4450</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SITargetLowering.html#acf18fd06c03bc65cbbf30fe2dc9201e0">SITargetLowering::shouldEmitPCReloc</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1GlobalValue.html">GlobalValue</a> *GV)<span class="keyword"> const </span>{</div><div class="line"><a name="l04451"></a><span class="lineno"> 4451</span>&#160;  <span class="keywordflow">return</span> !<a class="code" href="classllvm_1_1SITargetLowering.html#a88e01d7fa3f418c441946a2200eb12c0">shouldEmitFixup</a>(GV) &amp;&amp; !<a class="code" href="classllvm_1_1SITargetLowering.html#a27bb49c3656188aff4e75ebc6d4147d5">shouldEmitGOTReloc</a>(GV);</div><div class="line"><a name="l04452"></a><span class="lineno"> 4452</span>&#160;}</div><div class="line"><a name="l04453"></a><span class="lineno"> 4453</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04454"></a><span class="lineno"> 4454</span>&#160;<span class="comment">/// This transforms the control flow intrinsics to get the branch destination as</span></div><div class="line"><a name="l04455"></a><span class="lineno"> 4455</span>&#160;<span class="comment">/// last parameter, also switches branch target with BR if the need arise</span></div><div class="line"><a name="l04456"></a><span class="lineno"> 4456</span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SITargetLowering::LowerBRCOND(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ae8167e4f6fa1bfb30f074ba620b81782">BRCOND</a>,</div><div class="line"><a name="l04457"></a><span class="lineno"> 4457</span>&#160;                                      <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div><div class="line"><a name="l04458"></a><span class="lineno"> 4458</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL(BRCOND);</div><div class="line"><a name="l04459"></a><span class="lineno"> 4459</span>&#160;</div><div class="line"><a name="l04460"></a><span class="lineno"> 4460</span>&#160;  <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Intr = BRCOND.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1).<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>();</div><div class="line"><a name="l04461"></a><span class="lineno"> 4461</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1Target.html">Target</a> = BRCOND.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(2);</div><div class="line"><a name="l04462"></a><span class="lineno"> 4462</span>&#160;  <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a5be7fb35e0f523af6c939fba303403df">BR</a> = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l04463"></a><span class="lineno"> 4463</span>&#160;  <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *SetCC = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l04464"></a><span class="lineno"> 4464</span>&#160;</div><div class="line"><a name="l04465"></a><span class="lineno"> 4465</span>&#160;  <span class="keywordflow">if</span> (Intr-&gt;<a class="code" href="classllvm_1_1SDNode.html#a23f2f5947fc429aff1270651c6d019ea">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a0158ee47dfa868be5d28e2cbef70d5d0">ISD::SETCC</a>) {</div><div class="line"><a name="l04466"></a><span class="lineno"> 4466</span>&#160;    <span class="comment">// As long as we negate the condition everything is fine</span></div><div class="line"><a name="l04467"></a><span class="lineno"> 4467</span>&#160;    SetCC = <a class="code" href="AMDGPUBaseInfo_8cpp.html#ad18f9973176b870e59d30b81d8a1091e">Intr</a>;</div><div class="line"><a name="l04468"></a><span class="lineno"> 4468</span>&#160;    Intr = SetCC-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0).<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>();</div><div class="line"><a name="l04469"></a><span class="lineno"> 4469</span>&#160;</div><div class="line"><a name="l04470"></a><span class="lineno"> 4470</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l04471"></a><span class="lineno"> 4471</span>&#160;    <span class="comment">// Get the target from BR if we don&#39;t negate the condition</span></div><div class="line"><a name="l04472"></a><span class="lineno"> 4472</span>&#160;    BR = <a class="code" href="SIISelLowering_8cpp.html#a9e5bad1ec4acdb0394debe7977ffa338">findUser</a>(BRCOND, <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a5be7fb35e0f523af6c939fba303403df">ISD::BR</a>);</div><div class="line"><a name="l04473"></a><span class="lineno"> 4473</span>&#160;    Target = BR-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1);</div><div class="line"><a name="l04474"></a><span class="lineno"> 4474</span>&#160;  }</div><div class="line"><a name="l04475"></a><span class="lineno"> 4475</span>&#160;</div><div class="line"><a name="l04476"></a><span class="lineno"> 4476</span>&#160;  <span class="comment">// FIXME: This changes the types of the intrinsics instead of introducing new</span></div><div class="line"><a name="l04477"></a><span class="lineno"> 4477</span>&#160;  <span class="comment">// nodes with the correct types.</span></div><div class="line"><a name="l04478"></a><span class="lineno"> 4478</span>&#160;  <span class="comment">// e.g. llvm.amdgcn.loop</span></div><div class="line"><a name="l04479"></a><span class="lineno"> 4479</span>&#160;</div><div class="line"><a name="l04480"></a><span class="lineno"> 4480</span>&#160;  <span class="comment">// eg: i1,ch = llvm.amdgcn.loop t0, TargetConstant:i32&lt;6271&gt;, t3</span></div><div class="line"><a name="l04481"></a><span class="lineno"> 4481</span>&#160;  <span class="comment">// =&gt;     t9: ch = llvm.amdgcn.loop t0, TargetConstant:i32&lt;6271&gt;, t3, BasicBlock:ch&lt;bb1 0x7fee5286d088&gt;</span></div><div class="line"><a name="l04482"></a><span class="lineno"> 4482</span>&#160;</div><div class="line"><a name="l04483"></a><span class="lineno"> 4483</span>&#160;  <span class="keywordtype">unsigned</span> CFNode = isCFIntrinsic(Intr);</div><div class="line"><a name="l04484"></a><span class="lineno"> 4484</span>&#160;  <span class="keywordflow">if</span> (CFNode == 0) {</div><div class="line"><a name="l04485"></a><span class="lineno"> 4485</span>&#160;    <span class="comment">// This is a uniform branch so we don&#39;t need to legalize.</span></div><div class="line"><a name="l04486"></a><span class="lineno"> 4486</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ae8167e4f6fa1bfb30f074ba620b81782">BRCOND</a>;</div><div class="line"><a name="l04487"></a><span class="lineno"> 4487</span>&#160;  }</div><div class="line"><a name="l04488"></a><span class="lineno"> 4488</span>&#160;</div><div class="line"><a name="l04489"></a><span class="lineno"> 4489</span>&#160;  <span class="keywordtype">bool</span> HaveChain = Intr-&gt;<a class="code" href="classllvm_1_1SDNode.html#a23f2f5947fc429aff1270651c6d019ea">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a2df96794a99f5d3b4415c4a84e616140">ISD::INTRINSIC_VOID</a> ||</div><div class="line"><a name="l04490"></a><span class="lineno"> 4490</span>&#160;                   Intr-&gt;<a class="code" href="classllvm_1_1SDNode.html#a23f2f5947fc429aff1270651c6d019ea">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110afc09e0bddd693dcf9923e4df42473bd9">ISD::INTRINSIC_W_CHAIN</a>;</div><div class="line"><a name="l04491"></a><span class="lineno"> 4491</span>&#160;</div><div class="line"><a name="l04492"></a><span class="lineno"> 4492</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!SetCC ||</div><div class="line"><a name="l04493"></a><span class="lineno"> 4493</span>&#160;        (SetCC-&gt;<a class="code" href="classllvm_1_1SDNode.html#a90cd0589eba5e5112a68717f122f1fbe">getConstantOperandVal</a>(1) == 1 &amp;&amp;</div><div class="line"><a name="l04494"></a><span class="lineno"> 4494</span>&#160;         cast&lt;CondCodeSDNode&gt;(SetCC-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(2).<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>())-&gt;<span class="keyword">get</span>() ==</div><div class="line"><a name="l04495"></a><span class="lineno"> 4495</span>&#160;                                                             <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a2887cc8b39915a25180f4bca0026a15e">ISD::SETNE</a>));</div><div class="line"><a name="l04496"></a><span class="lineno"> 4496</span>&#160;</div><div class="line"><a name="l04497"></a><span class="lineno"> 4497</span>&#160;  <span class="comment">// operands of the new intrinsic call</span></div><div class="line"><a name="l04498"></a><span class="lineno"> 4498</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;SDValue, 4&gt;</a> Ops;</div><div class="line"><a name="l04499"></a><span class="lineno"> 4499</span>&#160;  <span class="keywordflow">if</span> (HaveChain)</div><div class="line"><a name="l04500"></a><span class="lineno"> 4500</span>&#160;    Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(BRCOND.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0));</div><div class="line"><a name="l04501"></a><span class="lineno"> 4501</span>&#160;</div><div class="line"><a name="l04502"></a><span class="lineno"> 4502</span>&#160;  Ops.<a class="code" href="classllvm_1_1SmallVectorImpl.html#ac56f67ff590e79d76f8ebd243e4cf442">append</a>(Intr-&gt;<a class="code" href="classllvm_1_1SDNode.html#aee6bd1fd282469b3476efce4b707f09a">op_begin</a>() + (HaveChain ?  2 : 1), Intr-&gt;<a class="code" href="classllvm_1_1SDNode.html#ae499cc99d4fe44d343ca9ac6a2ae8845">op_end</a>());</div><div class="line"><a name="l04503"></a><span class="lineno"> 4503</span>&#160;  Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(Target);</div><div class="line"><a name="l04504"></a><span class="lineno"> 4504</span>&#160;</div><div class="line"><a name="l04505"></a><span class="lineno"> 4505</span>&#160;  <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;EVT&gt;</a> Res(Intr-&gt;<a class="code" href="classllvm_1_1SDNode.html#aecf9393b9b8bfef4019780f5cb4db651">value_begin</a>() + 1, Intr-&gt;<a class="code" href="classllvm_1_1SDNode.html#a3ee68ee9398984fcd74e7cfcc3fb4ce0">value_end</a>());</div><div class="line"><a name="l04506"></a><span class="lineno"> 4506</span>&#160;</div><div class="line"><a name="l04507"></a><span class="lineno"> 4507</span>&#160;  <span class="comment">// build the new intrinsic call</span></div><div class="line"><a name="l04508"></a><span class="lineno"> 4508</span>&#160;  <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Result = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(CFNode, DL, DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a196c23d6cb4d768d037970f1f35bbf66">getVTList</a>(Res), Ops).getNode();</div><div class="line"><a name="l04509"></a><span class="lineno"> 4509</span>&#160;</div><div class="line"><a name="l04510"></a><span class="lineno"> 4510</span>&#160;  <span class="keywordflow">if</span> (!HaveChain) {</div><div class="line"><a name="l04511"></a><span class="lineno"> 4511</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] =  {</div><div class="line"><a name="l04512"></a><span class="lineno"> 4512</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(Result, 0),</div><div class="line"><a name="l04513"></a><span class="lineno"> 4513</span>&#160;      BRCOND.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0)</div><div class="line"><a name="l04514"></a><span class="lineno"> 4514</span>&#160;    };</div><div class="line"><a name="l04515"></a><span class="lineno"> 4515</span>&#160;</div><div class="line"><a name="l04516"></a><span class="lineno"> 4516</span>&#160;    Result = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a193d4ea30b27a0c86550ae249eefaeaa">getMergeValues</a>(Ops, DL).<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>();</div><div class="line"><a name="l04517"></a><span class="lineno"> 4517</span>&#160;  }</div><div class="line"><a name="l04518"></a><span class="lineno"> 4518</span>&#160;</div><div class="line"><a name="l04519"></a><span class="lineno"> 4519</span>&#160;  <span class="keywordflow">if</span> (BR) {</div><div class="line"><a name="l04520"></a><span class="lineno"> 4520</span>&#160;    <span class="comment">// Give the branch instruction our target</span></div><div class="line"><a name="l04521"></a><span class="lineno"> 4521</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = {</div><div class="line"><a name="l04522"></a><span class="lineno"> 4522</span>&#160;      BR-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0),</div><div class="line"><a name="l04523"></a><span class="lineno"> 4523</span>&#160;      BRCOND.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(2)</div><div class="line"><a name="l04524"></a><span class="lineno"> 4524</span>&#160;    };</div><div class="line"><a name="l04525"></a><span class="lineno"> 4525</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> NewBR = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a5be7fb35e0f523af6c939fba303403df">ISD::BR</a>, DL, BR-&gt;<a class="code" href="classllvm_1_1SDNode.html#a8353d97eb11578ab1ecb797200ca85c7">getVTList</a>(), Ops);</div><div class="line"><a name="l04526"></a><span class="lineno"> 4526</span>&#160;    DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a8518c120f782df9e974c8b1b589feb40">ReplaceAllUsesWith</a>(BR, NewBR.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>());</div><div class="line"><a name="l04527"></a><span class="lineno"> 4527</span>&#160;    BR = NewBR.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>();</div><div class="line"><a name="l04528"></a><span class="lineno"> 4528</span>&#160;  }</div><div class="line"><a name="l04529"></a><span class="lineno"> 4529</span>&#160;</div><div class="line"><a name="l04530"></a><span class="lineno"> 4530</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain = <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(Result, Result-&gt;getNumValues() - 1);</div><div class="line"><a name="l04531"></a><span class="lineno"> 4531</span>&#160;</div><div class="line"><a name="l04532"></a><span class="lineno"> 4532</span>&#160;  <span class="comment">// Copy the intrinsic results to registers</span></div><div class="line"><a name="l04533"></a><span class="lineno"> 4533</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 1, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = Intr-&gt;<a class="code" href="classllvm_1_1SDNode.html#a7f06dbaee5fa2b239de548d0a775b25b">getNumValues</a>() - 1; i != <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++i) {</div><div class="line"><a name="l04534"></a><span class="lineno"> 4534</span>&#160;    <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a93bc27ca4d9e211c54b0d9efb660f080">CopyToReg</a> = <a class="code" href="SIISelLowering_8cpp.html#a9e5bad1ec4acdb0394debe7977ffa338">findUser</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(Intr, i), <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a93bc27ca4d9e211c54b0d9efb660f080">ISD::CopyToReg</a>);</div><div class="line"><a name="l04535"></a><span class="lineno"> 4535</span>&#160;    <span class="keywordflow">if</span> (!CopyToReg)</div><div class="line"><a name="l04536"></a><span class="lineno"> 4536</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l04537"></a><span class="lineno"> 4537</span>&#160;</div><div class="line"><a name="l04538"></a><span class="lineno"> 4538</span>&#160;    Chain = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aaf07395614bda08ad0b4d3d1d401ca7e">getCopyToReg</a>(</div><div class="line"><a name="l04539"></a><span class="lineno"> 4539</span>&#160;      Chain, DL,</div><div class="line"><a name="l04540"></a><span class="lineno"> 4540</span>&#160;      CopyToReg-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1),</div><div class="line"><a name="l04541"></a><span class="lineno"> 4541</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(Result, i - 1),</div><div class="line"><a name="l04542"></a><span class="lineno"> 4542</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>());</div><div class="line"><a name="l04543"></a><span class="lineno"> 4543</span>&#160;</div><div class="line"><a name="l04544"></a><span class="lineno"> 4544</span>&#160;    DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a8518c120f782df9e974c8b1b589feb40">ReplaceAllUsesWith</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(CopyToReg, 0), CopyToReg-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0));</div><div class="line"><a name="l04545"></a><span class="lineno"> 4545</span>&#160;  }</div><div class="line"><a name="l04546"></a><span class="lineno"> 4546</span>&#160;</div><div class="line"><a name="l04547"></a><span class="lineno"> 4547</span>&#160;  <span class="comment">// Remove the old intrinsic from the chain</span></div><div class="line"><a name="l04548"></a><span class="lineno"> 4548</span>&#160;  DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ac630ccda26fea2f45afa3fb89bc1a8f4">ReplaceAllUsesOfValueWith</a>(</div><div class="line"><a name="l04549"></a><span class="lineno"> 4549</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(Intr, Intr-&gt;<a class="code" href="classllvm_1_1SDNode.html#a7f06dbaee5fa2b239de548d0a775b25b">getNumValues</a>() - 1),</div><div class="line"><a name="l04550"></a><span class="lineno"> 4550</span>&#160;    Intr-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0));</div><div class="line"><a name="l04551"></a><span class="lineno"> 4551</span>&#160;</div><div class="line"><a name="l04552"></a><span class="lineno"> 4552</span>&#160;  <span class="keywordflow">return</span> Chain;</div><div class="line"><a name="l04553"></a><span class="lineno"> 4553</span>&#160;}</div><div class="line"><a name="l04554"></a><span class="lineno"> 4554</span>&#160;</div><div class="line"><a name="l04555"></a><span class="lineno"> 4555</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SITargetLowering::LowerRETURNADDR(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>,</div><div class="line"><a name="l04556"></a><span class="lineno"> 4556</span>&#160;                                          <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div><div class="line"><a name="l04557"></a><span class="lineno"> 4557</span>&#160;  <a class="code" href="classllvm_1_1MVT.html">MVT</a> VT = Op.<a class="code" href="classllvm_1_1SDValue.html#acbcc973a299b6f8733774668210b5227">getSimpleValueType</a>();</div><div class="line"><a name="l04558"></a><span class="lineno"> 4558</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL(Op);</div><div class="line"><a name="l04559"></a><span class="lineno"> 4559</span>&#160;  <span class="comment">// Checking the depth</span></div><div class="line"><a name="l04560"></a><span class="lineno"> 4560</span>&#160;  <span class="keywordflow">if</span> (cast&lt;ConstantSDNode&gt;(Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0))-&gt;getZExtValue() != 0)</div><div class="line"><a name="l04561"></a><span class="lineno"> 4561</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(0, DL, VT);</div><div class="line"><a name="l04562"></a><span class="lineno"> 4562</span>&#160;</div><div class="line"><a name="l04563"></a><span class="lineno"> 4563</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aaa0193582f1fc99e3e6a3fc5abcb37bf">getMachineFunction</a>();</div><div class="line"><a name="l04564"></a><span class="lineno"> 4564</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div><div class="line"><a name="l04565"></a><span class="lineno"> 4565</span>&#160;  <span class="comment">// Check for kernel and shader functions</span></div><div class="line"><a name="l04566"></a><span class="lineno"> 4566</span>&#160;  <span class="keywordflow">if</span> (Info-&gt;<a class="code" href="classllvm_1_1AMDGPUMachineFunction.html#ab37f1839fd82f8b84b7a2ca87b289c46">isEntryFunction</a>())</div><div class="line"><a name="l04567"></a><span class="lineno"> 4567</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(0, DL, VT);</div><div class="line"><a name="l04568"></a><span class="lineno"> 4568</span>&#160;</div><div class="line"><a name="l04569"></a><span class="lineno"> 4569</span>&#160;  <a class="code" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;MFI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">getFrameInfo</a>();</div><div class="line"><a name="l04570"></a><span class="lineno"> 4570</span>&#160;  <span class="comment">// There is a call to @llvm.returnaddress in this function</span></div><div class="line"><a name="l04571"></a><span class="lineno"> 4571</span>&#160;  MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#a81b01652144140bfb79c6ffdaff923f9">setReturnAddressIsTaken</a>(<span class="keyword">true</span>);</div><div class="line"><a name="l04572"></a><span class="lineno"> 4572</span>&#160;</div><div class="line"><a name="l04573"></a><span class="lineno"> 4573</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = <a class="code" href="classllvm_1_1SITargetLowering.html#a24ad06f18143b455e48074549d2e7e3e">getSubtarget</a>()-&gt;<a class="code" href="classllvm_1_1GCNSubtarget.html#a95d2929d1a7c8c66554f0b44b153b573">getRegisterInfo</a>();</div><div class="line"><a name="l04574"></a><span class="lineno"> 4574</span>&#160;  <span class="comment">// Get the return address reg and mark it as an implicit live-in</span></div><div class="line"><a name="l04575"></a><span class="lineno"> 4575</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#aef2c847a530f7f7f5aaaeac74ba7e385">addLiveIn</a>(TRI-&gt;<a class="code" href="classllvm_1_1SIRegisterInfo.html#a1509d958f5ec2cd7eb93e0ee89d1537f">getReturnAddressReg</a>(MF), <a class="code" href="classllvm_1_1SITargetLowering.html#a503e72a2d289df6f71b2ccdc58a18907">getRegClassFor</a>(VT, Op.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>()-&gt;<a class="code" href="classllvm_1_1SDNode.html#a28417243f8d25f74e598d78d7802c366">isDivergent</a>()));</div><div class="line"><a name="l04576"></a><span class="lineno"> 4576</span>&#160;</div><div class="line"><a name="l04577"></a><span class="lineno"> 4577</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ac6cdd6e10185124f84da0c7b4878d495">getCopyFromReg</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af0f68c9c0e4a38aebd5773f80dd5b716">getEntryNode</a>(), DL, <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, VT);</div><div class="line"><a name="l04578"></a><span class="lineno"> 4578</span>&#160;}</div><div class="line"><a name="l04579"></a><span class="lineno"> 4579</span>&#160;</div><div class="line"><a name="l04580"></a><span class="lineno"> 4580</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SITargetLowering::getFPExtOrFPTrunc(<a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div><div class="line"><a name="l04581"></a><span class="lineno"> 4581</span>&#160;                                            <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op,</div><div class="line"><a name="l04582"></a><span class="lineno"> 4582</span>&#160;                                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL,</div><div class="line"><a name="l04583"></a><span class="lineno"> 4583</span>&#160;                                            <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT)<span class="keyword"> const </span>{</div><div class="line"><a name="l04584"></a><span class="lineno"> 4584</span>&#160;  <span class="keywordflow">return</span> Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>().<a class="code" href="structllvm_1_1EVT.html#ae67a729c436915221367d8e77412dff4">bitsLE</a>(VT) ?</div><div class="line"><a name="l04585"></a><span class="lineno"> 4585</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aadfdefcb133a7f0262a05934aba8ce5d">ISD::FP_EXTEND</a>, DL, VT, Op) :</div><div class="line"><a name="l04586"></a><span class="lineno"> 4586</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a1e92ea554489509b0ad970901bcc715b">ISD::FTRUNC</a>, DL, VT, Op);</div><div class="line"><a name="l04587"></a><span class="lineno"> 4587</span>&#160;}</div><div class="line"><a name="l04588"></a><span class="lineno"> 4588</span>&#160;</div><div class="line"><a name="l04589"></a><span class="lineno"> 4589</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SITargetLowering::lowerFP_ROUND(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div><div class="line"><a name="l04590"></a><span class="lineno"> 4590</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>() == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a> &amp;&amp;</div><div class="line"><a name="l04591"></a><span class="lineno"> 4591</span>&#160;         <span class="stringliteral">&quot;Do not know how to custom lower FP_ROUND for non-f16 type&quot;</span>);</div><div class="line"><a name="l04592"></a><span class="lineno"> 4592</span>&#160;</div><div class="line"><a name="l04593"></a><span class="lineno"> 4593</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Src = Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div><div class="line"><a name="l04594"></a><span class="lineno"> 4594</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> SrcVT = Src.getValueType();</div><div class="line"><a name="l04595"></a><span class="lineno"> 4595</span>&#160;  <span class="keywordflow">if</span> (SrcVT != <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ac661c912350e3095c85ba75b8dbc17b1">MVT::f64</a>)</div><div class="line"><a name="l04596"></a><span class="lineno"> 4596</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>;</div><div class="line"><a name="l04597"></a><span class="lineno"> 4597</span>&#160;</div><div class="line"><a name="l04598"></a><span class="lineno"> 4598</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL(Op);</div><div class="line"><a name="l04599"></a><span class="lineno"> 4599</span>&#160;</div><div class="line"><a name="l04600"></a><span class="lineno"> 4600</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> FpToFp16 = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a38f379e4fddf750c36f1323a04d12171">ISD::FP_TO_FP16</a>, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, Src);</div><div class="line"><a name="l04601"></a><span class="lineno"> 4601</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Trunc = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ae690127648393001a7d5b93dc23da7b3">ISD::TRUNCATE</a>, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">MVT::i16</a>, FpToFp16);</div><div class="line"><a name="l04602"></a><span class="lineno"> 4602</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a>, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>, Trunc);</div><div class="line"><a name="l04603"></a><span class="lineno"> 4603</span>&#160;}</div><div class="line"><a name="l04604"></a><span class="lineno"> 4604</span>&#160;</div><div class="line"><a name="l04605"></a><span class="lineno"> 4605</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SITargetLowering::lowerFMINNUM_FMAXNUM(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op,</div><div class="line"><a name="l04606"></a><span class="lineno"> 4606</span>&#160;                                               <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div><div class="line"><a name="l04607"></a><span class="lineno"> 4607</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div><div class="line"><a name="l04608"></a><span class="lineno"> 4608</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aaa0193582f1fc99e3e6a3fc5abcb37bf">getMachineFunction</a>();</div><div class="line"><a name="l04609"></a><span class="lineno"> 4609</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div><div class="line"><a name="l04610"></a><span class="lineno"> 4610</span>&#160;  <span class="keywordtype">bool</span> IsIEEEMode = Info-&gt;<a class="code" href="classllvm_1_1AMDGPUMachineFunction.html#a42572e79360ea1707d24ffa4b5f9221a">getMode</a>().<a class="code" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a05d4f9c4d9e486f4fd3d69a89121e107">IEEE</a>;</div><div class="line"><a name="l04611"></a><span class="lineno"> 4611</span>&#160;</div><div class="line"><a name="l04612"></a><span class="lineno"> 4612</span>&#160;  <span class="comment">// FIXME: Assert during eslection that this is only selected for</span></div><div class="line"><a name="l04613"></a><span class="lineno"> 4613</span>&#160;  <span class="comment">// ieee_mode. Currently a combine can produce the ieee version for non-ieee</span></div><div class="line"><a name="l04614"></a><span class="lineno"> 4614</span>&#160;  <span class="comment">// mode functions, but this happens to be OK since it&#39;s only done in cases</span></div><div class="line"><a name="l04615"></a><span class="lineno"> 4615</span>&#160;  <span class="comment">// where there is known no sNaN.</span></div><div class="line"><a name="l04616"></a><span class="lineno"> 4616</span>&#160;  <span class="keywordflow">if</span> (IsIEEEMode)</div><div class="line"><a name="l04617"></a><span class="lineno"> 4617</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetLowering.html#ada7446963e28dafe99e2fcf693f4407a">expandFMINNUM_FMAXNUM</a>(Op.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>(), DAG);</div><div class="line"><a name="l04618"></a><span class="lineno"> 4618</span>&#160;</div><div class="line"><a name="l04619"></a><span class="lineno"> 4619</span>&#160;  <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a>)</div><div class="line"><a name="l04620"></a><span class="lineno"> 4620</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SITargetLowering.html#ae3363282d3c0d2a20c9cef755f5ef2ba">splitBinaryVectorOp</a>(Op, DAG);</div><div class="line"><a name="l04621"></a><span class="lineno"> 4621</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>;</div><div class="line"><a name="l04622"></a><span class="lineno"> 4622</span>&#160;}</div><div class="line"><a name="l04623"></a><span class="lineno"> 4623</span>&#160;</div><div class="line"><a name="l04624"></a><span class="lineno"> 4624</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SITargetLowering::lowerTRAP(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div><div class="line"><a name="l04625"></a><span class="lineno"> 4625</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> SL(Op);</div><div class="line"><a name="l04626"></a><span class="lineno"> 4626</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain = Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div><div class="line"><a name="l04627"></a><span class="lineno"> 4627</span>&#160;</div><div class="line"><a name="l04628"></a><span class="lineno"> 4628</span>&#160;  <span class="keywordflow">if</span> (Subtarget-&gt;<a class="code" href="classllvm_1_1GCNSubtarget.html#a62a67f91a73c5a80be0a080a7d6f3c30">getTrapHandlerAbi</a>() != <a class="code" href="classllvm_1_1GCNSubtarget.html#a347289a8e670a14bc5c60464df2f445ca1a2ded72e50ad8b2805011791258879a">GCNSubtarget::TrapHandlerAbiHsa</a> ||</div><div class="line"><a name="l04629"></a><span class="lineno"> 4629</span>&#160;      !Subtarget-&gt;<a class="code" href="classllvm_1_1GCNSubtarget.html#a83c4915f87ee24cf4648d46b2a2acf0a">isTrapHandlerEnabled</a>())</div><div class="line"><a name="l04630"></a><span class="lineno"> 4630</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea9f20403af085ff34136c8c284d6fad8c">AMDGPUISD::ENDPGM</a>, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>, Chain);</div><div class="line"><a name="l04631"></a><span class="lineno"> 4631</span>&#160;</div><div class="line"><a name="l04632"></a><span class="lineno"> 4632</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aaa0193582f1fc99e3e6a3fc5abcb37bf">getMachineFunction</a>();</div><div class="line"><a name="l04633"></a><span class="lineno"> 4633</span>&#160;  <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div><div class="line"><a name="l04634"></a><span class="lineno"> 4634</span>&#160;  <span class="keywordtype">unsigned</span> UserSGPR = Info-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a4d7fef6ee39dde3cc56ef6c06a25db41">getQueuePtrUserSGPR</a>();</div><div class="line"><a name="l04635"></a><span class="lineno"> 4635</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(UserSGPR != AMDGPU::NoRegister);</div><div class="line"><a name="l04636"></a><span class="lineno"> 4636</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> QueuePtr = <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#ac0c4ae07ac6d74f8f7b4e8f8a04f4bd5">CreateLiveInRegister</a>(</div><div class="line"><a name="l04637"></a><span class="lineno"> 4637</span>&#160;    DAG, &amp;AMDGPU::SReg_64RegClass, UserSGPR, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>);</div><div class="line"><a name="l04638"></a><span class="lineno"> 4638</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SGPR01 = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a9268086dd9d1ba4e60cfe872dde5c173">getRegister</a>(AMDGPU::SGPR0_SGPR1, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>);</div><div class="line"><a name="l04639"></a><span class="lineno"> 4639</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> ToReg = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aaf07395614bda08ad0b4d3d1d401ca7e">getCopyToReg</a>(Chain, SL, SGPR01,</div><div class="line"><a name="l04640"></a><span class="lineno"> 4640</span>&#160;                                   QueuePtr, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>());</div><div class="line"><a name="l04641"></a><span class="lineno"> 4641</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = {</div><div class="line"><a name="l04642"></a><span class="lineno"> 4642</span>&#160;    ToReg,</div><div class="line"><a name="l04643"></a><span class="lineno"> 4643</span>&#160;    DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(<a class="code" href="classllvm_1_1GCNSubtarget.html#a80e7aa469ce27c761eef3c645e55ed88ace4328a6877008b1a4f14bc229b0e37c">GCNSubtarget::TrapIDLLVMTrap</a>, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">MVT::i16</a>),</div><div class="line"><a name="l04644"></a><span class="lineno"> 4644</span>&#160;    SGPR01,</div><div class="line"><a name="l04645"></a><span class="lineno"> 4645</span>&#160;    ToReg.<a class="code" href="classllvm_1_1SDValue.html#a64932427432abeb61241e98bea167580">getValue</a>(1)</div><div class="line"><a name="l04646"></a><span class="lineno"> 4646</span>&#160;  };</div><div class="line"><a name="l04647"></a><span class="lineno"> 4647</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea86c25f116c7caed40b1cf3c083ca08e1">AMDGPUISD::TRAP</a>, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>, Ops);</div><div class="line"><a name="l04648"></a><span class="lineno"> 4648</span>&#160;}</div><div class="line"><a name="l04649"></a><span class="lineno"> 4649</span>&#160;</div><div class="line"><a name="l04650"></a><span class="lineno"> 4650</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SITargetLowering::lowerDEBUGTRAP(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div><div class="line"><a name="l04651"></a><span class="lineno"> 4651</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> SL(Op);</div><div class="line"><a name="l04652"></a><span class="lineno"> 4652</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain = Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div><div class="line"><a name="l04653"></a><span class="lineno"> 4653</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aaa0193582f1fc99e3e6a3fc5abcb37bf">getMachineFunction</a>();</div><div class="line"><a name="l04654"></a><span class="lineno"> 4654</span>&#160;</div><div class="line"><a name="l04655"></a><span class="lineno"> 4655</span>&#160;  <span class="keywordflow">if</span> (Subtarget-&gt;<a class="code" href="classllvm_1_1GCNSubtarget.html#a62a67f91a73c5a80be0a080a7d6f3c30">getTrapHandlerAbi</a>() != <a class="code" href="classllvm_1_1GCNSubtarget.html#a347289a8e670a14bc5c60464df2f445ca1a2ded72e50ad8b2805011791258879a">GCNSubtarget::TrapHandlerAbiHsa</a> ||</div><div class="line"><a name="l04656"></a><span class="lineno"> 4656</span>&#160;      !Subtarget-&gt;<a class="code" href="classllvm_1_1GCNSubtarget.html#a83c4915f87ee24cf4648d46b2a2acf0a">isTrapHandlerEnabled</a>()) {</div><div class="line"><a name="l04657"></a><span class="lineno"> 4657</span>&#160;    <a class="code" href="classllvm_1_1DiagnosticInfoUnsupported.html">DiagnosticInfoUnsupported</a> NoTrap(MF.<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>(),</div><div class="line"><a name="l04658"></a><span class="lineno"> 4658</span>&#160;                                     <span class="stringliteral">&quot;debugtrap handler not supported&quot;</span>,</div><div class="line"><a name="l04659"></a><span class="lineno"> 4659</span>&#160;                                     Op.<a class="code" href="classllvm_1_1SDValue.html#a8b4a01edde03fcd7214971b990f57dea">getDebugLoc</a>(),</div><div class="line"><a name="l04660"></a><span class="lineno"> 4660</span>&#160;                                     <a class="code" href="namespacellvm.html#abfcab32516704f11d146c757f402ad5ca1cde8c8828756cdaf2a93260e247ae31">DS_Warning</a>);</div><div class="line"><a name="l04661"></a><span class="lineno"> 4661</span>&#160;    <a class="code" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;Ctx = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>().<a class="code" href="classllvm_1_1Function.html#a9fffac2512fe651f0d5e37e27f5bd51c">getContext</a>();</div><div class="line"><a name="l04662"></a><span class="lineno"> 4662</span>&#160;    Ctx.<a class="code" href="classllvm_1_1LLVMContext.html#aad03ef5cfbe6e7cad076d9e45ba06592">diagnose</a>(NoTrap);</div><div class="line"><a name="l04663"></a><span class="lineno"> 4663</span>&#160;    <span class="keywordflow">return</span> Chain;</div><div class="line"><a name="l04664"></a><span class="lineno"> 4664</span>&#160;  }</div><div class="line"><a name="l04665"></a><span class="lineno"> 4665</span>&#160;</div><div class="line"><a name="l04666"></a><span class="lineno"> 4666</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = {</div><div class="line"><a name="l04667"></a><span class="lineno"> 4667</span>&#160;    Chain,</div><div class="line"><a name="l04668"></a><span class="lineno"> 4668</span>&#160;    DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(<a class="code" href="classllvm_1_1GCNSubtarget.html#a80e7aa469ce27c761eef3c645e55ed88a019586eaf8c3d56d7efd31a8bd3e68d7">GCNSubtarget::TrapIDLLVMDebugTrap</a>, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">MVT::i16</a>)</div><div class="line"><a name="l04669"></a><span class="lineno"> 4669</span>&#160;  };</div><div class="line"><a name="l04670"></a><span class="lineno"> 4670</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea86c25f116c7caed40b1cf3c083ca08e1">AMDGPUISD::TRAP</a>, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>, Ops);</div><div class="line"><a name="l04671"></a><span class="lineno"> 4671</span>&#160;}</div><div class="line"><a name="l04672"></a><span class="lineno"> 4672</span>&#160;</div><div class="line"><a name="l04673"></a><span class="lineno"> 4673</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SITargetLowering::getSegmentAperture(<span class="keywordtype">unsigned</span> AS, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL,</div><div class="line"><a name="l04674"></a><span class="lineno"> 4674</span>&#160;                                             <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div><div class="line"><a name="l04675"></a><span class="lineno"> 4675</span>&#160;  <span class="comment">// FIXME: Use inline constants (src_{shared, private}_base) instead.</span></div><div class="line"><a name="l04676"></a><span class="lineno"> 4676</span>&#160;  <span class="keywordflow">if</span> (Subtarget-&gt;<a class="code" href="classllvm_1_1GCNSubtarget.html#a18ef501217029506f0ed9027ff266480">hasApertureRegs</a>()) {</div><div class="line"><a name="l04677"></a><span class="lineno"> 4677</span>&#160;    <span class="keywordtype">unsigned</span> Offset = AS == <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6a1c7a99924a4461d3631268187042ae36">AMDGPUAS::LOCAL_ADDRESS</a> ?</div><div class="line"><a name="l04678"></a><span class="lineno"> 4678</span>&#160;        <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21aade4b2d35004cf3fba49c49f87567b84">AMDGPU::Hwreg::OFFSET_SRC_SHARED_BASE</a> :</div><div class="line"><a name="l04679"></a><span class="lineno"> 4679</span>&#160;        <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21af48e4aeba8025af5235198e6108edc7d">AMDGPU::Hwreg::OFFSET_SRC_PRIVATE_BASE</a>;</div><div class="line"><a name="l04680"></a><span class="lineno"> 4680</span>&#160;    <span class="keywordtype">unsigned</span> WidthM1 = AS == <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6a1c7a99924a4461d3631268187042ae36">AMDGPUAS::LOCAL_ADDRESS</a> ?</div><div class="line"><a name="l04681"></a><span class="lineno"> 4681</span>&#160;        <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a2dd789820f1036a942eb3ee6a4b8a71da3a1d42555a60b5df873a5074468305b2">AMDGPU::Hwreg::WIDTH_M1_SRC_SHARED_BASE</a> :</div><div class="line"><a name="l04682"></a><span class="lineno"> 4682</span>&#160;        <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a2dd789820f1036a942eb3ee6a4b8a71da2253393138dd496258f72f463c2bb5e8">AMDGPU::Hwreg::WIDTH_M1_SRC_PRIVATE_BASE</a>;</div><div class="line"><a name="l04683"></a><span class="lineno"> 4683</span>&#160;    <span class="keywordtype">unsigned</span> Encoding =</div><div class="line"><a name="l04684"></a><span class="lineno"> 4684</span>&#160;        <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8ae2d2ec42fd2de0e4c99b4c3c9cbbd04b">AMDGPU::Hwreg::ID_MEM_BASES</a> &lt;&lt; <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a15f3309c3ab0756b51a04de06e4e5e68">AMDGPU::Hwreg::ID_SHIFT_</a> |</div><div class="line"><a name="l04685"></a><span class="lineno"> 4685</span>&#160;        Offset &lt;&lt; <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21aac0a8352cc7cdb2686e5536f915725f1">AMDGPU::Hwreg::OFFSET_SHIFT_</a> |</div><div class="line"><a name="l04686"></a><span class="lineno"> 4686</span>&#160;        WidthM1 &lt;&lt; <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a2dd789820f1036a942eb3ee6a4b8a71da607eee7dd279e8007ab5c43c71f1a2bb">AMDGPU::Hwreg::WIDTH_M1_SHIFT_</a>;</div><div class="line"><a name="l04687"></a><span class="lineno"> 4687</span>&#160;</div><div class="line"><a name="l04688"></a><span class="lineno"> 4688</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> EncodingImm = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(Encoding, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">MVT::i16</a>);</div><div class="line"><a name="l04689"></a><span class="lineno"> 4689</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> ApertureReg = <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(</div><div class="line"><a name="l04690"></a><span class="lineno"> 4690</span>&#160;        DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a1c04c72abd24de2572a03ef686a36dd6">getMachineNode</a>(AMDGPU::S_GETREG_B32, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, EncodingImm), 0);</div><div class="line"><a name="l04691"></a><span class="lineno"> 4691</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> ShiftAmount = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(WidthM1 + 1, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l04692"></a><span class="lineno"> 4692</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a8cc94e03dea594863073a02f5bb94997">ISD::SHL</a>, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, ApertureReg, ShiftAmount);</div><div class="line"><a name="l04693"></a><span class="lineno"> 4693</span>&#160;  }</div><div class="line"><a name="l04694"></a><span class="lineno"> 4694</span>&#160;</div><div class="line"><a name="l04695"></a><span class="lineno"> 4695</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aaa0193582f1fc99e3e6a3fc5abcb37bf">getMachineFunction</a>();</div><div class="line"><a name="l04696"></a><span class="lineno"> 4696</span>&#160;  <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div><div class="line"><a name="l04697"></a><span class="lineno"> 4697</span>&#160;  <span class="keywordtype">unsigned</span> UserSGPR = Info-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a4d7fef6ee39dde3cc56ef6c06a25db41">getQueuePtrUserSGPR</a>();</div><div class="line"><a name="l04698"></a><span class="lineno"> 4698</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(UserSGPR != AMDGPU::NoRegister);</div><div class="line"><a name="l04699"></a><span class="lineno"> 4699</span>&#160;</div><div class="line"><a name="l04700"></a><span class="lineno"> 4700</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> QueuePtr = <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#ac0c4ae07ac6d74f8f7b4e8f8a04f4bd5">CreateLiveInRegister</a>(</div><div class="line"><a name="l04701"></a><span class="lineno"> 4701</span>&#160;    DAG, &amp;AMDGPU::SReg_64RegClass, UserSGPR, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>);</div><div class="line"><a name="l04702"></a><span class="lineno"> 4702</span>&#160;</div><div class="line"><a name="l04703"></a><span class="lineno"> 4703</span>&#160;  <span class="comment">// Offset into amd_queue_t for group_segment_aperture_base_hi /</span></div><div class="line"><a name="l04704"></a><span class="lineno"> 4704</span>&#160;  <span class="comment">// private_segment_aperture_base_hi.</span></div><div class="line"><a name="l04705"></a><span class="lineno"> 4705</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> StructOffset = (AS == <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6a1c7a99924a4461d3631268187042ae36">AMDGPUAS::LOCAL_ADDRESS</a>) ? 0x40 : 0x44;</div><div class="line"><a name="l04706"></a><span class="lineno"> 4706</span>&#160;</div><div class="line"><a name="l04707"></a><span class="lineno"> 4707</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ptr = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af8d8a2e09e33ac1441aa71dcf586a160">getObjectPtrOffset</a>(DL, QueuePtr, StructOffset);</div><div class="line"><a name="l04708"></a><span class="lineno"> 4708</span>&#160;</div><div class="line"><a name="l04709"></a><span class="lineno"> 4709</span>&#160;  <span class="comment">// TODO: Use custom target PseudoSourceValue.</span></div><div class="line"><a name="l04710"></a><span class="lineno"> 4710</span>&#160;  <span class="comment">// TODO: We should use the value from the IR intrinsic call, but it might not</span></div><div class="line"><a name="l04711"></a><span class="lineno"> 4711</span>&#160;  <span class="comment">// be available and how do we get it?</span></div><div class="line"><a name="l04712"></a><span class="lineno"> 4712</span>&#160;  <a class="code" href="structllvm_1_1MachinePointerInfo.html">MachinePointerInfo</a> PtrInfo(<a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6ad304ae27136802df563d339665ffbf9d">AMDGPUAS::CONSTANT_ADDRESS</a>);</div><div class="line"><a name="l04713"></a><span class="lineno"> 4713</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a0eac513dbf03416c948d9fb8ef59bffe">getLoad</a>(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, DL, QueuePtr.<a class="code" href="classllvm_1_1SDValue.html#a64932427432abeb61241e98bea167580">getValue</a>(1), Ptr, PtrInfo,</div><div class="line"><a name="l04714"></a><span class="lineno"> 4714</span>&#160;                     <a class="code" href="namespacellvm.html#ab3b23d3c8c5c910df534a80ce9772495">MinAlign</a>(64, StructOffset),</div><div class="line"><a name="l04715"></a><span class="lineno"> 4715</span>&#160;                     <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda7b999a936bc7a4d45dfadbe356e77b3f">MachineMemOperand::MODereferenceable</a> |</div><div class="line"><a name="l04716"></a><span class="lineno"> 4716</span>&#160;                         <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddac63dd9c4fe69bfeaac7a363fda846ac6">MachineMemOperand::MOInvariant</a>);</div><div class="line"><a name="l04717"></a><span class="lineno"> 4717</span>&#160;}</div><div class="line"><a name="l04718"></a><span class="lineno"> 4718</span>&#160;</div><div class="line"><a name="l04719"></a><span class="lineno"> 4719</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SITargetLowering::lowerADDRSPACECAST(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op,</div><div class="line"><a name="l04720"></a><span class="lineno"> 4720</span>&#160;                                             <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div><div class="line"><a name="l04721"></a><span class="lineno"> 4721</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> SL(Op);</div><div class="line"><a name="l04722"></a><span class="lineno"> 4722</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1AddrSpaceCastSDNode.html">AddrSpaceCastSDNode</a> *ASC = cast&lt;AddrSpaceCastSDNode&gt;(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>);</div><div class="line"><a name="l04723"></a><span class="lineno"> 4723</span>&#160;</div><div class="line"><a name="l04724"></a><span class="lineno"> 4724</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Src = ASC-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0);</div><div class="line"><a name="l04725"></a><span class="lineno"> 4725</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> FlatNullPtr = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(0, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>);</div><div class="line"><a name="l04726"></a><span class="lineno"> 4726</span>&#160;</div><div class="line"><a name="l04727"></a><span class="lineno"> 4727</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1AMDGPUTargetMachine.html">AMDGPUTargetMachine</a> &amp;TM =</div><div class="line"><a name="l04728"></a><span class="lineno"> 4728</span>&#160;    <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classllvm_1_1AMDGPUTargetMachine.html">AMDGPUTargetMachine</a> &amp;<span class="keyword">&gt;</span>(<a class="code" href="classllvm_1_1TargetLoweringBase.html#a1ae2ee148379ed3d041b4bce586f7f99">getTargetMachine</a>());</div><div class="line"><a name="l04729"></a><span class="lineno"> 4729</span>&#160;</div><div class="line"><a name="l04730"></a><span class="lineno"> 4730</span>&#160;  <span class="comment">// flat -&gt; local/private</span></div><div class="line"><a name="l04731"></a><span class="lineno"> 4731</span>&#160;  <span class="keywordflow">if</span> (ASC-&gt;<a class="code" href="classllvm_1_1AddrSpaceCastSDNode.html#a08d40bc79bfcb33909dc6cf8460a606d">getSrcAddressSpace</a>() == <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6ab679426e6efe763330f7ce008099092d">AMDGPUAS::FLAT_ADDRESS</a>) {</div><div class="line"><a name="l04732"></a><span class="lineno"> 4732</span>&#160;    <span class="keywordtype">unsigned</span> DestAS = ASC-&gt;<a class="code" href="classllvm_1_1AddrSpaceCastSDNode.html#a77a17b1b9c4d6abba8f687b3826fe988">getDestAddressSpace</a>();</div><div class="line"><a name="l04733"></a><span class="lineno"> 4733</span>&#160;</div><div class="line"><a name="l04734"></a><span class="lineno"> 4734</span>&#160;    <span class="keywordflow">if</span> (DestAS == <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6a1c7a99924a4461d3631268187042ae36">AMDGPUAS::LOCAL_ADDRESS</a> ||</div><div class="line"><a name="l04735"></a><span class="lineno"> 4735</span>&#160;        DestAS == <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6ad90d5742fc1499c31c72fb2aae66b306">AMDGPUAS::PRIVATE_ADDRESS</a>) {</div><div class="line"><a name="l04736"></a><span class="lineno"> 4736</span>&#160;      <span class="keywordtype">unsigned</span> NullVal = TM.<a class="code" href="classllvm_1_1AMDGPUTargetMachine.html#a3adaf71bbdec8b2256b3bbef3f46e135">getNullPointerValue</a>(DestAS);</div><div class="line"><a name="l04737"></a><span class="lineno"> 4737</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SegmentNullPtr = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(NullVal, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l04738"></a><span class="lineno"> 4738</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> NonNull = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a2c237b0f007548cb6bc021d00ffee87f">getSetCC</a>(SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a85440bbdbba12de574c02e515444d3f4">MVT::i1</a>, Src, FlatNullPtr, <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a2887cc8b39915a25180f4bca0026a15e">ISD::SETNE</a>);</div><div class="line"><a name="l04739"></a><span class="lineno"> 4739</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ptr = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ae690127648393001a7d5b93dc23da7b3">ISD::TRUNCATE</a>, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, Src);</div><div class="line"><a name="l04740"></a><span class="lineno"> 4740</span>&#160;</div><div class="line"><a name="l04741"></a><span class="lineno"> 4741</span>&#160;      <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a78d0f198115bfe3331ab7cfcf7a40a97">ISD::SELECT</a>, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>,</div><div class="line"><a name="l04742"></a><span class="lineno"> 4742</span>&#160;                         NonNull, Ptr, SegmentNullPtr);</div><div class="line"><a name="l04743"></a><span class="lineno"> 4743</span>&#160;    }</div><div class="line"><a name="l04744"></a><span class="lineno"> 4744</span>&#160;  }</div><div class="line"><a name="l04745"></a><span class="lineno"> 4745</span>&#160;</div><div class="line"><a name="l04746"></a><span class="lineno"> 4746</span>&#160;  <span class="comment">// local/private -&gt; flat</span></div><div class="line"><a name="l04747"></a><span class="lineno"> 4747</span>&#160;  <span class="keywordflow">if</span> (ASC-&gt;<a class="code" href="classllvm_1_1AddrSpaceCastSDNode.html#a77a17b1b9c4d6abba8f687b3826fe988">getDestAddressSpace</a>() == <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6ab679426e6efe763330f7ce008099092d">AMDGPUAS::FLAT_ADDRESS</a>) {</div><div class="line"><a name="l04748"></a><span class="lineno"> 4748</span>&#160;    <span class="keywordtype">unsigned</span> SrcAS = ASC-&gt;<a class="code" href="classllvm_1_1AddrSpaceCastSDNode.html#a08d40bc79bfcb33909dc6cf8460a606d">getSrcAddressSpace</a>();</div><div class="line"><a name="l04749"></a><span class="lineno"> 4749</span>&#160;</div><div class="line"><a name="l04750"></a><span class="lineno"> 4750</span>&#160;    <span class="keywordflow">if</span> (SrcAS == <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6a1c7a99924a4461d3631268187042ae36">AMDGPUAS::LOCAL_ADDRESS</a> ||</div><div class="line"><a name="l04751"></a><span class="lineno"> 4751</span>&#160;        SrcAS == <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6ad90d5742fc1499c31c72fb2aae66b306">AMDGPUAS::PRIVATE_ADDRESS</a>) {</div><div class="line"><a name="l04752"></a><span class="lineno"> 4752</span>&#160;      <span class="keywordtype">unsigned</span> NullVal = TM.<a class="code" href="classllvm_1_1AMDGPUTargetMachine.html#a3adaf71bbdec8b2256b3bbef3f46e135">getNullPointerValue</a>(SrcAS);</div><div class="line"><a name="l04753"></a><span class="lineno"> 4753</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SegmentNullPtr = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(NullVal, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l04754"></a><span class="lineno"> 4754</span>&#160;</div><div class="line"><a name="l04755"></a><span class="lineno"> 4755</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> NonNull</div><div class="line"><a name="l04756"></a><span class="lineno"> 4756</span>&#160;        = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a2c237b0f007548cb6bc021d00ffee87f">getSetCC</a>(SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a85440bbdbba12de574c02e515444d3f4">MVT::i1</a>, Src, SegmentNullPtr, <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a2887cc8b39915a25180f4bca0026a15e">ISD::SETNE</a>);</div><div class="line"><a name="l04757"></a><span class="lineno"> 4757</span>&#160;</div><div class="line"><a name="l04758"></a><span class="lineno"> 4758</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Aperture = getSegmentAperture(ASC-&gt;<a class="code" href="classllvm_1_1AddrSpaceCastSDNode.html#a08d40bc79bfcb33909dc6cf8460a606d">getSrcAddressSpace</a>(), SL, DAG);</div><div class="line"><a name="l04759"></a><span class="lineno"> 4759</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> CvtPtr</div><div class="line"><a name="l04760"></a><span class="lineno"> 4760</span>&#160;        = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aff6f73b624fecca7dbe94259f9437e32">ISD::BUILD_VECTOR</a>, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a5782b71c5eafe937e8d31d7b62497d99">MVT::v2i32</a>, Src, Aperture);</div><div class="line"><a name="l04761"></a><span class="lineno"> 4761</span>&#160;</div><div class="line"><a name="l04762"></a><span class="lineno"> 4762</span>&#160;      <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a78d0f198115bfe3331ab7cfcf7a40a97">ISD::SELECT</a>, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, NonNull,</div><div class="line"><a name="l04763"></a><span class="lineno"> 4763</span>&#160;                         DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a>, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, CvtPtr),</div><div class="line"><a name="l04764"></a><span class="lineno"> 4764</span>&#160;                         FlatNullPtr);</div><div class="line"><a name="l04765"></a><span class="lineno"> 4765</span>&#160;    }</div><div class="line"><a name="l04766"></a><span class="lineno"> 4766</span>&#160;  }</div><div class="line"><a name="l04767"></a><span class="lineno"> 4767</span>&#160;</div><div class="line"><a name="l04768"></a><span class="lineno"> 4768</span>&#160;  <span class="comment">// global &lt;-&gt; flat are no-ops and never emitted.</span></div><div class="line"><a name="l04769"></a><span class="lineno"> 4769</span>&#160;</div><div class="line"><a name="l04770"></a><span class="lineno"> 4770</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aaa0193582f1fc99e3e6a3fc5abcb37bf">getMachineFunction</a>();</div><div class="line"><a name="l04771"></a><span class="lineno"> 4771</span>&#160;  <a class="code" href="classllvm_1_1DiagnosticInfoUnsupported.html">DiagnosticInfoUnsupported</a> InvalidAddrSpaceCast(</div><div class="line"><a name="l04772"></a><span class="lineno"> 4772</span>&#160;    MF.<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>(), <span class="stringliteral">&quot;invalid addrspacecast&quot;</span>, SL.<a class="code" href="classllvm_1_1SDLoc.html#a43d81465c7e8d69a9513a6f675853777">getDebugLoc</a>());</div><div class="line"><a name="l04773"></a><span class="lineno"> 4773</span>&#160;  DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ae73894797c63cdacffa04bc100873df3">getContext</a>()-&gt;<a class="code" href="classllvm_1_1LLVMContext.html#aad03ef5cfbe6e7cad076d9e45ba06592">diagnose</a>(InvalidAddrSpaceCast);</div><div class="line"><a name="l04774"></a><span class="lineno"> 4774</span>&#160;</div><div class="line"><a name="l04775"></a><span class="lineno"> 4775</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a5b0e59823444a55c295af279611a9d24">getUNDEF</a>(ASC-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0));</div><div class="line"><a name="l04776"></a><span class="lineno"> 4776</span>&#160;}</div><div class="line"><a name="l04777"></a><span class="lineno"> 4777</span>&#160;</div><div class="line"><a name="l04778"></a><span class="lineno"> 4778</span>&#160;<span class="comment">// This lowers an INSERT_SUBVECTOR by extracting the individual elements from</span></div><div class="line"><a name="l04779"></a><span class="lineno"> 4779</span>&#160;<span class="comment">// the small vector and inserting them into the big vector. That is better than</span></div><div class="line"><a name="l04780"></a><span class="lineno"> 4780</span>&#160;<span class="comment">// the default expansion of doing it via a stack slot. Even though the use of</span></div><div class="line"><a name="l04781"></a><span class="lineno"> 4781</span>&#160;<span class="comment">// the stack slot would be optimized away afterwards, the stack slot itself</span></div><div class="line"><a name="l04782"></a><span class="lineno"> 4782</span>&#160;<span class="comment">// remains.</span></div><div class="line"><a name="l04783"></a><span class="lineno"> 4783</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SITargetLowering::lowerINSERT_SUBVECTOR(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op,</div><div class="line"><a name="l04784"></a><span class="lineno"> 4784</span>&#160;                                                <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div><div class="line"><a name="l04785"></a><span class="lineno"> 4785</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Vec = Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div><div class="line"><a name="l04786"></a><span class="lineno"> 4786</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69bad5006873d15f9569d1cf09deef3c6363">Ins</a> = Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1);</div><div class="line"><a name="l04787"></a><span class="lineno"> 4787</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Idx = Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(2);</div><div class="line"><a name="l04788"></a><span class="lineno"> 4788</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VecVT = Vec.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div><div class="line"><a name="l04789"></a><span class="lineno"> 4789</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> InsVT = Ins.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div><div class="line"><a name="l04790"></a><span class="lineno"> 4790</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> EltVT = VecVT.<a class="code" href="structllvm_1_1EVT.html#abc4c6365ade17ad4443ad0e381e7479d">getVectorElementType</a>();</div><div class="line"><a name="l04791"></a><span class="lineno"> 4791</span>&#160;  <span class="keywordtype">unsigned</span> InsNumElts = InsVT.<a class="code" href="structllvm_1_1EVT.html#ae245d70802e4ebe1cae2b6122c62a22a">getVectorNumElements</a>();</div><div class="line"><a name="l04792"></a><span class="lineno"> 4792</span>&#160;  <span class="keywordtype">unsigned</span> IdxVal = cast&lt;ConstantSDNode&gt;(Idx)-&gt;getZExtValue();</div><div class="line"><a name="l04793"></a><span class="lineno"> 4793</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> SL(Op);</div><div class="line"><a name="l04794"></a><span class="lineno"> 4794</span>&#160;</div><div class="line"><a name="l04795"></a><span class="lineno"> 4795</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != InsNumElts; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l04796"></a><span class="lineno"> 4796</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Elt = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9329e79f62e9ab9b41cfbcafd314bcbd">ISD::EXTRACT_VECTOR_ELT</a>, SL, EltVT, Ins,</div><div class="line"><a name="l04797"></a><span class="lineno"> 4797</span>&#160;                              DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>));</div><div class="line"><a name="l04798"></a><span class="lineno"> 4798</span>&#160;    Vec = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad3bc7c2d379fbfdc2f8eaca038690ec9">ISD::INSERT_VECTOR_ELT</a>, SL, VecVT, Vec, Elt,</div><div class="line"><a name="l04799"></a><span class="lineno"> 4799</span>&#160;                      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(IdxVal + <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>));</div><div class="line"><a name="l04800"></a><span class="lineno"> 4800</span>&#160;  }</div><div class="line"><a name="l04801"></a><span class="lineno"> 4801</span>&#160;  <span class="keywordflow">return</span> Vec;</div><div class="line"><a name="l04802"></a><span class="lineno"> 4802</span>&#160;}</div><div class="line"><a name="l04803"></a><span class="lineno"> 4803</span>&#160;</div><div class="line"><a name="l04804"></a><span class="lineno"> 4804</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SITargetLowering::lowerINSERT_VECTOR_ELT(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op,</div><div class="line"><a name="l04805"></a><span class="lineno"> 4805</span>&#160;                                                 <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div><div class="line"><a name="l04806"></a><span class="lineno"> 4806</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Vec = Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div><div class="line"><a name="l04807"></a><span class="lineno"> 4807</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> InsVal = Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1);</div><div class="line"><a name="l04808"></a><span class="lineno"> 4808</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Idx = Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(2);</div><div class="line"><a name="l04809"></a><span class="lineno"> 4809</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VecVT = Vec.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div><div class="line"><a name="l04810"></a><span class="lineno"> 4810</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> EltVT = VecVT.<a class="code" href="structllvm_1_1EVT.html#abc4c6365ade17ad4443ad0e381e7479d">getVectorElementType</a>();</div><div class="line"><a name="l04811"></a><span class="lineno"> 4811</span>&#160;  <span class="keywordtype">unsigned</span> VecSize = VecVT.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>();</div><div class="line"><a name="l04812"></a><span class="lineno"> 4812</span>&#160;  <span class="keywordtype">unsigned</span> EltSize = EltVT.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>();</div><div class="line"><a name="l04813"></a><span class="lineno"> 4813</span>&#160;</div><div class="line"><a name="l04814"></a><span class="lineno"> 4814</span>&#160;</div><div class="line"><a name="l04815"></a><span class="lineno"> 4815</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(VecSize &lt;= 64);</div><div class="line"><a name="l04816"></a><span class="lineno"> 4816</span>&#160;</div><div class="line"><a name="l04817"></a><span class="lineno"> 4817</span>&#160;  <span class="keywordtype">unsigned</span> NumElts = VecVT.<a class="code" href="structllvm_1_1EVT.html#ae245d70802e4ebe1cae2b6122c62a22a">getVectorNumElements</a>();</div><div class="line"><a name="l04818"></a><span class="lineno"> 4818</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> SL(Op);</div><div class="line"><a name="l04819"></a><span class="lineno"> 4819</span>&#160;  <span class="keyword">auto</span> KIdx = <a class="code" href="namespacellvm.html#a4db2f71d62968b2be3c4bffc5050d8c7">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a>&gt;(Idx);</div><div class="line"><a name="l04820"></a><span class="lineno"> 4820</span>&#160;</div><div class="line"><a name="l04821"></a><span class="lineno"> 4821</span>&#160;  <span class="keywordflow">if</span> (NumElts == 4 &amp;&amp; EltSize == 16 &amp;&amp; KIdx) {</div><div class="line"><a name="l04822"></a><span class="lineno"> 4822</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> BCVec = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a>, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a5782b71c5eafe937e8d31d7b62497d99">MVT::v2i32</a>, Vec);</div><div class="line"><a name="l04823"></a><span class="lineno"> 4823</span>&#160;</div><div class="line"><a name="l04824"></a><span class="lineno"> 4824</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LoHalf = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9329e79f62e9ab9b41cfbcafd314bcbd">ISD::EXTRACT_VECTOR_ELT</a>, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, BCVec,</div><div class="line"><a name="l04825"></a><span class="lineno"> 4825</span>&#160;                                 DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(0, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>));</div><div class="line"><a name="l04826"></a><span class="lineno"> 4826</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> HiHalf = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9329e79f62e9ab9b41cfbcafd314bcbd">ISD::EXTRACT_VECTOR_ELT</a>, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, BCVec,</div><div class="line"><a name="l04827"></a><span class="lineno"> 4827</span>&#160;                                 DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(1, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>));</div><div class="line"><a name="l04828"></a><span class="lineno"> 4828</span>&#160;</div><div class="line"><a name="l04829"></a><span class="lineno"> 4829</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LoVec = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a>, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a802353221ba95e0fb06ef5e38dd79192">MVT::v2i16</a>, LoHalf);</div><div class="line"><a name="l04830"></a><span class="lineno"> 4830</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> HiVec = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a>, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a802353221ba95e0fb06ef5e38dd79192">MVT::v2i16</a>, HiHalf);</div><div class="line"><a name="l04831"></a><span class="lineno"> 4831</span>&#160;</div><div class="line"><a name="l04832"></a><span class="lineno"> 4832</span>&#160;    <span class="keywordtype">unsigned</span> Idx = KIdx-&gt;getZExtValue();</div><div class="line"><a name="l04833"></a><span class="lineno"> 4833</span>&#160;    <span class="keywordtype">bool</span> InsertLo = Idx &lt; 2;</div><div class="line"><a name="l04834"></a><span class="lineno"> 4834</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> InsHalf = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad3bc7c2d379fbfdc2f8eaca038690ec9">ISD::INSERT_VECTOR_ELT</a>, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a802353221ba95e0fb06ef5e38dd79192">MVT::v2i16</a>,</div><div class="line"><a name="l04835"></a><span class="lineno"> 4835</span>&#160;      InsertLo ? LoVec : HiVec,</div><div class="line"><a name="l04836"></a><span class="lineno"> 4836</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a>, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">MVT::i16</a>, InsVal),</div><div class="line"><a name="l04837"></a><span class="lineno"> 4837</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(InsertLo ? Idx : (Idx - 2), SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>));</div><div class="line"><a name="l04838"></a><span class="lineno"> 4838</span>&#160;</div><div class="line"><a name="l04839"></a><span class="lineno"> 4839</span>&#160;    InsHalf = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a>, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, InsHalf);</div><div class="line"><a name="l04840"></a><span class="lineno"> 4840</span>&#160;</div><div class="line"><a name="l04841"></a><span class="lineno"> 4841</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="X86InterleavedAccess_8cpp.html#a8bf7eb2214229eb1ea744ade2c273238">Concat</a> = InsertLo ?</div><div class="line"><a name="l04842"></a><span class="lineno"> 4842</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a5d154312bef0ed1a6bacfcb52b7cf8eb">getBuildVector</a>(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a5782b71c5eafe937e8d31d7b62497d99">MVT::v2i32</a>, SL, { InsHalf, HiHalf }) :</div><div class="line"><a name="l04843"></a><span class="lineno"> 4843</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a5d154312bef0ed1a6bacfcb52b7cf8eb">getBuildVector</a>(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a5782b71c5eafe937e8d31d7b62497d99">MVT::v2i32</a>, SL, { LoHalf, InsHalf });</div><div class="line"><a name="l04844"></a><span class="lineno"> 4844</span>&#160;</div><div class="line"><a name="l04845"></a><span class="lineno"> 4845</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a>, SL, VecVT, Concat);</div><div class="line"><a name="l04846"></a><span class="lineno"> 4846</span>&#160;  }</div><div class="line"><a name="l04847"></a><span class="lineno"> 4847</span>&#160;</div><div class="line"><a name="l04848"></a><span class="lineno"> 4848</span>&#160;  <span class="keywordflow">if</span> (isa&lt;ConstantSDNode&gt;(Idx))</div><div class="line"><a name="l04849"></a><span class="lineno"> 4849</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l04850"></a><span class="lineno"> 4850</span>&#160;</div><div class="line"><a name="l04851"></a><span class="lineno"> 4851</span>&#160;  <a class="code" href="classllvm_1_1MVT.html">MVT</a> IntVT = <a class="code" href="classllvm_1_1MVT.html#aded931e298cfa08b5038ca2b63c06bb8">MVT::getIntegerVT</a>(VecSize);</div><div class="line"><a name="l04852"></a><span class="lineno"> 4852</span>&#160;</div><div class="line"><a name="l04853"></a><span class="lineno"> 4853</span>&#160;  <span class="comment">// Avoid stack access for dynamic indexing.</span></div><div class="line"><a name="l04854"></a><span class="lineno"> 4854</span>&#160;  <span class="comment">// v_bfi_b32 (v_bfm_b32 16, (shl idx, 16)), val, vec</span></div><div class="line"><a name="l04855"></a><span class="lineno"> 4855</span>&#160;</div><div class="line"><a name="l04856"></a><span class="lineno"> 4856</span>&#160;  <span class="comment">// Create a congruent vector with the target value in each element so that</span></div><div class="line"><a name="l04857"></a><span class="lineno"> 4857</span>&#160;  <span class="comment">// the required element can be masked and ORed into the target vector.</span></div><div class="line"><a name="l04858"></a><span class="lineno"> 4858</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> ExtVal = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a>, SL, IntVT,</div><div class="line"><a name="l04859"></a><span class="lineno"> 4859</span>&#160;                               DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aca0e8562bea682465caada8d71a47234">getSplatBuildVector</a>(VecVT, SL, InsVal));</div><div class="line"><a name="l04860"></a><span class="lineno"> 4860</span>&#160;</div><div class="line"><a name="l04861"></a><span class="lineno"> 4861</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="namespacellvm.html#a6dec2b5d3e04b47adf4d918d678e81c9">isPowerOf2_32</a>(EltSize));</div><div class="line"><a name="l04862"></a><span class="lineno"> 4862</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> ScaleFactor = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(<a class="code" href="namespacellvm.html#a646986783f35e0fef8988f0f28d2589f">Log2_32</a>(EltSize), SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l04863"></a><span class="lineno"> 4863</span>&#160;</div><div class="line"><a name="l04864"></a><span class="lineno"> 4864</span>&#160;  <span class="comment">// Convert vector index to bit-index.</span></div><div class="line"><a name="l04865"></a><span class="lineno"> 4865</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> ScaledIdx = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a8cc94e03dea594863073a02f5bb94997">ISD::SHL</a>, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, Idx, ScaleFactor);</div><div class="line"><a name="l04866"></a><span class="lineno"> 4866</span>&#160;</div><div class="line"><a name="l04867"></a><span class="lineno"> 4867</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> BCVec = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a>, SL, IntVT, Vec);</div><div class="line"><a name="l04868"></a><span class="lineno"> 4868</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaa257ce6c70a5ceadfc079dfcd101db51">BFM</a> = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a8cc94e03dea594863073a02f5bb94997">ISD::SHL</a>, SL, IntVT,</div><div class="line"><a name="l04869"></a><span class="lineno"> 4869</span>&#160;                            DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(0xffff, SL, IntVT),</div><div class="line"><a name="l04870"></a><span class="lineno"> 4870</span>&#160;                            ScaledIdx);</div><div class="line"><a name="l04871"></a><span class="lineno"> 4871</span>&#160;</div><div class="line"><a name="l04872"></a><span class="lineno"> 4872</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LHS = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac513a7da1bf74fb3e3c594da8534f2d2">ISD::AND</a>, SL, IntVT, BFM, ExtVal);</div><div class="line"><a name="l04873"></a><span class="lineno"> 4873</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> RHS = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac513a7da1bf74fb3e3c594da8534f2d2">ISD::AND</a>, SL, IntVT,</div><div class="line"><a name="l04874"></a><span class="lineno"> 4874</span>&#160;                            DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a4adb0d9a6a73d75706dca1960dd7ec32">getNOT</a>(SL, BFM, IntVT), BCVec);</div><div class="line"><a name="l04875"></a><span class="lineno"> 4875</span>&#160;</div><div class="line"><a name="l04876"></a><span class="lineno"> 4876</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eafbca76f7875e080d97cee761de04d996">BFI</a> = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7415ab9f2172c59a2ee7c7a02afa56a4">ISD::OR</a>, SL, IntVT, LHS, RHS);</div><div class="line"><a name="l04877"></a><span class="lineno"> 4877</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a>, SL, VecVT, BFI);</div><div class="line"><a name="l04878"></a><span class="lineno"> 4878</span>&#160;}</div><div class="line"><a name="l04879"></a><span class="lineno"> 4879</span>&#160;</div><div class="line"><a name="l04880"></a><span class="lineno"> 4880</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SITargetLowering::lowerEXTRACT_VECTOR_ELT(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op,</div><div class="line"><a name="l04881"></a><span class="lineno"> 4881</span>&#160;                                                  <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div><div class="line"><a name="l04882"></a><span class="lineno"> 4882</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> SL(Op);</div><div class="line"><a name="l04883"></a><span class="lineno"> 4883</span>&#160;</div><div class="line"><a name="l04884"></a><span class="lineno"> 4884</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> ResultVT = Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div><div class="line"><a name="l04885"></a><span class="lineno"> 4885</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Vec = Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div><div class="line"><a name="l04886"></a><span class="lineno"> 4886</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Idx = Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1);</div><div class="line"><a name="l04887"></a><span class="lineno"> 4887</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VecVT = Vec.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div><div class="line"><a name="l04888"></a><span class="lineno"> 4888</span>&#160;  <span class="keywordtype">unsigned</span> VecSize = VecVT.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>();</div><div class="line"><a name="l04889"></a><span class="lineno"> 4889</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> EltVT = VecVT.<a class="code" href="structllvm_1_1EVT.html#abc4c6365ade17ad4443ad0e381e7479d">getVectorElementType</a>();</div><div class="line"><a name="l04890"></a><span class="lineno"> 4890</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(VecSize &lt;= 64);</div><div class="line"><a name="l04891"></a><span class="lineno"> 4891</span>&#160;</div><div class="line"><a name="l04892"></a><span class="lineno"> 4892</span>&#160;  <a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> DCI(DAG, <a class="code" href="namespacellvm.html#aa6d856e4879bb775617f8c3634773b7aa805f5e0d60c9ebc5b134bc9190569a50">AfterLegalizeVectorOps</a>, <span class="keyword">true</span>, <span class="keyword">nullptr</span>);</div><div class="line"><a name="l04893"></a><span class="lineno"> 4893</span>&#160;</div><div class="line"><a name="l04894"></a><span class="lineno"> 4894</span>&#160;  <span class="comment">// Make sure we do any optimizations that will make it easier to fold</span></div><div class="line"><a name="l04895"></a><span class="lineno"> 4895</span>&#160;  <span class="comment">// source modifiers before obscuring it with bit operations.</span></div><div class="line"><a name="l04896"></a><span class="lineno"> 4896</span>&#160;</div><div class="line"><a name="l04897"></a><span class="lineno"> 4897</span>&#160;  <span class="comment">// XXX - Why doesn&#39;t this get called when vector_shuffle is expanded?</span></div><div class="line"><a name="l04898"></a><span class="lineno"> 4898</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Combined = performExtractVectorEltCombine(Op.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>(), DCI))</div><div class="line"><a name="l04899"></a><span class="lineno"> 4899</span>&#160;    <span class="keywordflow">return</span> Combined;</div><div class="line"><a name="l04900"></a><span class="lineno"> 4900</span>&#160;</div><div class="line"><a name="l04901"></a><span class="lineno"> 4901</span>&#160;  <span class="keywordtype">unsigned</span> EltSize = EltVT.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>();</div><div class="line"><a name="l04902"></a><span class="lineno"> 4902</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="namespacellvm.html#a6dec2b5d3e04b47adf4d918d678e81c9">isPowerOf2_32</a>(EltSize));</div><div class="line"><a name="l04903"></a><span class="lineno"> 4903</span>&#160;</div><div class="line"><a name="l04904"></a><span class="lineno"> 4904</span>&#160;  <a class="code" href="classllvm_1_1MVT.html">MVT</a> IntVT = <a class="code" href="classllvm_1_1MVT.html#aded931e298cfa08b5038ca2b63c06bb8">MVT::getIntegerVT</a>(VecSize);</div><div class="line"><a name="l04905"></a><span class="lineno"> 4905</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> ScaleFactor = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(<a class="code" href="namespacellvm.html#a646986783f35e0fef8988f0f28d2589f">Log2_32</a>(EltSize), SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l04906"></a><span class="lineno"> 4906</span>&#160;</div><div class="line"><a name="l04907"></a><span class="lineno"> 4907</span>&#160;  <span class="comment">// Convert vector index to bit-index (* EltSize)</span></div><div class="line"><a name="l04908"></a><span class="lineno"> 4908</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> ScaledIdx = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a8cc94e03dea594863073a02f5bb94997">ISD::SHL</a>, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, Idx, ScaleFactor);</div><div class="line"><a name="l04909"></a><span class="lineno"> 4909</span>&#160;</div><div class="line"><a name="l04910"></a><span class="lineno"> 4910</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> BC = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a>, SL, IntVT, Vec);</div><div class="line"><a name="l04911"></a><span class="lineno"> 4911</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Elt = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a3c6553c8acebe1b57c211ee45e2d8f98">ISD::SRL</a>, SL, IntVT, BC, ScaledIdx);</div><div class="line"><a name="l04912"></a><span class="lineno"> 4912</span>&#160;</div><div class="line"><a name="l04913"></a><span class="lineno"> 4913</span>&#160;  <span class="keywordflow">if</span> (ResultVT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>) {</div><div class="line"><a name="l04914"></a><span class="lineno"> 4914</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Result = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ae690127648393001a7d5b93dc23da7b3">ISD::TRUNCATE</a>, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">MVT::i16</a>, Elt);</div><div class="line"><a name="l04915"></a><span class="lineno"> 4915</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a>, SL, ResultVT, Result);</div><div class="line"><a name="l04916"></a><span class="lineno"> 4916</span>&#160;  }</div><div class="line"><a name="l04917"></a><span class="lineno"> 4917</span>&#160;</div><div class="line"><a name="l04918"></a><span class="lineno"> 4918</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aae7e97fa59261cc890aa2359971adfd4">getAnyExtOrTrunc</a>(Elt, SL, ResultVT);</div><div class="line"><a name="l04919"></a><span class="lineno"> 4919</span>&#160;}</div><div class="line"><a name="l04920"></a><span class="lineno"> 4920</span>&#160;</div><div class="line"><a name="l04921"></a><span class="lineno"><a class="line" href="SIISelLowering_8cpp.html#a79a903f5ee6fe0bd8be0b13fa050ecc0"> 4921</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="SIISelLowering_8cpp.html#a79a903f5ee6fe0bd8be0b13fa050ecc0">elementPairIsContiguous</a>(<a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;int&gt;</a> <a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a>, <span class="keywordtype">int</span> Elt) {</div><div class="line"><a name="l04922"></a><span class="lineno"> 4922</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Elt % 2 == 0);</div><div class="line"><a name="l04923"></a><span class="lineno"> 4923</span>&#160;  <span class="keywordflow">return</span> Mask[Elt + 1] == Mask[Elt] + 1 &amp;&amp; (Mask[Elt] % 2 == 0);</div><div class="line"><a name="l04924"></a><span class="lineno"> 4924</span>&#160;}</div><div class="line"><a name="l04925"></a><span class="lineno"> 4925</span>&#160;</div><div class="line"><a name="l04926"></a><span class="lineno"> 4926</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SITargetLowering::lowerVECTOR_SHUFFLE(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op,</div><div class="line"><a name="l04927"></a><span class="lineno"> 4927</span>&#160;                                              <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div><div class="line"><a name="l04928"></a><span class="lineno"> 4928</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> SL(Op);</div><div class="line"><a name="l04929"></a><span class="lineno"> 4929</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> ResultVT = Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div><div class="line"><a name="l04930"></a><span class="lineno"> 4930</span>&#160;  <a class="code" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *SVN = cast&lt;ShuffleVectorSDNode&gt;(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>);</div><div class="line"><a name="l04931"></a><span class="lineno"> 4931</span>&#160;</div><div class="line"><a name="l04932"></a><span class="lineno"> 4932</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> PackVT = ResultVT.<a class="code" href="structllvm_1_1EVT.html#af975bf04c49cc895cfe38e7dc126a2f1">isInteger</a>() ? <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a802353221ba95e0fb06ef5e38dd79192">MVT::v2i16</a> : <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a766168a67c5954796304a42e6287f23e">MVT::v2f16</a>;</div><div class="line"><a name="l04933"></a><span class="lineno"> 4933</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> EltVT = PackVT.<a class="code" href="structllvm_1_1EVT.html#abc4c6365ade17ad4443ad0e381e7479d">getVectorElementType</a>();</div><div class="line"><a name="l04934"></a><span class="lineno"> 4934</span>&#160;  <span class="keywordtype">int</span> SrcNumElts = Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0).<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>().<a class="code" href="structllvm_1_1EVT.html#ae245d70802e4ebe1cae2b6122c62a22a">getVectorNumElements</a>();</div><div class="line"><a name="l04935"></a><span class="lineno"> 4935</span>&#160;</div><div class="line"><a name="l04936"></a><span class="lineno"> 4936</span>&#160;  <span class="comment">// vector_shuffle &lt;0,1,6,7&gt; lhs, rhs</span></div><div class="line"><a name="l04937"></a><span class="lineno"> 4937</span>&#160;  <span class="comment">// -&gt; concat_vectors (extract_subvector lhs, 0), (extract_subvector rhs, 2)</span></div><div class="line"><a name="l04938"></a><span class="lineno"> 4938</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l04939"></a><span class="lineno"> 4939</span>&#160;  <span class="comment">// vector_shuffle &lt;6,7,2,3&gt; lhs, rhs</span></div><div class="line"><a name="l04940"></a><span class="lineno"> 4940</span>&#160;  <span class="comment">// -&gt; concat_vectors (extract_subvector rhs, 2), (extract_subvector lhs, 2)</span></div><div class="line"><a name="l04941"></a><span class="lineno"> 4941</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l04942"></a><span class="lineno"> 4942</span>&#160;  <span class="comment">// vector_shuffle &lt;6,7,0,1&gt; lhs, rhs</span></div><div class="line"><a name="l04943"></a><span class="lineno"> 4943</span>&#160;  <span class="comment">// -&gt; concat_vectors (extract_subvector rhs, 2), (extract_subvector lhs, 0)</span></div><div class="line"><a name="l04944"></a><span class="lineno"> 4944</span>&#160;</div><div class="line"><a name="l04945"></a><span class="lineno"> 4945</span>&#160;  <span class="comment">// Avoid scalarizing when both halves are reading from consecutive elements.</span></div><div class="line"><a name="l04946"></a><span class="lineno"> 4946</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;SDValue, 4&gt;</a> Pieces;</div><div class="line"><a name="l04947"></a><span class="lineno"> 4947</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0, <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a> = ResultVT.<a class="code" href="structllvm_1_1EVT.html#ae245d70802e4ebe1cae2b6122c62a22a">getVectorNumElements</a>(); <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> += 2) {</div><div class="line"><a name="l04948"></a><span class="lineno"> 4948</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="SIISelLowering_8cpp.html#a79a903f5ee6fe0bd8be0b13fa050ecc0">elementPairIsContiguous</a>(SVN-&gt;<a class="code" href="classllvm_1_1ShuffleVectorSDNode.html#ae6a632a82fb9e13195196a15fa87eb46">getMask</a>(), <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)) {</div><div class="line"><a name="l04949"></a><span class="lineno"> 4949</span>&#160;      <span class="keyword">const</span> <span class="keywordtype">int</span> Idx = SVN-&gt;<a class="code" href="classllvm_1_1ShuffleVectorSDNode.html#a449efebfbf16040c8d5c658f4c891f3f">getMaskElt</a>(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div><div class="line"><a name="l04950"></a><span class="lineno"> 4950</span>&#160;      <span class="keywordtype">int</span> VecIdx = Idx &lt; SrcNumElts ? 0 : 1;</div><div class="line"><a name="l04951"></a><span class="lineno"> 4951</span>&#160;      <span class="keywordtype">int</span> EltIdx = Idx &lt; SrcNumElts ? Idx : Idx - SrcNumElts;</div><div class="line"><a name="l04952"></a><span class="lineno"> 4952</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SubVec = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9070de8a5c5b71851732c4c54e2ffedf">ISD::EXTRACT_SUBVECTOR</a>, SL,</div><div class="line"><a name="l04953"></a><span class="lineno"> 4953</span>&#160;                                    PackVT, SVN-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(VecIdx),</div><div class="line"><a name="l04954"></a><span class="lineno"> 4954</span>&#160;                                    DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(EltIdx, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>));</div><div class="line"><a name="l04955"></a><span class="lineno"> 4955</span>&#160;      Pieces.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(SubVec);</div><div class="line"><a name="l04956"></a><span class="lineno"> 4956</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l04957"></a><span class="lineno"> 4957</span>&#160;      <span class="keyword">const</span> <span class="keywordtype">int</span> Idx0 = SVN-&gt;<a class="code" href="classllvm_1_1ShuffleVectorSDNode.html#a449efebfbf16040c8d5c658f4c891f3f">getMaskElt</a>(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div><div class="line"><a name="l04958"></a><span class="lineno"> 4958</span>&#160;      <span class="keyword">const</span> <span class="keywordtype">int</span> Idx1 = SVN-&gt;<a class="code" href="classllvm_1_1ShuffleVectorSDNode.html#a449efebfbf16040c8d5c658f4c891f3f">getMaskElt</a>(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> + 1);</div><div class="line"><a name="l04959"></a><span class="lineno"> 4959</span>&#160;      <span class="keywordtype">int</span> VecIdx0 = Idx0 &lt; SrcNumElts ? 0 : 1;</div><div class="line"><a name="l04960"></a><span class="lineno"> 4960</span>&#160;      <span class="keywordtype">int</span> VecIdx1 = Idx1 &lt; SrcNumElts ? 0 : 1;</div><div class="line"><a name="l04961"></a><span class="lineno"> 4961</span>&#160;      <span class="keywordtype">int</span> EltIdx0 = Idx0 &lt; SrcNumElts ? Idx0 : Idx0 - SrcNumElts;</div><div class="line"><a name="l04962"></a><span class="lineno"> 4962</span>&#160;      <span class="keywordtype">int</span> EltIdx1 = Idx1 &lt; SrcNumElts ? Idx1 : Idx1 - SrcNumElts;</div><div class="line"><a name="l04963"></a><span class="lineno"> 4963</span>&#160;</div><div class="line"><a name="l04964"></a><span class="lineno"> 4964</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Vec0 = SVN-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(VecIdx0);</div><div class="line"><a name="l04965"></a><span class="lineno"> 4965</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Elt0 = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9329e79f62e9ab9b41cfbcafd314bcbd">ISD::EXTRACT_VECTOR_ELT</a>, SL, EltVT,</div><div class="line"><a name="l04966"></a><span class="lineno"> 4966</span>&#160;                                 Vec0, DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(EltIdx0, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>));</div><div class="line"><a name="l04967"></a><span class="lineno"> 4967</span>&#160;</div><div class="line"><a name="l04968"></a><span class="lineno"> 4968</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Vec1 = SVN-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(VecIdx1);</div><div class="line"><a name="l04969"></a><span class="lineno"> 4969</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Elt1 = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9329e79f62e9ab9b41cfbcafd314bcbd">ISD::EXTRACT_VECTOR_ELT</a>, SL, EltVT,</div><div class="line"><a name="l04970"></a><span class="lineno"> 4970</span>&#160;                                 Vec1, DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(EltIdx1, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>));</div><div class="line"><a name="l04971"></a><span class="lineno"> 4971</span>&#160;      Pieces.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a5d154312bef0ed1a6bacfcb52b7cf8eb">getBuildVector</a>(PackVT, SL, { Elt0, Elt1 }));</div><div class="line"><a name="l04972"></a><span class="lineno"> 4972</span>&#160;    }</div><div class="line"><a name="l04973"></a><span class="lineno"> 4973</span>&#160;  }</div><div class="line"><a name="l04974"></a><span class="lineno"> 4974</span>&#160;</div><div class="line"><a name="l04975"></a><span class="lineno"> 4975</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a320898056eadc3254fc601e1362eb9f5">ISD::CONCAT_VECTORS</a>, SL, ResultVT, Pieces);</div><div class="line"><a name="l04976"></a><span class="lineno"> 4976</span>&#160;}</div><div class="line"><a name="l04977"></a><span class="lineno"> 4977</span>&#160;</div><div class="line"><a name="l04978"></a><span class="lineno"> 4978</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SITargetLowering::lowerBUILD_VECTOR(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op,</div><div class="line"><a name="l04979"></a><span class="lineno"> 4979</span>&#160;                                            <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div><div class="line"><a name="l04980"></a><span class="lineno"> 4980</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> SL(Op);</div><div class="line"><a name="l04981"></a><span class="lineno"> 4981</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div><div class="line"><a name="l04982"></a><span class="lineno"> 4982</span>&#160;</div><div class="line"><a name="l04983"></a><span class="lineno"> 4983</span>&#160;  <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a9b846c126ddfbe57601a050653a45bd3">MVT::v4i16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a>) {</div><div class="line"><a name="l04984"></a><span class="lineno"> 4984</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> HalfVT = <a class="code" href="classllvm_1_1MVT.html#abf8d0055af4879a302268d3f834b2be5">MVT::getVectorVT</a>(VT.<a class="code" href="structllvm_1_1EVT.html#abc4c6365ade17ad4443ad0e381e7479d">getVectorElementType</a>().<a class="code" href="structllvm_1_1EVT.html#a6a81c1cc06a00a0096d839032b5984e9">getSimpleVT</a>(), 2);</div><div class="line"><a name="l04985"></a><span class="lineno"> 4985</span>&#160;</div><div class="line"><a name="l04986"></a><span class="lineno"> 4986</span>&#160;    <span class="comment">// Turn into pair of packed build_vectors.</span></div><div class="line"><a name="l04987"></a><span class="lineno"> 4987</span>&#160;    <span class="comment">// TODO: Special case for constants that can be materialized with s_mov_b64.</span></div><div class="line"><a name="l04988"></a><span class="lineno"> 4988</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69bae687521fe85a8c2b4490bba6464f5be3">Lo</a> = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a5d154312bef0ed1a6bacfcb52b7cf8eb">getBuildVector</a>(HalfVT, SL,</div><div class="line"><a name="l04989"></a><span class="lineno"> 4989</span>&#160;                                    { Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0), Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1) });</div><div class="line"><a name="l04990"></a><span class="lineno"> 4990</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba71e1753b225b38eb88e67626f6cfbff0">Hi</a> = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a5d154312bef0ed1a6bacfcb52b7cf8eb">getBuildVector</a>(HalfVT, SL,</div><div class="line"><a name="l04991"></a><span class="lineno"> 4991</span>&#160;                                    { Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(2), Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(3) });</div><div class="line"><a name="l04992"></a><span class="lineno"> 4992</span>&#160;</div><div class="line"><a name="l04993"></a><span class="lineno"> 4993</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> CastLo = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a>, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, Lo);</div><div class="line"><a name="l04994"></a><span class="lineno"> 4994</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> CastHi = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a>, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, Hi);</div><div class="line"><a name="l04995"></a><span class="lineno"> 4995</span>&#160;</div><div class="line"><a name="l04996"></a><span class="lineno"> 4996</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Blend = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a5d154312bef0ed1a6bacfcb52b7cf8eb">getBuildVector</a>(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a5782b71c5eafe937e8d31d7b62497d99">MVT::v2i32</a>, SL, { CastLo, CastHi });</div><div class="line"><a name="l04997"></a><span class="lineno"> 4997</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a>, SL, VT, Blend);</div><div class="line"><a name="l04998"></a><span class="lineno"> 4998</span>&#160;  }</div><div class="line"><a name="l04999"></a><span class="lineno"> 4999</span>&#160;</div><div class="line"><a name="l05000"></a><span class="lineno"> 5000</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a766168a67c5954796304a42e6287f23e">MVT::v2f16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a802353221ba95e0fb06ef5e38dd79192">MVT::v2i16</a>);</div><div class="line"><a name="l05001"></a><span class="lineno"> 5001</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!Subtarget-&gt;<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#af7f7f78dc522331d261db35a8d64e01b">hasVOP3PInsts</a>() &amp;&amp; <span class="stringliteral">&quot;this should be legal&quot;</span>);</div><div class="line"><a name="l05002"></a><span class="lineno"> 5002</span>&#160;</div><div class="line"><a name="l05003"></a><span class="lineno"> 5003</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69bae687521fe85a8c2b4490bba6464f5be3">Lo</a> = Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div><div class="line"><a name="l05004"></a><span class="lineno"> 5004</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba71e1753b225b38eb88e67626f6cfbff0">Hi</a> = Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1);</div><div class="line"><a name="l05005"></a><span class="lineno"> 5005</span>&#160;</div><div class="line"><a name="l05006"></a><span class="lineno"> 5006</span>&#160;  <span class="comment">// Avoid adding defined bits with the zero_extend.</span></div><div class="line"><a name="l05007"></a><span class="lineno"> 5007</span>&#160;  <span class="keywordflow">if</span> (Hi.<a class="code" href="classllvm_1_1SDValue.html#a1c861a21f795c3108ab690f3a45c881a">isUndef</a>()) {</div><div class="line"><a name="l05008"></a><span class="lineno"> 5008</span>&#160;    Lo = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a>, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">MVT::i16</a>, Lo);</div><div class="line"><a name="l05009"></a><span class="lineno"> 5009</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> ExtLo = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a27d5d8ef82302b739ba3ca8be1a5513d">ISD::ANY_EXTEND</a>, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, Lo);</div><div class="line"><a name="l05010"></a><span class="lineno"> 5010</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a>, SL, VT, ExtLo);</div><div class="line"><a name="l05011"></a><span class="lineno"> 5011</span>&#160;  }</div><div class="line"><a name="l05012"></a><span class="lineno"> 5012</span>&#160;</div><div class="line"><a name="l05013"></a><span class="lineno"> 5013</span>&#160;  Hi = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a>, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">MVT::i16</a>, Hi);</div><div class="line"><a name="l05014"></a><span class="lineno"> 5014</span>&#160;  Hi = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a93fdf85eff945f1a668b4915a051453e">ISD::ZERO_EXTEND</a>, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, Hi);</div><div class="line"><a name="l05015"></a><span class="lineno"> 5015</span>&#160;</div><div class="line"><a name="l05016"></a><span class="lineno"> 5016</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> ShlHi = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a8cc94e03dea594863073a02f5bb94997">ISD::SHL</a>, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, Hi,</div><div class="line"><a name="l05017"></a><span class="lineno"> 5017</span>&#160;                              DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(16, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>));</div><div class="line"><a name="l05018"></a><span class="lineno"> 5018</span>&#160;  <span class="keywordflow">if</span> (Lo.isUndef())</div><div class="line"><a name="l05019"></a><span class="lineno"> 5019</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a>, SL, VT, ShlHi);</div><div class="line"><a name="l05020"></a><span class="lineno"> 5020</span>&#160;</div><div class="line"><a name="l05021"></a><span class="lineno"> 5021</span>&#160;  Lo = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a>, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">MVT::i16</a>, Lo);</div><div class="line"><a name="l05022"></a><span class="lineno"> 5022</span>&#160;  Lo = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a93fdf85eff945f1a668b4915a051453e">ISD::ZERO_EXTEND</a>, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, Lo);</div><div class="line"><a name="l05023"></a><span class="lineno"> 5023</span>&#160;</div><div class="line"><a name="l05024"></a><span class="lineno"> 5024</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Or = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7415ab9f2172c59a2ee7c7a02afa56a4">ISD::OR</a>, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, Lo, ShlHi);</div><div class="line"><a name="l05025"></a><span class="lineno"> 5025</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a>, SL, VT, Or);</div><div class="line"><a name="l05026"></a><span class="lineno"> 5026</span>&#160;}</div><div class="line"><a name="l05027"></a><span class="lineno"> 5027</span>&#160;</div><div class="line"><a name="l05028"></a><span class="lineno"> 5028</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l05029"></a><span class="lineno"><a class="line" href="classllvm_1_1SITargetLowering.html#a0009b65fffe67f99ae742be1f7aaa6fa"> 5029</a></span>&#160;<a class="code" href="classllvm_1_1SITargetLowering.html#a0009b65fffe67f99ae742be1f7aaa6fa">SITargetLowering::isOffsetFoldingLegal</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1GlobalAddressSDNode.html">GlobalAddressSDNode</a> *GA)<span class="keyword"> const </span>{</div><div class="line"><a name="l05030"></a><span class="lineno"> 5030</span>&#160;  <span class="comment">// We can fold offsets for anything that doesn&#39;t require a GOT relocation.</span></div><div class="line"><a name="l05031"></a><span class="lineno"> 5031</span>&#160;  <span class="keywordflow">return</span> (GA-&gt;<a class="code" href="classllvm_1_1GlobalAddressSDNode.html#a92c5f6f2c447c5979d74ac07b552ba1e">getAddressSpace</a>() == <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6ab69babcbdc6445760bcacdeceec24e09">AMDGPUAS::GLOBAL_ADDRESS</a> ||</div><div class="line"><a name="l05032"></a><span class="lineno"> 5032</span>&#160;          GA-&gt;<a class="code" href="classllvm_1_1GlobalAddressSDNode.html#a92c5f6f2c447c5979d74ac07b552ba1e">getAddressSpace</a>() == <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6ad304ae27136802df563d339665ffbf9d">AMDGPUAS::CONSTANT_ADDRESS</a> ||</div><div class="line"><a name="l05033"></a><span class="lineno"> 5033</span>&#160;          GA-&gt;<a class="code" href="classllvm_1_1GlobalAddressSDNode.html#a92c5f6f2c447c5979d74ac07b552ba1e">getAddressSpace</a>() == <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6abd16fac39b8769260b5e448d3bd5a58f">AMDGPUAS::CONSTANT_ADDRESS_32BIT</a>) &amp;&amp;</div><div class="line"><a name="l05034"></a><span class="lineno"> 5034</span>&#160;         !<a class="code" href="classllvm_1_1SITargetLowering.html#a27bb49c3656188aff4e75ebc6d4147d5">shouldEmitGOTReloc</a>(GA-&gt;<a class="code" href="classllvm_1_1GlobalAddressSDNode.html#a0622a72b15dee45d1694b152ccb7f15b">getGlobal</a>());</div><div class="line"><a name="l05035"></a><span class="lineno"> 5035</span>&#160;}</div><div class="line"><a name="l05036"></a><span class="lineno"> 5036</span>&#160;</div><div class="line"><a name="l05037"></a><span class="lineno"> 5037</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a></div><div class="line"><a name="l05038"></a><span class="lineno"><a class="line" href="SIISelLowering_8cpp.html#ad49b250a4eb8265a0cb676261f4686a9"> 5038</a></span>&#160;<a class="code" href="SIISelLowering_8cpp.html#ad49b250a4eb8265a0cb676261f4686a9">buildPCRelGlobalAddress</a>(<a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <span class="keyword">const</span> <a class="code" href="classllvm_1_1GlobalValue.html">GlobalValue</a> *GV,</div><div class="line"><a name="l05039"></a><span class="lineno"> 5039</span>&#160;                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL, <span class="keywordtype">unsigned</span> Offset, <a class="code" href="structllvm_1_1EVT.html">EVT</a> PtrVT,</div><div class="line"><a name="l05040"></a><span class="lineno"> 5040</span>&#160;                        <span class="keywordtype">unsigned</span> GAFlags = <a class="code" href="classllvm_1_1SIInstrInfo.html#ade90146180a53b9d9edc077b933e70bbab9b475527cd46e49f6208722a1034e92">SIInstrInfo::MO_NONE</a>) {</div><div class="line"><a name="l05041"></a><span class="lineno"> 5041</span>&#160;  <span class="comment">// In order to support pc-relative addressing, the PC_ADD_REL_OFFSET SDNode is</span></div><div class="line"><a name="l05042"></a><span class="lineno"> 5042</span>&#160;  <span class="comment">// lowered to the following code sequence:</span></div><div class="line"><a name="l05043"></a><span class="lineno"> 5043</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l05044"></a><span class="lineno"> 5044</span>&#160;  <span class="comment">// For constant address space:</span></div><div class="line"><a name="l05045"></a><span class="lineno"> 5045</span>&#160;  <span class="comment">//   s_getpc_b64 s[0:1]</span></div><div class="line"><a name="l05046"></a><span class="lineno"> 5046</span>&#160;  <span class="comment">//   s_add_u32 s0, s0, $symbol</span></div><div class="line"><a name="l05047"></a><span class="lineno"> 5047</span>&#160;  <span class="comment">//   s_addc_u32 s1, s1, 0</span></div><div class="line"><a name="l05048"></a><span class="lineno"> 5048</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l05049"></a><span class="lineno"> 5049</span>&#160;  <span class="comment">//   s_getpc_b64 returns the address of the s_add_u32 instruction and then</span></div><div class="line"><a name="l05050"></a><span class="lineno"> 5050</span>&#160;  <span class="comment">//   a fixup or relocation is emitted to replace $symbol with a literal</span></div><div class="line"><a name="l05051"></a><span class="lineno"> 5051</span>&#160;  <span class="comment">//   constant, which is a pc-relative offset from the encoding of the $symbol</span></div><div class="line"><a name="l05052"></a><span class="lineno"> 5052</span>&#160;  <span class="comment">//   operand to the global variable.</span></div><div class="line"><a name="l05053"></a><span class="lineno"> 5053</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l05054"></a><span class="lineno"> 5054</span>&#160;  <span class="comment">// For global address space:</span></div><div class="line"><a name="l05055"></a><span class="lineno"> 5055</span>&#160;  <span class="comment">//   s_getpc_b64 s[0:1]</span></div><div class="line"><a name="l05056"></a><span class="lineno"> 5056</span>&#160;  <span class="comment">//   s_add_u32 s0, s0, $symbol@{gotpc}rel32@lo</span></div><div class="line"><a name="l05057"></a><span class="lineno"> 5057</span>&#160;  <span class="comment">//   s_addc_u32 s1, s1, $symbol@{gotpc}rel32@hi</span></div><div class="line"><a name="l05058"></a><span class="lineno"> 5058</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l05059"></a><span class="lineno"> 5059</span>&#160;  <span class="comment">//   s_getpc_b64 returns the address of the s_add_u32 instruction and then</span></div><div class="line"><a name="l05060"></a><span class="lineno"> 5060</span>&#160;  <span class="comment">//   fixups or relocations are emitted to replace $symbol@*@lo and</span></div><div class="line"><a name="l05061"></a><span class="lineno"> 5061</span>&#160;  <span class="comment">//   $symbol@*@hi with lower 32 bits and higher 32 bits of a literal constant,</span></div><div class="line"><a name="l05062"></a><span class="lineno"> 5062</span>&#160;  <span class="comment">//   which is a 64-bit pc-relative offset from the encoding of the $symbol</span></div><div class="line"><a name="l05063"></a><span class="lineno"> 5063</span>&#160;  <span class="comment">//   operand to the global variable.</span></div><div class="line"><a name="l05064"></a><span class="lineno"> 5064</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l05065"></a><span class="lineno"> 5065</span>&#160;  <span class="comment">// What we want here is an offset from the value returned by s_getpc</span></div><div class="line"><a name="l05066"></a><span class="lineno"> 5066</span>&#160;  <span class="comment">// (which is the address of the s_add_u32 instruction) to the global</span></div><div class="line"><a name="l05067"></a><span class="lineno"> 5067</span>&#160;  <span class="comment">// variable, but since the encoding of $symbol starts 4 bytes after the start</span></div><div class="line"><a name="l05068"></a><span class="lineno"> 5068</span>&#160;  <span class="comment">// of the s_add_u32 instruction, we end up with an offset that is 4 bytes too</span></div><div class="line"><a name="l05069"></a><span class="lineno"> 5069</span>&#160;  <span class="comment">// small. This requires us to add 4 to the global variable offset in order to</span></div><div class="line"><a name="l05070"></a><span class="lineno"> 5070</span>&#160;  <span class="comment">// compute the correct address.</span></div><div class="line"><a name="l05071"></a><span class="lineno"> 5071</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> PtrLo =</div><div class="line"><a name="l05072"></a><span class="lineno"> 5072</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a05c0ae3eb411a8c53a6ce48b66c0d3f8">getTargetGlobalAddress</a>(GV, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, Offset + 4, GAFlags);</div><div class="line"><a name="l05073"></a><span class="lineno"> 5073</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> PtrHi;</div><div class="line"><a name="l05074"></a><span class="lineno"> 5074</span>&#160;  <span class="keywordflow">if</span> (GAFlags == <a class="code" href="classllvm_1_1SIInstrInfo.html#ade90146180a53b9d9edc077b933e70bbab9b475527cd46e49f6208722a1034e92">SIInstrInfo::MO_NONE</a>) {</div><div class="line"><a name="l05075"></a><span class="lineno"> 5075</span>&#160;    PtrHi = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(0, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l05076"></a><span class="lineno"> 5076</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l05077"></a><span class="lineno"> 5077</span>&#160;    PtrHi =</div><div class="line"><a name="l05078"></a><span class="lineno"> 5078</span>&#160;        DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a05c0ae3eb411a8c53a6ce48b66c0d3f8">getTargetGlobalAddress</a>(GV, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, Offset + 4, GAFlags + 1);</div><div class="line"><a name="l05079"></a><span class="lineno"> 5079</span>&#160;  }</div><div class="line"><a name="l05080"></a><span class="lineno"> 5080</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea7d48c98e21f25f9fc5fdd89d7b2666ba">AMDGPUISD::PC_ADD_REL_OFFSET</a>, DL, PtrVT, PtrLo, PtrHi);</div><div class="line"><a name="l05081"></a><span class="lineno"> 5081</span>&#160;}</div><div class="line"><a name="l05082"></a><span class="lineno"> 5082</span>&#160;</div><div class="line"><a name="l05083"></a><span class="lineno"> 5083</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SITargetLowering::LowerGlobalAddress(<a class="code" href="classllvm_1_1AMDGPUMachineFunction.html">AMDGPUMachineFunction</a> *MFI,</div><div class="line"><a name="l05084"></a><span class="lineno"> 5084</span>&#160;                                             <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op,</div><div class="line"><a name="l05085"></a><span class="lineno"> 5085</span>&#160;                                             <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div><div class="line"><a name="l05086"></a><span class="lineno"> 5086</span>&#160;  <a class="code" href="classllvm_1_1GlobalAddressSDNode.html">GlobalAddressSDNode</a> *GSD = cast&lt;GlobalAddressSDNode&gt;(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>);</div><div class="line"><a name="l05087"></a><span class="lineno"> 5087</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1GlobalValue.html">GlobalValue</a> *GV = GSD-&gt;<a class="code" href="classllvm_1_1GlobalAddressSDNode.html#a0622a72b15dee45d1694b152ccb7f15b">getGlobal</a>();</div><div class="line"><a name="l05088"></a><span class="lineno"> 5088</span>&#160;  <span class="keywordflow">if</span> ((GSD-&gt;<a class="code" href="classllvm_1_1GlobalAddressSDNode.html#a92c5f6f2c447c5979d74ac07b552ba1e">getAddressSpace</a>() == <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6a1c7a99924a4461d3631268187042ae36">AMDGPUAS::LOCAL_ADDRESS</a> &amp;&amp;</div><div class="line"><a name="l05089"></a><span class="lineno"> 5089</span>&#160;       (!GV-&gt;hasExternalLinkage() ||</div><div class="line"><a name="l05090"></a><span class="lineno"> 5090</span>&#160;        <a class="code" href="classllvm_1_1TargetLoweringBase.html#a1ae2ee148379ed3d041b4bce586f7f99">getTargetMachine</a>().<a class="code" href="classllvm_1_1TargetMachine.html#ad63e0e437ca71cc2b5a5d4d5aa3685f2">getTargetTriple</a>().<a class="code" href="classllvm_1_1Triple.html#a5a777de4cd152c5b22b9d28439326d50">getOS</a>() == <a class="code" href="classllvm_1_1Triple.html#a3cfefc755ab656000934f91193afb1cda0a0dddcf03f8f66f7c13558b3c81d845">Triple::AMDHSA</a> ||</div><div class="line"><a name="l05091"></a><span class="lineno"> 5091</span>&#160;        <a class="code" href="classllvm_1_1TargetLoweringBase.html#a1ae2ee148379ed3d041b4bce586f7f99">getTargetMachine</a>().<a class="code" href="classllvm_1_1TargetMachine.html#ad63e0e437ca71cc2b5a5d4d5aa3685f2">getTargetTriple</a>().<a class="code" href="classllvm_1_1Triple.html#a5a777de4cd152c5b22b9d28439326d50">getOS</a>() == <a class="code" href="classllvm_1_1Triple.html#a3cfefc755ab656000934f91193afb1cda7d8eb2c700c876375f588d68dc692f15">Triple::AMDPAL</a>)) ||</div><div class="line"><a name="l05092"></a><span class="lineno"> 5092</span>&#160;      GSD-&gt;<a class="code" href="classllvm_1_1GlobalAddressSDNode.html#a92c5f6f2c447c5979d74ac07b552ba1e">getAddressSpace</a>() == <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6aa4a816bb6e255cf1a96ae731382b53ee">AMDGPUAS::REGION_ADDRESS</a> ||</div><div class="line"><a name="l05093"></a><span class="lineno"> 5093</span>&#160;      GSD-&gt;<a class="code" href="classllvm_1_1GlobalAddressSDNode.html#a92c5f6f2c447c5979d74ac07b552ba1e">getAddressSpace</a>() == <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6ad90d5742fc1499c31c72fb2aae66b306">AMDGPUAS::PRIVATE_ADDRESS</a>)</div><div class="line"><a name="l05094"></a><span class="lineno"> 5094</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a6a5658766cf2558d59b0344bb48f0754">AMDGPUTargetLowering::LowerGlobalAddress</a>(MFI, Op, DAG);</div><div class="line"><a name="l05095"></a><span class="lineno"> 5095</span>&#160;</div><div class="line"><a name="l05096"></a><span class="lineno"> 5096</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL(GSD);</div><div class="line"><a name="l05097"></a><span class="lineno"> 5097</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> PtrVT = Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div><div class="line"><a name="l05098"></a><span class="lineno"> 5098</span>&#160;</div><div class="line"><a name="l05099"></a><span class="lineno"> 5099</span>&#160;  <span class="keywordflow">if</span> (GSD-&gt;<a class="code" href="classllvm_1_1GlobalAddressSDNode.html#a92c5f6f2c447c5979d74ac07b552ba1e">getAddressSpace</a>() == <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6a1c7a99924a4461d3631268187042ae36">AMDGPUAS::LOCAL_ADDRESS</a>) {</div><div class="line"><a name="l05100"></a><span class="lineno"> 5100</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> GA = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a05c0ae3eb411a8c53a6ce48b66c0d3f8">getTargetGlobalAddress</a>(GV, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, GSD-&gt;<a class="code" href="classllvm_1_1GlobalAddressSDNode.html#a28a0dd6ccd1cfe2a3d171685b02adab2">getOffset</a>(),</div><div class="line"><a name="l05101"></a><span class="lineno"> 5101</span>&#160;                                            <a class="code" href="classllvm_1_1SIInstrInfo.html#ade90146180a53b9d9edc077b933e70bbafe82a0bc03151bffd10d66929b1ed545">SIInstrInfo::MO_ABS32_LO</a>);</div><div class="line"><a name="l05102"></a><span class="lineno"> 5102</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea273be28bf4b8170125b34f1567c7be16">AMDGPUISD::LDS</a>, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, GA);</div><div class="line"><a name="l05103"></a><span class="lineno"> 5103</span>&#160;  }</div><div class="line"><a name="l05104"></a><span class="lineno"> 5104</span>&#160;</div><div class="line"><a name="l05105"></a><span class="lineno"> 5105</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SITargetLowering.html#a88e01d7fa3f418c441946a2200eb12c0">shouldEmitFixup</a>(GV))</div><div class="line"><a name="l05106"></a><span class="lineno"> 5106</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="SIISelLowering_8cpp.html#ad49b250a4eb8265a0cb676261f4686a9">buildPCRelGlobalAddress</a>(DAG, GV, DL, GSD-&gt;<a class="code" href="classllvm_1_1GlobalAddressSDNode.html#a28a0dd6ccd1cfe2a3d171685b02adab2">getOffset</a>(), PtrVT);</div><div class="line"><a name="l05107"></a><span class="lineno"> 5107</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SITargetLowering.html#acf18fd06c03bc65cbbf30fe2dc9201e0">shouldEmitPCReloc</a>(GV))</div><div class="line"><a name="l05108"></a><span class="lineno"> 5108</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="SIISelLowering_8cpp.html#ad49b250a4eb8265a0cb676261f4686a9">buildPCRelGlobalAddress</a>(DAG, GV, DL, GSD-&gt;<a class="code" href="classllvm_1_1GlobalAddressSDNode.html#a28a0dd6ccd1cfe2a3d171685b02adab2">getOffset</a>(), PtrVT,</div><div class="line"><a name="l05109"></a><span class="lineno"> 5109</span>&#160;                                   <a class="code" href="classllvm_1_1SIInstrInfo.html#ade90146180a53b9d9edc077b933e70bba563c4436cfc2d24b41acd1cfd4357977">SIInstrInfo::MO_REL32</a>);</div><div class="line"><a name="l05110"></a><span class="lineno"> 5110</span>&#160;</div><div class="line"><a name="l05111"></a><span class="lineno"> 5111</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> GOTAddr = <a class="code" href="SIISelLowering_8cpp.html#ad49b250a4eb8265a0cb676261f4686a9">buildPCRelGlobalAddress</a>(DAG, GV, DL, 0, PtrVT,</div><div class="line"><a name="l05112"></a><span class="lineno"> 5112</span>&#160;                                            <a class="code" href="classllvm_1_1SIInstrInfo.html#ade90146180a53b9d9edc077b933e70bbaf8bf104f053c930813dce1aa8b9f9f7c">SIInstrInfo::MO_GOTPCREL32</a>);</div><div class="line"><a name="l05113"></a><span class="lineno"> 5113</span>&#160;</div><div class="line"><a name="l05114"></a><span class="lineno"> 5114</span>&#160;  <a class="code" href="classllvm_1_1Type.html">Type</a> *Ty = PtrVT.<a class="code" href="structllvm_1_1EVT.html#ab0cfceeb37508e56f9c127e59766a668">getTypeForEVT</a>(*DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ae73894797c63cdacffa04bc100873df3">getContext</a>());</div><div class="line"><a name="l05115"></a><span class="lineno"> 5115</span>&#160;  <a class="code" href="classllvm_1_1PointerType.html">PointerType</a> *PtrTy = <a class="code" href="classllvm_1_1PointerType.html#a050a395d1656e546679d8b144d951bb2">PointerType::get</a>(Ty, <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6ad304ae27136802df563d339665ffbf9d">AMDGPUAS::CONSTANT_ADDRESS</a>);</div><div class="line"><a name="l05116"></a><span class="lineno"> 5116</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;<a class="code" href="classllvm_1_1DataLayout.html">DataLayout</a> = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aa8fca8c414a664c8d1cd44da876b8b3b">getDataLayout</a>();</div><div class="line"><a name="l05117"></a><span class="lineno"> 5117</span>&#160;  <span class="keywordtype">unsigned</span> Align = DataLayout.<a class="code" href="classllvm_1_1DataLayout.html#a43556646ad677cfdcfde2b031fa59173">getABITypeAlignment</a>(PtrTy);</div><div class="line"><a name="l05118"></a><span class="lineno"> 5118</span>&#160;  <a class="code" href="structllvm_1_1MachinePointerInfo.html">MachinePointerInfo</a> PtrInfo</div><div class="line"><a name="l05119"></a><span class="lineno"> 5119</span>&#160;    = <a class="code" href="structllvm_1_1MachinePointerInfo.html#aa70144cee705b3f0db7f53ff3bf004e9">MachinePointerInfo::getGOT</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aaa0193582f1fc99e3e6a3fc5abcb37bf">getMachineFunction</a>());</div><div class="line"><a name="l05120"></a><span class="lineno"> 5120</span>&#160;</div><div class="line"><a name="l05121"></a><span class="lineno"> 5121</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a0eac513dbf03416c948d9fb8ef59bffe">getLoad</a>(PtrVT, DL, DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af0f68c9c0e4a38aebd5773f80dd5b716">getEntryNode</a>(), GOTAddr, PtrInfo, <a class="code" href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1Arg_1_1Key.html#a6b334a5f83504ebc99cc59f4f333ff98">Align</a>,</div><div class="line"><a name="l05122"></a><span class="lineno"> 5122</span>&#160;                     <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda7b999a936bc7a4d45dfadbe356e77b3f">MachineMemOperand::MODereferenceable</a> |</div><div class="line"><a name="l05123"></a><span class="lineno"> 5123</span>&#160;                         <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddac63dd9c4fe69bfeaac7a363fda846ac6">MachineMemOperand::MOInvariant</a>);</div><div class="line"><a name="l05124"></a><span class="lineno"> 5124</span>&#160;}</div><div class="line"><a name="l05125"></a><span class="lineno"> 5125</span>&#160;</div><div class="line"><a name="l05126"></a><span class="lineno"><a class="line" href="classllvm_1_1SITargetLowering.html#ae04fb59c8161149d4ccf19b9d5ea0c7f"> 5126</a></span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1SITargetLowering.html#ae04fb59c8161149d4ccf19b9d5ea0c7f">SITargetLowering::copyToM0</a>(<a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain,</div><div class="line"><a name="l05127"></a><span class="lineno"> 5127</span>&#160;                                   <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V)<span class="keyword"> const </span>{</div><div class="line"><a name="l05128"></a><span class="lineno"> 5128</span>&#160;  <span class="comment">// We can&#39;t use S_MOV_B32 directly, because there is no way to specify m0 as</span></div><div class="line"><a name="l05129"></a><span class="lineno"> 5129</span>&#160;  <span class="comment">// the destination register.</span></div><div class="line"><a name="l05130"></a><span class="lineno"> 5130</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l05131"></a><span class="lineno"> 5131</span>&#160;  <span class="comment">// We can&#39;t use CopyToReg, because MachineCSE won&#39;t combine COPY instructions,</span></div><div class="line"><a name="l05132"></a><span class="lineno"> 5132</span>&#160;  <span class="comment">// so we will end up with redundant moves to m0.</span></div><div class="line"><a name="l05133"></a><span class="lineno"> 5133</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l05134"></a><span class="lineno"> 5134</span>&#160;  <span class="comment">// We use a pseudo to ensure we emit s_mov_b32 with m0 as the direct result.</span></div><div class="line"><a name="l05135"></a><span class="lineno"> 5135</span>&#160;</div><div class="line"><a name="l05136"></a><span class="lineno"> 5136</span>&#160;  <span class="comment">// A Null SDValue creates a glue result.</span></div><div class="line"><a name="l05137"></a><span class="lineno"> 5137</span>&#160;  <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *M0 = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a1c04c72abd24de2572a03ef686a36dd6">getMachineNode</a>(AMDGPU::SI_INIT_M0, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a59a1908cf136662bcfdc11ed49515ca9">MVT::Glue</a>,</div><div class="line"><a name="l05138"></a><span class="lineno"> 5138</span>&#160;                                  V, Chain);</div><div class="line"><a name="l05139"></a><span class="lineno"> 5139</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(M0, 0);</div><div class="line"><a name="l05140"></a><span class="lineno"> 5140</span>&#160;}</div><div class="line"><a name="l05141"></a><span class="lineno"> 5141</span>&#160;</div><div class="line"><a name="l05142"></a><span class="lineno"> 5142</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SITargetLowering::lowerImplicitZextParam(<a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div><div class="line"><a name="l05143"></a><span class="lineno"> 5143</span>&#160;                                                 <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op,</div><div class="line"><a name="l05144"></a><span class="lineno"> 5144</span>&#160;                                                 <a class="code" href="classllvm_1_1MVT.html">MVT</a> VT,</div><div class="line"><a name="l05145"></a><span class="lineno"> 5145</span>&#160;                                                 <span class="keywordtype">unsigned</span> Offset)<span class="keyword"> const </span>{</div><div class="line"><a name="l05146"></a><span class="lineno"> 5146</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> SL(Op);</div><div class="line"><a name="l05147"></a><span class="lineno"> 5147</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Param = lowerKernargMemParameter(DAG, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, SL,</div><div class="line"><a name="l05148"></a><span class="lineno"> 5148</span>&#160;                                           DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af0f68c9c0e4a38aebd5773f80dd5b716">getEntryNode</a>(), <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>, 4, <span class="keyword">false</span>);</div><div class="line"><a name="l05149"></a><span class="lineno"> 5149</span>&#160;  <span class="comment">// The local size values will have the hi 16-bits as zero.</span></div><div class="line"><a name="l05150"></a><span class="lineno"> 5150</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110af23301e60475124fd80a2cb51f6ba863">ISD::AssertZext</a>, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, Param,</div><div class="line"><a name="l05151"></a><span class="lineno"> 5151</span>&#160;                     DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ab8ba6b05ad4fa7517f2e23b26f84ae1b">getValueType</a>(VT));</div><div class="line"><a name="l05152"></a><span class="lineno"> 5152</span>&#160;}</div><div class="line"><a name="l05153"></a><span class="lineno"> 5153</span>&#160;</div><div class="line"><a name="l05154"></a><span class="lineno"><a class="line" href="SIISelLowering_8cpp.html#ad490267fed2fa5bb019d67a72b952c08"> 5154</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="SIISelLowering_8cpp.html#ad490267fed2fa5bb019d67a72b952c08">emitNonHSAIntrinsicError</a>(<a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL,</div><div class="line"><a name="l05155"></a><span class="lineno"> 5155</span>&#160;                                        <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT) {</div><div class="line"><a name="l05156"></a><span class="lineno"> 5156</span>&#160;  <a class="code" href="classllvm_1_1DiagnosticInfoUnsupported.html">DiagnosticInfoUnsupported</a> BadIntrin(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aaa0193582f1fc99e3e6a3fc5abcb37bf">getMachineFunction</a>().<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>(),</div><div class="line"><a name="l05157"></a><span class="lineno"> 5157</span>&#160;                                      <span class="stringliteral">&quot;non-hsa intrinsic with hsa target&quot;</span>,</div><div class="line"><a name="l05158"></a><span class="lineno"> 5158</span>&#160;                                      DL.<a class="code" href="classllvm_1_1SDLoc.html#a43d81465c7e8d69a9513a6f675853777">getDebugLoc</a>());</div><div class="line"><a name="l05159"></a><span class="lineno"> 5159</span>&#160;  DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ae73894797c63cdacffa04bc100873df3">getContext</a>()-&gt;<a class="code" href="classllvm_1_1LLVMContext.html#aad03ef5cfbe6e7cad076d9e45ba06592">diagnose</a>(BadIntrin);</div><div class="line"><a name="l05160"></a><span class="lineno"> 5160</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a5b0e59823444a55c295af279611a9d24">getUNDEF</a>(VT);</div><div class="line"><a name="l05161"></a><span class="lineno"> 5161</span>&#160;}</div><div class="line"><a name="l05162"></a><span class="lineno"> 5162</span>&#160;</div><div class="line"><a name="l05163"></a><span class="lineno"><a class="line" href="SIISelLowering_8cpp.html#af1341504caf3572196ced637deb8fc1c"> 5163</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="SIISelLowering_8cpp.html#af1341504caf3572196ced637deb8fc1c">emitRemovedIntrinsicError</a>(<a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL,</div><div class="line"><a name="l05164"></a><span class="lineno"> 5164</span>&#160;                                         <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT) {</div><div class="line"><a name="l05165"></a><span class="lineno"> 5165</span>&#160;  <a class="code" href="classllvm_1_1DiagnosticInfoUnsupported.html">DiagnosticInfoUnsupported</a> BadIntrin(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aaa0193582f1fc99e3e6a3fc5abcb37bf">getMachineFunction</a>().<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>(),</div><div class="line"><a name="l05166"></a><span class="lineno"> 5166</span>&#160;                                      <span class="stringliteral">&quot;intrinsic not supported on subtarget&quot;</span>,</div><div class="line"><a name="l05167"></a><span class="lineno"> 5167</span>&#160;                                      DL.<a class="code" href="classllvm_1_1SDLoc.html#a43d81465c7e8d69a9513a6f675853777">getDebugLoc</a>());</div><div class="line"><a name="l05168"></a><span class="lineno"> 5168</span>&#160;  DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ae73894797c63cdacffa04bc100873df3">getContext</a>()-&gt;<a class="code" href="classllvm_1_1LLVMContext.html#aad03ef5cfbe6e7cad076d9e45ba06592">diagnose</a>(BadIntrin);</div><div class="line"><a name="l05169"></a><span class="lineno"> 5169</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a5b0e59823444a55c295af279611a9d24">getUNDEF</a>(VT);</div><div class="line"><a name="l05170"></a><span class="lineno"> 5170</span>&#160;}</div><div class="line"><a name="l05171"></a><span class="lineno"> 5171</span>&#160;</div><div class="line"><a name="l05172"></a><span class="lineno"><a class="line" href="SIISelLowering_8cpp.html#ae76b640db72efe7da1107ed796890d99"> 5172</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="SIISelLowering_8cpp.html#ae76b640db72efe7da1107ed796890d99">getBuildDwordsVector</a>(<a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL,</div><div class="line"><a name="l05173"></a><span class="lineno"> 5173</span>&#160;                                    <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;SDValue&gt;</a> Elts) {</div><div class="line"><a name="l05174"></a><span class="lineno"> 5174</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!Elts.<a class="code" href="classllvm_1_1ArrayRef.html#ac835b8735b1b2faec0efdca236e37d94">empty</a>());</div><div class="line"><a name="l05175"></a><span class="lineno"> 5175</span>&#160;  <a class="code" href="classllvm_1_1MVT.html">MVT</a> <a class="code" href="classllvm_1_1Type.html">Type</a>;</div><div class="line"><a name="l05176"></a><span class="lineno"> 5176</span>&#160;  <span class="keywordtype">unsigned</span> NumElts;</div><div class="line"><a name="l05177"></a><span class="lineno"> 5177</span>&#160;</div><div class="line"><a name="l05178"></a><span class="lineno"> 5178</span>&#160;  <span class="keywordflow">if</span> (Elts.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>() == 1) {</div><div class="line"><a name="l05179"></a><span class="lineno"> 5179</span>&#160;    Type = <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a>;</div><div class="line"><a name="l05180"></a><span class="lineno"> 5180</span>&#160;    NumElts = 1;</div><div class="line"><a name="l05181"></a><span class="lineno"> 5181</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Elts.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>() == 2) {</div><div class="line"><a name="l05182"></a><span class="lineno"> 5182</span>&#160;    Type = <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0bc51b0308b6c057dc86d2a6bf4b6573">MVT::v2f32</a>;</div><div class="line"><a name="l05183"></a><span class="lineno"> 5183</span>&#160;    NumElts = 2;</div><div class="line"><a name="l05184"></a><span class="lineno"> 5184</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Elts.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>() &lt;= 4) {</div><div class="line"><a name="l05185"></a><span class="lineno"> 5185</span>&#160;    Type = <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a49615145fd6c985a530ec3743d053475">MVT::v4f32</a>;</div><div class="line"><a name="l05186"></a><span class="lineno"> 5186</span>&#160;    NumElts = 4;</div><div class="line"><a name="l05187"></a><span class="lineno"> 5187</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Elts.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>() &lt;= 8) {</div><div class="line"><a name="l05188"></a><span class="lineno"> 5188</span>&#160;    Type = <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346aae3cb65654a7470c8fab62100baa5a6b">MVT::v8f32</a>;</div><div class="line"><a name="l05189"></a><span class="lineno"> 5189</span>&#160;    NumElts = 8;</div><div class="line"><a name="l05190"></a><span class="lineno"> 5190</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l05191"></a><span class="lineno"> 5191</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Elts.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>() &lt;= 16);</div><div class="line"><a name="l05192"></a><span class="lineno"> 5192</span>&#160;    Type = <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ad8e854868ca6299c23dd818408f21c8c">MVT::v16f32</a>;</div><div class="line"><a name="l05193"></a><span class="lineno"> 5193</span>&#160;    NumElts = 16;</div><div class="line"><a name="l05194"></a><span class="lineno"> 5194</span>&#160;  }</div><div class="line"><a name="l05195"></a><span class="lineno"> 5195</span>&#160;</div><div class="line"><a name="l05196"></a><span class="lineno"> 5196</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;SDValue, 16&gt;</a> VecElts(NumElts);</div><div class="line"><a name="l05197"></a><span class="lineno"> 5197</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i &lt; Elts.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>(); ++i) {</div><div class="line"><a name="l05198"></a><span class="lineno"> 5198</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Elt = Elts[i];</div><div class="line"><a name="l05199"></a><span class="lineno"> 5199</span>&#160;    <span class="keywordflow">if</span> (Elt.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>() != <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a>)</div><div class="line"><a name="l05200"></a><span class="lineno"> 5200</span>&#160;      Elt = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a64f6469ab95c4eec77e4ccf303619a81">getBitcast</a>(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, Elt);</div><div class="line"><a name="l05201"></a><span class="lineno"> 5201</span>&#160;    VecElts[i] = Elt;</div><div class="line"><a name="l05202"></a><span class="lineno"> 5202</span>&#160;  }</div><div class="line"><a name="l05203"></a><span class="lineno"> 5203</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = Elts.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>(); i &lt; NumElts; ++i)</div><div class="line"><a name="l05204"></a><span class="lineno"> 5204</span>&#160;    VecElts[i] = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a5b0e59823444a55c295af279611a9d24">getUNDEF</a>(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a>);</div><div class="line"><a name="l05205"></a><span class="lineno"> 5205</span>&#160;</div><div class="line"><a name="l05206"></a><span class="lineno"> 5206</span>&#160;  <span class="keywordflow">if</span> (NumElts == 1)</div><div class="line"><a name="l05207"></a><span class="lineno"> 5207</span>&#160;    <span class="keywordflow">return</span> VecElts[0];</div><div class="line"><a name="l05208"></a><span class="lineno"> 5208</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a5d154312bef0ed1a6bacfcb52b7cf8eb">getBuildVector</a>(Type, DL, VecElts);</div><div class="line"><a name="l05209"></a><span class="lineno"> 5209</span>&#160;}</div><div class="line"><a name="l05210"></a><span class="lineno"> 5210</span>&#160;</div><div class="line"><a name="l05211"></a><span class="lineno"><a class="line" href="SIISelLowering_8cpp.html#afdcefb9fdd0961b94cb98b3b23b58996"> 5211</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="SIISelLowering_8cpp.html#afdcefb9fdd0961b94cb98b3b23b58996">parseCachePolicy</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> CachePolicy, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div><div class="line"><a name="l05212"></a><span class="lineno"> 5212</span>&#160;                             <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> *GLC, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> *SLC, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> *DLC) {</div><div class="line"><a name="l05213"></a><span class="lineno"> 5213</span>&#160;  <span class="keyword">auto</span> CachePolicyConst = cast&lt;ConstantSDNode&gt;(CachePolicy.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>());</div><div class="line"><a name="l05214"></a><span class="lineno"> 5214</span>&#160;</div><div class="line"><a name="l05215"></a><span class="lineno"> 5215</span>&#160;  uint64_t <a class="code" href="classllvm_1_1Value.html">Value</a> = CachePolicyConst-&gt;getZExtValue();</div><div class="line"><a name="l05216"></a><span class="lineno"> 5216</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL(CachePolicy);</div><div class="line"><a name="l05217"></a><span class="lineno"> 5217</span>&#160;  <span class="keywordflow">if</span> (GLC) {</div><div class="line"><a name="l05218"></a><span class="lineno"> 5218</span>&#160;    *GLC = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>((Value &amp; 0x1) ? 1 : 0, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l05219"></a><span class="lineno"> 5219</span>&#160;    Value &amp;= ~(uint64_t)0x1;</div><div class="line"><a name="l05220"></a><span class="lineno"> 5220</span>&#160;  }</div><div class="line"><a name="l05221"></a><span class="lineno"> 5221</span>&#160;  <span class="keywordflow">if</span> (SLC) {</div><div class="line"><a name="l05222"></a><span class="lineno"> 5222</span>&#160;    *SLC = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>((Value &amp; 0x2) ? 1 : 0, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l05223"></a><span class="lineno"> 5223</span>&#160;    Value &amp;= ~(uint64_t)0x2;</div><div class="line"><a name="l05224"></a><span class="lineno"> 5224</span>&#160;  }</div><div class="line"><a name="l05225"></a><span class="lineno"> 5225</span>&#160;  <span class="keywordflow">if</span> (DLC) {</div><div class="line"><a name="l05226"></a><span class="lineno"> 5226</span>&#160;    *DLC = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>((Value &amp; 0x4) ? 1 : 0, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l05227"></a><span class="lineno"> 5227</span>&#160;    Value &amp;= ~(uint64_t)0x4;</div><div class="line"><a name="l05228"></a><span class="lineno"> 5228</span>&#160;  }</div><div class="line"><a name="l05229"></a><span class="lineno"> 5229</span>&#160;</div><div class="line"><a name="l05230"></a><span class="lineno"> 5230</span>&#160;  <span class="keywordflow">return</span> Value == 0;</div><div class="line"><a name="l05231"></a><span class="lineno"> 5231</span>&#160;}</div><div class="line"><a name="l05232"></a><span class="lineno"> 5232</span>&#160;</div><div class="line"><a name="l05233"></a><span class="lineno"> 5233</span>&#160;<span class="comment">// Re-construct the required return value for a image load intrinsic.</span></div><div class="line"><a name="l05234"></a><span class="lineno"> 5234</span>&#160;<span class="comment">// This is more complicated due to the optional use TexFailCtrl which means the required</span></div><div class="line"><a name="l05235"></a><span class="lineno"> 5235</span>&#160;<span class="comment">// return type is an aggregate</span></div><div class="line"><a name="l05236"></a><span class="lineno"><a class="line" href="SIISelLowering_8cpp.html#af998a79a1e6ac3a8cbbe692c3a07f9cb"> 5236</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="SIISelLowering_8cpp.html#af998a79a1e6ac3a8cbbe692c3a07f9cb">constructRetValue</a>(<a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div><div class="line"><a name="l05237"></a><span class="lineno"> 5237</span>&#160;                                 <a class="code" href="classllvm_1_1MachineSDNode.html">MachineSDNode</a> *Result,</div><div class="line"><a name="l05238"></a><span class="lineno"> 5238</span>&#160;                                 <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;EVT&gt;</a> ResultTypes,</div><div class="line"><a name="l05239"></a><span class="lineno"> 5239</span>&#160;                                 <span class="keywordtype">bool</span> IsTexFail, <span class="keywordtype">bool</span> Unpacked, <span class="keywordtype">bool</span> IsD16,</div><div class="line"><a name="l05240"></a><span class="lineno"> 5240</span>&#160;                                 <span class="keywordtype">int</span> DMaskPop, <span class="keywordtype">int</span> NumVDataDwords,</div><div class="line"><a name="l05241"></a><span class="lineno"> 5241</span>&#160;                                 <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL, <a class="code" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;<a class="code" href="NVVMIntrRange_8cpp.html#afad351d7bf10ac0446b64e7827634e94">Context</a>) {</div><div class="line"><a name="l05242"></a><span class="lineno"> 5242</span>&#160;  <span class="comment">// Determine the required return type. This is the same regardless of IsTexFail flag</span></div><div class="line"><a name="l05243"></a><span class="lineno"> 5243</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> ReqRetVT = ResultTypes[0];</div><div class="line"><a name="l05244"></a><span class="lineno"> 5244</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> ReqRetEltVT = ReqRetVT.<a class="code" href="structllvm_1_1EVT.html#aa54976197fff266f4143beb44fc9764c">isVector</a>() ? ReqRetVT.<a class="code" href="structllvm_1_1EVT.html#abc4c6365ade17ad4443ad0e381e7479d">getVectorElementType</a>() : ReqRetVT;</div><div class="line"><a name="l05245"></a><span class="lineno"> 5245</span>&#160;  <span class="keywordtype">int</span> ReqRetNumElts = ReqRetVT.<a class="code" href="structllvm_1_1EVT.html#aa54976197fff266f4143beb44fc9764c">isVector</a>() ? ReqRetVT.<a class="code" href="structllvm_1_1EVT.html#ae245d70802e4ebe1cae2b6122c62a22a">getVectorNumElements</a>() : 1;</div><div class="line"><a name="l05246"></a><span class="lineno"> 5246</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> AdjEltVT = Unpacked &amp;&amp; IsD16 ? <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a> : ReqRetEltVT;</div><div class="line"><a name="l05247"></a><span class="lineno"> 5247</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> AdjVT = Unpacked ? ReqRetNumElts &gt; 1 ? <a class="code" href="structllvm_1_1EVT.html#a210ba6b43ba451b698857dd9de71bd15">EVT::getVectorVT</a>(Context, AdjEltVT, ReqRetNumElts)</div><div class="line"><a name="l05248"></a><span class="lineno"> 5248</span>&#160;                                           : AdjEltVT</div><div class="line"><a name="l05249"></a><span class="lineno"> 5249</span>&#160;                       : ReqRetVT;</div><div class="line"><a name="l05250"></a><span class="lineno"> 5250</span>&#160;</div><div class="line"><a name="l05251"></a><span class="lineno"> 5251</span>&#160;  <span class="comment">// Extract data part of the result</span></div><div class="line"><a name="l05252"></a><span class="lineno"> 5252</span>&#160;  <span class="comment">// Bitcast the result to the same type as the required return type</span></div><div class="line"><a name="l05253"></a><span class="lineno"> 5253</span>&#160;  <span class="keywordtype">int</span> NumElts;</div><div class="line"><a name="l05254"></a><span class="lineno"> 5254</span>&#160;  <span class="keywordflow">if</span> (IsD16 &amp;&amp; !Unpacked)</div><div class="line"><a name="l05255"></a><span class="lineno"> 5255</span>&#160;    NumElts = NumVDataDwords &lt;&lt; 1;</div><div class="line"><a name="l05256"></a><span class="lineno"> 5256</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l05257"></a><span class="lineno"> 5257</span>&#160;    NumElts = NumVDataDwords;</div><div class="line"><a name="l05258"></a><span class="lineno"> 5258</span>&#160;</div><div class="line"><a name="l05259"></a><span class="lineno"> 5259</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> CastVT = NumElts &gt; 1 ? <a class="code" href="structllvm_1_1EVT.html#a210ba6b43ba451b698857dd9de71bd15">EVT::getVectorVT</a>(Context, AdjEltVT, NumElts)</div><div class="line"><a name="l05260"></a><span class="lineno"> 5260</span>&#160;                           : AdjEltVT;</div><div class="line"><a name="l05261"></a><span class="lineno"> 5261</span>&#160;</div><div class="line"><a name="l05262"></a><span class="lineno"> 5262</span>&#160;  <span class="comment">// Special case for v6f16. Rather than add support for this, use v3i32 to</span></div><div class="line"><a name="l05263"></a><span class="lineno"> 5263</span>&#160;  <span class="comment">// extract the data elements</span></div><div class="line"><a name="l05264"></a><span class="lineno"> 5264</span>&#160;  <span class="keywordtype">bool</span> V6F16Special = <span class="keyword">false</span>;</div><div class="line"><a name="l05265"></a><span class="lineno"> 5265</span>&#160;  <span class="keywordflow">if</span> (NumElts == 6) {</div><div class="line"><a name="l05266"></a><span class="lineno"> 5266</span>&#160;    CastVT = <a class="code" href="structllvm_1_1EVT.html#a210ba6b43ba451b698857dd9de71bd15">EVT::getVectorVT</a>(Context, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, NumElts / 2);</div><div class="line"><a name="l05267"></a><span class="lineno"> 5267</span>&#160;    DMaskPop &gt;&gt;= 1;</div><div class="line"><a name="l05268"></a><span class="lineno"> 5268</span>&#160;    ReqRetNumElts &gt;&gt;= 1;</div><div class="line"><a name="l05269"></a><span class="lineno"> 5269</span>&#160;    V6F16Special = <span class="keyword">true</span>;</div><div class="line"><a name="l05270"></a><span class="lineno"> 5270</span>&#160;    AdjVT = <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a5782b71c5eafe937e8d31d7b62497d99">MVT::v2i32</a>;</div><div class="line"><a name="l05271"></a><span class="lineno"> 5271</span>&#160;  }</div><div class="line"><a name="l05272"></a><span class="lineno"> 5272</span>&#160;</div><div class="line"><a name="l05273"></a><span class="lineno"> 5273</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a> = <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(Result, 0);</div><div class="line"><a name="l05274"></a><span class="lineno"> 5274</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> CastRes = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a>, DL, CastVT, N);</div><div class="line"><a name="l05275"></a><span class="lineno"> 5275</span>&#160;</div><div class="line"><a name="l05276"></a><span class="lineno"> 5276</span>&#160;  <span class="comment">// Iterate over the result</span></div><div class="line"><a name="l05277"></a><span class="lineno"> 5277</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;SDValue, 4&gt;</a> BVElts;</div><div class="line"><a name="l05278"></a><span class="lineno"> 5278</span>&#160;</div><div class="line"><a name="l05279"></a><span class="lineno"> 5279</span>&#160;  <span class="keywordflow">if</span> (CastVT.<a class="code" href="structllvm_1_1EVT.html#aa54976197fff266f4143beb44fc9764c">isVector</a>()) {</div><div class="line"><a name="l05280"></a><span class="lineno"> 5280</span>&#160;    DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ae91eee8c3f7ef91e353b1f5aea6f73f4">ExtractVectorElements</a>(CastRes, BVElts, 0, DMaskPop);</div><div class="line"><a name="l05281"></a><span class="lineno"> 5281</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l05282"></a><span class="lineno"> 5282</span>&#160;    BVElts.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(CastRes);</div><div class="line"><a name="l05283"></a><span class="lineno"> 5283</span>&#160;  }</div><div class="line"><a name="l05284"></a><span class="lineno"> 5284</span>&#160;  <span class="keywordtype">int</span> ExtraElts = ReqRetNumElts - DMaskPop;</div><div class="line"><a name="l05285"></a><span class="lineno"> 5285</span>&#160;  <span class="keywordflow">while</span>(ExtraElts--)</div><div class="line"><a name="l05286"></a><span class="lineno"> 5286</span>&#160;    BVElts.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a5b0e59823444a55c295af279611a9d24">getUNDEF</a>(AdjEltVT));</div><div class="line"><a name="l05287"></a><span class="lineno"> 5287</span>&#160;</div><div class="line"><a name="l05288"></a><span class="lineno"> 5288</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> PreTFCRes;</div><div class="line"><a name="l05289"></a><span class="lineno"> 5289</span>&#160;  <span class="keywordflow">if</span> (ReqRetNumElts &gt; 1) {</div><div class="line"><a name="l05290"></a><span class="lineno"> 5290</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> NewVec = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a5d154312bef0ed1a6bacfcb52b7cf8eb">getBuildVector</a>(AdjVT, DL, BVElts);</div><div class="line"><a name="l05291"></a><span class="lineno"> 5291</span>&#160;    <span class="keywordflow">if</span> (IsD16 &amp;&amp; Unpacked)</div><div class="line"><a name="l05292"></a><span class="lineno"> 5292</span>&#160;      PreTFCRes = <a class="code" href="SIISelLowering_8cpp.html#a068555b4b66d140162c7d3c2cb16beae">adjustLoadValueTypeImpl</a>(NewVec, ReqRetVT, DL, DAG, Unpacked);</div><div class="line"><a name="l05293"></a><span class="lineno"> 5293</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l05294"></a><span class="lineno"> 5294</span>&#160;      PreTFCRes = NewVec;</div><div class="line"><a name="l05295"></a><span class="lineno"> 5295</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l05296"></a><span class="lineno"> 5296</span>&#160;    PreTFCRes = BVElts[0];</div><div class="line"><a name="l05297"></a><span class="lineno"> 5297</span>&#160;  }</div><div class="line"><a name="l05298"></a><span class="lineno"> 5298</span>&#160;</div><div class="line"><a name="l05299"></a><span class="lineno"> 5299</span>&#160;  <span class="keywordflow">if</span> (V6F16Special)</div><div class="line"><a name="l05300"></a><span class="lineno"> 5300</span>&#160;    PreTFCRes = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a>, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a>, PreTFCRes);</div><div class="line"><a name="l05301"></a><span class="lineno"> 5301</span>&#160;</div><div class="line"><a name="l05302"></a><span class="lineno"> 5302</span>&#160;  <span class="keywordflow">if</span> (!IsTexFail) {</div><div class="line"><a name="l05303"></a><span class="lineno"> 5303</span>&#160;    <span class="keywordflow">if</span> (Result-&gt;<a class="code" href="classllvm_1_1SDNode.html#a7f06dbaee5fa2b239de548d0a775b25b">getNumValues</a>() &gt; 1)</div><div class="line"><a name="l05304"></a><span class="lineno"> 5304</span>&#160;      <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a193d4ea30b27a0c86550ae249eefaeaa">getMergeValues</a>({PreTFCRes, SDValue(Result, 1)}, DL);</div><div class="line"><a name="l05305"></a><span class="lineno"> 5305</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l05306"></a><span class="lineno"> 5306</span>&#160;      <span class="keywordflow">return</span> PreTFCRes;</div><div class="line"><a name="l05307"></a><span class="lineno"> 5307</span>&#160;  }</div><div class="line"><a name="l05308"></a><span class="lineno"> 5308</span>&#160;</div><div class="line"><a name="l05309"></a><span class="lineno"> 5309</span>&#160;  <span class="comment">// Extract the TexFail result and insert into aggregate return</span></div><div class="line"><a name="l05310"></a><span class="lineno"> 5310</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;SDValue, 1&gt;</a> TFCElt;</div><div class="line"><a name="l05311"></a><span class="lineno"> 5311</span>&#160;  DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ae91eee8c3f7ef91e353b1f5aea6f73f4">ExtractVectorElements</a>(N, TFCElt, DMaskPop, 1);</div><div class="line"><a name="l05312"></a><span class="lineno"> 5312</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> TFCRes = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a>, DL, ResultTypes[1], TFCElt[0]);</div><div class="line"><a name="l05313"></a><span class="lineno"> 5313</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a193d4ea30b27a0c86550ae249eefaeaa">getMergeValues</a>({PreTFCRes, TFCRes, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(Result, 1)}, DL);</div><div class="line"><a name="l05314"></a><span class="lineno"> 5314</span>&#160;}</div><div class="line"><a name="l05315"></a><span class="lineno"> 5315</span>&#160;</div><div class="line"><a name="l05316"></a><span class="lineno"><a class="line" href="SIISelLowering_8cpp.html#a24891210ab43cc1cc7b96899695dfe62"> 5316</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="SIISelLowering_8cpp.html#a24891210ab43cc1cc7b96899695dfe62">parseTexFail</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> TexFailCtrl, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> *TFE,</div><div class="line"><a name="l05317"></a><span class="lineno"> 5317</span>&#160;                         <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> *LWE, <span class="keywordtype">bool</span> &amp;IsTexFail) {</div><div class="line"><a name="l05318"></a><span class="lineno"> 5318</span>&#160;  <span class="keyword">auto</span> TexFailCtrlConst = cast&lt;ConstantSDNode&gt;(TexFailCtrl.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>());</div><div class="line"><a name="l05319"></a><span class="lineno"> 5319</span>&#160;</div><div class="line"><a name="l05320"></a><span class="lineno"> 5320</span>&#160;  uint64_t <a class="code" href="classllvm_1_1Value.html">Value</a> = TexFailCtrlConst-&gt;getZExtValue();</div><div class="line"><a name="l05321"></a><span class="lineno"> 5321</span>&#160;  <span class="keywordflow">if</span> (Value) {</div><div class="line"><a name="l05322"></a><span class="lineno"> 5322</span>&#160;    IsTexFail = <span class="keyword">true</span>;</div><div class="line"><a name="l05323"></a><span class="lineno"> 5323</span>&#160;  }</div><div class="line"><a name="l05324"></a><span class="lineno"> 5324</span>&#160;</div><div class="line"><a name="l05325"></a><span class="lineno"> 5325</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL(TexFailCtrlConst);</div><div class="line"><a name="l05326"></a><span class="lineno"> 5326</span>&#160;  *TFE = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>((Value &amp; 0x1) ? 1 : 0, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l05327"></a><span class="lineno"> 5327</span>&#160;  Value &amp;= ~(uint64_t)0x1;</div><div class="line"><a name="l05328"></a><span class="lineno"> 5328</span>&#160;  *LWE = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>((Value &amp; 0x2) ? 1 : 0, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l05329"></a><span class="lineno"> 5329</span>&#160;  Value &amp;= ~(uint64_t)0x2;</div><div class="line"><a name="l05330"></a><span class="lineno"> 5330</span>&#160;</div><div class="line"><a name="l05331"></a><span class="lineno"> 5331</span>&#160;  <span class="keywordflow">return</span> Value == 0;</div><div class="line"><a name="l05332"></a><span class="lineno"> 5332</span>&#160;}</div><div class="line"><a name="l05333"></a><span class="lineno"> 5333</span>&#160;</div><div class="line"><a name="l05334"></a><span class="lineno"> 5334</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SITargetLowering::lowerImage(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op,</div><div class="line"><a name="l05335"></a><span class="lineno"> 5335</span>&#160;                                     <span class="keyword">const</span> AMDGPU::ImageDimIntrinsicInfo *Intr,</div><div class="line"><a name="l05336"></a><span class="lineno"> 5336</span>&#160;                                     <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div><div class="line"><a name="l05337"></a><span class="lineno"> 5337</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL(Op);</div><div class="line"><a name="l05338"></a><span class="lineno"> 5338</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aaa0193582f1fc99e3e6a3fc5abcb37bf">getMachineFunction</a>();</div><div class="line"><a name="l05339"></a><span class="lineno"> 5339</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a>* <a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a> = &amp;MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a>&gt;();</div><div class="line"><a name="l05340"></a><span class="lineno"> 5340</span>&#160;  <span class="keyword">const</span> AMDGPU::MIMGBaseOpcodeInfo *BaseOpcode =</div><div class="line"><a name="l05341"></a><span class="lineno"> 5341</span>&#160;      <a class="code" href="namespacellvm_1_1AMDGPU.html#a641c1e8816f4092890d4175640c3c759">AMDGPU::getMIMGBaseOpcodeInfo</a>(Intr-&gt;BaseOpcode);</div><div class="line"><a name="l05342"></a><span class="lineno"> 5342</span>&#160;  <span class="keyword">const</span> AMDGPU::MIMGDimInfo *DimInfo = <a class="code" href="namespacellvm_1_1AMDGPU.html#a6bcf83878d7d6e3c87d6281b70f54767">AMDGPU::getMIMGDimInfo</a>(Intr-&gt;Dim);</div><div class="line"><a name="l05343"></a><span class="lineno"> 5343</span>&#160;  <span class="keyword">const</span> AMDGPU::MIMGLZMappingInfo *LZMappingInfo =</div><div class="line"><a name="l05344"></a><span class="lineno"> 5344</span>&#160;      <a class="code" href="namespacellvm_1_1AMDGPU.html#a4bfd09b7123582e368a789d847b494c1">AMDGPU::getMIMGLZMappingInfo</a>(Intr-&gt;BaseOpcode);</div><div class="line"><a name="l05345"></a><span class="lineno"> 5345</span>&#160;  <span class="keyword">const</span> AMDGPU::MIMGMIPMappingInfo *MIPMappingInfo =</div><div class="line"><a name="l05346"></a><span class="lineno"> 5346</span>&#160;      <a class="code" href="namespacellvm_1_1AMDGPU.html#ac6d52f5b5382c304217764eab764a449">AMDGPU::getMIMGMIPMappingInfo</a>(Intr-&gt;BaseOpcode);</div><div class="line"><a name="l05347"></a><span class="lineno"> 5347</span>&#160;  <span class="keywordtype">unsigned</span> IntrOpcode = Intr-&gt;BaseOpcode;</div><div class="line"><a name="l05348"></a><span class="lineno"> 5348</span>&#160;  <span class="keywordtype">bool</span> IsGFX10 = Subtarget-&gt;<a class="code" href="classllvm_1_1GCNSubtarget.html#ace4de1de19cbe837c578fb3654b6c998">getGeneration</a>() &gt;= <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2a0a29519a2da61e1cf78d898e26fef446">AMDGPUSubtarget::GFX10</a>;</div><div class="line"><a name="l05349"></a><span class="lineno"> 5349</span>&#160;</div><div class="line"><a name="l05350"></a><span class="lineno"> 5350</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;EVT, 3&gt;</a> ResultTypes(Op-&gt;<a class="code" href="classllvm_1_1SDNode.html#aecf9393b9b8bfef4019780f5cb4db651">value_begin</a>(), Op-&gt;<a class="code" href="classllvm_1_1SDNode.html#a3ee68ee9398984fcd74e7cfcc3fb4ce0">value_end</a>());</div><div class="line"><a name="l05351"></a><span class="lineno"> 5351</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;EVT, 3&gt;</a> OrigResultTypes(Op-&gt;<a class="code" href="classllvm_1_1SDNode.html#aecf9393b9b8bfef4019780f5cb4db651">value_begin</a>(), Op-&gt;<a class="code" href="classllvm_1_1SDNode.html#a3ee68ee9398984fcd74e7cfcc3fb4ce0">value_end</a>());</div><div class="line"><a name="l05352"></a><span class="lineno"> 5352</span>&#160;  <span class="keywordtype">bool</span> IsD16 = <span class="keyword">false</span>;</div><div class="line"><a name="l05353"></a><span class="lineno"> 5353</span>&#160;  <span class="keywordtype">bool</span> IsA16 = <span class="keyword">false</span>;</div><div class="line"><a name="l05354"></a><span class="lineno"> 5354</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> VData;</div><div class="line"><a name="l05355"></a><span class="lineno"> 5355</span>&#160;  <span class="keywordtype">int</span> NumVDataDwords;</div><div class="line"><a name="l05356"></a><span class="lineno"> 5356</span>&#160;  <span class="keywordtype">bool</span> AdjustRetType = <span class="keyword">false</span>;</div><div class="line"><a name="l05357"></a><span class="lineno"> 5357</span>&#160;</div><div class="line"><a name="l05358"></a><span class="lineno"> 5358</span>&#160;  <span class="keywordtype">unsigned</span> AddrIdx; <span class="comment">// Index of first address argument</span></div><div class="line"><a name="l05359"></a><span class="lineno"> 5359</span>&#160;  <span class="keywordtype">unsigned</span> DMask;</div><div class="line"><a name="l05360"></a><span class="lineno"> 5360</span>&#160;  <span class="keywordtype">unsigned</span> DMaskLanes = 0;</div><div class="line"><a name="l05361"></a><span class="lineno"> 5361</span>&#160;</div><div class="line"><a name="l05362"></a><span class="lineno"> 5362</span>&#160;  <span class="keywordflow">if</span> (BaseOpcode-&gt;Atomic) {</div><div class="line"><a name="l05363"></a><span class="lineno"> 5363</span>&#160;    VData = Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(2);</div><div class="line"><a name="l05364"></a><span class="lineno"> 5364</span>&#160;</div><div class="line"><a name="l05365"></a><span class="lineno"> 5365</span>&#160;    <span class="keywordtype">bool</span> Is64Bit = VData.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>() == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>;</div><div class="line"><a name="l05366"></a><span class="lineno"> 5366</span>&#160;    <span class="keywordflow">if</span> (BaseOpcode-&gt;AtomicX2) {</div><div class="line"><a name="l05367"></a><span class="lineno"> 5367</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> VData2 = Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(3);</div><div class="line"><a name="l05368"></a><span class="lineno"> 5368</span>&#160;      VData = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a5d154312bef0ed1a6bacfcb52b7cf8eb">getBuildVector</a>(Is64Bit ? <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0f87637b0102ab8e9f085bf80358fabc">MVT::v2i64</a> : <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a5782b71c5eafe937e8d31d7b62497d99">MVT::v2i32</a>, DL,</div><div class="line"><a name="l05369"></a><span class="lineno"> 5369</span>&#160;                                 {VData, VData2});</div><div class="line"><a name="l05370"></a><span class="lineno"> 5370</span>&#160;      <span class="keywordflow">if</span> (Is64Bit)</div><div class="line"><a name="l05371"></a><span class="lineno"> 5371</span>&#160;        VData = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a64f6469ab95c4eec77e4ccf303619a81">getBitcast</a>(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a4b321667ee9d821362ffabd3c24d17b1">MVT::v4i32</a>, VData);</div><div class="line"><a name="l05372"></a><span class="lineno"> 5372</span>&#160;</div><div class="line"><a name="l05373"></a><span class="lineno"> 5373</span>&#160;      ResultTypes[0] = Is64Bit ? <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0f87637b0102ab8e9f085bf80358fabc">MVT::v2i64</a> : <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a5782b71c5eafe937e8d31d7b62497d99">MVT::v2i32</a>;</div><div class="line"><a name="l05374"></a><span class="lineno"> 5374</span>&#160;      DMask = Is64Bit ? 0xf : 0x3;</div><div class="line"><a name="l05375"></a><span class="lineno"> 5375</span>&#160;      NumVDataDwords = Is64Bit ? 4 : 2;</div><div class="line"><a name="l05376"></a><span class="lineno"> 5376</span>&#160;      AddrIdx = 4;</div><div class="line"><a name="l05377"></a><span class="lineno"> 5377</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l05378"></a><span class="lineno"> 5378</span>&#160;      DMask = Is64Bit ? 0x3 : 0x1;</div><div class="line"><a name="l05379"></a><span class="lineno"> 5379</span>&#160;      NumVDataDwords = Is64Bit ? 2 : 1;</div><div class="line"><a name="l05380"></a><span class="lineno"> 5380</span>&#160;      AddrIdx = 3;</div><div class="line"><a name="l05381"></a><span class="lineno"> 5381</span>&#160;    }</div><div class="line"><a name="l05382"></a><span class="lineno"> 5382</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l05383"></a><span class="lineno"> 5383</span>&#160;    <span class="keywordtype">unsigned</span> DMaskIdx = BaseOpcode-&gt;Store ? 3 : isa&lt;MemSDNode&gt;(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>) ? 2 : 1;</div><div class="line"><a name="l05384"></a><span class="lineno"> 5384</span>&#160;    <span class="keyword">auto</span> DMaskConst = cast&lt;ConstantSDNode&gt;(Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(DMaskIdx));</div><div class="line"><a name="l05385"></a><span class="lineno"> 5385</span>&#160;    DMask = DMaskConst-&gt;getZExtValue();</div><div class="line"><a name="l05386"></a><span class="lineno"> 5386</span>&#160;    DMaskLanes = BaseOpcode-&gt;Gather4 ? 4 : <a class="code" href="namespacellvm.html#a99e12a4a954a95d45f52950d13a43fc6">countPopulation</a>(DMask);</div><div class="line"><a name="l05387"></a><span class="lineno"> 5387</span>&#160;</div><div class="line"><a name="l05388"></a><span class="lineno"> 5388</span>&#160;    <span class="keywordflow">if</span> (BaseOpcode-&gt;Store) {</div><div class="line"><a name="l05389"></a><span class="lineno"> 5389</span>&#160;      VData = Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(2);</div><div class="line"><a name="l05390"></a><span class="lineno"> 5390</span>&#160;</div><div class="line"><a name="l05391"></a><span class="lineno"> 5391</span>&#160;      <a class="code" href="classllvm_1_1MVT.html">MVT</a> StoreVT = VData.<a class="code" href="classllvm_1_1SDValue.html#acbcc973a299b6f8733774668210b5227">getSimpleValueType</a>();</div><div class="line"><a name="l05392"></a><span class="lineno"> 5392</span>&#160;      <span class="keywordflow">if</span> (StoreVT.<a class="code" href="classllvm_1_1MVT.html#aea8bc2b59cb3fa833eb7895a3a216abd">getScalarType</a>() == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>) {</div><div class="line"><a name="l05393"></a><span class="lineno"> 5393</span>&#160;        <span class="keywordflow">if</span> (!Subtarget-&gt;<a class="code" href="classllvm_1_1GCNSubtarget.html#a00fc2b6d813f3656e1715224472da22e">hasD16Images</a>() || !BaseOpcode-&gt;HasD16)</div><div class="line"><a name="l05394"></a><span class="lineno"> 5394</span>&#160;          <span class="keywordflow">return</span> Op; <span class="comment">// D16 is unsupported for this instruction</span></div><div class="line"><a name="l05395"></a><span class="lineno"> 5395</span>&#160;</div><div class="line"><a name="l05396"></a><span class="lineno"> 5396</span>&#160;        IsD16 = <span class="keyword">true</span>;</div><div class="line"><a name="l05397"></a><span class="lineno"> 5397</span>&#160;        VData = handleD16VData(VData, DAG);</div><div class="line"><a name="l05398"></a><span class="lineno"> 5398</span>&#160;      }</div><div class="line"><a name="l05399"></a><span class="lineno"> 5399</span>&#160;</div><div class="line"><a name="l05400"></a><span class="lineno"> 5400</span>&#160;      NumVDataDwords = (VData.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>().<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>() + 31) / 32;</div><div class="line"><a name="l05401"></a><span class="lineno"> 5401</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l05402"></a><span class="lineno"> 5402</span>&#160;      <span class="comment">// Work out the num dwords based on the dmask popcount and underlying type</span></div><div class="line"><a name="l05403"></a><span class="lineno"> 5403</span>&#160;      <span class="comment">// and whether packing is supported.</span></div><div class="line"><a name="l05404"></a><span class="lineno"> 5404</span>&#160;      <a class="code" href="classllvm_1_1MVT.html">MVT</a> LoadVT = ResultTypes[0].getSimpleVT();</div><div class="line"><a name="l05405"></a><span class="lineno"> 5405</span>&#160;      <span class="keywordflow">if</span> (LoadVT.<a class="code" href="classllvm_1_1MVT.html#aea8bc2b59cb3fa833eb7895a3a216abd">getScalarType</a>() == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>) {</div><div class="line"><a name="l05406"></a><span class="lineno"> 5406</span>&#160;        <span class="keywordflow">if</span> (!Subtarget-&gt;<a class="code" href="classllvm_1_1GCNSubtarget.html#a00fc2b6d813f3656e1715224472da22e">hasD16Images</a>() || !BaseOpcode-&gt;HasD16)</div><div class="line"><a name="l05407"></a><span class="lineno"> 5407</span>&#160;          <span class="keywordflow">return</span> Op; <span class="comment">// D16 is unsupported for this instruction</span></div><div class="line"><a name="l05408"></a><span class="lineno"> 5408</span>&#160;</div><div class="line"><a name="l05409"></a><span class="lineno"> 5409</span>&#160;        IsD16 = <span class="keyword">true</span>;</div><div class="line"><a name="l05410"></a><span class="lineno"> 5410</span>&#160;      }</div><div class="line"><a name="l05411"></a><span class="lineno"> 5411</span>&#160;</div><div class="line"><a name="l05412"></a><span class="lineno"> 5412</span>&#160;      <span class="comment">// Confirm that the return type is large enough for the dmask specified</span></div><div class="line"><a name="l05413"></a><span class="lineno"> 5413</span>&#160;      <span class="keywordflow">if</span> ((LoadVT.<a class="code" href="classllvm_1_1MVT.html#a425636b56fa037ed7b19ef7f9de30df9">isVector</a>() &amp;&amp; LoadVT.<a class="code" href="classllvm_1_1MVT.html#a3a371e99982e3168caf644d82298fcac">getVectorNumElements</a>() &lt; DMaskLanes) ||</div><div class="line"><a name="l05414"></a><span class="lineno"> 5414</span>&#160;          (!LoadVT.<a class="code" href="classllvm_1_1MVT.html#a425636b56fa037ed7b19ef7f9de30df9">isVector</a>() &amp;&amp; DMaskLanes &gt; 1))</div><div class="line"><a name="l05415"></a><span class="lineno"> 5415</span>&#160;          <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>;</div><div class="line"><a name="l05416"></a><span class="lineno"> 5416</span>&#160;</div><div class="line"><a name="l05417"></a><span class="lineno"> 5417</span>&#160;      <span class="keywordflow">if</span> (IsD16 &amp;&amp; !Subtarget-&gt;<a class="code" href="classllvm_1_1GCNSubtarget.html#ad30b3c952ed576256171d49971ec9241">hasUnpackedD16VMem</a>())</div><div class="line"><a name="l05418"></a><span class="lineno"> 5418</span>&#160;        NumVDataDwords = (DMaskLanes + 1) / 2;</div><div class="line"><a name="l05419"></a><span class="lineno"> 5419</span>&#160;      <span class="keywordflow">else</span></div><div class="line"><a name="l05420"></a><span class="lineno"> 5420</span>&#160;        NumVDataDwords = DMaskLanes;</div><div class="line"><a name="l05421"></a><span class="lineno"> 5421</span>&#160;</div><div class="line"><a name="l05422"></a><span class="lineno"> 5422</span>&#160;      AdjustRetType = <span class="keyword">true</span>;</div><div class="line"><a name="l05423"></a><span class="lineno"> 5423</span>&#160;    }</div><div class="line"><a name="l05424"></a><span class="lineno"> 5424</span>&#160;</div><div class="line"><a name="l05425"></a><span class="lineno"> 5425</span>&#160;    AddrIdx = DMaskIdx + 1;</div><div class="line"><a name="l05426"></a><span class="lineno"> 5426</span>&#160;  }</div><div class="line"><a name="l05427"></a><span class="lineno"> 5427</span>&#160;</div><div class="line"><a name="l05428"></a><span class="lineno"> 5428</span>&#160;  <span class="keywordtype">unsigned</span> NumGradients = BaseOpcode-&gt;Gradients ? DimInfo-&gt;NumGradients : 0;</div><div class="line"><a name="l05429"></a><span class="lineno"> 5429</span>&#160;  <span class="keywordtype">unsigned</span> NumCoords = BaseOpcode-&gt;Coordinates ? DimInfo-&gt;NumCoords : 0;</div><div class="line"><a name="l05430"></a><span class="lineno"> 5430</span>&#160;  <span class="keywordtype">unsigned</span> NumLCM = BaseOpcode-&gt;LodOrClampOrMip ? 1 : 0;</div><div class="line"><a name="l05431"></a><span class="lineno"> 5431</span>&#160;  <span class="keywordtype">unsigned</span> NumVAddrs = BaseOpcode-&gt;NumExtraArgs + NumGradients +</div><div class="line"><a name="l05432"></a><span class="lineno"> 5432</span>&#160;                       NumCoords + NumLCM;</div><div class="line"><a name="l05433"></a><span class="lineno"> 5433</span>&#160;  <span class="keywordtype">unsigned</span> NumMIVAddrs = NumVAddrs;</div><div class="line"><a name="l05434"></a><span class="lineno"> 5434</span>&#160;</div><div class="line"><a name="l05435"></a><span class="lineno"> 5435</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;SDValue, 4&gt;</a> VAddrs;</div><div class="line"><a name="l05436"></a><span class="lineno"> 5436</span>&#160;</div><div class="line"><a name="l05437"></a><span class="lineno"> 5437</span>&#160;  <span class="comment">// Optimize _L to _LZ when _L is zero</span></div><div class="line"><a name="l05438"></a><span class="lineno"> 5438</span>&#160;  <span class="keywordflow">if</span> (LZMappingInfo) {</div><div class="line"><a name="l05439"></a><span class="lineno"> 5439</span>&#160;    <span class="keywordflow">if</span> (<span class="keyword">auto</span> ConstantLod =</div><div class="line"><a name="l05440"></a><span class="lineno"> 5440</span>&#160;         dyn_cast&lt;ConstantFPSDNode&gt;(Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(AddrIdx+NumVAddrs-1))) {</div><div class="line"><a name="l05441"></a><span class="lineno"> 5441</span>&#160;      <span class="keywordflow">if</span> (ConstantLod-&gt;isZero() || ConstantLod-&gt;isNegative()) {</div><div class="line"><a name="l05442"></a><span class="lineno"> 5442</span>&#160;        IntrOpcode = LZMappingInfo-&gt;LZ;  <span class="comment">// set new opcode to _lz variant of _l</span></div><div class="line"><a name="l05443"></a><span class="lineno"> 5443</span>&#160;        NumMIVAddrs--;               <span class="comment">// remove &#39;lod&#39;</span></div><div class="line"><a name="l05444"></a><span class="lineno"> 5444</span>&#160;      }</div><div class="line"><a name="l05445"></a><span class="lineno"> 5445</span>&#160;    }</div><div class="line"><a name="l05446"></a><span class="lineno"> 5446</span>&#160;  }</div><div class="line"><a name="l05447"></a><span class="lineno"> 5447</span>&#160;</div><div class="line"><a name="l05448"></a><span class="lineno"> 5448</span>&#160;  <span class="comment">// Optimize _mip away, when &#39;lod&#39; is zero</span></div><div class="line"><a name="l05449"></a><span class="lineno"> 5449</span>&#160;  <span class="keywordflow">if</span> (MIPMappingInfo) {</div><div class="line"><a name="l05450"></a><span class="lineno"> 5450</span>&#160;    <span class="keywordflow">if</span> (<span class="keyword">auto</span> ConstantLod =</div><div class="line"><a name="l05451"></a><span class="lineno"> 5451</span>&#160;         dyn_cast&lt;ConstantSDNode&gt;(Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(AddrIdx+NumVAddrs-1))) {</div><div class="line"><a name="l05452"></a><span class="lineno"> 5452</span>&#160;      <span class="keywordflow">if</span> (ConstantLod-&gt;isNullValue()) {</div><div class="line"><a name="l05453"></a><span class="lineno"> 5453</span>&#160;        IntrOpcode = MIPMappingInfo-&gt;NONMIP;  <span class="comment">// set new opcode to variant without _mip</span></div><div class="line"><a name="l05454"></a><span class="lineno"> 5454</span>&#160;        NumMIVAddrs--;               <span class="comment">// remove &#39;lod&#39;</span></div><div class="line"><a name="l05455"></a><span class="lineno"> 5455</span>&#160;      }</div><div class="line"><a name="l05456"></a><span class="lineno"> 5456</span>&#160;    }</div><div class="line"><a name="l05457"></a><span class="lineno"> 5457</span>&#160;  }</div><div class="line"><a name="l05458"></a><span class="lineno"> 5458</span>&#160;</div><div class="line"><a name="l05459"></a><span class="lineno"> 5459</span>&#160;  <span class="comment">// Check for 16 bit addresses and pack if true.</span></div><div class="line"><a name="l05460"></a><span class="lineno"> 5460</span>&#160;  <span class="keywordtype">unsigned</span> DimIdx = AddrIdx + BaseOpcode-&gt;NumExtraArgs;</div><div class="line"><a name="l05461"></a><span class="lineno"> 5461</span>&#160;  <a class="code" href="classllvm_1_1MVT.html">MVT</a> VAddrVT = Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(DimIdx).<a class="code" href="classllvm_1_1SDValue.html#acbcc973a299b6f8733774668210b5227">getSimpleValueType</a>();</div><div class="line"><a name="l05462"></a><span class="lineno"> 5462</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MVT.html">MVT</a> VAddrScalarVT = VAddrVT.<a class="code" href="classllvm_1_1MVT.html#aea8bc2b59cb3fa833eb7895a3a216abd">getScalarType</a>();</div><div class="line"><a name="l05463"></a><span class="lineno"> 5463</span>&#160;  <span class="keywordflow">if</span> (((VAddrScalarVT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>) || (VAddrScalarVT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">MVT::i16</a>)) &amp;&amp;</div><div class="line"><a name="l05464"></a><span class="lineno"> 5464</span>&#160;      ST-&gt;hasFeature(AMDGPU::FeatureR128A16)) {</div><div class="line"><a name="l05465"></a><span class="lineno"> 5465</span>&#160;    IsA16 = <span class="keyword">true</span>;</div><div class="line"><a name="l05466"></a><span class="lineno"> 5466</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MVT.html">MVT</a> VectorVT = VAddrScalarVT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a> ? <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a766168a67c5954796304a42e6287f23e">MVT::v2f16</a> : <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a802353221ba95e0fb06ef5e38dd79192">MVT::v2i16</a>;</div><div class="line"><a name="l05467"></a><span class="lineno"> 5467</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = AddrIdx; i &lt; (AddrIdx + NumMIVAddrs); ++i) {</div><div class="line"><a name="l05468"></a><span class="lineno"> 5468</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> AddrLo, AddrHi;</div><div class="line"><a name="l05469"></a><span class="lineno"> 5469</span>&#160;      <span class="comment">// Push back extra arguments.</span></div><div class="line"><a name="l05470"></a><span class="lineno"> 5470</span>&#160;      <span class="keywordflow">if</span> (i &lt; DimIdx) {</div><div class="line"><a name="l05471"></a><span class="lineno"> 5471</span>&#160;        AddrLo = Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(i);</div><div class="line"><a name="l05472"></a><span class="lineno"> 5472</span>&#160;      } <span class="keywordflow">else</span> {</div><div class="line"><a name="l05473"></a><span class="lineno"> 5473</span>&#160;        AddrLo = Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(i);</div><div class="line"><a name="l05474"></a><span class="lineno"> 5474</span>&#160;        <span class="comment">// Dz/dh, dz/dv and the last odd coord are packed with undef. Also,</span></div><div class="line"><a name="l05475"></a><span class="lineno"> 5475</span>&#160;        <span class="comment">// in 1D, derivatives dx/dh and dx/dv are packed with undef.</span></div><div class="line"><a name="l05476"></a><span class="lineno"> 5476</span>&#160;        <span class="keywordflow">if</span> (((i + 1) &gt;= (AddrIdx + NumMIVAddrs)) ||</div><div class="line"><a name="l05477"></a><span class="lineno"> 5477</span>&#160;            ((NumGradients / 2) % 2 == 1 &amp;&amp;</div><div class="line"><a name="l05478"></a><span class="lineno"> 5478</span>&#160;            (i == DimIdx + (NumGradients / 2) - 1 ||</div><div class="line"><a name="l05479"></a><span class="lineno"> 5479</span>&#160;             i == DimIdx + NumGradients - 1))) {</div><div class="line"><a name="l05480"></a><span class="lineno"> 5480</span>&#160;          AddrHi = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a5b0e59823444a55c295af279611a9d24">getUNDEF</a>(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>);</div><div class="line"><a name="l05481"></a><span class="lineno"> 5481</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l05482"></a><span class="lineno"> 5482</span>&#160;          AddrHi = Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(i + 1);</div><div class="line"><a name="l05483"></a><span class="lineno"> 5483</span>&#160;          i++;</div><div class="line"><a name="l05484"></a><span class="lineno"> 5484</span>&#160;        }</div><div class="line"><a name="l05485"></a><span class="lineno"> 5485</span>&#160;        AddrLo = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a576080a08ef1bbab0308eac9d5838f75">ISD::SCALAR_TO_VECTOR</a>, DL, VectorVT,</div><div class="line"><a name="l05486"></a><span class="lineno"> 5486</span>&#160;                             {AddrLo, AddrHi});</div><div class="line"><a name="l05487"></a><span class="lineno"> 5487</span>&#160;        AddrLo = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a64f6469ab95c4eec77e4ccf303619a81">getBitcast</a>(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, AddrLo);</div><div class="line"><a name="l05488"></a><span class="lineno"> 5488</span>&#160;      }</div><div class="line"><a name="l05489"></a><span class="lineno"> 5489</span>&#160;      VAddrs.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(AddrLo);</div><div class="line"><a name="l05490"></a><span class="lineno"> 5490</span>&#160;    }</div><div class="line"><a name="l05491"></a><span class="lineno"> 5491</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l05492"></a><span class="lineno"> 5492</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i &lt; NumMIVAddrs; ++i)</div><div class="line"><a name="l05493"></a><span class="lineno"> 5493</span>&#160;      VAddrs.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(AddrIdx + i));</div><div class="line"><a name="l05494"></a><span class="lineno"> 5494</span>&#160;  }</div><div class="line"><a name="l05495"></a><span class="lineno"> 5495</span>&#160;</div><div class="line"><a name="l05496"></a><span class="lineno"> 5496</span>&#160;  <span class="comment">// If the register allocator cannot place the address registers contiguously</span></div><div class="line"><a name="l05497"></a><span class="lineno"> 5497</span>&#160;  <span class="comment">// without introducing moves, then using the non-sequential address encoding</span></div><div class="line"><a name="l05498"></a><span class="lineno"> 5498</span>&#160;  <span class="comment">// is always preferable, since it saves VALU instructions and is usually a</span></div><div class="line"><a name="l05499"></a><span class="lineno"> 5499</span>&#160;  <span class="comment">// wash in terms of code size or even better.</span></div><div class="line"><a name="l05500"></a><span class="lineno"> 5500</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l05501"></a><span class="lineno"> 5501</span>&#160;  <span class="comment">// However, we currently have no way of hinting to the register allocator that</span></div><div class="line"><a name="l05502"></a><span class="lineno"> 5502</span>&#160;  <span class="comment">// MIMG addresses should be placed contiguously when it is possible to do so,</span></div><div class="line"><a name="l05503"></a><span class="lineno"> 5503</span>&#160;  <span class="comment">// so force non-NSA for the common 2-address case as a heuristic.</span></div><div class="line"><a name="l05504"></a><span class="lineno"> 5504</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l05505"></a><span class="lineno"> 5505</span>&#160;  <span class="comment">// SIShrinkInstructions will convert NSA encodings to non-NSA after register</span></div><div class="line"><a name="l05506"></a><span class="lineno"> 5506</span>&#160;  <span class="comment">// allocation when possible.</span></div><div class="line"><a name="l05507"></a><span class="lineno"> 5507</span>&#160;  <span class="keywordtype">bool</span> UseNSA =</div><div class="line"><a name="l05508"></a><span class="lineno"> 5508</span>&#160;      ST-&gt;hasFeature(AMDGPU::FeatureNSAEncoding) &amp;&amp; VAddrs.<a class="code" href="classllvm_1_1SmallVectorBase.html#ac8624043115fb3a5076c964820001b61">size</a>() &gt;= 3;</div><div class="line"><a name="l05509"></a><span class="lineno"> 5509</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> VAddr;</div><div class="line"><a name="l05510"></a><span class="lineno"> 5510</span>&#160;  <span class="keywordflow">if</span> (!UseNSA)</div><div class="line"><a name="l05511"></a><span class="lineno"> 5511</span>&#160;    VAddr = <a class="code" href="SIISelLowering_8cpp.html#ae76b640db72efe7da1107ed796890d99">getBuildDwordsVector</a>(DAG, DL, VAddrs);</div><div class="line"><a name="l05512"></a><span class="lineno"> 5512</span>&#160;</div><div class="line"><a name="l05513"></a><span class="lineno"> 5513</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> True = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(1, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a85440bbdbba12de574c02e515444d3f4">MVT::i1</a>);</div><div class="line"><a name="l05514"></a><span class="lineno"> 5514</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> False = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(0, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a85440bbdbba12de574c02e515444d3f4">MVT::i1</a>);</div><div class="line"><a name="l05515"></a><span class="lineno"> 5515</span>&#160;  <span class="keywordtype">unsigned</span> CtrlIdx; <span class="comment">// Index of texfailctrl argument</span></div><div class="line"><a name="l05516"></a><span class="lineno"> 5516</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Unorm;</div><div class="line"><a name="l05517"></a><span class="lineno"> 5517</span>&#160;  <span class="keywordflow">if</span> (!BaseOpcode-&gt;Sampler) {</div><div class="line"><a name="l05518"></a><span class="lineno"> 5518</span>&#160;    Unorm = True;</div><div class="line"><a name="l05519"></a><span class="lineno"> 5519</span>&#160;    CtrlIdx = AddrIdx + NumVAddrs + 1;</div><div class="line"><a name="l05520"></a><span class="lineno"> 5520</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l05521"></a><span class="lineno"> 5521</span>&#160;    <span class="keyword">auto</span> UnormConst =</div><div class="line"><a name="l05522"></a><span class="lineno"> 5522</span>&#160;        cast&lt;ConstantSDNode&gt;(Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(AddrIdx + NumVAddrs + 2));</div><div class="line"><a name="l05523"></a><span class="lineno"> 5523</span>&#160;</div><div class="line"><a name="l05524"></a><span class="lineno"> 5524</span>&#160;    Unorm = UnormConst-&gt;getZExtValue() ? True : False;</div><div class="line"><a name="l05525"></a><span class="lineno"> 5525</span>&#160;    CtrlIdx = AddrIdx + NumVAddrs + 3;</div><div class="line"><a name="l05526"></a><span class="lineno"> 5526</span>&#160;  }</div><div class="line"><a name="l05527"></a><span class="lineno"> 5527</span>&#160;</div><div class="line"><a name="l05528"></a><span class="lineno"> 5528</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> TFE;</div><div class="line"><a name="l05529"></a><span class="lineno"> 5529</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LWE;</div><div class="line"><a name="l05530"></a><span class="lineno"> 5530</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> TexFail = Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(CtrlIdx);</div><div class="line"><a name="l05531"></a><span class="lineno"> 5531</span>&#160;  <span class="keywordtype">bool</span> IsTexFail = <span class="keyword">false</span>;</div><div class="line"><a name="l05532"></a><span class="lineno"> 5532</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="SIISelLowering_8cpp.html#a24891210ab43cc1cc7b96899695dfe62">parseTexFail</a>(TexFail, DAG, &amp;TFE, &amp;LWE, IsTexFail))</div><div class="line"><a name="l05533"></a><span class="lineno"> 5533</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>;</div><div class="line"><a name="l05534"></a><span class="lineno"> 5534</span>&#160;</div><div class="line"><a name="l05535"></a><span class="lineno"> 5535</span>&#160;  <span class="keywordflow">if</span> (IsTexFail) {</div><div class="line"><a name="l05536"></a><span class="lineno"> 5536</span>&#160;    <span class="keywordflow">if</span> (!DMaskLanes) {</div><div class="line"><a name="l05537"></a><span class="lineno"> 5537</span>&#160;      <span class="comment">// Expecting to get an error flag since TFC is on - and dmask is 0</span></div><div class="line"><a name="l05538"></a><span class="lineno"> 5538</span>&#160;      <span class="comment">// Force dmask to be at least 1 otherwise the instruction will fail</span></div><div class="line"><a name="l05539"></a><span class="lineno"> 5539</span>&#160;      DMask = 0x1;</div><div class="line"><a name="l05540"></a><span class="lineno"> 5540</span>&#160;      DMaskLanes = 1;</div><div class="line"><a name="l05541"></a><span class="lineno"> 5541</span>&#160;      NumVDataDwords = 1;</div><div class="line"><a name="l05542"></a><span class="lineno"> 5542</span>&#160;    }</div><div class="line"><a name="l05543"></a><span class="lineno"> 5543</span>&#160;    NumVDataDwords += 1;</div><div class="line"><a name="l05544"></a><span class="lineno"> 5544</span>&#160;    AdjustRetType = <span class="keyword">true</span>;</div><div class="line"><a name="l05545"></a><span class="lineno"> 5545</span>&#160;  }</div><div class="line"><a name="l05546"></a><span class="lineno"> 5546</span>&#160;</div><div class="line"><a name="l05547"></a><span class="lineno"> 5547</span>&#160;  <span class="comment">// Has something earlier tagged that the return type needs adjusting</span></div><div class="line"><a name="l05548"></a><span class="lineno"> 5548</span>&#160;  <span class="comment">// This happens if the instruction is a load or has set TexFailCtrl flags</span></div><div class="line"><a name="l05549"></a><span class="lineno"> 5549</span>&#160;  <span class="keywordflow">if</span> (AdjustRetType) {</div><div class="line"><a name="l05550"></a><span class="lineno"> 5550</span>&#160;    <span class="comment">// NumVDataDwords reflects the true number of dwords required in the return type</span></div><div class="line"><a name="l05551"></a><span class="lineno"> 5551</span>&#160;    <span class="keywordflow">if</span> (DMaskLanes == 0 &amp;&amp; !BaseOpcode-&gt;Store) {</div><div class="line"><a name="l05552"></a><span class="lineno"> 5552</span>&#160;      <span class="comment">// This is a no-op load. This can be eliminated</span></div><div class="line"><a name="l05553"></a><span class="lineno"> 5553</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8ab502f975742e9bff6d6dd7b49439b806">Undef</a> = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a5b0e59823444a55c295af279611a9d24">getUNDEF</a>(Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>());</div><div class="line"><a name="l05554"></a><span class="lineno"> 5554</span>&#160;      <span class="keywordflow">if</span> (isa&lt;MemSDNode&gt;(Op))</div><div class="line"><a name="l05555"></a><span class="lineno"> 5555</span>&#160;        <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a193d4ea30b27a0c86550ae249eefaeaa">getMergeValues</a>({Undef, Op.getOperand(0)}, DL);</div><div class="line"><a name="l05556"></a><span class="lineno"> 5556</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8ab502f975742e9bff6d6dd7b49439b806">Undef</a>;</div><div class="line"><a name="l05557"></a><span class="lineno"> 5557</span>&#160;    }</div><div class="line"><a name="l05558"></a><span class="lineno"> 5558</span>&#160;</div><div class="line"><a name="l05559"></a><span class="lineno"> 5559</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> NewVT = NumVDataDwords &gt; 1 ?</div><div class="line"><a name="l05560"></a><span class="lineno"> 5560</span>&#160;                  <a class="code" href="structllvm_1_1EVT.html#a210ba6b43ba451b698857dd9de71bd15">EVT::getVectorVT</a>(*DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ae73894797c63cdacffa04bc100873df3">getContext</a>(), <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, NumVDataDwords)</div><div class="line"><a name="l05561"></a><span class="lineno"> 5561</span>&#160;                : <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a>;</div><div class="line"><a name="l05562"></a><span class="lineno"> 5562</span>&#160;</div><div class="line"><a name="l05563"></a><span class="lineno"> 5563</span>&#160;    ResultTypes[0] = NewVT;</div><div class="line"><a name="l05564"></a><span class="lineno"> 5564</span>&#160;    <span class="keywordflow">if</span> (ResultTypes.size() == 3) {</div><div class="line"><a name="l05565"></a><span class="lineno"> 5565</span>&#160;      <span class="comment">// Original result was aggregate type used for TexFailCtrl results</span></div><div class="line"><a name="l05566"></a><span class="lineno"> 5566</span>&#160;      <span class="comment">// The actual instruction returns as a vector type which has now been</span></div><div class="line"><a name="l05567"></a><span class="lineno"> 5567</span>&#160;      <span class="comment">// created. Remove the aggregate result.</span></div><div class="line"><a name="l05568"></a><span class="lineno"> 5568</span>&#160;      ResultTypes.erase(&amp;ResultTypes[1]);</div><div class="line"><a name="l05569"></a><span class="lineno"> 5569</span>&#160;    }</div><div class="line"><a name="l05570"></a><span class="lineno"> 5570</span>&#160;  }</div><div class="line"><a name="l05571"></a><span class="lineno"> 5571</span>&#160;</div><div class="line"><a name="l05572"></a><span class="lineno"> 5572</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> GLC;</div><div class="line"><a name="l05573"></a><span class="lineno"> 5573</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SLC;</div><div class="line"><a name="l05574"></a><span class="lineno"> 5574</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> DLC;</div><div class="line"><a name="l05575"></a><span class="lineno"> 5575</span>&#160;  <span class="keywordflow">if</span> (BaseOpcode-&gt;Atomic) {</div><div class="line"><a name="l05576"></a><span class="lineno"> 5576</span>&#160;    GLC = True; <span class="comment">// TODO no-return optimization</span></div><div class="line"><a name="l05577"></a><span class="lineno"> 5577</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="SIISelLowering_8cpp.html#afdcefb9fdd0961b94cb98b3b23b58996">parseCachePolicy</a>(Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(CtrlIdx + 1), DAG, <span class="keyword">nullptr</span>, &amp;SLC,</div><div class="line"><a name="l05578"></a><span class="lineno"> 5578</span>&#160;                          IsGFX10 ? &amp;DLC : <span class="keyword">nullptr</span>))</div><div class="line"><a name="l05579"></a><span class="lineno"> 5579</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>;</div><div class="line"><a name="l05580"></a><span class="lineno"> 5580</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l05581"></a><span class="lineno"> 5581</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="SIISelLowering_8cpp.html#afdcefb9fdd0961b94cb98b3b23b58996">parseCachePolicy</a>(Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(CtrlIdx + 1), DAG, &amp;GLC, &amp;SLC,</div><div class="line"><a name="l05582"></a><span class="lineno"> 5582</span>&#160;                          IsGFX10 ? &amp;DLC : <span class="keyword">nullptr</span>))</div><div class="line"><a name="l05583"></a><span class="lineno"> 5583</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>;</div><div class="line"><a name="l05584"></a><span class="lineno"> 5584</span>&#160;  }</div><div class="line"><a name="l05585"></a><span class="lineno"> 5585</span>&#160;</div><div class="line"><a name="l05586"></a><span class="lineno"> 5586</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;SDValue, 26&gt;</a> Ops;</div><div class="line"><a name="l05587"></a><span class="lineno"> 5587</span>&#160;  <span class="keywordflow">if</span> (BaseOpcode-&gt;Store || BaseOpcode-&gt;Atomic)</div><div class="line"><a name="l05588"></a><span class="lineno"> 5588</span>&#160;    Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(VData); <span class="comment">// vdata</span></div><div class="line"><a name="l05589"></a><span class="lineno"> 5589</span>&#160;  <span class="keywordflow">if</span> (UseNSA) {</div><div class="line"><a name="l05590"></a><span class="lineno"> 5590</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Addr : VAddrs)</div><div class="line"><a name="l05591"></a><span class="lineno"> 5591</span>&#160;      Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(Addr);</div><div class="line"><a name="l05592"></a><span class="lineno"> 5592</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l05593"></a><span class="lineno"> 5593</span>&#160;    Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(VAddr);</div><div class="line"><a name="l05594"></a><span class="lineno"> 5594</span>&#160;  }</div><div class="line"><a name="l05595"></a><span class="lineno"> 5595</span>&#160;  Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(AddrIdx + NumVAddrs)); <span class="comment">// rsrc</span></div><div class="line"><a name="l05596"></a><span class="lineno"> 5596</span>&#160;  <span class="keywordflow">if</span> (BaseOpcode-&gt;Sampler)</div><div class="line"><a name="l05597"></a><span class="lineno"> 5597</span>&#160;    Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(AddrIdx + NumVAddrs + 1)); <span class="comment">// sampler</span></div><div class="line"><a name="l05598"></a><span class="lineno"> 5598</span>&#160;  Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(DMask, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>));</div><div class="line"><a name="l05599"></a><span class="lineno"> 5599</span>&#160;  <span class="keywordflow">if</span> (IsGFX10)</div><div class="line"><a name="l05600"></a><span class="lineno"> 5600</span>&#160;    Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(DimInfo-&gt;Encoding, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>));</div><div class="line"><a name="l05601"></a><span class="lineno"> 5601</span>&#160;  Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(Unorm);</div><div class="line"><a name="l05602"></a><span class="lineno"> 5602</span>&#160;  <span class="keywordflow">if</span> (IsGFX10)</div><div class="line"><a name="l05603"></a><span class="lineno"> 5603</span>&#160;    Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(DLC);</div><div class="line"><a name="l05604"></a><span class="lineno"> 5604</span>&#160;  Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(GLC);</div><div class="line"><a name="l05605"></a><span class="lineno"> 5605</span>&#160;  Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(SLC);</div><div class="line"><a name="l05606"></a><span class="lineno"> 5606</span>&#160;  Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(IsA16 &amp;&amp;  <span class="comment">// a16 or r128</span></div><div class="line"><a name="l05607"></a><span class="lineno"> 5607</span>&#160;                ST-&gt;hasFeature(AMDGPU::FeatureR128A16) ? True : False);</div><div class="line"><a name="l05608"></a><span class="lineno"> 5608</span>&#160;  Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(TFE); <span class="comment">// tfe</span></div><div class="line"><a name="l05609"></a><span class="lineno"> 5609</span>&#160;  Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(LWE); <span class="comment">// lwe</span></div><div class="line"><a name="l05610"></a><span class="lineno"> 5610</span>&#160;  <span class="keywordflow">if</span> (!IsGFX10)</div><div class="line"><a name="l05611"></a><span class="lineno"> 5611</span>&#160;    Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(DimInfo-&gt;DA ? True : False);</div><div class="line"><a name="l05612"></a><span class="lineno"> 5612</span>&#160;  <span class="keywordflow">if</span> (BaseOpcode-&gt;HasD16)</div><div class="line"><a name="l05613"></a><span class="lineno"> 5613</span>&#160;    Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(IsD16 ? True : False);</div><div class="line"><a name="l05614"></a><span class="lineno"> 5614</span>&#160;  <span class="keywordflow">if</span> (isa&lt;MemSDNode&gt;(Op))</div><div class="line"><a name="l05615"></a><span class="lineno"> 5615</span>&#160;    Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0)); <span class="comment">// chain</span></div><div class="line"><a name="l05616"></a><span class="lineno"> 5616</span>&#160;</div><div class="line"><a name="l05617"></a><span class="lineno"> 5617</span>&#160;  <span class="keywordtype">int</span> NumVAddrDwords =</div><div class="line"><a name="l05618"></a><span class="lineno"> 5618</span>&#160;      UseNSA ? VAddrs.<a class="code" href="classllvm_1_1SmallVectorBase.html#ac8624043115fb3a5076c964820001b61">size</a>() : VAddr.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>().<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>() / 32;</div><div class="line"><a name="l05619"></a><span class="lineno"> 5619</span>&#160;  <span class="keywordtype">int</span> Opcode = -1;</div><div class="line"><a name="l05620"></a><span class="lineno"> 5620</span>&#160;</div><div class="line"><a name="l05621"></a><span class="lineno"> 5621</span>&#160;  <span class="keywordflow">if</span> (IsGFX10) {</div><div class="line"><a name="l05622"></a><span class="lineno"> 5622</span>&#160;    Opcode = <a class="code" href="namespacellvm_1_1AMDGPU.html#a176f799037e98f7743008924c4b72266">AMDGPU::getMIMGOpcode</a>(IntrOpcode,</div><div class="line"><a name="l05623"></a><span class="lineno"> 5623</span>&#160;                                   UseNSA ? AMDGPU::MIMGEncGfx10NSA</div><div class="line"><a name="l05624"></a><span class="lineno"> 5624</span>&#160;                                          : AMDGPU::MIMGEncGfx10Default,</div><div class="line"><a name="l05625"></a><span class="lineno"> 5625</span>&#160;                                   NumVDataDwords, NumVAddrDwords);</div><div class="line"><a name="l05626"></a><span class="lineno"> 5626</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l05627"></a><span class="lineno"> 5627</span>&#160;    <span class="keywordflow">if</span> (Subtarget-&gt;<a class="code" href="classllvm_1_1GCNSubtarget.html#ace4de1de19cbe837c578fb3654b6c998">getGeneration</a>() &gt;= <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2aef8609af541a5b1b01484b29d0f62534">AMDGPUSubtarget::VOLCANIC_ISLANDS</a>)</div><div class="line"><a name="l05628"></a><span class="lineno"> 5628</span>&#160;      Opcode = <a class="code" href="namespacellvm_1_1AMDGPU.html#a176f799037e98f7743008924c4b72266">AMDGPU::getMIMGOpcode</a>(IntrOpcode, AMDGPU::MIMGEncGfx8,</div><div class="line"><a name="l05629"></a><span class="lineno"> 5629</span>&#160;                                     NumVDataDwords, NumVAddrDwords);</div><div class="line"><a name="l05630"></a><span class="lineno"> 5630</span>&#160;    <span class="keywordflow">if</span> (Opcode == -1)</div><div class="line"><a name="l05631"></a><span class="lineno"> 5631</span>&#160;      Opcode = <a class="code" href="namespacellvm_1_1AMDGPU.html#a176f799037e98f7743008924c4b72266">AMDGPU::getMIMGOpcode</a>(IntrOpcode, AMDGPU::MIMGEncGfx6,</div><div class="line"><a name="l05632"></a><span class="lineno"> 5632</span>&#160;                                     NumVDataDwords, NumVAddrDwords);</div><div class="line"><a name="l05633"></a><span class="lineno"> 5633</span>&#160;  }</div><div class="line"><a name="l05634"></a><span class="lineno"> 5634</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Opcode != -1);</div><div class="line"><a name="l05635"></a><span class="lineno"> 5635</span>&#160;</div><div class="line"><a name="l05636"></a><span class="lineno"> 5636</span>&#160;  <a class="code" href="classllvm_1_1MachineSDNode.html">MachineSDNode</a> *NewNode = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a1c04c72abd24de2572a03ef686a36dd6">getMachineNode</a>(Opcode, DL, ResultTypes, Ops);</div><div class="line"><a name="l05637"></a><span class="lineno"> 5637</span>&#160;  <span class="keywordflow">if</span> (<span class="keyword">auto</span> MemOp = dyn_cast&lt;MemSDNode&gt;(Op)) {</div><div class="line"><a name="l05638"></a><span class="lineno"> 5638</span>&#160;    <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *<a class="code" href="namespaceMemRef.html">MemRef</a> = MemOp-&gt;getMemOperand();</div><div class="line"><a name="l05639"></a><span class="lineno"> 5639</span>&#160;    DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ab33f64f0272fe1831cf4bcdbb6c198c9">setNodeMemRefs</a>(NewNode, {MemRef});</div><div class="line"><a name="l05640"></a><span class="lineno"> 5640</span>&#160;  }</div><div class="line"><a name="l05641"></a><span class="lineno"> 5641</span>&#160;</div><div class="line"><a name="l05642"></a><span class="lineno"> 5642</span>&#160;  <span class="keywordflow">if</span> (BaseOpcode-&gt;AtomicX2) {</div><div class="line"><a name="l05643"></a><span class="lineno"> 5643</span>&#160;    <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;SDValue, 1&gt;</a> Elt;</div><div class="line"><a name="l05644"></a><span class="lineno"> 5644</span>&#160;    DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ae91eee8c3f7ef91e353b1f5aea6f73f4">ExtractVectorElements</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(NewNode, 0), Elt, 0, 1);</div><div class="line"><a name="l05645"></a><span class="lineno"> 5645</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a193d4ea30b27a0c86550ae249eefaeaa">getMergeValues</a>({Elt[0], <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(NewNode, 1)}, DL);</div><div class="line"><a name="l05646"></a><span class="lineno"> 5646</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (!BaseOpcode-&gt;Store) {</div><div class="line"><a name="l05647"></a><span class="lineno"> 5647</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="SIISelLowering_8cpp.html#af998a79a1e6ac3a8cbbe692c3a07f9cb">constructRetValue</a>(DAG, NewNode,</div><div class="line"><a name="l05648"></a><span class="lineno"> 5648</span>&#160;                             OrigResultTypes, IsTexFail,</div><div class="line"><a name="l05649"></a><span class="lineno"> 5649</span>&#160;                             Subtarget-&gt;<a class="code" href="classllvm_1_1GCNSubtarget.html#ad30b3c952ed576256171d49971ec9241">hasUnpackedD16VMem</a>(), IsD16,</div><div class="line"><a name="l05650"></a><span class="lineno"> 5650</span>&#160;                             DMaskLanes, NumVDataDwords, DL,</div><div class="line"><a name="l05651"></a><span class="lineno"> 5651</span>&#160;                             *DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ae73894797c63cdacffa04bc100873df3">getContext</a>());</div><div class="line"><a name="l05652"></a><span class="lineno"> 5652</span>&#160;  }</div><div class="line"><a name="l05653"></a><span class="lineno"> 5653</span>&#160;</div><div class="line"><a name="l05654"></a><span class="lineno"> 5654</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(NewNode, 0);</div><div class="line"><a name="l05655"></a><span class="lineno"> 5655</span>&#160;}</div><div class="line"><a name="l05656"></a><span class="lineno"> 5656</span>&#160;</div><div class="line"><a name="l05657"></a><span class="lineno"> 5657</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SITargetLowering::lowerSBuffer(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Rsrc,</div><div class="line"><a name="l05658"></a><span class="lineno"> 5658</span>&#160;                                       <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Offset, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> GLC, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> DLC,</div><div class="line"><a name="l05659"></a><span class="lineno"> 5659</span>&#160;                                       <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div><div class="line"><a name="l05660"></a><span class="lineno"> 5660</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aaa0193582f1fc99e3e6a3fc5abcb37bf">getMachineFunction</a>();</div><div class="line"><a name="l05661"></a><span class="lineno"> 5661</span>&#160;</div><div class="line"><a name="l05662"></a><span class="lineno"> 5662</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;<a class="code" href="classllvm_1_1DataLayout.html">DataLayout</a> = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aa8fca8c414a664c8d1cd44da876b8b3b">getDataLayout</a>();</div><div class="line"><a name="l05663"></a><span class="lineno"> 5663</span>&#160;  <span class="keywordtype">unsigned</span> Align =</div><div class="line"><a name="l05664"></a><span class="lineno"> 5664</span>&#160;      DataLayout.<a class="code" href="classllvm_1_1DataLayout.html#a43556646ad677cfdcfde2b031fa59173">getABITypeAlignment</a>(VT.<a class="code" href="structllvm_1_1EVT.html#ab0cfceeb37508e56f9c127e59766a668">getTypeForEVT</a>(*DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ae73894797c63cdacffa04bc100873df3">getContext</a>()));</div><div class="line"><a name="l05665"></a><span class="lineno"> 5665</span>&#160;</div><div class="line"><a name="l05666"></a><span class="lineno"> 5666</span>&#160;  <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MMO = MF.<a class="code" href="classllvm_1_1MachineFunction.html#aab286010c5d6d400df9eee0ef4d196f0">getMachineMemOperand</a>(</div><div class="line"><a name="l05667"></a><span class="lineno"> 5667</span>&#160;      <a class="code" href="structllvm_1_1MachinePointerInfo.html">MachinePointerInfo</a>(),</div><div class="line"><a name="l05668"></a><span class="lineno"> 5668</span>&#160;      <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda7d12be6206e5b0026c71bbcd5cb76494">MachineMemOperand::MOLoad</a> | <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda7b999a936bc7a4d45dfadbe356e77b3f">MachineMemOperand::MODereferenceable</a> |</div><div class="line"><a name="l05669"></a><span class="lineno"> 5669</span>&#160;          <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddac63dd9c4fe69bfeaac7a363fda846ac6">MachineMemOperand::MOInvariant</a>,</div><div class="line"><a name="l05670"></a><span class="lineno"> 5670</span>&#160;      VT.<a class="code" href="structllvm_1_1EVT.html#a1572b31fadbd0d758314b8d35a050410">getStoreSize</a>(), <a class="code" href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1Arg_1_1Key.html#a6b334a5f83504ebc99cc59f4f333ff98">Align</a>);</div><div class="line"><a name="l05671"></a><span class="lineno"> 5671</span>&#160;</div><div class="line"><a name="l05672"></a><span class="lineno"> 5672</span>&#160;  <span class="keywordflow">if</span> (!Offset-&gt;<a class="code" href="classllvm_1_1SDNode.html#a28417243f8d25f74e598d78d7802c366">isDivergent</a>()) {</div><div class="line"><a name="l05673"></a><span class="lineno"> 5673</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = {</div><div class="line"><a name="l05674"></a><span class="lineno"> 5674</span>&#160;        Rsrc,</div><div class="line"><a name="l05675"></a><span class="lineno"> 5675</span>&#160;        <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>, <span class="comment">// Offset</span></div><div class="line"><a name="l05676"></a><span class="lineno"> 5676</span>&#160;        GLC,</div><div class="line"><a name="l05677"></a><span class="lineno"> 5677</span>&#160;        DLC,</div><div class="line"><a name="l05678"></a><span class="lineno"> 5678</span>&#160;    };</div><div class="line"><a name="l05679"></a><span class="lineno"> 5679</span>&#160;</div><div class="line"><a name="l05680"></a><span class="lineno"> 5680</span>&#160;    <span class="comment">// Widen vec3 load to vec4.</span></div><div class="line"><a name="l05681"></a><span class="lineno"> 5681</span>&#160;    <span class="keywordflow">if</span> (VT.<a class="code" href="structllvm_1_1EVT.html#aa54976197fff266f4143beb44fc9764c">isVector</a>() &amp;&amp; VT.<a class="code" href="structllvm_1_1EVT.html#ae245d70802e4ebe1cae2b6122c62a22a">getVectorNumElements</a>() == 3) {</div><div class="line"><a name="l05682"></a><span class="lineno"> 5682</span>&#160;      <a class="code" href="structllvm_1_1EVT.html">EVT</a> WidenedVT =</div><div class="line"><a name="l05683"></a><span class="lineno"> 5683</span>&#160;          <a class="code" href="structllvm_1_1EVT.html#a210ba6b43ba451b698857dd9de71bd15">EVT::getVectorVT</a>(*DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ae73894797c63cdacffa04bc100873df3">getContext</a>(), VT.<a class="code" href="structllvm_1_1EVT.html#abc4c6365ade17ad4443ad0e381e7479d">getVectorElementType</a>(), 4);</div><div class="line"><a name="l05684"></a><span class="lineno"> 5684</span>&#160;      <span class="keyword">auto</span> WidenedOp = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a9f1f5ff950ffae793a3925dc1afab754">getMemIntrinsicNode</a>(</div><div class="line"><a name="l05685"></a><span class="lineno"> 5685</span>&#160;          <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaca625a65c81f340ce675d97fa2f92c5d">AMDGPUISD::SBUFFER_LOAD</a>, DL, DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a196c23d6cb4d768d037970f1f35bbf66">getVTList</a>(WidenedVT), Ops, WidenedVT,</div><div class="line"><a name="l05686"></a><span class="lineno"> 5686</span>&#160;          MF.<a class="code" href="classllvm_1_1MachineFunction.html#aab286010c5d6d400df9eee0ef4d196f0">getMachineMemOperand</a>(MMO, 0, WidenedVT.getStoreSize()));</div><div class="line"><a name="l05687"></a><span class="lineno"> 5687</span>&#160;      <span class="keyword">auto</span> Subvector = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(</div><div class="line"><a name="l05688"></a><span class="lineno"> 5688</span>&#160;          <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9070de8a5c5b71851732c4c54e2ffedf">ISD::EXTRACT_SUBVECTOR</a>, DL, VT, WidenedOp,</div><div class="line"><a name="l05689"></a><span class="lineno"> 5689</span>&#160;          DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(0, DL, <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a953df07e79c704e6dfc7cb191f3732f0">getVectorIdxTy</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aa8fca8c414a664c8d1cd44da876b8b3b">getDataLayout</a>())));</div><div class="line"><a name="l05690"></a><span class="lineno"> 5690</span>&#160;      <span class="keywordflow">return</span> Subvector;</div><div class="line"><a name="l05691"></a><span class="lineno"> 5691</span>&#160;    }</div><div class="line"><a name="l05692"></a><span class="lineno"> 5692</span>&#160;</div><div class="line"><a name="l05693"></a><span class="lineno"> 5693</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a9f1f5ff950ffae793a3925dc1afab754">getMemIntrinsicNode</a>(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaca625a65c81f340ce675d97fa2f92c5d">AMDGPUISD::SBUFFER_LOAD</a>, DL,</div><div class="line"><a name="l05694"></a><span class="lineno"> 5694</span>&#160;                                   DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a196c23d6cb4d768d037970f1f35bbf66">getVTList</a>(VT), Ops, VT, MMO);</div><div class="line"><a name="l05695"></a><span class="lineno"> 5695</span>&#160;  }</div><div class="line"><a name="l05696"></a><span class="lineno"> 5696</span>&#160;</div><div class="line"><a name="l05697"></a><span class="lineno"> 5697</span>&#160;  <span class="comment">// We have a divergent offset. Emit a MUBUF buffer load instead. We can</span></div><div class="line"><a name="l05698"></a><span class="lineno"> 5698</span>&#160;  <span class="comment">// assume that the buffer is unswizzled.</span></div><div class="line"><a name="l05699"></a><span class="lineno"> 5699</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;SDValue, 4&gt;</a> Loads;</div><div class="line"><a name="l05700"></a><span class="lineno"> 5700</span>&#160;  <span class="keywordtype">unsigned</span> NumLoads = 1;</div><div class="line"><a name="l05701"></a><span class="lineno"> 5701</span>&#160;  <a class="code" href="classllvm_1_1MVT.html">MVT</a> LoadVT = VT.<a class="code" href="structllvm_1_1EVT.html#a6a81c1cc06a00a0096d839032b5984e9">getSimpleVT</a>();</div><div class="line"><a name="l05702"></a><span class="lineno"> 5702</span>&#160;  <span class="keywordtype">unsigned</span> NumElts = LoadVT.<a class="code" href="classllvm_1_1MVT.html#a425636b56fa037ed7b19ef7f9de30df9">isVector</a>() ? LoadVT.<a class="code" href="classllvm_1_1MVT.html#a3a371e99982e3168caf644d82298fcac">getVectorNumElements</a>() : 1;</div><div class="line"><a name="l05703"></a><span class="lineno"> 5703</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((LoadVT.<a class="code" href="classllvm_1_1MVT.html#aea8bc2b59cb3fa833eb7895a3a216abd">getScalarType</a>() == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a> ||</div><div class="line"><a name="l05704"></a><span class="lineno"> 5704</span>&#160;          LoadVT.<a class="code" href="classllvm_1_1MVT.html#aea8bc2b59cb3fa833eb7895a3a216abd">getScalarType</a>() == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a>));</div><div class="line"><a name="l05705"></a><span class="lineno"> 5705</span>&#160;</div><div class="line"><a name="l05706"></a><span class="lineno"> 5706</span>&#160;  <span class="keywordflow">if</span> (NumElts == 8 || NumElts == 16) {</div><div class="line"><a name="l05707"></a><span class="lineno"> 5707</span>&#160;    NumLoads = NumElts / 4;</div><div class="line"><a name="l05708"></a><span class="lineno"> 5708</span>&#160;    LoadVT = <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a4b321667ee9d821362ffabd3c24d17b1">MVT::v4i32</a>;</div><div class="line"><a name="l05709"></a><span class="lineno"> 5709</span>&#160;  }</div><div class="line"><a name="l05710"></a><span class="lineno"> 5710</span>&#160;</div><div class="line"><a name="l05711"></a><span class="lineno"> 5711</span>&#160;  <a class="code" href="structllvm_1_1SDVTList.html">SDVTList</a> VTList = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a196c23d6cb4d768d037970f1f35bbf66">getVTList</a>({LoadVT, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a59a1908cf136662bcfdc11ed49515ca9">MVT::Glue</a>});</div><div class="line"><a name="l05712"></a><span class="lineno"> 5712</span>&#160;  <span class="keywordtype">unsigned</span> CachePolicy = cast&lt;ConstantSDNode&gt;(GLC)-&gt;getZExtValue();</div><div class="line"><a name="l05713"></a><span class="lineno"> 5713</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = {</div><div class="line"><a name="l05714"></a><span class="lineno"> 5714</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af0f68c9c0e4a38aebd5773f80dd5b716">getEntryNode</a>(),                               <span class="comment">// Chain</span></div><div class="line"><a name="l05715"></a><span class="lineno"> 5715</span>&#160;      Rsrc,                                             <span class="comment">// rsrc</span></div><div class="line"><a name="l05716"></a><span class="lineno"> 5716</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(0, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>),                 <span class="comment">// vindex</span></div><div class="line"><a name="l05717"></a><span class="lineno"> 5717</span>&#160;      {},                                               <span class="comment">// voffset</span></div><div class="line"><a name="l05718"></a><span class="lineno"> 5718</span>&#160;      {},                                               <span class="comment">// soffset</span></div><div class="line"><a name="l05719"></a><span class="lineno"> 5719</span>&#160;      {},                                               <span class="comment">// offset</span></div><div class="line"><a name="l05720"></a><span class="lineno"> 5720</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(CachePolicy, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>), <span class="comment">// cachepolicy</span></div><div class="line"><a name="l05721"></a><span class="lineno"> 5721</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(0, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a85440bbdbba12de574c02e515444d3f4">MVT::i1</a>),            <span class="comment">// idxen</span></div><div class="line"><a name="l05722"></a><span class="lineno"> 5722</span>&#160;  };</div><div class="line"><a name="l05723"></a><span class="lineno"> 5723</span>&#160;</div><div class="line"><a name="l05724"></a><span class="lineno"> 5724</span>&#160;  <span class="comment">// Use the alignment to ensure that the required offsets will fit into the</span></div><div class="line"><a name="l05725"></a><span class="lineno"> 5725</span>&#160;  <span class="comment">// immediate offsets.</span></div><div class="line"><a name="l05726"></a><span class="lineno"> 5726</span>&#160;  setBufferOffsets(Offset, DAG, &amp;Ops[3], NumLoads &gt; 1 ? 16 * NumLoads : 4);</div><div class="line"><a name="l05727"></a><span class="lineno"> 5727</span>&#160;</div><div class="line"><a name="l05728"></a><span class="lineno"> 5728</span>&#160;  uint64_t InstOffset = cast&lt;ConstantSDNode&gt;(Ops[5])-&gt;getZExtValue();</div><div class="line"><a name="l05729"></a><span class="lineno"> 5729</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i &lt; NumLoads; ++i) {</div><div class="line"><a name="l05730"></a><span class="lineno"> 5730</span>&#160;    Ops[5] = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(InstOffset + 16 * i, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l05731"></a><span class="lineno"> 5731</span>&#160;    Loads.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(getMemIntrinsicNode(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea3804b23b929a6df413cedc6e5dac099e">AMDGPUISD::BUFFER_LOAD</a>, DL, VTList, Ops,</div><div class="line"><a name="l05732"></a><span class="lineno"> 5732</span>&#160;                                        LoadVT, MMO, DAG));</div><div class="line"><a name="l05733"></a><span class="lineno"> 5733</span>&#160;  }</div><div class="line"><a name="l05734"></a><span class="lineno"> 5734</span>&#160;</div><div class="line"><a name="l05735"></a><span class="lineno"> 5735</span>&#160;  <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346abace960037dd118c4a08237431d73b7d">MVT::v8i32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a43880c339df7af47067f4b3fb6f7de03">MVT::v16i32</a>)</div><div class="line"><a name="l05736"></a><span class="lineno"> 5736</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a320898056eadc3254fc601e1362eb9f5">ISD::CONCAT_VECTORS</a>, DL, VT, Loads);</div><div class="line"><a name="l05737"></a><span class="lineno"> 5737</span>&#160;</div><div class="line"><a name="l05738"></a><span class="lineno"> 5738</span>&#160;  <span class="keywordflow">return</span> Loads[0];</div><div class="line"><a name="l05739"></a><span class="lineno"> 5739</span>&#160;}</div><div class="line"><a name="l05740"></a><span class="lineno"> 5740</span>&#160;</div><div class="line"><a name="l05741"></a><span class="lineno"> 5741</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SITargetLowering::LowerINTRINSIC_WO_CHAIN(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op,</div><div class="line"><a name="l05742"></a><span class="lineno"> 5742</span>&#160;                                                  <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div><div class="line"><a name="l05743"></a><span class="lineno"> 5743</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aaa0193582f1fc99e3e6a3fc5abcb37bf">getMachineFunction</a>();</div><div class="line"><a name="l05744"></a><span class="lineno"> 5744</span>&#160;  <span class="keyword">auto</span> MFI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div><div class="line"><a name="l05745"></a><span class="lineno"> 5745</span>&#160;</div><div class="line"><a name="l05746"></a><span class="lineno"> 5746</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div><div class="line"><a name="l05747"></a><span class="lineno"> 5747</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL(Op);</div><div class="line"><a name="l05748"></a><span class="lineno"> 5748</span>&#160;  <span class="keywordtype">unsigned</span> IntrinsicID = cast&lt;ConstantSDNode&gt;(Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0))-&gt;getZExtValue();</div><div class="line"><a name="l05749"></a><span class="lineno"> 5749</span>&#160;</div><div class="line"><a name="l05750"></a><span class="lineno"> 5750</span>&#160;  <span class="comment">// TODO: Should this propagate fast-math-flags?</span></div><div class="line"><a name="l05751"></a><span class="lineno"> 5751</span>&#160;</div><div class="line"><a name="l05752"></a><span class="lineno"> 5752</span>&#160;  <span class="keywordflow">switch</span> (IntrinsicID) {</div><div class="line"><a name="l05753"></a><span class="lineno"> 5753</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_implicit_buffer_ptr: {</div><div class="line"><a name="l05754"></a><span class="lineno"> 5754</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SITargetLowering.html#a24ad06f18143b455e48074549d2e7e3e">getSubtarget</a>()-&gt;isAmdHsaOrMesa(MF.<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>()))</div><div class="line"><a name="l05755"></a><span class="lineno"> 5755</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="SIISelLowering_8cpp.html#ad490267fed2fa5bb019d67a72b952c08">emitNonHSAIntrinsicError</a>(DAG, DL, VT);</div><div class="line"><a name="l05756"></a><span class="lineno"> 5756</span>&#160;    <span class="keywordflow">return</span> getPreloadedValue(DAG, *MFI, VT,</div><div class="line"><a name="l05757"></a><span class="lineno"> 5757</span>&#160;                             <a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98bacc30be6da6e4621e76201b6ee1b7d2ac">AMDGPUFunctionArgInfo::IMPLICIT_BUFFER_PTR</a>);</div><div class="line"><a name="l05758"></a><span class="lineno"> 5758</span>&#160;  }</div><div class="line"><a name="l05759"></a><span class="lineno"> 5759</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_dispatch_ptr:</div><div class="line"><a name="l05760"></a><span class="lineno"> 5760</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_queue_ptr: {</div><div class="line"><a name="l05761"></a><span class="lineno"> 5761</span>&#160;    <span class="keywordflow">if</span> (!Subtarget-&gt;<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a900fc5c0d0238c847c3e00e5551bed8d">isAmdHsaOrMesa</a>(MF.<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>())) {</div><div class="line"><a name="l05762"></a><span class="lineno"> 5762</span>&#160;      <a class="code" href="classllvm_1_1DiagnosticInfoUnsupported.html">DiagnosticInfoUnsupported</a> BadIntrin(</div><div class="line"><a name="l05763"></a><span class="lineno"> 5763</span>&#160;          MF.<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>(), <span class="stringliteral">&quot;unsupported hsa intrinsic without hsa target&quot;</span>,</div><div class="line"><a name="l05764"></a><span class="lineno"> 5764</span>&#160;          DL.<a class="code" href="classllvm_1_1SDLoc.html#a43d81465c7e8d69a9513a6f675853777">getDebugLoc</a>());</div><div class="line"><a name="l05765"></a><span class="lineno"> 5765</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ae73894797c63cdacffa04bc100873df3">getContext</a>()-&gt;<a class="code" href="classllvm_1_1LLVMContext.html#aad03ef5cfbe6e7cad076d9e45ba06592">diagnose</a>(BadIntrin);</div><div class="line"><a name="l05766"></a><span class="lineno"> 5766</span>&#160;      <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a5b0e59823444a55c295af279611a9d24">getUNDEF</a>(VT);</div><div class="line"><a name="l05767"></a><span class="lineno"> 5767</span>&#160;    }</div><div class="line"><a name="l05768"></a><span class="lineno"> 5768</span>&#160;</div><div class="line"><a name="l05769"></a><span class="lineno"> 5769</span>&#160;    <span class="keyword">auto</span> RegID = IntrinsicID == Intrinsic::amdgcn_dispatch_ptr ?</div><div class="line"><a name="l05770"></a><span class="lineno"> 5770</span>&#160;      <a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98bac637a232c5c5f79fa806ae4958a1ff2a">AMDGPUFunctionArgInfo::DISPATCH_PTR</a> : <a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98ba32b5333e2f708d7eeb05c12e415b8fd4">AMDGPUFunctionArgInfo::QUEUE_PTR</a>;</div><div class="line"><a name="l05771"></a><span class="lineno"> 5771</span>&#160;    <span class="keywordflow">return</span> getPreloadedValue(DAG, *MFI, VT, RegID);</div><div class="line"><a name="l05772"></a><span class="lineno"> 5772</span>&#160;  }</div><div class="line"><a name="l05773"></a><span class="lineno"> 5773</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_implicitarg_ptr: {</div><div class="line"><a name="l05774"></a><span class="lineno"> 5774</span>&#160;    <span class="keywordflow">if</span> (MFI-&gt;<a class="code" href="classllvm_1_1AMDGPUMachineFunction.html#ab37f1839fd82f8b84b7a2ca87b289c46">isEntryFunction</a>())</div><div class="line"><a name="l05775"></a><span class="lineno"> 5775</span>&#160;      <span class="keywordflow">return</span> getImplicitArgPtr(DAG, DL);</div><div class="line"><a name="l05776"></a><span class="lineno"> 5776</span>&#160;    <span class="keywordflow">return</span> getPreloadedValue(DAG, *MFI, VT,</div><div class="line"><a name="l05777"></a><span class="lineno"> 5777</span>&#160;                             <a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98ba42b0ab73a3671c39fa2798ffe9e80747">AMDGPUFunctionArgInfo::IMPLICIT_ARG_PTR</a>);</div><div class="line"><a name="l05778"></a><span class="lineno"> 5778</span>&#160;  }</div><div class="line"><a name="l05779"></a><span class="lineno"> 5779</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_kernarg_segment_ptr: {</div><div class="line"><a name="l05780"></a><span class="lineno"> 5780</span>&#160;    <span class="keywordflow">return</span> getPreloadedValue(DAG, *MFI, VT,</div><div class="line"><a name="l05781"></a><span class="lineno"> 5781</span>&#160;                             <a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98baf32f3fd30ae548866dc7e45092dd90b9">AMDGPUFunctionArgInfo::KERNARG_SEGMENT_PTR</a>);</div><div class="line"><a name="l05782"></a><span class="lineno"> 5782</span>&#160;  }</div><div class="line"><a name="l05783"></a><span class="lineno"> 5783</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_dispatch_id: {</div><div class="line"><a name="l05784"></a><span class="lineno"> 5784</span>&#160;    <span class="keywordflow">return</span> getPreloadedValue(DAG, *MFI, VT, <a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98bab51517a3febb0cdc35645334784ff805">AMDGPUFunctionArgInfo::DISPATCH_ID</a>);</div><div class="line"><a name="l05785"></a><span class="lineno"> 5785</span>&#160;  }</div><div class="line"><a name="l05786"></a><span class="lineno"> 5786</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_rcp:</div><div class="line"><a name="l05787"></a><span class="lineno"> 5787</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea480770519d97b188b42a1a0aa660a3db">AMDGPUISD::RCP</a>, DL, VT, Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1));</div><div class="line"><a name="l05788"></a><span class="lineno"> 5788</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_rsq:</div><div class="line"><a name="l05789"></a><span class="lineno"> 5789</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea6bf36266eccc139178a6078daefaf934">AMDGPUISD::RSQ</a>, DL, VT, Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1));</div><div class="line"><a name="l05790"></a><span class="lineno"> 5790</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_rsq_legacy:</div><div class="line"><a name="l05791"></a><span class="lineno"> 5791</span>&#160;    <span class="keywordflow">if</span> (Subtarget-&gt;<a class="code" href="classllvm_1_1GCNSubtarget.html#ace4de1de19cbe837c578fb3654b6c998">getGeneration</a>() &gt;= <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2aef8609af541a5b1b01484b29d0f62534">AMDGPUSubtarget::VOLCANIC_ISLANDS</a>)</div><div class="line"><a name="l05792"></a><span class="lineno"> 5792</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="SIISelLowering_8cpp.html#af1341504caf3572196ced637deb8fc1c">emitRemovedIntrinsicError</a>(DAG, DL, VT);</div><div class="line"><a name="l05793"></a><span class="lineno"> 5793</span>&#160;</div><div class="line"><a name="l05794"></a><span class="lineno"> 5794</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea5e4bd77bfb5538982adec2d75051f205">AMDGPUISD::RSQ_LEGACY</a>, DL, VT, Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1));</div><div class="line"><a name="l05795"></a><span class="lineno"> 5795</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_rcp_legacy:</div><div class="line"><a name="l05796"></a><span class="lineno"> 5796</span>&#160;    <span class="keywordflow">if</span> (Subtarget-&gt;<a class="code" href="classllvm_1_1GCNSubtarget.html#ace4de1de19cbe837c578fb3654b6c998">getGeneration</a>() &gt;= <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2aef8609af541a5b1b01484b29d0f62534">AMDGPUSubtarget::VOLCANIC_ISLANDS</a>)</div><div class="line"><a name="l05797"></a><span class="lineno"> 5797</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="SIISelLowering_8cpp.html#af1341504caf3572196ced637deb8fc1c">emitRemovedIntrinsicError</a>(DAG, DL, VT);</div><div class="line"><a name="l05798"></a><span class="lineno"> 5798</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaf0f4e4ad0fa467f574bf5f983a81d202">AMDGPUISD::RCP_LEGACY</a>, DL, VT, Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1));</div><div class="line"><a name="l05799"></a><span class="lineno"> 5799</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_rsq_clamp: {</div><div class="line"><a name="l05800"></a><span class="lineno"> 5800</span>&#160;    <span class="keywordflow">if</span> (Subtarget-&gt;<a class="code" href="classllvm_1_1GCNSubtarget.html#ace4de1de19cbe837c578fb3654b6c998">getGeneration</a>() &lt; <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2aef8609af541a5b1b01484b29d0f62534">AMDGPUSubtarget::VOLCANIC_ISLANDS</a>)</div><div class="line"><a name="l05801"></a><span class="lineno"> 5801</span>&#160;      <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea41c8322a0c1353beca047ee2d6c0742d">AMDGPUISD::RSQ_CLAMP</a>, DL, VT, Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1));</div><div class="line"><a name="l05802"></a><span class="lineno"> 5802</span>&#160;</div><div class="line"><a name="l05803"></a><span class="lineno"> 5803</span>&#160;    <a class="code" href="classllvm_1_1Type.html">Type</a> *<a class="code" href="classllvm_1_1Type.html">Type</a> = VT.getTypeForEVT(*DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ae73894797c63cdacffa04bc100873df3">getContext</a>());</div><div class="line"><a name="l05804"></a><span class="lineno"> 5804</span>&#160;    <a class="code" href="classllvm_1_1APFloat.html">APFloat</a> Max = <a class="code" href="classllvm_1_1APFloat.html#aaa67fe0741c2b3712630ae636f8c2c20">APFloat::getLargest</a>(Type-&gt;<a class="code" href="classllvm_1_1Type.html#abd842219a44eaeef3ae1b59757bb6c9d">getFltSemantics</a>());</div><div class="line"><a name="l05805"></a><span class="lineno"> 5805</span>&#160;    <a class="code" href="classllvm_1_1APFloat.html">APFloat</a> Min = <a class="code" href="classllvm_1_1APFloat.html#aaa67fe0741c2b3712630ae636f8c2c20">APFloat::getLargest</a>(Type-&gt;<a class="code" href="classllvm_1_1Type.html#abd842219a44eaeef3ae1b59757bb6c9d">getFltSemantics</a>(), <span class="keyword">true</span>);</div><div class="line"><a name="l05806"></a><span class="lineno"> 5806</span>&#160;</div><div class="line"><a name="l05807"></a><span class="lineno"> 5807</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Rsq = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea6bf36266eccc139178a6078daefaf934">AMDGPUISD::RSQ</a>, DL, VT, Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1));</div><div class="line"><a name="l05808"></a><span class="lineno"> 5808</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Tmp = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9f59cc264907eb86e29564d5f6a5b213">ISD::FMINNUM</a>, DL, VT, Rsq,</div><div class="line"><a name="l05809"></a><span class="lineno"> 5809</span>&#160;                              DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a354aae224911d4dab66e34bfa10cf5d6">getConstantFP</a>(Max, DL, VT));</div><div class="line"><a name="l05810"></a><span class="lineno"> 5810</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a632dd4bb044d5cd11f671d176ef495f2">ISD::FMAXNUM</a>, DL, VT, Tmp,</div><div class="line"><a name="l05811"></a><span class="lineno"> 5811</span>&#160;                       DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a354aae224911d4dab66e34bfa10cf5d6">getConstantFP</a>(Min, DL, VT));</div><div class="line"><a name="l05812"></a><span class="lineno"> 5812</span>&#160;  }</div><div class="line"><a name="l05813"></a><span class="lineno"> 5813</span>&#160;  <span class="keywordflow">case</span> Intrinsic::r600_read_ngroups_x:</div><div class="line"><a name="l05814"></a><span class="lineno"> 5814</span>&#160;    <span class="keywordflow">if</span> (Subtarget-&gt;<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#acf005b2695c64eb57157215562463116">isAmdHsaOS</a>())</div><div class="line"><a name="l05815"></a><span class="lineno"> 5815</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="SIISelLowering_8cpp.html#ad490267fed2fa5bb019d67a72b952c08">emitNonHSAIntrinsicError</a>(DAG, DL, VT);</div><div class="line"><a name="l05816"></a><span class="lineno"> 5816</span>&#160;</div><div class="line"><a name="l05817"></a><span class="lineno"> 5817</span>&#160;    <span class="keywordflow">return</span> lowerKernargMemParameter(DAG, VT, VT, DL, DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af0f68c9c0e4a38aebd5773f80dd5b716">getEntryNode</a>(),</div><div class="line"><a name="l05818"></a><span class="lineno"> 5818</span>&#160;                                    <a class="code" href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612a857fe4edfc845f9b0eee86ace55971c8">SI::KernelInputOffsets::NGROUPS_X</a>, 4, <span class="keyword">false</span>);</div><div class="line"><a name="l05819"></a><span class="lineno"> 5819</span>&#160;  <span class="keywordflow">case</span> Intrinsic::r600_read_ngroups_y:</div><div class="line"><a name="l05820"></a><span class="lineno"> 5820</span>&#160;    <span class="keywordflow">if</span> (Subtarget-&gt;<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#acf005b2695c64eb57157215562463116">isAmdHsaOS</a>())</div><div class="line"><a name="l05821"></a><span class="lineno"> 5821</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="SIISelLowering_8cpp.html#ad490267fed2fa5bb019d67a72b952c08">emitNonHSAIntrinsicError</a>(DAG, DL, VT);</div><div class="line"><a name="l05822"></a><span class="lineno"> 5822</span>&#160;</div><div class="line"><a name="l05823"></a><span class="lineno"> 5823</span>&#160;    <span class="keywordflow">return</span> lowerKernargMemParameter(DAG, VT, VT, DL, DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af0f68c9c0e4a38aebd5773f80dd5b716">getEntryNode</a>(),</div><div class="line"><a name="l05824"></a><span class="lineno"> 5824</span>&#160;                                    <a class="code" href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612a114e8b572de0ca0a14b4beec74337b9f">SI::KernelInputOffsets::NGROUPS_Y</a>, 4, <span class="keyword">false</span>);</div><div class="line"><a name="l05825"></a><span class="lineno"> 5825</span>&#160;  <span class="keywordflow">case</span> Intrinsic::r600_read_ngroups_z:</div><div class="line"><a name="l05826"></a><span class="lineno"> 5826</span>&#160;    <span class="keywordflow">if</span> (Subtarget-&gt;<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#acf005b2695c64eb57157215562463116">isAmdHsaOS</a>())</div><div class="line"><a name="l05827"></a><span class="lineno"> 5827</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="SIISelLowering_8cpp.html#ad490267fed2fa5bb019d67a72b952c08">emitNonHSAIntrinsicError</a>(DAG, DL, VT);</div><div class="line"><a name="l05828"></a><span class="lineno"> 5828</span>&#160;</div><div class="line"><a name="l05829"></a><span class="lineno"> 5829</span>&#160;    <span class="keywordflow">return</span> lowerKernargMemParameter(DAG, VT, VT, DL, DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af0f68c9c0e4a38aebd5773f80dd5b716">getEntryNode</a>(),</div><div class="line"><a name="l05830"></a><span class="lineno"> 5830</span>&#160;                                    <a class="code" href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612a50479b16c92722ed623d81fe63879639">SI::KernelInputOffsets::NGROUPS_Z</a>, 4, <span class="keyword">false</span>);</div><div class="line"><a name="l05831"></a><span class="lineno"> 5831</span>&#160;  <span class="keywordflow">case</span> Intrinsic::r600_read_global_size_x:</div><div class="line"><a name="l05832"></a><span class="lineno"> 5832</span>&#160;    <span class="keywordflow">if</span> (Subtarget-&gt;<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#acf005b2695c64eb57157215562463116">isAmdHsaOS</a>())</div><div class="line"><a name="l05833"></a><span class="lineno"> 5833</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="SIISelLowering_8cpp.html#ad490267fed2fa5bb019d67a72b952c08">emitNonHSAIntrinsicError</a>(DAG, DL, VT);</div><div class="line"><a name="l05834"></a><span class="lineno"> 5834</span>&#160;</div><div class="line"><a name="l05835"></a><span class="lineno"> 5835</span>&#160;    <span class="keywordflow">return</span> lowerKernargMemParameter(DAG, VT, VT, DL, DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af0f68c9c0e4a38aebd5773f80dd5b716">getEntryNode</a>(),</div><div class="line"><a name="l05836"></a><span class="lineno"> 5836</span>&#160;                                    <a class="code" href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612acaf6a7dc31f80148ce9ad3eaa8871db2">SI::KernelInputOffsets::GLOBAL_SIZE_X</a>, 4, <span class="keyword">false</span>);</div><div class="line"><a name="l05837"></a><span class="lineno"> 5837</span>&#160;  <span class="keywordflow">case</span> Intrinsic::r600_read_global_size_y:</div><div class="line"><a name="l05838"></a><span class="lineno"> 5838</span>&#160;    <span class="keywordflow">if</span> (Subtarget-&gt;<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#acf005b2695c64eb57157215562463116">isAmdHsaOS</a>())</div><div class="line"><a name="l05839"></a><span class="lineno"> 5839</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="SIISelLowering_8cpp.html#ad490267fed2fa5bb019d67a72b952c08">emitNonHSAIntrinsicError</a>(DAG, DL, VT);</div><div class="line"><a name="l05840"></a><span class="lineno"> 5840</span>&#160;</div><div class="line"><a name="l05841"></a><span class="lineno"> 5841</span>&#160;    <span class="keywordflow">return</span> lowerKernargMemParameter(DAG, VT, VT, DL, DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af0f68c9c0e4a38aebd5773f80dd5b716">getEntryNode</a>(),</div><div class="line"><a name="l05842"></a><span class="lineno"> 5842</span>&#160;                                    <a class="code" href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612aa0fc2d47a80ef17faaee718a2659384d">SI::KernelInputOffsets::GLOBAL_SIZE_Y</a>, 4, <span class="keyword">false</span>);</div><div class="line"><a name="l05843"></a><span class="lineno"> 5843</span>&#160;  <span class="keywordflow">case</span> Intrinsic::r600_read_global_size_z:</div><div class="line"><a name="l05844"></a><span class="lineno"> 5844</span>&#160;    <span class="keywordflow">if</span> (Subtarget-&gt;<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#acf005b2695c64eb57157215562463116">isAmdHsaOS</a>())</div><div class="line"><a name="l05845"></a><span class="lineno"> 5845</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="SIISelLowering_8cpp.html#ad490267fed2fa5bb019d67a72b952c08">emitNonHSAIntrinsicError</a>(DAG, DL, VT);</div><div class="line"><a name="l05846"></a><span class="lineno"> 5846</span>&#160;</div><div class="line"><a name="l05847"></a><span class="lineno"> 5847</span>&#160;    <span class="keywordflow">return</span> lowerKernargMemParameter(DAG, VT, VT, DL, DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af0f68c9c0e4a38aebd5773f80dd5b716">getEntryNode</a>(),</div><div class="line"><a name="l05848"></a><span class="lineno"> 5848</span>&#160;                                    <a class="code" href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612a517d5b2e170532fbf6c01d5b69d7b7d6">SI::KernelInputOffsets::GLOBAL_SIZE_Z</a>, 4, <span class="keyword">false</span>);</div><div class="line"><a name="l05849"></a><span class="lineno"> 5849</span>&#160;  <span class="keywordflow">case</span> Intrinsic::r600_read_local_size_x:</div><div class="line"><a name="l05850"></a><span class="lineno"> 5850</span>&#160;    <span class="keywordflow">if</span> (Subtarget-&gt;<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#acf005b2695c64eb57157215562463116">isAmdHsaOS</a>())</div><div class="line"><a name="l05851"></a><span class="lineno"> 5851</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="SIISelLowering_8cpp.html#ad490267fed2fa5bb019d67a72b952c08">emitNonHSAIntrinsicError</a>(DAG, DL, VT);</div><div class="line"><a name="l05852"></a><span class="lineno"> 5852</span>&#160;</div><div class="line"><a name="l05853"></a><span class="lineno"> 5853</span>&#160;    <span class="keywordflow">return</span> lowerImplicitZextParam(DAG, Op, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">MVT::i16</a>,</div><div class="line"><a name="l05854"></a><span class="lineno"> 5854</span>&#160;                                  <a class="code" href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612aad70bdccb9143514e90e2ffed213e4ae">SI::KernelInputOffsets::LOCAL_SIZE_X</a>);</div><div class="line"><a name="l05855"></a><span class="lineno"> 5855</span>&#160;  <span class="keywordflow">case</span> Intrinsic::r600_read_local_size_y:</div><div class="line"><a name="l05856"></a><span class="lineno"> 5856</span>&#160;    <span class="keywordflow">if</span> (Subtarget-&gt;<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#acf005b2695c64eb57157215562463116">isAmdHsaOS</a>())</div><div class="line"><a name="l05857"></a><span class="lineno"> 5857</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="SIISelLowering_8cpp.html#ad490267fed2fa5bb019d67a72b952c08">emitNonHSAIntrinsicError</a>(DAG, DL, VT);</div><div class="line"><a name="l05858"></a><span class="lineno"> 5858</span>&#160;</div><div class="line"><a name="l05859"></a><span class="lineno"> 5859</span>&#160;    <span class="keywordflow">return</span> lowerImplicitZextParam(DAG, Op, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">MVT::i16</a>,</div><div class="line"><a name="l05860"></a><span class="lineno"> 5860</span>&#160;                                  <a class="code" href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612a89d4956fc6fdfd046ec5650281c75e6b">SI::KernelInputOffsets::LOCAL_SIZE_Y</a>);</div><div class="line"><a name="l05861"></a><span class="lineno"> 5861</span>&#160;  <span class="keywordflow">case</span> Intrinsic::r600_read_local_size_z:</div><div class="line"><a name="l05862"></a><span class="lineno"> 5862</span>&#160;    <span class="keywordflow">if</span> (Subtarget-&gt;<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#acf005b2695c64eb57157215562463116">isAmdHsaOS</a>())</div><div class="line"><a name="l05863"></a><span class="lineno"> 5863</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="SIISelLowering_8cpp.html#ad490267fed2fa5bb019d67a72b952c08">emitNonHSAIntrinsicError</a>(DAG, DL, VT);</div><div class="line"><a name="l05864"></a><span class="lineno"> 5864</span>&#160;</div><div class="line"><a name="l05865"></a><span class="lineno"> 5865</span>&#160;    <span class="keywordflow">return</span> lowerImplicitZextParam(DAG, Op, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">MVT::i16</a>,</div><div class="line"><a name="l05866"></a><span class="lineno"> 5866</span>&#160;                                  <a class="code" href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612a8397b2e7a714eebb964c86930299ba2e">SI::KernelInputOffsets::LOCAL_SIZE_Z</a>);</div><div class="line"><a name="l05867"></a><span class="lineno"> 5867</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_workgroup_id_x:</div><div class="line"><a name="l05868"></a><span class="lineno"> 5868</span>&#160;  <span class="keywordflow">case</span> Intrinsic::r600_read_tgid_x:</div><div class="line"><a name="l05869"></a><span class="lineno"> 5869</span>&#160;    <span class="keywordflow">return</span> getPreloadedValue(DAG, *MFI, VT,</div><div class="line"><a name="l05870"></a><span class="lineno"> 5870</span>&#160;                             <a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98bac8cd3961f0697f74c890c302ff8cd370">AMDGPUFunctionArgInfo::WORKGROUP_ID_X</a>);</div><div class="line"><a name="l05871"></a><span class="lineno"> 5871</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_workgroup_id_y:</div><div class="line"><a name="l05872"></a><span class="lineno"> 5872</span>&#160;  <span class="keywordflow">case</span> Intrinsic::r600_read_tgid_y:</div><div class="line"><a name="l05873"></a><span class="lineno"> 5873</span>&#160;    <span class="keywordflow">return</span> getPreloadedValue(DAG, *MFI, VT,</div><div class="line"><a name="l05874"></a><span class="lineno"> 5874</span>&#160;                             <a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98ba9df85a25300bb504ac893643b387629b">AMDGPUFunctionArgInfo::WORKGROUP_ID_Y</a>);</div><div class="line"><a name="l05875"></a><span class="lineno"> 5875</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_workgroup_id_z:</div><div class="line"><a name="l05876"></a><span class="lineno"> 5876</span>&#160;  <span class="keywordflow">case</span> Intrinsic::r600_read_tgid_z:</div><div class="line"><a name="l05877"></a><span class="lineno"> 5877</span>&#160;    <span class="keywordflow">return</span> getPreloadedValue(DAG, *MFI, VT,</div><div class="line"><a name="l05878"></a><span class="lineno"> 5878</span>&#160;                             <a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98baf438f1c55b41dc280fcc1d3455a5c741">AMDGPUFunctionArgInfo::WORKGROUP_ID_Z</a>);</div><div class="line"><a name="l05879"></a><span class="lineno"> 5879</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_workitem_id_x:</div><div class="line"><a name="l05880"></a><span class="lineno"> 5880</span>&#160;  <span class="keywordflow">case</span> Intrinsic::r600_read_tidig_x:</div><div class="line"><a name="l05881"></a><span class="lineno"> 5881</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a6e1294084507417fe6404d7b7b9c9471">loadInputValue</a>(DAG, &amp;AMDGPU::VGPR_32RegClass, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>,</div><div class="line"><a name="l05882"></a><span class="lineno"> 5882</span>&#160;                          <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af0f68c9c0e4a38aebd5773f80dd5b716">getEntryNode</a>()),</div><div class="line"><a name="l05883"></a><span class="lineno"> 5883</span>&#160;                          MFI-&gt;getArgInfo().WorkItemIDX);</div><div class="line"><a name="l05884"></a><span class="lineno"> 5884</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_workitem_id_y:</div><div class="line"><a name="l05885"></a><span class="lineno"> 5885</span>&#160;  <span class="keywordflow">case</span> Intrinsic::r600_read_tidig_y:</div><div class="line"><a name="l05886"></a><span class="lineno"> 5886</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a6e1294084507417fe6404d7b7b9c9471">loadInputValue</a>(DAG, &amp;AMDGPU::VGPR_32RegClass, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>,</div><div class="line"><a name="l05887"></a><span class="lineno"> 5887</span>&#160;                          <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af0f68c9c0e4a38aebd5773f80dd5b716">getEntryNode</a>()),</div><div class="line"><a name="l05888"></a><span class="lineno"> 5888</span>&#160;                          MFI-&gt;getArgInfo().WorkItemIDY);</div><div class="line"><a name="l05889"></a><span class="lineno"> 5889</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_workitem_id_z:</div><div class="line"><a name="l05890"></a><span class="lineno"> 5890</span>&#160;  <span class="keywordflow">case</span> Intrinsic::r600_read_tidig_z:</div><div class="line"><a name="l05891"></a><span class="lineno"> 5891</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a6e1294084507417fe6404d7b7b9c9471">loadInputValue</a>(DAG, &amp;AMDGPU::VGPR_32RegClass, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>,</div><div class="line"><a name="l05892"></a><span class="lineno"> 5892</span>&#160;                          <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af0f68c9c0e4a38aebd5773f80dd5b716">getEntryNode</a>()),</div><div class="line"><a name="l05893"></a><span class="lineno"> 5893</span>&#160;                          MFI-&gt;getArgInfo().WorkItemIDZ);</div><div class="line"><a name="l05894"></a><span class="lineno"> 5894</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_wavefrontsize:</div><div class="line"><a name="l05895"></a><span class="lineno"> 5895</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a>&gt;().<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#ae66cd705df2870244a05921f551ff131">getWavefrontSize</a>(),</div><div class="line"><a name="l05896"></a><span class="lineno"> 5896</span>&#160;                           <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(Op), <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l05897"></a><span class="lineno"> 5897</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_s_buffer_load: {</div><div class="line"><a name="l05898"></a><span class="lineno"> 5898</span>&#160;    <span class="keywordtype">bool</span> IsGFX10 = Subtarget-&gt;<a class="code" href="classllvm_1_1GCNSubtarget.html#ace4de1de19cbe837c578fb3654b6c998">getGeneration</a>() &gt;= <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2a0a29519a2da61e1cf78d898e26fef446">AMDGPUSubtarget::GFX10</a>;</div><div class="line"><a name="l05899"></a><span class="lineno"> 5899</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> GLC;</div><div class="line"><a name="l05900"></a><span class="lineno"> 5900</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> DLC = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(0, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a85440bbdbba12de574c02e515444d3f4">MVT::i1</a>);</div><div class="line"><a name="l05901"></a><span class="lineno"> 5901</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="SIISelLowering_8cpp.html#afdcefb9fdd0961b94cb98b3b23b58996">parseCachePolicy</a>(Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(3), DAG, &amp;GLC, <span class="keyword">nullptr</span>,</div><div class="line"><a name="l05902"></a><span class="lineno"> 5902</span>&#160;                          IsGFX10 ? &amp;DLC : <span class="keyword">nullptr</span>))</div><div class="line"><a name="l05903"></a><span class="lineno"> 5903</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>;</div><div class="line"><a name="l05904"></a><span class="lineno"> 5904</span>&#160;    <span class="keywordflow">return</span> lowerSBuffer(VT, DL, Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1), Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(2), GLC, DLC,</div><div class="line"><a name="l05905"></a><span class="lineno"> 5905</span>&#160;                        DAG);</div><div class="line"><a name="l05906"></a><span class="lineno"> 5906</span>&#160;  }</div><div class="line"><a name="l05907"></a><span class="lineno"> 5907</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_fdiv_fast:</div><div class="line"><a name="l05908"></a><span class="lineno"> 5908</span>&#160;    <span class="keywordflow">return</span> lowerFDIV_FAST(Op, DAG);</div><div class="line"><a name="l05909"></a><span class="lineno"> 5909</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_interp_p1_f16: {</div><div class="line"><a name="l05910"></a><span class="lineno"> 5910</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> ToM0 = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aaf07395614bda08ad0b4d3d1d401ca7e">getCopyToReg</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af0f68c9c0e4a38aebd5773f80dd5b716">getEntryNode</a>(), DL, AMDGPU::M0,</div><div class="line"><a name="l05911"></a><span class="lineno"> 5911</span>&#160;                                    Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(5), <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>());</div><div class="line"><a name="l05912"></a><span class="lineno"> 5912</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SITargetLowering.html#a24ad06f18143b455e48074549d2e7e3e">getSubtarget</a>()-&gt;<a class="code" href="classllvm_1_1GCNSubtarget.html#a0cfaf858a04f4c55a92005ab1ee5694c">getLDSBankCount</a>() == 16) {</div><div class="line"><a name="l05913"></a><span class="lineno"> 5913</span>&#160;      <span class="comment">// 16 bank LDS</span></div><div class="line"><a name="l05914"></a><span class="lineno"> 5914</span>&#160;</div><div class="line"><a name="l05915"></a><span class="lineno"> 5915</span>&#160;      <span class="comment">// FIXME: This implicitly will insert a second CopyToReg to M0.</span></div><div class="line"><a name="l05916"></a><span class="lineno"> 5916</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> S = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(</div><div class="line"><a name="l05917"></a><span class="lineno"> 5917</span>&#160;        <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac771b9cda3b889242d457cc4d9b2159c">ISD::INTRINSIC_WO_CHAIN</a>, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a>,</div><div class="line"><a name="l05918"></a><span class="lineno"> 5918</span>&#160;        DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(Intrinsic::amdgcn_interp_mov, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>),</div><div class="line"><a name="l05919"></a><span class="lineno"> 5919</span>&#160;        DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(2, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>), <span class="comment">// P0</span></div><div class="line"><a name="l05920"></a><span class="lineno"> 5920</span>&#160;        Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(2),  <span class="comment">// Attrchan</span></div><div class="line"><a name="l05921"></a><span class="lineno"> 5921</span>&#160;        Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(3),  <span class="comment">// Attr</span></div><div class="line"><a name="l05922"></a><span class="lineno"> 5922</span>&#160;        Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(5)); <span class="comment">// m0</span></div><div class="line"><a name="l05923"></a><span class="lineno"> 5923</span>&#160;</div><div class="line"><a name="l05924"></a><span class="lineno"> 5924</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = {</div><div class="line"><a name="l05925"></a><span class="lineno"> 5925</span>&#160;        Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1), <span class="comment">// Src0</span></div><div class="line"><a name="l05926"></a><span class="lineno"> 5926</span>&#160;        Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(2), <span class="comment">// Attrchan</span></div><div class="line"><a name="l05927"></a><span class="lineno"> 5927</span>&#160;        Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(3), <span class="comment">// Attr</span></div><div class="line"><a name="l05928"></a><span class="lineno"> 5928</span>&#160;        DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(0, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>), <span class="comment">// $src0_modifiers</span></div><div class="line"><a name="l05929"></a><span class="lineno"> 5929</span>&#160;        S, <span class="comment">// Src2 - holds two f16 values selected by high</span></div><div class="line"><a name="l05930"></a><span class="lineno"> 5930</span>&#160;        DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(0, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>), <span class="comment">// $src2_modifiers</span></div><div class="line"><a name="l05931"></a><span class="lineno"> 5931</span>&#160;        Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(4), <span class="comment">// high</span></div><div class="line"><a name="l05932"></a><span class="lineno"> 5932</span>&#160;        DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(0, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a85440bbdbba12de574c02e515444d3f4">MVT::i1</a>), <span class="comment">// $clamp</span></div><div class="line"><a name="l05933"></a><span class="lineno"> 5933</span>&#160;        DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(0, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>) <span class="comment">// $omod</span></div><div class="line"><a name="l05934"></a><span class="lineno"> 5934</span>&#160;      };</div><div class="line"><a name="l05935"></a><span class="lineno"> 5935</span>&#160;      <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eac435d82f7cd45006c606c4e07bc15780">AMDGPUISD::INTERP_P1LV_F16</a>, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, Ops);</div><div class="line"><a name="l05936"></a><span class="lineno"> 5936</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l05937"></a><span class="lineno"> 5937</span>&#160;      <span class="comment">// 32 bank LDS</span></div><div class="line"><a name="l05938"></a><span class="lineno"> 5938</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = {</div><div class="line"><a name="l05939"></a><span class="lineno"> 5939</span>&#160;        Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1), <span class="comment">// Src0</span></div><div class="line"><a name="l05940"></a><span class="lineno"> 5940</span>&#160;        Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(2), <span class="comment">// Attrchan</span></div><div class="line"><a name="l05941"></a><span class="lineno"> 5941</span>&#160;        Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(3), <span class="comment">// Attr</span></div><div class="line"><a name="l05942"></a><span class="lineno"> 5942</span>&#160;        DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(0, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>), <span class="comment">// $src0_modifiers</span></div><div class="line"><a name="l05943"></a><span class="lineno"> 5943</span>&#160;        Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(4), <span class="comment">// high</span></div><div class="line"><a name="l05944"></a><span class="lineno"> 5944</span>&#160;        DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(0, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a85440bbdbba12de574c02e515444d3f4">MVT::i1</a>), <span class="comment">// $clamp</span></div><div class="line"><a name="l05945"></a><span class="lineno"> 5945</span>&#160;        DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(0, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>), <span class="comment">// $omod</span></div><div class="line"><a name="l05946"></a><span class="lineno"> 5946</span>&#160;        ToM0.<a class="code" href="classllvm_1_1SDValue.html#a64932427432abeb61241e98bea167580">getValue</a>(1)</div><div class="line"><a name="l05947"></a><span class="lineno"> 5947</span>&#160;      };</div><div class="line"><a name="l05948"></a><span class="lineno"> 5948</span>&#160;      <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea7a72b1623438db530a70ec0183c525c8">AMDGPUISD::INTERP_P1LL_F16</a>, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, Ops);</div><div class="line"><a name="l05949"></a><span class="lineno"> 5949</span>&#160;    }</div><div class="line"><a name="l05950"></a><span class="lineno"> 5950</span>&#160;  }</div><div class="line"><a name="l05951"></a><span class="lineno"> 5951</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_sin:</div><div class="line"><a name="l05952"></a><span class="lineno"> 5952</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eadc97b8e5166b4d4370009a552c0f1f73">AMDGPUISD::SIN_HW</a>, DL, VT, Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1));</div><div class="line"><a name="l05953"></a><span class="lineno"> 5953</span>&#160;</div><div class="line"><a name="l05954"></a><span class="lineno"> 5954</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_cos:</div><div class="line"><a name="l05955"></a><span class="lineno"> 5955</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea4d3421b2a779f5f0c5970c8f5f550c76">AMDGPUISD::COS_HW</a>, DL, VT, Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1));</div><div class="line"><a name="l05956"></a><span class="lineno"> 5956</span>&#160;</div><div class="line"><a name="l05957"></a><span class="lineno"> 5957</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_mul_u24:</div><div class="line"><a name="l05958"></a><span class="lineno"> 5958</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eace5b3b15d1d5f95bee02434672f45f4f">AMDGPUISD::MUL_U24</a>, DL, VT, Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1), Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(2));</div><div class="line"><a name="l05959"></a><span class="lineno"> 5959</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_mul_i24:</div><div class="line"><a name="l05960"></a><span class="lineno"> 5960</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea05cf29ebf61481e1e9b60c16421956cc">AMDGPUISD::MUL_I24</a>, DL, VT, Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1), Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(2));</div><div class="line"><a name="l05961"></a><span class="lineno"> 5961</span>&#160;</div><div class="line"><a name="l05962"></a><span class="lineno"> 5962</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_log_clamp: {</div><div class="line"><a name="l05963"></a><span class="lineno"> 5963</span>&#160;    <span class="keywordflow">if</span> (Subtarget-&gt;<a class="code" href="classllvm_1_1GCNSubtarget.html#ace4de1de19cbe837c578fb3654b6c998">getGeneration</a>() &lt; <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2aef8609af541a5b1b01484b29d0f62534">AMDGPUSubtarget::VOLCANIC_ISLANDS</a>)</div><div class="line"><a name="l05964"></a><span class="lineno"> 5964</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l05965"></a><span class="lineno"> 5965</span>&#160;</div><div class="line"><a name="l05966"></a><span class="lineno"> 5966</span>&#160;    <a class="code" href="classllvm_1_1DiagnosticInfoUnsupported.html">DiagnosticInfoUnsupported</a> BadIntrin(</div><div class="line"><a name="l05967"></a><span class="lineno"> 5967</span>&#160;      MF.<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>(), <span class="stringliteral">&quot;intrinsic not supported on subtarget&quot;</span>,</div><div class="line"><a name="l05968"></a><span class="lineno"> 5968</span>&#160;      DL.<a class="code" href="classllvm_1_1SDLoc.html#a43d81465c7e8d69a9513a6f675853777">getDebugLoc</a>());</div><div class="line"><a name="l05969"></a><span class="lineno"> 5969</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ae73894797c63cdacffa04bc100873df3">getContext</a>()-&gt;<a class="code" href="classllvm_1_1LLVMContext.html#aad03ef5cfbe6e7cad076d9e45ba06592">diagnose</a>(BadIntrin);</div><div class="line"><a name="l05970"></a><span class="lineno"> 5970</span>&#160;      <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a5b0e59823444a55c295af279611a9d24">getUNDEF</a>(VT);</div><div class="line"><a name="l05971"></a><span class="lineno"> 5971</span>&#160;  }</div><div class="line"><a name="l05972"></a><span class="lineno"> 5972</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_ldexp:</div><div class="line"><a name="l05973"></a><span class="lineno"> 5973</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea5b0d5ebade040d8aadbf7258317b25f6">AMDGPUISD::LDEXP</a>, DL, VT,</div><div class="line"><a name="l05974"></a><span class="lineno"> 5974</span>&#160;                       Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1), Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(2));</div><div class="line"><a name="l05975"></a><span class="lineno"> 5975</span>&#160;</div><div class="line"><a name="l05976"></a><span class="lineno"> 5976</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_fract:</div><div class="line"><a name="l05977"></a><span class="lineno"> 5977</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea79067f8d6a2c24f4d33fc9da493a2037">AMDGPUISD::FRACT</a>, DL, VT, Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1));</div><div class="line"><a name="l05978"></a><span class="lineno"> 5978</span>&#160;</div><div class="line"><a name="l05979"></a><span class="lineno"> 5979</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_class:</div><div class="line"><a name="l05980"></a><span class="lineno"> 5980</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea91ac5439df5245511c113f8833356321">AMDGPUISD::FP_CLASS</a>, DL, VT,</div><div class="line"><a name="l05981"></a><span class="lineno"> 5981</span>&#160;                       Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1), Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(2));</div><div class="line"><a name="l05982"></a><span class="lineno"> 5982</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_div_fmas:</div><div class="line"><a name="l05983"></a><span class="lineno"> 5983</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea41ea4b5f98221f62807712205a8d37f7">AMDGPUISD::DIV_FMAS</a>, DL, VT,</div><div class="line"><a name="l05984"></a><span class="lineno"> 5984</span>&#160;                       Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1), Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(2), Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(3),</div><div class="line"><a name="l05985"></a><span class="lineno"> 5985</span>&#160;                       Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(4));</div><div class="line"><a name="l05986"></a><span class="lineno"> 5986</span>&#160;</div><div class="line"><a name="l05987"></a><span class="lineno"> 5987</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_div_fixup:</div><div class="line"><a name="l05988"></a><span class="lineno"> 5988</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea5b23f9813222573c51bc3a8a616494a0">AMDGPUISD::DIV_FIXUP</a>, DL, VT,</div><div class="line"><a name="l05989"></a><span class="lineno"> 5989</span>&#160;                       Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1), Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(2), Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(3));</div><div class="line"><a name="l05990"></a><span class="lineno"> 5990</span>&#160;</div><div class="line"><a name="l05991"></a><span class="lineno"> 5991</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_trig_preop:</div><div class="line"><a name="l05992"></a><span class="lineno"> 5992</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaea80a8e6c027bf68457d482b4217581e">AMDGPUISD::TRIG_PREOP</a>, DL, VT,</div><div class="line"><a name="l05993"></a><span class="lineno"> 5993</span>&#160;                       Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1), Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(2));</div><div class="line"><a name="l05994"></a><span class="lineno"> 5994</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_div_scale: {</div><div class="line"><a name="l05995"></a><span class="lineno"> 5995</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *Param = cast&lt;ConstantSDNode&gt;(Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(3));</div><div class="line"><a name="l05996"></a><span class="lineno"> 5996</span>&#160;</div><div class="line"><a name="l05997"></a><span class="lineno"> 5997</span>&#160;    <span class="comment">// Translate to the operands expected by the machine instruction. The</span></div><div class="line"><a name="l05998"></a><span class="lineno"> 5998</span>&#160;    <span class="comment">// first parameter must be the same as the first instruction.</span></div><div class="line"><a name="l05999"></a><span class="lineno"> 5999</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Numerator = Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1);</div><div class="line"><a name="l06000"></a><span class="lineno"> 6000</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Denominator = Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(2);</div><div class="line"><a name="l06001"></a><span class="lineno"> 6001</span>&#160;</div><div class="line"><a name="l06002"></a><span class="lineno"> 6002</span>&#160;    <span class="comment">// Note this order is opposite of the machine instruction&#39;s operations,</span></div><div class="line"><a name="l06003"></a><span class="lineno"> 6003</span>&#160;    <span class="comment">// which is s0.f = Quotient, s1.f = Denominator, s2.f = Numerator. The</span></div><div class="line"><a name="l06004"></a><span class="lineno"> 6004</span>&#160;    <span class="comment">// intrinsic has the numerator as the first operand to match a normal</span></div><div class="line"><a name="l06005"></a><span class="lineno"> 6005</span>&#160;    <span class="comment">// division operation.</span></div><div class="line"><a name="l06006"></a><span class="lineno"> 6006</span>&#160;</div><div class="line"><a name="l06007"></a><span class="lineno"> 6007</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Src0 = Param-&gt;<a class="code" href="classllvm_1_1ConstantSDNode.html#a816af12f538a0cbf63a7f527be2eda7d">isAllOnesValue</a>() ? Numerator : Denominator;</div><div class="line"><a name="l06008"></a><span class="lineno"> 6008</span>&#160;</div><div class="line"><a name="l06009"></a><span class="lineno"> 6009</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea0819f8cbdd0851cea7a14606204c92fa">AMDGPUISD::DIV_SCALE</a>, DL, Op-&gt;<a class="code" href="classllvm_1_1SDNode.html#a8353d97eb11578ab1ecb797200ca85c7">getVTList</a>(), Src0,</div><div class="line"><a name="l06010"></a><span class="lineno"> 6010</span>&#160;                       Denominator, Numerator);</div><div class="line"><a name="l06011"></a><span class="lineno"> 6011</span>&#160;  }</div><div class="line"><a name="l06012"></a><span class="lineno"> 6012</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_icmp: {</div><div class="line"><a name="l06013"></a><span class="lineno"> 6013</span>&#160;    <span class="comment">// There is a Pat that handles this variant, so return it as-is.</span></div><div class="line"><a name="l06014"></a><span class="lineno"> 6014</span>&#160;    <span class="keywordflow">if</span> (Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1).<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>() == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a85440bbdbba12de574c02e515444d3f4">MVT::i1</a> &amp;&amp;</div><div class="line"><a name="l06015"></a><span class="lineno"> 6015</span>&#160;        Op.<a class="code" href="classllvm_1_1SDValue.html#ac969b6c833cfa44c1b4fcd5790268340">getConstantOperandVal</a>(2) == 0 &amp;&amp;</div><div class="line"><a name="l06016"></a><span class="lineno"> 6016</span>&#160;        Op.<a class="code" href="classllvm_1_1SDValue.html#ac969b6c833cfa44c1b4fcd5790268340">getConstantOperandVal</a>(3) == ICmpInst::Predicate::ICMP_NE)</div><div class="line"><a name="l06017"></a><span class="lineno"> 6017</span>&#160;      <span class="keywordflow">return</span> Op;</div><div class="line"><a name="l06018"></a><span class="lineno"> 6018</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="SIISelLowering_8cpp.html#a6ffcf0878851c4e84a8c11a68b07e9e7">lowerICMPIntrinsic</a>(*<span class="keyword">this</span>, Op.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>(), DAG);</div><div class="line"><a name="l06019"></a><span class="lineno"> 6019</span>&#160;  }</div><div class="line"><a name="l06020"></a><span class="lineno"> 6020</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_fcmp: {</div><div class="line"><a name="l06021"></a><span class="lineno"> 6021</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="SIISelLowering_8cpp.html#ad02dfd40a37e1c0fc6365a700c4263dc">lowerFCMPIntrinsic</a>(*<span class="keyword">this</span>, Op.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>(), DAG);</div><div class="line"><a name="l06022"></a><span class="lineno"> 6022</span>&#160;  }</div><div class="line"><a name="l06023"></a><span class="lineno"> 6023</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_fmed3:</div><div class="line"><a name="l06024"></a><span class="lineno"> 6024</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea95a3a9fcf85d6bfad93662a37fdea331">AMDGPUISD::FMED3</a>, DL, VT,</div><div class="line"><a name="l06025"></a><span class="lineno"> 6025</span>&#160;                       Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1), Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(2), Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(3));</div><div class="line"><a name="l06026"></a><span class="lineno"> 6026</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_fdot2:</div><div class="line"><a name="l06027"></a><span class="lineno"> 6027</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea9274b426ddcae6f57d1e4ae38e81bdc1">AMDGPUISD::FDOT2</a>, DL, VT,</div><div class="line"><a name="l06028"></a><span class="lineno"> 6028</span>&#160;                       Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1), Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(2), Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(3),</div><div class="line"><a name="l06029"></a><span class="lineno"> 6029</span>&#160;                       Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(4));</div><div class="line"><a name="l06030"></a><span class="lineno"> 6030</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_fmul_legacy:</div><div class="line"><a name="l06031"></a><span class="lineno"> 6031</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea2aea035f778d5c12c6350fa76de35941">AMDGPUISD::FMUL_LEGACY</a>, DL, VT,</div><div class="line"><a name="l06032"></a><span class="lineno"> 6032</span>&#160;                       Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1), Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(2));</div><div class="line"><a name="l06033"></a><span class="lineno"> 6033</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_sffbh:</div><div class="line"><a name="l06034"></a><span class="lineno"> 6034</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea1ccdf175d98c6185d058929850b208c6">AMDGPUISD::FFBH_I32</a>, DL, VT, Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1));</div><div class="line"><a name="l06035"></a><span class="lineno"> 6035</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_sbfe:</div><div class="line"><a name="l06036"></a><span class="lineno"> 6036</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea9d8dde2474ce68109f2472f204072c80">AMDGPUISD::BFE_I32</a>, DL, VT,</div><div class="line"><a name="l06037"></a><span class="lineno"> 6037</span>&#160;                       Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1), Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(2), Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(3));</div><div class="line"><a name="l06038"></a><span class="lineno"> 6038</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_ubfe:</div><div class="line"><a name="l06039"></a><span class="lineno"> 6039</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eacb028e9739d033de026de0a3b2ac9f9e">AMDGPUISD::BFE_U32</a>, DL, VT,</div><div class="line"><a name="l06040"></a><span class="lineno"> 6040</span>&#160;                       Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1), Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(2), Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(3));</div><div class="line"><a name="l06041"></a><span class="lineno"> 6041</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_cvt_pkrtz:</div><div class="line"><a name="l06042"></a><span class="lineno"> 6042</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_cvt_pknorm_i16:</div><div class="line"><a name="l06043"></a><span class="lineno"> 6043</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_cvt_pknorm_u16:</div><div class="line"><a name="l06044"></a><span class="lineno"> 6044</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_cvt_pk_i16:</div><div class="line"><a name="l06045"></a><span class="lineno"> 6045</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_cvt_pk_u16: {</div><div class="line"><a name="l06046"></a><span class="lineno"> 6046</span>&#160;    <span class="comment">// FIXME: Stop adding cast if v2f16/v2i16 are legal.</span></div><div class="line"><a name="l06047"></a><span class="lineno"> 6047</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div><div class="line"><a name="l06048"></a><span class="lineno"> 6048</span>&#160;    <span class="keywordtype">unsigned</span> Opcode;</div><div class="line"><a name="l06049"></a><span class="lineno"> 6049</span>&#160;</div><div class="line"><a name="l06050"></a><span class="lineno"> 6050</span>&#160;    <span class="keywordflow">if</span> (IntrinsicID == Intrinsic::amdgcn_cvt_pkrtz)</div><div class="line"><a name="l06051"></a><span class="lineno"> 6051</span>&#160;      Opcode = <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea05e199d247b019380b4c5a6f24d95381">AMDGPUISD::CVT_PKRTZ_F16_F32</a>;</div><div class="line"><a name="l06052"></a><span class="lineno"> 6052</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (IntrinsicID == Intrinsic::amdgcn_cvt_pknorm_i16)</div><div class="line"><a name="l06053"></a><span class="lineno"> 6053</span>&#160;      Opcode = <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea39c851d59f2dedcf582022a24daf1cf5">AMDGPUISD::CVT_PKNORM_I16_F32</a>;</div><div class="line"><a name="l06054"></a><span class="lineno"> 6054</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (IntrinsicID == Intrinsic::amdgcn_cvt_pknorm_u16)</div><div class="line"><a name="l06055"></a><span class="lineno"> 6055</span>&#160;      Opcode = <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaf372b02c7f2eb214586b79418da259d3">AMDGPUISD::CVT_PKNORM_U16_F32</a>;</div><div class="line"><a name="l06056"></a><span class="lineno"> 6056</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (IntrinsicID == Intrinsic::amdgcn_cvt_pk_i16)</div><div class="line"><a name="l06057"></a><span class="lineno"> 6057</span>&#160;      Opcode = <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea9326abce64225b1fcaf656b06d5819ad">AMDGPUISD::CVT_PK_I16_I32</a>;</div><div class="line"><a name="l06058"></a><span class="lineno"> 6058</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l06059"></a><span class="lineno"> 6059</span>&#160;      Opcode = <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea61c1f4bb39a8d5172f7a4f2b50d8b290">AMDGPUISD::CVT_PK_U16_U32</a>;</div><div class="line"><a name="l06060"></a><span class="lineno"> 6060</span>&#160;</div><div class="line"><a name="l06061"></a><span class="lineno"> 6061</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1TargetLoweringBase.html#a80b305b278aa0e04f80312e15b2b6d54">isTypeLegal</a>(VT))</div><div class="line"><a name="l06062"></a><span class="lineno"> 6062</span>&#160;      <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(Opcode, DL, VT, Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1), Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(2));</div><div class="line"><a name="l06063"></a><span class="lineno"> 6063</span>&#160;</div><div class="line"><a name="l06064"></a><span class="lineno"> 6064</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Node = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(Opcode, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>,</div><div class="line"><a name="l06065"></a><span class="lineno"> 6065</span>&#160;                               Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1), Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(2));</div><div class="line"><a name="l06066"></a><span class="lineno"> 6066</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a>, DL, VT, Node);</div><div class="line"><a name="l06067"></a><span class="lineno"> 6067</span>&#160;  }</div><div class="line"><a name="l06068"></a><span class="lineno"> 6068</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_fmad_ftz:</div><div class="line"><a name="l06069"></a><span class="lineno"> 6069</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea509df107f0a734f8d545ad3f7af30831">AMDGPUISD::FMAD_FTZ</a>, DL, VT, Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1),</div><div class="line"><a name="l06070"></a><span class="lineno"> 6070</span>&#160;                       Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(2), Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(3));</div><div class="line"><a name="l06071"></a><span class="lineno"> 6071</span>&#160;</div><div class="line"><a name="l06072"></a><span class="lineno"> 6072</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_if_break:</div><div class="line"><a name="l06073"></a><span class="lineno"> 6073</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a1c04c72abd24de2572a03ef686a36dd6">getMachineNode</a>(AMDGPU::SI_IF_BREAK, DL, VT,</div><div class="line"><a name="l06074"></a><span class="lineno"> 6074</span>&#160;                                      Op-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1), Op-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(2)), 0);</div><div class="line"><a name="l06075"></a><span class="lineno"> 6075</span>&#160;</div><div class="line"><a name="l06076"></a><span class="lineno"> 6076</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_groupstaticsize: {</div><div class="line"><a name="l06077"></a><span class="lineno"> 6077</span>&#160;    <a class="code" href="classllvm_1_1Triple.html#a3cfefc755ab656000934f91193afb1cd">Triple::OSType</a> OS = <a class="code" href="classllvm_1_1TargetLoweringBase.html#a1ae2ee148379ed3d041b4bce586f7f99">getTargetMachine</a>().<a class="code" href="classllvm_1_1TargetMachine.html#ad63e0e437ca71cc2b5a5d4d5aa3685f2">getTargetTriple</a>().<a class="code" href="classllvm_1_1Triple.html#a5a777de4cd152c5b22b9d28439326d50">getOS</a>();</div><div class="line"><a name="l06078"></a><span class="lineno"> 6078</span>&#160;    <span class="keywordflow">if</span> (OS == <a class="code" href="classllvm_1_1Triple.html#a3cfefc755ab656000934f91193afb1cda0a0dddcf03f8f66f7c13558b3c81d845">Triple::AMDHSA</a> || OS == <a class="code" href="classllvm_1_1Triple.html#a3cfefc755ab656000934f91193afb1cda7d8eb2c700c876375f588d68dc692f15">Triple::AMDPAL</a>)</div><div class="line"><a name="l06079"></a><span class="lineno"> 6079</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>;</div><div class="line"><a name="l06080"></a><span class="lineno"> 6080</span>&#160;</div><div class="line"><a name="l06081"></a><span class="lineno"> 6081</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1Module.html">Module</a> *M = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>().<a class="code" href="classllvm_1_1GlobalValue.html#a9e1fc23a17e97d2d1732e753ae9251ac">getParent</a>();</div><div class="line"><a name="l06082"></a><span class="lineno"> 6082</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1GlobalValue.html">GlobalValue</a> *GV =</div><div class="line"><a name="l06083"></a><span class="lineno"> 6083</span>&#160;        M-&gt;<a class="code" href="classllvm_1_1Module.html#ab1e6423b61f37584900fbdcadeedafb6">getNamedValue</a>(<a class="code" href="namespacellvm_1_1Intrinsic.html#a7157f9fa9dd11f234ec3c58517cb6d96">Intrinsic::getName</a>(Intrinsic::amdgcn_groupstaticsize));</div><div class="line"><a name="l06084"></a><span class="lineno"> 6084</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> GA = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a05c0ae3eb411a8c53a6ce48b66c0d3f8">getTargetGlobalAddress</a>(GV, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, 0,</div><div class="line"><a name="l06085"></a><span class="lineno"> 6085</span>&#160;                                            <a class="code" href="classllvm_1_1SIInstrInfo.html#ade90146180a53b9d9edc077b933e70bbafe82a0bc03151bffd10d66929b1ed545">SIInstrInfo::MO_ABS32_LO</a>);</div><div class="line"><a name="l06086"></a><span class="lineno"> 6086</span>&#160;    <span class="keywordflow">return</span> {DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a1c04c72abd24de2572a03ef686a36dd6">getMachineNode</a>(AMDGPU::S_MOV_B32, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, GA), 0};</div><div class="line"><a name="l06087"></a><span class="lineno"> 6087</span>&#160;  }</div><div class="line"><a name="l06088"></a><span class="lineno"> 6088</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_is_shared:</div><div class="line"><a name="l06089"></a><span class="lineno"> 6089</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_is_private: {</div><div class="line"><a name="l06090"></a><span class="lineno"> 6090</span>&#160;    <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> SL(Op);</div><div class="line"><a name="l06091"></a><span class="lineno"> 6091</span>&#160;    <span class="keywordtype">unsigned</span> AS = (IntrinsicID == Intrinsic::amdgcn_is_shared) ?</div><div class="line"><a name="l06092"></a><span class="lineno"> 6092</span>&#160;      <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6a1c7a99924a4461d3631268187042ae36">AMDGPUAS::LOCAL_ADDRESS</a> : <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6ad90d5742fc1499c31c72fb2aae66b306">AMDGPUAS::PRIVATE_ADDRESS</a>;</div><div class="line"><a name="l06093"></a><span class="lineno"> 6093</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Aperture = getSegmentAperture(AS, SL, DAG);</div><div class="line"><a name="l06094"></a><span class="lineno"> 6094</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SrcVec = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a>, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a5782b71c5eafe937e8d31d7b62497d99">MVT::v2i32</a>,</div><div class="line"><a name="l06095"></a><span class="lineno"> 6095</span>&#160;                                 Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1));</div><div class="line"><a name="l06096"></a><span class="lineno"> 6096</span>&#160;</div><div class="line"><a name="l06097"></a><span class="lineno"> 6097</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SrcHi = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9329e79f62e9ab9b41cfbcafd314bcbd">ISD::EXTRACT_VECTOR_ELT</a>, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, SrcVec,</div><div class="line"><a name="l06098"></a><span class="lineno"> 6098</span>&#160;                                DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(1, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>));</div><div class="line"><a name="l06099"></a><span class="lineno"> 6099</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a2c237b0f007548cb6bc021d00ffee87f">getSetCC</a>(SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a85440bbdbba12de574c02e515444d3f4">MVT::i1</a>, SrcHi, Aperture, <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07ae2e6a5e32087b9f65bd51585a6a5afb4">ISD::SETEQ</a>);</div><div class="line"><a name="l06100"></a><span class="lineno"> 6100</span>&#160;  }</div><div class="line"><a name="l06101"></a><span class="lineno"> 6101</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l06102"></a><span class="lineno"> 6102</span>&#160;    <span class="keywordflow">if</span> (<span class="keyword">const</span> AMDGPU::ImageDimIntrinsicInfo *ImageDimIntr =</div><div class="line"><a name="l06103"></a><span class="lineno"> 6103</span>&#160;            <a class="code" href="namespacellvm_1_1AMDGPU.html#a3f263a048bfe2f3f16b9bd70a01031f6">AMDGPU::getImageDimIntrinsicInfo</a>(IntrinsicID))</div><div class="line"><a name="l06104"></a><span class="lineno"> 6104</span>&#160;      <span class="keywordflow">return</span> lowerImage(Op, ImageDimIntr, DAG);</div><div class="line"><a name="l06105"></a><span class="lineno"> 6105</span>&#160;</div><div class="line"><a name="l06106"></a><span class="lineno"> 6106</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>;</div><div class="line"><a name="l06107"></a><span class="lineno"> 6107</span>&#160;  }</div><div class="line"><a name="l06108"></a><span class="lineno"> 6108</span>&#160;}</div><div class="line"><a name="l06109"></a><span class="lineno"> 6109</span>&#160;</div><div class="line"><a name="l06110"></a><span class="lineno"> 6110</span>&#160;<span class="comment">// This function computes an appropriate offset to pass to</span></div><div class="line"><a name="l06111"></a><span class="lineno"> 6111</span>&#160;<span class="comment">// MachineMemOperand::setOffset() based on the offset inputs to</span></div><div class="line"><a name="l06112"></a><span class="lineno"> 6112</span>&#160;<span class="comment">// an intrinsic.  If any of the offsets are non-contstant or</span></div><div class="line"><a name="l06113"></a><span class="lineno"> 6113</span>&#160;<span class="comment">// if VIndex is non-zero then this function returns 0.  Otherwise,</span></div><div class="line"><a name="l06114"></a><span class="lineno"> 6114</span>&#160;<span class="comment">// it returns the sum of VOffset, SOffset, and Offset.</span></div><div class="line"><a name="l06115"></a><span class="lineno"><a class="line" href="SIISelLowering_8cpp.html#a833944382ed97c4457ed32485f6bbfa7"> 6115</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="SIISelLowering_8cpp.html#a833944382ed97c4457ed32485f6bbfa7">getBufferOffsetForMMO</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> VOffset,</div><div class="line"><a name="l06116"></a><span class="lineno"> 6116</span>&#160;                                      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SOffset,</div><div class="line"><a name="l06117"></a><span class="lineno"> 6117</span>&#160;                                      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Offset,</div><div class="line"><a name="l06118"></a><span class="lineno"> 6118</span>&#160;                                      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> VIndex = <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>()) {</div><div class="line"><a name="l06119"></a><span class="lineno"> 6119</span>&#160;</div><div class="line"><a name="l06120"></a><span class="lineno"> 6120</span>&#160;  <span class="keywordflow">if</span> (!isa&lt;ConstantSDNode&gt;(VOffset) || !isa&lt;ConstantSDNode&gt;(SOffset) ||</div><div class="line"><a name="l06121"></a><span class="lineno"> 6121</span>&#160;      !isa&lt;ConstantSDNode&gt;(Offset))</div><div class="line"><a name="l06122"></a><span class="lineno"> 6122</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l06123"></a><span class="lineno"> 6123</span>&#160;</div><div class="line"><a name="l06124"></a><span class="lineno"> 6124</span>&#160;  <span class="keywordflow">if</span> (VIndex) {</div><div class="line"><a name="l06125"></a><span class="lineno"> 6125</span>&#160;    <span class="keywordflow">if</span> (!isa&lt;ConstantSDNode&gt;(VIndex) || !cast&lt;ConstantSDNode&gt;(VIndex)-&gt;isNullValue())</div><div class="line"><a name="l06126"></a><span class="lineno"> 6126</span>&#160;      <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l06127"></a><span class="lineno"> 6127</span>&#160;  }</div><div class="line"><a name="l06128"></a><span class="lineno"> 6128</span>&#160;</div><div class="line"><a name="l06129"></a><span class="lineno"> 6129</span>&#160;  <span class="keywordflow">return</span> cast&lt;ConstantSDNode&gt;(VOffset)-&gt;getSExtValue() +</div><div class="line"><a name="l06130"></a><span class="lineno"> 6130</span>&#160;         cast&lt;ConstantSDNode&gt;(SOffset)-&gt;getSExtValue() +</div><div class="line"><a name="l06131"></a><span class="lineno"> 6131</span>&#160;         cast&lt;ConstantSDNode&gt;(<a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>)-&gt;getSExtValue();</div><div class="line"><a name="l06132"></a><span class="lineno"> 6132</span>&#160;}</div><div class="line"><a name="l06133"></a><span class="lineno"> 6133</span>&#160;</div><div class="line"><a name="l06134"></a><span class="lineno"> 6134</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SITargetLowering::LowerINTRINSIC_W_CHAIN(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op,</div><div class="line"><a name="l06135"></a><span class="lineno"> 6135</span>&#160;                                                 <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div><div class="line"><a name="l06136"></a><span class="lineno"> 6136</span>&#160;  <span class="keywordtype">unsigned</span> IntrID = cast&lt;ConstantSDNode&gt;(Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1))-&gt;getZExtValue();</div><div class="line"><a name="l06137"></a><span class="lineno"> 6137</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL(Op);</div><div class="line"><a name="l06138"></a><span class="lineno"> 6138</span>&#160;</div><div class="line"><a name="l06139"></a><span class="lineno"> 6139</span>&#160;  <span class="keywordflow">switch</span> (IntrID) {</div><div class="line"><a name="l06140"></a><span class="lineno"> 6140</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_ordered_add:</div><div class="line"><a name="l06141"></a><span class="lineno"> 6141</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_ordered_swap: {</div><div class="line"><a name="l06142"></a><span class="lineno"> 6142</span>&#160;    <a class="code" href="classllvm_1_1MemSDNode.html">MemSDNode</a> *M = cast&lt;MemSDNode&gt;(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>);</div><div class="line"><a name="l06143"></a><span class="lineno"> 6143</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain = M-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0);</div><div class="line"><a name="l06144"></a><span class="lineno"> 6144</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> M0 = M-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(2);</div><div class="line"><a name="l06145"></a><span class="lineno"> 6145</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1Value.html">Value</a> = M-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(3);</div><div class="line"><a name="l06146"></a><span class="lineno"> 6146</span>&#160;    <span class="keywordtype">unsigned</span> IndexOperand = M-&gt;<a class="code" href="classllvm_1_1SDNode.html#a90cd0589eba5e5112a68717f122f1fbe">getConstantOperandVal</a>(7);</div><div class="line"><a name="l06147"></a><span class="lineno"> 6147</span>&#160;    <span class="keywordtype">unsigned</span> WaveRelease = M-&gt;<a class="code" href="classllvm_1_1SDNode.html#a90cd0589eba5e5112a68717f122f1fbe">getConstantOperandVal</a>(8);</div><div class="line"><a name="l06148"></a><span class="lineno"> 6148</span>&#160;    <span class="keywordtype">unsigned</span> WaveDone = M-&gt;<a class="code" href="classllvm_1_1SDNode.html#a90cd0589eba5e5112a68717f122f1fbe">getConstantOperandVal</a>(9);</div><div class="line"><a name="l06149"></a><span class="lineno"> 6149</span>&#160;    <span class="keywordtype">unsigned</span> ShaderType;</div><div class="line"><a name="l06150"></a><span class="lineno"> 6150</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1Instruction.html">Instruction</a>;</div><div class="line"><a name="l06151"></a><span class="lineno"> 6151</span>&#160;</div><div class="line"><a name="l06152"></a><span class="lineno"> 6152</span>&#160;    <span class="keywordtype">unsigned</span> OrderedCountIndex = IndexOperand &amp; 0x3f;</div><div class="line"><a name="l06153"></a><span class="lineno"> 6153</span>&#160;    IndexOperand &amp;= ~0x3f;</div><div class="line"><a name="l06154"></a><span class="lineno"> 6154</span>&#160;    <span class="keywordtype">unsigned</span> CountDw = 0;</div><div class="line"><a name="l06155"></a><span class="lineno"> 6155</span>&#160;</div><div class="line"><a name="l06156"></a><span class="lineno"> 6156</span>&#160;    <span class="keywordflow">if</span> (Subtarget-&gt;<a class="code" href="classllvm_1_1GCNSubtarget.html#ace4de1de19cbe837c578fb3654b6c998">getGeneration</a>() &gt;= <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2a0a29519a2da61e1cf78d898e26fef446">AMDGPUSubtarget::GFX10</a>) {</div><div class="line"><a name="l06157"></a><span class="lineno"> 6157</span>&#160;      CountDw = (IndexOperand &gt;&gt; 24) &amp; 0xf;</div><div class="line"><a name="l06158"></a><span class="lineno"> 6158</span>&#160;      IndexOperand &amp;= ~(0xf &lt;&lt; 24);</div><div class="line"><a name="l06159"></a><span class="lineno"> 6159</span>&#160;</div><div class="line"><a name="l06160"></a><span class="lineno"> 6160</span>&#160;      <span class="keywordflow">if</span> (CountDw &lt; 1 || CountDw &gt; 4) {</div><div class="line"><a name="l06161"></a><span class="lineno"> 6161</span>&#160;        <a class="code" href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">report_fatal_error</a>(</div><div class="line"><a name="l06162"></a><span class="lineno"> 6162</span>&#160;            <span class="stringliteral">&quot;ds_ordered_count: dword count must be between 1 and 4&quot;</span>);</div><div class="line"><a name="l06163"></a><span class="lineno"> 6163</span>&#160;      }</div><div class="line"><a name="l06164"></a><span class="lineno"> 6164</span>&#160;    }</div><div class="line"><a name="l06165"></a><span class="lineno"> 6165</span>&#160;</div><div class="line"><a name="l06166"></a><span class="lineno"> 6166</span>&#160;    <span class="keywordflow">if</span> (IndexOperand)</div><div class="line"><a name="l06167"></a><span class="lineno"> 6167</span>&#160;      <a class="code" href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">report_fatal_error</a>(<span class="stringliteral">&quot;ds_ordered_count: bad index operand&quot;</span>);</div><div class="line"><a name="l06168"></a><span class="lineno"> 6168</span>&#160;</div><div class="line"><a name="l06169"></a><span class="lineno"> 6169</span>&#160;    <span class="keywordflow">switch</span> (IntrID) {</div><div class="line"><a name="l06170"></a><span class="lineno"> 6170</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_ordered_add:</div><div class="line"><a name="l06171"></a><span class="lineno"> 6171</span>&#160;      Instruction = 0;</div><div class="line"><a name="l06172"></a><span class="lineno"> 6172</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l06173"></a><span class="lineno"> 6173</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_ordered_swap:</div><div class="line"><a name="l06174"></a><span class="lineno"> 6174</span>&#160;      Instruction = 1;</div><div class="line"><a name="l06175"></a><span class="lineno"> 6175</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l06176"></a><span class="lineno"> 6176</span>&#160;    }</div><div class="line"><a name="l06177"></a><span class="lineno"> 6177</span>&#160;</div><div class="line"><a name="l06178"></a><span class="lineno"> 6178</span>&#160;    <span class="keywordflow">if</span> (WaveDone &amp;&amp; !WaveRelease)</div><div class="line"><a name="l06179"></a><span class="lineno"> 6179</span>&#160;      <a class="code" href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">report_fatal_error</a>(<span class="stringliteral">&quot;ds_ordered_count: wave_done requires wave_release&quot;</span>);</div><div class="line"><a name="l06180"></a><span class="lineno"> 6180</span>&#160;</div><div class="line"><a name="l06181"></a><span class="lineno"> 6181</span>&#160;    <span class="keywordflow">switch</span> (DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aaa0193582f1fc99e3e6a3fc5abcb37bf">getMachineFunction</a>().<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>().<a class="code" href="classllvm_1_1Function.html#a5f494edc0a569c7fc9ff4181243be1ed">getCallingConv</a>()) {</div><div class="line"><a name="l06182"></a><span class="lineno"> 6182</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a16c3e679fa61136bfeb3c5c9b7542d9f">CallingConv::AMDGPU_CS</a>:</div><div class="line"><a name="l06183"></a><span class="lineno"> 6183</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a27a385675142c462571165c839e41aa0">CallingConv::AMDGPU_KERNEL</a>:</div><div class="line"><a name="l06184"></a><span class="lineno"> 6184</span>&#160;      ShaderType = 0;</div><div class="line"><a name="l06185"></a><span class="lineno"> 6185</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l06186"></a><span class="lineno"> 6186</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a91283117ce67ebdae50cc7730694d8f8">CallingConv::AMDGPU_PS</a>:</div><div class="line"><a name="l06187"></a><span class="lineno"> 6187</span>&#160;      ShaderType = 1;</div><div class="line"><a name="l06188"></a><span class="lineno"> 6188</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l06189"></a><span class="lineno"> 6189</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a1a9f243b16678fc294567b72bbe87223">CallingConv::AMDGPU_VS</a>:</div><div class="line"><a name="l06190"></a><span class="lineno"> 6190</span>&#160;      ShaderType = 2;</div><div class="line"><a name="l06191"></a><span class="lineno"> 6191</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l06192"></a><span class="lineno"> 6192</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a6f08d1631b96043fe0201973d84e5539">CallingConv::AMDGPU_GS</a>:</div><div class="line"><a name="l06193"></a><span class="lineno"> 6193</span>&#160;      ShaderType = 3;</div><div class="line"><a name="l06194"></a><span class="lineno"> 6194</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l06195"></a><span class="lineno"> 6195</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l06196"></a><span class="lineno"> 6196</span>&#160;      <a class="code" href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">report_fatal_error</a>(<span class="stringliteral">&quot;ds_ordered_count unsupported for this calling conv&quot;</span>);</div><div class="line"><a name="l06197"></a><span class="lineno"> 6197</span>&#160;    }</div><div class="line"><a name="l06198"></a><span class="lineno"> 6198</span>&#160;</div><div class="line"><a name="l06199"></a><span class="lineno"> 6199</span>&#160;    <span class="keywordtype">unsigned</span> Offset0 = OrderedCountIndex &lt;&lt; 2;</div><div class="line"><a name="l06200"></a><span class="lineno"> 6200</span>&#160;    <span class="keywordtype">unsigned</span> Offset1 = WaveRelease | (WaveDone &lt;&lt; 1) | (ShaderType &lt;&lt; 2) |</div><div class="line"><a name="l06201"></a><span class="lineno"> 6201</span>&#160;                       (Instruction &lt;&lt; 4);</div><div class="line"><a name="l06202"></a><span class="lineno"> 6202</span>&#160;</div><div class="line"><a name="l06203"></a><span class="lineno"> 6203</span>&#160;    <span class="keywordflow">if</span> (Subtarget-&gt;<a class="code" href="classllvm_1_1GCNSubtarget.html#ace4de1de19cbe837c578fb3654b6c998">getGeneration</a>() &gt;= <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2a0a29519a2da61e1cf78d898e26fef446">AMDGPUSubtarget::GFX10</a>)</div><div class="line"><a name="l06204"></a><span class="lineno"> 6204</span>&#160;      Offset1 |= (CountDw - 1) &lt;&lt; 6;</div><div class="line"><a name="l06205"></a><span class="lineno"> 6205</span>&#160;</div><div class="line"><a name="l06206"></a><span class="lineno"> 6206</span>&#160;    <span class="keywordtype">unsigned</span> Offset = Offset0 | (Offset1 &lt;&lt; 8);</div><div class="line"><a name="l06207"></a><span class="lineno"> 6207</span>&#160;</div><div class="line"><a name="l06208"></a><span class="lineno"> 6208</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = {</div><div class="line"><a name="l06209"></a><span class="lineno"> 6209</span>&#160;      Chain,</div><div class="line"><a name="l06210"></a><span class="lineno"> 6210</span>&#160;      <a class="code" href="namespacellvm_1_1TargetStackID.html#a71392100eb15ba746b1f898986f5d8a5">Value</a>,</div><div class="line"><a name="l06211"></a><span class="lineno"> 6211</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(Offset, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">MVT::i16</a>),</div><div class="line"><a name="l06212"></a><span class="lineno"> 6212</span>&#160;      <a class="code" href="classllvm_1_1SITargetLowering.html#ae04fb59c8161149d4ccf19b9d5ea0c7f">copyToM0</a>(DAG, Chain, DL, M0).<a class="code" href="classllvm_1_1SDValue.html#a64932427432abeb61241e98bea167580">getValue</a>(1), <span class="comment">// Glue</span></div><div class="line"><a name="l06213"></a><span class="lineno"> 6213</span>&#160;    };</div><div class="line"><a name="l06214"></a><span class="lineno"> 6214</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a9f1f5ff950ffae793a3925dc1afab754">getMemIntrinsicNode</a>(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eabf84d249106fbef805c08aae16f19968">AMDGPUISD::DS_ORDERED_COUNT</a>, DL,</div><div class="line"><a name="l06215"></a><span class="lineno"> 6215</span>&#160;                                   M-&gt;<a class="code" href="classllvm_1_1SDNode.html#a8353d97eb11578ab1ecb797200ca85c7">getVTList</a>(), Ops, M-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#aee0e58997cd08983518f051e79b855d9">getMemoryVT</a>(),</div><div class="line"><a name="l06216"></a><span class="lineno"> 6216</span>&#160;                                   M-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#a1378b44532d0ec9732f7064254a84286">getMemOperand</a>());</div><div class="line"><a name="l06217"></a><span class="lineno"> 6217</span>&#160;  }</div><div class="line"><a name="l06218"></a><span class="lineno"> 6218</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_fadd: {</div><div class="line"><a name="l06219"></a><span class="lineno"> 6219</span>&#160;    <a class="code" href="classllvm_1_1MemSDNode.html">MemSDNode</a> *M = cast&lt;MemSDNode&gt;(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>);</div><div class="line"><a name="l06220"></a><span class="lineno"> 6220</span>&#160;    <span class="keywordtype">unsigned</span> Opc;</div><div class="line"><a name="l06221"></a><span class="lineno"> 6221</span>&#160;    <span class="keywordflow">switch</span> (IntrID) {</div><div class="line"><a name="l06222"></a><span class="lineno"> 6222</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_fadd:</div><div class="line"><a name="l06223"></a><span class="lineno"> 6223</span>&#160;      Opc = <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a48287dae990aa9e29a458373ccd0eadb">ISD::ATOMIC_LOAD_FADD</a>;</div><div class="line"><a name="l06224"></a><span class="lineno"> 6224</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l06225"></a><span class="lineno"> 6225</span>&#160;    }</div><div class="line"><a name="l06226"></a><span class="lineno"> 6226</span>&#160;</div><div class="line"><a name="l06227"></a><span class="lineno"> 6227</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a4545179bea2e34fb6df7118db168f3e7">getAtomic</a>(Opc, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(Op), M-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#aee0e58997cd08983518f051e79b855d9">getMemoryVT</a>(),</div><div class="line"><a name="l06228"></a><span class="lineno"> 6228</span>&#160;                         M-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0), M-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(2), M-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(3),</div><div class="line"><a name="l06229"></a><span class="lineno"> 6229</span>&#160;                         M-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#a1378b44532d0ec9732f7064254a84286">getMemOperand</a>());</div><div class="line"><a name="l06230"></a><span class="lineno"> 6230</span>&#160;  }</div><div class="line"><a name="l06231"></a><span class="lineno"> 6231</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_atomic_inc:</div><div class="line"><a name="l06232"></a><span class="lineno"> 6232</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_atomic_dec:</div><div class="line"><a name="l06233"></a><span class="lineno"> 6233</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_fmin:</div><div class="line"><a name="l06234"></a><span class="lineno"> 6234</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_fmax: {</div><div class="line"><a name="l06235"></a><span class="lineno"> 6235</span>&#160;    <a class="code" href="classllvm_1_1MemSDNode.html">MemSDNode</a> *M = cast&lt;MemSDNode&gt;(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>);</div><div class="line"><a name="l06236"></a><span class="lineno"> 6236</span>&#160;    <span class="keywordtype">unsigned</span> Opc;</div><div class="line"><a name="l06237"></a><span class="lineno"> 6237</span>&#160;    <span class="keywordflow">switch</span> (IntrID) {</div><div class="line"><a name="l06238"></a><span class="lineno"> 6238</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_atomic_inc:</div><div class="line"><a name="l06239"></a><span class="lineno"> 6239</span>&#160;      Opc = <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea31a4052d62260ee1006b398bc29a3679">AMDGPUISD::ATOMIC_INC</a>;</div><div class="line"><a name="l06240"></a><span class="lineno"> 6240</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l06241"></a><span class="lineno"> 6241</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_atomic_dec:</div><div class="line"><a name="l06242"></a><span class="lineno"> 6242</span>&#160;      Opc = <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea659997d726c3474186e5d074d1b3566a">AMDGPUISD::ATOMIC_DEC</a>;</div><div class="line"><a name="l06243"></a><span class="lineno"> 6243</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l06244"></a><span class="lineno"> 6244</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_fmin:</div><div class="line"><a name="l06245"></a><span class="lineno"> 6245</span>&#160;      Opc = <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea5dca94e0604213616052d32bf71d1e3e">AMDGPUISD::ATOMIC_LOAD_FMIN</a>;</div><div class="line"><a name="l06246"></a><span class="lineno"> 6246</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l06247"></a><span class="lineno"> 6247</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_fmax:</div><div class="line"><a name="l06248"></a><span class="lineno"> 6248</span>&#160;      Opc = <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea9661ab1ffb8ef2a44a9aa1990f7b73c5">AMDGPUISD::ATOMIC_LOAD_FMAX</a>;</div><div class="line"><a name="l06249"></a><span class="lineno"> 6249</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l06250"></a><span class="lineno"> 6250</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l06251"></a><span class="lineno"> 6251</span>&#160;      <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unknown intrinsic!&quot;</span>);</div><div class="line"><a name="l06252"></a><span class="lineno"> 6252</span>&#160;    }</div><div class="line"><a name="l06253"></a><span class="lineno"> 6253</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = {</div><div class="line"><a name="l06254"></a><span class="lineno"> 6254</span>&#160;      M-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0), <span class="comment">// Chain</span></div><div class="line"><a name="l06255"></a><span class="lineno"> 6255</span>&#160;      M-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(2), <span class="comment">// Ptr</span></div><div class="line"><a name="l06256"></a><span class="lineno"> 6256</span>&#160;      M-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(3)  <span class="comment">// Value</span></div><div class="line"><a name="l06257"></a><span class="lineno"> 6257</span>&#160;    };</div><div class="line"><a name="l06258"></a><span class="lineno"> 6258</span>&#160;</div><div class="line"><a name="l06259"></a><span class="lineno"> 6259</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a9f1f5ff950ffae793a3925dc1afab754">getMemIntrinsicNode</a>(Opc, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(Op), M-&gt;<a class="code" href="classllvm_1_1SDNode.html#a8353d97eb11578ab1ecb797200ca85c7">getVTList</a>(), Ops,</div><div class="line"><a name="l06260"></a><span class="lineno"> 6260</span>&#160;                                   M-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#aee0e58997cd08983518f051e79b855d9">getMemoryVT</a>(), M-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#a1378b44532d0ec9732f7064254a84286">getMemOperand</a>());</div><div class="line"><a name="l06261"></a><span class="lineno"> 6261</span>&#160;  }</div><div class="line"><a name="l06262"></a><span class="lineno"> 6262</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_buffer_load:</div><div class="line"><a name="l06263"></a><span class="lineno"> 6263</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_buffer_load_format: {</div><div class="line"><a name="l06264"></a><span class="lineno"> 6264</span>&#160;    <span class="keywordtype">unsigned</span> Glc = cast&lt;ConstantSDNode&gt;(Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(5))-&gt;getZExtValue();</div><div class="line"><a name="l06265"></a><span class="lineno"> 6265</span>&#160;    <span class="keywordtype">unsigned</span> Slc = cast&lt;ConstantSDNode&gt;(Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(6))-&gt;getZExtValue();</div><div class="line"><a name="l06266"></a><span class="lineno"> 6266</span>&#160;    <span class="keywordtype">unsigned</span> IdxEn = 1;</div><div class="line"><a name="l06267"></a><span class="lineno"> 6267</span>&#160;    <span class="keywordflow">if</span> (<span class="keyword">auto</span> Idx = dyn_cast&lt;ConstantSDNode&gt;(Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(3)))</div><div class="line"><a name="l06268"></a><span class="lineno"> 6268</span>&#160;      IdxEn = Idx-&gt;getZExtValue() != 0;</div><div class="line"><a name="l06269"></a><span class="lineno"> 6269</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = {</div><div class="line"><a name="l06270"></a><span class="lineno"> 6270</span>&#160;      Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0), <span class="comment">// Chain</span></div><div class="line"><a name="l06271"></a><span class="lineno"> 6271</span>&#160;      Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(2), <span class="comment">// rsrc</span></div><div class="line"><a name="l06272"></a><span class="lineno"> 6272</span>&#160;      Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(3), <span class="comment">// vindex</span></div><div class="line"><a name="l06273"></a><span class="lineno"> 6273</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(),        <span class="comment">// voffset -- will be set by setBufferOffsets</span></div><div class="line"><a name="l06274"></a><span class="lineno"> 6274</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(),        <span class="comment">// soffset -- will be set by setBufferOffsets</span></div><div class="line"><a name="l06275"></a><span class="lineno"> 6275</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(),        <span class="comment">// offset -- will be set by setBufferOffsets</span></div><div class="line"><a name="l06276"></a><span class="lineno"> 6276</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(Glc | (Slc &lt;&lt; 1), DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>), <span class="comment">// cachepolicy</span></div><div class="line"><a name="l06277"></a><span class="lineno"> 6277</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(IdxEn, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a85440bbdbba12de574c02e515444d3f4">MVT::i1</a>), <span class="comment">// idxen</span></div><div class="line"><a name="l06278"></a><span class="lineno"> 6278</span>&#160;    };</div><div class="line"><a name="l06279"></a><span class="lineno"> 6279</span>&#160;</div><div class="line"><a name="l06280"></a><span class="lineno"> 6280</span>&#160;    <span class="keywordtype">unsigned</span> Offset = setBufferOffsets(Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(4), DAG, &amp;Ops[3]);</div><div class="line"><a name="l06281"></a><span class="lineno"> 6281</span>&#160;    <span class="comment">// We don&#39;t know the offset if vindex is non-zero, so clear it.</span></div><div class="line"><a name="l06282"></a><span class="lineno"> 6282</span>&#160;    <span class="keywordflow">if</span> (IdxEn)</div><div class="line"><a name="l06283"></a><span class="lineno"> 6283</span>&#160;      Offset = 0;</div><div class="line"><a name="l06284"></a><span class="lineno"> 6284</span>&#160;</div><div class="line"><a name="l06285"></a><span class="lineno"> 6285</span>&#160;    <span class="keywordtype">unsigned</span> Opc = (IntrID == Intrinsic::amdgcn_buffer_load) ?</div><div class="line"><a name="l06286"></a><span class="lineno"> 6286</span>&#160;        <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea3804b23b929a6df413cedc6e5dac099e">AMDGPUISD::BUFFER_LOAD</a> : <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea397fbad92288743379962b2f204a21e8">AMDGPUISD::BUFFER_LOAD_FORMAT</a>;</div><div class="line"><a name="l06287"></a><span class="lineno"> 6287</span>&#160;</div><div class="line"><a name="l06288"></a><span class="lineno"> 6288</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div><div class="line"><a name="l06289"></a><span class="lineno"> 6289</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> IntVT = VT.<a class="code" href="structllvm_1_1EVT.html#a6f2db4dd37c9d8a3544e4cad4a2aac49">changeTypeToInteger</a>();</div><div class="line"><a name="l06290"></a><span class="lineno"> 6290</span>&#160;    <span class="keyword">auto</span> *M = cast&lt;MemSDNode&gt;(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>);</div><div class="line"><a name="l06291"></a><span class="lineno"> 6291</span>&#160;    M-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#a1378b44532d0ec9732f7064254a84286">getMemOperand</a>()-&gt;<a class="code" href="classllvm_1_1MachineMemOperand.html#a9b7acc8555a4466888d20106e3812548">setOffset</a>(Offset);</div><div class="line"><a name="l06292"></a><span class="lineno"> 6292</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> LoadVT = Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div><div class="line"><a name="l06293"></a><span class="lineno"> 6293</span>&#160;</div><div class="line"><a name="l06294"></a><span class="lineno"> 6294</span>&#160;    <span class="keywordflow">if</span> (LoadVT.<a class="code" href="structllvm_1_1EVT.html#aa85c75e8eb097f02caeb5b9119eebfef">getScalarType</a>() == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>)</div><div class="line"><a name="l06295"></a><span class="lineno"> 6295</span>&#160;      <span class="keywordflow">return</span> adjustLoadValueType(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea267cae256d19873b48b90feeeca0b146">AMDGPUISD::BUFFER_LOAD_FORMAT_D16</a>,</div><div class="line"><a name="l06296"></a><span class="lineno"> 6296</span>&#160;                                 M, DAG, Ops);</div><div class="line"><a name="l06297"></a><span class="lineno"> 6297</span>&#160;</div><div class="line"><a name="l06298"></a><span class="lineno"> 6298</span>&#160;    <span class="comment">// Handle BUFFER_LOAD_BYTE/UBYTE/SHORT/USHORT overloaded intrinsics</span></div><div class="line"><a name="l06299"></a><span class="lineno"> 6299</span>&#160;    <span class="keywordflow">if</span> (LoadVT.<a class="code" href="structllvm_1_1EVT.html#aa85c75e8eb097f02caeb5b9119eebfef">getScalarType</a>() == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af777e086e32f60c0c87b460964eae7d0">MVT::i8</a> ||</div><div class="line"><a name="l06300"></a><span class="lineno"> 6300</span>&#160;        LoadVT.<a class="code" href="structllvm_1_1EVT.html#aa85c75e8eb097f02caeb5b9119eebfef">getScalarType</a>() == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">MVT::i16</a>)</div><div class="line"><a name="l06301"></a><span class="lineno"> 6301</span>&#160;      <span class="keywordflow">return</span> handleByteShortBufferLoads(DAG, LoadVT, DL, Ops, M);</div><div class="line"><a name="l06302"></a><span class="lineno"> 6302</span>&#160;</div><div class="line"><a name="l06303"></a><span class="lineno"> 6303</span>&#160;    <span class="keywordflow">return</span> getMemIntrinsicNode(Opc, DL, Op-&gt;<a class="code" href="classllvm_1_1SDNode.html#a8353d97eb11578ab1ecb797200ca85c7">getVTList</a>(), Ops, IntVT,</div><div class="line"><a name="l06304"></a><span class="lineno"> 6304</span>&#160;                               M-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#a1378b44532d0ec9732f7064254a84286">getMemOperand</a>(), DAG);</div><div class="line"><a name="l06305"></a><span class="lineno"> 6305</span>&#160;  }</div><div class="line"><a name="l06306"></a><span class="lineno"> 6306</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_raw_buffer_load:</div><div class="line"><a name="l06307"></a><span class="lineno"> 6307</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_raw_buffer_load_format: {</div><div class="line"><a name="l06308"></a><span class="lineno"> 6308</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">bool</span> IsFormat = IntrID == Intrinsic::amdgcn_raw_buffer_load_format;</div><div class="line"><a name="l06309"></a><span class="lineno"> 6309</span>&#160;</div><div class="line"><a name="l06310"></a><span class="lineno"> 6310</span>&#160;    <span class="keyword">auto</span> <a class="code" href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612">Offsets</a> = splitBufferOffsets(Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(3), DAG);</div><div class="line"><a name="l06311"></a><span class="lineno"> 6311</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = {</div><div class="line"><a name="l06312"></a><span class="lineno"> 6312</span>&#160;      Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0), <span class="comment">// Chain</span></div><div class="line"><a name="l06313"></a><span class="lineno"> 6313</span>&#160;      Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(2), <span class="comment">// rsrc</span></div><div class="line"><a name="l06314"></a><span class="lineno"> 6314</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(0, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>), <span class="comment">// vindex</span></div><div class="line"><a name="l06315"></a><span class="lineno"> 6315</span>&#160;      <a class="code" href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612">Offsets</a>.first,    <span class="comment">// voffset</span></div><div class="line"><a name="l06316"></a><span class="lineno"> 6316</span>&#160;      Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(4), <span class="comment">// soffset</span></div><div class="line"><a name="l06317"></a><span class="lineno"> 6317</span>&#160;      <a class="code" href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612">Offsets</a>.second,   <span class="comment">// offset</span></div><div class="line"><a name="l06318"></a><span class="lineno"> 6318</span>&#160;      Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(5), <span class="comment">// cachepolicy, swizzled buffer</span></div><div class="line"><a name="l06319"></a><span class="lineno"> 6319</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(0, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a85440bbdbba12de574c02e515444d3f4">MVT::i1</a>), <span class="comment">// idxen</span></div><div class="line"><a name="l06320"></a><span class="lineno"> 6320</span>&#160;    };</div><div class="line"><a name="l06321"></a><span class="lineno"> 6321</span>&#160;</div><div class="line"><a name="l06322"></a><span class="lineno"> 6322</span>&#160;    <span class="keyword">auto</span> *M = cast&lt;MemSDNode&gt;(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>);</div><div class="line"><a name="l06323"></a><span class="lineno"> 6323</span>&#160;    M-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#a1378b44532d0ec9732f7064254a84286">getMemOperand</a>()-&gt;<a class="code" href="classllvm_1_1MachineMemOperand.html#a9b7acc8555a4466888d20106e3812548">setOffset</a>(<a class="code" href="SIISelLowering_8cpp.html#a833944382ed97c4457ed32485f6bbfa7">getBufferOffsetForMMO</a>(Ops[3], Ops[4], Ops[5]));</div><div class="line"><a name="l06324"></a><span class="lineno"> 6324</span>&#160;    <span class="keywordflow">return</span> lowerIntrinsicLoad(M, IsFormat, DAG, Ops);</div><div class="line"><a name="l06325"></a><span class="lineno"> 6325</span>&#160;  }</div><div class="line"><a name="l06326"></a><span class="lineno"> 6326</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_struct_buffer_load:</div><div class="line"><a name="l06327"></a><span class="lineno"> 6327</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_struct_buffer_load_format: {</div><div class="line"><a name="l06328"></a><span class="lineno"> 6328</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">bool</span> IsFormat = IntrID == Intrinsic::amdgcn_struct_buffer_load_format;</div><div class="line"><a name="l06329"></a><span class="lineno"> 6329</span>&#160;</div><div class="line"><a name="l06330"></a><span class="lineno"> 6330</span>&#160;    <span class="keyword">auto</span> <a class="code" href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612">Offsets</a> = splitBufferOffsets(Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(4), DAG);</div><div class="line"><a name="l06331"></a><span class="lineno"> 6331</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = {</div><div class="line"><a name="l06332"></a><span class="lineno"> 6332</span>&#160;      Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0), <span class="comment">// Chain</span></div><div class="line"><a name="l06333"></a><span class="lineno"> 6333</span>&#160;      Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(2), <span class="comment">// rsrc</span></div><div class="line"><a name="l06334"></a><span class="lineno"> 6334</span>&#160;      Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(3), <span class="comment">// vindex</span></div><div class="line"><a name="l06335"></a><span class="lineno"> 6335</span>&#160;      <a class="code" href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612">Offsets</a>.first,    <span class="comment">// voffset</span></div><div class="line"><a name="l06336"></a><span class="lineno"> 6336</span>&#160;      Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(5), <span class="comment">// soffset</span></div><div class="line"><a name="l06337"></a><span class="lineno"> 6337</span>&#160;      <a class="code" href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612">Offsets</a>.second,   <span class="comment">// offset</span></div><div class="line"><a name="l06338"></a><span class="lineno"> 6338</span>&#160;      Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(6), <span class="comment">// cachepolicy, swizzled buffer</span></div><div class="line"><a name="l06339"></a><span class="lineno"> 6339</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(1, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a85440bbdbba12de574c02e515444d3f4">MVT::i1</a>), <span class="comment">// idxen</span></div><div class="line"><a name="l06340"></a><span class="lineno"> 6340</span>&#160;    };</div><div class="line"><a name="l06341"></a><span class="lineno"> 6341</span>&#160;</div><div class="line"><a name="l06342"></a><span class="lineno"> 6342</span>&#160;    <span class="keyword">auto</span> *M = cast&lt;MemSDNode&gt;(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>);</div><div class="line"><a name="l06343"></a><span class="lineno"> 6343</span>&#160;    M-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#a1378b44532d0ec9732f7064254a84286">getMemOperand</a>()-&gt;<a class="code" href="classllvm_1_1MachineMemOperand.html#a9b7acc8555a4466888d20106e3812548">setOffset</a>(<a class="code" href="SIISelLowering_8cpp.html#a833944382ed97c4457ed32485f6bbfa7">getBufferOffsetForMMO</a>(Ops[3], Ops[4], Ops[5],</div><div class="line"><a name="l06344"></a><span class="lineno"> 6344</span>&#160;                                                        Ops[2]));</div><div class="line"><a name="l06345"></a><span class="lineno"> 6345</span>&#160;    <span class="keywordflow">return</span> lowerIntrinsicLoad(cast&lt;MemSDNode&gt;(Op), IsFormat, DAG, Ops);</div><div class="line"><a name="l06346"></a><span class="lineno"> 6346</span>&#160;  }</div><div class="line"><a name="l06347"></a><span class="lineno"> 6347</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_tbuffer_load: {</div><div class="line"><a name="l06348"></a><span class="lineno"> 6348</span>&#160;    <a class="code" href="classllvm_1_1MemSDNode.html">MemSDNode</a> *M = cast&lt;MemSDNode&gt;(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>);</div><div class="line"><a name="l06349"></a><span class="lineno"> 6349</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> LoadVT = Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div><div class="line"><a name="l06350"></a><span class="lineno"> 6350</span>&#160;</div><div class="line"><a name="l06351"></a><span class="lineno"> 6351</span>&#160;    <span class="keywordtype">unsigned</span> Dfmt = cast&lt;ConstantSDNode&gt;(Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(7))-&gt;getZExtValue();</div><div class="line"><a name="l06352"></a><span class="lineno"> 6352</span>&#160;    <span class="keywordtype">unsigned</span> Nfmt = cast&lt;ConstantSDNode&gt;(Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(8))-&gt;getZExtValue();</div><div class="line"><a name="l06353"></a><span class="lineno"> 6353</span>&#160;    <span class="keywordtype">unsigned</span> Glc = cast&lt;ConstantSDNode&gt;(Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(9))-&gt;getZExtValue();</div><div class="line"><a name="l06354"></a><span class="lineno"> 6354</span>&#160;    <span class="keywordtype">unsigned</span> Slc = cast&lt;ConstantSDNode&gt;(Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(10))-&gt;getZExtValue();</div><div class="line"><a name="l06355"></a><span class="lineno"> 6355</span>&#160;    <span class="keywordtype">unsigned</span> IdxEn = 1;</div><div class="line"><a name="l06356"></a><span class="lineno"> 6356</span>&#160;    <span class="keywordflow">if</span> (<span class="keyword">auto</span> Idx = dyn_cast&lt;ConstantSDNode&gt;(Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(3)))</div><div class="line"><a name="l06357"></a><span class="lineno"> 6357</span>&#160;      IdxEn = Idx-&gt;getZExtValue() != 0;</div><div class="line"><a name="l06358"></a><span class="lineno"> 6358</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = {</div><div class="line"><a name="l06359"></a><span class="lineno"> 6359</span>&#160;      Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0),  <span class="comment">// Chain</span></div><div class="line"><a name="l06360"></a><span class="lineno"> 6360</span>&#160;      Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(2),  <span class="comment">// rsrc</span></div><div class="line"><a name="l06361"></a><span class="lineno"> 6361</span>&#160;      Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(3),  <span class="comment">// vindex</span></div><div class="line"><a name="l06362"></a><span class="lineno"> 6362</span>&#160;      Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(4),  <span class="comment">// voffset</span></div><div class="line"><a name="l06363"></a><span class="lineno"> 6363</span>&#160;      Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(5),  <span class="comment">// soffset</span></div><div class="line"><a name="l06364"></a><span class="lineno"> 6364</span>&#160;      Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(6),  <span class="comment">// offset</span></div><div class="line"><a name="l06365"></a><span class="lineno"> 6365</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(Dfmt | (Nfmt &lt;&lt; 4), DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>), <span class="comment">// format</span></div><div class="line"><a name="l06366"></a><span class="lineno"> 6366</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(Glc | (Slc &lt;&lt; 1), DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>), <span class="comment">// cachepolicy</span></div><div class="line"><a name="l06367"></a><span class="lineno"> 6367</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(IdxEn, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a85440bbdbba12de574c02e515444d3f4">MVT::i1</a>) <span class="comment">// idxen</span></div><div class="line"><a name="l06368"></a><span class="lineno"> 6368</span>&#160;    };</div><div class="line"><a name="l06369"></a><span class="lineno"> 6369</span>&#160;</div><div class="line"><a name="l06370"></a><span class="lineno"> 6370</span>&#160;    <span class="keywordflow">if</span> (LoadVT.getScalarType() == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>)</div><div class="line"><a name="l06371"></a><span class="lineno"> 6371</span>&#160;      <span class="keywordflow">return</span> adjustLoadValueType(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea13b59d6355b86eea11f514c7c89e0f5f">AMDGPUISD::TBUFFER_LOAD_FORMAT_D16</a>,</div><div class="line"><a name="l06372"></a><span class="lineno"> 6372</span>&#160;                                 M, DAG, Ops);</div><div class="line"><a name="l06373"></a><span class="lineno"> 6373</span>&#160;    <span class="keywordflow">return</span> getMemIntrinsicNode(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eae974d9c3847accca9ff270a7efd8938d">AMDGPUISD::TBUFFER_LOAD_FORMAT</a>, DL,</div><div class="line"><a name="l06374"></a><span class="lineno"> 6374</span>&#160;                               Op-&gt;<a class="code" href="classllvm_1_1SDNode.html#a8353d97eb11578ab1ecb797200ca85c7">getVTList</a>(), Ops, LoadVT, M-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#a1378b44532d0ec9732f7064254a84286">getMemOperand</a>(),</div><div class="line"><a name="l06375"></a><span class="lineno"> 6375</span>&#160;                               DAG);</div><div class="line"><a name="l06376"></a><span class="lineno"> 6376</span>&#160;  }</div><div class="line"><a name="l06377"></a><span class="lineno"> 6377</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_raw_tbuffer_load: {</div><div class="line"><a name="l06378"></a><span class="lineno"> 6378</span>&#160;    <a class="code" href="classllvm_1_1MemSDNode.html">MemSDNode</a> *M = cast&lt;MemSDNode&gt;(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>);</div><div class="line"><a name="l06379"></a><span class="lineno"> 6379</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> LoadVT = Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div><div class="line"><a name="l06380"></a><span class="lineno"> 6380</span>&#160;    <span class="keyword">auto</span> <a class="code" href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612">Offsets</a> = splitBufferOffsets(Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(3), DAG);</div><div class="line"><a name="l06381"></a><span class="lineno"> 6381</span>&#160;</div><div class="line"><a name="l06382"></a><span class="lineno"> 6382</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = {</div><div class="line"><a name="l06383"></a><span class="lineno"> 6383</span>&#160;      Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0),  <span class="comment">// Chain</span></div><div class="line"><a name="l06384"></a><span class="lineno"> 6384</span>&#160;      Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(2),  <span class="comment">// rsrc</span></div><div class="line"><a name="l06385"></a><span class="lineno"> 6385</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(0, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>), <span class="comment">// vindex</span></div><div class="line"><a name="l06386"></a><span class="lineno"> 6386</span>&#160;      <a class="code" href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612">Offsets</a>.first,     <span class="comment">// voffset</span></div><div class="line"><a name="l06387"></a><span class="lineno"> 6387</span>&#160;      Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(4),  <span class="comment">// soffset</span></div><div class="line"><a name="l06388"></a><span class="lineno"> 6388</span>&#160;      <a class="code" href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612">Offsets</a>.second,    <span class="comment">// offset</span></div><div class="line"><a name="l06389"></a><span class="lineno"> 6389</span>&#160;      Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(5),  <span class="comment">// format</span></div><div class="line"><a name="l06390"></a><span class="lineno"> 6390</span>&#160;      Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(6),  <span class="comment">// cachepolicy, swizzled buffer</span></div><div class="line"><a name="l06391"></a><span class="lineno"> 6391</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(0, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a85440bbdbba12de574c02e515444d3f4">MVT::i1</a>), <span class="comment">// idxen</span></div><div class="line"><a name="l06392"></a><span class="lineno"> 6392</span>&#160;    };</div><div class="line"><a name="l06393"></a><span class="lineno"> 6393</span>&#160;</div><div class="line"><a name="l06394"></a><span class="lineno"> 6394</span>&#160;    <span class="keywordflow">if</span> (LoadVT.getScalarType() == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>)</div><div class="line"><a name="l06395"></a><span class="lineno"> 6395</span>&#160;      <span class="keywordflow">return</span> adjustLoadValueType(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea13b59d6355b86eea11f514c7c89e0f5f">AMDGPUISD::TBUFFER_LOAD_FORMAT_D16</a>,</div><div class="line"><a name="l06396"></a><span class="lineno"> 6396</span>&#160;                                 M, DAG, Ops);</div><div class="line"><a name="l06397"></a><span class="lineno"> 6397</span>&#160;    <span class="keywordflow">return</span> getMemIntrinsicNode(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eae974d9c3847accca9ff270a7efd8938d">AMDGPUISD::TBUFFER_LOAD_FORMAT</a>, DL,</div><div class="line"><a name="l06398"></a><span class="lineno"> 6398</span>&#160;                               Op-&gt;<a class="code" href="classllvm_1_1SDNode.html#a8353d97eb11578ab1ecb797200ca85c7">getVTList</a>(), Ops, LoadVT, M-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#a1378b44532d0ec9732f7064254a84286">getMemOperand</a>(),</div><div class="line"><a name="l06399"></a><span class="lineno"> 6399</span>&#160;                               DAG);</div><div class="line"><a name="l06400"></a><span class="lineno"> 6400</span>&#160;  }</div><div class="line"><a name="l06401"></a><span class="lineno"> 6401</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_struct_tbuffer_load: {</div><div class="line"><a name="l06402"></a><span class="lineno"> 6402</span>&#160;    <a class="code" href="classllvm_1_1MemSDNode.html">MemSDNode</a> *M = cast&lt;MemSDNode&gt;(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>);</div><div class="line"><a name="l06403"></a><span class="lineno"> 6403</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> LoadVT = Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div><div class="line"><a name="l06404"></a><span class="lineno"> 6404</span>&#160;    <span class="keyword">auto</span> <a class="code" href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612">Offsets</a> = splitBufferOffsets(Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(4), DAG);</div><div class="line"><a name="l06405"></a><span class="lineno"> 6405</span>&#160;</div><div class="line"><a name="l06406"></a><span class="lineno"> 6406</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = {</div><div class="line"><a name="l06407"></a><span class="lineno"> 6407</span>&#160;      Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0),  <span class="comment">// Chain</span></div><div class="line"><a name="l06408"></a><span class="lineno"> 6408</span>&#160;      Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(2),  <span class="comment">// rsrc</span></div><div class="line"><a name="l06409"></a><span class="lineno"> 6409</span>&#160;      Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(3),  <span class="comment">// vindex</span></div><div class="line"><a name="l06410"></a><span class="lineno"> 6410</span>&#160;      <a class="code" href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612">Offsets</a>.first,     <span class="comment">// voffset</span></div><div class="line"><a name="l06411"></a><span class="lineno"> 6411</span>&#160;      Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(5),  <span class="comment">// soffset</span></div><div class="line"><a name="l06412"></a><span class="lineno"> 6412</span>&#160;      <a class="code" href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612">Offsets</a>.second,    <span class="comment">// offset</span></div><div class="line"><a name="l06413"></a><span class="lineno"> 6413</span>&#160;      Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(6),  <span class="comment">// format</span></div><div class="line"><a name="l06414"></a><span class="lineno"> 6414</span>&#160;      Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(7),  <span class="comment">// cachepolicy, swizzled buffer</span></div><div class="line"><a name="l06415"></a><span class="lineno"> 6415</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(1, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a85440bbdbba12de574c02e515444d3f4">MVT::i1</a>), <span class="comment">// idxen</span></div><div class="line"><a name="l06416"></a><span class="lineno"> 6416</span>&#160;    };</div><div class="line"><a name="l06417"></a><span class="lineno"> 6417</span>&#160;</div><div class="line"><a name="l06418"></a><span class="lineno"> 6418</span>&#160;    <span class="keywordflow">if</span> (LoadVT.getScalarType() == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>)</div><div class="line"><a name="l06419"></a><span class="lineno"> 6419</span>&#160;      <span class="keywordflow">return</span> adjustLoadValueType(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea13b59d6355b86eea11f514c7c89e0f5f">AMDGPUISD::TBUFFER_LOAD_FORMAT_D16</a>,</div><div class="line"><a name="l06420"></a><span class="lineno"> 6420</span>&#160;                                 M, DAG, Ops);</div><div class="line"><a name="l06421"></a><span class="lineno"> 6421</span>&#160;    <span class="keywordflow">return</span> getMemIntrinsicNode(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eae974d9c3847accca9ff270a7efd8938d">AMDGPUISD::TBUFFER_LOAD_FORMAT</a>, DL,</div><div class="line"><a name="l06422"></a><span class="lineno"> 6422</span>&#160;                               Op-&gt;<a class="code" href="classllvm_1_1SDNode.html#a8353d97eb11578ab1ecb797200ca85c7">getVTList</a>(), Ops, LoadVT, M-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#a1378b44532d0ec9732f7064254a84286">getMemOperand</a>(),</div><div class="line"><a name="l06423"></a><span class="lineno"> 6423</span>&#160;                               DAG);</div><div class="line"><a name="l06424"></a><span class="lineno"> 6424</span>&#160;  }</div><div class="line"><a name="l06425"></a><span class="lineno"> 6425</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_buffer_atomic_swap:</div><div class="line"><a name="l06426"></a><span class="lineno"> 6426</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_buffer_atomic_add:</div><div class="line"><a name="l06427"></a><span class="lineno"> 6427</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_buffer_atomic_sub:</div><div class="line"><a name="l06428"></a><span class="lineno"> 6428</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_buffer_atomic_smin:</div><div class="line"><a name="l06429"></a><span class="lineno"> 6429</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_buffer_atomic_umin:</div><div class="line"><a name="l06430"></a><span class="lineno"> 6430</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_buffer_atomic_smax:</div><div class="line"><a name="l06431"></a><span class="lineno"> 6431</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_buffer_atomic_umax:</div><div class="line"><a name="l06432"></a><span class="lineno"> 6432</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_buffer_atomic_and:</div><div class="line"><a name="l06433"></a><span class="lineno"> 6433</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_buffer_atomic_or:</div><div class="line"><a name="l06434"></a><span class="lineno"> 6434</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_buffer_atomic_xor: {</div><div class="line"><a name="l06435"></a><span class="lineno"> 6435</span>&#160;    <span class="keywordtype">unsigned</span> Slc = cast&lt;ConstantSDNode&gt;(Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(6))-&gt;getZExtValue();</div><div class="line"><a name="l06436"></a><span class="lineno"> 6436</span>&#160;    <span class="keywordtype">unsigned</span> IdxEn = 1;</div><div class="line"><a name="l06437"></a><span class="lineno"> 6437</span>&#160;    <span class="keywordflow">if</span> (<span class="keyword">auto</span> Idx = dyn_cast&lt;ConstantSDNode&gt;(Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(4)))</div><div class="line"><a name="l06438"></a><span class="lineno"> 6438</span>&#160;      IdxEn = Idx-&gt;getZExtValue() != 0;</div><div class="line"><a name="l06439"></a><span class="lineno"> 6439</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = {</div><div class="line"><a name="l06440"></a><span class="lineno"> 6440</span>&#160;      Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0), <span class="comment">// Chain</span></div><div class="line"><a name="l06441"></a><span class="lineno"> 6441</span>&#160;      Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(2), <span class="comment">// vdata</span></div><div class="line"><a name="l06442"></a><span class="lineno"> 6442</span>&#160;      Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(3), <span class="comment">// rsrc</span></div><div class="line"><a name="l06443"></a><span class="lineno"> 6443</span>&#160;      Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(4), <span class="comment">// vindex</span></div><div class="line"><a name="l06444"></a><span class="lineno"> 6444</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(),        <span class="comment">// voffset -- will be set by setBufferOffsets</span></div><div class="line"><a name="l06445"></a><span class="lineno"> 6445</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(),        <span class="comment">// soffset -- will be set by setBufferOffsets</span></div><div class="line"><a name="l06446"></a><span class="lineno"> 6446</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(),        <span class="comment">// offset -- will be set by setBufferOffsets</span></div><div class="line"><a name="l06447"></a><span class="lineno"> 6447</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(Slc &lt;&lt; 1, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>), <span class="comment">// cachepolicy</span></div><div class="line"><a name="l06448"></a><span class="lineno"> 6448</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(IdxEn, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a85440bbdbba12de574c02e515444d3f4">MVT::i1</a>), <span class="comment">// idxen</span></div><div class="line"><a name="l06449"></a><span class="lineno"> 6449</span>&#160;    };</div><div class="line"><a name="l06450"></a><span class="lineno"> 6450</span>&#160;    <span class="keywordtype">unsigned</span> Offset = setBufferOffsets(Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(5), DAG, &amp;Ops[4]);</div><div class="line"><a name="l06451"></a><span class="lineno"> 6451</span>&#160;    <span class="comment">// We don&#39;t know the offset if vindex is non-zero, so clear it.</span></div><div class="line"><a name="l06452"></a><span class="lineno"> 6452</span>&#160;    <span class="keywordflow">if</span> (IdxEn)</div><div class="line"><a name="l06453"></a><span class="lineno"> 6453</span>&#160;      Offset = 0;</div><div class="line"><a name="l06454"></a><span class="lineno"> 6454</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div><div class="line"><a name="l06455"></a><span class="lineno"> 6455</span>&#160;</div><div class="line"><a name="l06456"></a><span class="lineno"> 6456</span>&#160;    <span class="keyword">auto</span> *M = cast&lt;MemSDNode&gt;(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>);</div><div class="line"><a name="l06457"></a><span class="lineno"> 6457</span>&#160;    M-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#a1378b44532d0ec9732f7064254a84286">getMemOperand</a>()-&gt;<a class="code" href="classllvm_1_1MachineMemOperand.html#a9b7acc8555a4466888d20106e3812548">setOffset</a>(Offset);</div><div class="line"><a name="l06458"></a><span class="lineno"> 6458</span>&#160;    <span class="keywordtype">unsigned</span> Opcode = 0;</div><div class="line"><a name="l06459"></a><span class="lineno"> 6459</span>&#160;</div><div class="line"><a name="l06460"></a><span class="lineno"> 6460</span>&#160;    <span class="keywordflow">switch</span> (IntrID) {</div><div class="line"><a name="l06461"></a><span class="lineno"> 6461</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_buffer_atomic_swap:</div><div class="line"><a name="l06462"></a><span class="lineno"> 6462</span>&#160;      Opcode = <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea9fb788aeadfb9e90d318a51288a9cc85">AMDGPUISD::BUFFER_ATOMIC_SWAP</a>;</div><div class="line"><a name="l06463"></a><span class="lineno"> 6463</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l06464"></a><span class="lineno"> 6464</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_buffer_atomic_add:</div><div class="line"><a name="l06465"></a><span class="lineno"> 6465</span>&#160;      Opcode = <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eae4ba5a5da88430e3bf45a7b6ff095da8">AMDGPUISD::BUFFER_ATOMIC_ADD</a>;</div><div class="line"><a name="l06466"></a><span class="lineno"> 6466</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l06467"></a><span class="lineno"> 6467</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_buffer_atomic_sub:</div><div class="line"><a name="l06468"></a><span class="lineno"> 6468</span>&#160;      Opcode = <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea63ac508ae6d2c882d467bb6bff691b6d">AMDGPUISD::BUFFER_ATOMIC_SUB</a>;</div><div class="line"><a name="l06469"></a><span class="lineno"> 6469</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l06470"></a><span class="lineno"> 6470</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_buffer_atomic_smin:</div><div class="line"><a name="l06471"></a><span class="lineno"> 6471</span>&#160;      Opcode = <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eae9def8ccf97465c0a54665fb00c169d3">AMDGPUISD::BUFFER_ATOMIC_SMIN</a>;</div><div class="line"><a name="l06472"></a><span class="lineno"> 6472</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l06473"></a><span class="lineno"> 6473</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_buffer_atomic_umin:</div><div class="line"><a name="l06474"></a><span class="lineno"> 6474</span>&#160;      Opcode = <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea50d648baad4b2414da6e203fe0e5f552">AMDGPUISD::BUFFER_ATOMIC_UMIN</a>;</div><div class="line"><a name="l06475"></a><span class="lineno"> 6475</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l06476"></a><span class="lineno"> 6476</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_buffer_atomic_smax:</div><div class="line"><a name="l06477"></a><span class="lineno"> 6477</span>&#160;      Opcode = <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea3f02f120ade645c2bf98928f3f6aca9c">AMDGPUISD::BUFFER_ATOMIC_SMAX</a>;</div><div class="line"><a name="l06478"></a><span class="lineno"> 6478</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l06479"></a><span class="lineno"> 6479</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_buffer_atomic_umax:</div><div class="line"><a name="l06480"></a><span class="lineno"> 6480</span>&#160;      Opcode = <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eac19d50cfe33aa037a604c5451f1e83e1">AMDGPUISD::BUFFER_ATOMIC_UMAX</a>;</div><div class="line"><a name="l06481"></a><span class="lineno"> 6481</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l06482"></a><span class="lineno"> 6482</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_buffer_atomic_and:</div><div class="line"><a name="l06483"></a><span class="lineno"> 6483</span>&#160;      Opcode = <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eab4ff3c00844c2479d1c13ec401821abe">AMDGPUISD::BUFFER_ATOMIC_AND</a>;</div><div class="line"><a name="l06484"></a><span class="lineno"> 6484</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l06485"></a><span class="lineno"> 6485</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_buffer_atomic_or:</div><div class="line"><a name="l06486"></a><span class="lineno"> 6486</span>&#160;      Opcode = <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea55eacee704bb2135f121813f23d2ba69">AMDGPUISD::BUFFER_ATOMIC_OR</a>;</div><div class="line"><a name="l06487"></a><span class="lineno"> 6487</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l06488"></a><span class="lineno"> 6488</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_buffer_atomic_xor:</div><div class="line"><a name="l06489"></a><span class="lineno"> 6489</span>&#160;      Opcode = <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea9b787e6ece8b1012cb25ec1a17181ab1">AMDGPUISD::BUFFER_ATOMIC_XOR</a>;</div><div class="line"><a name="l06490"></a><span class="lineno"> 6490</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l06491"></a><span class="lineno"> 6491</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l06492"></a><span class="lineno"> 6492</span>&#160;      <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;unhandled atomic opcode&quot;</span>);</div><div class="line"><a name="l06493"></a><span class="lineno"> 6493</span>&#160;    }</div><div class="line"><a name="l06494"></a><span class="lineno"> 6494</span>&#160;</div><div class="line"><a name="l06495"></a><span class="lineno"> 6495</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a9f1f5ff950ffae793a3925dc1afab754">getMemIntrinsicNode</a>(Opcode, DL, Op-&gt;<a class="code" href="classllvm_1_1SDNode.html#a8353d97eb11578ab1ecb797200ca85c7">getVTList</a>(), Ops, VT,</div><div class="line"><a name="l06496"></a><span class="lineno"> 6496</span>&#160;                                   M-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#a1378b44532d0ec9732f7064254a84286">getMemOperand</a>());</div><div class="line"><a name="l06497"></a><span class="lineno"> 6497</span>&#160;  }</div><div class="line"><a name="l06498"></a><span class="lineno"> 6498</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_raw_buffer_atomic_swap:</div><div class="line"><a name="l06499"></a><span class="lineno"> 6499</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_raw_buffer_atomic_add:</div><div class="line"><a name="l06500"></a><span class="lineno"> 6500</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_raw_buffer_atomic_sub:</div><div class="line"><a name="l06501"></a><span class="lineno"> 6501</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_raw_buffer_atomic_smin:</div><div class="line"><a name="l06502"></a><span class="lineno"> 6502</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_raw_buffer_atomic_umin:</div><div class="line"><a name="l06503"></a><span class="lineno"> 6503</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_raw_buffer_atomic_smax:</div><div class="line"><a name="l06504"></a><span class="lineno"> 6504</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_raw_buffer_atomic_umax:</div><div class="line"><a name="l06505"></a><span class="lineno"> 6505</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_raw_buffer_atomic_and:</div><div class="line"><a name="l06506"></a><span class="lineno"> 6506</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_raw_buffer_atomic_or:</div><div class="line"><a name="l06507"></a><span class="lineno"> 6507</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_raw_buffer_atomic_xor:</div><div class="line"><a name="l06508"></a><span class="lineno"> 6508</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_raw_buffer_atomic_inc:</div><div class="line"><a name="l06509"></a><span class="lineno"> 6509</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_raw_buffer_atomic_dec: {</div><div class="line"><a name="l06510"></a><span class="lineno"> 6510</span>&#160;    <span class="keyword">auto</span> <a class="code" href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612">Offsets</a> = splitBufferOffsets(Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(4), DAG);</div><div class="line"><a name="l06511"></a><span class="lineno"> 6511</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = {</div><div class="line"><a name="l06512"></a><span class="lineno"> 6512</span>&#160;      Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0), <span class="comment">// Chain</span></div><div class="line"><a name="l06513"></a><span class="lineno"> 6513</span>&#160;      Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(2), <span class="comment">// vdata</span></div><div class="line"><a name="l06514"></a><span class="lineno"> 6514</span>&#160;      Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(3), <span class="comment">// rsrc</span></div><div class="line"><a name="l06515"></a><span class="lineno"> 6515</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(0, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>), <span class="comment">// vindex</span></div><div class="line"><a name="l06516"></a><span class="lineno"> 6516</span>&#160;      <a class="code" href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612">Offsets</a>.first,    <span class="comment">// voffset</span></div><div class="line"><a name="l06517"></a><span class="lineno"> 6517</span>&#160;      Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(5), <span class="comment">// soffset</span></div><div class="line"><a name="l06518"></a><span class="lineno"> 6518</span>&#160;      <a class="code" href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612">Offsets</a>.second,   <span class="comment">// offset</span></div><div class="line"><a name="l06519"></a><span class="lineno"> 6519</span>&#160;      Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(6), <span class="comment">// cachepolicy</span></div><div class="line"><a name="l06520"></a><span class="lineno"> 6520</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(0, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a85440bbdbba12de574c02e515444d3f4">MVT::i1</a>), <span class="comment">// idxen</span></div><div class="line"><a name="l06521"></a><span class="lineno"> 6521</span>&#160;    };</div><div class="line"><a name="l06522"></a><span class="lineno"> 6522</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div><div class="line"><a name="l06523"></a><span class="lineno"> 6523</span>&#160;</div><div class="line"><a name="l06524"></a><span class="lineno"> 6524</span>&#160;    <span class="keyword">auto</span> *M = cast&lt;MemSDNode&gt;(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>);</div><div class="line"><a name="l06525"></a><span class="lineno"> 6525</span>&#160;    M-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#a1378b44532d0ec9732f7064254a84286">getMemOperand</a>()-&gt;<a class="code" href="classllvm_1_1MachineMemOperand.html#a9b7acc8555a4466888d20106e3812548">setOffset</a>(<a class="code" href="SIISelLowering_8cpp.html#a833944382ed97c4457ed32485f6bbfa7">getBufferOffsetForMMO</a>(Ops[4], Ops[5], Ops[6]));</div><div class="line"><a name="l06526"></a><span class="lineno"> 6526</span>&#160;    <span class="keywordtype">unsigned</span> Opcode = 0;</div><div class="line"><a name="l06527"></a><span class="lineno"> 6527</span>&#160;</div><div class="line"><a name="l06528"></a><span class="lineno"> 6528</span>&#160;    <span class="keywordflow">switch</span> (IntrID) {</div><div class="line"><a name="l06529"></a><span class="lineno"> 6529</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_raw_buffer_atomic_swap:</div><div class="line"><a name="l06530"></a><span class="lineno"> 6530</span>&#160;      Opcode = <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea9fb788aeadfb9e90d318a51288a9cc85">AMDGPUISD::BUFFER_ATOMIC_SWAP</a>;</div><div class="line"><a name="l06531"></a><span class="lineno"> 6531</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l06532"></a><span class="lineno"> 6532</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_raw_buffer_atomic_add:</div><div class="line"><a name="l06533"></a><span class="lineno"> 6533</span>&#160;      Opcode = <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eae4ba5a5da88430e3bf45a7b6ff095da8">AMDGPUISD::BUFFER_ATOMIC_ADD</a>;</div><div class="line"><a name="l06534"></a><span class="lineno"> 6534</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l06535"></a><span class="lineno"> 6535</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_raw_buffer_atomic_sub:</div><div class="line"><a name="l06536"></a><span class="lineno"> 6536</span>&#160;      Opcode = <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea63ac508ae6d2c882d467bb6bff691b6d">AMDGPUISD::BUFFER_ATOMIC_SUB</a>;</div><div class="line"><a name="l06537"></a><span class="lineno"> 6537</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l06538"></a><span class="lineno"> 6538</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_raw_buffer_atomic_smin:</div><div class="line"><a name="l06539"></a><span class="lineno"> 6539</span>&#160;      Opcode = <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eae9def8ccf97465c0a54665fb00c169d3">AMDGPUISD::BUFFER_ATOMIC_SMIN</a>;</div><div class="line"><a name="l06540"></a><span class="lineno"> 6540</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l06541"></a><span class="lineno"> 6541</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_raw_buffer_atomic_umin:</div><div class="line"><a name="l06542"></a><span class="lineno"> 6542</span>&#160;      Opcode = <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea50d648baad4b2414da6e203fe0e5f552">AMDGPUISD::BUFFER_ATOMIC_UMIN</a>;</div><div class="line"><a name="l06543"></a><span class="lineno"> 6543</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l06544"></a><span class="lineno"> 6544</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_raw_buffer_atomic_smax:</div><div class="line"><a name="l06545"></a><span class="lineno"> 6545</span>&#160;      Opcode = <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea3f02f120ade645c2bf98928f3f6aca9c">AMDGPUISD::BUFFER_ATOMIC_SMAX</a>;</div><div class="line"><a name="l06546"></a><span class="lineno"> 6546</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l06547"></a><span class="lineno"> 6547</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_raw_buffer_atomic_umax:</div><div class="line"><a name="l06548"></a><span class="lineno"> 6548</span>&#160;      Opcode = <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eac19d50cfe33aa037a604c5451f1e83e1">AMDGPUISD::BUFFER_ATOMIC_UMAX</a>;</div><div class="line"><a name="l06549"></a><span class="lineno"> 6549</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l06550"></a><span class="lineno"> 6550</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_raw_buffer_atomic_and:</div><div class="line"><a name="l06551"></a><span class="lineno"> 6551</span>&#160;      Opcode = <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eab4ff3c00844c2479d1c13ec401821abe">AMDGPUISD::BUFFER_ATOMIC_AND</a>;</div><div class="line"><a name="l06552"></a><span class="lineno"> 6552</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l06553"></a><span class="lineno"> 6553</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_raw_buffer_atomic_or:</div><div class="line"><a name="l06554"></a><span class="lineno"> 6554</span>&#160;      Opcode = <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea55eacee704bb2135f121813f23d2ba69">AMDGPUISD::BUFFER_ATOMIC_OR</a>;</div><div class="line"><a name="l06555"></a><span class="lineno"> 6555</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l06556"></a><span class="lineno"> 6556</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_raw_buffer_atomic_xor:</div><div class="line"><a name="l06557"></a><span class="lineno"> 6557</span>&#160;      Opcode = <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea9b787e6ece8b1012cb25ec1a17181ab1">AMDGPUISD::BUFFER_ATOMIC_XOR</a>;</div><div class="line"><a name="l06558"></a><span class="lineno"> 6558</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l06559"></a><span class="lineno"> 6559</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_raw_buffer_atomic_inc:</div><div class="line"><a name="l06560"></a><span class="lineno"> 6560</span>&#160;      Opcode = <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eac85de0a339386668e1ffda411b04262a">AMDGPUISD::BUFFER_ATOMIC_INC</a>;</div><div class="line"><a name="l06561"></a><span class="lineno"> 6561</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l06562"></a><span class="lineno"> 6562</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_raw_buffer_atomic_dec:</div><div class="line"><a name="l06563"></a><span class="lineno"> 6563</span>&#160;      Opcode = <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaafcb7b0a5198f48ef6e725d16391c441">AMDGPUISD::BUFFER_ATOMIC_DEC</a>;</div><div class="line"><a name="l06564"></a><span class="lineno"> 6564</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l06565"></a><span class="lineno"> 6565</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l06566"></a><span class="lineno"> 6566</span>&#160;      <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;unhandled atomic opcode&quot;</span>);</div><div class="line"><a name="l06567"></a><span class="lineno"> 6567</span>&#160;    }</div><div class="line"><a name="l06568"></a><span class="lineno"> 6568</span>&#160;</div><div class="line"><a name="l06569"></a><span class="lineno"> 6569</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a9f1f5ff950ffae793a3925dc1afab754">getMemIntrinsicNode</a>(Opcode, DL, Op-&gt;<a class="code" href="classllvm_1_1SDNode.html#a8353d97eb11578ab1ecb797200ca85c7">getVTList</a>(), Ops, VT,</div><div class="line"><a name="l06570"></a><span class="lineno"> 6570</span>&#160;                                   M-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#a1378b44532d0ec9732f7064254a84286">getMemOperand</a>());</div><div class="line"><a name="l06571"></a><span class="lineno"> 6571</span>&#160;  }</div><div class="line"><a name="l06572"></a><span class="lineno"> 6572</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_struct_buffer_atomic_swap:</div><div class="line"><a name="l06573"></a><span class="lineno"> 6573</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_struct_buffer_atomic_add:</div><div class="line"><a name="l06574"></a><span class="lineno"> 6574</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_struct_buffer_atomic_sub:</div><div class="line"><a name="l06575"></a><span class="lineno"> 6575</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_struct_buffer_atomic_smin:</div><div class="line"><a name="l06576"></a><span class="lineno"> 6576</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_struct_buffer_atomic_umin:</div><div class="line"><a name="l06577"></a><span class="lineno"> 6577</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_struct_buffer_atomic_smax:</div><div class="line"><a name="l06578"></a><span class="lineno"> 6578</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_struct_buffer_atomic_umax:</div><div class="line"><a name="l06579"></a><span class="lineno"> 6579</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_struct_buffer_atomic_and:</div><div class="line"><a name="l06580"></a><span class="lineno"> 6580</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_struct_buffer_atomic_or:</div><div class="line"><a name="l06581"></a><span class="lineno"> 6581</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_struct_buffer_atomic_xor:</div><div class="line"><a name="l06582"></a><span class="lineno"> 6582</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_struct_buffer_atomic_inc:</div><div class="line"><a name="l06583"></a><span class="lineno"> 6583</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_struct_buffer_atomic_dec: {</div><div class="line"><a name="l06584"></a><span class="lineno"> 6584</span>&#160;    <span class="keyword">auto</span> <a class="code" href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612">Offsets</a> = splitBufferOffsets(Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(5), DAG);</div><div class="line"><a name="l06585"></a><span class="lineno"> 6585</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = {</div><div class="line"><a name="l06586"></a><span class="lineno"> 6586</span>&#160;      Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0), <span class="comment">// Chain</span></div><div class="line"><a name="l06587"></a><span class="lineno"> 6587</span>&#160;      Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(2), <span class="comment">// vdata</span></div><div class="line"><a name="l06588"></a><span class="lineno"> 6588</span>&#160;      Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(3), <span class="comment">// rsrc</span></div><div class="line"><a name="l06589"></a><span class="lineno"> 6589</span>&#160;      Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(4), <span class="comment">// vindex</span></div><div class="line"><a name="l06590"></a><span class="lineno"> 6590</span>&#160;      <a class="code" href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612">Offsets</a>.first,    <span class="comment">// voffset</span></div><div class="line"><a name="l06591"></a><span class="lineno"> 6591</span>&#160;      Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(6), <span class="comment">// soffset</span></div><div class="line"><a name="l06592"></a><span class="lineno"> 6592</span>&#160;      <a class="code" href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612">Offsets</a>.second,   <span class="comment">// offset</span></div><div class="line"><a name="l06593"></a><span class="lineno"> 6593</span>&#160;      Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(7), <span class="comment">// cachepolicy</span></div><div class="line"><a name="l06594"></a><span class="lineno"> 6594</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(1, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a85440bbdbba12de574c02e515444d3f4">MVT::i1</a>), <span class="comment">// idxen</span></div><div class="line"><a name="l06595"></a><span class="lineno"> 6595</span>&#160;    };</div><div class="line"><a name="l06596"></a><span class="lineno"> 6596</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div><div class="line"><a name="l06597"></a><span class="lineno"> 6597</span>&#160;</div><div class="line"><a name="l06598"></a><span class="lineno"> 6598</span>&#160;    <span class="keyword">auto</span> *M = cast&lt;MemSDNode&gt;(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>);</div><div class="line"><a name="l06599"></a><span class="lineno"> 6599</span>&#160;    M-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#a1378b44532d0ec9732f7064254a84286">getMemOperand</a>()-&gt;<a class="code" href="classllvm_1_1MachineMemOperand.html#a9b7acc8555a4466888d20106e3812548">setOffset</a>(<a class="code" href="SIISelLowering_8cpp.html#a833944382ed97c4457ed32485f6bbfa7">getBufferOffsetForMMO</a>(Ops[4], Ops[5], Ops[6],</div><div class="line"><a name="l06600"></a><span class="lineno"> 6600</span>&#160;                                                        Ops[3]));</div><div class="line"><a name="l06601"></a><span class="lineno"> 6601</span>&#160;    <span class="keywordtype">unsigned</span> Opcode = 0;</div><div class="line"><a name="l06602"></a><span class="lineno"> 6602</span>&#160;</div><div class="line"><a name="l06603"></a><span class="lineno"> 6603</span>&#160;    <span class="keywordflow">switch</span> (IntrID) {</div><div class="line"><a name="l06604"></a><span class="lineno"> 6604</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_struct_buffer_atomic_swap:</div><div class="line"><a name="l06605"></a><span class="lineno"> 6605</span>&#160;      Opcode = <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea9fb788aeadfb9e90d318a51288a9cc85">AMDGPUISD::BUFFER_ATOMIC_SWAP</a>;</div><div class="line"><a name="l06606"></a><span class="lineno"> 6606</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l06607"></a><span class="lineno"> 6607</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_struct_buffer_atomic_add:</div><div class="line"><a name="l06608"></a><span class="lineno"> 6608</span>&#160;      Opcode = <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eae4ba5a5da88430e3bf45a7b6ff095da8">AMDGPUISD::BUFFER_ATOMIC_ADD</a>;</div><div class="line"><a name="l06609"></a><span class="lineno"> 6609</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l06610"></a><span class="lineno"> 6610</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_struct_buffer_atomic_sub:</div><div class="line"><a name="l06611"></a><span class="lineno"> 6611</span>&#160;      Opcode = <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea63ac508ae6d2c882d467bb6bff691b6d">AMDGPUISD::BUFFER_ATOMIC_SUB</a>;</div><div class="line"><a name="l06612"></a><span class="lineno"> 6612</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l06613"></a><span class="lineno"> 6613</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_struct_buffer_atomic_smin:</div><div class="line"><a name="l06614"></a><span class="lineno"> 6614</span>&#160;      Opcode = <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eae9def8ccf97465c0a54665fb00c169d3">AMDGPUISD::BUFFER_ATOMIC_SMIN</a>;</div><div class="line"><a name="l06615"></a><span class="lineno"> 6615</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l06616"></a><span class="lineno"> 6616</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_struct_buffer_atomic_umin:</div><div class="line"><a name="l06617"></a><span class="lineno"> 6617</span>&#160;      Opcode = <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea50d648baad4b2414da6e203fe0e5f552">AMDGPUISD::BUFFER_ATOMIC_UMIN</a>;</div><div class="line"><a name="l06618"></a><span class="lineno"> 6618</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l06619"></a><span class="lineno"> 6619</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_struct_buffer_atomic_smax:</div><div class="line"><a name="l06620"></a><span class="lineno"> 6620</span>&#160;      Opcode = <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea3f02f120ade645c2bf98928f3f6aca9c">AMDGPUISD::BUFFER_ATOMIC_SMAX</a>;</div><div class="line"><a name="l06621"></a><span class="lineno"> 6621</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l06622"></a><span class="lineno"> 6622</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_struct_buffer_atomic_umax:</div><div class="line"><a name="l06623"></a><span class="lineno"> 6623</span>&#160;      Opcode = <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eac19d50cfe33aa037a604c5451f1e83e1">AMDGPUISD::BUFFER_ATOMIC_UMAX</a>;</div><div class="line"><a name="l06624"></a><span class="lineno"> 6624</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l06625"></a><span class="lineno"> 6625</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_struct_buffer_atomic_and:</div><div class="line"><a name="l06626"></a><span class="lineno"> 6626</span>&#160;      Opcode = <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eab4ff3c00844c2479d1c13ec401821abe">AMDGPUISD::BUFFER_ATOMIC_AND</a>;</div><div class="line"><a name="l06627"></a><span class="lineno"> 6627</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l06628"></a><span class="lineno"> 6628</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_struct_buffer_atomic_or:</div><div class="line"><a name="l06629"></a><span class="lineno"> 6629</span>&#160;      Opcode = <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea55eacee704bb2135f121813f23d2ba69">AMDGPUISD::BUFFER_ATOMIC_OR</a>;</div><div class="line"><a name="l06630"></a><span class="lineno"> 6630</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l06631"></a><span class="lineno"> 6631</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_struct_buffer_atomic_xor:</div><div class="line"><a name="l06632"></a><span class="lineno"> 6632</span>&#160;      Opcode = <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea9b787e6ece8b1012cb25ec1a17181ab1">AMDGPUISD::BUFFER_ATOMIC_XOR</a>;</div><div class="line"><a name="l06633"></a><span class="lineno"> 6633</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l06634"></a><span class="lineno"> 6634</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_struct_buffer_atomic_inc:</div><div class="line"><a name="l06635"></a><span class="lineno"> 6635</span>&#160;      Opcode = <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eac85de0a339386668e1ffda411b04262a">AMDGPUISD::BUFFER_ATOMIC_INC</a>;</div><div class="line"><a name="l06636"></a><span class="lineno"> 6636</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l06637"></a><span class="lineno"> 6637</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_struct_buffer_atomic_dec:</div><div class="line"><a name="l06638"></a><span class="lineno"> 6638</span>&#160;      Opcode = <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaafcb7b0a5198f48ef6e725d16391c441">AMDGPUISD::BUFFER_ATOMIC_DEC</a>;</div><div class="line"><a name="l06639"></a><span class="lineno"> 6639</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l06640"></a><span class="lineno"> 6640</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l06641"></a><span class="lineno"> 6641</span>&#160;      <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;unhandled atomic opcode&quot;</span>);</div><div class="line"><a name="l06642"></a><span class="lineno"> 6642</span>&#160;    }</div><div class="line"><a name="l06643"></a><span class="lineno"> 6643</span>&#160;</div><div class="line"><a name="l06644"></a><span class="lineno"> 6644</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a9f1f5ff950ffae793a3925dc1afab754">getMemIntrinsicNode</a>(Opcode, DL, Op-&gt;<a class="code" href="classllvm_1_1SDNode.html#a8353d97eb11578ab1ecb797200ca85c7">getVTList</a>(), Ops, VT,</div><div class="line"><a name="l06645"></a><span class="lineno"> 6645</span>&#160;                                   M-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#a1378b44532d0ec9732f7064254a84286">getMemOperand</a>());</div><div class="line"><a name="l06646"></a><span class="lineno"> 6646</span>&#160;  }</div><div class="line"><a name="l06647"></a><span class="lineno"> 6647</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_buffer_atomic_cmpswap: {</div><div class="line"><a name="l06648"></a><span class="lineno"> 6648</span>&#160;    <span class="keywordtype">unsigned</span> Slc = cast&lt;ConstantSDNode&gt;(Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(7))-&gt;getZExtValue();</div><div class="line"><a name="l06649"></a><span class="lineno"> 6649</span>&#160;    <span class="keywordtype">unsigned</span> IdxEn = 1;</div><div class="line"><a name="l06650"></a><span class="lineno"> 6650</span>&#160;    <span class="keywordflow">if</span> (<span class="keyword">auto</span> Idx = dyn_cast&lt;ConstantSDNode&gt;(Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(5)))</div><div class="line"><a name="l06651"></a><span class="lineno"> 6651</span>&#160;      IdxEn = Idx-&gt;getZExtValue() != 0;</div><div class="line"><a name="l06652"></a><span class="lineno"> 6652</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = {</div><div class="line"><a name="l06653"></a><span class="lineno"> 6653</span>&#160;      Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0), <span class="comment">// Chain</span></div><div class="line"><a name="l06654"></a><span class="lineno"> 6654</span>&#160;      Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(2), <span class="comment">// src</span></div><div class="line"><a name="l06655"></a><span class="lineno"> 6655</span>&#160;      Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(3), <span class="comment">// cmp</span></div><div class="line"><a name="l06656"></a><span class="lineno"> 6656</span>&#160;      Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(4), <span class="comment">// rsrc</span></div><div class="line"><a name="l06657"></a><span class="lineno"> 6657</span>&#160;      Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(5), <span class="comment">// vindex</span></div><div class="line"><a name="l06658"></a><span class="lineno"> 6658</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(),        <span class="comment">// voffset -- will be set by setBufferOffsets</span></div><div class="line"><a name="l06659"></a><span class="lineno"> 6659</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(),        <span class="comment">// soffset -- will be set by setBufferOffsets</span></div><div class="line"><a name="l06660"></a><span class="lineno"> 6660</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(),        <span class="comment">// offset -- will be set by setBufferOffsets</span></div><div class="line"><a name="l06661"></a><span class="lineno"> 6661</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(Slc &lt;&lt; 1, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>), <span class="comment">// cachepolicy</span></div><div class="line"><a name="l06662"></a><span class="lineno"> 6662</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(IdxEn, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a85440bbdbba12de574c02e515444d3f4">MVT::i1</a>), <span class="comment">// idxen</span></div><div class="line"><a name="l06663"></a><span class="lineno"> 6663</span>&#160;    };</div><div class="line"><a name="l06664"></a><span class="lineno"> 6664</span>&#160;    <span class="keywordtype">unsigned</span> Offset = setBufferOffsets(Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(6), DAG, &amp;Ops[5]);</div><div class="line"><a name="l06665"></a><span class="lineno"> 6665</span>&#160;    <span class="comment">// We don&#39;t know the offset if vindex is non-zero, so clear it.</span></div><div class="line"><a name="l06666"></a><span class="lineno"> 6666</span>&#160;    <span class="keywordflow">if</span> (IdxEn)</div><div class="line"><a name="l06667"></a><span class="lineno"> 6667</span>&#160;      Offset = 0;</div><div class="line"><a name="l06668"></a><span class="lineno"> 6668</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div><div class="line"><a name="l06669"></a><span class="lineno"> 6669</span>&#160;    <span class="keyword">auto</span> *M = cast&lt;MemSDNode&gt;(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>);</div><div class="line"><a name="l06670"></a><span class="lineno"> 6670</span>&#160;    M-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#a1378b44532d0ec9732f7064254a84286">getMemOperand</a>()-&gt;<a class="code" href="classllvm_1_1MachineMemOperand.html#a9b7acc8555a4466888d20106e3812548">setOffset</a>(Offset);</div><div class="line"><a name="l06671"></a><span class="lineno"> 6671</span>&#160;</div><div class="line"><a name="l06672"></a><span class="lineno"> 6672</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a9f1f5ff950ffae793a3925dc1afab754">getMemIntrinsicNode</a>(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea68e59381ccf440cab3528edb5a3428e8">AMDGPUISD::BUFFER_ATOMIC_CMPSWAP</a>, DL,</div><div class="line"><a name="l06673"></a><span class="lineno"> 6673</span>&#160;                                   Op-&gt;<a class="code" href="classllvm_1_1SDNode.html#a8353d97eb11578ab1ecb797200ca85c7">getVTList</a>(), Ops, VT, M-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#a1378b44532d0ec9732f7064254a84286">getMemOperand</a>());</div><div class="line"><a name="l06674"></a><span class="lineno"> 6674</span>&#160;  }</div><div class="line"><a name="l06675"></a><span class="lineno"> 6675</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_raw_buffer_atomic_cmpswap: {</div><div class="line"><a name="l06676"></a><span class="lineno"> 6676</span>&#160;    <span class="keyword">auto</span> <a class="code" href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612">Offsets</a> = splitBufferOffsets(Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(5), DAG);</div><div class="line"><a name="l06677"></a><span class="lineno"> 6677</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = {</div><div class="line"><a name="l06678"></a><span class="lineno"> 6678</span>&#160;      Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0), <span class="comment">// Chain</span></div><div class="line"><a name="l06679"></a><span class="lineno"> 6679</span>&#160;      Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(2), <span class="comment">// src</span></div><div class="line"><a name="l06680"></a><span class="lineno"> 6680</span>&#160;      Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(3), <span class="comment">// cmp</span></div><div class="line"><a name="l06681"></a><span class="lineno"> 6681</span>&#160;      Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(4), <span class="comment">// rsrc</span></div><div class="line"><a name="l06682"></a><span class="lineno"> 6682</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(0, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>), <span class="comment">// vindex</span></div><div class="line"><a name="l06683"></a><span class="lineno"> 6683</span>&#160;      <a class="code" href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612">Offsets</a>.first,    <span class="comment">// voffset</span></div><div class="line"><a name="l06684"></a><span class="lineno"> 6684</span>&#160;      Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(6), <span class="comment">// soffset</span></div><div class="line"><a name="l06685"></a><span class="lineno"> 6685</span>&#160;      <a class="code" href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612">Offsets</a>.second,   <span class="comment">// offset</span></div><div class="line"><a name="l06686"></a><span class="lineno"> 6686</span>&#160;      Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(7), <span class="comment">// cachepolicy</span></div><div class="line"><a name="l06687"></a><span class="lineno"> 6687</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(0, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a85440bbdbba12de574c02e515444d3f4">MVT::i1</a>), <span class="comment">// idxen</span></div><div class="line"><a name="l06688"></a><span class="lineno"> 6688</span>&#160;    };</div><div class="line"><a name="l06689"></a><span class="lineno"> 6689</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div><div class="line"><a name="l06690"></a><span class="lineno"> 6690</span>&#160;    <span class="keyword">auto</span> *M = cast&lt;MemSDNode&gt;(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>);</div><div class="line"><a name="l06691"></a><span class="lineno"> 6691</span>&#160;    M-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#a1378b44532d0ec9732f7064254a84286">getMemOperand</a>()-&gt;<a class="code" href="classllvm_1_1MachineMemOperand.html#a9b7acc8555a4466888d20106e3812548">setOffset</a>(<a class="code" href="SIISelLowering_8cpp.html#a833944382ed97c4457ed32485f6bbfa7">getBufferOffsetForMMO</a>(Ops[5], Ops[6], Ops[7]));</div><div class="line"><a name="l06692"></a><span class="lineno"> 6692</span>&#160;</div><div class="line"><a name="l06693"></a><span class="lineno"> 6693</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a9f1f5ff950ffae793a3925dc1afab754">getMemIntrinsicNode</a>(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea68e59381ccf440cab3528edb5a3428e8">AMDGPUISD::BUFFER_ATOMIC_CMPSWAP</a>, DL,</div><div class="line"><a name="l06694"></a><span class="lineno"> 6694</span>&#160;                                   Op-&gt;<a class="code" href="classllvm_1_1SDNode.html#a8353d97eb11578ab1ecb797200ca85c7">getVTList</a>(), Ops, VT, M-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#a1378b44532d0ec9732f7064254a84286">getMemOperand</a>());</div><div class="line"><a name="l06695"></a><span class="lineno"> 6695</span>&#160;  }</div><div class="line"><a name="l06696"></a><span class="lineno"> 6696</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_struct_buffer_atomic_cmpswap: {</div><div class="line"><a name="l06697"></a><span class="lineno"> 6697</span>&#160;    <span class="keyword">auto</span> <a class="code" href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612">Offsets</a> = splitBufferOffsets(Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(6), DAG);</div><div class="line"><a name="l06698"></a><span class="lineno"> 6698</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = {</div><div class="line"><a name="l06699"></a><span class="lineno"> 6699</span>&#160;      Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0), <span class="comment">// Chain</span></div><div class="line"><a name="l06700"></a><span class="lineno"> 6700</span>&#160;      Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(2), <span class="comment">// src</span></div><div class="line"><a name="l06701"></a><span class="lineno"> 6701</span>&#160;      Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(3), <span class="comment">// cmp</span></div><div class="line"><a name="l06702"></a><span class="lineno"> 6702</span>&#160;      Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(4), <span class="comment">// rsrc</span></div><div class="line"><a name="l06703"></a><span class="lineno"> 6703</span>&#160;      Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(5), <span class="comment">// vindex</span></div><div class="line"><a name="l06704"></a><span class="lineno"> 6704</span>&#160;      <a class="code" href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612">Offsets</a>.first,    <span class="comment">// voffset</span></div><div class="line"><a name="l06705"></a><span class="lineno"> 6705</span>&#160;      Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(7), <span class="comment">// soffset</span></div><div class="line"><a name="l06706"></a><span class="lineno"> 6706</span>&#160;      <a class="code" href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612">Offsets</a>.second,   <span class="comment">// offset</span></div><div class="line"><a name="l06707"></a><span class="lineno"> 6707</span>&#160;      Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(8), <span class="comment">// cachepolicy</span></div><div class="line"><a name="l06708"></a><span class="lineno"> 6708</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(1, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a85440bbdbba12de574c02e515444d3f4">MVT::i1</a>), <span class="comment">// idxen</span></div><div class="line"><a name="l06709"></a><span class="lineno"> 6709</span>&#160;    };</div><div class="line"><a name="l06710"></a><span class="lineno"> 6710</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div><div class="line"><a name="l06711"></a><span class="lineno"> 6711</span>&#160;    <span class="keyword">auto</span> *M = cast&lt;MemSDNode&gt;(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>);</div><div class="line"><a name="l06712"></a><span class="lineno"> 6712</span>&#160;    M-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#a1378b44532d0ec9732f7064254a84286">getMemOperand</a>()-&gt;<a class="code" href="classllvm_1_1MachineMemOperand.html#a9b7acc8555a4466888d20106e3812548">setOffset</a>(<a class="code" href="SIISelLowering_8cpp.html#a833944382ed97c4457ed32485f6bbfa7">getBufferOffsetForMMO</a>(Ops[5], Ops[6], Ops[7],</div><div class="line"><a name="l06713"></a><span class="lineno"> 6713</span>&#160;                                                        Ops[4]));</div><div class="line"><a name="l06714"></a><span class="lineno"> 6714</span>&#160;</div><div class="line"><a name="l06715"></a><span class="lineno"> 6715</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a9f1f5ff950ffae793a3925dc1afab754">getMemIntrinsicNode</a>(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea68e59381ccf440cab3528edb5a3428e8">AMDGPUISD::BUFFER_ATOMIC_CMPSWAP</a>, DL,</div><div class="line"><a name="l06716"></a><span class="lineno"> 6716</span>&#160;                                   Op-&gt;<a class="code" href="classllvm_1_1SDNode.html#a8353d97eb11578ab1ecb797200ca85c7">getVTList</a>(), Ops, VT, M-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#a1378b44532d0ec9732f7064254a84286">getMemOperand</a>());</div><div class="line"><a name="l06717"></a><span class="lineno"> 6717</span>&#160;  }</div><div class="line"><a name="l06718"></a><span class="lineno"> 6718</span>&#160;</div><div class="line"><a name="l06719"></a><span class="lineno"> 6719</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l06720"></a><span class="lineno"> 6720</span>&#160;    <span class="keywordflow">if</span> (<span class="keyword">const</span> AMDGPU::ImageDimIntrinsicInfo *ImageDimIntr =</div><div class="line"><a name="l06721"></a><span class="lineno"> 6721</span>&#160;            <a class="code" href="namespacellvm_1_1AMDGPU.html#a3f263a048bfe2f3f16b9bd70a01031f6">AMDGPU::getImageDimIntrinsicInfo</a>(IntrID))</div><div class="line"><a name="l06722"></a><span class="lineno"> 6722</span>&#160;      <span class="keywordflow">return</span> lowerImage(Op, ImageDimIntr, DAG);</div><div class="line"><a name="l06723"></a><span class="lineno"> 6723</span>&#160;</div><div class="line"><a name="l06724"></a><span class="lineno"> 6724</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l06725"></a><span class="lineno"> 6725</span>&#160;  }</div><div class="line"><a name="l06726"></a><span class="lineno"> 6726</span>&#160;}</div><div class="line"><a name="l06727"></a><span class="lineno"> 6727</span>&#160;</div><div class="line"><a name="l06728"></a><span class="lineno"> 6728</span>&#160;<span class="comment">// Call DAG.getMemIntrinsicNode for a load, but first widen a dwordx3 type to</span></div><div class="line"><a name="l06729"></a><span class="lineno"> 6729</span>&#160;<span class="comment">// dwordx4 if on SI.</span></div><div class="line"><a name="l06730"></a><span class="lineno"> 6730</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SITargetLowering::getMemIntrinsicNode(<span class="keywordtype">unsigned</span> Opcode, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL,</div><div class="line"><a name="l06731"></a><span class="lineno"> 6731</span>&#160;                                              <a class="code" href="structllvm_1_1SDVTList.html">SDVTList</a> VTList,</div><div class="line"><a name="l06732"></a><span class="lineno"> 6732</span>&#160;                                              <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;SDValue&gt;</a> Ops, <a class="code" href="structllvm_1_1EVT.html">EVT</a> MemVT,</div><div class="line"><a name="l06733"></a><span class="lineno"> 6733</span>&#160;                                              <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MMO,</div><div class="line"><a name="l06734"></a><span class="lineno"> 6734</span>&#160;                                              <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div><div class="line"><a name="l06735"></a><span class="lineno"> 6735</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = VTList.<a class="code" href="structllvm_1_1SDVTList.html#a1c22e4e105ab2aeee1ff4605e3a024a0">VTs</a>[0];</div><div class="line"><a name="l06736"></a><span class="lineno"> 6736</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> WidenedVT = VT;</div><div class="line"><a name="l06737"></a><span class="lineno"> 6737</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> WidenedMemVT = MemVT;</div><div class="line"><a name="l06738"></a><span class="lineno"> 6738</span>&#160;  <span class="keywordflow">if</span> (!Subtarget-&gt;<a class="code" href="classllvm_1_1GCNSubtarget.html#a437295c0cecbdbec197e655e34cab714">hasDwordx3LoadStores</a>() &amp;&amp;</div><div class="line"><a name="l06739"></a><span class="lineno"> 6739</span>&#160;      (WidenedVT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a84cc7c8b60d08c5c10e6f8a33e3743e4">MVT::v3i32</a> || WidenedVT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a182f758ffd8cbc19789675b951c49d49">MVT::v3f32</a>)) {</div><div class="line"><a name="l06740"></a><span class="lineno"> 6740</span>&#160;    WidenedVT = <a class="code" href="structllvm_1_1EVT.html#a210ba6b43ba451b698857dd9de71bd15">EVT::getVectorVT</a>(*DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ae73894797c63cdacffa04bc100873df3">getContext</a>(),</div><div class="line"><a name="l06741"></a><span class="lineno"> 6741</span>&#160;                                 WidenedVT.<a class="code" href="structllvm_1_1EVT.html#abc4c6365ade17ad4443ad0e381e7479d">getVectorElementType</a>(), 4);</div><div class="line"><a name="l06742"></a><span class="lineno"> 6742</span>&#160;    WidenedMemVT = <a class="code" href="structllvm_1_1EVT.html#a210ba6b43ba451b698857dd9de71bd15">EVT::getVectorVT</a>(*DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ae73894797c63cdacffa04bc100873df3">getContext</a>(),</div><div class="line"><a name="l06743"></a><span class="lineno"> 6743</span>&#160;                                    WidenedMemVT.getVectorElementType(), 4);</div><div class="line"><a name="l06744"></a><span class="lineno"> 6744</span>&#160;    MMO = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aaa0193582f1fc99e3e6a3fc5abcb37bf">getMachineFunction</a>().<a class="code" href="classllvm_1_1MachineFunction.html#aab286010c5d6d400df9eee0ef4d196f0">getMachineMemOperand</a>(MMO, 0, 16);</div><div class="line"><a name="l06745"></a><span class="lineno"> 6745</span>&#160;  }</div><div class="line"><a name="l06746"></a><span class="lineno"> 6746</span>&#160;</div><div class="line"><a name="l06747"></a><span class="lineno"> 6747</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(VTList.<a class="code" href="structllvm_1_1SDVTList.html#a9acb0dfa28d030504ff28965e13cabc2">NumVTs</a> == 2);</div><div class="line"><a name="l06748"></a><span class="lineno"> 6748</span>&#160;  <a class="code" href="structllvm_1_1SDVTList.html">SDVTList</a> WidenedVTList = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a196c23d6cb4d768d037970f1f35bbf66">getVTList</a>(WidenedVT, VTList.<a class="code" href="structllvm_1_1SDVTList.html#a1c22e4e105ab2aeee1ff4605e3a024a0">VTs</a>[1]);</div><div class="line"><a name="l06749"></a><span class="lineno"> 6749</span>&#160;</div><div class="line"><a name="l06750"></a><span class="lineno"> 6750</span>&#160;  <span class="keyword">auto</span> NewOp = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a9f1f5ff950ffae793a3925dc1afab754">getMemIntrinsicNode</a>(Opcode, DL, WidenedVTList, Ops,</div><div class="line"><a name="l06751"></a><span class="lineno"> 6751</span>&#160;                                       WidenedMemVT, MMO);</div><div class="line"><a name="l06752"></a><span class="lineno"> 6752</span>&#160;  <span class="keywordflow">if</span> (WidenedVT != VT) {</div><div class="line"><a name="l06753"></a><span class="lineno"> 6753</span>&#160;    <span class="keyword">auto</span> Extract = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(</div><div class="line"><a name="l06754"></a><span class="lineno"> 6754</span>&#160;        <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9070de8a5c5b71851732c4c54e2ffedf">ISD::EXTRACT_SUBVECTOR</a>, DL, VT, NewOp,</div><div class="line"><a name="l06755"></a><span class="lineno"> 6755</span>&#160;        DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(0, DL, <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a953df07e79c704e6dfc7cb191f3732f0">getVectorIdxTy</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aa8fca8c414a664c8d1cd44da876b8b3b">getDataLayout</a>())));</div><div class="line"><a name="l06756"></a><span class="lineno"> 6756</span>&#160;    NewOp = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a193d4ea30b27a0c86550ae249eefaeaa">getMergeValues</a>({ Extract, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(NewOp.getNode(), 1) }, DL);</div><div class="line"><a name="l06757"></a><span class="lineno"> 6757</span>&#160;  }</div><div class="line"><a name="l06758"></a><span class="lineno"> 6758</span>&#160;  <span class="keywordflow">return</span> NewOp;</div><div class="line"><a name="l06759"></a><span class="lineno"> 6759</span>&#160;}</div><div class="line"><a name="l06760"></a><span class="lineno"> 6760</span>&#160;</div><div class="line"><a name="l06761"></a><span class="lineno"> 6761</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SITargetLowering::handleD16VData(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> VData,</div><div class="line"><a name="l06762"></a><span class="lineno"> 6762</span>&#160;                                         <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div><div class="line"><a name="l06763"></a><span class="lineno"> 6763</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> StoreVT = VData.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div><div class="line"><a name="l06764"></a><span class="lineno"> 6764</span>&#160;</div><div class="line"><a name="l06765"></a><span class="lineno"> 6765</span>&#160;  <span class="comment">// No change for f16 and legal vector D16 types.</span></div><div class="line"><a name="l06766"></a><span class="lineno"> 6766</span>&#160;  <span class="keywordflow">if</span> (!StoreVT.<a class="code" href="structllvm_1_1EVT.html#aa54976197fff266f4143beb44fc9764c">isVector</a>())</div><div class="line"><a name="l06767"></a><span class="lineno"> 6767</span>&#160;    <span class="keywordflow">return</span> VData;</div><div class="line"><a name="l06768"></a><span class="lineno"> 6768</span>&#160;</div><div class="line"><a name="l06769"></a><span class="lineno"> 6769</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL(VData);</div><div class="line"><a name="l06770"></a><span class="lineno"> 6770</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((StoreVT.<a class="code" href="structllvm_1_1EVT.html#ae245d70802e4ebe1cae2b6122c62a22a">getVectorNumElements</a>() != 3) &amp;&amp; <span class="stringliteral">&quot;Handle v3f16&quot;</span>);</div><div class="line"><a name="l06771"></a><span class="lineno"> 6771</span>&#160;</div><div class="line"><a name="l06772"></a><span class="lineno"> 6772</span>&#160;  <span class="keywordflow">if</span> (Subtarget-&gt;<a class="code" href="classllvm_1_1GCNSubtarget.html#ad30b3c952ed576256171d49971ec9241">hasUnpackedD16VMem</a>()) {</div><div class="line"><a name="l06773"></a><span class="lineno"> 6773</span>&#160;    <span class="comment">// We need to unpack the packed data to store.</span></div><div class="line"><a name="l06774"></a><span class="lineno"> 6774</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> IntStoreVT = StoreVT.<a class="code" href="structllvm_1_1EVT.html#a6f2db4dd37c9d8a3544e4cad4a2aac49">changeTypeToInteger</a>();</div><div class="line"><a name="l06775"></a><span class="lineno"> 6775</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> IntVData = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a>, DL, IntStoreVT, VData);</div><div class="line"><a name="l06776"></a><span class="lineno"> 6776</span>&#160;</div><div class="line"><a name="l06777"></a><span class="lineno"> 6777</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> EquivStoreVT = <a class="code" href="structllvm_1_1EVT.html#a210ba6b43ba451b698857dd9de71bd15">EVT::getVectorVT</a>(*DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ae73894797c63cdacffa04bc100873df3">getContext</a>(), <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>,</div><div class="line"><a name="l06778"></a><span class="lineno"> 6778</span>&#160;                                        StoreVT.<a class="code" href="structllvm_1_1EVT.html#ae245d70802e4ebe1cae2b6122c62a22a">getVectorNumElements</a>());</div><div class="line"><a name="l06779"></a><span class="lineno"> 6779</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> ZExt = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a93fdf85eff945f1a668b4915a051453e">ISD::ZERO_EXTEND</a>, DL, EquivStoreVT, IntVData);</div><div class="line"><a name="l06780"></a><span class="lineno"> 6780</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a305a3a4874c597243cd5ba04af01339e">UnrollVectorOp</a>(ZExt.getNode());</div><div class="line"><a name="l06781"></a><span class="lineno"> 6781</span>&#160;  }</div><div class="line"><a name="l06782"></a><span class="lineno"> 6782</span>&#160;</div><div class="line"><a name="l06783"></a><span class="lineno"> 6783</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="classllvm_1_1TargetLoweringBase.html#a80b305b278aa0e04f80312e15b2b6d54">isTypeLegal</a>(StoreVT));</div><div class="line"><a name="l06784"></a><span class="lineno"> 6784</span>&#160;  <span class="keywordflow">return</span> VData;</div><div class="line"><a name="l06785"></a><span class="lineno"> 6785</span>&#160;}</div><div class="line"><a name="l06786"></a><span class="lineno"> 6786</span>&#160;</div><div class="line"><a name="l06787"></a><span class="lineno"> 6787</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SITargetLowering::LowerINTRINSIC_VOID(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op,</div><div class="line"><a name="l06788"></a><span class="lineno"> 6788</span>&#160;                                              <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div><div class="line"><a name="l06789"></a><span class="lineno"> 6789</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL(Op);</div><div class="line"><a name="l06790"></a><span class="lineno"> 6790</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain = Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div><div class="line"><a name="l06791"></a><span class="lineno"> 6791</span>&#160;  <span class="keywordtype">unsigned</span> IntrinsicID = cast&lt;ConstantSDNode&gt;(Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1))-&gt;getZExtValue();</div><div class="line"><a name="l06792"></a><span class="lineno"> 6792</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aaa0193582f1fc99e3e6a3fc5abcb37bf">getMachineFunction</a>();</div><div class="line"><a name="l06793"></a><span class="lineno"> 6793</span>&#160;</div><div class="line"><a name="l06794"></a><span class="lineno"> 6794</span>&#160;  <span class="keywordflow">switch</span> (IntrinsicID) {</div><div class="line"><a name="l06795"></a><span class="lineno"> 6795</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_exp: {</div><div class="line"><a name="l06796"></a><span class="lineno"> 6796</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *Tgt = cast&lt;ConstantSDNode&gt;(Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(2));</div><div class="line"><a name="l06797"></a><span class="lineno"> 6797</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *En = cast&lt;ConstantSDNode&gt;(Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(3));</div><div class="line"><a name="l06798"></a><span class="lineno"> 6798</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *Done = cast&lt;ConstantSDNode&gt;(Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(8));</div><div class="line"><a name="l06799"></a><span class="lineno"> 6799</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *VM = cast&lt;ConstantSDNode&gt;(Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(9));</div><div class="line"><a name="l06800"></a><span class="lineno"> 6800</span>&#160;</div><div class="line"><a name="l06801"></a><span class="lineno"> 6801</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = {</div><div class="line"><a name="l06802"></a><span class="lineno"> 6802</span>&#160;      Chain,</div><div class="line"><a name="l06803"></a><span class="lineno"> 6803</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(Tgt-&gt;<a class="code" href="classllvm_1_1ConstantSDNode.html#a5cb49674ec65724b4d9aecb48588a13a">getZExtValue</a>(), DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af777e086e32f60c0c87b460964eae7d0">MVT::i8</a>), <span class="comment">// tgt</span></div><div class="line"><a name="l06804"></a><span class="lineno"> 6804</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(En-&gt;getZExtValue(), DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af777e086e32f60c0c87b460964eae7d0">MVT::i8</a>),  <span class="comment">// en</span></div><div class="line"><a name="l06805"></a><span class="lineno"> 6805</span>&#160;      Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(4), <span class="comment">// src0</span></div><div class="line"><a name="l06806"></a><span class="lineno"> 6806</span>&#160;      Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(5), <span class="comment">// src1</span></div><div class="line"><a name="l06807"></a><span class="lineno"> 6807</span>&#160;      Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(6), <span class="comment">// src2</span></div><div class="line"><a name="l06808"></a><span class="lineno"> 6808</span>&#160;      Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(7), <span class="comment">// src3</span></div><div class="line"><a name="l06809"></a><span class="lineno"> 6809</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(0, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a85440bbdbba12de574c02e515444d3f4">MVT::i1</a>), <span class="comment">// compr</span></div><div class="line"><a name="l06810"></a><span class="lineno"> 6810</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(VM-&gt;getZExtValue(), DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a85440bbdbba12de574c02e515444d3f4">MVT::i1</a>)</div><div class="line"><a name="l06811"></a><span class="lineno"> 6811</span>&#160;    };</div><div class="line"><a name="l06812"></a><span class="lineno"> 6812</span>&#160;</div><div class="line"><a name="l06813"></a><span class="lineno"> 6813</span>&#160;    <span class="keywordtype">unsigned</span> Opc = Done-&gt;isNullValue() ?</div><div class="line"><a name="l06814"></a><span class="lineno"> 6814</span>&#160;      <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea2e42e6050fceb5ad9a9b83be43808407">AMDGPUISD::EXPORT</a> : <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eae3c4836864bbc7ac55e30584514711b1">AMDGPUISD::EXPORT_DONE</a>;</div><div class="line"><a name="l06815"></a><span class="lineno"> 6815</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(Opc, DL, Op-&gt;<a class="code" href="classllvm_1_1SDNode.html#a8353d97eb11578ab1ecb797200ca85c7">getVTList</a>(), Ops);</div><div class="line"><a name="l06816"></a><span class="lineno"> 6816</span>&#160;  }</div><div class="line"><a name="l06817"></a><span class="lineno"> 6817</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_exp_compr: {</div><div class="line"><a name="l06818"></a><span class="lineno"> 6818</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *Tgt = cast&lt;ConstantSDNode&gt;(Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(2));</div><div class="line"><a name="l06819"></a><span class="lineno"> 6819</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *En = cast&lt;ConstantSDNode&gt;(Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(3));</div><div class="line"><a name="l06820"></a><span class="lineno"> 6820</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Src0 = Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(4);</div><div class="line"><a name="l06821"></a><span class="lineno"> 6821</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Src1 = Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(5);</div><div class="line"><a name="l06822"></a><span class="lineno"> 6822</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *Done = cast&lt;ConstantSDNode&gt;(Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(6));</div><div class="line"><a name="l06823"></a><span class="lineno"> 6823</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *VM = cast&lt;ConstantSDNode&gt;(Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(7));</div><div class="line"><a name="l06824"></a><span class="lineno"> 6824</span>&#160;</div><div class="line"><a name="l06825"></a><span class="lineno"> 6825</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8ab502f975742e9bff6d6dd7b49439b806">Undef</a> = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a5b0e59823444a55c295af279611a9d24">getUNDEF</a>(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a>);</div><div class="line"><a name="l06826"></a><span class="lineno"> 6826</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = {</div><div class="line"><a name="l06827"></a><span class="lineno"> 6827</span>&#160;      Chain,</div><div class="line"><a name="l06828"></a><span class="lineno"> 6828</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(Tgt-&gt;<a class="code" href="classllvm_1_1ConstantSDNode.html#a5cb49674ec65724b4d9aecb48588a13a">getZExtValue</a>(), DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af777e086e32f60c0c87b460964eae7d0">MVT::i8</a>), <span class="comment">// tgt</span></div><div class="line"><a name="l06829"></a><span class="lineno"> 6829</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(En-&gt;getZExtValue(), DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af777e086e32f60c0c87b460964eae7d0">MVT::i8</a>),  <span class="comment">// en</span></div><div class="line"><a name="l06830"></a><span class="lineno"> 6830</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a>, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, Src0),</div><div class="line"><a name="l06831"></a><span class="lineno"> 6831</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a>, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, Src1),</div><div class="line"><a name="l06832"></a><span class="lineno"> 6832</span>&#160;      <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8ab502f975742e9bff6d6dd7b49439b806">Undef</a>, <span class="comment">// src2</span></div><div class="line"><a name="l06833"></a><span class="lineno"> 6833</span>&#160;      <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8ab502f975742e9bff6d6dd7b49439b806">Undef</a>, <span class="comment">// src3</span></div><div class="line"><a name="l06834"></a><span class="lineno"> 6834</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(1, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a85440bbdbba12de574c02e515444d3f4">MVT::i1</a>), <span class="comment">// compr</span></div><div class="line"><a name="l06835"></a><span class="lineno"> 6835</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(VM-&gt;getZExtValue(), DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a85440bbdbba12de574c02e515444d3f4">MVT::i1</a>)</div><div class="line"><a name="l06836"></a><span class="lineno"> 6836</span>&#160;    };</div><div class="line"><a name="l06837"></a><span class="lineno"> 6837</span>&#160;</div><div class="line"><a name="l06838"></a><span class="lineno"> 6838</span>&#160;    <span class="keywordtype">unsigned</span> Opc = Done-&gt;<a class="code" href="classllvm_1_1ConstantSDNode.html#a145c0c2d9e39b47e594532e97d85d3d5">isNullValue</a>() ?</div><div class="line"><a name="l06839"></a><span class="lineno"> 6839</span>&#160;      <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea2e42e6050fceb5ad9a9b83be43808407">AMDGPUISD::EXPORT</a> : <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eae3c4836864bbc7ac55e30584514711b1">AMDGPUISD::EXPORT_DONE</a>;</div><div class="line"><a name="l06840"></a><span class="lineno"> 6840</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(Opc, DL, Op-&gt;<a class="code" href="classllvm_1_1SDNode.html#a8353d97eb11578ab1ecb797200ca85c7">getVTList</a>(), Ops);</div><div class="line"><a name="l06841"></a><span class="lineno"> 6841</span>&#160;  }</div><div class="line"><a name="l06842"></a><span class="lineno"> 6842</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_s_barrier: {</div><div class="line"><a name="l06843"></a><span class="lineno"> 6843</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1TargetLoweringBase.html#a1ae2ee148379ed3d041b4bce586f7f99">getTargetMachine</a>().<a class="code" href="classllvm_1_1TargetMachine.html#a3f36b7c907385d9b367f7b22a9fcc797">getOptLevel</a>() &gt; <a class="code" href="namespacellvm_1_1CodeGenOpt.html#a411055ea15209051c2370bbf655ec8d4a451bbac85aff02d070be3c17a6bef928">CodeGenOpt::None</a>) {</div><div class="line"><a name="l06844"></a><span class="lineno"> 6844</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a>&gt;();</div><div class="line"><a name="l06845"></a><span class="lineno"> 6845</span>&#160;      <span class="keywordtype">unsigned</span> WGSize = ST.<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a52b3955112597a3fcbe612414ec40e79">getFlatWorkGroupSizes</a>(MF.<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>()).<a class="code" href="HexagonShuffler_8cpp.html#af7633c5cbb76481bafd5e3e1ec07ca37">second</a>;</div><div class="line"><a name="l06846"></a><span class="lineno"> 6846</span>&#160;      <span class="keywordflow">if</span> (WGSize &lt;= ST.<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#ae66cd705df2870244a05921f551ff131">getWavefrontSize</a>())</div><div class="line"><a name="l06847"></a><span class="lineno"> 6847</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a1c04c72abd24de2572a03ef686a36dd6">getMachineNode</a>(AMDGPU::WAVE_BARRIER, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>,</div><div class="line"><a name="l06848"></a><span class="lineno"> 6848</span>&#160;                                          Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0)), 0);</div><div class="line"><a name="l06849"></a><span class="lineno"> 6849</span>&#160;    }</div><div class="line"><a name="l06850"></a><span class="lineno"> 6850</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l06851"></a><span class="lineno"> 6851</span>&#160;  };</div><div class="line"><a name="l06852"></a><span class="lineno"> 6852</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_tbuffer_store: {</div><div class="line"><a name="l06853"></a><span class="lineno"> 6853</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> VData = Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(2);</div><div class="line"><a name="l06854"></a><span class="lineno"> 6854</span>&#160;    <span class="keywordtype">bool</span> IsD16 = (VData.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>().<a class="code" href="structllvm_1_1EVT.html#aa85c75e8eb097f02caeb5b9119eebfef">getScalarType</a>() == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>);</div><div class="line"><a name="l06855"></a><span class="lineno"> 6855</span>&#160;    <span class="keywordflow">if</span> (IsD16)</div><div class="line"><a name="l06856"></a><span class="lineno"> 6856</span>&#160;      VData = handleD16VData(VData, DAG);</div><div class="line"><a name="l06857"></a><span class="lineno"> 6857</span>&#160;    <span class="keywordtype">unsigned</span> Dfmt = cast&lt;ConstantSDNode&gt;(Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(8))-&gt;getZExtValue();</div><div class="line"><a name="l06858"></a><span class="lineno"> 6858</span>&#160;    <span class="keywordtype">unsigned</span> Nfmt = cast&lt;ConstantSDNode&gt;(Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(9))-&gt;getZExtValue();</div><div class="line"><a name="l06859"></a><span class="lineno"> 6859</span>&#160;    <span class="keywordtype">unsigned</span> Glc = cast&lt;ConstantSDNode&gt;(Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(10))-&gt;getZExtValue();</div><div class="line"><a name="l06860"></a><span class="lineno"> 6860</span>&#160;    <span class="keywordtype">unsigned</span> Slc = cast&lt;ConstantSDNode&gt;(Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(11))-&gt;getZExtValue();</div><div class="line"><a name="l06861"></a><span class="lineno"> 6861</span>&#160;    <span class="keywordtype">unsigned</span> IdxEn = 1;</div><div class="line"><a name="l06862"></a><span class="lineno"> 6862</span>&#160;    <span class="keywordflow">if</span> (<span class="keyword">auto</span> Idx = dyn_cast&lt;ConstantSDNode&gt;(Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(4)))</div><div class="line"><a name="l06863"></a><span class="lineno"> 6863</span>&#160;      IdxEn = Idx-&gt;getZExtValue() != 0;</div><div class="line"><a name="l06864"></a><span class="lineno"> 6864</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = {</div><div class="line"><a name="l06865"></a><span class="lineno"> 6865</span>&#160;      Chain,</div><div class="line"><a name="l06866"></a><span class="lineno"> 6866</span>&#160;      VData,             <span class="comment">// vdata</span></div><div class="line"><a name="l06867"></a><span class="lineno"> 6867</span>&#160;      Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(3),  <span class="comment">// rsrc</span></div><div class="line"><a name="l06868"></a><span class="lineno"> 6868</span>&#160;      Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(4),  <span class="comment">// vindex</span></div><div class="line"><a name="l06869"></a><span class="lineno"> 6869</span>&#160;      Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(5),  <span class="comment">// voffset</span></div><div class="line"><a name="l06870"></a><span class="lineno"> 6870</span>&#160;      Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(6),  <span class="comment">// soffset</span></div><div class="line"><a name="l06871"></a><span class="lineno"> 6871</span>&#160;      Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(7),  <span class="comment">// offset</span></div><div class="line"><a name="l06872"></a><span class="lineno"> 6872</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(Dfmt | (Nfmt &lt;&lt; 4), DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>), <span class="comment">// format</span></div><div class="line"><a name="l06873"></a><span class="lineno"> 6873</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(Glc | (Slc &lt;&lt; 1), DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>), <span class="comment">// cachepolicy</span></div><div class="line"><a name="l06874"></a><span class="lineno"> 6874</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(IdxEn, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a85440bbdbba12de574c02e515444d3f4">MVT::i1</a>), <span class="comment">// idexen</span></div><div class="line"><a name="l06875"></a><span class="lineno"> 6875</span>&#160;    };</div><div class="line"><a name="l06876"></a><span class="lineno"> 6876</span>&#160;    <span class="keywordtype">unsigned</span> Opc = IsD16 ? <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea3b82847282be27a34224531d39c58ec2">AMDGPUISD::TBUFFER_STORE_FORMAT_D16</a> :</div><div class="line"><a name="l06877"></a><span class="lineno"> 6877</span>&#160;                           <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea7afea8c7ed507e3d6034758e07591a37">AMDGPUISD::TBUFFER_STORE_FORMAT</a>;</div><div class="line"><a name="l06878"></a><span class="lineno"> 6878</span>&#160;    <a class="code" href="classllvm_1_1MemSDNode.html">MemSDNode</a> *M = cast&lt;MemSDNode&gt;(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>);</div><div class="line"><a name="l06879"></a><span class="lineno"> 6879</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a9f1f5ff950ffae793a3925dc1afab754">getMemIntrinsicNode</a>(Opc, DL, Op-&gt;<a class="code" href="classllvm_1_1SDNode.html#a8353d97eb11578ab1ecb797200ca85c7">getVTList</a>(), Ops,</div><div class="line"><a name="l06880"></a><span class="lineno"> 6880</span>&#160;                                   M-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#aee0e58997cd08983518f051e79b855d9">getMemoryVT</a>(), M-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#a1378b44532d0ec9732f7064254a84286">getMemOperand</a>());</div><div class="line"><a name="l06881"></a><span class="lineno"> 6881</span>&#160;  }</div><div class="line"><a name="l06882"></a><span class="lineno"> 6882</span>&#160;</div><div class="line"><a name="l06883"></a><span class="lineno"> 6883</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_struct_tbuffer_store: {</div><div class="line"><a name="l06884"></a><span class="lineno"> 6884</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> VData = Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(2);</div><div class="line"><a name="l06885"></a><span class="lineno"> 6885</span>&#160;    <span class="keywordtype">bool</span> IsD16 = (VData.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>().<a class="code" href="structllvm_1_1EVT.html#aa85c75e8eb097f02caeb5b9119eebfef">getScalarType</a>() == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>);</div><div class="line"><a name="l06886"></a><span class="lineno"> 6886</span>&#160;    <span class="keywordflow">if</span> (IsD16)</div><div class="line"><a name="l06887"></a><span class="lineno"> 6887</span>&#160;      VData = handleD16VData(VData, DAG);</div><div class="line"><a name="l06888"></a><span class="lineno"> 6888</span>&#160;    <span class="keyword">auto</span> <a class="code" href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612">Offsets</a> = splitBufferOffsets(Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(5), DAG);</div><div class="line"><a name="l06889"></a><span class="lineno"> 6889</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = {</div><div class="line"><a name="l06890"></a><span class="lineno"> 6890</span>&#160;      Chain,</div><div class="line"><a name="l06891"></a><span class="lineno"> 6891</span>&#160;      VData,             <span class="comment">// vdata</span></div><div class="line"><a name="l06892"></a><span class="lineno"> 6892</span>&#160;      Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(3),  <span class="comment">// rsrc</span></div><div class="line"><a name="l06893"></a><span class="lineno"> 6893</span>&#160;      Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(4),  <span class="comment">// vindex</span></div><div class="line"><a name="l06894"></a><span class="lineno"> 6894</span>&#160;      <a class="code" href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612">Offsets</a>.first,     <span class="comment">// voffset</span></div><div class="line"><a name="l06895"></a><span class="lineno"> 6895</span>&#160;      Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(6),  <span class="comment">// soffset</span></div><div class="line"><a name="l06896"></a><span class="lineno"> 6896</span>&#160;      <a class="code" href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612">Offsets</a>.second,    <span class="comment">// offset</span></div><div class="line"><a name="l06897"></a><span class="lineno"> 6897</span>&#160;      Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(7),  <span class="comment">// format</span></div><div class="line"><a name="l06898"></a><span class="lineno"> 6898</span>&#160;      Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(8),  <span class="comment">// cachepolicy, swizzled buffer</span></div><div class="line"><a name="l06899"></a><span class="lineno"> 6899</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(1, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a85440bbdbba12de574c02e515444d3f4">MVT::i1</a>), <span class="comment">// idexen</span></div><div class="line"><a name="l06900"></a><span class="lineno"> 6900</span>&#160;    };</div><div class="line"><a name="l06901"></a><span class="lineno"> 6901</span>&#160;    <span class="keywordtype">unsigned</span> Opc = IsD16 ? <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea3b82847282be27a34224531d39c58ec2">AMDGPUISD::TBUFFER_STORE_FORMAT_D16</a> :</div><div class="line"><a name="l06902"></a><span class="lineno"> 6902</span>&#160;                           <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea7afea8c7ed507e3d6034758e07591a37">AMDGPUISD::TBUFFER_STORE_FORMAT</a>;</div><div class="line"><a name="l06903"></a><span class="lineno"> 6903</span>&#160;    <a class="code" href="classllvm_1_1MemSDNode.html">MemSDNode</a> *M = cast&lt;MemSDNode&gt;(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>);</div><div class="line"><a name="l06904"></a><span class="lineno"> 6904</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a9f1f5ff950ffae793a3925dc1afab754">getMemIntrinsicNode</a>(Opc, DL, Op-&gt;<a class="code" href="classllvm_1_1SDNode.html#a8353d97eb11578ab1ecb797200ca85c7">getVTList</a>(), Ops,</div><div class="line"><a name="l06905"></a><span class="lineno"> 6905</span>&#160;                                   M-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#aee0e58997cd08983518f051e79b855d9">getMemoryVT</a>(), M-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#a1378b44532d0ec9732f7064254a84286">getMemOperand</a>());</div><div class="line"><a name="l06906"></a><span class="lineno"> 6906</span>&#160;  }</div><div class="line"><a name="l06907"></a><span class="lineno"> 6907</span>&#160;</div><div class="line"><a name="l06908"></a><span class="lineno"> 6908</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_raw_tbuffer_store: {</div><div class="line"><a name="l06909"></a><span class="lineno"> 6909</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> VData = Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(2);</div><div class="line"><a name="l06910"></a><span class="lineno"> 6910</span>&#160;    <span class="keywordtype">bool</span> IsD16 = (VData.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>().<a class="code" href="structllvm_1_1EVT.html#aa85c75e8eb097f02caeb5b9119eebfef">getScalarType</a>() == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>);</div><div class="line"><a name="l06911"></a><span class="lineno"> 6911</span>&#160;    <span class="keywordflow">if</span> (IsD16)</div><div class="line"><a name="l06912"></a><span class="lineno"> 6912</span>&#160;      VData = handleD16VData(VData, DAG);</div><div class="line"><a name="l06913"></a><span class="lineno"> 6913</span>&#160;    <span class="keyword">auto</span> <a class="code" href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612">Offsets</a> = splitBufferOffsets(Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(4), DAG);</div><div class="line"><a name="l06914"></a><span class="lineno"> 6914</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = {</div><div class="line"><a name="l06915"></a><span class="lineno"> 6915</span>&#160;      Chain,</div><div class="line"><a name="l06916"></a><span class="lineno"> 6916</span>&#160;      VData,             <span class="comment">// vdata</span></div><div class="line"><a name="l06917"></a><span class="lineno"> 6917</span>&#160;      Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(3),  <span class="comment">// rsrc</span></div><div class="line"><a name="l06918"></a><span class="lineno"> 6918</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(0, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>), <span class="comment">// vindex</span></div><div class="line"><a name="l06919"></a><span class="lineno"> 6919</span>&#160;      <a class="code" href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612">Offsets</a>.first,     <span class="comment">// voffset</span></div><div class="line"><a name="l06920"></a><span class="lineno"> 6920</span>&#160;      Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(5),  <span class="comment">// soffset</span></div><div class="line"><a name="l06921"></a><span class="lineno"> 6921</span>&#160;      <a class="code" href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612">Offsets</a>.second,    <span class="comment">// offset</span></div><div class="line"><a name="l06922"></a><span class="lineno"> 6922</span>&#160;      Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(6),  <span class="comment">// format</span></div><div class="line"><a name="l06923"></a><span class="lineno"> 6923</span>&#160;      Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(7),  <span class="comment">// cachepolicy, swizzled buffer</span></div><div class="line"><a name="l06924"></a><span class="lineno"> 6924</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(0, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a85440bbdbba12de574c02e515444d3f4">MVT::i1</a>), <span class="comment">// idexen</span></div><div class="line"><a name="l06925"></a><span class="lineno"> 6925</span>&#160;    };</div><div class="line"><a name="l06926"></a><span class="lineno"> 6926</span>&#160;    <span class="keywordtype">unsigned</span> Opc = IsD16 ? <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea3b82847282be27a34224531d39c58ec2">AMDGPUISD::TBUFFER_STORE_FORMAT_D16</a> :</div><div class="line"><a name="l06927"></a><span class="lineno"> 6927</span>&#160;                           <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea7afea8c7ed507e3d6034758e07591a37">AMDGPUISD::TBUFFER_STORE_FORMAT</a>;</div><div class="line"><a name="l06928"></a><span class="lineno"> 6928</span>&#160;    <a class="code" href="classllvm_1_1MemSDNode.html">MemSDNode</a> *M = cast&lt;MemSDNode&gt;(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>);</div><div class="line"><a name="l06929"></a><span class="lineno"> 6929</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a9f1f5ff950ffae793a3925dc1afab754">getMemIntrinsicNode</a>(Opc, DL, Op-&gt;<a class="code" href="classllvm_1_1SDNode.html#a8353d97eb11578ab1ecb797200ca85c7">getVTList</a>(), Ops,</div><div class="line"><a name="l06930"></a><span class="lineno"> 6930</span>&#160;                                   M-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#aee0e58997cd08983518f051e79b855d9">getMemoryVT</a>(), M-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#a1378b44532d0ec9732f7064254a84286">getMemOperand</a>());</div><div class="line"><a name="l06931"></a><span class="lineno"> 6931</span>&#160;  }</div><div class="line"><a name="l06932"></a><span class="lineno"> 6932</span>&#160;</div><div class="line"><a name="l06933"></a><span class="lineno"> 6933</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_buffer_store:</div><div class="line"><a name="l06934"></a><span class="lineno"> 6934</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_buffer_store_format: {</div><div class="line"><a name="l06935"></a><span class="lineno"> 6935</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> VData = Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(2);</div><div class="line"><a name="l06936"></a><span class="lineno"> 6936</span>&#160;    <span class="keywordtype">bool</span> IsD16 = (VData.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>().<a class="code" href="structllvm_1_1EVT.html#aa85c75e8eb097f02caeb5b9119eebfef">getScalarType</a>() == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>);</div><div class="line"><a name="l06937"></a><span class="lineno"> 6937</span>&#160;    <span class="keywordflow">if</span> (IsD16)</div><div class="line"><a name="l06938"></a><span class="lineno"> 6938</span>&#160;      VData = handleD16VData(VData, DAG);</div><div class="line"><a name="l06939"></a><span class="lineno"> 6939</span>&#160;    <span class="keywordtype">unsigned</span> Glc = cast&lt;ConstantSDNode&gt;(Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(6))-&gt;getZExtValue();</div><div class="line"><a name="l06940"></a><span class="lineno"> 6940</span>&#160;    <span class="keywordtype">unsigned</span> Slc = cast&lt;ConstantSDNode&gt;(Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(7))-&gt;getZExtValue();</div><div class="line"><a name="l06941"></a><span class="lineno"> 6941</span>&#160;    <span class="keywordtype">unsigned</span> IdxEn = 1;</div><div class="line"><a name="l06942"></a><span class="lineno"> 6942</span>&#160;    <span class="keywordflow">if</span> (<span class="keyword">auto</span> Idx = dyn_cast&lt;ConstantSDNode&gt;(Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(4)))</div><div class="line"><a name="l06943"></a><span class="lineno"> 6943</span>&#160;      IdxEn = Idx-&gt;getZExtValue() != 0;</div><div class="line"><a name="l06944"></a><span class="lineno"> 6944</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = {</div><div class="line"><a name="l06945"></a><span class="lineno"> 6945</span>&#160;      Chain,</div><div class="line"><a name="l06946"></a><span class="lineno"> 6946</span>&#160;      VData,</div><div class="line"><a name="l06947"></a><span class="lineno"> 6947</span>&#160;      Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(3), <span class="comment">// rsrc</span></div><div class="line"><a name="l06948"></a><span class="lineno"> 6948</span>&#160;      Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(4), <span class="comment">// vindex</span></div><div class="line"><a name="l06949"></a><span class="lineno"> 6949</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(), <span class="comment">// voffset -- will be set by setBufferOffsets</span></div><div class="line"><a name="l06950"></a><span class="lineno"> 6950</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(), <span class="comment">// soffset -- will be set by setBufferOffsets</span></div><div class="line"><a name="l06951"></a><span class="lineno"> 6951</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(), <span class="comment">// offset -- will be set by setBufferOffsets</span></div><div class="line"><a name="l06952"></a><span class="lineno"> 6952</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(Glc | (Slc &lt;&lt; 1), DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>), <span class="comment">// cachepolicy</span></div><div class="line"><a name="l06953"></a><span class="lineno"> 6953</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(IdxEn, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a85440bbdbba12de574c02e515444d3f4">MVT::i1</a>), <span class="comment">// idxen</span></div><div class="line"><a name="l06954"></a><span class="lineno"> 6954</span>&#160;    };</div><div class="line"><a name="l06955"></a><span class="lineno"> 6955</span>&#160;    <span class="keywordtype">unsigned</span> Offset = setBufferOffsets(Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(5), DAG, &amp;Ops[4]);</div><div class="line"><a name="l06956"></a><span class="lineno"> 6956</span>&#160;    <span class="comment">// We don&#39;t know the offset if vindex is non-zero, so clear it.</span></div><div class="line"><a name="l06957"></a><span class="lineno"> 6957</span>&#160;    <span class="keywordflow">if</span> (IdxEn)</div><div class="line"><a name="l06958"></a><span class="lineno"> 6958</span>&#160;      Offset = 0;</div><div class="line"><a name="l06959"></a><span class="lineno"> 6959</span>&#160;    <span class="keywordtype">unsigned</span> Opc = IntrinsicID == Intrinsic::amdgcn_buffer_store ?</div><div class="line"><a name="l06960"></a><span class="lineno"> 6960</span>&#160;                   <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea0195497770dcd5d8648a4e1b5e86f6bf">AMDGPUISD::BUFFER_STORE</a> : <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea80b445d8d2089b140ef7b9cda3e145b2">AMDGPUISD::BUFFER_STORE_FORMAT</a>;</div><div class="line"><a name="l06961"></a><span class="lineno"> 6961</span>&#160;    Opc = IsD16 ? <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaa7dcbcd6712c75ebca0b128c80aa1833">AMDGPUISD::BUFFER_STORE_FORMAT_D16</a> : Opc;</div><div class="line"><a name="l06962"></a><span class="lineno"> 6962</span>&#160;    <a class="code" href="classllvm_1_1MemSDNode.html">MemSDNode</a> *M = cast&lt;MemSDNode&gt;(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>);</div><div class="line"><a name="l06963"></a><span class="lineno"> 6963</span>&#160;    M-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#a1378b44532d0ec9732f7064254a84286">getMemOperand</a>()-&gt;<a class="code" href="classllvm_1_1MachineMemOperand.html#a9b7acc8555a4466888d20106e3812548">setOffset</a>(Offset);</div><div class="line"><a name="l06964"></a><span class="lineno"> 6964</span>&#160;</div><div class="line"><a name="l06965"></a><span class="lineno"> 6965</span>&#160;    <span class="comment">// Handle BUFFER_STORE_BYTE/SHORT overloaded intrinsics</span></div><div class="line"><a name="l06966"></a><span class="lineno"> 6966</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> VDataType = VData.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>().<a class="code" href="structllvm_1_1EVT.html#aa85c75e8eb097f02caeb5b9119eebfef">getScalarType</a>();</div><div class="line"><a name="l06967"></a><span class="lineno"> 6967</span>&#160;    <span class="keywordflow">if</span> (VDataType == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af777e086e32f60c0c87b460964eae7d0">MVT::i8</a> || VDataType == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">MVT::i16</a>)</div><div class="line"><a name="l06968"></a><span class="lineno"> 6968</span>&#160;      <span class="keywordflow">return</span> handleByteShortBufferStores(DAG, VDataType, DL, Ops, M);</div><div class="line"><a name="l06969"></a><span class="lineno"> 6969</span>&#160;</div><div class="line"><a name="l06970"></a><span class="lineno"> 6970</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a9f1f5ff950ffae793a3925dc1afab754">getMemIntrinsicNode</a>(Opc, DL, Op-&gt;<a class="code" href="classllvm_1_1SDNode.html#a8353d97eb11578ab1ecb797200ca85c7">getVTList</a>(), Ops,</div><div class="line"><a name="l06971"></a><span class="lineno"> 6971</span>&#160;                                   M-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#aee0e58997cd08983518f051e79b855d9">getMemoryVT</a>(), M-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#a1378b44532d0ec9732f7064254a84286">getMemOperand</a>());</div><div class="line"><a name="l06972"></a><span class="lineno"> 6972</span>&#160;  }</div><div class="line"><a name="l06973"></a><span class="lineno"> 6973</span>&#160;</div><div class="line"><a name="l06974"></a><span class="lineno"> 6974</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_raw_buffer_store:</div><div class="line"><a name="l06975"></a><span class="lineno"> 6975</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_raw_buffer_store_format: {</div><div class="line"><a name="l06976"></a><span class="lineno"> 6976</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">bool</span> IsFormat =</div><div class="line"><a name="l06977"></a><span class="lineno"> 6977</span>&#160;        IntrinsicID == Intrinsic::amdgcn_raw_buffer_store_format;</div><div class="line"><a name="l06978"></a><span class="lineno"> 6978</span>&#160;</div><div class="line"><a name="l06979"></a><span class="lineno"> 6979</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> VData = Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(2);</div><div class="line"><a name="l06980"></a><span class="lineno"> 6980</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> VDataVT = VData.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div><div class="line"><a name="l06981"></a><span class="lineno"> 6981</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> EltType = VDataVT.<a class="code" href="structllvm_1_1EVT.html#aa85c75e8eb097f02caeb5b9119eebfef">getScalarType</a>();</div><div class="line"><a name="l06982"></a><span class="lineno"> 6982</span>&#160;    <span class="keywordtype">bool</span> IsD16 = IsFormat &amp;&amp; (EltType.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>() == 16);</div><div class="line"><a name="l06983"></a><span class="lineno"> 6983</span>&#160;    <span class="keywordflow">if</span> (IsD16)</div><div class="line"><a name="l06984"></a><span class="lineno"> 6984</span>&#160;      VData = handleD16VData(VData, DAG);</div><div class="line"><a name="l06985"></a><span class="lineno"> 6985</span>&#160;</div><div class="line"><a name="l06986"></a><span class="lineno"> 6986</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1TargetLoweringBase.html#a80b305b278aa0e04f80312e15b2b6d54">isTypeLegal</a>(VDataVT)) {</div><div class="line"><a name="l06987"></a><span class="lineno"> 6987</span>&#160;      VData =</div><div class="line"><a name="l06988"></a><span class="lineno"> 6988</span>&#160;          DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a>, DL,</div><div class="line"><a name="l06989"></a><span class="lineno"> 6989</span>&#160;                      <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#aa1cac5332a31f59e2455eaad0fb11278">getEquivalentMemType</a>(*DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ae73894797c63cdacffa04bc100873df3">getContext</a>(), VDataVT), VData);</div><div class="line"><a name="l06990"></a><span class="lineno"> 6990</span>&#160;    }</div><div class="line"><a name="l06991"></a><span class="lineno"> 6991</span>&#160;</div><div class="line"><a name="l06992"></a><span class="lineno"> 6992</span>&#160;    <span class="keyword">auto</span> <a class="code" href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612">Offsets</a> = splitBufferOffsets(Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(4), DAG);</div><div class="line"><a name="l06993"></a><span class="lineno"> 6993</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = {</div><div class="line"><a name="l06994"></a><span class="lineno"> 6994</span>&#160;      Chain,</div><div class="line"><a name="l06995"></a><span class="lineno"> 6995</span>&#160;      VData,</div><div class="line"><a name="l06996"></a><span class="lineno"> 6996</span>&#160;      Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(3), <span class="comment">// rsrc</span></div><div class="line"><a name="l06997"></a><span class="lineno"> 6997</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(0, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>), <span class="comment">// vindex</span></div><div class="line"><a name="l06998"></a><span class="lineno"> 6998</span>&#160;      <a class="code" href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612">Offsets</a>.first,    <span class="comment">// voffset</span></div><div class="line"><a name="l06999"></a><span class="lineno"> 6999</span>&#160;      Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(5), <span class="comment">// soffset</span></div><div class="line"><a name="l07000"></a><span class="lineno"> 7000</span>&#160;      <a class="code" href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612">Offsets</a>.second,   <span class="comment">// offset</span></div><div class="line"><a name="l07001"></a><span class="lineno"> 7001</span>&#160;      Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(6), <span class="comment">// cachepolicy, swizzled buffer</span></div><div class="line"><a name="l07002"></a><span class="lineno"> 7002</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(0, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a85440bbdbba12de574c02e515444d3f4">MVT::i1</a>), <span class="comment">// idxen</span></div><div class="line"><a name="l07003"></a><span class="lineno"> 7003</span>&#160;    };</div><div class="line"><a name="l07004"></a><span class="lineno"> 7004</span>&#160;    <span class="keywordtype">unsigned</span> Opc =</div><div class="line"><a name="l07005"></a><span class="lineno"> 7005</span>&#160;        IsFormat ? <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea80b445d8d2089b140ef7b9cda3e145b2">AMDGPUISD::BUFFER_STORE_FORMAT</a> : <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea0195497770dcd5d8648a4e1b5e86f6bf">AMDGPUISD::BUFFER_STORE</a>;</div><div class="line"><a name="l07006"></a><span class="lineno"> 7006</span>&#160;    Opc = IsD16 ? <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaa7dcbcd6712c75ebca0b128c80aa1833">AMDGPUISD::BUFFER_STORE_FORMAT_D16</a> : Opc;</div><div class="line"><a name="l07007"></a><span class="lineno"> 7007</span>&#160;    <a class="code" href="classllvm_1_1MemSDNode.html">MemSDNode</a> *M = cast&lt;MemSDNode&gt;(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>);</div><div class="line"><a name="l07008"></a><span class="lineno"> 7008</span>&#160;    M-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#a1378b44532d0ec9732f7064254a84286">getMemOperand</a>()-&gt;<a class="code" href="classllvm_1_1MachineMemOperand.html#a9b7acc8555a4466888d20106e3812548">setOffset</a>(<a class="code" href="SIISelLowering_8cpp.html#a833944382ed97c4457ed32485f6bbfa7">getBufferOffsetForMMO</a>(Ops[4], Ops[5], Ops[6]));</div><div class="line"><a name="l07009"></a><span class="lineno"> 7009</span>&#160;</div><div class="line"><a name="l07010"></a><span class="lineno"> 7010</span>&#160;    <span class="comment">// Handle BUFFER_STORE_BYTE/SHORT overloaded intrinsics</span></div><div class="line"><a name="l07011"></a><span class="lineno"> 7011</span>&#160;    <span class="keywordflow">if</span> (!IsD16 &amp;&amp; !VDataVT.<a class="code" href="structllvm_1_1EVT.html#aa54976197fff266f4143beb44fc9764c">isVector</a>() &amp;&amp; EltType.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>() &lt; 32)</div><div class="line"><a name="l07012"></a><span class="lineno"> 7012</span>&#160;      <span class="keywordflow">return</span> handleByteShortBufferStores(DAG, VDataVT, DL, Ops, M);</div><div class="line"><a name="l07013"></a><span class="lineno"> 7013</span>&#160;</div><div class="line"><a name="l07014"></a><span class="lineno"> 7014</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a9f1f5ff950ffae793a3925dc1afab754">getMemIntrinsicNode</a>(Opc, DL, Op-&gt;<a class="code" href="classllvm_1_1SDNode.html#a8353d97eb11578ab1ecb797200ca85c7">getVTList</a>(), Ops,</div><div class="line"><a name="l07015"></a><span class="lineno"> 7015</span>&#160;                                   M-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#aee0e58997cd08983518f051e79b855d9">getMemoryVT</a>(), M-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#a1378b44532d0ec9732f7064254a84286">getMemOperand</a>());</div><div class="line"><a name="l07016"></a><span class="lineno"> 7016</span>&#160;  }</div><div class="line"><a name="l07017"></a><span class="lineno"> 7017</span>&#160;</div><div class="line"><a name="l07018"></a><span class="lineno"> 7018</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_struct_buffer_store:</div><div class="line"><a name="l07019"></a><span class="lineno"> 7019</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_struct_buffer_store_format: {</div><div class="line"><a name="l07020"></a><span class="lineno"> 7020</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">bool</span> IsFormat =</div><div class="line"><a name="l07021"></a><span class="lineno"> 7021</span>&#160;        IntrinsicID == Intrinsic::amdgcn_struct_buffer_store_format;</div><div class="line"><a name="l07022"></a><span class="lineno"> 7022</span>&#160;</div><div class="line"><a name="l07023"></a><span class="lineno"> 7023</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> VData = Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(2);</div><div class="line"><a name="l07024"></a><span class="lineno"> 7024</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> VDataVT = VData.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div><div class="line"><a name="l07025"></a><span class="lineno"> 7025</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> EltType = VDataVT.<a class="code" href="structllvm_1_1EVT.html#aa85c75e8eb097f02caeb5b9119eebfef">getScalarType</a>();</div><div class="line"><a name="l07026"></a><span class="lineno"> 7026</span>&#160;    <span class="keywordtype">bool</span> IsD16 = IsFormat &amp;&amp; (EltType.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>() == 16);</div><div class="line"><a name="l07027"></a><span class="lineno"> 7027</span>&#160;</div><div class="line"><a name="l07028"></a><span class="lineno"> 7028</span>&#160;    <span class="keywordflow">if</span> (IsD16)</div><div class="line"><a name="l07029"></a><span class="lineno"> 7029</span>&#160;      VData = handleD16VData(VData, DAG);</div><div class="line"><a name="l07030"></a><span class="lineno"> 7030</span>&#160;</div><div class="line"><a name="l07031"></a><span class="lineno"> 7031</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1TargetLoweringBase.html#a80b305b278aa0e04f80312e15b2b6d54">isTypeLegal</a>(VDataVT)) {</div><div class="line"><a name="l07032"></a><span class="lineno"> 7032</span>&#160;      VData =</div><div class="line"><a name="l07033"></a><span class="lineno"> 7033</span>&#160;          DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a>, DL,</div><div class="line"><a name="l07034"></a><span class="lineno"> 7034</span>&#160;                      <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#aa1cac5332a31f59e2455eaad0fb11278">getEquivalentMemType</a>(*DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ae73894797c63cdacffa04bc100873df3">getContext</a>(), VDataVT), VData);</div><div class="line"><a name="l07035"></a><span class="lineno"> 7035</span>&#160;    }</div><div class="line"><a name="l07036"></a><span class="lineno"> 7036</span>&#160;</div><div class="line"><a name="l07037"></a><span class="lineno"> 7037</span>&#160;    <span class="keyword">auto</span> <a class="code" href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612">Offsets</a> = splitBufferOffsets(Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(5), DAG);</div><div class="line"><a name="l07038"></a><span class="lineno"> 7038</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = {</div><div class="line"><a name="l07039"></a><span class="lineno"> 7039</span>&#160;      Chain,</div><div class="line"><a name="l07040"></a><span class="lineno"> 7040</span>&#160;      VData,</div><div class="line"><a name="l07041"></a><span class="lineno"> 7041</span>&#160;      Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(3), <span class="comment">// rsrc</span></div><div class="line"><a name="l07042"></a><span class="lineno"> 7042</span>&#160;      Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(4), <span class="comment">// vindex</span></div><div class="line"><a name="l07043"></a><span class="lineno"> 7043</span>&#160;      <a class="code" href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612">Offsets</a>.first,    <span class="comment">// voffset</span></div><div class="line"><a name="l07044"></a><span class="lineno"> 7044</span>&#160;      Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(6), <span class="comment">// soffset</span></div><div class="line"><a name="l07045"></a><span class="lineno"> 7045</span>&#160;      <a class="code" href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612">Offsets</a>.second,   <span class="comment">// offset</span></div><div class="line"><a name="l07046"></a><span class="lineno"> 7046</span>&#160;      Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(7), <span class="comment">// cachepolicy, swizzled buffer</span></div><div class="line"><a name="l07047"></a><span class="lineno"> 7047</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(1, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a85440bbdbba12de574c02e515444d3f4">MVT::i1</a>), <span class="comment">// idxen</span></div><div class="line"><a name="l07048"></a><span class="lineno"> 7048</span>&#160;    };</div><div class="line"><a name="l07049"></a><span class="lineno"> 7049</span>&#160;    <span class="keywordtype">unsigned</span> Opc = IntrinsicID == Intrinsic::amdgcn_struct_buffer_store ?</div><div class="line"><a name="l07050"></a><span class="lineno"> 7050</span>&#160;                   <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea0195497770dcd5d8648a4e1b5e86f6bf">AMDGPUISD::BUFFER_STORE</a> : <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea80b445d8d2089b140ef7b9cda3e145b2">AMDGPUISD::BUFFER_STORE_FORMAT</a>;</div><div class="line"><a name="l07051"></a><span class="lineno"> 7051</span>&#160;    Opc = IsD16 ? <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaa7dcbcd6712c75ebca0b128c80aa1833">AMDGPUISD::BUFFER_STORE_FORMAT_D16</a> : Opc;</div><div class="line"><a name="l07052"></a><span class="lineno"> 7052</span>&#160;    <a class="code" href="classllvm_1_1MemSDNode.html">MemSDNode</a> *M = cast&lt;MemSDNode&gt;(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>);</div><div class="line"><a name="l07053"></a><span class="lineno"> 7053</span>&#160;    M-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#a1378b44532d0ec9732f7064254a84286">getMemOperand</a>()-&gt;<a class="code" href="classllvm_1_1MachineMemOperand.html#a9b7acc8555a4466888d20106e3812548">setOffset</a>(<a class="code" href="SIISelLowering_8cpp.html#a833944382ed97c4457ed32485f6bbfa7">getBufferOffsetForMMO</a>(Ops[4], Ops[5], Ops[6],</div><div class="line"><a name="l07054"></a><span class="lineno"> 7054</span>&#160;                                                        Ops[3]));</div><div class="line"><a name="l07055"></a><span class="lineno"> 7055</span>&#160;</div><div class="line"><a name="l07056"></a><span class="lineno"> 7056</span>&#160;    <span class="comment">// Handle BUFFER_STORE_BYTE/SHORT overloaded intrinsics</span></div><div class="line"><a name="l07057"></a><span class="lineno"> 7057</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> VDataType = VData.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>().<a class="code" href="structllvm_1_1EVT.html#aa85c75e8eb097f02caeb5b9119eebfef">getScalarType</a>();</div><div class="line"><a name="l07058"></a><span class="lineno"> 7058</span>&#160;    <span class="keywordflow">if</span> (!IsD16 &amp;&amp; !VDataVT.<a class="code" href="structllvm_1_1EVT.html#aa54976197fff266f4143beb44fc9764c">isVector</a>() &amp;&amp; EltType.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>() &lt; 32)</div><div class="line"><a name="l07059"></a><span class="lineno"> 7059</span>&#160;      <span class="keywordflow">return</span> handleByteShortBufferStores(DAG, VDataType, DL, Ops, M);</div><div class="line"><a name="l07060"></a><span class="lineno"> 7060</span>&#160;</div><div class="line"><a name="l07061"></a><span class="lineno"> 7061</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a9f1f5ff950ffae793a3925dc1afab754">getMemIntrinsicNode</a>(Opc, DL, Op-&gt;<a class="code" href="classllvm_1_1SDNode.html#a8353d97eb11578ab1ecb797200ca85c7">getVTList</a>(), Ops,</div><div class="line"><a name="l07062"></a><span class="lineno"> 7062</span>&#160;                                   M-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#aee0e58997cd08983518f051e79b855d9">getMemoryVT</a>(), M-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#a1378b44532d0ec9732f7064254a84286">getMemOperand</a>());</div><div class="line"><a name="l07063"></a><span class="lineno"> 7063</span>&#160;  }</div><div class="line"><a name="l07064"></a><span class="lineno"> 7064</span>&#160;</div><div class="line"><a name="l07065"></a><span class="lineno"> 7065</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_buffer_atomic_fadd: {</div><div class="line"><a name="l07066"></a><span class="lineno"> 7066</span>&#160;    <span class="keywordtype">unsigned</span> Slc = cast&lt;ConstantSDNode&gt;(Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(6))-&gt;getZExtValue();</div><div class="line"><a name="l07067"></a><span class="lineno"> 7067</span>&#160;    <span class="keywordtype">unsigned</span> IdxEn = 1;</div><div class="line"><a name="l07068"></a><span class="lineno"> 7068</span>&#160;    <span class="keywordflow">if</span> (<span class="keyword">auto</span> Idx = dyn_cast&lt;ConstantSDNode&gt;(Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(4)))</div><div class="line"><a name="l07069"></a><span class="lineno"> 7069</span>&#160;      IdxEn = Idx-&gt;getZExtValue() != 0;</div><div class="line"><a name="l07070"></a><span class="lineno"> 7070</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = {</div><div class="line"><a name="l07071"></a><span class="lineno"> 7071</span>&#160;      Chain,</div><div class="line"><a name="l07072"></a><span class="lineno"> 7072</span>&#160;      Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(2), <span class="comment">// vdata</span></div><div class="line"><a name="l07073"></a><span class="lineno"> 7073</span>&#160;      Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(3), <span class="comment">// rsrc</span></div><div class="line"><a name="l07074"></a><span class="lineno"> 7074</span>&#160;      Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(4), <span class="comment">// vindex</span></div><div class="line"><a name="l07075"></a><span class="lineno"> 7075</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(),        <span class="comment">// voffset -- will be set by setBufferOffsets</span></div><div class="line"><a name="l07076"></a><span class="lineno"> 7076</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(),        <span class="comment">// soffset -- will be set by setBufferOffsets</span></div><div class="line"><a name="l07077"></a><span class="lineno"> 7077</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(),        <span class="comment">// offset -- will be set by setBufferOffsets</span></div><div class="line"><a name="l07078"></a><span class="lineno"> 7078</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(Slc &lt;&lt; 1, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>), <span class="comment">// cachepolicy</span></div><div class="line"><a name="l07079"></a><span class="lineno"> 7079</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(IdxEn, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a85440bbdbba12de574c02e515444d3f4">MVT::i1</a>), <span class="comment">// idxen</span></div><div class="line"><a name="l07080"></a><span class="lineno"> 7080</span>&#160;    };</div><div class="line"><a name="l07081"></a><span class="lineno"> 7081</span>&#160;    <span class="keywordtype">unsigned</span> Offset = setBufferOffsets(Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(5), DAG, &amp;Ops[4]);</div><div class="line"><a name="l07082"></a><span class="lineno"> 7082</span>&#160;    <span class="comment">// We don&#39;t know the offset if vindex is non-zero, so clear it.</span></div><div class="line"><a name="l07083"></a><span class="lineno"> 7083</span>&#160;    <span class="keywordflow">if</span> (IdxEn)</div><div class="line"><a name="l07084"></a><span class="lineno"> 7084</span>&#160;      Offset = 0;</div><div class="line"><a name="l07085"></a><span class="lineno"> 7085</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(2).<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div><div class="line"><a name="l07086"></a><span class="lineno"> 7086</span>&#160;</div><div class="line"><a name="l07087"></a><span class="lineno"> 7087</span>&#160;    <span class="keyword">auto</span> *M = cast&lt;MemSDNode&gt;(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>);</div><div class="line"><a name="l07088"></a><span class="lineno"> 7088</span>&#160;    M-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#a1378b44532d0ec9732f7064254a84286">getMemOperand</a>()-&gt;<a class="code" href="classllvm_1_1MachineMemOperand.html#a9b7acc8555a4466888d20106e3812548">setOffset</a>(Offset);</div><div class="line"><a name="l07089"></a><span class="lineno"> 7089</span>&#160;    <span class="keywordtype">unsigned</span> Opcode = VT.<a class="code" href="structllvm_1_1EVT.html#aa54976197fff266f4143beb44fc9764c">isVector</a>() ? <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea57a320143a443c236a26f848eb6cd061">AMDGPUISD::BUFFER_ATOMIC_PK_FADD</a></div><div class="line"><a name="l07090"></a><span class="lineno"> 7090</span>&#160;                                    : <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaa661bb901c8c2f1d44e558f2c997241d">AMDGPUISD::BUFFER_ATOMIC_FADD</a>;</div><div class="line"><a name="l07091"></a><span class="lineno"> 7091</span>&#160;</div><div class="line"><a name="l07092"></a><span class="lineno"> 7092</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a9f1f5ff950ffae793a3925dc1afab754">getMemIntrinsicNode</a>(Opcode, DL, Op-&gt;<a class="code" href="classllvm_1_1SDNode.html#a8353d97eb11578ab1ecb797200ca85c7">getVTList</a>(), Ops, VT,</div><div class="line"><a name="l07093"></a><span class="lineno"> 7093</span>&#160;                                   M-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#a1378b44532d0ec9732f7064254a84286">getMemOperand</a>());</div><div class="line"><a name="l07094"></a><span class="lineno"> 7094</span>&#160;  }</div><div class="line"><a name="l07095"></a><span class="lineno"> 7095</span>&#160;</div><div class="line"><a name="l07096"></a><span class="lineno"> 7096</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_global_atomic_fadd: {</div><div class="line"><a name="l07097"></a><span class="lineno"> 7097</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = {</div><div class="line"><a name="l07098"></a><span class="lineno"> 7098</span>&#160;      Chain,</div><div class="line"><a name="l07099"></a><span class="lineno"> 7099</span>&#160;      Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(2), <span class="comment">// ptr</span></div><div class="line"><a name="l07100"></a><span class="lineno"> 7100</span>&#160;      Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(3)  <span class="comment">// vdata</span></div><div class="line"><a name="l07101"></a><span class="lineno"> 7101</span>&#160;    };</div><div class="line"><a name="l07102"></a><span class="lineno"> 7102</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(3).<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div><div class="line"><a name="l07103"></a><span class="lineno"> 7103</span>&#160;</div><div class="line"><a name="l07104"></a><span class="lineno"> 7104</span>&#160;    <span class="keyword">auto</span> *M = cast&lt;MemSDNode&gt;(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>);</div><div class="line"><a name="l07105"></a><span class="lineno"> 7105</span>&#160;    <span class="keywordflow">if</span> (VT.<a class="code" href="structllvm_1_1EVT.html#aa54976197fff266f4143beb44fc9764c">isVector</a>()) {</div><div class="line"><a name="l07106"></a><span class="lineno"> 7106</span>&#160;      <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a9f1f5ff950ffae793a3925dc1afab754">getMemIntrinsicNode</a>(</div><div class="line"><a name="l07107"></a><span class="lineno"> 7107</span>&#160;        <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea9615170d44ebc39efab78e2a92fd6909">AMDGPUISD::ATOMIC_PK_FADD</a>, DL, Op-&gt;<a class="code" href="classllvm_1_1SDNode.html#a8353d97eb11578ab1ecb797200ca85c7">getVTList</a>(), Ops, VT,</div><div class="line"><a name="l07108"></a><span class="lineno"> 7108</span>&#160;        M-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#a1378b44532d0ec9732f7064254a84286">getMemOperand</a>());</div><div class="line"><a name="l07109"></a><span class="lineno"> 7109</span>&#160;    }</div><div class="line"><a name="l07110"></a><span class="lineno"> 7110</span>&#160;</div><div class="line"><a name="l07111"></a><span class="lineno"> 7111</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a4545179bea2e34fb6df7118db168f3e7">getAtomic</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a48287dae990aa9e29a458373ccd0eadb">ISD::ATOMIC_LOAD_FADD</a>, DL, VT,</div><div class="line"><a name="l07112"></a><span class="lineno"> 7112</span>&#160;                         DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a196c23d6cb4d768d037970f1f35bbf66">getVTList</a>(VT, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>), Ops,</div><div class="line"><a name="l07113"></a><span class="lineno"> 7113</span>&#160;                         M-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#a1378b44532d0ec9732f7064254a84286">getMemOperand</a>()).getValue(1);</div><div class="line"><a name="l07114"></a><span class="lineno"> 7114</span>&#160;  }</div><div class="line"><a name="l07115"></a><span class="lineno"> 7115</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_end_cf:</div><div class="line"><a name="l07116"></a><span class="lineno"> 7116</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a1c04c72abd24de2572a03ef686a36dd6">getMachineNode</a>(AMDGPU::SI_END_CF, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>,</div><div class="line"><a name="l07117"></a><span class="lineno"> 7117</span>&#160;                                      Op-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(2), Chain), 0);</div><div class="line"><a name="l07118"></a><span class="lineno"> 7118</span>&#160;</div><div class="line"><a name="l07119"></a><span class="lineno"> 7119</span>&#160;  <span class="keywordflow">default</span>: {</div><div class="line"><a name="l07120"></a><span class="lineno"> 7120</span>&#160;    <span class="keywordflow">if</span> (<span class="keyword">const</span> AMDGPU::ImageDimIntrinsicInfo *ImageDimIntr =</div><div class="line"><a name="l07121"></a><span class="lineno"> 7121</span>&#160;            <a class="code" href="namespacellvm_1_1AMDGPU.html#a3f263a048bfe2f3f16b9bd70a01031f6">AMDGPU::getImageDimIntrinsicInfo</a>(IntrinsicID))</div><div class="line"><a name="l07122"></a><span class="lineno"> 7122</span>&#160;      <span class="keywordflow">return</span> lowerImage(Op, ImageDimIntr, DAG);</div><div class="line"><a name="l07123"></a><span class="lineno"> 7123</span>&#160;</div><div class="line"><a name="l07124"></a><span class="lineno"> 7124</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>;</div><div class="line"><a name="l07125"></a><span class="lineno"> 7125</span>&#160;  }</div><div class="line"><a name="l07126"></a><span class="lineno"> 7126</span>&#160;  }</div><div class="line"><a name="l07127"></a><span class="lineno"> 7127</span>&#160;}</div><div class="line"><a name="l07128"></a><span class="lineno"> 7128</span>&#160;</div><div class="line"><a name="l07129"></a><span class="lineno"> 7129</span>&#160;<span class="comment">// The raw.(t)buffer and struct.(t)buffer intrinsics have two offset args:</span></div><div class="line"><a name="l07130"></a><span class="lineno"> 7130</span>&#160;<span class="comment">// offset (the offset that is included in bounds checking and swizzling, to be</span></div><div class="line"><a name="l07131"></a><span class="lineno"> 7131</span>&#160;<span class="comment">// split between the instruction&#39;s voffset and immoffset fields) and soffset</span></div><div class="line"><a name="l07132"></a><span class="lineno"> 7132</span>&#160;<span class="comment">// (the offset that is excluded from bounds checking and swizzling, to go in</span></div><div class="line"><a name="l07133"></a><span class="lineno"> 7133</span>&#160;<span class="comment">// the instruction&#39;s soffset field).  This function takes the first kind of</span></div><div class="line"><a name="l07134"></a><span class="lineno"> 7134</span>&#160;<span class="comment">// offset and figures out how to split it between voffset and immoffset.</span></div><div class="line"><a name="l07135"></a><span class="lineno"> 7135</span>&#160;std::pair&lt;SDValue, SDValue&gt; SITargetLowering::splitBufferOffsets(</div><div class="line"><a name="l07136"></a><span class="lineno"> 7136</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Offset, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div><div class="line"><a name="l07137"></a><span class="lineno"> 7137</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL(Offset);</div><div class="line"><a name="l07138"></a><span class="lineno"> 7138</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> MaxImm = 4095;</div><div class="line"><a name="l07139"></a><span class="lineno"> 7139</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N0 = <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>;</div><div class="line"><a name="l07140"></a><span class="lineno"> 7140</span>&#160;  <a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *C1 = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l07141"></a><span class="lineno"> 7141</span>&#160;</div><div class="line"><a name="l07142"></a><span class="lineno"> 7142</span>&#160;  <span class="keywordflow">if</span> ((C1 = dyn_cast&lt;ConstantSDNode&gt;(N0)))</div><div class="line"><a name="l07143"></a><span class="lineno"> 7143</span>&#160;    N0 = <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l07144"></a><span class="lineno"> 7144</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ac520c40bfb7047936bcc2709c2153ebf">isBaseWithConstantOffset</a>(N0)) {</div><div class="line"><a name="l07145"></a><span class="lineno"> 7145</span>&#160;    C1 = cast&lt;ConstantSDNode&gt;(N0.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1));</div><div class="line"><a name="l07146"></a><span class="lineno"> 7146</span>&#160;    N0 = N0.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div><div class="line"><a name="l07147"></a><span class="lineno"> 7147</span>&#160;  }</div><div class="line"><a name="l07148"></a><span class="lineno"> 7148</span>&#160;</div><div class="line"><a name="l07149"></a><span class="lineno"> 7149</span>&#160;  <span class="keywordflow">if</span> (C1) {</div><div class="line"><a name="l07150"></a><span class="lineno"> 7150</span>&#160;    <span class="keywordtype">unsigned</span> ImmOffset = C1-&gt;<a class="code" href="classllvm_1_1ConstantSDNode.html#a5cb49674ec65724b4d9aecb48588a13a">getZExtValue</a>();</div><div class="line"><a name="l07151"></a><span class="lineno"> 7151</span>&#160;    <span class="comment">// If the immediate value is too big for the immoffset field, put the value</span></div><div class="line"><a name="l07152"></a><span class="lineno"> 7152</span>&#160;    <span class="comment">// and -4096 into the immoffset field so that the value that is copied/added</span></div><div class="line"><a name="l07153"></a><span class="lineno"> 7153</span>&#160;    <span class="comment">// for the voffset field is a multiple of 4096, and it stands more chance</span></div><div class="line"><a name="l07154"></a><span class="lineno"> 7154</span>&#160;    <span class="comment">// of being CSEd with the copy/add for another similar load/store.</span></div><div class="line"><a name="l07155"></a><span class="lineno"> 7155</span>&#160;    <span class="comment">// However, do not do that rounding down to a multiple of 4096 if that is a</span></div><div class="line"><a name="l07156"></a><span class="lineno"> 7156</span>&#160;    <span class="comment">// negative number, as it appears to be illegal to have a negative offset</span></div><div class="line"><a name="l07157"></a><span class="lineno"> 7157</span>&#160;    <span class="comment">// in the vgpr, even if adding the immediate offset makes it positive.</span></div><div class="line"><a name="l07158"></a><span class="lineno"> 7158</span>&#160;    <span class="keywordtype">unsigned</span> Overflow = ImmOffset &amp; ~MaxImm;</div><div class="line"><a name="l07159"></a><span class="lineno"> 7159</span>&#160;    ImmOffset -= Overflow;</div><div class="line"><a name="l07160"></a><span class="lineno"> 7160</span>&#160;    <span class="keywordflow">if</span> ((int32_t)Overflow &lt; 0) {</div><div class="line"><a name="l07161"></a><span class="lineno"> 7161</span>&#160;      Overflow += ImmOffset;</div><div class="line"><a name="l07162"></a><span class="lineno"> 7162</span>&#160;      ImmOffset = 0;</div><div class="line"><a name="l07163"></a><span class="lineno"> 7163</span>&#160;    }</div><div class="line"><a name="l07164"></a><span class="lineno"> 7164</span>&#160;    C1 = cast&lt;ConstantSDNode&gt;(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(ImmOffset, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>));</div><div class="line"><a name="l07165"></a><span class="lineno"> 7165</span>&#160;    <span class="keywordflow">if</span> (Overflow) {</div><div class="line"><a name="l07166"></a><span class="lineno"> 7166</span>&#160;      <span class="keyword">auto</span> OverflowVal = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(Overflow, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l07167"></a><span class="lineno"> 7167</span>&#160;      <span class="keywordflow">if</span> (!N0)</div><div class="line"><a name="l07168"></a><span class="lineno"> 7168</span>&#160;        N0 = OverflowVal;</div><div class="line"><a name="l07169"></a><span class="lineno"> 7169</span>&#160;      <span class="keywordflow">else</span> {</div><div class="line"><a name="l07170"></a><span class="lineno"> 7170</span>&#160;        <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = { N0, OverflowVal };</div><div class="line"><a name="l07171"></a><span class="lineno"> 7171</span>&#160;        N0 = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535">ISD::ADD</a>, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, Ops);</div><div class="line"><a name="l07172"></a><span class="lineno"> 7172</span>&#160;      }</div><div class="line"><a name="l07173"></a><span class="lineno"> 7173</span>&#160;    }</div><div class="line"><a name="l07174"></a><span class="lineno"> 7174</span>&#160;  }</div><div class="line"><a name="l07175"></a><span class="lineno"> 7175</span>&#160;  <span class="keywordflow">if</span> (!N0)</div><div class="line"><a name="l07176"></a><span class="lineno"> 7176</span>&#160;    N0 = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(0, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l07177"></a><span class="lineno"> 7177</span>&#160;  <span class="keywordflow">if</span> (!C1)</div><div class="line"><a name="l07178"></a><span class="lineno"> 7178</span>&#160;    C1 = cast&lt;ConstantSDNode&gt;(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(0, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>));</div><div class="line"><a name="l07179"></a><span class="lineno"> 7179</span>&#160;  <span class="keywordflow">return</span> {N0, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(C1, 0)};</div><div class="line"><a name="l07180"></a><span class="lineno"> 7180</span>&#160;}</div><div class="line"><a name="l07181"></a><span class="lineno"> 7181</span>&#160;</div><div class="line"><a name="l07182"></a><span class="lineno"> 7182</span>&#160;<span class="comment">// Analyze a combined offset from an amdgcn_buffer_ intrinsic and store the</span></div><div class="line"><a name="l07183"></a><span class="lineno"> 7183</span>&#160;<span class="comment">// three offsets (voffset, soffset and instoffset) into the SDValue[3] array</span></div><div class="line"><a name="l07184"></a><span class="lineno"> 7184</span>&#160;<span class="comment">// pointed to by Offsets.</span></div><div class="line"><a name="l07185"></a><span class="lineno"> 7185</span>&#160;<span class="keywordtype">unsigned</span> SITargetLowering::setBufferOffsets(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> CombinedOffset,</div><div class="line"><a name="l07186"></a><span class="lineno"> 7186</span>&#160;                                        <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> *<a class="code" href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612">Offsets</a>,</div><div class="line"><a name="l07187"></a><span class="lineno"> 7187</span>&#160;                                        <span class="keywordtype">unsigned</span> Align)<span class="keyword"> const </span>{</div><div class="line"><a name="l07188"></a><span class="lineno"> 7188</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL(CombinedOffset);</div><div class="line"><a name="l07189"></a><span class="lineno"> 7189</span>&#160;  <span class="keywordflow">if</span> (<span class="keyword">auto</span> <a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a> = dyn_cast&lt;ConstantSDNode&gt;(CombinedOffset)) {</div><div class="line"><a name="l07190"></a><span class="lineno"> 7190</span>&#160;    <a class="code" href="classuint32__t.html">uint32_t</a> Imm = <a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>-&gt;getZExtValue();</div><div class="line"><a name="l07191"></a><span class="lineno"> 7191</span>&#160;    <a class="code" href="classuint32__t.html">uint32_t</a> SOffset, ImmOffset;</div><div class="line"><a name="l07192"></a><span class="lineno"> 7192</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AMDGPU.html#a006a1bf1a9b127d61b8fdba861f59cb1">AMDGPU::splitMUBUFOffset</a>(Imm, SOffset, ImmOffset, Subtarget, Align)) {</div><div class="line"><a name="l07193"></a><span class="lineno"> 7193</span>&#160;      Offsets[0] = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(0, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l07194"></a><span class="lineno"> 7194</span>&#160;      Offsets[1] = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(SOffset, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l07195"></a><span class="lineno"> 7195</span>&#160;      Offsets[2] = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(ImmOffset, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l07196"></a><span class="lineno"> 7196</span>&#160;      <span class="keywordflow">return</span> SOffset + ImmOffset;</div><div class="line"><a name="l07197"></a><span class="lineno"> 7197</span>&#160;    }</div><div class="line"><a name="l07198"></a><span class="lineno"> 7198</span>&#160;  }</div><div class="line"><a name="l07199"></a><span class="lineno"> 7199</span>&#160;  <span class="keywordflow">if</span> (DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ac520c40bfb7047936bcc2709c2153ebf">isBaseWithConstantOffset</a>(CombinedOffset)) {</div><div class="line"><a name="l07200"></a><span class="lineno"> 7200</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N0 = CombinedOffset.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div><div class="line"><a name="l07201"></a><span class="lineno"> 7201</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N1 = CombinedOffset.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1);</div><div class="line"><a name="l07202"></a><span class="lineno"> 7202</span>&#160;    <a class="code" href="classuint32__t.html">uint32_t</a> SOffset, ImmOffset;</div><div class="line"><a name="l07203"></a><span class="lineno"> 7203</span>&#160;    <span class="keywordtype">int</span> Offset = cast&lt;ConstantSDNode&gt;(N1)-&gt;getSExtValue();</div><div class="line"><a name="l07204"></a><span class="lineno"> 7204</span>&#160;    <span class="keywordflow">if</span> (Offset &gt;= 0 &amp;&amp; <a class="code" href="namespacellvm_1_1AMDGPU.html#a006a1bf1a9b127d61b8fdba861f59cb1">AMDGPU::splitMUBUFOffset</a>(Offset, SOffset, ImmOffset,</div><div class="line"><a name="l07205"></a><span class="lineno"> 7205</span>&#160;                                                Subtarget, Align)) {</div><div class="line"><a name="l07206"></a><span class="lineno"> 7206</span>&#160;      Offsets[0] = N0;</div><div class="line"><a name="l07207"></a><span class="lineno"> 7207</span>&#160;      Offsets[1] = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(SOffset, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l07208"></a><span class="lineno"> 7208</span>&#160;      Offsets[2] = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(ImmOffset, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l07209"></a><span class="lineno"> 7209</span>&#160;      <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l07210"></a><span class="lineno"> 7210</span>&#160;    }</div><div class="line"><a name="l07211"></a><span class="lineno"> 7211</span>&#160;  }</div><div class="line"><a name="l07212"></a><span class="lineno"> 7212</span>&#160;  Offsets[0] = CombinedOffset;</div><div class="line"><a name="l07213"></a><span class="lineno"> 7213</span>&#160;  Offsets[1] = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(0, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l07214"></a><span class="lineno"> 7214</span>&#160;  Offsets[2] = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(0, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l07215"></a><span class="lineno"> 7215</span>&#160;  <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l07216"></a><span class="lineno"> 7216</span>&#160;}</div><div class="line"><a name="l07217"></a><span class="lineno"> 7217</span>&#160;</div><div class="line"><a name="l07218"></a><span class="lineno"> 7218</span>&#160;<span class="comment">// Handle 8 bit and 16 bit buffer loads</span></div><div class="line"><a name="l07219"></a><span class="lineno"> 7219</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SITargetLowering::handleByteShortBufferLoads(<a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div><div class="line"><a name="l07220"></a><span class="lineno"> 7220</span>&#160;                                                     <a class="code" href="structllvm_1_1EVT.html">EVT</a> LoadVT, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL,</div><div class="line"><a name="l07221"></a><span class="lineno"> 7221</span>&#160;                                                     <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;SDValue&gt;</a> Ops,</div><div class="line"><a name="l07222"></a><span class="lineno"> 7222</span>&#160;                                                     <a class="code" href="classllvm_1_1MemSDNode.html">MemSDNode</a> *M)<span class="keyword"> const </span>{</div><div class="line"><a name="l07223"></a><span class="lineno"> 7223</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> IntVT = LoadVT.<a class="code" href="structllvm_1_1EVT.html#a6f2db4dd37c9d8a3544e4cad4a2aac49">changeTypeToInteger</a>();</div><div class="line"><a name="l07224"></a><span class="lineno"> 7224</span>&#160;  <span class="keywordtype">unsigned</span> Opc = (LoadVT.<a class="code" href="structllvm_1_1EVT.html#aa85c75e8eb097f02caeb5b9119eebfef">getScalarType</a>() == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af777e086e32f60c0c87b460964eae7d0">MVT::i8</a>) ?</div><div class="line"><a name="l07225"></a><span class="lineno"> 7225</span>&#160;         <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea55ee7bc063408b722f1f13fa3e82944d">AMDGPUISD::BUFFER_LOAD_UBYTE</a> : <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eadffe91c8dd7ef6f1218a91e3af8b3838">AMDGPUISD::BUFFER_LOAD_USHORT</a>;</div><div class="line"><a name="l07226"></a><span class="lineno"> 7226</span>&#160;</div><div class="line"><a name="l07227"></a><span class="lineno"> 7227</span>&#160;  <a class="code" href="structllvm_1_1SDVTList.html">SDVTList</a> ResList = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a196c23d6cb4d768d037970f1f35bbf66">getVTList</a>(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>);</div><div class="line"><a name="l07228"></a><span class="lineno"> 7228</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> BufferLoad = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a9f1f5ff950ffae793a3925dc1afab754">getMemIntrinsicNode</a>(Opc, DL, ResList,</div><div class="line"><a name="l07229"></a><span class="lineno"> 7229</span>&#160;                                               Ops, IntVT,</div><div class="line"><a name="l07230"></a><span class="lineno"> 7230</span>&#160;                                               M-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#a1378b44532d0ec9732f7064254a84286">getMemOperand</a>());</div><div class="line"><a name="l07231"></a><span class="lineno"> 7231</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LoadVal = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ae690127648393001a7d5b93dc23da7b3">ISD::TRUNCATE</a>, DL, IntVT, BufferLoad);</div><div class="line"><a name="l07232"></a><span class="lineno"> 7232</span>&#160;  LoadVal = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a>, DL, LoadVT, LoadVal);</div><div class="line"><a name="l07233"></a><span class="lineno"> 7233</span>&#160;</div><div class="line"><a name="l07234"></a><span class="lineno"> 7234</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a193d4ea30b27a0c86550ae249eefaeaa">getMergeValues</a>({LoadVal, BufferLoad.<a class="code" href="classllvm_1_1SDValue.html#a64932427432abeb61241e98bea167580">getValue</a>(1)}, DL);</div><div class="line"><a name="l07235"></a><span class="lineno"> 7235</span>&#160;}</div><div class="line"><a name="l07236"></a><span class="lineno"> 7236</span>&#160;</div><div class="line"><a name="l07237"></a><span class="lineno"> 7237</span>&#160;<span class="comment">// Handle 8 bit and 16 bit buffer stores</span></div><div class="line"><a name="l07238"></a><span class="lineno"> 7238</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SITargetLowering::handleByteShortBufferStores(<a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div><div class="line"><a name="l07239"></a><span class="lineno"> 7239</span>&#160;                                                      <a class="code" href="structllvm_1_1EVT.html">EVT</a> VDataType, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL,</div><div class="line"><a name="l07240"></a><span class="lineno"> 7240</span>&#160;                                                      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[],</div><div class="line"><a name="l07241"></a><span class="lineno"> 7241</span>&#160;                                                      <a class="code" href="classllvm_1_1MemSDNode.html">MemSDNode</a> *M)<span class="keyword"> const </span>{</div><div class="line"><a name="l07242"></a><span class="lineno"> 7242</span>&#160;  <span class="keywordflow">if</span> (VDataType == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>)</div><div class="line"><a name="l07243"></a><span class="lineno"> 7243</span>&#160;    Ops[1] = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a>, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">MVT::i16</a>, Ops[1]);</div><div class="line"><a name="l07244"></a><span class="lineno"> 7244</span>&#160;</div><div class="line"><a name="l07245"></a><span class="lineno"> 7245</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> BufferStoreExt = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a27d5d8ef82302b739ba3ca8be1a5513d">ISD::ANY_EXTEND</a>, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, Ops[1]);</div><div class="line"><a name="l07246"></a><span class="lineno"> 7246</span>&#160;  Ops[1] = BufferStoreExt;</div><div class="line"><a name="l07247"></a><span class="lineno"> 7247</span>&#160;  <span class="keywordtype">unsigned</span> Opc = (VDataType == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af777e086e32f60c0c87b460964eae7d0">MVT::i8</a>) ? <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea69791e003c63fd1d623a4a0a0fe6019c">AMDGPUISD::BUFFER_STORE_BYTE</a> :</div><div class="line"><a name="l07248"></a><span class="lineno"> 7248</span>&#160;                                 <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea66151a58e581052270c1f5f1e4351b12">AMDGPUISD::BUFFER_STORE_SHORT</a>;</div><div class="line"><a name="l07249"></a><span class="lineno"> 7249</span>&#160;  <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;SDValue&gt;</a> OpsRef = <a class="code" href="namespacellvm.html#a0448108c43f3a226744d0a4c28c989f7">makeArrayRef</a>(&amp;Ops[0], 9);</div><div class="line"><a name="l07250"></a><span class="lineno"> 7250</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a9f1f5ff950ffae793a3925dc1afab754">getMemIntrinsicNode</a>(Opc, DL, M-&gt;<a class="code" href="classllvm_1_1SDNode.html#a8353d97eb11578ab1ecb797200ca85c7">getVTList</a>(), OpsRef, VDataType,</div><div class="line"><a name="l07251"></a><span class="lineno"> 7251</span>&#160;                                     M-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#a1378b44532d0ec9732f7064254a84286">getMemOperand</a>());</div><div class="line"><a name="l07252"></a><span class="lineno"> 7252</span>&#160;}</div><div class="line"><a name="l07253"></a><span class="lineno"> 7253</span>&#160;</div><div class="line"><a name="l07254"></a><span class="lineno"><a class="line" href="SIISelLowering_8cpp.html#a46d3f3df1ff44267f1bf6ef7831df4fd"> 7254</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="SIISelLowering_8cpp.html#a46d3f3df1ff44267f1bf6ef7831df4fd">getLoadExtOrTrunc</a>(<a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div><div class="line"><a name="l07255"></a><span class="lineno"> 7255</span>&#160;                                 <a class="code" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7">ISD::LoadExtType</a> <a class="code" href="CodeGenPrepare_8cpp.html#a76ebce10fbe0fc0431f545d25965fe89">ExtType</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op,</div><div class="line"><a name="l07256"></a><span class="lineno"> 7256</span>&#160;                                 <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;SL, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT) {</div><div class="line"><a name="l07257"></a><span class="lineno"> 7257</span>&#160;  <span class="keywordflow">if</span> (VT.<a class="code" href="structllvm_1_1EVT.html#a3bf257bfbd279ecfad670be03b00210e">bitsLT</a>(Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>()))</div><div class="line"><a name="l07258"></a><span class="lineno"> 7258</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ae690127648393001a7d5b93dc23da7b3">ISD::TRUNCATE</a>, SL, VT, Op);</div><div class="line"><a name="l07259"></a><span class="lineno"> 7259</span>&#160;</div><div class="line"><a name="l07260"></a><span class="lineno"> 7260</span>&#160;  <span class="keywordflow">switch</span> (ExtType) {</div><div class="line"><a name="l07261"></a><span class="lineno"> 7261</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7a6c61b6125c7901c549f90ee0e443a770">ISD::SEXTLOAD</a>:</div><div class="line"><a name="l07262"></a><span class="lineno"> 7262</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a5183f3d72924bc7c77ba8d3f5de9f602">ISD::SIGN_EXTEND</a>, SL, VT, Op);</div><div class="line"><a name="l07263"></a><span class="lineno"> 7263</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7a8d89c7da4444d9ec11667aa369abc5f7">ISD::ZEXTLOAD</a>:</div><div class="line"><a name="l07264"></a><span class="lineno"> 7264</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a93fdf85eff945f1a668b4915a051453e">ISD::ZERO_EXTEND</a>, SL, VT, Op);</div><div class="line"><a name="l07265"></a><span class="lineno"> 7265</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7afab3fffd153f7d7770fed81272e4b78f">ISD::EXTLOAD</a>:</div><div class="line"><a name="l07266"></a><span class="lineno"> 7266</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a27d5d8ef82302b739ba3ca8be1a5513d">ISD::ANY_EXTEND</a>, SL, VT, Op);</div><div class="line"><a name="l07267"></a><span class="lineno"> 7267</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7a6aacde2c67988b43a261a7f7ceac4be3">ISD::NON_EXTLOAD</a>:</div><div class="line"><a name="l07268"></a><span class="lineno"> 7268</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>;</div><div class="line"><a name="l07269"></a><span class="lineno"> 7269</span>&#160;  }</div><div class="line"><a name="l07270"></a><span class="lineno"> 7270</span>&#160;</div><div class="line"><a name="l07271"></a><span class="lineno"> 7271</span>&#160;  <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;invalid ext type&quot;</span>);</div><div class="line"><a name="l07272"></a><span class="lineno"> 7272</span>&#160;}</div><div class="line"><a name="l07273"></a><span class="lineno"> 7273</span>&#160;</div><div class="line"><a name="l07274"></a><span class="lineno"> 7274</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SITargetLowering::widenLoad(<a class="code" href="classllvm_1_1LoadSDNode.html">LoadSDNode</a> *Ld, DAGCombinerInfo &amp;DCI)<span class="keyword"> const </span>{</div><div class="line"><a name="l07275"></a><span class="lineno"> 7275</span>&#160;  <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG = DCI.DAG;</div><div class="line"><a name="l07276"></a><span class="lineno"> 7276</span>&#160;  <span class="keywordflow">if</span> (Ld-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#addd0237fa28b8188628782a256ded89c">getAlignment</a>() &lt; 4 || Ld-&gt;<a class="code" href="classllvm_1_1SDNode.html#a28417243f8d25f74e598d78d7802c366">isDivergent</a>())</div><div class="line"><a name="l07277"></a><span class="lineno"> 7277</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l07278"></a><span class="lineno"> 7278</span>&#160;</div><div class="line"><a name="l07279"></a><span class="lineno"> 7279</span>&#160;  <span class="comment">// FIXME: Constant loads should all be marked invariant.</span></div><div class="line"><a name="l07280"></a><span class="lineno"> 7280</span>&#160;  <span class="keywordtype">unsigned</span> AS = Ld-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#a2e10f29264df67a4564d4230bf8e98c7">getAddressSpace</a>();</div><div class="line"><a name="l07281"></a><span class="lineno"> 7281</span>&#160;  <span class="keywordflow">if</span> (AS != <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6ad304ae27136802df563d339665ffbf9d">AMDGPUAS::CONSTANT_ADDRESS</a> &amp;&amp;</div><div class="line"><a name="l07282"></a><span class="lineno"> 7282</span>&#160;      AS != <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6abd16fac39b8769260b5e448d3bd5a58f">AMDGPUAS::CONSTANT_ADDRESS_32BIT</a> &amp;&amp;</div><div class="line"><a name="l07283"></a><span class="lineno"> 7283</span>&#160;      (AS != <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6ab69babcbdc6445760bcacdeceec24e09">AMDGPUAS::GLOBAL_ADDRESS</a> || !Ld-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#abfc21c6926e533d26ad132d76eb1b0e7">isInvariant</a>()))</div><div class="line"><a name="l07284"></a><span class="lineno"> 7284</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l07285"></a><span class="lineno"> 7285</span>&#160;</div><div class="line"><a name="l07286"></a><span class="lineno"> 7286</span>&#160;  <span class="comment">// Don&#39;t do this early, since it may interfere with adjacent load merging for</span></div><div class="line"><a name="l07287"></a><span class="lineno"> 7287</span>&#160;  <span class="comment">// illegal types. We can avoid losing alignment information for exotic types</span></div><div class="line"><a name="l07288"></a><span class="lineno"> 7288</span>&#160;  <span class="comment">// pre-legalize.</span></div><div class="line"><a name="l07289"></a><span class="lineno"> 7289</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> MemVT = Ld-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#aee0e58997cd08983518f051e79b855d9">getMemoryVT</a>();</div><div class="line"><a name="l07290"></a><span class="lineno"> 7290</span>&#160;  <span class="keywordflow">if</span> ((MemVT.<a class="code" href="structllvm_1_1EVT.html#a19738f4334d4de357b22349bbb56fb5c">isSimple</a>() &amp;&amp; !DCI.isAfterLegalizeDAG()) ||</div><div class="line"><a name="l07291"></a><span class="lineno"> 7291</span>&#160;      MemVT.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>() &gt;= 32)</div><div class="line"><a name="l07292"></a><span class="lineno"> 7292</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l07293"></a><span class="lineno"> 7293</span>&#160;</div><div class="line"><a name="l07294"></a><span class="lineno"> 7294</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> SL(Ld);</div><div class="line"><a name="l07295"></a><span class="lineno"> 7295</span>&#160;</div><div class="line"><a name="l07296"></a><span class="lineno"> 7296</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((!MemVT.<a class="code" href="structllvm_1_1EVT.html#aa54976197fff266f4143beb44fc9764c">isVector</a>() || Ld-&gt;<a class="code" href="classllvm_1_1LoadSDNode.html#ad85ec82447c2f1824538de9b449ffed0">getExtensionType</a>() == <a class="code" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7a6aacde2c67988b43a261a7f7ceac4be3">ISD::NON_EXTLOAD</a>) &amp;&amp;</div><div class="line"><a name="l07297"></a><span class="lineno"> 7297</span>&#160;         <span class="stringliteral">&quot;unexpected vector extload&quot;</span>);</div><div class="line"><a name="l07298"></a><span class="lineno"> 7298</span>&#160;</div><div class="line"><a name="l07299"></a><span class="lineno"> 7299</span>&#160;  <span class="comment">// TODO: Drop only high part of range.</span></div><div class="line"><a name="l07300"></a><span class="lineno"> 7300</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ptr = Ld-&gt;<a class="code" href="classllvm_1_1LoadSDNode.html#ac9f1cc5985b1840e29407c526f7f9f34">getBasePtr</a>();</div><div class="line"><a name="l07301"></a><span class="lineno"> 7301</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> NewLoad = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a0eac513dbf03416c948d9fb8ef59bffe">getLoad</a>(<a class="code" href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31ade1c53e7b8a373e22ec53ff7bcbace9f">ISD::UNINDEXED</a>, <a class="code" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7a6aacde2c67988b43a261a7f7ceac4be3">ISD::NON_EXTLOAD</a>,</div><div class="line"><a name="l07302"></a><span class="lineno"> 7302</span>&#160;                                <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, SL, Ld-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#a1001931b4896740f5f37ce4c8b35b171">getChain</a>(), Ptr,</div><div class="line"><a name="l07303"></a><span class="lineno"> 7303</span>&#160;                                Ld-&gt;<a class="code" href="classllvm_1_1LoadSDNode.html#a30f6c6ecc438ec954b1e5640c81db32d">getOffset</a>(),</div><div class="line"><a name="l07304"></a><span class="lineno"> 7304</span>&#160;                                Ld-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#a7c8aa148dc4bee3fc230a5db79d51f8c">getPointerInfo</a>(), <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>,</div><div class="line"><a name="l07305"></a><span class="lineno"> 7305</span>&#160;                                Ld-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#addd0237fa28b8188628782a256ded89c">getAlignment</a>(),</div><div class="line"><a name="l07306"></a><span class="lineno"> 7306</span>&#160;                                Ld-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#a1378b44532d0ec9732f7064254a84286">getMemOperand</a>()-&gt;<a class="code" href="classllvm_1_1MachineMemOperand.html#ab991bb1444579648a165d1b134a0854d">getFlags</a>(),</div><div class="line"><a name="l07307"></a><span class="lineno"> 7307</span>&#160;                                Ld-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#a80f0411207d75b649465f8505a2609f6">getAAInfo</a>(),</div><div class="line"><a name="l07308"></a><span class="lineno"> 7308</span>&#160;                                <span class="keyword">nullptr</span>); <span class="comment">// Drop ranges</span></div><div class="line"><a name="l07309"></a><span class="lineno"> 7309</span>&#160;</div><div class="line"><a name="l07310"></a><span class="lineno"> 7310</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> TruncVT = <a class="code" href="structllvm_1_1EVT.html#a752372e170e4e7c595bf8810bb52adf2">EVT::getIntegerVT</a>(*DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ae73894797c63cdacffa04bc100873df3">getContext</a>(), MemVT.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>());</div><div class="line"><a name="l07311"></a><span class="lineno"> 7311</span>&#160;  <span class="keywordflow">if</span> (MemVT.<a class="code" href="structllvm_1_1EVT.html#a3cb888a2ce8e95e0d9769687a5e2f7d8">isFloatingPoint</a>()) {</div><div class="line"><a name="l07312"></a><span class="lineno"> 7312</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Ld-&gt;<a class="code" href="classllvm_1_1LoadSDNode.html#ad85ec82447c2f1824538de9b449ffed0">getExtensionType</a>() == <a class="code" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7a6aacde2c67988b43a261a7f7ceac4be3">ISD::NON_EXTLOAD</a> &amp;&amp;</div><div class="line"><a name="l07313"></a><span class="lineno"> 7313</span>&#160;           <span class="stringliteral">&quot;unexpected fp extload&quot;</span>);</div><div class="line"><a name="l07314"></a><span class="lineno"> 7314</span>&#160;    TruncVT = MemVT.<a class="code" href="structllvm_1_1EVT.html#a6f2db4dd37c9d8a3544e4cad4a2aac49">changeTypeToInteger</a>();</div><div class="line"><a name="l07315"></a><span class="lineno"> 7315</span>&#160;  }</div><div class="line"><a name="l07316"></a><span class="lineno"> 7316</span>&#160;</div><div class="line"><a name="l07317"></a><span class="lineno"> 7317</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Cvt = NewLoad;</div><div class="line"><a name="l07318"></a><span class="lineno"> 7318</span>&#160;  <span class="keywordflow">if</span> (Ld-&gt;<a class="code" href="classllvm_1_1LoadSDNode.html#ad85ec82447c2f1824538de9b449ffed0">getExtensionType</a>() == <a class="code" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7a6c61b6125c7901c549f90ee0e443a770">ISD::SEXTLOAD</a>) {</div><div class="line"><a name="l07319"></a><span class="lineno"> 7319</span>&#160;    Cvt = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aaa59dd5ec37f21905436b354c0292d9e">ISD::SIGN_EXTEND_INREG</a>, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, NewLoad,</div><div class="line"><a name="l07320"></a><span class="lineno"> 7320</span>&#160;                      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ab8ba6b05ad4fa7517f2e23b26f84ae1b">getValueType</a>(TruncVT));</div><div class="line"><a name="l07321"></a><span class="lineno"> 7321</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Ld-&gt;<a class="code" href="classllvm_1_1LoadSDNode.html#ad85ec82447c2f1824538de9b449ffed0">getExtensionType</a>() == <a class="code" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7a8d89c7da4444d9ec11667aa369abc5f7">ISD::ZEXTLOAD</a> ||</div><div class="line"><a name="l07322"></a><span class="lineno"> 7322</span>&#160;             Ld-&gt;<a class="code" href="classllvm_1_1LoadSDNode.html#ad85ec82447c2f1824538de9b449ffed0">getExtensionType</a>() == <a class="code" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7a6aacde2c67988b43a261a7f7ceac4be3">ISD::NON_EXTLOAD</a>) {</div><div class="line"><a name="l07323"></a><span class="lineno"> 7323</span>&#160;    Cvt = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a6a52e913507400fcde94fd2e023a149c">getZeroExtendInReg</a>(NewLoad, SL, TruncVT);</div><div class="line"><a name="l07324"></a><span class="lineno"> 7324</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l07325"></a><span class="lineno"> 7325</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Ld-&gt;<a class="code" href="classllvm_1_1LoadSDNode.html#ad85ec82447c2f1824538de9b449ffed0">getExtensionType</a>() == <a class="code" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7afab3fffd153f7d7770fed81272e4b78f">ISD::EXTLOAD</a>);</div><div class="line"><a name="l07326"></a><span class="lineno"> 7326</span>&#160;  }</div><div class="line"><a name="l07327"></a><span class="lineno"> 7327</span>&#160;</div><div class="line"><a name="l07328"></a><span class="lineno"> 7328</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = Ld-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0);</div><div class="line"><a name="l07329"></a><span class="lineno"> 7329</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> IntVT = <a class="code" href="structllvm_1_1EVT.html#a752372e170e4e7c595bf8810bb52adf2">EVT::getIntegerVT</a>(*DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ae73894797c63cdacffa04bc100873df3">getContext</a>(), VT.getSizeInBits());</div><div class="line"><a name="l07330"></a><span class="lineno"> 7330</span>&#160;</div><div class="line"><a name="l07331"></a><span class="lineno"> 7331</span>&#160;  DCI.AddToWorklist(Cvt.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>());</div><div class="line"><a name="l07332"></a><span class="lineno"> 7332</span>&#160;</div><div class="line"><a name="l07333"></a><span class="lineno"> 7333</span>&#160;  <span class="comment">// We may need to handle exotic cases, such as i16-&gt;i64 extloads, so insert</span></div><div class="line"><a name="l07334"></a><span class="lineno"> 7334</span>&#160;  <span class="comment">// the appropriate extension from the 32-bit load.</span></div><div class="line"><a name="l07335"></a><span class="lineno"> 7335</span>&#160;  Cvt = <a class="code" href="SIISelLowering_8cpp.html#a46d3f3df1ff44267f1bf6ef7831df4fd">getLoadExtOrTrunc</a>(DAG, Ld-&gt;<a class="code" href="classllvm_1_1LoadSDNode.html#ad85ec82447c2f1824538de9b449ffed0">getExtensionType</a>(), Cvt, SL, IntVT);</div><div class="line"><a name="l07336"></a><span class="lineno"> 7336</span>&#160;  DCI.AddToWorklist(Cvt.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>());</div><div class="line"><a name="l07337"></a><span class="lineno"> 7337</span>&#160;</div><div class="line"><a name="l07338"></a><span class="lineno"> 7338</span>&#160;  <span class="comment">// Handle conversion back to floating point if necessary.</span></div><div class="line"><a name="l07339"></a><span class="lineno"> 7339</span>&#160;  Cvt = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a>, SL, VT, Cvt);</div><div class="line"><a name="l07340"></a><span class="lineno"> 7340</span>&#160;</div><div class="line"><a name="l07341"></a><span class="lineno"> 7341</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a193d4ea30b27a0c86550ae249eefaeaa">getMergeValues</a>({ Cvt, NewLoad.<a class="code" href="classllvm_1_1SDValue.html#a64932427432abeb61241e98bea167580">getValue</a>(1) }, SL);</div><div class="line"><a name="l07342"></a><span class="lineno"> 7342</span>&#160;}</div><div class="line"><a name="l07343"></a><span class="lineno"> 7343</span>&#160;</div><div class="line"><a name="l07344"></a><span class="lineno"> 7344</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SITargetLowering::LowerLOAD(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div><div class="line"><a name="l07345"></a><span class="lineno"> 7345</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL(Op);</div><div class="line"><a name="l07346"></a><span class="lineno"> 7346</span>&#160;  <a class="code" href="classllvm_1_1LoadSDNode.html">LoadSDNode</a> *<a class="code" href="namespacellvm_1_1SPII.html#abc7720a71ecbcab71e6d57d909041c24a5069619ca8fdce305534f3fe85091a0f">Load</a> = cast&lt;LoadSDNode&gt;(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>);</div><div class="line"><a name="l07347"></a><span class="lineno"> 7347</span>&#160;  <a class="code" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7">ISD::LoadExtType</a> <a class="code" href="CodeGenPrepare_8cpp.html#a76ebce10fbe0fc0431f545d25965fe89">ExtType</a> = Load-&gt;<a class="code" href="classllvm_1_1LoadSDNode.html#ad85ec82447c2f1824538de9b449ffed0">getExtensionType</a>();</div><div class="line"><a name="l07348"></a><span class="lineno"> 7348</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> MemVT = Load-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#aee0e58997cd08983518f051e79b855d9">getMemoryVT</a>();</div><div class="line"><a name="l07349"></a><span class="lineno"> 7349</span>&#160;</div><div class="line"><a name="l07350"></a><span class="lineno"> 7350</span>&#160;  <span class="keywordflow">if</span> (ExtType == <a class="code" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7a6aacde2c67988b43a261a7f7ceac4be3">ISD::NON_EXTLOAD</a> &amp;&amp; MemVT.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>() &lt; 32) {</div><div class="line"><a name="l07351"></a><span class="lineno"> 7351</span>&#160;    <span class="keywordflow">if</span> (MemVT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">MVT::i16</a> &amp;&amp; <a class="code" href="classllvm_1_1TargetLoweringBase.html#a80b305b278aa0e04f80312e15b2b6d54">isTypeLegal</a>(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">MVT::i16</a>))</div><div class="line"><a name="l07352"></a><span class="lineno"> 7352</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l07353"></a><span class="lineno"> 7353</span>&#160;</div><div class="line"><a name="l07354"></a><span class="lineno"> 7354</span>&#160;    <span class="comment">// FIXME: Copied from PPC</span></div><div class="line"><a name="l07355"></a><span class="lineno"> 7355</span>&#160;    <span class="comment">// First, load into 32 bits, then truncate to 1 bit.</span></div><div class="line"><a name="l07356"></a><span class="lineno"> 7356</span>&#160;</div><div class="line"><a name="l07357"></a><span class="lineno"> 7357</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain = Load-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#a1001931b4896740f5f37ce4c8b35b171">getChain</a>();</div><div class="line"><a name="l07358"></a><span class="lineno"> 7358</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> BasePtr = Load-&gt;<a class="code" href="classllvm_1_1LoadSDNode.html#ac9f1cc5985b1840e29407c526f7f9f34">getBasePtr</a>();</div><div class="line"><a name="l07359"></a><span class="lineno"> 7359</span>&#160;    <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MMO = Load-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#a1378b44532d0ec9732f7064254a84286">getMemOperand</a>();</div><div class="line"><a name="l07360"></a><span class="lineno"> 7360</span>&#160;</div><div class="line"><a name="l07361"></a><span class="lineno"> 7361</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> RealMemVT = (MemVT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a85440bbdbba12de574c02e515444d3f4">MVT::i1</a>) ? <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af777e086e32f60c0c87b460964eae7d0">MVT::i8</a> : <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">MVT::i16</a>;</div><div class="line"><a name="l07362"></a><span class="lineno"> 7362</span>&#160;</div><div class="line"><a name="l07363"></a><span class="lineno"> 7363</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> NewLD = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a64cfa2d394d0598689bf2449ff8044ae">getExtLoad</a>(<a class="code" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7afab3fffd153f7d7770fed81272e4b78f">ISD::EXTLOAD</a>, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, Chain,</div><div class="line"><a name="l07364"></a><span class="lineno"> 7364</span>&#160;                                   BasePtr, RealMemVT, MMO);</div><div class="line"><a name="l07365"></a><span class="lineno"> 7365</span>&#160;</div><div class="line"><a name="l07366"></a><span class="lineno"> 7366</span>&#160;    <span class="keywordflow">if</span> (!MemVT.<a class="code" href="structllvm_1_1EVT.html#aa54976197fff266f4143beb44fc9764c">isVector</a>()) {</div><div class="line"><a name="l07367"></a><span class="lineno"> 7367</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = {</div><div class="line"><a name="l07368"></a><span class="lineno"> 7368</span>&#160;        DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ae690127648393001a7d5b93dc23da7b3">ISD::TRUNCATE</a>, DL, MemVT, NewLD),</div><div class="line"><a name="l07369"></a><span class="lineno"> 7369</span>&#160;        NewLD.<a class="code" href="classllvm_1_1SDValue.html#a64932427432abeb61241e98bea167580">getValue</a>(1)</div><div class="line"><a name="l07370"></a><span class="lineno"> 7370</span>&#160;      };</div><div class="line"><a name="l07371"></a><span class="lineno"> 7371</span>&#160;</div><div class="line"><a name="l07372"></a><span class="lineno"> 7372</span>&#160;      <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a193d4ea30b27a0c86550ae249eefaeaa">getMergeValues</a>(Ops, DL);</div><div class="line"><a name="l07373"></a><span class="lineno"> 7373</span>&#160;    }</div><div class="line"><a name="l07374"></a><span class="lineno"> 7374</span>&#160;</div><div class="line"><a name="l07375"></a><span class="lineno"> 7375</span>&#160;    <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;SDValue, 3&gt;</a> Elts;</div><div class="line"><a name="l07376"></a><span class="lineno"> 7376</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0, <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a> = MemVT.<a class="code" href="structllvm_1_1EVT.html#ae245d70802e4ebe1cae2b6122c62a22a">getVectorNumElements</a>(); <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l07377"></a><span class="lineno"> 7377</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Elt = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a3c6553c8acebe1b57c211ee45e2d8f98">ISD::SRL</a>, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, NewLD,</div><div class="line"><a name="l07378"></a><span class="lineno"> 7378</span>&#160;                                DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>));</div><div class="line"><a name="l07379"></a><span class="lineno"> 7379</span>&#160;</div><div class="line"><a name="l07380"></a><span class="lineno"> 7380</span>&#160;      Elts.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ae690127648393001a7d5b93dc23da7b3">ISD::TRUNCATE</a>, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a85440bbdbba12de574c02e515444d3f4">MVT::i1</a>, Elt));</div><div class="line"><a name="l07381"></a><span class="lineno"> 7381</span>&#160;    }</div><div class="line"><a name="l07382"></a><span class="lineno"> 7382</span>&#160;</div><div class="line"><a name="l07383"></a><span class="lineno"> 7383</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = {</div><div class="line"><a name="l07384"></a><span class="lineno"> 7384</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a5d154312bef0ed1a6bacfcb52b7cf8eb">getBuildVector</a>(MemVT, DL, Elts),</div><div class="line"><a name="l07385"></a><span class="lineno"> 7385</span>&#160;      NewLD.<a class="code" href="classllvm_1_1SDValue.html#a64932427432abeb61241e98bea167580">getValue</a>(1)</div><div class="line"><a name="l07386"></a><span class="lineno"> 7386</span>&#160;    };</div><div class="line"><a name="l07387"></a><span class="lineno"> 7387</span>&#160;</div><div class="line"><a name="l07388"></a><span class="lineno"> 7388</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a193d4ea30b27a0c86550ae249eefaeaa">getMergeValues</a>(Ops, DL);</div><div class="line"><a name="l07389"></a><span class="lineno"> 7389</span>&#160;  }</div><div class="line"><a name="l07390"></a><span class="lineno"> 7390</span>&#160;</div><div class="line"><a name="l07391"></a><span class="lineno"> 7391</span>&#160;  <span class="keywordflow">if</span> (!MemVT.<a class="code" href="structllvm_1_1EVT.html#aa54976197fff266f4143beb44fc9764c">isVector</a>())</div><div class="line"><a name="l07392"></a><span class="lineno"> 7392</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l07393"></a><span class="lineno"> 7393</span>&#160;</div><div class="line"><a name="l07394"></a><span class="lineno"> 7394</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>().<a class="code" href="structllvm_1_1EVT.html#abc4c6365ade17ad4443ad0e381e7479d">getVectorElementType</a>() == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a> &amp;&amp;</div><div class="line"><a name="l07395"></a><span class="lineno"> 7395</span>&#160;         <span class="stringliteral">&quot;Custom lowering for non-i32 vectors hasn&#39;t been implemented.&quot;</span>);</div><div class="line"><a name="l07396"></a><span class="lineno"> 7396</span>&#160;</div><div class="line"><a name="l07397"></a><span class="lineno"> 7397</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1TargetLoweringBase.html#a2bd94da773b04cd6178044aef33042c0">allowsMemoryAccessForAlignment</a>(*DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ae73894797c63cdacffa04bc100873df3">getContext</a>(), DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aa8fca8c414a664c8d1cd44da876b8b3b">getDataLayout</a>(),</div><div class="line"><a name="l07398"></a><span class="lineno"> 7398</span>&#160;                                      MemVT, *Load-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#a1378b44532d0ec9732f7064254a84286">getMemOperand</a>())) {</div><div class="line"><a name="l07399"></a><span class="lineno"> 7399</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[2];</div><div class="line"><a name="l07400"></a><span class="lineno"> 7400</span>&#160;    std::tie(Ops[0], Ops[1]) = <a class="code" href="classllvm_1_1TargetLowering.html#a77a694c3edbcb15c7e8319a3c37ec485">expandUnalignedLoad</a>(Load, DAG);</div><div class="line"><a name="l07401"></a><span class="lineno"> 7401</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a193d4ea30b27a0c86550ae249eefaeaa">getMergeValues</a>(Ops, DL);</div><div class="line"><a name="l07402"></a><span class="lineno"> 7402</span>&#160;  }</div><div class="line"><a name="l07403"></a><span class="lineno"> 7403</span>&#160;</div><div class="line"><a name="l07404"></a><span class="lineno"> 7404</span>&#160;  <span class="keywordtype">unsigned</span> Alignment = Load-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#addd0237fa28b8188628782a256ded89c">getAlignment</a>();</div><div class="line"><a name="l07405"></a><span class="lineno"> 7405</span>&#160;  <span class="keywordtype">unsigned</span> AS = Load-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#a2e10f29264df67a4564d4230bf8e98c7">getAddressSpace</a>();</div><div class="line"><a name="l07406"></a><span class="lineno"> 7406</span>&#160;  <span class="keywordflow">if</span> (Subtarget-&gt;<a class="code" href="classllvm_1_1GCNSubtarget.html#a58b73e7766fb13e9033b8cc011e5d3ea">hasLDSMisalignedBug</a>() &amp;&amp;</div><div class="line"><a name="l07407"></a><span class="lineno"> 7407</span>&#160;      AS == <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6ab679426e6efe763330f7ce008099092d">AMDGPUAS::FLAT_ADDRESS</a> &amp;&amp;</div><div class="line"><a name="l07408"></a><span class="lineno"> 7408</span>&#160;      Alignment &lt; MemVT.<a class="code" href="structllvm_1_1EVT.html#a1572b31fadbd0d758314b8d35a050410">getStoreSize</a>() &amp;&amp; MemVT.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>() &gt; 32) {</div><div class="line"><a name="l07409"></a><span class="lineno"> 7409</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a0bd751c4c85d494e52e578b6bc10f8bc">SplitVectorLoad</a>(Op, DAG);</div><div class="line"><a name="l07410"></a><span class="lineno"> 7410</span>&#160;  }</div><div class="line"><a name="l07411"></a><span class="lineno"> 7411</span>&#160;</div><div class="line"><a name="l07412"></a><span class="lineno"> 7412</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aaa0193582f1fc99e3e6a3fc5abcb37bf">getMachineFunction</a>();</div><div class="line"><a name="l07413"></a><span class="lineno"> 7413</span>&#160;  <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *MFI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div><div class="line"><a name="l07414"></a><span class="lineno"> 7414</span>&#160;  <span class="comment">// If there is a possibilty that flat instruction access scratch memory</span></div><div class="line"><a name="l07415"></a><span class="lineno"> 7415</span>&#160;  <span class="comment">// then we need to use the same legalization rules we use for private.</span></div><div class="line"><a name="l07416"></a><span class="lineno"> 7416</span>&#160;  <span class="keywordflow">if</span> (AS == <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6ab679426e6efe763330f7ce008099092d">AMDGPUAS::FLAT_ADDRESS</a>)</div><div class="line"><a name="l07417"></a><span class="lineno"> 7417</span>&#160;    AS = MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a318f4e4abc2a6cfc1776734e748d64e8">hasFlatScratchInit</a>() ?</div><div class="line"><a name="l07418"></a><span class="lineno"> 7418</span>&#160;         <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6ad90d5742fc1499c31c72fb2aae66b306">AMDGPUAS::PRIVATE_ADDRESS</a> : <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6ab69babcbdc6445760bcacdeceec24e09">AMDGPUAS::GLOBAL_ADDRESS</a>;</div><div class="line"><a name="l07419"></a><span class="lineno"> 7419</span>&#160;</div><div class="line"><a name="l07420"></a><span class="lineno"> 7420</span>&#160;  <span class="keywordtype">unsigned</span> NumElements = MemVT.<a class="code" href="structllvm_1_1EVT.html#ae245d70802e4ebe1cae2b6122c62a22a">getVectorNumElements</a>();</div><div class="line"><a name="l07421"></a><span class="lineno"> 7421</span>&#160;</div><div class="line"><a name="l07422"></a><span class="lineno"> 7422</span>&#160;  <span class="keywordflow">if</span> (AS == <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6ad304ae27136802df563d339665ffbf9d">AMDGPUAS::CONSTANT_ADDRESS</a> ||</div><div class="line"><a name="l07423"></a><span class="lineno"> 7423</span>&#160;      AS == <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6abd16fac39b8769260b5e448d3bd5a58f">AMDGPUAS::CONSTANT_ADDRESS_32BIT</a>) {</div><div class="line"><a name="l07424"></a><span class="lineno"> 7424</span>&#160;    <span class="keywordflow">if</span> (!Op-&gt;<a class="code" href="classllvm_1_1SDNode.html#a28417243f8d25f74e598d78d7802c366">isDivergent</a>() &amp;&amp; Alignment &gt;= 4 &amp;&amp; NumElements &lt; 32) {</div><div class="line"><a name="l07425"></a><span class="lineno"> 7425</span>&#160;      <span class="keywordflow">if</span> (MemVT.<a class="code" href="structllvm_1_1EVT.html#a59eee3929b9155fd268e3e3f6c0efde9">isPow2VectorType</a>())</div><div class="line"><a name="l07426"></a><span class="lineno"> 7426</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l07427"></a><span class="lineno"> 7427</span>&#160;      <span class="keywordflow">if</span> (NumElements == 3)</div><div class="line"><a name="l07428"></a><span class="lineno"> 7428</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a44044b0e93e8ecacfc6b0ab0984bb9c5">WidenVectorLoad</a>(Op, DAG);</div><div class="line"><a name="l07429"></a><span class="lineno"> 7429</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a0bd751c4c85d494e52e578b6bc10f8bc">SplitVectorLoad</a>(Op, DAG);</div><div class="line"><a name="l07430"></a><span class="lineno"> 7430</span>&#160;    }</div><div class="line"><a name="l07431"></a><span class="lineno"> 7431</span>&#160;    <span class="comment">// Non-uniform loads will be selected to MUBUF instructions, so they</span></div><div class="line"><a name="l07432"></a><span class="lineno"> 7432</span>&#160;    <span class="comment">// have the same legalization requirements as global and private</span></div><div class="line"><a name="l07433"></a><span class="lineno"> 7433</span>&#160;    <span class="comment">// loads.</span></div><div class="line"><a name="l07434"></a><span class="lineno"> 7434</span>&#160;    <span class="comment">//</span></div><div class="line"><a name="l07435"></a><span class="lineno"> 7435</span>&#160;  }</div><div class="line"><a name="l07436"></a><span class="lineno"> 7436</span>&#160;</div><div class="line"><a name="l07437"></a><span class="lineno"> 7437</span>&#160;  <span class="keywordflow">if</span> (AS == <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6ad304ae27136802df563d339665ffbf9d">AMDGPUAS::CONSTANT_ADDRESS</a> ||</div><div class="line"><a name="l07438"></a><span class="lineno"> 7438</span>&#160;      AS == <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6abd16fac39b8769260b5e448d3bd5a58f">AMDGPUAS::CONSTANT_ADDRESS_32BIT</a> ||</div><div class="line"><a name="l07439"></a><span class="lineno"> 7439</span>&#160;      AS == <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6ab69babcbdc6445760bcacdeceec24e09">AMDGPUAS::GLOBAL_ADDRESS</a>) {</div><div class="line"><a name="l07440"></a><span class="lineno"> 7440</span>&#160;    <span class="keywordflow">if</span> (Subtarget-&gt;<a class="code" href="classllvm_1_1GCNSubtarget.html#a87235fdebcb88e0c5646333d222dca22">getScalarizeGlobalBehavior</a>() &amp;&amp; !Op-&gt;<a class="code" href="classllvm_1_1SDNode.html#a28417243f8d25f74e598d78d7802c366">isDivergent</a>() &amp;&amp;</div><div class="line"><a name="l07441"></a><span class="lineno"> 7441</span>&#160;        !Load-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#a64cdf55a9cfb33bd17e61beae253e3aa">isVolatile</a>() &amp;&amp; <a class="code" href="classllvm_1_1SITargetLowering.html#a934e0e0b94737441bea75fc4babf0021">isMemOpHasNoClobberedMemOperand</a>(Load) &amp;&amp;</div><div class="line"><a name="l07442"></a><span class="lineno"> 7442</span>&#160;        Alignment &gt;= 4 &amp;&amp; NumElements &lt; 32) {</div><div class="line"><a name="l07443"></a><span class="lineno"> 7443</span>&#160;      <span class="keywordflow">if</span> (MemVT.<a class="code" href="structllvm_1_1EVT.html#a59eee3929b9155fd268e3e3f6c0efde9">isPow2VectorType</a>())</div><div class="line"><a name="l07444"></a><span class="lineno"> 7444</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l07445"></a><span class="lineno"> 7445</span>&#160;      <span class="keywordflow">if</span> (NumElements == 3)</div><div class="line"><a name="l07446"></a><span class="lineno"> 7446</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a44044b0e93e8ecacfc6b0ab0984bb9c5">WidenVectorLoad</a>(Op, DAG);</div><div class="line"><a name="l07447"></a><span class="lineno"> 7447</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a0bd751c4c85d494e52e578b6bc10f8bc">SplitVectorLoad</a>(Op, DAG);</div><div class="line"><a name="l07448"></a><span class="lineno"> 7448</span>&#160;    }</div><div class="line"><a name="l07449"></a><span class="lineno"> 7449</span>&#160;    <span class="comment">// Non-uniform loads will be selected to MUBUF instructions, so they</span></div><div class="line"><a name="l07450"></a><span class="lineno"> 7450</span>&#160;    <span class="comment">// have the same legalization requirements as global and private</span></div><div class="line"><a name="l07451"></a><span class="lineno"> 7451</span>&#160;    <span class="comment">// loads.</span></div><div class="line"><a name="l07452"></a><span class="lineno"> 7452</span>&#160;    <span class="comment">//</span></div><div class="line"><a name="l07453"></a><span class="lineno"> 7453</span>&#160;  }</div><div class="line"><a name="l07454"></a><span class="lineno"> 7454</span>&#160;  <span class="keywordflow">if</span> (AS == <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6ad304ae27136802df563d339665ffbf9d">AMDGPUAS::CONSTANT_ADDRESS</a> ||</div><div class="line"><a name="l07455"></a><span class="lineno"> 7455</span>&#160;      AS == <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6abd16fac39b8769260b5e448d3bd5a58f">AMDGPUAS::CONSTANT_ADDRESS_32BIT</a> ||</div><div class="line"><a name="l07456"></a><span class="lineno"> 7456</span>&#160;      AS == <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6ab69babcbdc6445760bcacdeceec24e09">AMDGPUAS::GLOBAL_ADDRESS</a> ||</div><div class="line"><a name="l07457"></a><span class="lineno"> 7457</span>&#160;      AS == <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6ab679426e6efe763330f7ce008099092d">AMDGPUAS::FLAT_ADDRESS</a>) {</div><div class="line"><a name="l07458"></a><span class="lineno"> 7458</span>&#160;    <span class="keywordflow">if</span> (NumElements &gt; 4)</div><div class="line"><a name="l07459"></a><span class="lineno"> 7459</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a0bd751c4c85d494e52e578b6bc10f8bc">SplitVectorLoad</a>(Op, DAG);</div><div class="line"><a name="l07460"></a><span class="lineno"> 7460</span>&#160;    <span class="comment">// v3 loads not supported on SI.</span></div><div class="line"><a name="l07461"></a><span class="lineno"> 7461</span>&#160;    <span class="keywordflow">if</span> (NumElements == 3 &amp;&amp; !Subtarget-&gt;<a class="code" href="classllvm_1_1GCNSubtarget.html#a437295c0cecbdbec197e655e34cab714">hasDwordx3LoadStores</a>())</div><div class="line"><a name="l07462"></a><span class="lineno"> 7462</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a44044b0e93e8ecacfc6b0ab0984bb9c5">WidenVectorLoad</a>(Op, DAG);</div><div class="line"><a name="l07463"></a><span class="lineno"> 7463</span>&#160;    <span class="comment">// v3 and v4 loads are supported for private and global memory.</span></div><div class="line"><a name="l07464"></a><span class="lineno"> 7464</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l07465"></a><span class="lineno"> 7465</span>&#160;  }</div><div class="line"><a name="l07466"></a><span class="lineno"> 7466</span>&#160;  <span class="keywordflow">if</span> (AS == <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6ad90d5742fc1499c31c72fb2aae66b306">AMDGPUAS::PRIVATE_ADDRESS</a>) {</div><div class="line"><a name="l07467"></a><span class="lineno"> 7467</span>&#160;    <span class="comment">// Depending on the setting of the private_element_size field in the</span></div><div class="line"><a name="l07468"></a><span class="lineno"> 7468</span>&#160;    <span class="comment">// resource descriptor, we can only make private accesses up to a certain</span></div><div class="line"><a name="l07469"></a><span class="lineno"> 7469</span>&#160;    <span class="comment">// size.</span></div><div class="line"><a name="l07470"></a><span class="lineno"> 7470</span>&#160;    <span class="keywordflow">switch</span> (Subtarget-&gt;<a class="code" href="classllvm_1_1GCNSubtarget.html#a2255c0088e9b8bd3aa1223c0f3f9564e">getMaxPrivateElementSize</a>()) {</div><div class="line"><a name="l07471"></a><span class="lineno"> 7471</span>&#160;    <span class="keywordflow">case</span> 4: {</div><div class="line"><a name="l07472"></a><span class="lineno"> 7472</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[2];</div><div class="line"><a name="l07473"></a><span class="lineno"> 7473</span>&#160;      std::tie(Ops[0], Ops[1]) = <a class="code" href="classllvm_1_1TargetLowering.html#aa58ff0adf7c1110a878f5a98abd087ba">scalarizeVectorLoad</a>(Load, DAG);</div><div class="line"><a name="l07474"></a><span class="lineno"> 7474</span>&#160;      <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a193d4ea30b27a0c86550ae249eefaeaa">getMergeValues</a>(Ops, DL);</div><div class="line"><a name="l07475"></a><span class="lineno"> 7475</span>&#160;    }</div><div class="line"><a name="l07476"></a><span class="lineno"> 7476</span>&#160;    <span class="keywordflow">case</span> 8:</div><div class="line"><a name="l07477"></a><span class="lineno"> 7477</span>&#160;      <span class="keywordflow">if</span> (NumElements &gt; 2)</div><div class="line"><a name="l07478"></a><span class="lineno"> 7478</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a0bd751c4c85d494e52e578b6bc10f8bc">SplitVectorLoad</a>(Op, DAG);</div><div class="line"><a name="l07479"></a><span class="lineno"> 7479</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l07480"></a><span class="lineno"> 7480</span>&#160;    <span class="keywordflow">case</span> 16:</div><div class="line"><a name="l07481"></a><span class="lineno"> 7481</span>&#160;      <span class="comment">// Same as global/flat</span></div><div class="line"><a name="l07482"></a><span class="lineno"> 7482</span>&#160;      <span class="keywordflow">if</span> (NumElements &gt; 4)</div><div class="line"><a name="l07483"></a><span class="lineno"> 7483</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a0bd751c4c85d494e52e578b6bc10f8bc">SplitVectorLoad</a>(Op, DAG);</div><div class="line"><a name="l07484"></a><span class="lineno"> 7484</span>&#160;      <span class="comment">// v3 loads not supported on SI.</span></div><div class="line"><a name="l07485"></a><span class="lineno"> 7485</span>&#160;      <span class="keywordflow">if</span> (NumElements == 3 &amp;&amp; !Subtarget-&gt;<a class="code" href="classllvm_1_1GCNSubtarget.html#a437295c0cecbdbec197e655e34cab714">hasDwordx3LoadStores</a>())</div><div class="line"><a name="l07486"></a><span class="lineno"> 7486</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a44044b0e93e8ecacfc6b0ab0984bb9c5">WidenVectorLoad</a>(Op, DAG);</div><div class="line"><a name="l07487"></a><span class="lineno"> 7487</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l07488"></a><span class="lineno"> 7488</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l07489"></a><span class="lineno"> 7489</span>&#160;      <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;unsupported private_element_size&quot;</span>);</div><div class="line"><a name="l07490"></a><span class="lineno"> 7490</span>&#160;    }</div><div class="line"><a name="l07491"></a><span class="lineno"> 7491</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (AS == <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6a1c7a99924a4461d3631268187042ae36">AMDGPUAS::LOCAL_ADDRESS</a> || AS == <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6aa4a816bb6e255cf1a96ae731382b53ee">AMDGPUAS::REGION_ADDRESS</a>) {</div><div class="line"><a name="l07492"></a><span class="lineno"> 7492</span>&#160;    <span class="comment">// Use ds_read_b128 if possible.</span></div><div class="line"><a name="l07493"></a><span class="lineno"> 7493</span>&#160;    <span class="keywordflow">if</span> (Subtarget-&gt;<a class="code" href="classllvm_1_1GCNSubtarget.html#a569ef38e3e8f453282539783412c5601">useDS128</a>() &amp;&amp; Load-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#addd0237fa28b8188628782a256ded89c">getAlignment</a>() &gt;= 16 &amp;&amp;</div><div class="line"><a name="l07494"></a><span class="lineno"> 7494</span>&#160;        MemVT.<a class="code" href="structllvm_1_1EVT.html#a1572b31fadbd0d758314b8d35a050410">getStoreSize</a>() == 16)</div><div class="line"><a name="l07495"></a><span class="lineno"> 7495</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l07496"></a><span class="lineno"> 7496</span>&#160;</div><div class="line"><a name="l07497"></a><span class="lineno"> 7497</span>&#160;    <span class="keywordflow">if</span> (NumElements &gt; 2)</div><div class="line"><a name="l07498"></a><span class="lineno"> 7498</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a0bd751c4c85d494e52e578b6bc10f8bc">SplitVectorLoad</a>(Op, DAG);</div><div class="line"><a name="l07499"></a><span class="lineno"> 7499</span>&#160;</div><div class="line"><a name="l07500"></a><span class="lineno"> 7500</span>&#160;    <span class="comment">// SI has a hardware bug in the LDS / GDS boounds checking: if the base</span></div><div class="line"><a name="l07501"></a><span class="lineno"> 7501</span>&#160;    <span class="comment">// address is negative, then the instruction is incorrectly treated as</span></div><div class="line"><a name="l07502"></a><span class="lineno"> 7502</span>&#160;    <span class="comment">// out-of-bounds even if base + offsets is in bounds. Split vectorized</span></div><div class="line"><a name="l07503"></a><span class="lineno"> 7503</span>&#160;    <span class="comment">// loads here to avoid emitting ds_read2_b32. We may re-combine the</span></div><div class="line"><a name="l07504"></a><span class="lineno"> 7504</span>&#160;    <span class="comment">// load later in the SILoadStoreOptimizer.</span></div><div class="line"><a name="l07505"></a><span class="lineno"> 7505</span>&#160;    <span class="keywordflow">if</span> (Subtarget-&gt;<a class="code" href="classllvm_1_1GCNSubtarget.html#ace4de1de19cbe837c578fb3654b6c998">getGeneration</a>() == <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2aafd52d574f92cc47671a38d95bca9988">AMDGPUSubtarget::SOUTHERN_ISLANDS</a> &amp;&amp;</div><div class="line"><a name="l07506"></a><span class="lineno"> 7506</span>&#160;        NumElements == 2 &amp;&amp; MemVT.<a class="code" href="structllvm_1_1EVT.html#a1572b31fadbd0d758314b8d35a050410">getStoreSize</a>() == 8 &amp;&amp;</div><div class="line"><a name="l07507"></a><span class="lineno"> 7507</span>&#160;        Load-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#addd0237fa28b8188628782a256ded89c">getAlignment</a>() &lt; 8) {</div><div class="line"><a name="l07508"></a><span class="lineno"> 7508</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a0bd751c4c85d494e52e578b6bc10f8bc">SplitVectorLoad</a>(Op, DAG);</div><div class="line"><a name="l07509"></a><span class="lineno"> 7509</span>&#160;    }</div><div class="line"><a name="l07510"></a><span class="lineno"> 7510</span>&#160;  }</div><div class="line"><a name="l07511"></a><span class="lineno"> 7511</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l07512"></a><span class="lineno"> 7512</span>&#160;}</div><div class="line"><a name="l07513"></a><span class="lineno"> 7513</span>&#160;</div><div class="line"><a name="l07514"></a><span class="lineno"> 7514</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SITargetLowering::LowerSELECT(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div><div class="line"><a name="l07515"></a><span class="lineno"> 7515</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div><div class="line"><a name="l07516"></a><span class="lineno"> 7516</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(VT.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>() == 64);</div><div class="line"><a name="l07517"></a><span class="lineno"> 7517</span>&#160;</div><div class="line"><a name="l07518"></a><span class="lineno"> 7518</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL(Op);</div><div class="line"><a name="l07519"></a><span class="lineno"> 7519</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Cond = Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div><div class="line"><a name="l07520"></a><span class="lineno"> 7520</span>&#160;</div><div class="line"><a name="l07521"></a><span class="lineno"> 7521</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Zero = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(0, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l07522"></a><span class="lineno"> 7522</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> One = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(1, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l07523"></a><span class="lineno"> 7523</span>&#160;</div><div class="line"><a name="l07524"></a><span class="lineno"> 7524</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LHS = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a>, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a5782b71c5eafe937e8d31d7b62497d99">MVT::v2i32</a>, Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1));</div><div class="line"><a name="l07525"></a><span class="lineno"> 7525</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> RHS = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a>, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a5782b71c5eafe937e8d31d7b62497d99">MVT::v2i32</a>, Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(2));</div><div class="line"><a name="l07526"></a><span class="lineno"> 7526</span>&#160;</div><div class="line"><a name="l07527"></a><span class="lineno"> 7527</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Lo0 = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9329e79f62e9ab9b41cfbcafd314bcbd">ISD::EXTRACT_VECTOR_ELT</a>, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, LHS, Zero);</div><div class="line"><a name="l07528"></a><span class="lineno"> 7528</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Lo1 = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9329e79f62e9ab9b41cfbcafd314bcbd">ISD::EXTRACT_VECTOR_ELT</a>, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, RHS, Zero);</div><div class="line"><a name="l07529"></a><span class="lineno"> 7529</span>&#160;</div><div class="line"><a name="l07530"></a><span class="lineno"> 7530</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69bae687521fe85a8c2b4490bba6464f5be3">Lo</a> = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a1020d2b51aa8633c1fc9332abe12504a">getSelect</a>(DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, Cond, Lo0, Lo1);</div><div class="line"><a name="l07531"></a><span class="lineno"> 7531</span>&#160;</div><div class="line"><a name="l07532"></a><span class="lineno"> 7532</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Hi0 = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9329e79f62e9ab9b41cfbcafd314bcbd">ISD::EXTRACT_VECTOR_ELT</a>, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, LHS, One);</div><div class="line"><a name="l07533"></a><span class="lineno"> 7533</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Hi1 = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9329e79f62e9ab9b41cfbcafd314bcbd">ISD::EXTRACT_VECTOR_ELT</a>, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, RHS, One);</div><div class="line"><a name="l07534"></a><span class="lineno"> 7534</span>&#160;</div><div class="line"><a name="l07535"></a><span class="lineno"> 7535</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba71e1753b225b38eb88e67626f6cfbff0">Hi</a> = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a1020d2b51aa8633c1fc9332abe12504a">getSelect</a>(DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, Cond, Hi0, Hi1);</div><div class="line"><a name="l07536"></a><span class="lineno"> 7536</span>&#160;</div><div class="line"><a name="l07537"></a><span class="lineno"> 7537</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Res = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a5d154312bef0ed1a6bacfcb52b7cf8eb">getBuildVector</a>(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a5782b71c5eafe937e8d31d7b62497d99">MVT::v2i32</a>, DL, {<a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69bae687521fe85a8c2b4490bba6464f5be3">Lo</a>, Hi});</div><div class="line"><a name="l07538"></a><span class="lineno"> 7538</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a>, DL, VT, Res);</div><div class="line"><a name="l07539"></a><span class="lineno"> 7539</span>&#160;}</div><div class="line"><a name="l07540"></a><span class="lineno"> 7540</span>&#160;</div><div class="line"><a name="l07541"></a><span class="lineno"> 7541</span>&#160;<span class="comment">// Catch division cases where we can use shortcuts with rcp and rsq</span></div><div class="line"><a name="l07542"></a><span class="lineno"> 7542</span>&#160;<span class="comment">// instructions.</span></div><div class="line"><a name="l07543"></a><span class="lineno"> 7543</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SITargetLowering::lowerFastUnsafeFDIV(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op,</div><div class="line"><a name="l07544"></a><span class="lineno"> 7544</span>&#160;                                              <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div><div class="line"><a name="l07545"></a><span class="lineno"> 7545</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> SL(Op);</div><div class="line"><a name="l07546"></a><span class="lineno"> 7546</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LHS = Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div><div class="line"><a name="l07547"></a><span class="lineno"> 7547</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> RHS = Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1);</div><div class="line"><a name="l07548"></a><span class="lineno"> 7548</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div><div class="line"><a name="l07549"></a><span class="lineno"> 7549</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1SDNodeFlags.html">SDNodeFlags</a> Flags = Op-&gt;<a class="code" href="classllvm_1_1SDNode.html#ae732bb2af97bb93b56a387a55e9b4b41">getFlags</a>();</div><div class="line"><a name="l07550"></a><span class="lineno"> 7550</span>&#160;  <span class="keywordtype">bool</span> Unsafe = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af2fca022f33991d19959ebf939c54d03">getTarget</a>().<a class="code" href="classllvm_1_1TargetMachine.html#ab1fb67187fc37e569cc5171cbebba873">Options</a>.<a class="code" href="classllvm_1_1TargetOptions.html#a0544e2966374684ff74255e5a4290fa7">UnsafeFPMath</a> || Flags.<a class="code" href="structllvm_1_1SDNodeFlags.html#ad7151494441671cb0f7c96502eb347e0">hasAllowReciprocal</a>();</div><div class="line"><a name="l07551"></a><span class="lineno"> 7551</span>&#160;</div><div class="line"><a name="l07552"></a><span class="lineno"> 7552</span>&#160;  <span class="keywordflow">if</span> (!Unsafe &amp;&amp; VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a> &amp;&amp; <a class="code" href="SIISelLowering_8cpp.html#a5ba3a760b1c9fc971381ce366d8f9e51">hasFP32Denormals</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aaa0193582f1fc99e3e6a3fc5abcb37bf">getMachineFunction</a>()))</div><div class="line"><a name="l07553"></a><span class="lineno"> 7553</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l07554"></a><span class="lineno"> 7554</span>&#160;</div><div class="line"><a name="l07555"></a><span class="lineno"> 7555</span>&#160;  <span class="keywordflow">if</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1ConstantFPSDNode.html">ConstantFPSDNode</a> *CLHS = dyn_cast&lt;ConstantFPSDNode&gt;(LHS)) {</div><div class="line"><a name="l07556"></a><span class="lineno"> 7556</span>&#160;    <span class="keywordflow">if</span> (Unsafe || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>) {</div><div class="line"><a name="l07557"></a><span class="lineno"> 7557</span>&#160;      <span class="keywordflow">if</span> (CLHS-&gt;isExactlyValue(1.0)) {</div><div class="line"><a name="l07558"></a><span class="lineno"> 7558</span>&#160;        <span class="comment">// v_rcp_f32 and v_rsq_f32 do not support denormals, and according to</span></div><div class="line"><a name="l07559"></a><span class="lineno"> 7559</span>&#160;        <span class="comment">// the CI documentation has a worst case error of 1 ulp.</span></div><div class="line"><a name="l07560"></a><span class="lineno"> 7560</span>&#160;        <span class="comment">// OpenCL requires &lt;= 2.5 ulp for 1.0 / x, so it should always be OK to</span></div><div class="line"><a name="l07561"></a><span class="lineno"> 7561</span>&#160;        <span class="comment">// use it as long as we aren&#39;t trying to use denormals.</span></div><div class="line"><a name="l07562"></a><span class="lineno"> 7562</span>&#160;        <span class="comment">//</span></div><div class="line"><a name="l07563"></a><span class="lineno"> 7563</span>&#160;        <span class="comment">// v_rcp_f16 and v_rsq_f16 DO support denormals.</span></div><div class="line"><a name="l07564"></a><span class="lineno"> 7564</span>&#160;</div><div class="line"><a name="l07565"></a><span class="lineno"> 7565</span>&#160;        <span class="comment">// 1.0 / sqrt(x) -&gt; rsq(x)</span></div><div class="line"><a name="l07566"></a><span class="lineno"> 7566</span>&#160;</div><div class="line"><a name="l07567"></a><span class="lineno"> 7567</span>&#160;        <span class="comment">// XXX - Is UnsafeFPMath sufficient to do this for f64? The maximum ULP</span></div><div class="line"><a name="l07568"></a><span class="lineno"> 7568</span>&#160;        <span class="comment">// error seems really high at 2^29 ULP.</span></div><div class="line"><a name="l07569"></a><span class="lineno"> 7569</span>&#160;        <span class="keywordflow">if</span> (RHS.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ae1118ddac1ce0af8e9f7cc16c9e94fc0">ISD::FSQRT</a>)</div><div class="line"><a name="l07570"></a><span class="lineno"> 7570</span>&#160;          <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea6bf36266eccc139178a6078daefaf934">AMDGPUISD::RSQ</a>, SL, VT, RHS.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0));</div><div class="line"><a name="l07571"></a><span class="lineno"> 7571</span>&#160;</div><div class="line"><a name="l07572"></a><span class="lineno"> 7572</span>&#160;        <span class="comment">// 1.0 / x -&gt; rcp(x)</span></div><div class="line"><a name="l07573"></a><span class="lineno"> 7573</span>&#160;        <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea480770519d97b188b42a1a0aa660a3db">AMDGPUISD::RCP</a>, SL, VT, RHS);</div><div class="line"><a name="l07574"></a><span class="lineno"> 7574</span>&#160;      }</div><div class="line"><a name="l07575"></a><span class="lineno"> 7575</span>&#160;</div><div class="line"><a name="l07576"></a><span class="lineno"> 7576</span>&#160;      <span class="comment">// Same as for 1.0, but expand the sign out of the constant.</span></div><div class="line"><a name="l07577"></a><span class="lineno"> 7577</span>&#160;      <span class="keywordflow">if</span> (CLHS-&gt;isExactlyValue(-1.0)) {</div><div class="line"><a name="l07578"></a><span class="lineno"> 7578</span>&#160;        <span class="comment">// -1.0 / x -&gt; rcp (fneg x)</span></div><div class="line"><a name="l07579"></a><span class="lineno"> 7579</span>&#160;        <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> FNegRHS = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a6d26c45c040d8f85d577a5f645261d1a">ISD::FNEG</a>, SL, VT, RHS);</div><div class="line"><a name="l07580"></a><span class="lineno"> 7580</span>&#160;        <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea480770519d97b188b42a1a0aa660a3db">AMDGPUISD::RCP</a>, SL, VT, FNegRHS);</div><div class="line"><a name="l07581"></a><span class="lineno"> 7581</span>&#160;      }</div><div class="line"><a name="l07582"></a><span class="lineno"> 7582</span>&#160;    }</div><div class="line"><a name="l07583"></a><span class="lineno"> 7583</span>&#160;  }</div><div class="line"><a name="l07584"></a><span class="lineno"> 7584</span>&#160;</div><div class="line"><a name="l07585"></a><span class="lineno"> 7585</span>&#160;  <span class="keywordflow">if</span> (Unsafe) {</div><div class="line"><a name="l07586"></a><span class="lineno"> 7586</span>&#160;    <span class="comment">// Turn into multiply by the reciprocal.</span></div><div class="line"><a name="l07587"></a><span class="lineno"> 7587</span>&#160;    <span class="comment">// x / y -&gt; x * (1.0 / y)</span></div><div class="line"><a name="l07588"></a><span class="lineno"> 7588</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Recip = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea480770519d97b188b42a1a0aa660a3db">AMDGPUISD::RCP</a>, SL, VT, RHS);</div><div class="line"><a name="l07589"></a><span class="lineno"> 7589</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9ab5860c97a00c4627a08cab7b0c8178">ISD::FMUL</a>, SL, VT, LHS, Recip, Flags);</div><div class="line"><a name="l07590"></a><span class="lineno"> 7590</span>&#160;  }</div><div class="line"><a name="l07591"></a><span class="lineno"> 7591</span>&#160;</div><div class="line"><a name="l07592"></a><span class="lineno"> 7592</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l07593"></a><span class="lineno"> 7593</span>&#160;}</div><div class="line"><a name="l07594"></a><span class="lineno"> 7594</span>&#160;</div><div class="line"><a name="l07595"></a><span class="lineno"><a class="line" href="SIISelLowering_8cpp.html#a18f2b08c8ae282ce6c87286c2fd1c637"> 7595</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="SIISelLowering_8cpp.html#a18f2b08c8ae282ce6c87286c2fd1c637">getFPBinOp</a>(<a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <span class="keywordtype">unsigned</span> Opcode, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;SL,</div><div class="line"><a name="l07596"></a><span class="lineno"> 7596</span>&#160;                          <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> A, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> GlueChain) {</div><div class="line"><a name="l07597"></a><span class="lineno"> 7597</span>&#160;  <span class="keywordflow">if</span> (GlueChain-&gt;<a class="code" href="classllvm_1_1SDNode.html#a7f06dbaee5fa2b239de548d0a775b25b">getNumValues</a>() &lt;= 1) {</div><div class="line"><a name="l07598"></a><span class="lineno"> 7598</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(Opcode, SL, VT, A, B);</div><div class="line"><a name="l07599"></a><span class="lineno"> 7599</span>&#160;  }</div><div class="line"><a name="l07600"></a><span class="lineno"> 7600</span>&#160;</div><div class="line"><a name="l07601"></a><span class="lineno"> 7601</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(GlueChain-&gt;<a class="code" href="classllvm_1_1SDNode.html#a7f06dbaee5fa2b239de548d0a775b25b">getNumValues</a>() == 3);</div><div class="line"><a name="l07602"></a><span class="lineno"> 7602</span>&#160;</div><div class="line"><a name="l07603"></a><span class="lineno"> 7603</span>&#160;  <a class="code" href="structllvm_1_1SDVTList.html">SDVTList</a> VTList = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a196c23d6cb4d768d037970f1f35bbf66">getVTList</a>(VT, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a59a1908cf136662bcfdc11ed49515ca9">MVT::Glue</a>);</div><div class="line"><a name="l07604"></a><span class="lineno"> 7604</span>&#160;  <span class="keywordflow">switch</span> (Opcode) {</div><div class="line"><a name="l07605"></a><span class="lineno"> 7605</span>&#160;  <span class="keywordflow">default</span>: <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;no chain equivalent for opcode&quot;</span>);</div><div class="line"><a name="l07606"></a><span class="lineno"> 7606</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9ab5860c97a00c4627a08cab7b0c8178">ISD::FMUL</a>:</div><div class="line"><a name="l07607"></a><span class="lineno"> 7607</span>&#160;    Opcode = <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaa9b6b15abc704da34341aa029217d8a5">AMDGPUISD::FMUL_W_CHAIN</a>;</div><div class="line"><a name="l07608"></a><span class="lineno"> 7608</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l07609"></a><span class="lineno"> 7609</span>&#160;  }</div><div class="line"><a name="l07610"></a><span class="lineno"> 7610</span>&#160;</div><div class="line"><a name="l07611"></a><span class="lineno"> 7611</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(Opcode, SL, VTList, GlueChain.<a class="code" href="classllvm_1_1SDValue.html#a64932427432abeb61241e98bea167580">getValue</a>(1), A, <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>,</div><div class="line"><a name="l07612"></a><span class="lineno"> 7612</span>&#160;                     GlueChain.<a class="code" href="classllvm_1_1SDValue.html#a64932427432abeb61241e98bea167580">getValue</a>(2));</div><div class="line"><a name="l07613"></a><span class="lineno"> 7613</span>&#160;}</div><div class="line"><a name="l07614"></a><span class="lineno"> 7614</span>&#160;</div><div class="line"><a name="l07615"></a><span class="lineno"><a class="line" href="SIISelLowering_8cpp.html#ac68bbb6a84d603cf1086873f890289ed"> 7615</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="SIISelLowering_8cpp.html#ac68bbb6a84d603cf1086873f890289ed">getFPTernOp</a>(<a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <span class="keywordtype">unsigned</span> Opcode, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;SL,</div><div class="line"><a name="l07616"></a><span class="lineno"> 7616</span>&#160;                           <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> A, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>,</div><div class="line"><a name="l07617"></a><span class="lineno"> 7617</span>&#160;                           <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> GlueChain) {</div><div class="line"><a name="l07618"></a><span class="lineno"> 7618</span>&#160;  <span class="keywordflow">if</span> (GlueChain-&gt;<a class="code" href="classllvm_1_1SDNode.html#a7f06dbaee5fa2b239de548d0a775b25b">getNumValues</a>() &lt;= 1) {</div><div class="line"><a name="l07619"></a><span class="lineno"> 7619</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(Opcode, SL, VT, A, B, C);</div><div class="line"><a name="l07620"></a><span class="lineno"> 7620</span>&#160;  }</div><div class="line"><a name="l07621"></a><span class="lineno"> 7621</span>&#160;</div><div class="line"><a name="l07622"></a><span class="lineno"> 7622</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(GlueChain-&gt;<a class="code" href="classllvm_1_1SDNode.html#a7f06dbaee5fa2b239de548d0a775b25b">getNumValues</a>() == 3);</div><div class="line"><a name="l07623"></a><span class="lineno"> 7623</span>&#160;</div><div class="line"><a name="l07624"></a><span class="lineno"> 7624</span>&#160;  <a class="code" href="structllvm_1_1SDVTList.html">SDVTList</a> VTList = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a196c23d6cb4d768d037970f1f35bbf66">getVTList</a>(VT, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a59a1908cf136662bcfdc11ed49515ca9">MVT::Glue</a>);</div><div class="line"><a name="l07625"></a><span class="lineno"> 7625</span>&#160;  <span class="keywordflow">switch</span> (Opcode) {</div><div class="line"><a name="l07626"></a><span class="lineno"> 7626</span>&#160;  <span class="keywordflow">default</span>: <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;no chain equivalent for opcode&quot;</span>);</div><div class="line"><a name="l07627"></a><span class="lineno"> 7627</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a293ca68b3b2ce80eef991de822822254">ISD::FMA</a>:</div><div class="line"><a name="l07628"></a><span class="lineno"> 7628</span>&#160;    Opcode = <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea6ea93bd531619261a61f34eb59c5e7d2">AMDGPUISD::FMA_W_CHAIN</a>;</div><div class="line"><a name="l07629"></a><span class="lineno"> 7629</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l07630"></a><span class="lineno"> 7630</span>&#160;  }</div><div class="line"><a name="l07631"></a><span class="lineno"> 7631</span>&#160;</div><div class="line"><a name="l07632"></a><span class="lineno"> 7632</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(Opcode, SL, VTList, GlueChain.<a class="code" href="classllvm_1_1SDValue.html#a64932427432abeb61241e98bea167580">getValue</a>(1), A, <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>,</div><div class="line"><a name="l07633"></a><span class="lineno"> 7633</span>&#160;                     GlueChain.<a class="code" href="classllvm_1_1SDValue.html#a64932427432abeb61241e98bea167580">getValue</a>(2));</div><div class="line"><a name="l07634"></a><span class="lineno"> 7634</span>&#160;}</div><div class="line"><a name="l07635"></a><span class="lineno"> 7635</span>&#160;</div><div class="line"><a name="l07636"></a><span class="lineno"> 7636</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SITargetLowering::LowerFDIV16(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div><div class="line"><a name="l07637"></a><span class="lineno"> 7637</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> FastLowered = lowerFastUnsafeFDIV(Op, DAG))</div><div class="line"><a name="l07638"></a><span class="lineno"> 7638</span>&#160;    <span class="keywordflow">return</span> FastLowered;</div><div class="line"><a name="l07639"></a><span class="lineno"> 7639</span>&#160;</div><div class="line"><a name="l07640"></a><span class="lineno"> 7640</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> SL(Op);</div><div class="line"><a name="l07641"></a><span class="lineno"> 7641</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Src0 = Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div><div class="line"><a name="l07642"></a><span class="lineno"> 7642</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Src1 = Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1);</div><div class="line"><a name="l07643"></a><span class="lineno"> 7643</span>&#160;</div><div class="line"><a name="l07644"></a><span class="lineno"> 7644</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> CvtSrc0 = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aadfdefcb133a7f0262a05934aba8ce5d">ISD::FP_EXTEND</a>, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, Src0);</div><div class="line"><a name="l07645"></a><span class="lineno"> 7645</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> CvtSrc1 = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aadfdefcb133a7f0262a05934aba8ce5d">ISD::FP_EXTEND</a>, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, Src1);</div><div class="line"><a name="l07646"></a><span class="lineno"> 7646</span>&#160;</div><div class="line"><a name="l07647"></a><span class="lineno"> 7647</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> RcpSrc1 = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea480770519d97b188b42a1a0aa660a3db">AMDGPUISD::RCP</a>, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, CvtSrc1);</div><div class="line"><a name="l07648"></a><span class="lineno"> 7648</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Quot = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9ab5860c97a00c4627a08cab7b0c8178">ISD::FMUL</a>, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, CvtSrc0, RcpSrc1);</div><div class="line"><a name="l07649"></a><span class="lineno"> 7649</span>&#160;</div><div class="line"><a name="l07650"></a><span class="lineno"> 7650</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> FPRoundFlag = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(0, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l07651"></a><span class="lineno"> 7651</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> BestQuot = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110adaf9a3cb5c2ef5eb713bd6bf4ae23aeb">ISD::FP_ROUND</a>, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>, Quot, FPRoundFlag);</div><div class="line"><a name="l07652"></a><span class="lineno"> 7652</span>&#160;</div><div class="line"><a name="l07653"></a><span class="lineno"> 7653</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea5b23f9813222573c51bc3a8a616494a0">AMDGPUISD::DIV_FIXUP</a>, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>, BestQuot, Src1, Src0);</div><div class="line"><a name="l07654"></a><span class="lineno"> 7654</span>&#160;}</div><div class="line"><a name="l07655"></a><span class="lineno"> 7655</span>&#160;</div><div class="line"><a name="l07656"></a><span class="lineno"> 7656</span>&#160;<span class="comment">// Faster 2.5 ULP division that does not support denormals.</span></div><div class="line"><a name="l07657"></a><span class="lineno"> 7657</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SITargetLowering::lowerFDIV_FAST(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div><div class="line"><a name="l07658"></a><span class="lineno"> 7658</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> SL(Op);</div><div class="line"><a name="l07659"></a><span class="lineno"> 7659</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LHS = Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1);</div><div class="line"><a name="l07660"></a><span class="lineno"> 7660</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> RHS = Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(2);</div><div class="line"><a name="l07661"></a><span class="lineno"> 7661</span>&#160;</div><div class="line"><a name="l07662"></a><span class="lineno"> 7662</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="SHA1_8cpp.html#abdad3565c5705ead34a0d0ff9eed5628">r1</a> = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a2b4d07600495a563319d6a3dda8dc44d">ISD::FABS</a>, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, RHS);</div><div class="line"><a name="l07663"></a><span class="lineno"> 7663</span>&#160;</div><div class="line"><a name="l07664"></a><span class="lineno"> 7664</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1APFloat.html">APFloat</a> K0Val(<a class="code" href="namespacellvm.html#ad11884f9e8917b16fa3800198bbe8a45">BitsToFloat</a>(0x6f800000));</div><div class="line"><a name="l07665"></a><span class="lineno"> 7665</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> K0 = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a354aae224911d4dab66e34bfa10cf5d6">getConstantFP</a>(K0Val, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a>);</div><div class="line"><a name="l07666"></a><span class="lineno"> 7666</span>&#160;</div><div class="line"><a name="l07667"></a><span class="lineno"> 7667</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1APFloat.html">APFloat</a> K1Val(<a class="code" href="namespacellvm.html#ad11884f9e8917b16fa3800198bbe8a45">BitsToFloat</a>(0x2f800000));</div><div class="line"><a name="l07668"></a><span class="lineno"> 7668</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> K1 = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a354aae224911d4dab66e34bfa10cf5d6">getConstantFP</a>(K1Val, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a>);</div><div class="line"><a name="l07669"></a><span class="lineno"> 7669</span>&#160;</div><div class="line"><a name="l07670"></a><span class="lineno"> 7670</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> One = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a354aae224911d4dab66e34bfa10cf5d6">getConstantFP</a>(1.0, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a>);</div><div class="line"><a name="l07671"></a><span class="lineno"> 7671</span>&#160;</div><div class="line"><a name="l07672"></a><span class="lineno"> 7672</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> SetCCVT =</div><div class="line"><a name="l07673"></a><span class="lineno"> 7673</span>&#160;    <a class="code" href="classllvm_1_1SITargetLowering.html#a1f4f77bf289589785c34e8eebc274dd6">getSetCCResultType</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aa8fca8c414a664c8d1cd44da876b8b3b">getDataLayout</a>(), *DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ae73894797c63cdacffa04bc100873df3">getContext</a>(), <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a>);</div><div class="line"><a name="l07674"></a><span class="lineno"> 7674</span>&#160;</div><div class="line"><a name="l07675"></a><span class="lineno"> 7675</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="SHA1_8cpp.html#a723eaa5ada5620f3ec382e24ab5f0da5">r2</a> = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a2c237b0f007548cb6bc021d00ffee87f">getSetCC</a>(SL, SetCCVT, r1, K0, <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a31d1e24e08b255d6aa290d67d16ce2c9">ISD::SETOGT</a>);</div><div class="line"><a name="l07676"></a><span class="lineno"> 7676</span>&#160;</div><div class="line"><a name="l07677"></a><span class="lineno"> 7677</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="SHA1_8cpp.html#a1bc4af4fa5a3bfa986fc52423858998d">r3</a> = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a78d0f198115bfe3331ab7cfcf7a40a97">ISD::SELECT</a>, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, r2, K1, One);</div><div class="line"><a name="l07678"></a><span class="lineno"> 7678</span>&#160;</div><div class="line"><a name="l07679"></a><span class="lineno"> 7679</span>&#160;  <span class="comment">// TODO: Should this propagate fast-math-flags?</span></div><div class="line"><a name="l07680"></a><span class="lineno"> 7680</span>&#160;  r1 = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9ab5860c97a00c4627a08cab7b0c8178">ISD::FMUL</a>, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, RHS, r3);</div><div class="line"><a name="l07681"></a><span class="lineno"> 7681</span>&#160;</div><div class="line"><a name="l07682"></a><span class="lineno"> 7682</span>&#160;  <span class="comment">// rcp does not support denormals.</span></div><div class="line"><a name="l07683"></a><span class="lineno"> 7683</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="SHA1_8cpp.html#a07b357cf2644cfec0582161805f34182">r0</a> = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea480770519d97b188b42a1a0aa660a3db">AMDGPUISD::RCP</a>, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, r1);</div><div class="line"><a name="l07684"></a><span class="lineno"> 7684</span>&#160;</div><div class="line"><a name="l07685"></a><span class="lineno"> 7685</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Mul = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9ab5860c97a00c4627a08cab7b0c8178">ISD::FMUL</a>, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, LHS, r0);</div><div class="line"><a name="l07686"></a><span class="lineno"> 7686</span>&#160;</div><div class="line"><a name="l07687"></a><span class="lineno"> 7687</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9ab5860c97a00c4627a08cab7b0c8178">ISD::FMUL</a>, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, r3, Mul);</div><div class="line"><a name="l07688"></a><span class="lineno"> 7688</span>&#160;}</div><div class="line"><a name="l07689"></a><span class="lineno"> 7689</span>&#160;</div><div class="line"><a name="l07690"></a><span class="lineno"> 7690</span>&#160;<span class="comment">// Returns immediate value for setting the F32 denorm mode when using the</span></div><div class="line"><a name="l07691"></a><span class="lineno"> 7691</span>&#160;<span class="comment">// S_DENORM_MODE instruction.</span></div><div class="line"><a name="l07692"></a><span class="lineno"><a class="line" href="SIISelLowering_8cpp.html#a8b8b61e035eb4f720d00f882918d6f1a"> 7692</a></span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="SIISelLowering_8cpp.html#a8b8b61e035eb4f720d00f882918d6f1a">getSPDenormModeValue</a>(<span class="keywordtype">int</span> SPDenormMode, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div><div class="line"><a name="l07693"></a><span class="lineno"> 7693</span>&#160;                                          <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;SL, <span class="keyword">const</span> <a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> *<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>) {</div><div class="line"><a name="l07694"></a><span class="lineno"> 7694</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(ST-&gt;<a class="code" href="classllvm_1_1GCNSubtarget.html#a2c8b088118866709d3b6f35349b59b12">hasDenormModeInst</a>() &amp;&amp; <span class="stringliteral">&quot;Requires S_DENORM_MODE&quot;</span>);</div><div class="line"><a name="l07695"></a><span class="lineno"> 7695</span>&#160;  <span class="keywordtype">int</span> DPDenormModeDefault = <a class="code" href="SIISelLowering_8cpp.html#acd5ba7fad66707633af597c71605ea08">hasFP64FP16Denormals</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aaa0193582f1fc99e3e6a3fc5abcb37bf">getMachineFunction</a>())</div><div class="line"><a name="l07696"></a><span class="lineno"> 7696</span>&#160;                                ? <a class="code" href="SIDefines_8h.html#a794476833214d5191d905cb35da453a8">FP_DENORM_FLUSH_NONE</a></div><div class="line"><a name="l07697"></a><span class="lineno"> 7697</span>&#160;                                : <a class="code" href="SIDefines_8h.html#a97400ab52a53a0ee0adbaff0ae0f63e5">FP_DENORM_FLUSH_IN_FLUSH_OUT</a>;</div><div class="line"><a name="l07698"></a><span class="lineno"> 7698</span>&#160;</div><div class="line"><a name="l07699"></a><span class="lineno"> 7699</span>&#160;  <span class="keywordtype">int</span> <a class="code" href="SIWholeQuadMode_8cpp.html#a0c198437833c48138f49e3589bd08773">Mode</a> = SPDenormMode | (DPDenormModeDefault &lt;&lt; 2);</div><div class="line"><a name="l07700"></a><span class="lineno"> 7700</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(Mode, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l07701"></a><span class="lineno"> 7701</span>&#160;}</div><div class="line"><a name="l07702"></a><span class="lineno"> 7702</span>&#160;</div><div class="line"><a name="l07703"></a><span class="lineno"> 7703</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SITargetLowering::LowerFDIV32(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div><div class="line"><a name="l07704"></a><span class="lineno"> 7704</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> FastLowered = lowerFastUnsafeFDIV(Op, DAG))</div><div class="line"><a name="l07705"></a><span class="lineno"> 7705</span>&#160;    <span class="keywordflow">return</span> FastLowered;</div><div class="line"><a name="l07706"></a><span class="lineno"> 7706</span>&#160;</div><div class="line"><a name="l07707"></a><span class="lineno"> 7707</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> SL(Op);</div><div class="line"><a name="l07708"></a><span class="lineno"> 7708</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LHS = Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div><div class="line"><a name="l07709"></a><span class="lineno"> 7709</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> RHS = Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1);</div><div class="line"><a name="l07710"></a><span class="lineno"> 7710</span>&#160;</div><div class="line"><a name="l07711"></a><span class="lineno"> 7711</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> One = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a354aae224911d4dab66e34bfa10cf5d6">getConstantFP</a>(1.0, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a>);</div><div class="line"><a name="l07712"></a><span class="lineno"> 7712</span>&#160;</div><div class="line"><a name="l07713"></a><span class="lineno"> 7713</span>&#160;  <a class="code" href="structllvm_1_1SDVTList.html">SDVTList</a> ScaleVT = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a196c23d6cb4d768d037970f1f35bbf66">getVTList</a>(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a85440bbdbba12de574c02e515444d3f4">MVT::i1</a>);</div><div class="line"><a name="l07714"></a><span class="lineno"> 7714</span>&#160;</div><div class="line"><a name="l07715"></a><span class="lineno"> 7715</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> DenominatorScaled = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea0819f8cbdd0851cea7a14606204c92fa">AMDGPUISD::DIV_SCALE</a>, SL, ScaleVT,</div><div class="line"><a name="l07716"></a><span class="lineno"> 7716</span>&#160;                                          RHS, RHS, LHS);</div><div class="line"><a name="l07717"></a><span class="lineno"> 7717</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> NumeratorScaled = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea0819f8cbdd0851cea7a14606204c92fa">AMDGPUISD::DIV_SCALE</a>, SL, ScaleVT,</div><div class="line"><a name="l07718"></a><span class="lineno"> 7718</span>&#160;                                        LHS, RHS, LHS);</div><div class="line"><a name="l07719"></a><span class="lineno"> 7719</span>&#160;</div><div class="line"><a name="l07720"></a><span class="lineno"> 7720</span>&#160;  <span class="comment">// Denominator is scaled to not be denormal, so using rcp is ok.</span></div><div class="line"><a name="l07721"></a><span class="lineno"> 7721</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> ApproxRcp = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea480770519d97b188b42a1a0aa660a3db">AMDGPUISD::RCP</a>, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a>,</div><div class="line"><a name="l07722"></a><span class="lineno"> 7722</span>&#160;                                  DenominatorScaled);</div><div class="line"><a name="l07723"></a><span class="lineno"> 7723</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> NegDivScale0 = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a6d26c45c040d8f85d577a5f645261d1a">ISD::FNEG</a>, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a>,</div><div class="line"><a name="l07724"></a><span class="lineno"> 7724</span>&#160;                                     DenominatorScaled);</div><div class="line"><a name="l07725"></a><span class="lineno"> 7725</span>&#160;</div><div class="line"><a name="l07726"></a><span class="lineno"> 7726</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> Denorm32Reg = <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8aebfc48ed48afe18e84417d0de513b6bb">AMDGPU::Hwreg::ID_MODE</a> |</div><div class="line"><a name="l07727"></a><span class="lineno"> 7727</span>&#160;                               (4 &lt;&lt; <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21aac0a8352cc7cdb2686e5536f915725f1">AMDGPU::Hwreg::OFFSET_SHIFT_</a>) |</div><div class="line"><a name="l07728"></a><span class="lineno"> 7728</span>&#160;                               (1 &lt;&lt; <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a2dd789820f1036a942eb3ee6a4b8a71da607eee7dd279e8007ab5c43c71f1a2bb">AMDGPU::Hwreg::WIDTH_M1_SHIFT_</a>);</div><div class="line"><a name="l07729"></a><span class="lineno"> 7729</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> BitField = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(Denorm32Reg, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">MVT::i16</a>);</div><div class="line"><a name="l07730"></a><span class="lineno"> 7730</span>&#160;</div><div class="line"><a name="l07731"></a><span class="lineno"> 7731</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">bool</span> HasFP32Denormals = <a class="code" href="SIISelLowering_8cpp.html#a5ba3a760b1c9fc971381ce366d8f9e51">hasFP32Denormals</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aaa0193582f1fc99e3e6a3fc5abcb37bf">getMachineFunction</a>());</div><div class="line"><a name="l07732"></a><span class="lineno"> 7732</span>&#160;</div><div class="line"><a name="l07733"></a><span class="lineno"> 7733</span>&#160;  <span class="keywordflow">if</span> (!HasFP32Denormals) {</div><div class="line"><a name="l07734"></a><span class="lineno"> 7734</span>&#160;    <a class="code" href="structllvm_1_1SDVTList.html">SDVTList</a> BindParamVTs = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a196c23d6cb4d768d037970f1f35bbf66">getVTList</a>(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a59a1908cf136662bcfdc11ed49515ca9">MVT::Glue</a>);</div><div class="line"><a name="l07735"></a><span class="lineno"> 7735</span>&#160;</div><div class="line"><a name="l07736"></a><span class="lineno"> 7736</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> EnableDenorm;</div><div class="line"><a name="l07737"></a><span class="lineno"> 7737</span>&#160;    <span class="keywordflow">if</span> (Subtarget-&gt;<a class="code" href="classllvm_1_1GCNSubtarget.html#a2c8b088118866709d3b6f35349b59b12">hasDenormModeInst</a>()) {</div><div class="line"><a name="l07738"></a><span class="lineno"> 7738</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> EnableDenormValue =</div><div class="line"><a name="l07739"></a><span class="lineno"> 7739</span>&#160;          <a class="code" href="SIISelLowering_8cpp.html#a8b8b61e035eb4f720d00f882918d6f1a">getSPDenormModeValue</a>(<a class="code" href="SIDefines_8h.html#a794476833214d5191d905cb35da453a8">FP_DENORM_FLUSH_NONE</a>, DAG, SL, Subtarget);</div><div class="line"><a name="l07740"></a><span class="lineno"> 7740</span>&#160;</div><div class="line"><a name="l07741"></a><span class="lineno"> 7741</span>&#160;      EnableDenorm = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eab0d1573559f78092c7c0bf946ef9b10c">AMDGPUISD::DENORM_MODE</a>, SL, BindParamVTs,</div><div class="line"><a name="l07742"></a><span class="lineno"> 7742</span>&#160;                                 DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af0f68c9c0e4a38aebd5773f80dd5b716">getEntryNode</a>(), EnableDenormValue);</div><div class="line"><a name="l07743"></a><span class="lineno"> 7743</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l07744"></a><span class="lineno"> 7744</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> EnableDenormValue = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(<a class="code" href="SIDefines_8h.html#a794476833214d5191d905cb35da453a8">FP_DENORM_FLUSH_NONE</a>,</div><div class="line"><a name="l07745"></a><span class="lineno"> 7745</span>&#160;                                                        SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l07746"></a><span class="lineno"> 7746</span>&#160;      EnableDenorm = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea02bcd5a1661d4e07caf00ba568a77b31">AMDGPUISD::SETREG</a>, SL, BindParamVTs,</div><div class="line"><a name="l07747"></a><span class="lineno"> 7747</span>&#160;                                 DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af0f68c9c0e4a38aebd5773f80dd5b716">getEntryNode</a>(), EnableDenormValue,</div><div class="line"><a name="l07748"></a><span class="lineno"> 7748</span>&#160;                                 BitField);</div><div class="line"><a name="l07749"></a><span class="lineno"> 7749</span>&#160;    }</div><div class="line"><a name="l07750"></a><span class="lineno"> 7750</span>&#160;</div><div class="line"><a name="l07751"></a><span class="lineno"> 7751</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[3] = {</div><div class="line"><a name="l07752"></a><span class="lineno"> 7752</span>&#160;      NegDivScale0,</div><div class="line"><a name="l07753"></a><span class="lineno"> 7753</span>&#160;      EnableDenorm.<a class="code" href="classllvm_1_1SDValue.html#a64932427432abeb61241e98bea167580">getValue</a>(0),</div><div class="line"><a name="l07754"></a><span class="lineno"> 7754</span>&#160;      EnableDenorm.<a class="code" href="classllvm_1_1SDValue.html#a64932427432abeb61241e98bea167580">getValue</a>(1)</div><div class="line"><a name="l07755"></a><span class="lineno"> 7755</span>&#160;    };</div><div class="line"><a name="l07756"></a><span class="lineno"> 7756</span>&#160;</div><div class="line"><a name="l07757"></a><span class="lineno"> 7757</span>&#160;    NegDivScale0 = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a193d4ea30b27a0c86550ae249eefaeaa">getMergeValues</a>(Ops, SL);</div><div class="line"><a name="l07758"></a><span class="lineno"> 7758</span>&#160;  }</div><div class="line"><a name="l07759"></a><span class="lineno"> 7759</span>&#160;</div><div class="line"><a name="l07760"></a><span class="lineno"> 7760</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Fma0 = <a class="code" href="SIISelLowering_8cpp.html#ac68bbb6a84d603cf1086873f890289ed">getFPTernOp</a>(DAG, <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a293ca68b3b2ce80eef991de822822254">ISD::FMA</a>, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, NegDivScale0,</div><div class="line"><a name="l07761"></a><span class="lineno"> 7761</span>&#160;                             ApproxRcp, One, NegDivScale0);</div><div class="line"><a name="l07762"></a><span class="lineno"> 7762</span>&#160;</div><div class="line"><a name="l07763"></a><span class="lineno"> 7763</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Fma1 = <a class="code" href="SIISelLowering_8cpp.html#ac68bbb6a84d603cf1086873f890289ed">getFPTernOp</a>(DAG, <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a293ca68b3b2ce80eef991de822822254">ISD::FMA</a>, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, Fma0, ApproxRcp,</div><div class="line"><a name="l07764"></a><span class="lineno"> 7764</span>&#160;                             ApproxRcp, Fma0);</div><div class="line"><a name="l07765"></a><span class="lineno"> 7765</span>&#160;</div><div class="line"><a name="l07766"></a><span class="lineno"> 7766</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Mul = <a class="code" href="SIISelLowering_8cpp.html#a18f2b08c8ae282ce6c87286c2fd1c637">getFPBinOp</a>(DAG, <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9ab5860c97a00c4627a08cab7b0c8178">ISD::FMUL</a>, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, NumeratorScaled,</div><div class="line"><a name="l07767"></a><span class="lineno"> 7767</span>&#160;                           Fma1, Fma1);</div><div class="line"><a name="l07768"></a><span class="lineno"> 7768</span>&#160;</div><div class="line"><a name="l07769"></a><span class="lineno"> 7769</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Fma2 = <a class="code" href="SIISelLowering_8cpp.html#ac68bbb6a84d603cf1086873f890289ed">getFPTernOp</a>(DAG, <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a293ca68b3b2ce80eef991de822822254">ISD::FMA</a>, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, NegDivScale0, Mul,</div><div class="line"><a name="l07770"></a><span class="lineno"> 7770</span>&#160;                             NumeratorScaled, Mul);</div><div class="line"><a name="l07771"></a><span class="lineno"> 7771</span>&#160;</div><div class="line"><a name="l07772"></a><span class="lineno"> 7772</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Fma3 = <a class="code" href="SIISelLowering_8cpp.html#ac68bbb6a84d603cf1086873f890289ed">getFPTernOp</a>(DAG, <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a293ca68b3b2ce80eef991de822822254">ISD::FMA</a>, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, Fma2, Fma1, Mul, Fma2);</div><div class="line"><a name="l07773"></a><span class="lineno"> 7773</span>&#160;</div><div class="line"><a name="l07774"></a><span class="lineno"> 7774</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Fma4 = <a class="code" href="SIISelLowering_8cpp.html#ac68bbb6a84d603cf1086873f890289ed">getFPTernOp</a>(DAG, <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a293ca68b3b2ce80eef991de822822254">ISD::FMA</a>, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, NegDivScale0, Fma3,</div><div class="line"><a name="l07775"></a><span class="lineno"> 7775</span>&#160;                             NumeratorScaled, Fma3);</div><div class="line"><a name="l07776"></a><span class="lineno"> 7776</span>&#160;</div><div class="line"><a name="l07777"></a><span class="lineno"> 7777</span>&#160;  <span class="keywordflow">if</span> (!HasFP32Denormals) {</div><div class="line"><a name="l07778"></a><span class="lineno"> 7778</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> DisableDenorm;</div><div class="line"><a name="l07779"></a><span class="lineno"> 7779</span>&#160;    <span class="keywordflow">if</span> (Subtarget-&gt;<a class="code" href="classllvm_1_1GCNSubtarget.html#a2c8b088118866709d3b6f35349b59b12">hasDenormModeInst</a>()) {</div><div class="line"><a name="l07780"></a><span class="lineno"> 7780</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> DisableDenormValue =</div><div class="line"><a name="l07781"></a><span class="lineno"> 7781</span>&#160;          <a class="code" href="SIISelLowering_8cpp.html#a8b8b61e035eb4f720d00f882918d6f1a">getSPDenormModeValue</a>(<a class="code" href="SIDefines_8h.html#a97400ab52a53a0ee0adbaff0ae0f63e5">FP_DENORM_FLUSH_IN_FLUSH_OUT</a>, DAG, SL, Subtarget);</div><div class="line"><a name="l07782"></a><span class="lineno"> 7782</span>&#160;</div><div class="line"><a name="l07783"></a><span class="lineno"> 7783</span>&#160;      DisableDenorm = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eab0d1573559f78092c7c0bf946ef9b10c">AMDGPUISD::DENORM_MODE</a>, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>,</div><div class="line"><a name="l07784"></a><span class="lineno"> 7784</span>&#160;                                  Fma4.<a class="code" href="classllvm_1_1SDValue.html#a64932427432abeb61241e98bea167580">getValue</a>(1), DisableDenormValue,</div><div class="line"><a name="l07785"></a><span class="lineno"> 7785</span>&#160;                                  Fma4.<a class="code" href="classllvm_1_1SDValue.html#a64932427432abeb61241e98bea167580">getValue</a>(2));</div><div class="line"><a name="l07786"></a><span class="lineno"> 7786</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l07787"></a><span class="lineno"> 7787</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> DisableDenormValue =</div><div class="line"><a name="l07788"></a><span class="lineno"> 7788</span>&#160;          DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(<a class="code" href="SIDefines_8h.html#a97400ab52a53a0ee0adbaff0ae0f63e5">FP_DENORM_FLUSH_IN_FLUSH_OUT</a>, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l07789"></a><span class="lineno"> 7789</span>&#160;</div><div class="line"><a name="l07790"></a><span class="lineno"> 7790</span>&#160;      DisableDenorm = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea02bcd5a1661d4e07caf00ba568a77b31">AMDGPUISD::SETREG</a>, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>,</div><div class="line"><a name="l07791"></a><span class="lineno"> 7791</span>&#160;                                  Fma4.<a class="code" href="classllvm_1_1SDValue.html#a64932427432abeb61241e98bea167580">getValue</a>(1), DisableDenormValue,</div><div class="line"><a name="l07792"></a><span class="lineno"> 7792</span>&#160;                                  BitField, Fma4.<a class="code" href="classllvm_1_1SDValue.html#a64932427432abeb61241e98bea167580">getValue</a>(2));</div><div class="line"><a name="l07793"></a><span class="lineno"> 7793</span>&#160;    }</div><div class="line"><a name="l07794"></a><span class="lineno"> 7794</span>&#160;</div><div class="line"><a name="l07795"></a><span class="lineno"> 7795</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> OutputChain = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad469508535ce2082a1ab1f0e429187b8">ISD::TokenFactor</a>, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>,</div><div class="line"><a name="l07796"></a><span class="lineno"> 7796</span>&#160;                                      DisableDenorm, DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#acdd1bd39894c2341271948c7e559fe8e">getRoot</a>());</div><div class="line"><a name="l07797"></a><span class="lineno"> 7797</span>&#160;    DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a3d2e079387a6e69ce2c8bb27bf7c2f32">setRoot</a>(OutputChain);</div><div class="line"><a name="l07798"></a><span class="lineno"> 7798</span>&#160;  }</div><div class="line"><a name="l07799"></a><span class="lineno"> 7799</span>&#160;</div><div class="line"><a name="l07800"></a><span class="lineno"> 7800</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Scale = NumeratorScaled.<a class="code" href="classllvm_1_1SDValue.html#a64932427432abeb61241e98bea167580">getValue</a>(1);</div><div class="line"><a name="l07801"></a><span class="lineno"> 7801</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Fmas = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea41ea4b5f98221f62807712205a8d37f7">AMDGPUISD::DIV_FMAS</a>, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a>,</div><div class="line"><a name="l07802"></a><span class="lineno"> 7802</span>&#160;                             Fma4, Fma1, Fma3, Scale);</div><div class="line"><a name="l07803"></a><span class="lineno"> 7803</span>&#160;</div><div class="line"><a name="l07804"></a><span class="lineno"> 7804</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea5b23f9813222573c51bc3a8a616494a0">AMDGPUISD::DIV_FIXUP</a>, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, Fmas, RHS, LHS);</div><div class="line"><a name="l07805"></a><span class="lineno"> 7805</span>&#160;}</div><div class="line"><a name="l07806"></a><span class="lineno"> 7806</span>&#160;</div><div class="line"><a name="l07807"></a><span class="lineno"> 7807</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SITargetLowering::LowerFDIV64(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div><div class="line"><a name="l07808"></a><span class="lineno"> 7808</span>&#160;  <span class="keywordflow">if</span> (DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af2fca022f33991d19959ebf939c54d03">getTarget</a>().<a class="code" href="classllvm_1_1TargetMachine.html#ab1fb67187fc37e569cc5171cbebba873">Options</a>.<a class="code" href="classllvm_1_1TargetOptions.html#a0544e2966374684ff74255e5a4290fa7">UnsafeFPMath</a>)</div><div class="line"><a name="l07809"></a><span class="lineno"> 7809</span>&#160;    <span class="keywordflow">return</span> lowerFastUnsafeFDIV(Op, DAG);</div><div class="line"><a name="l07810"></a><span class="lineno"> 7810</span>&#160;</div><div class="line"><a name="l07811"></a><span class="lineno"> 7811</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> SL(Op);</div><div class="line"><a name="l07812"></a><span class="lineno"> 7812</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="ErlangGCPrinter_8cpp.html#a74b474c0616ab55c1d9487f11fd31d26">X</a> = Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div><div class="line"><a name="l07813"></a><span class="lineno"> 7813</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="OcamlGCPrinter_8cpp.html#afcf2f797ed287a723263583c9b1c1bce">Y</a> = Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1);</div><div class="line"><a name="l07814"></a><span class="lineno"> 7814</span>&#160;</div><div class="line"><a name="l07815"></a><span class="lineno"> 7815</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> One = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a354aae224911d4dab66e34bfa10cf5d6">getConstantFP</a>(1.0, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ac661c912350e3095c85ba75b8dbc17b1">MVT::f64</a>);</div><div class="line"><a name="l07816"></a><span class="lineno"> 7816</span>&#160;</div><div class="line"><a name="l07817"></a><span class="lineno"> 7817</span>&#160;  <a class="code" href="structllvm_1_1SDVTList.html">SDVTList</a> ScaleVT = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a196c23d6cb4d768d037970f1f35bbf66">getVTList</a>(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ac661c912350e3095c85ba75b8dbc17b1">MVT::f64</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a85440bbdbba12de574c02e515444d3f4">MVT::i1</a>);</div><div class="line"><a name="l07818"></a><span class="lineno"> 7818</span>&#160;</div><div class="line"><a name="l07819"></a><span class="lineno"> 7819</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> DivScale0 = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea0819f8cbdd0851cea7a14606204c92fa">AMDGPUISD::DIV_SCALE</a>, SL, ScaleVT, Y, Y, X);</div><div class="line"><a name="l07820"></a><span class="lineno"> 7820</span>&#160;</div><div class="line"><a name="l07821"></a><span class="lineno"> 7821</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> NegDivScale0 = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a6d26c45c040d8f85d577a5f645261d1a">ISD::FNEG</a>, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ac661c912350e3095c85ba75b8dbc17b1">MVT::f64</a>, DivScale0);</div><div class="line"><a name="l07822"></a><span class="lineno"> 7822</span>&#160;</div><div class="line"><a name="l07823"></a><span class="lineno"> 7823</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Rcp = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea480770519d97b188b42a1a0aa660a3db">AMDGPUISD::RCP</a>, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ac661c912350e3095c85ba75b8dbc17b1">MVT::f64</a>, DivScale0);</div><div class="line"><a name="l07824"></a><span class="lineno"> 7824</span>&#160;</div><div class="line"><a name="l07825"></a><span class="lineno"> 7825</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Fma0 = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a293ca68b3b2ce80eef991de822822254">ISD::FMA</a>, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ac661c912350e3095c85ba75b8dbc17b1">MVT::f64</a>, NegDivScale0, Rcp, One);</div><div class="line"><a name="l07826"></a><span class="lineno"> 7826</span>&#160;</div><div class="line"><a name="l07827"></a><span class="lineno"> 7827</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Fma1 = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a293ca68b3b2ce80eef991de822822254">ISD::FMA</a>, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ac661c912350e3095c85ba75b8dbc17b1">MVT::f64</a>, Rcp, Fma0, Rcp);</div><div class="line"><a name="l07828"></a><span class="lineno"> 7828</span>&#160;</div><div class="line"><a name="l07829"></a><span class="lineno"> 7829</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Fma2 = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a293ca68b3b2ce80eef991de822822254">ISD::FMA</a>, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ac661c912350e3095c85ba75b8dbc17b1">MVT::f64</a>, NegDivScale0, Fma1, One);</div><div class="line"><a name="l07830"></a><span class="lineno"> 7830</span>&#160;</div><div class="line"><a name="l07831"></a><span class="lineno"> 7831</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> DivScale1 = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea0819f8cbdd0851cea7a14606204c92fa">AMDGPUISD::DIV_SCALE</a>, SL, ScaleVT, X, Y, X);</div><div class="line"><a name="l07832"></a><span class="lineno"> 7832</span>&#160;</div><div class="line"><a name="l07833"></a><span class="lineno"> 7833</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Fma3 = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a293ca68b3b2ce80eef991de822822254">ISD::FMA</a>, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ac661c912350e3095c85ba75b8dbc17b1">MVT::f64</a>, Fma1, Fma2, Fma1);</div><div class="line"><a name="l07834"></a><span class="lineno"> 7834</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Mul = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9ab5860c97a00c4627a08cab7b0c8178">ISD::FMUL</a>, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ac661c912350e3095c85ba75b8dbc17b1">MVT::f64</a>, DivScale1, Fma3);</div><div class="line"><a name="l07835"></a><span class="lineno"> 7835</span>&#160;</div><div class="line"><a name="l07836"></a><span class="lineno"> 7836</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Fma4 = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a293ca68b3b2ce80eef991de822822254">ISD::FMA</a>, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ac661c912350e3095c85ba75b8dbc17b1">MVT::f64</a>,</div><div class="line"><a name="l07837"></a><span class="lineno"> 7837</span>&#160;                             NegDivScale0, Mul, DivScale1);</div><div class="line"><a name="l07838"></a><span class="lineno"> 7838</span>&#160;</div><div class="line"><a name="l07839"></a><span class="lineno"> 7839</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Scale;</div><div class="line"><a name="l07840"></a><span class="lineno"> 7840</span>&#160;</div><div class="line"><a name="l07841"></a><span class="lineno"> 7841</span>&#160;  <span class="keywordflow">if</span> (!Subtarget-&gt;<a class="code" href="classllvm_1_1GCNSubtarget.html#a0fa696e47a30e77762a75d6eb8fe1e34">hasUsableDivScaleConditionOutput</a>()) {</div><div class="line"><a name="l07842"></a><span class="lineno"> 7842</span>&#160;    <span class="comment">// Workaround a hardware bug on SI where the condition output from div_scale</span></div><div class="line"><a name="l07843"></a><span class="lineno"> 7843</span>&#160;    <span class="comment">// is not usable.</span></div><div class="line"><a name="l07844"></a><span class="lineno"> 7844</span>&#160;</div><div class="line"><a name="l07845"></a><span class="lineno"> 7845</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba71e1753b225b38eb88e67626f6cfbff0">Hi</a> = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(1, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l07846"></a><span class="lineno"> 7846</span>&#160;</div><div class="line"><a name="l07847"></a><span class="lineno"> 7847</span>&#160;    <span class="comment">// Figure out if the scale to use for div_fmas.</span></div><div class="line"><a name="l07848"></a><span class="lineno"> 7848</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> NumBC = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a>, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a5782b71c5eafe937e8d31d7b62497d99">MVT::v2i32</a>, X);</div><div class="line"><a name="l07849"></a><span class="lineno"> 7849</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> DenBC = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a>, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a5782b71c5eafe937e8d31d7b62497d99">MVT::v2i32</a>, Y);</div><div class="line"><a name="l07850"></a><span class="lineno"> 7850</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Scale0BC = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a>, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a5782b71c5eafe937e8d31d7b62497d99">MVT::v2i32</a>, DivScale0);</div><div class="line"><a name="l07851"></a><span class="lineno"> 7851</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Scale1BC = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a>, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a5782b71c5eafe937e8d31d7b62497d99">MVT::v2i32</a>, DivScale1);</div><div class="line"><a name="l07852"></a><span class="lineno"> 7852</span>&#160;</div><div class="line"><a name="l07853"></a><span class="lineno"> 7853</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> NumHi = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9329e79f62e9ab9b41cfbcafd314bcbd">ISD::EXTRACT_VECTOR_ELT</a>, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, NumBC, Hi);</div><div class="line"><a name="l07854"></a><span class="lineno"> 7854</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> DenHi = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9329e79f62e9ab9b41cfbcafd314bcbd">ISD::EXTRACT_VECTOR_ELT</a>, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, DenBC, Hi);</div><div class="line"><a name="l07855"></a><span class="lineno"> 7855</span>&#160;</div><div class="line"><a name="l07856"></a><span class="lineno"> 7856</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Scale0Hi</div><div class="line"><a name="l07857"></a><span class="lineno"> 7857</span>&#160;      = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9329e79f62e9ab9b41cfbcafd314bcbd">ISD::EXTRACT_VECTOR_ELT</a>, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, Scale0BC, Hi);</div><div class="line"><a name="l07858"></a><span class="lineno"> 7858</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Scale1Hi</div><div class="line"><a name="l07859"></a><span class="lineno"> 7859</span>&#160;      = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9329e79f62e9ab9b41cfbcafd314bcbd">ISD::EXTRACT_VECTOR_ELT</a>, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, Scale1BC, Hi);</div><div class="line"><a name="l07860"></a><span class="lineno"> 7860</span>&#160;</div><div class="line"><a name="l07861"></a><span class="lineno"> 7861</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> CmpDen = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a2c237b0f007548cb6bc021d00ffee87f">getSetCC</a>(SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a85440bbdbba12de574c02e515444d3f4">MVT::i1</a>, DenHi, Scale0Hi, <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07ae2e6a5e32087b9f65bd51585a6a5afb4">ISD::SETEQ</a>);</div><div class="line"><a name="l07862"></a><span class="lineno"> 7862</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> CmpNum = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a2c237b0f007548cb6bc021d00ffee87f">getSetCC</a>(SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a85440bbdbba12de574c02e515444d3f4">MVT::i1</a>, NumHi, Scale1Hi, <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07ae2e6a5e32087b9f65bd51585a6a5afb4">ISD::SETEQ</a>);</div><div class="line"><a name="l07863"></a><span class="lineno"> 7863</span>&#160;    Scale = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a92febb83e6ba116eb7aae8e7e3f70cc1">ISD::XOR</a>, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a85440bbdbba12de574c02e515444d3f4">MVT::i1</a>, CmpNum, CmpDen);</div><div class="line"><a name="l07864"></a><span class="lineno"> 7864</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l07865"></a><span class="lineno"> 7865</span>&#160;    Scale = DivScale1.<a class="code" href="classllvm_1_1SDValue.html#a64932427432abeb61241e98bea167580">getValue</a>(1);</div><div class="line"><a name="l07866"></a><span class="lineno"> 7866</span>&#160;  }</div><div class="line"><a name="l07867"></a><span class="lineno"> 7867</span>&#160;</div><div class="line"><a name="l07868"></a><span class="lineno"> 7868</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Fmas = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea41ea4b5f98221f62807712205a8d37f7">AMDGPUISD::DIV_FMAS</a>, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ac661c912350e3095c85ba75b8dbc17b1">MVT::f64</a>,</div><div class="line"><a name="l07869"></a><span class="lineno"> 7869</span>&#160;                             Fma4, Fma3, Mul, Scale);</div><div class="line"><a name="l07870"></a><span class="lineno"> 7870</span>&#160;</div><div class="line"><a name="l07871"></a><span class="lineno"> 7871</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea5b23f9813222573c51bc3a8a616494a0">AMDGPUISD::DIV_FIXUP</a>, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ac661c912350e3095c85ba75b8dbc17b1">MVT::f64</a>, Fmas, Y, X);</div><div class="line"><a name="l07872"></a><span class="lineno"> 7872</span>&#160;}</div><div class="line"><a name="l07873"></a><span class="lineno"> 7873</span>&#160;</div><div class="line"><a name="l07874"></a><span class="lineno"> 7874</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SITargetLowering::LowerFDIV(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div><div class="line"><a name="l07875"></a><span class="lineno"> 7875</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div><div class="line"><a name="l07876"></a><span class="lineno"> 7876</span>&#160;</div><div class="line"><a name="l07877"></a><span class="lineno"> 7877</span>&#160;  <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a>)</div><div class="line"><a name="l07878"></a><span class="lineno"> 7878</span>&#160;    <span class="keywordflow">return</span> LowerFDIV32(Op, DAG);</div><div class="line"><a name="l07879"></a><span class="lineno"> 7879</span>&#160;</div><div class="line"><a name="l07880"></a><span class="lineno"> 7880</span>&#160;  <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ac661c912350e3095c85ba75b8dbc17b1">MVT::f64</a>)</div><div class="line"><a name="l07881"></a><span class="lineno"> 7881</span>&#160;    <span class="keywordflow">return</span> LowerFDIV64(Op, DAG);</div><div class="line"><a name="l07882"></a><span class="lineno"> 7882</span>&#160;</div><div class="line"><a name="l07883"></a><span class="lineno"> 7883</span>&#160;  <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>)</div><div class="line"><a name="l07884"></a><span class="lineno"> 7884</span>&#160;    <span class="keywordflow">return</span> LowerFDIV16(Op, DAG);</div><div class="line"><a name="l07885"></a><span class="lineno"> 7885</span>&#160;</div><div class="line"><a name="l07886"></a><span class="lineno"> 7886</span>&#160;  <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unexpected type for fdiv&quot;</span>);</div><div class="line"><a name="l07887"></a><span class="lineno"> 7887</span>&#160;}</div><div class="line"><a name="l07888"></a><span class="lineno"> 7888</span>&#160;</div><div class="line"><a name="l07889"></a><span class="lineno"> 7889</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SITargetLowering::LowerSTORE(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div><div class="line"><a name="l07890"></a><span class="lineno"> 7890</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL(Op);</div><div class="line"><a name="l07891"></a><span class="lineno"> 7891</span>&#160;  <a class="code" href="classllvm_1_1StoreSDNode.html">StoreSDNode</a> *<a class="code" href="namespacellvm_1_1SPII.html#abc7720a71ecbcab71e6d57d909041c24a36b3dd3b84fde3f8494a9b18af131856">Store</a> = cast&lt;StoreSDNode&gt;(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>);</div><div class="line"><a name="l07892"></a><span class="lineno"> 7892</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = Store-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#aee0e58997cd08983518f051e79b855d9">getMemoryVT</a>();</div><div class="line"><a name="l07893"></a><span class="lineno"> 7893</span>&#160;</div><div class="line"><a name="l07894"></a><span class="lineno"> 7894</span>&#160;  <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a85440bbdbba12de574c02e515444d3f4">MVT::i1</a>) {</div><div class="line"><a name="l07895"></a><span class="lineno"> 7895</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a8190f186a70b552dd92f12fa5ec1e068">getTruncStore</a>(Store-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#a1001931b4896740f5f37ce4c8b35b171">getChain</a>(), DL,</div><div class="line"><a name="l07896"></a><span class="lineno"> 7896</span>&#160;       DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a9c2450d7d33fb2ecb9b645f1ca6a9a64">getSExtOrTrunc</a>(Store-&gt;<a class="code" href="classllvm_1_1StoreSDNode.html#a8e57ceb1cd8c9d04422570c5faa16b37">getValue</a>(), DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>),</div><div class="line"><a name="l07897"></a><span class="lineno"> 7897</span>&#160;       Store-&gt;<a class="code" href="classllvm_1_1StoreSDNode.html#a7d0abb66efe92085166100f6f1d41d94">getBasePtr</a>(), <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a85440bbdbba12de574c02e515444d3f4">MVT::i1</a>, Store-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#a1378b44532d0ec9732f7064254a84286">getMemOperand</a>());</div><div class="line"><a name="l07898"></a><span class="lineno"> 7898</span>&#160;  }</div><div class="line"><a name="l07899"></a><span class="lineno"> 7899</span>&#160;</div><div class="line"><a name="l07900"></a><span class="lineno"> 7900</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(VT.isVector() &amp;&amp;</div><div class="line"><a name="l07901"></a><span class="lineno"> 7901</span>&#160;         Store-&gt;<a class="code" href="classllvm_1_1StoreSDNode.html#a8e57ceb1cd8c9d04422570c5faa16b37">getValue</a>().<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>().<a class="code" href="structllvm_1_1EVT.html#aa85c75e8eb097f02caeb5b9119eebfef">getScalarType</a>() == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l07902"></a><span class="lineno"> 7902</span>&#160;</div><div class="line"><a name="l07903"></a><span class="lineno"> 7903</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1TargetLoweringBase.html#a2bd94da773b04cd6178044aef33042c0">allowsMemoryAccessForAlignment</a>(*DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ae73894797c63cdacffa04bc100873df3">getContext</a>(), DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aa8fca8c414a664c8d1cd44da876b8b3b">getDataLayout</a>(),</div><div class="line"><a name="l07904"></a><span class="lineno"> 7904</span>&#160;                                      VT, *Store-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#a1378b44532d0ec9732f7064254a84286">getMemOperand</a>())) {</div><div class="line"><a name="l07905"></a><span class="lineno"> 7905</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetLowering.html#a5194f2db1b9c25d2dd3f0302d428430e">expandUnalignedStore</a>(Store, DAG);</div><div class="line"><a name="l07906"></a><span class="lineno"> 7906</span>&#160;  }</div><div class="line"><a name="l07907"></a><span class="lineno"> 7907</span>&#160;</div><div class="line"><a name="l07908"></a><span class="lineno"> 7908</span>&#160;  <span class="keywordtype">unsigned</span> AS = Store-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#a2e10f29264df67a4564d4230bf8e98c7">getAddressSpace</a>();</div><div class="line"><a name="l07909"></a><span class="lineno"> 7909</span>&#160;  <span class="keywordflow">if</span> (Subtarget-&gt;<a class="code" href="classllvm_1_1GCNSubtarget.html#a58b73e7766fb13e9033b8cc011e5d3ea">hasLDSMisalignedBug</a>() &amp;&amp;</div><div class="line"><a name="l07910"></a><span class="lineno"> 7910</span>&#160;      AS == <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6ab679426e6efe763330f7ce008099092d">AMDGPUAS::FLAT_ADDRESS</a> &amp;&amp;</div><div class="line"><a name="l07911"></a><span class="lineno"> 7911</span>&#160;      Store-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#addd0237fa28b8188628782a256ded89c">getAlignment</a>() &lt; VT.getStoreSize() &amp;&amp; VT.getSizeInBits() &gt; 32) {</div><div class="line"><a name="l07912"></a><span class="lineno"> 7912</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#aad3b6954334c350e17f08d707e1f102f">SplitVectorStore</a>(Op, DAG);</div><div class="line"><a name="l07913"></a><span class="lineno"> 7913</span>&#160;  }</div><div class="line"><a name="l07914"></a><span class="lineno"> 7914</span>&#160;</div><div class="line"><a name="l07915"></a><span class="lineno"> 7915</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aaa0193582f1fc99e3e6a3fc5abcb37bf">getMachineFunction</a>();</div><div class="line"><a name="l07916"></a><span class="lineno"> 7916</span>&#160;  <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *MFI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div><div class="line"><a name="l07917"></a><span class="lineno"> 7917</span>&#160;  <span class="comment">// If there is a possibilty that flat instruction access scratch memory</span></div><div class="line"><a name="l07918"></a><span class="lineno"> 7918</span>&#160;  <span class="comment">// then we need to use the same legalization rules we use for private.</span></div><div class="line"><a name="l07919"></a><span class="lineno"> 7919</span>&#160;  <span class="keywordflow">if</span> (AS == <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6ab679426e6efe763330f7ce008099092d">AMDGPUAS::FLAT_ADDRESS</a>)</div><div class="line"><a name="l07920"></a><span class="lineno"> 7920</span>&#160;    AS = MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a318f4e4abc2a6cfc1776734e748d64e8">hasFlatScratchInit</a>() ?</div><div class="line"><a name="l07921"></a><span class="lineno"> 7921</span>&#160;         <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6ad90d5742fc1499c31c72fb2aae66b306">AMDGPUAS::PRIVATE_ADDRESS</a> : <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6ab69babcbdc6445760bcacdeceec24e09">AMDGPUAS::GLOBAL_ADDRESS</a>;</div><div class="line"><a name="l07922"></a><span class="lineno"> 7922</span>&#160;</div><div class="line"><a name="l07923"></a><span class="lineno"> 7923</span>&#160;  <span class="keywordtype">unsigned</span> NumElements = VT.getVectorNumElements();</div><div class="line"><a name="l07924"></a><span class="lineno"> 7924</span>&#160;  <span class="keywordflow">if</span> (AS == <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6ab69babcbdc6445760bcacdeceec24e09">AMDGPUAS::GLOBAL_ADDRESS</a> ||</div><div class="line"><a name="l07925"></a><span class="lineno"> 7925</span>&#160;      AS == <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6ab679426e6efe763330f7ce008099092d">AMDGPUAS::FLAT_ADDRESS</a>) {</div><div class="line"><a name="l07926"></a><span class="lineno"> 7926</span>&#160;    <span class="keywordflow">if</span> (NumElements &gt; 4)</div><div class="line"><a name="l07927"></a><span class="lineno"> 7927</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#aad3b6954334c350e17f08d707e1f102f">SplitVectorStore</a>(Op, DAG);</div><div class="line"><a name="l07928"></a><span class="lineno"> 7928</span>&#160;    <span class="comment">// v3 stores not supported on SI.</span></div><div class="line"><a name="l07929"></a><span class="lineno"> 7929</span>&#160;    <span class="keywordflow">if</span> (NumElements == 3 &amp;&amp; !Subtarget-&gt;<a class="code" href="classllvm_1_1GCNSubtarget.html#a437295c0cecbdbec197e655e34cab714">hasDwordx3LoadStores</a>())</div><div class="line"><a name="l07930"></a><span class="lineno"> 7930</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#aad3b6954334c350e17f08d707e1f102f">SplitVectorStore</a>(Op, DAG);</div><div class="line"><a name="l07931"></a><span class="lineno"> 7931</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l07932"></a><span class="lineno"> 7932</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (AS == <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6ad90d5742fc1499c31c72fb2aae66b306">AMDGPUAS::PRIVATE_ADDRESS</a>) {</div><div class="line"><a name="l07933"></a><span class="lineno"> 7933</span>&#160;    <span class="keywordflow">switch</span> (Subtarget-&gt;<a class="code" href="classllvm_1_1GCNSubtarget.html#a2255c0088e9b8bd3aa1223c0f3f9564e">getMaxPrivateElementSize</a>()) {</div><div class="line"><a name="l07934"></a><span class="lineno"> 7934</span>&#160;    <span class="keywordflow">case</span> 4:</div><div class="line"><a name="l07935"></a><span class="lineno"> 7935</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetLowering.html#a1af840a92041720670b3ddb0abadaa84">scalarizeVectorStore</a>(Store, DAG);</div><div class="line"><a name="l07936"></a><span class="lineno"> 7936</span>&#160;    <span class="keywordflow">case</span> 8:</div><div class="line"><a name="l07937"></a><span class="lineno"> 7937</span>&#160;      <span class="keywordflow">if</span> (NumElements &gt; 2)</div><div class="line"><a name="l07938"></a><span class="lineno"> 7938</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#aad3b6954334c350e17f08d707e1f102f">SplitVectorStore</a>(Op, DAG);</div><div class="line"><a name="l07939"></a><span class="lineno"> 7939</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l07940"></a><span class="lineno"> 7940</span>&#160;    <span class="keywordflow">case</span> 16:</div><div class="line"><a name="l07941"></a><span class="lineno"> 7941</span>&#160;      <span class="keywordflow">if</span> (NumElements &gt; 4 || NumElements == 3)</div><div class="line"><a name="l07942"></a><span class="lineno"> 7942</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#aad3b6954334c350e17f08d707e1f102f">SplitVectorStore</a>(Op, DAG);</div><div class="line"><a name="l07943"></a><span class="lineno"> 7943</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l07944"></a><span class="lineno"> 7944</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l07945"></a><span class="lineno"> 7945</span>&#160;      <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;unsupported private_element_size&quot;</span>);</div><div class="line"><a name="l07946"></a><span class="lineno"> 7946</span>&#160;    }</div><div class="line"><a name="l07947"></a><span class="lineno"> 7947</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (AS == <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6a1c7a99924a4461d3631268187042ae36">AMDGPUAS::LOCAL_ADDRESS</a> || AS == <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6aa4a816bb6e255cf1a96ae731382b53ee">AMDGPUAS::REGION_ADDRESS</a>) {</div><div class="line"><a name="l07948"></a><span class="lineno"> 7948</span>&#160;    <span class="comment">// Use ds_write_b128 if possible.</span></div><div class="line"><a name="l07949"></a><span class="lineno"> 7949</span>&#160;    <span class="keywordflow">if</span> (Subtarget-&gt;<a class="code" href="classllvm_1_1GCNSubtarget.html#a569ef38e3e8f453282539783412c5601">useDS128</a>() &amp;&amp; Store-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#addd0237fa28b8188628782a256ded89c">getAlignment</a>() &gt;= 16 &amp;&amp;</div><div class="line"><a name="l07950"></a><span class="lineno"> 7950</span>&#160;        VT.getStoreSize() == 16 &amp;&amp; NumElements != 3)</div><div class="line"><a name="l07951"></a><span class="lineno"> 7951</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l07952"></a><span class="lineno"> 7952</span>&#160;</div><div class="line"><a name="l07953"></a><span class="lineno"> 7953</span>&#160;    <span class="keywordflow">if</span> (NumElements &gt; 2)</div><div class="line"><a name="l07954"></a><span class="lineno"> 7954</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#aad3b6954334c350e17f08d707e1f102f">SplitVectorStore</a>(Op, DAG);</div><div class="line"><a name="l07955"></a><span class="lineno"> 7955</span>&#160;</div><div class="line"><a name="l07956"></a><span class="lineno"> 7956</span>&#160;    <span class="comment">// SI has a hardware bug in the LDS / GDS boounds checking: if the base</span></div><div class="line"><a name="l07957"></a><span class="lineno"> 7957</span>&#160;    <span class="comment">// address is negative, then the instruction is incorrectly treated as</span></div><div class="line"><a name="l07958"></a><span class="lineno"> 7958</span>&#160;    <span class="comment">// out-of-bounds even if base + offsets is in bounds. Split vectorized</span></div><div class="line"><a name="l07959"></a><span class="lineno"> 7959</span>&#160;    <span class="comment">// stores here to avoid emitting ds_write2_b32. We may re-combine the</span></div><div class="line"><a name="l07960"></a><span class="lineno"> 7960</span>&#160;    <span class="comment">// store later in the SILoadStoreOptimizer.</span></div><div class="line"><a name="l07961"></a><span class="lineno"> 7961</span>&#160;    <span class="keywordflow">if</span> (!Subtarget-&gt;<a class="code" href="classllvm_1_1GCNSubtarget.html#a10f2e810ecf2f7e2bb9150ed2c5b622a">hasUsableDSOffset</a>() &amp;&amp;</div><div class="line"><a name="l07962"></a><span class="lineno"> 7962</span>&#160;        NumElements == 2 &amp;&amp; VT.getStoreSize() == 8 &amp;&amp;</div><div class="line"><a name="l07963"></a><span class="lineno"> 7963</span>&#160;        Store-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#addd0237fa28b8188628782a256ded89c">getAlignment</a>() &lt; 8) {</div><div class="line"><a name="l07964"></a><span class="lineno"> 7964</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#aad3b6954334c350e17f08d707e1f102f">SplitVectorStore</a>(Op, DAG);</div><div class="line"><a name="l07965"></a><span class="lineno"> 7965</span>&#160;    }</div><div class="line"><a name="l07966"></a><span class="lineno"> 7966</span>&#160;</div><div class="line"><a name="l07967"></a><span class="lineno"> 7967</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l07968"></a><span class="lineno"> 7968</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l07969"></a><span class="lineno"> 7969</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;unhandled address space&quot;</span>);</div><div class="line"><a name="l07970"></a><span class="lineno"> 7970</span>&#160;  }</div><div class="line"><a name="l07971"></a><span class="lineno"> 7971</span>&#160;}</div><div class="line"><a name="l07972"></a><span class="lineno"> 7972</span>&#160;</div><div class="line"><a name="l07973"></a><span class="lineno"> 7973</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SITargetLowering::LowerTrig(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div><div class="line"><a name="l07974"></a><span class="lineno"> 7974</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL(Op);</div><div class="line"><a name="l07975"></a><span class="lineno"> 7975</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div><div class="line"><a name="l07976"></a><span class="lineno"> 7976</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Arg = Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div><div class="line"><a name="l07977"></a><span class="lineno"> 7977</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> TrigVal;</div><div class="line"><a name="l07978"></a><span class="lineno"> 7978</span>&#160;</div><div class="line"><a name="l07979"></a><span class="lineno"> 7979</span>&#160;  <span class="comment">// TODO: Should this propagate fast-math-flags?</span></div><div class="line"><a name="l07980"></a><span class="lineno"> 7980</span>&#160;</div><div class="line"><a name="l07981"></a><span class="lineno"> 7981</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> OneOver2Pi = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a354aae224911d4dab66e34bfa10cf5d6">getConstantFP</a>(0.5 / M_PI, DL, VT);</div><div class="line"><a name="l07982"></a><span class="lineno"> 7982</span>&#160;</div><div class="line"><a name="l07983"></a><span class="lineno"> 7983</span>&#160;  <span class="keywordflow">if</span> (Subtarget-&gt;<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#aa6975b36563949898665ba4634f54eb8">hasTrigReducedRange</a>()) {</div><div class="line"><a name="l07984"></a><span class="lineno"> 7984</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> MulVal = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9ab5860c97a00c4627a08cab7b0c8178">ISD::FMUL</a>, DL, VT, Arg, OneOver2Pi);</div><div class="line"><a name="l07985"></a><span class="lineno"> 7985</span>&#160;    TrigVal = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea79067f8d6a2c24f4d33fc9da493a2037">AMDGPUISD::FRACT</a>, DL, VT, MulVal);</div><div class="line"><a name="l07986"></a><span class="lineno"> 7986</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l07987"></a><span class="lineno"> 7987</span>&#160;    TrigVal = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9ab5860c97a00c4627a08cab7b0c8178">ISD::FMUL</a>, DL, VT, Arg, OneOver2Pi);</div><div class="line"><a name="l07988"></a><span class="lineno"> 7988</span>&#160;  }</div><div class="line"><a name="l07989"></a><span class="lineno"> 7989</span>&#160;</div><div class="line"><a name="l07990"></a><span class="lineno"> 7990</span>&#160;  <span class="keywordflow">switch</span> (Op.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>()) {</div><div class="line"><a name="l07991"></a><span class="lineno"> 7991</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9133d7cfb6a66404ff7757b699bc3941">ISD::FCOS</a>:</div><div class="line"><a name="l07992"></a><span class="lineno"> 7992</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea4d3421b2a779f5f0c5970c8f5f550c76">AMDGPUISD::COS_HW</a>, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(Op), VT, TrigVal);</div><div class="line"><a name="l07993"></a><span class="lineno"> 7993</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad46ae9fdfe20cd04f7fda7ccbb937543">ISD::FSIN</a>:</div><div class="line"><a name="l07994"></a><span class="lineno"> 7994</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eadc97b8e5166b4d4370009a552c0f1f73">AMDGPUISD::SIN_HW</a>, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(Op), VT, TrigVal);</div><div class="line"><a name="l07995"></a><span class="lineno"> 7995</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l07996"></a><span class="lineno"> 7996</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Wrong trig opcode&quot;</span>);</div><div class="line"><a name="l07997"></a><span class="lineno"> 7997</span>&#160;  }</div><div class="line"><a name="l07998"></a><span class="lineno"> 7998</span>&#160;}</div><div class="line"><a name="l07999"></a><span class="lineno"> 7999</span>&#160;</div><div class="line"><a name="l08000"></a><span class="lineno"> 8000</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SITargetLowering::LowerATOMIC_CMP_SWAP(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div><div class="line"><a name="l08001"></a><span class="lineno"> 8001</span>&#160;  <a class="code" href="classllvm_1_1AtomicSDNode.html">AtomicSDNode</a> *AtomicNode = cast&lt;AtomicSDNode&gt;(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>);</div><div class="line"><a name="l08002"></a><span class="lineno"> 8002</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(AtomicNode-&gt;<a class="code" href="classllvm_1_1AtomicSDNode.html#ae1be01ee8290461b0f344a0c0c3058a4">isCompareAndSwap</a>());</div><div class="line"><a name="l08003"></a><span class="lineno"> 8003</span>&#160;  <span class="keywordtype">unsigned</span> AS = AtomicNode-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#a2e10f29264df67a4564d4230bf8e98c7">getAddressSpace</a>();</div><div class="line"><a name="l08004"></a><span class="lineno"> 8004</span>&#160;</div><div class="line"><a name="l08005"></a><span class="lineno"> 8005</span>&#160;  <span class="comment">// No custom lowering required for local address space</span></div><div class="line"><a name="l08006"></a><span class="lineno"> 8006</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1SITargetLowering.html#acd0df047ee2137d466b1f983a2c2ce34">isFlatGlobalAddrSpace</a>(AS))</div><div class="line"><a name="l08007"></a><span class="lineno"> 8007</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>;</div><div class="line"><a name="l08008"></a><span class="lineno"> 8008</span>&#160;</div><div class="line"><a name="l08009"></a><span class="lineno"> 8009</span>&#160;  <span class="comment">// Non-local address space requires custom lowering for atomic compare</span></div><div class="line"><a name="l08010"></a><span class="lineno"> 8010</span>&#160;  <span class="comment">// and swap; cmp and swap should be in a v2i32 or v2i64 in case of _X2</span></div><div class="line"><a name="l08011"></a><span class="lineno"> 8011</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL(Op);</div><div class="line"><a name="l08012"></a><span class="lineno"> 8012</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> ChainIn = Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div><div class="line"><a name="l08013"></a><span class="lineno"> 8013</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Addr = Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1);</div><div class="line"><a name="l08014"></a><span class="lineno"> 8014</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Old = Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(2);</div><div class="line"><a name="l08015"></a><span class="lineno"> 8015</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> New = Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(3);</div><div class="line"><a name="l08016"></a><span class="lineno"> 8016</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div><div class="line"><a name="l08017"></a><span class="lineno"> 8017</span>&#160;  <a class="code" href="classllvm_1_1MVT.html">MVT</a> SimpleVT = VT.<a class="code" href="structllvm_1_1EVT.html#a6a81c1cc06a00a0096d839032b5984e9">getSimpleVT</a>();</div><div class="line"><a name="l08018"></a><span class="lineno"> 8018</span>&#160;  <a class="code" href="classllvm_1_1MVT.html">MVT</a> <a class="code" href="namespacellvm_1_1NVPTX_1_1PTXLdStInstCode.html#a91119cbee2be000c528a690252aee07c">VecType</a> = <a class="code" href="classllvm_1_1MVT.html#abf8d0055af4879a302268d3f834b2be5">MVT::getVectorVT</a>(SimpleVT, 2);</div><div class="line"><a name="l08019"></a><span class="lineno"> 8019</span>&#160;</div><div class="line"><a name="l08020"></a><span class="lineno"> 8020</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> NewOld = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a5d154312bef0ed1a6bacfcb52b7cf8eb">getBuildVector</a>(VecType, DL, {New, Old});</div><div class="line"><a name="l08021"></a><span class="lineno"> 8021</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = { ChainIn, Addr, NewOld };</div><div class="line"><a name="l08022"></a><span class="lineno"> 8022</span>&#160;</div><div class="line"><a name="l08023"></a><span class="lineno"> 8023</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a9f1f5ff950ffae793a3925dc1afab754">getMemIntrinsicNode</a>(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eab9af213d8b7040b495c9e909a65099e6">AMDGPUISD::ATOMIC_CMP_SWAP</a>, DL, Op-&gt;<a class="code" href="classllvm_1_1SDNode.html#a8353d97eb11578ab1ecb797200ca85c7">getVTList</a>(),</div><div class="line"><a name="l08024"></a><span class="lineno"> 8024</span>&#160;                                 Ops, VT, AtomicNode-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#a1378b44532d0ec9732f7064254a84286">getMemOperand</a>());</div><div class="line"><a name="l08025"></a><span class="lineno"> 8025</span>&#160;}</div><div class="line"><a name="l08026"></a><span class="lineno"> 8026</span>&#160;</div><div class="line"><a name="l08027"></a><span class="lineno"> 8027</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l08028"></a><span class="lineno"> 8028</span>&#160;<span class="comment">// Custom DAG optimizations</span></div><div class="line"><a name="l08029"></a><span class="lineno"> 8029</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l08030"></a><span class="lineno"> 8030</span>&#160;</div><div class="line"><a name="l08031"></a><span class="lineno"> 8031</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SITargetLowering::performUCharToFloatCombine(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>,</div><div class="line"><a name="l08032"></a><span class="lineno"> 8032</span>&#160;                                                     DAGCombinerInfo &amp;DCI)<span class="keyword"> const </span>{</div><div class="line"><a name="l08033"></a><span class="lineno"> 8033</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0);</div><div class="line"><a name="l08034"></a><span class="lineno"> 8034</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> ScalarVT = VT.<a class="code" href="structllvm_1_1EVT.html#aa85c75e8eb097f02caeb5b9119eebfef">getScalarType</a>();</div><div class="line"><a name="l08035"></a><span class="lineno"> 8035</span>&#160;  <span class="keywordflow">if</span> (ScalarVT != <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a>)</div><div class="line"><a name="l08036"></a><span class="lineno"> 8036</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l08037"></a><span class="lineno"> 8037</span>&#160;</div><div class="line"><a name="l08038"></a><span class="lineno"> 8038</span>&#160;  <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG = DCI.DAG;</div><div class="line"><a name="l08039"></a><span class="lineno"> 8039</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL(N);</div><div class="line"><a name="l08040"></a><span class="lineno"> 8040</span>&#160;</div><div class="line"><a name="l08041"></a><span class="lineno"> 8041</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Src = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0);</div><div class="line"><a name="l08042"></a><span class="lineno"> 8042</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> SrcVT = Src.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div><div class="line"><a name="l08043"></a><span class="lineno"> 8043</span>&#160;</div><div class="line"><a name="l08044"></a><span class="lineno"> 8044</span>&#160;  <span class="comment">// TODO: We could try to match extracting the higher bytes, which would be</span></div><div class="line"><a name="l08045"></a><span class="lineno"> 8045</span>&#160;  <span class="comment">// easier if i8 vectors weren&#39;t promoted to i32 vectors, particularly after</span></div><div class="line"><a name="l08046"></a><span class="lineno"> 8046</span>&#160;  <span class="comment">// types are legalized. v4i8 -&gt; v4f32 is probably the only case to worry</span></div><div class="line"><a name="l08047"></a><span class="lineno"> 8047</span>&#160;  <span class="comment">// about in practice.</span></div><div class="line"><a name="l08048"></a><span class="lineno"> 8048</span>&#160;  <span class="keywordflow">if</span> (DCI.isAfterLegalizeDAG() &amp;&amp; SrcVT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>) {</div><div class="line"><a name="l08049"></a><span class="lineno"> 8049</span>&#160;    <span class="keywordflow">if</span> (DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ad5386f4196a9eab5701c451469f2e20e">MaskedValueIsZero</a>(Src, <a class="code" href="classllvm_1_1APInt.html#adcb96bd09d7c75c7669fa5f9d1190899">APInt::getHighBitsSet</a>(32, 24))) {</div><div class="line"><a name="l08050"></a><span class="lineno"> 8050</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Cvt = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eadfc7703ef955db9b67f92a2d9450f29f">AMDGPUISD::CVT_F32_UBYTE0</a>, DL, VT, Src);</div><div class="line"><a name="l08051"></a><span class="lineno"> 8051</span>&#160;      DCI.AddToWorklist(Cvt.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>());</div><div class="line"><a name="l08052"></a><span class="lineno"> 8052</span>&#160;      <span class="keywordflow">return</span> Cvt;</div><div class="line"><a name="l08053"></a><span class="lineno"> 8053</span>&#160;    }</div><div class="line"><a name="l08054"></a><span class="lineno"> 8054</span>&#160;  }</div><div class="line"><a name="l08055"></a><span class="lineno"> 8055</span>&#160;</div><div class="line"><a name="l08056"></a><span class="lineno"> 8056</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l08057"></a><span class="lineno"> 8057</span>&#160;}</div><div class="line"><a name="l08058"></a><span class="lineno"> 8058</span>&#160;</div><div class="line"><a name="l08059"></a><span class="lineno"> 8059</span>&#160;<span class="comment">// (shl (add x, c1), c2) -&gt; add (shl x, c2), (shl c1, c2)</span></div><div class="line"><a name="l08060"></a><span class="lineno"> 8060</span>&#160;</div><div class="line"><a name="l08061"></a><span class="lineno"> 8061</span>&#160;<span class="comment">// This is a variant of</span></div><div class="line"><a name="l08062"></a><span class="lineno"> 8062</span>&#160;<span class="comment">// (mul (add x, c1), c2) -&gt; add (mul x, c2), (mul c1, c2),</span></div><div class="line"><a name="l08063"></a><span class="lineno"> 8063</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08064"></a><span class="lineno"> 8064</span>&#160;<span class="comment">// The normal DAG combiner will do this, but only if the add has one use since</span></div><div class="line"><a name="l08065"></a><span class="lineno"> 8065</span>&#160;<span class="comment">// that would increase the number of instructions.</span></div><div class="line"><a name="l08066"></a><span class="lineno"> 8066</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08067"></a><span class="lineno"> 8067</span>&#160;<span class="comment">// This prevents us from seeing a constant offset that can be folded into a</span></div><div class="line"><a name="l08068"></a><span class="lineno"> 8068</span>&#160;<span class="comment">// memory instruction&#39;s addressing mode. If we know the resulting add offset of</span></div><div class="line"><a name="l08069"></a><span class="lineno"> 8069</span>&#160;<span class="comment">// a pointer can be folded into an addressing offset, we can replace the pointer</span></div><div class="line"><a name="l08070"></a><span class="lineno"> 8070</span>&#160;<span class="comment">// operand with the add of new constant offset. This eliminates one of the uses,</span></div><div class="line"><a name="l08071"></a><span class="lineno"> 8071</span>&#160;<span class="comment">// and may allow the remaining use to also be simplified.</span></div><div class="line"><a name="l08072"></a><span class="lineno"> 8072</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08073"></a><span class="lineno"> 8073</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SITargetLowering::performSHLPtrCombine(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N,</div><div class="line"><a name="l08074"></a><span class="lineno"> 8074</span>&#160;                                               <span class="keywordtype">unsigned</span> AddrSpace,</div><div class="line"><a name="l08075"></a><span class="lineno"> 8075</span>&#160;                                               <a class="code" href="structllvm_1_1EVT.html">EVT</a> MemVT,</div><div class="line"><a name="l08076"></a><span class="lineno"> 8076</span>&#160;                                               DAGCombinerInfo &amp;DCI)<span class="keyword"> const </span>{</div><div class="line"><a name="l08077"></a><span class="lineno"> 8077</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N0 = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0);</div><div class="line"><a name="l08078"></a><span class="lineno"> 8078</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N1 = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1);</div><div class="line"><a name="l08079"></a><span class="lineno"> 8079</span>&#160;</div><div class="line"><a name="l08080"></a><span class="lineno"> 8080</span>&#160;  <span class="comment">// We only do this to handle cases where it&#39;s profitable when there are</span></div><div class="line"><a name="l08081"></a><span class="lineno"> 8081</span>&#160;  <span class="comment">// multiple uses of the add, so defer to the standard combine.</span></div><div class="line"><a name="l08082"></a><span class="lineno"> 8082</span>&#160;  <span class="keywordflow">if</span> ((N0.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535">ISD::ADD</a> &amp;&amp; N0.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7415ab9f2172c59a2ee7c7a02afa56a4">ISD::OR</a>) ||</div><div class="line"><a name="l08083"></a><span class="lineno"> 8083</span>&#160;      N0-&gt;<a class="code" href="classllvm_1_1SDNode.html#a295d0b84f4e63438c0edb0021c41d47a">hasOneUse</a>())</div><div class="line"><a name="l08084"></a><span class="lineno"> 8084</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l08085"></a><span class="lineno"> 8085</span>&#160;</div><div class="line"><a name="l08086"></a><span class="lineno"> 8086</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *CN1 = <a class="code" href="namespacellvm.html#a4db2f71d62968b2be3c4bffc5050d8c7">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a>&gt;(N1);</div><div class="line"><a name="l08087"></a><span class="lineno"> 8087</span>&#160;  <span class="keywordflow">if</span> (!CN1)</div><div class="line"><a name="l08088"></a><span class="lineno"> 8088</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l08089"></a><span class="lineno"> 8089</span>&#160;</div><div class="line"><a name="l08090"></a><span class="lineno"> 8090</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *CAdd = <a class="code" href="namespacellvm.html#a4db2f71d62968b2be3c4bffc5050d8c7">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a>&gt;(N0.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1));</div><div class="line"><a name="l08091"></a><span class="lineno"> 8091</span>&#160;  <span class="keywordflow">if</span> (!CAdd)</div><div class="line"><a name="l08092"></a><span class="lineno"> 8092</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l08093"></a><span class="lineno"> 8093</span>&#160;</div><div class="line"><a name="l08094"></a><span class="lineno"> 8094</span>&#160;  <span class="comment">// If the resulting offset is too large, we can&#39;t fold it into the addressing</span></div><div class="line"><a name="l08095"></a><span class="lineno"> 8095</span>&#160;  <span class="comment">// mode offset.</span></div><div class="line"><a name="l08096"></a><span class="lineno"> 8096</span>&#160;  <a class="code" href="classllvm_1_1APInt.html">APInt</a> Offset = CAdd-&gt;<a class="code" href="classllvm_1_1ConstantSDNode.html#a8913b35cb4401e4e849fa244c7c279d1">getAPIntValue</a>() &lt;&lt; CN1-&gt;<a class="code" href="classllvm_1_1ConstantSDNode.html#a8913b35cb4401e4e849fa244c7c279d1">getAPIntValue</a>();</div><div class="line"><a name="l08097"></a><span class="lineno"> 8097</span>&#160;  <a class="code" href="classllvm_1_1Type.html">Type</a> *Ty = MemVT.<a class="code" href="structllvm_1_1EVT.html#ab0cfceeb37508e56f9c127e59766a668">getTypeForEVT</a>(*DCI.DAG.getContext());</div><div class="line"><a name="l08098"></a><span class="lineno"> 8098</span>&#160;</div><div class="line"><a name="l08099"></a><span class="lineno"> 8099</span>&#160;  <a class="code" href="MSP430Disassembler_8cpp.html#abf132b4ad93f3557cd3956577592ba68">AddrMode</a> AM;</div><div class="line"><a name="l08100"></a><span class="lineno"> 8100</span>&#160;  AM.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1AddrMode.html#a8868c35de6c36dc0d57e84f256c4ffde">HasBaseReg</a> = <span class="keyword">true</span>;</div><div class="line"><a name="l08101"></a><span class="lineno"> 8101</span>&#160;  AM.BaseOffs = Offset.<a class="code" href="classllvm_1_1APInt.html#af2daa0ee117afefed4c82eee55bf97b7">getSExtValue</a>();</div><div class="line"><a name="l08102"></a><span class="lineno"> 8102</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1SITargetLowering.html#a6d3e878a08fe1d62c3aad96a158d1a94">isLegalAddressingMode</a>(DCI.DAG.getDataLayout(), AM, Ty, AddrSpace))</div><div class="line"><a name="l08103"></a><span class="lineno"> 8103</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l08104"></a><span class="lineno"> 8104</span>&#160;</div><div class="line"><a name="l08105"></a><span class="lineno"> 8105</span>&#160;  <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG = DCI.DAG;</div><div class="line"><a name="l08106"></a><span class="lineno"> 8106</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> SL(N);</div><div class="line"><a name="l08107"></a><span class="lineno"> 8107</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0);</div><div class="line"><a name="l08108"></a><span class="lineno"> 8108</span>&#160;</div><div class="line"><a name="l08109"></a><span class="lineno"> 8109</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> ShlX = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a8cc94e03dea594863073a02f5bb94997">ISD::SHL</a>, SL, VT, N0.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0), N1);</div><div class="line"><a name="l08110"></a><span class="lineno"> 8110</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> COffset = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(Offset, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l08111"></a><span class="lineno"> 8111</span>&#160;</div><div class="line"><a name="l08112"></a><span class="lineno"> 8112</span>&#160;  <a class="code" href="structllvm_1_1SDNodeFlags.html">SDNodeFlags</a> Flags;</div><div class="line"><a name="l08113"></a><span class="lineno"> 8113</span>&#160;  Flags.<a class="code" href="structllvm_1_1SDNodeFlags.html#afa28559a8f663cbba63629e0773a3bbd">setNoUnsignedWrap</a>(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#ae732bb2af97bb93b56a387a55e9b4b41">getFlags</a>().<a class="code" href="structllvm_1_1SDNodeFlags.html#a7952a7f73530f15076b2d88a671ef480">hasNoUnsignedWrap</a>() &amp;&amp;</div><div class="line"><a name="l08114"></a><span class="lineno"> 8114</span>&#160;                          (N0.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7415ab9f2172c59a2ee7c7a02afa56a4">ISD::OR</a> ||</div><div class="line"><a name="l08115"></a><span class="lineno"> 8115</span>&#160;                           N0-&gt;<a class="code" href="classllvm_1_1SDNode.html#ae732bb2af97bb93b56a387a55e9b4b41">getFlags</a>().<a class="code" href="structllvm_1_1SDNodeFlags.html#a7952a7f73530f15076b2d88a671ef480">hasNoUnsignedWrap</a>()));</div><div class="line"><a name="l08116"></a><span class="lineno"> 8116</span>&#160;</div><div class="line"><a name="l08117"></a><span class="lineno"> 8117</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535">ISD::ADD</a>, SL, VT, ShlX, COffset, Flags);</div><div class="line"><a name="l08118"></a><span class="lineno"> 8118</span>&#160;}</div><div class="line"><a name="l08119"></a><span class="lineno"> 8119</span>&#160;</div><div class="line"><a name="l08120"></a><span class="lineno"> 8120</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SITargetLowering::performMemSDNodeCombine(<a class="code" href="classllvm_1_1MemSDNode.html">MemSDNode</a> *N,</div><div class="line"><a name="l08121"></a><span class="lineno"> 8121</span>&#160;                                                  DAGCombinerInfo &amp;DCI)<span class="keyword"> const </span>{</div><div class="line"><a name="l08122"></a><span class="lineno"> 8122</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ptr = N-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#a91a915ac1264d45883283d7f21960f8b">getBasePtr</a>();</div><div class="line"><a name="l08123"></a><span class="lineno"> 8123</span>&#160;  <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG = DCI.DAG;</div><div class="line"><a name="l08124"></a><span class="lineno"> 8124</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> SL(N);</div><div class="line"><a name="l08125"></a><span class="lineno"> 8125</span>&#160;</div><div class="line"><a name="l08126"></a><span class="lineno"> 8126</span>&#160;  <span class="comment">// TODO: We could also do this for multiplies.</span></div><div class="line"><a name="l08127"></a><span class="lineno"> 8127</span>&#160;  <span class="keywordflow">if</span> (Ptr.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a8cc94e03dea594863073a02f5bb94997">ISD::SHL</a>) {</div><div class="line"><a name="l08128"></a><span class="lineno"> 8128</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> NewPtr = performSHLPtrCombine(Ptr.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>(),  N-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#a2e10f29264df67a4564d4230bf8e98c7">getAddressSpace</a>(),</div><div class="line"><a name="l08129"></a><span class="lineno"> 8129</span>&#160;                                          N-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#aee0e58997cd08983518f051e79b855d9">getMemoryVT</a>(), DCI);</div><div class="line"><a name="l08130"></a><span class="lineno"> 8130</span>&#160;    <span class="keywordflow">if</span> (NewPtr) {</div><div class="line"><a name="l08131"></a><span class="lineno"> 8131</span>&#160;      <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;SDValue, 8&gt;</a> NewOps(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aee6bd1fd282469b3476efce4b707f09a">op_begin</a>(), N-&gt;<a class="code" href="classllvm_1_1SDNode.html#ae499cc99d4fe44d343ca9ac6a2ae8845">op_end</a>());</div><div class="line"><a name="l08132"></a><span class="lineno"> 8132</span>&#160;</div><div class="line"><a name="l08133"></a><span class="lineno"> 8133</span>&#160;      NewOps[N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a23f2f5947fc429aff1270651c6d019ea">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a047178c3b2c6a5df40ae22a407b8aca9">ISD::STORE</a> ? 2 : 1] = NewPtr;</div><div class="line"><a name="l08134"></a><span class="lineno"> 8134</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ae8c041f67463ea67d6c43867729b82cb">UpdateNodeOperands</a>(N, NewOps), 0);</div><div class="line"><a name="l08135"></a><span class="lineno"> 8135</span>&#160;    }</div><div class="line"><a name="l08136"></a><span class="lineno"> 8136</span>&#160;  }</div><div class="line"><a name="l08137"></a><span class="lineno"> 8137</span>&#160;</div><div class="line"><a name="l08138"></a><span class="lineno"> 8138</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l08139"></a><span class="lineno"> 8139</span>&#160;}</div><div class="line"><a name="l08140"></a><span class="lineno"> 8140</span>&#160;</div><div class="line"><a name="l08141"></a><span class="lineno"><a class="line" href="SIISelLowering_8cpp.html#a61dd183311bd58ff067a572fb428fcb6"> 8141</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="SIISelLowering_8cpp.html#a61dd183311bd58ff067a572fb428fcb6">bitOpWithConstantIsReducible</a>(<span class="keywordtype">unsigned</span> Opc, <a class="code" href="classuint32__t.html">uint32_t</a> Val) {</div><div class="line"><a name="l08142"></a><span class="lineno"> 8142</span>&#160;  <span class="keywordflow">return</span> (Opc == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac513a7da1bf74fb3e3c594da8534f2d2">ISD::AND</a> &amp;&amp; (Val == 0 || Val == 0xffffffff)) ||</div><div class="line"><a name="l08143"></a><span class="lineno"> 8143</span>&#160;         (Opc == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7415ab9f2172c59a2ee7c7a02afa56a4">ISD::OR</a> &amp;&amp; (Val == 0xffffffff || Val == 0)) ||</div><div class="line"><a name="l08144"></a><span class="lineno"> 8144</span>&#160;         (Opc == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a92febb83e6ba116eb7aae8e7e3f70cc1">ISD::XOR</a> &amp;&amp; Val == 0);</div><div class="line"><a name="l08145"></a><span class="lineno"> 8145</span>&#160;}</div><div class="line"><a name="l08146"></a><span class="lineno"> 8146</span>&#160;</div><div class="line"><a name="l08147"></a><span class="lineno"> 8147</span>&#160;<span class="comment">// Break up 64-bit bit operation of a constant into two 32-bit and/or/xor. This</span></div><div class="line"><a name="l08148"></a><span class="lineno"> 8148</span>&#160;<span class="comment">// will typically happen anyway for a VALU 64-bit and. This exposes other 32-bit</span></div><div class="line"><a name="l08149"></a><span class="lineno"> 8149</span>&#160;<span class="comment">// integer combine opportunities since most 64-bit operations are decomposed</span></div><div class="line"><a name="l08150"></a><span class="lineno"> 8150</span>&#160;<span class="comment">// this way.  TODO: We won&#39;t want this for SALU especially if it is an inline</span></div><div class="line"><a name="l08151"></a><span class="lineno"> 8151</span>&#160;<span class="comment">// immediate.</span></div><div class="line"><a name="l08152"></a><span class="lineno"> 8152</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SITargetLowering::splitBinaryBitConstantOp(</div><div class="line"><a name="l08153"></a><span class="lineno"> 8153</span>&#160;  DAGCombinerInfo &amp;DCI,</div><div class="line"><a name="l08154"></a><span class="lineno"> 8154</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;SL,</div><div class="line"><a name="l08155"></a><span class="lineno"> 8155</span>&#160;  <span class="keywordtype">unsigned</span> Opc, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LHS,</div><div class="line"><a name="l08156"></a><span class="lineno"> 8156</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *CRHS)<span class="keyword"> const </span>{</div><div class="line"><a name="l08157"></a><span class="lineno"> 8157</span>&#160;  uint64_t Val = CRHS-&gt;<a class="code" href="classllvm_1_1ConstantSDNode.html#a5cb49674ec65724b4d9aecb48588a13a">getZExtValue</a>();</div><div class="line"><a name="l08158"></a><span class="lineno"> 8158</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> ValLo = <a class="code" href="namespacellvm.html#a901112c493d3827cda924430a6fbc9f4">Lo_32</a>(Val);</div><div class="line"><a name="l08159"></a><span class="lineno"> 8159</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> ValHi = <a class="code" href="namespacellvm.html#a7b622c469acc130c9a500b85b1473ef3">Hi_32</a>(Val);</div><div class="line"><a name="l08160"></a><span class="lineno"> 8160</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a> = <a class="code" href="classllvm_1_1SITargetLowering.html#a24ad06f18143b455e48074549d2e7e3e">getSubtarget</a>()-&gt;<a class="code" href="classllvm_1_1GCNSubtarget.html#a4bbc0f0059b8fc54fdd919e558f0b911">getInstrInfo</a>();</div><div class="line"><a name="l08161"></a><span class="lineno"> 8161</span>&#160;</div><div class="line"><a name="l08162"></a><span class="lineno"> 8162</span>&#160;    <span class="keywordflow">if</span> ((<a class="code" href="SIISelLowering_8cpp.html#a61dd183311bd58ff067a572fb428fcb6">bitOpWithConstantIsReducible</a>(Opc, ValLo) ||</div><div class="line"><a name="l08163"></a><span class="lineno"> 8163</span>&#160;         <a class="code" href="SIISelLowering_8cpp.html#a61dd183311bd58ff067a572fb428fcb6">bitOpWithConstantIsReducible</a>(Opc, ValHi)) ||</div><div class="line"><a name="l08164"></a><span class="lineno"> 8164</span>&#160;        (CRHS-&gt;<a class="code" href="classllvm_1_1SDNode.html#a295d0b84f4e63438c0edb0021c41d47a">hasOneUse</a>() &amp;&amp; !TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a0480d6290cd95e40641f2af7a18fb764">isInlineConstant</a>(CRHS-&gt;<a class="code" href="classllvm_1_1ConstantSDNode.html#a8913b35cb4401e4e849fa244c7c279d1">getAPIntValue</a>()))) {</div><div class="line"><a name="l08165"></a><span class="lineno"> 8165</span>&#160;    <span class="comment">// If we need to materialize a 64-bit immediate, it will be split up later</span></div><div class="line"><a name="l08166"></a><span class="lineno"> 8166</span>&#160;    <span class="comment">// anyway. Avoid creating the harder to understand 64-bit immediate</span></div><div class="line"><a name="l08167"></a><span class="lineno"> 8167</span>&#160;    <span class="comment">// materialization.</span></div><div class="line"><a name="l08168"></a><span class="lineno"> 8168</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a2a6ac5eb53f29d680d116a97de4e53a8">splitBinaryBitConstantOpImpl</a>(DCI, SL, Opc, LHS, ValLo, ValHi);</div><div class="line"><a name="l08169"></a><span class="lineno"> 8169</span>&#160;  }</div><div class="line"><a name="l08170"></a><span class="lineno"> 8170</span>&#160;</div><div class="line"><a name="l08171"></a><span class="lineno"> 8171</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l08172"></a><span class="lineno"> 8172</span>&#160;}</div><div class="line"><a name="l08173"></a><span class="lineno"> 8173</span>&#160;</div><div class="line"><a name="l08174"></a><span class="lineno"> 8174</span>&#160;<span class="comment">// Returns true if argument is a boolean value which is not serialized into</span></div><div class="line"><a name="l08175"></a><span class="lineno"> 8175</span>&#160;<span class="comment">// memory or argument and does not require v_cmdmask_b32 to be deserialized.</span></div><div class="line"><a name="l08176"></a><span class="lineno"><a class="line" href="SIISelLowering_8cpp.html#a136cb2ec0e5490b741141adb8dad13cf"> 8176</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="SIISelLowering_8cpp.html#a136cb2ec0e5490b741141adb8dad13cf">isBoolSGPR</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V) {</div><div class="line"><a name="l08177"></a><span class="lineno"> 8177</span>&#160;  <span class="keywordflow">if</span> (V.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>() != <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a85440bbdbba12de574c02e515444d3f4">MVT::i1</a>)</div><div class="line"><a name="l08178"></a><span class="lineno"> 8178</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l08179"></a><span class="lineno"> 8179</span>&#160;  <span class="keywordflow">switch</span> (V.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>()) {</div><div class="line"><a name="l08180"></a><span class="lineno"> 8180</span>&#160;  <span class="keywordflow">default</span>: <span class="keywordflow">break</span>;</div><div class="line"><a name="l08181"></a><span class="lineno"> 8181</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a0158ee47dfa868be5d28e2cbef70d5d0">ISD::SETCC</a>:</div><div class="line"><a name="l08182"></a><span class="lineno"> 8182</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac513a7da1bf74fb3e3c594da8534f2d2">ISD::AND</a>:</div><div class="line"><a name="l08183"></a><span class="lineno"> 8183</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7415ab9f2172c59a2ee7c7a02afa56a4">ISD::OR</a>:</div><div class="line"><a name="l08184"></a><span class="lineno"> 8184</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a92febb83e6ba116eb7aae8e7e3f70cc1">ISD::XOR</a>:</div><div class="line"><a name="l08185"></a><span class="lineno"> 8185</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea91ac5439df5245511c113f8833356321">AMDGPUISD::FP_CLASS</a>:</div><div class="line"><a name="l08186"></a><span class="lineno"> 8186</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l08187"></a><span class="lineno"> 8187</span>&#160;  }</div><div class="line"><a name="l08188"></a><span class="lineno"> 8188</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l08189"></a><span class="lineno"> 8189</span>&#160;}</div><div class="line"><a name="l08190"></a><span class="lineno"> 8190</span>&#160;</div><div class="line"><a name="l08191"></a><span class="lineno"> 8191</span>&#160;<span class="comment">// If a constant has all zeroes or all ones within each byte return it.</span></div><div class="line"><a name="l08192"></a><span class="lineno"> 8192</span>&#160;<span class="comment">// Otherwise return 0.</span></div><div class="line"><a name="l08193"></a><span class="lineno"><a class="line" href="SIISelLowering_8cpp.html#ab0c34cd5d07ddf807502df71aa846730"> 8193</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classuint32__t.html">uint32_t</a> <a class="code" href="SIISelLowering_8cpp.html#ab0c34cd5d07ddf807502df71aa846730">getConstantPermuteMask</a>(<a class="code" href="classuint32__t.html">uint32_t</a> <a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>) {</div><div class="line"><a name="l08194"></a><span class="lineno"> 8194</span>&#160;  <span class="comment">// 0xff for any zero byte in the mask</span></div><div class="line"><a name="l08195"></a><span class="lineno"> 8195</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> ZeroByteMask = 0;</div><div class="line"><a name="l08196"></a><span class="lineno"> 8196</span>&#160;  <span class="keywordflow">if</span> (!(C &amp; 0x000000ff)) ZeroByteMask |= 0x000000ff;</div><div class="line"><a name="l08197"></a><span class="lineno"> 8197</span>&#160;  <span class="keywordflow">if</span> (!(C &amp; 0x0000ff00)) ZeroByteMask |= 0x0000ff00;</div><div class="line"><a name="l08198"></a><span class="lineno"> 8198</span>&#160;  <span class="keywordflow">if</span> (!(C &amp; 0x00ff0000)) ZeroByteMask |= 0x00ff0000;</div><div class="line"><a name="l08199"></a><span class="lineno"> 8199</span>&#160;  <span class="keywordflow">if</span> (!(C &amp; 0xff000000)) ZeroByteMask |= 0xff000000;</div><div class="line"><a name="l08200"></a><span class="lineno"> 8200</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> NonZeroByteMask = ~ZeroByteMask; <span class="comment">// 0xff for any non-zero byte</span></div><div class="line"><a name="l08201"></a><span class="lineno"> 8201</span>&#160;  <span class="keywordflow">if</span> ((NonZeroByteMask &amp; C) != NonZeroByteMask)</div><div class="line"><a name="l08202"></a><span class="lineno"> 8202</span>&#160;    <span class="keywordflow">return</span> 0; <span class="comment">// Partial bytes selected.</span></div><div class="line"><a name="l08203"></a><span class="lineno"> 8203</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>;</div><div class="line"><a name="l08204"></a><span class="lineno"> 8204</span>&#160;}</div><div class="line"><a name="l08205"></a><span class="lineno"> 8205</span>&#160;</div><div class="line"><a name="l08206"></a><span class="lineno"> 8206</span>&#160;<span class="comment">// Check if a node selects whole bytes from its operand 0 starting at a byte</span></div><div class="line"><a name="l08207"></a><span class="lineno"> 8207</span>&#160;<span class="comment">// boundary while masking the rest. Returns select mask as in the v_perm_b32</span></div><div class="line"><a name="l08208"></a><span class="lineno"> 8208</span>&#160;<span class="comment">// or -1 if not succeeded.</span></div><div class="line"><a name="l08209"></a><span class="lineno"> 8209</span>&#160;<span class="comment">// Note byte select encoding:</span></div><div class="line"><a name="l08210"></a><span class="lineno"> 8210</span>&#160;<span class="comment">// value 0-3 selects corresponding source byte;</span></div><div class="line"><a name="l08211"></a><span class="lineno"> 8211</span>&#160;<span class="comment">// value 0xc selects zero;</span></div><div class="line"><a name="l08212"></a><span class="lineno"> 8212</span>&#160;<span class="comment">// value 0xff selects 0xff.</span></div><div class="line"><a name="l08213"></a><span class="lineno"><a class="line" href="SIISelLowering_8cpp.html#aa84237977f639249ff2392cf3d685d89"> 8213</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classuint32__t.html">uint32_t</a> <a class="code" href="SIISelLowering_8cpp.html#aa84237977f639249ff2392cf3d685d89">getPermuteMask</a>(<a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V) {</div><div class="line"><a name="l08214"></a><span class="lineno"> 8214</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(V.<a class="code" href="classllvm_1_1SDValue.html#a8915297f72f1020167562805827f7160">getValueSizeInBits</a>() == 32);</div><div class="line"><a name="l08215"></a><span class="lineno"> 8215</span>&#160;</div><div class="line"><a name="l08216"></a><span class="lineno"> 8216</span>&#160;  <span class="keywordflow">if</span> (V.<a class="code" href="classllvm_1_1SDValue.html#af6fe41bd1c6914242c20b4917de0d3f4">getNumOperands</a>() != 2)</div><div class="line"><a name="l08217"></a><span class="lineno"> 8217</span>&#160;    <span class="keywordflow">return</span> ~0;</div><div class="line"><a name="l08218"></a><span class="lineno"> 8218</span>&#160;</div><div class="line"><a name="l08219"></a><span class="lineno"> 8219</span>&#160;  <a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *N1 = <a class="code" href="namespacellvm.html#a4db2f71d62968b2be3c4bffc5050d8c7">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a>&gt;(V.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1));</div><div class="line"><a name="l08220"></a><span class="lineno"> 8220</span>&#160;  <span class="keywordflow">if</span> (!N1)</div><div class="line"><a name="l08221"></a><span class="lineno"> 8221</span>&#160;    <span class="keywordflow">return</span> ~0;</div><div class="line"><a name="l08222"></a><span class="lineno"> 8222</span>&#160;</div><div class="line"><a name="l08223"></a><span class="lineno"> 8223</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> <a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a> = N1-&gt;<a class="code" href="classllvm_1_1ConstantSDNode.html#a5cb49674ec65724b4d9aecb48588a13a">getZExtValue</a>();</div><div class="line"><a name="l08224"></a><span class="lineno"> 8224</span>&#160;</div><div class="line"><a name="l08225"></a><span class="lineno"> 8225</span>&#160;  <span class="keywordflow">switch</span> (V.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>()) {</div><div class="line"><a name="l08226"></a><span class="lineno"> 8226</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l08227"></a><span class="lineno"> 8227</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l08228"></a><span class="lineno"> 8228</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac513a7da1bf74fb3e3c594da8534f2d2">ISD::AND</a>:</div><div class="line"><a name="l08229"></a><span class="lineno"> 8229</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classuint32__t.html">uint32_t</a> ConstMask = <a class="code" href="SIISelLowering_8cpp.html#ab0c34cd5d07ddf807502df71aa846730">getConstantPermuteMask</a>(C)) {</div><div class="line"><a name="l08230"></a><span class="lineno"> 8230</span>&#160;      <span class="keywordflow">return</span> (0x03020100 &amp; ConstMask) | (0x0c0c0c0c &amp; ~ConstMask);</div><div class="line"><a name="l08231"></a><span class="lineno"> 8231</span>&#160;    }</div><div class="line"><a name="l08232"></a><span class="lineno"> 8232</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l08233"></a><span class="lineno"> 8233</span>&#160;</div><div class="line"><a name="l08234"></a><span class="lineno"> 8234</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7415ab9f2172c59a2ee7c7a02afa56a4">ISD::OR</a>:</div><div class="line"><a name="l08235"></a><span class="lineno"> 8235</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classuint32__t.html">uint32_t</a> ConstMask = <a class="code" href="SIISelLowering_8cpp.html#ab0c34cd5d07ddf807502df71aa846730">getConstantPermuteMask</a>(C)) {</div><div class="line"><a name="l08236"></a><span class="lineno"> 8236</span>&#160;      <span class="keywordflow">return</span> (0x03020100 &amp; ~ConstMask) | ConstMask;</div><div class="line"><a name="l08237"></a><span class="lineno"> 8237</span>&#160;    }</div><div class="line"><a name="l08238"></a><span class="lineno"> 8238</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l08239"></a><span class="lineno"> 8239</span>&#160;</div><div class="line"><a name="l08240"></a><span class="lineno"> 8240</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a8cc94e03dea594863073a02f5bb94997">ISD::SHL</a>:</div><div class="line"><a name="l08241"></a><span class="lineno"> 8241</span>&#160;    <span class="keywordflow">if</span> (C % 8)</div><div class="line"><a name="l08242"></a><span class="lineno"> 8242</span>&#160;      <span class="keywordflow">return</span> ~0;</div><div class="line"><a name="l08243"></a><span class="lineno"> 8243</span>&#160;</div><div class="line"><a name="l08244"></a><span class="lineno"> 8244</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classuint32__t.html">uint32_t</a>((0x030201000c0c0c0cull &lt;&lt; C) &gt;&gt; 32);</div><div class="line"><a name="l08245"></a><span class="lineno"> 8245</span>&#160;</div><div class="line"><a name="l08246"></a><span class="lineno"> 8246</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a3c6553c8acebe1b57c211ee45e2d8f98">ISD::SRL</a>:</div><div class="line"><a name="l08247"></a><span class="lineno"> 8247</span>&#160;    <span class="keywordflow">if</span> (C % 8)</div><div class="line"><a name="l08248"></a><span class="lineno"> 8248</span>&#160;      <span class="keywordflow">return</span> ~0;</div><div class="line"><a name="l08249"></a><span class="lineno"> 8249</span>&#160;</div><div class="line"><a name="l08250"></a><span class="lineno"> 8250</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classuint32__t.html">uint32_t</a>(0x0c0c0c0c03020100ull &gt;&gt; C);</div><div class="line"><a name="l08251"></a><span class="lineno"> 8251</span>&#160;  }</div><div class="line"><a name="l08252"></a><span class="lineno"> 8252</span>&#160;</div><div class="line"><a name="l08253"></a><span class="lineno"> 8253</span>&#160;  <span class="keywordflow">return</span> ~0;</div><div class="line"><a name="l08254"></a><span class="lineno"> 8254</span>&#160;}</div><div class="line"><a name="l08255"></a><span class="lineno"> 8255</span>&#160;</div><div class="line"><a name="l08256"></a><span class="lineno"> 8256</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SITargetLowering::performAndCombine(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N,</div><div class="line"><a name="l08257"></a><span class="lineno"> 8257</span>&#160;                                            DAGCombinerInfo &amp;DCI)<span class="keyword"> const </span>{</div><div class="line"><a name="l08258"></a><span class="lineno"> 8258</span>&#160;  <span class="keywordflow">if</span> (DCI.isBeforeLegalize())</div><div class="line"><a name="l08259"></a><span class="lineno"> 8259</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l08260"></a><span class="lineno"> 8260</span>&#160;</div><div class="line"><a name="l08261"></a><span class="lineno"> 8261</span>&#160;  <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG = DCI.DAG;</div><div class="line"><a name="l08262"></a><span class="lineno"> 8262</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0);</div><div class="line"><a name="l08263"></a><span class="lineno"> 8263</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LHS = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0);</div><div class="line"><a name="l08264"></a><span class="lineno"> 8264</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> RHS = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1);</div><div class="line"><a name="l08265"></a><span class="lineno"> 8265</span>&#160;</div><div class="line"><a name="l08266"></a><span class="lineno"> 8266</span>&#160;</div><div class="line"><a name="l08267"></a><span class="lineno"> 8267</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *CRHS = <a class="code" href="namespacellvm.html#a4db2f71d62968b2be3c4bffc5050d8c7">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a>&gt;(RHS);</div><div class="line"><a name="l08268"></a><span class="lineno"> 8268</span>&#160;  <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a> &amp;&amp; CRHS) {</div><div class="line"><a name="l08269"></a><span class="lineno"> 8269</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Split</div><div class="line"><a name="l08270"></a><span class="lineno"> 8270</span>&#160;        = splitBinaryBitConstantOp(DCI, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(N), <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac513a7da1bf74fb3e3c594da8534f2d2">ISD::AND</a>, LHS, CRHS))</div><div class="line"><a name="l08271"></a><span class="lineno"> 8271</span>&#160;      <span class="keywordflow">return</span> Split;</div><div class="line"><a name="l08272"></a><span class="lineno"> 8272</span>&#160;  }</div><div class="line"><a name="l08273"></a><span class="lineno"> 8273</span>&#160;</div><div class="line"><a name="l08274"></a><span class="lineno"> 8274</span>&#160;  <span class="keywordflow">if</span> (CRHS &amp;&amp; VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>) {</div><div class="line"><a name="l08275"></a><span class="lineno"> 8275</span>&#160;    <span class="comment">// and (srl x, c), mask =&gt; shl (bfe x, nb + c, mask &gt;&gt; nb), nb</span></div><div class="line"><a name="l08276"></a><span class="lineno"> 8276</span>&#160;    <span class="comment">// nb = number of trailing zeroes in mask</span></div><div class="line"><a name="l08277"></a><span class="lineno"> 8277</span>&#160;    <span class="comment">// It can be optimized out using SDWA for GFX8+ in the SDWA peephole pass,</span></div><div class="line"><a name="l08278"></a><span class="lineno"> 8278</span>&#160;    <span class="comment">// given that we are selecting 8 or 16 bit fields starting at byte boundary.</span></div><div class="line"><a name="l08279"></a><span class="lineno"> 8279</span>&#160;    uint64_t <a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a> = CRHS-&gt;<a class="code" href="classllvm_1_1ConstantSDNode.html#a5cb49674ec65724b4d9aecb48588a13a">getZExtValue</a>();</div><div class="line"><a name="l08280"></a><span class="lineno"> 8280</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a3c0710aa6b054662f67b480712fa2b95">Bits</a> = <a class="code" href="namespacellvm.html#a99e12a4a954a95d45f52950d13a43fc6">countPopulation</a>(Mask);</div><div class="line"><a name="l08281"></a><span class="lineno"> 8281</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SITargetLowering.html#a24ad06f18143b455e48074549d2e7e3e">getSubtarget</a>()-&gt;hasSDWA() &amp;&amp; LHS-&gt;<a class="code" href="classllvm_1_1SDNode.html#a23f2f5947fc429aff1270651c6d019ea">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a3c6553c8acebe1b57c211ee45e2d8f98">ISD::SRL</a> &amp;&amp;</div><div class="line"><a name="l08282"></a><span class="lineno"> 8282</span>&#160;        (Bits == 8 || Bits == 16) &amp;&amp; <a class="code" href="namespacellvm.html#a582e08755c7a8d1b0bf6c5dcb765aaa8">isShiftedMask_64</a>(Mask) &amp;&amp; !(Mask &amp; 1)) {</div><div class="line"><a name="l08283"></a><span class="lineno"> 8283</span>&#160;      <span class="keywordflow">if</span> (<span class="keyword">auto</span> *CShift = dyn_cast&lt;ConstantSDNode&gt;(LHS-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1))) {</div><div class="line"><a name="l08284"></a><span class="lineno"> 8284</span>&#160;        <span class="keywordtype">unsigned</span> Shift = CShift-&gt;getZExtValue();</div><div class="line"><a name="l08285"></a><span class="lineno"> 8285</span>&#160;        <span class="keywordtype">unsigned</span> NB = CRHS-&gt;<a class="code" href="classllvm_1_1ConstantSDNode.html#a8913b35cb4401e4e849fa244c7c279d1">getAPIntValue</a>().<a class="code" href="classllvm_1_1APInt.html#a9a99431f0828d0222c617eb876bc5d34">countTrailingZeros</a>();</div><div class="line"><a name="l08286"></a><span class="lineno"> 8286</span>&#160;        <span class="keywordtype">unsigned</span> Offset = NB + Shift;</div><div class="line"><a name="l08287"></a><span class="lineno"> 8287</span>&#160;        <span class="keywordflow">if</span> ((Offset &amp; (Bits - 1)) == 0) { <span class="comment">// Starts at a byte or word boundary.</span></div><div class="line"><a name="l08288"></a><span class="lineno"> 8288</span>&#160;          <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> SL(N);</div><div class="line"><a name="l08289"></a><span class="lineno"> 8289</span>&#160;          <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> BFE = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eacb028e9739d033de026de0a3b2ac9f9e">AMDGPUISD::BFE_U32</a>, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>,</div><div class="line"><a name="l08290"></a><span class="lineno"> 8290</span>&#160;                                    LHS-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0),</div><div class="line"><a name="l08291"></a><span class="lineno"> 8291</span>&#160;                                    DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(Offset, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>),</div><div class="line"><a name="l08292"></a><span class="lineno"> 8292</span>&#160;                                    DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(Bits, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>));</div><div class="line"><a name="l08293"></a><span class="lineno"> 8293</span>&#160;          <a class="code" href="structllvm_1_1EVT.html">EVT</a> NarrowVT = <a class="code" href="structllvm_1_1EVT.html#a752372e170e4e7c595bf8810bb52adf2">EVT::getIntegerVT</a>(*DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ae73894797c63cdacffa04bc100873df3">getContext</a>(), <a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a3c0710aa6b054662f67b480712fa2b95">Bits</a>);</div><div class="line"><a name="l08294"></a><span class="lineno"> 8294</span>&#160;          <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba88a797f57846adb2c382b3732b471913">Ext</a> = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110af23301e60475124fd80a2cb51f6ba863">ISD::AssertZext</a>, SL, VT, BFE,</div><div class="line"><a name="l08295"></a><span class="lineno"> 8295</span>&#160;                                    DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ab8ba6b05ad4fa7517f2e23b26f84ae1b">getValueType</a>(NarrowVT));</div><div class="line"><a name="l08296"></a><span class="lineno"> 8296</span>&#160;          <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Shl = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a8cc94e03dea594863073a02f5bb94997">ISD::SHL</a>, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(LHS), VT, Ext,</div><div class="line"><a name="l08297"></a><span class="lineno"> 8297</span>&#160;                                    DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(NB, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(CRHS), <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>));</div><div class="line"><a name="l08298"></a><span class="lineno"> 8298</span>&#160;          <span class="keywordflow">return</span> Shl;</div><div class="line"><a name="l08299"></a><span class="lineno"> 8299</span>&#160;        }</div><div class="line"><a name="l08300"></a><span class="lineno"> 8300</span>&#160;      }</div><div class="line"><a name="l08301"></a><span class="lineno"> 8301</span>&#160;    }</div><div class="line"><a name="l08302"></a><span class="lineno"> 8302</span>&#160;</div><div class="line"><a name="l08303"></a><span class="lineno"> 8303</span>&#160;    <span class="comment">// and (perm x, y, c1), c2 -&gt; perm x, y, permute_mask(c1, c2)</span></div><div class="line"><a name="l08304"></a><span class="lineno"> 8304</span>&#160;    <span class="keywordflow">if</span> (LHS.<a class="code" href="classllvm_1_1SDValue.html#a342c0d4e8e59b30daefe9a05bc2098bd">hasOneUse</a>() &amp;&amp; LHS.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea5af8d311a572d1aba24e25c20d1d7923">AMDGPUISD::PERM</a> &amp;&amp;</div><div class="line"><a name="l08305"></a><span class="lineno"> 8305</span>&#160;        isa&lt;ConstantSDNode&gt;(LHS.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(2))) {</div><div class="line"><a name="l08306"></a><span class="lineno"> 8306</span>&#160;      <a class="code" href="classuint32__t.html">uint32_t</a> Sel = <a class="code" href="SIISelLowering_8cpp.html#ab0c34cd5d07ddf807502df71aa846730">getConstantPermuteMask</a>(Mask);</div><div class="line"><a name="l08307"></a><span class="lineno"> 8307</span>&#160;      <span class="keywordflow">if</span> (!Sel)</div><div class="line"><a name="l08308"></a><span class="lineno"> 8308</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l08309"></a><span class="lineno"> 8309</span>&#160;</div><div class="line"><a name="l08310"></a><span class="lineno"> 8310</span>&#160;      <span class="comment">// Select 0xc for all zero bytes</span></div><div class="line"><a name="l08311"></a><span class="lineno"> 8311</span>&#160;      Sel = (LHS.<a class="code" href="classllvm_1_1SDValue.html#ac969b6c833cfa44c1b4fcd5790268340">getConstantOperandVal</a>(2) &amp; Sel) | (~Sel &amp; 0x0c0c0c0c);</div><div class="line"><a name="l08312"></a><span class="lineno"> 8312</span>&#160;      <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL(N);</div><div class="line"><a name="l08313"></a><span class="lineno"> 8313</span>&#160;      <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea5af8d311a572d1aba24e25c20d1d7923">AMDGPUISD::PERM</a>, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, LHS.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0),</div><div class="line"><a name="l08314"></a><span class="lineno"> 8314</span>&#160;                         LHS.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1), DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(Sel, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>));</div><div class="line"><a name="l08315"></a><span class="lineno"> 8315</span>&#160;    }</div><div class="line"><a name="l08316"></a><span class="lineno"> 8316</span>&#160;  }</div><div class="line"><a name="l08317"></a><span class="lineno"> 8317</span>&#160;</div><div class="line"><a name="l08318"></a><span class="lineno"> 8318</span>&#160;  <span class="comment">// (and (fcmp ord x, x), (fcmp une (fabs x), inf)) -&gt;</span></div><div class="line"><a name="l08319"></a><span class="lineno"> 8319</span>&#160;  <span class="comment">// fp_class x, ~(s_nan | q_nan | n_infinity | p_infinity)</span></div><div class="line"><a name="l08320"></a><span class="lineno"> 8320</span>&#160;  <span class="keywordflow">if</span> (LHS.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a0158ee47dfa868be5d28e2cbef70d5d0">ISD::SETCC</a> &amp;&amp; RHS.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a0158ee47dfa868be5d28e2cbef70d5d0">ISD::SETCC</a>) {</div><div class="line"><a name="l08321"></a><span class="lineno"> 8321</span>&#160;    <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> LCC = cast&lt;CondCodeSDNode&gt;(LHS.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(2))-&gt;<span class="keyword">get</span>();</div><div class="line"><a name="l08322"></a><span class="lineno"> 8322</span>&#160;    <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> RCC = cast&lt;CondCodeSDNode&gt;(RHS.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(2))-&gt;<span class="keyword">get</span>();</div><div class="line"><a name="l08323"></a><span class="lineno"> 8323</span>&#160;</div><div class="line"><a name="l08324"></a><span class="lineno"> 8324</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="ErlangGCPrinter_8cpp.html#a74b474c0616ab55c1d9487f11fd31d26">X</a> = LHS.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div><div class="line"><a name="l08325"></a><span class="lineno"> 8325</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="OcamlGCPrinter_8cpp.html#afcf2f797ed287a723263583c9b1c1bce">Y</a> = RHS.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div><div class="line"><a name="l08326"></a><span class="lineno"> 8326</span>&#160;    <span class="keywordflow">if</span> (Y.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a2b4d07600495a563319d6a3dda8dc44d">ISD::FABS</a> || Y.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0) != <a class="code" href="ErlangGCPrinter_8cpp.html#a74b474c0616ab55c1d9487f11fd31d26">X</a>)</div><div class="line"><a name="l08327"></a><span class="lineno"> 8327</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l08328"></a><span class="lineno"> 8328</span>&#160;</div><div class="line"><a name="l08329"></a><span class="lineno"> 8329</span>&#160;    <span class="keywordflow">if</span> (LCC == <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a71f916390487bb109d9968c72553eaf4">ISD::SETO</a>) {</div><div class="line"><a name="l08330"></a><span class="lineno"> 8330</span>&#160;      <span class="keywordflow">if</span> (X != LHS.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1))</div><div class="line"><a name="l08331"></a><span class="lineno"> 8331</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l08332"></a><span class="lineno"> 8332</span>&#160;</div><div class="line"><a name="l08333"></a><span class="lineno"> 8333</span>&#160;      <span class="keywordflow">if</span> (RCC == <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a0d1546187d4d526fcbdd43183689075e">ISD::SETUNE</a>) {</div><div class="line"><a name="l08334"></a><span class="lineno"> 8334</span>&#160;        <span class="keyword">const</span> <a class="code" href="classllvm_1_1ConstantFPSDNode.html">ConstantFPSDNode</a> *C1 = <a class="code" href="namespacellvm.html#a4db2f71d62968b2be3c4bffc5050d8c7">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1ConstantFPSDNode.html">ConstantFPSDNode</a>&gt;(RHS.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1));</div><div class="line"><a name="l08335"></a><span class="lineno"> 8335</span>&#160;        <span class="keywordflow">if</span> (!C1 || !C1-&gt;<a class="code" href="classllvm_1_1ConstantFPSDNode.html#ac519e9d4a41e98fe3741acdd4d87cedc">isInfinity</a>() || C1-&gt;<a class="code" href="classllvm_1_1ConstantFPSDNode.html#abb6c0bd0d949e28b4629c44db637f14e">isNegative</a>())</div><div class="line"><a name="l08336"></a><span class="lineno"> 8336</span>&#160;          <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l08337"></a><span class="lineno"> 8337</span>&#160;</div><div class="line"><a name="l08338"></a><span class="lineno"> 8338</span>&#160;        <span class="keyword">const</span> <a class="code" href="classuint32__t.html">uint32_t</a> <a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a> = <a class="code" href="namespacellvm_1_1SIInstrFlags.html#aab1e56b694ff2c83f07ee874be04916fa35d63c63b47d7e803ae4b7f3154bf9c3">SIInstrFlags::N_NORMAL</a> |</div><div class="line"><a name="l08339"></a><span class="lineno"> 8339</span>&#160;                              <a class="code" href="namespacellvm_1_1SIInstrFlags.html#aab1e56b694ff2c83f07ee874be04916fab01b38d29f480c7f254c6cf82e24cac3">SIInstrFlags::N_SUBNORMAL</a> |</div><div class="line"><a name="l08340"></a><span class="lineno"> 8340</span>&#160;                              <a class="code" href="namespacellvm_1_1SIInstrFlags.html#aab1e56b694ff2c83f07ee874be04916fa33a84ea8c7168a7b8a2993ee22b7748d">SIInstrFlags::N_ZERO</a> |</div><div class="line"><a name="l08341"></a><span class="lineno"> 8341</span>&#160;                              <a class="code" href="namespacellvm_1_1SIInstrFlags.html#aab1e56b694ff2c83f07ee874be04916fae5d476f6be0ea2fa04d5dccbf605823a">SIInstrFlags::P_ZERO</a> |</div><div class="line"><a name="l08342"></a><span class="lineno"> 8342</span>&#160;                              <a class="code" href="namespacellvm_1_1SIInstrFlags.html#aab1e56b694ff2c83f07ee874be04916faac5799ae9795275bfc6370dfa74bcba3">SIInstrFlags::P_SUBNORMAL</a> |</div><div class="line"><a name="l08343"></a><span class="lineno"> 8343</span>&#160;                              <a class="code" href="namespacellvm_1_1SIInstrFlags.html#aab1e56b694ff2c83f07ee874be04916fa6f2b19adb58a87c191bdc0669c8a2951">SIInstrFlags::P_NORMAL</a>;</div><div class="line"><a name="l08344"></a><span class="lineno"> 8344</span>&#160;</div><div class="line"><a name="l08345"></a><span class="lineno"> 8345</span>&#160;        static_assert(((~(<a class="code" href="namespacellvm_1_1SIInstrFlags.html#aab1e56b694ff2c83f07ee874be04916fa652acf31b995a544cc606af5d8547895">SIInstrFlags::S_NAN</a> |</div><div class="line"><a name="l08346"></a><span class="lineno"> 8346</span>&#160;                          <a class="code" href="namespacellvm_1_1SIInstrFlags.html#aab1e56b694ff2c83f07ee874be04916fa3b711cc2011cca9d0656fb9f576ce06c">SIInstrFlags::Q_NAN</a> |</div><div class="line"><a name="l08347"></a><span class="lineno"> 8347</span>&#160;                          <a class="code" href="namespacellvm_1_1SIInstrFlags.html#aab1e56b694ff2c83f07ee874be04916faa724c17a66503402aa8d105d0c9f3d20">SIInstrFlags::N_INFINITY</a> |</div><div class="line"><a name="l08348"></a><span class="lineno"> 8348</span>&#160;                          <a class="code" href="namespacellvm_1_1SIInstrFlags.html#aab1e56b694ff2c83f07ee874be04916fac3642a81e1e79c9359572b4c9bc9cb45">SIInstrFlags::P_INFINITY</a>)) &amp; 0x3ff) == Mask,</div><div class="line"><a name="l08349"></a><span class="lineno"> 8349</span>&#160;                      <span class="stringliteral">&quot;mask not equal&quot;</span>);</div><div class="line"><a name="l08350"></a><span class="lineno"> 8350</span>&#160;</div><div class="line"><a name="l08351"></a><span class="lineno"> 8351</span>&#160;        <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL(N);</div><div class="line"><a name="l08352"></a><span class="lineno"> 8352</span>&#160;        <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea91ac5439df5245511c113f8833356321">AMDGPUISD::FP_CLASS</a>, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a85440bbdbba12de574c02e515444d3f4">MVT::i1</a>,</div><div class="line"><a name="l08353"></a><span class="lineno"> 8353</span>&#160;                           X, DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(Mask, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>));</div><div class="line"><a name="l08354"></a><span class="lineno"> 8354</span>&#160;      }</div><div class="line"><a name="l08355"></a><span class="lineno"> 8355</span>&#160;    }</div><div class="line"><a name="l08356"></a><span class="lineno"> 8356</span>&#160;  }</div><div class="line"><a name="l08357"></a><span class="lineno"> 8357</span>&#160;</div><div class="line"><a name="l08358"></a><span class="lineno"> 8358</span>&#160;  <span class="keywordflow">if</span> (RHS.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a0158ee47dfa868be5d28e2cbef70d5d0">ISD::SETCC</a> &amp;&amp; LHS.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea91ac5439df5245511c113f8833356321">AMDGPUISD::FP_CLASS</a>)</div><div class="line"><a name="l08359"></a><span class="lineno"> 8359</span>&#160;    <a class="code" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(LHS, RHS);</div><div class="line"><a name="l08360"></a><span class="lineno"> 8360</span>&#160;</div><div class="line"><a name="l08361"></a><span class="lineno"> 8361</span>&#160;  <span class="keywordflow">if</span> (LHS.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a0158ee47dfa868be5d28e2cbef70d5d0">ISD::SETCC</a> &amp;&amp; RHS.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea91ac5439df5245511c113f8833356321">AMDGPUISD::FP_CLASS</a> &amp;&amp;</div><div class="line"><a name="l08362"></a><span class="lineno"> 8362</span>&#160;      RHS.<a class="code" href="classllvm_1_1SDValue.html#a342c0d4e8e59b30daefe9a05bc2098bd">hasOneUse</a>()) {</div><div class="line"><a name="l08363"></a><span class="lineno"> 8363</span>&#160;    <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> LCC = cast&lt;CondCodeSDNode&gt;(LHS.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(2))-&gt;<span class="keyword">get</span>();</div><div class="line"><a name="l08364"></a><span class="lineno"> 8364</span>&#160;    <span class="comment">// and (fcmp seto), (fp_class x, mask) -&gt; fp_class x, mask &amp; ~(p_nan | n_nan)</span></div><div class="line"><a name="l08365"></a><span class="lineno"> 8365</span>&#160;    <span class="comment">// and (fcmp setuo), (fp_class x, mask) -&gt; fp_class x, mask &amp; (p_nan | n_nan)</span></div><div class="line"><a name="l08366"></a><span class="lineno"> 8366</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *<a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a> = <a class="code" href="namespacellvm.html#a4db2f71d62968b2be3c4bffc5050d8c7">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a>&gt;(RHS.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1));</div><div class="line"><a name="l08367"></a><span class="lineno"> 8367</span>&#160;    <span class="keywordflow">if</span> ((LCC == <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a71f916390487bb109d9968c72553eaf4">ISD::SETO</a> || LCC == <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a48a334bbe606d5e82c9cd84eaa127b50">ISD::SETUO</a>) &amp;&amp; Mask &amp;&amp;</div><div class="line"><a name="l08368"></a><span class="lineno"> 8368</span>&#160;        (RHS.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0) == LHS.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0) &amp;&amp;</div><div class="line"><a name="l08369"></a><span class="lineno"> 8369</span>&#160;         LHS.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0) == LHS.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1))) {</div><div class="line"><a name="l08370"></a><span class="lineno"> 8370</span>&#160;      <span class="keyword">const</span> <span class="keywordtype">unsigned</span> OrdMask = <a class="code" href="namespacellvm_1_1SIInstrFlags.html#aab1e56b694ff2c83f07ee874be04916fa652acf31b995a544cc606af5d8547895">SIInstrFlags::S_NAN</a> | <a class="code" href="namespacellvm_1_1SIInstrFlags.html#aab1e56b694ff2c83f07ee874be04916fa3b711cc2011cca9d0656fb9f576ce06c">SIInstrFlags::Q_NAN</a>;</div><div class="line"><a name="l08371"></a><span class="lineno"> 8371</span>&#160;      <span class="keywordtype">unsigned</span> NewMask = LCC == <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a71f916390487bb109d9968c72553eaf4">ISD::SETO</a> ?</div><div class="line"><a name="l08372"></a><span class="lineno"> 8372</span>&#160;        Mask-&gt;<a class="code" href="classllvm_1_1ConstantSDNode.html#a5cb49674ec65724b4d9aecb48588a13a">getZExtValue</a>() &amp; ~OrdMask :</div><div class="line"><a name="l08373"></a><span class="lineno"> 8373</span>&#160;        Mask-&gt;<a class="code" href="classllvm_1_1ConstantSDNode.html#a5cb49674ec65724b4d9aecb48588a13a">getZExtValue</a>() &amp; OrdMask;</div><div class="line"><a name="l08374"></a><span class="lineno"> 8374</span>&#160;</div><div class="line"><a name="l08375"></a><span class="lineno"> 8375</span>&#160;      <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL(N);</div><div class="line"><a name="l08376"></a><span class="lineno"> 8376</span>&#160;      <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea91ac5439df5245511c113f8833356321">AMDGPUISD::FP_CLASS</a>, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a85440bbdbba12de574c02e515444d3f4">MVT::i1</a>, RHS.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0),</div><div class="line"><a name="l08377"></a><span class="lineno"> 8377</span>&#160;                         DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(NewMask, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>));</div><div class="line"><a name="l08378"></a><span class="lineno"> 8378</span>&#160;    }</div><div class="line"><a name="l08379"></a><span class="lineno"> 8379</span>&#160;  }</div><div class="line"><a name="l08380"></a><span class="lineno"> 8380</span>&#160;</div><div class="line"><a name="l08381"></a><span class="lineno"> 8381</span>&#160;  <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a> &amp;&amp;</div><div class="line"><a name="l08382"></a><span class="lineno"> 8382</span>&#160;      (RHS.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a5183f3d72924bc7c77ba8d3f5de9f602">ISD::SIGN_EXTEND</a> || LHS.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a5183f3d72924bc7c77ba8d3f5de9f602">ISD::SIGN_EXTEND</a>)) {</div><div class="line"><a name="l08383"></a><span class="lineno"> 8383</span>&#160;    <span class="comment">// and x, (sext cc from i1) =&gt; select cc, x, 0</span></div><div class="line"><a name="l08384"></a><span class="lineno"> 8384</span>&#160;    <span class="keywordflow">if</span> (RHS.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a5183f3d72924bc7c77ba8d3f5de9f602">ISD::SIGN_EXTEND</a>)</div><div class="line"><a name="l08385"></a><span class="lineno"> 8385</span>&#160;      <a class="code" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(LHS, RHS);</div><div class="line"><a name="l08386"></a><span class="lineno"> 8386</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="SIISelLowering_8cpp.html#a136cb2ec0e5490b741141adb8dad13cf">isBoolSGPR</a>(RHS.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0)))</div><div class="line"><a name="l08387"></a><span class="lineno"> 8387</span>&#160;      <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a1020d2b51aa8633c1fc9332abe12504a">getSelect</a>(<a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(N), <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, RHS.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0),</div><div class="line"><a name="l08388"></a><span class="lineno"> 8388</span>&#160;                           LHS, DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(0, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(N), <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>));</div><div class="line"><a name="l08389"></a><span class="lineno"> 8389</span>&#160;  }</div><div class="line"><a name="l08390"></a><span class="lineno"> 8390</span>&#160;</div><div class="line"><a name="l08391"></a><span class="lineno"> 8391</span>&#160;  <span class="comment">// and (op x, c1), (op y, c2) -&gt; perm x, y, permute_mask(c1, c2)</span></div><div class="line"><a name="l08392"></a><span class="lineno"> 8392</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a> = <a class="code" href="classllvm_1_1SITargetLowering.html#a24ad06f18143b455e48074549d2e7e3e">getSubtarget</a>()-&gt;<a class="code" href="classllvm_1_1GCNSubtarget.html#a4bbc0f0059b8fc54fdd919e558f0b911">getInstrInfo</a>();</div><div class="line"><a name="l08393"></a><span class="lineno"> 8393</span>&#160;  <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a> &amp;&amp; LHS.<a class="code" href="classllvm_1_1SDValue.html#a342c0d4e8e59b30daefe9a05bc2098bd">hasOneUse</a>() &amp;&amp; RHS.<a class="code" href="classllvm_1_1SDValue.html#a342c0d4e8e59b30daefe9a05bc2098bd">hasOneUse</a>() &amp;&amp;</div><div class="line"><a name="l08394"></a><span class="lineno"> 8394</span>&#160;      N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a28417243f8d25f74e598d78d7802c366">isDivergent</a>() &amp;&amp; TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#ae25e963e7382528026a78b5c2e31c435">pseudoToMCOpcode</a>(AMDGPU::V_PERM_B32) != -1) {</div><div class="line"><a name="l08395"></a><span class="lineno"> 8395</span>&#160;    <a class="code" href="classuint32__t.html">uint32_t</a> LHSMask = <a class="code" href="SIISelLowering_8cpp.html#aa84237977f639249ff2392cf3d685d89">getPermuteMask</a>(DAG, LHS);</div><div class="line"><a name="l08396"></a><span class="lineno"> 8396</span>&#160;    <a class="code" href="classuint32__t.html">uint32_t</a> RHSMask = <a class="code" href="SIISelLowering_8cpp.html#aa84237977f639249ff2392cf3d685d89">getPermuteMask</a>(DAG, RHS);</div><div class="line"><a name="l08397"></a><span class="lineno"> 8397</span>&#160;    <span class="keywordflow">if</span> (LHSMask != ~0u &amp;&amp; RHSMask != ~0u) {</div><div class="line"><a name="l08398"></a><span class="lineno"> 8398</span>&#160;      <span class="comment">// Canonicalize the expression in an attempt to have fewer unique masks</span></div><div class="line"><a name="l08399"></a><span class="lineno"> 8399</span>&#160;      <span class="comment">// and therefore fewer registers used to hold the masks.</span></div><div class="line"><a name="l08400"></a><span class="lineno"> 8400</span>&#160;      <span class="keywordflow">if</span> (LHSMask &gt; RHSMask) {</div><div class="line"><a name="l08401"></a><span class="lineno"> 8401</span>&#160;        <a class="code" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(LHSMask, RHSMask);</div><div class="line"><a name="l08402"></a><span class="lineno"> 8402</span>&#160;        <a class="code" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(LHS, RHS);</div><div class="line"><a name="l08403"></a><span class="lineno"> 8403</span>&#160;      }</div><div class="line"><a name="l08404"></a><span class="lineno"> 8404</span>&#160;</div><div class="line"><a name="l08405"></a><span class="lineno"> 8405</span>&#160;      <span class="comment">// Select 0xc for each lane used from source operand. Zero has 0xc mask</span></div><div class="line"><a name="l08406"></a><span class="lineno"> 8406</span>&#160;      <span class="comment">// set, 0xff have 0xff in the mask, actual lanes are in the 0-3 range.</span></div><div class="line"><a name="l08407"></a><span class="lineno"> 8407</span>&#160;      <a class="code" href="classuint32__t.html">uint32_t</a> LHSUsedLanes = ~(LHSMask &amp; 0x0c0c0c0c) &amp; 0x0c0c0c0c;</div><div class="line"><a name="l08408"></a><span class="lineno"> 8408</span>&#160;      <a class="code" href="classuint32__t.html">uint32_t</a> RHSUsedLanes = ~(RHSMask &amp; 0x0c0c0c0c) &amp; 0x0c0c0c0c;</div><div class="line"><a name="l08409"></a><span class="lineno"> 8409</span>&#160;</div><div class="line"><a name="l08410"></a><span class="lineno"> 8410</span>&#160;      <span class="comment">// Check of we need to combine values from two sources within a byte.</span></div><div class="line"><a name="l08411"></a><span class="lineno"> 8411</span>&#160;      <span class="keywordflow">if</span> (!(LHSUsedLanes &amp; RHSUsedLanes) &amp;&amp;</div><div class="line"><a name="l08412"></a><span class="lineno"> 8412</span>&#160;          <span class="comment">// If we select high and lower word keep it for SDWA.</span></div><div class="line"><a name="l08413"></a><span class="lineno"> 8413</span>&#160;          <span class="comment">// TODO: teach SDWA to work with v_perm_b32 and remove the check.</span></div><div class="line"><a name="l08414"></a><span class="lineno"> 8414</span>&#160;          !(LHSUsedLanes == 0x0c0c0000 &amp;&amp; RHSUsedLanes == 0x00000c0c)) {</div><div class="line"><a name="l08415"></a><span class="lineno"> 8415</span>&#160;        <span class="comment">// Each byte in each mask is either selector mask 0-3, or has higher</span></div><div class="line"><a name="l08416"></a><span class="lineno"> 8416</span>&#160;        <span class="comment">// bits set in either of masks, which can be 0xff for 0xff or 0x0c for</span></div><div class="line"><a name="l08417"></a><span class="lineno"> 8417</span>&#160;        <span class="comment">// zero. If 0x0c is in either mask it shall always be 0x0c. Otherwise</span></div><div class="line"><a name="l08418"></a><span class="lineno"> 8418</span>&#160;        <span class="comment">// mask which is not 0xff wins. By anding both masks we have a correct</span></div><div class="line"><a name="l08419"></a><span class="lineno"> 8419</span>&#160;        <span class="comment">// result except that 0x0c shall be corrected to give 0x0c only.</span></div><div class="line"><a name="l08420"></a><span class="lineno"> 8420</span>&#160;        <a class="code" href="classuint32__t.html">uint32_t</a> <a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a> = LHSMask &amp; RHSMask;</div><div class="line"><a name="l08421"></a><span class="lineno"> 8421</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> &lt; 32; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> += 8) {</div><div class="line"><a name="l08422"></a><span class="lineno"> 8422</span>&#160;          <a class="code" href="classuint32__t.html">uint32_t</a> ByteSel = 0xff &lt;&lt; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div><div class="line"><a name="l08423"></a><span class="lineno"> 8423</span>&#160;          <span class="keywordflow">if</span> ((LHSMask &amp; ByteSel) == 0x0c || (RHSMask &amp; ByteSel) == 0x0c)</div><div class="line"><a name="l08424"></a><span class="lineno"> 8424</span>&#160;            Mask &amp;= (0x0c &lt;&lt; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) &amp; 0xffffffff;</div><div class="line"><a name="l08425"></a><span class="lineno"> 8425</span>&#160;        }</div><div class="line"><a name="l08426"></a><span class="lineno"> 8426</span>&#160;</div><div class="line"><a name="l08427"></a><span class="lineno"> 8427</span>&#160;        <span class="comment">// Add 4 to each active LHS lane. It will not affect any existing 0xff</span></div><div class="line"><a name="l08428"></a><span class="lineno"> 8428</span>&#160;        <span class="comment">// or 0x0c.</span></div><div class="line"><a name="l08429"></a><span class="lineno"> 8429</span>&#160;        <a class="code" href="classuint32__t.html">uint32_t</a> Sel = Mask | (LHSUsedLanes &amp; 0x04040404);</div><div class="line"><a name="l08430"></a><span class="lineno"> 8430</span>&#160;        <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL(N);</div><div class="line"><a name="l08431"></a><span class="lineno"> 8431</span>&#160;</div><div class="line"><a name="l08432"></a><span class="lineno"> 8432</span>&#160;        <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea5af8d311a572d1aba24e25c20d1d7923">AMDGPUISD::PERM</a>, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>,</div><div class="line"><a name="l08433"></a><span class="lineno"> 8433</span>&#160;                           LHS.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0), RHS.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0),</div><div class="line"><a name="l08434"></a><span class="lineno"> 8434</span>&#160;                           DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(Sel, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>));</div><div class="line"><a name="l08435"></a><span class="lineno"> 8435</span>&#160;      }</div><div class="line"><a name="l08436"></a><span class="lineno"> 8436</span>&#160;    }</div><div class="line"><a name="l08437"></a><span class="lineno"> 8437</span>&#160;  }</div><div class="line"><a name="l08438"></a><span class="lineno"> 8438</span>&#160;</div><div class="line"><a name="l08439"></a><span class="lineno"> 8439</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l08440"></a><span class="lineno"> 8440</span>&#160;}</div><div class="line"><a name="l08441"></a><span class="lineno"> 8441</span>&#160;</div><div class="line"><a name="l08442"></a><span class="lineno"> 8442</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SITargetLowering::performOrCombine(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N,</div><div class="line"><a name="l08443"></a><span class="lineno"> 8443</span>&#160;                                           DAGCombinerInfo &amp;DCI)<span class="keyword"> const </span>{</div><div class="line"><a name="l08444"></a><span class="lineno"> 8444</span>&#160;  <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG = DCI.DAG;</div><div class="line"><a name="l08445"></a><span class="lineno"> 8445</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LHS = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0);</div><div class="line"><a name="l08446"></a><span class="lineno"> 8446</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> RHS = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1);</div><div class="line"><a name="l08447"></a><span class="lineno"> 8447</span>&#160;</div><div class="line"><a name="l08448"></a><span class="lineno"> 8448</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0);</div><div class="line"><a name="l08449"></a><span class="lineno"> 8449</span>&#160;  <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a85440bbdbba12de574c02e515444d3f4">MVT::i1</a>) {</div><div class="line"><a name="l08450"></a><span class="lineno"> 8450</span>&#160;    <span class="comment">// or (fp_class x, c1), (fp_class x, c2) -&gt; fp_class x, (c1 | c2)</span></div><div class="line"><a name="l08451"></a><span class="lineno"> 8451</span>&#160;    <span class="keywordflow">if</span> (LHS.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea91ac5439df5245511c113f8833356321">AMDGPUISD::FP_CLASS</a> &amp;&amp;</div><div class="line"><a name="l08452"></a><span class="lineno"> 8452</span>&#160;        RHS.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea91ac5439df5245511c113f8833356321">AMDGPUISD::FP_CLASS</a>) {</div><div class="line"><a name="l08453"></a><span class="lineno"> 8453</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Src = LHS.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div><div class="line"><a name="l08454"></a><span class="lineno"> 8454</span>&#160;      <span class="keywordflow">if</span> (Src != RHS.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0))</div><div class="line"><a name="l08455"></a><span class="lineno"> 8455</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l08456"></a><span class="lineno"> 8456</span>&#160;</div><div class="line"><a name="l08457"></a><span class="lineno"> 8457</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *CLHS = <a class="code" href="namespacellvm.html#a4db2f71d62968b2be3c4bffc5050d8c7">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a>&gt;(LHS.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1));</div><div class="line"><a name="l08458"></a><span class="lineno"> 8458</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *CRHS = <a class="code" href="namespacellvm.html#a4db2f71d62968b2be3c4bffc5050d8c7">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a>&gt;(RHS.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1));</div><div class="line"><a name="l08459"></a><span class="lineno"> 8459</span>&#160;      <span class="keywordflow">if</span> (!CLHS || !CRHS)</div><div class="line"><a name="l08460"></a><span class="lineno"> 8460</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l08461"></a><span class="lineno"> 8461</span>&#160;</div><div class="line"><a name="l08462"></a><span class="lineno"> 8462</span>&#160;      <span class="comment">// Only 10 bits are used.</span></div><div class="line"><a name="l08463"></a><span class="lineno"> 8463</span>&#160;      <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint32__t.html">uint32_t</a> MaxMask = 0x3ff;</div><div class="line"><a name="l08464"></a><span class="lineno"> 8464</span>&#160;</div><div class="line"><a name="l08465"></a><span class="lineno"> 8465</span>&#160;      <a class="code" href="classuint32__t.html">uint32_t</a> NewMask = (CLHS-&gt;<a class="code" href="classllvm_1_1ConstantSDNode.html#a5cb49674ec65724b4d9aecb48588a13a">getZExtValue</a>() | CRHS-&gt;getZExtValue()) &amp; MaxMask;</div><div class="line"><a name="l08466"></a><span class="lineno"> 8466</span>&#160;      <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL(N);</div><div class="line"><a name="l08467"></a><span class="lineno"> 8467</span>&#160;      <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea91ac5439df5245511c113f8833356321">AMDGPUISD::FP_CLASS</a>, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a85440bbdbba12de574c02e515444d3f4">MVT::i1</a>,</div><div class="line"><a name="l08468"></a><span class="lineno"> 8468</span>&#160;                         Src, DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(NewMask, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>));</div><div class="line"><a name="l08469"></a><span class="lineno"> 8469</span>&#160;    }</div><div class="line"><a name="l08470"></a><span class="lineno"> 8470</span>&#160;</div><div class="line"><a name="l08471"></a><span class="lineno"> 8471</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l08472"></a><span class="lineno"> 8472</span>&#160;  }</div><div class="line"><a name="l08473"></a><span class="lineno"> 8473</span>&#160;</div><div class="line"><a name="l08474"></a><span class="lineno"> 8474</span>&#160;  <span class="comment">// or (perm x, y, c1), c2 -&gt; perm x, y, permute_mask(c1, c2)</span></div><div class="line"><a name="l08475"></a><span class="lineno"> 8475</span>&#160;  <span class="keywordflow">if</span> (isa&lt;ConstantSDNode&gt;(RHS) &amp;&amp; LHS.<a class="code" href="classllvm_1_1SDValue.html#a342c0d4e8e59b30daefe9a05bc2098bd">hasOneUse</a>() &amp;&amp;</div><div class="line"><a name="l08476"></a><span class="lineno"> 8476</span>&#160;      LHS.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea5af8d311a572d1aba24e25c20d1d7923">AMDGPUISD::PERM</a> &amp;&amp;</div><div class="line"><a name="l08477"></a><span class="lineno"> 8477</span>&#160;      isa&lt;ConstantSDNode&gt;(LHS.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(2))) {</div><div class="line"><a name="l08478"></a><span class="lineno"> 8478</span>&#160;    <a class="code" href="classuint32__t.html">uint32_t</a> Sel = <a class="code" href="SIISelLowering_8cpp.html#ab0c34cd5d07ddf807502df71aa846730">getConstantPermuteMask</a>(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a90cd0589eba5e5112a68717f122f1fbe">getConstantOperandVal</a>(1));</div><div class="line"><a name="l08479"></a><span class="lineno"> 8479</span>&#160;    <span class="keywordflow">if</span> (!Sel)</div><div class="line"><a name="l08480"></a><span class="lineno"> 8480</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l08481"></a><span class="lineno"> 8481</span>&#160;</div><div class="line"><a name="l08482"></a><span class="lineno"> 8482</span>&#160;    Sel |= LHS.<a class="code" href="classllvm_1_1SDValue.html#ac969b6c833cfa44c1b4fcd5790268340">getConstantOperandVal</a>(2);</div><div class="line"><a name="l08483"></a><span class="lineno"> 8483</span>&#160;    <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL(N);</div><div class="line"><a name="l08484"></a><span class="lineno"> 8484</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea5af8d311a572d1aba24e25c20d1d7923">AMDGPUISD::PERM</a>, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, LHS.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0),</div><div class="line"><a name="l08485"></a><span class="lineno"> 8485</span>&#160;                       LHS.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1), DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(Sel, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>));</div><div class="line"><a name="l08486"></a><span class="lineno"> 8486</span>&#160;  }</div><div class="line"><a name="l08487"></a><span class="lineno"> 8487</span>&#160;</div><div class="line"><a name="l08488"></a><span class="lineno"> 8488</span>&#160;  <span class="comment">// or (op x, c1), (op y, c2) -&gt; perm x, y, permute_mask(c1, c2)</span></div><div class="line"><a name="l08489"></a><span class="lineno"> 8489</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a> = <a class="code" href="classllvm_1_1SITargetLowering.html#a24ad06f18143b455e48074549d2e7e3e">getSubtarget</a>()-&gt;<a class="code" href="classllvm_1_1GCNSubtarget.html#a4bbc0f0059b8fc54fdd919e558f0b911">getInstrInfo</a>();</div><div class="line"><a name="l08490"></a><span class="lineno"> 8490</span>&#160;  <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a> &amp;&amp; LHS.<a class="code" href="classllvm_1_1SDValue.html#a342c0d4e8e59b30daefe9a05bc2098bd">hasOneUse</a>() &amp;&amp; RHS.<a class="code" href="classllvm_1_1SDValue.html#a342c0d4e8e59b30daefe9a05bc2098bd">hasOneUse</a>() &amp;&amp;</div><div class="line"><a name="l08491"></a><span class="lineno"> 8491</span>&#160;      N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a28417243f8d25f74e598d78d7802c366">isDivergent</a>() &amp;&amp; TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#ae25e963e7382528026a78b5c2e31c435">pseudoToMCOpcode</a>(AMDGPU::V_PERM_B32) != -1) {</div><div class="line"><a name="l08492"></a><span class="lineno"> 8492</span>&#160;    <a class="code" href="classuint32__t.html">uint32_t</a> LHSMask = <a class="code" href="SIISelLowering_8cpp.html#aa84237977f639249ff2392cf3d685d89">getPermuteMask</a>(DAG, LHS);</div><div class="line"><a name="l08493"></a><span class="lineno"> 8493</span>&#160;    <a class="code" href="classuint32__t.html">uint32_t</a> RHSMask = <a class="code" href="SIISelLowering_8cpp.html#aa84237977f639249ff2392cf3d685d89">getPermuteMask</a>(DAG, RHS);</div><div class="line"><a name="l08494"></a><span class="lineno"> 8494</span>&#160;    <span class="keywordflow">if</span> (LHSMask != ~0u &amp;&amp; RHSMask != ~0u) {</div><div class="line"><a name="l08495"></a><span class="lineno"> 8495</span>&#160;      <span class="comment">// Canonicalize the expression in an attempt to have fewer unique masks</span></div><div class="line"><a name="l08496"></a><span class="lineno"> 8496</span>&#160;      <span class="comment">// and therefore fewer registers used to hold the masks.</span></div><div class="line"><a name="l08497"></a><span class="lineno"> 8497</span>&#160;      <span class="keywordflow">if</span> (LHSMask &gt; RHSMask) {</div><div class="line"><a name="l08498"></a><span class="lineno"> 8498</span>&#160;        <a class="code" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(LHSMask, RHSMask);</div><div class="line"><a name="l08499"></a><span class="lineno"> 8499</span>&#160;        <a class="code" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(LHS, RHS);</div><div class="line"><a name="l08500"></a><span class="lineno"> 8500</span>&#160;      }</div><div class="line"><a name="l08501"></a><span class="lineno"> 8501</span>&#160;</div><div class="line"><a name="l08502"></a><span class="lineno"> 8502</span>&#160;      <span class="comment">// Select 0xc for each lane used from source operand. Zero has 0xc mask</span></div><div class="line"><a name="l08503"></a><span class="lineno"> 8503</span>&#160;      <span class="comment">// set, 0xff have 0xff in the mask, actual lanes are in the 0-3 range.</span></div><div class="line"><a name="l08504"></a><span class="lineno"> 8504</span>&#160;      <a class="code" href="classuint32__t.html">uint32_t</a> LHSUsedLanes = ~(LHSMask &amp; 0x0c0c0c0c) &amp; 0x0c0c0c0c;</div><div class="line"><a name="l08505"></a><span class="lineno"> 8505</span>&#160;      <a class="code" href="classuint32__t.html">uint32_t</a> RHSUsedLanes = ~(RHSMask &amp; 0x0c0c0c0c) &amp; 0x0c0c0c0c;</div><div class="line"><a name="l08506"></a><span class="lineno"> 8506</span>&#160;</div><div class="line"><a name="l08507"></a><span class="lineno"> 8507</span>&#160;      <span class="comment">// Check of we need to combine values from two sources within a byte.</span></div><div class="line"><a name="l08508"></a><span class="lineno"> 8508</span>&#160;      <span class="keywordflow">if</span> (!(LHSUsedLanes &amp; RHSUsedLanes) &amp;&amp;</div><div class="line"><a name="l08509"></a><span class="lineno"> 8509</span>&#160;          <span class="comment">// If we select high and lower word keep it for SDWA.</span></div><div class="line"><a name="l08510"></a><span class="lineno"> 8510</span>&#160;          <span class="comment">// TODO: teach SDWA to work with v_perm_b32 and remove the check.</span></div><div class="line"><a name="l08511"></a><span class="lineno"> 8511</span>&#160;          !(LHSUsedLanes == 0x0c0c0000 &amp;&amp; RHSUsedLanes == 0x00000c0c)) {</div><div class="line"><a name="l08512"></a><span class="lineno"> 8512</span>&#160;        <span class="comment">// Kill zero bytes selected by other mask. Zero value is 0xc.</span></div><div class="line"><a name="l08513"></a><span class="lineno"> 8513</span>&#160;        LHSMask &amp;= ~RHSUsedLanes;</div><div class="line"><a name="l08514"></a><span class="lineno"> 8514</span>&#160;        RHSMask &amp;= ~LHSUsedLanes;</div><div class="line"><a name="l08515"></a><span class="lineno"> 8515</span>&#160;        <span class="comment">// Add 4 to each active LHS lane</span></div><div class="line"><a name="l08516"></a><span class="lineno"> 8516</span>&#160;        LHSMask |= LHSUsedLanes &amp; 0x04040404;</div><div class="line"><a name="l08517"></a><span class="lineno"> 8517</span>&#160;        <span class="comment">// Combine masks</span></div><div class="line"><a name="l08518"></a><span class="lineno"> 8518</span>&#160;        <a class="code" href="classuint32__t.html">uint32_t</a> Sel = LHSMask | RHSMask;</div><div class="line"><a name="l08519"></a><span class="lineno"> 8519</span>&#160;        <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL(N);</div><div class="line"><a name="l08520"></a><span class="lineno"> 8520</span>&#160;</div><div class="line"><a name="l08521"></a><span class="lineno"> 8521</span>&#160;        <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea5af8d311a572d1aba24e25c20d1d7923">AMDGPUISD::PERM</a>, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>,</div><div class="line"><a name="l08522"></a><span class="lineno"> 8522</span>&#160;                           LHS.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0), RHS.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0),</div><div class="line"><a name="l08523"></a><span class="lineno"> 8523</span>&#160;                           DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(Sel, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>));</div><div class="line"><a name="l08524"></a><span class="lineno"> 8524</span>&#160;      }</div><div class="line"><a name="l08525"></a><span class="lineno"> 8525</span>&#160;    }</div><div class="line"><a name="l08526"></a><span class="lineno"> 8526</span>&#160;  }</div><div class="line"><a name="l08527"></a><span class="lineno"> 8527</span>&#160;</div><div class="line"><a name="l08528"></a><span class="lineno"> 8528</span>&#160;  <span class="keywordflow">if</span> (VT != <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>)</div><div class="line"><a name="l08529"></a><span class="lineno"> 8529</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l08530"></a><span class="lineno"> 8530</span>&#160;</div><div class="line"><a name="l08531"></a><span class="lineno"> 8531</span>&#160;  <span class="comment">// TODO: This could be a generic combine with a predicate for extracting the</span></div><div class="line"><a name="l08532"></a><span class="lineno"> 8532</span>&#160;  <span class="comment">// high half of an integer being free.</span></div><div class="line"><a name="l08533"></a><span class="lineno"> 8533</span>&#160;</div><div class="line"><a name="l08534"></a><span class="lineno"> 8534</span>&#160;  <span class="comment">// (or i64:x, (zero_extend i32:y)) -&gt;</span></div><div class="line"><a name="l08535"></a><span class="lineno"> 8535</span>&#160;  <span class="comment">//   i64 (bitcast (v2i32 build_vector (or i32:y, lo_32(x)), hi_32(x)))</span></div><div class="line"><a name="l08536"></a><span class="lineno"> 8536</span>&#160;  <span class="keywordflow">if</span> (LHS.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a93fdf85eff945f1a668b4915a051453e">ISD::ZERO_EXTEND</a> &amp;&amp;</div><div class="line"><a name="l08537"></a><span class="lineno"> 8537</span>&#160;      RHS.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a93fdf85eff945f1a668b4915a051453e">ISD::ZERO_EXTEND</a>)</div><div class="line"><a name="l08538"></a><span class="lineno"> 8538</span>&#160;    <a class="code" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(LHS, RHS);</div><div class="line"><a name="l08539"></a><span class="lineno"> 8539</span>&#160;</div><div class="line"><a name="l08540"></a><span class="lineno"> 8540</span>&#160;  <span class="keywordflow">if</span> (RHS.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a93fdf85eff945f1a668b4915a051453e">ISD::ZERO_EXTEND</a>) {</div><div class="line"><a name="l08541"></a><span class="lineno"> 8541</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> ExtSrc = RHS.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div><div class="line"><a name="l08542"></a><span class="lineno"> 8542</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> SrcVT = ExtSrc.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div><div class="line"><a name="l08543"></a><span class="lineno"> 8543</span>&#160;    <span class="keywordflow">if</span> (SrcVT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>) {</div><div class="line"><a name="l08544"></a><span class="lineno"> 8544</span>&#160;      <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> SL(N);</div><div class="line"><a name="l08545"></a><span class="lineno"> 8545</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowLHS, HiBits;</div><div class="line"><a name="l08546"></a><span class="lineno"> 8546</span>&#160;      std::tie(LowLHS, HiBits) = <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#aaf8d7f83f5f1ac927a1f43a8db7ce730">split64BitValue</a>(LHS, DAG);</div><div class="line"><a name="l08547"></a><span class="lineno"> 8547</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowOr = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7415ab9f2172c59a2ee7c7a02afa56a4">ISD::OR</a>, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, LowLHS, ExtSrc);</div><div class="line"><a name="l08548"></a><span class="lineno"> 8548</span>&#160;</div><div class="line"><a name="l08549"></a><span class="lineno"> 8549</span>&#160;      DCI.AddToWorklist(LowOr.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>());</div><div class="line"><a name="l08550"></a><span class="lineno"> 8550</span>&#160;      DCI.AddToWorklist(HiBits.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>());</div><div class="line"><a name="l08551"></a><span class="lineno"> 8551</span>&#160;</div><div class="line"><a name="l08552"></a><span class="lineno"> 8552</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Vec = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aff6f73b624fecca7dbe94259f9437e32">ISD::BUILD_VECTOR</a>, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a5782b71c5eafe937e8d31d7b62497d99">MVT::v2i32</a>,</div><div class="line"><a name="l08553"></a><span class="lineno"> 8553</span>&#160;                                LowOr, HiBits);</div><div class="line"><a name="l08554"></a><span class="lineno"> 8554</span>&#160;      <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a>, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, Vec);</div><div class="line"><a name="l08555"></a><span class="lineno"> 8555</span>&#160;    }</div><div class="line"><a name="l08556"></a><span class="lineno"> 8556</span>&#160;  }</div><div class="line"><a name="l08557"></a><span class="lineno"> 8557</span>&#160;</div><div class="line"><a name="l08558"></a><span class="lineno"> 8558</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *CRHS = <a class="code" href="namespacellvm.html#a4db2f71d62968b2be3c4bffc5050d8c7">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a>&gt;(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1));</div><div class="line"><a name="l08559"></a><span class="lineno"> 8559</span>&#160;  <span class="keywordflow">if</span> (CRHS) {</div><div class="line"><a name="l08560"></a><span class="lineno"> 8560</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Split</div><div class="line"><a name="l08561"></a><span class="lineno"> 8561</span>&#160;          = splitBinaryBitConstantOp(DCI, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(N), <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7415ab9f2172c59a2ee7c7a02afa56a4">ISD::OR</a>, LHS, CRHS))</div><div class="line"><a name="l08562"></a><span class="lineno"> 8562</span>&#160;      <span class="keywordflow">return</span> Split;</div><div class="line"><a name="l08563"></a><span class="lineno"> 8563</span>&#160;  }</div><div class="line"><a name="l08564"></a><span class="lineno"> 8564</span>&#160;</div><div class="line"><a name="l08565"></a><span class="lineno"> 8565</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l08566"></a><span class="lineno"> 8566</span>&#160;}</div><div class="line"><a name="l08567"></a><span class="lineno"> 8567</span>&#160;</div><div class="line"><a name="l08568"></a><span class="lineno"> 8568</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SITargetLowering::performXorCombine(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N,</div><div class="line"><a name="l08569"></a><span class="lineno"> 8569</span>&#160;                                            DAGCombinerInfo &amp;DCI)<span class="keyword"> const </span>{</div><div class="line"><a name="l08570"></a><span class="lineno"> 8570</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0);</div><div class="line"><a name="l08571"></a><span class="lineno"> 8571</span>&#160;  <span class="keywordflow">if</span> (VT != <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>)</div><div class="line"><a name="l08572"></a><span class="lineno"> 8572</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l08573"></a><span class="lineno"> 8573</span>&#160;</div><div class="line"><a name="l08574"></a><span class="lineno"> 8574</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LHS = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0);</div><div class="line"><a name="l08575"></a><span class="lineno"> 8575</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> RHS = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1);</div><div class="line"><a name="l08576"></a><span class="lineno"> 8576</span>&#160;</div><div class="line"><a name="l08577"></a><span class="lineno"> 8577</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *CRHS = <a class="code" href="namespacellvm.html#a4db2f71d62968b2be3c4bffc5050d8c7">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a>&gt;(RHS);</div><div class="line"><a name="l08578"></a><span class="lineno"> 8578</span>&#160;  <span class="keywordflow">if</span> (CRHS) {</div><div class="line"><a name="l08579"></a><span class="lineno"> 8579</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Split</div><div class="line"><a name="l08580"></a><span class="lineno"> 8580</span>&#160;          = splitBinaryBitConstantOp(DCI, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(N), <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a92febb83e6ba116eb7aae8e7e3f70cc1">ISD::XOR</a>, LHS, CRHS))</div><div class="line"><a name="l08581"></a><span class="lineno"> 8581</span>&#160;      <span class="keywordflow">return</span> Split;</div><div class="line"><a name="l08582"></a><span class="lineno"> 8582</span>&#160;  }</div><div class="line"><a name="l08583"></a><span class="lineno"> 8583</span>&#160;</div><div class="line"><a name="l08584"></a><span class="lineno"> 8584</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l08585"></a><span class="lineno"> 8585</span>&#160;}</div><div class="line"><a name="l08586"></a><span class="lineno"> 8586</span>&#160;</div><div class="line"><a name="l08587"></a><span class="lineno"> 8587</span>&#160;<span class="comment">// Instructions that will be lowered with a final instruction that zeros the</span></div><div class="line"><a name="l08588"></a><span class="lineno"> 8588</span>&#160;<span class="comment">// high result bits.</span></div><div class="line"><a name="l08589"></a><span class="lineno"> 8589</span>&#160;<span class="comment">// XXX - probably only need to list legal operations.</span></div><div class="line"><a name="l08590"></a><span class="lineno"><a class="line" href="SIISelLowering_8cpp.html#a289c679647c1d0e44c3fc03e2f0fa3b7"> 8590</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="SIISelLowering_8cpp.html#a289c679647c1d0e44c3fc03e2f0fa3b7">fp16SrcZerosHighBits</a>(<span class="keywordtype">unsigned</span> Opc) {</div><div class="line"><a name="l08591"></a><span class="lineno"> 8591</span>&#160;  <span class="keywordflow">switch</span> (Opc) {</div><div class="line"><a name="l08592"></a><span class="lineno"> 8592</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a32ec12017722f5b42a295fe5eb0b0bdf">ISD::FADD</a>:</div><div class="line"><a name="l08593"></a><span class="lineno"> 8593</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a2852a5b6baa80b1589a46737210a8cad">ISD::FSUB</a>:</div><div class="line"><a name="l08594"></a><span class="lineno"> 8594</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9ab5860c97a00c4627a08cab7b0c8178">ISD::FMUL</a>:</div><div class="line"><a name="l08595"></a><span class="lineno"> 8595</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110abc6c09c7af98236460f0b020eb3be94e">ISD::FDIV</a>:</div><div class="line"><a name="l08596"></a><span class="lineno"> 8596</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110abdd7bbb76dac7962dda6e116e33699da">ISD::FREM</a>:</div><div class="line"><a name="l08597"></a><span class="lineno"> 8597</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a293ca68b3b2ce80eef991de822822254">ISD::FMA</a>:</div><div class="line"><a name="l08598"></a><span class="lineno"> 8598</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a2415bea72c995bb9cf9f85bbbf90bcd7">ISD::FMAD</a>:</div><div class="line"><a name="l08599"></a><span class="lineno"> 8599</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a74a787311d3ab9a17ee0acde7b6a6b14">ISD::FCANONICALIZE</a>:</div><div class="line"><a name="l08600"></a><span class="lineno"> 8600</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110adaf9a3cb5c2ef5eb713bd6bf4ae23aeb">ISD::FP_ROUND</a>:</div><div class="line"><a name="l08601"></a><span class="lineno"> 8601</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a169032eecd015d4eeb869c457202a6c8">ISD::UINT_TO_FP</a>:</div><div class="line"><a name="l08602"></a><span class="lineno"> 8602</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a315004656a75a3c3a9d7294f105a8da2">ISD::SINT_TO_FP</a>:</div><div class="line"><a name="l08603"></a><span class="lineno"> 8603</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a2b4d07600495a563319d6a3dda8dc44d">ISD::FABS</a>:</div><div class="line"><a name="l08604"></a><span class="lineno"> 8604</span>&#160;    <span class="comment">// Fabs is lowered to a bit operation, but it&#39;s an and which will clear the</span></div><div class="line"><a name="l08605"></a><span class="lineno"> 8605</span>&#160;    <span class="comment">// high bits anyway.</span></div><div class="line"><a name="l08606"></a><span class="lineno"> 8606</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ae1118ddac1ce0af8e9f7cc16c9e94fc0">ISD::FSQRT</a>:</div><div class="line"><a name="l08607"></a><span class="lineno"> 8607</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad46ae9fdfe20cd04f7fda7ccbb937543">ISD::FSIN</a>:</div><div class="line"><a name="l08608"></a><span class="lineno"> 8608</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9133d7cfb6a66404ff7757b699bc3941">ISD::FCOS</a>:</div><div class="line"><a name="l08609"></a><span class="lineno"> 8609</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a66b7368b776f6aff492cf970db3df548">ISD::FPOWI</a>:</div><div class="line"><a name="l08610"></a><span class="lineno"> 8610</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a1a6952b1572a4ce241cc3cf45a9ab071">ISD::FPOW</a>:</div><div class="line"><a name="l08611"></a><span class="lineno"> 8611</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac82d37f93ae4420659acdd03f79b15e0">ISD::FLOG</a>:</div><div class="line"><a name="l08612"></a><span class="lineno"> 8612</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a558dc710055f9d60cc3c0893bc29a72d">ISD::FLOG2</a>:</div><div class="line"><a name="l08613"></a><span class="lineno"> 8613</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a0d05d4a5cd10a46f69f9e62d49d275bb">ISD::FLOG10</a>:</div><div class="line"><a name="l08614"></a><span class="lineno"> 8614</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad49a46d391f73aa96002adbdd0cf03f5">ISD::FEXP</a>:</div><div class="line"><a name="l08615"></a><span class="lineno"> 8615</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110af3542a99501ffb93cee4aae9d1ec2d05">ISD::FEXP2</a>:</div><div class="line"><a name="l08616"></a><span class="lineno"> 8616</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad56e9199ae3993a09af36ff41d327a11">ISD::FCEIL</a>:</div><div class="line"><a name="l08617"></a><span class="lineno"> 8617</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a1e92ea554489509b0ad970901bcc715b">ISD::FTRUNC</a>:</div><div class="line"><a name="l08618"></a><span class="lineno"> 8618</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a68014623710f7a44c808cd412236d6a1">ISD::FRINT</a>:</div><div class="line"><a name="l08619"></a><span class="lineno"> 8619</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a2dc876d6cc16ac04376483552292f9f4">ISD::FNEARBYINT</a>:</div><div class="line"><a name="l08620"></a><span class="lineno"> 8620</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a87b7dd3d6a9b68d1558fc6b4706708b0">ISD::FROUND</a>:</div><div class="line"><a name="l08621"></a><span class="lineno"> 8621</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4336c27826676e1ef61383cafa999219">ISD::FFLOOR</a>:</div><div class="line"><a name="l08622"></a><span class="lineno"> 8622</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9f59cc264907eb86e29564d5f6a5b213">ISD::FMINNUM</a>:</div><div class="line"><a name="l08623"></a><span class="lineno"> 8623</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a632dd4bb044d5cd11f671d176ef495f2">ISD::FMAXNUM</a>:</div><div class="line"><a name="l08624"></a><span class="lineno"> 8624</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea79067f8d6a2c24f4d33fc9da493a2037">AMDGPUISD::FRACT</a>:</div><div class="line"><a name="l08625"></a><span class="lineno"> 8625</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eafcbfa7a671e1486a0322c51bdcdb0d7c">AMDGPUISD::CLAMP</a>:</div><div class="line"><a name="l08626"></a><span class="lineno"> 8626</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea4d3421b2a779f5f0c5970c8f5f550c76">AMDGPUISD::COS_HW</a>:</div><div class="line"><a name="l08627"></a><span class="lineno"> 8627</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eadc97b8e5166b4d4370009a552c0f1f73">AMDGPUISD::SIN_HW</a>:</div><div class="line"><a name="l08628"></a><span class="lineno"> 8628</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea9d3121f4e456879833fdb42c71707495">AMDGPUISD::FMIN3</a>:</div><div class="line"><a name="l08629"></a><span class="lineno"> 8629</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eae964dd93e7a7fdbbe3e2ded767b6743e">AMDGPUISD::FMAX3</a>:</div><div class="line"><a name="l08630"></a><span class="lineno"> 8630</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea95a3a9fcf85d6bfad93662a37fdea331">AMDGPUISD::FMED3</a>:</div><div class="line"><a name="l08631"></a><span class="lineno"> 8631</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea509df107f0a734f8d545ad3f7af30831">AMDGPUISD::FMAD_FTZ</a>:</div><div class="line"><a name="l08632"></a><span class="lineno"> 8632</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea480770519d97b188b42a1a0aa660a3db">AMDGPUISD::RCP</a>:</div><div class="line"><a name="l08633"></a><span class="lineno"> 8633</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea6bf36266eccc139178a6078daefaf934">AMDGPUISD::RSQ</a>:</div><div class="line"><a name="l08634"></a><span class="lineno"> 8634</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea51178790d7c73b373338c52de42b4e96">AMDGPUISD::RCP_IFLAG</a>:</div><div class="line"><a name="l08635"></a><span class="lineno"> 8635</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea5b0d5ebade040d8aadbf7258317b25f6">AMDGPUISD::LDEXP</a>:</div><div class="line"><a name="l08636"></a><span class="lineno"> 8636</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l08637"></a><span class="lineno"> 8637</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l08638"></a><span class="lineno"> 8638</span>&#160;    <span class="comment">// fcopysign, select and others may be lowered to 32-bit bit operations</span></div><div class="line"><a name="l08639"></a><span class="lineno"> 8639</span>&#160;    <span class="comment">// which don&#39;t zero the high bits.</span></div><div class="line"><a name="l08640"></a><span class="lineno"> 8640</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l08641"></a><span class="lineno"> 8641</span>&#160;  }</div><div class="line"><a name="l08642"></a><span class="lineno"> 8642</span>&#160;}</div><div class="line"><a name="l08643"></a><span class="lineno"> 8643</span>&#160;</div><div class="line"><a name="l08644"></a><span class="lineno"> 8644</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SITargetLowering::performZeroExtendCombine(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N,</div><div class="line"><a name="l08645"></a><span class="lineno"> 8645</span>&#160;                                                   DAGCombinerInfo &amp;DCI)<span class="keyword"> const </span>{</div><div class="line"><a name="l08646"></a><span class="lineno"> 8646</span>&#160;  <span class="keywordflow">if</span> (!Subtarget-&gt;<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a7e3a5c7c65932e9e3632516e3683de89">has16BitInsts</a>() ||</div><div class="line"><a name="l08647"></a><span class="lineno"> 8647</span>&#160;      DCI.getDAGCombineLevel() &lt; <a class="code" href="namespacellvm.html#aa6d856e4879bb775617f8c3634773b7aa7fbaa966e5d5ac3bf03ba617b73bff5c">AfterLegalizeDAG</a>)</div><div class="line"><a name="l08648"></a><span class="lineno"> 8648</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l08649"></a><span class="lineno"> 8649</span>&#160;</div><div class="line"><a name="l08650"></a><span class="lineno"> 8650</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0);</div><div class="line"><a name="l08651"></a><span class="lineno"> 8651</span>&#160;  <span class="keywordflow">if</span> (VT != <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>)</div><div class="line"><a name="l08652"></a><span class="lineno"> 8652</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l08653"></a><span class="lineno"> 8653</span>&#160;</div><div class="line"><a name="l08654"></a><span class="lineno"> 8654</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Src = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0);</div><div class="line"><a name="l08655"></a><span class="lineno"> 8655</span>&#160;  <span class="keywordflow">if</span> (Src.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>() != <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">MVT::i16</a>)</div><div class="line"><a name="l08656"></a><span class="lineno"> 8656</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l08657"></a><span class="lineno"> 8657</span>&#160;</div><div class="line"><a name="l08658"></a><span class="lineno"> 8658</span>&#160;  <span class="comment">// (i32 zext (i16 (bitcast f16:$src))) -&gt; fp16_zext $src</span></div><div class="line"><a name="l08659"></a><span class="lineno"> 8659</span>&#160;  <span class="comment">// FIXME: It is not universally true that the high bits are zeroed on gfx9.</span></div><div class="line"><a name="l08660"></a><span class="lineno"> 8660</span>&#160;  <span class="keywordflow">if</span> (Src.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a>) {</div><div class="line"><a name="l08661"></a><span class="lineno"> 8661</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> BCSrc = Src.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div><div class="line"><a name="l08662"></a><span class="lineno"> 8662</span>&#160;    <span class="keywordflow">if</span> (BCSrc.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>() == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a> &amp;&amp;</div><div class="line"><a name="l08663"></a><span class="lineno"> 8663</span>&#160;        <a class="code" href="SIISelLowering_8cpp.html#a289c679647c1d0e44c3fc03e2f0fa3b7">fp16SrcZerosHighBits</a>(BCSrc.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>()))</div><div class="line"><a name="l08664"></a><span class="lineno"> 8664</span>&#160;      <span class="keywordflow">return</span> DCI.DAG.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eae1ff624e453843825304099a96043a67">AMDGPUISD::FP16_ZEXT</a>, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(N), VT, BCSrc);</div><div class="line"><a name="l08665"></a><span class="lineno"> 8665</span>&#160;  }</div><div class="line"><a name="l08666"></a><span class="lineno"> 8666</span>&#160;</div><div class="line"><a name="l08667"></a><span class="lineno"> 8667</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l08668"></a><span class="lineno"> 8668</span>&#160;}</div><div class="line"><a name="l08669"></a><span class="lineno"> 8669</span>&#160;</div><div class="line"><a name="l08670"></a><span class="lineno"> 8670</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SITargetLowering::performSignExtendInRegCombine(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N,</div><div class="line"><a name="l08671"></a><span class="lineno"> 8671</span>&#160;                                                        DAGCombinerInfo &amp;DCI)<span class="keyword"></span></div><div class="line"><a name="l08672"></a><span class="lineno"> 8672</span>&#160;<span class="keyword">                                                        const </span>{</div><div class="line"><a name="l08673"></a><span class="lineno"> 8673</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Src = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0);</div><div class="line"><a name="l08674"></a><span class="lineno"> 8674</span>&#160;  <span class="keyword">auto</span> *VTSign = cast&lt;VTSDNode&gt;(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1));</div><div class="line"><a name="l08675"></a><span class="lineno"> 8675</span>&#160;</div><div class="line"><a name="l08676"></a><span class="lineno"> 8676</span>&#160;  <span class="keywordflow">if</span> (((Src.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea55ee7bc063408b722f1f13fa3e82944d">AMDGPUISD::BUFFER_LOAD_UBYTE</a> &amp;&amp;</div><div class="line"><a name="l08677"></a><span class="lineno"> 8677</span>&#160;      VTSign-&gt;getVT() == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af777e086e32f60c0c87b460964eae7d0">MVT::i8</a>) ||</div><div class="line"><a name="l08678"></a><span class="lineno"> 8678</span>&#160;      (Src.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eadffe91c8dd7ef6f1218a91e3af8b3838">AMDGPUISD::BUFFER_LOAD_USHORT</a> &amp;&amp;</div><div class="line"><a name="l08679"></a><span class="lineno"> 8679</span>&#160;      VTSign-&gt;getVT() == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">MVT::i16</a>)) &amp;&amp;</div><div class="line"><a name="l08680"></a><span class="lineno"> 8680</span>&#160;      Src.<a class="code" href="classllvm_1_1SDValue.html#a342c0d4e8e59b30daefe9a05bc2098bd">hasOneUse</a>()) {</div><div class="line"><a name="l08681"></a><span class="lineno"> 8681</span>&#160;    <span class="keyword">auto</span> *M = cast&lt;MemSDNode&gt;(Src);</div><div class="line"><a name="l08682"></a><span class="lineno"> 8682</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = {</div><div class="line"><a name="l08683"></a><span class="lineno"> 8683</span>&#160;      Src.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0), <span class="comment">// Chain</span></div><div class="line"><a name="l08684"></a><span class="lineno"> 8684</span>&#160;      Src.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1), <span class="comment">// rsrc</span></div><div class="line"><a name="l08685"></a><span class="lineno"> 8685</span>&#160;      Src.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(2), <span class="comment">// vindex</span></div><div class="line"><a name="l08686"></a><span class="lineno"> 8686</span>&#160;      Src.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(3), <span class="comment">// voffset</span></div><div class="line"><a name="l08687"></a><span class="lineno"> 8687</span>&#160;      Src.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(4), <span class="comment">// soffset</span></div><div class="line"><a name="l08688"></a><span class="lineno"> 8688</span>&#160;      Src.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(5), <span class="comment">// offset</span></div><div class="line"><a name="l08689"></a><span class="lineno"> 8689</span>&#160;      Src.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(6),</div><div class="line"><a name="l08690"></a><span class="lineno"> 8690</span>&#160;      Src.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(7)</div><div class="line"><a name="l08691"></a><span class="lineno"> 8691</span>&#160;    };</div><div class="line"><a name="l08692"></a><span class="lineno"> 8692</span>&#160;    <span class="comment">// replace with BUFFER_LOAD_BYTE/SHORT</span></div><div class="line"><a name="l08693"></a><span class="lineno"> 8693</span>&#160;    <a class="code" href="structllvm_1_1SDVTList.html">SDVTList</a> ResList = DCI.DAG.getVTList(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>,</div><div class="line"><a name="l08694"></a><span class="lineno"> 8694</span>&#160;                                         Src.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0).<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>());</div><div class="line"><a name="l08695"></a><span class="lineno"> 8695</span>&#160;    <span class="keywordtype">unsigned</span> Opc = (Src.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea55ee7bc063408b722f1f13fa3e82944d">AMDGPUISD::BUFFER_LOAD_UBYTE</a>) ?</div><div class="line"><a name="l08696"></a><span class="lineno"> 8696</span>&#160;                   <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaf886dbc3fed73308c35df90948fd14e1">AMDGPUISD::BUFFER_LOAD_BYTE</a> : <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea5973ca171c5051b92e2555a7a94029ac">AMDGPUISD::BUFFER_LOAD_SHORT</a>;</div><div class="line"><a name="l08697"></a><span class="lineno"> 8697</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> BufferLoadSignExt = DCI.DAG.getMemIntrinsicNode(Opc, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(N),</div><div class="line"><a name="l08698"></a><span class="lineno"> 8698</span>&#160;                                                          ResList,</div><div class="line"><a name="l08699"></a><span class="lineno"> 8699</span>&#160;                                                          Ops, M-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#aee0e58997cd08983518f051e79b855d9">getMemoryVT</a>(),</div><div class="line"><a name="l08700"></a><span class="lineno"> 8700</span>&#160;                                                          M-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#a1378b44532d0ec9732f7064254a84286">getMemOperand</a>());</div><div class="line"><a name="l08701"></a><span class="lineno"> 8701</span>&#160;    <span class="keywordflow">return</span> DCI.DAG.getMergeValues({BufferLoadSignExt,</div><div class="line"><a name="l08702"></a><span class="lineno"> 8702</span>&#160;                                  BufferLoadSignExt.<a class="code" href="classllvm_1_1SDValue.html#a64932427432abeb61241e98bea167580">getValue</a>(1)}, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(N));</div><div class="line"><a name="l08703"></a><span class="lineno"> 8703</span>&#160;  }</div><div class="line"><a name="l08704"></a><span class="lineno"> 8704</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l08705"></a><span class="lineno"> 8705</span>&#160;}</div><div class="line"><a name="l08706"></a><span class="lineno"> 8706</span>&#160;</div><div class="line"><a name="l08707"></a><span class="lineno"> 8707</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SITargetLowering::performClassCombine(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N,</div><div class="line"><a name="l08708"></a><span class="lineno"> 8708</span>&#160;                                              DAGCombinerInfo &amp;DCI)<span class="keyword"> const </span>{</div><div class="line"><a name="l08709"></a><span class="lineno"> 8709</span>&#160;  <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG = DCI.DAG;</div><div class="line"><a name="l08710"></a><span class="lineno"> 8710</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a> = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1);</div><div class="line"><a name="l08711"></a><span class="lineno"> 8711</span>&#160;</div><div class="line"><a name="l08712"></a><span class="lineno"> 8712</span>&#160;  <span class="comment">// fp_class x, 0 -&gt; false</span></div><div class="line"><a name="l08713"></a><span class="lineno"> 8713</span>&#160;  <span class="keywordflow">if</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *CMask = dyn_cast&lt;ConstantSDNode&gt;(Mask)) {</div><div class="line"><a name="l08714"></a><span class="lineno"> 8714</span>&#160;    <span class="keywordflow">if</span> (CMask-&gt;isNullValue())</div><div class="line"><a name="l08715"></a><span class="lineno"> 8715</span>&#160;      <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(0, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(N), <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a85440bbdbba12de574c02e515444d3f4">MVT::i1</a>);</div><div class="line"><a name="l08716"></a><span class="lineno"> 8716</span>&#160;  }</div><div class="line"><a name="l08717"></a><span class="lineno"> 8717</span>&#160;</div><div class="line"><a name="l08718"></a><span class="lineno"> 8718</span>&#160;  <span class="keywordflow">if</span> (N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0).<a class="code" href="classllvm_1_1SDValue.html#a1c861a21f795c3108ab690f3a45c881a">isUndef</a>())</div><div class="line"><a name="l08719"></a><span class="lineno"> 8719</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a5b0e59823444a55c295af279611a9d24">getUNDEF</a>(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a85440bbdbba12de574c02e515444d3f4">MVT::i1</a>);</div><div class="line"><a name="l08720"></a><span class="lineno"> 8720</span>&#160;</div><div class="line"><a name="l08721"></a><span class="lineno"> 8721</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l08722"></a><span class="lineno"> 8722</span>&#160;}</div><div class="line"><a name="l08723"></a><span class="lineno"> 8723</span>&#160;</div><div class="line"><a name="l08724"></a><span class="lineno"> 8724</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SITargetLowering::performRcpCombine(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N,</div><div class="line"><a name="l08725"></a><span class="lineno"> 8725</span>&#160;                                            DAGCombinerInfo &amp;DCI)<span class="keyword"> const </span>{</div><div class="line"><a name="l08726"></a><span class="lineno"> 8726</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0);</div><div class="line"><a name="l08727"></a><span class="lineno"> 8727</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N0 = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0);</div><div class="line"><a name="l08728"></a><span class="lineno"> 8728</span>&#160;</div><div class="line"><a name="l08729"></a><span class="lineno"> 8729</span>&#160;  <span class="keywordflow">if</span> (N0.<a class="code" href="classllvm_1_1SDValue.html#a1c861a21f795c3108ab690f3a45c881a">isUndef</a>())</div><div class="line"><a name="l08730"></a><span class="lineno"> 8730</span>&#160;    <span class="keywordflow">return</span> N0;</div><div class="line"><a name="l08731"></a><span class="lineno"> 8731</span>&#160;</div><div class="line"><a name="l08732"></a><span class="lineno"> 8732</span>&#160;  <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a> &amp;&amp; (N0.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a169032eecd015d4eeb869c457202a6c8">ISD::UINT_TO_FP</a> ||</div><div class="line"><a name="l08733"></a><span class="lineno"> 8733</span>&#160;                         N0.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a315004656a75a3c3a9d7294f105a8da2">ISD::SINT_TO_FP</a>)) {</div><div class="line"><a name="l08734"></a><span class="lineno"> 8734</span>&#160;    <span class="keywordflow">return</span> DCI.DAG.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea51178790d7c73b373338c52de42b4e96">AMDGPUISD::RCP_IFLAG</a>, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(N), VT, N0,</div><div class="line"><a name="l08735"></a><span class="lineno"> 8735</span>&#160;                           N-&gt;<a class="code" href="classllvm_1_1SDNode.html#ae732bb2af97bb93b56a387a55e9b4b41">getFlags</a>());</div><div class="line"><a name="l08736"></a><span class="lineno"> 8736</span>&#160;  }</div><div class="line"><a name="l08737"></a><span class="lineno"> 8737</span>&#160;</div><div class="line"><a name="l08738"></a><span class="lineno"> 8738</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#ad9d34da62b4146ef6290977107ea7ead">AMDGPUTargetLowering::performRcpCombine</a>(N, DCI);</div><div class="line"><a name="l08739"></a><span class="lineno"> 8739</span>&#160;}</div><div class="line"><a name="l08740"></a><span class="lineno"> 8740</span>&#160;</div><div class="line"><a name="l08741"></a><span class="lineno"><a class="line" href="classllvm_1_1SITargetLowering.html#a2f6b98def08062ba093a93bd2ca06ffe"> 8741</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SITargetLowering.html#a2f6b98def08062ba093a93bd2ca06ffe">SITargetLowering::isCanonicalized</a>(<a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op,</div><div class="line"><a name="l08742"></a><span class="lineno"> 8742</span>&#160;                                       <span class="keywordtype">unsigned</span> <a class="code" href="ValueTracking_8cpp.html#a26e11e9c1ef55164b429eb9dc019f213">MaxDepth</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l08743"></a><span class="lineno"> 8743</span>&#160;  <span class="keywordtype">unsigned</span> Opcode = Op.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>();</div><div class="line"><a name="l08744"></a><span class="lineno"> 8744</span>&#160;  <span class="keywordflow">if</span> (Opcode == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a74a787311d3ab9a17ee0acde7b6a6b14">ISD::FCANONICALIZE</a>)</div><div class="line"><a name="l08745"></a><span class="lineno"> 8745</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l08746"></a><span class="lineno"> 8746</span>&#160;</div><div class="line"><a name="l08747"></a><span class="lineno"> 8747</span>&#160;  <span class="keywordflow">if</span> (<span class="keyword">auto</span> *CFP = dyn_cast&lt;ConstantFPSDNode&gt;(Op)) {</div><div class="line"><a name="l08748"></a><span class="lineno"> 8748</span>&#160;    <span class="keyword">auto</span> <a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a> = CFP-&gt;getValueAPF();</div><div class="line"><a name="l08749"></a><span class="lineno"> 8749</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a>.isNaN() &amp;&amp; <a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a>.isSignaling())</div><div class="line"><a name="l08750"></a><span class="lineno"> 8750</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l08751"></a><span class="lineno"> 8751</span>&#160;    <span class="keywordflow">return</span> !<a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a>.isDenormal() || <a class="code" href="classllvm_1_1SITargetLowering.html#a1cecbf06f780c6264fc01c069fb04551">denormalsEnabledForType</a>(DAG, Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>());</div><div class="line"><a name="l08752"></a><span class="lineno"> 8752</span>&#160;  }</div><div class="line"><a name="l08753"></a><span class="lineno"> 8753</span>&#160;</div><div class="line"><a name="l08754"></a><span class="lineno"> 8754</span>&#160;  <span class="comment">// If source is a result of another standard FP operation it is already in</span></div><div class="line"><a name="l08755"></a><span class="lineno"> 8755</span>&#160;  <span class="comment">// canonical form.</span></div><div class="line"><a name="l08756"></a><span class="lineno"> 8756</span>&#160;  <span class="keywordflow">if</span> (MaxDepth == 0)</div><div class="line"><a name="l08757"></a><span class="lineno"> 8757</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l08758"></a><span class="lineno"> 8758</span>&#160;</div><div class="line"><a name="l08759"></a><span class="lineno"> 8759</span>&#160;  <span class="keywordflow">switch</span> (Opcode) {</div><div class="line"><a name="l08760"></a><span class="lineno"> 8760</span>&#160;  <span class="comment">// These will flush denorms if required.</span></div><div class="line"><a name="l08761"></a><span class="lineno"> 8761</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a32ec12017722f5b42a295fe5eb0b0bdf">ISD::FADD</a>:</div><div class="line"><a name="l08762"></a><span class="lineno"> 8762</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a2852a5b6baa80b1589a46737210a8cad">ISD::FSUB</a>:</div><div class="line"><a name="l08763"></a><span class="lineno"> 8763</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9ab5860c97a00c4627a08cab7b0c8178">ISD::FMUL</a>:</div><div class="line"><a name="l08764"></a><span class="lineno"> 8764</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad56e9199ae3993a09af36ff41d327a11">ISD::FCEIL</a>:</div><div class="line"><a name="l08765"></a><span class="lineno"> 8765</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4336c27826676e1ef61383cafa999219">ISD::FFLOOR</a>:</div><div class="line"><a name="l08766"></a><span class="lineno"> 8766</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a293ca68b3b2ce80eef991de822822254">ISD::FMA</a>:</div><div class="line"><a name="l08767"></a><span class="lineno"> 8767</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a2415bea72c995bb9cf9f85bbbf90bcd7">ISD::FMAD</a>:</div><div class="line"><a name="l08768"></a><span class="lineno"> 8768</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ae1118ddac1ce0af8e9f7cc16c9e94fc0">ISD::FSQRT</a>:</div><div class="line"><a name="l08769"></a><span class="lineno"> 8769</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110abc6c09c7af98236460f0b020eb3be94e">ISD::FDIV</a>:</div><div class="line"><a name="l08770"></a><span class="lineno"> 8770</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110abdd7bbb76dac7962dda6e116e33699da">ISD::FREM</a>:</div><div class="line"><a name="l08771"></a><span class="lineno"> 8771</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110adaf9a3cb5c2ef5eb713bd6bf4ae23aeb">ISD::FP_ROUND</a>:</div><div class="line"><a name="l08772"></a><span class="lineno"> 8772</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aadfdefcb133a7f0262a05934aba8ce5d">ISD::FP_EXTEND</a>:</div><div class="line"><a name="l08773"></a><span class="lineno"> 8773</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea2aea035f778d5c12c6350fa76de35941">AMDGPUISD::FMUL_LEGACY</a>:</div><div class="line"><a name="l08774"></a><span class="lineno"> 8774</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea509df107f0a734f8d545ad3f7af30831">AMDGPUISD::FMAD_FTZ</a>:</div><div class="line"><a name="l08775"></a><span class="lineno"> 8775</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea480770519d97b188b42a1a0aa660a3db">AMDGPUISD::RCP</a>:</div><div class="line"><a name="l08776"></a><span class="lineno"> 8776</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea6bf36266eccc139178a6078daefaf934">AMDGPUISD::RSQ</a>:</div><div class="line"><a name="l08777"></a><span class="lineno"> 8777</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea41c8322a0c1353beca047ee2d6c0742d">AMDGPUISD::RSQ_CLAMP</a>:</div><div class="line"><a name="l08778"></a><span class="lineno"> 8778</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaf0f4e4ad0fa467f574bf5f983a81d202">AMDGPUISD::RCP_LEGACY</a>:</div><div class="line"><a name="l08779"></a><span class="lineno"> 8779</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea5e4bd77bfb5538982adec2d75051f205">AMDGPUISD::RSQ_LEGACY</a>:</div><div class="line"><a name="l08780"></a><span class="lineno"> 8780</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea51178790d7c73b373338c52de42b4e96">AMDGPUISD::RCP_IFLAG</a>:</div><div class="line"><a name="l08781"></a><span class="lineno"> 8781</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaea80a8e6c027bf68457d482b4217581e">AMDGPUISD::TRIG_PREOP</a>:</div><div class="line"><a name="l08782"></a><span class="lineno"> 8782</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea0819f8cbdd0851cea7a14606204c92fa">AMDGPUISD::DIV_SCALE</a>:</div><div class="line"><a name="l08783"></a><span class="lineno"> 8783</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea41ea4b5f98221f62807712205a8d37f7">AMDGPUISD::DIV_FMAS</a>:</div><div class="line"><a name="l08784"></a><span class="lineno"> 8784</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea5b23f9813222573c51bc3a8a616494a0">AMDGPUISD::DIV_FIXUP</a>:</div><div class="line"><a name="l08785"></a><span class="lineno"> 8785</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea79067f8d6a2c24f4d33fc9da493a2037">AMDGPUISD::FRACT</a>:</div><div class="line"><a name="l08786"></a><span class="lineno"> 8786</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea5b0d5ebade040d8aadbf7258317b25f6">AMDGPUISD::LDEXP</a>:</div><div class="line"><a name="l08787"></a><span class="lineno"> 8787</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea05e199d247b019380b4c5a6f24d95381">AMDGPUISD::CVT_PKRTZ_F16_F32</a>:</div><div class="line"><a name="l08788"></a><span class="lineno"> 8788</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eadfc7703ef955db9b67f92a2d9450f29f">AMDGPUISD::CVT_F32_UBYTE0</a>:</div><div class="line"><a name="l08789"></a><span class="lineno"> 8789</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea884cb7fa9f25c9231c3b0a7a25e96bb9">AMDGPUISD::CVT_F32_UBYTE1</a>:</div><div class="line"><a name="l08790"></a><span class="lineno"> 8790</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaba0b6153fdfc6ac440d378e6d1e9d3ca">AMDGPUISD::CVT_F32_UBYTE2</a>:</div><div class="line"><a name="l08791"></a><span class="lineno"> 8791</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eade9e553a6f004b4bd01abcb57712208a">AMDGPUISD::CVT_F32_UBYTE3</a>:</div><div class="line"><a name="l08792"></a><span class="lineno"> 8792</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l08793"></a><span class="lineno"> 8793</span>&#160;</div><div class="line"><a name="l08794"></a><span class="lineno"> 8794</span>&#160;  <span class="comment">// It can/will be lowered or combined as a bit operation.</span></div><div class="line"><a name="l08795"></a><span class="lineno"> 8795</span>&#160;  <span class="comment">// Need to check their input recursively to handle.</span></div><div class="line"><a name="l08796"></a><span class="lineno"> 8796</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a6d26c45c040d8f85d577a5f645261d1a">ISD::FNEG</a>:</div><div class="line"><a name="l08797"></a><span class="lineno"> 8797</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a2b4d07600495a563319d6a3dda8dc44d">ISD::FABS</a>:</div><div class="line"><a name="l08798"></a><span class="lineno"> 8798</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aeffc3319657e213a530ce583603f7221">ISD::FCOPYSIGN</a>:</div><div class="line"><a name="l08799"></a><span class="lineno"> 8799</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SITargetLowering.html#a2f6b98def08062ba093a93bd2ca06ffe">isCanonicalized</a>(DAG, Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0), MaxDepth - 1);</div><div class="line"><a name="l08800"></a><span class="lineno"> 8800</span>&#160;</div><div class="line"><a name="l08801"></a><span class="lineno"> 8801</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad46ae9fdfe20cd04f7fda7ccbb937543">ISD::FSIN</a>:</div><div class="line"><a name="l08802"></a><span class="lineno"> 8802</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9133d7cfb6a66404ff7757b699bc3941">ISD::FCOS</a>:</div><div class="line"><a name="l08803"></a><span class="lineno"> 8803</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a6ba8fc92ee5081d3e533cb5322f74f29">ISD::FSINCOS</a>:</div><div class="line"><a name="l08804"></a><span class="lineno"> 8804</span>&#160;    <span class="keywordflow">return</span> Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>().<a class="code" href="structllvm_1_1EVT.html#aa85c75e8eb097f02caeb5b9119eebfef">getScalarType</a>() != <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>;</div><div class="line"><a name="l08805"></a><span class="lineno"> 8805</span>&#160;</div><div class="line"><a name="l08806"></a><span class="lineno"> 8806</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9f59cc264907eb86e29564d5f6a5b213">ISD::FMINNUM</a>:</div><div class="line"><a name="l08807"></a><span class="lineno"> 8807</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a632dd4bb044d5cd11f671d176ef495f2">ISD::FMAXNUM</a>:</div><div class="line"><a name="l08808"></a><span class="lineno"> 8808</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a907932b29f929b1827b1b93171dcaa3c">ISD::FMINNUM_IEEE</a>:</div><div class="line"><a name="l08809"></a><span class="lineno"> 8809</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a25e670389809910f59726e8a11fa82e0">ISD::FMAXNUM_IEEE</a>:</div><div class="line"><a name="l08810"></a><span class="lineno"> 8810</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eafcbfa7a671e1486a0322c51bdcdb0d7c">AMDGPUISD::CLAMP</a>:</div><div class="line"><a name="l08811"></a><span class="lineno"> 8811</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea95a3a9fcf85d6bfad93662a37fdea331">AMDGPUISD::FMED3</a>:</div><div class="line"><a name="l08812"></a><span class="lineno"> 8812</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eae964dd93e7a7fdbbe3e2ded767b6743e">AMDGPUISD::FMAX3</a>:</div><div class="line"><a name="l08813"></a><span class="lineno"> 8813</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea9d3121f4e456879833fdb42c71707495">AMDGPUISD::FMIN3</a>: {</div><div class="line"><a name="l08814"></a><span class="lineno"> 8814</span>&#160;    <span class="comment">// FIXME: Shouldn&#39;t treat the generic operations different based these.</span></div><div class="line"><a name="l08815"></a><span class="lineno"> 8815</span>&#160;    <span class="comment">// However, we aren&#39;t really required to flush the result from</span></div><div class="line"><a name="l08816"></a><span class="lineno"> 8816</span>&#160;    <span class="comment">// minnum/maxnum..</span></div><div class="line"><a name="l08817"></a><span class="lineno"> 8817</span>&#160;</div><div class="line"><a name="l08818"></a><span class="lineno"> 8818</span>&#160;    <span class="comment">// snans will be quieted, so we only need to worry about denormals.</span></div><div class="line"><a name="l08819"></a><span class="lineno"> 8819</span>&#160;    <span class="keywordflow">if</span> (Subtarget-&gt;<a class="code" href="classllvm_1_1GCNSubtarget.html#aa60e0e7438de97d15bba3e5963c5751d">supportsMinMaxDenormModes</a>() ||</div><div class="line"><a name="l08820"></a><span class="lineno"> 8820</span>&#160;        <a class="code" href="classllvm_1_1SITargetLowering.html#a1cecbf06f780c6264fc01c069fb04551">denormalsEnabledForType</a>(DAG, Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>()))</div><div class="line"><a name="l08821"></a><span class="lineno"> 8821</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l08822"></a><span class="lineno"> 8822</span>&#160;</div><div class="line"><a name="l08823"></a><span class="lineno"> 8823</span>&#160;    <span class="comment">// Flushing may be required.</span></div><div class="line"><a name="l08824"></a><span class="lineno"> 8824</span>&#160;    <span class="comment">// In pre-GFX9 targets V_MIN_F32 and others do not flush denorms. For such</span></div><div class="line"><a name="l08825"></a><span class="lineno"> 8825</span>&#160;    <span class="comment">// targets need to check their input recursively.</span></div><div class="line"><a name="l08826"></a><span class="lineno"> 8826</span>&#160;</div><div class="line"><a name="l08827"></a><span class="lineno"> 8827</span>&#160;    <span class="comment">// FIXME: Does this apply with clamp? It&#39;s implemented with max.</span></div><div class="line"><a name="l08828"></a><span class="lineno"> 8828</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0, <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = Op.<a class="code" href="classllvm_1_1SDValue.html#af6fe41bd1c6914242c20b4917de0d3f4">getNumOperands</a>(); <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l08829"></a><span class="lineno"> 8829</span>&#160;      <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1SITargetLowering.html#a2f6b98def08062ba093a93bd2ca06ffe">isCanonicalized</a>(DAG, Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>), MaxDepth - 1))</div><div class="line"><a name="l08830"></a><span class="lineno"> 8830</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l08831"></a><span class="lineno"> 8831</span>&#160;    }</div><div class="line"><a name="l08832"></a><span class="lineno"> 8832</span>&#160;</div><div class="line"><a name="l08833"></a><span class="lineno"> 8833</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l08834"></a><span class="lineno"> 8834</span>&#160;  }</div><div class="line"><a name="l08835"></a><span class="lineno"> 8835</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a78d0f198115bfe3331ab7cfcf7a40a97">ISD::SELECT</a>: {</div><div class="line"><a name="l08836"></a><span class="lineno"> 8836</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SITargetLowering.html#a2f6b98def08062ba093a93bd2ca06ffe">isCanonicalized</a>(DAG, Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1), MaxDepth - 1) &amp;&amp;</div><div class="line"><a name="l08837"></a><span class="lineno"> 8837</span>&#160;           <a class="code" href="classllvm_1_1SITargetLowering.html#a2f6b98def08062ba093a93bd2ca06ffe">isCanonicalized</a>(DAG, Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(2), MaxDepth - 1);</div><div class="line"><a name="l08838"></a><span class="lineno"> 8838</span>&#160;  }</div><div class="line"><a name="l08839"></a><span class="lineno"> 8839</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aff6f73b624fecca7dbe94259f9437e32">ISD::BUILD_VECTOR</a>: {</div><div class="line"><a name="l08840"></a><span class="lineno"> 8840</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = Op.<a class="code" href="classllvm_1_1SDValue.html#af6fe41bd1c6914242c20b4917de0d3f4">getNumOperands</a>(); i != <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++i) {</div><div class="line"><a name="l08841"></a><span class="lineno"> 8841</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1SrcOp.html">SrcOp</a> = Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(i);</div><div class="line"><a name="l08842"></a><span class="lineno"> 8842</span>&#160;      <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1SITargetLowering.html#a2f6b98def08062ba093a93bd2ca06ffe">isCanonicalized</a>(DAG, SrcOp, MaxDepth - 1))</div><div class="line"><a name="l08843"></a><span class="lineno"> 8843</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l08844"></a><span class="lineno"> 8844</span>&#160;    }</div><div class="line"><a name="l08845"></a><span class="lineno"> 8845</span>&#160;</div><div class="line"><a name="l08846"></a><span class="lineno"> 8846</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l08847"></a><span class="lineno"> 8847</span>&#160;  }</div><div class="line"><a name="l08848"></a><span class="lineno"> 8848</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9329e79f62e9ab9b41cfbcafd314bcbd">ISD::EXTRACT_VECTOR_ELT</a>:</div><div class="line"><a name="l08849"></a><span class="lineno"> 8849</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9070de8a5c5b71851732c4c54e2ffedf">ISD::EXTRACT_SUBVECTOR</a>: {</div><div class="line"><a name="l08850"></a><span class="lineno"> 8850</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SITargetLowering.html#a2f6b98def08062ba093a93bd2ca06ffe">isCanonicalized</a>(DAG, Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0), MaxDepth - 1);</div><div class="line"><a name="l08851"></a><span class="lineno"> 8851</span>&#160;  }</div><div class="line"><a name="l08852"></a><span class="lineno"> 8852</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad3bc7c2d379fbfdc2f8eaca038690ec9">ISD::INSERT_VECTOR_ELT</a>: {</div><div class="line"><a name="l08853"></a><span class="lineno"> 8853</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SITargetLowering.html#a2f6b98def08062ba093a93bd2ca06ffe">isCanonicalized</a>(DAG, Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0), MaxDepth - 1) &amp;&amp;</div><div class="line"><a name="l08854"></a><span class="lineno"> 8854</span>&#160;           <a class="code" href="classllvm_1_1SITargetLowering.html#a2f6b98def08062ba093a93bd2ca06ffe">isCanonicalized</a>(DAG, Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1), MaxDepth - 1);</div><div class="line"><a name="l08855"></a><span class="lineno"> 8855</span>&#160;  }</div><div class="line"><a name="l08856"></a><span class="lineno"> 8856</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7c6d8f265e9e16e5debdb9a536b55d3d">ISD::UNDEF</a>:</div><div class="line"><a name="l08857"></a><span class="lineno"> 8857</span>&#160;    <span class="comment">// Could be anything.</span></div><div class="line"><a name="l08858"></a><span class="lineno"> 8858</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l08859"></a><span class="lineno"> 8859</span>&#160;</div><div class="line"><a name="l08860"></a><span class="lineno"> 8860</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a>: {</div><div class="line"><a name="l08861"></a><span class="lineno"> 8861</span>&#160;    <span class="comment">// Hack round the mess we make when legalizing extract_vector_elt</span></div><div class="line"><a name="l08862"></a><span class="lineno"> 8862</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Src = Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div><div class="line"><a name="l08863"></a><span class="lineno"> 8863</span>&#160;    <span class="keywordflow">if</span> (Src.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>() == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">MVT::i16</a> &amp;&amp;</div><div class="line"><a name="l08864"></a><span class="lineno"> 8864</span>&#160;        Src.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ae690127648393001a7d5b93dc23da7b3">ISD::TRUNCATE</a>) {</div><div class="line"><a name="l08865"></a><span class="lineno"> 8865</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> TruncSrc = Src.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div><div class="line"><a name="l08866"></a><span class="lineno"> 8866</span>&#160;      <span class="keywordflow">if</span> (TruncSrc.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>() == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a> &amp;&amp;</div><div class="line"><a name="l08867"></a><span class="lineno"> 8867</span>&#160;          TruncSrc.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a> &amp;&amp;</div><div class="line"><a name="l08868"></a><span class="lineno"> 8868</span>&#160;          TruncSrc.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0).<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>() == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a766168a67c5954796304a42e6287f23e">MVT::v2f16</a>) {</div><div class="line"><a name="l08869"></a><span class="lineno"> 8869</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SITargetLowering.html#a2f6b98def08062ba093a93bd2ca06ffe">isCanonicalized</a>(DAG, TruncSrc.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0), MaxDepth - 1);</div><div class="line"><a name="l08870"></a><span class="lineno"> 8870</span>&#160;      }</div><div class="line"><a name="l08871"></a><span class="lineno"> 8871</span>&#160;    }</div><div class="line"><a name="l08872"></a><span class="lineno"> 8872</span>&#160;</div><div class="line"><a name="l08873"></a><span class="lineno"> 8873</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l08874"></a><span class="lineno"> 8874</span>&#160;  }</div><div class="line"><a name="l08875"></a><span class="lineno"> 8875</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac771b9cda3b889242d457cc4d9b2159c">ISD::INTRINSIC_WO_CHAIN</a>: {</div><div class="line"><a name="l08876"></a><span class="lineno"> 8876</span>&#160;    <span class="keywordtype">unsigned</span> IntrinsicID</div><div class="line"><a name="l08877"></a><span class="lineno"> 8877</span>&#160;      = cast&lt;ConstantSDNode&gt;(Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0))-&gt;getZExtValue();</div><div class="line"><a name="l08878"></a><span class="lineno"> 8878</span>&#160;    <span class="comment">// TODO: Handle more intrinsics</span></div><div class="line"><a name="l08879"></a><span class="lineno"> 8879</span>&#160;    <span class="keywordflow">switch</span> (IntrinsicID) {</div><div class="line"><a name="l08880"></a><span class="lineno"> 8880</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_cvt_pkrtz:</div><div class="line"><a name="l08881"></a><span class="lineno"> 8881</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_cubeid:</div><div class="line"><a name="l08882"></a><span class="lineno"> 8882</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_frexp_mant:</div><div class="line"><a name="l08883"></a><span class="lineno"> 8883</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_fdot2:</div><div class="line"><a name="l08884"></a><span class="lineno"> 8884</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l08885"></a><span class="lineno"> 8885</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l08886"></a><span class="lineno"> 8886</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l08887"></a><span class="lineno"> 8887</span>&#160;    }</div><div class="line"><a name="l08888"></a><span class="lineno"> 8888</span>&#160;</div><div class="line"><a name="l08889"></a><span class="lineno"> 8889</span>&#160;    <a class="code" href="Compiler_8h.html#a9579881de06b1560d242d15171ca1b86">LLVM_FALLTHROUGH</a>;</div><div class="line"><a name="l08890"></a><span class="lineno"> 8890</span>&#160;  }</div><div class="line"><a name="l08891"></a><span class="lineno"> 8891</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l08892"></a><span class="lineno"> 8892</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SITargetLowering.html#a1cecbf06f780c6264fc01c069fb04551">denormalsEnabledForType</a>(DAG, Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>()) &amp;&amp;</div><div class="line"><a name="l08893"></a><span class="lineno"> 8893</span>&#160;           DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a0da57507f04fced034b498faff01f90b">isKnownNeverSNaN</a>(Op);</div><div class="line"><a name="l08894"></a><span class="lineno"> 8894</span>&#160;  }</div><div class="line"><a name="l08895"></a><span class="lineno"> 8895</span>&#160;</div><div class="line"><a name="l08896"></a><span class="lineno"> 8896</span>&#160;  <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;invalid operation&quot;</span>);</div><div class="line"><a name="l08897"></a><span class="lineno"> 8897</span>&#160;}</div><div class="line"><a name="l08898"></a><span class="lineno"> 8898</span>&#160;</div><div class="line"><a name="l08899"></a><span class="lineno"> 8899</span>&#160;<span class="comment">// Constant fold canonicalize.</span></div><div class="line"><a name="l08900"></a><span class="lineno"> 8900</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SITargetLowering::getCanonicalConstantFP(</div><div class="line"><a name="l08901"></a><span class="lineno"> 8901</span>&#160;  <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;SL, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT, <span class="keyword">const</span> <a class="code" href="classllvm_1_1APFloat.html">APFloat</a> &amp;<a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l08902"></a><span class="lineno"> 8902</span>&#160;  <span class="comment">// Flush denormals to 0 if not enabled.</span></div><div class="line"><a name="l08903"></a><span class="lineno"> 8903</span>&#160;  <span class="keywordflow">if</span> (C.<a class="code" href="classllvm_1_1APFloat.html#a43c6c871e61d6071a20a680aa2a08009">isDenormal</a>() &amp;&amp; !<a class="code" href="classllvm_1_1SITargetLowering.html#a1cecbf06f780c6264fc01c069fb04551">denormalsEnabledForType</a>(DAG, VT))</div><div class="line"><a name="l08904"></a><span class="lineno"> 8904</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a354aae224911d4dab66e34bfa10cf5d6">getConstantFP</a>(0.0, SL, VT);</div><div class="line"><a name="l08905"></a><span class="lineno"> 8905</span>&#160;</div><div class="line"><a name="l08906"></a><span class="lineno"> 8906</span>&#160;  <span class="keywordflow">if</span> (C.<a class="code" href="classllvm_1_1APFloat.html#a763d4ccd87f2c21d2079796c0c9cd51a">isNaN</a>()) {</div><div class="line"><a name="l08907"></a><span class="lineno"> 8907</span>&#160;    <a class="code" href="classllvm_1_1APFloat.html">APFloat</a> CanonicalQNaN = <a class="code" href="classllvm_1_1APFloat.html#a010e22ea9432c4b7d5962406932ed27b">APFloat::getQNaN</a>(C.<a class="code" href="classllvm_1_1APFloat.html#a037ff294d9d370e29651cbc99442a575">getSemantics</a>());</div><div class="line"><a name="l08908"></a><span class="lineno"> 8908</span>&#160;    <span class="keywordflow">if</span> (C.<a class="code" href="classllvm_1_1APFloat.html#a833f6b183e2adebde0fb463e6a6297fe">isSignaling</a>()) {</div><div class="line"><a name="l08909"></a><span class="lineno"> 8909</span>&#160;      <span class="comment">// Quiet a signaling NaN.</span></div><div class="line"><a name="l08910"></a><span class="lineno"> 8910</span>&#160;      <span class="comment">// FIXME: Is this supposed to preserve payload bits?</span></div><div class="line"><a name="l08911"></a><span class="lineno"> 8911</span>&#160;      <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a354aae224911d4dab66e34bfa10cf5d6">getConstantFP</a>(CanonicalQNaN, SL, VT);</div><div class="line"><a name="l08912"></a><span class="lineno"> 8912</span>&#160;    }</div><div class="line"><a name="l08913"></a><span class="lineno"> 8913</span>&#160;</div><div class="line"><a name="l08914"></a><span class="lineno"> 8914</span>&#160;    <span class="comment">// Make sure it is the canonical NaN bitpattern.</span></div><div class="line"><a name="l08915"></a><span class="lineno"> 8915</span>&#160;    <span class="comment">//</span></div><div class="line"><a name="l08916"></a><span class="lineno"> 8916</span>&#160;    <span class="comment">// TODO: Can we use -1 as the canonical NaN value since it&#39;s an inline</span></div><div class="line"><a name="l08917"></a><span class="lineno"> 8917</span>&#160;    <span class="comment">// immediate?</span></div><div class="line"><a name="l08918"></a><span class="lineno"> 8918</span>&#160;    <span class="keywordflow">if</span> (C.<a class="code" href="classllvm_1_1APFloat.html#a9c5a2112c559ffbe2c7bbf5698b6482f">bitcastToAPInt</a>() != CanonicalQNaN.<a class="code" href="classllvm_1_1APFloat.html#a9c5a2112c559ffbe2c7bbf5698b6482f">bitcastToAPInt</a>())</div><div class="line"><a name="l08919"></a><span class="lineno"> 8919</span>&#160;      <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a354aae224911d4dab66e34bfa10cf5d6">getConstantFP</a>(CanonicalQNaN, SL, VT);</div><div class="line"><a name="l08920"></a><span class="lineno"> 8920</span>&#160;  }</div><div class="line"><a name="l08921"></a><span class="lineno"> 8921</span>&#160;</div><div class="line"><a name="l08922"></a><span class="lineno"> 8922</span>&#160;  <span class="comment">// Already canonical.</span></div><div class="line"><a name="l08923"></a><span class="lineno"> 8923</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a354aae224911d4dab66e34bfa10cf5d6">getConstantFP</a>(C, SL, VT);</div><div class="line"><a name="l08924"></a><span class="lineno"> 8924</span>&#160;}</div><div class="line"><a name="l08925"></a><span class="lineno"> 8925</span>&#160;</div><div class="line"><a name="l08926"></a><span class="lineno"><a class="line" href="SIISelLowering_8cpp.html#aaf092c613645ba22a3f40ac42abf51d2"> 8926</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="SIISelLowering_8cpp.html#aaf092c613645ba22a3f40ac42abf51d2">vectorEltWillFoldAway</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op) {</div><div class="line"><a name="l08927"></a><span class="lineno"> 8927</span>&#160;  <span class="keywordflow">return</span> Op.<a class="code" href="classllvm_1_1SDValue.html#a1c861a21f795c3108ab690f3a45c881a">isUndef</a>() || isa&lt;ConstantFPSDNode&gt;(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>);</div><div class="line"><a name="l08928"></a><span class="lineno"> 8928</span>&#160;}</div><div class="line"><a name="l08929"></a><span class="lineno"> 8929</span>&#160;</div><div class="line"><a name="l08930"></a><span class="lineno"> 8930</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SITargetLowering::performFCanonicalizeCombine(</div><div class="line"><a name="l08931"></a><span class="lineno"> 8931</span>&#160;  <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N,</div><div class="line"><a name="l08932"></a><span class="lineno"> 8932</span>&#160;  DAGCombinerInfo &amp;DCI)<span class="keyword"> const </span>{</div><div class="line"><a name="l08933"></a><span class="lineno"> 8933</span>&#160;  <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG = DCI.DAG;</div><div class="line"><a name="l08934"></a><span class="lineno"> 8934</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N0 = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0);</div><div class="line"><a name="l08935"></a><span class="lineno"> 8935</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0);</div><div class="line"><a name="l08936"></a><span class="lineno"> 8936</span>&#160;</div><div class="line"><a name="l08937"></a><span class="lineno"> 8937</span>&#160;  <span class="comment">// fcanonicalize undef -&gt; qnan</span></div><div class="line"><a name="l08938"></a><span class="lineno"> 8938</span>&#160;  <span class="keywordflow">if</span> (N0.<a class="code" href="classllvm_1_1SDValue.html#a1c861a21f795c3108ab690f3a45c881a">isUndef</a>()) {</div><div class="line"><a name="l08939"></a><span class="lineno"> 8939</span>&#160;    <a class="code" href="classllvm_1_1APFloat.html">APFloat</a> QNaN = <a class="code" href="classllvm_1_1APFloat.html#a010e22ea9432c4b7d5962406932ed27b">APFloat::getQNaN</a>(<a class="code" href="classllvm_1_1SelectionDAG.html#a7742fb3f3703dcf2a7d32e22dbe6a6df">SelectionDAG::EVTToAPFloatSemantics</a>(VT));</div><div class="line"><a name="l08940"></a><span class="lineno"> 8940</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a354aae224911d4dab66e34bfa10cf5d6">getConstantFP</a>(QNaN, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(N), VT);</div><div class="line"><a name="l08941"></a><span class="lineno"> 8941</span>&#160;  }</div><div class="line"><a name="l08942"></a><span class="lineno"> 8942</span>&#160;</div><div class="line"><a name="l08943"></a><span class="lineno"> 8943</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1ConstantFPSDNode.html">ConstantFPSDNode</a> *CFP = <a class="code" href="namespacellvm.html#a516614c2855a763aa9eef67c6da888e0">isConstOrConstSplatFP</a>(N0)) {</div><div class="line"><a name="l08944"></a><span class="lineno"> 8944</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0);</div><div class="line"><a name="l08945"></a><span class="lineno"> 8945</span>&#160;    <span class="keywordflow">return</span> getCanonicalConstantFP(DAG, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(N), VT, CFP-&gt;getValueAPF());</div><div class="line"><a name="l08946"></a><span class="lineno"> 8946</span>&#160;  }</div><div class="line"><a name="l08947"></a><span class="lineno"> 8947</span>&#160;</div><div class="line"><a name="l08948"></a><span class="lineno"> 8948</span>&#160;  <span class="comment">// fcanonicalize (build_vector x, k) -&gt; build_vector (fcanonicalize x),</span></div><div class="line"><a name="l08949"></a><span class="lineno"> 8949</span>&#160;  <span class="comment">//                                                   (fcanonicalize k)</span></div><div class="line"><a name="l08950"></a><span class="lineno"> 8950</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l08951"></a><span class="lineno"> 8951</span>&#160;  <span class="comment">// fcanonicalize (build_vector x, undef) -&gt; build_vector (fcanonicalize x), 0</span></div><div class="line"><a name="l08952"></a><span class="lineno"> 8952</span>&#160;</div><div class="line"><a name="l08953"></a><span class="lineno"> 8953</span>&#160;  <span class="comment">// TODO: This could be better with wider vectors that will be split to v2f16,</span></div><div class="line"><a name="l08954"></a><span class="lineno"> 8954</span>&#160;  <span class="comment">// and to consider uses since there aren&#39;t that many packed operations.</span></div><div class="line"><a name="l08955"></a><span class="lineno"> 8955</span>&#160;  <span class="keywordflow">if</span> (N0.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aff6f73b624fecca7dbe94259f9437e32">ISD::BUILD_VECTOR</a> &amp;&amp; VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a766168a67c5954796304a42e6287f23e">MVT::v2f16</a> &amp;&amp;</div><div class="line"><a name="l08956"></a><span class="lineno"> 8956</span>&#160;      <a class="code" href="classllvm_1_1TargetLoweringBase.html#a80b305b278aa0e04f80312e15b2b6d54">isTypeLegal</a>(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a766168a67c5954796304a42e6287f23e">MVT::v2f16</a>)) {</div><div class="line"><a name="l08957"></a><span class="lineno"> 8957</span>&#160;    <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> SL(N);</div><div class="line"><a name="l08958"></a><span class="lineno"> 8958</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> NewElts[2];</div><div class="line"><a name="l08959"></a><span class="lineno"> 8959</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69bae687521fe85a8c2b4490bba6464f5be3">Lo</a> = N0.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div><div class="line"><a name="l08960"></a><span class="lineno"> 8960</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba71e1753b225b38eb88e67626f6cfbff0">Hi</a> = N0.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1);</div><div class="line"><a name="l08961"></a><span class="lineno"> 8961</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> EltVT = Lo.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div><div class="line"><a name="l08962"></a><span class="lineno"> 8962</span>&#160;</div><div class="line"><a name="l08963"></a><span class="lineno"> 8963</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="SIISelLowering_8cpp.html#aaf092c613645ba22a3f40ac42abf51d2">vectorEltWillFoldAway</a>(Lo) || <a class="code" href="SIISelLowering_8cpp.html#aaf092c613645ba22a3f40ac42abf51d2">vectorEltWillFoldAway</a>(Hi)) {</div><div class="line"><a name="l08964"></a><span class="lineno"> 8964</span>&#160;      <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != 2; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l08965"></a><span class="lineno"> 8965</span>&#160;        <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op = N0.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div><div class="line"><a name="l08966"></a><span class="lineno"> 8966</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1ConstantFPSDNode.html">ConstantFPSDNode</a> *CFP = dyn_cast&lt;ConstantFPSDNode&gt;(Op)) {</div><div class="line"><a name="l08967"></a><span class="lineno"> 8967</span>&#160;          NewElts[<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>] = getCanonicalConstantFP(DAG, SL, EltVT,</div><div class="line"><a name="l08968"></a><span class="lineno"> 8968</span>&#160;                                              CFP-&gt;getValueAPF());</div><div class="line"><a name="l08969"></a><span class="lineno"> 8969</span>&#160;        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Op.<a class="code" href="classllvm_1_1SDValue.html#a1c861a21f795c3108ab690f3a45c881a">isUndef</a>()) {</div><div class="line"><a name="l08970"></a><span class="lineno"> 8970</span>&#160;          <span class="comment">// Handled below based on what the other operand is.</span></div><div class="line"><a name="l08971"></a><span class="lineno"> 8971</span>&#160;          NewElts[<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>] = <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>;</div><div class="line"><a name="l08972"></a><span class="lineno"> 8972</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l08973"></a><span class="lineno"> 8973</span>&#160;          NewElts[<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>] = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a74a787311d3ab9a17ee0acde7b6a6b14">ISD::FCANONICALIZE</a>, SL, EltVT, Op);</div><div class="line"><a name="l08974"></a><span class="lineno"> 8974</span>&#160;        }</div><div class="line"><a name="l08975"></a><span class="lineno"> 8975</span>&#160;      }</div><div class="line"><a name="l08976"></a><span class="lineno"> 8976</span>&#160;</div><div class="line"><a name="l08977"></a><span class="lineno"> 8977</span>&#160;      <span class="comment">// If one half is undef, and one is constant, perfer a splat vector rather</span></div><div class="line"><a name="l08978"></a><span class="lineno"> 8978</span>&#160;      <span class="comment">// than the normal qNaN. If it&#39;s a register, prefer 0.0 since that&#39;s</span></div><div class="line"><a name="l08979"></a><span class="lineno"> 8979</span>&#160;      <span class="comment">// cheaper to use and may be free with a packed operation.</span></div><div class="line"><a name="l08980"></a><span class="lineno"> 8980</span>&#160;      <span class="keywordflow">if</span> (NewElts[0].<a class="code" href="HexagonISelDAGToDAGHVX_8cpp.html#a3389e6c42731436e57f87a2cd630bf49">isUndef</a>()) {</div><div class="line"><a name="l08981"></a><span class="lineno"> 8981</span>&#160;        <span class="keywordflow">if</span> (isa&lt;ConstantFPSDNode&gt;(NewElts[1]))</div><div class="line"><a name="l08982"></a><span class="lineno"> 8982</span>&#160;          NewElts[0] = isa&lt;ConstantFPSDNode&gt;(NewElts[1]) ?</div><div class="line"><a name="l08983"></a><span class="lineno"> 8983</span>&#160;            NewElts[1]: DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a354aae224911d4dab66e34bfa10cf5d6">getConstantFP</a>(0.0f, SL, EltVT);</div><div class="line"><a name="l08984"></a><span class="lineno"> 8984</span>&#160;      }</div><div class="line"><a name="l08985"></a><span class="lineno"> 8985</span>&#160;</div><div class="line"><a name="l08986"></a><span class="lineno"> 8986</span>&#160;      <span class="keywordflow">if</span> (NewElts[1].<a class="code" href="HexagonISelDAGToDAGHVX_8cpp.html#a3389e6c42731436e57f87a2cd630bf49">isUndef</a>()) {</div><div class="line"><a name="l08987"></a><span class="lineno"> 8987</span>&#160;        NewElts[1] = isa&lt;ConstantFPSDNode&gt;(NewElts[0]) ?</div><div class="line"><a name="l08988"></a><span class="lineno"> 8988</span>&#160;          NewElts[0] : DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a354aae224911d4dab66e34bfa10cf5d6">getConstantFP</a>(0.0f, SL, EltVT);</div><div class="line"><a name="l08989"></a><span class="lineno"> 8989</span>&#160;      }</div><div class="line"><a name="l08990"></a><span class="lineno"> 8990</span>&#160;</div><div class="line"><a name="l08991"></a><span class="lineno"> 8991</span>&#160;      <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a5d154312bef0ed1a6bacfcb52b7cf8eb">getBuildVector</a>(VT, SL, NewElts);</div><div class="line"><a name="l08992"></a><span class="lineno"> 8992</span>&#160;    }</div><div class="line"><a name="l08993"></a><span class="lineno"> 8993</span>&#160;  }</div><div class="line"><a name="l08994"></a><span class="lineno"> 8994</span>&#160;</div><div class="line"><a name="l08995"></a><span class="lineno"> 8995</span>&#160;  <span class="keywordtype">unsigned</span> SrcOpc = N0.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>();</div><div class="line"><a name="l08996"></a><span class="lineno"> 8996</span>&#160;</div><div class="line"><a name="l08997"></a><span class="lineno"> 8997</span>&#160;  <span class="comment">// If it&#39;s free to do so, push canonicalizes further up the source, which may</span></div><div class="line"><a name="l08998"></a><span class="lineno"> 8998</span>&#160;  <span class="comment">// find a canonical source.</span></div><div class="line"><a name="l08999"></a><span class="lineno"> 8999</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l09000"></a><span class="lineno"> 9000</span>&#160;  <span class="comment">// TODO: More opcodes. Note this is unsafe for the the _ieee minnum/maxnum for</span></div><div class="line"><a name="l09001"></a><span class="lineno"> 9001</span>&#160;  <span class="comment">// sNaNs.</span></div><div class="line"><a name="l09002"></a><span class="lineno"> 9002</span>&#160;  <span class="keywordflow">if</span> (SrcOpc == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9f59cc264907eb86e29564d5f6a5b213">ISD::FMINNUM</a> || SrcOpc == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a632dd4bb044d5cd11f671d176ef495f2">ISD::FMAXNUM</a>) {</div><div class="line"><a name="l09003"></a><span class="lineno"> 9003</span>&#160;    <span class="keyword">auto</span> *CRHS = <a class="code" href="namespacellvm.html#a4db2f71d62968b2be3c4bffc5050d8c7">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1ConstantFPSDNode.html">ConstantFPSDNode</a>&gt;(N0.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1));</div><div class="line"><a name="l09004"></a><span class="lineno"> 9004</span>&#160;    <span class="keywordflow">if</span> (CRHS &amp;&amp; N0.<a class="code" href="classllvm_1_1SDValue.html#a342c0d4e8e59b30daefe9a05bc2098bd">hasOneUse</a>()) {</div><div class="line"><a name="l09005"></a><span class="lineno"> 9005</span>&#160;      <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> SL(N);</div><div class="line"><a name="l09006"></a><span class="lineno"> 9006</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Canon0 = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a74a787311d3ab9a17ee0acde7b6a6b14">ISD::FCANONICALIZE</a>, SL, VT,</div><div class="line"><a name="l09007"></a><span class="lineno"> 9007</span>&#160;                                   N0.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0));</div><div class="line"><a name="l09008"></a><span class="lineno"> 9008</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Canon1 = getCanonicalConstantFP(DAG, SL, VT, CRHS-&gt;getValueAPF());</div><div class="line"><a name="l09009"></a><span class="lineno"> 9009</span>&#160;      DCI.AddToWorklist(Canon0.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>());</div><div class="line"><a name="l09010"></a><span class="lineno"> 9010</span>&#160;</div><div class="line"><a name="l09011"></a><span class="lineno"> 9011</span>&#160;      <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(N0.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>(), SL, VT, Canon0, Canon1);</div><div class="line"><a name="l09012"></a><span class="lineno"> 9012</span>&#160;    }</div><div class="line"><a name="l09013"></a><span class="lineno"> 9013</span>&#160;  }</div><div class="line"><a name="l09014"></a><span class="lineno"> 9014</span>&#160;</div><div class="line"><a name="l09015"></a><span class="lineno"> 9015</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SITargetLowering.html#a2f6b98def08062ba093a93bd2ca06ffe">isCanonicalized</a>(DAG, N0) ? N0 : <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l09016"></a><span class="lineno"> 9016</span>&#160;}</div><div class="line"><a name="l09017"></a><span class="lineno"> 9017</span>&#160;</div><div class="line"><a name="l09018"></a><span class="lineno"><a class="line" href="SIISelLowering_8cpp.html#add8d002fec63412646e555595228d32e"> 9018</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="SIISelLowering_8cpp.html#add8d002fec63412646e555595228d32e">minMaxOpcToMin3Max3Opc</a>(<span class="keywordtype">unsigned</span> Opc) {</div><div class="line"><a name="l09019"></a><span class="lineno"> 9019</span>&#160;  <span class="keywordflow">switch</span> (Opc) {</div><div class="line"><a name="l09020"></a><span class="lineno"> 9020</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a632dd4bb044d5cd11f671d176ef495f2">ISD::FMAXNUM</a>:</div><div class="line"><a name="l09021"></a><span class="lineno"> 9021</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a25e670389809910f59726e8a11fa82e0">ISD::FMAXNUM_IEEE</a>:</div><div class="line"><a name="l09022"></a><span class="lineno"> 9022</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eae964dd93e7a7fdbbe3e2ded767b6743e">AMDGPUISD::FMAX3</a>;</div><div class="line"><a name="l09023"></a><span class="lineno"> 9023</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110af3b59179b6fcbc89463181015ace8e9b">ISD::SMAX</a>:</div><div class="line"><a name="l09024"></a><span class="lineno"> 9024</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaf7d331417b4676e475fa1a9c6c556b0b">AMDGPUISD::SMAX3</a>;</div><div class="line"><a name="l09025"></a><span class="lineno"> 9025</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110af675e759c0ffff8d48ea14a60fe3517b">ISD::UMAX</a>:</div><div class="line"><a name="l09026"></a><span class="lineno"> 9026</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea15d564e330de468ec9ec7869c4906c45">AMDGPUISD::UMAX3</a>;</div><div class="line"><a name="l09027"></a><span class="lineno"> 9027</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9f59cc264907eb86e29564d5f6a5b213">ISD::FMINNUM</a>:</div><div class="line"><a name="l09028"></a><span class="lineno"> 9028</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a907932b29f929b1827b1b93171dcaa3c">ISD::FMINNUM_IEEE</a>:</div><div class="line"><a name="l09029"></a><span class="lineno"> 9029</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea9d3121f4e456879833fdb42c71707495">AMDGPUISD::FMIN3</a>;</div><div class="line"><a name="l09030"></a><span class="lineno"> 9030</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aaac895215ecbb3c411c957c8beb39b70">ISD::SMIN</a>:</div><div class="line"><a name="l09031"></a><span class="lineno"> 9031</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eae580f8cbe220058dba91ec0d8976727e">AMDGPUISD::SMIN3</a>;</div><div class="line"><a name="l09032"></a><span class="lineno"> 9032</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a17126302da6199930e55e841ca1b082d">ISD::UMIN</a>:</div><div class="line"><a name="l09033"></a><span class="lineno"> 9033</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eabe3bfee03d3544d92d8b5a4f180f15e5">AMDGPUISD::UMIN3</a>;</div><div class="line"><a name="l09034"></a><span class="lineno"> 9034</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l09035"></a><span class="lineno"> 9035</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Not a min/max opcode&quot;</span>);</div><div class="line"><a name="l09036"></a><span class="lineno"> 9036</span>&#160;  }</div><div class="line"><a name="l09037"></a><span class="lineno"> 9037</span>&#160;}</div><div class="line"><a name="l09038"></a><span class="lineno"> 9038</span>&#160;</div><div class="line"><a name="l09039"></a><span class="lineno"> 9039</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SITargetLowering::performIntMed3ImmCombine(</div><div class="line"><a name="l09040"></a><span class="lineno"> 9040</span>&#160;  <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;SL,</div><div class="line"><a name="l09041"></a><span class="lineno"> 9041</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op0, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op1, <span class="keywordtype">bool</span> Signed)<span class="keyword"> const </span>{</div><div class="line"><a name="l09042"></a><span class="lineno"> 9042</span>&#160;  <a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *K1 = <a class="code" href="namespacellvm.html#a4db2f71d62968b2be3c4bffc5050d8c7">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a>&gt;(Op1);</div><div class="line"><a name="l09043"></a><span class="lineno"> 9043</span>&#160;  <span class="keywordflow">if</span> (!K1)</div><div class="line"><a name="l09044"></a><span class="lineno"> 9044</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l09045"></a><span class="lineno"> 9045</span>&#160;</div><div class="line"><a name="l09046"></a><span class="lineno"> 9046</span>&#160;  <a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *K0 = <a class="code" href="namespacellvm.html#a4db2f71d62968b2be3c4bffc5050d8c7">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a>&gt;(Op0.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1));</div><div class="line"><a name="l09047"></a><span class="lineno"> 9047</span>&#160;  <span class="keywordflow">if</span> (!K0)</div><div class="line"><a name="l09048"></a><span class="lineno"> 9048</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l09049"></a><span class="lineno"> 9049</span>&#160;</div><div class="line"><a name="l09050"></a><span class="lineno"> 9050</span>&#160;  <span class="keywordflow">if</span> (Signed) {</div><div class="line"><a name="l09051"></a><span class="lineno"> 9051</span>&#160;    <span class="keywordflow">if</span> (K0-&gt;<a class="code" href="classllvm_1_1ConstantSDNode.html#a8913b35cb4401e4e849fa244c7c279d1">getAPIntValue</a>().<a class="code" href="classllvm_1_1APInt.html#ae2b7d8c018c8a37fa8ea422a13bfd412">sge</a>(K1-&gt;<a class="code" href="classllvm_1_1ConstantSDNode.html#a8913b35cb4401e4e849fa244c7c279d1">getAPIntValue</a>()))</div><div class="line"><a name="l09052"></a><span class="lineno"> 9052</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l09053"></a><span class="lineno"> 9053</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l09054"></a><span class="lineno"> 9054</span>&#160;    <span class="keywordflow">if</span> (K0-&gt;<a class="code" href="classllvm_1_1ConstantSDNode.html#a8913b35cb4401e4e849fa244c7c279d1">getAPIntValue</a>().<a class="code" href="classllvm_1_1APInt.html#af4b1ccc0b78f9da9f3f3944e06007f1d">uge</a>(K1-&gt;<a class="code" href="classllvm_1_1ConstantSDNode.html#a8913b35cb4401e4e849fa244c7c279d1">getAPIntValue</a>()))</div><div class="line"><a name="l09055"></a><span class="lineno"> 9055</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l09056"></a><span class="lineno"> 9056</span>&#160;  }</div><div class="line"><a name="l09057"></a><span class="lineno"> 9057</span>&#160;</div><div class="line"><a name="l09058"></a><span class="lineno"> 9058</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = K0-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0);</div><div class="line"><a name="l09059"></a><span class="lineno"> 9059</span>&#160;  <span class="keywordtype">unsigned</span> Med3Opc = Signed ? <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaab46dcb22e0120027336ef02f78080ba">AMDGPUISD::SMED3</a> : <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea421b46b3ade824d5fbf027a3f674db46">AMDGPUISD::UMED3</a>;</div><div class="line"><a name="l09060"></a><span class="lineno"> 9060</span>&#160;  <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a> || (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">MVT::i16</a> &amp;&amp; Subtarget-&gt;<a class="code" href="classllvm_1_1GCNSubtarget.html#a977f7068e1dd00bcd2deab2075c5eac0">hasMed3_16</a>())) {</div><div class="line"><a name="l09061"></a><span class="lineno"> 9061</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(Med3Opc, SL, VT,</div><div class="line"><a name="l09062"></a><span class="lineno"> 9062</span>&#160;                       Op0.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0), <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(K0, 0), <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(K1, 0));</div><div class="line"><a name="l09063"></a><span class="lineno"> 9063</span>&#160;  }</div><div class="line"><a name="l09064"></a><span class="lineno"> 9064</span>&#160;</div><div class="line"><a name="l09065"></a><span class="lineno"> 9065</span>&#160;  <span class="comment">// If there isn&#39;t a 16-bit med3 operation, convert to 32-bit.</span></div><div class="line"><a name="l09066"></a><span class="lineno"> 9066</span>&#160;  <a class="code" href="classllvm_1_1MVT.html">MVT</a> NVT = <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>;</div><div class="line"><a name="l09067"></a><span class="lineno"> 9067</span>&#160;  <span class="keywordtype">unsigned</span> ExtOp = Signed ? <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a5183f3d72924bc7c77ba8d3f5de9f602">ISD::SIGN_EXTEND</a> : <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a93fdf85eff945f1a668b4915a051453e">ISD::ZERO_EXTEND</a>;</div><div class="line"><a name="l09068"></a><span class="lineno"> 9068</span>&#160;</div><div class="line"><a name="l09069"></a><span class="lineno"> 9069</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Tmp1 = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(ExtOp, SL, NVT, Op0-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0));</div><div class="line"><a name="l09070"></a><span class="lineno"> 9070</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Tmp2 = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(ExtOp, SL, NVT, Op0-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1));</div><div class="line"><a name="l09071"></a><span class="lineno"> 9071</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Tmp3 = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(ExtOp, SL, NVT, Op1);</div><div class="line"><a name="l09072"></a><span class="lineno"> 9072</span>&#160;</div><div class="line"><a name="l09073"></a><span class="lineno"> 9073</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Med3 = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(Med3Opc, SL, NVT, Tmp1, Tmp2, Tmp3);</div><div class="line"><a name="l09074"></a><span class="lineno"> 9074</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ae690127648393001a7d5b93dc23da7b3">ISD::TRUNCATE</a>, SL, VT, Med3);</div><div class="line"><a name="l09075"></a><span class="lineno"> 9075</span>&#160;}</div><div class="line"><a name="l09076"></a><span class="lineno"> 9076</span>&#160;</div><div class="line"><a name="l09077"></a><span class="lineno"><a class="line" href="SIISelLowering_8cpp.html#a7e72444a968f0d580712f6ae719f23fd"> 9077</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1ConstantFPSDNode.html">ConstantFPSDNode</a> *<a class="code" href="SIISelLowering_8cpp.html#a7e72444a968f0d580712f6ae719f23fd">getSplatConstantFP</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op) {</div><div class="line"><a name="l09078"></a><span class="lineno"> 9078</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1ConstantFPSDNode.html">ConstantFPSDNode</a> *C = dyn_cast&lt;ConstantFPSDNode&gt;(Op))</div><div class="line"><a name="l09079"></a><span class="lineno"> 9079</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>;</div><div class="line"><a name="l09080"></a><span class="lineno"> 9080</span>&#160;</div><div class="line"><a name="l09081"></a><span class="lineno"> 9081</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1BuildVectorSDNode.html">BuildVectorSDNode</a> *BV = dyn_cast&lt;BuildVectorSDNode&gt;(Op)) {</div><div class="line"><a name="l09082"></a><span class="lineno"> 9082</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1ConstantFPSDNode.html">ConstantFPSDNode</a> *C = BV-&gt;getConstantFPSplatNode())</div><div class="line"><a name="l09083"></a><span class="lineno"> 9083</span>&#160;      <span class="keywordflow">return</span> C;</div><div class="line"><a name="l09084"></a><span class="lineno"> 9084</span>&#160;  }</div><div class="line"><a name="l09085"></a><span class="lineno"> 9085</span>&#160;</div><div class="line"><a name="l09086"></a><span class="lineno"> 9086</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l09087"></a><span class="lineno"> 9087</span>&#160;}</div><div class="line"><a name="l09088"></a><span class="lineno"> 9088</span>&#160;</div><div class="line"><a name="l09089"></a><span class="lineno"> 9089</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SITargetLowering::performFPMed3ImmCombine(<a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div><div class="line"><a name="l09090"></a><span class="lineno"> 9090</span>&#160;                                                  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;SL,</div><div class="line"><a name="l09091"></a><span class="lineno"> 9091</span>&#160;                                                  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op0,</div><div class="line"><a name="l09092"></a><span class="lineno"> 9092</span>&#160;                                                  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op1)<span class="keyword"> const </span>{</div><div class="line"><a name="l09093"></a><span class="lineno"> 9093</span>&#160;  <a class="code" href="classllvm_1_1ConstantFPSDNode.html">ConstantFPSDNode</a> *K1 = <a class="code" href="SIISelLowering_8cpp.html#a7e72444a968f0d580712f6ae719f23fd">getSplatConstantFP</a>(Op1);</div><div class="line"><a name="l09094"></a><span class="lineno"> 9094</span>&#160;  <span class="keywordflow">if</span> (!K1)</div><div class="line"><a name="l09095"></a><span class="lineno"> 9095</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l09096"></a><span class="lineno"> 9096</span>&#160;</div><div class="line"><a name="l09097"></a><span class="lineno"> 9097</span>&#160;  <a class="code" href="classllvm_1_1ConstantFPSDNode.html">ConstantFPSDNode</a> *K0 = <a class="code" href="SIISelLowering_8cpp.html#a7e72444a968f0d580712f6ae719f23fd">getSplatConstantFP</a>(Op0.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1));</div><div class="line"><a name="l09098"></a><span class="lineno"> 9098</span>&#160;  <span class="keywordflow">if</span> (!K0)</div><div class="line"><a name="l09099"></a><span class="lineno"> 9099</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l09100"></a><span class="lineno"> 9100</span>&#160;</div><div class="line"><a name="l09101"></a><span class="lineno"> 9101</span>&#160;  <span class="comment">// Ordered &gt;= (although NaN inputs should have folded away by now).</span></div><div class="line"><a name="l09102"></a><span class="lineno"> 9102</span>&#160;  <a class="code" href="structllvm_1_1APFloatBase.html#a1373bb8e8796d3b0b642b42cf55296ec">APFloat::cmpResult</a> Cmp = K0-&gt;<a class="code" href="classllvm_1_1ConstantFPSDNode.html#ae7c1495127814fa2191507b92191446d">getValueAPF</a>().<a class="code" href="classllvm_1_1APFloat.html#af739a28663314781780783f9741801a8">compare</a>(K1-&gt;<a class="code" href="classllvm_1_1ConstantFPSDNode.html#ae7c1495127814fa2191507b92191446d">getValueAPF</a>());</div><div class="line"><a name="l09103"></a><span class="lineno"> 9103</span>&#160;  <span class="keywordflow">if</span> (Cmp == <a class="code" href="structllvm_1_1APFloatBase.html#a1373bb8e8796d3b0b642b42cf55296eca9f45fb1a56fb0564ec5ede93dad96cc4">APFloat::cmpGreaterThan</a>)</div><div class="line"><a name="l09104"></a><span class="lineno"> 9104</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l09105"></a><span class="lineno"> 9105</span>&#160;</div><div class="line"><a name="l09106"></a><span class="lineno"> 9106</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aaa0193582f1fc99e3e6a3fc5abcb37bf">getMachineFunction</a>();</div><div class="line"><a name="l09107"></a><span class="lineno"> 9107</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div><div class="line"><a name="l09108"></a><span class="lineno"> 9108</span>&#160;</div><div class="line"><a name="l09109"></a><span class="lineno"> 9109</span>&#160;  <span class="comment">// TODO: Check IEEE bit enabled?</span></div><div class="line"><a name="l09110"></a><span class="lineno"> 9110</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = Op0.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div><div class="line"><a name="l09111"></a><span class="lineno"> 9111</span>&#160;  <span class="keywordflow">if</span> (Info-&gt;<a class="code" href="classllvm_1_1AMDGPUMachineFunction.html#a42572e79360ea1707d24ffa4b5f9221a">getMode</a>().<a class="code" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#ad261de8c9788fcacfda7ea1b58820aee">DX10Clamp</a>) {</div><div class="line"><a name="l09112"></a><span class="lineno"> 9112</span>&#160;    <span class="comment">// If dx10_clamp is enabled, NaNs clamp to 0.0. This is the same as the</span></div><div class="line"><a name="l09113"></a><span class="lineno"> 9113</span>&#160;    <span class="comment">// hardware fmed3 behavior converting to a min.</span></div><div class="line"><a name="l09114"></a><span class="lineno"> 9114</span>&#160;    <span class="comment">// FIXME: Should this be allowing -0.0?</span></div><div class="line"><a name="l09115"></a><span class="lineno"> 9115</span>&#160;    <span class="keywordflow">if</span> (K1-&gt;<a class="code" href="classllvm_1_1ConstantFPSDNode.html#a95b3f9929e9afa127860ac01630e7387">isExactlyValue</a>(1.0) &amp;&amp; K0-&gt;<a class="code" href="classllvm_1_1ConstantFPSDNode.html#a95b3f9929e9afa127860ac01630e7387">isExactlyValue</a>(0.0))</div><div class="line"><a name="l09116"></a><span class="lineno"> 9116</span>&#160;      <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eafcbfa7a671e1486a0322c51bdcdb0d7c">AMDGPUISD::CLAMP</a>, SL, VT, Op0.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0));</div><div class="line"><a name="l09117"></a><span class="lineno"> 9117</span>&#160;  }</div><div class="line"><a name="l09118"></a><span class="lineno"> 9118</span>&#160;</div><div class="line"><a name="l09119"></a><span class="lineno"> 9119</span>&#160;  <span class="comment">// med3 for f16 is only available on gfx9+, and not available for v2f16.</span></div><div class="line"><a name="l09120"></a><span class="lineno"> 9120</span>&#160;  <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a> || (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a> &amp;&amp; Subtarget-&gt;<a class="code" href="classllvm_1_1GCNSubtarget.html#a977f7068e1dd00bcd2deab2075c5eac0">hasMed3_16</a>())) {</div><div class="line"><a name="l09121"></a><span class="lineno"> 9121</span>&#160;    <span class="comment">// This isn&#39;t safe with signaling NaNs because in IEEE mode, min/max on a</span></div><div class="line"><a name="l09122"></a><span class="lineno"> 9122</span>&#160;    <span class="comment">// signaling NaN gives a quiet NaN. The quiet NaN input to the min would</span></div><div class="line"><a name="l09123"></a><span class="lineno"> 9123</span>&#160;    <span class="comment">// then give the other result, which is different from med3 with a NaN</span></div><div class="line"><a name="l09124"></a><span class="lineno"> 9124</span>&#160;    <span class="comment">// input.</span></div><div class="line"><a name="l09125"></a><span class="lineno"> 9125</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Var = Op0.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div><div class="line"><a name="l09126"></a><span class="lineno"> 9126</span>&#160;    <span class="keywordflow">if</span> (!DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a0da57507f04fced034b498faff01f90b">isKnownNeverSNaN</a>(Var))</div><div class="line"><a name="l09127"></a><span class="lineno"> 9127</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l09128"></a><span class="lineno"> 9128</span>&#160;</div><div class="line"><a name="l09129"></a><span class="lineno"> 9129</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a> = <a class="code" href="classllvm_1_1SITargetLowering.html#a24ad06f18143b455e48074549d2e7e3e">getSubtarget</a>()-&gt;<a class="code" href="classllvm_1_1GCNSubtarget.html#a4bbc0f0059b8fc54fdd919e558f0b911">getInstrInfo</a>();</div><div class="line"><a name="l09130"></a><span class="lineno"> 9130</span>&#160;</div><div class="line"><a name="l09131"></a><span class="lineno"> 9131</span>&#160;    <span class="keywordflow">if</span> ((!K0-&gt;<a class="code" href="classllvm_1_1SDNode.html#a295d0b84f4e63438c0edb0021c41d47a">hasOneUse</a>() ||</div><div class="line"><a name="l09132"></a><span class="lineno"> 9132</span>&#160;         TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a0480d6290cd95e40641f2af7a18fb764">isInlineConstant</a>(K0-&gt;<a class="code" href="classllvm_1_1ConstantFPSDNode.html#ae7c1495127814fa2191507b92191446d">getValueAPF</a>().<a class="code" href="classllvm_1_1APFloat.html#a9c5a2112c559ffbe2c7bbf5698b6482f">bitcastToAPInt</a>())) &amp;&amp;</div><div class="line"><a name="l09133"></a><span class="lineno"> 9133</span>&#160;        (!K1-&gt;<a class="code" href="classllvm_1_1SDNode.html#a295d0b84f4e63438c0edb0021c41d47a">hasOneUse</a>() ||</div><div class="line"><a name="l09134"></a><span class="lineno"> 9134</span>&#160;         TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a0480d6290cd95e40641f2af7a18fb764">isInlineConstant</a>(K1-&gt;<a class="code" href="classllvm_1_1ConstantFPSDNode.html#ae7c1495127814fa2191507b92191446d">getValueAPF</a>().<a class="code" href="classllvm_1_1APFloat.html#a9c5a2112c559ffbe2c7bbf5698b6482f">bitcastToAPInt</a>()))) {</div><div class="line"><a name="l09135"></a><span class="lineno"> 9135</span>&#160;      <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea95a3a9fcf85d6bfad93662a37fdea331">AMDGPUISD::FMED3</a>, SL, K0-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0),</div><div class="line"><a name="l09136"></a><span class="lineno"> 9136</span>&#160;                         Var, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(K0, 0), <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(K1, 0));</div><div class="line"><a name="l09137"></a><span class="lineno"> 9137</span>&#160;    }</div><div class="line"><a name="l09138"></a><span class="lineno"> 9138</span>&#160;  }</div><div class="line"><a name="l09139"></a><span class="lineno"> 9139</span>&#160;</div><div class="line"><a name="l09140"></a><span class="lineno"> 9140</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l09141"></a><span class="lineno"> 9141</span>&#160;}</div><div class="line"><a name="l09142"></a><span class="lineno"> 9142</span>&#160;</div><div class="line"><a name="l09143"></a><span class="lineno"> 9143</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SITargetLowering::performMinMaxCombine(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N,</div><div class="line"><a name="l09144"></a><span class="lineno"> 9144</span>&#160;                                               DAGCombinerInfo &amp;DCI)<span class="keyword"> const </span>{</div><div class="line"><a name="l09145"></a><span class="lineno"> 9145</span>&#160;  <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG = DCI.DAG;</div><div class="line"><a name="l09146"></a><span class="lineno"> 9146</span>&#160;</div><div class="line"><a name="l09147"></a><span class="lineno"> 9147</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0);</div><div class="line"><a name="l09148"></a><span class="lineno"> 9148</span>&#160;  <span class="keywordtype">unsigned</span> Opc = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a23f2f5947fc429aff1270651c6d019ea">getOpcode</a>();</div><div class="line"><a name="l09149"></a><span class="lineno"> 9149</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op0 = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0);</div><div class="line"><a name="l09150"></a><span class="lineno"> 9150</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op1 = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1);</div><div class="line"><a name="l09151"></a><span class="lineno"> 9151</span>&#160;</div><div class="line"><a name="l09152"></a><span class="lineno"> 9152</span>&#160;  <span class="comment">// Only do this if the inner op has one use since this will just increases</span></div><div class="line"><a name="l09153"></a><span class="lineno"> 9153</span>&#160;  <span class="comment">// register pressure for no benefit.</span></div><div class="line"><a name="l09154"></a><span class="lineno"> 9154</span>&#160;</div><div class="line"><a name="l09155"></a><span class="lineno"> 9155</span>&#160;  <span class="keywordflow">if</span> (Opc != <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eabaf5be9cbc3336e4d547efa4ac1c9c6d">AMDGPUISD::FMIN_LEGACY</a> &amp;&amp; Opc != <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea74d570da8b86d1a5f225daca0bd5f56a">AMDGPUISD::FMAX_LEGACY</a> &amp;&amp;</div><div class="line"><a name="l09156"></a><span class="lineno"> 9156</span>&#160;      !VT.<a class="code" href="structllvm_1_1EVT.html#aa54976197fff266f4143beb44fc9764c">isVector</a>() &amp;&amp;</div><div class="line"><a name="l09157"></a><span class="lineno"> 9157</span>&#160;      (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a> ||</div><div class="line"><a name="l09158"></a><span class="lineno"> 9158</span>&#160;       ((VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">MVT::i16</a>) &amp;&amp; Subtarget-&gt;<a class="code" href="classllvm_1_1GCNSubtarget.html#a7af1360602eb146eabea6d2dce67dd17">hasMin3Max3_16</a>()))) {</div><div class="line"><a name="l09159"></a><span class="lineno"> 9159</span>&#160;    <span class="comment">// max(max(a, b), c) -&gt; max3(a, b, c)</span></div><div class="line"><a name="l09160"></a><span class="lineno"> 9160</span>&#160;    <span class="comment">// min(min(a, b), c) -&gt; min3(a, b, c)</span></div><div class="line"><a name="l09161"></a><span class="lineno"> 9161</span>&#160;    <span class="keywordflow">if</span> (Op0.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == Opc &amp;&amp; Op0.<a class="code" href="classllvm_1_1SDValue.html#a342c0d4e8e59b30daefe9a05bc2098bd">hasOneUse</a>()) {</div><div class="line"><a name="l09162"></a><span class="lineno"> 9162</span>&#160;      <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL(N);</div><div class="line"><a name="l09163"></a><span class="lineno"> 9163</span>&#160;      <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="SIISelLowering_8cpp.html#add8d002fec63412646e555595228d32e">minMaxOpcToMin3Max3Opc</a>(Opc),</div><div class="line"><a name="l09164"></a><span class="lineno"> 9164</span>&#160;                         DL,</div><div class="line"><a name="l09165"></a><span class="lineno"> 9165</span>&#160;                         N-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0),</div><div class="line"><a name="l09166"></a><span class="lineno"> 9166</span>&#160;                         Op0.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0),</div><div class="line"><a name="l09167"></a><span class="lineno"> 9167</span>&#160;                         Op0.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1),</div><div class="line"><a name="l09168"></a><span class="lineno"> 9168</span>&#160;                         Op1);</div><div class="line"><a name="l09169"></a><span class="lineno"> 9169</span>&#160;    }</div><div class="line"><a name="l09170"></a><span class="lineno"> 9170</span>&#160;</div><div class="line"><a name="l09171"></a><span class="lineno"> 9171</span>&#160;    <span class="comment">// Try commuted.</span></div><div class="line"><a name="l09172"></a><span class="lineno"> 9172</span>&#160;    <span class="comment">// max(a, max(b, c)) -&gt; max3(a, b, c)</span></div><div class="line"><a name="l09173"></a><span class="lineno"> 9173</span>&#160;    <span class="comment">// min(a, min(b, c)) -&gt; min3(a, b, c)</span></div><div class="line"><a name="l09174"></a><span class="lineno"> 9174</span>&#160;    <span class="keywordflow">if</span> (Op1.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == Opc &amp;&amp; Op1.<a class="code" href="classllvm_1_1SDValue.html#a342c0d4e8e59b30daefe9a05bc2098bd">hasOneUse</a>()) {</div><div class="line"><a name="l09175"></a><span class="lineno"> 9175</span>&#160;      <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL(N);</div><div class="line"><a name="l09176"></a><span class="lineno"> 9176</span>&#160;      <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="SIISelLowering_8cpp.html#add8d002fec63412646e555595228d32e">minMaxOpcToMin3Max3Opc</a>(Opc),</div><div class="line"><a name="l09177"></a><span class="lineno"> 9177</span>&#160;                         DL,</div><div class="line"><a name="l09178"></a><span class="lineno"> 9178</span>&#160;                         N-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0),</div><div class="line"><a name="l09179"></a><span class="lineno"> 9179</span>&#160;                         Op0,</div><div class="line"><a name="l09180"></a><span class="lineno"> 9180</span>&#160;                         Op1.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0),</div><div class="line"><a name="l09181"></a><span class="lineno"> 9181</span>&#160;                         Op1.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1));</div><div class="line"><a name="l09182"></a><span class="lineno"> 9182</span>&#160;    }</div><div class="line"><a name="l09183"></a><span class="lineno"> 9183</span>&#160;  }</div><div class="line"><a name="l09184"></a><span class="lineno"> 9184</span>&#160;</div><div class="line"><a name="l09185"></a><span class="lineno"> 9185</span>&#160;  <span class="comment">// min(max(x, K0), K1), K0 &lt; K1 -&gt; med3(x, K0, K1)</span></div><div class="line"><a name="l09186"></a><span class="lineno"> 9186</span>&#160;  <span class="keywordflow">if</span> (Opc == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aaac895215ecbb3c411c957c8beb39b70">ISD::SMIN</a> &amp;&amp; Op0.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110af3b59179b6fcbc89463181015ace8e9b">ISD::SMAX</a> &amp;&amp; Op0.<a class="code" href="classllvm_1_1SDValue.html#a342c0d4e8e59b30daefe9a05bc2098bd">hasOneUse</a>()) {</div><div class="line"><a name="l09187"></a><span class="lineno"> 9187</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Med3 = performIntMed3ImmCombine(DAG, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(N), Op0, Op1, <span class="keyword">true</span>))</div><div class="line"><a name="l09188"></a><span class="lineno"> 9188</span>&#160;      <span class="keywordflow">return</span> Med3;</div><div class="line"><a name="l09189"></a><span class="lineno"> 9189</span>&#160;  }</div><div class="line"><a name="l09190"></a><span class="lineno"> 9190</span>&#160;</div><div class="line"><a name="l09191"></a><span class="lineno"> 9191</span>&#160;  <span class="keywordflow">if</span> (Opc == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a17126302da6199930e55e841ca1b082d">ISD::UMIN</a> &amp;&amp; Op0.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110af675e759c0ffff8d48ea14a60fe3517b">ISD::UMAX</a> &amp;&amp; Op0.<a class="code" href="classllvm_1_1SDValue.html#a342c0d4e8e59b30daefe9a05bc2098bd">hasOneUse</a>()) {</div><div class="line"><a name="l09192"></a><span class="lineno"> 9192</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Med3 = performIntMed3ImmCombine(DAG, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(N), Op0, Op1, <span class="keyword">false</span>))</div><div class="line"><a name="l09193"></a><span class="lineno"> 9193</span>&#160;      <span class="keywordflow">return</span> Med3;</div><div class="line"><a name="l09194"></a><span class="lineno"> 9194</span>&#160;  }</div><div class="line"><a name="l09195"></a><span class="lineno"> 9195</span>&#160;</div><div class="line"><a name="l09196"></a><span class="lineno"> 9196</span>&#160;  <span class="comment">// fminnum(fmaxnum(x, K0), K1), K0 &lt; K1 &amp;&amp; !is_snan(x) -&gt; fmed3(x, K0, K1)</span></div><div class="line"><a name="l09197"></a><span class="lineno"> 9197</span>&#160;  <span class="keywordflow">if</span> (((Opc == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9f59cc264907eb86e29564d5f6a5b213">ISD::FMINNUM</a> &amp;&amp; Op0.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a632dd4bb044d5cd11f671d176ef495f2">ISD::FMAXNUM</a>) ||</div><div class="line"><a name="l09198"></a><span class="lineno"> 9198</span>&#160;       (Opc == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a907932b29f929b1827b1b93171dcaa3c">ISD::FMINNUM_IEEE</a> &amp;&amp; Op0.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a25e670389809910f59726e8a11fa82e0">ISD::FMAXNUM_IEEE</a>) ||</div><div class="line"><a name="l09199"></a><span class="lineno"> 9199</span>&#160;       (Opc == <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eabaf5be9cbc3336e4d547efa4ac1c9c6d">AMDGPUISD::FMIN_LEGACY</a> &amp;&amp;</div><div class="line"><a name="l09200"></a><span class="lineno"> 9200</span>&#160;        Op0.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea74d570da8b86d1a5f225daca0bd5f56a">AMDGPUISD::FMAX_LEGACY</a>)) &amp;&amp;</div><div class="line"><a name="l09201"></a><span class="lineno"> 9201</span>&#160;      (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ac661c912350e3095c85ba75b8dbc17b1">MVT::f64</a> ||</div><div class="line"><a name="l09202"></a><span class="lineno"> 9202</span>&#160;       (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a> &amp;&amp; Subtarget-&gt;<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a7e3a5c7c65932e9e3632516e3683de89">has16BitInsts</a>()) ||</div><div class="line"><a name="l09203"></a><span class="lineno"> 9203</span>&#160;       (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a766168a67c5954796304a42e6287f23e">MVT::v2f16</a> &amp;&amp; Subtarget-&gt;<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#af7f7f78dc522331d261db35a8d64e01b">hasVOP3PInsts</a>())) &amp;&amp;</div><div class="line"><a name="l09204"></a><span class="lineno"> 9204</span>&#160;      Op0.<a class="code" href="classllvm_1_1SDValue.html#a342c0d4e8e59b30daefe9a05bc2098bd">hasOneUse</a>()) {</div><div class="line"><a name="l09205"></a><span class="lineno"> 9205</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Res = performFPMed3ImmCombine(DAG, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(N), Op0, Op1))</div><div class="line"><a name="l09206"></a><span class="lineno"> 9206</span>&#160;      <span class="keywordflow">return</span> Res;</div><div class="line"><a name="l09207"></a><span class="lineno"> 9207</span>&#160;  }</div><div class="line"><a name="l09208"></a><span class="lineno"> 9208</span>&#160;</div><div class="line"><a name="l09209"></a><span class="lineno"> 9209</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l09210"></a><span class="lineno"> 9210</span>&#160;}</div><div class="line"><a name="l09211"></a><span class="lineno"> 9211</span>&#160;</div><div class="line"><a name="l09212"></a><span class="lineno"><a class="line" href="SIISelLowering_8cpp.html#a32649217d348126c6044d8509c0b3c1b"> 9212</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="SIISelLowering_8cpp.html#a32649217d348126c6044d8509c0b3c1b">isClampZeroToOne</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> A, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>) {</div><div class="line"><a name="l09213"></a><span class="lineno"> 9213</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1ConstantFPSDNode.html">ConstantFPSDNode</a> *CA = dyn_cast&lt;ConstantFPSDNode&gt;(A)) {</div><div class="line"><a name="l09214"></a><span class="lineno"> 9214</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1ConstantFPSDNode.html">ConstantFPSDNode</a> *CB = dyn_cast&lt;ConstantFPSDNode&gt;(B)) {</div><div class="line"><a name="l09215"></a><span class="lineno"> 9215</span>&#160;      <span class="comment">// FIXME: Should this be allowing -0.0?</span></div><div class="line"><a name="l09216"></a><span class="lineno"> 9216</span>&#160;      <span class="keywordflow">return</span> (CA-&gt;isExactlyValue(0.0) &amp;&amp; CB-&gt;isExactlyValue(1.0)) ||</div><div class="line"><a name="l09217"></a><span class="lineno"> 9217</span>&#160;             (CA-&gt;isExactlyValue(1.0) &amp;&amp; CB-&gt;isExactlyValue(0.0));</div><div class="line"><a name="l09218"></a><span class="lineno"> 9218</span>&#160;    }</div><div class="line"><a name="l09219"></a><span class="lineno"> 9219</span>&#160;  }</div><div class="line"><a name="l09220"></a><span class="lineno"> 9220</span>&#160;</div><div class="line"><a name="l09221"></a><span class="lineno"> 9221</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l09222"></a><span class="lineno"> 9222</span>&#160;}</div><div class="line"><a name="l09223"></a><span class="lineno"> 9223</span>&#160;</div><div class="line"><a name="l09224"></a><span class="lineno"> 9224</span>&#160;<span class="comment">// FIXME: Should only worry about snans for version with chain.</span></div><div class="line"><a name="l09225"></a><span class="lineno"> 9225</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SITargetLowering::performFMed3Combine(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N,</div><div class="line"><a name="l09226"></a><span class="lineno"> 9226</span>&#160;                                              DAGCombinerInfo &amp;DCI)<span class="keyword"> const </span>{</div><div class="line"><a name="l09227"></a><span class="lineno"> 9227</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0);</div><div class="line"><a name="l09228"></a><span class="lineno"> 9228</span>&#160;  <span class="comment">// v_med3_f32 and v_max_f32 behave identically wrt denorms, exceptions and</span></div><div class="line"><a name="l09229"></a><span class="lineno"> 9229</span>&#160;  <span class="comment">// NaNs. With a NaN input, the order of the operands may change the result.</span></div><div class="line"><a name="l09230"></a><span class="lineno"> 9230</span>&#160;</div><div class="line"><a name="l09231"></a><span class="lineno"> 9231</span>&#160;  <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG = DCI.DAG;</div><div class="line"><a name="l09232"></a><span class="lineno"> 9232</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> SL(N);</div><div class="line"><a name="l09233"></a><span class="lineno"> 9233</span>&#160;</div><div class="line"><a name="l09234"></a><span class="lineno"> 9234</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Src0 = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0);</div><div class="line"><a name="l09235"></a><span class="lineno"> 9235</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Src1 = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1);</div><div class="line"><a name="l09236"></a><span class="lineno"> 9236</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Src2 = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(2);</div><div class="line"><a name="l09237"></a><span class="lineno"> 9237</span>&#160;</div><div class="line"><a name="l09238"></a><span class="lineno"> 9238</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="SIISelLowering_8cpp.html#a32649217d348126c6044d8509c0b3c1b">isClampZeroToOne</a>(Src0, Src1)) {</div><div class="line"><a name="l09239"></a><span class="lineno"> 9239</span>&#160;    <span class="comment">// const_a, const_b, x -&gt; clamp is safe in all cases including signaling</span></div><div class="line"><a name="l09240"></a><span class="lineno"> 9240</span>&#160;    <span class="comment">// nans.</span></div><div class="line"><a name="l09241"></a><span class="lineno"> 9241</span>&#160;    <span class="comment">// FIXME: Should this be allowing -0.0?</span></div><div class="line"><a name="l09242"></a><span class="lineno"> 9242</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eafcbfa7a671e1486a0322c51bdcdb0d7c">AMDGPUISD::CLAMP</a>, SL, VT, Src2);</div><div class="line"><a name="l09243"></a><span class="lineno"> 9243</span>&#160;  }</div><div class="line"><a name="l09244"></a><span class="lineno"> 9244</span>&#160;</div><div class="line"><a name="l09245"></a><span class="lineno"> 9245</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aaa0193582f1fc99e3e6a3fc5abcb37bf">getMachineFunction</a>();</div><div class="line"><a name="l09246"></a><span class="lineno"> 9246</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div><div class="line"><a name="l09247"></a><span class="lineno"> 9247</span>&#160;</div><div class="line"><a name="l09248"></a><span class="lineno"> 9248</span>&#160;  <span class="comment">// FIXME: dx10_clamp behavior assumed in instcombine. Should we really bother</span></div><div class="line"><a name="l09249"></a><span class="lineno"> 9249</span>&#160;  <span class="comment">// handling no dx10-clamp?</span></div><div class="line"><a name="l09250"></a><span class="lineno"> 9250</span>&#160;  <span class="keywordflow">if</span> (Info-&gt;<a class="code" href="classllvm_1_1AMDGPUMachineFunction.html#a42572e79360ea1707d24ffa4b5f9221a">getMode</a>().<a class="code" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#ad261de8c9788fcacfda7ea1b58820aee">DX10Clamp</a>) {</div><div class="line"><a name="l09251"></a><span class="lineno"> 9251</span>&#160;    <span class="comment">// If NaNs is clamped to 0, we are free to reorder the inputs.</span></div><div class="line"><a name="l09252"></a><span class="lineno"> 9252</span>&#160;</div><div class="line"><a name="l09253"></a><span class="lineno"> 9253</span>&#160;    <span class="keywordflow">if</span> (isa&lt;ConstantFPSDNode&gt;(Src0) &amp;&amp; !isa&lt;ConstantFPSDNode&gt;(Src1))</div><div class="line"><a name="l09254"></a><span class="lineno"> 9254</span>&#160;      <a class="code" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(Src0, Src1);</div><div class="line"><a name="l09255"></a><span class="lineno"> 9255</span>&#160;</div><div class="line"><a name="l09256"></a><span class="lineno"> 9256</span>&#160;    <span class="keywordflow">if</span> (isa&lt;ConstantFPSDNode&gt;(Src1) &amp;&amp; !isa&lt;ConstantFPSDNode&gt;(Src2))</div><div class="line"><a name="l09257"></a><span class="lineno"> 9257</span>&#160;      <a class="code" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(Src1, Src2);</div><div class="line"><a name="l09258"></a><span class="lineno"> 9258</span>&#160;</div><div class="line"><a name="l09259"></a><span class="lineno"> 9259</span>&#160;    <span class="keywordflow">if</span> (isa&lt;ConstantFPSDNode&gt;(Src0) &amp;&amp; !isa&lt;ConstantFPSDNode&gt;(Src1))</div><div class="line"><a name="l09260"></a><span class="lineno"> 9260</span>&#160;      <a class="code" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(Src0, Src1);</div><div class="line"><a name="l09261"></a><span class="lineno"> 9261</span>&#160;</div><div class="line"><a name="l09262"></a><span class="lineno"> 9262</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="SIISelLowering_8cpp.html#a32649217d348126c6044d8509c0b3c1b">isClampZeroToOne</a>(Src1, Src2))</div><div class="line"><a name="l09263"></a><span class="lineno"> 9263</span>&#160;      <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eafcbfa7a671e1486a0322c51bdcdb0d7c">AMDGPUISD::CLAMP</a>, SL, VT, Src0);</div><div class="line"><a name="l09264"></a><span class="lineno"> 9264</span>&#160;  }</div><div class="line"><a name="l09265"></a><span class="lineno"> 9265</span>&#160;</div><div class="line"><a name="l09266"></a><span class="lineno"> 9266</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l09267"></a><span class="lineno"> 9267</span>&#160;}</div><div class="line"><a name="l09268"></a><span class="lineno"> 9268</span>&#160;</div><div class="line"><a name="l09269"></a><span class="lineno"> 9269</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SITargetLowering::performCvtPkRTZCombine(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N,</div><div class="line"><a name="l09270"></a><span class="lineno"> 9270</span>&#160;                                                 DAGCombinerInfo &amp;DCI)<span class="keyword"> const </span>{</div><div class="line"><a name="l09271"></a><span class="lineno"> 9271</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Src0 = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0);</div><div class="line"><a name="l09272"></a><span class="lineno"> 9272</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Src1 = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1);</div><div class="line"><a name="l09273"></a><span class="lineno"> 9273</span>&#160;  <span class="keywordflow">if</span> (Src0.<a class="code" href="classllvm_1_1SDValue.html#a1c861a21f795c3108ab690f3a45c881a">isUndef</a>() &amp;&amp; Src1.<a class="code" href="classllvm_1_1SDValue.html#a1c861a21f795c3108ab690f3a45c881a">isUndef</a>())</div><div class="line"><a name="l09274"></a><span class="lineno"> 9274</span>&#160;    <span class="keywordflow">return</span> DCI.DAG.getUNDEF(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0));</div><div class="line"><a name="l09275"></a><span class="lineno"> 9275</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l09276"></a><span class="lineno"> 9276</span>&#160;}</div><div class="line"><a name="l09277"></a><span class="lineno"> 9277</span>&#160;</div><div class="line"><a name="l09278"></a><span class="lineno"> 9278</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SITargetLowering::performExtractVectorEltCombine(</div><div class="line"><a name="l09279"></a><span class="lineno"> 9279</span>&#160;  <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N, DAGCombinerInfo &amp;DCI)<span class="keyword"> const </span>{</div><div class="line"><a name="l09280"></a><span class="lineno"> 9280</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Vec = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0);</div><div class="line"><a name="l09281"></a><span class="lineno"> 9281</span>&#160;  <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG = DCI.DAG;</div><div class="line"><a name="l09282"></a><span class="lineno"> 9282</span>&#160;</div><div class="line"><a name="l09283"></a><span class="lineno"> 9283</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VecVT = Vec.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div><div class="line"><a name="l09284"></a><span class="lineno"> 9284</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> EltVT = VecVT.<a class="code" href="structllvm_1_1EVT.html#abc4c6365ade17ad4443ad0e381e7479d">getVectorElementType</a>();</div><div class="line"><a name="l09285"></a><span class="lineno"> 9285</span>&#160;</div><div class="line"><a name="l09286"></a><span class="lineno"> 9286</span>&#160;  <span class="keywordflow">if</span> ((Vec.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a6d26c45c040d8f85d577a5f645261d1a">ISD::FNEG</a> ||</div><div class="line"><a name="l09287"></a><span class="lineno"> 9287</span>&#160;       Vec.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a2b4d07600495a563319d6a3dda8dc44d">ISD::FABS</a>) &amp;&amp; <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#aca708dccf3303e8529183ba47e14642b">allUsesHaveSourceMods</a>(N)) {</div><div class="line"><a name="l09288"></a><span class="lineno"> 9288</span>&#160;    <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> SL(N);</div><div class="line"><a name="l09289"></a><span class="lineno"> 9289</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> EltVT = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0);</div><div class="line"><a name="l09290"></a><span class="lineno"> 9290</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Idx = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1);</div><div class="line"><a name="l09291"></a><span class="lineno"> 9291</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Elt = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9329e79f62e9ab9b41cfbcafd314bcbd">ISD::EXTRACT_VECTOR_ELT</a>, SL, EltVT,</div><div class="line"><a name="l09292"></a><span class="lineno"> 9292</span>&#160;                              Vec.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0), Idx);</div><div class="line"><a name="l09293"></a><span class="lineno"> 9293</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(Vec.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>(), SL, EltVT, Elt);</div><div class="line"><a name="l09294"></a><span class="lineno"> 9294</span>&#160;  }</div><div class="line"><a name="l09295"></a><span class="lineno"> 9295</span>&#160;</div><div class="line"><a name="l09296"></a><span class="lineno"> 9296</span>&#160;  <span class="comment">// ScalarRes = EXTRACT_VECTOR_ELT ((vector-BINOP Vec1, Vec2), Idx)</span></div><div class="line"><a name="l09297"></a><span class="lineno"> 9297</span>&#160;  <span class="comment">//    =&gt;</span></div><div class="line"><a name="l09298"></a><span class="lineno"> 9298</span>&#160;  <span class="comment">// Vec1Elt = EXTRACT_VECTOR_ELT(Vec1, Idx)</span></div><div class="line"><a name="l09299"></a><span class="lineno"> 9299</span>&#160;  <span class="comment">// Vec2Elt = EXTRACT_VECTOR_ELT(Vec2, Idx)</span></div><div class="line"><a name="l09300"></a><span class="lineno"> 9300</span>&#160;  <span class="comment">// ScalarRes = scalar-BINOP Vec1Elt, Vec2Elt</span></div><div class="line"><a name="l09301"></a><span class="lineno"> 9301</span>&#160;  <span class="keywordflow">if</span> (Vec.<a class="code" href="classllvm_1_1SDValue.html#a342c0d4e8e59b30daefe9a05bc2098bd">hasOneUse</a>() &amp;&amp; DCI.isBeforeLegalize()) {</div><div class="line"><a name="l09302"></a><span class="lineno"> 9302</span>&#160;    <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> SL(N);</div><div class="line"><a name="l09303"></a><span class="lineno"> 9303</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> EltVT = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0);</div><div class="line"><a name="l09304"></a><span class="lineno"> 9304</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Idx = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1);</div><div class="line"><a name="l09305"></a><span class="lineno"> 9305</span>&#160;    <span class="keywordtype">unsigned</span> Opc = Vec.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>();</div><div class="line"><a name="l09306"></a><span class="lineno"> 9306</span>&#160;</div><div class="line"><a name="l09307"></a><span class="lineno"> 9307</span>&#160;    <span class="keywordflow">switch</span>(Opc) {</div><div class="line"><a name="l09308"></a><span class="lineno"> 9308</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l09309"></a><span class="lineno"> 9309</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l09310"></a><span class="lineno"> 9310</span>&#160;      <span class="comment">// TODO: Support other binary operations.</span></div><div class="line"><a name="l09311"></a><span class="lineno"> 9311</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a32ec12017722f5b42a295fe5eb0b0bdf">ISD::FADD</a>:</div><div class="line"><a name="l09312"></a><span class="lineno"> 9312</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a2852a5b6baa80b1589a46737210a8cad">ISD::FSUB</a>:</div><div class="line"><a name="l09313"></a><span class="lineno"> 9313</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9ab5860c97a00c4627a08cab7b0c8178">ISD::FMUL</a>:</div><div class="line"><a name="l09314"></a><span class="lineno"> 9314</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535">ISD::ADD</a>:</div><div class="line"><a name="l09315"></a><span class="lineno"> 9315</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a17126302da6199930e55e841ca1b082d">ISD::UMIN</a>:</div><div class="line"><a name="l09316"></a><span class="lineno"> 9316</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110af675e759c0ffff8d48ea14a60fe3517b">ISD::UMAX</a>:</div><div class="line"><a name="l09317"></a><span class="lineno"> 9317</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aaac895215ecbb3c411c957c8beb39b70">ISD::SMIN</a>:</div><div class="line"><a name="l09318"></a><span class="lineno"> 9318</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110af3b59179b6fcbc89463181015ace8e9b">ISD::SMAX</a>:</div><div class="line"><a name="l09319"></a><span class="lineno"> 9319</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a632dd4bb044d5cd11f671d176ef495f2">ISD::FMAXNUM</a>:</div><div class="line"><a name="l09320"></a><span class="lineno"> 9320</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9f59cc264907eb86e29564d5f6a5b213">ISD::FMINNUM</a>:</div><div class="line"><a name="l09321"></a><span class="lineno"> 9321</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a25e670389809910f59726e8a11fa82e0">ISD::FMAXNUM_IEEE</a>:</div><div class="line"><a name="l09322"></a><span class="lineno"> 9322</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a907932b29f929b1827b1b93171dcaa3c">ISD::FMINNUM_IEEE</a>: {</div><div class="line"><a name="l09323"></a><span class="lineno"> 9323</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Elt0 = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9329e79f62e9ab9b41cfbcafd314bcbd">ISD::EXTRACT_VECTOR_ELT</a>, SL, EltVT,</div><div class="line"><a name="l09324"></a><span class="lineno"> 9324</span>&#160;                                 Vec.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0), Idx);</div><div class="line"><a name="l09325"></a><span class="lineno"> 9325</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Elt1 = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9329e79f62e9ab9b41cfbcafd314bcbd">ISD::EXTRACT_VECTOR_ELT</a>, SL, EltVT,</div><div class="line"><a name="l09326"></a><span class="lineno"> 9326</span>&#160;                                 Vec.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1), Idx);</div><div class="line"><a name="l09327"></a><span class="lineno"> 9327</span>&#160;</div><div class="line"><a name="l09328"></a><span class="lineno"> 9328</span>&#160;      DCI.AddToWorklist(Elt0.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>());</div><div class="line"><a name="l09329"></a><span class="lineno"> 9329</span>&#160;      DCI.AddToWorklist(Elt1.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>());</div><div class="line"><a name="l09330"></a><span class="lineno"> 9330</span>&#160;      <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(Opc, SL, EltVT, Elt0, Elt1, Vec-&gt;<a class="code" href="classllvm_1_1SDNode.html#ae732bb2af97bb93b56a387a55e9b4b41">getFlags</a>());</div><div class="line"><a name="l09331"></a><span class="lineno"> 9331</span>&#160;    }</div><div class="line"><a name="l09332"></a><span class="lineno"> 9332</span>&#160;    }</div><div class="line"><a name="l09333"></a><span class="lineno"> 9333</span>&#160;  }</div><div class="line"><a name="l09334"></a><span class="lineno"> 9334</span>&#160;</div><div class="line"><a name="l09335"></a><span class="lineno"> 9335</span>&#160;  <span class="keywordtype">unsigned</span> VecSize = VecVT.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>();</div><div class="line"><a name="l09336"></a><span class="lineno"> 9336</span>&#160;  <span class="keywordtype">unsigned</span> EltSize = EltVT.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>();</div><div class="line"><a name="l09337"></a><span class="lineno"> 9337</span>&#160;</div><div class="line"><a name="l09338"></a><span class="lineno"> 9338</span>&#160;  <span class="comment">// EXTRACT_VECTOR_ELT (&lt;n x e&gt;, var-idx) =&gt; n x select (e, const-idx)</span></div><div class="line"><a name="l09339"></a><span class="lineno"> 9339</span>&#160;  <span class="comment">// This elminates non-constant index and subsequent movrel or scratch access.</span></div><div class="line"><a name="l09340"></a><span class="lineno"> 9340</span>&#160;  <span class="comment">// Sub-dword vectors of size 2 dword or less have better implementation.</span></div><div class="line"><a name="l09341"></a><span class="lineno"> 9341</span>&#160;  <span class="comment">// Vectors of size bigger than 8 dwords would yield too many v_cndmask_b32</span></div><div class="line"><a name="l09342"></a><span class="lineno"> 9342</span>&#160;  <span class="comment">// instructions.</span></div><div class="line"><a name="l09343"></a><span class="lineno"> 9343</span>&#160;  <span class="keywordflow">if</span> (VecSize &lt;= 256 &amp;&amp; (VecSize &gt; 64 || EltSize &gt;= 32) &amp;&amp;</div><div class="line"><a name="l09344"></a><span class="lineno"> 9344</span>&#160;      !isa&lt;ConstantSDNode&gt;(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1))) {</div><div class="line"><a name="l09345"></a><span class="lineno"> 9345</span>&#160;    <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> SL(N);</div><div class="line"><a name="l09346"></a><span class="lineno"> 9346</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Idx = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1);</div><div class="line"><a name="l09347"></a><span class="lineno"> 9347</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> IdxVT = Idx.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div><div class="line"><a name="l09348"></a><span class="lineno"> 9348</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V;</div><div class="line"><a name="l09349"></a><span class="lineno"> 9349</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0, <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = VecVT.<a class="code" href="structllvm_1_1EVT.html#ae245d70802e4ebe1cae2b6122c62a22a">getVectorNumElements</a>(); <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> &lt; <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l09350"></a><span class="lineno"> 9350</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> IC = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, SL, IdxVT);</div><div class="line"><a name="l09351"></a><span class="lineno"> 9351</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Elt = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9329e79f62e9ab9b41cfbcafd314bcbd">ISD::EXTRACT_VECTOR_ELT</a>, SL, EltVT, Vec, IC);</div><div class="line"><a name="l09352"></a><span class="lineno"> 9352</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> == 0)</div><div class="line"><a name="l09353"></a><span class="lineno"> 9353</span>&#160;        V = Elt;</div><div class="line"><a name="l09354"></a><span class="lineno"> 9354</span>&#160;      <span class="keywordflow">else</span></div><div class="line"><a name="l09355"></a><span class="lineno"> 9355</span>&#160;        V = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ab30ac12d744d55e5d9d8795b1ce53433">getSelectCC</a>(SL, Idx, IC, Elt, V, <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07ae2e6a5e32087b9f65bd51585a6a5afb4">ISD::SETEQ</a>);</div><div class="line"><a name="l09356"></a><span class="lineno"> 9356</span>&#160;    }</div><div class="line"><a name="l09357"></a><span class="lineno"> 9357</span>&#160;    <span class="keywordflow">return</span> V;</div><div class="line"><a name="l09358"></a><span class="lineno"> 9358</span>&#160;  }</div><div class="line"><a name="l09359"></a><span class="lineno"> 9359</span>&#160;</div><div class="line"><a name="l09360"></a><span class="lineno"> 9360</span>&#160;  <span class="keywordflow">if</span> (!DCI.isBeforeLegalize())</div><div class="line"><a name="l09361"></a><span class="lineno"> 9361</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l09362"></a><span class="lineno"> 9362</span>&#160;</div><div class="line"><a name="l09363"></a><span class="lineno"> 9363</span>&#160;  <span class="comment">// Try to turn sub-dword accesses of vectors into accesses of the same 32-bit</span></div><div class="line"><a name="l09364"></a><span class="lineno"> 9364</span>&#160;  <span class="comment">// elements. This exposes more load reduction opportunities by replacing</span></div><div class="line"><a name="l09365"></a><span class="lineno"> 9365</span>&#160;  <span class="comment">// multiple small extract_vector_elements with a single 32-bit extract.</span></div><div class="line"><a name="l09366"></a><span class="lineno"> 9366</span>&#160;  <span class="keyword">auto</span> *Idx = <a class="code" href="namespacellvm.html#a4db2f71d62968b2be3c4bffc5050d8c7">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a>&gt;(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1));</div><div class="line"><a name="l09367"></a><span class="lineno"> 9367</span>&#160;  <span class="keywordflow">if</span> (isa&lt;MemSDNode&gt;(Vec) &amp;&amp;</div><div class="line"><a name="l09368"></a><span class="lineno"> 9368</span>&#160;      EltSize &lt;= 16 &amp;&amp;</div><div class="line"><a name="l09369"></a><span class="lineno"> 9369</span>&#160;      EltVT.<a class="code" href="structllvm_1_1EVT.html#a470621733f1ffb597e6f502040216da4">isByteSized</a>() &amp;&amp;</div><div class="line"><a name="l09370"></a><span class="lineno"> 9370</span>&#160;      VecSize &gt; 32 &amp;&amp;</div><div class="line"><a name="l09371"></a><span class="lineno"> 9371</span>&#160;      VecSize % 32 == 0 &amp;&amp;</div><div class="line"><a name="l09372"></a><span class="lineno"> 9372</span>&#160;      Idx) {</div><div class="line"><a name="l09373"></a><span class="lineno"> 9373</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> NewVT = <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#aa1cac5332a31f59e2455eaad0fb11278">getEquivalentMemType</a>(*DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ae73894797c63cdacffa04bc100873df3">getContext</a>(), VecVT);</div><div class="line"><a name="l09374"></a><span class="lineno"> 9374</span>&#160;</div><div class="line"><a name="l09375"></a><span class="lineno"> 9375</span>&#160;    <span class="keywordtype">unsigned</span> BitIndex = Idx-&gt;getZExtValue() * EltSize;</div><div class="line"><a name="l09376"></a><span class="lineno"> 9376</span>&#160;    <span class="keywordtype">unsigned</span> EltIdx = BitIndex / 32;</div><div class="line"><a name="l09377"></a><span class="lineno"> 9377</span>&#160;    <span class="keywordtype">unsigned</span> LeftoverBitIdx = BitIndex % 32;</div><div class="line"><a name="l09378"></a><span class="lineno"> 9378</span>&#160;    <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> SL(N);</div><div class="line"><a name="l09379"></a><span class="lineno"> 9379</span>&#160;</div><div class="line"><a name="l09380"></a><span class="lineno"> 9380</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Cast = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a>, SL, NewVT, Vec);</div><div class="line"><a name="l09381"></a><span class="lineno"> 9381</span>&#160;    DCI.AddToWorklist(Cast.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>());</div><div class="line"><a name="l09382"></a><span class="lineno"> 9382</span>&#160;</div><div class="line"><a name="l09383"></a><span class="lineno"> 9383</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Elt = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9329e79f62e9ab9b41cfbcafd314bcbd">ISD::EXTRACT_VECTOR_ELT</a>, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, Cast,</div><div class="line"><a name="l09384"></a><span class="lineno"> 9384</span>&#160;                              DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(EltIdx, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>));</div><div class="line"><a name="l09385"></a><span class="lineno"> 9385</span>&#160;    DCI.AddToWorklist(Elt.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>());</div><div class="line"><a name="l09386"></a><span class="lineno"> 9386</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Srl = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a3c6553c8acebe1b57c211ee45e2d8f98">ISD::SRL</a>, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, Elt,</div><div class="line"><a name="l09387"></a><span class="lineno"> 9387</span>&#160;                              DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(LeftoverBitIdx, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>));</div><div class="line"><a name="l09388"></a><span class="lineno"> 9388</span>&#160;    DCI.AddToWorklist(Srl.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>());</div><div class="line"><a name="l09389"></a><span class="lineno"> 9389</span>&#160;</div><div class="line"><a name="l09390"></a><span class="lineno"> 9390</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Trunc = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ae690127648393001a7d5b93dc23da7b3">ISD::TRUNCATE</a>, SL, EltVT.<a class="code" href="structllvm_1_1EVT.html#a6f2db4dd37c9d8a3544e4cad4a2aac49">changeTypeToInteger</a>(), Srl);</div><div class="line"><a name="l09391"></a><span class="lineno"> 9391</span>&#160;    DCI.AddToWorklist(Trunc.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>());</div><div class="line"><a name="l09392"></a><span class="lineno"> 9392</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a>, SL, EltVT, Trunc);</div><div class="line"><a name="l09393"></a><span class="lineno"> 9393</span>&#160;  }</div><div class="line"><a name="l09394"></a><span class="lineno"> 9394</span>&#160;</div><div class="line"><a name="l09395"></a><span class="lineno"> 9395</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l09396"></a><span class="lineno"> 9396</span>&#160;}</div><div class="line"><a name="l09397"></a><span class="lineno"> 9397</span>&#160;</div><div class="line"><a name="l09398"></a><span class="lineno"> 9398</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a></div><div class="line"><a name="l09399"></a><span class="lineno"> 9399</span>&#160;SITargetLowering::performInsertVectorEltCombine(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N,</div><div class="line"><a name="l09400"></a><span class="lineno"> 9400</span>&#160;                                                DAGCombinerInfo &amp;DCI)<span class="keyword"> const </span>{</div><div class="line"><a name="l09401"></a><span class="lineno"> 9401</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Vec = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0);</div><div class="line"><a name="l09402"></a><span class="lineno"> 9402</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Idx = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(2);</div><div class="line"><a name="l09403"></a><span class="lineno"> 9403</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VecVT = Vec.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div><div class="line"><a name="l09404"></a><span class="lineno"> 9404</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> EltVT = VecVT.<a class="code" href="structllvm_1_1EVT.html#abc4c6365ade17ad4443ad0e381e7479d">getVectorElementType</a>();</div><div class="line"><a name="l09405"></a><span class="lineno"> 9405</span>&#160;  <span class="keywordtype">unsigned</span> VecSize = VecVT.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>();</div><div class="line"><a name="l09406"></a><span class="lineno"> 9406</span>&#160;  <span class="keywordtype">unsigned</span> EltSize = EltVT.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>();</div><div class="line"><a name="l09407"></a><span class="lineno"> 9407</span>&#160;</div><div class="line"><a name="l09408"></a><span class="lineno"> 9408</span>&#160;  <span class="comment">// INSERT_VECTOR_ELT (&lt;n x e&gt;, var-idx)</span></div><div class="line"><a name="l09409"></a><span class="lineno"> 9409</span>&#160;  <span class="comment">// =&gt; BUILD_VECTOR n x select (e, const-idx)</span></div><div class="line"><a name="l09410"></a><span class="lineno"> 9410</span>&#160;  <span class="comment">// This elminates non-constant index and subsequent movrel or scratch access.</span></div><div class="line"><a name="l09411"></a><span class="lineno"> 9411</span>&#160;  <span class="comment">// Sub-dword vectors of size 2 dword or less have better implementation.</span></div><div class="line"><a name="l09412"></a><span class="lineno"> 9412</span>&#160;  <span class="comment">// Vectors of size bigger than 8 dwords would yield too many v_cndmask_b32</span></div><div class="line"><a name="l09413"></a><span class="lineno"> 9413</span>&#160;  <span class="comment">// instructions.</span></div><div class="line"><a name="l09414"></a><span class="lineno"> 9414</span>&#160;  <span class="keywordflow">if</span> (isa&lt;ConstantSDNode&gt;(Idx) ||</div><div class="line"><a name="l09415"></a><span class="lineno"> 9415</span>&#160;      VecSize &gt; 256 || (VecSize &lt;= 64 &amp;&amp; EltSize &lt; 32))</div><div class="line"><a name="l09416"></a><span class="lineno"> 9416</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l09417"></a><span class="lineno"> 9417</span>&#160;</div><div class="line"><a name="l09418"></a><span class="lineno"> 9418</span>&#160;  <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG = DCI.DAG;</div><div class="line"><a name="l09419"></a><span class="lineno"> 9419</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> SL(N);</div><div class="line"><a name="l09420"></a><span class="lineno"> 9420</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69bad5006873d15f9569d1cf09deef3c6363">Ins</a> = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1);</div><div class="line"><a name="l09421"></a><span class="lineno"> 9421</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> IdxVT = Idx.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div><div class="line"><a name="l09422"></a><span class="lineno"> 9422</span>&#160;</div><div class="line"><a name="l09423"></a><span class="lineno"> 9423</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;SDValue, 16&gt;</a> Ops;</div><div class="line"><a name="l09424"></a><span class="lineno"> 9424</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0, <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = VecVT.<a class="code" href="structllvm_1_1EVT.html#ae245d70802e4ebe1cae2b6122c62a22a">getVectorNumElements</a>(); <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> &lt; <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l09425"></a><span class="lineno"> 9425</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> IC = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, SL, IdxVT);</div><div class="line"><a name="l09426"></a><span class="lineno"> 9426</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Elt = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9329e79f62e9ab9b41cfbcafd314bcbd">ISD::EXTRACT_VECTOR_ELT</a>, SL, EltVT, Vec, IC);</div><div class="line"><a name="l09427"></a><span class="lineno"> 9427</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ab30ac12d744d55e5d9d8795b1ce53433">getSelectCC</a>(SL, Idx, IC, Ins, Elt, <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07ae2e6a5e32087b9f65bd51585a6a5afb4">ISD::SETEQ</a>);</div><div class="line"><a name="l09428"></a><span class="lineno"> 9428</span>&#160;    Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(V);</div><div class="line"><a name="l09429"></a><span class="lineno"> 9429</span>&#160;  }</div><div class="line"><a name="l09430"></a><span class="lineno"> 9430</span>&#160;</div><div class="line"><a name="l09431"></a><span class="lineno"> 9431</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a5d154312bef0ed1a6bacfcb52b7cf8eb">getBuildVector</a>(VecVT, SL, Ops);</div><div class="line"><a name="l09432"></a><span class="lineno"> 9432</span>&#160;}</div><div class="line"><a name="l09433"></a><span class="lineno"> 9433</span>&#160;</div><div class="line"><a name="l09434"></a><span class="lineno"> 9434</span>&#160;<span class="keywordtype">unsigned</span> SITargetLowering::getFusedOpcode(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div><div class="line"><a name="l09435"></a><span class="lineno"> 9435</span>&#160;                                          <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N0,</div><div class="line"><a name="l09436"></a><span class="lineno"> 9436</span>&#160;                                          <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N1)<span class="keyword"> const </span>{</div><div class="line"><a name="l09437"></a><span class="lineno"> 9437</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = N0-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0);</div><div class="line"><a name="l09438"></a><span class="lineno"> 9438</span>&#160;</div><div class="line"><a name="l09439"></a><span class="lineno"> 9439</span>&#160;  <span class="comment">// Only do this if we are not trying to support denormals. v_mad_f32 does not</span></div><div class="line"><a name="l09440"></a><span class="lineno"> 9440</span>&#160;  <span class="comment">// support denormals ever.</span></div><div class="line"><a name="l09441"></a><span class="lineno"> 9441</span>&#160;  <span class="keywordflow">if</span> (((VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a> &amp;&amp; !<a class="code" href="SIISelLowering_8cpp.html#a5ba3a760b1c9fc971381ce366d8f9e51">hasFP32Denormals</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aaa0193582f1fc99e3e6a3fc5abcb37bf">getMachineFunction</a>())) ||</div><div class="line"><a name="l09442"></a><span class="lineno"> 9442</span>&#160;       (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a> &amp;&amp; !<a class="code" href="SIISelLowering_8cpp.html#acd5ba7fad66707633af597c71605ea08">hasFP64FP16Denormals</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aaa0193582f1fc99e3e6a3fc5abcb37bf">getMachineFunction</a>()) &amp;&amp;</div><div class="line"><a name="l09443"></a><span class="lineno"> 9443</span>&#160;        <a class="code" href="classllvm_1_1SITargetLowering.html#a24ad06f18143b455e48074549d2e7e3e">getSubtarget</a>()-&gt;<a class="code" href="classllvm_1_1GCNSubtarget.html#a3f464e58eb8545a1261f5ef4be85ce95">hasMadF16</a>())) &amp;&amp;</div><div class="line"><a name="l09444"></a><span class="lineno"> 9444</span>&#160;       <a class="code" href="classllvm_1_1TargetLoweringBase.html#a9245ed740fe76aaad3e5b0650da21c98">isOperationLegal</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a2415bea72c995bb9cf9f85bbbf90bcd7">ISD::FMAD</a>, VT))</div><div class="line"><a name="l09445"></a><span class="lineno"> 9445</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a2415bea72c995bb9cf9f85bbbf90bcd7">ISD::FMAD</a>;</div><div class="line"><a name="l09446"></a><span class="lineno"> 9446</span>&#160;</div><div class="line"><a name="l09447"></a><span class="lineno"> 9447</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetOptions.html">TargetOptions</a> &amp;Options = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af2fca022f33991d19959ebf939c54d03">getTarget</a>().<a class="code" href="classllvm_1_1TargetMachine.html#ab1fb67187fc37e569cc5171cbebba873">Options</a>;</div><div class="line"><a name="l09448"></a><span class="lineno"> 9448</span>&#160;  <span class="keywordflow">if</span> ((Options.<a class="code" href="classllvm_1_1TargetOptions.html#affeb69a55c900f2d333c385955676931">AllowFPOpFusion</a> == <a class="code" href="namespacellvm_1_1FPOpFusion.html#a9c71bae9f02af273833fde586d529fc5aa9dfaae1f5b7d4ebb31ccf9aee1aacce">FPOpFusion::Fast</a> || Options.<a class="code" href="classllvm_1_1TargetOptions.html#a0544e2966374684ff74255e5a4290fa7">UnsafeFPMath</a> ||</div><div class="line"><a name="l09449"></a><span class="lineno"> 9449</span>&#160;       (N0-&gt;<a class="code" href="classllvm_1_1SDNode.html#ae732bb2af97bb93b56a387a55e9b4b41">getFlags</a>().<a class="code" href="structllvm_1_1SDNodeFlags.html#a9fa89f1aea1c4185e807c64ffbc97194">hasAllowContract</a>() &amp;&amp;</div><div class="line"><a name="l09450"></a><span class="lineno"> 9450</span>&#160;        N1-&gt;<a class="code" href="classllvm_1_1SDNode.html#ae732bb2af97bb93b56a387a55e9b4b41">getFlags</a>().<a class="code" href="structllvm_1_1SDNodeFlags.html#a9fa89f1aea1c4185e807c64ffbc97194">hasAllowContract</a>())) &amp;&amp;</div><div class="line"><a name="l09451"></a><span class="lineno"> 9451</span>&#160;      <a class="code" href="classllvm_1_1SITargetLowering.html#a09d003869fdbb4295da2fe546c17a9ab">isFMAFasterThanFMulAndFAdd</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aaa0193582f1fc99e3e6a3fc5abcb37bf">getMachineFunction</a>(), VT)) {</div><div class="line"><a name="l09452"></a><span class="lineno"> 9452</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a293ca68b3b2ce80eef991de822822254">ISD::FMA</a>;</div><div class="line"><a name="l09453"></a><span class="lineno"> 9453</span>&#160;  }</div><div class="line"><a name="l09454"></a><span class="lineno"> 9454</span>&#160;</div><div class="line"><a name="l09455"></a><span class="lineno"> 9455</span>&#160;  <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l09456"></a><span class="lineno"> 9456</span>&#160;}</div><div class="line"><a name="l09457"></a><span class="lineno"> 9457</span>&#160;</div><div class="line"><a name="l09458"></a><span class="lineno"> 9458</span>&#160;<span class="comment">// For a reassociatable opcode perform:</span></div><div class="line"><a name="l09459"></a><span class="lineno"> 9459</span>&#160;<span class="comment">// op x, (op y, z) -&gt; op (op x, z), y, if x and z are uniform</span></div><div class="line"><a name="l09460"></a><span class="lineno"> 9460</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SITargetLowering::reassociateScalarOps(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N,</div><div class="line"><a name="l09461"></a><span class="lineno"> 9461</span>&#160;                                               <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div><div class="line"><a name="l09462"></a><span class="lineno"> 9462</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0);</div><div class="line"><a name="l09463"></a><span class="lineno"> 9463</span>&#160;  <span class="keywordflow">if</span> (VT != <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a> &amp;&amp; VT != <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>)</div><div class="line"><a name="l09464"></a><span class="lineno"> 9464</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l09465"></a><span class="lineno"> 9465</span>&#160;</div><div class="line"><a name="l09466"></a><span class="lineno"> 9466</span>&#160;  <span class="keywordtype">unsigned</span> Opc = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a23f2f5947fc429aff1270651c6d019ea">getOpcode</a>();</div><div class="line"><a name="l09467"></a><span class="lineno"> 9467</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op0 = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0);</div><div class="line"><a name="l09468"></a><span class="lineno"> 9468</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op1 = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1);</div><div class="line"><a name="l09469"></a><span class="lineno"> 9469</span>&#160;</div><div class="line"><a name="l09470"></a><span class="lineno"> 9470</span>&#160;  <span class="keywordflow">if</span> (!(Op0-&gt;<a class="code" href="classllvm_1_1SDNode.html#a28417243f8d25f74e598d78d7802c366">isDivergent</a>() ^ Op1-&gt;<a class="code" href="classllvm_1_1SDNode.html#a28417243f8d25f74e598d78d7802c366">isDivergent</a>()))</div><div class="line"><a name="l09471"></a><span class="lineno"> 9471</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l09472"></a><span class="lineno"> 9472</span>&#160;</div><div class="line"><a name="l09473"></a><span class="lineno"> 9473</span>&#160;  <span class="keywordflow">if</span> (Op0-&gt;<a class="code" href="classllvm_1_1SDNode.html#a28417243f8d25f74e598d78d7802c366">isDivergent</a>())</div><div class="line"><a name="l09474"></a><span class="lineno"> 9474</span>&#160;    <a class="code" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(Op0, Op1);</div><div class="line"><a name="l09475"></a><span class="lineno"> 9475</span>&#160;</div><div class="line"><a name="l09476"></a><span class="lineno"> 9476</span>&#160;  <span class="keywordflow">if</span> (Op1.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() != Opc || !Op1.<a class="code" href="classllvm_1_1SDValue.html#a342c0d4e8e59b30daefe9a05bc2098bd">hasOneUse</a>())</div><div class="line"><a name="l09477"></a><span class="lineno"> 9477</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l09478"></a><span class="lineno"> 9478</span>&#160;</div><div class="line"><a name="l09479"></a><span class="lineno"> 9479</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op2 = Op1.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1);</div><div class="line"><a name="l09480"></a><span class="lineno"> 9480</span>&#160;  Op1 = Op1.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div><div class="line"><a name="l09481"></a><span class="lineno"> 9481</span>&#160;  <span class="keywordflow">if</span> (!(Op1-&gt;<a class="code" href="classllvm_1_1SDNode.html#a28417243f8d25f74e598d78d7802c366">isDivergent</a>() ^ Op2-&gt;<a class="code" href="classllvm_1_1SDNode.html#a28417243f8d25f74e598d78d7802c366">isDivergent</a>()))</div><div class="line"><a name="l09482"></a><span class="lineno"> 9482</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l09483"></a><span class="lineno"> 9483</span>&#160;</div><div class="line"><a name="l09484"></a><span class="lineno"> 9484</span>&#160;  <span class="keywordflow">if</span> (Op1-&gt;<a class="code" href="classllvm_1_1SDNode.html#a28417243f8d25f74e598d78d7802c366">isDivergent</a>())</div><div class="line"><a name="l09485"></a><span class="lineno"> 9485</span>&#160;    <a class="code" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(Op1, Op2);</div><div class="line"><a name="l09486"></a><span class="lineno"> 9486</span>&#160;</div><div class="line"><a name="l09487"></a><span class="lineno"> 9487</span>&#160;  <span class="comment">// If either operand is constant this will conflict with</span></div><div class="line"><a name="l09488"></a><span class="lineno"> 9488</span>&#160;  <span class="comment">// DAGCombiner::ReassociateOps().</span></div><div class="line"><a name="l09489"></a><span class="lineno"> 9489</span>&#160;  <span class="keywordflow">if</span> (DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a1d5a20afdc972e9b7b09ef111d8ee711">isConstantIntBuildVectorOrConstantInt</a>(Op0) ||</div><div class="line"><a name="l09490"></a><span class="lineno"> 9490</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a1d5a20afdc972e9b7b09ef111d8ee711">isConstantIntBuildVectorOrConstantInt</a>(Op1))</div><div class="line"><a name="l09491"></a><span class="lineno"> 9491</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l09492"></a><span class="lineno"> 9492</span>&#160;</div><div class="line"><a name="l09493"></a><span class="lineno"> 9493</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> SL(N);</div><div class="line"><a name="l09494"></a><span class="lineno"> 9494</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Add1 = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(Opc, SL, VT, Op0, Op1);</div><div class="line"><a name="l09495"></a><span class="lineno"> 9495</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(Opc, SL, VT, Add1, Op2);</div><div class="line"><a name="l09496"></a><span class="lineno"> 9496</span>&#160;}</div><div class="line"><a name="l09497"></a><span class="lineno"> 9497</span>&#160;</div><div class="line"><a name="l09498"></a><span class="lineno"><a class="line" href="SIISelLowering_8cpp.html#a8920a3697ca777d95eb913fc2884269b"> 9498</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="SIISelLowering_8cpp.html#a8920a3697ca777d95eb913fc2884269b">getMad64_32</a>(<a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;SL,</div><div class="line"><a name="l09499"></a><span class="lineno"> 9499</span>&#160;                           <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT,</div><div class="line"><a name="l09500"></a><span class="lineno"> 9500</span>&#160;                           <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N0, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N1, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N2,</div><div class="line"><a name="l09501"></a><span class="lineno"> 9501</span>&#160;                           <span class="keywordtype">bool</span> Signed) {</div><div class="line"><a name="l09502"></a><span class="lineno"> 9502</span>&#160;  <span class="keywordtype">unsigned</span> MadOpc = Signed ? <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eae110f734779ea7435c1f89a1b019e8e9">AMDGPUISD::MAD_I64_I32</a> : <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea760ece3c08b02521b09f90ee5a5e4fdb">AMDGPUISD::MAD_U64_U32</a>;</div><div class="line"><a name="l09503"></a><span class="lineno"> 9503</span>&#160;  <a class="code" href="structllvm_1_1SDVTList.html">SDVTList</a> VTs = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a196c23d6cb4d768d037970f1f35bbf66">getVTList</a>(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a85440bbdbba12de574c02e515444d3f4">MVT::i1</a>);</div><div class="line"><a name="l09504"></a><span class="lineno"> 9504</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Mad = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(MadOpc, SL, VTs, N0, N1, N2);</div><div class="line"><a name="l09505"></a><span class="lineno"> 9505</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ae690127648393001a7d5b93dc23da7b3">ISD::TRUNCATE</a>, SL, VT, Mad);</div><div class="line"><a name="l09506"></a><span class="lineno"> 9506</span>&#160;}</div><div class="line"><a name="l09507"></a><span class="lineno"> 9507</span>&#160;</div><div class="line"><a name="l09508"></a><span class="lineno"> 9508</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SITargetLowering::performAddCombine(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N,</div><div class="line"><a name="l09509"></a><span class="lineno"> 9509</span>&#160;                                            DAGCombinerInfo &amp;DCI)<span class="keyword"> const </span>{</div><div class="line"><a name="l09510"></a><span class="lineno"> 9510</span>&#160;  <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG = DCI.DAG;</div><div class="line"><a name="l09511"></a><span class="lineno"> 9511</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0);</div><div class="line"><a name="l09512"></a><span class="lineno"> 9512</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> SL(N);</div><div class="line"><a name="l09513"></a><span class="lineno"> 9513</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LHS = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0);</div><div class="line"><a name="l09514"></a><span class="lineno"> 9514</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> RHS = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1);</div><div class="line"><a name="l09515"></a><span class="lineno"> 9515</span>&#160;</div><div class="line"><a name="l09516"></a><span class="lineno"> 9516</span>&#160;  <span class="keywordflow">if</span> ((LHS.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad8aec9273962cf78d087090c11a1dd1c">ISD::MUL</a> || RHS.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad8aec9273962cf78d087090c11a1dd1c">ISD::MUL</a>)</div><div class="line"><a name="l09517"></a><span class="lineno"> 9517</span>&#160;      &amp;&amp; Subtarget-&gt;<a class="code" href="classllvm_1_1GCNSubtarget.html#a553d27729038fcbd05ec618b71feaf3d">hasMad64_32</a>() &amp;&amp;</div><div class="line"><a name="l09518"></a><span class="lineno"> 9518</span>&#160;      !VT.<a class="code" href="structllvm_1_1EVT.html#aa54976197fff266f4143beb44fc9764c">isVector</a>() &amp;&amp; VT.<a class="code" href="structllvm_1_1EVT.html#a07c17f2295b46112e5f9403c1f54b214">getScalarSizeInBits</a>() &gt; 32 &amp;&amp;</div><div class="line"><a name="l09519"></a><span class="lineno"> 9519</span>&#160;      VT.<a class="code" href="structllvm_1_1EVT.html#a07c17f2295b46112e5f9403c1f54b214">getScalarSizeInBits</a>() &lt;= 64) {</div><div class="line"><a name="l09520"></a><span class="lineno"> 9520</span>&#160;    <span class="keywordflow">if</span> (LHS.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad8aec9273962cf78d087090c11a1dd1c">ISD::MUL</a>)</div><div class="line"><a name="l09521"></a><span class="lineno"> 9521</span>&#160;      <a class="code" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(LHS, RHS);</div><div class="line"><a name="l09522"></a><span class="lineno"> 9522</span>&#160;</div><div class="line"><a name="l09523"></a><span class="lineno"> 9523</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> MulLHS = LHS.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div><div class="line"><a name="l09524"></a><span class="lineno"> 9524</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> MulRHS = LHS.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1);</div><div class="line"><a name="l09525"></a><span class="lineno"> 9525</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> AddRHS = RHS;</div><div class="line"><a name="l09526"></a><span class="lineno"> 9526</span>&#160;</div><div class="line"><a name="l09527"></a><span class="lineno"> 9527</span>&#160;    <span class="comment">// TODO: Maybe restrict if SGPR inputs.</span></div><div class="line"><a name="l09528"></a><span class="lineno"> 9528</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#acd87db70cdd379bbe637cdd47902e3c1">numBitsUnsigned</a>(MulLHS, DAG) &lt;= 32 &amp;&amp;</div><div class="line"><a name="l09529"></a><span class="lineno"> 9529</span>&#160;        <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#acd87db70cdd379bbe637cdd47902e3c1">numBitsUnsigned</a>(MulRHS, DAG) &lt;= 32) {</div><div class="line"><a name="l09530"></a><span class="lineno"> 9530</span>&#160;      MulLHS = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ad0c6f059b29535f2c790d1c4f92b7a93">getZExtOrTrunc</a>(MulLHS, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l09531"></a><span class="lineno"> 9531</span>&#160;      MulRHS = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ad0c6f059b29535f2c790d1c4f92b7a93">getZExtOrTrunc</a>(MulRHS, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l09532"></a><span class="lineno"> 9532</span>&#160;      AddRHS = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ad0c6f059b29535f2c790d1c4f92b7a93">getZExtOrTrunc</a>(AddRHS, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>);</div><div class="line"><a name="l09533"></a><span class="lineno"> 9533</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="SIISelLowering_8cpp.html#a8920a3697ca777d95eb913fc2884269b">getMad64_32</a>(DAG, SL, VT, MulLHS, MulRHS, AddRHS, <span class="keyword">false</span>);</div><div class="line"><a name="l09534"></a><span class="lineno"> 9534</span>&#160;    }</div><div class="line"><a name="l09535"></a><span class="lineno"> 9535</span>&#160;</div><div class="line"><a name="l09536"></a><span class="lineno"> 9536</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a0238909162902c113be9f912d02f35a2">numBitsSigned</a>(MulLHS, DAG) &lt; 32 &amp;&amp; <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a0238909162902c113be9f912d02f35a2">numBitsSigned</a>(MulRHS, DAG) &lt; 32) {</div><div class="line"><a name="l09537"></a><span class="lineno"> 9537</span>&#160;      MulLHS = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a9c2450d7d33fb2ecb9b645f1ca6a9a64">getSExtOrTrunc</a>(MulLHS, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l09538"></a><span class="lineno"> 9538</span>&#160;      MulRHS = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a9c2450d7d33fb2ecb9b645f1ca6a9a64">getSExtOrTrunc</a>(MulRHS, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l09539"></a><span class="lineno"> 9539</span>&#160;      AddRHS = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a9c2450d7d33fb2ecb9b645f1ca6a9a64">getSExtOrTrunc</a>(AddRHS, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>);</div><div class="line"><a name="l09540"></a><span class="lineno"> 9540</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="SIISelLowering_8cpp.html#a8920a3697ca777d95eb913fc2884269b">getMad64_32</a>(DAG, SL, VT, MulLHS, MulRHS, AddRHS, <span class="keyword">true</span>);</div><div class="line"><a name="l09541"></a><span class="lineno"> 9541</span>&#160;    }</div><div class="line"><a name="l09542"></a><span class="lineno"> 9542</span>&#160;</div><div class="line"><a name="l09543"></a><span class="lineno"> 9543</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l09544"></a><span class="lineno"> 9544</span>&#160;  }</div><div class="line"><a name="l09545"></a><span class="lineno"> 9545</span>&#160;</div><div class="line"><a name="l09546"></a><span class="lineno"> 9546</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V = reassociateScalarOps(N, DAG)) {</div><div class="line"><a name="l09547"></a><span class="lineno"> 9547</span>&#160;    <span class="keywordflow">return</span> V;</div><div class="line"><a name="l09548"></a><span class="lineno"> 9548</span>&#160;  }</div><div class="line"><a name="l09549"></a><span class="lineno"> 9549</span>&#160;</div><div class="line"><a name="l09550"></a><span class="lineno"> 9550</span>&#160;  <span class="keywordflow">if</span> (VT != <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a> || !DCI.isAfterLegalizeDAG())</div><div class="line"><a name="l09551"></a><span class="lineno"> 9551</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l09552"></a><span class="lineno"> 9552</span>&#160;</div><div class="line"><a name="l09553"></a><span class="lineno"> 9553</span>&#160;  <span class="comment">// add x, zext (setcc) =&gt; addcarry x, 0, setcc</span></div><div class="line"><a name="l09554"></a><span class="lineno"> 9554</span>&#160;  <span class="comment">// add x, sext (setcc) =&gt; subcarry x, 0, setcc</span></div><div class="line"><a name="l09555"></a><span class="lineno"> 9555</span>&#160;  <span class="keywordtype">unsigned</span> Opc = LHS.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>();</div><div class="line"><a name="l09556"></a><span class="lineno"> 9556</span>&#160;  <span class="keywordflow">if</span> (Opc == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a93fdf85eff945f1a668b4915a051453e">ISD::ZERO_EXTEND</a> || Opc == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a5183f3d72924bc7c77ba8d3f5de9f602">ISD::SIGN_EXTEND</a> ||</div><div class="line"><a name="l09557"></a><span class="lineno"> 9557</span>&#160;      Opc == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a27d5d8ef82302b739ba3ca8be1a5513d">ISD::ANY_EXTEND</a> || Opc == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a6b3d129b46bc1ba331b5d35f8cf8a501">ISD::ADDCARRY</a>)</div><div class="line"><a name="l09558"></a><span class="lineno"> 9558</span>&#160;    <a class="code" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(RHS, LHS);</div><div class="line"><a name="l09559"></a><span class="lineno"> 9559</span>&#160;</div><div class="line"><a name="l09560"></a><span class="lineno"> 9560</span>&#160;  Opc = RHS.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>();</div><div class="line"><a name="l09561"></a><span class="lineno"> 9561</span>&#160;  <span class="keywordflow">switch</span> (Opc) {</div><div class="line"><a name="l09562"></a><span class="lineno"> 9562</span>&#160;  <span class="keywordflow">default</span>: <span class="keywordflow">break</span>;</div><div class="line"><a name="l09563"></a><span class="lineno"> 9563</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a93fdf85eff945f1a668b4915a051453e">ISD::ZERO_EXTEND</a>:</div><div class="line"><a name="l09564"></a><span class="lineno"> 9564</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a5183f3d72924bc7c77ba8d3f5de9f602">ISD::SIGN_EXTEND</a>:</div><div class="line"><a name="l09565"></a><span class="lineno"> 9565</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a27d5d8ef82302b739ba3ca8be1a5513d">ISD::ANY_EXTEND</a>: {</div><div class="line"><a name="l09566"></a><span class="lineno"> 9566</span>&#160;    <span class="keyword">auto</span> Cond = RHS.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div><div class="line"><a name="l09567"></a><span class="lineno"> 9567</span>&#160;    <span class="comment">// If this won&#39;t be a real VOPC output, we would still need to insert an</span></div><div class="line"><a name="l09568"></a><span class="lineno"> 9568</span>&#160;    <span class="comment">// extra instruction anyway.</span></div><div class="line"><a name="l09569"></a><span class="lineno"> 9569</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="SIISelLowering_8cpp.html#a136cb2ec0e5490b741141adb8dad13cf">isBoolSGPR</a>(Cond))</div><div class="line"><a name="l09570"></a><span class="lineno"> 9570</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l09571"></a><span class="lineno"> 9571</span>&#160;    <a class="code" href="structllvm_1_1SDVTList.html">SDVTList</a> VTList = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a196c23d6cb4d768d037970f1f35bbf66">getVTList</a>(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a85440bbdbba12de574c02e515444d3f4">MVT::i1</a>);</div><div class="line"><a name="l09572"></a><span class="lineno"> 9572</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1Key.html#a1958a762261549463a280bac3274d6d5">Args</a>[] = { LHS, DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(0, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>), Cond };</div><div class="line"><a name="l09573"></a><span class="lineno"> 9573</span>&#160;    Opc = (Opc == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a5183f3d72924bc7c77ba8d3f5de9f602">ISD::SIGN_EXTEND</a>) ? <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110af760edf2d4a395488417d4d9b1714a3a">ISD::SUBCARRY</a> : <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a6b3d129b46bc1ba331b5d35f8cf8a501">ISD::ADDCARRY</a>;</div><div class="line"><a name="l09574"></a><span class="lineno"> 9574</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(Opc, SL, VTList, Args);</div><div class="line"><a name="l09575"></a><span class="lineno"> 9575</span>&#160;  }</div><div class="line"><a name="l09576"></a><span class="lineno"> 9576</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a6b3d129b46bc1ba331b5d35f8cf8a501">ISD::ADDCARRY</a>: {</div><div class="line"><a name="l09577"></a><span class="lineno"> 9577</span>&#160;    <span class="comment">// add x, (addcarry y, 0, cc) =&gt; addcarry x, y, cc</span></div><div class="line"><a name="l09578"></a><span class="lineno"> 9578</span>&#160;    <span class="keyword">auto</span> C = <a class="code" href="namespacellvm.html#a4db2f71d62968b2be3c4bffc5050d8c7">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a>&gt;(RHS.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1));</div><div class="line"><a name="l09579"></a><span class="lineno"> 9579</span>&#160;    <span class="keywordflow">if</span> (!C || C-&gt;getZExtValue() != 0) <span class="keywordflow">break</span>;</div><div class="line"><a name="l09580"></a><span class="lineno"> 9580</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1Key.html#a1958a762261549463a280bac3274d6d5">Args</a>[] = { LHS, RHS.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0), RHS.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(2) };</div><div class="line"><a name="l09581"></a><span class="lineno"> 9581</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a6b3d129b46bc1ba331b5d35f8cf8a501">ISD::ADDCARRY</a>, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(N), RHS-&gt;<a class="code" href="classllvm_1_1SDNode.html#a8353d97eb11578ab1ecb797200ca85c7">getVTList</a>(), <a class="code" href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1Key.html#a1958a762261549463a280bac3274d6d5">Args</a>);</div><div class="line"><a name="l09582"></a><span class="lineno"> 9582</span>&#160;  }</div><div class="line"><a name="l09583"></a><span class="lineno"> 9583</span>&#160;  }</div><div class="line"><a name="l09584"></a><span class="lineno"> 9584</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l09585"></a><span class="lineno"> 9585</span>&#160;}</div><div class="line"><a name="l09586"></a><span class="lineno"> 9586</span>&#160;</div><div class="line"><a name="l09587"></a><span class="lineno"> 9587</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SITargetLowering::performSubCombine(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N,</div><div class="line"><a name="l09588"></a><span class="lineno"> 9588</span>&#160;                                            DAGCombinerInfo &amp;DCI)<span class="keyword"> const </span>{</div><div class="line"><a name="l09589"></a><span class="lineno"> 9589</span>&#160;  <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG = DCI.DAG;</div><div class="line"><a name="l09590"></a><span class="lineno"> 9590</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0);</div><div class="line"><a name="l09591"></a><span class="lineno"> 9591</span>&#160;</div><div class="line"><a name="l09592"></a><span class="lineno"> 9592</span>&#160;  <span class="keywordflow">if</span> (VT != <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>)</div><div class="line"><a name="l09593"></a><span class="lineno"> 9593</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l09594"></a><span class="lineno"> 9594</span>&#160;</div><div class="line"><a name="l09595"></a><span class="lineno"> 9595</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> SL(N);</div><div class="line"><a name="l09596"></a><span class="lineno"> 9596</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LHS = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0);</div><div class="line"><a name="l09597"></a><span class="lineno"> 9597</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> RHS = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1);</div><div class="line"><a name="l09598"></a><span class="lineno"> 9598</span>&#160;</div><div class="line"><a name="l09599"></a><span class="lineno"> 9599</span>&#160;  <span class="comment">// sub x, zext (setcc) =&gt; subcarry x, 0, setcc</span></div><div class="line"><a name="l09600"></a><span class="lineno"> 9600</span>&#160;  <span class="comment">// sub x, sext (setcc) =&gt; addcarry x, 0, setcc</span></div><div class="line"><a name="l09601"></a><span class="lineno"> 9601</span>&#160;  <span class="keywordtype">unsigned</span> Opc = RHS.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>();</div><div class="line"><a name="l09602"></a><span class="lineno"> 9602</span>&#160;  <span class="keywordflow">switch</span> (Opc) {</div><div class="line"><a name="l09603"></a><span class="lineno"> 9603</span>&#160;  <span class="keywordflow">default</span>: <span class="keywordflow">break</span>;</div><div class="line"><a name="l09604"></a><span class="lineno"> 9604</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a93fdf85eff945f1a668b4915a051453e">ISD::ZERO_EXTEND</a>:</div><div class="line"><a name="l09605"></a><span class="lineno"> 9605</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a5183f3d72924bc7c77ba8d3f5de9f602">ISD::SIGN_EXTEND</a>:</div><div class="line"><a name="l09606"></a><span class="lineno"> 9606</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a27d5d8ef82302b739ba3ca8be1a5513d">ISD::ANY_EXTEND</a>: {</div><div class="line"><a name="l09607"></a><span class="lineno"> 9607</span>&#160;    <span class="keyword">auto</span> Cond = RHS.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div><div class="line"><a name="l09608"></a><span class="lineno"> 9608</span>&#160;    <span class="comment">// If this won&#39;t be a real VOPC output, we would still need to insert an</span></div><div class="line"><a name="l09609"></a><span class="lineno"> 9609</span>&#160;    <span class="comment">// extra instruction anyway.</span></div><div class="line"><a name="l09610"></a><span class="lineno"> 9610</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="SIISelLowering_8cpp.html#a136cb2ec0e5490b741141adb8dad13cf">isBoolSGPR</a>(Cond))</div><div class="line"><a name="l09611"></a><span class="lineno"> 9611</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l09612"></a><span class="lineno"> 9612</span>&#160;    <a class="code" href="structllvm_1_1SDVTList.html">SDVTList</a> VTList = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a196c23d6cb4d768d037970f1f35bbf66">getVTList</a>(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a85440bbdbba12de574c02e515444d3f4">MVT::i1</a>);</div><div class="line"><a name="l09613"></a><span class="lineno"> 9613</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1Key.html#a1958a762261549463a280bac3274d6d5">Args</a>[] = { LHS, DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(0, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>), Cond };</div><div class="line"><a name="l09614"></a><span class="lineno"> 9614</span>&#160;    Opc = (Opc == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a5183f3d72924bc7c77ba8d3f5de9f602">ISD::SIGN_EXTEND</a>) ? <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a6b3d129b46bc1ba331b5d35f8cf8a501">ISD::ADDCARRY</a> : <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110af760edf2d4a395488417d4d9b1714a3a">ISD::SUBCARRY</a>;</div><div class="line"><a name="l09615"></a><span class="lineno"> 9615</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(Opc, SL, VTList, Args);</div><div class="line"><a name="l09616"></a><span class="lineno"> 9616</span>&#160;  }</div><div class="line"><a name="l09617"></a><span class="lineno"> 9617</span>&#160;  }</div><div class="line"><a name="l09618"></a><span class="lineno"> 9618</span>&#160;</div><div class="line"><a name="l09619"></a><span class="lineno"> 9619</span>&#160;  <span class="keywordflow">if</span> (LHS.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110af760edf2d4a395488417d4d9b1714a3a">ISD::SUBCARRY</a>) {</div><div class="line"><a name="l09620"></a><span class="lineno"> 9620</span>&#160;    <span class="comment">// sub (subcarry x, 0, cc), y =&gt; subcarry x, y, cc</span></div><div class="line"><a name="l09621"></a><span class="lineno"> 9621</span>&#160;    <span class="keyword">auto</span> C = <a class="code" href="namespacellvm.html#a4db2f71d62968b2be3c4bffc5050d8c7">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a>&gt;(LHS.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1));</div><div class="line"><a name="l09622"></a><span class="lineno"> 9622</span>&#160;    <span class="keywordflow">if</span> (!C || !C-&gt;isNullValue())</div><div class="line"><a name="l09623"></a><span class="lineno"> 9623</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l09624"></a><span class="lineno"> 9624</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1Key.html#a1958a762261549463a280bac3274d6d5">Args</a>[] = { LHS.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0), RHS, LHS.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(2) };</div><div class="line"><a name="l09625"></a><span class="lineno"> 9625</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110af760edf2d4a395488417d4d9b1714a3a">ISD::SUBCARRY</a>, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(N), LHS-&gt;<a class="code" href="classllvm_1_1SDNode.html#a8353d97eb11578ab1ecb797200ca85c7">getVTList</a>(), <a class="code" href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1Key.html#a1958a762261549463a280bac3274d6d5">Args</a>);</div><div class="line"><a name="l09626"></a><span class="lineno"> 9626</span>&#160;  }</div><div class="line"><a name="l09627"></a><span class="lineno"> 9627</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l09628"></a><span class="lineno"> 9628</span>&#160;}</div><div class="line"><a name="l09629"></a><span class="lineno"> 9629</span>&#160;</div><div class="line"><a name="l09630"></a><span class="lineno"> 9630</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SITargetLowering::performAddCarrySubCarryCombine(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N,</div><div class="line"><a name="l09631"></a><span class="lineno"> 9631</span>&#160;  DAGCombinerInfo &amp;DCI)<span class="keyword"> const </span>{</div><div class="line"><a name="l09632"></a><span class="lineno"> 9632</span>&#160;</div><div class="line"><a name="l09633"></a><span class="lineno"> 9633</span>&#160;  <span class="keywordflow">if</span> (N-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0) != <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>)</div><div class="line"><a name="l09634"></a><span class="lineno"> 9634</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l09635"></a><span class="lineno"> 9635</span>&#160;</div><div class="line"><a name="l09636"></a><span class="lineno"> 9636</span>&#160;  <span class="keyword">auto</span> C = <a class="code" href="namespacellvm.html#a4db2f71d62968b2be3c4bffc5050d8c7">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a>&gt;(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1));</div><div class="line"><a name="l09637"></a><span class="lineno"> 9637</span>&#160;  <span class="keywordflow">if</span> (!C || C-&gt;getZExtValue() != 0)</div><div class="line"><a name="l09638"></a><span class="lineno"> 9638</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l09639"></a><span class="lineno"> 9639</span>&#160;</div><div class="line"><a name="l09640"></a><span class="lineno"> 9640</span>&#160;  <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG = DCI.DAG;</div><div class="line"><a name="l09641"></a><span class="lineno"> 9641</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LHS = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0);</div><div class="line"><a name="l09642"></a><span class="lineno"> 9642</span>&#160;</div><div class="line"><a name="l09643"></a><span class="lineno"> 9643</span>&#160;  <span class="comment">// addcarry (add x, y), 0, cc =&gt; addcarry x, y, cc</span></div><div class="line"><a name="l09644"></a><span class="lineno"> 9644</span>&#160;  <span class="comment">// subcarry (sub x, y), 0, cc =&gt; subcarry x, y, cc</span></div><div class="line"><a name="l09645"></a><span class="lineno"> 9645</span>&#160;  <span class="keywordtype">unsigned</span> LHSOpc = LHS.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>();</div><div class="line"><a name="l09646"></a><span class="lineno"> 9646</span>&#160;  <span class="keywordtype">unsigned</span> Opc = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a23f2f5947fc429aff1270651c6d019ea">getOpcode</a>();</div><div class="line"><a name="l09647"></a><span class="lineno"> 9647</span>&#160;  <span class="keywordflow">if</span> ((LHSOpc == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535">ISD::ADD</a> &amp;&amp; Opc == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a6b3d129b46bc1ba331b5d35f8cf8a501">ISD::ADDCARRY</a>) ||</div><div class="line"><a name="l09648"></a><span class="lineno"> 9648</span>&#160;      (LHSOpc == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9fa617e5567c3c2638938f7b9ddc3f1c">ISD::SUB</a> &amp;&amp; Opc == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110af760edf2d4a395488417d4d9b1714a3a">ISD::SUBCARRY</a>)) {</div><div class="line"><a name="l09649"></a><span class="lineno"> 9649</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1Key.html#a1958a762261549463a280bac3274d6d5">Args</a>[] = { LHS.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0), LHS.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1), N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(2) };</div><div class="line"><a name="l09650"></a><span class="lineno"> 9650</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(Opc, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(N), N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a8353d97eb11578ab1ecb797200ca85c7">getVTList</a>(), <a class="code" href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1Key.html#a1958a762261549463a280bac3274d6d5">Args</a>);</div><div class="line"><a name="l09651"></a><span class="lineno"> 9651</span>&#160;  }</div><div class="line"><a name="l09652"></a><span class="lineno"> 9652</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l09653"></a><span class="lineno"> 9653</span>&#160;}</div><div class="line"><a name="l09654"></a><span class="lineno"> 9654</span>&#160;</div><div class="line"><a name="l09655"></a><span class="lineno"> 9655</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SITargetLowering::performFAddCombine(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N,</div><div class="line"><a name="l09656"></a><span class="lineno"> 9656</span>&#160;                                             DAGCombinerInfo &amp;DCI)<span class="keyword"> const </span>{</div><div class="line"><a name="l09657"></a><span class="lineno"> 9657</span>&#160;  <span class="keywordflow">if</span> (DCI.getDAGCombineLevel() &lt; <a class="code" href="namespacellvm.html#aa6d856e4879bb775617f8c3634773b7aa7fbaa966e5d5ac3bf03ba617b73bff5c">AfterLegalizeDAG</a>)</div><div class="line"><a name="l09658"></a><span class="lineno"> 9658</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l09659"></a><span class="lineno"> 9659</span>&#160;</div><div class="line"><a name="l09660"></a><span class="lineno"> 9660</span>&#160;  <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG = DCI.DAG;</div><div class="line"><a name="l09661"></a><span class="lineno"> 9661</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0);</div><div class="line"><a name="l09662"></a><span class="lineno"> 9662</span>&#160;</div><div class="line"><a name="l09663"></a><span class="lineno"> 9663</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> SL(N);</div><div class="line"><a name="l09664"></a><span class="lineno"> 9664</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LHS = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0);</div><div class="line"><a name="l09665"></a><span class="lineno"> 9665</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> RHS = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1);</div><div class="line"><a name="l09666"></a><span class="lineno"> 9666</span>&#160;</div><div class="line"><a name="l09667"></a><span class="lineno"> 9667</span>&#160;  <span class="comment">// These should really be instruction patterns, but writing patterns with</span></div><div class="line"><a name="l09668"></a><span class="lineno"> 9668</span>&#160;  <span class="comment">// source modiifiers is a pain.</span></div><div class="line"><a name="l09669"></a><span class="lineno"> 9669</span>&#160;</div><div class="line"><a name="l09670"></a><span class="lineno"> 9670</span>&#160;  <span class="comment">// fadd (fadd (a, a), b) -&gt; mad 2.0, a, b</span></div><div class="line"><a name="l09671"></a><span class="lineno"> 9671</span>&#160;  <span class="keywordflow">if</span> (LHS.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a32ec12017722f5b42a295fe5eb0b0bdf">ISD::FADD</a>) {</div><div class="line"><a name="l09672"></a><span class="lineno"> 9672</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> A = LHS.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div><div class="line"><a name="l09673"></a><span class="lineno"> 9673</span>&#160;    <span class="keywordflow">if</span> (A == LHS.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1)) {</div><div class="line"><a name="l09674"></a><span class="lineno"> 9674</span>&#160;      <span class="keywordtype">unsigned</span> FusedOp = getFusedOpcode(DAG, N, LHS.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>());</div><div class="line"><a name="l09675"></a><span class="lineno"> 9675</span>&#160;      <span class="keywordflow">if</span> (FusedOp != 0) {</div><div class="line"><a name="l09676"></a><span class="lineno"> 9676</span>&#160;        <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Two = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a354aae224911d4dab66e34bfa10cf5d6">getConstantFP</a>(2.0, SL, VT);</div><div class="line"><a name="l09677"></a><span class="lineno"> 9677</span>&#160;        <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(FusedOp, SL, VT, A, Two, RHS);</div><div class="line"><a name="l09678"></a><span class="lineno"> 9678</span>&#160;      }</div><div class="line"><a name="l09679"></a><span class="lineno"> 9679</span>&#160;    }</div><div class="line"><a name="l09680"></a><span class="lineno"> 9680</span>&#160;  }</div><div class="line"><a name="l09681"></a><span class="lineno"> 9681</span>&#160;</div><div class="line"><a name="l09682"></a><span class="lineno"> 9682</span>&#160;  <span class="comment">// fadd (b, fadd (a, a)) -&gt; mad 2.0, a, b</span></div><div class="line"><a name="l09683"></a><span class="lineno"> 9683</span>&#160;  <span class="keywordflow">if</span> (RHS.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a32ec12017722f5b42a295fe5eb0b0bdf">ISD::FADD</a>) {</div><div class="line"><a name="l09684"></a><span class="lineno"> 9684</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> A = RHS.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div><div class="line"><a name="l09685"></a><span class="lineno"> 9685</span>&#160;    <span class="keywordflow">if</span> (A == RHS.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1)) {</div><div class="line"><a name="l09686"></a><span class="lineno"> 9686</span>&#160;      <span class="keywordtype">unsigned</span> FusedOp = getFusedOpcode(DAG, N, RHS.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>());</div><div class="line"><a name="l09687"></a><span class="lineno"> 9687</span>&#160;      <span class="keywordflow">if</span> (FusedOp != 0) {</div><div class="line"><a name="l09688"></a><span class="lineno"> 9688</span>&#160;        <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Two = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a354aae224911d4dab66e34bfa10cf5d6">getConstantFP</a>(2.0, SL, VT);</div><div class="line"><a name="l09689"></a><span class="lineno"> 9689</span>&#160;        <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(FusedOp, SL, VT, A, Two, LHS);</div><div class="line"><a name="l09690"></a><span class="lineno"> 9690</span>&#160;      }</div><div class="line"><a name="l09691"></a><span class="lineno"> 9691</span>&#160;    }</div><div class="line"><a name="l09692"></a><span class="lineno"> 9692</span>&#160;  }</div><div class="line"><a name="l09693"></a><span class="lineno"> 9693</span>&#160;</div><div class="line"><a name="l09694"></a><span class="lineno"> 9694</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l09695"></a><span class="lineno"> 9695</span>&#160;}</div><div class="line"><a name="l09696"></a><span class="lineno"> 9696</span>&#160;</div><div class="line"><a name="l09697"></a><span class="lineno"> 9697</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SITargetLowering::performFSubCombine(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N,</div><div class="line"><a name="l09698"></a><span class="lineno"> 9698</span>&#160;                                             DAGCombinerInfo &amp;DCI)<span class="keyword"> const </span>{</div><div class="line"><a name="l09699"></a><span class="lineno"> 9699</span>&#160;  <span class="keywordflow">if</span> (DCI.getDAGCombineLevel() &lt; <a class="code" href="namespacellvm.html#aa6d856e4879bb775617f8c3634773b7aa7fbaa966e5d5ac3bf03ba617b73bff5c">AfterLegalizeDAG</a>)</div><div class="line"><a name="l09700"></a><span class="lineno"> 9700</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l09701"></a><span class="lineno"> 9701</span>&#160;</div><div class="line"><a name="l09702"></a><span class="lineno"> 9702</span>&#160;  <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG = DCI.DAG;</div><div class="line"><a name="l09703"></a><span class="lineno"> 9703</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> SL(N);</div><div class="line"><a name="l09704"></a><span class="lineno"> 9704</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0);</div><div class="line"><a name="l09705"></a><span class="lineno"> 9705</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!VT.<a class="code" href="structllvm_1_1EVT.html#aa54976197fff266f4143beb44fc9764c">isVector</a>());</div><div class="line"><a name="l09706"></a><span class="lineno"> 9706</span>&#160;</div><div class="line"><a name="l09707"></a><span class="lineno"> 9707</span>&#160;  <span class="comment">// Try to get the fneg to fold into the source modifier. This undoes generic</span></div><div class="line"><a name="l09708"></a><span class="lineno"> 9708</span>&#160;  <span class="comment">// DAG combines and folds them into the mad.</span></div><div class="line"><a name="l09709"></a><span class="lineno"> 9709</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l09710"></a><span class="lineno"> 9710</span>&#160;  <span class="comment">// Only do this if we are not trying to support denormals. v_mad_f32 does</span></div><div class="line"><a name="l09711"></a><span class="lineno"> 9711</span>&#160;  <span class="comment">// not support denormals ever.</span></div><div class="line"><a name="l09712"></a><span class="lineno"> 9712</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LHS = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0);</div><div class="line"><a name="l09713"></a><span class="lineno"> 9713</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> RHS = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1);</div><div class="line"><a name="l09714"></a><span class="lineno"> 9714</span>&#160;  <span class="keywordflow">if</span> (LHS.getOpcode() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a32ec12017722f5b42a295fe5eb0b0bdf">ISD::FADD</a>) {</div><div class="line"><a name="l09715"></a><span class="lineno"> 9715</span>&#160;    <span class="comment">// (fsub (fadd a, a), c) -&gt; mad 2.0, a, (fneg c)</span></div><div class="line"><a name="l09716"></a><span class="lineno"> 9716</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> A = LHS.getOperand(0);</div><div class="line"><a name="l09717"></a><span class="lineno"> 9717</span>&#160;    <span class="keywordflow">if</span> (A == LHS.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1)) {</div><div class="line"><a name="l09718"></a><span class="lineno"> 9718</span>&#160;      <span class="keywordtype">unsigned</span> FusedOp = getFusedOpcode(DAG, N, LHS.getNode());</div><div class="line"><a name="l09719"></a><span class="lineno"> 9719</span>&#160;      <span class="keywordflow">if</span> (FusedOp != 0){</div><div class="line"><a name="l09720"></a><span class="lineno"> 9720</span>&#160;        <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Two = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a354aae224911d4dab66e34bfa10cf5d6">getConstantFP</a>(2.0, SL, VT);</div><div class="line"><a name="l09721"></a><span class="lineno"> 9721</span>&#160;        <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> NegRHS = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a6d26c45c040d8f85d577a5f645261d1a">ISD::FNEG</a>, SL, VT, RHS);</div><div class="line"><a name="l09722"></a><span class="lineno"> 9722</span>&#160;</div><div class="line"><a name="l09723"></a><span class="lineno"> 9723</span>&#160;        <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(FusedOp, SL, VT, A, Two, NegRHS);</div><div class="line"><a name="l09724"></a><span class="lineno"> 9724</span>&#160;      }</div><div class="line"><a name="l09725"></a><span class="lineno"> 9725</span>&#160;    }</div><div class="line"><a name="l09726"></a><span class="lineno"> 9726</span>&#160;  }</div><div class="line"><a name="l09727"></a><span class="lineno"> 9727</span>&#160;</div><div class="line"><a name="l09728"></a><span class="lineno"> 9728</span>&#160;  <span class="keywordflow">if</span> (RHS.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a32ec12017722f5b42a295fe5eb0b0bdf">ISD::FADD</a>) {</div><div class="line"><a name="l09729"></a><span class="lineno"> 9729</span>&#160;    <span class="comment">// (fsub c, (fadd a, a)) -&gt; mad -2.0, a, c</span></div><div class="line"><a name="l09730"></a><span class="lineno"> 9730</span>&#160;</div><div class="line"><a name="l09731"></a><span class="lineno"> 9731</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> A = RHS.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div><div class="line"><a name="l09732"></a><span class="lineno"> 9732</span>&#160;    <span class="keywordflow">if</span> (A == RHS.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1)) {</div><div class="line"><a name="l09733"></a><span class="lineno"> 9733</span>&#160;      <span class="keywordtype">unsigned</span> FusedOp = getFusedOpcode(DAG, N, RHS.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>());</div><div class="line"><a name="l09734"></a><span class="lineno"> 9734</span>&#160;      <span class="keywordflow">if</span> (FusedOp != 0){</div><div class="line"><a name="l09735"></a><span class="lineno"> 9735</span>&#160;        <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> NegTwo = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a354aae224911d4dab66e34bfa10cf5d6">getConstantFP</a>(-2.0, SL, VT);</div><div class="line"><a name="l09736"></a><span class="lineno"> 9736</span>&#160;        <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(FusedOp, SL, VT, A, NegTwo, LHS);</div><div class="line"><a name="l09737"></a><span class="lineno"> 9737</span>&#160;      }</div><div class="line"><a name="l09738"></a><span class="lineno"> 9738</span>&#160;    }</div><div class="line"><a name="l09739"></a><span class="lineno"> 9739</span>&#160;  }</div><div class="line"><a name="l09740"></a><span class="lineno"> 9740</span>&#160;</div><div class="line"><a name="l09741"></a><span class="lineno"> 9741</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l09742"></a><span class="lineno"> 9742</span>&#160;}</div><div class="line"><a name="l09743"></a><span class="lineno"> 9743</span>&#160;</div><div class="line"><a name="l09744"></a><span class="lineno"> 9744</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SITargetLowering::performFMACombine(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N,</div><div class="line"><a name="l09745"></a><span class="lineno"> 9745</span>&#160;                                            DAGCombinerInfo &amp;DCI)<span class="keyword"> const </span>{</div><div class="line"><a name="l09746"></a><span class="lineno"> 9746</span>&#160;  <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG = DCI.DAG;</div><div class="line"><a name="l09747"></a><span class="lineno"> 9747</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0);</div><div class="line"><a name="l09748"></a><span class="lineno"> 9748</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> SL(N);</div><div class="line"><a name="l09749"></a><span class="lineno"> 9749</span>&#160;</div><div class="line"><a name="l09750"></a><span class="lineno"> 9750</span>&#160;  <span class="keywordflow">if</span> (!Subtarget-&gt;<a class="code" href="classllvm_1_1GCNSubtarget.html#a088b522817602bb6d879afbb1dd28d82">hasDot2Insts</a>() || VT != <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a>)</div><div class="line"><a name="l09751"></a><span class="lineno"> 9751</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l09752"></a><span class="lineno"> 9752</span>&#160;</div><div class="line"><a name="l09753"></a><span class="lineno"> 9753</span>&#160;  <span class="comment">// FMA((F32)S0.x, (F32)S1. x, FMA((F32)S0.y, (F32)S1.y, (F32)z)) -&gt;</span></div><div class="line"><a name="l09754"></a><span class="lineno"> 9754</span>&#160;  <span class="comment">//   FDOT2((V2F16)S0, (V2F16)S1, (F32)z))</span></div><div class="line"><a name="l09755"></a><span class="lineno"> 9755</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op1 = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0);</div><div class="line"><a name="l09756"></a><span class="lineno"> 9756</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op2 = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1);</div><div class="line"><a name="l09757"></a><span class="lineno"> 9757</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a293ca68b3b2ce80eef991de822822254">FMA</a> = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(2);</div><div class="line"><a name="l09758"></a><span class="lineno"> 9758</span>&#160;</div><div class="line"><a name="l09759"></a><span class="lineno"> 9759</span>&#160;  <span class="keywordflow">if</span> (FMA.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a293ca68b3b2ce80eef991de822822254">ISD::FMA</a> ||</div><div class="line"><a name="l09760"></a><span class="lineno"> 9760</span>&#160;      Op1.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aadfdefcb133a7f0262a05934aba8ce5d">ISD::FP_EXTEND</a> ||</div><div class="line"><a name="l09761"></a><span class="lineno"> 9761</span>&#160;      Op2.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aadfdefcb133a7f0262a05934aba8ce5d">ISD::FP_EXTEND</a>)</div><div class="line"><a name="l09762"></a><span class="lineno"> 9762</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l09763"></a><span class="lineno"> 9763</span>&#160;</div><div class="line"><a name="l09764"></a><span class="lineno"> 9764</span>&#160;  <span class="comment">// fdot2_f32_f16 always flushes fp32 denormal operand and output to zero,</span></div><div class="line"><a name="l09765"></a><span class="lineno"> 9765</span>&#160;  <span class="comment">// regardless of the denorm mode setting. Therefore, unsafe-fp-math/fp-contract</span></div><div class="line"><a name="l09766"></a><span class="lineno"> 9766</span>&#160;  <span class="comment">// is sufficient to allow generaing fdot2.</span></div><div class="line"><a name="l09767"></a><span class="lineno"> 9767</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetOptions.html">TargetOptions</a> &amp;Options = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af2fca022f33991d19959ebf939c54d03">getTarget</a>().<a class="code" href="classllvm_1_1TargetMachine.html#ab1fb67187fc37e569cc5171cbebba873">Options</a>;</div><div class="line"><a name="l09768"></a><span class="lineno"> 9768</span>&#160;  <span class="keywordflow">if</span> (Options.<a class="code" href="classllvm_1_1TargetOptions.html#affeb69a55c900f2d333c385955676931">AllowFPOpFusion</a> == <a class="code" href="namespacellvm_1_1FPOpFusion.html#a9c71bae9f02af273833fde586d529fc5aa9dfaae1f5b7d4ebb31ccf9aee1aacce">FPOpFusion::Fast</a> || Options.<a class="code" href="classllvm_1_1TargetOptions.html#a0544e2966374684ff74255e5a4290fa7">UnsafeFPMath</a> ||</div><div class="line"><a name="l09769"></a><span class="lineno"> 9769</span>&#160;      (N-&gt;<a class="code" href="classllvm_1_1SDNode.html#ae732bb2af97bb93b56a387a55e9b4b41">getFlags</a>().<a class="code" href="structllvm_1_1SDNodeFlags.html#a9fa89f1aea1c4185e807c64ffbc97194">hasAllowContract</a>() &amp;&amp;</div><div class="line"><a name="l09770"></a><span class="lineno"> 9770</span>&#160;       FMA-&gt;<a class="code" href="classllvm_1_1SDNode.html#ae732bb2af97bb93b56a387a55e9b4b41">getFlags</a>().<a class="code" href="structllvm_1_1SDNodeFlags.html#a9fa89f1aea1c4185e807c64ffbc97194">hasAllowContract</a>())) {</div><div class="line"><a name="l09771"></a><span class="lineno"> 9771</span>&#160;    Op1 = Op1.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div><div class="line"><a name="l09772"></a><span class="lineno"> 9772</span>&#160;    Op2 = Op2.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div><div class="line"><a name="l09773"></a><span class="lineno"> 9773</span>&#160;    <span class="keywordflow">if</span> (Op1.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9329e79f62e9ab9b41cfbcafd314bcbd">ISD::EXTRACT_VECTOR_ELT</a> ||</div><div class="line"><a name="l09774"></a><span class="lineno"> 9774</span>&#160;        Op2.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9329e79f62e9ab9b41cfbcafd314bcbd">ISD::EXTRACT_VECTOR_ELT</a>)</div><div class="line"><a name="l09775"></a><span class="lineno"> 9775</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l09776"></a><span class="lineno"> 9776</span>&#160;</div><div class="line"><a name="l09777"></a><span class="lineno"> 9777</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Vec1 = Op1.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div><div class="line"><a name="l09778"></a><span class="lineno"> 9778</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Idx1 = Op1.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1);</div><div class="line"><a name="l09779"></a><span class="lineno"> 9779</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Vec2 = Op2.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div><div class="line"><a name="l09780"></a><span class="lineno"> 9780</span>&#160;</div><div class="line"><a name="l09781"></a><span class="lineno"> 9781</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> FMAOp1 = FMA.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div><div class="line"><a name="l09782"></a><span class="lineno"> 9782</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> FMAOp2 = FMA.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1);</div><div class="line"><a name="l09783"></a><span class="lineno"> 9783</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> FMAAcc = FMA.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(2);</div><div class="line"><a name="l09784"></a><span class="lineno"> 9784</span>&#160;</div><div class="line"><a name="l09785"></a><span class="lineno"> 9785</span>&#160;    <span class="keywordflow">if</span> (FMAOp1.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aadfdefcb133a7f0262a05934aba8ce5d">ISD::FP_EXTEND</a> ||</div><div class="line"><a name="l09786"></a><span class="lineno"> 9786</span>&#160;        FMAOp2.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aadfdefcb133a7f0262a05934aba8ce5d">ISD::FP_EXTEND</a>)</div><div class="line"><a name="l09787"></a><span class="lineno"> 9787</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l09788"></a><span class="lineno"> 9788</span>&#160;</div><div class="line"><a name="l09789"></a><span class="lineno"> 9789</span>&#160;    FMAOp1 = FMAOp1.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div><div class="line"><a name="l09790"></a><span class="lineno"> 9790</span>&#160;    FMAOp2 = FMAOp2.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div><div class="line"><a name="l09791"></a><span class="lineno"> 9791</span>&#160;    <span class="keywordflow">if</span> (FMAOp1.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9329e79f62e9ab9b41cfbcafd314bcbd">ISD::EXTRACT_VECTOR_ELT</a> ||</div><div class="line"><a name="l09792"></a><span class="lineno"> 9792</span>&#160;        FMAOp2.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9329e79f62e9ab9b41cfbcafd314bcbd">ISD::EXTRACT_VECTOR_ELT</a>)</div><div class="line"><a name="l09793"></a><span class="lineno"> 9793</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l09794"></a><span class="lineno"> 9794</span>&#160;</div><div class="line"><a name="l09795"></a><span class="lineno"> 9795</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Vec3 = FMAOp1.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div><div class="line"><a name="l09796"></a><span class="lineno"> 9796</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Vec4 = FMAOp2.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div><div class="line"><a name="l09797"></a><span class="lineno"> 9797</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Idx2 = FMAOp1.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1);</div><div class="line"><a name="l09798"></a><span class="lineno"> 9798</span>&#160;</div><div class="line"><a name="l09799"></a><span class="lineno"> 9799</span>&#160;    <span class="keywordflow">if</span> (Idx1 != Op2.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1) || Idx2 != FMAOp2.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1) ||</div><div class="line"><a name="l09800"></a><span class="lineno"> 9800</span>&#160;        <span class="comment">// Idx1 and Idx2 cannot be the same.</span></div><div class="line"><a name="l09801"></a><span class="lineno"> 9801</span>&#160;        Idx1 == Idx2)</div><div class="line"><a name="l09802"></a><span class="lineno"> 9802</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l09803"></a><span class="lineno"> 9803</span>&#160;</div><div class="line"><a name="l09804"></a><span class="lineno"> 9804</span>&#160;    <span class="keywordflow">if</span> (Vec1 == Vec2 || Vec3 == Vec4)</div><div class="line"><a name="l09805"></a><span class="lineno"> 9805</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l09806"></a><span class="lineno"> 9806</span>&#160;</div><div class="line"><a name="l09807"></a><span class="lineno"> 9807</span>&#160;    <span class="keywordflow">if</span> (Vec1.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>() != <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a766168a67c5954796304a42e6287f23e">MVT::v2f16</a> || Vec2.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>() != <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a766168a67c5954796304a42e6287f23e">MVT::v2f16</a>)</div><div class="line"><a name="l09808"></a><span class="lineno"> 9808</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l09809"></a><span class="lineno"> 9809</span>&#160;</div><div class="line"><a name="l09810"></a><span class="lineno"> 9810</span>&#160;    <span class="keywordflow">if</span> ((Vec1 == Vec3 &amp;&amp; Vec2 == Vec4) ||</div><div class="line"><a name="l09811"></a><span class="lineno"> 9811</span>&#160;        (Vec1 == Vec4 &amp;&amp; Vec2 == Vec3)) {</div><div class="line"><a name="l09812"></a><span class="lineno"> 9812</span>&#160;      <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea9274b426ddcae6f57d1e4ae38e81bdc1">AMDGPUISD::FDOT2</a>, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, Vec1, Vec2, FMAAcc,</div><div class="line"><a name="l09813"></a><span class="lineno"> 9813</span>&#160;                         DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(0, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a85440bbdbba12de574c02e515444d3f4">MVT::i1</a>));</div><div class="line"><a name="l09814"></a><span class="lineno"> 9814</span>&#160;    }</div><div class="line"><a name="l09815"></a><span class="lineno"> 9815</span>&#160;  }</div><div class="line"><a name="l09816"></a><span class="lineno"> 9816</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l09817"></a><span class="lineno"> 9817</span>&#160;}</div><div class="line"><a name="l09818"></a><span class="lineno"> 9818</span>&#160;</div><div class="line"><a name="l09819"></a><span class="lineno"> 9819</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SITargetLowering::performSetCCCombine(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N,</div><div class="line"><a name="l09820"></a><span class="lineno"> 9820</span>&#160;                                              DAGCombinerInfo &amp;DCI)<span class="keyword"> const </span>{</div><div class="line"><a name="l09821"></a><span class="lineno"> 9821</span>&#160;  <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG = DCI.DAG;</div><div class="line"><a name="l09822"></a><span class="lineno"> 9822</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> SL(N);</div><div class="line"><a name="l09823"></a><span class="lineno"> 9823</span>&#160;</div><div class="line"><a name="l09824"></a><span class="lineno"> 9824</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LHS = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0);</div><div class="line"><a name="l09825"></a><span class="lineno"> 9825</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> RHS = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1);</div><div class="line"><a name="l09826"></a><span class="lineno"> 9826</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = LHS.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div><div class="line"><a name="l09827"></a><span class="lineno"> 9827</span>&#160;  <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> CC = cast&lt;CondCodeSDNode&gt;(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(2))-&gt;<span class="keyword">get</span>();</div><div class="line"><a name="l09828"></a><span class="lineno"> 9828</span>&#160;</div><div class="line"><a name="l09829"></a><span class="lineno"> 9829</span>&#160;  <span class="keyword">auto</span> CRHS = <a class="code" href="namespacellvm.html#a4db2f71d62968b2be3c4bffc5050d8c7">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a>&gt;(RHS);</div><div class="line"><a name="l09830"></a><span class="lineno"> 9830</span>&#160;  <span class="keywordflow">if</span> (!CRHS) {</div><div class="line"><a name="l09831"></a><span class="lineno"> 9831</span>&#160;    CRHS = <a class="code" href="namespacellvm.html#a4db2f71d62968b2be3c4bffc5050d8c7">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a>&gt;(LHS);</div><div class="line"><a name="l09832"></a><span class="lineno"> 9832</span>&#160;    <span class="keywordflow">if</span> (CRHS) {</div><div class="line"><a name="l09833"></a><span class="lineno"> 9833</span>&#160;      <a class="code" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(LHS, RHS);</div><div class="line"><a name="l09834"></a><span class="lineno"> 9834</span>&#160;      CC = <a class="code" href="namespacellvm_1_1ISD.html#a9cc23aed232ccdeadbd8648c349236a6">getSetCCSwappedOperands</a>(CC);</div><div class="line"><a name="l09835"></a><span class="lineno"> 9835</span>&#160;    }</div><div class="line"><a name="l09836"></a><span class="lineno"> 9836</span>&#160;  }</div><div class="line"><a name="l09837"></a><span class="lineno"> 9837</span>&#160;</div><div class="line"><a name="l09838"></a><span class="lineno"> 9838</span>&#160;  <span class="keywordflow">if</span> (CRHS) {</div><div class="line"><a name="l09839"></a><span class="lineno"> 9839</span>&#160;    <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a> &amp;&amp; LHS.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a5183f3d72924bc7c77ba8d3f5de9f602">ISD::SIGN_EXTEND</a> &amp;&amp;</div><div class="line"><a name="l09840"></a><span class="lineno"> 9840</span>&#160;        <a class="code" href="SIISelLowering_8cpp.html#a136cb2ec0e5490b741141adb8dad13cf">isBoolSGPR</a>(LHS.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0))) {</div><div class="line"><a name="l09841"></a><span class="lineno"> 9841</span>&#160;      <span class="comment">// setcc (sext from i1 cc), -1, ne|sgt|ult) =&gt; not cc =&gt; xor cc, -1</span></div><div class="line"><a name="l09842"></a><span class="lineno"> 9842</span>&#160;      <span class="comment">// setcc (sext from i1 cc), -1, eq|sle|uge) =&gt; cc</span></div><div class="line"><a name="l09843"></a><span class="lineno"> 9843</span>&#160;      <span class="comment">// setcc (sext from i1 cc),  0, eq|sge|ule) =&gt; not cc =&gt; xor cc, -1</span></div><div class="line"><a name="l09844"></a><span class="lineno"> 9844</span>&#160;      <span class="comment">// setcc (sext from i1 cc),  0, ne|ugt|slt) =&gt; cc</span></div><div class="line"><a name="l09845"></a><span class="lineno"> 9845</span>&#160;      <span class="keywordflow">if</span> ((CRHS-&gt;<a class="code" href="classllvm_1_1ConstantSDNode.html#a816af12f538a0cbf63a7f527be2eda7d">isAllOnesValue</a>() &amp;&amp;</div><div class="line"><a name="l09846"></a><span class="lineno"> 9846</span>&#160;           (CC == <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a2887cc8b39915a25180f4bca0026a15e">ISD::SETNE</a> || CC == <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a5ad12b466e3a5900d0c307b301465d25">ISD::SETGT</a> || CC == <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a473200f06bdd611fdbed43d908b84305">ISD::SETULT</a>)) ||</div><div class="line"><a name="l09847"></a><span class="lineno"> 9847</span>&#160;          (CRHS-&gt;<a class="code" href="classllvm_1_1ConstantSDNode.html#a145c0c2d9e39b47e594532e97d85d3d5">isNullValue</a>() &amp;&amp;</div><div class="line"><a name="l09848"></a><span class="lineno"> 9848</span>&#160;           (CC == <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07ae2e6a5e32087b9f65bd51585a6a5afb4">ISD::SETEQ</a> || CC == <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a7f47862de23f7210f88ccf98ae1efbe4">ISD::SETGE</a> || CC == <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07ac538f0b432df970cbaaf6b81d777c6a7">ISD::SETULE</a>)))</div><div class="line"><a name="l09849"></a><span class="lineno"> 9849</span>&#160;        <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a92febb83e6ba116eb7aae8e7e3f70cc1">ISD::XOR</a>, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a85440bbdbba12de574c02e515444d3f4">MVT::i1</a>, LHS.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0),</div><div class="line"><a name="l09850"></a><span class="lineno"> 9850</span>&#160;                           DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(-1, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a85440bbdbba12de574c02e515444d3f4">MVT::i1</a>));</div><div class="line"><a name="l09851"></a><span class="lineno"> 9851</span>&#160;      <span class="keywordflow">if</span> ((CRHS-&gt;<a class="code" href="classllvm_1_1ConstantSDNode.html#a816af12f538a0cbf63a7f527be2eda7d">isAllOnesValue</a>() &amp;&amp;</div><div class="line"><a name="l09852"></a><span class="lineno"> 9852</span>&#160;           (CC == <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07ae2e6a5e32087b9f65bd51585a6a5afb4">ISD::SETEQ</a> || CC == <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07ab49f81c2ecbbff3d0fbe55dd46353774">ISD::SETLE</a> || CC == <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a9dff1dcbac65852b71473818c11869b1">ISD::SETUGE</a>)) ||</div><div class="line"><a name="l09853"></a><span class="lineno"> 9853</span>&#160;          (CRHS-&gt;<a class="code" href="classllvm_1_1ConstantSDNode.html#a145c0c2d9e39b47e594532e97d85d3d5">isNullValue</a>() &amp;&amp;</div><div class="line"><a name="l09854"></a><span class="lineno"> 9854</span>&#160;           (CC == <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a2887cc8b39915a25180f4bca0026a15e">ISD::SETNE</a> || CC == <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a292be4a9782030bfad637581d25a5897">ISD::SETUGT</a> || CC == <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a6f05a09edb671910f85f8665981cbde9">ISD::SETLT</a>)))</div><div class="line"><a name="l09855"></a><span class="lineno"> 9855</span>&#160;        <span class="keywordflow">return</span> LHS.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div><div class="line"><a name="l09856"></a><span class="lineno"> 9856</span>&#160;    }</div><div class="line"><a name="l09857"></a><span class="lineno"> 9857</span>&#160;</div><div class="line"><a name="l09858"></a><span class="lineno"> 9858</span>&#160;    uint64_t CRHSVal = CRHS-&gt;<a class="code" href="classllvm_1_1ConstantSDNode.html#a5cb49674ec65724b4d9aecb48588a13a">getZExtValue</a>();</div><div class="line"><a name="l09859"></a><span class="lineno"> 9859</span>&#160;    <span class="keywordflow">if</span> ((CC == <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07ae2e6a5e32087b9f65bd51585a6a5afb4">ISD::SETEQ</a> || CC == <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a2887cc8b39915a25180f4bca0026a15e">ISD::SETNE</a>) &amp;&amp;</div><div class="line"><a name="l09860"></a><span class="lineno"> 9860</span>&#160;        LHS.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a78d0f198115bfe3331ab7cfcf7a40a97">ISD::SELECT</a> &amp;&amp;</div><div class="line"><a name="l09861"></a><span class="lineno"> 9861</span>&#160;        isa&lt;ConstantSDNode&gt;(LHS.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1)) &amp;&amp;</div><div class="line"><a name="l09862"></a><span class="lineno"> 9862</span>&#160;        isa&lt;ConstantSDNode&gt;(LHS.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(2)) &amp;&amp;</div><div class="line"><a name="l09863"></a><span class="lineno"> 9863</span>&#160;        LHS.<a class="code" href="classllvm_1_1SDValue.html#ac969b6c833cfa44c1b4fcd5790268340">getConstantOperandVal</a>(1) != LHS.<a class="code" href="classllvm_1_1SDValue.html#ac969b6c833cfa44c1b4fcd5790268340">getConstantOperandVal</a>(2) &amp;&amp;</div><div class="line"><a name="l09864"></a><span class="lineno"> 9864</span>&#160;        <a class="code" href="SIISelLowering_8cpp.html#a136cb2ec0e5490b741141adb8dad13cf">isBoolSGPR</a>(LHS.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0))) {</div><div class="line"><a name="l09865"></a><span class="lineno"> 9865</span>&#160;      <span class="comment">// Given CT != FT:</span></div><div class="line"><a name="l09866"></a><span class="lineno"> 9866</span>&#160;      <span class="comment">// setcc (select cc, CT, CF), CF, eq =&gt; xor cc, -1</span></div><div class="line"><a name="l09867"></a><span class="lineno"> 9867</span>&#160;      <span class="comment">// setcc (select cc, CT, CF), CF, ne =&gt; cc</span></div><div class="line"><a name="l09868"></a><span class="lineno"> 9868</span>&#160;      <span class="comment">// setcc (select cc, CT, CF), CT, ne =&gt; xor cc, -1</span></div><div class="line"><a name="l09869"></a><span class="lineno"> 9869</span>&#160;      <span class="comment">// setcc (select cc, CT, CF), CT, eq =&gt; cc</span></div><div class="line"><a name="l09870"></a><span class="lineno"> 9870</span>&#160;      uint64_t CT = LHS.<a class="code" href="classllvm_1_1SDValue.html#ac969b6c833cfa44c1b4fcd5790268340">getConstantOperandVal</a>(1);</div><div class="line"><a name="l09871"></a><span class="lineno"> 9871</span>&#160;      uint64_t CF = LHS.<a class="code" href="classllvm_1_1SDValue.html#ac969b6c833cfa44c1b4fcd5790268340">getConstantOperandVal</a>(2);</div><div class="line"><a name="l09872"></a><span class="lineno"> 9872</span>&#160;</div><div class="line"><a name="l09873"></a><span class="lineno"> 9873</span>&#160;      <span class="keywordflow">if</span> ((CF == CRHSVal &amp;&amp; CC == <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07ae2e6a5e32087b9f65bd51585a6a5afb4">ISD::SETEQ</a>) ||</div><div class="line"><a name="l09874"></a><span class="lineno"> 9874</span>&#160;          (CT == CRHSVal &amp;&amp; CC == <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a2887cc8b39915a25180f4bca0026a15e">ISD::SETNE</a>))</div><div class="line"><a name="l09875"></a><span class="lineno"> 9875</span>&#160;        <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a92febb83e6ba116eb7aae8e7e3f70cc1">ISD::XOR</a>, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a85440bbdbba12de574c02e515444d3f4">MVT::i1</a>, LHS.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0),</div><div class="line"><a name="l09876"></a><span class="lineno"> 9876</span>&#160;                           DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(-1, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a85440bbdbba12de574c02e515444d3f4">MVT::i1</a>));</div><div class="line"><a name="l09877"></a><span class="lineno"> 9877</span>&#160;      <span class="keywordflow">if</span> ((CF == CRHSVal &amp;&amp; CC == <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a2887cc8b39915a25180f4bca0026a15e">ISD::SETNE</a>) ||</div><div class="line"><a name="l09878"></a><span class="lineno"> 9878</span>&#160;          (CT == CRHSVal &amp;&amp; CC == <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07ae2e6a5e32087b9f65bd51585a6a5afb4">ISD::SETEQ</a>))</div><div class="line"><a name="l09879"></a><span class="lineno"> 9879</span>&#160;        <span class="keywordflow">return</span> LHS.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div><div class="line"><a name="l09880"></a><span class="lineno"> 9880</span>&#160;    }</div><div class="line"><a name="l09881"></a><span class="lineno"> 9881</span>&#160;  }</div><div class="line"><a name="l09882"></a><span class="lineno"> 9882</span>&#160;</div><div class="line"><a name="l09883"></a><span class="lineno"> 9883</span>&#160;  <span class="keywordflow">if</span> (VT != <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a> &amp;&amp; VT != <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ac661c912350e3095c85ba75b8dbc17b1">MVT::f64</a> &amp;&amp; (Subtarget-&gt;<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a7e3a5c7c65932e9e3632516e3683de89">has16BitInsts</a>() &amp;&amp;</div><div class="line"><a name="l09884"></a><span class="lineno"> 9884</span>&#160;                                           VT != <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>))</div><div class="line"><a name="l09885"></a><span class="lineno"> 9885</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l09886"></a><span class="lineno"> 9886</span>&#160;</div><div class="line"><a name="l09887"></a><span class="lineno"> 9887</span>&#160;  <span class="comment">// Match isinf/isfinite pattern</span></div><div class="line"><a name="l09888"></a><span class="lineno"> 9888</span>&#160;  <span class="comment">// (fcmp oeq (fabs x), inf) -&gt; (fp_class x, (p_infinity | n_infinity))</span></div><div class="line"><a name="l09889"></a><span class="lineno"> 9889</span>&#160;  <span class="comment">// (fcmp one (fabs x), inf) -&gt; (fp_class x,</span></div><div class="line"><a name="l09890"></a><span class="lineno"> 9890</span>&#160;  <span class="comment">// (p_normal | n_normal | p_subnormal | n_subnormal | p_zero | n_zero)</span></div><div class="line"><a name="l09891"></a><span class="lineno"> 9891</span>&#160;  <span class="keywordflow">if</span> ((CC == <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a08c31033acfb9d6f0bc4a8a82cc26862">ISD::SETOEQ</a> || CC == <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a57c68bf7ef20bd558854a24d5b0c1e72">ISD::SETONE</a>) &amp;&amp; LHS.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a2b4d07600495a563319d6a3dda8dc44d">ISD::FABS</a>) {</div><div class="line"><a name="l09892"></a><span class="lineno"> 9892</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1ConstantFPSDNode.html">ConstantFPSDNode</a> *CRHS = <a class="code" href="namespacellvm.html#a4db2f71d62968b2be3c4bffc5050d8c7">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1ConstantFPSDNode.html">ConstantFPSDNode</a>&gt;(RHS);</div><div class="line"><a name="l09893"></a><span class="lineno"> 9893</span>&#160;    <span class="keywordflow">if</span> (!CRHS)</div><div class="line"><a name="l09894"></a><span class="lineno"> 9894</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l09895"></a><span class="lineno"> 9895</span>&#160;</div><div class="line"><a name="l09896"></a><span class="lineno"> 9896</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1APFloat.html">APFloat</a> &amp;APF = CRHS-&gt;<a class="code" href="classllvm_1_1ConstantFPSDNode.html#ae7c1495127814fa2191507b92191446d">getValueAPF</a>();</div><div class="line"><a name="l09897"></a><span class="lineno"> 9897</span>&#160;    <span class="keywordflow">if</span> (APF.<a class="code" href="classllvm_1_1APFloat.html#afdbfe0ba27cece5e333f4a7ae68fa82e">isInfinity</a>() &amp;&amp; !APF.<a class="code" href="classllvm_1_1APFloat.html#a2b901c3a0625a7d7173e9bd4864e2775">isNegative</a>()) {</div><div class="line"><a name="l09898"></a><span class="lineno"> 9898</span>&#160;      <span class="keyword">const</span> <span class="keywordtype">unsigned</span> IsInfMask = <a class="code" href="namespacellvm_1_1SIInstrFlags.html#aab1e56b694ff2c83f07ee874be04916fac3642a81e1e79c9359572b4c9bc9cb45">SIInstrFlags::P_INFINITY</a> |</div><div class="line"><a name="l09899"></a><span class="lineno"> 9899</span>&#160;                                 <a class="code" href="namespacellvm_1_1SIInstrFlags.html#aab1e56b694ff2c83f07ee874be04916faa724c17a66503402aa8d105d0c9f3d20">SIInstrFlags::N_INFINITY</a>;</div><div class="line"><a name="l09900"></a><span class="lineno"> 9900</span>&#160;      <span class="keyword">const</span> <span class="keywordtype">unsigned</span> IsFiniteMask = <a class="code" href="namespacellvm_1_1SIInstrFlags.html#aab1e56b694ff2c83f07ee874be04916fa33a84ea8c7168a7b8a2993ee22b7748d">SIInstrFlags::N_ZERO</a> |</div><div class="line"><a name="l09901"></a><span class="lineno"> 9901</span>&#160;                                    <a class="code" href="namespacellvm_1_1SIInstrFlags.html#aab1e56b694ff2c83f07ee874be04916fae5d476f6be0ea2fa04d5dccbf605823a">SIInstrFlags::P_ZERO</a> |</div><div class="line"><a name="l09902"></a><span class="lineno"> 9902</span>&#160;                                    <a class="code" href="namespacellvm_1_1SIInstrFlags.html#aab1e56b694ff2c83f07ee874be04916fa35d63c63b47d7e803ae4b7f3154bf9c3">SIInstrFlags::N_NORMAL</a> |</div><div class="line"><a name="l09903"></a><span class="lineno"> 9903</span>&#160;                                    <a class="code" href="namespacellvm_1_1SIInstrFlags.html#aab1e56b694ff2c83f07ee874be04916fa6f2b19adb58a87c191bdc0669c8a2951">SIInstrFlags::P_NORMAL</a> |</div><div class="line"><a name="l09904"></a><span class="lineno"> 9904</span>&#160;                                    <a class="code" href="namespacellvm_1_1SIInstrFlags.html#aab1e56b694ff2c83f07ee874be04916fab01b38d29f480c7f254c6cf82e24cac3">SIInstrFlags::N_SUBNORMAL</a> |</div><div class="line"><a name="l09905"></a><span class="lineno"> 9905</span>&#160;                                    <a class="code" href="namespacellvm_1_1SIInstrFlags.html#aab1e56b694ff2c83f07ee874be04916faac5799ae9795275bfc6370dfa74bcba3">SIInstrFlags::P_SUBNORMAL</a>;</div><div class="line"><a name="l09906"></a><span class="lineno"> 9906</span>&#160;      <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a> = CC == <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a08c31033acfb9d6f0bc4a8a82cc26862">ISD::SETOEQ</a> ? IsInfMask : IsFiniteMask;</div><div class="line"><a name="l09907"></a><span class="lineno"> 9907</span>&#160;      <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea91ac5439df5245511c113f8833356321">AMDGPUISD::FP_CLASS</a>, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a85440bbdbba12de574c02e515444d3f4">MVT::i1</a>, LHS.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0),</div><div class="line"><a name="l09908"></a><span class="lineno"> 9908</span>&#160;                         DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(Mask, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>));</div><div class="line"><a name="l09909"></a><span class="lineno"> 9909</span>&#160;    }</div><div class="line"><a name="l09910"></a><span class="lineno"> 9910</span>&#160;  }</div><div class="line"><a name="l09911"></a><span class="lineno"> 9911</span>&#160;</div><div class="line"><a name="l09912"></a><span class="lineno"> 9912</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l09913"></a><span class="lineno"> 9913</span>&#160;}</div><div class="line"><a name="l09914"></a><span class="lineno"> 9914</span>&#160;</div><div class="line"><a name="l09915"></a><span class="lineno"> 9915</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SITargetLowering::performCvtF32UByteNCombine(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N,</div><div class="line"><a name="l09916"></a><span class="lineno"> 9916</span>&#160;                                                     DAGCombinerInfo &amp;DCI)<span class="keyword"> const </span>{</div><div class="line"><a name="l09917"></a><span class="lineno"> 9917</span>&#160;  <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG = DCI.DAG;</div><div class="line"><a name="l09918"></a><span class="lineno"> 9918</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> SL(N);</div><div class="line"><a name="l09919"></a><span class="lineno"> 9919</span>&#160;  <span class="keywordtype">unsigned</span> Offset = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a23f2f5947fc429aff1270651c6d019ea">getOpcode</a>() - <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eadfc7703ef955db9b67f92a2d9450f29f">AMDGPUISD::CVT_F32_UBYTE0</a>;</div><div class="line"><a name="l09920"></a><span class="lineno"> 9920</span>&#160;</div><div class="line"><a name="l09921"></a><span class="lineno"> 9921</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Src = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0);</div><div class="line"><a name="l09922"></a><span class="lineno"> 9922</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Srl = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0);</div><div class="line"><a name="l09923"></a><span class="lineno"> 9923</span>&#160;  <span class="keywordflow">if</span> (Srl.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a93fdf85eff945f1a668b4915a051453e">ISD::ZERO_EXTEND</a>)</div><div class="line"><a name="l09924"></a><span class="lineno"> 9924</span>&#160;    Srl = Srl.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div><div class="line"><a name="l09925"></a><span class="lineno"> 9925</span>&#160;</div><div class="line"><a name="l09926"></a><span class="lineno"> 9926</span>&#160;  <span class="comment">// TODO: Handle (or x, (srl y, 8)) pattern when known bits are zero.</span></div><div class="line"><a name="l09927"></a><span class="lineno"> 9927</span>&#160;  <span class="keywordflow">if</span> (Srl.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a3c6553c8acebe1b57c211ee45e2d8f98">ISD::SRL</a>) {</div><div class="line"><a name="l09928"></a><span class="lineno"> 9928</span>&#160;    <span class="comment">// cvt_f32_ubyte0 (srl x, 16) -&gt; cvt_f32_ubyte2 x</span></div><div class="line"><a name="l09929"></a><span class="lineno"> 9929</span>&#160;    <span class="comment">// cvt_f32_ubyte1 (srl x, 16) -&gt; cvt_f32_ubyte3 x</span></div><div class="line"><a name="l09930"></a><span class="lineno"> 9930</span>&#160;    <span class="comment">// cvt_f32_ubyte0 (srl x, 8) -&gt; cvt_f32_ubyte1 x</span></div><div class="line"><a name="l09931"></a><span class="lineno"> 9931</span>&#160;</div><div class="line"><a name="l09932"></a><span class="lineno"> 9932</span>&#160;    <span class="keywordflow">if</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *C =</div><div class="line"><a name="l09933"></a><span class="lineno"> 9933</span>&#160;        dyn_cast&lt;ConstantSDNode&gt;(Srl.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1))) {</div><div class="line"><a name="l09934"></a><span class="lineno"> 9934</span>&#160;      Srl = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ad0c6f059b29535f2c790d1c4f92b7a93">getZExtOrTrunc</a>(Srl.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0), <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(Srl.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0)),</div><div class="line"><a name="l09935"></a><span class="lineno"> 9935</span>&#160;                               <a class="code" href="structllvm_1_1EVT.html">EVT</a>(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>));</div><div class="line"><a name="l09936"></a><span class="lineno"> 9936</span>&#160;</div><div class="line"><a name="l09937"></a><span class="lineno"> 9937</span>&#160;      <span class="keywordtype">unsigned</span> SrcOffset = C-&gt;getZExtValue() + 8 * <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>;</div><div class="line"><a name="l09938"></a><span class="lineno"> 9938</span>&#160;      <span class="keywordflow">if</span> (SrcOffset &lt; 32 &amp;&amp; SrcOffset % 8 == 0) {</div><div class="line"><a name="l09939"></a><span class="lineno"> 9939</span>&#160;        <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eadfc7703ef955db9b67f92a2d9450f29f">AMDGPUISD::CVT_F32_UBYTE0</a> + SrcOffset / 8, SL,</div><div class="line"><a name="l09940"></a><span class="lineno"> 9940</span>&#160;                           <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, Srl);</div><div class="line"><a name="l09941"></a><span class="lineno"> 9941</span>&#160;      }</div><div class="line"><a name="l09942"></a><span class="lineno"> 9942</span>&#160;    }</div><div class="line"><a name="l09943"></a><span class="lineno"> 9943</span>&#160;  }</div><div class="line"><a name="l09944"></a><span class="lineno"> 9944</span>&#160;</div><div class="line"><a name="l09945"></a><span class="lineno"> 9945</span>&#160;  <a class="code" href="classllvm_1_1APInt.html">APInt</a> Demanded = <a class="code" href="classllvm_1_1APInt.html#a46ceedee591f92727b85641794a96061">APInt::getBitsSet</a>(32, 8 * Offset, 8 * Offset + 8);</div><div class="line"><a name="l09946"></a><span class="lineno"> 9946</span>&#160;</div><div class="line"><a name="l09947"></a><span class="lineno"> 9947</span>&#160;  <a class="code" href="structllvm_1_1KnownBits.html">KnownBits</a> Known;</div><div class="line"><a name="l09948"></a><span class="lineno"> 9948</span>&#160;  <a class="code" href="structllvm_1_1TargetLowering_1_1TargetLoweringOpt.html">TargetLowering::TargetLoweringOpt</a> TLO(DAG, !DCI.isBeforeLegalize(),</div><div class="line"><a name="l09949"></a><span class="lineno"> 9949</span>&#160;                                        !DCI.isBeforeLegalizeOps());</div><div class="line"><a name="l09950"></a><span class="lineno"> 9950</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetLowering.html">TargetLowering</a> &amp;TLI = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ab3d30ee06423d6edfa492077321c6cd2">getTargetLoweringInfo</a>();</div><div class="line"><a name="l09951"></a><span class="lineno"> 9951</span>&#160;  <span class="keywordflow">if</span> (TLI.SimplifyDemandedBits(Src, Demanded, Known, TLO)) {</div><div class="line"><a name="l09952"></a><span class="lineno"> 9952</span>&#160;    DCI.CommitTargetLoweringOpt(TLO);</div><div class="line"><a name="l09953"></a><span class="lineno"> 9953</span>&#160;  }</div><div class="line"><a name="l09954"></a><span class="lineno"> 9954</span>&#160;</div><div class="line"><a name="l09955"></a><span class="lineno"> 9955</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l09956"></a><span class="lineno"> 9956</span>&#160;}</div><div class="line"><a name="l09957"></a><span class="lineno"> 9957</span>&#160;</div><div class="line"><a name="l09958"></a><span class="lineno"> 9958</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SITargetLowering::performClampCombine(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N,</div><div class="line"><a name="l09959"></a><span class="lineno"> 9959</span>&#160;                                              DAGCombinerInfo &amp;DCI)<span class="keyword"> const </span>{</div><div class="line"><a name="l09960"></a><span class="lineno"> 9960</span>&#160;  <a class="code" href="classllvm_1_1ConstantFPSDNode.html">ConstantFPSDNode</a> *CSrc = <a class="code" href="namespacellvm.html#a4db2f71d62968b2be3c4bffc5050d8c7">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1ConstantFPSDNode.html">ConstantFPSDNode</a>&gt;(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0));</div><div class="line"><a name="l09961"></a><span class="lineno"> 9961</span>&#160;  <span class="keywordflow">if</span> (!CSrc)</div><div class="line"><a name="l09962"></a><span class="lineno"> 9962</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l09963"></a><span class="lineno"> 9963</span>&#160;</div><div class="line"><a name="l09964"></a><span class="lineno"> 9964</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = DCI.DAG.getMachineFunction();</div><div class="line"><a name="l09965"></a><span class="lineno"> 9965</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1APFloat.html">APFloat</a> &amp;<a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a> = CSrc-&gt;<a class="code" href="classllvm_1_1ConstantFPSDNode.html#ae7c1495127814fa2191507b92191446d">getValueAPF</a>();</div><div class="line"><a name="l09966"></a><span class="lineno"> 9966</span>&#160;  <a class="code" href="classllvm_1_1APFloat.html">APFloat</a> Zero = <a class="code" href="classllvm_1_1APFloat.html#af591f8d18d0d9773192a0ffcca41796e">APFloat::getZero</a>(F.<a class="code" href="classllvm_1_1APFloat.html#a037ff294d9d370e29651cbc99442a575">getSemantics</a>());</div><div class="line"><a name="l09967"></a><span class="lineno"> 9967</span>&#160;  <a class="code" href="structllvm_1_1APFloatBase.html#a1373bb8e8796d3b0b642b42cf55296ec">APFloat::cmpResult</a> Cmp0 = F.<a class="code" href="classllvm_1_1APFloat.html#af739a28663314781780783f9741801a8">compare</a>(Zero);</div><div class="line"><a name="l09968"></a><span class="lineno"> 9968</span>&#160;  <span class="keywordflow">if</span> (Cmp0 == <a class="code" href="structllvm_1_1APFloatBase.html#a1373bb8e8796d3b0b642b42cf55296eca6bd5099a8de38cdb7b0a65bf451c4fa7">APFloat::cmpLessThan</a> ||</div><div class="line"><a name="l09969"></a><span class="lineno"> 9969</span>&#160;      (Cmp0 == <a class="code" href="structllvm_1_1APFloatBase.html#a1373bb8e8796d3b0b642b42cf55296eca0976a38a3a3c7de732d9538999dc45d1">APFloat::cmpUnordered</a> &amp;&amp;</div><div class="line"><a name="l09970"></a><span class="lineno"> 9970</span>&#160;       MF.<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;()-&gt;<a class="code" href="classllvm_1_1AMDGPUMachineFunction.html#a42572e79360ea1707d24ffa4b5f9221a">getMode</a>().<a class="code" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#ad261de8c9788fcacfda7ea1b58820aee">DX10Clamp</a>)) {</div><div class="line"><a name="l09971"></a><span class="lineno"> 9971</span>&#160;    <span class="keywordflow">return</span> DCI.DAG.getConstantFP(Zero, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(N), N-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0));</div><div class="line"><a name="l09972"></a><span class="lineno"> 9972</span>&#160;  }</div><div class="line"><a name="l09973"></a><span class="lineno"> 9973</span>&#160;</div><div class="line"><a name="l09974"></a><span class="lineno"> 9974</span>&#160;  <a class="code" href="classllvm_1_1APFloat.html">APFloat</a> One(F.<a class="code" href="classllvm_1_1APFloat.html#a037ff294d9d370e29651cbc99442a575">getSemantics</a>(), <span class="stringliteral">&quot;1.0&quot;</span>);</div><div class="line"><a name="l09975"></a><span class="lineno"> 9975</span>&#160;  <a class="code" href="structllvm_1_1APFloatBase.html#a1373bb8e8796d3b0b642b42cf55296ec">APFloat::cmpResult</a> Cmp1 = F.<a class="code" href="classllvm_1_1APFloat.html#af739a28663314781780783f9741801a8">compare</a>(One);</div><div class="line"><a name="l09976"></a><span class="lineno"> 9976</span>&#160;  <span class="keywordflow">if</span> (Cmp1 == <a class="code" href="structllvm_1_1APFloatBase.html#a1373bb8e8796d3b0b642b42cf55296eca9f45fb1a56fb0564ec5ede93dad96cc4">APFloat::cmpGreaterThan</a>)</div><div class="line"><a name="l09977"></a><span class="lineno"> 9977</span>&#160;    <span class="keywordflow">return</span> DCI.DAG.getConstantFP(One, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(N), N-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0));</div><div class="line"><a name="l09978"></a><span class="lineno"> 9978</span>&#160;</div><div class="line"><a name="l09979"></a><span class="lineno"> 9979</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(CSrc, 0);</div><div class="line"><a name="l09980"></a><span class="lineno"> 9980</span>&#160;}</div><div class="line"><a name="l09981"></a><span class="lineno"> 9981</span>&#160;</div><div class="line"><a name="l09982"></a><span class="lineno"> 9982</span>&#160;</div><div class="line"><a name="l09983"></a><span class="lineno"><a class="line" href="classllvm_1_1SITargetLowering.html#a9930ac25c4e4a7ff566e6301bade01e7"> 9983</a></span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1SITargetLowering.html#a9930ac25c4e4a7ff566e6301bade01e7">SITargetLowering::PerformDAGCombine</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N,</div><div class="line"><a name="l09984"></a><span class="lineno"> 9984</span>&#160;                                            <a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI)<span class="keyword"> const </span>{</div><div class="line"><a name="l09985"></a><span class="lineno"> 9985</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1TargetLoweringBase.html#a1ae2ee148379ed3d041b4bce586f7f99">getTargetMachine</a>().getOptLevel() == <a class="code" href="namespacellvm_1_1CodeGenOpt.html#a411055ea15209051c2370bbf655ec8d4a451bbac85aff02d070be3c17a6bef928">CodeGenOpt::None</a>)</div><div class="line"><a name="l09986"></a><span class="lineno"> 9986</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l09987"></a><span class="lineno"> 9987</span>&#160;  <span class="keywordflow">switch</span> (N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a23f2f5947fc429aff1270651c6d019ea">getOpcode</a>()) {</div><div class="line"><a name="l09988"></a><span class="lineno"> 9988</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l09989"></a><span class="lineno"> 9989</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#ae8ade4269715b02714b67bdf1a0b9ba5">AMDGPUTargetLowering::PerformDAGCombine</a>(N, DCI);</div><div class="line"><a name="l09990"></a><span class="lineno"> 9990</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535">ISD::ADD</a>:</div><div class="line"><a name="l09991"></a><span class="lineno"> 9991</span>&#160;    <span class="keywordflow">return</span> performAddCombine(N, DCI);</div><div class="line"><a name="l09992"></a><span class="lineno"> 9992</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9fa617e5567c3c2638938f7b9ddc3f1c">ISD::SUB</a>:</div><div class="line"><a name="l09993"></a><span class="lineno"> 9993</span>&#160;    <span class="keywordflow">return</span> performSubCombine(N, DCI);</div><div class="line"><a name="l09994"></a><span class="lineno"> 9994</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a6b3d129b46bc1ba331b5d35f8cf8a501">ISD::ADDCARRY</a>:</div><div class="line"><a name="l09995"></a><span class="lineno"> 9995</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110af760edf2d4a395488417d4d9b1714a3a">ISD::SUBCARRY</a>:</div><div class="line"><a name="l09996"></a><span class="lineno"> 9996</span>&#160;    <span class="keywordflow">return</span> performAddCarrySubCarryCombine(N, DCI);</div><div class="line"><a name="l09997"></a><span class="lineno"> 9997</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a32ec12017722f5b42a295fe5eb0b0bdf">ISD::FADD</a>:</div><div class="line"><a name="l09998"></a><span class="lineno"> 9998</span>&#160;    <span class="keywordflow">return</span> performFAddCombine(N, DCI);</div><div class="line"><a name="l09999"></a><span class="lineno"> 9999</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a2852a5b6baa80b1589a46737210a8cad">ISD::FSUB</a>:</div><div class="line"><a name="l10000"></a><span class="lineno">10000</span>&#160;    <span class="keywordflow">return</span> performFSubCombine(N, DCI);</div><div class="line"><a name="l10001"></a><span class="lineno">10001</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a0158ee47dfa868be5d28e2cbef70d5d0">ISD::SETCC</a>:</div><div class="line"><a name="l10002"></a><span class="lineno">10002</span>&#160;    <span class="keywordflow">return</span> performSetCCCombine(N, DCI);</div><div class="line"><a name="l10003"></a><span class="lineno">10003</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a632dd4bb044d5cd11f671d176ef495f2">ISD::FMAXNUM</a>:</div><div class="line"><a name="l10004"></a><span class="lineno">10004</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9f59cc264907eb86e29564d5f6a5b213">ISD::FMINNUM</a>:</div><div class="line"><a name="l10005"></a><span class="lineno">10005</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a25e670389809910f59726e8a11fa82e0">ISD::FMAXNUM_IEEE</a>:</div><div class="line"><a name="l10006"></a><span class="lineno">10006</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a907932b29f929b1827b1b93171dcaa3c">ISD::FMINNUM_IEEE</a>:</div><div class="line"><a name="l10007"></a><span class="lineno">10007</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110af3b59179b6fcbc89463181015ace8e9b">ISD::SMAX</a>:</div><div class="line"><a name="l10008"></a><span class="lineno">10008</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aaac895215ecbb3c411c957c8beb39b70">ISD::SMIN</a>:</div><div class="line"><a name="l10009"></a><span class="lineno">10009</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110af675e759c0ffff8d48ea14a60fe3517b">ISD::UMAX</a>:</div><div class="line"><a name="l10010"></a><span class="lineno">10010</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a17126302da6199930e55e841ca1b082d">ISD::UMIN</a>:</div><div class="line"><a name="l10011"></a><span class="lineno">10011</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eabaf5be9cbc3336e4d547efa4ac1c9c6d">AMDGPUISD::FMIN_LEGACY</a>:</div><div class="line"><a name="l10012"></a><span class="lineno">10012</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea74d570da8b86d1a5f225daca0bd5f56a">AMDGPUISD::FMAX_LEGACY</a>:</div><div class="line"><a name="l10013"></a><span class="lineno">10013</span>&#160;    <span class="keywordflow">return</span> performMinMaxCombine(N, DCI);</div><div class="line"><a name="l10014"></a><span class="lineno">10014</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a293ca68b3b2ce80eef991de822822254">ISD::FMA</a>:</div><div class="line"><a name="l10015"></a><span class="lineno">10015</span>&#160;    <span class="keywordflow">return</span> performFMACombine(N, DCI);</div><div class="line"><a name="l10016"></a><span class="lineno">10016</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269b81f007000306e3e69d0d290c2159">ISD::LOAD</a>: {</div><div class="line"><a name="l10017"></a><span class="lineno">10017</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Widended = widenLoad(cast&lt;LoadSDNode&gt;(N), DCI))</div><div class="line"><a name="l10018"></a><span class="lineno">10018</span>&#160;      <span class="keywordflow">return</span> Widended;</div><div class="line"><a name="l10019"></a><span class="lineno">10019</span>&#160;    <a class="code" href="Compiler_8h.html#a9579881de06b1560d242d15171ca1b86">LLVM_FALLTHROUGH</a>;</div><div class="line"><a name="l10020"></a><span class="lineno">10020</span>&#160;  }</div><div class="line"><a name="l10021"></a><span class="lineno">10021</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a047178c3b2c6a5df40ae22a407b8aca9">ISD::STORE</a>:</div><div class="line"><a name="l10022"></a><span class="lineno">10022</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7c47226f266248f4b8c155b83601b109">ISD::ATOMIC_LOAD</a>:</div><div class="line"><a name="l10023"></a><span class="lineno">10023</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a1db943abc1bf78a911daeb7b03d81de8">ISD::ATOMIC_STORE</a>:</div><div class="line"><a name="l10024"></a><span class="lineno">10024</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9c91befeca2a25c8050d4c3dff8b6d67">ISD::ATOMIC_CMP_SWAP</a>:</div><div class="line"><a name="l10025"></a><span class="lineno">10025</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a30649569b517a279a32fb3b48cc154e0">ISD::ATOMIC_CMP_SWAP_WITH_SUCCESS</a>:</div><div class="line"><a name="l10026"></a><span class="lineno">10026</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad728a4b56d49f39375881511d8d3118d">ISD::ATOMIC_SWAP</a>:</div><div class="line"><a name="l10027"></a><span class="lineno">10027</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110abf5f612de1a25451c9a0c33d77bf3e74">ISD::ATOMIC_LOAD_ADD</a>:</div><div class="line"><a name="l10028"></a><span class="lineno">10028</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac3d12dbff6e50803982d0e92768a1479">ISD::ATOMIC_LOAD_SUB</a>:</div><div class="line"><a name="l10029"></a><span class="lineno">10029</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a905925a49cdc6b4a6017d215820dad30">ISD::ATOMIC_LOAD_AND</a>:</div><div class="line"><a name="l10030"></a><span class="lineno">10030</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4112a866197a97a70bdc78ef92c79b4c">ISD::ATOMIC_LOAD_OR</a>:</div><div class="line"><a name="l10031"></a><span class="lineno">10031</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a428ec1341b34eafa63518914e7f5ddf0">ISD::ATOMIC_LOAD_XOR</a>:</div><div class="line"><a name="l10032"></a><span class="lineno">10032</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a13a3e6402abf972278c6a7d5ee509f9d">ISD::ATOMIC_LOAD_NAND</a>:</div><div class="line"><a name="l10033"></a><span class="lineno">10033</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7049708cb0e0703a467b95a506293aec">ISD::ATOMIC_LOAD_MIN</a>:</div><div class="line"><a name="l10034"></a><span class="lineno">10034</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a1cf8547d612d954d34aab1d4f78e7fa1">ISD::ATOMIC_LOAD_MAX</a>:</div><div class="line"><a name="l10035"></a><span class="lineno">10035</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a1ff6f20a9255f7a333f4c9d25393674c">ISD::ATOMIC_LOAD_UMIN</a>:</div><div class="line"><a name="l10036"></a><span class="lineno">10036</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9ca44a643714809ef384e7494604db14">ISD::ATOMIC_LOAD_UMAX</a>:</div><div class="line"><a name="l10037"></a><span class="lineno">10037</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a48287dae990aa9e29a458373ccd0eadb">ISD::ATOMIC_LOAD_FADD</a>:</div><div class="line"><a name="l10038"></a><span class="lineno">10038</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea31a4052d62260ee1006b398bc29a3679">AMDGPUISD::ATOMIC_INC</a>:</div><div class="line"><a name="l10039"></a><span class="lineno">10039</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea659997d726c3474186e5d074d1b3566a">AMDGPUISD::ATOMIC_DEC</a>:</div><div class="line"><a name="l10040"></a><span class="lineno">10040</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea5dca94e0604213616052d32bf71d1e3e">AMDGPUISD::ATOMIC_LOAD_FMIN</a>:</div><div class="line"><a name="l10041"></a><span class="lineno">10041</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea9661ab1ffb8ef2a44a9aa1990f7b73c5">AMDGPUISD::ATOMIC_LOAD_FMAX</a>: <span class="comment">// TODO: Target mem intrinsics.</span></div><div class="line"><a name="l10042"></a><span class="lineno">10042</span>&#160;    <span class="keywordflow">if</span> (DCI.<a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html#ac79f060cd8d4b63fc6d682c076cbeec0">isBeforeLegalize</a>())</div><div class="line"><a name="l10043"></a><span class="lineno">10043</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l10044"></a><span class="lineno">10044</span>&#160;    <span class="keywordflow">return</span> performMemSDNodeCombine(cast&lt;MemSDNode&gt;(N), DCI);</div><div class="line"><a name="l10045"></a><span class="lineno">10045</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac513a7da1bf74fb3e3c594da8534f2d2">ISD::AND</a>:</div><div class="line"><a name="l10046"></a><span class="lineno">10046</span>&#160;    <span class="keywordflow">return</span> performAndCombine(N, DCI);</div><div class="line"><a name="l10047"></a><span class="lineno">10047</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7415ab9f2172c59a2ee7c7a02afa56a4">ISD::OR</a>:</div><div class="line"><a name="l10048"></a><span class="lineno">10048</span>&#160;    <span class="keywordflow">return</span> performOrCombine(N, DCI);</div><div class="line"><a name="l10049"></a><span class="lineno">10049</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a92febb83e6ba116eb7aae8e7e3f70cc1">ISD::XOR</a>:</div><div class="line"><a name="l10050"></a><span class="lineno">10050</span>&#160;    <span class="keywordflow">return</span> performXorCombine(N, DCI);</div><div class="line"><a name="l10051"></a><span class="lineno">10051</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a93fdf85eff945f1a668b4915a051453e">ISD::ZERO_EXTEND</a>:</div><div class="line"><a name="l10052"></a><span class="lineno">10052</span>&#160;    <span class="keywordflow">return</span> performZeroExtendCombine(N, DCI);</div><div class="line"><a name="l10053"></a><span class="lineno">10053</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aaa59dd5ec37f21905436b354c0292d9e">ISD::SIGN_EXTEND_INREG</a>:</div><div class="line"><a name="l10054"></a><span class="lineno">10054</span>&#160;    <span class="keywordflow">return</span> performSignExtendInRegCombine(N , DCI);</div><div class="line"><a name="l10055"></a><span class="lineno">10055</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea91ac5439df5245511c113f8833356321">AMDGPUISD::FP_CLASS</a>:</div><div class="line"><a name="l10056"></a><span class="lineno">10056</span>&#160;    <span class="keywordflow">return</span> performClassCombine(N, DCI);</div><div class="line"><a name="l10057"></a><span class="lineno">10057</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a74a787311d3ab9a17ee0acde7b6a6b14">ISD::FCANONICALIZE</a>:</div><div class="line"><a name="l10058"></a><span class="lineno">10058</span>&#160;    <span class="keywordflow">return</span> performFCanonicalizeCombine(N, DCI);</div><div class="line"><a name="l10059"></a><span class="lineno">10059</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea480770519d97b188b42a1a0aa660a3db">AMDGPUISD::RCP</a>:</div><div class="line"><a name="l10060"></a><span class="lineno">10060</span>&#160;    <span class="keywordflow">return</span> performRcpCombine(N, DCI);</div><div class="line"><a name="l10061"></a><span class="lineno">10061</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea79067f8d6a2c24f4d33fc9da493a2037">AMDGPUISD::FRACT</a>:</div><div class="line"><a name="l10062"></a><span class="lineno">10062</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea6bf36266eccc139178a6078daefaf934">AMDGPUISD::RSQ</a>:</div><div class="line"><a name="l10063"></a><span class="lineno">10063</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaf0f4e4ad0fa467f574bf5f983a81d202">AMDGPUISD::RCP_LEGACY</a>:</div><div class="line"><a name="l10064"></a><span class="lineno">10064</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea5e4bd77bfb5538982adec2d75051f205">AMDGPUISD::RSQ_LEGACY</a>:</div><div class="line"><a name="l10065"></a><span class="lineno">10065</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea51178790d7c73b373338c52de42b4e96">AMDGPUISD::RCP_IFLAG</a>:</div><div class="line"><a name="l10066"></a><span class="lineno">10066</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea41c8322a0c1353beca047ee2d6c0742d">AMDGPUISD::RSQ_CLAMP</a>:</div><div class="line"><a name="l10067"></a><span class="lineno">10067</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea5b0d5ebade040d8aadbf7258317b25f6">AMDGPUISD::LDEXP</a>: {</div><div class="line"><a name="l10068"></a><span class="lineno">10068</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Src = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0);</div><div class="line"><a name="l10069"></a><span class="lineno">10069</span>&#160;    <span class="keywordflow">if</span> (Src.<a class="code" href="classllvm_1_1SDValue.html#a1c861a21f795c3108ab690f3a45c881a">isUndef</a>())</div><div class="line"><a name="l10070"></a><span class="lineno">10070</span>&#160;      <span class="keywordflow">return</span> Src;</div><div class="line"><a name="l10071"></a><span class="lineno">10071</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l10072"></a><span class="lineno">10072</span>&#160;  }</div><div class="line"><a name="l10073"></a><span class="lineno">10073</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a315004656a75a3c3a9d7294f105a8da2">ISD::SINT_TO_FP</a>:</div><div class="line"><a name="l10074"></a><span class="lineno">10074</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a169032eecd015d4eeb869c457202a6c8">ISD::UINT_TO_FP</a>:</div><div class="line"><a name="l10075"></a><span class="lineno">10075</span>&#160;    <span class="keywordflow">return</span> performUCharToFloatCombine(N, DCI);</div><div class="line"><a name="l10076"></a><span class="lineno">10076</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eadfc7703ef955db9b67f92a2d9450f29f">AMDGPUISD::CVT_F32_UBYTE0</a>:</div><div class="line"><a name="l10077"></a><span class="lineno">10077</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea884cb7fa9f25c9231c3b0a7a25e96bb9">AMDGPUISD::CVT_F32_UBYTE1</a>:</div><div class="line"><a name="l10078"></a><span class="lineno">10078</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaba0b6153fdfc6ac440d378e6d1e9d3ca">AMDGPUISD::CVT_F32_UBYTE2</a>:</div><div class="line"><a name="l10079"></a><span class="lineno">10079</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eade9e553a6f004b4bd01abcb57712208a">AMDGPUISD::CVT_F32_UBYTE3</a>:</div><div class="line"><a name="l10080"></a><span class="lineno">10080</span>&#160;    <span class="keywordflow">return</span> performCvtF32UByteNCombine(N, DCI);</div><div class="line"><a name="l10081"></a><span class="lineno">10081</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea95a3a9fcf85d6bfad93662a37fdea331">AMDGPUISD::FMED3</a>:</div><div class="line"><a name="l10082"></a><span class="lineno">10082</span>&#160;    <span class="keywordflow">return</span> performFMed3Combine(N, DCI);</div><div class="line"><a name="l10083"></a><span class="lineno">10083</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea05e199d247b019380b4c5a6f24d95381">AMDGPUISD::CVT_PKRTZ_F16_F32</a>:</div><div class="line"><a name="l10084"></a><span class="lineno">10084</span>&#160;    <span class="keywordflow">return</span> performCvtPkRTZCombine(N, DCI);</div><div class="line"><a name="l10085"></a><span class="lineno">10085</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eafcbfa7a671e1486a0322c51bdcdb0d7c">AMDGPUISD::CLAMP</a>:</div><div class="line"><a name="l10086"></a><span class="lineno">10086</span>&#160;    <span class="keywordflow">return</span> performClampCombine(N, DCI);</div><div class="line"><a name="l10087"></a><span class="lineno">10087</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a576080a08ef1bbab0308eac9d5838f75">ISD::SCALAR_TO_VECTOR</a>: {</div><div class="line"><a name="l10088"></a><span class="lineno">10088</span>&#160;    <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG = DCI.<a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html#acf37bd7e831bdb2a5c9da8d63f843101">DAG</a>;</div><div class="line"><a name="l10089"></a><span class="lineno">10089</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0);</div><div class="line"><a name="l10090"></a><span class="lineno">10090</span>&#160;</div><div class="line"><a name="l10091"></a><span class="lineno">10091</span>&#160;    <span class="comment">// v2i16 (scalar_to_vector i16:x) -&gt; v2i16 (bitcast (any_extend i16:x))</span></div><div class="line"><a name="l10092"></a><span class="lineno">10092</span>&#160;    <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a802353221ba95e0fb06ef5e38dd79192">MVT::v2i16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a766168a67c5954796304a42e6287f23e">MVT::v2f16</a>) {</div><div class="line"><a name="l10093"></a><span class="lineno">10093</span>&#160;      <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> SL(N);</div><div class="line"><a name="l10094"></a><span class="lineno">10094</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Src = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0);</div><div class="line"><a name="l10095"></a><span class="lineno">10095</span>&#160;      <a class="code" href="structllvm_1_1EVT.html">EVT</a> EltVT = Src.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div><div class="line"><a name="l10096"></a><span class="lineno">10096</span>&#160;      <span class="keywordflow">if</span> (EltVT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>)</div><div class="line"><a name="l10097"></a><span class="lineno">10097</span>&#160;        Src = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a>, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">MVT::i16</a>, Src);</div><div class="line"><a name="l10098"></a><span class="lineno">10098</span>&#160;</div><div class="line"><a name="l10099"></a><span class="lineno">10099</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba88a797f57846adb2c382b3732b471913">Ext</a> = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a27d5d8ef82302b739ba3ca8be1a5513d">ISD::ANY_EXTEND</a>, SL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, Src);</div><div class="line"><a name="l10100"></a><span class="lineno">10100</span>&#160;      <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a>, SL, VT, Ext);</div><div class="line"><a name="l10101"></a><span class="lineno">10101</span>&#160;    }</div><div class="line"><a name="l10102"></a><span class="lineno">10102</span>&#160;</div><div class="line"><a name="l10103"></a><span class="lineno">10103</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l10104"></a><span class="lineno">10104</span>&#160;  }</div><div class="line"><a name="l10105"></a><span class="lineno">10105</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9329e79f62e9ab9b41cfbcafd314bcbd">ISD::EXTRACT_VECTOR_ELT</a>:</div><div class="line"><a name="l10106"></a><span class="lineno">10106</span>&#160;    <span class="keywordflow">return</span> performExtractVectorEltCombine(N, DCI);</div><div class="line"><a name="l10107"></a><span class="lineno">10107</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad3bc7c2d379fbfdc2f8eaca038690ec9">ISD::INSERT_VECTOR_ELT</a>:</div><div class="line"><a name="l10108"></a><span class="lineno">10108</span>&#160;    <span class="keywordflow">return</span> performInsertVectorEltCombine(N, DCI);</div><div class="line"><a name="l10109"></a><span class="lineno">10109</span>&#160;  }</div><div class="line"><a name="l10110"></a><span class="lineno">10110</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#ae8ade4269715b02714b67bdf1a0b9ba5">AMDGPUTargetLowering::PerformDAGCombine</a>(N, DCI);</div><div class="line"><a name="l10111"></a><span class="lineno">10111</span>&#160;}</div><div class="line"><a name="l10112"></a><span class="lineno">10112</span>&#160;<span class="comment"></span></div><div class="line"><a name="l10113"></a><span class="lineno">10113</span>&#160;<span class="comment">/// Helper function for adjustWritemask</span></div><div class="line"><a name="l10114"></a><span class="lineno"><a class="line" href="SIISelLowering_8cpp.html#a733a8aa8e2cb15f68427cdb3e8a4e6d3">10114</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="SIISelLowering_8cpp.html#a733a8aa8e2cb15f68427cdb3e8a4e6d3">SubIdx2Lane</a>(<span class="keywordtype">unsigned</span> Idx) {</div><div class="line"><a name="l10115"></a><span class="lineno">10115</span>&#160;  <span class="keywordflow">switch</span> (Idx) {</div><div class="line"><a name="l10116"></a><span class="lineno">10116</span>&#160;  <span class="keywordflow">default</span>: <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l10117"></a><span class="lineno">10117</span>&#160;  <span class="keywordflow">case</span> AMDGPU::sub0: <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l10118"></a><span class="lineno">10118</span>&#160;  <span class="keywordflow">case</span> AMDGPU::sub1: <span class="keywordflow">return</span> 1;</div><div class="line"><a name="l10119"></a><span class="lineno">10119</span>&#160;  <span class="keywordflow">case</span> AMDGPU::sub2: <span class="keywordflow">return</span> 2;</div><div class="line"><a name="l10120"></a><span class="lineno">10120</span>&#160;  <span class="keywordflow">case</span> AMDGPU::sub3: <span class="keywordflow">return</span> 3;</div><div class="line"><a name="l10121"></a><span class="lineno">10121</span>&#160;  <span class="keywordflow">case</span> AMDGPU::sub4: <span class="keywordflow">return</span> 4; <span class="comment">// Possible with TFE/LWE</span></div><div class="line"><a name="l10122"></a><span class="lineno">10122</span>&#160;  }</div><div class="line"><a name="l10123"></a><span class="lineno">10123</span>&#160;}</div><div class="line"><a name="l10124"></a><span class="lineno">10124</span>&#160;<span class="comment"></span></div><div class="line"><a name="l10125"></a><span class="lineno">10125</span>&#160;<span class="comment">/// Adjust the writemask of MIMG instructions</span></div><div class="line"><a name="l10126"></a><span class="lineno">10126</span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *SITargetLowering::adjustWritemask(<a class="code" href="classllvm_1_1MachineSDNode.html">MachineSDNode</a> *&amp;Node,</div><div class="line"><a name="l10127"></a><span class="lineno">10127</span>&#160;                                          <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div><div class="line"><a name="l10128"></a><span class="lineno">10128</span>&#160;  <span class="keywordtype">unsigned</span> Opcode = Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a7f96a3399d86d6f136aaa121de4217a3">getMachineOpcode</a>();</div><div class="line"><a name="l10129"></a><span class="lineno">10129</span>&#160;</div><div class="line"><a name="l10130"></a><span class="lineno">10130</span>&#160;  <span class="comment">// Subtract 1 because the vdata output is not a MachineSDNode operand.</span></div><div class="line"><a name="l10131"></a><span class="lineno">10131</span>&#160;  <span class="keywordtype">int</span> D16Idx = <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opcode, AMDGPU::OpName::d16) - 1;</div><div class="line"><a name="l10132"></a><span class="lineno">10132</span>&#160;  <span class="keywordflow">if</span> (D16Idx &gt;= 0 &amp;&amp; Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a90cd0589eba5e5112a68717f122f1fbe">getConstantOperandVal</a>(D16Idx))</div><div class="line"><a name="l10133"></a><span class="lineno">10133</span>&#160;    <span class="keywordflow">return</span> Node; <span class="comment">// not implemented for D16</span></div><div class="line"><a name="l10134"></a><span class="lineno">10134</span>&#160;</div><div class="line"><a name="l10135"></a><span class="lineno">10135</span>&#160;  <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="IVUsers_8cpp.html#a4e5b9edb51eec9dbca592075eb64dfcb">Users</a>[5] = { <span class="keyword">nullptr</span> };</div><div class="line"><a name="l10136"></a><span class="lineno">10136</span>&#160;  <span class="keywordtype">unsigned</span> Lane = 0;</div><div class="line"><a name="l10137"></a><span class="lineno">10137</span>&#160;  <span class="keywordtype">unsigned</span> DmaskIdx = <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opcode, AMDGPU::OpName::dmask) - 1;</div><div class="line"><a name="l10138"></a><span class="lineno">10138</span>&#160;  <span class="keywordtype">unsigned</span> OldDmask = Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a90cd0589eba5e5112a68717f122f1fbe">getConstantOperandVal</a>(DmaskIdx);</div><div class="line"><a name="l10139"></a><span class="lineno">10139</span>&#160;  <span class="keywordtype">unsigned</span> NewDmask = 0;</div><div class="line"><a name="l10140"></a><span class="lineno">10140</span>&#160;  <span class="keywordtype">unsigned</span> TFEIdx = <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opcode, AMDGPU::OpName::tfe) - 1;</div><div class="line"><a name="l10141"></a><span class="lineno">10141</span>&#160;  <span class="keywordtype">unsigned</span> LWEIdx = <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opcode, AMDGPU::OpName::lwe) - 1;</div><div class="line"><a name="l10142"></a><span class="lineno">10142</span>&#160;  <span class="keywordtype">bool</span> UsesTFC = (Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a90cd0589eba5e5112a68717f122f1fbe">getConstantOperandVal</a>(TFEIdx) ||</div><div class="line"><a name="l10143"></a><span class="lineno">10143</span>&#160;                  Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a90cd0589eba5e5112a68717f122f1fbe">getConstantOperandVal</a>(LWEIdx)) ? 1 : 0;</div><div class="line"><a name="l10144"></a><span class="lineno">10144</span>&#160;  <span class="keywordtype">unsigned</span> TFCLane = 0;</div><div class="line"><a name="l10145"></a><span class="lineno">10145</span>&#160;  <span class="keywordtype">bool</span> HasChain = Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a7f06dbaee5fa2b239de548d0a775b25b">getNumValues</a>() &gt; 1;</div><div class="line"><a name="l10146"></a><span class="lineno">10146</span>&#160;</div><div class="line"><a name="l10147"></a><span class="lineno">10147</span>&#160;  <span class="keywordflow">if</span> (OldDmask == 0) {</div><div class="line"><a name="l10148"></a><span class="lineno">10148</span>&#160;    <span class="comment">// These are folded out, but on the chance it happens don&#39;t assert.</span></div><div class="line"><a name="l10149"></a><span class="lineno">10149</span>&#160;    <span class="keywordflow">return</span> Node;</div><div class="line"><a name="l10150"></a><span class="lineno">10150</span>&#160;  }</div><div class="line"><a name="l10151"></a><span class="lineno">10151</span>&#160;</div><div class="line"><a name="l10152"></a><span class="lineno">10152</span>&#160;  <span class="keywordtype">unsigned</span> OldBitsSet = <a class="code" href="namespacellvm.html#a99e12a4a954a95d45f52950d13a43fc6">countPopulation</a>(OldDmask);</div><div class="line"><a name="l10153"></a><span class="lineno">10153</span>&#160;  <span class="comment">// Work out which is the TFE/LWE lane if that is enabled.</span></div><div class="line"><a name="l10154"></a><span class="lineno">10154</span>&#160;  <span class="keywordflow">if</span> (UsesTFC) {</div><div class="line"><a name="l10155"></a><span class="lineno">10155</span>&#160;    TFCLane = OldBitsSet;</div><div class="line"><a name="l10156"></a><span class="lineno">10156</span>&#160;  }</div><div class="line"><a name="l10157"></a><span class="lineno">10157</span>&#160;</div><div class="line"><a name="l10158"></a><span class="lineno">10158</span>&#160;  <span class="comment">// Try to figure out the used register components</span></div><div class="line"><a name="l10159"></a><span class="lineno">10159</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1SDNode_1_1use__iterator.html">SDNode::use_iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a9450817c42562fe06198b67be72a24ac">use_begin</a>(), <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#aef02f2c1bd12936a80611b134b24a47d">use_end</a>();</div><div class="line"><a name="l10160"></a><span class="lineno">10160</span>&#160;       <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l10161"></a><span class="lineno">10161</span>&#160;</div><div class="line"><a name="l10162"></a><span class="lineno">10162</span>&#160;    <span class="comment">// Don&#39;t look at users of the chain.</span></div><div class="line"><a name="l10163"></a><span class="lineno">10163</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getUse().getResNo() != 0)</div><div class="line"><a name="l10164"></a><span class="lineno">10164</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l10165"></a><span class="lineno">10165</span>&#160;</div><div class="line"><a name="l10166"></a><span class="lineno">10166</span>&#160;    <span class="comment">// Abort if we can&#39;t understand the usage</span></div><div class="line"><a name="l10167"></a><span class="lineno">10167</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;isMachineOpcode() ||</div><div class="line"><a name="l10168"></a><span class="lineno">10168</span>&#160;        <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;getMachineOpcode() != TargetOpcode::EXTRACT_SUBREG)</div><div class="line"><a name="l10169"></a><span class="lineno">10169</span>&#160;      <span class="keywordflow">return</span> Node;</div><div class="line"><a name="l10170"></a><span class="lineno">10170</span>&#160;</div><div class="line"><a name="l10171"></a><span class="lineno">10171</span>&#160;    <span class="comment">// Lane means which subreg of %vgpra_vgprb_vgprc_vgprd is used.</span></div><div class="line"><a name="l10172"></a><span class="lineno">10172</span>&#160;    <span class="comment">// Note that subregs are packed, i.e. Lane==0 is the first bit set</span></div><div class="line"><a name="l10173"></a><span class="lineno">10173</span>&#160;    <span class="comment">// in OldDmask, so it can be any of X,Y,Z,W; Lane==1 is the second bit</span></div><div class="line"><a name="l10174"></a><span class="lineno">10174</span>&#160;    <span class="comment">// set, etc.</span></div><div class="line"><a name="l10175"></a><span class="lineno">10175</span>&#160;    Lane = <a class="code" href="SIISelLowering_8cpp.html#a733a8aa8e2cb15f68427cdb3e8a4e6d3">SubIdx2Lane</a>(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;getConstantOperandVal(1));</div><div class="line"><a name="l10176"></a><span class="lineno">10176</span>&#160;</div><div class="line"><a name="l10177"></a><span class="lineno">10177</span>&#160;    <span class="comment">// Check if the use is for the TFE/LWE generated result at VGPRn+1.</span></div><div class="line"><a name="l10178"></a><span class="lineno">10178</span>&#160;    <span class="keywordflow">if</span> (UsesTFC &amp;&amp; Lane == TFCLane) {</div><div class="line"><a name="l10179"></a><span class="lineno">10179</span>&#160;      Users[Lane] = *<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div><div class="line"><a name="l10180"></a><span class="lineno">10180</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l10181"></a><span class="lineno">10181</span>&#160;      <span class="comment">// Set which texture component corresponds to the lane.</span></div><div class="line"><a name="l10182"></a><span class="lineno">10182</span>&#160;      <span class="keywordtype">unsigned</span> Comp;</div><div class="line"><a name="l10183"></a><span class="lineno">10183</span>&#160;      <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, Dmask = OldDmask; (i &lt;= Lane) &amp;&amp; (Dmask != 0); i++) {</div><div class="line"><a name="l10184"></a><span class="lineno">10184</span>&#160;        Comp = <a class="code" href="namespacellvm.html#a7771b636e3d12b42818bf92a7195fb30">countTrailingZeros</a>(Dmask);</div><div class="line"><a name="l10185"></a><span class="lineno">10185</span>&#160;        Dmask &amp;= ~(1 &lt;&lt; Comp);</div><div class="line"><a name="l10186"></a><span class="lineno">10186</span>&#160;      }</div><div class="line"><a name="l10187"></a><span class="lineno">10187</span>&#160;</div><div class="line"><a name="l10188"></a><span class="lineno">10188</span>&#160;      <span class="comment">// Abort if we have more than one user per component.</span></div><div class="line"><a name="l10189"></a><span class="lineno">10189</span>&#160;      <span class="keywordflow">if</span> (Users[Lane])</div><div class="line"><a name="l10190"></a><span class="lineno">10190</span>&#160;        <span class="keywordflow">return</span> Node;</div><div class="line"><a name="l10191"></a><span class="lineno">10191</span>&#160;</div><div class="line"><a name="l10192"></a><span class="lineno">10192</span>&#160;      Users[Lane] = *<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div><div class="line"><a name="l10193"></a><span class="lineno">10193</span>&#160;      NewDmask |= 1 &lt;&lt; Comp;</div><div class="line"><a name="l10194"></a><span class="lineno">10194</span>&#160;    }</div><div class="line"><a name="l10195"></a><span class="lineno">10195</span>&#160;  }</div><div class="line"><a name="l10196"></a><span class="lineno">10196</span>&#160;</div><div class="line"><a name="l10197"></a><span class="lineno">10197</span>&#160;  <span class="comment">// Don&#39;t allow 0 dmask, as hardware assumes one channel enabled.</span></div><div class="line"><a name="l10198"></a><span class="lineno">10198</span>&#160;  <span class="keywordtype">bool</span> NoChannels = !NewDmask;</div><div class="line"><a name="l10199"></a><span class="lineno">10199</span>&#160;  <span class="keywordflow">if</span> (NoChannels) {</div><div class="line"><a name="l10200"></a><span class="lineno">10200</span>&#160;    <span class="keywordflow">if</span> (!UsesTFC) {</div><div class="line"><a name="l10201"></a><span class="lineno">10201</span>&#160;      <span class="comment">// No uses of the result and not using TFC. Then do nothing.</span></div><div class="line"><a name="l10202"></a><span class="lineno">10202</span>&#160;      <span class="keywordflow">return</span> Node;</div><div class="line"><a name="l10203"></a><span class="lineno">10203</span>&#160;    }</div><div class="line"><a name="l10204"></a><span class="lineno">10204</span>&#160;    <span class="comment">// If the original dmask has one channel - then nothing to do</span></div><div class="line"><a name="l10205"></a><span class="lineno">10205</span>&#160;    <span class="keywordflow">if</span> (OldBitsSet == 1)</div><div class="line"><a name="l10206"></a><span class="lineno">10206</span>&#160;      <span class="keywordflow">return</span> Node;</div><div class="line"><a name="l10207"></a><span class="lineno">10207</span>&#160;    <span class="comment">// Use an arbitrary dmask - required for the instruction to work</span></div><div class="line"><a name="l10208"></a><span class="lineno">10208</span>&#160;    NewDmask = 1;</div><div class="line"><a name="l10209"></a><span class="lineno">10209</span>&#160;  }</div><div class="line"><a name="l10210"></a><span class="lineno">10210</span>&#160;  <span class="comment">// Abort if there&#39;s no change</span></div><div class="line"><a name="l10211"></a><span class="lineno">10211</span>&#160;  <span class="keywordflow">if</span> (NewDmask == OldDmask)</div><div class="line"><a name="l10212"></a><span class="lineno">10212</span>&#160;    <span class="keywordflow">return</span> Node;</div><div class="line"><a name="l10213"></a><span class="lineno">10213</span>&#160;</div><div class="line"><a name="l10214"></a><span class="lineno">10214</span>&#160;  <span class="keywordtype">unsigned</span> BitsSet = <a class="code" href="namespacellvm.html#a99e12a4a954a95d45f52950d13a43fc6">countPopulation</a>(NewDmask);</div><div class="line"><a name="l10215"></a><span class="lineno">10215</span>&#160;</div><div class="line"><a name="l10216"></a><span class="lineno">10216</span>&#160;  <span class="comment">// Check for TFE or LWE - increase the number of channels by one to account</span></div><div class="line"><a name="l10217"></a><span class="lineno">10217</span>&#160;  <span class="comment">// for the extra return value</span></div><div class="line"><a name="l10218"></a><span class="lineno">10218</span>&#160;  <span class="comment">// This will need adjustment for D16 if this is also included in</span></div><div class="line"><a name="l10219"></a><span class="lineno">10219</span>&#160;  <span class="comment">// adjustWriteMask (this function) but at present D16 are excluded.</span></div><div class="line"><a name="l10220"></a><span class="lineno">10220</span>&#160;  <span class="keywordtype">unsigned</span> NewChannels = BitsSet + UsesTFC;</div><div class="line"><a name="l10221"></a><span class="lineno">10221</span>&#160;</div><div class="line"><a name="l10222"></a><span class="lineno">10222</span>&#160;  <span class="keywordtype">int</span> NewOpcode =</div><div class="line"><a name="l10223"></a><span class="lineno">10223</span>&#160;      <a class="code" href="namespacellvm_1_1AMDGPU.html#aeb7e711869d94366080bcf9e7b8b1382">AMDGPU::getMaskedMIMGOp</a>(Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a7f96a3399d86d6f136aaa121de4217a3">getMachineOpcode</a>(), NewChannels);</div><div class="line"><a name="l10224"></a><span class="lineno">10224</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(NewOpcode != -1 &amp;&amp;</div><div class="line"><a name="l10225"></a><span class="lineno">10225</span>&#160;         NewOpcode != static_cast&lt;int&gt;(Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a7f96a3399d86d6f136aaa121de4217a3">getMachineOpcode</a>()) &amp;&amp;</div><div class="line"><a name="l10226"></a><span class="lineno">10226</span>&#160;         <span class="stringliteral">&quot;failed to find equivalent MIMG op&quot;</span>);</div><div class="line"><a name="l10227"></a><span class="lineno">10227</span>&#160;</div><div class="line"><a name="l10228"></a><span class="lineno">10228</span>&#160;  <span class="comment">// Adjust the writemask in the node</span></div><div class="line"><a name="l10229"></a><span class="lineno">10229</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;SDValue, 12&gt;</a> Ops;</div><div class="line"><a name="l10230"></a><span class="lineno">10230</span>&#160;  Ops.<a class="code" href="classllvm_1_1SmallVectorImpl.html#a94d23373106467003722f7d6c17b1528">insert</a>(Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateCommon.html#a075e34e98605d0e7c289763a104869ac">end</a>(), Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#aee6bd1fd282469b3476efce4b707f09a">op_begin</a>(), Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#aee6bd1fd282469b3476efce4b707f09a">op_begin</a>() + DmaskIdx);</div><div class="line"><a name="l10231"></a><span class="lineno">10231</span>&#160;  Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(NewDmask, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(Node), <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>));</div><div class="line"><a name="l10232"></a><span class="lineno">10232</span>&#160;  Ops.<a class="code" href="classllvm_1_1SmallVectorImpl.html#a94d23373106467003722f7d6c17b1528">insert</a>(Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateCommon.html#a075e34e98605d0e7c289763a104869ac">end</a>(), Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#aee6bd1fd282469b3476efce4b707f09a">op_begin</a>() + DmaskIdx + 1, Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#ae499cc99d4fe44d343ca9ac6a2ae8845">op_end</a>());</div><div class="line"><a name="l10233"></a><span class="lineno">10233</span>&#160;</div><div class="line"><a name="l10234"></a><span class="lineno">10234</span>&#160;  <a class="code" href="classllvm_1_1MVT.html">MVT</a> SVT = Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0).<a class="code" href="structllvm_1_1EVT.html#abc4c6365ade17ad4443ad0e381e7479d">getVectorElementType</a>().<a class="code" href="structllvm_1_1EVT.html#a6a81c1cc06a00a0096d839032b5984e9">getSimpleVT</a>();</div><div class="line"><a name="l10235"></a><span class="lineno">10235</span>&#160;</div><div class="line"><a name="l10236"></a><span class="lineno">10236</span>&#160;  <a class="code" href="classllvm_1_1MVT.html">MVT</a> ResultVT = NewChannels == 1 ?</div><div class="line"><a name="l10237"></a><span class="lineno">10237</span>&#160;    SVT : <a class="code" href="classllvm_1_1MVT.html#abf8d0055af4879a302268d3f834b2be5">MVT::getVectorVT</a>(SVT, NewChannels == 3 ? 4 :</div><div class="line"><a name="l10238"></a><span class="lineno">10238</span>&#160;                           NewChannels == 5 ? 8 : NewChannels);</div><div class="line"><a name="l10239"></a><span class="lineno">10239</span>&#160;  <a class="code" href="structllvm_1_1SDVTList.html">SDVTList</a> NewVTList = HasChain ?</div><div class="line"><a name="l10240"></a><span class="lineno">10240</span>&#160;    DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a196c23d6cb4d768d037970f1f35bbf66">getVTList</a>(ResultVT, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>) : DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a196c23d6cb4d768d037970f1f35bbf66">getVTList</a>(ResultVT);</div><div class="line"><a name="l10241"></a><span class="lineno">10241</span>&#160;</div><div class="line"><a name="l10242"></a><span class="lineno">10242</span>&#160;</div><div class="line"><a name="l10243"></a><span class="lineno">10243</span>&#160;  <a class="code" href="classllvm_1_1MachineSDNode.html">MachineSDNode</a> *NewNode = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a1c04c72abd24de2572a03ef686a36dd6">getMachineNode</a>(NewOpcode, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(Node),</div><div class="line"><a name="l10244"></a><span class="lineno">10244</span>&#160;                                              NewVTList, Ops);</div><div class="line"><a name="l10245"></a><span class="lineno">10245</span>&#160;</div><div class="line"><a name="l10246"></a><span class="lineno">10246</span>&#160;  <span class="keywordflow">if</span> (HasChain) {</div><div class="line"><a name="l10247"></a><span class="lineno">10247</span>&#160;    <span class="comment">// Update chain.</span></div><div class="line"><a name="l10248"></a><span class="lineno">10248</span>&#160;    DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ab33f64f0272fe1831cf4bcdbb6c198c9">setNodeMemRefs</a>(NewNode, Node-&gt;<a class="code" href="classllvm_1_1MachineSDNode.html#aa8aa7b1f3db7affe3c73c37b7fa9a704">memoperands</a>());</div><div class="line"><a name="l10249"></a><span class="lineno">10249</span>&#160;    DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ac630ccda26fea2f45afa3fb89bc1a8f4">ReplaceAllUsesOfValueWith</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(Node, 1), <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(NewNode, 1));</div><div class="line"><a name="l10250"></a><span class="lineno">10250</span>&#160;  }</div><div class="line"><a name="l10251"></a><span class="lineno">10251</span>&#160;</div><div class="line"><a name="l10252"></a><span class="lineno">10252</span>&#160;  <span class="keywordflow">if</span> (NewChannels == 1) {</div><div class="line"><a name="l10253"></a><span class="lineno">10253</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#ad82ad170343d0b4fe88a5551ec43659d">hasNUsesOfValue</a>(1, 0));</div><div class="line"><a name="l10254"></a><span class="lineno">10254</span>&#160;    <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Copy = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a1c04c72abd24de2572a03ef686a36dd6">getMachineNode</a>(TargetOpcode::COPY,</div><div class="line"><a name="l10255"></a><span class="lineno">10255</span>&#160;                                      <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(Node), Users[Lane]-&gt;<a class="code" href="classllvm_1_1TargetLoweringBase.html#a126c61d55fb4d2e509537ce68e8b6400">getValueType</a>(0),</div><div class="line"><a name="l10256"></a><span class="lineno">10256</span>&#160;                                      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(NewNode, 0));</div><div class="line"><a name="l10257"></a><span class="lineno">10257</span>&#160;    DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a8518c120f782df9e974c8b1b589feb40">ReplaceAllUsesWith</a>(Users[Lane], Copy);</div><div class="line"><a name="l10258"></a><span class="lineno">10258</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l10259"></a><span class="lineno">10259</span>&#160;  }</div><div class="line"><a name="l10260"></a><span class="lineno">10260</span>&#160;</div><div class="line"><a name="l10261"></a><span class="lineno">10261</span>&#160;  <span class="comment">// Update the users of the node with the new indices</span></div><div class="line"><a name="l10262"></a><span class="lineno">10262</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, Idx = AMDGPU::sub0; i &lt; 5; ++i) {</div><div class="line"><a name="l10263"></a><span class="lineno">10263</span>&#160;    <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="classllvm_1_1User.html">User</a> = Users[i];</div><div class="line"><a name="l10264"></a><span class="lineno">10264</span>&#160;    <span class="keywordflow">if</span> (!User) {</div><div class="line"><a name="l10265"></a><span class="lineno">10265</span>&#160;      <span class="comment">// Handle the special case of NoChannels. We set NewDmask to 1 above, but</span></div><div class="line"><a name="l10266"></a><span class="lineno">10266</span>&#160;      <span class="comment">// Users[0] is still nullptr because channel 0 doesn&#39;t really have a use.</span></div><div class="line"><a name="l10267"></a><span class="lineno">10267</span>&#160;      <span class="keywordflow">if</span> (i || !NoChannels)</div><div class="line"><a name="l10268"></a><span class="lineno">10268</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l10269"></a><span class="lineno">10269</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l10270"></a><span class="lineno">10270</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(Idx, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(User), <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l10271"></a><span class="lineno">10271</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ae8c041f67463ea67d6c43867729b82cb">UpdateNodeOperands</a>(User, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(NewNode, 0), Op);</div><div class="line"><a name="l10272"></a><span class="lineno">10272</span>&#160;    }</div><div class="line"><a name="l10273"></a><span class="lineno">10273</span>&#160;</div><div class="line"><a name="l10274"></a><span class="lineno">10274</span>&#160;    <span class="keywordflow">switch</span> (Idx) {</div><div class="line"><a name="l10275"></a><span class="lineno">10275</span>&#160;    <span class="keywordflow">default</span>: <span class="keywordflow">break</span>;</div><div class="line"><a name="l10276"></a><span class="lineno">10276</span>&#160;    <span class="keywordflow">case</span> AMDGPU::sub0: Idx = AMDGPU::sub1; <span class="keywordflow">break</span>;</div><div class="line"><a name="l10277"></a><span class="lineno">10277</span>&#160;    <span class="keywordflow">case</span> AMDGPU::sub1: Idx = AMDGPU::sub2; <span class="keywordflow">break</span>;</div><div class="line"><a name="l10278"></a><span class="lineno">10278</span>&#160;    <span class="keywordflow">case</span> AMDGPU::sub2: Idx = AMDGPU::sub3; <span class="keywordflow">break</span>;</div><div class="line"><a name="l10279"></a><span class="lineno">10279</span>&#160;    <span class="keywordflow">case</span> AMDGPU::sub3: Idx = AMDGPU::sub4; <span class="keywordflow">break</span>;</div><div class="line"><a name="l10280"></a><span class="lineno">10280</span>&#160;    }</div><div class="line"><a name="l10281"></a><span class="lineno">10281</span>&#160;  }</div><div class="line"><a name="l10282"></a><span class="lineno">10282</span>&#160;</div><div class="line"><a name="l10283"></a><span class="lineno">10283</span>&#160;  DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a935ace76cef67c6da10cf0633371efe1">RemoveDeadNode</a>(Node);</div><div class="line"><a name="l10284"></a><span class="lineno">10284</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l10285"></a><span class="lineno">10285</span>&#160;}</div><div class="line"><a name="l10286"></a><span class="lineno">10286</span>&#160;</div><div class="line"><a name="l10287"></a><span class="lineno"><a class="line" href="SIISelLowering_8cpp.html#aa5eb9806356ba2b6ae839eaa1e9e256d">10287</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="SIISelLowering_8cpp.html#aa5eb9806356ba2b6ae839eaa1e9e256d">isFrameIndexOp</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op) {</div><div class="line"><a name="l10288"></a><span class="lineno">10288</span>&#160;  <span class="keywordflow">if</span> (Op.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110af23301e60475124fd80a2cb51f6ba863">ISD::AssertZext</a>)</div><div class="line"><a name="l10289"></a><span class="lineno">10289</span>&#160;    Op = Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div><div class="line"><a name="l10290"></a><span class="lineno">10290</span>&#160;</div><div class="line"><a name="l10291"></a><span class="lineno">10291</span>&#160;  <span class="keywordflow">return</span> isa&lt;FrameIndexSDNode&gt;(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>);</div><div class="line"><a name="l10292"></a><span class="lineno">10292</span>&#160;}</div><div class="line"><a name="l10293"></a><span class="lineno">10293</span>&#160;<span class="comment"></span></div><div class="line"><a name="l10294"></a><span class="lineno">10294</span>&#160;<span class="comment">/// Legalize target independent instructions (e.g. INSERT_SUBREG)</span></div><div class="line"><a name="l10295"></a><span class="lineno">10295</span>&#160;<span class="comment">/// with frame index operands.</span></div><div class="line"><a name="l10296"></a><span class="lineno">10296</span>&#160;<span class="comment">/// LLVM assumes that inputs are to these instructions are registers.</span></div><div class="line"><a name="l10297"></a><span class="lineno"><a class="line" href="classllvm_1_1SITargetLowering.html#a203e9048ad3087cf61713d0d307a246c">10297</a></span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="classllvm_1_1SITargetLowering.html#a203e9048ad3087cf61713d0d307a246c">SITargetLowering::legalizeTargetIndependentNode</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Node,</div><div class="line"><a name="l10298"></a><span class="lineno">10298</span>&#160;                                                        <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div><div class="line"><a name="l10299"></a><span class="lineno">10299</span>&#160;  <span class="keywordflow">if</span> (Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a23f2f5947fc429aff1270651c6d019ea">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a93bc27ca4d9e211c54b0d9efb660f080">ISD::CopyToReg</a>) {</div><div class="line"><a name="l10300"></a><span class="lineno">10300</span>&#160;    <a class="code" href="classllvm_1_1RegisterSDNode.html">RegisterSDNode</a> *DestReg = cast&lt;RegisterSDNode&gt;(Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1));</div><div class="line"><a name="l10301"></a><span class="lineno">10301</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SrcVal = Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(2);</div><div class="line"><a name="l10302"></a><span class="lineno">10302</span>&#160;</div><div class="line"><a name="l10303"></a><span class="lineno">10303</span>&#160;    <span class="comment">// Insert a copy to a VReg_1 virtual register so LowerI1Copies doesn&#39;t have</span></div><div class="line"><a name="l10304"></a><span class="lineno">10304</span>&#160;    <span class="comment">// to try understanding copies to physical registers.</span></div><div class="line"><a name="l10305"></a><span class="lineno">10305</span>&#160;    <span class="keywordflow">if</span> (SrcVal.getValueType() == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a85440bbdbba12de574c02e515444d3f4">MVT::i1</a> &amp;&amp;</div><div class="line"><a name="l10306"></a><span class="lineno">10306</span>&#160;        <a class="code" href="classllvm_1_1Register.html#af4aef3aa547629015801993f9d393109">Register::isPhysicalRegister</a>(DestReg-&gt;<a class="code" href="classllvm_1_1RegisterSDNode.html#a888e4670dbf452a3e62bbfd2970d2bf2">getReg</a>())) {</div><div class="line"><a name="l10307"></a><span class="lineno">10307</span>&#160;      <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> SL(Node);</div><div class="line"><a name="l10308"></a><span class="lineno">10308</span>&#160;      <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aaa0193582f1fc99e3e6a3fc5abcb37bf">getMachineFunction</a>().<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l10309"></a><span class="lineno">10309</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> VReg = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a9268086dd9d1ba4e60cfe872dde5c173">getRegister</a>(</div><div class="line"><a name="l10310"></a><span class="lineno">10310</span>&#160;        MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;AMDGPU::VReg_1RegClass), <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a85440bbdbba12de574c02e515444d3f4">MVT::i1</a>);</div><div class="line"><a name="l10311"></a><span class="lineno">10311</span>&#160;</div><div class="line"><a name="l10312"></a><span class="lineno">10312</span>&#160;      <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Glued = Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac867c79383031e7718c326316793173d">getGluedNode</a>();</div><div class="line"><a name="l10313"></a><span class="lineno">10313</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> ToVReg</div><div class="line"><a name="l10314"></a><span class="lineno">10314</span>&#160;        = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aaf07395614bda08ad0b4d3d1d401ca7e">getCopyToReg</a>(Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0), SL, VReg, SrcVal,</div><div class="line"><a name="l10315"></a><span class="lineno">10315</span>&#160;                         <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(Glued, Glued ? Glued-&gt;<a class="code" href="classllvm_1_1SDNode.html#a7f06dbaee5fa2b239de548d0a775b25b">getNumValues</a>() - 1 : 0));</div><div class="line"><a name="l10316"></a><span class="lineno">10316</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> ToResultReg</div><div class="line"><a name="l10317"></a><span class="lineno">10317</span>&#160;        = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aaf07395614bda08ad0b4d3d1d401ca7e">getCopyToReg</a>(ToVReg, SL, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(DestReg, 0),</div><div class="line"><a name="l10318"></a><span class="lineno">10318</span>&#160;                           VReg, ToVReg.<a class="code" href="classllvm_1_1SDValue.html#a64932427432abeb61241e98bea167580">getValue</a>(1));</div><div class="line"><a name="l10319"></a><span class="lineno">10319</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a8518c120f782df9e974c8b1b589feb40">ReplaceAllUsesWith</a>(Node, ToResultReg.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>());</div><div class="line"><a name="l10320"></a><span class="lineno">10320</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a935ace76cef67c6da10cf0633371efe1">RemoveDeadNode</a>(Node);</div><div class="line"><a name="l10321"></a><span class="lineno">10321</span>&#160;      <span class="keywordflow">return</span> ToResultReg.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>();</div><div class="line"><a name="l10322"></a><span class="lineno">10322</span>&#160;    }</div><div class="line"><a name="l10323"></a><span class="lineno">10323</span>&#160;  }</div><div class="line"><a name="l10324"></a><span class="lineno">10324</span>&#160;</div><div class="line"><a name="l10325"></a><span class="lineno">10325</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;SDValue, 8&gt;</a> Ops;</div><div class="line"><a name="l10326"></a><span class="lineno">10326</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i &lt; Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a7f311fcc2415eee3cb3694013b985304">getNumOperands</a>(); ++i) {</div><div class="line"><a name="l10327"></a><span class="lineno">10327</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="SIISelLowering_8cpp.html#aa5eb9806356ba2b6ae839eaa1e9e256d">isFrameIndexOp</a>(Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(i))) {</div><div class="line"><a name="l10328"></a><span class="lineno">10328</span>&#160;      Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(i));</div><div class="line"><a name="l10329"></a><span class="lineno">10329</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l10330"></a><span class="lineno">10330</span>&#160;    }</div><div class="line"><a name="l10331"></a><span class="lineno">10331</span>&#160;</div><div class="line"><a name="l10332"></a><span class="lineno">10332</span>&#160;    <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL(Node);</div><div class="line"><a name="l10333"></a><span class="lineno">10333</span>&#160;    Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a1c04c72abd24de2572a03ef686a36dd6">getMachineNode</a>(AMDGPU::S_MOV_B32, DL,</div><div class="line"><a name="l10334"></a><span class="lineno">10334</span>&#160;                                     Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(i).<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>(),</div><div class="line"><a name="l10335"></a><span class="lineno">10335</span>&#160;                                     Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(i)), 0));</div><div class="line"><a name="l10336"></a><span class="lineno">10336</span>&#160;  }</div><div class="line"><a name="l10337"></a><span class="lineno">10337</span>&#160;</div><div class="line"><a name="l10338"></a><span class="lineno">10338</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ae8c041f67463ea67d6c43867729b82cb">UpdateNodeOperands</a>(Node, Ops);</div><div class="line"><a name="l10339"></a><span class="lineno">10339</span>&#160;}</div><div class="line"><a name="l10340"></a><span class="lineno">10340</span>&#160;<span class="comment"></span></div><div class="line"><a name="l10341"></a><span class="lineno">10341</span>&#160;<span class="comment">/// Fold the instructions after selecting them.</span></div><div class="line"><a name="l10342"></a><span class="lineno">10342</span>&#160;<span class="comment">/// Returns null if users were already updated.</span></div><div class="line"><a name="l10343"></a><span class="lineno"><a class="line" href="classllvm_1_1SITargetLowering.html#a00eceab7a08d0acc74a729ebd9660475">10343</a></span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="classllvm_1_1SITargetLowering.html#a00eceab7a08d0acc74a729ebd9660475">SITargetLowering::PostISelFolding</a>(<a class="code" href="classllvm_1_1MachineSDNode.html">MachineSDNode</a> *Node,</div><div class="line"><a name="l10344"></a><span class="lineno">10344</span>&#160;                                          <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div><div class="line"><a name="l10345"></a><span class="lineno">10345</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a> = <a class="code" href="classllvm_1_1SITargetLowering.html#a24ad06f18143b455e48074549d2e7e3e">getSubtarget</a>()-&gt;<a class="code" href="classllvm_1_1GCNSubtarget.html#a4bbc0f0059b8fc54fdd919e558f0b911">getInstrInfo</a>();</div><div class="line"><a name="l10346"></a><span class="lineno">10346</span>&#160;  <span class="keywordtype">unsigned</span> Opcode = Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a7f96a3399d86d6f136aaa121de4217a3">getMachineOpcode</a>();</div><div class="line"><a name="l10347"></a><span class="lineno">10347</span>&#160;</div><div class="line"><a name="l10348"></a><span class="lineno">10348</span>&#160;  <span class="keywordflow">if</span> (TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#abdcf600002fd489c76924f2ec4f4fc0f">isMIMG</a>(Opcode) &amp;&amp; !TII-&gt;get(Opcode).mayStore() &amp;&amp;</div><div class="line"><a name="l10349"></a><span class="lineno">10349</span>&#160;      !TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a39d7080130a2d44447525617ead75825">isGather4</a>(Opcode)) {</div><div class="line"><a name="l10350"></a><span class="lineno">10350</span>&#160;    <span class="keywordflow">return</span> adjustWritemask(Node, DAG);</div><div class="line"><a name="l10351"></a><span class="lineno">10351</span>&#160;  }</div><div class="line"><a name="l10352"></a><span class="lineno">10352</span>&#160;</div><div class="line"><a name="l10353"></a><span class="lineno">10353</span>&#160;  <span class="keywordflow">if</span> (Opcode == AMDGPU::INSERT_SUBREG ||</div><div class="line"><a name="l10354"></a><span class="lineno">10354</span>&#160;      Opcode == AMDGPU::REG_SEQUENCE) {</div><div class="line"><a name="l10355"></a><span class="lineno">10355</span>&#160;    <a class="code" href="classllvm_1_1SITargetLowering.html#a203e9048ad3087cf61713d0d307a246c">legalizeTargetIndependentNode</a>(Node, DAG);</div><div class="line"><a name="l10356"></a><span class="lineno">10356</span>&#160;    <span class="keywordflow">return</span> Node;</div><div class="line"><a name="l10357"></a><span class="lineno">10357</span>&#160;  }</div><div class="line"><a name="l10358"></a><span class="lineno">10358</span>&#160;</div><div class="line"><a name="l10359"></a><span class="lineno">10359</span>&#160;  <span class="keywordflow">switch</span> (Opcode) {</div><div class="line"><a name="l10360"></a><span class="lineno">10360</span>&#160;  <span class="keywordflow">case</span> AMDGPU::V_DIV_SCALE_F32:</div><div class="line"><a name="l10361"></a><span class="lineno">10361</span>&#160;  <span class="keywordflow">case</span> AMDGPU::V_DIV_SCALE_F64: {</div><div class="line"><a name="l10362"></a><span class="lineno">10362</span>&#160;    <span class="comment">// Satisfy the operand register constraint when one of the inputs is</span></div><div class="line"><a name="l10363"></a><span class="lineno">10363</span>&#160;    <span class="comment">// undefined. Ordinarily each undef value will have its own implicit_def of</span></div><div class="line"><a name="l10364"></a><span class="lineno">10364</span>&#160;    <span class="comment">// a vreg, so force these to use a single register.</span></div><div class="line"><a name="l10365"></a><span class="lineno">10365</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Src0 = Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0);</div><div class="line"><a name="l10366"></a><span class="lineno">10366</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Src1 = Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1);</div><div class="line"><a name="l10367"></a><span class="lineno">10367</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Src2 = Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(2);</div><div class="line"><a name="l10368"></a><span class="lineno">10368</span>&#160;</div><div class="line"><a name="l10369"></a><span class="lineno">10369</span>&#160;    <span class="keywordflow">if</span> ((Src0.<a class="code" href="classllvm_1_1SDValue.html#a75627d4da511ed986e105457709de4ae">isMachineOpcode</a>() &amp;&amp;</div><div class="line"><a name="l10370"></a><span class="lineno">10370</span>&#160;         Src0.<a class="code" href="classllvm_1_1SDValue.html#adef073885c881f48920ff6a8b4b36163">getMachineOpcode</a>() != AMDGPU::IMPLICIT_DEF) &amp;&amp;</div><div class="line"><a name="l10371"></a><span class="lineno">10371</span>&#160;        (Src0 == Src1 || Src0 == Src2))</div><div class="line"><a name="l10372"></a><span class="lineno">10372</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l10373"></a><span class="lineno">10373</span>&#160;</div><div class="line"><a name="l10374"></a><span class="lineno">10374</span>&#160;    <a class="code" href="classllvm_1_1MVT.html">MVT</a> VT = Src0.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>().<a class="code" href="structllvm_1_1EVT.html#a6a81c1cc06a00a0096d839032b5984e9">getSimpleVT</a>();</div><div class="line"><a name="l10375"></a><span class="lineno">10375</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC =</div><div class="line"><a name="l10376"></a><span class="lineno">10376</span>&#160;        <a class="code" href="classllvm_1_1SITargetLowering.html#a503e72a2d289df6f71b2ccdc58a18907">getRegClassFor</a>(VT, Src0.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>()-&gt;<a class="code" href="classllvm_1_1SDNode.html#a28417243f8d25f74e598d78d7802c366">isDivergent</a>());</div><div class="line"><a name="l10377"></a><span class="lineno">10377</span>&#160;</div><div class="line"><a name="l10378"></a><span class="lineno">10378</span>&#160;    <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aaa0193582f1fc99e3e6a3fc5abcb37bf">getMachineFunction</a>().<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l10379"></a><span class="lineno">10379</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> UndefReg = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a9268086dd9d1ba4e60cfe872dde5c173">getRegister</a>(MRI.createVirtualRegister(RC), VT);</div><div class="line"><a name="l10380"></a><span class="lineno">10380</span>&#160;</div><div class="line"><a name="l10381"></a><span class="lineno">10381</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> ImpDef = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aaf07395614bda08ad0b4d3d1d401ca7e">getCopyToReg</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af0f68c9c0e4a38aebd5773f80dd5b716">getEntryNode</a>(), <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(Node),</div><div class="line"><a name="l10382"></a><span class="lineno">10382</span>&#160;                                      UndefReg, Src0, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>());</div><div class="line"><a name="l10383"></a><span class="lineno">10383</span>&#160;</div><div class="line"><a name="l10384"></a><span class="lineno">10384</span>&#160;    <span class="comment">// src0 must be the same register as src1 or src2, even if the value is</span></div><div class="line"><a name="l10385"></a><span class="lineno">10385</span>&#160;    <span class="comment">// undefined, so make sure we don&#39;t violate this constraint.</span></div><div class="line"><a name="l10386"></a><span class="lineno">10386</span>&#160;    <span class="keywordflow">if</span> (Src0.isMachineOpcode() &amp;&amp;</div><div class="line"><a name="l10387"></a><span class="lineno">10387</span>&#160;        Src0.getMachineOpcode() == AMDGPU::IMPLICIT_DEF) {</div><div class="line"><a name="l10388"></a><span class="lineno">10388</span>&#160;      <span class="keywordflow">if</span> (Src1.<a class="code" href="classllvm_1_1SDValue.html#a75627d4da511ed986e105457709de4ae">isMachineOpcode</a>() &amp;&amp;</div><div class="line"><a name="l10389"></a><span class="lineno">10389</span>&#160;          Src1.<a class="code" href="classllvm_1_1SDValue.html#adef073885c881f48920ff6a8b4b36163">getMachineOpcode</a>() != AMDGPU::IMPLICIT_DEF)</div><div class="line"><a name="l10390"></a><span class="lineno">10390</span>&#160;        Src0 = Src1;</div><div class="line"><a name="l10391"></a><span class="lineno">10391</span>&#160;      <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Src2.<a class="code" href="classllvm_1_1SDValue.html#a75627d4da511ed986e105457709de4ae">isMachineOpcode</a>() &amp;&amp;</div><div class="line"><a name="l10392"></a><span class="lineno">10392</span>&#160;               Src2.<a class="code" href="classllvm_1_1SDValue.html#adef073885c881f48920ff6a8b4b36163">getMachineOpcode</a>() != AMDGPU::IMPLICIT_DEF)</div><div class="line"><a name="l10393"></a><span class="lineno">10393</span>&#160;        Src0 = Src2;</div><div class="line"><a name="l10394"></a><span class="lineno">10394</span>&#160;      <span class="keywordflow">else</span> {</div><div class="line"><a name="l10395"></a><span class="lineno">10395</span>&#160;        <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Src1.<a class="code" href="classllvm_1_1SDValue.html#adef073885c881f48920ff6a8b4b36163">getMachineOpcode</a>() == AMDGPU::IMPLICIT_DEF);</div><div class="line"><a name="l10396"></a><span class="lineno">10396</span>&#160;        Src0 = UndefReg;</div><div class="line"><a name="l10397"></a><span class="lineno">10397</span>&#160;        Src1 = UndefReg;</div><div class="line"><a name="l10398"></a><span class="lineno">10398</span>&#160;      }</div><div class="line"><a name="l10399"></a><span class="lineno">10399</span>&#160;    } <span class="keywordflow">else</span></div><div class="line"><a name="l10400"></a><span class="lineno">10400</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l10401"></a><span class="lineno">10401</span>&#160;</div><div class="line"><a name="l10402"></a><span class="lineno">10402</span>&#160;    <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;SDValue, 4&gt;</a> Ops = { Src0, Src1, Src2 };</div><div class="line"><a name="l10403"></a><span class="lineno">10403</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 3, N = Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a7f311fcc2415eee3cb3694013b985304">getNumOperands</a>(); <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)</div><div class="line"><a name="l10404"></a><span class="lineno">10404</span>&#160;      Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>));</div><div class="line"><a name="l10405"></a><span class="lineno">10405</span>&#160;</div><div class="line"><a name="l10406"></a><span class="lineno">10406</span>&#160;    Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(ImpDef.<a class="code" href="classllvm_1_1SDValue.html#a64932427432abeb61241e98bea167580">getValue</a>(1));</div><div class="line"><a name="l10407"></a><span class="lineno">10407</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a1c04c72abd24de2572a03ef686a36dd6">getMachineNode</a>(Opcode, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(Node), Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a8353d97eb11578ab1ecb797200ca85c7">getVTList</a>(), Ops);</div><div class="line"><a name="l10408"></a><span class="lineno">10408</span>&#160;  }</div><div class="line"><a name="l10409"></a><span class="lineno">10409</span>&#160;  <span class="keywordflow">case</span> AMDGPU::V_PERMLANE16_B32:</div><div class="line"><a name="l10410"></a><span class="lineno">10410</span>&#160;  <span class="keywordflow">case</span> AMDGPU::V_PERMLANEX16_B32: {</div><div class="line"><a name="l10411"></a><span class="lineno">10411</span>&#160;    <a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *FI = cast&lt;ConstantSDNode&gt;(Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0));</div><div class="line"><a name="l10412"></a><span class="lineno">10412</span>&#160;    <a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *BC = cast&lt;ConstantSDNode&gt;(Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(2));</div><div class="line"><a name="l10413"></a><span class="lineno">10413</span>&#160;    <span class="keywordflow">if</span> (!FI-&gt;<a class="code" href="classllvm_1_1ConstantSDNode.html#a5cb49674ec65724b4d9aecb48588a13a">getZExtValue</a>() &amp;&amp; !BC-&gt;getZExtValue())</div><div class="line"><a name="l10414"></a><span class="lineno">10414</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l10415"></a><span class="lineno">10415</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> VDstIn = Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(6);</div><div class="line"><a name="l10416"></a><span class="lineno">10416</span>&#160;    <span class="keywordflow">if</span> (VDstIn.<a class="code" href="classllvm_1_1SDValue.html#a75627d4da511ed986e105457709de4ae">isMachineOpcode</a>()</div><div class="line"><a name="l10417"></a><span class="lineno">10417</span>&#160;        &amp;&amp; VDstIn.<a class="code" href="classllvm_1_1SDValue.html#adef073885c881f48920ff6a8b4b36163">getMachineOpcode</a>() == AMDGPU::IMPLICIT_DEF)</div><div class="line"><a name="l10418"></a><span class="lineno">10418</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l10419"></a><span class="lineno">10419</span>&#160;    <a class="code" href="classllvm_1_1MachineSDNode.html">MachineSDNode</a> *ImpDef = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a1c04c72abd24de2572a03ef686a36dd6">getMachineNode</a>(TargetOpcode::IMPLICIT_DEF,</div><div class="line"><a name="l10420"></a><span class="lineno">10420</span>&#160;                                               <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(Node), <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l10421"></a><span class="lineno">10421</span>&#160;    <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;SDValue, 8&gt;</a> Ops = { <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(FI, 0), Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1),</div><div class="line"><a name="l10422"></a><span class="lineno">10422</span>&#160;                                    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(BC, 0), Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(3),</div><div class="line"><a name="l10423"></a><span class="lineno">10423</span>&#160;                                    Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(4), Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(5),</div><div class="line"><a name="l10424"></a><span class="lineno">10424</span>&#160;                                    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(ImpDef, 0), Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(7) };</div><div class="line"><a name="l10425"></a><span class="lineno">10425</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a1c04c72abd24de2572a03ef686a36dd6">getMachineNode</a>(Opcode, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(Node), Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a8353d97eb11578ab1ecb797200ca85c7">getVTList</a>(), Ops);</div><div class="line"><a name="l10426"></a><span class="lineno">10426</span>&#160;  }</div><div class="line"><a name="l10427"></a><span class="lineno">10427</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l10428"></a><span class="lineno">10428</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l10429"></a><span class="lineno">10429</span>&#160;  }</div><div class="line"><a name="l10430"></a><span class="lineno">10430</span>&#160;</div><div class="line"><a name="l10431"></a><span class="lineno">10431</span>&#160;  <span class="keywordflow">return</span> Node;</div><div class="line"><a name="l10432"></a><span class="lineno">10432</span>&#160;}</div><div class="line"><a name="l10433"></a><span class="lineno">10433</span>&#160;<span class="comment"></span></div><div class="line"><a name="l10434"></a><span class="lineno">10434</span>&#160;<span class="comment">/// Assign the register class depending on the number of</span></div><div class="line"><a name="l10435"></a><span class="lineno">10435</span>&#160;<span class="comment">/// bits set in the writemask</span></div><div class="line"><a name="l10436"></a><span class="lineno"><a class="line" href="classllvm_1_1SITargetLowering.html#a9fb0978a667242babb4778cdf091945c">10436</a></span>&#160;<span class="comment"></span><span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SITargetLowering.html#a9fb0978a667242babb4778cdf091945c">SITargetLowering::AdjustInstrPostInstrSelection</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l10437"></a><span class="lineno">10437</span>&#160;                                                     <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Node)<span class="keyword"> const </span>{</div><div class="line"><a name="l10438"></a><span class="lineno">10438</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a> = <a class="code" href="classllvm_1_1SITargetLowering.html#a24ad06f18143b455e48074549d2e7e3e">getSubtarget</a>()-&gt;<a class="code" href="classllvm_1_1GCNSubtarget.html#a4bbc0f0059b8fc54fdd919e558f0b911">getInstrInfo</a>();</div><div class="line"><a name="l10439"></a><span class="lineno">10439</span>&#160;</div><div class="line"><a name="l10440"></a><span class="lineno">10440</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l10441"></a><span class="lineno">10441</span>&#160;</div><div class="line"><a name="l10442"></a><span class="lineno">10442</span>&#160;  <span class="keywordflow">if</span> (TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a0aab14aaa9761a9af59b094090851ca3">isVOP3</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>())) {</div><div class="line"><a name="l10443"></a><span class="lineno">10443</span>&#160;    <span class="comment">// Make sure constant bus requirements are respected.</span></div><div class="line"><a name="l10444"></a><span class="lineno">10444</span>&#160;    TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a0673c8aeb9b580e1be469133adba37e5">legalizeOperandsVOP3</a>(MRI, MI);</div><div class="line"><a name="l10445"></a><span class="lineno">10445</span>&#160;</div><div class="line"><a name="l10446"></a><span class="lineno">10446</span>&#160;    <span class="comment">// Prefer VGPRs over AGPRs in mAI instructions where possible.</span></div><div class="line"><a name="l10447"></a><span class="lineno">10447</span>&#160;    <span class="comment">// This saves a chain-copy of registers and better ballance register</span></div><div class="line"><a name="l10448"></a><span class="lineno">10448</span>&#160;    <span class="comment">// use between vgpr and agpr as agpr tuples tend to be big.</span></div><div class="line"><a name="l10449"></a><span class="lineno">10449</span>&#160;    <span class="keywordflow">if</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperandInfo.html">MCOperandInfo</a> *OpInfo = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a60c8658c657286e8cd084bf2e9c48eda">getDesc</a>().<a class="code" href="classllvm_1_1MCInstrDesc.html#aa4766bd7c8b854a0c28d85283ab303ad">OpInfo</a>) {</div><div class="line"><a name="l10450"></a><span class="lineno">10450</span>&#160;      <span class="keywordtype">unsigned</span> Opc = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l10451"></a><span class="lineno">10451</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = Subtarget-&gt;<a class="code" href="classllvm_1_1GCNSubtarget.html#a95d2929d1a7c8c66554f0b44b153b573">getRegisterInfo</a>();</div><div class="line"><a name="l10452"></a><span class="lineno">10452</span>&#160;      <span class="keywordflow">for</span> (<span class="keyword">auto</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> : { <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opc, AMDGPU::OpName::src0),</div><div class="line"><a name="l10453"></a><span class="lineno">10453</span>&#160;                      <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opc, AMDGPU::OpName::src1) }) {</div><div class="line"><a name="l10454"></a><span class="lineno">10454</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> == -1)</div><div class="line"><a name="l10455"></a><span class="lineno">10455</span>&#160;          <span class="keywordflow">break</span>;</div><div class="line"><a name="l10456"></a><span class="lineno">10456</span>&#160;        <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Op = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div><div class="line"><a name="l10457"></a><span class="lineno">10457</span>&#160;        <span class="keywordflow">if</span> ((OpInfo[<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>].RegClass != llvm::AMDGPU::AV_64RegClassID &amp;&amp;</div><div class="line"><a name="l10458"></a><span class="lineno">10458</span>&#160;             OpInfo[<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>].RegClass != llvm::AMDGPU::AV_32RegClassID) ||</div><div class="line"><a name="l10459"></a><span class="lineno">10459</span>&#160;            !<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(Op.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()) ||</div><div class="line"><a name="l10460"></a><span class="lineno">10460</span>&#160;            !TRI-&gt;<a class="code" href="classllvm_1_1SIRegisterInfo.html#abdf5d3d4d9caed5da3da6f958b942443">isAGPR</a>(MRI, Op.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()))</div><div class="line"><a name="l10461"></a><span class="lineno">10461</span>&#160;          <span class="keywordflow">continue</span>;</div><div class="line"><a name="l10462"></a><span class="lineno">10462</span>&#160;        <span class="keyword">auto</span> *Src = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a83b7b1113f9f59efaa7ef036dd4cfc1b">getUniqueVRegDef</a>(Op.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l10463"></a><span class="lineno">10463</span>&#160;        <span class="keywordflow">if</span> (!Src || !Src-&gt;isCopy() ||</div><div class="line"><a name="l10464"></a><span class="lineno">10464</span>&#160;            !TRI-&gt;<a class="code" href="classllvm_1_1SIRegisterInfo.html#a62991cd0cb66809b09debf981f99892f">isSGPRReg</a>(MRI, Src-&gt;getOperand(1).getReg()))</div><div class="line"><a name="l10465"></a><span class="lineno">10465</span>&#160;          <span class="keywordflow">continue</span>;</div><div class="line"><a name="l10466"></a><span class="lineno">10466</span>&#160;        <span class="keyword">auto</span> *RC = TRI-&gt;<a class="code" href="classllvm_1_1SIRegisterInfo.html#a24ef14454eac4654a32170729e897ff0">getRegClassForReg</a>(MRI, Op.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l10467"></a><span class="lineno">10467</span>&#160;        <span class="keyword">auto</span> *NewRC = TRI-&gt;<a class="code" href="classllvm_1_1SIRegisterInfo.html#a2fcc4d3294381da29adb855c5f56c0d5">getEquivalentVGPRClass</a>(RC);</div><div class="line"><a name="l10468"></a><span class="lineno">10468</span>&#160;        <span class="comment">// All uses of agpr64 and agpr32 can also accept vgpr except for</span></div><div class="line"><a name="l10469"></a><span class="lineno">10469</span>&#160;        <span class="comment">// v_accvgpr_read, but we do not produce agpr reads during selection,</span></div><div class="line"><a name="l10470"></a><span class="lineno">10470</span>&#160;        <span class="comment">// so no use checks are needed.</span></div><div class="line"><a name="l10471"></a><span class="lineno">10471</span>&#160;        MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#abc2f27ea446a79159a27f3fb39840847">setRegClass</a>(Op.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), NewRC);</div><div class="line"><a name="l10472"></a><span class="lineno">10472</span>&#160;      }</div><div class="line"><a name="l10473"></a><span class="lineno">10473</span>&#160;    }</div><div class="line"><a name="l10474"></a><span class="lineno">10474</span>&#160;</div><div class="line"><a name="l10475"></a><span class="lineno">10475</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l10476"></a><span class="lineno">10476</span>&#160;  }</div><div class="line"><a name="l10477"></a><span class="lineno">10477</span>&#160;</div><div class="line"><a name="l10478"></a><span class="lineno">10478</span>&#160;  <span class="comment">// Replace unused atomics with the no return version.</span></div><div class="line"><a name="l10479"></a><span class="lineno">10479</span>&#160;  <span class="keywordtype">int</span> NoRetAtomicOp = <a class="code" href="namespacellvm_1_1AMDGPU.html#a5965cc6ae8985160e076a4391a4e1181">AMDGPU::getAtomicNoRetOp</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>());</div><div class="line"><a name="l10480"></a><span class="lineno">10480</span>&#160;  <span class="keywordflow">if</span> (NoRetAtomicOp != -1) {</div><div class="line"><a name="l10481"></a><span class="lineno">10481</span>&#160;    <span class="keywordflow">if</span> (!Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#ab6ea142f5ae930a660fbb4105ef42a98">hasAnyUseOfValue</a>(0)) {</div><div class="line"><a name="l10482"></a><span class="lineno">10482</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(TII-&gt;get(NoRetAtomicOp));</div><div class="line"><a name="l10483"></a><span class="lineno">10483</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#a58fb7c99a3300f341e23893f999d35f3">RemoveOperand</a>(0);</div><div class="line"><a name="l10484"></a><span class="lineno">10484</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l10485"></a><span class="lineno">10485</span>&#160;    }</div><div class="line"><a name="l10486"></a><span class="lineno">10486</span>&#160;</div><div class="line"><a name="l10487"></a><span class="lineno">10487</span>&#160;    <span class="comment">// For mubuf_atomic_cmpswap, we need to have tablegen use an extract_subreg</span></div><div class="line"><a name="l10488"></a><span class="lineno">10488</span>&#160;    <span class="comment">// instruction, because the return type of these instructions is a vec2 of</span></div><div class="line"><a name="l10489"></a><span class="lineno">10489</span>&#160;    <span class="comment">// the memory type, so it can be tied to the input operand.</span></div><div class="line"><a name="l10490"></a><span class="lineno">10490</span>&#160;    <span class="comment">// This means these instructions always have a use, so we need to add a</span></div><div class="line"><a name="l10491"></a><span class="lineno">10491</span>&#160;    <span class="comment">// special case to check if the atomic has only one extract_subreg use,</span></div><div class="line"><a name="l10492"></a><span class="lineno">10492</span>&#160;    <span class="comment">// which itself has no uses.</span></div><div class="line"><a name="l10493"></a><span class="lineno">10493</span>&#160;    <span class="keywordflow">if</span> ((Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#ad82ad170343d0b4fe88a5551ec43659d">hasNUsesOfValue</a>(1, 0) &amp;&amp;</div><div class="line"><a name="l10494"></a><span class="lineno">10494</span>&#160;         Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a9450817c42562fe06198b67be72a24ac">use_begin</a>()-&gt;<a class="code" href="classllvm_1_1SDNode.html#a1223d6e9a7dfb6e51299b894beccc679">isMachineOpcode</a>() &amp;&amp;</div><div class="line"><a name="l10495"></a><span class="lineno">10495</span>&#160;         Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a9450817c42562fe06198b67be72a24ac">use_begin</a>()-&gt;<a class="code" href="classllvm_1_1SDNode.html#a7f96a3399d86d6f136aaa121de4217a3">getMachineOpcode</a>() == AMDGPU::EXTRACT_SUBREG &amp;&amp;</div><div class="line"><a name="l10496"></a><span class="lineno">10496</span>&#160;         !Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a9450817c42562fe06198b67be72a24ac">use_begin</a>()-&gt;<a class="code" href="classllvm_1_1SDNode.html#ab6ea142f5ae930a660fbb4105ef42a98">hasAnyUseOfValue</a>(0))) {</div><div class="line"><a name="l10497"></a><span class="lineno">10497</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5aceb138f68fe183995736614928e3394a">Def</a> = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l10498"></a><span class="lineno">10498</span>&#160;</div><div class="line"><a name="l10499"></a><span class="lineno">10499</span>&#160;      <span class="comment">// Change this into a noret atomic.</span></div><div class="line"><a name="l10500"></a><span class="lineno">10500</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(TII-&gt;get(NoRetAtomicOp));</div><div class="line"><a name="l10501"></a><span class="lineno">10501</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#a58fb7c99a3300f341e23893f999d35f3">RemoveOperand</a>(0);</div><div class="line"><a name="l10502"></a><span class="lineno">10502</span>&#160;</div><div class="line"><a name="l10503"></a><span class="lineno">10503</span>&#160;      <span class="comment">// If we only remove the def operand from the atomic instruction, the</span></div><div class="line"><a name="l10504"></a><span class="lineno">10504</span>&#160;      <span class="comment">// extract_subreg will be left with a use of a vreg without a def.</span></div><div class="line"><a name="l10505"></a><span class="lineno">10505</span>&#160;      <span class="comment">// So we need to insert an implicit_def to avoid machine verifier</span></div><div class="line"><a name="l10506"></a><span class="lineno">10506</span>&#160;      <span class="comment">// errors.</span></div><div class="line"><a name="l10507"></a><span class="lineno">10507</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>(), <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(),</div><div class="line"><a name="l10508"></a><span class="lineno">10508</span>&#160;              TII-&gt;get(AMDGPU::IMPLICIT_DEF), <a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5aceb138f68fe183995736614928e3394a">Def</a>);</div><div class="line"><a name="l10509"></a><span class="lineno">10509</span>&#160;    }</div><div class="line"><a name="l10510"></a><span class="lineno">10510</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l10511"></a><span class="lineno">10511</span>&#160;  }</div><div class="line"><a name="l10512"></a><span class="lineno">10512</span>&#160;}</div><div class="line"><a name="l10513"></a><span class="lineno">10513</span>&#160;</div><div class="line"><a name="l10514"></a><span class="lineno"><a class="line" href="SIISelLowering_8cpp.html#ae2a2dbb112f025e0c7f43009561d3d86">10514</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="SIISelLowering_8cpp.html#ae2a2dbb112f025e0c7f43009561d3d86">buildSMovImm32</a>(<a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL,</div><div class="line"><a name="l10515"></a><span class="lineno">10515</span>&#160;                              uint64_t Val) {</div><div class="line"><a name="l10516"></a><span class="lineno">10516</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> K = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(Val, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l10517"></a><span class="lineno">10517</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a1c04c72abd24de2572a03ef686a36dd6">getMachineNode</a>(AMDGPU::S_MOV_B32, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, K), 0);</div><div class="line"><a name="l10518"></a><span class="lineno">10518</span>&#160;}</div><div class="line"><a name="l10519"></a><span class="lineno">10519</span>&#160;</div><div class="line"><a name="l10520"></a><span class="lineno"><a class="line" href="classllvm_1_1SITargetLowering.html#a085fd28c023f589357d388359f526de7">10520</a></span>&#160;<a class="code" href="classllvm_1_1MachineSDNode.html">MachineSDNode</a> *<a class="code" href="classllvm_1_1SITargetLowering.html#a085fd28c023f589357d388359f526de7">SITargetLowering::wrapAddr64Rsrc</a>(<a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div><div class="line"><a name="l10521"></a><span class="lineno">10521</span>&#160;                                                <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL,</div><div class="line"><a name="l10522"></a><span class="lineno">10522</span>&#160;                                                <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ptr)<span class="keyword"> const </span>{</div><div class="line"><a name="l10523"></a><span class="lineno">10523</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a> = <a class="code" href="classllvm_1_1SITargetLowering.html#a24ad06f18143b455e48074549d2e7e3e">getSubtarget</a>()-&gt;<a class="code" href="classllvm_1_1GCNSubtarget.html#a4bbc0f0059b8fc54fdd919e558f0b911">getInstrInfo</a>();</div><div class="line"><a name="l10524"></a><span class="lineno">10524</span>&#160;</div><div class="line"><a name="l10525"></a><span class="lineno">10525</span>&#160;  <span class="comment">// Build the half of the subregister with the constants before building the</span></div><div class="line"><a name="l10526"></a><span class="lineno">10526</span>&#160;  <span class="comment">// full 128-bit register. If we are building multiple resource descriptors,</span></div><div class="line"><a name="l10527"></a><span class="lineno">10527</span>&#160;  <span class="comment">// this will allow CSEing of the 2-component register.</span></div><div class="line"><a name="l10528"></a><span class="lineno">10528</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops0[] = {</div><div class="line"><a name="l10529"></a><span class="lineno">10529</span>&#160;    DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(AMDGPU::SGPR_64RegClassID, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>),</div><div class="line"><a name="l10530"></a><span class="lineno">10530</span>&#160;    <a class="code" href="SIISelLowering_8cpp.html#ae2a2dbb112f025e0c7f43009561d3d86">buildSMovImm32</a>(DAG, DL, 0),</div><div class="line"><a name="l10531"></a><span class="lineno">10531</span>&#160;    DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(AMDGPU::sub0, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>),</div><div class="line"><a name="l10532"></a><span class="lineno">10532</span>&#160;    <a class="code" href="SIISelLowering_8cpp.html#ae2a2dbb112f025e0c7f43009561d3d86">buildSMovImm32</a>(DAG, DL, TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a10a8333f33c54fcb73d4f41ee264ce8e">getDefaultRsrcDataFormat</a>() &gt;&gt; 32),</div><div class="line"><a name="l10533"></a><span class="lineno">10533</span>&#160;    DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(AMDGPU::sub1, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>)</div><div class="line"><a name="l10534"></a><span class="lineno">10534</span>&#160;  };</div><div class="line"><a name="l10535"></a><span class="lineno">10535</span>&#160;</div><div class="line"><a name="l10536"></a><span class="lineno">10536</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SubRegHi = <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a1c04c72abd24de2572a03ef686a36dd6">getMachineNode</a>(AMDGPU::REG_SEQUENCE, DL,</div><div class="line"><a name="l10537"></a><span class="lineno">10537</span>&#160;                                                <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a5782b71c5eafe937e8d31d7b62497d99">MVT::v2i32</a>, Ops0), 0);</div><div class="line"><a name="l10538"></a><span class="lineno">10538</span>&#160;</div><div class="line"><a name="l10539"></a><span class="lineno">10539</span>&#160;  <span class="comment">// Combine the constants and the pointer.</span></div><div class="line"><a name="l10540"></a><span class="lineno">10540</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops1[] = {</div><div class="line"><a name="l10541"></a><span class="lineno">10541</span>&#160;    DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(AMDGPU::SGPR_128RegClassID, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>),</div><div class="line"><a name="l10542"></a><span class="lineno">10542</span>&#160;    Ptr,</div><div class="line"><a name="l10543"></a><span class="lineno">10543</span>&#160;    DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(AMDGPU::sub0_sub1, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>),</div><div class="line"><a name="l10544"></a><span class="lineno">10544</span>&#160;    SubRegHi,</div><div class="line"><a name="l10545"></a><span class="lineno">10545</span>&#160;    DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(AMDGPU::sub2_sub3, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>)</div><div class="line"><a name="l10546"></a><span class="lineno">10546</span>&#160;  };</div><div class="line"><a name="l10547"></a><span class="lineno">10547</span>&#160;</div><div class="line"><a name="l10548"></a><span class="lineno">10548</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a1c04c72abd24de2572a03ef686a36dd6">getMachineNode</a>(AMDGPU::REG_SEQUENCE, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a4b321667ee9d821362ffabd3c24d17b1">MVT::v4i32</a>, Ops1);</div><div class="line"><a name="l10549"></a><span class="lineno">10549</span>&#160;}</div><div class="line"><a name="l10550"></a><span class="lineno">10550</span>&#160;<span class="comment"></span></div><div class="line"><a name="l10551"></a><span class="lineno">10551</span>&#160;<span class="comment">/// Return a resource descriptor with the &#39;Add TID&#39; bit enabled</span></div><div class="line"><a name="l10552"></a><span class="lineno">10552</span>&#160;<span class="comment">///        The TID (Thread ID) is multiplied by the stride value (bits [61:48]</span></div><div class="line"><a name="l10553"></a><span class="lineno">10553</span>&#160;<span class="comment">///        of the resource descriptor) to create an offset, which is added to</span></div><div class="line"><a name="l10554"></a><span class="lineno">10554</span>&#160;<span class="comment">///        the resource pointer.</span></div><div class="line"><a name="l10555"></a><span class="lineno"><a class="line" href="classllvm_1_1SITargetLowering.html#aa8e96ae270760edd815a40b2125fe6e8">10555</a></span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1MachineSDNode.html">MachineSDNode</a> *<a class="code" href="classllvm_1_1SITargetLowering.html#aa8e96ae270760edd815a40b2125fe6e8">SITargetLowering::buildRSRC</a>(<a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL,</div><div class="line"><a name="l10556"></a><span class="lineno">10556</span>&#160;                                           <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ptr, <a class="code" href="classuint32__t.html">uint32_t</a> RsrcDword1,</div><div class="line"><a name="l10557"></a><span class="lineno">10557</span>&#160;                                           uint64_t RsrcDword2And3)<span class="keyword"> const </span>{</div><div class="line"><a name="l10558"></a><span class="lineno">10558</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> PtrLo = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a9bc12259f8156d068dfb2e91f04f6a06">getTargetExtractSubreg</a>(AMDGPU::sub0, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, Ptr);</div><div class="line"><a name="l10559"></a><span class="lineno">10559</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> PtrHi = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a9bc12259f8156d068dfb2e91f04f6a06">getTargetExtractSubreg</a>(AMDGPU::sub1, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, Ptr);</div><div class="line"><a name="l10560"></a><span class="lineno">10560</span>&#160;  <span class="keywordflow">if</span> (RsrcDword1) {</div><div class="line"><a name="l10561"></a><span class="lineno">10561</span>&#160;    PtrHi = <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a1c04c72abd24de2572a03ef686a36dd6">getMachineNode</a>(AMDGPU::S_OR_B32, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, PtrHi,</div><div class="line"><a name="l10562"></a><span class="lineno">10562</span>&#160;                                     DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(RsrcDword1, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>)),</div><div class="line"><a name="l10563"></a><span class="lineno">10563</span>&#160;                    0);</div><div class="line"><a name="l10564"></a><span class="lineno">10564</span>&#160;  }</div><div class="line"><a name="l10565"></a><span class="lineno">10565</span>&#160;</div><div class="line"><a name="l10566"></a><span class="lineno">10566</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> DataLo = <a class="code" href="SIISelLowering_8cpp.html#ae2a2dbb112f025e0c7f43009561d3d86">buildSMovImm32</a>(DAG, DL,</div><div class="line"><a name="l10567"></a><span class="lineno">10567</span>&#160;                                  RsrcDword2And3 &amp; UINT64_C(0xFFFFFFFF));</div><div class="line"><a name="l10568"></a><span class="lineno">10568</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> DataHi = <a class="code" href="SIISelLowering_8cpp.html#ae2a2dbb112f025e0c7f43009561d3d86">buildSMovImm32</a>(DAG, DL, RsrcDword2And3 &gt;&gt; 32);</div><div class="line"><a name="l10569"></a><span class="lineno">10569</span>&#160;</div><div class="line"><a name="l10570"></a><span class="lineno">10570</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = {</div><div class="line"><a name="l10571"></a><span class="lineno">10571</span>&#160;    DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(AMDGPU::SGPR_128RegClassID, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>),</div><div class="line"><a name="l10572"></a><span class="lineno">10572</span>&#160;    PtrLo,</div><div class="line"><a name="l10573"></a><span class="lineno">10573</span>&#160;    DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(AMDGPU::sub0, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>),</div><div class="line"><a name="l10574"></a><span class="lineno">10574</span>&#160;    PtrHi,</div><div class="line"><a name="l10575"></a><span class="lineno">10575</span>&#160;    DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(AMDGPU::sub1, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>),</div><div class="line"><a name="l10576"></a><span class="lineno">10576</span>&#160;    DataLo,</div><div class="line"><a name="l10577"></a><span class="lineno">10577</span>&#160;    DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(AMDGPU::sub2, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>),</div><div class="line"><a name="l10578"></a><span class="lineno">10578</span>&#160;    DataHi,</div><div class="line"><a name="l10579"></a><span class="lineno">10579</span>&#160;    DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(AMDGPU::sub3, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>)</div><div class="line"><a name="l10580"></a><span class="lineno">10580</span>&#160;  };</div><div class="line"><a name="l10581"></a><span class="lineno">10581</span>&#160;</div><div class="line"><a name="l10582"></a><span class="lineno">10582</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a1c04c72abd24de2572a03ef686a36dd6">getMachineNode</a>(AMDGPU::REG_SEQUENCE, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a4b321667ee9d821362ffabd3c24d17b1">MVT::v4i32</a>, Ops);</div><div class="line"><a name="l10583"></a><span class="lineno">10583</span>&#160;}</div><div class="line"><a name="l10584"></a><span class="lineno">10584</span>&#160;</div><div class="line"><a name="l10585"></a><span class="lineno">10585</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l10586"></a><span class="lineno">10586</span>&#160;<span class="comment">//                         SI Inline Assembly Support</span></div><div class="line"><a name="l10587"></a><span class="lineno">10587</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l10588"></a><span class="lineno">10588</span>&#160;</div><div class="line"><a name="l10589"></a><span class="lineno">10589</span>&#160;std::pair&lt;unsigned, const TargetRegisterClass *&gt;</div><div class="line"><a name="l10590"></a><span class="lineno"><a class="line" href="classllvm_1_1SITargetLowering.html#a5f39e10469c6e4a18135aed5e76cddf5">10590</a></span>&#160;<a class="code" href="classllvm_1_1SITargetLowering.html#a5f39e10469c6e4a18135aed5e76cddf5">SITargetLowering::getRegForInlineAsmConstraint</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div><div class="line"><a name="l10591"></a><span class="lineno">10591</span>&#160;                                               <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> Constraint,</div><div class="line"><a name="l10592"></a><span class="lineno">10592</span>&#160;                                               <a class="code" href="classllvm_1_1MVT.html">MVT</a> VT)<span class="keyword"> const </span>{</div><div class="line"><a name="l10593"></a><span class="lineno">10593</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l10594"></a><span class="lineno">10594</span>&#160;  <span class="keywordflow">if</span> (Constraint.<a class="code" href="classllvm_1_1StringRef.html#ad3ec22d51ff579206e10783e872a0327">size</a>() == 1) {</div><div class="line"><a name="l10595"></a><span class="lineno">10595</span>&#160;    <span class="keywordflow">switch</span> (Constraint[0]) {</div><div class="line"><a name="l10596"></a><span class="lineno">10596</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l10597"></a><span class="lineno">10597</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetLowering.html#aa6212c76af6dce96dfd1b788278f7239">TargetLowering::getRegForInlineAsmConstraint</a>(TRI, Constraint, VT);</div><div class="line"><a name="l10598"></a><span class="lineno">10598</span>&#160;    <span class="keywordflow">case</span> <span class="charliteral">&#39;s&#39;</span>:</div><div class="line"><a name="l10599"></a><span class="lineno">10599</span>&#160;    <span class="keywordflow">case</span> <span class="charliteral">&#39;r&#39;</span>:</div><div class="line"><a name="l10600"></a><span class="lineno">10600</span>&#160;      <span class="keywordflow">switch</span> (VT.<a class="code" href="classllvm_1_1MVT.html#a7be7c6dd92efc0d6f866d4a3b433eed0">getSizeInBits</a>()) {</div><div class="line"><a name="l10601"></a><span class="lineno">10601</span>&#160;      <span class="keywordflow">default</span>:</div><div class="line"><a name="l10602"></a><span class="lineno">10602</span>&#160;        <span class="keywordflow">return</span> std::make_pair(0U, <span class="keyword">nullptr</span>);</div><div class="line"><a name="l10603"></a><span class="lineno">10603</span>&#160;      <span class="keywordflow">case</span> 32:</div><div class="line"><a name="l10604"></a><span class="lineno">10604</span>&#160;      <span class="keywordflow">case</span> 16:</div><div class="line"><a name="l10605"></a><span class="lineno">10605</span>&#160;        RC = &amp;AMDGPU::SReg_32RegClass;</div><div class="line"><a name="l10606"></a><span class="lineno">10606</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l10607"></a><span class="lineno">10607</span>&#160;      <span class="keywordflow">case</span> 64:</div><div class="line"><a name="l10608"></a><span class="lineno">10608</span>&#160;        RC = &amp;AMDGPU::SGPR_64RegClass;</div><div class="line"><a name="l10609"></a><span class="lineno">10609</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l10610"></a><span class="lineno">10610</span>&#160;      <span class="keywordflow">case</span> 96:</div><div class="line"><a name="l10611"></a><span class="lineno">10611</span>&#160;        RC = &amp;AMDGPU::SReg_96RegClass;</div><div class="line"><a name="l10612"></a><span class="lineno">10612</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l10613"></a><span class="lineno">10613</span>&#160;      <span class="keywordflow">case</span> 128:</div><div class="line"><a name="l10614"></a><span class="lineno">10614</span>&#160;        RC = &amp;AMDGPU::SGPR_128RegClass;</div><div class="line"><a name="l10615"></a><span class="lineno">10615</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l10616"></a><span class="lineno">10616</span>&#160;      <span class="keywordflow">case</span> 160:</div><div class="line"><a name="l10617"></a><span class="lineno">10617</span>&#160;        RC = &amp;AMDGPU::SReg_160RegClass;</div><div class="line"><a name="l10618"></a><span class="lineno">10618</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l10619"></a><span class="lineno">10619</span>&#160;      <span class="keywordflow">case</span> 256:</div><div class="line"><a name="l10620"></a><span class="lineno">10620</span>&#160;        RC = &amp;AMDGPU::SReg_256RegClass;</div><div class="line"><a name="l10621"></a><span class="lineno">10621</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l10622"></a><span class="lineno">10622</span>&#160;      <span class="keywordflow">case</span> 512:</div><div class="line"><a name="l10623"></a><span class="lineno">10623</span>&#160;        RC = &amp;AMDGPU::SReg_512RegClass;</div><div class="line"><a name="l10624"></a><span class="lineno">10624</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l10625"></a><span class="lineno">10625</span>&#160;      }</div><div class="line"><a name="l10626"></a><span class="lineno">10626</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l10627"></a><span class="lineno">10627</span>&#160;    <span class="keywordflow">case</span> <span class="charliteral">&#39;v&#39;</span>:</div><div class="line"><a name="l10628"></a><span class="lineno">10628</span>&#160;      <span class="keywordflow">switch</span> (VT.<a class="code" href="classllvm_1_1MVT.html#a7be7c6dd92efc0d6f866d4a3b433eed0">getSizeInBits</a>()) {</div><div class="line"><a name="l10629"></a><span class="lineno">10629</span>&#160;      <span class="keywordflow">default</span>:</div><div class="line"><a name="l10630"></a><span class="lineno">10630</span>&#160;        <span class="keywordflow">return</span> std::make_pair(0U, <span class="keyword">nullptr</span>);</div><div class="line"><a name="l10631"></a><span class="lineno">10631</span>&#160;      <span class="keywordflow">case</span> 32:</div><div class="line"><a name="l10632"></a><span class="lineno">10632</span>&#160;      <span class="keywordflow">case</span> 16:</div><div class="line"><a name="l10633"></a><span class="lineno">10633</span>&#160;        RC = &amp;AMDGPU::VGPR_32RegClass;</div><div class="line"><a name="l10634"></a><span class="lineno">10634</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l10635"></a><span class="lineno">10635</span>&#160;      <span class="keywordflow">case</span> 64:</div><div class="line"><a name="l10636"></a><span class="lineno">10636</span>&#160;        RC = &amp;AMDGPU::VReg_64RegClass;</div><div class="line"><a name="l10637"></a><span class="lineno">10637</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l10638"></a><span class="lineno">10638</span>&#160;      <span class="keywordflow">case</span> 96:</div><div class="line"><a name="l10639"></a><span class="lineno">10639</span>&#160;        RC = &amp;AMDGPU::VReg_96RegClass;</div><div class="line"><a name="l10640"></a><span class="lineno">10640</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l10641"></a><span class="lineno">10641</span>&#160;      <span class="keywordflow">case</span> 128:</div><div class="line"><a name="l10642"></a><span class="lineno">10642</span>&#160;        RC = &amp;AMDGPU::VReg_128RegClass;</div><div class="line"><a name="l10643"></a><span class="lineno">10643</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l10644"></a><span class="lineno">10644</span>&#160;      <span class="keywordflow">case</span> 160:</div><div class="line"><a name="l10645"></a><span class="lineno">10645</span>&#160;        RC = &amp;AMDGPU::VReg_160RegClass;</div><div class="line"><a name="l10646"></a><span class="lineno">10646</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l10647"></a><span class="lineno">10647</span>&#160;      <span class="keywordflow">case</span> 256:</div><div class="line"><a name="l10648"></a><span class="lineno">10648</span>&#160;        RC = &amp;AMDGPU::VReg_256RegClass;</div><div class="line"><a name="l10649"></a><span class="lineno">10649</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l10650"></a><span class="lineno">10650</span>&#160;      <span class="keywordflow">case</span> 512:</div><div class="line"><a name="l10651"></a><span class="lineno">10651</span>&#160;        RC = &amp;AMDGPU::VReg_512RegClass;</div><div class="line"><a name="l10652"></a><span class="lineno">10652</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l10653"></a><span class="lineno">10653</span>&#160;      }</div><div class="line"><a name="l10654"></a><span class="lineno">10654</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l10655"></a><span class="lineno">10655</span>&#160;    <span class="keywordflow">case</span> <span class="charliteral">&#39;a&#39;</span>:</div><div class="line"><a name="l10656"></a><span class="lineno">10656</span>&#160;      <span class="keywordflow">if</span> (!Subtarget-&gt;<a class="code" href="classllvm_1_1GCNSubtarget.html#a278004c824cd46c7504e68ec7c5f2d57">hasMAIInsts</a>())</div><div class="line"><a name="l10657"></a><span class="lineno">10657</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l10658"></a><span class="lineno">10658</span>&#160;      <span class="keywordflow">switch</span> (VT.<a class="code" href="classllvm_1_1MVT.html#a7be7c6dd92efc0d6f866d4a3b433eed0">getSizeInBits</a>()) {</div><div class="line"><a name="l10659"></a><span class="lineno">10659</span>&#160;      <span class="keywordflow">default</span>:</div><div class="line"><a name="l10660"></a><span class="lineno">10660</span>&#160;        <span class="keywordflow">return</span> std::make_pair(0U, <span class="keyword">nullptr</span>);</div><div class="line"><a name="l10661"></a><span class="lineno">10661</span>&#160;      <span class="keywordflow">case</span> 32:</div><div class="line"><a name="l10662"></a><span class="lineno">10662</span>&#160;      <span class="keywordflow">case</span> 16:</div><div class="line"><a name="l10663"></a><span class="lineno">10663</span>&#160;        RC = &amp;AMDGPU::AGPR_32RegClass;</div><div class="line"><a name="l10664"></a><span class="lineno">10664</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l10665"></a><span class="lineno">10665</span>&#160;      <span class="keywordflow">case</span> 64:</div><div class="line"><a name="l10666"></a><span class="lineno">10666</span>&#160;        RC = &amp;AMDGPU::AReg_64RegClass;</div><div class="line"><a name="l10667"></a><span class="lineno">10667</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l10668"></a><span class="lineno">10668</span>&#160;      <span class="keywordflow">case</span> 128:</div><div class="line"><a name="l10669"></a><span class="lineno">10669</span>&#160;        RC = &amp;AMDGPU::AReg_128RegClass;</div><div class="line"><a name="l10670"></a><span class="lineno">10670</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l10671"></a><span class="lineno">10671</span>&#160;      <span class="keywordflow">case</span> 512:</div><div class="line"><a name="l10672"></a><span class="lineno">10672</span>&#160;        RC = &amp;AMDGPU::AReg_512RegClass;</div><div class="line"><a name="l10673"></a><span class="lineno">10673</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l10674"></a><span class="lineno">10674</span>&#160;      <span class="keywordflow">case</span> 1024:</div><div class="line"><a name="l10675"></a><span class="lineno">10675</span>&#160;        RC = &amp;AMDGPU::AReg_1024RegClass;</div><div class="line"><a name="l10676"></a><span class="lineno">10676</span>&#160;        <span class="comment">// v32 types are not legal but we support them here.</span></div><div class="line"><a name="l10677"></a><span class="lineno">10677</span>&#160;        <span class="keywordflow">return</span> std::make_pair(0U, RC);</div><div class="line"><a name="l10678"></a><span class="lineno">10678</span>&#160;      }</div><div class="line"><a name="l10679"></a><span class="lineno">10679</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l10680"></a><span class="lineno">10680</span>&#160;    }</div><div class="line"><a name="l10681"></a><span class="lineno">10681</span>&#160;    <span class="comment">// We actually support i128, i16 and f16 as inline parameters</span></div><div class="line"><a name="l10682"></a><span class="lineno">10682</span>&#160;    <span class="comment">// even if they are not reported as legal</span></div><div class="line"><a name="l10683"></a><span class="lineno">10683</span>&#160;    <span class="keywordflow">if</span> (RC &amp;&amp; (<a class="code" href="classllvm_1_1TargetLoweringBase.html#a80b305b278aa0e04f80312e15b2b6d54">isTypeLegal</a>(VT) || VT.<a class="code" href="classllvm_1_1MVT.html#a27bda7d8e8e4f0337650a892f3c9b46a">SimpleTy</a> == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586cbcab7599db1f50f3b6759115179b">MVT::i128</a> ||</div><div class="line"><a name="l10684"></a><span class="lineno">10684</span>&#160;               VT.<a class="code" href="classllvm_1_1MVT.html#a27bda7d8e8e4f0337650a892f3c9b46a">SimpleTy</a> == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">MVT::i16</a> || VT.<a class="code" href="classllvm_1_1MVT.html#a27bda7d8e8e4f0337650a892f3c9b46a">SimpleTy</a> == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>))</div><div class="line"><a name="l10685"></a><span class="lineno">10685</span>&#160;      <span class="keywordflow">return</span> std::make_pair(0U, RC);</div><div class="line"><a name="l10686"></a><span class="lineno">10686</span>&#160;  }</div><div class="line"><a name="l10687"></a><span class="lineno">10687</span>&#160;</div><div class="line"><a name="l10688"></a><span class="lineno">10688</span>&#160;  <span class="keywordflow">if</span> (Constraint.<a class="code" href="classllvm_1_1StringRef.html#ad3ec22d51ff579206e10783e872a0327">size</a>() &gt; 1) {</div><div class="line"><a name="l10689"></a><span class="lineno">10689</span>&#160;    <span class="keywordflow">if</span> (Constraint[1] == <span class="charliteral">&#39;v&#39;</span>) {</div><div class="line"><a name="l10690"></a><span class="lineno">10690</span>&#160;      RC = &amp;AMDGPU::VGPR_32RegClass;</div><div class="line"><a name="l10691"></a><span class="lineno">10691</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Constraint[1] == <span class="charliteral">&#39;s&#39;</span>) {</div><div class="line"><a name="l10692"></a><span class="lineno">10692</span>&#160;      RC = &amp;AMDGPU::SGPR_32RegClass;</div><div class="line"><a name="l10693"></a><span class="lineno">10693</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Constraint[1] == <span class="charliteral">&#39;a&#39;</span>) {</div><div class="line"><a name="l10694"></a><span class="lineno">10694</span>&#160;      RC = &amp;AMDGPU::AGPR_32RegClass;</div><div class="line"><a name="l10695"></a><span class="lineno">10695</span>&#160;    }</div><div class="line"><a name="l10696"></a><span class="lineno">10696</span>&#160;</div><div class="line"><a name="l10697"></a><span class="lineno">10697</span>&#160;    <span class="keywordflow">if</span> (RC) {</div><div class="line"><a name="l10698"></a><span class="lineno">10698</span>&#160;      <a class="code" href="classuint32__t.html">uint32_t</a> Idx;</div><div class="line"><a name="l10699"></a><span class="lineno">10699</span>&#160;      <span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#aeed8ef055d0b853fb0b4c07bf7c96206">Failed</a> = Constraint.<a class="code" href="classllvm_1_1StringRef.html#a9a453439ca990fd1ae7ab9ed728d23f8">substr</a>(2).<a class="code" href="classllvm_1_1StringRef.html#a9e373829f3f1775d30eae9053067f8c3">getAsInteger</a>(10, Idx);</div><div class="line"><a name="l10700"></a><span class="lineno">10700</span>&#160;      <span class="keywordflow">if</span> (!Failed &amp;&amp; Idx &lt; RC-&gt;getNumRegs())</div><div class="line"><a name="l10701"></a><span class="lineno">10701</span>&#160;        <span class="keywordflow">return</span> std::make_pair(RC-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#a7496e24185d49898e0e1e789357eb22b">getRegister</a>(Idx), RC);</div><div class="line"><a name="l10702"></a><span class="lineno">10702</span>&#160;    }</div><div class="line"><a name="l10703"></a><span class="lineno">10703</span>&#160;  }</div><div class="line"><a name="l10704"></a><span class="lineno">10704</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetLowering.html#aa6212c76af6dce96dfd1b788278f7239">TargetLowering::getRegForInlineAsmConstraint</a>(TRI, Constraint, VT);</div><div class="line"><a name="l10705"></a><span class="lineno">10705</span>&#160;}</div><div class="line"><a name="l10706"></a><span class="lineno">10706</span>&#160;</div><div class="line"><a name="l10707"></a><span class="lineno">10707</span>&#160;<a class="code" href="classllvm_1_1TargetLowering.html#a0b0176781cd4fd9f45cc739f1d007116">SITargetLowering::ConstraintType</a></div><div class="line"><a name="l10708"></a><span class="lineno"><a class="line" href="classllvm_1_1SITargetLowering.html#a4cc2e446c8b94f69ff81fd22efc5d630">10708</a></span>&#160;<a class="code" href="classllvm_1_1SITargetLowering.html#a4cc2e446c8b94f69ff81fd22efc5d630">SITargetLowering::getConstraintType</a>(<a class="code" href="classllvm_1_1StringRef.html">StringRef</a> Constraint)<span class="keyword"> const </span>{</div><div class="line"><a name="l10709"></a><span class="lineno">10709</span>&#160;  <span class="keywordflow">if</span> (Constraint.<a class="code" href="classllvm_1_1StringRef.html#ad3ec22d51ff579206e10783e872a0327">size</a>() == 1) {</div><div class="line"><a name="l10710"></a><span class="lineno">10710</span>&#160;    <span class="keywordflow">switch</span> (Constraint[0]) {</div><div class="line"><a name="l10711"></a><span class="lineno">10711</span>&#160;    <span class="keywordflow">default</span>: <span class="keywordflow">break</span>;</div><div class="line"><a name="l10712"></a><span class="lineno">10712</span>&#160;    <span class="keywordflow">case</span> <span class="charliteral">&#39;s&#39;</span>:</div><div class="line"><a name="l10713"></a><span class="lineno">10713</span>&#160;    <span class="keywordflow">case</span> <span class="charliteral">&#39;v&#39;</span>:</div><div class="line"><a name="l10714"></a><span class="lineno">10714</span>&#160;    <span class="keywordflow">case</span> <span class="charliteral">&#39;a&#39;</span>:</div><div class="line"><a name="l10715"></a><span class="lineno">10715</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetLowering.html#a0b0176781cd4fd9f45cc739f1d007116a1d7718fd43ac0a5c715686a76f9cfd89">C_RegisterClass</a>;</div><div class="line"><a name="l10716"></a><span class="lineno">10716</span>&#160;    }</div><div class="line"><a name="l10717"></a><span class="lineno">10717</span>&#160;  }</div><div class="line"><a name="l10718"></a><span class="lineno">10718</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetLowering.html#a5ef5081d01bdfeac5defece3566fe14c">TargetLowering::getConstraintType</a>(Constraint);</div><div class="line"><a name="l10719"></a><span class="lineno">10719</span>&#160;}</div><div class="line"><a name="l10720"></a><span class="lineno">10720</span>&#160;</div><div class="line"><a name="l10721"></a><span class="lineno">10721</span>&#160;<span class="comment">// Figure out which registers should be reserved for stack access. Only after</span></div><div class="line"><a name="l10722"></a><span class="lineno">10722</span>&#160;<span class="comment">// the function is legalized do we know all of the non-spill stack objects or if</span></div><div class="line"><a name="l10723"></a><span class="lineno">10723</span>&#160;<span class="comment">// calls are present.</span></div><div class="line"><a name="l10724"></a><span class="lineno"><a class="line" href="classllvm_1_1SITargetLowering.html#aa5ee374b5dd8bd37ca7876c4bfb24bbf">10724</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SITargetLowering.html#aa5ee374b5dd8bd37ca7876c4bfb24bbf">SITargetLowering::finalizeLowering</a>(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div><div class="line"><a name="l10725"></a><span class="lineno">10725</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l10726"></a><span class="lineno">10726</span>&#160;  <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div><div class="line"><a name="l10727"></a><span class="lineno">10727</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a>&gt;();</div><div class="line"><a name="l10728"></a><span class="lineno">10728</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = Subtarget-&gt;<a class="code" href="classllvm_1_1GCNSubtarget.html#a95d2929d1a7c8c66554f0b44b153b573">getRegisterInfo</a>();</div><div class="line"><a name="l10729"></a><span class="lineno">10729</span>&#160;</div><div class="line"><a name="l10730"></a><span class="lineno">10730</span>&#160;  <span class="keywordflow">if</span> (Info-&gt;<a class="code" href="classllvm_1_1AMDGPUMachineFunction.html#ab37f1839fd82f8b84b7a2ca87b289c46">isEntryFunction</a>()) {</div><div class="line"><a name="l10731"></a><span class="lineno">10731</span>&#160;    <span class="comment">// Callable functions have fixed registers used for stack access.</span></div><div class="line"><a name="l10732"></a><span class="lineno">10732</span>&#160;    <a class="code" href="SIISelLowering_8cpp.html#a049dfdf656884a9d492cb2bc7a664dbf">reservePrivateMemoryRegs</a>(<a class="code" href="classllvm_1_1TargetLoweringBase.html#a1ae2ee148379ed3d041b4bce586f7f99">getTargetMachine</a>(), MF, *TRI, *Info);</div><div class="line"><a name="l10733"></a><span class="lineno">10733</span>&#160;  }</div><div class="line"><a name="l10734"></a><span class="lineno">10734</span>&#160;</div><div class="line"><a name="l10735"></a><span class="lineno">10735</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!TRI-&gt;isSubRegister(Info-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a705974ed9705792da912bb6aa9b6886e">getScratchRSrcReg</a>(),</div><div class="line"><a name="l10736"></a><span class="lineno">10736</span>&#160;                             Info-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a4f5ecc82c0deb906cdb3bbb581b41450">getStackPtrOffsetReg</a>()));</div><div class="line"><a name="l10737"></a><span class="lineno">10737</span>&#160;  <span class="keywordflow">if</span> (Info-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a4f5ecc82c0deb906cdb3bbb581b41450">getStackPtrOffsetReg</a>() != AMDGPU::SP_REG)</div><div class="line"><a name="l10738"></a><span class="lineno">10738</span>&#160;    MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a0eb653bae4f5a11b4b19a6247fd0021c">replaceRegWith</a>(AMDGPU::SP_REG, Info-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a4f5ecc82c0deb906cdb3bbb581b41450">getStackPtrOffsetReg</a>());</div><div class="line"><a name="l10739"></a><span class="lineno">10739</span>&#160;</div><div class="line"><a name="l10740"></a><span class="lineno">10740</span>&#160;  <span class="comment">// We need to worry about replacing the default register with itself in case</span></div><div class="line"><a name="l10741"></a><span class="lineno">10741</span>&#160;  <span class="comment">// of MIR testcases missing the MFI.</span></div><div class="line"><a name="l10742"></a><span class="lineno">10742</span>&#160;  <span class="keywordflow">if</span> (Info-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a705974ed9705792da912bb6aa9b6886e">getScratchRSrcReg</a>() != AMDGPU::PRIVATE_RSRC_REG)</div><div class="line"><a name="l10743"></a><span class="lineno">10743</span>&#160;    MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a0eb653bae4f5a11b4b19a6247fd0021c">replaceRegWith</a>(AMDGPU::PRIVATE_RSRC_REG, Info-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a705974ed9705792da912bb6aa9b6886e">getScratchRSrcReg</a>());</div><div class="line"><a name="l10744"></a><span class="lineno">10744</span>&#160;</div><div class="line"><a name="l10745"></a><span class="lineno">10745</span>&#160;  <span class="keywordflow">if</span> (Info-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a83a558d1f47c278d99d1e6f97d73bf44">getFrameOffsetReg</a>() != AMDGPU::FP_REG)</div><div class="line"><a name="l10746"></a><span class="lineno">10746</span>&#160;    MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a0eb653bae4f5a11b4b19a6247fd0021c">replaceRegWith</a>(AMDGPU::FP_REG, Info-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a83a558d1f47c278d99d1e6f97d73bf44">getFrameOffsetReg</a>());</div><div class="line"><a name="l10747"></a><span class="lineno">10747</span>&#160;</div><div class="line"><a name="l10748"></a><span class="lineno">10748</span>&#160;  <span class="keywordflow">if</span> (Info-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a2bf7b2bd509d4268cef9571b5dbd42db">getScratchWaveOffsetReg</a>() != AMDGPU::SCRATCH_WAVE_OFFSET_REG) {</div><div class="line"><a name="l10749"></a><span class="lineno">10749</span>&#160;    MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a0eb653bae4f5a11b4b19a6247fd0021c">replaceRegWith</a>(AMDGPU::SCRATCH_WAVE_OFFSET_REG,</div><div class="line"><a name="l10750"></a><span class="lineno">10750</span>&#160;                       Info-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a2bf7b2bd509d4268cef9571b5dbd42db">getScratchWaveOffsetReg</a>());</div><div class="line"><a name="l10751"></a><span class="lineno">10751</span>&#160;  }</div><div class="line"><a name="l10752"></a><span class="lineno">10752</span>&#160;</div><div class="line"><a name="l10753"></a><span class="lineno">10753</span>&#160;  Info-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#adb6a722f44ce97ecb6dda56ba8d1ac4c">limitOccupancy</a>(MF);</div><div class="line"><a name="l10754"></a><span class="lineno">10754</span>&#160;</div><div class="line"><a name="l10755"></a><span class="lineno">10755</span>&#160;  <span class="keywordflow">if</span> (ST.isWave32() &amp;&amp; !MF.<a class="code" href="classllvm_1_1MachineFunction.html#acc3c7c3ac8c5d35c59cea8e782926620">empty</a>()) {</div><div class="line"><a name="l10756"></a><span class="lineno">10756</span>&#160;    <span class="comment">// Add VCC_HI def because many instructions marked as imp-use VCC where</span></div><div class="line"><a name="l10757"></a><span class="lineno">10757</span>&#160;    <span class="comment">// we may only define VCC_LO. If nothing defines VCC_HI we may end up</span></div><div class="line"><a name="l10758"></a><span class="lineno">10758</span>&#160;    <span class="comment">// having a use of undef.</span></div><div class="line"><a name="l10759"></a><span class="lineno">10759</span>&#160;</div><div class="line"><a name="l10760"></a><span class="lineno">10760</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a> = ST.getInstrInfo();</div><div class="line"><a name="l10761"></a><span class="lineno">10761</span>&#160;    <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL;</div><div class="line"><a name="l10762"></a><span class="lineno">10762</span>&#160;</div><div class="line"><a name="l10763"></a><span class="lineno">10763</span>&#160;    <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab1063ce5e180c89490fae50511a46a29">front</a>();</div><div class="line"><a name="l10764"></a><span class="lineno">10764</span>&#160;    <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a2d9c333b93490169eedaf06fa87e13bf">getFirstNonDebugInstr</a>();</div><div class="line"><a name="l10765"></a><span class="lineno">10765</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, TII-&gt;get(TargetOpcode::IMPLICIT_DEF), AMDGPU::VCC_HI);</div><div class="line"><a name="l10766"></a><span class="lineno">10766</span>&#160;</div><div class="line"><a name="l10767"></a><span class="lineno">10767</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;MBB : MF) {</div><div class="line"><a name="l10768"></a><span class="lineno">10768</span>&#160;      <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> : MBB) {</div><div class="line"><a name="l10769"></a><span class="lineno">10769</span>&#160;        TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#ac76905a82cf568afc14dd95691c867f0">fixImplicitOperands</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div><div class="line"><a name="l10770"></a><span class="lineno">10770</span>&#160;      }</div><div class="line"><a name="l10771"></a><span class="lineno">10771</span>&#160;    }</div><div class="line"><a name="l10772"></a><span class="lineno">10772</span>&#160;  }</div><div class="line"><a name="l10773"></a><span class="lineno">10773</span>&#160;</div><div class="line"><a name="l10774"></a><span class="lineno">10774</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07e9067b95ae52ee880a08c7d132fd56">TargetLoweringBase::finalizeLowering</a>(MF);</div><div class="line"><a name="l10775"></a><span class="lineno">10775</span>&#160;}</div><div class="line"><a name="l10776"></a><span class="lineno">10776</span>&#160;</div><div class="line"><a name="l10777"></a><span class="lineno"><a class="line" href="classllvm_1_1SITargetLowering.html#ae4596caca1dc56c35c56f16706aa96d0">10777</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SITargetLowering.html#ae4596caca1dc56c35c56f16706aa96d0">SITargetLowering::computeKnownBitsForFrameIndex</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op,</div><div class="line"><a name="l10778"></a><span class="lineno">10778</span>&#160;                                                     <a class="code" href="structllvm_1_1KnownBits.html">KnownBits</a> &amp;Known,</div><div class="line"><a name="l10779"></a><span class="lineno">10779</span>&#160;                                                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1APInt.html">APInt</a> &amp;DemandedElts,</div><div class="line"><a name="l10780"></a><span class="lineno">10780</span>&#160;                                                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div><div class="line"><a name="l10781"></a><span class="lineno">10781</span>&#160;                                                     <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l10782"></a><span class="lineno">10782</span>&#160;  <a class="code" href="classllvm_1_1TargetLowering.html#adea163c63f8617eaca2718f887944d9f">TargetLowering::computeKnownBitsForFrameIndex</a>(Op, Known, DemandedElts,</div><div class="line"><a name="l10783"></a><span class="lineno">10783</span>&#160;                                                DAG, Depth);</div><div class="line"><a name="l10784"></a><span class="lineno">10784</span>&#160;</div><div class="line"><a name="l10785"></a><span class="lineno">10785</span>&#160;  <span class="comment">// Set the high bits to zero based on the maximum allowed scratch size per</span></div><div class="line"><a name="l10786"></a><span class="lineno">10786</span>&#160;  <span class="comment">// wave. We can&#39;t use vaddr in MUBUF instructions if we don&#39;t know the address</span></div><div class="line"><a name="l10787"></a><span class="lineno">10787</span>&#160;  <span class="comment">// calculation won&#39;t overflow, so assume the sign bit is never set.</span></div><div class="line"><a name="l10788"></a><span class="lineno">10788</span>&#160;  Known.<a class="code" href="structllvm_1_1KnownBits.html#ac67bca6c764da76f5e152330d92ed916">Zero</a>.<a class="code" href="classllvm_1_1APInt.html#a2780c5606880394d3f07cd2079a27697">setHighBits</a>(<a class="code" href="classllvm_1_1SITargetLowering.html#a24ad06f18143b455e48074549d2e7e3e">getSubtarget</a>()-&gt;getKnownHighZeroBitsForFrameIndex());</div><div class="line"><a name="l10789"></a><span class="lineno">10789</span>&#160;}</div><div class="line"><a name="l10790"></a><span class="lineno">10790</span>&#160;</div><div class="line"><a name="l10791"></a><span class="lineno"><a class="line" href="classllvm_1_1SITargetLowering.html#a5b2c69041e8c83952d7cdd75cf7a36e8">10791</a></span>&#160;Align <a class="code" href="classllvm_1_1SITargetLowering.html#a5b2c69041e8c83952d7cdd75cf7a36e8">SITargetLowering::getPrefLoopAlignment</a>(<a class="code" href="classllvm_1_1MachineLoop.html">MachineLoop</a> *ML)<span class="keyword"> const </span>{</div><div class="line"><a name="l10792"></a><span class="lineno">10792</span>&#160;  <span class="keyword">const</span> Align PrefAlign = <a class="code" href="classllvm_1_1TargetLoweringBase.html#a50de6510e75d9b2be1935a85a7b96a7e">TargetLowering::getPrefLoopAlignment</a>(ML);</div><div class="line"><a name="l10793"></a><span class="lineno">10793</span>&#160;  <span class="keyword">const</span> Align CacheLineAlign = <a class="code" href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1Arg_1_1Key.html#a6b334a5f83504ebc99cc59f4f333ff98">Align</a>(64);</div><div class="line"><a name="l10794"></a><span class="lineno">10794</span>&#160;</div><div class="line"><a name="l10795"></a><span class="lineno">10795</span>&#160;  <span class="comment">// Pre-GFX10 target did not benefit from loop alignment</span></div><div class="line"><a name="l10796"></a><span class="lineno">10796</span>&#160;  <span class="keywordflow">if</span> (!ML || <a class="code" href="SIISelLowering_8cpp.html#ad9f1bcbc632e7827aabb402e7b54f2f5">DisableLoopAlignment</a> ||</div><div class="line"><a name="l10797"></a><span class="lineno">10797</span>&#160;      (<a class="code" href="classllvm_1_1SITargetLowering.html#a24ad06f18143b455e48074549d2e7e3e">getSubtarget</a>()-&gt;getGeneration() &lt; <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2a0a29519a2da61e1cf78d898e26fef446">AMDGPUSubtarget::GFX10</a>) ||</div><div class="line"><a name="l10798"></a><span class="lineno">10798</span>&#160;      <a class="code" href="classllvm_1_1SITargetLowering.html#a24ad06f18143b455e48074549d2e7e3e">getSubtarget</a>()-&gt;hasInstFwdPrefetchBug())</div><div class="line"><a name="l10799"></a><span class="lineno">10799</span>&#160;    <span class="keywordflow">return</span> PrefAlign;</div><div class="line"><a name="l10800"></a><span class="lineno">10800</span>&#160;</div><div class="line"><a name="l10801"></a><span class="lineno">10801</span>&#160;  <span class="comment">// On GFX10 I$ is 4 x 64 bytes cache lines.</span></div><div class="line"><a name="l10802"></a><span class="lineno">10802</span>&#160;  <span class="comment">// By default prefetcher keeps one cache line behind and reads two ahead.</span></div><div class="line"><a name="l10803"></a><span class="lineno">10803</span>&#160;  <span class="comment">// We can modify it with S_INST_PREFETCH for larger loops to have two lines</span></div><div class="line"><a name="l10804"></a><span class="lineno">10804</span>&#160;  <span class="comment">// behind and one ahead.</span></div><div class="line"><a name="l10805"></a><span class="lineno">10805</span>&#160;  <span class="comment">// Therefor we can benefit from aligning loop headers if loop fits 192 bytes.</span></div><div class="line"><a name="l10806"></a><span class="lineno">10806</span>&#160;  <span class="comment">// If loop fits 64 bytes it always spans no more than two cache lines and</span></div><div class="line"><a name="l10807"></a><span class="lineno">10807</span>&#160;  <span class="comment">// does not need an alignment.</span></div><div class="line"><a name="l10808"></a><span class="lineno">10808</span>&#160;  <span class="comment">// Else if loop is less or equal 128 bytes we do not need to modify prefetch,</span></div><div class="line"><a name="l10809"></a><span class="lineno">10809</span>&#160;  <span class="comment">// Else if loop is less or equal 192 bytes we need two lines behind.</span></div><div class="line"><a name="l10810"></a><span class="lineno">10810</span>&#160;</div><div class="line"><a name="l10811"></a><span class="lineno">10811</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a> = <a class="code" href="classllvm_1_1SITargetLowering.html#a24ad06f18143b455e48074549d2e7e3e">getSubtarget</a>()-&gt;<a class="code" href="classllvm_1_1GCNSubtarget.html#a4bbc0f0059b8fc54fdd919e558f0b911">getInstrInfo</a>();</div><div class="line"><a name="l10812"></a><span class="lineno">10812</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *Header = ML-&gt;<a class="code" href="classllvm_1_1LoopBase.html#a58c5b170ea68b41e94ebb0019523a68f">getHeader</a>();</div><div class="line"><a name="l10813"></a><span class="lineno">10813</span>&#160;  <span class="keywordflow">if</span> (Header-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#ae13575403de0e7d005f1b5905053f3ea">getAlignment</a>() != PrefAlign)</div><div class="line"><a name="l10814"></a><span class="lineno">10814</span>&#160;    <span class="keywordflow">return</span> Header-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#ae13575403de0e7d005f1b5905053f3ea">getAlignment</a>(); <span class="comment">// Already processed.</span></div><div class="line"><a name="l10815"></a><span class="lineno">10815</span>&#160;</div><div class="line"><a name="l10816"></a><span class="lineno">10816</span>&#160;  <span class="keywordtype">unsigned</span> LoopSize = 0;</div><div class="line"><a name="l10817"></a><span class="lineno">10817</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB : ML-&gt;<a class="code" href="classllvm_1_1LoopBase.html#a40f34cc77d2b3bc73384f535c8101858">blocks</a>()) {</div><div class="line"><a name="l10818"></a><span class="lineno">10818</span>&#160;    <span class="comment">// If inner loop block is aligned assume in average half of the alignment</span></div><div class="line"><a name="l10819"></a><span class="lineno">10819</span>&#160;    <span class="comment">// size to be added as nops.</span></div><div class="line"><a name="l10820"></a><span class="lineno">10820</span>&#160;    <span class="keywordflow">if</span> (MBB != Header)</div><div class="line"><a name="l10821"></a><span class="lineno">10821</span>&#160;      LoopSize += MBB-&gt;getAlignment().value() / 2;</div><div class="line"><a name="l10822"></a><span class="lineno">10822</span>&#160;</div><div class="line"><a name="l10823"></a><span class="lineno">10823</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> : *MBB) {</div><div class="line"><a name="l10824"></a><span class="lineno">10824</span>&#160;      LoopSize += TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a0ced2d6b15f87f297ec231c753e624e6">getInstSizeInBytes</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div><div class="line"><a name="l10825"></a><span class="lineno">10825</span>&#160;      <span class="keywordflow">if</span> (LoopSize &gt; 192)</div><div class="line"><a name="l10826"></a><span class="lineno">10826</span>&#160;        <span class="keywordflow">return</span> PrefAlign;</div><div class="line"><a name="l10827"></a><span class="lineno">10827</span>&#160;    }</div><div class="line"><a name="l10828"></a><span class="lineno">10828</span>&#160;  }</div><div class="line"><a name="l10829"></a><span class="lineno">10829</span>&#160;</div><div class="line"><a name="l10830"></a><span class="lineno">10830</span>&#160;  <span class="keywordflow">if</span> (LoopSize &lt;= 64)</div><div class="line"><a name="l10831"></a><span class="lineno">10831</span>&#160;    <span class="keywordflow">return</span> PrefAlign;</div><div class="line"><a name="l10832"></a><span class="lineno">10832</span>&#160;</div><div class="line"><a name="l10833"></a><span class="lineno">10833</span>&#160;  <span class="keywordflow">if</span> (LoopSize &lt;= 128)</div><div class="line"><a name="l10834"></a><span class="lineno">10834</span>&#160;    <span class="keywordflow">return</span> CacheLineAlign;</div><div class="line"><a name="l10835"></a><span class="lineno">10835</span>&#160;</div><div class="line"><a name="l10836"></a><span class="lineno">10836</span>&#160;  <span class="comment">// If any of parent loops is surrounded by prefetch instructions do not</span></div><div class="line"><a name="l10837"></a><span class="lineno">10837</span>&#160;  <span class="comment">// insert new for inner loop, which would reset parent&#39;s settings.</span></div><div class="line"><a name="l10838"></a><span class="lineno">10838</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineLoop.html">MachineLoop</a> *<a class="code" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a> = ML-&gt;<a class="code" href="classllvm_1_1LoopBase.html#a62733c3335a87750623dbfc5b3ae4f6c">getParentLoop</a>(); <a class="code" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>; <a class="code" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a> = <a class="code" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>-&gt;getParentLoop()) {</div><div class="line"><a name="l10839"></a><span class="lineno">10839</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *Exit = <a class="code" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>-&gt;getExitBlock()) {</div><div class="line"><a name="l10840"></a><span class="lineno">10840</span>&#160;      <span class="keyword">auto</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = Exit-&gt;getFirstNonDebugInstr();</div><div class="line"><a name="l10841"></a><span class="lineno">10841</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != Exit-&gt;end() &amp;&amp; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;getOpcode() == AMDGPU::S_INST_PREFETCH)</div><div class="line"><a name="l10842"></a><span class="lineno">10842</span>&#160;        <span class="keywordflow">return</span> CacheLineAlign;</div><div class="line"><a name="l10843"></a><span class="lineno">10843</span>&#160;    }</div><div class="line"><a name="l10844"></a><span class="lineno">10844</span>&#160;  }</div><div class="line"><a name="l10845"></a><span class="lineno">10845</span>&#160;</div><div class="line"><a name="l10846"></a><span class="lineno">10846</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *Pre = ML-&gt;<a class="code" href="classllvm_1_1LoopBase.html#ac3280e7f76f955403fe17eacf126b90d">getLoopPreheader</a>();</div><div class="line"><a name="l10847"></a><span class="lineno">10847</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *Exit = ML-&gt;<a class="code" href="classllvm_1_1LoopBase.html#ab48af53a5000ecede46c76dabb4578d2">getExitBlock</a>();</div><div class="line"><a name="l10848"></a><span class="lineno">10848</span>&#160;</div><div class="line"><a name="l10849"></a><span class="lineno">10849</span>&#160;  <span class="keywordflow">if</span> (Pre &amp;&amp; Exit) {</div><div class="line"><a name="l10850"></a><span class="lineno">10850</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*Pre, Pre-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a7f0521fa2de44271fd4b909ea7351ef3">getFirstTerminator</a>(), <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a>(),</div><div class="line"><a name="l10851"></a><span class="lineno">10851</span>&#160;            TII-&gt;get(AMDGPU::S_INST_PREFETCH))</div><div class="line"><a name="l10852"></a><span class="lineno">10852</span>&#160;      .addImm(1); <span class="comment">// prefetch 2 lines behind PC</span></div><div class="line"><a name="l10853"></a><span class="lineno">10853</span>&#160;</div><div class="line"><a name="l10854"></a><span class="lineno">10854</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*Exit, Exit-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a2d9c333b93490169eedaf06fa87e13bf">getFirstNonDebugInstr</a>(), <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a>(),</div><div class="line"><a name="l10855"></a><span class="lineno">10855</span>&#160;            TII-&gt;get(AMDGPU::S_INST_PREFETCH))</div><div class="line"><a name="l10856"></a><span class="lineno">10856</span>&#160;      .addImm(2); <span class="comment">// prefetch 1 line behind PC</span></div><div class="line"><a name="l10857"></a><span class="lineno">10857</span>&#160;  }</div><div class="line"><a name="l10858"></a><span class="lineno">10858</span>&#160;</div><div class="line"><a name="l10859"></a><span class="lineno">10859</span>&#160;  <span class="keywordflow">return</span> CacheLineAlign;</div><div class="line"><a name="l10860"></a><span class="lineno">10860</span>&#160;}</div><div class="line"><a name="l10861"></a><span class="lineno">10861</span>&#160;</div><div class="line"><a name="l10862"></a><span class="lineno">10862</span>&#160;<a class="code" href="Compiler_8h.html#acc1c483f4b4ee2f17bb6643a3b353609">LLVM_ATTRIBUTE_UNUSED</a></div><div class="line"><a name="l10863"></a><span class="lineno"><a class="line" href="SIISelLowering_8cpp.html#ac9e967824f3d95d21e222854a046743d">10863</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="SIISelLowering_8cpp.html#ac9e967824f3d95d21e222854a046743d">isCopyFromRegOfInlineAsm</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N) {</div><div class="line"><a name="l10864"></a><span class="lineno">10864</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a23f2f5947fc429aff1270651c6d019ea">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a84c47705bcf7271413738ae8bf3871e6">ISD::CopyFromReg</a>);</div><div class="line"><a name="l10865"></a><span class="lineno">10865</span>&#160;  <span class="keywordflow">do</span> {</div><div class="line"><a name="l10866"></a><span class="lineno">10866</span>&#160;    <span class="comment">// Follow the chain until we find an INLINEASM node.</span></div><div class="line"><a name="l10867"></a><span class="lineno">10867</span>&#160;    N = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0).<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>();</div><div class="line"><a name="l10868"></a><span class="lineno">10868</span>&#160;    <span class="keywordflow">if</span> (N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a23f2f5947fc429aff1270651c6d019ea">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ae35d57f3c020672748fcc95607348986">ISD::INLINEASM</a> ||</div><div class="line"><a name="l10869"></a><span class="lineno">10869</span>&#160;        N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a23f2f5947fc429aff1270651c6d019ea">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ab969e7d43eb37a0398b5ded23bccc136">ISD::INLINEASM_BR</a>)</div><div class="line"><a name="l10870"></a><span class="lineno">10870</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l10871"></a><span class="lineno">10871</span>&#160;  } <span class="keywordflow">while</span> (N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a23f2f5947fc429aff1270651c6d019ea">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a84c47705bcf7271413738ae8bf3871e6">ISD::CopyFromReg</a>);</div><div class="line"><a name="l10872"></a><span class="lineno">10872</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l10873"></a><span class="lineno">10873</span>&#160;}</div><div class="line"><a name="l10874"></a><span class="lineno">10874</span>&#160;</div><div class="line"><a name="l10875"></a><span class="lineno"><a class="line" href="classllvm_1_1SITargetLowering.html#a0d1b20e0ebb696707b4a0d8e0a0aefae">10875</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SITargetLowering.html#a0d1b20e0ebb696707b4a0d8e0a0aefae">SITargetLowering::isSDNodeSourceOfDivergence</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> * N,</div><div class="line"><a name="l10876"></a><span class="lineno">10876</span>&#160;  <a class="code" href="classllvm_1_1FunctionLoweringInfo.html">FunctionLoweringInfo</a> * FLI, <a class="code" href="classllvm_1_1LegacyDivergenceAnalysis.html">LegacyDivergenceAnalysis</a> * KDA)<span class="keyword"> const</span></div><div class="line"><a name="l10877"></a><span class="lineno">10877</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l10878"></a><span class="lineno">10878</span>&#160;  <span class="keywordflow">switch</span> (N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a23f2f5947fc429aff1270651c6d019ea">getOpcode</a>()) {</div><div class="line"><a name="l10879"></a><span class="lineno">10879</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a84c47705bcf7271413738ae8bf3871e6">ISD::CopyFromReg</a>:</div><div class="line"><a name="l10880"></a><span class="lineno">10880</span>&#160;    {</div><div class="line"><a name="l10881"></a><span class="lineno">10881</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterSDNode.html">RegisterSDNode</a> *R = cast&lt;RegisterSDNode&gt;(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1));</div><div class="line"><a name="l10882"></a><span class="lineno">10882</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> * MF = FLI-&gt;<a class="code" href="classllvm_1_1FunctionLoweringInfo.html#ac9287d39f216ac61b351d95a4f7e3df3">MF</a>;</div><div class="line"><a name="l10883"></a><span class="lineno">10883</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a> = MF-&gt;getSubtarget&lt;<a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a>&gt;();</div><div class="line"><a name="l10884"></a><span class="lineno">10884</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF-&gt;getRegInfo();</div><div class="line"><a name="l10885"></a><span class="lineno">10885</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> &amp;<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a4bbc0f0059b8fc54fdd919e558f0b911">getInstrInfo</a>()-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a362490a43ee948c5614e3b8385384257">getRegisterInfo</a>();</div><div class="line"><a name="l10886"></a><span class="lineno">10886</span>&#160;      <span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = R-&gt;<a class="code" href="classllvm_1_1RegisterSDNode.html#a888e4670dbf452a3e62bbfd2970d2bf2">getReg</a>();</div><div class="line"><a name="l10887"></a><span class="lineno">10887</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1Register.html#af4aef3aa547629015801993f9d393109">Register::isPhysicalRegister</a>(Reg))</div><div class="line"><a name="l10888"></a><span class="lineno">10888</span>&#160;        <span class="keywordflow">return</span> !TRI.<a class="code" href="classllvm_1_1SIRegisterInfo.html#a62991cd0cb66809b09debf981f99892f">isSGPRReg</a>(MRI, Reg);</div><div class="line"><a name="l10889"></a><span class="lineno">10889</span>&#160;</div><div class="line"><a name="l10890"></a><span class="lineno">10890</span>&#160;      <span class="keywordflow">if</span> (MRI.isLiveIn(Reg)) {</div><div class="line"><a name="l10891"></a><span class="lineno">10891</span>&#160;        <span class="comment">// workitem.id.x workitem.id.y workitem.id.z</span></div><div class="line"><a name="l10892"></a><span class="lineno">10892</span>&#160;        <span class="comment">// Any VGPR formal argument is also considered divergent</span></div><div class="line"><a name="l10893"></a><span class="lineno">10893</span>&#160;        <span class="keywordflow">if</span> (!TRI.<a class="code" href="classllvm_1_1SIRegisterInfo.html#a62991cd0cb66809b09debf981f99892f">isSGPRReg</a>(MRI, Reg))</div><div class="line"><a name="l10894"></a><span class="lineno">10894</span>&#160;          <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l10895"></a><span class="lineno">10895</span>&#160;        <span class="comment">// Formal arguments of non-entry functions</span></div><div class="line"><a name="l10896"></a><span class="lineno">10896</span>&#160;        <span class="comment">// are conservatively considered divergent</span></div><div class="line"><a name="l10897"></a><span class="lineno">10897</span>&#160;        <span class="keywordflow">else</span> <span class="keywordflow">if</span> (!<a class="code" href="namespacellvm_1_1AMDGPU.html#a3c65c76a817d60e322ff750366674a92">AMDGPU::isEntryFunctionCC</a>(FLI-&gt;<a class="code" href="classllvm_1_1FunctionLoweringInfo.html#aa6af88ef964b6f03824a35fa0081efa9">Fn</a>-&gt;<a class="code" href="classllvm_1_1Function.html#a5f494edc0a569c7fc9ff4181243be1ed">getCallingConv</a>()))</div><div class="line"><a name="l10898"></a><span class="lineno">10898</span>&#160;          <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l10899"></a><span class="lineno">10899</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l10900"></a><span class="lineno">10900</span>&#160;      }</div><div class="line"><a name="l10901"></a><span class="lineno">10901</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1Value.html">Value</a> *V = FLI-&gt;<a class="code" href="classllvm_1_1FunctionLoweringInfo.html#a5239f4b89797f26cee6cbc56b55c5055">getValueFromVirtualReg</a>(Reg);</div><div class="line"><a name="l10902"></a><span class="lineno">10902</span>&#160;      <span class="keywordflow">if</span> (V)</div><div class="line"><a name="l10903"></a><span class="lineno">10903</span>&#160;        <span class="keywordflow">return</span> KDA-&gt;<a class="code" href="classllvm_1_1LegacyDivergenceAnalysis.html#a4a253a85dfb87aff4577ea13f90db82f">isDivergent</a>(V);</div><div class="line"><a name="l10904"></a><span class="lineno">10904</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Reg == FLI-&gt;<a class="code" href="classllvm_1_1FunctionLoweringInfo.html#a2135b3d546d4a00d5cf9b2d1cd3e42fb">DemoteRegister</a> || <a class="code" href="SIISelLowering_8cpp.html#ac9e967824f3d95d21e222854a046743d">isCopyFromRegOfInlineAsm</a>(N));</div><div class="line"><a name="l10905"></a><span class="lineno">10905</span>&#160;      <span class="keywordflow">return</span> !TRI.<a class="code" href="classllvm_1_1SIRegisterInfo.html#a62991cd0cb66809b09debf981f99892f">isSGPRReg</a>(MRI, Reg);</div><div class="line"><a name="l10906"></a><span class="lineno">10906</span>&#160;    }</div><div class="line"><a name="l10907"></a><span class="lineno">10907</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l10908"></a><span class="lineno">10908</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269b81f007000306e3e69d0d290c2159">ISD::LOAD</a>: {</div><div class="line"><a name="l10909"></a><span class="lineno">10909</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1LoadSDNode.html">LoadSDNode</a> *L = cast&lt;LoadSDNode&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div><div class="line"><a name="l10910"></a><span class="lineno">10910</span>&#160;      <span class="keywordtype">unsigned</span> AS = L-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#a2e10f29264df67a4564d4230bf8e98c7">getAddressSpace</a>();</div><div class="line"><a name="l10911"></a><span class="lineno">10911</span>&#160;      <span class="comment">// A flat load may access private memory.</span></div><div class="line"><a name="l10912"></a><span class="lineno">10912</span>&#160;      <span class="keywordflow">return</span> AS == <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6ad90d5742fc1499c31c72fb2aae66b306">AMDGPUAS::PRIVATE_ADDRESS</a> || AS == <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6ab679426e6efe763330f7ce008099092d">AMDGPUAS::FLAT_ADDRESS</a>;</div><div class="line"><a name="l10913"></a><span class="lineno">10913</span>&#160;    } <span class="keywordflow">break</span>;</div><div class="line"><a name="l10914"></a><span class="lineno">10914</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a6feb9a82882ea426db5b62f3f69f63a2">ISD::CALLSEQ_END</a>:</div><div class="line"><a name="l10915"></a><span class="lineno">10915</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l10916"></a><span class="lineno">10916</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l10917"></a><span class="lineno">10917</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac771b9cda3b889242d457cc4d9b2159c">ISD::INTRINSIC_WO_CHAIN</a>:</div><div class="line"><a name="l10918"></a><span class="lineno">10918</span>&#160;    {</div><div class="line"><a name="l10919"></a><span class="lineno">10919</span>&#160;</div><div class="line"><a name="l10920"></a><span class="lineno">10920</span>&#160;    }</div><div class="line"><a name="l10921"></a><span class="lineno">10921</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a8ab2011ec30da8a5edbd54bf0e498363">AMDGPU::isIntrinsicSourceOfDivergence</a>(</div><div class="line"><a name="l10922"></a><span class="lineno">10922</span>&#160;      cast&lt;ConstantSDNode&gt;(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0))-&gt;getZExtValue());</div><div class="line"><a name="l10923"></a><span class="lineno">10923</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110afc09e0bddd693dcf9923e4df42473bd9">ISD::INTRINSIC_W_CHAIN</a>:</div><div class="line"><a name="l10924"></a><span class="lineno">10924</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a8ab2011ec30da8a5edbd54bf0e498363">AMDGPU::isIntrinsicSourceOfDivergence</a>(</div><div class="line"><a name="l10925"></a><span class="lineno">10925</span>&#160;      cast&lt;ConstantSDNode&gt;(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1))-&gt;getZExtValue());</div><div class="line"><a name="l10926"></a><span class="lineno">10926</span>&#160;  }</div><div class="line"><a name="l10927"></a><span class="lineno">10927</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l10928"></a><span class="lineno">10928</span>&#160;}</div><div class="line"><a name="l10929"></a><span class="lineno">10929</span>&#160;</div><div class="line"><a name="l10930"></a><span class="lineno"><a class="line" href="classllvm_1_1SITargetLowering.html#a1cecbf06f780c6264fc01c069fb04551">10930</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SITargetLowering.html#a1cecbf06f780c6264fc01c069fb04551">SITargetLowering::denormalsEnabledForType</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div><div class="line"><a name="l10931"></a><span class="lineno">10931</span>&#160;                                               <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT)<span class="keyword"> const </span>{</div><div class="line"><a name="l10932"></a><span class="lineno">10932</span>&#160;  <span class="keywordflow">switch</span> (VT.<a class="code" href="structllvm_1_1EVT.html#aa85c75e8eb097f02caeb5b9119eebfef">getScalarType</a>().<a class="code" href="structllvm_1_1EVT.html#a6a81c1cc06a00a0096d839032b5984e9">getSimpleVT</a>().<a class="code" href="classllvm_1_1MVT.html#a27bda7d8e8e4f0337650a892f3c9b46a">SimpleTy</a>) {</div><div class="line"><a name="l10933"></a><span class="lineno">10933</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a>:</div><div class="line"><a name="l10934"></a><span class="lineno">10934</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="SIISelLowering_8cpp.html#a5ba3a760b1c9fc971381ce366d8f9e51">hasFP32Denormals</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aaa0193582f1fc99e3e6a3fc5abcb37bf">getMachineFunction</a>());</div><div class="line"><a name="l10935"></a><span class="lineno">10935</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ac661c912350e3095c85ba75b8dbc17b1">MVT::f64</a>:</div><div class="line"><a name="l10936"></a><span class="lineno">10936</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>:</div><div class="line"><a name="l10937"></a><span class="lineno">10937</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="SIISelLowering_8cpp.html#acd5ba7fad66707633af597c71605ea08">hasFP64FP16Denormals</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aaa0193582f1fc99e3e6a3fc5abcb37bf">getMachineFunction</a>());</div><div class="line"><a name="l10938"></a><span class="lineno">10938</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l10939"></a><span class="lineno">10939</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l10940"></a><span class="lineno">10940</span>&#160;  }</div><div class="line"><a name="l10941"></a><span class="lineno">10941</span>&#160;}</div><div class="line"><a name="l10942"></a><span class="lineno">10942</span>&#160;</div><div class="line"><a name="l10943"></a><span class="lineno"><a class="line" href="classllvm_1_1SITargetLowering.html#a9cda63f2c6c5963fb7d30f17c31449b2">10943</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SITargetLowering.html#a9cda63f2c6c5963fb7d30f17c31449b2">SITargetLowering::isKnownNeverNaNForTargetNode</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op,</div><div class="line"><a name="l10944"></a><span class="lineno">10944</span>&#160;                                                    <span class="keyword">const</span> <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div><div class="line"><a name="l10945"></a><span class="lineno">10945</span>&#160;                                                    <span class="keywordtype">bool</span> SNaN,</div><div class="line"><a name="l10946"></a><span class="lineno">10946</span>&#160;                                                    <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l10947"></a><span class="lineno">10947</span>&#160;  <span class="keywordflow">if</span> (Op.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eafcbfa7a671e1486a0322c51bdcdb0d7c">AMDGPUISD::CLAMP</a>) {</div><div class="line"><a name="l10948"></a><span class="lineno">10948</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aaa0193582f1fc99e3e6a3fc5abcb37bf">getMachineFunction</a>();</div><div class="line"><a name="l10949"></a><span class="lineno">10949</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div><div class="line"><a name="l10950"></a><span class="lineno">10950</span>&#160;</div><div class="line"><a name="l10951"></a><span class="lineno">10951</span>&#160;    <span class="keywordflow">if</span> (Info-&gt;<a class="code" href="classllvm_1_1AMDGPUMachineFunction.html#a42572e79360ea1707d24ffa4b5f9221a">getMode</a>().<a class="code" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#ad261de8c9788fcacfda7ea1b58820aee">DX10Clamp</a>)</div><div class="line"><a name="l10952"></a><span class="lineno">10952</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>; <span class="comment">// Clamped to 0.</span></div><div class="line"><a name="l10953"></a><span class="lineno">10953</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abe962d3ec6cf36e8bf3c051fd2754a33">isKnownNeverNaN</a>(Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0), SNaN, Depth + 1);</div><div class="line"><a name="l10954"></a><span class="lineno">10954</span>&#160;  }</div><div class="line"><a name="l10955"></a><span class="lineno">10955</span>&#160;</div><div class="line"><a name="l10956"></a><span class="lineno">10956</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#acd6d3300fd7843329d88c1a1790ab0d7">AMDGPUTargetLowering::isKnownNeverNaNForTargetNode</a>(Op, DAG,</div><div class="line"><a name="l10957"></a><span class="lineno">10957</span>&#160;                                                            SNaN, Depth);</div><div class="line"><a name="l10958"></a><span class="lineno">10958</span>&#160;}</div><div class="line"><a name="l10959"></a><span class="lineno">10959</span>&#160;</div><div class="line"><a name="l10960"></a><span class="lineno">10960</span>&#160;<a class="code" href="classllvm_1_1TargetLoweringBase.html#aba40628328a660c78a9d73cc209f5e84">TargetLowering::AtomicExpansionKind</a></div><div class="line"><a name="l10961"></a><span class="lineno"><a class="line" href="classllvm_1_1SITargetLowering.html#a874edeab85418837bb65d4d2ec4c5d0b">10961</a></span>&#160;<a class="code" href="classllvm_1_1SITargetLowering.html#a874edeab85418837bb65d4d2ec4c5d0b">SITargetLowering::shouldExpandAtomicRMWInIR</a>(<a class="code" href="classllvm_1_1AtomicRMWInst.html">AtomicRMWInst</a> *RMW)<span class="keyword"> const </span>{</div><div class="line"><a name="l10962"></a><span class="lineno">10962</span>&#160;  <span class="keywordflow">switch</span> (RMW-&gt;<a class="code" href="classllvm_1_1AtomicRMWInst.html#a99fd4ef84981d6a2774c14c741b5ed65">getOperation</a>()) {</div><div class="line"><a name="l10963"></a><span class="lineno">10963</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1AtomicRMWInst.html#adbf3dd67a56ac91e0d98970d31e053c0a08ef06068dcd583c2476568dda59b324">AtomicRMWInst::FAdd</a>: {</div><div class="line"><a name="l10964"></a><span class="lineno">10964</span>&#160;    <a class="code" href="classllvm_1_1Type.html">Type</a> *Ty = RMW-&gt;<a class="code" href="classllvm_1_1Value.html#a6393a2d4fe7e10b28a0dcc35f881567b">getType</a>();</div><div class="line"><a name="l10965"></a><span class="lineno">10965</span>&#160;</div><div class="line"><a name="l10966"></a><span class="lineno">10966</span>&#160;    <span class="comment">// We don&#39;t have a way to support 16-bit atomics now, so just leave them</span></div><div class="line"><a name="l10967"></a><span class="lineno">10967</span>&#160;    <span class="comment">// as-is.</span></div><div class="line"><a name="l10968"></a><span class="lineno">10968</span>&#160;    <span class="keywordflow">if</span> (Ty-&gt;<a class="code" href="classllvm_1_1Type.html#a8cf1f36cc41c466e66d6467e40554841">isHalfTy</a>())</div><div class="line"><a name="l10969"></a><span class="lineno">10969</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetLoweringBase.html#aba40628328a660c78a9d73cc209f5e84a6adf97f83acf6453d4a6a4b1070f3754">AtomicExpansionKind::None</a>;</div><div class="line"><a name="l10970"></a><span class="lineno">10970</span>&#160;</div><div class="line"><a name="l10971"></a><span class="lineno">10971</span>&#160;    <span class="keywordflow">if</span> (!Ty-&gt;<a class="code" href="classllvm_1_1Type.html#a3ffc75c3a4cb82ba307a3334483eb4ac">isFloatTy</a>())</div><div class="line"><a name="l10972"></a><span class="lineno">10972</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetLoweringBase.html#aba40628328a660c78a9d73cc209f5e84a369f472273bc816735055f13a6e6fd6c">AtomicExpansionKind::CmpXChg</a>;</div><div class="line"><a name="l10973"></a><span class="lineno">10973</span>&#160;</div><div class="line"><a name="l10974"></a><span class="lineno">10974</span>&#160;    <span class="comment">// TODO: Do have these for flat. Older targets also had them for buffers.</span></div><div class="line"><a name="l10975"></a><span class="lineno">10975</span>&#160;    <span class="keywordtype">unsigned</span> AS = RMW-&gt;<a class="code" href="classllvm_1_1AtomicRMWInst.html#af39e1cad69b6406376c47e4b111228dc">getPointerAddressSpace</a>();</div><div class="line"><a name="l10976"></a><span class="lineno">10976</span>&#160;</div><div class="line"><a name="l10977"></a><span class="lineno">10977</span>&#160;    <span class="keywordflow">if</span> (AS == <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6ab69babcbdc6445760bcacdeceec24e09">AMDGPUAS::GLOBAL_ADDRESS</a> &amp;&amp; Subtarget-&gt;<a class="code" href="classllvm_1_1GCNSubtarget.html#aab7b3ab8cbd1cf72b5e93d6983a748a1">hasAtomicFaddInsts</a>()) {</div><div class="line"><a name="l10978"></a><span class="lineno">10978</span>&#160;      <span class="keywordflow">return</span> RMW-&gt;<a class="code" href="classllvm_1_1Value.html#a9d7de807ebdfe1819df3ff6cb0f16158">use_empty</a>() ? <a class="code" href="classllvm_1_1TargetLoweringBase.html#aba40628328a660c78a9d73cc209f5e84a6adf97f83acf6453d4a6a4b1070f3754">AtomicExpansionKind::None</a> :</div><div class="line"><a name="l10979"></a><span class="lineno">10979</span>&#160;                                <a class="code" href="classllvm_1_1TargetLoweringBase.html#aba40628328a660c78a9d73cc209f5e84a369f472273bc816735055f13a6e6fd6c">AtomicExpansionKind::CmpXChg</a>;</div><div class="line"><a name="l10980"></a><span class="lineno">10980</span>&#160;    }</div><div class="line"><a name="l10981"></a><span class="lineno">10981</span>&#160;</div><div class="line"><a name="l10982"></a><span class="lineno">10982</span>&#160;    <span class="keywordflow">return</span> (AS == <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6a1c7a99924a4461d3631268187042ae36">AMDGPUAS::LOCAL_ADDRESS</a> &amp;&amp; Subtarget-&gt;<a class="code" href="classllvm_1_1GCNSubtarget.html#a21b6c28e66f3f9c4e17a158ffea0f079">hasLDSFPAtomics</a>()) ?</div><div class="line"><a name="l10983"></a><span class="lineno">10983</span>&#160;      <a class="code" href="classllvm_1_1TargetLoweringBase.html#aba40628328a660c78a9d73cc209f5e84a6adf97f83acf6453d4a6a4b1070f3754">AtomicExpansionKind::None</a> : <a class="code" href="classllvm_1_1TargetLoweringBase.html#aba40628328a660c78a9d73cc209f5e84a369f472273bc816735055f13a6e6fd6c">AtomicExpansionKind::CmpXChg</a>;</div><div class="line"><a name="l10984"></a><span class="lineno">10984</span>&#160;  }</div><div class="line"><a name="l10985"></a><span class="lineno">10985</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l10986"></a><span class="lineno">10986</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l10987"></a><span class="lineno">10987</span>&#160;  }</div><div class="line"><a name="l10988"></a><span class="lineno">10988</span>&#160;</div><div class="line"><a name="l10989"></a><span class="lineno">10989</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a3ffe0b061b7394b3a331f03f991dfe8f">AMDGPUTargetLowering::shouldExpandAtomicRMWInIR</a>(RMW);</div><div class="line"><a name="l10990"></a><span class="lineno">10990</span>&#160;}</div><div class="line"><a name="l10991"></a><span class="lineno">10991</span>&#160;</div><div class="line"><a name="l10992"></a><span class="lineno">10992</span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div><div class="line"><a name="l10993"></a><span class="lineno"><a class="line" href="classllvm_1_1SITargetLowering.html#a503e72a2d289df6f71b2ccdc58a18907">10993</a></span>&#160;<a class="code" href="classllvm_1_1SITargetLowering.html#a503e72a2d289df6f71b2ccdc58a18907">SITargetLowering::getRegClassFor</a>(<a class="code" href="classllvm_1_1MVT.html">MVT</a> VT, <span class="keywordtype">bool</span> isDivergent)<span class="keyword"> const </span>{</div><div class="line"><a name="l10994"></a><span class="lineno">10994</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC = <a class="code" href="classllvm_1_1TargetLoweringBase.html#a0aba33f2dcf1220173b9d3608fecc3df">TargetLoweringBase::getRegClassFor</a>(VT, <span class="keyword">false</span>);</div><div class="line"><a name="l10995"></a><span class="lineno">10995</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = Subtarget-&gt;<a class="code" href="classllvm_1_1GCNSubtarget.html#a95d2929d1a7c8c66554f0b44b153b573">getRegisterInfo</a>();</div><div class="line"><a name="l10996"></a><span class="lineno">10996</span>&#160;  <span class="keywordflow">if</span> (RC == &amp;AMDGPU::VReg_1RegClass &amp;&amp; !isDivergent)</div><div class="line"><a name="l10997"></a><span class="lineno">10997</span>&#160;    <span class="keywordflow">return</span> Subtarget-&gt;<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#ae66cd705df2870244a05921f551ff131">getWavefrontSize</a>() == 64 ? &amp;AMDGPU::SReg_64RegClass</div><div class="line"><a name="l10998"></a><span class="lineno">10998</span>&#160;                                               : &amp;AMDGPU::SReg_32RegClass;</div><div class="line"><a name="l10999"></a><span class="lineno">10999</span>&#160;  <span class="keywordflow">if</span> (!TRI-&gt;<a class="code" href="classllvm_1_1SIRegisterInfo.html#a8970a99110a2d04fd4c39c47919068f0">isSGPRClass</a>(RC) &amp;&amp; !isDivergent)</div><div class="line"><a name="l11000"></a><span class="lineno">11000</span>&#160;    <span class="keywordflow">return</span> TRI-&gt;<a class="code" href="classllvm_1_1SIRegisterInfo.html#a981883145186bf6da58e5bd7f6476f30">getEquivalentSGPRClass</a>(RC);</div><div class="line"><a name="l11001"></a><span class="lineno">11001</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (TRI-&gt;<a class="code" href="classllvm_1_1SIRegisterInfo.html#a8970a99110a2d04fd4c39c47919068f0">isSGPRClass</a>(RC) &amp;&amp; isDivergent)</div><div class="line"><a name="l11002"></a><span class="lineno">11002</span>&#160;    <span class="keywordflow">return</span> TRI-&gt;<a class="code" href="classllvm_1_1SIRegisterInfo.html#a2fcc4d3294381da29adb855c5f56c0d5">getEquivalentVGPRClass</a>(RC);</div><div class="line"><a name="l11003"></a><span class="lineno">11003</span>&#160;</div><div class="line"><a name="l11004"></a><span class="lineno">11004</span>&#160;  <span class="keywordflow">return</span> RC;</div><div class="line"><a name="l11005"></a><span class="lineno">11005</span>&#160;}</div><div class="line"><a name="l11006"></a><span class="lineno">11006</span>&#160;</div><div class="line"><a name="l11007"></a><span class="lineno"><a class="line" href="SIISelLowering_8cpp.html#a2402756498c92310002727fef166f84f">11007</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="SIISelLowering_8cpp.html#a2402756498c92310002727fef166f84f">hasCFUser</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Value.html">Value</a> *V, <a class="code" href="classllvm_1_1SmallPtrSet.html">SmallPtrSet&lt;const Value *, 16&gt;</a> &amp;Visited) {</div><div class="line"><a name="l11008"></a><span class="lineno">11008</span>&#160;  <span class="keywordflow">if</span> (!isa&lt;Instruction&gt;(V))</div><div class="line"><a name="l11009"></a><span class="lineno">11009</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l11010"></a><span class="lineno">11010</span>&#160;  <span class="keywordflow">if</span> (!Visited.<a class="code" href="classllvm_1_1SmallPtrSetImpl.html#a6bc6fb89fe2e91c25559a8631f56e27e">insert</a>(V).second)</div><div class="line"><a name="l11011"></a><span class="lineno">11011</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l11012"></a><span class="lineno">11012</span>&#160;  <span class="keywordtype">bool</span> Result = <span class="keyword">false</span>;</div><div class="line"><a name="l11013"></a><span class="lineno">11013</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> U : V-&gt;<a class="code" href="classllvm_1_1Value.html#ab4e0512c7e1c7adaa56677e3155685f1">users</a>()) {</div><div class="line"><a name="l11014"></a><span class="lineno">11014</span>&#160;    <span class="keywordflow">if</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1IntrinsicInst.html">IntrinsicInst</a> *Intrinsic = dyn_cast&lt;IntrinsicInst&gt;(U)) {</div><div class="line"><a name="l11015"></a><span class="lineno">11015</span>&#160;      <span class="keywordflow">if</span> (V == U-&gt;getOperand(1)) {</div><div class="line"><a name="l11016"></a><span class="lineno">11016</span>&#160;        <span class="keywordflow">switch</span> (Intrinsic-&gt;getIntrinsicID()) {</div><div class="line"><a name="l11017"></a><span class="lineno">11017</span>&#160;        <span class="keywordflow">default</span>:</div><div class="line"><a name="l11018"></a><span class="lineno">11018</span>&#160;          Result = <span class="keyword">false</span>;</div><div class="line"><a name="l11019"></a><span class="lineno">11019</span>&#160;          <span class="keywordflow">break</span>;</div><div class="line"><a name="l11020"></a><span class="lineno">11020</span>&#160;        <span class="keywordflow">case</span> Intrinsic::amdgcn_if_break:</div><div class="line"><a name="l11021"></a><span class="lineno">11021</span>&#160;        <span class="keywordflow">case</span> Intrinsic::amdgcn_if:</div><div class="line"><a name="l11022"></a><span class="lineno">11022</span>&#160;        <span class="keywordflow">case</span> Intrinsic::amdgcn_else:</div><div class="line"><a name="l11023"></a><span class="lineno">11023</span>&#160;          Result = <span class="keyword">true</span>;</div><div class="line"><a name="l11024"></a><span class="lineno">11024</span>&#160;          <span class="keywordflow">break</span>;</div><div class="line"><a name="l11025"></a><span class="lineno">11025</span>&#160;        }</div><div class="line"><a name="l11026"></a><span class="lineno">11026</span>&#160;      }</div><div class="line"><a name="l11027"></a><span class="lineno">11027</span>&#160;      <span class="keywordflow">if</span> (V == U-&gt;getOperand(0)) {</div><div class="line"><a name="l11028"></a><span class="lineno">11028</span>&#160;        <span class="keywordflow">switch</span> (Intrinsic-&gt;getIntrinsicID()) {</div><div class="line"><a name="l11029"></a><span class="lineno">11029</span>&#160;        <span class="keywordflow">default</span>:</div><div class="line"><a name="l11030"></a><span class="lineno">11030</span>&#160;          Result = <span class="keyword">false</span>;</div><div class="line"><a name="l11031"></a><span class="lineno">11031</span>&#160;          <span class="keywordflow">break</span>;</div><div class="line"><a name="l11032"></a><span class="lineno">11032</span>&#160;        <span class="keywordflow">case</span> Intrinsic::amdgcn_end_cf:</div><div class="line"><a name="l11033"></a><span class="lineno">11033</span>&#160;        <span class="keywordflow">case</span> Intrinsic::amdgcn_loop:</div><div class="line"><a name="l11034"></a><span class="lineno">11034</span>&#160;          Result = <span class="keyword">true</span>;</div><div class="line"><a name="l11035"></a><span class="lineno">11035</span>&#160;          <span class="keywordflow">break</span>;</div><div class="line"><a name="l11036"></a><span class="lineno">11036</span>&#160;        }</div><div class="line"><a name="l11037"></a><span class="lineno">11037</span>&#160;      }</div><div class="line"><a name="l11038"></a><span class="lineno">11038</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l11039"></a><span class="lineno">11039</span>&#160;      Result = <a class="code" href="SIISelLowering_8cpp.html#a2402756498c92310002727fef166f84f">hasCFUser</a>(U, Visited);</div><div class="line"><a name="l11040"></a><span class="lineno">11040</span>&#160;    }</div><div class="line"><a name="l11041"></a><span class="lineno">11041</span>&#160;    <span class="keywordflow">if</span> (Result)</div><div class="line"><a name="l11042"></a><span class="lineno">11042</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l11043"></a><span class="lineno">11043</span>&#160;  }</div><div class="line"><a name="l11044"></a><span class="lineno">11044</span>&#160;  <span class="keywordflow">return</span> Result;</div><div class="line"><a name="l11045"></a><span class="lineno">11045</span>&#160;}</div><div class="line"><a name="l11046"></a><span class="lineno">11046</span>&#160;</div><div class="line"><a name="l11047"></a><span class="lineno"><a class="line" href="classllvm_1_1SITargetLowering.html#a10799c8833054017c6ab052c8b9c1aa2">11047</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SITargetLowering.html#a10799c8833054017c6ab052c8b9c1aa2">SITargetLowering::requiresUniformRegister</a>(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div><div class="line"><a name="l11048"></a><span class="lineno">11048</span>&#160;                                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1Value.html">Value</a> *V)<span class="keyword"> const </span>{</div><div class="line"><a name="l11049"></a><span class="lineno">11049</span>&#160;  <span class="keywordflow">if</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1IntrinsicInst.html">IntrinsicInst</a> *Intrinsic = dyn_cast&lt;IntrinsicInst&gt;(V)) {</div><div class="line"><a name="l11050"></a><span class="lineno">11050</span>&#160;    <span class="keywordflow">switch</span> (Intrinsic-&gt;getIntrinsicID()) {</div><div class="line"><a name="l11051"></a><span class="lineno">11051</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l11052"></a><span class="lineno">11052</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l11053"></a><span class="lineno">11053</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_if_break:</div><div class="line"><a name="l11054"></a><span class="lineno">11054</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l11055"></a><span class="lineno">11055</span>&#160;    }</div><div class="line"><a name="l11056"></a><span class="lineno">11056</span>&#160;  }</div><div class="line"><a name="l11057"></a><span class="lineno">11057</span>&#160;  <span class="keywordflow">if</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1ExtractValueInst.html">ExtractValueInst</a> *ExtValue = dyn_cast&lt;ExtractValueInst&gt;(V)) {</div><div class="line"><a name="l11058"></a><span class="lineno">11058</span>&#160;    <span class="keywordflow">if</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1IntrinsicInst.html">IntrinsicInst</a> *Intrinsic =</div><div class="line"><a name="l11059"></a><span class="lineno">11059</span>&#160;            dyn_cast&lt;IntrinsicInst&gt;(ExtValue-&gt;getOperand(0))) {</div><div class="line"><a name="l11060"></a><span class="lineno">11060</span>&#160;      <span class="keywordflow">switch</span> (Intrinsic-&gt;getIntrinsicID()) {</div><div class="line"><a name="l11061"></a><span class="lineno">11061</span>&#160;      <span class="keywordflow">default</span>:</div><div class="line"><a name="l11062"></a><span class="lineno">11062</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l11063"></a><span class="lineno">11063</span>&#160;      <span class="keywordflow">case</span> Intrinsic::amdgcn_if:</div><div class="line"><a name="l11064"></a><span class="lineno">11064</span>&#160;      <span class="keywordflow">case</span> Intrinsic::amdgcn_else: {</div><div class="line"><a name="l11065"></a><span class="lineno">11065</span>&#160;        <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;unsigned&gt;</a> Indices = ExtValue-&gt;getIndices();</div><div class="line"><a name="l11066"></a><span class="lineno">11066</span>&#160;        <span class="keywordflow">if</span> (Indices.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>() == 1 &amp;&amp; Indices[0] == 1) {</div><div class="line"><a name="l11067"></a><span class="lineno">11067</span>&#160;          <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l11068"></a><span class="lineno">11068</span>&#160;        }</div><div class="line"><a name="l11069"></a><span class="lineno">11069</span>&#160;      }</div><div class="line"><a name="l11070"></a><span class="lineno">11070</span>&#160;      }</div><div class="line"><a name="l11071"></a><span class="lineno">11071</span>&#160;    }</div><div class="line"><a name="l11072"></a><span class="lineno">11072</span>&#160;  }</div><div class="line"><a name="l11073"></a><span class="lineno">11073</span>&#160;  <span class="keywordflow">if</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1CallInst.html">CallInst</a> *CI = dyn_cast&lt;CallInst&gt;(V)) {</div><div class="line"><a name="l11074"></a><span class="lineno">11074</span>&#160;    <span class="keywordflow">if</span> (isa&lt;InlineAsm&gt;(CI-&gt;getCalledValue())) {</div><div class="line"><a name="l11075"></a><span class="lineno">11075</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> *SIRI = Subtarget-&gt;<a class="code" href="classllvm_1_1GCNSubtarget.html#a95d2929d1a7c8c66554f0b44b153b573">getRegisterInfo</a>();</div><div class="line"><a name="l11076"></a><span class="lineno">11076</span>&#160;      <a class="code" href="classllvm_1_1ImmutableCallSite.html">ImmutableCallSite</a> CS(CI);</div><div class="line"><a name="l11077"></a><span class="lineno">11077</span>&#160;      <a class="code" href="classllvm_1_1TargetLowering.html#a3db162658a7687e8a5df34f5a6aaa840">TargetLowering::AsmOperandInfoVector</a> TargetConstraints = <a class="code" href="classllvm_1_1TargetLowering.html#a0becedf0245b872255806348853def1a">ParseConstraints</a>(</div><div class="line"><a name="l11078"></a><span class="lineno">11078</span>&#160;          MF.<a class="code" href="classllvm_1_1MachineFunction.html#a82dd10b626a629b9bb7d32d53a8e0884">getDataLayout</a>(), Subtarget-&gt;<a class="code" href="classllvm_1_1GCNSubtarget.html#a95d2929d1a7c8c66554f0b44b153b573">getRegisterInfo</a>(), CS);</div><div class="line"><a name="l11079"></a><span class="lineno">11079</span>&#160;      <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;TC : TargetConstraints) {</div><div class="line"><a name="l11080"></a><span class="lineno">11080</span>&#160;        <span class="keywordflow">if</span> (TC.Type == <a class="code" href="classllvm_1_1InlineAsm.html#a511f48809ad14f13e50b957a137a9d34aabfa616f81b4833fdf462b07aabfa53f">InlineAsm::isOutput</a>) {</div><div class="line"><a name="l11081"></a><span class="lineno">11081</span>&#160;          <a class="code" href="classllvm_1_1TargetLowering.html#acb82500e7e47e76d087ce8606ae8e625">ComputeConstraintToUse</a>(TC, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>());</div><div class="line"><a name="l11082"></a><span class="lineno">11082</span>&#160;          <span class="keywordtype">unsigned</span> AssignedReg;</div><div class="line"><a name="l11083"></a><span class="lineno">11083</span>&#160;          <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC;</div><div class="line"><a name="l11084"></a><span class="lineno">11084</span>&#160;          std::tie(AssignedReg, RC) = <a class="code" href="classllvm_1_1SITargetLowering.html#a5f39e10469c6e4a18135aed5e76cddf5">getRegForInlineAsmConstraint</a>(</div><div class="line"><a name="l11085"></a><span class="lineno">11085</span>&#160;              SIRI, TC.ConstraintCode, TC.ConstraintVT);</div><div class="line"><a name="l11086"></a><span class="lineno">11086</span>&#160;          <span class="keywordflow">if</span> (RC) {</div><div class="line"><a name="l11087"></a><span class="lineno">11087</span>&#160;            <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l11088"></a><span class="lineno">11088</span>&#160;            <span class="keywordflow">if</span> (AssignedReg != 0 &amp;&amp; SIRI-&gt;<a class="code" href="classllvm_1_1SIRegisterInfo.html#a62991cd0cb66809b09debf981f99892f">isSGPRReg</a>(MRI, AssignedReg))</div><div class="line"><a name="l11089"></a><span class="lineno">11089</span>&#160;              <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l11090"></a><span class="lineno">11090</span>&#160;            <span class="keywordflow">else</span> <span class="keywordflow">if</span> (SIRI-&gt;<a class="code" href="classllvm_1_1SIRegisterInfo.html#a8970a99110a2d04fd4c39c47919068f0">isSGPRClass</a>(RC))</div><div class="line"><a name="l11091"></a><span class="lineno">11091</span>&#160;              <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l11092"></a><span class="lineno">11092</span>&#160;          }</div><div class="line"><a name="l11093"></a><span class="lineno">11093</span>&#160;        }</div><div class="line"><a name="l11094"></a><span class="lineno">11094</span>&#160;      }</div><div class="line"><a name="l11095"></a><span class="lineno">11095</span>&#160;    }</div><div class="line"><a name="l11096"></a><span class="lineno">11096</span>&#160;  }</div><div class="line"><a name="l11097"></a><span class="lineno">11097</span>&#160;  <a class="code" href="classllvm_1_1SmallPtrSet.html">SmallPtrSet&lt;const Value *, 16&gt;</a> Visited;</div><div class="line"><a name="l11098"></a><span class="lineno">11098</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="SIISelLowering_8cpp.html#a2402756498c92310002727fef166f84f">hasCFUser</a>(V, Visited);</div><div class="line"><a name="l11099"></a><span class="lineno">11099</span>&#160;}</div><div class="ttc" id="classllvm_1_1GCNSubtarget_html_a26eea6294674b212aef650094cdbd54e"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a26eea6294674b212aef650094cdbd54e">llvm::GCNSubtarget::hasBCNT</a></div><div class="ttdeci">bool hasBCNT(unsigned Size) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00521">AMDGPUSubtarget.h:521</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_ab8e1af73424a59a00656c9ffd505c03f"><div class="ttname"><a href="classllvm_1_1MVT.html#ab8e1af73424a59a00656c9ffd505c03f">llvm::MVT::getStoreSize</a></div><div class="ttdeci">TypeSize getStoreSize() const</div><div class="ttdoc">Return the number of bytes overwritten by a store of the specified value type. </div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00841">MachineValueType.h:841</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_acf5d1c40abe4982609f6e3818c60589c"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#acf5d1c40abe4982609f6e3818c60589c">llvm::SelectionDAG::getStore</a></div><div class="ttdeci">SDValue getStore(SDValue Chain, const SDLoc &amp;dl, SDValue Val, SDValue Ptr, MachinePointerInfo PtrInfo, unsigned Alignment=0, MachineMemOperand::Flags MMOFlags=MachineMemOperand::MONone, const AAMDNodes &amp;AAInfo=AAMDNodes())</div><div class="ttdoc">Helper function to build ISD::STORE nodes. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l06919">SelectionDAG.cpp:6919</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a677e0081c4c38cace27f0ac733761d07"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a677e0081c4c38cace27f0ac733761d07">llvm::SIMachineFunctionInfo::addImplicitBufferPtr</a></div><div class="ttdeci">unsigned addImplicitBufferPtr(const SIRegisterInfo &amp;TRI)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8cpp_source.html#l00232">SIMachineFunctionInfo.cpp:232</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea0173ca5cd8965ff549096df6c0869f0c"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea0173ca5cd8965ff549096df6c0869f0c">llvm::AMDGPUISD::ELSE</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00347">AMDGPUISelLowering.h:347</a></div></div>
<div class="ttc" id="ValueTracking_8cpp_html_a2cb59ea8f9e8543986d40c48acfd24a3"><div class="ttname"><a href="ValueTracking_8cpp.html#a2cb59ea8f9e8543986d40c48acfd24a3">getBitWidth</a></div><div class="ttdeci">static unsigned getBitWidth(Type *Ty, const DataLayout &amp;DL)</div><div class="ttdoc">Returns the bitwidth of the given scalar or pointer type. </div><div class="ttdef"><b>Definition:</b> <a href="ValueTracking_8cpp_source.html#l00089">ValueTracking.cpp:89</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a83a558d1f47c278d99d1e6f97d73bf44"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a83a558d1f47c278d99d1e6f97d73bf44">llvm::SIMachineFunctionInfo::getFrameOffsetReg</a></div><div class="ttdeci">unsigned getFrameOffsetReg() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00712">SIMachineFunctionInfo.h:712</a></div></div>
<div class="ttc" id="SIISelLowering_8cpp_html_a6ffcf0878851c4e84a8c11a68b07e9e7"><div class="ttname"><a href="SIISelLowering_8cpp.html#a6ffcf0878851c4e84a8c11a68b07e9e7">lowerICMPIntrinsic</a></div><div class="ttdeci">static SDValue lowerICMPIntrinsic(const SITargetLowering &amp;TLI, SDNode *N, SelectionDAG &amp;DAG)</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l04203">SIISelLowering.cpp:4203</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a2bf7b2bd509d4268cef9571b5dbd42db"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a2bf7b2bd509d4268cef9571b5dbd42db">llvm::SIMachineFunctionInfo::getScratchWaveOffsetReg</a></div><div class="ttdeci">unsigned getScratchWaveOffsetReg() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00708">SIMachineFunctionInfo.h:708</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a9f18320cbef40fbce75207f0e7ab1a28"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a9f18320cbef40fbce75207f0e7ab1a28">llvm::SIMachineFunctionInfo::setWorkItemIDX</a></div><div class="ttdeci">void setWorkItemIDX(ArgDescriptor Arg)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00568">SIMachineFunctionInfo.h:568</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorTemplateCommon_html_a075e34e98605d0e7c289763a104869ac"><div class="ttname"><a href="classllvm_1_1SmallVectorTemplateCommon.html#a075e34e98605d0e7c289763a104869ac">llvm::SmallVectorTemplateCommon&lt; T &gt;::end</a></div><div class="ttdeci">iterator end()</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00129">SmallVector.h:129</a></div></div>
<div class="ttc" id="LegacyDivergenceAnalysis_8h_html"><div class="ttname"><a href="LegacyDivergenceAnalysis_8h.html">LegacyDivergenceAnalysis.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode_html_af5252ebf458b72b49d66ec97f51841e3a064e9e9900217c959cd4bec112627012"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#af5252ebf458b72b49d66ec97f51841e3a064e9e9900217c959cd4bec112627012">llvm::AMDGPU::VGPRIndexMode::SRC0_ENABLE</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00216">SIDefines.h:216</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a994c4a36d64245a01e5220cb22c89968"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a994c4a36d64245a01e5220cb22c89968">llvm::SIMachineFunctionInfo::hasDispatchPtr</a></div><div class="ttdeci">bool hasDispatchPtr() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00595">SIMachineFunctionInfo.h:595</a></div></div>
<div class="ttc" id="NVVMIntrRange_8cpp_html_a2ae53ee71b2ccbb52b883c0b4f59f8c2"><div class="ttname"><a href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a></div><div class="ttdeci">uint64_t CallInst * C</div><div class="ttdef"><b>Definition:</b> <a href="NVVMIntrRange_8cpp_source.html#l00068">NVVMIntrRange.cpp:68</a></div></div>
<div class="ttc" id="structllvm_1_1TargetLowering_1_1CallLoweringInfo_html_aa4872f31b8be67e8a1998454db0766bd"><div class="ttname"><a href="structllvm_1_1TargetLowering_1_1CallLoweringInfo.html#aa4872f31b8be67e8a1998454db0766bd">llvm::TargetLowering::CallLoweringInfo::Chain</a></div><div class="ttdeci">SDValue Chain</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l03449">TargetLowering.h:3449</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">llvm::ISD::BITCAST</a></div><div class="ttdoc">BITCAST - This operator converts between integer, vector and FP values, as if the value was stored to...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00625">ISDOpcodes.h:625</a></div></div>
<div class="ttc" id="classllvm_1_1MemSDNode_html_abfc21c6926e533d26ad132d76eb1b0e7"><div class="ttname"><a href="classllvm_1_1MemSDNode.html#abfc21c6926e533d26ad132d76eb1b0e7">llvm::MemSDNode::isInvariant</a></div><div class="ttdeci">bool isInvariant() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01332">SelectionDAGNodes.h:1332</a></div></div>
<div class="ttc" id="namespacellvm_html_a443819cdc54f775be2d0836c16d3661e"><div class="ttname"><a href="namespacellvm.html#a443819cdc54f775be2d0836c16d3661e">llvm::isUInt&lt; 32 &gt;</a></div><div class="ttdeci">constexpr bool isUInt&lt; 32 &gt;(uint64_t x)</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00385">MathExtras.h:385</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110adaf9a3cb5c2ef5eb713bd6bf4ae23aeb"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110adaf9a3cb5c2ef5eb713bd6bf4ae23aeb">llvm::ISD::FP_ROUND</a></div><div class="ttdoc">X = FP_ROUND(Y, TRUNC) - Rounding &amp;#39;Y&amp;#39; from a larger floating point type down to the precision of the ...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00599">ISDOpcodes.h:599</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea0819f8cbdd0851cea7a14606204c92fa"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea0819f8cbdd0851cea7a14606204c92fa">llvm::AMDGPUISD::DIV_SCALE</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00395">AMDGPUISelLowering.h:395</a></div></div>
<div class="ttc" id="classllvm_1_1CCState_html_a191a65cff7d80b2651df427db2bbf908"><div class="ttname"><a href="classllvm_1_1CCState.html#a191a65cff7d80b2651df427db2bbf908">llvm::CCState::getFirstUnallocated</a></div><div class="ttdeci">unsigned getFirstUnallocated(ArrayRef&lt; MCPhysReg &gt; Regs) const</div><div class="ttdoc">getFirstUnallocated - Return the index of the first unallocated register in the set, or Regs.size() if they are all allocated. </div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00344">CallingConvLower.h:344</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_ad768c6e8777e25ab6cba9285d2c01c87"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#ad768c6e8777e25ab6cba9285d2c01c87">llvm::AMDGPUTargetLowering::LowerReturn</a></div><div class="ttdeci">SDValue LowerReturn(SDValue Chain, CallingConv::ID CallConv, bool isVarArg, const SmallVectorImpl&lt; ISD::OutputArg &gt; &amp;Outs, const SmallVectorImpl&lt; SDValue &gt; &amp;OutVals, const SDLoc &amp;DL, SelectionDAG &amp;DAG) const override</div><div class="ttdoc">This hook must be implemented to lower outgoing return values, described by the Outs array...</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l01016">AMDGPUISelLowering.cpp:1016</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_aded931e298cfa08b5038ca2b63c06bb8"><div class="ttname"><a href="classllvm_1_1MVT.html#aded931e298cfa08b5038ca2b63c06bb8">llvm::MVT::getIntegerVT</a></div><div class="ttdeci">static MVT getIntegerVT(unsigned BitWidth)</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00899">MachineValueType.h:899</a></div></div>
<div class="ttc" id="classllvm_1_1CCState_html_a34218a663a02de9dc2d26a5639f58ebe"><div class="ttname"><a href="classllvm_1_1CCState.html#a34218a663a02de9dc2d26a5639f58ebe">llvm::CCState::AnalyzeCallResult</a></div><div class="ttdeci">void AnalyzeCallResult(const SmallVectorImpl&lt; ISD::InputArg &gt; &amp;Ins, CCAssignFn Fn)</div><div class="ttdoc">AnalyzeCallResult - Analyze the return values of a call, incorporating info about the passed values i...</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8cpp_source.html#l00163">CallingConvLower.cpp:163</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPUFunctionArgInfo_html_ade8d1371d868ed5faaea7710aced1eff"><div class="ttname"><a href="structllvm_1_1AMDGPUFunctionArgInfo.html#ade8d1371d868ed5faaea7710aced1eff">llvm::AMDGPUFunctionArgInfo::DispatchPtr</a></div><div class="ttdeci">ArgDescriptor DispatchPtr</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00125">AMDGPUArgumentUsageInfo.h:125</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea41c8322a0c1353beca047ee2d6c0742d"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea41c8322a0c1353beca047ee2d6c0742d">llvm::AMDGPUISD::RSQ_CLAMP</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00411">AMDGPUISelLowering.h:411</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_a58b73e7766fb13e9033b8cc011e5d3ea"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a58b73e7766fb13e9033b8cc011e5d3ea">llvm::GCNSubtarget::hasLDSMisalignedBug</a></div><div class="ttdeci">bool hasLDSMisalignedBug() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l01042">AMDGPUSubtarget.h:1042</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a1ac8d27532cfd1d1f032ecbff2ba3611"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">llvm::MachineInstrBuilder::add</a></div><div class="ttdeci">const MachineInstrBuilder &amp; add(const MachineOperand &amp;MO) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00215">MachineInstrBuilder.h:215</a></div></div>
<div class="ttc" id="namespacellvm_html_a058782b98991f0719657d9008d3df41b"><div class="ttname"><a href="namespacellvm.html#a058782b98991f0719657d9008d3df41b">llvm::Log2_32_Ceil</a></div><div class="ttdeci">unsigned Log2_32_Ceil(uint32_t Value)</div><div class="ttdoc">Return the ceil log base 2 of the specified value, 32 if the value is zero. </div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00598">MathExtras.h:598</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_a10f2e810ecf2f7e2bb9150ed2c5b622a"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a10f2e810ecf2f7e2bb9150ed2c5b622a">llvm::GCNSubtarget::hasUsableDSOffset</a></div><div class="ttdeci">bool hasUsableDSOffset() const</div><div class="ttdoc">True if the offset field of DS instructions works as expected. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00571">AMDGPUSubtarget.h:571</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a477ef80c70c7359199eace0e5d3133b1"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a477ef80c70c7359199eace0e5d3133b1">llvm::ISD::BUILTIN_OP_END</a></div><div class="ttdoc">BUILTIN_OP_END - This must be the last enum value in this list. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00943">ISDOpcodes.h:943</a></div></div>
<div class="ttc" id="SHA1_8cpp_html_a1bc4af4fa5a3bfa986fc52423858998d"><div class="ttname"><a href="SHA1_8cpp.html#a1bc4af4fa5a3bfa986fc52423858998d">r3</a></div><div class="ttdeci">static void r3(uint32_t &amp;A, uint32_t &amp;B, uint32_t &amp;C, uint32_t &amp;D, uint32_t &amp;E, int I, uint32_t *Buf)</div><div class="ttdef"><b>Definition:</b> <a href="SHA1_8cpp_source.html#l00061">SHA1.cpp:61</a></div></div>
<div class="ttc" id="MachineMemOperand_8h_html"><div class="ttname"><a href="MachineMemOperand_8h.html">MachineMemOperand.h</a></div></div>
<div class="ttc" id="classllvm_1_1DataLayout_html"><div class="ttname"><a href="classllvm_1_1DataLayout.html">llvm::DataLayout</a></div><div class="ttdoc">A parsed version of the target data layout string in and methods for querying it. ...</div><div class="ttdef"><b>Definition:</b> <a href="DataLayout_8h_source.html#l00111">DataLayout.h:111</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html_af37fa82c85e811c7ed496ebcbacf99c8"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#af37fa82c85e811c7ed496ebcbacf99c8">llvm::SITargetLowering::getVectorTypeBreakdownForCallingConv</a></div><div class="ttdeci">unsigned getVectorTypeBreakdownForCallingConv(LLVMContext &amp;Context, CallingConv::ID CC, EVT VT, EVT &amp;IntermediateVT, unsigned &amp;NumIntermediates, MVT &amp;RegisterVT) const override</div><div class="ttdoc">Certain targets such as MIPS require that some types such as vectors are always broken down into scal...</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l00843">SIISelLowering.cpp:843</a></div></div>
<div class="ttc" id="MachineValueType_8h_html"><div class="ttname"><a href="MachineValueType_8h.html">MachineValueType.h</a></div></div>
<div class="ttc" id="IR_2Instruction_8h_html"><div class="ttname"><a href="IR_2Instruction_8h.html">Instruction.h</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorImpl_html_a396fcfee6914c76974b73c3d203da6a5"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html#a396fcfee6914c76974b73c3d203da6a5">llvm::SmallVectorImpl::emplace_back</a></div><div class="ttdeci">reference emplace_back(ArgTypes &amp;&amp;... Args)</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00641">SmallVector.h:641</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1Arg_1_1Key_html_a6b334a5f83504ebc99cc59f4f333ff98"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1Arg_1_1Key.html#a6b334a5f83504ebc99cc59f4f333ff98">llvm::AMDGPU::HSAMD::Kernel::Arg::Key::Align</a></div><div class="ttdeci">constexpr char Align[]</div><div class="ttdoc">Key for Kernel::Arg::Metadata::mAlign. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUMetadata_8h_source.html#l00164">AMDGPUMetadata.h:164</a></div></div>
<div class="ttc" id="classllvm_1_1TargetOptions_html"><div class="ttname"><a href="classllvm_1_1TargetOptions.html">llvm::TargetOptions</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetOptions_8h_source.html#l00106">TargetOptions.h:106</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a2852a5b6baa80b1589a46737210a8cad"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a2852a5b6baa80b1589a46737210a8cad">llvm::ISD::FSUB</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00295">ISDOpcodes.h:295</a></div></div>
<div class="ttc" id="namespacellvm_html_a0724f162df94451d626d918e992fe123"><div class="ttname"><a href="namespacellvm.html#a0724f162df94451d626d918e992fe123">llvm::getICmpCondCode</a></div><div class="ttdeci">ISD::CondCode getICmpCondCode(ICmpInst::Predicate Pred)</div><div class="ttdoc">getICmpCondCode - Return the ISD condition code corresponding to the given LLVM IR integer condition ...</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2Analysis_8cpp_source.html#l00238">Analysis.cpp:238</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a9f59cc264907eb86e29564d5f6a5b213"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9f59cc264907eb86e29564d5f6a5b213">llvm::ISD::FMINNUM</a></div><div class="ttdoc">FMINNUM/FMAXNUM - Perform floating-point minimum or maximum on two values. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00652">ISDOpcodes.h:652</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html_a1964207fae81f04966b2a9dcfc21cf7b"><div class="ttname"><a href="classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">llvm::BitVector::set</a></div><div class="ttdeci">BitVector &amp; set()</div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00397">BitVector.h:397</a></div></div>
<div class="ttc" id="classllvm_1_1SDValue_html_a6b2b8ca5b0fdf6484247d5ae74deb9ff"><div class="ttname"><a href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">llvm::SDValue::getValueType</a></div><div class="ttdeci">EVT getValueType() const</div><div class="ttdoc">Return the ValueType of the referenced return value. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01153">SelectionDAGNodes.h:1153</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html_a59cbd71d104e6dd12907e781dfe51b33"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a59cbd71d104e6dd12907e781dfe51b33">llvm::SITargetLowering::isLegalGlobalAddressingMode</a></div><div class="ttdeci">bool isLegalGlobalAddressingMode(const AddrMode &amp;AM) const</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l01095">SIISelLowering.cpp:1095</a></div></div>
<div class="ttc" id="SIRegisterInfo_8h_html"><div class="ttname"><a href="SIRegisterInfo_8h.html">SIRegisterInfo.h</a></div><div class="ttdoc">Interface definition for SIRegisterInfo. </div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a49615145fd6c985a530ec3743d053475"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a49615145fd6c985a530ec3743d053475">llvm::MVT::v4f32</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00128">MachineValueType.h:128</a></div></div>
<div class="ttc" id="structllvm_1_1TargetLoweringBase_1_1AddrMode_html"><div class="ttname"><a href="structllvm_1_1TargetLoweringBase_1_1AddrMode.html">llvm::TargetLoweringBase::AddrMode</a></div><div class="ttdoc">This represents an addressing mode of: BaseGV + BaseOffs + BaseReg + Scale*ScaleReg If BaseGV is null...</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l02167">TargetLowering.h:2167</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUArgumentUsageInfo_html_a59562e2ca7080f0be0f1561fd83f8f5c"><div class="ttname"><a href="classllvm_1_1AMDGPUArgumentUsageInfo.html#a59562e2ca7080f0be0f1561fd83f8f5c">llvm::AMDGPUArgumentUsageInfo::setFuncArgInfo</a></div><div class="ttdeci">void setFuncArgInfo(const Function &amp;F, const AMDGPUFunctionArgInfo &amp;ArgInfo)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00174">AMDGPUArgumentUsageInfo.h:174</a></div></div>
<div class="ttc" id="SHA1_8cpp_html_a723eaa5ada5620f3ec382e24ab5f0da5"><div class="ttname"><a href="SHA1_8cpp.html#a723eaa5ada5620f3ec382e24ab5f0da5">r2</a></div><div class="ttdeci">static void r2(uint32_t &amp;A, uint32_t &amp;B, uint32_t &amp;C, uint32_t &amp;D, uint32_t &amp;E, int I, uint32_t *Buf)</div><div class="ttdef"><b>Definition:</b> <a href="SHA1_8cpp_source.html#l00055">SHA1.cpp:55</a></div></div>
<div class="ttc" id="structllvm_1_1ArgDescriptor_html_a852ac735626227d15a4ecd9d81131c8d"><div class="ttname"><a href="structllvm_1_1ArgDescriptor.html#a852ac735626227d15a4ecd9d81131c8d">llvm::ArgDescriptor::getRegister</a></div><div class="ttdeci">Register getRegister() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00071">AMDGPUArgumentUsageInfo.h:71</a></div></div>
<div class="ttc" id="ErlangGCPrinter_8cpp_html_a74b474c0616ab55c1d9487f11fd31d26"><div class="ttname"><a href="ErlangGCPrinter_8cpp.html#a74b474c0616ab55c1d9487f11fd31d26">X</a></div><div class="ttdeci">static GCMetadataPrinterRegistry::Add&lt; ErlangGCPrinter &gt; X(&quot;erlang&quot;, &quot;erlang-compatible garbage collector&quot;)</div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a9133d7cfb6a66404ff7757b699bc3941"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9133d7cfb6a66404ff7757b699bc3941">llvm::ISD::FCOS</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00640">ISDOpcodes.h:640</a></div></div>
<div class="ttc" id="classllvm_1_1LoadSDNode_html_a30f6c6ecc438ec954b1e5640c81db32d"><div class="ttname"><a href="classllvm_1_1LoadSDNode.html#a30f6c6ecc438ec954b1e5640c81db32d">llvm::LoadSDNode::getOffset</a></div><div class="ttdeci">const SDValue &amp; getOffset() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l02243">SelectionDAGNodes.h:2243</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html_a88e01d7fa3f418c441946a2200eb12c0"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a88e01d7fa3f418c441946a2200eb12c0">llvm::SITargetLowering::shouldEmitFixup</a></div><div class="ttdeci">bool shouldEmitFixup(const GlobalValue *GV) const</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l04432">SIISelLowering.cpp:4432</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_aae53bd9a95aa32ba5a9515953cf70ddf"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#aae53bd9a95aa32ba5a9515953cf70ddf">llvm::SIMachineFunctionInfo::hasPrivateSegmentBuffer</a></div><div class="ttdeci">bool hasPrivateSegmentBuffer() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00591">SIMachineFunctionInfo.h:591</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_acf005b2695c64eb57157215562463116"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#acf005b2695c64eb57157215562463116">llvm::AMDGPUSubtarget::isAmdHsaOS</a></div><div class="ttdeci">bool isAmdHsaOS() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00123">AMDGPUSubtarget.h:123</a></div></div>
<div class="ttc" id="classllvm_1_1SDValue_html_a1c861a21f795c3108ab690f3a45c881a"><div class="ttname"><a href="classllvm_1_1SDValue.html#a1c861a21f795c3108ab690f3a45c881a">llvm::SDValue::isUndef</a></div><div class="ttdeci">bool isUndef() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01189">SelectionDAGNodes.h:1189</a></div></div>
<div class="ttc" id="classllvm_1_1LLT_html_ad0fd2b50be800faedc8a0c0bbd708db7"><div class="ttname"><a href="classllvm_1_1LLT.html#ad0fd2b50be800faedc8a0c0bbd708db7">llvm::LLT::pointer</a></div><div class="ttdeci">static LLT pointer(unsigned AddressSpace, unsigned SizeInBits)</div><div class="ttdoc">Get a low-level pointer in the given address space. </div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00049">LowLevelTypeImpl.h:49</a></div></div>
<div class="ttc" id="classllvm_1_1SIRegisterInfo_html_a9e65e7f3940616d9da8bf3920d6f468e"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a9e65e7f3940616d9da8bf3920d6f468e">llvm::SIRegisterInfo::reservedPrivateSegmentBufferReg</a></div><div class="ttdeci">unsigned reservedPrivateSegmentBufferReg(const MachineFunction &amp;MF) const</div><div class="ttdoc">Return the end register initially reserved for the scratch buffer in case spilling is needed...</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00109">SIRegisterInfo.cpp:109</a></div></div>
<div class="ttc" id="DiagnosticInfo_8h_html"><div class="ttname"><a href="DiagnosticInfo_8h.html">DiagnosticInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a586cbcab7599db1f50f3b6759115179b"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586cbcab7599db1f50f3b6759115179b">llvm::MVT::i128</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00045">MachineValueType.h:45</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a8e769562ff1c9df9cbc0330f8df589b2"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a8e769562ff1c9df9cbc0330f8df589b2">llvm::AMDGPU::Hwreg::encodeHwreg</a></div><div class="ttdeci">uint64_t encodeHwreg(uint64_t Id, uint64_t Offset, uint64_t Width)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00746">AMDGPUBaseInfo.cpp:746</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html_a5f39e10469c6e4a18135aed5e76cddf5"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a5f39e10469c6e4a18135aed5e76cddf5">llvm::SITargetLowering::getRegForInlineAsmConstraint</a></div><div class="ttdeci">std::pair&lt; unsigned, const TargetRegisterClass * &gt; getRegForInlineAsmConstraint(const TargetRegisterInfo *TRI, StringRef Constraint, MVT VT) const override</div><div class="ttdoc">Given a physical register constraint (e.g. </div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l10590">SIISelLowering.cpp:10590</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea7a72b1623438db530a70ec0183c525c8"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea7a72b1623438db530a70ec0183c525c8">llvm::AMDGPUISD::INTERP_P1LL_F16</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00479">AMDGPUISelLowering.h:479</a></div></div>
<div class="ttc" id="classllvm_1_1GlobalAddressSDNode_html_a0622a72b15dee45d1694b152ccb7f15b"><div class="ttname"><a href="classllvm_1_1GlobalAddressSDNode.html#a0622a72b15dee45d1694b152ccb7f15b">llvm::GlobalAddressSDNode::getGlobal</a></div><div class="ttdeci">const GlobalValue * getGlobal() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01725">SelectionDAGNodes.h:1725</a></div></div>
<div class="ttc" id="classllvm_1_1ExtractValueInst_html"><div class="ttname"><a href="classllvm_1_1ExtractValueInst.html">llvm::ExtractValueInst</a></div><div class="ttdoc">This instruction extracts a struct member or array element value from an aggregate value...</div><div class="ttdef"><b>Definition:</b> <a href="Instructions_8h_source.html#l02298">Instructions.h:2298</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea61c1f4bb39a8d5172f7a4f2b50d8b290"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea61c1f4bb39a8d5172f7a4f2b50d8b290">llvm::AMDGPUISD::CVT_PK_U16_U32</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00459">AMDGPUISelLowering.h:459</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_a18ef501217029506f0ed9027ff266480"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a18ef501217029506f0ed9027ff266480">llvm::GCNSubtarget::hasApertureRegs</a></div><div class="ttdeci">bool hasApertureRegs() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00687">AMDGPUSubtarget.h:687</a></div></div>
<div class="ttc" id="classllvm_1_1LegacyDivergenceAnalysis_html_a4a253a85dfb87aff4577ea13f90db82f"><div class="ttname"><a href="classllvm_1_1LegacyDivergenceAnalysis.html#a4a253a85dfb87aff4577ea13f90db82f">llvm::LegacyDivergenceAnalysis::isDivergent</a></div><div class="ttdeci">bool isDivergent(const Value *V) const</div><div class="ttdef"><b>Definition:</b> <a href="LegacyDivergenceAnalysis_8cpp_source.html#l00359">LegacyDivergenceAnalysis.cpp:359</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_a23f2f5947fc429aff1270651c6d019ea"><div class="ttname"><a href="classllvm_1_1SDNode.html#a23f2f5947fc429aff1270651c6d019ea">llvm::SDNode::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const</div><div class="ttdoc">Return the SelectionDAG opcode value for this node. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00663">SelectionDAGNodes.h:663</a></div></div>
<div class="ttc" id="classllvm_1_1Argument_html"><div class="ttname"><a href="classllvm_1_1Argument.html">llvm::Argument</a></div><div class="ttdoc">This class represents an incoming formal argument to a Function. </div><div class="ttdef"><b>Definition:</b> <a href="Argument_8h_source.html#l00029">Argument.h:29</a></div></div>
<div class="ttc" id="NVVMIntrRange_8cpp_html_afad351d7bf10ac0446b64e7827634e94"><div class="ttname"><a href="NVVMIntrRange_8cpp.html#afad351d7bf10ac0446b64e7827634e94">Context</a></div><div class="ttdeci">LLVMContext &amp; Context</div><div class="ttdef"><b>Definition:</b> <a href="NVVMIntrRange_8cpp_source.html#l00073">NVVMIntrRange.cpp:73</a></div></div>
<div class="ttc" id="classllvm_1_1DiagnosticInfoUnsupported_html"><div class="ttname"><a href="classllvm_1_1DiagnosticInfoUnsupported.html">llvm::DiagnosticInfoUnsupported</a></div><div class="ttdoc">Diagnostic information for unsupported feature in backend. </div><div class="ttdef"><b>Definition:</b> <a href="DiagnosticInfo_8h_source.html#l00980">DiagnosticInfo.h:980</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_aabb66ae6636b6dbd45c1b66dd9353821a3b608a404034c22b030fca524632ebb0"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#aabb66ae6636b6dbd45c1b66dd9353821a3b608a404034c22b030fca524632ebb0">llvm::AMDGPUTargetLowering::FIRST_IMPLICIT</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00314">AMDGPUISelLowering.h:314</a></div></div>
<div class="ttc" id="namespacellvm_1_1MipsISD_html_a422daf9aa810935178671306b651d69ba88a797f57846adb2c382b3732b471913"><div class="ttname"><a href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba88a797f57846adb2c382b3732b471913">llvm::MipsISD::Ext</a></div><div class="ttdef"><b>Definition:</b> <a href="MipsISelLowering_8h_source.html#l00158">MipsISelLowering.h:158</a></div></div>
<div class="ttc" id="structllvm_1_1ISD_1_1ArgFlagsTy_html_a989f6c0917729b4622f413f629239420"><div class="ttname"><a href="structllvm_1_1ISD_1_1ArgFlagsTy.html#a989f6c0917729b4622f413f629239420">llvm::ISD::ArgFlagsTy::isSplit</a></div><div class="ttdeci">bool isSplit() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetCallingConv_8h_source.html#l00116">TargetCallingConv.h:116</a></div></div>
<div class="ttc" id="structllvm_1_1EVT_html_a59eee3929b9155fd268e3e3f6c0efde9"><div class="ttname"><a href="structllvm_1_1EVT.html#a59eee3929b9155fd268e3e3f6c0efde9">llvm::EVT::isPow2VectorType</a></div><div class="ttdeci">bool isPow2VectorType() const</div><div class="ttdoc">Returns true if the given vector is a power of 2. </div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00374">ValueTypes.h:374</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_ac0c4ae07ac6d74f8f7b4e8f8a04f4bd5"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#ac0c4ae07ac6d74f8f7b4e8f8a04f4bd5">llvm::AMDGPUTargetLowering::CreateLiveInRegister</a></div><div class="ttdeci">SDValue CreateLiveInRegister(SelectionDAG &amp;DAG, const TargetRegisterClass *RC, unsigned Reg, EVT VT, const SDLoc &amp;SL, bool RawReg=false) const</div><div class="ttdoc">Helper function that adds Reg to the LiveIn list of the DAG&amp;#39;s MachineFunction. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l04118">AMDGPUISelLowering.cpp:4118</a></div></div>
<div class="ttc" id="AMDGPUSubtarget_8h_html"><div class="ttname"><a href="AMDGPUSubtarget_8h.html">AMDGPUSubtarget.h</a></div><div class="ttdoc">AMDGPU specific subclass of TargetSubtarget. </div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetMachine_html"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetMachine.html">llvm::AMDGPUTargetMachine</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUTargetMachine_8h_source.html#l00032">AMDGPUTargetMachine.h:32</a></div></div>
<div class="ttc" id="namespacellvm_1_1sys_1_1path_html_a00a76a729b319dc47beffbe07325565f"><div class="ttname"><a href="namespacellvm_1_1sys_1_1path.html#a00a76a729b319dc47beffbe07325565f">llvm::sys::path::begin</a></div><div class="ttdeci">const_iterator begin(StringRef path, Style style=Style::native)</div><div class="ttdoc">Get begin iterator over path. </div><div class="ttdef"><b>Definition:</b> <a href="Path_8cpp_source.html#l00224">Path.cpp:224</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a02538b0ed6775ee36651d7abec91256b"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a02538b0ed6775ee36651d7abec91256b">llvm::SIMachineFunctionInfo::isPSInputAllocated</a></div><div class="ttdeci">bool isPSInputAllocated(unsigned Index) const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00803">SIMachineFunctionInfo.h:803</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_a305a3a4874c597243cd5ba04af01339e"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#a305a3a4874c597243cd5ba04af01339e">llvm::SelectionDAG::UnrollVectorOp</a></div><div class="ttdeci">SDValue UnrollVectorOp(SDNode *N, unsigned ResNE=0)</div><div class="ttdoc">Utility function used by legalize and lowering to &quot;unroll&quot; a vector operation by splitting out the sc...</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l09253">SelectionDAG.cpp:9253</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_a569ef38e3e8f453282539783412c5601"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a569ef38e3e8f453282539783412c5601">llvm::GCNSubtarget::useDS128</a></div><div class="ttdeci">bool useDS128() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00649">AMDGPUSubtarget.h:649</a></div></div>
<div class="ttc" id="MachineOperand_8h_html"><div class="ttname"><a href="MachineOperand_8h.html">MachineOperand.h</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_ae8ade4269715b02714b67bdf1a0b9ba5"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#ae8ade4269715b02714b67bdf1a0b9ba5">llvm::AMDGPUTargetLowering::PerformDAGCombine</a></div><div class="ttdeci">SDValue PerformDAGCombine(SDNode *N, DAGCombinerInfo &amp;DCI) const override</div><div class="ttdoc">This method will be invoked for all target nodes and for any target-independent nodes that the target...</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l03902">AMDGPUISelLowering.cpp:3902</a></div></div>
<div class="ttc" id="Instructions_8h_html"><div class="ttname"><a href="Instructions_8h.html">Instructions.h</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_a5b631ac3ef73be923372fb2fb1de405e"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#a5b631ac3ef73be923372fb2fb1de405e">llvm::SelectionDAG::getCALLSEQ_END</a></div><div class="ttdeci">SDValue getCALLSEQ_END(SDValue Chain, SDValue Op1, SDValue Op2, SDValue InGlue, const SDLoc &amp;DL)</div><div class="ttdoc">Return a new CALLSEQ_END node, which always must have a glue result (to ensure it&amp;#39;s not CSE&amp;#39;d)...</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8h_source.html#l00895">SelectionDAG.h:895</a></div></div>
<div class="ttc" id="SIISelLowering_8cpp_html_a7e72444a968f0d580712f6ae719f23fd"><div class="ttname"><a href="SIISelLowering_8cpp.html#a7e72444a968f0d580712f6ae719f23fd">getSplatConstantFP</a></div><div class="ttdeci">static ConstantFPSDNode * getSplatConstantFP(SDValue Op)</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l09077">SIISelLowering.cpp:9077</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_afe874ca7d702f7f6e01d0a0924ff372a"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#afe874ca7d702f7f6e01d0a0924ff372a">llvm::SIMachineFunctionInfo::hasPrivateSegmentWaveByteOffset</a></div><div class="ttdeci">bool hasPrivateSegmentWaveByteOffset() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00631">SIMachineFunctionInfo.h:631</a></div></div>
<div class="ttc" id="SIWholeQuadMode_8cpp_html_a0c198437833c48138f49e3589bd08773"><div class="ttname"><a href="SIWholeQuadMode_8cpp.html#a0c198437833c48138f49e3589bd08773">Mode</a></div><div class="ttdeci">SI Whole Quad Mode</div><div class="ttdef"><b>Definition:</b> <a href="SIWholeQuadMode_8cpp_source.html#l00220">SIWholeQuadMode.cpp:220</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html_a4678f677f6c3bd2a4c2d4b64549017d0"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a4678f677f6c3bd2a4c2d4b64549017d0">llvm::SITargetLowering::allocateHSAUserSGPRs</a></div><div class="ttdeci">void allocateHSAUserSGPRs(CCState &amp;CCInfo, MachineFunction &amp;MF, const SIRegisterInfo &amp;TRI, SIMachineFunctionInfo &amp;Info) const</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l01767">SIISelLowering.cpp:1767</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_a4730d588468e16e01a6a2c475043c511"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a4730d588468e16e01a6a2c475043c511">llvm::GCNSubtarget::hasFlatScrRegister</a></div><div class="ttdeci">bool hasFlatScrRegister() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00707">AMDGPUSubtarget.h:707</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPUFunctionArgInfo_html_a0e789059bf7f286b7f6bc75b43aac98b"><div class="ttname"><a href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98b">llvm::AMDGPUFunctionArgInfo::PreloadedValue</a></div><div class="ttdeci">PreloadedValue</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00098">AMDGPUArgumentUsageInfo.h:98</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">llvm::MVT::f16</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00050">MachineValueType.h:50</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a9070de8a5c5b71851732c4c54e2ffedf"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9070de8a5c5b71851732c4c54e2ffedf">llvm::ISD::EXTRACT_SUBVECTOR</a></div><div class="ttdoc">EXTRACT_SUBVECTOR(VECTOR, IDX) - Returns a subvector from VECTOR (an vector value) starting with the ...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00412">ISDOpcodes.h:412</a></div></div>
<div class="ttc" id="namespacellvm_html_a7f2a3d4dcfee70225988aec53ff1e173"><div class="ttname"><a href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">llvm::report_fatal_error</a></div><div class="ttdeci">LLVM_ATTRIBUTE_NORETURN void report_fatal_error(Error Err, bool gen_crash_diag=true)</div><div class="ttdoc">Report a serious error, calling any installed error handler. </div><div class="ttdef"><b>Definition:</b> <a href="Testing_2Support_2Error_8cpp_source.html#l00140">Error.cpp:140</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a6d5e322b263f0d5ea4204efafc1d78bb"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a6d5e322b263f0d5ea4204efafc1d78bb">llvm::ISD::BR_CC</a></div><div class="ttdoc">BR_CC - Conditional branch. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00708">ISDOpcodes.h:708</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants. </div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html_ae2b19bc21d3201e045841292463888ba"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#ae2b19bc21d3201e045841292463888ba">llvm::SITargetLowering::getTgtMemIntrinsic</a></div><div class="ttdeci">bool getTgtMemIntrinsic(IntrinsicInfo &amp;, const CallInst &amp;, MachineFunction &amp;MF, unsigned IntrinsicID) const override</div><div class="ttdoc">Given an intrinsic, checks if on the target the intrinsic will need to map to a MemIntrinsicNode (tou...</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l00921">SIISelLowering.cpp:921</a></div></div>
<div class="ttc" id="namespaceAMDGPUAS_html_afcb1e66314d0104a9c726cbd599c27e6a62750506f985a78937099c8936661bd1"><div class="ttname"><a href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6a62750506f985a78937099c8936661bd1">AMDGPUAS::BUFFER_FAT_POINTER</a></div><div class="ttdoc">Address space for 160-bit buffer fat pointers. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPU_8h_source.html#l00281">AMDGPU.h:281</a></div></div>
<div class="ttc" id="classllvm_1_1CCValAssign_html_a17dbc2feaea84ef8d353095d6e618f29"><div class="ttname"><a href="classllvm_1_1CCValAssign.html#a17dbc2feaea84ef8d353095d6e618f29">llvm::CCValAssign::getLocReg</a></div><div class="ttdeci">Register getLocReg() const</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00150">CallingConvLower.h:150</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110af675e759c0ffff8d48ea14a60fe3517b"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110af675e759c0ffff8d48ea14a60fe3517b">llvm::ISD::UMAX</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00445">ISDOpcodes.h:445</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_a0fa696e47a30e77762a75d6eb8fe1e34"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a0fa696e47a30e77762a75d6eb8fe1e34">llvm::GCNSubtarget::hasUsableDivScaleConditionOutput</a></div><div class="ttdeci">bool hasUsableDivScaleConditionOutput() const</div><div class="ttdoc">Condition output from div_scale is usable. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00580">AMDGPUSubtarget.h:580</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a13c4414eff134cca785b7f6e50dec7cb"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a13c4414eff134cca785b7f6e50dec7cb">llvm::AMDGPUTargetLowering::analyzeFormalArgumentsCompute</a></div><div class="ttdeci">void analyzeFormalArgumentsCompute(CCState &amp;State, const SmallVectorImpl&lt; ISD::InputArg &gt; &amp;Ins) const</div><div class="ttdoc">The SelectionDAGBuilder will automatically promote function arguments with illegal types...</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l00905">AMDGPUISelLowering.cpp:905</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_a3ee68ee9398984fcd74e7cfcc3fb4ce0"><div class="ttname"><a href="classllvm_1_1SDNode.html#a3ee68ee9398984fcd74e7cfcc3fb4ce0">llvm::SDNode::value_end</a></div><div class="ttdeci">value_iterator value_end() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01023">SelectionDAGNodes.h:1023</a></div></div>
<div class="ttc" id="classllvm_1_1FunctionType_html_a20cdc3911828248e70dbeae018106b76"><div class="ttname"><a href="classllvm_1_1FunctionType.html#a20cdc3911828248e70dbeae018106b76">llvm::FunctionType::getParamType</a></div><div class="ttdeci">Type * getParamType(unsigned i) const</div><div class="ttdoc">Parameter type accessors. </div><div class="ttdef"><b>Definition:</b> <a href="DerivedTypes_8h_source.html#l00140">DerivedTypes.h:140</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea5b0d5ebade040d8aadbf7258317b25f6"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea5b0d5ebade040d8aadbf7258317b25f6">llvm::AMDGPUISD::LDEXP</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00412">AMDGPUISelLowering.h:412</a></div></div>
<div class="ttc" id="structllvm_1_1ISD_1_1InputArg_html"><div class="ttname"><a href="structllvm_1_1ISD_1_1InputArg.html">llvm::ISD::InputArg</a></div><div class="ttdoc">InputArg - This struct carries flags and type information about a single incoming (formal) argument o...</div><div class="ttdef"><b>Definition:</b> <a href="TargetCallingConv_8h_source.html#l00157">TargetCallingConv.h:157</a></div></div>
<div class="ttc" id="classllvm_1_1AtomicSDNode_html_ae1be01ee8290461b0f344a0c0c3058a4"><div class="ttname"><a href="classllvm_1_1AtomicSDNode.html#ae1be01ee8290461b0f344a0c0c3058a4">llvm::AtomicSDNode::isCompareAndSwap</a></div><div class="ttdeci">bool isCompareAndSwap() const</div><div class="ttdoc">Returns true if this SDNode represents cmpxchg atomic operation, false otherwise. ...</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01440">SelectionDAGNodes.h:1440</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_abf8d0055af4879a302268d3f834b2be5"><div class="ttname"><a href="classllvm_1_1MVT.html#abf8d0055af4879a302268d3f834b2be5">llvm::MVT::getVectorVT</a></div><div class="ttdeci">static MVT getVectorVT(MVT VT, unsigned NumElements)</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00918">MachineValueType.h:918</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html_abc385634c5cb053216d49b31696b2e6a"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#abc385634c5cb053216d49b31696b2e6a">llvm::SITargetLowering::supportSplitCSR</a></div><div class="ttdeci">bool supportSplitCSR(MachineFunction *MF) const override</div><div class="ttdoc">Return true if the target supports that a subset of CSRs for the given machine function is handled ex...</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l01983">SIISelLowering.cpp:1983</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a10a8333f33c54fcb73d4f41ee264ce8e"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a10a8333f33c54fcb73d4f41ee264ce8e">llvm::SIInstrInfo::getDefaultRsrcDataFormat</a></div><div class="ttdeci">uint64_t getDefaultRsrcDataFormat() const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l05870">SIInstrInfo.cpp:5870</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a8d8773b28111d8898663d4a0f6223d68"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a8d8773b28111d8898663d4a0f6223d68">llvm::ISD::VECTOR_SHUFFLE</a></div><div class="ttdoc">VECTOR_SHUFFLE(VEC1, VEC2) - Returns a vector, of the same type as VEC1/VEC2. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00421">ISDOpcodes.h:421</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_ae39f39f7451b8556a479efc27ad2a149"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#ae39f39f7451b8556a479efc27ad2a149">llvm::TargetRegisterClass::begin</a></div><div class="ttdeci">iterator begin() const</div><div class="ttdoc">begin/end - Return all of the registers in this class. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00071">TargetRegisterInfo.h:71</a></div></div>
<div class="ttc" id="SIISelLowering_8cpp_html_a136cb2ec0e5490b741141adb8dad13cf"><div class="ttname"><a href="SIISelLowering_8cpp.html#a136cb2ec0e5490b741141adb8dad13cf">isBoolSGPR</a></div><div class="ttdeci">static bool isBoolSGPR(SDValue V)</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l08176">SIISelLowering.cpp:8176</a></div></div>
<div class="ttc" id="structllvm_1_1EVT_html_aa85c75e8eb097f02caeb5b9119eebfef"><div class="ttname"><a href="structllvm_1_1EVT.html#aa85c75e8eb097f02caeb5b9119eebfef">llvm::EVT::getScalarType</a></div><div class="ttdeci">EVT getScalarType() const</div><div class="ttdoc">If this is a vector type, return the element type, otherwise return this. </div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00262">ValueTypes.h:262</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea66151a58e581052270c1f5f1e4351b12"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea66151a58e581052270c1f5f1e4351b12">llvm::AMDGPUISD::BUFFER_STORE_SHORT</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00516">AMDGPUISelLowering.h:516</a></div></div>
<div class="ttc" id="DerivedTypes_8h_html"><div class="ttname"><a href="DerivedTypes_8h.html">DerivedTypes.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eaea80a8e6c027bf68457d482b4217581e"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaea80a8e6c027bf68457d482b4217581e">llvm::AMDGPUISD::TRIG_PREOP</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00401">AMDGPUISelLowering.h:401</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00223">MachineFunction.h:223</a></div></div>
<div class="ttc" id="classllvm_1_1Module_html"><div class="ttname"><a href="classllvm_1_1Module.html">llvm::Module</a></div><div class="ttdoc">A Module instance is used to store all the information related to an LLVM module. ...</div><div class="ttdef"><b>Definition:</b> <a href="Module_8h_source.html#l00066">Module.h:66</a></div></div>
<div class="ttc" id="Type_8h_html"><div class="ttname"><a href="Type_8h.html">Type.h</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a4f5ecc82c0deb906cdb3bbb581b41450"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a4f5ecc82c0deb906cdb3bbb581b41450">llvm::SIMachineFunctionInfo::getStackPtrOffsetReg</a></div><div class="ttdeci">unsigned getStackPtrOffsetReg() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00730">SIMachineFunctionInfo.h:730</a></div></div>
<div class="ttc" id="classllvm_1_1Type_html_a1db3db2c6a74c34944e465667e413365"><div class="ttname"><a href="classllvm_1_1Type.html#a1db3db2c6a74c34944e465667e413365">llvm::Type::isSized</a></div><div class="ttdeci">bool isSized(SmallPtrSetImpl&lt; Type *&gt; *Visited=nullptr) const</div><div class="ttdoc">Return true if it makes sense to take the size of this type. </div><div class="ttdef"><b>Definition:</b> <a href="Type_8h_source.html#l00265">Type.h:265</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eabf84d249106fbef805c08aae16f19968"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eabf84d249106fbef805c08aae16f19968">llvm::AMDGPUISD::DS_ORDERED_COUNT</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00500">AMDGPUISelLowering.h:500</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLowering_html_a1af840a92041720670b3ddb0abadaa84"><div class="ttname"><a href="classllvm_1_1TargetLowering.html#a1af840a92041720670b3ddb0abadaa84">llvm::TargetLowering::scalarizeVectorStore</a></div><div class="ttdeci">SDValue scalarizeVectorStore(StoreSDNode *ST, SelectionDAG &amp;DAG) const</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8cpp_source.html#l06599">TargetLowering.cpp:6599</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eaca625a65c81f340ce675d97fa2f92c5d"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaca625a65c81f340ce675d97fa2f92c5d">llvm::AMDGPUISD::SBUFFER_LOAD</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00513">AMDGPUISelLowering.h:513</a></div></div>
<div class="ttc" id="classllvm_1_1Type_html_a5e9e1c0dd93557be1b4ad72860f3cbdaa6a5dd38c5c337ac6ce6d5847b1ca7f15"><div class="ttname"><a href="classllvm_1_1Type.html#a5e9e1c0dd93557be1b4ad72860f3cbdaa6a5dd38c5c337ac6ce6d5847b1ca7f15">llvm::Type::FloatTyID</a></div><div class="ttdoc">2: 32-bit floating point type </div><div class="ttdef"><b>Definition:</b> <a href="Type_8h_source.html#l00059">Type.h:59</a></div></div>
<div class="ttc" id="SIISelLowering_8cpp_html_a8b8b61e035eb4f720d00f882918d6f1a"><div class="ttname"><a href="SIISelLowering_8cpp.html#a8b8b61e035eb4f720d00f882918d6f1a">getSPDenormModeValue</a></div><div class="ttdeci">static const SDValue getSPDenormModeValue(int SPDenormMode, SelectionDAG &amp;DAG, const SDLoc &amp;SL, const GCNSubtarget *ST)</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l07692">SIISelLowering.cpp:7692</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a5c77792a06583e0fe7a0379ad94a2809"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">llvm::MachineRegisterInfo::createVirtualRegister</a></div><div class="ttdeci">Register createVirtualRegister(const TargetRegisterClass *RegClass, StringRef Name=&quot;&quot;)</div><div class="ttdoc">createVirtualRegister - Create and return a new virtual register in the function with the specified r...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00158">MachineRegisterInfo.cpp:158</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html_aa8ee36cbd5d910c4f4a1d899a109baf6"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#aa8ee36cbd5d910c4f4a1d899a109baf6">llvm::SITargetLowering::getNumRegistersForCallingConv</a></div><div class="ttdeci">unsigned getNumRegistersForCallingConv(LLVMContext &amp;Context, CallingConv::ID CC, EVT VT) const override</div><div class="ttdoc">Certain targets require unusual breakdowns of certain types. </div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l00818">SIISelLowering.cpp:818</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__MB_html_ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2"><div class="ttname"><a href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">llvm::ARM_MB::ST</a></div><div class="ttdef"><b>Definition:</b> <a href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00073">ARMBaseInfo.h:73</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html_ae04fb59c8161149d4ccf19b9d5ea0c7f"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#ae04fb59c8161149d4ccf19b9d5ea0c7f">llvm::SITargetLowering::copyToM0</a></div><div class="ttdeci">SDValue copyToM0(SelectionDAG &amp;DAG, SDValue Chain, const SDLoc &amp;DL, SDValue V) const</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l05126">SIISelLowering.cpp:5126</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a425636b56fa037ed7b19ef7f9de30df9"><div class="ttname"><a href="classllvm_1_1MVT.html#a425636b56fa037ed7b19ef7f9de30df9">llvm::MVT::isVector</a></div><div class="ttdeci">bool isVector() const</div><div class="ttdoc">Return true if this is a vector value type. </div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00310">MachineValueType.h:310</a></div></div>
<div class="ttc" id="classllvm_1_1Triple_html_a5a777de4cd152c5b22b9d28439326d50"><div class="ttname"><a href="classllvm_1_1Triple.html#a5a777de4cd152c5b22b9d28439326d50">llvm::Triple::getOS</a></div><div class="ttdeci">OSType getOS() const</div><div class="ttdoc">getOS - Get the parsed operating system type of this triple. </div><div class="ttdef"><b>Definition:</b> <a href="Triple_8h_source.html#l00306">Triple.h:306</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a87b7dd3d6a9b68d1558fc6b4706708b0"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a87b7dd3d6a9b68d1558fc6b4706708b0">llvm::ISD::FROUND</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00642">ISDOpcodes.h:642</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea7d48c98e21f25f9fc5fdd89d7b2666ba"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea7d48c98e21f25f9fc5fdd89d7b2666ba">llvm::AMDGPUISD::PC_ADD_REL_OFFSET</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00482">AMDGPUISelLowering.h:482</a></div></div>
<div class="ttc" id="IntrinsicInst_8h_html"><div class="ttname"><a href="IntrinsicInst_8h.html">IntrinsicInst.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html_acb35f7f6a131a64e636d936246ebd37f"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#acb35f7f6a131a64e636d936246ebd37f">llvm::MachineFrameInfo::hasStackObjects</a></div><div class="ttdeci">bool hasStackObjects() const</div><div class="ttdoc">Return true if there are any stack objects in this function. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00345">MachineFrameInfo.h:345</a></div></div>
<div class="ttc" id="namespacellvm_1_1SIInstrFlags_html_aab1e56b694ff2c83f07ee874be04916fac3642a81e1e79c9359572b4c9bc9cb45"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#aab1e56b694ff2c83f07ee874be04916fac3642a81e1e79c9359572b4c9bc9cb45">llvm::SIInstrFlags::P_INFINITY</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00120">SIDefines.h:120</a></div></div>
<div class="ttc" id="classllvm_1_1CCState_html_a68e42c176546fb7cc5c9c4aeddc88334"><div class="ttname"><a href="classllvm_1_1CCState.html#a68e42c176546fb7cc5c9c4aeddc88334">llvm::CCState::isAllocated</a></div><div class="ttdeci">bool isAllocated(unsigned Reg) const</div><div class="ttdoc">isAllocated - Return true if the specified register (or an alias) is allocated. </div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00285">CallingConvLower.h:285</a></div></div>
<div class="ttc" id="classllvm_1_1LoadSDNode_html_ac9f1cc5985b1840e29407c526f7f9f34"><div class="ttname"><a href="classllvm_1_1LoadSDNode.html#ac9f1cc5985b1840e29407c526f7f9f34">llvm::LoadSDNode::getBasePtr</a></div><div class="ttdeci">const SDValue &amp; getBasePtr() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l02242">SelectionDAGNodes.h:2242</a></div></div>
<div class="ttc" id="namespacellvm_html_a901112c493d3827cda924430a6fbc9f4"><div class="ttname"><a href="namespacellvm.html#a901112c493d3827cda924430a6fbc9f4">llvm::Lo_32</a></div><div class="ttdeci">constexpr uint32_t Lo_32(uint64_t Value)</div><div class="ttdoc">Return the low 32 bits of a 64 bit value. </div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00325">MathExtras.h:325</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_abee7ecb577fcade34eb16ccb7f503e31ade1c53e7b8a373e22ec53ff7bcbace9f"><div class="ttname"><a href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31ade1c53e7b8a373e22ec53ff7bcbace9f">llvm::ISD::UNINDEXED</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00986">ISDOpcodes.h:986</a></div></div>
<div class="ttc" id="classllvm_1_1SIRegisterInfo_html_a2fcc4d3294381da29adb855c5f56c0d5"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a2fcc4d3294381da29adb855c5f56c0d5">llvm::SIRegisterInfo::getEquivalentVGPRClass</a></div><div class="ttdeci">const TargetRegisterClass * getEquivalentVGPRClass(const TargetRegisterClass *SRC) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l01325">SIRegisterInfo.cpp:1325</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_a7496e24185d49898e0e1e789357eb22b"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#a7496e24185d49898e0e1e789357eb22b">llvm::TargetRegisterClass::getRegister</a></div><div class="ttdeci">unsigned getRegister(unsigned i) const</div><div class="ttdoc">Return the specified register in the class. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00083">TargetRegisterInfo.h:83</a></div></div>
<div class="ttc" id="classllvm_1_1ConstantFPSDNode_html_abb6c0bd0d949e28b4629c44db637f14e"><div class="ttname"><a href="classllvm_1_1ConstantFPSDNode.html#abb6c0bd0d949e28b4629c44db637f14e">llvm::ConstantFPSDNode::isNegative</a></div><div class="ttdeci">bool isNegative() const</div><div class="ttdoc">Return true if the value is negative. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01629">SelectionDAGNodes.h:1629</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_a85d032a1f1dc4a077f3644b16a6a0243"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a85d032a1f1dc4a077f3644b16a6a0243">llvm::GCNSubtarget::hasFlatGlobalInsts</a></div><div class="ttdeci">bool hasFlatGlobalInsts() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00715">AMDGPUSubtarget.h:715</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html_a36d3bfad0983ce2ee47b935a62d844bb"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a36d3bfad0983ce2ee47b935a62d844bb">llvm::SITargetLowering::canMergeStoresTo</a></div><div class="ttdeci">bool canMergeStoresTo(unsigned AS, EVT MemVT, const SelectionDAG &amp;DAG) const override</div><div class="ttdoc">Returns if it&amp;#39;s reasonable to merge stores to MemVT size. </div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l01234">SIISelLowering.cpp:1234</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a6e1294084507417fe6404d7b7b9c9471"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a6e1294084507417fe6404d7b7b9c9471">llvm::AMDGPUTargetLowering::loadInputValue</a></div><div class="ttdeci">SDValue loadInputValue(SelectionDAG &amp;DAG, const TargetRegisterClass *RC, EVT VT, const SDLoc &amp;SL, const ArgDescriptor &amp;Arg) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l04184">AMDGPUISelLowering.cpp:4184</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_aa60e0e7438de97d15bba3e5963c5751d"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#aa60e0e7438de97d15bba3e5963c5751d">llvm::GCNSubtarget::supportsMinMaxDenormModes</a></div><div class="ttdeci">bool supportsMinMaxDenormModes() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00634">AMDGPUSubtarget.h:634</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_ac0a534d63ac5c5b87f36acdade953fbe"><div class="ttname"><a href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">llvm::SDNode::getValueType</a></div><div class="ttdeci">EVT getValueType(unsigned ResNo) const</div><div class="ttdoc">Return the type of a specified result. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01001">SelectionDAGNodes.h:1001</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorTemplateBase_html_af42bfbc067df27c19ee2fc859df58799"><div class="ttname"><a href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">llvm::SmallVectorTemplateBase::push_back</a></div><div class="ttdeci">void push_back(const T &amp;Elt)</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00211">SmallVector.h:211</a></div></div>
<div class="ttc" id="namespacellvm_1_1SI_1_1KernelInputOffsets_html_a58b4eae4b0a45d478c7c0f3959b04612a517d5b2e170532fbf6c01d5b69d7b7d6"><div class="ttname"><a href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612a517d5b2e170532fbf6c01d5b69d7b7d6">llvm::SI::KernelInputOffsets::GLOBAL_SIZE_Z</a></div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l01163">SIInstrInfo.h:1163</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a905925a49cdc6b4a6017d215820dad30"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a905925a49cdc6b4a6017d215820dad30">llvm::ISD::ATOMIC_LOAD_AND</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00874">ISDOpcodes.h:874</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_ae8ff2acea4fe63e48e8fc6cf0620ff78"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">llvm::MachineInstr::getDebugLoc</a></div><div class="ttdeci">const DebugLoc &amp; getDebugLoc() const</div><div class="ttdoc">Returns the debug location id of this MachineInstr. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00400">MachineInstr.h:400</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_a5b806e2538d0e91175d970c8232a3099"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a5b806e2538d0e91175d970c8232a3099">llvm::TargetLoweringBase::getVectorTypeBreakdownForCallingConv</a></div><div class="ttdeci">virtual unsigned getVectorTypeBreakdownForCallingConv(LLVMContext &amp;Context, CallingConv::ID CC, EVT VT, EVT &amp;IntermediateVT, unsigned &amp;NumIntermediates, MVT &amp;RegisterVT) const</div><div class="ttdoc">Certain targets such as MIPS require that some types such as vectors are always broken down into scal...</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00836">TargetLowering.h:836</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a2dd789820f1036a942eb3ee6a4b8a71da607eee7dd279e8007ab5c43c71f1a2bb"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a2dd789820f1036a942eb3ee6a4b8a71da607eee7dd279e8007ab5c43c71f1a2bb">llvm::AMDGPU::Hwreg::WIDTH_M1_SHIFT_</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00356">SIDefines.h:356</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a2d9c333b93490169eedaf06fa87e13bf"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a2d9c333b93490169eedaf06fa87e13bf">llvm::MachineBasicBlock::getFirstNonDebugInstr</a></div><div class="ttdeci">iterator getFirstNonDebugInstr()</div><div class="ttdoc">Returns an iterator to the first non-debug instruction in the basic block, or end(). </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8cpp_source.html#l00218">MachineBasicBlock.cpp:218</a></div></div>
<div class="ttc" id="structllvm_1_1TargetLowering_1_1CallLoweringInfo_html_a725a6dc1d265b4e19c538fc442571983"><div class="ttname"><a href="structllvm_1_1TargetLowering_1_1CallLoweringInfo.html#a725a6dc1d265b4e19c538fc442571983">llvm::TargetLowering::CallLoweringInfo::CS</a></div><div class="ttdeci">ImmutableCallSite CS</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l03473">TargetLowering.h:3473</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a7e6ec2f458f43be3140b837734a05cb9"><div class="ttname"><a href="classllvm_1_1MVT.html#a7e6ec2f458f43be3140b837734a05cb9">llvm::MVT::isPow2VectorType</a></div><div class="ttdeci">bool isPow2VectorType() const</div><div class="ttdoc">Returns true if the given vector is a power of 2. </div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00403">MachineValueType.h:403</a></div></div>
<div class="ttc" id="DataLayout_8h_html"><div class="ttname"><a href="DataLayout_8h.html">DataLayout.h</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_a021be99fec633060e46fd3c482c1c3bc"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a021be99fec633060e46fd3c482c1c3bc">llvm::GCNSubtarget::useVGPRIndexMode</a></div><div class="ttdeci">bool useVGPRIndexMode() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8cpp_source.html#l00569">AMDGPUSubtarget.cpp:569</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_aef2c847a530f7f7f5aaaeac74ba7e385"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#aef2c847a530f7f7f5aaaeac74ba7e385">llvm::MachineFunction::addLiveIn</a></div><div class="ttdeci">unsigned addLiveIn(unsigned PReg, const TargetRegisterClass *RC)</div><div class="ttdoc">addLiveIn - Add the specified physical register as a live-in value and create a corresponding virtual...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8cpp_source.html#l00611">MachineFunction.cpp:611</a></div></div>
<div class="ttc" id="classllvm_1_1CCState_html_aec8b01e38583a4e371e14c436324d3be"><div class="ttname"><a href="classllvm_1_1CCState.html#aec8b01e38583a4e371e14c436324d3be">llvm::CCState::AnalyzeFormalArguments</a></div><div class="ttdeci">void AnalyzeFormalArguments(const SmallVectorImpl&lt; ISD::InputArg &gt; &amp;Ins, CCAssignFn Fn)</div><div class="ttdoc">AnalyzeFormalArguments - Analyze an array of argument values, incorporating info about the formals in...</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8cpp_source.html#l00086">CallingConvLower.cpp:86</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html_af4aef3aa547629015801993f9d393109"><div class="ttname"><a href="classllvm_1_1Register.html#af4aef3aa547629015801993f9d393109">llvm::Register::isPhysicalRegister</a></div><div class="ttdeci">static bool isPhysicalRegister(unsigned Reg)</div><div class="ttdoc">Return true if the specified register number is in the physical register namespace. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00063">Register.h:63</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html_aa387b847af356ba9f53e3bb1384874a2"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#aa387b847af356ba9f53e3bb1384874a2">llvm::SITargetLowering::allocateSpecialInputVGPRs</a></div><div class="ttdeci">void allocateSpecialInputVGPRs(CCState &amp;CCInfo, MachineFunction &amp;MF, const SIRegisterInfo &amp;TRI, SIMachineFunctionInfo &amp;Info) const</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l01709">SIISelLowering.cpp:1709</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a7f0521fa2de44271fd4b909ea7351ef3"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a7f0521fa2de44271fd4b909ea7351ef3">llvm::MachineBasicBlock::getFirstTerminator</a></div><div class="ttdeci">iterator getFirstTerminator()</div><div class="ttdoc">Returns an iterator to the first terminator instruction of this basic block. </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8cpp_source.html#l00200">MachineBasicBlock.cpp:200</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a7be7c6dd92efc0d6f866d4a3b433eed0"><div class="ttname"><a href="classllvm_1_1MVT.html#a7be7c6dd92efc0d6f866d4a3b433eed0">llvm::MVT::getSizeInBits</a></div><div class="ttdeci">TypeSize getSizeInBits() const</div><div class="ttdoc">Returns the size of the specified MVT in bits. </div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00679">MachineValueType.h:679</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html">llvm::MCInstrDesc</a></div><div class="ttdoc">Describe properties that are true of each instruction in the target description file. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00188">MCInstrDesc.h:188</a></div></div>
<div class="ttc" id="structllvm_1_1APFloatBase_html_a1373bb8e8796d3b0b642b42cf55296eca9f45fb1a56fb0564ec5ede93dad96cc4"><div class="ttname"><a href="structllvm_1_1APFloatBase.html#a1373bb8e8796d3b0b642b42cf55296eca9f45fb1a56fb0564ec5ede93dad96cc4">llvm::APFloatBase::cmpGreaterThan</a></div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00180">APFloat.h:180</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ab979122f21b7fa46d3d2d9b21983068b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ab979122f21b7fa46d3d2d9b21983068b">llvm::MachineOperand::setIsUndef</a></div><div class="ttdeci">void setIsUndef(bool Val=true)</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00509">MachineOperand.h:509</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a6110fc30bc7311a6cf99814530362e21"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">llvm::AMDGPU::Hwreg::Offset</a></div><div class="ttdeci">Offset</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00342">SIDefines.h:342</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_addfe5ff70771ccdda4ae3c6e282a5441"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#addfe5ff70771ccdda4ae3c6e282a5441">llvm::GCNSubtarget::hasFmaMixInsts</a></div><div class="ttdeci">bool hasFmaMixInsts() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00541">AMDGPUSubtarget.h:541</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a9ab5860c97a00c4627a08cab7b0c8178"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9ab5860c97a00c4627a08cab7b0c8178">llvm::ISD::FMUL</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00295">ISDOpcodes.h:295</a></div></div>
<div class="ttc" id="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo_html_a3b86a82c0772697b688d0589f1bc4e8c"><div class="ttname"><a href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html#a3b86a82c0772697b688d0589f1bc4e8c">llvm::TargetLoweringBase::IntrinsicInfo::flags</a></div><div class="ttdeci">MachineMemOperand::Flags flags</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00855">TargetLowering.h:855</a></div></div>
<div class="ttc" id="classllvm_1_1SIRegisterInfo_html_a231685f805cba88c2b061802b1b95052"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a231685f805cba88c2b061802b1b95052">llvm::SIRegisterInfo::getCallPreservedMask</a></div><div class="ttdeci">const uint32_t * getCallPreservedMask(const MachineFunction &amp;MF, CallingConv::ID) const override</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterInfo_8cpp_source.html#l00116">AMDGPURegisterInfo.cpp:116</a></div></div>
<div class="ttc" id="classllvm_1_1StoreSDNode_html_a8e57ceb1cd8c9d04422570c5faa16b37"><div class="ttname"><a href="classllvm_1_1StoreSDNode.html#a8e57ceb1cd8c9d04422570c5faa16b37">llvm::StoreSDNode::getValue</a></div><div class="ttdeci">const SDValue &amp; getValue() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l02272">SelectionDAGNodes.h:2272</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_ad5f1ba5fc678657a5431fdf0791869d0"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#ad5f1ba5fc678657a5431fdf0791869d0">llvm::SIMachineFunctionInfo::addKernargSegmentPtr</a></div><div class="ttdeci">unsigned addKernargSegmentPtr(const SIRegisterInfo &amp;TRI)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8cpp_source.html#l00210">SIMachineFunctionInfo.cpp:210</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a3c86837c4979e7d5e66989e75b397690"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a3c86837c4979e7d5e66989e75b397690">llvm::SIMachineFunctionInfo::hasImplicitBufferPtr</a></div><div class="ttdeci">bool hasImplicitBufferPtr() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00651">SIMachineFunctionInfo.h:651</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a046a35e36c4c1206711ea82ee9cb6d72"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a046a35e36c4c1206711ea82ee9cb6d72">llvm::MachineBasicBlock::transferSuccessorsAndUpdatePHIs</a></div><div class="ttdeci">void transferSuccessorsAndUpdatePHIs(MachineBasicBlock *FromMBB)</div><div class="ttdoc">Transfers all the successors, as in transferSuccessors, and update PHI operands in the successor bloc...</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8cpp_source.html#l00794">MachineBasicBlock.cpp:794</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_a8353d97eb11578ab1ecb797200ca85c7"><div class="ttname"><a href="classllvm_1_1SDNode.html#a8353d97eb11578ab1ecb797200ca85c7">llvm::SDNode::getVTList</a></div><div class="ttdeci">SDVTList getVTList() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00966">SelectionDAGNodes.h:966</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html_a004532fb45877d609a740cf1446951d7"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#a004532fb45877d609a740cf1446951d7">llvm::MachineFrameInfo::setHasTailCall</a></div><div class="ttdeci">void setHasTailCall()</div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00608">MachineFrameInfo.h:608</a></div></div>
<div class="ttc" id="classllvm_1_1CallInst_html"><div class="ttname"><a href="classllvm_1_1CallInst.html">llvm::CallInst</a></div><div class="ttdoc">This class represents a function call, abstracting a target machine&amp;#39;s calling convention. </div><div class="ttdef"><b>Definition:</b> <a href="Instructions_8h_source.html#l01406">Instructions.h:1406</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a359e1ff26f6d466d927a61aae45b05c3"><div class="ttname"><a href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a></div><div class="ttdeci">unsigned Reg</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01139">MachineSink.cpp:1139</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eac19d50cfe33aa037a604c5451f1e83e1"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eac19d50cfe33aa037a604c5451f1e83e1">llvm::AMDGPUISD::BUFFER_ATOMIC_UMAX</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00525">AMDGPUISelLowering.h:525</a></div></div>
<div class="ttc" id="SIISelLowering_8cpp_html_abcfc092d297e085e5b5390b5b1656236"><div class="ttname"><a href="SIISelLowering_8cpp.html#abcfc092d297e085e5b5390b5b1656236">allocateVGPR32Input</a></div><div class="ttdeci">static ArgDescriptor allocateVGPR32Input(CCState &amp;CCInfo, unsigned Mask=~0u, ArgDescriptor Arg=ArgDescriptor())</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l01659">SIISelLowering.cpp:1659</a></div></div>
<div class="ttc" id="namespaceAMDGPUAS_html_afcb1e66314d0104a9c726cbd599c27e6ab69babcbdc6445760bcacdeceec24e09"><div class="ttname"><a href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6ab69babcbdc6445760bcacdeceec24e09">AMDGPUAS::GLOBAL_ADDRESS</a></div><div class="ttdoc">Address space for global memory (RAT0, VTX0). </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPU_8h_source.html#l00272">AMDGPU.h:272</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_ad4d48171b87ca51ff54c10a436bac4d7a6aacde2c67988b43a261a7f7ceac4be3"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7a6aacde2c67988b43a261a7f7ceac4be3">llvm::ISD::NON_EXTLOAD</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l01023">ISDOpcodes.h:1023</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a97a9e92da302a5dd0ff02cf2587d7db3"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97a9e92da302a5dd0ff02cf2587d7db3">llvm::MVT::v8i16</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00086">MachineValueType.h:86</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a96a4d1316075e090f7bd9414c81c4efb"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a96a4d1316075e090f7bd9414c81c4efb">llvm::SIMachineFunctionInfo::addWorkGroupIDY</a></div><div class="ttdeci">unsigned addWorkGroupIDY()</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00549">SIMachineFunctionInfo.h:549</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea9d3121f4e456879833fdb42c71707495"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea9d3121f4e456879833fdb42c71707495">llvm::AMDGPUISD::FMIN3</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00387">AMDGPUISelLowering.h:387</a></div></div>
<div class="ttc" id="AMDGPU_8h_html"><div class="ttname"><a href="AMDGPU_8h.html">AMDGPU.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea68e59381ccf440cab3528edb5a3428e8"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea68e59381ccf440cab3528edb5a3428e8">llvm::AMDGPUISD::BUFFER_ATOMIC_CMPSWAP</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00531">AMDGPUISelLowering.h:531</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a028a8c5113d40d8c3f4427053bf36738"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">llvm::MachineOperand::getSubReg</a></div><div class="ttdeci">unsigned getSubReg() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00363">MachineOperand.h:363</a></div></div>
<div class="ttc" id="structllvm_1_1EVT_html_a6a81c1cc06a00a0096d839032b5984e9"><div class="ttname"><a href="structllvm_1_1EVT.html#a6a81c1cc06a00a0096d839032b5984e9">llvm::EVT::getSimpleVT</a></div><div class="ttdeci">MVT getSimpleVT() const</div><div class="ttdoc">Return the SimpleValueType held in the specified simple EVT. </div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00255">ValueTypes.h:255</a></div></div>
<div class="ttc" id="classllvm_1_1LoopBase_html_ac3280e7f76f955403fe17eacf126b90d"><div class="ttname"><a href="classllvm_1_1LoopBase.html#ac3280e7f76f955403fe17eacf126b90d">llvm::LoopBase::getLoopPreheader</a></div><div class="ttdeci">BlockT * getLoopPreheader() const</div><div class="ttdoc">If there is a preheader for this loop, return it. </div><div class="ttdef"><b>Definition:</b> <a href="LoopInfoImpl_8h_source.html#l00160">LoopInfoImpl.h:160</a></div></div>
<div class="ttc" id="classllvm_1_1PointerType_html_a050a395d1656e546679d8b144d951bb2"><div class="ttname"><a href="classllvm_1_1PointerType.html#a050a395d1656e546679d8b144d951bb2">llvm::PointerType::get</a></div><div class="ttdeci">static PointerType * get(Type *ElementType, unsigned AddressSpace)</div><div class="ttdoc">This constructs a pointer to an object of the specified type in a numbered address space...</div><div class="ttdef"><b>Definition:</b> <a href="Type_8cpp_source.html#l00637">Type.cpp:637</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea73af676f5d9efdc09939270c55edff90"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea73af676f5d9efdc09939270c55edff90">llvm::AMDGPUISD::CALL</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00341">AMDGPUISelLowering.h:341</a></div></div>
<div class="ttc" id="namespacellvm_html_aa555cd3eb8141809d16bcfc45ccc3715"><div class="ttname"><a href="namespacellvm.html#aa555cd3eb8141809d16bcfc45ccc3715">llvm::CCAssignFn</a></div><div class="ttdeci">bool CCAssignFn(unsigned ValNo, MVT ValVT, MVT LocVT, CCValAssign::LocInfo LocInfo, ISD::ArgFlagsTy ArgFlags, CCState &amp;State)</div><div class="ttdoc">CCAssignFn - This function assigns a location for Val, updating State to reflect the change...</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00177">CallingConvLower.h:177</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html_a24ad06f18143b455e48074549d2e7e3e"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a24ad06f18143b455e48074549d2e7e3e">llvm::SITargetLowering::getSubtarget</a></div><div class="ttdeci">const GCNSubtarget * getSubtarget() const</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l00768">SIISelLowering.cpp:768</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a3016b6fb16156ec0392a5005533c56cb"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a3016b6fb16156ec0392a5005533c56cb">llvm::SIMachineFunctionInfo::returnsVoid</a></div><div class="ttdeci">bool returnsVoid() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00815">SIMachineFunctionInfo.h:815</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_aab7b3ab8cbd1cf72b5e93d6983a748a1"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#aab7b3ab8cbd1cf72b5e93d6983a748a1">llvm::GCNSubtarget::hasAtomicFaddInsts</a></div><div class="ttdeci">bool hasAtomicFaddInsts() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00840">AMDGPUSubtarget.h:840</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_aa6975b36563949898665ba4634f54eb8"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#aa6975b36563949898665ba4634f54eb8">llvm::AMDGPUSubtarget::hasTrigReducedRange</a></div><div class="ttdeci">bool hasTrigReducedRange() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00188">AMDGPUSubtarget.h:188</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea6bf36266eccc139178a6078daefaf934"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea6bf36266eccc139178a6078daefaf934">llvm::AMDGPUISD::RSQ</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00406">AMDGPUISelLowering.h:406</a></div></div>
<div class="ttc" id="namespacellvm_html_ad11884f9e8917b16fa3800198bbe8a45"><div class="ttname"><a href="namespacellvm.html#ad11884f9e8917b16fa3800198bbe8a45">llvm::BitsToFloat</a></div><div class="ttdeci">float BitsToFloat(uint32_t Bits)</div><div class="ttdoc">This function takes a 32-bit integer and returns the bit equivalent float. </div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00632">MathExtras.h:632</a></div></div>
<div class="ttc" id="classllvm_1_1MemSDNode_html_a80f0411207d75b649465f8505a2609f6"><div class="ttname"><a href="classllvm_1_1MemSDNode.html#a80f0411207d75b649465f8505a2609f6">llvm::MemSDNode::getAAInfo</a></div><div class="ttdeci">AAMDNodes getAAInfo() const</div><div class="ttdoc">Returns the AA info that describes the dereference. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01338">SelectionDAGNodes.h:1338</a></div></div>
<div class="ttc" id="SIISelLowering_8cpp_html_a5ba3a760b1c9fc971381ce366d8f9e51"><div class="ttname"><a href="SIISelLowering_8cpp.html#a5ba3a760b1c9fc971381ce366d8f9e51">hasFP32Denormals</a></div><div class="ttdeci">static bool hasFP32Denormals(const MachineFunction &amp;MF)</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l00098">SIISelLowering.cpp:98</a></div></div>
<div class="ttc" id="structllvm_1_1ISD_1_1ArgFlagsTy_html_a1b2d8fdb0e97f6b863438aea77e6a118"><div class="ttname"><a href="structllvm_1_1ISD_1_1ArgFlagsTy.html#a1b2d8fdb0e97f6b863438aea77e6a118">llvm::ISD::ArgFlagsTy::isInReg</a></div><div class="ttdeci">bool isInReg() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetCallingConv_8h_source.html#l00074">TargetCallingConv.h:74</a></div></div>
<div class="ttc" id="classllvm_1_1SIRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00028">SIRegisterInfo.h:28</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a169032eecd015d4eeb869c457202a6c8"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a169032eecd015d4eeb869c457202a6c8">llvm::ISD::UINT_TO_FP</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00540">ISDOpcodes.h:540</a></div></div>
<div class="ttc" id="namespacellvm_1_1SPII_html_abc7720a71ecbcab71e6d57d909041c24a36b3dd3b84fde3f8494a9b18af131856"><div class="ttname"><a href="namespacellvm_1_1SPII.html#abc7720a71ecbcab71e6d57d909041c24a36b3dd3b84fde3f8494a9b18af131856">llvm::SPII::Store</a></div><div class="ttdef"><b>Definition:</b> <a href="SparcInstrInfo_8h_source.html#l00033">SparcInstrInfo.h:33</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a3a371e99982e3168caf644d82298fcac"><div class="ttname"><a href="classllvm_1_1MVT.html#a3a371e99982e3168caf644d82298fcac">llvm::MVT::getVectorNumElements</a></div><div class="ttdeci">unsigned getVectorNumElements() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00547">MachineValueType.h:547</a></div></div>
<div class="ttc" id="classllvm_1_1MemSDNode_html_a1001931b4896740f5f37ce4c8b35b171"><div class="ttname"><a href="classllvm_1_1MemSDNode.html#a1001931b4896740f5f37ce4c8b35b171">llvm::MemSDNode::getChain</a></div><div class="ttdeci">const SDValue &amp; getChain() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01386">SelectionDAGNodes.h:1386</a></div></div>
<div class="ttc" id="ISDOpcodes_8h_html"><div class="ttname"><a href="ISDOpcodes_8h.html">ISDOpcodes.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1SI_1_1KernelInputOffsets_html_a58b4eae4b0a45d478c7c0f3959b04612"><div class="ttname"><a href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612">llvm::SI::KernelInputOffsets::Offsets</a></div><div class="ttdeci">Offsets</div><div class="ttdoc">Offsets in bytes from the start of the input buffer. </div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l01157">SIInstrInfo.h:1157</a></div></div>
<div class="ttc" id="AliasAnalysis_8cpp_html_a7e344cff0feadf0b02223fee63cc7475"><div class="ttname"><a href="AliasAnalysis_8cpp.html#a7e344cff0feadf0b02223fee63cc7475">Results</a></div><div class="ttdeci">Function Alias Analysis Results</div><div class="ttdef"><b>Definition:</b> <a href="AliasAnalysis_8cpp_source.html#l00774">AliasAnalysis.cpp:774</a></div></div>
<div class="ttc" id="KnownBits_8h_html"><div class="ttname"><a href="KnownBits_8h.html">KnownBits.h</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_a70d3e07bad78e3a1d2ba86aa871b9501"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#a70d3e07bad78e3a1d2ba86aa871b9501">llvm::SelectionDAG::getTokenFactor</a></div><div class="ttdeci">SDValue getTokenFactor(const SDLoc &amp;DL, SmallVectorImpl&lt; SDValue &gt; &amp;Vals)</div><div class="ttdoc">Creates a new TokenFactor containing Vals. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l09727">SelectionDAG.cpp:9727</a></div></div>
<div class="ttc" id="AMDGPUBaseInfo_8h_html"><div class="ttname"><a href="AMDGPUBaseInfo_8h.html">AMDGPUBaseInfo.h</a></div></div>
<div class="ttc" id="structllvm_1_1TargetLowering_1_1CallLoweringInfo_html_ae47a430364102f6e179d49cb3411b955"><div class="ttname"><a href="structllvm_1_1TargetLowering_1_1CallLoweringInfo.html#ae47a430364102f6e179d49cb3411b955">llvm::TargetLowering::CallLoweringInfo::CallConv</a></div><div class="ttdeci">CallingConv::ID CallConv</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l03468">TargetLowering.h:3468</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea267cae256d19873b48b90feeeca0b146"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea267cae256d19873b48b90feeeca0b146">llvm::AMDGPUISD::BUFFER_LOAD_FORMAT_D16</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00512">AMDGPUISelLowering.h:512</a></div></div>
<div class="ttc" id="classllvm_1_1Value_html_ab3fc0225d8aaf8434026c3573f961f2c"><div class="ttname"><a href="classllvm_1_1Value.html#ab3fc0225d8aaf8434026c3573f961f2c">llvm::Value::getContext</a></div><div class="ttdeci">LLVMContext &amp; getContext() const</div><div class="ttdoc">All values hold a context through their type. </div><div class="ttdef"><b>Definition:</b> <a href="Value_8cpp_source.html#l00744">Value.cpp:744</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a17f5d15a7320dec2cfefb6617f711ab7"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a17f5d15a7320dec2cfefb6617f711ab7">llvm::MachineInstr::mayLoadOrStore</a></div><div class="ttdeci">bool mayLoadOrStore(QueryType Type=AnyInBundle) const</div><div class="ttdoc">Return true if this instruction could possibly read or modify memory. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00879">MachineInstr.h:879</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_a4bbc0f0059b8fc54fdd919e558f0b911"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a4bbc0f0059b8fc54fdd919e558f0b911">llvm::GCNSubtarget::getInstrInfo</a></div><div class="ttdeci">const SIInstrInfo * getInstrInfo() const override</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00409">AMDGPUSubtarget.h:409</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_a7742fb3f3703dcf2a7d32e22dbe6a6df"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#a7742fb3f3703dcf2a7d32e22dbe6a6df">llvm::SelectionDAG::EVTToAPFloatSemantics</a></div><div class="ttdeci">static const fltSemantics &amp; EVTToAPFloatSemantics(EVT VT)</div><div class="ttdoc">Returns an APFloat semantics tag appropriate for the given type. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8h_source.html#l01405">SelectionDAG.h:1405</a></div></div>
<div class="ttc" id="SIISelLowering_8cpp_html_a61dd183311bd58ff067a572fb428fcb6"><div class="ttname"><a href="SIISelLowering_8cpp.html#a61dd183311bd58ff067a572fb428fcb6">bitOpWithConstantIsReducible</a></div><div class="ttdeci">static bool bitOpWithConstantIsReducible(unsigned Opc, uint32_t Val)</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l08141">SIISelLowering.cpp:8141</a></div></div>
<div class="ttc" id="structllvm_1_1TargetLowering_1_1DAGCombinerInfo_html_acf37bd7e831bdb2a5c9da8d63f843101"><div class="ttname"><a href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html#acf37bd7e831bdb2a5c9da8d63f843101">llvm::TargetLowering::DAGCombinerInfo::DAG</a></div><div class="ttdeci">SelectionDAG &amp; DAG</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l03275">TargetLowering.h:3275</a></div></div>
<div class="ttc" id="classllvm_1_1MemSDNode_html_addd0237fa28b8188628782a256ded89c"><div class="ttname"><a href="classllvm_1_1MemSDNode.html#addd0237fa28b8188628782a256ded89c">llvm::MemSDNode::getAlignment</a></div><div class="ttdeci">unsigned getAlignment() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01306">SelectionDAGNodes.h:1306</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPUFunctionArgInfo_html_a0e789059bf7f286b7f6bc75b43aac98bac637a232c5c5f79fa806ae4958a1ff2a"><div class="ttname"><a href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98bac637a232c5c5f79fa806ae4958a1ff2a">llvm::AMDGPUFunctionArgInfo::DISPATCH_PTR</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00101">AMDGPUArgumentUsageInfo.h:101</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_ae2356499363edbac51f59d1e4dcd2b90"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#ae2356499363edbac51f59d1e4dcd2b90">llvm::SIMachineFunctionInfo::getPSInputAddr</a></div><div class="ttdeci">unsigned getPSInputAddr() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00795">SIMachineFunctionInfo.h:795</a></div></div>
<div class="ttc" id="SelectionDAGNodes_8h_html"><div class="ttname"><a href="SelectionDAGNodes_8h.html">SelectionDAGNodes.h</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html_a1f4f77bf289589785c34e8eebc274dd6"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a1f4f77bf289589785c34e8eebc274dd6">llvm::SITargetLowering::getSetCCResultType</a></div><div class="ttdeci">EVT getSetCCResultType(const DataLayout &amp;DL, LLVMContext &amp;Context, EVT VT) const override</div><div class="ttdoc">Return the ValueType of the result of SETCC operations. </div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l03893">SIISelLowering.cpp:3893</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLowering_html_aa6212c76af6dce96dfd1b788278f7239"><div class="ttname"><a href="classllvm_1_1TargetLowering.html#aa6212c76af6dce96dfd1b788278f7239">llvm::TargetLowering::getRegForInlineAsmConstraint</a></div><div class="ttdeci">virtual std::pair&lt; unsigned, const TargetRegisterClass * &gt; getRegForInlineAsmConstraint(const TargetRegisterInfo *TRI, StringRef Constraint, MVT VT) const</div><div class="ttdoc">Given a physical register constraint (e.g. </div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8cpp_source.html#l04183">TargetLowering.cpp:4183</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a2b4d07600495a563319d6a3dda8dc44d"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a2b4d07600495a563319d6a3dda8dc44d">llvm::ISD::FABS</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00640">ISDOpcodes.h:640</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a30649569b517a279a32fb3b48cc154e0"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a30649569b517a279a32fb3b48cc154e0">llvm::ISD::ATOMIC_CMP_SWAP_WITH_SUCCESS</a></div><div class="ttdoc">Val, Success, OUTCHAIN = ATOMIC_CMP_SWAP_WITH_SUCCESS(INCHAIN, ptr, cmp, swap) N.b. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00863">ISDOpcodes.h:863</a></div></div>
<div class="ttc" id="HexagonShuffler_8cpp_html_af7633c5cbb76481bafd5e3e1ec07ca37"><div class="ttname"><a href="HexagonShuffler_8cpp.html#af7633c5cbb76481bafd5e3e1ec07ca37">second</a></div><div class="ttdeci">unsigned second</div><div class="ttdef"><b>Definition:</b> <a href="HexagonShuffler_8cpp_source.html#l00221">HexagonShuffler.cpp:221</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_a0662d63e058816bf77a5b8f35331bd9d"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a0662d63e058816bf77a5b8f35331bd9d">llvm::TargetLoweringBase::setBooleanVectorContents</a></div><div class="ttdeci">void setBooleanVectorContents(BooleanContent Ty)</div><div class="ttdoc">Specify how the target extends the result of a vector boolean value from a vector of i1 to a wider ty...</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l01934">TargetLowering.h:1934</a></div></div>
<div class="ttc" id="namespacellvm_1_1CallingConv_html_a26805f452dc4cd6aaf1bfdfdf42ae794afd841a49aec1539bc88abc8ff9e170fb"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794afd841a49aec1539bc88abc8ff9e170fb">llvm::CallingConv::C</a></div><div class="ttdoc">C - The default llvm calling convention, compatible with C. </div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00034">CallingConv.h:34</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_aeaf83d3c4b4e4671cbcdb3a0c4c830c1"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#aeaf83d3c4b4e4671cbcdb3a0c4c830c1">llvm::SIMachineFunctionInfo::hasWorkItemIDZ</a></div><div class="ttdeci">bool hasWorkItemIDZ() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00643">SIMachineFunctionInfo.h:643</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">llvm::TargetLoweringBase::Custom</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00120">TargetLowering.h:120</a></div></div>
<div class="ttc" id="structllvm_1_1ISD_1_1ArgFlagsTy_html_a4f5f700d87743dfbb043a2f7d56844dd"><div class="ttname"><a href="structllvm_1_1ISD_1_1ArgFlagsTy.html#a4f5f700d87743dfbb043a2f7d56844dd">llvm::ISD::ArgFlagsTy::isSRet</a></div><div class="ttdeci">bool isSRet() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetCallingConv_8h_source.html#l00077">TargetCallingConv.h:77</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a1255befbcd6e034394681b1bcd3529ff"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a1255befbcd6e034394681b1bcd3529ff">llvm::MachineOperand::isUndef</a></div><div class="ttdeci">bool isUndef() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00393">MachineOperand.h:393</a></div></div>
<div class="ttc" id="classllvm_1_1AddrSpaceCastSDNode_html"><div class="ttname"><a href="classllvm_1_1AddrSpaceCastSDNode.html">llvm::AddrSpaceCastSDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01268">SelectionDAGNodes.h:1268</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html_a203e9048ad3087cf61713d0d307a246c"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a203e9048ad3087cf61713d0d307a246c">llvm::SITargetLowering::legalizeTargetIndependentNode</a></div><div class="ttdeci">SDNode * legalizeTargetIndependentNode(SDNode *Node, SelectionDAG &amp;DAG) const</div><div class="ttdoc">Legalize target independent instructions (e.g. </div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l10297">SIISelLowering.cpp:10297</a></div></div>
<div class="ttc" id="X86InterleavedAccess_8cpp_html_a8bf7eb2214229eb1ea744ade2c273238"><div class="ttname"><a href="X86InterleavedAccess_8cpp.html#a8bf7eb2214229eb1ea744ade2c273238">Concat</a></div><div class="ttdeci">static uint32_t Concat[]</div><div class="ttdef"><b>Definition:</b> <a href="X86InterleavedAccess_8cpp_source.html#l00232">X86InterleavedAccess.cpp:232</a></div></div>
<div class="ttc" id="SIISelLowering_8cpp_html_ac68bbb6a84d603cf1086873f890289ed"><div class="ttname"><a href="SIISelLowering_8cpp.html#ac68bbb6a84d603cf1086873f890289ed">getFPTernOp</a></div><div class="ttdeci">static SDValue getFPTernOp(SelectionDAG &amp;DAG, unsigned Opcode, const SDLoc &amp;SL, EVT VT, SDValue A, SDValue B, SDValue C, SDValue GlueChain)</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l07615">SIISelLowering.cpp:7615</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a751678573bf256a35799dfd23c0e143a"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a751678573bf256a35799dfd23c0e143a">llvm::MVT::v16i16</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00087">MachineValueType.h:87</a></div></div>
<div class="ttc" id="namespacellvm_html_a0bf75467957937ad23ad7be19f489934"><div class="ttname"><a href="namespacellvm.html#a0bf75467957937ad23ad7be19f489934">llvm::STATISTIC</a></div><div class="ttdeci">STATISTIC(NumFunctions, &quot;Total number of functions&quot;)</div></div>
<div class="ttc" id="MachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01140">MachineSink.cpp:1140</a></div></div>
<div class="ttc" id="classllvm_1_1DebugLoc_html"><div class="ttname"><a href="classllvm_1_1DebugLoc.html">llvm::DebugLoc</a></div><div class="ttdoc">A debug info location. </div><div class="ttdef"><b>Definition:</b> <a href="DebugLoc_8h_source.html#l00033">DebugLoc.h:33</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLowering_html_a0becedf0245b872255806348853def1a"><div class="ttname"><a href="classllvm_1_1TargetLowering.html#a0becedf0245b872255806348853def1a">llvm::TargetLowering::ParseConstraints</a></div><div class="ttdeci">virtual AsmOperandInfoVector ParseConstraints(const DataLayout &amp;DL, const TargetRegisterInfo *TRI, ImmutableCallSite CS) const</div><div class="ttdoc">Split up the constraint string from the inline assembly value into the specific constraints and their...</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8cpp_source.html#l04246">TargetLowering.cpp:4246</a></div></div>
<div class="ttc" id="structllvm_1_1EVT_html_af975bf04c49cc895cfe38e7dc126a2f1"><div class="ttname"><a href="structllvm_1_1EVT.html#af975bf04c49cc895cfe38e7dc126a2f1">llvm::EVT::isInteger</a></div><div class="ttdeci">bool isInteger() const</div><div class="ttdoc">Return true if this is an integer or a vector integer type. </div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00141">ValueTypes.h:141</a></div></div>
<div class="ttc" id="LLParser_8cpp_html_a33ece1ef8074506a15d7f86eb76dbae6"><div class="ttname"><a href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a></div><div class="ttdeci">F(f)</div></div>
<div class="ttc" id="classllvm_1_1SIRegisterInfo_html_abdf5d3d4d9caed5da3da6f958b942443"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#abdf5d3d4d9caed5da3da6f958b942443">llvm::SIRegisterInfo::isAGPR</a></div><div class="ttdeci">bool isAGPR(const MachineRegisterInfo &amp;MRI, unsigned Reg) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l01694">SIRegisterInfo.cpp:1694</a></div></div>
<div class="ttc" id="classllvm_1_1CCValAssign_html_a2b78fd53da0b5df7bc4eacf7df556a45a0f94adbbe71c94edaa533a25973bbffc"><div class="ttname"><a href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45a0f94adbbe71c94edaa533a25973bbffc">llvm::CCValAssign::BCvt</a></div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00046">CallingConvLower.h:46</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_aa70c516290b6a3f67273c78d8305d8a0"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#aa70c516290b6a3f67273c78d8305d8a0">llvm::SIMachineFunctionInfo::markPSInputEnabled</a></div><div class="ttdeci">void markPSInputEnabled(unsigned Index)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00811">SIMachineFunctionInfo.h:811</a></div></div>
<div class="ttc" id="classllvm_1_1SIRegisterInfo_html_a981883145186bf6da58e5bd7f6476f30"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a981883145186bf6da58e5bd7f6476f30">llvm::SIRegisterInfo::getEquivalentSGPRClass</a></div><div class="ttdeci">const TargetRegisterClass * getEquivalentSGPRClass(const TargetRegisterClass *VRC) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l01369">SIRegisterInfo.cpp:1369</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_ac3c3cf58d6d631af6a172457304d3d07ac538f0b432df970cbaaf6b81d777c6a7"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07ac538f0b432df970cbaaf6b81d777c6a7">llvm::ISD::SETULE</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l01062">ISDOpcodes.h:1062</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_a1020d2b51aa8633c1fc9332abe12504a"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#a1020d2b51aa8633c1fc9332abe12504a">llvm::SelectionDAG::getSelect</a></div><div class="ttdeci">SDValue getSelect(const SDLoc &amp;DL, EVT VT, SDValue Cond, SDValue LHS, SDValue RHS)</div><div class="ttdoc">Helper function to make it easier to build Select&amp;#39;s if you just have operands and don&amp;#39;t want to check...</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8h_source.html#l01013">SelectionDAG.h:1013</a></div></div>
<div class="ttc" id="classllvm_1_1APFloat_html_a037ff294d9d370e29651cbc99442a575"><div class="ttname"><a href="classllvm_1_1APFloat.html#a037ff294d9d370e29651cbc99442a575">llvm::APFloat::getSemantics</a></div><div class="ttdeci">const fltSemantics &amp; getSemantics() const</div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l01175">APFloat.h:1175</a></div></div>
<div class="ttc" id="classllvm_1_1APFloat_html_af591f8d18d0d9773192a0ffcca41796e"><div class="ttname"><a href="classllvm_1_1APFloat.html#af591f8d18d0d9773192a0ffcca41796e">llvm::APFloat::getZero</a></div><div class="ttdeci">static APFloat getZero(const fltSemantics &amp;Sem, bool Negative=false)</div><div class="ttdoc">Factory for Positive and Negative Zero. </div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00875">APFloat.h:875</a></div></div>
<div class="ttc" id="classllvm_1_1Function_html"><div class="ttname"><a href="classllvm_1_1Function.html">llvm::Function</a></div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00059">Function.h:59</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_ac3c3cf58d6d631af6a172457304d3d07ae2e6a5e32087b9f65bd51585a6a5afb4"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07ae2e6a5e32087b9f65bd51585a6a5afb4">llvm::ISD::SETEQ</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l01067">ISDOpcodes.h:1067</a></div></div>
<div class="ttc" id="classllvm_1_1Type_html_a5e9e1c0dd93557be1b4ad72860f3cbdaa301c3a4cc2bfd399628cfd473f383ff9"><div class="ttname"><a href="classllvm_1_1Type.html#a5e9e1c0dd93557be1b4ad72860f3cbdaa301c3a4cc2bfd399628cfd473f383ff9">llvm::Type::HalfTyID</a></div><div class="ttdoc">1: 16-bit floating point type </div><div class="ttdef"><b>Definition:</b> <a href="Type_8h_source.html#l00058">Type.h:58</a></div></div>
<div class="ttc" id="classllvm_1_1CallSiteBase_html_a7bad3206d44c7acbf94ded3f5a28c331"><div class="ttname"><a href="classllvm_1_1CallSiteBase.html#a7bad3206d44c7acbf94ded3f5a28c331">llvm::CallSiteBase::getCalledFunction</a></div><div class="ttdeci">FunTy * getCalledFunction() const</div><div class="ttdoc">Return the function being called if this is a direct call, otherwise return null (if it&amp;#39;s an indirect...</div><div class="ttdef"><b>Definition:</b> <a href="CallSite_8h_source.html#l00111">CallSite.h:111</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLowering_html_a7c66bde62e1fbe747611b8d385ad6c9a"><div class="ttname"><a href="classllvm_1_1TargetLowering.html#a7c66bde62e1fbe747611b8d385ad6c9a">llvm::TargetLowering::isTypeDesirableForOp</a></div><div class="ttdeci">virtual bool isTypeDesirableForOp(unsigned, EVT VT) const</div><div class="ttdoc">Return true if the target has native support for the specified value type and it is &amp;#39;desirable&amp;#39; to us...</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l03367">TargetLowering.h:3367</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110aaac895215ecbb3c411c957c8beb39b70"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aaac895215ecbb3c411c957c8beb39b70">llvm::ISD::SMIN</a></div><div class="ttdoc">[US]{MIN/MAX} - Binary minimum or maximum or signed or unsigned integers. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00445">ISDOpcodes.h:445</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_ae732bb2af97bb93b56a387a55e9b4b41"><div class="ttname"><a href="classllvm_1_1SDNode.html#ae732bb2af97bb93b56a387a55e9b4b41">llvm::SDNode::getFlags</a></div><div class="ttdeci">const SDNodeFlags getFlags() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00989">SelectionDAGNodes.h:989</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a9fa617e5567c3c2638938f7b9ddc3f1c"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9fa617e5567c3c2638938f7b9ddc3f1c">llvm::ISD::SUB</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00202">ISDOpcodes.h:202</a></div></div>
<div class="ttc" id="classllvm_1_1AtomicRMWInst_html"><div class="ttname"><a href="classllvm_1_1AtomicRMWInst.html">llvm::AtomicRMWInst</a></div><div class="ttdoc">an instruction that atomically reads a memory location, combines it with another value, and then stores the result back. </div><div class="ttdef"><b>Definition:</b> <a href="Instructions_8h_source.html#l00710">Instructions.h:710</a></div></div>
<div class="ttc" id="classllvm_1_1User_html"><div class="ttname"><a href="classllvm_1_1User.html">llvm::User</a></div><div class="ttdef"><b>Definition:</b> <a href="User_8h_source.html#l00044">User.h:44</a></div></div>
<div class="ttc" id="classllvm_1_1CCState_html_a2c5878b16454ce5911fc9d043e1fee9c"><div class="ttname"><a href="classllvm_1_1CCState.html#a2c5878b16454ce5911fc9d043e1fee9c">llvm::CCState::getMachineFunction</a></div><div class="ttdeci">MachineFunction &amp; getMachineFunction() const</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00266">CallingConvLower.h:266</a></div></div>
<div class="ttc" id="classllvm_1_1SDValue_html_a10d54e1c6c9563724ce01d3a999757b2"><div class="ttname"><a href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">llvm::SDValue::getNode</a></div><div class="ttdeci">SDNode * getNode() const</div><div class="ttdoc">get the SDNode which holds the desired result </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00138">SelectionDAGNodes.h:138</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_abad5b17501ce8972fb04a149611e7177"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">llvm::SelectionDAG::getNode</a></div><div class="ttdeci">SDValue getNode(unsigned Opcode, const SDLoc &amp;DL, EVT VT, ArrayRef&lt; SDUse &gt; Ops)</div><div class="ttdoc">Gets or creates the specified node. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l07322">SelectionDAG.cpp:7322</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPUFunctionArgInfo_html_a0e789059bf7f286b7f6bc75b43aac98ba7f015ffded1a159136f6691743e7aaaa"><div class="ttname"><a href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98ba7f015ffded1a159136f6691743e7aaaa">llvm::AMDGPUFunctionArgInfo::PRIVATE_SEGMENT_WAVE_BYTE_OFFSET</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00109">AMDGPUArgumentUsageInfo.h:109</a></div></div>
<div class="ttc" id="classllvm_1_1Type_html_a1bc022868b23918efa44df511f4d5b61"><div class="ttname"><a href="classllvm_1_1Type.html#a1bc022868b23918efa44df511f4d5b61">llvm::Type::isVectorTy</a></div><div class="ttdeci">bool isVectorTy() const</div><div class="ttdoc">True if this is an instance of VectorType. </div><div class="ttdef"><b>Definition:</b> <a href="Type_8h_source.html#l00230">Type.h:230</a></div></div>
<div class="ttc" id="IVUsers_8cpp_html_a4e5b9edb51eec9dbca592075eb64dfcb"><div class="ttname"><a href="IVUsers_8cpp.html#a4e5b9edb51eec9dbca592075eb64dfcb">Users</a></div><div class="ttdeci">iv Induction Variable Users</div><div class="ttdef"><b>Definition:</b> <a href="IVUsers_8cpp_source.html#l00052">IVUsers.cpp:52</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_acbc921830578e2741be6549db716c0ce"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">llvm::MachineBasicBlock::end</a></div><div class="ttdeci">iterator end()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00218">MachineBasicBlock.h:218</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110aeea401cc0b7fa5aa6f4d3a0612140e1d"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aeea401cc0b7fa5aa6f4d3a0612140e1d">llvm::ISD::BITREVERSE</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00474">ISDOpcodes.h:474</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_a3d2e079387a6e69ce2c8bb27bf7c2f32"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#a3d2e079387a6e69ce2c8bb27bf7c2f32">llvm::SelectionDAG::setRoot</a></div><div class="ttdeci">const SDValue &amp; setRoot(SDValue N)</div><div class="ttdoc">Set the current root tag of the SelectionDAG. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8h_source.html#l00491">SelectionDAG.h:491</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_aba40628328a660c78a9d73cc209f5e84"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#aba40628328a660c78a9d73cc209f5e84">llvm::TargetLoweringBase::AtomicExpansionKind</a></div><div class="ttdeci">AtomicExpansionKind</div><div class="ttdoc">Enum that specifies what an atomic load/AtomicRMWInst is expanded to, if at all. </div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00161">TargetLowering.h:161</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea397fbad92288743379962b2f204a21e8"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea397fbad92288743379962b2f204a21e8">llvm::AMDGPUISD::BUFFER_LOAD_FORMAT</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00511">AMDGPUISelLowering.h:511</a></div></div>
<div class="ttc" id="Twine_8h_html"><div class="ttname"><a href="Twine_8h.html">Twine.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a5965cc6ae8985160e076a4391a4e1181"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a5965cc6ae8985160e076a4391a4e1181">llvm::AMDGPU::getAtomicNoRetOp</a></div><div class="ttdeci">LLVM_READONLY int getAtomicNoRetOp(uint16_t Opcode)</div></div>
<div class="ttc" id="structllvm_1_1AMDGPUFunctionArgInfo_html_a0e789059bf7f286b7f6bc75b43aac98baeefc8c0370c3704fada7f546da0b6086"><div class="ttname"><a href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98baeefc8c0370c3704fada7f546da0b6086">llvm::AMDGPUFunctionArgInfo::WORKITEM_ID_Z</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00116">AMDGPUArgumentUsageInfo.h:116</a></div></div>
<div class="ttc" id="structllvm_1_1EVT_html_a470621733f1ffb597e6f502040216da4"><div class="ttname"><a href="structllvm_1_1EVT.html#a470621733f1ffb597e6f502040216da4">llvm::EVT::isByteSized</a></div><div class="ttdeci">bool isByteSized() const</div><div class="ttdoc">Return true if the bit size is a multiple of 8. </div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00212">ValueTypes.h:212</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110ad46ae9fdfe20cd04f7fda7ccbb937543"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad46ae9fdfe20cd04f7fda7ccbb937543">llvm::ISD::FSIN</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00640">ISDOpcodes.h:640</a></div></div>
<div class="ttc" id="classllvm_1_1MemSDNode_html_a1378b44532d0ec9732f7064254a84286"><div class="ttname"><a href="classllvm_1_1MemSDNode.html#a1378b44532d0ec9732f7064254a84286">llvm::MemSDNode::getMemOperand</a></div><div class="ttdeci">MachineMemOperand * getMemOperand() const</div><div class="ttdoc">Return a MachineMemOperand object describing the memory reference performed by operation. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01367">SelectionDAGNodes.h:1367</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eafcbfa7a671e1486a0322c51bdcdb0d7c"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eafcbfa7a671e1486a0322c51bdcdb0d7c">llvm::AMDGPUISD::CLAMP</a></div><div class="ttdoc">CLAMP value between 0.0 and 1.0. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00364">AMDGPUISelLowering.h:364</a></div></div>
<div class="ttc" id="Statistic_8h_html"><div class="ttname"><a href="Statistic_8h.html">Statistic.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eaf372b02c7f2eb214586b79418da259d3"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaf372b02c7f2eb214586b79418da259d3">llvm::AMDGPUISD::CVT_PKNORM_U16_F32</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00457">AMDGPUISelLowering.h:457</a></div></div>
<div class="ttc" id="SIISelLowering_8cpp_html_a1e587ccd204fefbc3846bbce7285baa8"><div class="ttname"><a href="SIISelLowering_8cpp.html#a1e587ccd204fefbc3846bbce7285baa8">emitIndirectDst</a></div><div class="ttdeci">static MachineBasicBlock * emitIndirectDst(MachineInstr &amp;MI, MachineBasicBlock &amp;MBB, const GCNSubtarget &amp;ST)</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l03486">SIISelLowering.cpp:3486</a></div></div>
<div class="ttc" id="namespacellvm_html_a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639"><div class="ttname"><a href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">llvm::Depth</a></div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00036">SIMachineScheduler.h:36</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a0480d6290cd95e40641f2af7a18fb764"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a0480d6290cd95e40641f2af7a18fb764">llvm::SIInstrInfo::isInlineConstant</a></div><div class="ttdeci">bool isInlineConstant(const APInt &amp;Imm) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l02819">SIInstrInfo.cpp:2819</a></div></div>
<div class="ttc" id="namespacellvm_1_1SI_1_1KernelInputOffsets_html_a58b4eae4b0a45d478c7c0f3959b04612a50479b16c92722ed623d81fe63879639"><div class="ttname"><a href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612a50479b16c92722ed623d81fe63879639">llvm::SI::KernelInputOffsets::NGROUPS_Z</a></div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l01160">SIInstrInfo.h:1160</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a1617abaedbb1d902bb3a5b3136684f9c"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a1617abaedbb1d902bb3a5b3136684f9c">llvm::ISD::INSERT_SUBVECTOR</a></div><div class="ttdoc">INSERT_SUBVECTOR(VECTOR1, VECTOR2, IDX) - Returns a vector with VECTOR2 inserted into VECTOR1 at the ...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00407">ISDOpcodes.h:407</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a0d05d4a5cd10a46f69f9e62d49d275bb"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a0d05d4a5cd10a46f69f9e62d49d275bb">llvm::ISD::FLOG10</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00641">ISDOpcodes.h:641</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html_a5b2c69041e8c83952d7cdd75cf7a36e8"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a5b2c69041e8c83952d7cdd75cf7a36e8">llvm::SITargetLowering::getPrefLoopAlignment</a></div><div class="ttdeci">Align getPrefLoopAlignment(MachineLoop *ML) const override</div><div class="ttdoc">Return the preferred loop alignment. </div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l10791">SIISelLowering.cpp:10791</a></div></div>
<div class="ttc" id="structllvm_1_1SDVTList_html_a9acb0dfa28d030504ff28965e13cabc2"><div class="ttname"><a href="structllvm_1_1SDVTList.html#a9acb0dfa28d030504ff28965e13cabc2">llvm::SDVTList::NumVTs</a></div><div class="ttdeci">unsigned int NumVTs</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00080">SelectionDAGNodes.h:80</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_a9b4ae7235e9d254a492f50c26a35727c"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a9b4ae7235e9d254a492f50c26a35727c">llvm::GCNSubtarget::hasFastFMAF32</a></div><div class="ttdeci">bool hasFastFMAF32() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00491">AMDGPUSubtarget.h:491</a></div></div>
<div class="ttc" id="classllvm_1_1AtomicRMWInst_html_af39e1cad69b6406376c47e4b111228dc"><div class="ttname"><a href="classllvm_1_1AtomicRMWInst.html#af39e1cad69b6406376c47e4b111228dc">llvm::AtomicRMWInst::getPointerAddressSpace</a></div><div class="ttdeci">unsigned getPointerAddressSpace() const</div><div class="ttdoc">Returns the address space of the pointer operand. </div><div class="ttdef"><b>Definition:</b> <a href="Instructions_8h_source.html#l00838">Instructions.h:838</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html_a697277613cca131c099969ca5d421041"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a697277613cca131c099969ca5d421041">llvm::SITargetLowering::ReplaceNodeResults</a></div><div class="ttdeci">void ReplaceNodeResults(SDNode *N, SmallVectorImpl&lt; SDValue &gt; &amp;Results, SelectionDAG &amp;DAG) const override</div><div class="ttdoc">This callback is invoked when a node result type is illegal for the target, and the operation was reg...</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l04271">SIISelLowering.cpp:4271</a></div></div>
<div class="ttc" id="MSP430Disassembler_8cpp_html_abf132b4ad93f3557cd3956577592ba68"><div class="ttname"><a href="MSP430Disassembler_8cpp.html#abf132b4ad93f3557cd3956577592ba68">AddrMode</a></div><div class="ttdeci">AddrMode</div><div class="ttdef"><b>Definition:</b> <a href="MSP430Disassembler_8cpp_source.html#l00142">MSP430Disassembler.cpp:142</a></div></div>
<div class="ttc" id="namespaceAMDGPUAS_html_afcb1e66314d0104a9c726cbd599c27e6ab679426e6efe763330f7ce008099092d"><div class="ttname"><a href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6ab679426e6efe763330f7ce008099092d">AMDGPUAS::FLAT_ADDRESS</a></div><div class="ttdoc">Address space for flat memory. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPU_8h_source.html#l00271">AMDGPU.h:271</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_af8571e8dfb010fd8ae76cc4f87aafaac"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#af8571e8dfb010fd8ae76cc4f87aafaac">llvm::MachineInstrBuilder::addMBB</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addMBB(MachineBasicBlock *MBB, unsigned TargetFlags=0) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00137">MachineInstrBuilder.h:137</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a368361c35c73755699da00655914eef3"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a368361c35c73755699da00655914eef3">llvm::SIMachineFunctionInfo::hasDispatchID</a></div><div class="ttdeci">bool hasDispatchID() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00607">SIMachineFunctionInfo.h:607</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLowering_html_a0b0176781cd4fd9f45cc739f1d007116a1d7718fd43ac0a5c715686a76f9cfd89"><div class="ttname"><a href="classllvm_1_1TargetLowering.html#a0b0176781cd4fd9f45cc739f1d007116a1d7718fd43ac0a5c715686a76f9cfd89">llvm::TargetLowering::C_RegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l03858">TargetLowering.h:3858</a></div></div>
<div class="ttc" id="classllvm_1_1StringSwitch_html_a2ae03c6da16f46a816d2cb1720603882"><div class="ttname"><a href="classllvm_1_1StringSwitch.html#a2ae03c6da16f46a816d2cb1720603882">llvm::StringSwitch::Case</a></div><div class="ttdeci">StringSwitch &amp; Case(StringLiteral S, T Value)</div><div class="ttdef"><b>Definition:</b> <a href="StringSwitch_8h_source.html#l00067">StringSwitch.h:67</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a99ad6b342b7457df56b91d24e66016b3"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a99ad6b342b7457df56b91d24e66016b3">llvm::ISD::SELECT_CC</a></div><div class="ttdoc">Select with condition operator - This selects between a true value and a false value (ops #2 and #3) ...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00496">ISDOpcodes.h:496</a></div></div>
<div class="ttc" id="classllvm_1_1SDValue_html_a342c0d4e8e59b30daefe9a05bc2098bd"><div class="ttname"><a href="classllvm_1_1SDValue.html#a342c0d4e8e59b30daefe9a05bc2098bd">llvm::SDValue::hasOneUse</a></div><div class="ttdeci">bool hasOneUse() const</div><div class="ttdoc">Return true if there is exactly one node using value ResNo of Node. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01197">SelectionDAGNodes.h:1197</a></div></div>
<div class="ttc" id="classllvm_1_1SDValue_html_a8b4a01edde03fcd7214971b990f57dea"><div class="ttname"><a href="classllvm_1_1SDValue.html#a8b4a01edde03fcd7214971b990f57dea">llvm::SDValue::getDebugLoc</a></div><div class="ttdeci">const DebugLoc &amp; getDebugLoc() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01201">SelectionDAGNodes.h:1201</a></div></div>
<div class="ttc" id="namespacellvm_1_1CallingConv_html_a26805f452dc4cd6aaf1bfdfdf42ae794a6f08d1631b96043fe0201973d84e5539"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a6f08d1631b96043fe0201973d84e5539">llvm::CallingConv::AMDGPU_GS</a></div><div class="ttdoc">Calling convention used for Mesa/AMDPAL geometry shaders. </div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00202">CallingConv.h:202</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a3d4620d59cc7a59acddeea07c3841d6d"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a3d4620d59cc7a59acddeea07c3841d6d">llvm::SIInstrInfo::legalizeOperands</a></div><div class="ttdeci">void legalizeOperands(MachineInstr &amp;MI, MachineDominatorTree *MDT=nullptr) const</div><div class="ttdoc">Legalize all operands in this instruction. </div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l04522">SIInstrInfo.cpp:4522</a></div></div>
<div class="ttc" id="classllvm_1_1GlobalAddressSDNode_html"><div class="ttname"><a href="classllvm_1_1GlobalAddressSDNode.html">llvm::GlobalAddressSDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01713">SelectionDAGNodes.h:1713</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_ac3c3cf58d6d631af6a172457304d3d07a48a334bbe606d5e82c9cd84eaa127b50"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a48a334bbe606d5e82c9cd84eaa127b50">llvm::ISD::SETUO</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l01057">ISDOpcodes.h:1057</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a71640703ec096a8b07111e85cfff6987"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a71640703ec096a8b07111e85cfff6987">llvm::ISD::FP_TO_UINT</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00586">ISDOpcodes.h:586</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a4bfd09b7123582e368a789d847b494c1"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a4bfd09b7123582e368a789d847b494c1">llvm::AMDGPU::getMIMGLZMappingInfo</a></div><div class="ttdeci">LLVM_READONLY const MIMGLZMappingInfo * getMIMGLZMappingInfo(unsigned L)</div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a362490a43ee948c5614e3b8385384257"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a362490a43ee948c5614e3b8385384257">llvm::SIInstrInfo::getRegisterInfo</a></div><div class="ttdeci">const SIRegisterInfo &amp; getRegisterInfo() const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00173">SIInstrInfo.h:173</a></div></div>
<div class="ttc" id="structllvm_1_1ISD_1_1InputArg_html_ade84a7c18e5c4189eae57ebd21f77321"><div class="ttname"><a href="structllvm_1_1ISD_1_1InputArg.html#ade84a7c18e5c4189eae57ebd21f77321">llvm::ISD::InputArg::Flags</a></div><div class="ttdeci">ArgFlagsTy Flags</div><div class="ttdef"><b>Definition:</b> <a href="TargetCallingConv_8h_source.html#l00158">TargetCallingConv.h:158</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eab0d1573559f78092c7c0bf946ef9b10c"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eab0d1573559f78092c7c0bf946ef9b10c">llvm::AMDGPUISD::DENORM_MODE</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00371">AMDGPUISelLowering.h:371</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_a553d27729038fcbd05ec618b71feaf3d"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a553d27729038fcbd05ec618b71feaf3d">llvm::GCNSubtarget::hasMad64_32</a></div><div class="ttdeci">bool hasMad64_32() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00780">AMDGPUSubtarget.h:780</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110add33c0ae9a63902e573fc1f92fc33f1c"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110add33c0ae9a63902e573fc1f92fc33f1c">llvm::ISD::CTLZ</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00474">ISDOpcodes.h:474</a></div></div>
<div class="ttc" id="classllvm_1_1ShuffleVectorSDNode_html"><div class="ttname"><a href="classllvm_1_1ShuffleVectorSDNode.html">llvm::ShuffleVectorSDNode</a></div><div class="ttdoc">This SDNode is used to implement the code generator support for the llvm IR shufflevector instruction...</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01506">SelectionDAGNodes.h:1506</a></div></div>
<div class="ttc" id="AArch64AdvSIMDScalarPass_8cpp_html_a1112b818386ec01ddfdf3a5d0024eb17"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a></div><div class="ttdeci">return AArch64::GPR64RegClass contains(Reg)</div></div>
<div class="ttc" id="classllvm_1_1ConstantSDNode_html_a816af12f538a0cbf63a7f527be2eda7d"><div class="ttname"><a href="classllvm_1_1ConstantSDNode.html#a816af12f538a0cbf63a7f527be2eda7d">llvm::ConstantSDNode::isAllOnesValue</a></div><div class="ttdeci">bool isAllOnesValue() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01587">SelectionDAGNodes.h:1587</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_aa363afffca4fc13a709673936b47fe33"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">llvm::MachineRegisterInfo::getRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getRegClass(Register Reg) const</div><div class="ttdoc">Return the register class of the specified virtual register. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00631">MachineRegisterInfo.h:631</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_aa243085e56636cc454143f916686c190"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#aa243085e56636cc454143f916686c190">llvm::TargetLoweringBase::setTruncStoreAction</a></div><div class="ttdeci">void setTruncStoreAction(MVT ValVT, MVT MemVT, LegalizeAction Action)</div><div class="ttdoc">Indicate that the specified truncating store does not work with the specified type and indicate what ...</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l02023">TargetLowering.h:2023</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_ac09ea9a2a942bb2a09c0dc9e465f10d9"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#ac09ea9a2a942bb2a09c0dc9e465f10d9">llvm::SIMachineFunctionInfo::hasWorkItemIDX</a></div><div class="ttdeci">bool hasWorkItemIDX() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00635">SIMachineFunctionInfo.h:635</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab0ccda834736fa549ceccbbb9d4aa340"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab0ccda834736fa549ceccbbb9d4aa340">llvm::AMDGPU::getVOPe64</a></div><div class="ttdeci">LLVM_READONLY int getVOPe64(uint16_t Opcode)</div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_af7f7f78dc522331d261db35a8d64e01b"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#af7f7f78dc522331d261db35a8d64e01b">llvm::AMDGPUSubtarget::hasVOP3PInsts</a></div><div class="ttdeci">bool hasVOP3PInsts() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00168">AMDGPUSubtarget.h:168</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110afc09e0bddd693dcf9923e4df42473bd9"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110afc09e0bddd693dcf9923e4df42473bd9">llvm::ISD::INTRINSIC_W_CHAIN</a></div><div class="ttdoc">RESULT,OUTCHAIN = INTRINSIC_W_CHAIN(INCHAIN, INTRINSICID, arg1, ...) This node represents a target in...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00160">ISDOpcodes.h:160</a></div></div>
<div class="ttc" id="classllvm_1_1CCValAssign_html_a5bb903a1b21cafe8f73ce95ed629882e"><div class="ttname"><a href="classllvm_1_1CCValAssign.html#a5bb903a1b21cafe8f73ce95ed629882e">llvm::CCValAssign::isMemLoc</a></div><div class="ttdeci">bool isMemLoc() const</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00146">CallingConvLower.h:146</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eafbca76f7875e080d97cee761de04d996"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eafbca76f7875e080d97cee761de04d996">llvm::AMDGPUISD::BFI</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00419">AMDGPUISelLowering.h:419</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_a80e7aa469ce27c761eef3c645e55ed88ace4328a6877008b1a4f14bc229b0e37c"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a80e7aa469ce27c761eef3c645e55ed88ace4328a6877008b1a4f14bc229b0e37c">llvm::GCNSubtarget::TrapIDLLVMTrap</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00266">AMDGPUSubtarget.h:266</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_ade90146180a53b9d9edc077b933e70bbafe82a0bc03151bffd10d66929b1ed545"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ade90146180a53b9d9edc077b933e70bbafe82a0bc03151bffd10d66929b1ed545">llvm::SIInstrInfo::MO_ABS32_LO</a></div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00167">SIInstrInfo.h:167</a></div></div>
<div class="ttc" id="classllvm_1_1MemSDNode_html_a2e10f29264df67a4564d4230bf8e98c7"><div class="ttname"><a href="classllvm_1_1MemSDNode.html#a2e10f29264df67a4564d4230bf8e98c7">llvm::MemSDNode::getAddressSpace</a></div><div class="ttdeci">unsigned getAddressSpace() const</div><div class="ttdoc">Return the address space for the associated pointer. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01374">SelectionDAGNodes.h:1374</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eabaf5be9cbc3336e4d547efa4ac1c9c6d"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eabaf5be9cbc3336e4d547efa4ac1c9c6d">llvm::AMDGPUISD::FMIN_LEGACY</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00382">AMDGPUISelLowering.h:382</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea760ece3c08b02521b09f90ee5a5e4fdb"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea760ece3c08b02521b09f90ee5a5e4fdb">llvm::AMDGPUISD::MAD_U64_U32</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00430">AMDGPUISelLowering.h:430</a></div></div>
<div class="ttc" id="structllvm_1_1TargetLowering_1_1TargetLoweringOpt_html"><div class="ttname"><a href="structllvm_1_1TargetLowering_1_1TargetLoweringOpt.html">llvm::TargetLowering::TargetLoweringOpt</a></div><div class="ttdoc">A convenience struct that encapsulates a DAG, and two SDValues for returning information from TargetL...</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l03066">TargetLowering.h:3066</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a318f4e4abc2a6cfc1776734e748d64e8"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a318f4e4abc2a6cfc1776734e748d64e8">llvm::SIMachineFunctionInfo::hasFlatScratchInit</a></div><div class="ttdeci">bool hasFlatScratchInit() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00611">SIMachineFunctionInfo.h:611</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html_a19163d10ff2d0dcede586ea892c7c920"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a19163d10ff2d0dcede586ea892c7c920">llvm::SITargetLowering::LowerCall</a></div><div class="ttdeci">SDValue LowerCall(CallLoweringInfo &amp;CLI, SmallVectorImpl&lt; SDValue &gt; &amp;InVals) const override</div><div class="ttdoc">This hook must be implemented to lower calls into the specified DAG. </div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l02676">SIISelLowering.cpp:2676</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_ad4d48171b87ca51ff54c10a436bac4d7afab3fffd153f7d7770fed81272e4b78f"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7afab3fffd153f7d7770fed81272e4b78f">llvm::ISD::EXTLOAD</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l01024">ISDOpcodes.h:1024</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea95a3a9fcf85d6bfad93662a37fdea331"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea95a3a9fcf85d6bfad93662a37fdea331">llvm::AMDGPUISD::FMED3</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00390">AMDGPUISelLowering.h:390</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html_a085fd28c023f589357d388359f526de7"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a085fd28c023f589357d388359f526de7">llvm::SITargetLowering::wrapAddr64Rsrc</a></div><div class="ttdeci">MachineSDNode * wrapAddr64Rsrc(SelectionDAG &amp;DAG, const SDLoc &amp;DL, SDValue Ptr) const</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l10520">SIISelLowering.cpp:10520</a></div></div>
<div class="ttc" id="SIISelLowering_8cpp_html_af1341504caf3572196ced637deb8fc1c"><div class="ttname"><a href="SIISelLowering_8cpp.html#af1341504caf3572196ced637deb8fc1c">emitRemovedIntrinsicError</a></div><div class="ttdeci">static SDValue emitRemovedIntrinsicError(SelectionDAG &amp;DAG, const SDLoc &amp;DL, EVT VT)</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l05163">SIISelLowering.cpp:5163</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html_a2296245711471dfe7656193f56799c00"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a2296245711471dfe7656193f56799c00">llvm::SITargetLowering::getPreferredVectorAction</a></div><div class="ttdeci">TargetLoweringBase::LegalizeTypeAction getPreferredVectorAction(MVT VT) const override</div><div class="ttdoc">Return the preferred vector type legalization action. </div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l01370">SIISelLowering.cpp:1370</a></div></div>
<div class="ttc" id="classllvm_1_1CallBase_html_ab2caa29167597390ab2fc3cf30d70389"><div class="ttname"><a href="classllvm_1_1CallBase.html#ab2caa29167597390ab2fc3cf30d70389">llvm::CallBase::getArgOperand</a></div><div class="ttdeci">Value * getArgOperand(unsigned i) const</div><div class="ttdef"><b>Definition:</b> <a href="InstrTypes_8h_source.html#l01246">InstrTypes.h:1246</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a27efe1286cc31f5fc95355af30b0356c"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">llvm::AMDGPU::getNamedOperandIdx</a></div><div class="ttdeci">LLVM_READONLY int16_t getNamedOperandIdx(uint16_t Opcode, uint16_t NamedIdx)</div></div>
<div class="ttc" id="namespacellvm_html_a7771b636e3d12b42818bf92a7195fb30"><div class="ttname"><a href="namespacellvm.html#a7771b636e3d12b42818bf92a7195fb30">llvm::countTrailingZeros</a></div><div class="ttdeci">unsigned countTrailingZeros(T Val, ZeroBehavior ZB=ZB_Width)</div><div class="ttdoc">Count number of 0&amp;#39;s from the least significant bit to the most stopping at the first 1...</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00156">MathExtras.h:156</a></div></div>
<div class="ttc" id="structllvm_1_1EVT_html_a3cb888a2ce8e95e0d9769687a5e2f7d8"><div class="ttname"><a href="structllvm_1_1EVT.html#a3cb888a2ce8e95e0d9769687a5e2f7d8">llvm::EVT::isFloatingPoint</a></div><div class="ttdeci">bool isFloatingPoint() const</div><div class="ttdoc">Return true if this is a FP or a vector FP type. </div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00136">ValueTypes.h:136</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110aeb80f9832dad739ee9c6deaa3110d98f"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aeb80f9832dad739ee9c6deaa3110d98f">llvm::ISD::SHL_PARTS</a></div><div class="ttdoc">SHL_PARTS/SRA_PARTS/SRL_PARTS - These operators are used for expanded integer shift operations...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00517">ISDOpcodes.h:517</a></div></div>
<div class="ttc" id="classllvm_1_1APInt_html_a9a99431f0828d0222c617eb876bc5d34"><div class="ttname"><a href="classllvm_1_1APInt.html#a9a99431f0828d0222c617eb876bc5d34">llvm::APInt::countTrailingZeros</a></div><div class="ttdeci">unsigned countTrailingZeros() const</div><div class="ttdoc">Count the number of trailing zero bits. </div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l01689">APInt.h:1689</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eae110f734779ea7435c1f89a1b019e8e9"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eae110f734779ea7435c1f89a1b019e8e9">llvm::AMDGPUISD::MAD_I64_I32</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00431">AMDGPUISelLowering.h:431</a></div></div>
<div class="ttc" id="OcamlGCPrinter_8cpp_html_afcf2f797ed287a723263583c9b1c1bce"><div class="ttname"><a href="OcamlGCPrinter_8cpp.html#afcf2f797ed287a723263583c9b1c1bce">Y</a></div><div class="ttdeci">static GCMetadataPrinterRegistry::Add&lt; OcamlGCMetadataPrinter &gt; Y(&quot;ocaml&quot;, &quot;ocaml 3.10-compatible collector&quot;)</div></div>
<div class="ttc" id="namespacellvm_1_1FPOpFusion_html_a9c71bae9f02af273833fde586d529fc5aa9dfaae1f5b7d4ebb31ccf9aee1aacce"><div class="ttname"><a href="namespacellvm_1_1FPOpFusion.html#a9c71bae9f02af273833fde586d529fc5aa9dfaae1f5b7d4ebb31ccf9aee1aacce">llvm::FPOpFusion::Fast</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetOptions_8h_source.html#l00033">TargetOptions.h:33</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a54ab5c7a61810c920ace5dea5bd69479"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a54ab5c7a61810c920ace5dea5bd69479">llvm::SIMachineFunctionInfo::setPrivateSegmentWaveByteOffset</a></div><div class="ttdeci">void setPrivateSegmentWaveByteOffset(unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00587">SIMachineFunctionInfo.h:587</a></div></div>
<div class="ttc" id="namespacellvm_1_1SIInstrFlags_html_aab1e56b694ff2c83f07ee874be04916fae5d476f6be0ea2fa04d5dccbf605823a"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#aab1e56b694ff2c83f07ee874be04916fae5d476f6be0ea2fa04d5dccbf605823a">llvm::SIInstrFlags::P_ZERO</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00117">SIDefines.h:117</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_ac3c3cf58d6d631af6a172457304d3d07a57c68bf7ef20bd558854a24d5b0c1e72"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a57c68bf7ef20bd558854a24d5b0c1e72">llvm::ISD::SETONE</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l01055">ISDOpcodes.h:1055</a></div></div>
<div class="ttc" id="SIDefines_8h_html_a794476833214d5191d905cb35da453a8"><div class="ttname"><a href="SIDefines_8h.html#a794476833214d5191d905cb35da453a8">FP_DENORM_FLUSH_NONE</a></div><div class="ttdeci">#define FP_DENORM_FLUSH_NONE</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00601">SIDefines.h:601</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_acd87db70cdd379bbe637cdd47902e3c1"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#acd87db70cdd379bbe637cdd47902e3c1">llvm::AMDGPUTargetLowering::numBitsUnsigned</a></div><div class="ttdeci">static unsigned numBitsUnsigned(SDValue Op, SelectionDAG &amp;DAG)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l00051">AMDGPUISelLowering.cpp:51</a></div></div>
<div class="ttc" id="structllvm_1_1ArgDescriptor_html"><div class="ttname"><a href="structllvm_1_1ArgDescriptor.html">llvm::ArgDescriptor</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00026">AMDGPUArgumentUsageInfo.h:26</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346aae3cb65654a7470c8fab62100baa5a6b"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346aae3cb65654a7470c8fab62100baa5a6b">llvm::MVT::v8f32</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00130">MachineValueType.h:130</a></div></div>
<div class="ttc" id="namespacellvm_html_ad9be86c95736bfa4bb0dc52322a0002a"><div class="ttname"><a href="namespacellvm.html#ad9be86c95736bfa4bb0dc52322a0002a">llvm::alignDown</a></div><div class="ttdeci">uint64_t alignDown(uint64_t Value, uint64_t Align, uint64_t Skew=0)</div><div class="ttdoc">Returns the largest uint64_t less than or equal to Value and is Skew mod Align. </div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00742">MathExtras.h:742</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea659997d726c3474186e5d074d1b3566a"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea659997d726c3474186e5d074d1b3566a">llvm::AMDGPUISD::ATOMIC_DEC</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00503">AMDGPUISelLowering.h:503</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_ac3c3cf58d6d631af6a172457304d3d07a2887cc8b39915a25180f4bca0026a15e"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a2887cc8b39915a25180f4bca0026a15e">llvm::ISD::SETNE</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l01072">ISDOpcodes.h:1072</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_a295d0b84f4e63438c0edb0021c41d47a"><div class="ttname"><a href="classllvm_1_1SDNode.html#a295d0b84f4e63438c0edb0021c41d47a">llvm::SDNode::hasOneUse</a></div><div class="ttdeci">bool hasOneUse() const</div><div class="ttdoc">Return true if there is exactly one use of this node. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00732">SelectionDAGNodes.h:732</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a8435b761b383a39ce8f6e6d1132d5888"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a8435b761b383a39ce8f6e6d1132d5888">llvm::SIMachineFunctionInfo::setScratchRSrcReg</a></div><div class="ttdeci">void setScratchRSrcReg(unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00703">SIMachineFunctionInfo.h:703</a></div></div>
<div class="ttc" id="structllvm_1_1TargetLowering_1_1DAGCombinerInfo_html_ac79f060cd8d4b63fc6d682c076cbeec0"><div class="ttname"><a href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html#ac79f060cd8d4b63fc6d682c076cbeec0">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalize</a></div><div class="ttdeci">bool isBeforeLegalize() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l03280">TargetLowering.h:3280</a></div></div>
<div class="ttc" id="SIISelLowering_8cpp_html_a3c1b81d7f789e05649b45677872cb281"><div class="ttname"><a href="SIISelLowering_8cpp.html#a3c1b81d7f789e05649b45677872cb281">findFirstFreeSGPR</a></div><div class="ttdeci">static unsigned findFirstFreeSGPR(CCState &amp;CCInfo)</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l00108">SIISelLowering.cpp:108</a></div></div>
<div class="ttc" id="MachineFunction_8h_html"><div class="ttname"><a href="MachineFunction_8h.html">MachineFunction.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html">llvm::MachineMemOperand</a></div><div class="ttdoc">A description of a memory reference used in the backend. </div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00126">MachineMemOperand.h:126</a></div></div>
<div class="ttc" id="classllvm_1_1CCValAssign_html_a5972ab02a98f9b5ce46e7f55fd711982"><div class="ttname"><a href="classllvm_1_1CCValAssign.html#a5972ab02a98f9b5ce46e7f55fd711982">llvm::CCValAssign::getValVT</a></div><div class="ttdeci">MVT getValVT() const</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00143">CallingConvLower.h:143</a></div></div>
<div class="ttc" id="TargetCallingConv_8h_html"><div class="ttname"><a href="TargetCallingConv_8h.html">TargetCallingConv.h</a></div></div>
<div class="ttc" id="classllvm_1_1FunctionLoweringInfo_html_a2135b3d546d4a00d5cf9b2d1cd3e42fb"><div class="ttname"><a href="classllvm_1_1FunctionLoweringInfo.html#a2135b3d546d4a00d5cf9b2d1cd3e42fb">llvm::FunctionLoweringInfo::DemoteRegister</a></div><div class="ttdeci">unsigned DemoteRegister</div><div class="ttdoc">DemoteRegister - if CanLowerReturn is false, DemoteRegister is a vreg allocated to hold a pointer to ...</div><div class="ttdef"><b>Definition:</b> <a href="FunctionLoweringInfo_8h_source.html#l00070">FunctionLoweringInfo.h:70</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a6110fc30bc7311a6cf99814530362e21aade4b2d35004cf3fba49c49f87567b84"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21aade4b2d35004cf3fba49c49f87567b84">llvm::AMDGPU::Hwreg::OFFSET_SRC_SHARED_BASE</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00350">SIDefines.h:350</a></div></div>
<div class="ttc" id="SIISelLowering_8cpp_html_a79a903f5ee6fe0bd8be0b13fa050ecc0"><div class="ttname"><a href="SIISelLowering_8cpp.html#a79a903f5ee6fe0bd8be0b13fa050ecc0">elementPairIsContiguous</a></div><div class="ttdeci">static bool elementPairIsContiguous(ArrayRef&lt; int &gt; Mask, int Elt)</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l04921">SIISelLowering.cpp:4921</a></div></div>
<div class="ttc" id="classllvm_1_1CmpInst_html_a3712279d70deeec90a93db09deb12d02"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a3712279d70deeec90a93db09deb12d02">llvm::CmpInst::isSigned</a></div><div class="ttdeci">bool isSigned() const</div><div class="ttdef"><b>Definition:</b> <a href="InstrTypes_8h_source.html#l00902">InstrTypes.h:902</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a1cf8547d612d954d34aab1d4f78e7fa1"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a1cf8547d612d954d34aab1d4f78e7fa1">llvm::ISD::ATOMIC_LOAD_MAX</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00880">ISDOpcodes.h:880</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a8b6cc6df8e802f1294219dd63944f164"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a8b6cc6df8e802f1294219dd63944f164">llvm::MVT::v4i1</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00062">MachineValueType.h:62</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110abf5f612de1a25451c9a0c33d77bf3e74"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110abf5f612de1a25451c9a0c33d77bf3e74">llvm::ISD::ATOMIC_LOAD_ADD</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00872">ISDOpcodes.h:872</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_aba40628328a660c78a9d73cc209f5e84a6adf97f83acf6453d4a6a4b1070f3754"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#aba40628328a660c78a9d73cc209f5e84a6adf97f83acf6453d4a6a4b1070f3754">llvm::TargetLoweringBase::AtomicExpansionKind::None</a></div></div>
<div class="ttc" id="structllvm_1_1ArgDescriptor_html_ab80da72ac9122b5c4e4a0a2cfaa25d9e"><div class="ttname"><a href="structllvm_1_1ArgDescriptor.html#ab80da72ac9122b5c4e4a0a2cfaa25d9e">llvm::ArgDescriptor::createRegister</a></div><div class="ttdeci">static ArgDescriptor createRegister(Register Reg, unsigned Mask=~0u)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00047">AMDGPUArgumentUsageInfo.h:47</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_ac3c3cf58d6d631af6a172457304d3d07a0d1546187d4d526fcbdd43183689075e"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a0d1546187d4d526fcbdd43183689075e">llvm::ISD::SETUNE</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l01063">ISDOpcodes.h:1063</a></div></div>
<div class="ttc" id="namespacellvm_1_1Intrinsic_html_a7157f9fa9dd11f234ec3c58517cb6d96"><div class="ttname"><a href="namespacellvm_1_1Intrinsic.html#a7157f9fa9dd11f234ec3c58517cb6d96">llvm::Intrinsic::getName</a></div><div class="ttdeci">StringRef getName(ID id)</div><div class="ttdoc">Return the LLVM name for an intrinsic, such as &quot;llvm.ppc.altivec.lvx&quot;. </div><div class="ttdef"><b>Definition:</b> <a href="Function_8cpp_source.html#l00659">Function.cpp:659</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_a437295c0cecbdbec197e655e34cab714"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a437295c0cecbdbec197e655e34cab714">llvm::GCNSubtarget::hasDwordx3LoadStores</a></div><div class="ttdeci">bool hasDwordx3LoadStores() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l01013">AMDGPUSubtarget.h:1013</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a8dfc4fda1143629434233e69be38fd3b"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a8dfc4fda1143629434233e69be38fd3b">llvm::SIMachineFunctionInfo::getBytesInStackArgArea</a></div><div class="ttdeci">unsigned getBytesInStackArgArea() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00525">SIMachineFunctionInfo.h:525</a></div></div>
<div class="ttc" id="classllvm_1_1Type_html_ae61f17d62c8a79bc5cffa63a2f152311"><div class="ttname"><a href="classllvm_1_1Type.html#ae61f17d62c8a79bc5cffa63a2f152311">llvm::Type::getPointerElementType</a></div><div class="ttdeci">Type * getPointerElementType() const</div><div class="ttdef"><b>Definition:</b> <a href="Type_8h_source.html#l00381">Type.h:381</a></div></div>
<div class="ttc" id="structllvm_1_1ISD_1_1ArgFlagsTy_html_aaa6158ce48c81c608caeaf2317a43244"><div class="ttname"><a href="structllvm_1_1ISD_1_1ArgFlagsTy.html#aaa6158ce48c81c608caeaf2317a43244">llvm::ISD::ArgFlagsTy::isSExt</a></div><div class="ttdeci">bool isSExt() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetCallingConv_8h_source.html#l00071">TargetCallingConv.h:71</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea02bcd5a1661d4e07caf00ba568a77b31"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea02bcd5a1661d4e07caf00ba568a77b31">llvm::AMDGPUISD::SETREG</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00369">AMDGPUISelLowering.h:369</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_ac3c3cf58d6d631af6a172457304d3d07a31d1e24e08b255d6aa290d67d16ce2c9"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a31d1e24e08b255d6aa290d67d16ce2c9">llvm::ISD::SETOGT</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l01051">ISDOpcodes.h:1051</a></div></div>
<div class="ttc" id="classllvm_1_1Twine_html"><div class="ttname"><a href="classllvm_1_1Twine.html">llvm::Twine</a></div><div class="ttdoc">Twine - A lightweight data structure for efficiently representing the concatenation of temporary valu...</div><div class="ttdef"><b>Definition:</b> <a href="Twine_8h_source.html#l00080">Twine.h:80</a></div></div>
<div class="ttc" id="classllvm_1_1CCValAssign_html_a2b78fd53da0b5df7bc4eacf7df556a45a8b73d77b9e54663c2e80a48d0917dce1"><div class="ttname"><a href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45a8b73d77b9e54663c2e80a48d0917dce1">llvm::CCValAssign::Full</a></div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00036">CallingConvLower.h:36</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a0ced2d6b15f87f297ec231c753e624e6"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a0ced2d6b15f87f297ec231c753e624e6">llvm::SIInstrInfo::getInstSizeInBytes</a></div><div class="ttdeci">unsigned getInstSizeInBytes(const MachineInstr &amp;MI) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l05989">SIInstrInfo.cpp:5989</a></div></div>
<div class="ttc" id="classllvm_1_1APInt_html_a2780c5606880394d3f07cd2079a27697"><div class="ttname"><a href="classllvm_1_1APInt.html#a2780c5606880394d3f07cd2079a27697">llvm::APInt::setHighBits</a></div><div class="ttdeci">void setHighBits(unsigned hiBits)</div><div class="ttdoc">Set the top hiBits bits. </div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l01495">APInt.h:1495</a></div></div>
<div class="ttc" id="HexagonCopyToCombine_8cpp_html_a1d40004718218dbdf06b496766299101"><div class="ttname"><a href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a></div><div class="ttdeci">const HexagonInstrInfo * TII</div><div class="ttdef"><b>Definition:</b> <a href="HexagonCopyToCombine_8cpp_source.html#l00127">HexagonCopyToCombine.cpp:127</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a9ca44a643714809ef384e7494604db14"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9ca44a643714809ef384e7494604db14">llvm::ISD::ATOMIC_LOAD_UMAX</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00882">ISDOpcodes.h:882</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346ae64355d3bf20e602b80628d84ef9a677"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ae64355d3bf20e602b80628d84ef9a677">llvm::MVT::v32i32</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00099">MachineValueType.h:99</a></div></div>
<div class="ttc" id="namespacellvm_html_a0448108c43f3a226744d0a4c28c989f7"><div class="ttname"><a href="namespacellvm.html#a0448108c43f3a226744d0a4c28c989f7">llvm::makeArrayRef</a></div><div class="ttdeci">ArrayRef&lt; T &gt; makeArrayRef(const T &amp;OneElt)</div><div class="ttdoc">Construct an ArrayRef from a single element. </div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00460">ArrayRef.h:460</a></div></div>
<div class="ttc" id="classllvm_1_1SIRegisterInfo_html_a62991cd0cb66809b09debf981f99892f"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a62991cd0cb66809b09debf981f99892f">llvm::SIRegisterInfo::isSGPRReg</a></div><div class="ttdeci">bool isSGPRReg(const MachineRegisterInfo &amp;MRI, unsigned Reg) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00138">SIRegisterInfo.h:138</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a8cc94e03dea594863073a02f5bb94997"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a8cc94e03dea594863073a02f5bb94997">llvm::ISD::SHL</a></div><div class="ttdoc">Shift and rotation operations. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00471">ISDOpcodes.h:471</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a432824f0975bb863478bf4ef3a5df258"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">llvm::MachineInstr::getNumOperands</a></div><div class="ttdeci">unsigned getNumOperands() const</div><div class="ttdoc">Retuns the total number of operands. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00429">MachineInstr.h:429</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a39d7080130a2d44447525617ead75825"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a39d7080130a2d44447525617ead75825">llvm::SIInstrInfo::isGather4</a></div><div class="ttdeci">static bool isGather4(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00489">SIInstrInfo.h:489</a></div></div>
<div class="ttc" id="structllvm_1_1EVT_html_ab0cfceeb37508e56f9c127e59766a668"><div class="ttname"><a href="structllvm_1_1EVT.html#ab0cfceeb37508e56f9c127e59766a668">llvm::EVT::getTypeForEVT</a></div><div class="ttdeci">Type * getTypeForEVT(LLVMContext &amp;Context) const</div><div class="ttdoc">This method returns an LLVM type corresponding to the specified EVT. </div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8cpp_source.html#l00140">ValueTypes.cpp:140</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_ad55c43a1019c788c78439417e6ee7829"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#ad55c43a1019c788c78439417e6ee7829">llvm::SIMachineFunctionInfo::setHasNonSpillStackObjects</a></div><div class="ttdeci">void setHasNonSpillStackObjects(bool StackObject=true)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00767">SIMachineFunctionInfo.h:767</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_a347d293012b5070f6833926f3d2e50d7"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a347d293012b5070f6833926f3d2e50d7">llvm::TargetLoweringBase::getRegisterTypeForCallingConv</a></div><div class="ttdeci">virtual MVT getRegisterTypeForCallingConv(LLVMContext &amp;Context, CallingConv::ID CC, EVT VT) const</div><div class="ttdoc">Certain combinations of ABIs, Targets and features require that types are legal for some operations a...</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l01334">TargetLowering.h:1334</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_ae7ce026be68ba86c321d11c65e8bb8e3"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#ae7ce026be68ba86c321d11c65e8bb8e3">llvm::SIMachineFunctionInfo::addDispatchID</a></div><div class="ttdeci">unsigned addDispatchID(const SIRegisterInfo &amp;TRI)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8cpp_source.html#l00218">SIMachineFunctionInfo.cpp:218</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUMachineFunction_html_ab37f1839fd82f8b84b7a2ca87b289c46"><div class="ttname"><a href="classllvm_1_1AMDGPUMachineFunction.html#ab37f1839fd82f8b84b7a2ca87b289c46">llvm::AMDGPUMachineFunction::isEntryFunction</a></div><div class="ttdeci">bool isEntryFunction() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUMachineFunction_8h_source.html#l00064">AMDGPUMachineFunction.h:64</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html_af0b153dc5c334d64187af2423df46fc4"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#af0b153dc5c334d64187af2423df46fc4">llvm::SITargetLowering::getOptimalMemOpType</a></div><div class="ttdeci">EVT getOptimalMemOpType(uint64_t Size, unsigned DstAlign, unsigned SrcAlign, bool IsMemset, bool ZeroMemset, bool MemcpyStrSrc, const AttributeList &amp;FuncAttributes) const override</div><div class="ttdoc">Returns the target specific optimal type for load and store operations as a result of memset...</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l01322">SIISelLowering.cpp:1322</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_abdcf600002fd489c76924f2ec4f4fc0f"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#abdcf600002fd489c76924f2ec4f4fc0f">llvm::SIInstrInfo::isMIMG</a></div><div class="ttdeci">static bool isMIMG(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00481">SIInstrInfo.h:481</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a925fa2d0d69a93aed3ece2a3497bd459"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a925fa2d0d69a93aed3ece2a3497bd459">llvm::SIMachineFunctionInfo::setIfReturnsVoid</a></div><div class="ttdeci">void setIfReturnsVoid(bool Value)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00819">SIMachineFunctionInfo.h:819</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode_html_af5252ebf458b72b49d66ec97f51841e3adf241b71cde6b36cee10241a2e89fda3"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#af5252ebf458b72b49d66ec97f51841e3adf241b71cde6b36cee10241a2e89fda3">llvm::AMDGPU::VGPRIndexMode::DST_ENABLE</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00219">SIDefines.h:219</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_acd6d3300fd7843329d88c1a1790ab0d7"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#acd6d3300fd7843329d88c1a1790ab0d7">llvm::AMDGPUTargetLowering::isKnownNeverNaNForTargetNode</a></div><div class="ttdeci">bool isKnownNeverNaNForTargetNode(SDValue Op, const SelectionDAG &amp;DAG, bool SNaN=false, unsigned Depth=0) const override</div><div class="ttdoc">If SNaN is false,. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l04610">AMDGPUISelLowering.cpp:4610</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_a9bc12259f8156d068dfb2e91f04f6a06"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#a9bc12259f8156d068dfb2e91f04f6a06">llvm::SelectionDAG::getTargetExtractSubreg</a></div><div class="ttdeci">SDValue getTargetExtractSubreg(int SRIdx, const SDLoc &amp;DL, EVT VT, SDValue Operand)</div><div class="ttdoc">A convenience function for creating TargetInstrInfo::EXTRACT_SUBREG nodes. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l08082">SelectionDAG.cpp:8082</a></div></div>
<div class="ttc" id="namespacellvm_html_a1e0be72398d8c2867f37f592ce3a8d6baebfb981a1711c56f265b55fc0bad1bf9"><div class="ttname"><a href="namespacellvm.html#a1e0be72398d8c2867f37f592ce3a8d6baebfb981a1711c56f265b55fc0bad1bf9">llvm::ZB_Undefined</a></div><div class="ttdoc">The returned value is undefined. </div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00046">MathExtras.h:46</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_a1c04c72abd24de2572a03ef686a36dd6"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#a1c04c72abd24de2572a03ef686a36dd6">llvm::SelectionDAG::getMachineNode</a></div><div class="ttdeci">MachineSDNode * getMachineNode(unsigned Opcode, const SDLoc &amp;dl, EVT VT)</div><div class="ttdoc">These are used for target selectors to create a new node with specified return type(s), MachineInstr opcode, and operands. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l07964">SelectionDAG.cpp:7964</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults_html_a05d4f9c4d9e486f4fd3d69a89121e107"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a05d4f9c4d9e486f4fd3d69a89121e107">llvm::AMDGPU::SIModeRegisterDefaults::IEEE</a></div><div class="ttdeci">bool IEEE</div><div class="ttdoc">Floating point opcodes that support exception flag gathering quiet and propagate signaling NaN inputs...</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00672">AMDGPUBaseInfo.h:672</a></div></div>
<div class="ttc" id="classllvm_1_1AtomicRMWInst_html_a99fd4ef84981d6a2774c14c741b5ed65"><div class="ttname"><a href="classllvm_1_1AtomicRMWInst.html#a99fd4ef84981d6a2774c14c741b5ed65">llvm::AtomicRMWInst::getOperation</a></div><div class="ttdeci">BinOp getOperation() const</div><div class="ttdef"><b>Definition:</b> <a href="Instructions_8h_source.html#l00769">Instructions.h:769</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html_a6efe4a90557fd6f23f2dd8e91b5523c8"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a6efe4a90557fd6f23f2dd8e91b5523c8">llvm::SITargetLowering::isMemOpUniform</a></div><div class="ttdeci">bool isMemOpUniform(const SDNode *N) const</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l01363">SIISelLowering.cpp:1363</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBundleIterator_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBundleIterator.html">llvm::MachineInstrBundleIterator&lt; MachineInstr &gt;</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_af8d8a2e09e33ac1441aa71dcf586a160"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#af8d8a2e09e33ac1441aa71dcf586a160">llvm::SelectionDAG::getObjectPtrOffset</a></div><div class="ttdeci">SDValue getObjectPtrOffset(const SDLoc &amp;SL, SDValue Ptr, int64_t Offset)</div><div class="ttdoc">Create an add instruction with appropriate flags when used for addressing some offset of an object...</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8h_source.html#l00866">SelectionDAG.h:866</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl&lt; Value * &gt;</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_ac2421adbb9996e1b15f03a8abb6c70a8"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">llvm::MachineInstr::eraseFromParent</a></div><div class="ttdeci">void eraseFromParent()</div><div class="ttdoc">Unlink &amp;#39;this&amp;#39; from the containing basic block and delete it. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l00669">MachineInstr.cpp:669</a></div></div>
<div class="ttc" id="SIISelLowering_8cpp_html_a733a8aa8e2cb15f68427cdb3e8a4e6d3"><div class="ttname"><a href="SIISelLowering_8cpp.html#a733a8aa8e2cb15f68427cdb3e8a4e6d3">SubIdx2Lane</a></div><div class="ttdeci">static unsigned SubIdx2Lane(unsigned Idx)</div><div class="ttdoc">Helper function for adjustWritemask. </div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l10114">SIISelLowering.cpp:10114</a></div></div>
<div class="ttc" id="MachineFrameInfo_8h_html"><div class="ttname"><a href="MachineFrameInfo_8h.html">MachineFrameInfo.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a93bc27ca4d9e211c54b0d9efb660f080"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a93bc27ca4d9e211c54b0d9efb660f080">llvm::ISD::CopyToReg</a></div><div class="ttdoc">CopyToReg - This node has three operands: a chain, a register number to set to this value...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00171">ISDOpcodes.h:171</a></div></div>
<div class="ttc" id="AArch64AdvSIMDScalarPass_8cpp_html_a92a6b0a9b7228d190b0a7d8ae3ef03c7"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a></div><div class="ttdeci">unsigned SubReg</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00104">AArch64AdvSIMDScalarPass.cpp:104</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a03eeae7529a0e3012956884ab96412bb"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a03eeae7529a0e3012956884ab96412bb">llvm::MVT::v2i1</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00061">MachineValueType.h:61</a></div></div>
<div class="ttc" id="classllvm_1_1MachineSDNode_html_aa8aa7b1f3db7affe3c73c37b7fa9a704"><div class="ttname"><a href="classllvm_1_1MachineSDNode.html#aa8aa7b1f3db7affe3c73c37b7fa9a704">llvm::MachineSDNode::memoperands</a></div><div class="ttdeci">ArrayRef&lt; MachineMemOperand * &gt; memoperands() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l02509">SelectionDAGNodes.h:2509</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_ac00c84cfc6dac484e038a2d4258933ef"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ac00c84cfc6dac484e038a2d4258933ef">llvm::SIInstrInfo::buildExtractSubRegOrImm</a></div><div class="ttdeci">MachineOperand buildExtractSubRegOrImm(MachineBasicBlock::iterator MI, MachineRegisterInfo &amp;MRI, MachineOperand &amp;SuperReg, const TargetRegisterClass *SuperRC, unsigned SubIdx, const TargetRegisterClass *SubRC) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l03893">SIInstrInfo.cpp:3893</a></div></div>
<div class="ttc" id="SIISelLowering_8cpp_html_ae812d40144fafed6fd7c00cffb790504"><div class="ttname"><a href="SIISelLowering_8cpp.html#ae812d40144fafed6fd7c00cffb790504">mayTailCallThisCC</a></div><div class="ttdeci">static bool mayTailCallThisCC(CallingConv::ID CC)</div><div class="ttdoc">Return true if we might ever do TCO for calls with this calling convention. </div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l02585">SIISelLowering.cpp:2585</a></div></div>
<div class="ttc" id="classllvm_1_1Type_html_ac6d28a9b11139182134a9618028a0d07"><div class="ttname"><a href="classllvm_1_1Type.html#ac6d28a9b11139182134a9618028a0d07">llvm::Type::isIntegerTy</a></div><div class="ttdeci">bool isIntegerTy() const</div><div class="ttdoc">True if this is an instance of IntegerType. </div><div class="ttdef"><b>Definition:</b> <a href="Type_8h_source.html#l00197">Type.h:197</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_ae499cc99d4fe44d343ca9ac6a2ae8845"><div class="ttname"><a href="classllvm_1_1SDNode.html#ae499cc99d4fe44d343ca9ac6a2ae8845">llvm::SDNode::op_end</a></div><div class="ttdeci">op_iterator op_end() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00946">SelectionDAGNodes.h:946</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00044">TargetRegisterInfo.h:44</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_a00fc2b6d813f3656e1715224472da22e"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a00fc2b6d813f3656e1715224472da22e">llvm::GCNSubtarget::hasD16Images</a></div><div class="ttdeci">bool hasD16Images() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00743">AMDGPUSubtarget.h:743</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346aa897d79f0d748c5e52fd188e0ad75281"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346aa897d79f0d748c5e52fd188e0ad75281">llvm::MVT::v32i16</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00088">MachineValueType.h:88</a></div></div>
<div class="ttc" id="classllvm_1_1SDValue_html_ac969b6c833cfa44c1b4fcd5790268340"><div class="ttname"><a href="classllvm_1_1SDValue.html#ac969b6c833cfa44c1b4fcd5790268340">llvm::SDValue::getConstantOperandVal</a></div><div class="ttdeci">uint64_t getConstantOperandVal(unsigned i) const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01165">SelectionDAGNodes.h:1165</a></div></div>
<div class="ttc" id="classllvm_1_1StringSwitch_html_a0f77f8a7b34e705d79d2de8740516fe1"><div class="ttname"><a href="classllvm_1_1StringSwitch.html#a0f77f8a7b34e705d79d2de8740516fe1">llvm::StringSwitch::Default</a></div><div class="ttdeci">LLVM_NODISCARD R Default(T Value)</div><div class="ttdef"><b>Definition:</b> <a href="StringSwitch_8h_source.html#l00181">StringSwitch.h:181</a></div></div>
<div class="ttc" id="classllvm_1_1LoadSDNode_html_ad85ec82447c2f1824538de9b449ffed0"><div class="ttname"><a href="classllvm_1_1LoadSDNode.html#ad85ec82447c2f1824538de9b449ffed0">llvm::LoadSDNode::getExtensionType</a></div><div class="ttdeci">ISD::LoadExtType getExtensionType() const</div><div class="ttdoc">Return whether this is a plain node, or one of the varieties of value-extending loads. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l02238">SelectionDAGNodes.h:2238</a></div></div>
<div class="ttc" id="MachineBasicBlock_8h_html"><div class="ttname"><a href="MachineBasicBlock_8h.html">MachineBasicBlock.h</a></div></div>
<div class="ttc" id="BitVector_8h_html"><div class="ttname"><a href="BitVector_8h.html">BitVector.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a6110fc30bc7311a6cf99814530362e21af48e4aeba8025af5235198e6108edc7d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21af48e4aeba8025af5235198e6108edc7d">llvm::AMDGPU::Hwreg::OFFSET_SRC_PRIVATE_BASE</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00351">SIDefines.h:351</a></div></div>
<div class="ttc" id="SIISelLowering_8cpp_html_aa80e99bc30e182b2f1e244eb2ab3cf13"><div class="ttname"><a href="SIISelLowering_8cpp.html#aa80e99bc30e182b2f1e244eb2ab3cf13">allocateSGPR64Input</a></div><div class="ttdeci">static ArgDescriptor allocateSGPR64Input(CCState &amp;CCInfo)</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l01705">SIISelLowering.cpp:1705</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea5af8d311a572d1aba24e25c20d1d7923"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea5af8d311a572d1aba24e25c20d1d7923">llvm::AMDGPUISD::PERM</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00434">AMDGPUISelLowering.h:434</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a48287dae990aa9e29a458373ccd0eadb"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a48287dae990aa9e29a458373ccd0eadb">llvm::ISD::ATOMIC_LOAD_FADD</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00883">ISDOpcodes.h:883</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a27bda7d8e8e4f0337650a892f3c9b46a"><div class="ttname"><a href="classllvm_1_1MVT.html#a27bda7d8e8e4f0337650a892f3c9b46a">llvm::MVT::SimpleTy</a></div><div class="ttdeci">SimpleValueType SimpleTy</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00265">MachineValueType.h:265</a></div></div>
<div class="ttc" id="classunsigned_html"><div class="ttname"><a href="classunsigned.html">unsigned</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea5973ca171c5051b92e2555a7a94029ac"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea5973ca171c5051b92e2555a7a94029ac">llvm::AMDGPUISD::BUFFER_LOAD_SHORT</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00510">AMDGPUISelLowering.h:510</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eadffe91c8dd7ef6f1218a91e3af8b3838"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eadffe91c8dd7ef6f1218a91e3af8b3838">llvm::AMDGPUISD::BUFFER_LOAD_USHORT</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00508">AMDGPUISelLowering.h:508</a></div></div>
<div class="ttc" id="SIISelLowering_8cpp_html_a623b932fac9ca30b07f27b3c13896a98"><div class="ttname"><a href="SIISelLowering_8cpp.html#a623b932fac9ca30b07f27b3c13896a98">memVTFromAggregate</a></div><div class="ttdeci">static MVT memVTFromAggregate(Type *Ty)</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l00880">SIISelLowering.cpp:880</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html_a0009b65fffe67f99ae742be1f7aaa6fa"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a0009b65fffe67f99ae742be1f7aaa6fa">llvm::SITargetLowering::isOffsetFoldingLegal</a></div><div class="ttdeci">bool isOffsetFoldingLegal(const GlobalAddressSDNode *GA) const override</div><div class="ttdoc">Return true if folding a constant offset with the given GlobalAddress is legal. </div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l05029">SIISelLowering.cpp:5029</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html_aaa2020e47e35179234b9ea27d555b2dda7b999a936bc7a4d45dfadbe356e77b3f"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda7b999a936bc7a4d45dfadbe356e77b3f">llvm::MachineMemOperand::MODereferenceable</a></div><div class="ttdoc">The memory access is dereferenceable (i.e., doesn&amp;#39;t trap). </div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00141">MachineMemOperand.h:141</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html">llvm::MachineFrameInfo</a></div><div class="ttdoc">The MachineFrameInfo class represents an abstract stack frame until prolog/epilog code is inserted...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00106">MachineFrameInfo.h:106</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110ad728a4b56d49f39375881511d8d3118d"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad728a4b56d49f39375881511d8d3118d">llvm::ISD::ATOMIC_SWAP</a></div><div class="ttdoc">Val, OUTCHAIN = ATOMIC_SWAP(INCHAIN, ptr, amt) Val, OUTCHAIN = ATOMIC_LOAD_[OpName](INCHAIN, ptr, amt) For double-word atomic operations: ValLo, ValHi, OUTCHAIN = ATOMIC_SWAP(INCHAIN, ptr, amtLo, amtHi) ValLo, ValHi, OUTCHAIN = ATOMIC_LOAD_[OpName](INCHAIN, ptr, amtLo, amtHi) These correspond to the atomicrmw instruction. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00871">ISDOpcodes.h:871</a></div></div>
<div class="ttc" id="AMDGPUBaseInfo_8cpp_html_ad18f9973176b870e59d30b81d8a1091e"><div class="ttname"><a href="AMDGPUBaseInfo_8cpp.html#ad18f9973176b870e59d30b81d8a1091e">Intr</a></div><div class="ttdeci">unsigned Intr</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01328">AMDGPUBaseInfo.cpp:1328</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a0363204b5fbab08a46f5a7cd7f376f78"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">llvm::MachineInstr::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const</div><div class="ttdoc">Returns the opcode of this MachineInstr. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00426">MachineInstr.h:426</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_af0f68c9c0e4a38aebd5773f80dd5b716"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#af0f68c9c0e4a38aebd5773f80dd5b716">llvm::SelectionDAG::getEntryNode</a></div><div class="ttdeci">SDValue getEntryNode() const</div><div class="ttdoc">Return the token chain corresponding to the entry of the function. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8h_source.html#l00485">SelectionDAG.h:485</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_a83c4915f87ee24cf4648d46b2a2acf0a"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a83c4915f87ee24cf4648d46b2a2acf0a">llvm::GCNSubtarget::isTrapHandlerEnabled</a></div><div class="ttdeci">bool isTrapHandlerEnabled() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00691">AMDGPUSubtarget.h:691</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_a07c0c67913bb543fc45ce9ef65ef260a"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">llvm::TargetLoweringBase::setOperationAction</a></div><div class="ttdeci">void setOperationAction(unsigned Op, MVT VT, LegalizeAction Action)</div><div class="ttdoc">Indicate that the specified operation does not work with the specified type and indicate what to do a...</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l02003">TargetLowering.h:2003</a></div></div>
<div class="ttc" id="classllvm_1_1SDValue_html_a8915297f72f1020167562805827f7160"><div class="ttname"><a href="classllvm_1_1SDValue.html#a8915297f72f1020167562805827f7160">llvm::SDValue::getValueSizeInBits</a></div><div class="ttdeci">TypeSize getValueSizeInBits() const</div><div class="ttdoc">Returns the size of the value in bits. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00178">SelectionDAGNodes.h:178</a></div></div>
<div class="ttc" id="namespaceAMDGPUAS_html_afcb1e66314d0104a9c726cbd599c27e6abd16fac39b8769260b5e448d3bd5a58f"><div class="ttname"><a href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6abd16fac39b8769260b5e448d3bd5a58f">AMDGPUAS::CONSTANT_ADDRESS_32BIT</a></div><div class="ttdoc">Address space for 32-bit constant memory. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPU_8h_source.html#l00279">AMDGPU.h:279</a></div></div>
<div class="ttc" id="namespacellvm_html_abfcab32516704f11d146c757f402ad5ca1cde8c8828756cdaf2a93260e247ae31"><div class="ttname"><a href="namespacellvm.html#abfcab32516704f11d146c757f402ad5ca1cde8c8828756cdaf2a93260e247ae31">llvm::DS_Warning</a></div><div class="ttdef"><b>Definition:</b> <a href="DiagnosticInfo_8h_source.html#l00044">DiagnosticInfo.h:44</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eae1ff624e453843825304099a96043a67"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eae1ff624e453843825304099a96043a67">llvm::AMDGPUISD::FP16_ZEXT</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00466">AMDGPUISelLowering.h:466</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_aa8fca8c414a664c8d1cd44da876b8b3b"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#aa8fca8c414a664c8d1cd44da876b8b3b">llvm::SelectionDAG::getDataLayout</a></div><div class="ttdeci">const DataLayout &amp; getDataLayout() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8h_source.html#l00423">SelectionDAG.h:423</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_a196c23d6cb4d768d037970f1f35bbf66"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#a196c23d6cb4d768d037970f1f35bbf66">llvm::SelectionDAG::getVTList</a></div><div class="ttdeci">SDVTList getVTList(EVT VT)</div><div class="ttdoc">Return an SDVTList that represents the list of values specified. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l07526">SelectionDAG.cpp:7526</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eaa257ce6c70a5ceadfc079dfcd101db51"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaa257ce6c70a5ceadfc079dfcd101db51">llvm::AMDGPUISD::BFM</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00420">AMDGPUISelLowering.h:420</a></div></div>
<div class="ttc" id="namespacellvm_1_1Intrinsic_html_a80add6b3b1cdaec560907995127adc16"><div class="ttname"><a href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">llvm::Intrinsic::ID</a></div><div class="ttdeci">unsigned ID</div><div class="ttdef"><b>Definition:</b> <a href="TargetTransformInfo_8h_source.html#l00039">TargetTransformInfo.h:39</a></div></div>
<div class="ttc" id="structllvm_1_1TargetLoweringBase_1_1AddrMode_html_a8868c35de6c36dc0d57e84f256c4ffde"><div class="ttname"><a href="structllvm_1_1TargetLoweringBase_1_1AddrMode.html#a8868c35de6c36dc0d57e84f256c4ffde">llvm::TargetLoweringBase::AddrMode::HasBaseReg</a></div><div class="ttdeci">bool HasBaseReg</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l02170">TargetLowering.h:2170</a></div></div>
<div class="ttc" id="classllvm_1_1StringRef_html_a9a453439ca990fd1ae7ab9ed728d23f8"><div class="ttname"><a href="classllvm_1_1StringRef.html#a9a453439ca990fd1ae7ab9ed728d23f8">llvm::StringRef::substr</a></div><div class="ttdeci">LLVM_NODISCARD StringRef substr(size_t Start, size_t N=npos) const</div><div class="ttdoc">Return a reference to the substring from [Start, Start + N). </div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00600">StringRef.h:600</a></div></div>
<div class="ttc" id="classllvm_1_1AtomicSDNode_html"><div class="ttname"><a href="classllvm_1_1AtomicSDNode.html">llvm::AtomicSDNode</a></div><div class="ttdoc">This is an SDNode representing atomic operations. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01426">SelectionDAGNodes.h:1426</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_aeb7e711869d94366080bcf9e7b8b1382"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#aeb7e711869d94366080bcf9e7b8b1382">llvm::AMDGPU::getMaskedMIMGOp</a></div><div class="ttdeci">int getMaskedMIMGOp(unsigned Opc, unsigned NewChannels)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00125">AMDGPUBaseInfo.cpp:125</a></div></div>
<div class="ttc" id="classllvm_1_1SequentialType_html_ad165a36624f4374d6ea5238eaeff80b6"><div class="ttname"><a href="classllvm_1_1SequentialType.html#ad165a36624f4374d6ea5238eaeff80b6">llvm::SequentialType::getNumElements</a></div><div class="ttdeci">uint64_t getNumElements() const</div><div class="ttdoc">For scalable vectors, this will return the minimum number of elements in the vector. </div><div class="ttdef"><b>Definition:</b> <a href="DerivedTypes_8h_source.html#l00398">DerivedTypes.h:398</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea79067f8d6a2c24f4d33fc9da493a2037"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea79067f8d6a2c24f4d33fc9da493a2037">llvm::AMDGPUISD::FRACT</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00360">AMDGPUISelLowering.h:360</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_aab286010c5d6d400df9eee0ef4d196f0"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#aab286010c5d6d400df9eee0ef4d196f0">llvm::MachineFunction::getMachineMemOperand</a></div><div class="ttdeci">MachineMemOperand * getMachineMemOperand(MachinePointerInfo PtrInfo, MachineMemOperand::Flags f, uint64_t s, unsigned base_alignment, const AAMDNodes &amp;AAInfo=AAMDNodes(), const MDNode *Ranges=nullptr, SyncScope::ID SSID=SyncScope::System, AtomicOrdering Ordering=AtomicOrdering::NotAtomic, AtomicOrdering FailureOrdering=AtomicOrdering::NotAtomic)</div><div class="ttdoc">getMachineMemOperand - Allocate a new MachineMemOperand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8cpp_source.html#l00415">MachineFunction.cpp:415</a></div></div>
<div class="ttc" id="classllvm_1_1CCValAssign_html_a2897ab064cc53e41f2b6ae3d69902abc"><div class="ttname"><a href="classllvm_1_1CCValAssign.html#a2897ab064cc53e41f2b6ae3d69902abc">llvm::CCValAssign::getLocInfo</a></div><div class="ttdeci">LocInfo getLocInfo() const</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00155">CallingConvLower.h:155</a></div></div>
<div class="ttc" id="namespacellvm_1_1SIInstrFlags_html_aab1e56b694ff2c83f07ee874be04916fa33a84ea8c7168a7b8a2993ee22b7748d"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#aab1e56b694ff2c83f07ee874be04916fa33a84ea8c7168a7b8a2993ee22b7748d">llvm::SIInstrFlags::N_ZERO</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00116">SIDefines.h:116</a></div></div>
<div class="ttc" id="namespacellvm_html_ad0241b50af82647f42e9af8876138b24"><div class="ttname"><a href="namespacellvm.html#ad0241b50af82647f42e9af8876138b24">llvm::commonAlignment</a></div><div class="ttdeci">Align commonAlignment(Align A, Align B)</div><div class="ttdoc">Returns the alignment that satisfies both alignments. </div><div class="ttdef"><b>Definition:</b> <a href="Alignment_8h_source.html#l00215">Alignment.h:215</a></div></div>
<div class="ttc" id="structllvm_1_1TargetLowering_1_1CallLoweringInfo_html_a283b7df55a414e3185b56aeea1ec7ee7"><div class="ttname"><a href="structllvm_1_1TargetLowering_1_1CallLoweringInfo.html#a283b7df55a414e3185b56aeea1ec7ee7">llvm::TargetLowering::CallLoweringInfo::IsTailCall</a></div><div class="ttdeci">bool IsTailCall</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l03462">TargetLowering.h:3462</a></div></div>
<div class="ttc" id="classllvm_1_1Instruction_html"><div class="ttname"><a href="classllvm_1_1Instruction.html">llvm::Instruction</a></div><div class="ttdef"><b>Definition:</b> <a href="IR_2Instruction_8h_source.html#l00043">Instruction.h:43</a></div></div>
<div class="ttc" id="classllvm_1_1SIRegisterInfo_html_a8970a99110a2d04fd4c39c47919068f0"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a8970a99110a2d04fd4c39c47919068f0">llvm::SIRegisterInfo::isSGPRClass</a></div><div class="ttdeci">bool isSGPRClass(const TargetRegisterClass *RC) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00129">SIRegisterInfo.h:129</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a5066c1ab86d5c2470c5fcfa215399b0d"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a5066c1ab86d5c2470c5fcfa215399b0d">llvm::AMDGPUTargetLowering::LowerOperation</a></div><div class="ttdeci">SDValue LowerOperation(SDValue Op, SelectionDAG &amp;DAG) const override</div><div class="ttdoc">This callback is invoked for operations that are unsupported by the target, which are registered to u...</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l01122">AMDGPUISelLowering.cpp:1122</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLowering_html"><div class="ttname"><a href="classllvm_1_1TargetLowering.html">llvm::TargetLowering</a></div><div class="ttdoc">This class defines information used to lower LLVM code to legal SelectionDAG operators that the targe...</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l02953">TargetLowering.h:2953</a></div></div>
<div class="ttc" id="namespacellvm_html_aa100a124c9d33561b0950011928aae00a21c2e59531c8710156d34a3c30ac81d5"><div class="ttname"><a href="namespacellvm.html#aa100a124c9d33561b0950011928aae00a21c2e59531c8710156d34a3c30ac81d5">llvm::DebugCompressionType::Z</a></div><div class="ttdoc">zlib style complession </div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_ae13575403de0e7d005f1b5905053f3ea"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#ae13575403de0e7d005f1b5905053f3ea">llvm::MachineBasicBlock::getAlignment</a></div><div class="ttdeci">Align getAlignment() const</div><div class="ttdoc">Return alignment of the basic block. </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00376">MachineBasicBlock.h:376</a></div></div>
<div class="ttc" id="APInt_8h_html"><div class="ttname"><a href="APInt_8h.html">APInt.h</a></div><div class="ttdoc">This file implements a class to represent arbitrary precision integral constant values and operations...</div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110ae35d57f3c020672748fcc95607348986"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ae35d57f3c020672748fcc95607348986">llvm::ISD::INLINEASM</a></div><div class="ttdoc">INLINEASM - Represents an inline asm block. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00725">ISDOpcodes.h:725</a></div></div>
<div class="ttc" id="structllvm_1_1SDVTList_html"><div class="ttname"><a href="structllvm_1_1SDVTList.html">llvm::SDVTList</a></div><div class="ttdoc">This represents a list of ValueType&amp;#39;s that has been intern&amp;#39;d by a SelectionDAG. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00078">SelectionDAGNodes.h:78</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_a64cfa2d394d0598689bf2449ff8044ae"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#a64cfa2d394d0598689bf2449ff8044ae">llvm::SelectionDAG::getExtLoad</a></div><div class="ttdeci">SDValue getExtLoad(ISD::LoadExtType ExtType, const SDLoc &amp;dl, EVT VT, SDValue Chain, SDValue Ptr, MachinePointerInfo PtrInfo, EVT MemVT, unsigned Alignment=0, MachineMemOperand::Flags MMOFlags=MachineMemOperand::MONone, const AAMDNodes &amp;AAInfo=AAMDNodes())</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l06885">SelectionDAG.cpp:6885</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html_a0d1b20e0ebb696707b4a0d8e0a0aefae"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a0d1b20e0ebb696707b4a0d8e0a0aefae">llvm::SITargetLowering::isSDNodeSourceOfDivergence</a></div><div class="ttdeci">bool isSDNodeSourceOfDivergence(const SDNode *N, FunctionLoweringInfo *FLI, LegacyDivergenceAnalysis *DA) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l10875">SIISelLowering.cpp:10875</a></div></div>
<div class="ttc" id="classllvm_1_1LoopBase_html_a58c5b170ea68b41e94ebb0019523a68f"><div class="ttname"><a href="classllvm_1_1LoopBase.html#a58c5b170ea68b41e94ebb0019523a68f">llvm::LoopBase::getHeader</a></div><div class="ttdeci">BlockT * getHeader() const</div><div class="ttdef"><b>Definition:</b> <a href="LoopInfo_8h_source.html#l00105">LoopInfo.h:105</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea7afea8c7ed507e3d6034758e07591a37"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea7afea8c7ed507e3d6034758e07591a37">llvm::AMDGPUISD::TBUFFER_STORE_FORMAT</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00496">AMDGPUISelLowering.h:496</a></div></div>
<div class="ttc" id="StringSwitch_8h_html"><div class="ttname"><a href="StringSwitch_8h.html">StringSwitch.h</a></div></div>
<div class="ttc" id="structllvm_1_1TargetLowering_1_1CallLoweringInfo_html_a423dda4ff918d4145ccc1861f059f940"><div class="ttname"><a href="structllvm_1_1TargetLowering_1_1CallLoweringInfo.html#a423dda4ff918d4145ccc1861f059f940">llvm::TargetLowering::CallLoweringInfo::Ins</a></div><div class="ttdeci">SmallVector&lt; ISD::InputArg, 32 &gt; Ins</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l03476">TargetLowering.h:3476</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a0673c8aeb9b580e1be469133adba37e5"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a0673c8aeb9b580e1be469133adba37e5">llvm::SIInstrInfo::legalizeOperandsVOP3</a></div><div class="ttdeci">void legalizeOperandsVOP3(MachineRegisterInfo &amp;MRI, MachineInstr &amp;MI) const</div><div class="ttdoc">Fix operands in MI to satisfy constant bus requirements. </div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l04133">SIInstrInfo.cpp:4133</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eaab46dcb22e0120027336ef02f78080ba"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaab46dcb22e0120027336ef02f78080ba">llvm::AMDGPUISD::SMED3</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00391">AMDGPUISelLowering.h:391</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_a193d4ea30b27a0c86550ae249eefaeaa"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#a193d4ea30b27a0c86550ae249eefaeaa">llvm::SelectionDAG::getMergeValues</a></div><div class="ttdeci">SDValue getMergeValues(ArrayRef&lt; SDValue &gt; Ops, const SDLoc &amp;dl)</div><div class="ttdoc">Create a MERGE_VALUES node from the given operands. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l06652">SelectionDAG.cpp:6652</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a018924463515df5f66f3c5a039750da8aebfc48ed48afe18e84417d0de513b6bb"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8aebfc48ed48afe18e84417d0de513b6bb">llvm::AMDGPU::Hwreg::ID_MODE</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00318">SIDefines.h:318</a></div></div>
<div class="ttc" id="classllvm_1_1ConstantFPSDNode_html"><div class="ttname"><a href="classllvm_1_1ConstantFPSDNode.html">llvm::ConstantFPSDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01605">SelectionDAGNodes.h:1605</a></div></div>
<div class="ttc" id="SIISelLowering_8cpp_html_a049dfdf656884a9d492cb2bc7a664dbf"><div class="ttname"><a href="SIISelLowering_8cpp.html#a049dfdf656884a9d492cb2bc7a664dbf">reservePrivateMemoryRegs</a></div><div class="ttdeci">static void reservePrivateMemoryRegs(const TargetMachine &amp;TM, MachineFunction &amp;MF, const SIRegisterInfo &amp;TRI, SIMachineFunctionInfo &amp;Info)</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l01873">SIISelLowering.cpp:1873</a></div></div>
<div class="ttc" id="namespaceAMDGPUAS_html_afcb1e66314d0104a9c726cbd599c27e6aa4a816bb6e255cf1a96ae731382b53ee"><div class="ttname"><a href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6aa4a816bb6e255cf1a96ae731382b53ee">AMDGPUAS::REGION_ADDRESS</a></div><div class="ttdoc">Address space for region memory. (GDS) </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPU_8h_source.html#l00273">AMDGPU.h:273</a></div></div>
<div class="ttc" id="namespacellvm_1_1Intrinsic_html_a89cda2218259523c41863fc1175d6907"><div class="ttname"><a href="namespacellvm_1_1Intrinsic.html#a89cda2218259523c41863fc1175d6907">llvm::Intrinsic::getAttributes</a></div><div class="ttdeci">AttributeList getAttributes(LLVMContext &amp;C, ID id)</div><div class="ttdoc">Return the attributes for an intrinsic. </div></div>
<div class="ttc" id="CodeGen_8h_html"><div class="ttname"><a href="CodeGen_8h.html">CodeGen.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110abc6c09c7af98236460f0b020eb3be94e"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110abc6c09c7af98236460f0b020eb3be94e">llvm::ISD::FDIV</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00295">ISDOpcodes.h:295</a></div></div>
<div class="ttc" id="classllvm_1_1CallSiteBase_html_add4c640566d78516ea1c187031195634"><div class="ttname"><a href="classllvm_1_1CallSiteBase.html#add4c640566d78516ea1c187031195634">llvm::CallSiteBase::getInstruction</a></div><div class="ttdeci">InstrTy * getInstruction() const</div><div class="ttdef"><b>Definition:</b> <a href="CallSite_8h_source.html#l00096">CallSite.h:96</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_a9c2450d7d33fb2ecb9b645f1ca6a9a64"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#a9c2450d7d33fb2ecb9b645f1ca6a9a64">llvm::SelectionDAG::getSExtOrTrunc</a></div><div class="ttdeci">SDValue getSExtOrTrunc(SDValue Op, const SDLoc &amp;DL, EVT VT)</div><div class="ttdoc">Convert Op, which must be of integer type, to the integer type VT, by either sign-extending or trunca...</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l01148">SelectionDAG.cpp:1148</a></div></div>
<div class="ttc" id="classllvm_1_1CCValAssign_html_a2b78fd53da0b5df7bc4eacf7df556a45acc07b91f72979f3e9b12c2e0c355db46"><div class="ttname"><a href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45acc07b91f72979f3e9b12c2e0c355db46">llvm::CCValAssign::AExt</a></div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00039">CallingConvLower.h:39</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea15d564e330de468ec9ec7869c4906c45"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea15d564e330de468ec9ec7869c4906c45">llvm::AMDGPUISD::UMAX3</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00386">AMDGPUISelLowering.h:386</a></div></div>
<div class="ttc" id="classllvm_1_1FunctionType_html"><div class="ttname"><a href="classllvm_1_1FunctionType.html">llvm::FunctionType</a></div><div class="ttdoc">Class to represent function types. </div><div class="ttdef"><b>Definition:</b> <a href="DerivedTypes_8h_source.html#l00108">DerivedTypes.h:108</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_a347289a8e670a14bc5c60464df2f445ca1a2ded72e50ad8b2805011791258879a"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a347289a8e670a14bc5c60464df2f445ca1a2ded72e50ad8b2805011791258879a">llvm::GCNSubtarget::TrapHandlerAbiHsa</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00260">AMDGPUSubtarget.h:260</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a2dfacb29792dd59f2cfbe529206265bc"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a2dfacb29792dd59f2cfbe529206265bc">llvm::ISD::RETURNADDR</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00074">ISDOpcodes.h:74</a></div></div>
<div class="ttc" id="classllvm_1_1CCState_html_a60b2f72a3ca6f2c441a875c1c67f67c4"><div class="ttname"><a href="classllvm_1_1CCState.html#a60b2f72a3ca6f2c441a875c1c67f67c4">llvm::CCState::getNextStackOffset</a></div><div class="ttdeci">unsigned getNextStackOffset() const</div><div class="ttdoc">getNextStackOffset - Return the next stack offset such that all stack slots satisfy their alignment r...</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00272">CallingConvLower.h:272</a></div></div>
<div class="ttc" id="classllvm_1_1APInt_html_af2daa0ee117afefed4c82eee55bf97b7"><div class="ttname"><a href="classllvm_1_1APInt.html#af2daa0ee117afefed4c82eee55bf97b7">llvm::APInt::getSExtValue</a></div><div class="ttdeci">int64_t getSExtValue() const</div><div class="ttdoc">Get sign extended value. </div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l01632">APInt.h:1632</a></div></div>
<div class="ttc" id="classllvm_1_1APFloat_html_afdbfe0ba27cece5e333f4a7ae68fa82e"><div class="ttname"><a href="classllvm_1_1APFloat.html#afdbfe0ba27cece5e333f4a7ae68fa82e">llvm::APFloat::isInfinity</a></div><div class="ttdeci">bool isInfinity() const</div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l01164">APFloat.h:1164</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a60c8658c657286e8cd084bf2e9c48eda"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a60c8658c657286e8cd084bf2e9c48eda">llvm::MachineInstr::getDesc</a></div><div class="ttdeci">const MCInstrDesc &amp; getDesc() const</div><div class="ttdoc">Returns the target instruction descriptor of this MachineInstr. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00423">MachineInstr.h:423</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a0bd751c4c85d494e52e578b6bc10f8bc"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a0bd751c4c85d494e52e578b6bc10f8bc">llvm::AMDGPUTargetLowering::SplitVectorLoad</a></div><div class="ttdeci">SDValue SplitVectorLoad(SDValue Op, SelectionDAG &amp;DAG) const</div><div class="ttdoc">Split a vector load into 2 loads of half the vector. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l01395">AMDGPUISelLowering.cpp:1395</a></div></div>
<div class="ttc" id="classllvm_1_1Value_html_a6393a2d4fe7e10b28a0dcc35f881567b"><div class="ttname"><a href="classllvm_1_1Value.html#a6393a2d4fe7e10b28a0dcc35f881567b">llvm::Value::getType</a></div><div class="ttdeci">Type * getType() const</div><div class="ttdoc">All values are typed, get the type of this value. </div><div class="ttdef"><b>Definition:</b> <a href="Value_8h_source.html#l00246">Value.h:246</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_aaa0193582f1fc99e3e6a3fc5abcb37bf"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#aaa0193582f1fc99e3e6a3fc5abcb37bf">llvm::SelectionDAG::getMachineFunction</a></div><div class="ttdeci">MachineFunction &amp; getMachineFunction() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8h_source.html#l00420">SelectionDAG.h:420</a></div></div>
<div class="ttc" id="CallingConvLower_8h_html"><div class="ttname"><a href="CallingConvLower_8h.html">CallingConvLower.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a315004656a75a3c3a9d7294f105a8da2"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a315004656a75a3c3a9d7294f105a8da2">llvm::ISD::SINT_TO_FP</a></div><div class="ttdoc">[SU]INT_TO_FP - These operators convert integers (whose interpreted sign depends on the first letter)...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00539">ISDOpcodes.h:539</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_a6df03220bbe2ea3cfb905f36fb26822c"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a6df03220bbe2ea3cfb905f36fb26822c">llvm::TargetLoweringBase::computeRegisterProperties</a></div><div class="ttdeci">void computeRegisterProperties(const TargetRegisterInfo *TRI)</div><div class="ttdoc">Once all of the register classes are added, this allows us to compute derived properties we expose...</div><div class="ttdef"><b>Definition:</b> <a href="TargetLoweringBase_8cpp_source.html#l01141">TargetLoweringBase.cpp:1141</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_ade90146180a53b9d9edc077b933e70bba563c4436cfc2d24b41acd1cfd4357977"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ade90146180a53b9d9edc077b933e70bba563c4436cfc2d24b41acd1cfd4357977">llvm::SIInstrInfo::MO_REL32</a></div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00159">SIInstrInfo.h:159</a></div></div>
<div class="ttc" id="classllvm_1_1ConstantSDNode_html_a145c0c2d9e39b47e594532e97d85d3d5"><div class="ttname"><a href="classllvm_1_1ConstantSDNode.html#a145c0c2d9e39b47e594532e97d85d3d5">llvm::ConstantSDNode::isNullValue</a></div><div class="ttdeci">bool isNullValue() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01586">SelectionDAGNodes.h:1586</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a72163e5fb77b3a50e5bec8d1dd6b9fa7"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a72163e5fb77b3a50e5bec8d1dd6b9fa7">llvm::SIMachineFunctionInfo::setStackPtrOffsetReg</a></div><div class="ttdeci">void setStackPtrOffsetReg(unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00721">SIMachineFunctionInfo.h:721</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_adb6a722f44ce97ecb6dda56ba8d1ac4c"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#adb6a722f44ce97ecb6dda56ba8d1ac4c">llvm::SIMachineFunctionInfo::limitOccupancy</a></div><div class="ttdeci">void limitOccupancy(const MachineFunction &amp;MF)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8cpp_source.html#l00180">SIMachineFunctionInfo.cpp:180</a></div></div>
<div class="ttc" id="namespaceMemRef_html"><div class="ttname"><a href="namespaceMemRef.html">MemRef</a></div><div class="ttdef"><b>Definition:</b> <a href="Lint_8cpp_source.html#l00084">Lint.cpp:84</a></div></div>
<div class="ttc" id="SIISelLowering_8cpp_html_a833944382ed97c4457ed32485f6bbfa7"><div class="ttname"><a href="SIISelLowering_8cpp.html#a833944382ed97c4457ed32485f6bbfa7">getBufferOffsetForMMO</a></div><div class="ttdeci">static unsigned getBufferOffsetForMMO(SDValue VOffset, SDValue SOffset, SDValue Offset, SDValue VIndex=SDValue())</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l06115">SIISelLowering.cpp:6115</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea63ac508ae6d2c882d467bb6bff691b6d"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea63ac508ae6d2c882d467bb6bff691b6d">llvm::AMDGPUISD::BUFFER_ATOMIC_SUB</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00521">AMDGPUISelLowering.h:521</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_a0aba33f2dcf1220173b9d3608fecc3df"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a0aba33f2dcf1220173b9d3608fecc3df">llvm::TargetLoweringBase::getRegClassFor</a></div><div class="ttdeci">virtual const TargetRegisterClass * getRegClassFor(MVT VT, bool isDivergent=false) const</div><div class="ttdoc">Return the register class that should be used for the specified value type. </div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00707">TargetLowering.h:707</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a86d8bbbfb8278ba2c26c581e232918d0"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a86d8bbbfb8278ba2c26c581e232918d0">llvm::MachineRegisterInfo::clearKillFlags</a></div><div class="ttdeci">void clearKillFlags(unsigned Reg) const</div><div class="ttdoc">clearKillFlags - Iterate over all the uses of the given register and clear the kill flag from the Mac...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00437">MachineRegisterInfo.cpp:437</a></div></div>
<div class="ttc" id="classllvm_1_1DataLayout_html_acfcd22eb38dbfe1acbf138754297437a"><div class="ttname"><a href="classllvm_1_1DataLayout.html#acfcd22eb38dbfe1acbf138754297437a">llvm::DataLayout::getTypeStoreSize</a></div><div class="ttdeci">TypeSize getTypeStoreSize(Type *Ty) const</div><div class="ttdoc">Returns the maximum number of bytes that may be overwritten by storing the specified type...</div><div class="ttdef"><b>Definition:</b> <a href="DataLayout_8h_source.html#l00454">DataLayout.h:454</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_ac984e6be051494d2f59e7bbe563b84b9"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#ac984e6be051494d2f59e7bbe563b84b9">llvm::GCNSubtarget::useFlatForGlobal</a></div><div class="ttdeci">bool useFlatForGlobal() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00643">AMDGPUSubtarget.h:643</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_acfe1250a2214797a59c6457dd2180df9"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#acfe1250a2214797a59c6457dd2180df9">llvm::SelectionDAG::getRegisterMask</a></div><div class="ttdeci">SDValue getRegisterMask(const uint32_t *RegMask)</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l01805">SelectionDAG.cpp:1805</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html_a6d3e878a08fe1d62c3aad96a158d1a94"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a6d3e878a08fe1d62c3aad96a158d1a94">llvm::SITargetLowering::isLegalAddressingMode</a></div><div class="ttdeci">bool isLegalAddressingMode(const DataLayout &amp;DL, const AddrMode &amp;AM, Type *Ty, unsigned AS, Instruction *I=nullptr) const override</div><div class="ttdoc">Return true if the addressing mode represented by AM is legal for this target, for a load/store of th...</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l01153">SIISelLowering.cpp:1153</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a006a1bf1a9b127d61b8fdba861f59cb1"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a006a1bf1a9b127d61b8fdba861f59cb1">llvm::AMDGPU::splitMUBUFOffset</a></div><div class="ttdeci">bool splitMUBUFOffset(uint32_t Imm, uint32_t &amp;SOffset, uint32_t &amp;ImmOffset, const GCNSubtarget *Subtarget, uint32_t Align)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01269">AMDGPUBaseInfo.cpp:1269</a></div></div>
<div class="ttc" id="SIISelLowering_8cpp_html_ad9f1bcbc632e7827aabb402e7b54f2f5"><div class="ttname"><a href="SIISelLowering_8cpp.html#ad9f1bcbc632e7827aabb402e7b54f2f5">DisableLoopAlignment</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; DisableLoopAlignment(&quot;amdgpu-disable-loop-alignment&quot;, cl::desc(&quot;Do not align and prefetch loops&quot;), cl::init(false))</div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a61297a04e9cd91c9658b9affecdd9797"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">llvm::SIInstrInfo::getNamedOperand</a></div><div class="ttdeci">LLVM_READONLY MachineOperand * getNamedOperand(MachineInstr &amp;MI, unsigned OperandName) const</div><div class="ttdoc">Returns the operand named Op. </div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l05861">SIInstrInfo.cpp:5861</a></div></div>
<div class="ttc" id="classllvm_1_1SrcOp_html"><div class="ttname"><a href="classllvm_1_1SrcOp.html">llvm::SrcOp</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00120">MachineIRBuilder.h:120</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPUFunctionArgInfo_html_a0e789059bf7f286b7f6bc75b43aac98bac8cd3961f0697f74c890c302ff8cd370"><div class="ttname"><a href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98bac8cd3961f0697f74c890c302ff8cd370">llvm::AMDGPUFunctionArgInfo::WORKGROUP_ID_X</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00106">AMDGPUArgumentUsageInfo.h:106</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_af2fca022f33991d19959ebf939c54d03"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#af2fca022f33991d19959ebf939c54d03">llvm::SelectionDAG::getTarget</a></div><div class="ttdeci">const TargetMachine &amp; getTarget() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8h_source.html#l00424">SelectionDAG.h:424</a></div></div>
<div class="ttc" id="MachineInstrBuilder_8h_html"><div class="ttname"><a href="MachineInstrBuilder_8h.html">MachineInstrBuilder.h</a></div></div>
<div class="ttc" id="structllvm_1_1TargetLowering_1_1CallLoweringInfo_html_a3b6fcbb7bdd8ae29e8af4cd38bce7a40"><div class="ttname"><a href="structllvm_1_1TargetLowering_1_1CallLoweringInfo.html#a3b6fcbb7bdd8ae29e8af4cd38bce7a40">llvm::TargetLowering::CallLoweringInfo::DL</a></div><div class="ttdeci">SDLoc DL</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l03472">TargetLowering.h:3472</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html_a27bb49c3656188aff4e75ebc6d4147d5"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a27bb49c3656188aff4e75ebc6d4147d5">llvm::SITargetLowering::shouldEmitGOTReloc</a></div><div class="ttdeci">bool shouldEmitGOTReloc(const GlobalValue *GV) const</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l04439">SIISelLowering.cpp:4439</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUMachineFunction_html"><div class="ttname"><a href="classllvm_1_1AMDGPUMachineFunction.html">llvm::AMDGPUMachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUMachineFunction_8h_source.html#l00020">AMDGPUMachineFunction.h:20</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea2aea035f778d5c12c6350fa76de35941"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea2aea035f778d5c12c6350fa76de35941">llvm::AMDGPUISD::FMUL_LEGACY</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00410">AMDGPUISelLowering.h:410</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535">llvm::ISD::ADD</a></div><div class="ttdoc">Simple integer binary arithmetic operators. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00202">ISDOpcodes.h:202</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_ac3c3cf58d6d631af6a172457304d3d07a71f916390487bb109d9968c72553eaf4"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a71f916390487bb109d9968c72553eaf4">llvm::ISD::SETO</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l01056">ISDOpcodes.h:1056</a></div></div>
<div class="ttc" id="structllvm_1_1ArgDescriptor_html_a5ba9ffd4c829c39d10d780ebd8c55ed9"><div class="ttname"><a href="structllvm_1_1ArgDescriptor.html#a5ba9ffd4c829c39d10d780ebd8c55ed9">llvm::ArgDescriptor::createArg</a></div><div class="ttdeci">static ArgDescriptor createArg(const ArgDescriptor &amp;Arg, unsigned Mask)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00055">AMDGPUArgumentUsageInfo.h:55</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html_acaca0c9ffff0d1cba0462a1daccf5f12"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#acaca0c9ffff0d1cba0462a1daccf5f12">llvm::SITargetLowering::SITargetLowering</a></div><div class="ttdeci">SITargetLowering(const TargetMachine &amp;tm, const GCNSubtarget &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l00118">SIISelLowering.cpp:118</a></div></div>
<div class="ttc" id="structllvm_1_1ArgDescriptor_html_a523f3df17ae0b64f7d35d4caad3a54cc"><div class="ttname"><a href="structllvm_1_1ArgDescriptor.html#a523f3df17ae0b64f7d35d4caad3a54cc">llvm::ArgDescriptor::isRegister</a></div><div class="ttdeci">bool isRegister() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00067">AMDGPUArgumentUsageInfo.h:67</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea9615170d44ebc39efab78e2a92fd6909"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea9615170d44ebc39efab78e2a92fd6909">llvm::AMDGPUISD::ATOMIC_PK_FADD</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00534">AMDGPUISelLowering.h:534</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110ae1118ddac1ce0af8e9f7cc16c9e94fc0"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ae1118ddac1ce0af8e9f7cc16c9e94fc0">llvm::ISD::FSQRT</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00640">ISDOpcodes.h:640</a></div></div>
<div class="ttc" id="structllvm_1_1TargetLowering_1_1CallLoweringInfo_html_ad07ce660c9cb208ae98a53ad8b3ce1de"><div class="ttname"><a href="structllvm_1_1TargetLowering_1_1CallLoweringInfo.html#ad07ce660c9cb208ae98a53ad8b3ce1de">llvm::TargetLowering::CallLoweringInfo::Outs</a></div><div class="ttdeci">SmallVector&lt; ISD::OutputArg, 32 &gt; Outs</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l03474">TargetLowering.h:3474</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPUFunctionArgInfo_html_a0e789059bf7f286b7f6bc75b43aac98ba42b0ab73a3671c39fa2798ffe9e80747"><div class="ttname"><a href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98ba42b0ab73a3671c39fa2798ffe9e80747">llvm::AMDGPUFunctionArgInfo::IMPLICIT_ARG_PTR</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00111">AMDGPUArgumentUsageInfo.h:111</a></div></div>
<div class="ttc" id="classllvm_1_1CallSiteBase_html_af00c5e5c89164f37c3180dae0c3a02a0"><div class="ttname"><a href="classllvm_1_1CallSiteBase.html#af00c5e5c89164f37c3180dae0c3a02a0">llvm::CallSiteBase::isMustTailCall</a></div><div class="ttdeci">bool isMustTailCall() const</div><div class="ttdoc">Tests if this call site must be tail call optimized. </div><div class="ttdef"><b>Definition:</b> <a href="CallSite_8h_source.html#l00279">CallSite.h:279</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html_a3ef0dde77e91309be534394dc420d4a5"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a3ef0dde77e91309be534394dc420d4a5">llvm::SITargetLowering::allocateSpecialInputSGPRs</a></div><div class="ttdeci">void allocateSpecialInputSGPRs(CCState &amp;CCInfo, MachineFunction &amp;MF, const SIRegisterInfo &amp;TRI, SIMachineFunctionInfo &amp;Info) const</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l01730">SIISelLowering.cpp:1730</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_a12b8712b6c436a8152a5fa996cd8956aaba91ac521e4f01f57413216273fd7b7f"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aaba91ac521e4f01f57413216273fd7b7f">llvm::TargetLoweringBase::Promote</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00117">TargetLowering.h:117</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea4abad462fa316c06e5d0c9c80e5490ec"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea4abad462fa316c06e5d0c9c80e5490ec">llvm::AMDGPUISD::SETCC</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00368">AMDGPUISelLowering.h:368</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_a3bcaef9c28343b5c427f24079ac6fcdf"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a3bcaef9c28343b5c427f24079ac6fcdf">llvm::GCNSubtarget::getStackAlignment</a></div><div class="ttdeci">Align getStackAlignment() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00880">AMDGPUSubtarget.h:880</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_ac3c3cf58d6d631af6a172457304d3d07a473200f06bdd611fdbed43d908b84305"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a473200f06bdd611fdbed43d908b84305">llvm::ISD::SETULT</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l01061">ISDOpcodes.h:1061</a></div></div>
<div class="ttc" id="SIISelLowering_8cpp_html_aaf092c613645ba22a3f40ac42abf51d2"><div class="ttname"><a href="SIISelLowering_8cpp.html#aaf092c613645ba22a3f40ac42abf51d2">vectorEltWillFoldAway</a></div><div class="ttdeci">static bool vectorEltWillFoldAway(SDValue Op)</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l08926">SIISelLowering.cpp:8926</a></div></div>
<div class="ttc" id="classllvm_1_1Module_html_ab1e6423b61f37584900fbdcadeedafb6"><div class="ttname"><a href="classllvm_1_1Module.html#ab1e6423b61f37584900fbdcadeedafb6">llvm::Module::getNamedValue</a></div><div class="ttdeci">GlobalValue * getNamedValue(StringRef Name) const</div><div class="ttdoc">Return the global value in the module with the specified name, of arbitrary type. ...</div><div class="ttdef"><b>Definition:</b> <a href="Module_8cpp_source.html#l00113">Module.cpp:113</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a5782b71c5eafe937e8d31d7b62497d99"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a5782b71c5eafe937e8d31d7b62497d99">llvm::MVT::v2i32</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00093">MachineValueType.h:93</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_ac3c3cf58d6d631af6a172457304d3d07a6f05a09edb671910f85f8665981cbde9"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a6f05a09edb671910f85f8665981cbde9">llvm::ISD::SETLT</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l01070">ISDOpcodes.h:1070</a></div></div>
<div class="ttc" id="SIISelLowering_8cpp_html_ac9e967824f3d95d21e222854a046743d"><div class="ttname"><a href="SIISelLowering_8cpp.html#ac9e967824f3d95d21e222854a046743d">isCopyFromRegOfInlineAsm</a></div><div class="ttdeci">static LLVM_ATTRIBUTE_UNUSED bool isCopyFromRegOfInlineAsm(const SDNode *N)</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l10863">SIISelLowering.cpp:10863</a></div></div>
<div class="ttc" id="classllvm_1_1Instruction_html_ae22f493ba8327ce92e87d3b96bce7017"><div class="ttname"><a href="classllvm_1_1Instruction.html#ae22f493ba8327ce92e87d3b96bce7017">llvm::Instruction::getMetadata</a></div><div class="ttdeci">MDNode * getMetadata(unsigned KindID) const</div><div class="ttdoc">Get the metadata of given kind attached to this Instruction. </div><div class="ttdef"><b>Definition:</b> <a href="IR_2Instruction_8h_source.html#l00244">Instruction.h:244</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_a2c237b0f007548cb6bc021d00ffee87f"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#a2c237b0f007548cb6bc021d00ffee87f">llvm::SelectionDAG::getSetCC</a></div><div class="ttdeci">SDValue getSetCC(const SDLoc &amp;DL, EVT VT, SDValue LHS, SDValue RHS, ISD::CondCode Cond, SDValue Chain=SDValue(), bool IsSignaling=false)</div><div class="ttdoc">Helper function to make it easier to build SetCC&amp;#39;s if you just have an ISD::CondCode instead of an SD...</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8h_source.html#l00996">SelectionDAG.h:996</a></div></div>
<div class="ttc" id="classllvm_1_1MachineLoop_html"><div class="ttname"><a href="classllvm_1_1MachineLoop.html">llvm::MachineLoop</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineLoopInfo_8h_source.html#l00045">MachineLoopInfo.h:45</a></div></div>
<div class="ttc" id="classllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef&lt; int &gt;</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html"><div class="ttname"><a href="classllvm_1_1BitVector.html">llvm::BitVector</a></div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00073">BitVector.h:73</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a15637879021fa7d5226045c0668a99a8"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a15637879021fa7d5226045c0668a99a8">llvm::ISD::UDIV</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00202">ISDOpcodes.h:202</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html_a252bda5366489b915943e70e1f12f4e1"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a252bda5366489b915943e70e1f12f4e1">llvm::SITargetLowering::enableAggressiveFMAFusion</a></div><div class="ttdeci">bool enableAggressiveFMAFusion(EVT VT) const override</div><div class="ttdoc">Return true if target always beneficiates from combining into FMA for a given value type...</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l03882">SIISelLowering.cpp:3882</a></div></div>
<div class="ttc" id="classllvm_1_1StringRef_html_ad3ec22d51ff579206e10783e872a0327"><div class="ttname"><a href="classllvm_1_1StringRef.html#ad3ec22d51ff579206e10783e872a0327">llvm::StringRef::size</a></div><div class="ttdeci">LLVM_NODISCARD size_t size() const</div><div class="ttdoc">size - Get the string size. </div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00151">StringRef.h:151</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a3f263a048bfe2f3f16b9bd70a01031f6"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a3f263a048bfe2f3f16b9bd70a01031f6">llvm::AMDGPU::getImageDimIntrinsicInfo</a></div><div class="ttdeci">const ImageDimIntrinsicInfo * getImageDimIntrinsicInfo(unsigned Intr)</div></div>
<div class="ttc" id="SIISelLowering_8cpp_html_add8d002fec63412646e555595228d32e"><div class="ttname"><a href="SIISelLowering_8cpp.html#add8d002fec63412646e555595228d32e">minMaxOpcToMin3Max3Opc</a></div><div class="ttdeci">static unsigned minMaxOpcToMin3Max3Opc(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l09018">SIISelLowering.cpp:9018</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a5a663b4deab0378b73e460588d96871a"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a5a663b4deab0378b73e460588d96871a">llvm::AMDGPUTargetLowering::getImplicitParameterOffset</a></div><div class="ttdeci">uint32_t getImplicitParameterOffset(const MachineFunction &amp;MF, const ImplicitParameter Param) const</div><div class="ttdoc">Helper function that returns the byte offset of the given type of implicit parameter. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l04205">AMDGPUISelLowering.cpp:4205</a></div></div>
<div class="ttc" id="SIISelLowering_8cpp_html_ad02dfd40a37e1c0fc6365a700c4263dc"><div class="ttname"><a href="SIISelLowering_8cpp.html#ad02dfd40a37e1c0fc6365a700c4263dc">lowerFCMPIntrinsic</a></div><div class="ttdeci">static SDValue lowerFCMPIntrinsic(const SITargetLowering &amp;TLI, SDNode *N, SelectionDAG &amp;DAG)</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l04239">SIISelLowering.cpp:4239</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a84cc7c8b60d08c5c10e6f8a33e3743e4"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a84cc7c8b60d08c5c10e6f8a33e3743e4">llvm::MVT::v3i32</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00094">MachineValueType.h:94</a></div></div>
<div class="ttc" id="CodeGenPrepare_8cpp_html_a76ebce10fbe0fc0431f545d25965fe89"><div class="ttname"><a href="CodeGenPrepare_8cpp.html#a76ebce10fbe0fc0431f545d25965fe89">ExtType</a></div><div class="ttdeci">ExtType</div><div class="ttdef"><b>Definition:</b> <a href="CodeGenPrepare_8cpp_source.html#l00235">CodeGenPrepare.cpp:235</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html_a4cc2e446c8b94f69ff81fd22efc5d630"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a4cc2e446c8b94f69ff81fd22efc5d630">llvm::SITargetLowering::getConstraintType</a></div><div class="ttdeci">ConstraintType getConstraintType(StringRef Constraint) const override</div><div class="ttdoc">Given a constraint, return the type of constraint it is for this target. </div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l10708">SIISelLowering.cpp:10708</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults_html_a34a2949f2647bfedaf190d72484f21b4"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a34a2949f2647bfedaf190d72484f21b4">llvm::AMDGPU::SIModeRegisterDefaults::FP32Denormals</a></div><div class="ttdeci">bool FP32Denormals</div><div class="ttdoc">If this is set, neither input or output denormals are flushed for most f32 instructions. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00683">AMDGPUBaseInfo.h:683</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_a5b0e59823444a55c295af279611a9d24"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#a5b0e59823444a55c295af279611a9d24">llvm::SelectionDAG::getUNDEF</a></div><div class="ttdeci">SDValue getUNDEF(EVT VT)</div><div class="ttdoc">Return an UNDEF node. UNDEF does not have a useful SDLoc. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8h_source.html#l00911">SelectionDAG.h:911</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a632dd4bb044d5cd11f671d176ef495f2"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a632dd4bb044d5cd11f671d176ef495f2">llvm::ISD::FMAXNUM</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00652">ISDOpcodes.h:652</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a641c1e8816f4092890d4175640c3c759"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a641c1e8816f4092890d4175640c3c759">llvm::AMDGPU::getMIMGBaseOpcodeInfo</a></div><div class="ttdeci">LLVM_READONLY const MIMGBaseOpcodeInfo * getMIMGBaseOpcodeInfo(unsigned BaseOpcode)</div></div>
<div class="ttc" id="structllvm_1_1APFloatBase_html_a1373bb8e8796d3b0b642b42cf55296ec"><div class="ttname"><a href="structllvm_1_1APFloatBase.html#a1373bb8e8796d3b0b642b42cf55296ec">llvm::APFloatBase::cmpResult</a></div><div class="ttdeci">cmpResult</div><div class="ttdoc">IEEE-754R 5.11: Floating Point Comparison Relations. </div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00177">APFloat.h:177</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_abe962d3ec6cf36e8bf3c051fd2754a33"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#abe962d3ec6cf36e8bf3c051fd2754a33">llvm::SelectionDAG::isKnownNeverNaN</a></div><div class="ttdeci">bool isKnownNeverNaN(SDValue Op, bool SNaN=false, unsigned Depth=0) const</div><div class="ttdoc">Test whether the given SDValue is known to never be NaN. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l04076">SelectionDAG.cpp:4076</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_aaf8d7f83f5f1ac927a1f43a8db7ce730"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#aaf8d7f83f5f1ac927a1f43a8db7ce730">llvm::AMDGPUTargetLowering::split64BitValue</a></div><div class="ttdeci">std::pair&lt; SDValue, SDValue &gt; split64BitValue(SDValue Op, SelectionDAG &amp;DAG) const</div><div class="ttdoc">Return 64-bit value Op as two 32-bit integers. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l01330">AMDGPUISelLowering.cpp:1330</a></div></div>
<div class="ttc" id="classllvm_1_1Pass_html_a4863e5e463fb79955269fbf7fbf52b80"><div class="ttname"><a href="classllvm_1_1Pass.html#a4863e5e463fb79955269fbf7fbf52b80">llvm::Pass::getAnalysis</a></div><div class="ttdeci">AnalysisType &amp; getAnalysis() const</div><div class="ttdoc">getAnalysis&lt;AnalysisType&gt;() - This function is used by subclasses to get to the analysis information ...</div><div class="ttdef"><b>Definition:</b> <a href="PassAnalysisSupport_8h_source.html#l00220">PassAnalysisSupport.h:220</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_ac3c3cf58d6d631af6a172457304d3d07"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">llvm::ISD::CondCode</a></div><div class="ttdeci">CondCode</div><div class="ttdoc">ISD::CondCode enum - These are ordered carefully to make the bitfields below work out...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l01047">ISDOpcodes.h:1047</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_aee6bd1fd282469b3476efce4b707f09a"><div class="ttname"><a href="classllvm_1_1SDNode.html#aee6bd1fd282469b3476efce4b707f09a">llvm::SDNode::op_begin</a></div><div class="ttdeci">op_iterator op_begin() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00945">SelectionDAGNodes.h:945</a></div></div>
<div class="ttc" id="SIISelLowering_8cpp_html_a46d3f3df1ff44267f1bf6ef7831df4fd"><div class="ttname"><a href="SIISelLowering_8cpp.html#a46d3f3df1ff44267f1bf6ef7831df4fd">getLoadExtOrTrunc</a></div><div class="ttdeci">static SDValue getLoadExtOrTrunc(SelectionDAG &amp;DAG, ISD::LoadExtType ExtType, SDValue Op, const SDLoc &amp;SL, EVT VT)</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l07254">SIISelLowering.cpp:7254</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLowering_html_a77a694c3edbcb15c7e8319a3c37ec485"><div class="ttname"><a href="classllvm_1_1TargetLowering.html#a77a694c3edbcb15c7e8319a3c37ec485">llvm::TargetLowering::expandUnalignedLoad</a></div><div class="ttdeci">std::pair&lt; SDValue, SDValue &gt; expandUnalignedLoad(LoadSDNode *LD, SelectionDAG &amp;DAG) const</div><div class="ttdoc">Expands an unaligned load to 2 half-size loads for an integer, and possibly more for vectors...</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8cpp_source.html#l06674">TargetLowering.cpp:6674</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a2dd789820f1036a942eb3ee6a4b8a71da3a1d42555a60b5df873a5074468305b2"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a2dd789820f1036a942eb3ee6a4b8a71da3a1d42555a60b5df873a5074468305b2">llvm::AMDGPU::Hwreg::WIDTH_M1_SRC_SHARED_BASE</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00360">SIDefines.h:360</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a83cf3151949430d75a783f36e2a1ffd8"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a83cf3151949430d75a783f36e2a1ffd8">llvm::MVT::v2f64</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00140">MachineValueType.h:140</a></div></div>
<div class="ttc" id="namespacellvm_1_1SystemZISD_html_a24fe7decb4ebdd8b4c7a774d65fcaa7ea68ace50a32835aa0562cf8f9694ba510"><div class="ttname"><a href="namespacellvm_1_1SystemZISD.html#a24fe7decb4ebdd8b4c7a774d65fcaa7ea68ace50a32835aa0562cf8f9694ba510">llvm::SystemZISD::TM</a></div><div class="ttdef"><b>Definition:</b> <a href="SystemZISelLowering_8h_source.html#l00068">SystemZISelLowering.h:68</a></div></div>
<div class="ttc" id="classllvm_1_1LLT_html_a6730f7da88d93b2085d38653057d846c"><div class="ttname"><a href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">llvm::LLT::scalar</a></div><div class="ttdeci">static LLT scalar(unsigned SizeInBits)</div><div class="ttdoc">Get a low-level scalar or aggregate &quot;bag of bits&quot;. </div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00042">LowLevelTypeImpl.h:42</a></div></div>
<div class="ttc" id="namespacellvm_1_1SI_1_1KernelInputOffsets_html_a58b4eae4b0a45d478c7c0f3959b04612a114e8b572de0ca0a14b4beec74337b9f"><div class="ttname"><a href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612a114e8b572de0ca0a14b4beec74337b9f">llvm::SI::KernelInputOffsets::NGROUPS_Y</a></div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l01159">SIInstrInfo.h:1159</a></div></div>
<div class="ttc" id="namespacellvm_html_a8b3a8b47a5344da71953bc4eb38c5179"><div class="ttname"><a href="namespacellvm.html#a8b3a8b47a5344da71953bc4eb38c5179">llvm::getFCmpCondCode</a></div><div class="ttdeci">ISD::CondCode getFCmpCondCode(FCmpInst::Predicate Pred)</div><div class="ttdoc">getFCmpCondCode - Return the ISD condition code corresponding to the given LLVM IR floating-point con...</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2Analysis_8cpp_source.html#l00201">Analysis.cpp:201</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_abf892d1e00a3d79026c5ab518c187c45"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">llvm::SelectionDAG::getTargetConstant</a></div><div class="ttdeci">SDValue getTargetConstant(uint64_t Val, const SDLoc &amp;DL, EVT VT, bool isOpaque=false)</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8h_source.html#l00604">SelectionDAG.h:604</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110ac43f9bea13e29622bbf18c861b52144d"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac43f9bea13e29622bbf18c861b52144d">llvm::ISD::READCYCLECOUNTER</a></div><div class="ttdoc">READCYCLECOUNTER - This corresponds to the readcyclecounter intrinsic. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00808">ISDOpcodes.h:808</a></div></div>
<div class="ttc" id="namespacellvm_1_1CallingConv_html_a188c0836f8c3528401f1c236fd93b977"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">llvm::CallingConv::ID</a></div><div class="ttdeci">unsigned ID</div><div class="ttdoc">LLVM IR allows to use arbitrary numbers as calling convention identifiers. </div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00024">CallingConv.h:24</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html_ab91cfb9c6be53976244a00964072736c"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#ab91cfb9c6be53976244a00964072736c">llvm::SITargetLowering::getAddrModeArguments</a></div><div class="ttdeci">bool getAddrModeArguments(IntrinsicInst *, SmallVectorImpl&lt; Value *&gt; &amp;, Type *&amp;) const override</div><div class="ttdoc">CodeGenPrepare sinks address calculations into the same BB as Load/Store instructions reading the add...</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l01061">SIISelLowering.cpp:1061</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_aca0e8562bea682465caada8d71a47234"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#aca0e8562bea682465caada8d71a47234">llvm::SelectionDAG::getSplatBuildVector</a></div><div class="ttdeci">SDValue getSplatBuildVector(EVT VT, const SDLoc &amp;DL, SDValue Op)</div><div class="ttdoc">Return a splat ISD::BUILD_VECTOR node, consisting of Op splatted to all elements. ...</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8h_source.html#l00775">SelectionDAG.h:775</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea13b59d6355b86eea11f514c7c89e0f5f"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea13b59d6355b86eea11f514c7c89e0f5f">llvm::AMDGPUISD::TBUFFER_LOAD_FORMAT_D16</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00499">AMDGPUISelLowering.h:499</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html_a36a59e027a190d0450f0e54b53dfcdce"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a36a59e027a190d0450f0e54b53dfcdce">llvm::SITargetLowering::insertCopiesSplitCSR</a></div><div class="ttdeci">void insertCopiesSplitCSR(MachineBasicBlock *Entry, const SmallVectorImpl&lt; MachineBasicBlock *&gt; &amp;Exits) const override</div><div class="ttdoc">Insert explicit copies in entry and exit blocks. </div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l01992">SIISelLowering.cpp:1992</a></div></div>
<div class="ttc" id="MathExtras_8h_html"><div class="ttname"><a href="MathExtras_8h.html">MathExtras.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a3435a2381e60e842e915f85c931b7dde"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a3435a2381e60e842e915f85c931b7dde">llvm::MachineBasicBlock::insert</a></div><div class="ttdeci">instr_iterator insert(instr_iterator I, MachineInstr *M)</div><div class="ttdoc">Insert MI into the instruction list before I, possibly inside a bundle. </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8cpp_source.html#l01168">MachineBasicBlock.cpp:1168</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLowering_html_a71269a2478f041a4c4651f9ca277f83a"><div class="ttname"><a href="classllvm_1_1TargetLowering.html#a71269a2478f041a4c4651f9ca277f83a">llvm::TargetLowering::parametersInCSRMatch</a></div><div class="ttdeci">bool parametersInCSRMatch(const MachineRegisterInfo &amp;MRI, const uint32_t *CallerPreservedMask, const SmallVectorImpl&lt; CCValAssign &gt; &amp;ArgLocs, const SmallVectorImpl&lt; SDValue &gt; &amp;OutVals) const</div><div class="ttdoc">Check whether parameters to a call that are passed in callee saved registers are the same as from the...</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8cpp_source.html#l00078">TargetLowering.cpp:78</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea86c25f116c7caed40b1cf3c083ca08e1"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea86c25f116c7caed40b1cf3c083ca08e1">llvm::AMDGPUISD::TRAP</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00343">AMDGPUISelLowering.h:343</a></div></div>
<div class="ttc" id="namespacellvm_html_aa3a1f79eb5e89f41ad5a3d8e9b2a367a"><div class="ttname"><a href="namespacellvm.html#aa3a1f79eb5e89f41ad5a3d8e9b2a367a">llvm::getUndefRegState</a></div><div class="ttdeci">unsigned getUndefRegState(bool B)</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00482">MachineInstrBuilder.h:482</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a9c0dbfc4e0b4b4d2f3e5539810562d04"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a9c0dbfc4e0b4b4d2f3e5539810562d04">llvm::SIMachineFunctionInfo::markPSInputAllocated</a></div><div class="ttdeci">void markPSInputAllocated(unsigned Index)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00807">SIMachineFunctionInfo.h:807</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea509df107f0a734f8d545ad3f7af30831"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea509df107f0a734f8d545ad3f7af30831">llvm::AMDGPUISD::FMAD_FTZ</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00400">AMDGPUISelLowering.h:400</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a8bf478c6d74297defe6b69647f82e83d"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a8bf478c6d74297defe6b69647f82e83d">llvm::SIMachineFunctionInfo::hasWorkGroupIDX</a></div><div class="ttdeci">bool hasWorkGroupIDX() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00615">SIMachineFunctionInfo.h:615</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110ac771b9cda3b889242d457cc4d9b2159c"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac771b9cda3b889242d457cc4d9b2159c">llvm::ISD::INTRINSIC_WO_CHAIN</a></div><div class="ttdoc">RESULT = INTRINSIC_WO_CHAIN(INTRINSICID, arg1, arg2, ...) This node represents a target intrinsic fun...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00152">ISDOpcodes.h:152</a></div></div>
<div class="ttc" id="SIISelLowering_8cpp_html_ad490267fed2fa5bb019d67a72b952c08"><div class="ttname"><a href="SIISelLowering_8cpp.html#ad490267fed2fa5bb019d67a72b952c08">emitNonHSAIntrinsicError</a></div><div class="ttdeci">static SDValue emitNonHSAIntrinsicError(SelectionDAG &amp;DAG, const SDLoc &amp;DL, EVT VT)</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l05154">SIISelLowering.cpp:5154</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a1d483b4ac24a96c2250becb232ed4cb4"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a1d483b4ac24a96c2250becb232ed4cb4">llvm::MachineFunction::CreateMachineBasicBlock</a></div><div class="ttdeci">MachineBasicBlock * CreateMachineBasicBlock(const BasicBlock *bb=nullptr)</div><div class="ttdoc">CreateMachineBasicBlock - Allocate a new MachineBasicBlock. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8cpp_source.html#l00402">MachineFunction.cpp:402</a></div></div>
<div class="ttc" id="SIISelLowering_8cpp_html_a24891210ab43cc1cc7b96899695dfe62"><div class="ttname"><a href="SIISelLowering_8cpp.html#a24891210ab43cc1cc7b96899695dfe62">parseTexFail</a></div><div class="ttdeci">static bool parseTexFail(SDValue TexFailCtrl, SelectionDAG &amp;DAG, SDValue *TFE, SDValue *LWE, bool &amp;IsTexFail)</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l05316">SIISelLowering.cpp:5316</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_a4545179bea2e34fb6df7118db168f3e7"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#a4545179bea2e34fb6df7118db168f3e7">llvm::SelectionDAG::getAtomic</a></div><div class="ttdeci">SDValue getAtomic(unsigned Opcode, const SDLoc &amp;dl, EVT MemVT, SDValue Chain, SDValue Ptr, SDValue Val, MachineMemOperand *MMO)</div><div class="ttdoc">Gets a node for an atomic op, produces result (if relevant) and chain and takes 2 operands...</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l06613">SelectionDAG.cpp:6613</a></div></div>
<div class="ttc" id="classllvm_1_1AddrSpaceCastSDNode_html_a08d40bc79bfcb33909dc6cf8460a606d"><div class="ttname"><a href="classllvm_1_1AddrSpaceCastSDNode.html#a08d40bc79bfcb33909dc6cf8460a606d">llvm::AddrSpaceCastSDNode::getSrcAddressSpace</a></div><div class="ttdeci">unsigned getSrcAddressSpace() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01277">SelectionDAGNodes.h:1277</a></div></div>
<div class="ttc" id="SIISelLowering_8cpp_html_acd5ba7fad66707633af597c71605ea08"><div class="ttname"><a href="SIISelLowering_8cpp.html#acd5ba7fad66707633af597c71605ea08">hasFP64FP16Denormals</a></div><div class="ttdeci">static bool hasFP64FP16Denormals(const MachineFunction &amp;MF)</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l00103">SIISelLowering.cpp:103</a></div></div>
<div class="ttc" id="classllvm_1_1User_html_abe1de1520a21f77ac57cc210bf0fb0b4"><div class="ttname"><a href="classllvm_1_1User.html#abe1de1520a21f77ac57cc210bf0fb0b4">llvm::User::getOperand</a></div><div class="ttdeci">Value * getOperand(unsigned i) const</div><div class="ttdef"><b>Definition:</b> <a href="User_8h_source.html#l00169">User.h:169</a></div></div>
<div class="ttc" id="CSEInfo_8cpp_html_a75f8a8519c2c9b30e7c06dc5e256fffa"><div class="ttname"><a href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a></div><div class="ttdeci">Analysis containing CSE Info</div><div class="ttdef"><b>Definition:</b> <a href="CSEInfo_8cpp_source.html#l00025">CSEInfo.cpp:25</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a82dd10b626a629b9bb7d32d53a8e0884"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a82dd10b626a629b9bb7d32d53a8e0884">llvm::MachineFunction::getDataLayout</a></div><div class="ttdeci">const DataLayout &amp; getDataLayout() const</div><div class="ttdoc">Return the DataLayout attached to the Module associated to this MF. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8cpp_source.html#l00258">MachineFunction.cpp:258</a></div></div>
<div class="ttc" id="structllvm_1_1TargetLoweringBase_1_1AddrMode_html_a8ea7d02f0e4b0c1d37d6986ec9f7f5c0"><div class="ttname"><a href="structllvm_1_1TargetLoweringBase_1_1AddrMode.html#a8ea7d02f0e4b0c1d37d6986ec9f7f5c0">llvm::TargetLoweringBase::AddrMode::Scale</a></div><div class="ttdeci">int64_t Scale</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l02171">TargetLowering.h:2171</a></div></div>
<div class="ttc" id="namespacellvm_1_1SI_1_1KernelInputOffsets_html_a58b4eae4b0a45d478c7c0f3959b04612aa0fc2d47a80ef17faaee718a2659384d"><div class="ttname"><a href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612aa0fc2d47a80ef17faaee718a2659384d">llvm::SI::KernelInputOffsets::GLOBAL_SIZE_Y</a></div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l01162">SIInstrInfo.h:1162</a></div></div>
<div class="ttc" id="classllvm_1_1PointerType_html"><div class="ttname"><a href="classllvm_1_1PointerType.html">llvm::PointerType</a></div><div class="ttdoc">Class to represent pointers. </div><div class="ttdef"><b>Definition:</b> <a href="DerivedTypes_8h_source.html#l00579">DerivedTypes.h:579</a></div></div>
<div class="ttc" id="classllvm_1_1FunctionLoweringInfo_html_aa6af88ef964b6f03824a35fa0081efa9"><div class="ttname"><a href="classllvm_1_1FunctionLoweringInfo.html#aa6af88ef964b6f03824a35fa0081efa9">llvm::FunctionLoweringInfo::Fn</a></div><div class="ttdeci">const Function * Fn</div><div class="ttdef"><b>Definition:</b> <a href="FunctionLoweringInfo_8h_source.html#l00055">FunctionLoweringInfo.h:55</a></div></div>
<div class="ttc" id="structllvm_1_1ISD_1_1ArgFlagsTy_html_ab366d3f0cbcf25efa33e8406c851be4f"><div class="ttname"><a href="structllvm_1_1ISD_1_1ArgFlagsTy.html#ab366d3f0cbcf25efa33e8406c851be4f">llvm::ISD::ArgFlagsTy::getByValSize</a></div><div class="ttdeci">unsigned getByValSize() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetCallingConv_8h_source.html#l00146">TargetCallingConv.h:146</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a7c6d8f265e9e16e5debdb9a536b55d3d"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7c6d8f265e9e16e5debdb9a536b55d3d">llvm::ISD::UNDEF</a></div><div class="ttdoc">UNDEF - An undefined node. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00179">ISDOpcodes.h:179</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110ad49a46d391f73aa96002adbdd0cf03f5"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad49a46d391f73aa96002adbdd0cf03f5">llvm::ISD::FEXP</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00641">ISDOpcodes.h:641</a></div></div>
<div class="ttc" id="classllvm_1_1StoreSDNode_html"><div class="ttname"><a href="classllvm_1_1StoreSDNode.html">llvm::StoreSDNode</a></div><div class="ttdoc">This class is used to represent ISD::STORE nodes. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l02251">SelectionDAGNodes.h:2251</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a66b7368b776f6aff492cf970db3df548"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a66b7368b776f6aff492cf970db3df548">llvm::ISD::FPOWI</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00640">ISDOpcodes.h:640</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110ac3f8f8d8437c64b2e2e9f978e2707210"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac3f8f8d8437c64b2e2e9f978e2707210">llvm::ISD::FP_TO_SINT</a></div><div class="ttdoc">FP_TO_[US]INT - Convert a floating point value to a signed or unsigned integer. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00585">ISDOpcodes.h:585</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPUFunctionArgInfo_html_a0e789059bf7f286b7f6bc75b43aac98bab51517a3febb0cdc35645334784ff805"><div class="ttname"><a href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98bab51517a3febb0cdc35645334784ff805">llvm::AMDGPUFunctionArgInfo::DISPATCH_ID</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00104">AMDGPUArgumentUsageInfo.h:104</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html_ae3363282d3c0d2a20c9cef755f5ef2ba"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#ae3363282d3c0d2a20c9cef755f5ef2ba">llvm::SITargetLowering::splitBinaryVectorOp</a></div><div class="ttdeci">SDValue splitBinaryVectorOp(SDValue Op, SelectionDAG &amp;DAG) const</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l03990">SIISelLowering.cpp:3990</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_acc3c7c3ac8c5d35c59cea8e782926620"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#acc3c7c3ac8c5d35c59cea8e782926620">llvm::MachineFunction::empty</a></div><div class="ttdeci">bool empty() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00662">MachineFunction.h:662</a></div></div>
<div class="ttc" id="namespacellvm_1_1MCID_html_ab357441fcd1ea1f9b0d27c12700f6023"><div class="ttname"><a href="namespacellvm_1_1MCID.html#ab357441fcd1ea1f9b0d27c12700f6023">llvm::MCID::Flag</a></div><div class="ttdeci">Flag</div><div class="ttdoc">These should be considered private to the implementation of the MCInstrDesc class. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00139">MCInstrDesc.h:139</a></div></div>
<div class="ttc" id="MachineInstr_8h_html"><div class="ttname"><a href="MachineInstr_8h.html">MachineInstr.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_ac3c3cf58d6d631af6a172457304d3d07a9dff1dcbac65852b71473818c11869b1"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a9dff1dcbac65852b71473818c11869b1">llvm::ISD::SETUGE</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l01060">ISDOpcodes.h:1060</a></div></div>
<div class="ttc" id="structllvm_1_1SDNodeFlags_html_ad7151494441671cb0f7c96502eb347e0"><div class="ttname"><a href="structllvm_1_1SDNodeFlags.html#ad7151494441671cb0f7c96502eb347e0">llvm::SDNodeFlags::hasAllowReciprocal</a></div><div class="ttdeci">bool hasAllowReciprocal() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00465">SelectionDAGNodes.h:465</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110aff6f73b624fecca7dbe94259f9437e32"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aff6f73b624fecca7dbe94259f9437e32">llvm::ISD::BUILD_VECTOR</a></div><div class="ttdoc">BUILD_VECTOR(ELT0, ELT1, ELT2, ELT3,...) - Return a vector with the specified, possibly variable...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00381">ISDOpcodes.h:381</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html">llvm::TargetInstrInfo</a></div><div class="ttdoc">TargetInstrInfo - Interface to description of machine instruction set. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00089">TargetInstrInfo.h:89</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_acce9c12cc977a88dc7bc51493ce7681c"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#acce9c12cc977a88dc7bc51493ce7681c">llvm::MachineBasicBlock::addLiveIn</a></div><div class="ttdeci">void addLiveIn(MCRegister PhysReg, LaneBitmask LaneMask=LaneBitmask::getAll())</div><div class="ttdoc">Adds the specified register as a live in. </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00315">MachineBasicBlock.h:315</a></div></div>
<div class="ttc" id="classllvm_1_1SDValue_html_acbcc973a299b6f8733774668210b5227"><div class="ttname"><a href="classllvm_1_1SDValue.html#acbcc973a299b6f8733774668210b5227">llvm::SDValue::getSimpleValueType</a></div><div class="ttdeci">MVT getSimpleValueType() const</div><div class="ttdoc">Return the simple ValueType of the referenced return value. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00169">SelectionDAGNodes.h:169</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html_a152bcf1324cf8cd743a20c879a77de5b"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#a152bcf1324cf8cd743a20c879a77de5b">llvm::MachineMemOperand::getValue</a></div><div class="ttdeci">const Value * getValue() const</div><div class="ttdoc">Return the base address of the memory access. </div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00200">MachineMemOperand.h:200</a></div></div>
<div class="ttc" id="namespacellvm_1_1CallingConv_html_a26805f452dc4cd6aaf1bfdfdf42ae794a16c3e679fa61136bfeb3c5c9b7542d9f"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a16c3e679fa61136bfeb3c5c9b7542d9f">llvm::CallingConv::AMDGPU_CS</a></div><div class="ttdoc">Calling convention used for Mesa/AMDPAL compute shaders. </div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00208">CallingConv.h:208</a></div></div>
<div class="ttc" id="classllvm_1_1APInt_html_adcb96bd09d7c75c7669fa5f9d1190899"><div class="ttname"><a href="classllvm_1_1APInt.html#adcb96bd09d7c75c7669fa5f9d1190899">llvm::APInt::getHighBitsSet</a></div><div class="ttdeci">static APInt getHighBitsSet(unsigned numBits, unsigned hiBitsSet)</div><div class="ttdoc">Get a value with high bits set. </div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00652">APInt.h:652</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_a40c81e55bbb2fb239f904617a259befb"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a40c81e55bbb2fb239f904617a259befb">llvm::GCNSubtarget::hasUnalignedBufferAccess</a></div><div class="ttdeci">bool hasUnalignedBufferAccess() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00679">AMDGPUSubtarget.h:679</a></div></div>
<div class="ttc" id="classllvm_1_1Type_html_a5e9e1c0dd93557be1b4ad72860f3cbdaa8e724092b0496fe3d16e29863b46c249"><div class="ttname"><a href="classllvm_1_1Type.html#a5e9e1c0dd93557be1b4ad72860f3cbdaa8e724092b0496fe3d16e29863b46c249">llvm::Type::IntegerTyID</a></div><div class="ttdoc">11: Arbitrary bit width integers </div><div class="ttdef"><b>Definition:</b> <a href="Type_8h_source.html#l00071">Type.h:71</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_a088b522817602bb6d879afbb1dd28d82"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a088b522817602bb6d879afbb1dd28d82">llvm::GCNSubtarget::hasDot2Insts</a></div><div class="ttdeci">bool hasDot2Insts() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00812">AMDGPUSubtarget.h:812</a></div></div>
<div class="ttc" id="structllvm_1_1SDNodeFlags_html_a9fa89f1aea1c4185e807c64ffbc97194"><div class="ttname"><a href="structllvm_1_1SDNodeFlags.html#a9fa89f1aea1c4185e807c64ffbc97194">llvm::SDNodeFlags::hasAllowContract</a></div><div class="ttdeci">bool hasAllowContract() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00467">SelectionDAGNodes.h:467</a></div></div>
<div class="ttc" id="classllvm_1_1Type_html_a3ffc75c3a4cb82ba307a3334483eb4ac"><div class="ttname"><a href="classllvm_1_1Type.html#a3ffc75c3a4cb82ba307a3334483eb4ac">llvm::Type::isFloatTy</a></div><div class="ttdeci">bool isFloatTy() const</div><div class="ttdoc">Return true if this is &amp;#39;float&amp;#39;, a 32-bit IEEE fp type. </div><div class="ttdef"><b>Definition:</b> <a href="Type_8h_source.html#l00147">Type.h:147</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html_aaa2020e47e35179234b9ea27d555b2dda796891d6ca349b671fce24b6d01d77a8"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda796891d6ca349b671fce24b6d01d77a8">llvm::MachineMemOperand::MOVolatile</a></div><div class="ttdoc">The memory access is volatile. </div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00137">MachineMemOperand.h:137</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPUFunctionArgInfo_html_a0e789059bf7f286b7f6bc75b43aac98baf438f1c55b41dc280fcc1d3455a5c741"><div class="ttname"><a href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98baf438f1c55b41dc280fcc1d3455a5c741">llvm::AMDGPUFunctionArgInfo::WORKGROUP_ID_Z</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00108">AMDGPUArgumentUsageInfo.h:108</a></div></div>
<div class="ttc" id="namespacellvm_html_ab3b23d3c8c5c910df534a80ce9772495"><div class="ttname"><a href="namespacellvm.html#ab3b23d3c8c5c910df534a80ce9772495">llvm::MinAlign</a></div><div class="ttdeci">constexpr uint64_t MinAlign(uint64_t A, uint64_t B)</div><div class="ttdoc">A and B are either alignments or offsets. </div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00661">MathExtras.h:661</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_a7f06dbaee5fa2b239de548d0a775b25b"><div class="ttname"><a href="classllvm_1_1SDNode.html#a7f06dbaee5fa2b239de548d0a775b25b">llvm::SDNode::getNumValues</a></div><div class="ttdeci">unsigned getNumValues() const</div><div class="ttdoc">Return the number of values defined/returned by this operator. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00998">SelectionDAGNodes.h:998</a></div></div>
<div class="ttc" id="classllvm_1_1APFloat_html"><div class="ttname"><a href="classllvm_1_1APFloat.html">llvm::APFloat</a></div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00691">APFloat.h:691</a></div></div>
<div class="ttc" id="namespacellvm_html_abe63d9ba16515b8df95d8b2a677d39d8"><div class="ttname"><a href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">llvm::BuildMI</a></div><div class="ttdeci">MachineInstrBuilder BuildMI(MachineFunction &amp;MF, const DebugLoc &amp;DL, const MCInstrDesc &amp;MCID)</div><div class="ttdoc">Builder interface. Specify how to create the initial instruction itself. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00316">MachineInstrBuilder.h:316</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterSDNode_html"><div class="ttname"><a href="classllvm_1_1RegisterSDNode.html">llvm::RegisterSDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l02040">SelectionDAGNodes.h:2040</a></div></div>
<div class="ttc" id="Option_8cpp_html_a04665169063c8ca1f2ea96c27fc7c2b2"><div class="ttname"><a href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a></div><div class="ttdeci">#define P(N)</div></div>
<div class="ttc" id="classllvm_1_1StoreSDNode_html_a7d0abb66efe92085166100f6f1d41d94"><div class="ttname"><a href="classllvm_1_1StoreSDNode.html#a7d0abb66efe92085166100f6f1d41d94">llvm::StoreSDNode::getBasePtr</a></div><div class="ttdeci">const SDValue &amp; getBasePtr() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l02273">SelectionDAGNodes.h:2273</a></div></div>
<div class="ttc" id="SIISelLowering_8cpp_html_a289c679647c1d0e44c3fc03e2f0fa3b7"><div class="ttname"><a href="SIISelLowering_8cpp.html#a289c679647c1d0e44c3fc03e2f0fa3b7">fp16SrcZerosHighBits</a></div><div class="ttdeci">static bool fp16SrcZerosHighBits(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l08590">SIISelLowering.cpp:8590</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eaafcb7b0a5198f48ef6e725d16391c441"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaafcb7b0a5198f48ef6e725d16391c441">llvm::AMDGPUISD::BUFFER_ATOMIC_DEC</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00530">AMDGPUISelLowering.h:530</a></div></div>
<div class="ttc" id="CommandLine_8h_html"><div class="ttname"><a href="CommandLine_8h.html">CommandLine.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a991d07d163bd4d9984cf1ef36e92c214"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a991d07d163bd4d9984cf1ef36e92c214">llvm::ISD::CTPOP</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00474">ISDOpcodes.h:474</a></div></div>
<div class="ttc" id="classllvm_1_1StringSwitch_html"><div class="ttname"><a href="classllvm_1_1StringSwitch.html">llvm::StringSwitch</a></div><div class="ttdoc">A switch()-like statement whose cases are string literals. </div><div class="ttdef"><b>Definition:</b> <a href="StringSwitch_8h_source.html#l00042">StringSwitch.h:42</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a4ffc75d65231b55461c0ba4f36a3e500"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4ffc75d65231b55461c0ba4f36a3e500">llvm::ISD::USUBO</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00255">ISDOpcodes.h:255</a></div></div>
<div class="ttc" id="namespacellvm_1_1cl_html_a10a041239ae1870cfcc064bfaa79fb65"><div class="ttname"><a href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">llvm::cl::init</a></div><div class="ttdeci">initializer&lt; Ty &gt; init(const Ty &amp;Val)</div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00435">CommandLine.h:435</a></div></div>
<div class="ttc" id="namespacellvm_1_1MipsISD_html_a422daf9aa810935178671306b651d69bad5006873d15f9569d1cf09deef3c6363"><div class="ttname"><a href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69bad5006873d15f9569d1cf09deef3c6363">llvm::MipsISD::Ins</a></div><div class="ttdef"><b>Definition:</b> <a href="MipsISelLowering_8h_source.html#l00159">MipsISelLowering.h:159</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_af230e86e680197c6cb80905700ff06db"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#af230e86e680197c6cb80905700ff06db">llvm::SIMachineFunctionInfo::hasQueuePtr</a></div><div class="ttdeci">bool hasQueuePtr() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00599">SIMachineFunctionInfo.h:599</a></div></div>
<div class="ttc" id="classllvm_1_1GlobalAddressSDNode_html_a28a0dd6ccd1cfe2a3d171685b02adab2"><div class="ttname"><a href="classllvm_1_1GlobalAddressSDNode.html#a28a0dd6ccd1cfe2a3d171685b02adab2">llvm::GlobalAddressSDNode::getOffset</a></div><div class="ttdeci">int64_t getOffset() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01726">SelectionDAGNodes.h:1726</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLowering_html_a3db162658a7687e8a5df34f5a6aaa840"><div class="ttname"><a href="classllvm_1_1TargetLowering.html#a3db162658a7687e8a5df34f5a6aaa840">llvm::TargetLowering::AsmOperandInfoVector</a></div><div class="ttdeci">std::vector&lt; AsmOperandInfo &gt; AsmOperandInfoVector</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l03913">TargetLowering.h:3913</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a2df96794a99f5d3b4415c4a84e616140"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a2df96794a99f5d3b4415c4a84e616140">llvm::ISD::INTRINSIC_VOID</a></div><div class="ttdoc">OUTCHAIN = INTRINSIC_VOID(INCHAIN, INTRINSICID, arg1, arg2, ...) This node represents a target intrin...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00167">ISDOpcodes.h:167</a></div></div>
<div class="ttc" id="structllvm_1_1TargetLoweringBase_1_1AddrMode_html_a2d775e3fd8ebcd0941d1e12cbfccda3d"><div class="ttname"><a href="structllvm_1_1TargetLoweringBase_1_1AddrMode.html#a2d775e3fd8ebcd0941d1e12cbfccda3d">llvm::TargetLoweringBase::AddrMode::BaseGV</a></div><div class="ttdeci">GlobalValue * BaseGV</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l02168">TargetLowering.h:2168</a></div></div>
<div class="ttc" id="classllvm_1_1TargetOptions_html_a0544e2966374684ff74255e5a4290fa7"><div class="ttname"><a href="classllvm_1_1TargetOptions.html#a0544e2966374684ff74255e5a4290fa7">llvm::TargetOptions::UnsafeFPMath</a></div><div class="ttdeci">unsigned UnsafeFPMath</div><div class="ttdoc">UnsafeFPMath - This flag is enabled when the -enable-unsafe-fp-math flag is specified on the command ...</div><div class="ttdef"><b>Definition:</b> <a href="TargetOptions_8h_source.html#l00138">TargetOptions.h:138</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_ad9d34da62b4146ef6290977107ea7ead"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#ad9d34da62b4146ef6290977107ea7ead">llvm::AMDGPUTargetLowering::performRcpCombine</a></div><div class="ttdeci">SDValue performRcpCombine(SDNode *N, DAGCombinerInfo &amp;DCI) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l03890">AMDGPUISelLowering.cpp:3890</a></div></div>
<div class="ttc" id="classllvm_1_1ConstantSDNode_html"><div class="ttname"><a href="classllvm_1_1ConstantSDNode.html">llvm::ConstantSDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01564">SelectionDAGNodes.h:1564</a></div></div>
<div class="ttc" id="classllvm_1_1TargetOptions_html_affeb69a55c900f2d333c385955676931"><div class="ttname"><a href="classllvm_1_1TargetOptions.html#affeb69a55c900f2d333c385955676931">llvm::TargetOptions::AllowFPOpFusion</a></div><div class="ttdeci">FPOpFusion::FPOpFusionMode AllowFPOpFusion</div><div class="ttdoc">AllowFPOpFusion - This flag is set by the -fuse-fp-ops=xxx option. </div><div class="ttdef"><b>Definition:</b> <a href="TargetOptions_8h_source.html#l00289">TargetOptions.h:289</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a59a1908cf136662bcfdc11ed49515ca9"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a59a1908cf136662bcfdc11ed49515ca9">llvm::MVT::Glue</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00212">MachineValueType.h:212</a></div></div>
<div class="ttc" id="namespacellvm_1_1SI_1_1KernelInputOffsets_html_a58b4eae4b0a45d478c7c0f3959b04612aad70bdccb9143514e90e2ffed213e4ae"><div class="ttname"><a href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612aad70bdccb9143514e90e2ffed213e4ae">llvm::SI::KernelInputOffsets::LOCAL_SIZE_X</a></div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l01164">SIInstrInfo.h:1164</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a5be7fb35e0f523af6c939fba303403df"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a5be7fb35e0f523af6c939fba303403df">llvm::ISD::BR</a></div><div class="ttdoc">Control flow instructions. These all have token chains. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00687">ISDOpcodes.h:687</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html_a934e0e0b94737441bea75fc4babf0021"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a934e0e0b94737441bea75fc4babf0021">llvm::SITargetLowering::isMemOpHasNoClobberedMemOperand</a></div><div class="ttdeci">bool isMemOpHasNoClobberedMemOperand(const SDNode *N) const</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l01346">SIISelLowering.cpp:1346</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html_a09d003869fdbb4295da2fe546c17a9ab"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a09d003869fdbb4295da2fe546c17a9ab">llvm::SITargetLowering::isFMAFasterThanFMulAndFAdd</a></div><div class="ttdeci">bool isFMAFasterThanFMulAndFAdd(const MachineFunction &amp;MF, EVT VT) const override</div><div class="ttdoc">Return true if an FMA operation is faster than a pair of fmul and fadd instructions. </div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l03922">SIISelLowering.cpp:3922</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a76b87e06012ba13400c9af4949b1c089"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a76b87e06012ba13400c9af4949b1c089">llvm::SIMachineFunctionInfo::getGWSPSV</a></div><div class="ttdeci">const AMDGPUGWSResourcePseudoSourceValue * getGWSPSV(const SIInstrInfo &amp;TII)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00893">SIMachineFunctionInfo.h:893</a></div></div>
<div class="ttc" id="BuiltinGCs_8cpp_html_a7abf5fb4071cb25dbce06dfb5ee3c937"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a></div><div class="ttdeci">static GCRegistry::Add&lt; OcamlGC &gt; B(&quot;ocaml&quot;, &quot;ocaml 3.10-compatible GC&quot;)</div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a9962dff16f714771f82804e4622f4d1a"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a9962dff16f714771f82804e4622f4d1a">llvm::SIMachineFunctionInfo::setFrameOffsetReg</a></div><div class="ttdeci">void setFrameOffsetReg(unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00716">SIMachineFunctionInfo.h:716</a></div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html_a3f36b7c907385d9b367f7b22a9fcc797"><div class="ttname"><a href="classllvm_1_1TargetMachine.html#a3f36b7c907385d9b367f7b22a9fcc797">llvm::TargetMachine::getOptLevel</a></div><div class="ttdeci">CodeGenOpt::Level getOptLevel() const</div><div class="ttdoc">Returns the optimization level: None, Less, Default, or Aggressive. </div><div class="ttdef"><b>Definition:</b> <a href="TargetMachine_8cpp_source.html#l00238">TargetMachine.cpp:238</a></div></div>
<div class="ttc" id="classllvm_1_1APFloat_html_a2b901c3a0625a7d7173e9bd4864e2775"><div class="ttname"><a href="classllvm_1_1APFloat.html#a2b901c3a0625a7d7173e9bd4864e2775">llvm::APFloat::isNegative</a></div><div class="ttdeci">bool isNegative() const</div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l01167">APFloat.h:1167</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html_a8b55d1aa92c4d9f17904aa2c9d7c79a3"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a8b55d1aa92c4d9f17904aa2c9d7c79a3">llvm::SITargetLowering::splitKillBlock</a></div><div class="ttdeci">MachineBasicBlock * splitKillBlock(MachineInstr &amp;MI, MachineBasicBlock *BB) const</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l03036">SIISelLowering.cpp:3036</a></div></div>
<div class="ttc" id="namespacellvm_html_a0a516592563eb2b1d624821d400e9ed1"><div class="ttname"><a href="namespacellvm.html#a0a516592563eb2b1d624821d400e9ed1">llvm::isUInt&lt; 8 &gt;</a></div><div class="ttdeci">constexpr bool isUInt&lt; 8 &gt;(uint64_t x)</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00379">MathExtras.h:379</a></div></div>
<div class="ttc" id="AArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a047178c3b2c6a5df40ae22a407b8aca9"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a047178c3b2c6a5df40ae22a407b8aca9">llvm::ISD::STORE</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00672">ISDOpcodes.h:672</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a339cb5c023edce57dbe8c60c466b0f68"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a339cb5c023edce57dbe8c60c466b0f68">llvm::SIInstrInfo::getKillTerminatorFromPseudo</a></div><div class="ttdeci">const MCInstrDesc &amp; getKillTerminatorFromPseudo(unsigned Opcode) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l06244">SIInstrInfo.cpp:6244</a></div></div>
<div class="ttc" id="GlobalValue_8h_html"><div class="ttname"><a href="GlobalValue_8h.html">GlobalValue.h</a></div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html_ad4237b7a757b3c371d97e268a4ff83b6"><div class="ttname"><a href="classllvm_1_1TargetMachine.html#ad4237b7a757b3c371d97e268a4ff83b6">llvm::TargetMachine::shouldAssumeDSOLocal</a></div><div class="ttdeci">bool shouldAssumeDSOLocal(const Module &amp;M, const GlobalValue *GV) const</div><div class="ttdef"><b>Definition:</b> <a href="TargetMachine_8cpp_source.html#l00094">TargetMachine.cpp:94</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_a9450817c42562fe06198b67be72a24ac"><div class="ttname"><a href="classllvm_1_1SDNode.html#a9450817c42562fe06198b67be72a24ac">llvm::SDNode::use_begin</a></div><div class="ttdeci">use_iterator use_begin() const</div><div class="ttdoc">Provide iteration support to walk over all uses of an SDNode. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00817">SelectionDAGNodes.h:817</a></div></div>
<div class="ttc" id="namespacellvm_html_a6dec2b5d3e04b47adf4d918d678e81c9"><div class="ttname"><a href="namespacellvm.html#a6dec2b5d3e04b47adf4d918d678e81c9">llvm::isPowerOf2_32</a></div><div class="ttdeci">constexpr bool isPowerOf2_32(uint32_t Value)</div><div class="ttdoc">Return true if the argument is a power of two &gt; 0. </div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00465">MathExtras.h:465</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110ad56e9199ae3993a09af36ff41d327a11"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad56e9199ae3993a09af36ff41d327a11">llvm::ISD::FCEIL</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00642">ISDOpcodes.h:642</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a3c6553c8acebe1b57c211ee45e2d8f98"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a3c6553c8acebe1b57c211ee45e2d8f98">llvm::ISD::SRL</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00471">ISDOpcodes.h:471</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_a8a9471cfb6a3ad1bbe1296d31b716494"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a8a9471cfb6a3ad1bbe1296d31b716494">llvm::GCNSubtarget::getKnownHighZeroBitsForFrameIndex</a></div><div class="ttdeci">unsigned getKnownHighZeroBitsForFrameIndex() const</div><div class="ttdoc">Return the number of high bits known to be zero fror a frame index. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00461">AMDGPUSubtarget.h:461</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html"><div class="ttname"><a href="classllvm_1_1MVT.html">llvm::MVT</a></div><div class="ttdoc">Machine Value Type. </div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00030">MachineValueType.h:30</a></div></div>
<div class="ttc" id="namespacellvm_1_1TargetStackID_html_a71392100eb15ba746b1f898986f5d8a5"><div class="ttname"><a href="namespacellvm_1_1TargetStackID.html#a71392100eb15ba746b1f898986f5d8a5">llvm::TargetStackID::Value</a></div><div class="ttdeci">Value</div><div class="ttdef"><b>Definition:</b> <a href="TargetFrameLowering_8h_source.html#l00028">TargetFrameLowering.h:28</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eac5f4a93ee302ab324b2d6be4da7d1995"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eac5f4a93ee302ab324b2d6be4da7d1995">llvm::AMDGPUISD::IF</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00346">AMDGPUISelLowering.h:346</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_acae78be76a54d72c80caa9108fe9427a"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#acae78be76a54d72c80caa9108fe9427a">llvm::SIMachineFunctionInfo::addWorkGroupInfo</a></div><div class="ttdeci">unsigned addWorkGroupInfo()</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00561">SIMachineFunctionInfo.h:561</a></div></div>
<div class="ttc" id="classllvm_1_1SIRegisterInfo_html_ac4be38deb867e2597a4cb76e0aeb4277"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#ac4be38deb867e2597a4cb76e0aeb4277">llvm::SIRegisterInfo::reservedPrivateSegmentWaveByteOffsetReg</a></div><div class="ttdeci">unsigned reservedPrivateSegmentWaveByteOffsetReg(const MachineFunction &amp;MF) const</div><div class="ttdoc">Return the end register initially reserved for the scratch wave offset in case spilling is needed...</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00133">SIRegisterInfo.cpp:133</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a325f6b611ef9ec06798d3b4eb9572093"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">llvm::MachineFunction::getSubtarget</a></div><div class="ttdeci">const TargetSubtargetInfo &amp; getSubtarget() const</div><div class="ttdoc">getSubtarget - Return the subtarget for which this machine code is being compiled. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00469">MachineFunction.h:469</a></div></div>
<div class="ttc" id="classllvm_1_1Type_html"><div class="ttname"><a href="classllvm_1_1Type.html">llvm::Type</a></div><div class="ttdoc">The instances of the Type class are immutable: once they are created, they are never changed...</div><div class="ttdef"><b>Definition:</b> <a href="Type_8h_source.html#l00046">Type.h:46</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a6da41a113af0909470baea7486b3386b"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a6da41a113af0909470baea7486b3386b">llvm::ISD::CTTZ</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00474">ISDOpcodes.h:474</a></div></div>
<div class="ttc" id="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo_html_a2a6713e1073c0b6871264d14e7a3ea52"><div class="ttname"><a href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html#a2a6713e1073c0b6871264d14e7a3ea52">llvm::TargetLoweringBase::IntrinsicInfo::align</a></div><div class="ttdeci">MaybeAlign align</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00853">TargetLowering.h:853</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html_add01b669c3b94782f5e3a2babaa12f50"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#add01b669c3b94782f5e3a2babaa12f50">llvm::SITargetLowering::allocateSpecialEntryInputVGPRs</a></div><div class="ttdeci">void allocateSpecialEntryInputVGPRs(CCState &amp;CCInfo, MachineFunction &amp;MF, const SIRegisterInfo &amp;TRI, SIMachineFunctionInfo &amp;Info) const</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l01623">SIISelLowering.cpp:1623</a></div></div>
<div class="ttc" id="classllvm_1_1CCValAssign_html_a2b78fd53da0b5df7bc4eacf7df556a45a7fd25972cdb14499949c7726499e0cb6"><div class="ttname"><a href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45a7fd25972cdb14499949c7726499e0cb6">llvm::CCValAssign::SExt</a></div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00037">CallingConvLower.h:37</a></div></div>
<div class="ttc" id="classllvm_1_1LLVMContext_html"><div class="ttname"><a href="classllvm_1_1LLVMContext.html">llvm::LLVMContext</a></div><div class="ttdoc">This is an important class for using LLVM in a threaded context. </div><div class="ttdef"><b>Definition:</b> <a href="LLVMContext_8h_source.html#l00063">LLVMContext.h:63</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_a7c45a718f16057459d95d09d42ec6902"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a7c45a718f16057459d95d09d42ec6902">llvm::TargetLoweringBase::addRegisterClass</a></div><div class="ttdeci">void addRegisterClass(MVT VT, const TargetRegisterClass *RC)</div><div class="ttdoc">Add the specified register class as an available regclass for the specified value type...</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l01986">TargetLowering.h:1986</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLowering_html_a5ef5081d01bdfeac5defece3566fe14c"><div class="ttname"><a href="classllvm_1_1TargetLowering.html#a5ef5081d01bdfeac5defece3566fe14c">llvm::TargetLowering::getConstraintType</a></div><div class="ttdeci">virtual ConstraintType getConstraintType(StringRef Constraint) const</div><div class="ttdoc">Given a constraint, return the type of constraint it is for this target. </div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8cpp_source.html#l04042">TargetLowering.cpp:4042</a></div></div>
<div class="ttc" id="namespacellvm_1_1tgtok_html_abbc5259d649363016626e2529fabe0c5aceb138f68fe183995736614928e3394a"><div class="ttname"><a href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5aceb138f68fe183995736614928e3394a">llvm::tgtok::Def</a></div><div class="ttdef"><b>Definition:</b> <a href="TGLexer_8h_source.html#l00049">TGLexer.h:49</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a32ec12017722f5b42a295fe5eb0b0bdf"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a32ec12017722f5b42a295fe5eb0b0bdf">llvm::ISD::FADD</a></div><div class="ttdoc">Simple binary floating point operators. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00295">ISDOpcodes.h:295</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_a1281d7594f66c61da2a6cacc27d613e8"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#a1281d7594f66c61da2a6cacc27d613e8">llvm::AMDGPUSubtarget::isAmdPalOS</a></div><div class="ttdeci">bool isAmdPalOS() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00127">AMDGPUSubtarget.h:127</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPUFunctionArgInfo_html_a0e789059bf7f286b7f6bc75b43aac98ba9df85a25300bb504ac893643b387629b"><div class="ttname"><a href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98ba9df85a25300bb504ac893643b387629b">llvm::AMDGPUFunctionArgInfo::WORKGROUP_ID_Y</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00107">AMDGPUArgumentUsageInfo.h:107</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a1c9659f794755f065314788b9546ea82"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a1c9659f794755f065314788b9546ea82">llvm::AMDGPUTargetLowering::storeStackInputValue</a></div><div class="ttdeci">SDValue storeStackInputValue(SelectionDAG &amp;DAG, const SDLoc &amp;SL, SDValue Chain, SDValue ArgVal, int64_t Offset) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l04170">AMDGPUISelLowering.cpp:4170</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_a07debef9c174231d513e1966ef50cd0a"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a07debef9c174231d513e1966ef50cd0a">llvm::TargetLoweringBase::setTargetDAGCombine</a></div><div class="ttdeci">void setTargetDAGCombine(ISD::NodeType NT)</div><div class="ttdoc">Targets should invoke this method for each target independent node that they want to provide a custom...</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l02100">TargetLowering.h:2100</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_ab6ea142f5ae930a660fbb4105ef42a98"><div class="ttname"><a href="classllvm_1_1SDNode.html#ab6ea142f5ae930a660fbb4105ef42a98">llvm::SDNode::hasAnyUseOfValue</a></div><div class="ttdeci">bool hasAnyUseOfValue(unsigned Value) const</div><div class="ttdoc">Return true if there are any use of the indicated value. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l09049">SelectionDAG.cpp:9049</a></div></div>
<div class="ttc" id="classllvm_1_1SDValue_html_a75627d4da511ed986e105457709de4ae"><div class="ttname"><a href="classllvm_1_1SDValue.html#a75627d4da511ed986e105457709de4ae">llvm::SDValue::isMachineOpcode</a></div><div class="ttdeci">bool isMachineOpcode() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01181">SelectionDAGNodes.h:1181</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a18fcadd076ad53e6df94e0ca7a80a9ef"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">llvm::MachineFunction::getFrameInfo</a></div><div class="ttdeci">MachineFrameInfo &amp; getFrameInfo()</div><div class="ttdoc">getFrameInfo - Return the frame info object for the current function. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00485">MachineFunction.h:485</a></div></div>
<div class="ttc" id="structllvm_1_1EVT_html_ae245d70802e4ebe1cae2b6122c62a22a"><div class="ttname"><a href="structllvm_1_1EVT.html#ae245d70802e4ebe1cae2b6122c62a22a">llvm::EVT::getVectorNumElements</a></div><div class="ttdeci">unsigned getVectorNumElements() const</div><div class="ttdoc">Given a vector type, return the number of elements it contains. </div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00275">ValueTypes.h:275</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a1e92ea554489509b0ad970901bcc715b"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a1e92ea554489509b0ad970901bcc715b">llvm::ISD::FTRUNC</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00642">ISDOpcodes.h:642</a></div></div>
<div class="ttc" id="namespacellvm_html_aa6d856e4879bb775617f8c3634773b7aa7fbaa966e5d5ac3bf03ba617b73bff5c"><div class="ttname"><a href="namespacellvm.html#aa6d856e4879bb775617f8c3634773b7aa7fbaa966e5d5ac3bf03ba617b73bff5c">llvm::AfterLegalizeDAG</a></div><div class="ttdef"><b>Definition:</b> <a href="DAGCombine_8h_source.html#l00019">DAGCombine.h:19</a></div></div>
<div class="ttc" id="classllvm_1_1ArrayRef_html_a85ffb6531d4cda988ea81f18d4e56fb7"><div class="ttname"><a href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">llvm::ArrayRef::size</a></div><div class="ttdeci">size_t size() const</div><div class="ttdoc">size - Get the array size. </div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00158">ArrayRef.h:158</a></div></div>
<div class="ttc" id="classllvm_1_1APFloat_html_a763d4ccd87f2c21d2079796c0c9cd51a"><div class="ttname"><a href="classllvm_1_1APFloat.html#a763d4ccd87f2c21d2079796c0c9cd51a">llvm::APFloat::isNaN</a></div><div class="ttdeci">bool isNaN() const</div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l01165">APFloat.h:1165</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html_a00eceab7a08d0acc74a729ebd9660475"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a00eceab7a08d0acc74a729ebd9660475">llvm::SITargetLowering::PostISelFolding</a></div><div class="ttdeci">SDNode * PostISelFolding(MachineSDNode *N, SelectionDAG &amp;DAG) const override</div><div class="ttdoc">Fold the instructions after selecting them. </div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l10343">SIISelLowering.cpp:10343</a></div></div>
<div class="ttc" id="Compiler_8h_html"><div class="ttname"><a href="Compiler_8h.html">Compiler.h</a></div></div>
<div class="ttc" id="BuiltinGCs_8cpp_html_a6742d2e0a668baf1196ec69e158d5f15"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a></div><div class="ttdeci">static GCRegistry::Add&lt; CoreCLRGC &gt; E(&quot;coreclr&quot;, &quot;CoreCLR-compatible GC&quot;)</div></div>
<div class="ttc" id="classllvm_1_1SIRegisterInfo_html_a1509d958f5ec2cd7eb93e0ee89d1537f"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a1509d958f5ec2cd7eb93e0ee89d1537f">llvm::SIRegisterInfo::getReturnAddressReg</a></div><div class="ttdeci">unsigned getReturnAddressReg(const MachineFunction &amp;MF) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l01759">SIRegisterInfo.cpp:1759</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_ac76905a82cf568afc14dd95691c867f0"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ac76905a82cf568afc14dd95691c867f0">llvm::SIInstrInfo::fixImplicitOperands</a></div><div class="ttdeci">void fixImplicitOperands(MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l06255">SIInstrInfo.cpp:6255</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_a24618695d970449f186b50c63648f674"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a24618695d970449f186b50c63648f674">llvm::GCNSubtarget::hasDLInsts</a></div><div class="ttdeci">bool hasDLInsts() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00804">AMDGPUSubtarget.h:804</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eae974d9c3847accca9ff270a7efd8938d"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eae974d9c3847accca9ff270a7efd8938d">llvm::AMDGPUISD::TBUFFER_LOAD_FORMAT</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00498">AMDGPUISelLowering.h:498</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_af98b3cfe3f57ebba50badc6b64d2ac83"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#af98b3cfe3f57ebba50badc6b64d2ac83">llvm::AMDGPU::lookupRsrcIntrinsic</a></div><div class="ttdeci">const RsrcIntrinsic * lookupRsrcIntrinsic(unsigned Intr)</div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1CodeProps_1_1Key_html_ac74d328a591ea975a64c340d6578ddc2"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1CodeProps_1_1Key.html#ac74d328a591ea975a64c340d6578ddc2">llvm::AMDGPU::HSAMD::Kernel::CodeProps::Key::WavefrontSize</a></div><div class="ttdeci">constexpr char WavefrontSize[]</div><div class="ttdoc">Key for Kernel::CodeProps::Metadata::mWavefrontSize. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUMetadata_8h_source.html#l00241">AMDGPUMetadata.h:241</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_aa167dab8c514d863ec44909befac3050"><div class="ttname"><a href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">llvm::SDNode::getOperand</a></div><div class="ttdeci">const SDValue &amp; getOperand(unsigned Num) const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00938">SelectionDAGNodes.h:938</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_ad4d48171b87ca51ff54c10a436bac4d7"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7">llvm::ISD::LoadExtType</a></div><div class="ttdeci">LoadExtType</div><div class="ttdoc">LoadExtType enum - This enum defines the three variants of LOADEXT (load with extension). </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l01022">ISDOpcodes.h:1022</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eae580f8cbe220058dba91ec0d8976727e"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eae580f8cbe220058dba91ec0d8976727e">llvm::AMDGPUISD::SMIN3</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00388">AMDGPUISelLowering.h:388</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110ad3bc7c2d379fbfdc2f8eaca038690ec9"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad3bc7c2d379fbfdc2f8eaca038690ec9">llvm::ISD::INSERT_VECTOR_ELT</a></div><div class="ttdoc">INSERT_VECTOR_ELT(VECTOR, VAL, IDX) - Returns VECTOR with the element at IDX replaced with VAL...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00386">ISDOpcodes.h:386</a></div></div>
<div class="ttc" id="Constants_8h_html"><div class="ttname"><a href="Constants_8h.html">Constants.h</a></div><div class="ttdoc">This file contains the declarations for the subclasses of Constant, which represent the different fla...</div></div>
<div class="ttc" id="classllvm_1_1SIRegisterInfo_html_a79100c984bb96e884a15246958f61c2d"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a79100c984bb96e884a15246958f61c2d">llvm::SIRegisterInfo::getCalleeSavedRegsViaCopy</a></div><div class="ttdeci">const MCPhysReg * getCalleeSavedRegsViaCopy(const MachineFunction *MF) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterInfo_8cpp_source.html#l00112">AMDGPURegisterInfo.cpp:112</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html_a221321047375162b216103af6c37c6b6"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a221321047375162b216103af6c37c6b6">llvm::SITargetLowering::hasBitPreservingFPLogic</a></div><div class="ttdeci">bool hasBitPreservingFPLogic(EVT VT) const override</div><div class="ttdoc">Return true if it is safe to transform an integer-domain bitwise operation into the equivalent floati...</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l03878">SIISelLowering.cpp:3878</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPUFunctionArgInfo_html_a403f17cf92a598824e3956700471a0f0"><div class="ttname"><a href="structllvm_1_1AMDGPUFunctionArgInfo.html#a403f17cf92a598824e3956700471a0f0">llvm::AMDGPUFunctionArgInfo::getPreloadedValue</a></div><div class="ttdeci">std::pair&lt; const ArgDescriptor *, const TargetRegisterClass * &gt; getPreloadedValue(PreloadedValue Value) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8cpp_source.html#l00081">AMDGPUArgumentUsageInfo.cpp:81</a></div></div>
<div class="ttc" id="structllvm_1_1EVT_html_ae67a729c436915221367d8e77412dff4"><div class="ttname"><a href="structllvm_1_1EVT.html#ae67a729c436915221367d8e77412dff4">llvm::EVT::bitsLE</a></div><div class="ttdeci">bool bitsLE(EVT VT) const</div><div class="ttdoc">Return true if this has no more bits than VT. </div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00249">ValueTypes.h:249</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_a0da57507f04fced034b498faff01f90b"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#a0da57507f04fced034b498faff01f90b">llvm::SelectionDAG::isKnownNeverSNaN</a></div><div class="ttdeci">bool isKnownNeverSNaN(SDValue Op, unsigned Depth=0) const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8h_source.html#l01594">SelectionDAG.h:1594</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_a7e3a5c7c65932e9e3632516e3683de89"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#a7e3a5c7c65932e9e3632516e3683de89">llvm::AMDGPUSubtarget::has16BitInsts</a></div><div class="ttdeci">bool has16BitInsts() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00143">AMDGPUSubtarget.h:143</a></div></div>
<div class="ttc" id="structllvm_1_1ISD_1_1ArgFlagsTy_html_a8451a193509dd61f572e8dbd42b8912d"><div class="ttname"><a href="structllvm_1_1ISD_1_1ArgFlagsTy.html#a8451a193509dd61f572e8dbd42b8912d">llvm::ISD::ArgFlagsTy::isZExt</a></div><div class="ttdeci">bool isZExt() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetCallingConv_8h_source.html#l00068">TargetCallingConv.h:68</a></div></div>
<div class="ttc" id="structllvm_1_1cl_1_1desc_html"><div class="ttname"><a href="structllvm_1_1cl_1_1desc.html">llvm::cl::desc</a></div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00406">CommandLine.h:406</a></div></div>
<div class="ttc" id="classllvm_1_1SmallPtrSetImpl_html_a6bc6fb89fe2e91c25559a8631f56e27e"><div class="ttname"><a href="classllvm_1_1SmallPtrSetImpl.html#a6bc6fb89fe2e91c25559a8631f56e27e">llvm::SmallPtrSetImpl::insert</a></div><div class="ttdeci">std::pair&lt; iterator, bool &gt; insert(PtrType Ptr)</div><div class="ttdoc">Inserts Ptr if and only if there is no element in the container equal to Ptr. </div><div class="ttdef"><b>Definition:</b> <a href="SmallPtrSet_8h_source.html#l00370">SmallPtrSet.h:370</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea41ea4b5f98221f62807712205a8d37f7"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea41ea4b5f98221f62807712205a8d37f7">llvm::AMDGPUISD::DIV_FMAS</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00396">AMDGPUISelLowering.h:396</a></div></div>
<div class="ttc" id="structllvm_1_1ISD_1_1ArgFlagsTy_html"><div class="ttname"><a href="structllvm_1_1ISD_1_1ArgFlagsTy.html">llvm::ISD::ArgFlagsTy</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetCallingConv_8h_source.html#l00027">TargetCallingConv.h:27</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a3c65c76a817d60e322ff750366674a92"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a3c65c76a817d60e322ff750366674a92">llvm::AMDGPU::isEntryFunctionCC</a></div><div class="ttdeci">bool isEntryFunctionCC(CallingConv::ID CC)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00904">AMDGPUBaseInfo.cpp:904</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_a9146909da2f666439a0a0a0a65e45100"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#a9146909da2f666439a0a0a0a65e45100">llvm::SelectionDAG::getCALLSEQ_START</a></div><div class="ttdeci">SDValue getCALLSEQ_START(SDValue Chain, uint64_t InSize, uint64_t OutSize, const SDLoc &amp;DL)</div><div class="ttdoc">Return a new CALLSEQ_START node, that starts new call frame, in which InSize bytes are set up inside ...</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8h_source.html#l00883">SelectionDAG.h:883</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_aa510d94632f7a11fd571d2c2271fb2b5"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html#aa510d94632f7a11fd571d2c2271fb2b5">llvm::AMDGPUInstrInfo::isUniformMMO</a></div><div class="ttdeci">static bool isUniformMMO(const MachineMemOperand *MMO)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8cpp_source.html#l00032">AMDGPUInstrInfo.cpp:32</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_a6b928e5a6718acab4fa0030ce9198e8a"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a6b928e5a6718acab4fa0030ce9198e8a">llvm::TargetLoweringBase::setBooleanContents</a></div><div class="ttdeci">void setBooleanContents(BooleanContent Ty)</div><div class="ttdoc">Specify how the target extends the result of integer and floating point boolean values from i1 to a w...</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l01920">TargetLowering.h:1920</a></div></div>
<div class="ttc" id="classllvm_1_1AtomicRMWInst_html_adbf3dd67a56ac91e0d98970d31e053c0a08ef06068dcd583c2476568dda59b324"><div class="ttname"><a href="classllvm_1_1AtomicRMWInst.html#adbf3dd67a56ac91e0d98970d31e053c0a08ef06068dcd583c2476568dda59b324">llvm::AtomicRMWInst::FAdd</a></div><div class="ttdoc">*p = old + v </div><div class="ttdef"><b>Definition:</b> <a href="Instructions_8h_source.html#l00747">Instructions.h:747</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html_a9330a86a613cf892ee5c7f515713f200"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a9330a86a613cf892ee5c7f515713f200">llvm::SITargetLowering::isEligibleForTailCallOptimization</a></div><div class="ttdeci">bool isEligibleForTailCallOptimization(SDValue Callee, CallingConv::ID CalleeCC, bool isVarArg, const SmallVectorImpl&lt; ISD::OutputArg &gt; &amp;Outs, const SmallVectorImpl&lt; SDValue &gt; &amp;OutVals, const SmallVectorImpl&lt; ISD::InputArg &gt; &amp;Ins, SelectionDAG &amp;DAG) const</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l02594">SIISelLowering.cpp:2594</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_a56a2102423fcb39c2683a7e67bddf537"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#a56a2102423fcb39c2683a7e67bddf537">llvm::SelectionDAG::SplitVectorOperand</a></div><div class="ttdeci">std::pair&lt; SDValue, SDValue &gt; SplitVectorOperand(const SDNode *N, unsigned OpNo)</div><div class="ttdoc">Split the node&amp;#39;s operand with EXTRACT_SUBVECTOR and return the low/high part. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8h_source.html#l01687">SelectionDAG.h:1687</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html_a874edeab85418837bb65d4d2ec4c5d0b"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a874edeab85418837bb65d4d2ec4c5d0b">llvm::SITargetLowering::shouldExpandAtomicRMWInIR</a></div><div class="ttdeci">AtomicExpansionKind shouldExpandAtomicRMWInIR(AtomicRMWInst *) const override</div><div class="ttdoc">Returns how the IR-level AtomicExpand pass should expand the given AtomicRMW, if at all...</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l10961">SIISelLowering.cpp:10961</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a6a5658766cf2558d59b0344bb48f0754"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a6a5658766cf2558d59b0344bb48f0754">llvm::AMDGPUTargetLowering::LowerGlobalAddress</a></div><div class="ttdeci">virtual SDValue LowerGlobalAddress(AMDGPUMachineFunction *MFI, SDValue Op, SelectionDAG &amp;DAG) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l01188">AMDGPUISelLowering.cpp:1188</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_afe5c2cff6531de48bb6a70e1f3812f8c"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#afe5c2cff6531de48bb6a70e1f3812f8c">llvm::GCNSubtarget::hasBFE</a></div><div class="ttdeci">bool hasBFE() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00509">AMDGPUSubtarget.h:509</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_aba40628328a660c78a9d73cc209f5e84a369f472273bc816735055f13a6e6fd6c"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#aba40628328a660c78a9d73cc209f5e84a369f472273bc816735055f13a6e6fd6c">llvm::TargetLoweringBase::AtomicExpansionKind::CmpXChg</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLowering_html_adea163c63f8617eaca2718f887944d9f"><div class="ttname"><a href="classllvm_1_1TargetLowering.html#adea163c63f8617eaca2718f887944d9f">llvm::TargetLowering::computeKnownBitsForFrameIndex</a></div><div class="ttdeci">virtual void computeKnownBitsForFrameIndex(const SDValue FIOp, KnownBits &amp;Known, const APInt &amp;DemandedElts, const SelectionDAG &amp;DAG, unsigned Depth=0) const</div><div class="ttdoc">Determine which of the bits of FrameIndex FIOp are known to be 0. </div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8cpp_source.html#l02664">TargetLowering.cpp:2664</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a7123c3c5eaed2f217273cd9696b0e557"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a7123c3c5eaed2f217273cd9696b0e557">llvm::SIMachineFunctionInfo::getBufferPSV</a></div><div class="ttdeci">const AMDGPUBufferPseudoSourceValue * getBufferPSV(const SIInstrInfo &amp;TII, const Value *BufferRsrc)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00875">SIMachineFunctionInfo.h:875</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_ab72b0d596bd6f8648e1be951b782ea62"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#ab72b0d596bd6f8648e1be951b782ea62">llvm::MachineRegisterInfo::setType</a></div><div class="ttdeci">void setType(unsigned VReg, LLT Ty)</div><div class="ttdoc">Set the low-level type of VReg to Ty. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00182">MachineRegisterInfo.cpp:182</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html_a9cda63f2c6c5963fb7d30f17c31449b2"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a9cda63f2c6c5963fb7d30f17c31449b2">llvm::SITargetLowering::isKnownNeverNaNForTargetNode</a></div><div class="ttdeci">bool isKnownNeverNaNForTargetNode(SDValue Op, const SelectionDAG &amp;DAG, bool SNaN=false, unsigned Depth=0) const override</div><div class="ttdoc">If SNaN is false,. </div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l10943">SIISelLowering.cpp:10943</a></div></div>
<div class="ttc" id="SIISelLowering_8h_html"><div class="ttname"><a href="SIISelLowering_8h.html">SIISelLowering.h</a></div><div class="ttdoc">SI DAG Lowering interface definition. </div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_a50de6510e75d9b2be1935a85a7b96a7e"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a50de6510e75d9b2be1935a85a7b96a7e">llvm::TargetLoweringBase::getPrefLoopAlignment</a></div><div class="ttdeci">virtual Align getPrefLoopAlignment(MachineLoop *ML=nullptr) const</div><div class="ttdoc">Return the preferred loop alignment. </div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l01595">TargetLowering.h:1595</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a467ea454a5aeb9501d4b6b1fa1baa250"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a467ea454a5aeb9501d4b6b1fa1baa250">llvm::MVT::v2i8</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00073">MachineValueType.h:73</a></div></div>
<div class="ttc" id="SIISelLowering_8cpp_html_ac755da2bb7d5fc14200d5b80a47458a2"><div class="ttname"><a href="SIISelLowering_8cpp.html#ac755da2bb7d5fc14200d5b80a47458a2">splitBlockForLoop</a></div><div class="ttdeci">static std::pair&lt; MachineBasicBlock *, MachineBasicBlock * &gt; splitBlockForLoop(MachineInstr &amp;MI, MachineBasicBlock &amp;MBB, bool InstInLoop)</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l03069">SIISelLowering.cpp:3069</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea5e4bd77bfb5538982adec2d75051f205"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea5e4bd77bfb5538982adec2d75051f205">llvm::AMDGPUISD::RSQ_LEGACY</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00408">AMDGPUISelLowering.h:408</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_a58529c1d0fd97626f48c79bc586bc36b"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a58529c1d0fd97626f48c79bc586bc36b">llvm::GCNSubtarget::getFrameLowering</a></div><div class="ttdeci">const SIFrameLowering * getFrameLowering() const override</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00413">AMDGPUSubtarget.h:413</a></div></div>
<div class="ttc" id="classllvm_1_1AddrSpaceCastSDNode_html_a77a17b1b9c4d6abba8f687b3826fe988"><div class="ttname"><a href="classllvm_1_1AddrSpaceCastSDNode.html#a77a17b1b9c4d6abba8f687b3826fe988">llvm::AddrSpaceCastSDNode::getDestAddressSpace</a></div><div class="ttdeci">unsigned getDestAddressSpace() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01278">SelectionDAGNodes.h:1278</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUMachineFunction_html_a42572e79360ea1707d24ffa4b5f9221a"><div class="ttname"><a href="classllvm_1_1AMDGPUMachineFunction.html#a42572e79360ea1707d24ffa4b5f9221a">llvm::AMDGPUMachineFunction::getMode</a></div><div class="ttdeci">AMDGPU::SIModeRegisterDefaults getMode() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUMachineFunction_8h_source.html#l00060">AMDGPUMachineFunction.h:60</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a8ab2011ec30da8a5edbd54bf0e498363"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a8ab2011ec30da8a5edbd54bf0e498363">llvm::AMDGPU::isIntrinsicSourceOfDivergence</a></div><div class="ttdeci">bool isIntrinsicSourceOfDivergence(unsigned IntrID)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01339">AMDGPUBaseInfo.cpp:1339</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00065">MachineBasicBlock.h:65</a></div></div>
<div class="ttc" id="classllvm_1_1Triple_html_a3cfefc755ab656000934f91193afb1cda0a0dddcf03f8f66f7c13558b3c81d845"><div class="ttname"><a href="classllvm_1_1Triple.html#a3cfefc755ab656000934f91193afb1cda0a0dddcf03f8f66f7c13558b3c81d845">llvm::Triple::AMDHSA</a></div><div class="ttdef"><b>Definition:</b> <a href="Triple_8h_source.html#l00183">Triple.h:183</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html_aac7a5fd4d172200a005d5e17839ba5d0"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#aac7a5fd4d172200a005d5e17839ba5d0">llvm::SITargetLowering::mayBeEmittedAsTailCall</a></div><div class="ttdeci">bool mayBeEmittedAsTailCall(const CallInst *) const override</div><div class="ttdoc">Return true if the target may be able emit the call instruction as a tail call. </div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l02665">SIISelLowering.cpp:2665</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a0bc51b0308b6c057dc86d2a6bf4b6573"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0bc51b0308b6c057dc86d2a6bf4b6573">llvm::MVT::v2f32</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00126">MachineValueType.h:126</a></div></div>
<div class="ttc" id="structllvm_1_1KnownBits_html"><div class="ttname"><a href="structllvm_1_1KnownBits.html">llvm::KnownBits</a></div><div class="ttdef"><b>Definition:</b> <a href="KnownBits_8h_source.html#l00022">KnownBits.h:22</a></div></div>
<div class="ttc" id="APFloat_8h_html"><div class="ttname"><a href="APFloat_8h.html">APFloat.h</a></div><div class="ttdoc">This file declares a class to represent arbitrary precision floating point values and provide a varie...</div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea55eacee704bb2135f121813f23d2ba69"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea55eacee704bb2135f121813f23d2ba69">llvm::AMDGPUISD::BUFFER_ATOMIC_OR</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00527">AMDGPUISelLowering.h:527</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_1_1use__iterator_html"><div class="ttname"><a href="classllvm_1_1SDNode_1_1use__iterator.html">llvm::SDNode::use_iterator</a></div><div class="ttdoc">This class provides iterator support for SDUse operands that use a specific SDNode. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00761">SelectionDAGNodes.h:761</a></div></div>
<div class="ttc" id="structllvm_1_1KnownBits_html_ac67bca6c764da76f5e152330d92ed916"><div class="ttname"><a href="structllvm_1_1KnownBits.html#ac67bca6c764da76f5e152330d92ed916">llvm::KnownBits::Zero</a></div><div class="ttdeci">APInt Zero</div><div class="ttdef"><b>Definition:</b> <a href="KnownBits_8h_source.html#l00023">KnownBits.h:23</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLowering_html_aa58ff0adf7c1110a878f5a98abd087ba"><div class="ttname"><a href="classllvm_1_1TargetLowering.html#aa58ff0adf7c1110a878f5a98abd087ba">llvm::TargetLowering::scalarizeVectorLoad</a></div><div class="ttdeci">std::pair&lt; SDValue, SDValue &gt; scalarizeVectorLoad(LoadSDNode *LD, SelectionDAG &amp;DAG) const</div><div class="ttdoc">Turn load of vector type into a load of the individual elements. </div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8cpp_source.html#l06561">TargetLowering.cpp:6561</a></div></div>
<div class="ttc" id="classllvm_1_1ConstantFPSDNode_html_a95b3f9929e9afa127860ac01630e7387"><div class="ttname"><a href="classllvm_1_1ConstantFPSDNode.html#a95b3f9929e9afa127860ac01630e7387">llvm::ConstantFPSDNode::isExactlyValue</a></div><div class="ttdeci">bool isExactlyValue(double V) const</div><div class="ttdoc">We don&amp;#39;t rely on operator== working on double values, as it returns true for things that are clearly ...</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01639">SelectionDAGNodes.h:1639</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_a21b6c28e66f3f9c4e17a158ffea0f079"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a21b6c28e66f3f9c4e17a158ffea0f079">llvm::GCNSubtarget::hasLDSFPAtomics</a></div><div class="ttdeci">bool hasLDSFPAtomics() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00958">AMDGPUSubtarget.h:958</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_ac520c40bfb7047936bcc2709c2153ebf"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#ac520c40bfb7047936bcc2709c2153ebf">llvm::SelectionDAG::isBaseWithConstantOffset</a></div><div class="ttdeci">bool isBaseWithConstantOffset(SDValue Op) const</div><div class="ttdoc">Return true if the specified operand is an ISD::ADD with a ConstantSDNode on the right-hand side...</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l04064">SelectionDAG.cpp:4064</a></div></div>
<div class="ttc" id="classllvm_1_1MIBundleBuilder_html_a43e65fa50b984d52c85101caf001e543"><div class="ttname"><a href="classllvm_1_1MIBundleBuilder.html#a43e65fa50b984d52c85101caf001e543">llvm::MIBundleBuilder::begin</a></div><div class="ttdeci">MachineBasicBlock::instr_iterator begin() const</div><div class="ttdoc">Return an iterator to the first bundled instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00550">MachineInstrBuilder.h:550</a></div></div>
<div class="ttc" id="classllvm_1_1SDValue_html_adef073885c881f48920ff6a8b4b36163"><div class="ttname"><a href="classllvm_1_1SDValue.html#adef073885c881f48920ff6a8b4b36163">llvm::SDValue::getMachineOpcode</a></div><div class="ttdeci">unsigned getMachineOpcode() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01185">SelectionDAGNodes.h:1185</a></div></div>
<div class="ttc" id="namespacellvm_1_1SIInstrFlags_html_aab1e56b694ff2c83f07ee874be04916fa652acf31b995a544cc606af5d8547895"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#aab1e56b694ff2c83f07ee874be04916fa652acf31b995a544cc606af5d8547895">llvm::SIInstrFlags::S_NAN</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00111">SIDefines.h:111</a></div></div>
<div class="ttc" id="classllvm_1_1Type_html_a8cf1f36cc41c466e66d6467e40554841"><div class="ttname"><a href="classllvm_1_1Type.html#a8cf1f36cc41c466e66d6467e40554841">llvm::Type::isHalfTy</a></div><div class="ttdeci">bool isHalfTy() const</div><div class="ttdoc">Return true if this is &amp;#39;half&amp;#39;, a 16-bit IEEE fp type. </div><div class="ttdef"><b>Definition:</b> <a href="Type_8h_source.html#l00144">Type.h:144</a></div></div>
<div class="ttc" id="Compiler_8h_html_acc1c483f4b4ee2f17bb6643a3b353609"><div class="ttname"><a href="Compiler_8h.html#acc1c483f4b4ee2f17bb6643a3b353609">LLVM_ATTRIBUTE_UNUSED</a></div><div class="ttdeci">#define LLVM_ATTRIBUTE_UNUSED</div><div class="ttdef"><b>Definition:</b> <a href="Compiler_8h_source.html#l00186">Compiler.h:186</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_ac3c3cf58d6d631af6a172457304d3d07a5ad12b466e3a5900d0c307b301465d25"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a5ad12b466e3a5900d0c307b301465d25">llvm::ISD::SETGT</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l01068">ISDOpcodes.h:1068</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea2e42e6050fceb5ad9a9b83be43808407"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea2e42e6050fceb5ad9a9b83be43808407">llvm::AMDGPUISD::EXPORT</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00436">AMDGPUISelLowering.h:436</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPUFunctionArgInfo_html_a0e789059bf7f286b7f6bc75b43aac98bacc30be6da6e4621e76201b6ee1b7d2ac"><div class="ttname"><a href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98bacc30be6da6e4621e76201b6ee1b7d2ac">llvm::AMDGPUFunctionArgInfo::IMPLICIT_BUFFER_PTR</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00110">AMDGPUArgumentUsageInfo.h:110</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a2dd789820f1036a942eb3ee6a4b8a71da2253393138dd496258f72f463c2bb5e8"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a2dd789820f1036a942eb3ee6a4b8a71da2253393138dd496258f72f463c2bb5e8">llvm::AMDGPU::Hwreg::WIDTH_M1_SRC_PRIVATE_BASE</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00361">SIDefines.h:361</a></div></div>
<div class="ttc" id="SIISelLowering_8cpp_html_af998a79a1e6ac3a8cbbe692c3a07f9cb"><div class="ttname"><a href="SIISelLowering_8cpp.html#af998a79a1e6ac3a8cbbe692c3a07f9cb">constructRetValue</a></div><div class="ttdeci">static SDValue constructRetValue(SelectionDAG &amp;DAG, MachineSDNode *Result, ArrayRef&lt; EVT &gt; ResultTypes, bool IsTexFail, bool Unpacked, bool IsD16, int DMaskPop, int NumVDataDwords, const SDLoc &amp;DL, LLVMContext &amp;Context)</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l05236">SIISelLowering.cpp:5236</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110abdd7bbb76dac7962dda6e116e33699da"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110abdd7bbb76dac7962dda6e116e33699da">llvm::ISD::FREM</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00295">ISDOpcodes.h:295</a></div></div>
<div class="ttc" id="classllvm_1_1GlobalValue_html_a0557bd873ed2afae533faa02e3168d70"><div class="ttname"><a href="classllvm_1_1GlobalValue.html#a0557bd873ed2afae533faa02e3168d70">llvm::GlobalValue::getAddressSpace</a></div><div class="ttdeci">unsigned getAddressSpace() const</div><div class="ttdef"><b>Definition:</b> <a href="Globals_8cpp_source.html#l00111">Globals.cpp:111</a></div></div>
<div class="ttc" id="classllvm_1_1CmpInst_html_a283f9a5d4d843d20c40bb4d3e364bb05"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05">llvm::CmpInst::Predicate</a></div><div class="ttdeci">Predicate</div><div class="ttdoc">This enumeration lists the possible predicates for CmpInst subclasses. </div><div class="ttdef"><b>Definition:</b> <a href="InstrTypes_8h_source.html#l00732">InstrTypes.h:732</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html_a9b7acc8555a4466888d20106e3812548"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#a9b7acc8555a4466888d20106e3812548">llvm::MachineMemOperand::setOffset</a></div><div class="ttdeci">void setOffset(int64_t NewOffset)</div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00288">MachineMemOperand.h:288</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults_html_ad261de8c9788fcacfda7ea1b58820aee"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#ad261de8c9788fcacfda7ea1b58820aee">llvm::AMDGPU::SIModeRegisterDefaults::DX10Clamp</a></div><div class="ttdeci">bool DX10Clamp</div><div class="ttdoc">Used by the vector ALU to force DX10-style treatment of NaNs: when set, clamp NaN to zero; otherwise...</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00676">AMDGPUBaseInfo.h:676</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_af37d899859a9b29f9dcd66cb42b6b944"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#af37d899859a9b29f9dcd66cb42b6b944">llvm::SIMachineFunctionInfo::addQueuePtr</a></div><div class="ttdeci">unsigned addQueuePtr(const SIRegisterInfo &amp;TRI)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8cpp_source.html#l00203">SIMachineFunctionInfo.cpp:203</a></div></div>
<div class="ttc" id="namespacellvm_1_1numbers_html_a92f4283d4e0e2ea1776894b3ae93640f"><div class="ttname"><a href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">llvm::numbers::e</a></div><div class="ttdeci">constexpr double e</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00057">MathExtras.h:57</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_a53c0ee4138bfbf9e0410a65e0eaa36e2a0a29519a2da61e1cf78d898e26fef446"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2a0a29519a2da61e1cf78d898e26fef446">llvm::AMDGPUSubtarget::GFX10</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00059">AMDGPUSubtarget.h:59</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ac2dc0fa143c9f2127f0501734577a0a0"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">llvm::MachineFunction::getInfo</a></div><div class="ttdeci">Ty * getInfo()</div><div class="ttdoc">getInfo - Keep track of various per-function pieces of information for backends that would like to do...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00567">MachineFunction.h:567</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_a8518c120f782df9e974c8b1b589feb40"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#a8518c120f782df9e974c8b1b589feb40">llvm::SelectionDAG::ReplaceAllUsesWith</a></div><div class="ttdeci">void ReplaceAllUsesWith(SDValue From, SDValue To)</div><div class="ttdoc">Modify anything using &amp;#39;From&amp;#39; to use &amp;#39;To&amp;#39; instead. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l08301">SelectionDAG.cpp:8301</a></div></div>
<div class="ttc" id="structllvm_1_1EVT_html_a1572b31fadbd0d758314b8d35a050410"><div class="ttname"><a href="structllvm_1_1EVT.html#a1572b31fadbd0d758314b8d35a050410">llvm::EVT::getStoreSize</a></div><div class="ttdeci">TypeSize getStoreSize() const</div><div class="ttdoc">Return the number of bytes overwritten by a store of the specified value type. </div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00314">ValueTypes.h:314</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_ad4d48171b87ca51ff54c10a436bac4d7a6c61b6125c7901c549f90ee0e443a770"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7a6c61b6125c7901c549f90ee0e443a770">llvm::ISD::SEXTLOAD</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l01025">ISDOpcodes.h:1025</a></div></div>
<div class="ttc" id="SIISelLowering_8cpp_html_a710b880a83e09784281c4c0863fef5f3"><div class="ttname"><a href="SIISelLowering_8cpp.html#a710b880a83e09784281c4c0863fef5f3">getMOVRELDPseudo</a></div><div class="ttdeci">static unsigned getMOVRELDPseudo(const SIRegisterInfo &amp;TRI, const TargetRegisterClass *VecRC)</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l03468">SIISelLowering.cpp:3468</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110ac5fb8808f3dcb9f0a83f1fc2e7747485"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac5fb8808f3dcb9f0a83f1fc2e7747485">llvm::ISD::TRAP</a></div><div class="ttdoc">TRAP - Trapping instruction. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00828">ISDOpcodes.h:828</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a7b3c91906bbb02d7fcf092b8c31ecf5c"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a7b3c91906bbb02d7fcf092b8c31ecf5c">llvm::SIMachineFunctionInfo::hasWorkItemIDY</a></div><div class="ttdeci">bool hasWorkItemIDY() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00639">SIMachineFunctionInfo.h:639</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a36435ea5648e1e01740518ca27ba5f52"><div class="ttname"><a href="classllvm_1_1MVT.html#a36435ea5648e1e01740518ca27ba5f52">llvm::MVT::bitsLE</a></div><div class="ttdeci">bool bitsLE(MVT VT) const</div><div class="ttdoc">Return true if this has no more bits than VT. </div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00878">MachineValueType.h:878</a></div></div>
<div class="ttc" id="classllvm_1_1ConstantSDNode_html_a8913b35cb4401e4e849fa244c7c279d1"><div class="ttname"><a href="classllvm_1_1ConstantSDNode.html#a8913b35cb4401e4e849fa244c7c279d1">llvm::ConstantSDNode::getAPIntValue</a></div><div class="ttdeci">const APInt &amp; getAPIntValue() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01578">SelectionDAGNodes.h:1578</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html">llvm::AMDGPUTargetLowering</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00028">AMDGPUISelLowering.h:28</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_ace4de1de19cbe837c578fb3654b6c998"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#ace4de1de19cbe837c578fb3654b6c998">llvm::GCNSubtarget::getGeneration</a></div><div class="ttdeci">Generation getGeneration() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00452">AMDGPUSubtarget.h:452</a></div></div>
<div class="ttc" id="AMDGPULibCalls_8cpp_html_afecf1cc1292b07f57d343c0f4d682044"><div class="ttname"><a href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a></div><div class="ttdeci">amdgpu Simplify well known AMD library false FunctionCallee Value * Arg</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULibCalls_8cpp_source.html#l00224">AMDGPULibCalls.cpp:224</a></div></div>
<div class="ttc" id="classllvm_1_1TargetOptions_html_ad54fc81a4ef7ab96137a9b6e78fdf838"><div class="ttname"><a href="classllvm_1_1TargetOptions.html#ad54fc81a4ef7ab96137a9b6e78fdf838">llvm::TargetOptions::GuaranteedTailCallOpt</a></div><div class="ttdeci">unsigned GuaranteedTailCallOpt</div><div class="ttdoc">GuaranteedTailCallOpt - This flag is enabled when -tailcallopt is specified on the commandline...</div><div class="ttdef"><b>Definition:</b> <a href="TargetOptions_8h_source.html#l00184">TargetOptions.h:184</a></div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html_ad63e0e437ca71cc2b5a5d4d5aa3685f2"><div class="ttname"><a href="classllvm_1_1TargetMachine.html#ad63e0e437ca71cc2b5a5d4d5aa3685f2">llvm::TargetMachine::getTargetTriple</a></div><div class="ttdeci">const Triple &amp; getTargetTriple() const</div><div class="ttdef"><b>Definition:</b> <a href="Target_2TargetMachine_8h_source.html#l00111">TargetMachine.h:111</a></div></div>
<div class="ttc" id="namespacellvm_1_1CodeGenOpt_html_a411055ea15209051c2370bbf655ec8d4a451bbac85aff02d070be3c17a6bef928"><div class="ttname"><a href="namespacellvm_1_1CodeGenOpt.html#a411055ea15209051c2370bbf655ec8d4a451bbac85aff02d070be3c17a6bef928">llvm::CodeGenOpt::None</a></div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_8h_source.html#l00053">CodeGen.h:53</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea9661ab1ffb8ef2a44a9aa1990f7b73c5"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea9661ab1ffb8ef2a44a9aa1990f7b73c5">llvm::AMDGPUISD::ATOMIC_LOAD_FMAX</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00505">AMDGPUISelLowering.h:505</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110aee4f13218bdbb5c5697f7e786618ecb2"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aee4f13218bdbb5c5697f7e786618ecb2">llvm::ISD::AssertSext</a></div><div class="ttdoc">AssertSext, AssertZext - These nodes record if a register contains a value that has already been zero...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00058">ISDOpcodes.h:58</a></div></div>
<div class="ttc" id="classllvm_1_1AttributeList_html"><div class="ttname"><a href="classllvm_1_1AttributeList.html">llvm::AttributeList</a></div><div class="ttdef"><b>Definition:</b> <a href="Attributes_8h_source.html#l00337">Attributes.h:337</a></div></div>
<div class="ttc" id="structllvm_1_1ArgDescriptor_html_a2b90780a92bdcaed0a47e50d86ec6e6b"><div class="ttname"><a href="structllvm_1_1ArgDescriptor.html#a2b90780a92bdcaed0a47e50d86ec6e6b">llvm::ArgDescriptor::createStack</a></div><div class="ttdeci">static ArgDescriptor createStack(unsigned Offset, unsigned Mask=~0u)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00051">AMDGPUArgumentUsageInfo.h:51</a></div></div>
<div class="ttc" id="classllvm_1_1CCState_html_a26c8cba96e72f333e829e607938ce893"><div class="ttname"><a href="classllvm_1_1CCState.html#a26c8cba96e72f333e829e607938ce893">llvm::CCState::resultsCompatible</a></div><div class="ttdeci">static bool resultsCompatible(CallingConv::ID CalleeCC, CallingConv::ID CallerCC, MachineFunction &amp;MF, LLVMContext &amp;C, const SmallVectorImpl&lt; ISD::InputArg &gt; &amp;Ins, CCAssignFn CalleeFn, CCAssignFn CallerFn)</div><div class="ttdoc">Returns true if the results of the two calling conventions are compatible. </div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8cpp_source.html#l00259">CallingConvLower.cpp:259</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a967fcb624e84458e135a763d1c11346a"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a967fcb624e84458e135a763d1c11346a">llvm::ISD::DEBUGTRAP</a></div><div class="ttdoc">DEBUGTRAP - Trap intended to get the attention of a debugger. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00831">ISDOpcodes.h:831</a></div></div>
<div class="ttc" id="SIISelLowering_8cpp_html_a8920a3697ca777d95eb913fc2884269b"><div class="ttname"><a href="SIISelLowering_8cpp.html#a8920a3697ca777d95eb913fc2884269b">getMad64_32</a></div><div class="ttdeci">static SDValue getMad64_32(SelectionDAG &amp;DAG, const SDLoc &amp;SL, EVT VT, SDValue N0, SDValue N1, SDValue N2, bool Signed)</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l09498">SIISelLowering.cpp:9498</a></div></div>
<div class="ttc" id="SIDefines_8h_html_a97400ab52a53a0ee0adbaff0ae0f63e5"><div class="ttname"><a href="SIDefines_8h.html#a97400ab52a53a0ee0adbaff0ae0f63e5">FP_DENORM_FLUSH_IN_FLUSH_OUT</a></div><div class="ttdeci">#define FP_DENORM_FLUSH_IN_FLUSH_OUT</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00598">SIDefines.h:598</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eaa7dcbcd6712c75ebca0b128c80aa1833"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaa7dcbcd6712c75ebca0b128c80aa1833">llvm::AMDGPUISD::BUFFER_STORE_FORMAT_D16</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00518">AMDGPUISelLowering.h:518</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_ac867c79383031e7718c326316793173d"><div class="ttname"><a href="classllvm_1_1SDNode.html#ac867c79383031e7718c326316793173d">llvm::SDNode::getGluedNode</a></div><div class="ttdeci">SDNode * getGluedNode() const</div><div class="ttdoc">If this node has a glue operand, return the node to which the glue operand points. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00973">SelectionDAGNodes.h:973</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_a935ace76cef67c6da10cf0633371efe1"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#a935ace76cef67c6da10cf0633371efe1">llvm::SelectionDAG::RemoveDeadNode</a></div><div class="ttdeci">void RemoveDeadNode(SDNode *N)</div><div class="ttdoc">Remove the specified node from the system. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l00746">SelectionDAG.cpp:746</a></div></div>
<div class="ttc" id="classllvm_1_1ilist__node__impl_html_af719fc783be6589465137d997701a432"><div class="ttname"><a href="classllvm_1_1ilist__node__impl.html#af719fc783be6589465137d997701a432">llvm::ilist_node_impl::getIterator</a></div><div class="ttdeci">self_iterator getIterator()</div><div class="ttdef"><b>Definition:</b> <a href="ilist__node_8h_source.html#l00081">ilist_node.h:81</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_ad82ad170343d0b4fe88a5551ec43659d"><div class="ttname"><a href="classllvm_1_1SDNode.html#ad82ad170343d0b4fe88a5551ec43659d">llvm::SDNode::hasNUsesOfValue</a></div><div class="ttdeci">bool hasNUsesOfValue(unsigned NUses, unsigned Value) const</div><div class="ttdoc">Return true if there are exactly NUSES uses of the indicated value. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l09031">SelectionDAG.cpp:9031</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a56b2aa982b6b7e06b773251753edb572"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a56b2aa982b6b7e06b773251753edb572">llvm::SIMachineFunctionInfo::hasWorkGroupIDY</a></div><div class="ttdeci">bool hasWorkGroupIDY() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00619">SIMachineFunctionInfo.h:619</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a0340c8d57d1dcebc43a00412989583d3"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a0340c8d57d1dcebc43a00412989583d3">llvm::ISD::CTLZ_ZERO_UNDEF</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00477">ISDOpcodes.h:477</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eabe3bfee03d3544d92d8b5a4f180f15e5"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eabe3bfee03d3544d92d8b5a4f180f15e5">llvm::AMDGPUISD::UMIN3</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00389">AMDGPUISelLowering.h:389</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLowering_html_ab2ee18d088fd0e8eea95d27156bd6d82"><div class="ttname"><a href="classllvm_1_1TargetLowering.html#ab2ee18d088fd0e8eea95d27156bd6d82">llvm::TargetLowering::EmitInstrWithCustomInserter</a></div><div class="ttdeci">virtual MachineBasicBlock * EmitInstrWithCustomInserter(MachineInstr &amp;MI, MachineBasicBlock *MBB) const</div><div class="ttdoc">This method should be implemented by targets that mark instructions with the &amp;#39;usesCustomInserter&amp;#39; fla...</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGISel_8cpp_source.html#l00289">SelectionDAGISel.cpp:289</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a9cc23aed232ccdeadbd8648c349236a6"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a9cc23aed232ccdeadbd8648c349236a6">llvm::ISD::getSetCCSwappedOperands</a></div><div class="ttdeci">CondCode getSetCCSwappedOperands(CondCode Operation)</div><div class="ttdoc">Return the operation corresponding to (Y op X) when given the operation for (X op Y)...</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l00349">SelectionDAG.cpp:349</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a56bb53e2d0b01c78c8c538f903fd45b8"><div class="ttname"><a href="classllvm_1_1MVT.html#a56bb53e2d0b01c78c8c538f903fd45b8">llvm::MVT::getVT</a></div><div class="ttdeci">static MVT getVT(Type *Ty, bool HandleUnknown=false)</div><div class="ttdoc">Return the value type corresponding to the specified type. </div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8cpp_source.html#l00324">ValueTypes.cpp:324</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a0f87637b0102ab8e9f085bf80358fabc"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0f87637b0102ab8e9f085bf80358fabc">llvm::MVT::v2i64</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00108">MachineValueType.h:108</a></div></div>
<div class="ttc" id="ArrayRef_8h_html"><div class="ttname"><a href="ArrayRef_8h.html">ArrayRef.h</a></div></div>
<div class="ttc" id="SIISelLowering_8cpp_html_ab462ee44f2efdda747f5e9eb1ac4fa8f"><div class="ttname"><a href="SIISelLowering_8cpp.html#ab462ee44f2efdda747f5e9eb1ac4fa8f">computeIndirectRegAndOffset</a></div><div class="ttdeci">static std::pair&lt; unsigned, int &gt; computeIndirectRegAndOffset(const SIRegisterInfo &amp;TRI, const TargetRegisterClass *SuperRC, unsigned VecReg, int Offset)</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l03323">SIISelLowering.cpp:3323</a></div></div>
<div class="ttc" id="namespacellvm_1_1SIInstrFlags_html_aab1e56b694ff2c83f07ee874be04916fa3b711cc2011cca9d0656fb9f576ce06c"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#aab1e56b694ff2c83f07ee874be04916fa3b711cc2011cca9d0656fb9f576ce06c">llvm::SIInstrFlags::Q_NAN</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00112">SIDefines.h:112</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a766168a67c5954796304a42e6287f23e"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a766168a67c5954796304a42e6287f23e">llvm::MVT::v2f16</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00119">MachineValueType.h:119</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a018924463515df5f66f3c5a039750da8a12601e1f7c9c510e01f7a019d3d249b9"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a12601e1f7c9c510e01f7a019d3d249b9">llvm::AMDGPU::Hwreg::ID_TRAPSTS</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00320">SIDefines.h:320</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_a9245ed740fe76aaad3e5b0650da21c98"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a9245ed740fe76aaad3e5b0650da21c98">llvm::TargetLoweringBase::isOperationLegal</a></div><div class="ttdeci">bool isOperationLegal(unsigned Op, EVT VT) const</div><div class="ttdoc">Return true if the specified operation is legal on this target. </div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l01056">TargetLowering.h:1056</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a29d1843168921213f2b65b3d9f743bff"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a29d1843168921213f2b65b3d9f743bff">llvm::SIMachineFunctionInfo::getArgInfo</a></div><div class="ttdeci">AMDGPUFunctionArgInfo &amp; getArgInfo()</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00655">SIMachineFunctionInfo.h:655</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPUFunctionArgInfo_html"><div class="ttname"><a href="structllvm_1_1AMDGPUFunctionArgInfo.html">llvm::AMDGPUFunctionArgInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00097">AMDGPUArgumentUsageInfo.h:97</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLowering_html_a0b0176781cd4fd9f45cc739f1d007116"><div class="ttname"><a href="classllvm_1_1TargetLowering.html#a0b0176781cd4fd9f45cc739f1d007116">llvm::TargetLowering::ConstraintType</a></div><div class="ttdeci">ConstraintType</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l03856">TargetLowering.h:3856</a></div></div>
<div class="ttc" id="AMDGPUTargetMachine_8h_html"><div class="ttname"><a href="AMDGPUTargetMachine_8h.html">AMDGPUTargetMachine.h</a></div><div class="ttdoc">The AMDGPU TargetMachine interface definition for hw codgen targets. </div></div>
<div class="ttc" id="ValueTypes_8h_html"><div class="ttname"><a href="ValueTypes_8h.html">ValueTypes.h</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_ab8c490e0623b6a0e2c12c12e0d924abe"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#ab8c490e0623b6a0e2c12c12e0d924abe">llvm::TargetLoweringBase::AddPromotedToType</a></div><div class="ttdeci">void AddPromotedToType(unsigned Opc, MVT OrigVT, MVT DestVT)</div><div class="ttdoc">If Opc/OrigVT is specified as being promoted, the promotion code defaults to trying a larger integer/...</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l02086">TargetLowering.h:2086</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_ade90146180a53b9d9edc077b933e70bbab9b475527cd46e49f6208722a1034e92"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ade90146180a53b9d9edc077b933e70bbab9b475527cd46e49f6208722a1034e92">llvm::SIInstrInfo::MO_NONE</a></div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00150">SIInstrInfo.h:150</a></div></div>
<div class="ttc" id="SHA1_8cpp_html_abdad3565c5705ead34a0d0ff9eed5628"><div class="ttname"><a href="SHA1_8cpp.html#abdad3565c5705ead34a0d0ff9eed5628">r1</a></div><div class="ttdeci">static void r1(uint32_t &amp;A, uint32_t &amp;B, uint32_t &amp;C, uint32_t &amp;D, uint32_t &amp;E, int I, uint32_t *Buf)</div><div class="ttdef"><b>Definition:</b> <a href="SHA1_8cpp_source.html#l00049">SHA1.cpp:49</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea74d570da8b86d1a5f225daca0bd5f56a"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea74d570da8b86d1a5f225daca0bd5f56a">llvm::AMDGPUISD::FMAX_LEGACY</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00381">AMDGPUISelLowering.h:381</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a601e66a26efd05520f7cb26aef3af340"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a601e66a26efd05520f7cb26aef3af340">llvm::ISD::CTTZ_ZERO_UNDEF</a></div><div class="ttdoc">Bit counting operators with an undefined result for zero inputs. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00477">ISDOpcodes.h:477</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eacb028e9739d033de026de0a3b2ac9f9e"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eacb028e9739d033de026de0a3b2ac9f9e">llvm::AMDGPUISD::BFE_U32</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00417">AMDGPUISelLowering.h:417</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a9c91befeca2a25c8050d4c3dff8b6d67"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9c91befeca2a25c8050d4c3dff8b6d67">llvm::ISD::ATOMIC_CMP_SWAP</a></div><div class="ttdoc">Val, OUTCHAIN = ATOMIC_CMP_SWAP(INCHAIN, ptr, cmp, swap) For double-word atomic operations: ValLo...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00857">ISDOpcodes.h:857</a></div></div>
<div class="ttc" id="classllvm_1_1Function_html_a9fffac2512fe651f0d5e37e27f5bd51c"><div class="ttname"><a href="classllvm_1_1Function.html#a9fffac2512fe651f0d5e37e27f5bd51c">llvm::Function::getContext</a></div><div class="ttdeci">LLVMContext &amp; getContext() const</div><div class="ttdoc">getContext - Return a reference to the LLVMContext associated with this function. ...</div><div class="ttdef"><b>Definition:</b> <a href="Function_8cpp_source.html#l00223">Function.cpp:223</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a7049708cb0e0703a467b95a506293aec"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7049708cb0e0703a467b95a506293aec">llvm::ISD::ATOMIC_LOAD_MIN</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00879">ISDOpcodes.h:879</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110aadfdefcb133a7f0262a05934aba8ce5d"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aadfdefcb133a7f0262a05934aba8ce5d">llvm::ISD::FP_EXTEND</a></div><div class="ttdoc">X = FP_EXTEND(Y) - Extend a smaller FP type into a larger FP type. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00610">ISDOpcodes.h:610</a></div></div>
<div class="ttc" id="classllvm_1_1LoopBase_html_ab48af53a5000ecede46c76dabb4578d2"><div class="ttname"><a href="classllvm_1_1LoopBase.html#ab48af53a5000ecede46c76dabb4578d2">llvm::LoopBase::getExitBlock</a></div><div class="ttdeci">BlockT * getExitBlock() const</div><div class="ttdoc">If getExitBlocks would return exactly one block, return that block. </div><div class="ttdef"><b>Definition:</b> <a href="LoopInfoImpl_8h_source.html#l00075">LoopInfoImpl.h:75</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_a8aabf5d0aa80038973255ff2d1e1a9fc"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a8aabf5d0aa80038973255ff2d1e1a9fc">llvm::TargetLoweringBase::getPointerTy</a></div><div class="ttdeci">virtual MVT getPointerTy(const DataLayout &amp;DL, uint32_t AS=0) const</div><div class="ttdoc">Return the pointer type for the given address space, defaults to the pointer type from the data layou...</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00250">TargetLowering.h:250</a></div></div>
<div class="ttc" id="SIISelLowering_8cpp_html_afad9d76f643af61af8098f4c9c292834"><div class="ttname"><a href="SIISelLowering_8cpp.html#afad9d76f643af61af8098f4c9c292834">emitIndirectSrc</a></div><div class="ttdeci">static MachineBasicBlock * emitIndirectSrc(MachineInstr &amp;MI, MachineBasicBlock &amp;MBB, const GCNSubtarget &amp;ST)</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l03395">SIISelLowering.cpp:3395</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_a2157c261e83ca4d515281c217c9d0c62"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#a2157c261e83ca4d515281c217c9d0c62">llvm::SelectionDAG::getPass</a></div><div class="ttdeci">const Pass * getPass() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8h_source.html#l00421">SelectionDAG.h:421</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea273be28bf4b8170125b34f1567c7be16"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea273be28bf4b8170125b34f1567c7be16">llvm::AMDGPUISD::LDS</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00483">AMDGPUISelLowering.h:483</a></div></div>
<div class="ttc" id="structllvm_1_1SDVTList_html_a1c22e4e105ab2aeee1ff4605e3a024a0"><div class="ttname"><a href="structllvm_1_1SDVTList.html#a1c22e4e105ab2aeee1ff4605e3a024a0">llvm::SDVTList::VTs</a></div><div class="ttdeci">const EVT * VTs</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00079">SelectionDAGNodes.h:79</a></div></div>
<div class="ttc" id="namespacellvm_1_1tgtok_html_abbc5259d649363016626e2529fabe0c5a3c0710aa6b054662f67b480712fa2b95"><div class="ttname"><a href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a3c0710aa6b054662f67b480712fa2b95">llvm::tgtok::Bits</a></div><div class="ttdef"><b>Definition:</b> <a href="TGLexer_8h_source.html#l00049">TGLexer.h:49</a></div></div>
<div class="ttc" id="structllvm_1_1EVT_html"><div class="ttname"><a href="structllvm_1_1EVT.html">llvm::EVT</a></div><div class="ttdoc">Extended Value Type. </div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00034">ValueTypes.h:34</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eaba0b6153fdfc6ac440d378e6d1e9d3ca"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaba0b6153fdfc6ac440d378e6d1e9d3ca">llvm::AMDGPUISD::CVT_F32_UBYTE2</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00450">AMDGPUISelLowering.h:450</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eae9def8ccf97465c0a54665fb00c169d3"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eae9def8ccf97465c0a54665fb00c169d3">llvm::AMDGPUISD::BUFFER_ATOMIC_SMIN</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00522">AMDGPUISelLowering.h:522</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_ac85fc5b248da8057cb333595fc018b09"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#ac85fc5b248da8057cb333595fc018b09">llvm::SIMachineFunctionInfo::setScratchWaveOffsetReg</a></div><div class="ttdeci">void setScratchWaveOffsetReg(unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00734">SIMachineFunctionInfo.h:734</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdoc">TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00228">TargetRegisterInfo.h:228</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLowering_html_ada7446963e28dafe99e2fcf693f4407a"><div class="ttname"><a href="classllvm_1_1TargetLowering.html#ada7446963e28dafe99e2fcf693f4407a">llvm::TargetLowering::expandFMINNUM_FMAXNUM</a></div><div class="ttdeci">SDValue expandFMINNUM_FMAXNUM(SDNode *N, SelectionDAG &amp;DAG) const</div><div class="ttdoc">Expand fminnum/fmaxnum into fminnum_ieee/fmaxnum_ieee with quieted inputs. </div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8cpp_source.html#l06311">TargetLowering.cpp:6311</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ab1063ce5e180c89490fae50511a46a29"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ab1063ce5e180c89490fae50511a46a29">llvm::MachineFunction::front</a></div><div class="ttdeci">const MachineBasicBlock &amp; front() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00663">MachineFunction.h:663</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a17126302da6199930e55e841ca1b082d"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a17126302da6199930e55e841ca1b082d">llvm::ISD::UMIN</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00445">ISDOpcodes.h:445</a></div></div>
<div class="ttc" id="structllvm_1_1EVT_html_a45e76d44a189e456d52e37ba3dda0fce"><div class="ttname"><a href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">llvm::EVT::getSizeInBits</a></div><div class="ttdeci">TypeSize getSizeInBits() const</div><div class="ttdoc">Return the size of the specified value type in bits. </div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00298">ValueTypes.h:298</a></div></div>
<div class="ttc" id="namespacellvm_1_1SI_1_1KernelInputOffsets_html_a58b4eae4b0a45d478c7c0f3959b04612acaf6a7dc31f80148ce9ad3eaa8871db2"><div class="ttname"><a href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612acaf6a7dc31f80148ce9ad3eaa8871db2">llvm::SI::KernelInputOffsets::GLOBAL_SIZE_X</a></div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l01161">SIInstrInfo.h:1161</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110af3b59179b6fcbc89463181015ace8e9b"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110af3b59179b6fcbc89463181015ace8e9b">llvm::ISD::SMAX</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00445">ISDOpcodes.h:445</a></div></div>
<div class="ttc" id="structllvm_1_1TargetLowering_1_1CallLoweringInfo_html"><div class="ttname"><a href="structllvm_1_1TargetLowering_1_1CallLoweringInfo.html">llvm::TargetLowering::CallLoweringInfo</a></div><div class="ttdoc">This structure contains all information that is necessary for lowering calls. </div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l03448">TargetLowering.h:3448</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorBase_html_ac8624043115fb3a5076c964820001b61"><div class="ttname"><a href="classllvm_1_1SmallVectorBase.html#ac8624043115fb3a5076c964820001b61">llvm::SmallVectorBase::size</a></div><div class="ttdeci">size_t size() const</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00052">SmallVector.h:52</a></div></div>
<div class="ttc" id="namespacellvm_1_1MipsISD_html_a422daf9aa810935178671306b651d69bae687521fe85a8c2b4490bba6464f5be3"><div class="ttname"><a href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69bae687521fe85a8c2b4490bba6464f5be3">llvm::MipsISD::Lo</a></div><div class="ttdef"><b>Definition:</b> <a href="MipsISelLowering_8h_source.html#l00081">MipsISelLowering.h:81</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_a64bb69b998fcff902312ba7d2eb7221c"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a64bb69b998fcff902312ba7d2eb7221c">llvm::GCNSubtarget::hasUnalignedScratchAccess</a></div><div class="ttdeci">bool hasUnalignedScratchAccess() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00683">AMDGPUSubtarget.h:683</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a4112a866197a97a70bdc78ef92c79b4c"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4112a866197a97a70bdc78ef92c79b4c">llvm::ISD::ATOMIC_LOAD_OR</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00876">ISDOpcodes.h:876</a></div></div>
<div class="ttc" id="structllvm_1_1ISD_1_1InputArg_html_a9b241995758f9cea8cecf597918d1488"><div class="ttname"><a href="structllvm_1_1ISD_1_1InputArg.html#a9b241995758f9cea8cecf597918d1488">llvm::ISD::InputArg::VT</a></div><div class="ttdeci">MVT VT</div><div class="ttdef"><b>Definition:</b> <a href="TargetCallingConv_8h_source.html#l00159">TargetCallingConv.h:159</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110ad8aec9273962cf78d087090c11a1dd1c"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad8aec9273962cf78d087090c11a1dd1c">llvm::ISD::MUL</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00202">ISDOpcodes.h:202</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eaf886dbc3fed73308c35df90948fd14e1"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaf886dbc3fed73308c35df90948fd14e1">llvm::AMDGPUISD::BUFFER_LOAD_BYTE</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00509">AMDGPUISelLowering.h:509</a></div></div>
<div class="ttc" id="classllvm_1_1MemSDNode_html_a64cdf55a9cfb33bd17e61beae253e3aa"><div class="ttname"><a href="classllvm_1_1MemSDNode.html#a64cdf55a9cfb33bd17e61beae253e3aa">llvm::MemSDNode::isVolatile</a></div><div class="ttdeci">bool isVolatile() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01329">SelectionDAGNodes.h:1329</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_a1ae2ee148379ed3d041b4bce586f7f99"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a1ae2ee148379ed3d041b4bce586f7f99">llvm::TargetLoweringBase::getTargetMachine</a></div><div class="ttdeci">const TargetMachine &amp; getTargetMachine() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00243">TargetLowering.h:243</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_ac3c3cf58d6d631af6a172457304d3d07a7f47862de23f7210f88ccf98ae1efbe4"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a7f47862de23f7210f88ccf98ae1efbe4">llvm::ISD::SETGE</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l01069">ISDOpcodes.h:1069</a></div></div>
<div class="ttc" id="structllvm_1_1MachinePointerInfo_html"><div class="ttname"><a href="structllvm_1_1MachinePointerInfo.html">llvm::MachinePointerInfo</a></div><div class="ttdoc">This class contains a discriminated union of information about pointers in memory operands...</div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00036">MachineMemOperand.h:36</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_a1223d6e9a7dfb6e51299b894beccc679"><div class="ttname"><a href="classllvm_1_1SDNode.html#a1223d6e9a7dfb6e51299b894beccc679">llvm::SDNode::isMachineOpcode</a></div><div class="ttdeci">bool isMachineOpcode() const</div><div class="ttdoc">Test if this node has a post-isel opcode, directly corresponding to a MachineInstr opcode...</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00713">SelectionDAGNodes.h:713</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_a7f311fcc2415eee3cb3694013b985304"><div class="ttname"><a href="classllvm_1_1SDNode.html#a7f311fcc2415eee3cb3694013b985304">llvm::SDNode::getNumOperands</a></div><div class="ttdeci">unsigned getNumOperands() const</div><div class="ttdoc">Return the number of values used by this operation. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00925">SelectionDAGNodes.h:925</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00046">SIInstrInfo.h:46</a></div></div>
<div class="ttc" id="Support_2ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdoc">Marks that the current location is not supposed to be reachable. </div><div class="ttdef"><b>Definition:</b> <a href="Support_2ErrorHandling_8h_source.html#l00135">ErrorHandling.h:135</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346aa3f98cadefe4f59a0967f7054269854f"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346aa3f98cadefe4f59a0967f7054269854f">llvm::MVT::v5i32</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00096">MachineValueType.h:96</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_a62a67f91a73c5a80be0a080a7d6f3c30"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a62a67f91a73c5a80be0a080a7d6f3c30">llvm::GCNSubtarget::getTrapHandlerAbi</a></div><div class="ttdeci">TrapHandlerAbi getTrapHandlerAbi() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00565">AMDGPUSubtarget.h:565</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_a126c61d55fb4d2e509537ce68e8b6400"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a126c61d55fb4d2e509537ce68e8b6400">llvm::TargetLoweringBase::getValueType</a></div><div class="ttdeci">EVT getValueType(const DataLayout &amp;DL, Type *Ty, bool AllowUnknown=false) const</div><div class="ttdoc">Return the EVT corresponding to this LLVM type. </div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l01226">TargetLowering.h:1226</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1CodeProps_1_1Key_html_ab3ae015c304377afcbc3ae1ed54578e8"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1CodeProps_1_1Key.html#ab3ae015c304377afcbc3ae1ed54578e8">llvm::AMDGPU::HSAMD::Kernel::CodeProps::Key::NumSGPRs</a></div><div class="ttdeci">constexpr char NumSGPRs[]</div><div class="ttdoc">Key for Kernel::CodeProps::Metadata::mNumSGPRs. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUMetadata_8h_source.html#l00243">AMDGPUMetadata.h:243</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_ae806106275532641ad1ac55e1d7dfba7"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#ae806106275532641ad1ac55e1d7dfba7">llvm::SIMachineFunctionInfo::hasImplicitArgPtr</a></div><div class="ttdeci">bool hasImplicitArgPtr() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00647">SIMachineFunctionInfo.h:647</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346ac661c912350e3095c85ba75b8dbc17b1"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ac661c912350e3095c85ba75b8dbc17b1">llvm::MVT::f64</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00052">MachineValueType.h:52</a></div></div>
<div class="ttc" id="structllvm_1_1APFloatBase_html_a1373bb8e8796d3b0b642b42cf55296eca0976a38a3a3c7de732d9538999dc45d1"><div class="ttname"><a href="structllvm_1_1APFloatBase.html#a1373bb8e8796d3b0b642b42cf55296eca0976a38a3a3c7de732d9538999dc45d1">llvm::APFloatBase::cmpUnordered</a></div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00181">APFloat.h:181</a></div></div>
<div class="ttc" id="structllvm_1_1Align_html"><div class="ttname"><a href="structllvm_1_1Align.html">llvm::Align</a></div><div class="ttdoc">This struct is a compact representation of a valid (non-zero power of two) alignment. </div><div class="ttdef"><b>Definition:</b> <a href="Alignment_8h_source.html#l00040">Alignment.h:40</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPU_1_1RsrcIntrinsic_html"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1RsrcIntrinsic.html">llvm::AMDGPU::RsrcIntrinsic</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8h_source.html#l00038">AMDGPUInstrInfo.h:38</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_a6a52e913507400fcde94fd2e023a149c"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#a6a52e913507400fcde94fd2e023a149c">llvm::SelectionDAG::getZeroExtendInReg</a></div><div class="ttdeci">SDValue getZeroExtendInReg(SDValue Op, const SDLoc &amp;DL, EVT VT)</div><div class="ttdoc">Return the expression required to zero extend the Op value assuming it was the smaller SrcTy value...</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l01169">SelectionDAG.cpp:1169</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110af3542a99501ffb93cee4aae9d1ec2d05"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110af3542a99501ffb93cee4aae9d1ec2d05">llvm::ISD::FEXP2</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00641">ISDOpcodes.h:641</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a5a7c1732b3544454878808c4b5709b9a"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a5a7c1732b3544454878808c4b5709b9a">llvm::SIMachineFunctionInfo::addDispatchPtr</a></div><div class="ttdeci">unsigned addDispatchPtr(const SIRegisterInfo &amp;TRI)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8cpp_source.html#l00196">SIMachineFunctionInfo.cpp:196</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_a0eac513dbf03416c948d9fb8ef59bffe"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#a0eac513dbf03416c948d9fb8ef59bffe">llvm::SelectionDAG::getLoad</a></div><div class="ttdeci">SDValue getLoad(EVT VT, const SDLoc &amp;dl, SDValue Chain, SDValue Ptr, MachinePointerInfo PtrInfo, unsigned Alignment=0, MachineMemOperand::Flags MMOFlags=MachineMemOperand::MONone, const AAMDNodes &amp;AAInfo=AAMDNodes(), const MDNode *Ranges=nullptr)</div><div class="ttdoc">Loads are not normal binary operators: their result type is not determined by their operands...</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l06868">SelectionDAG.cpp:6868</a></div></div>
<div class="ttc" id="classllvm_1_1Triple_html"><div class="ttname"><a href="classllvm_1_1Triple.html">llvm::Triple</a></div><div class="ttdoc">Triple - Helper class for working with autoconf configuration names. </div><div class="ttdef"><b>Definition:</b> <a href="Triple_8h_source.html#l00043">Triple.h:43</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html">llvm::GCNSubtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00252">AMDGPUSubtarget.h:252</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110ad1657dbc1957901a6d9cd224efbc0f28"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad1657dbc1957901a6d9cd224efbc0f28">llvm::ISD::UREM</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00202">ISDOpcodes.h:202</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a19cd524269b035941434cce28b585715"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a19cd524269b035941434cce28b585715">llvm::ISD::ROTR</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00471">ISDOpcodes.h:471</a></div></div>
<div class="ttc" id="namespacellvm_html_a516614c2855a763aa9eef67c6da888e0"><div class="ttname"><a href="namespacellvm.html#a516614c2855a763aa9eef67c6da888e0">llvm::isConstOrConstSplatFP</a></div><div class="ttdeci">ConstantFPSDNode * isConstOrConstSplatFP(SDValue N, bool AllowUndefs=false)</div><div class="ttdoc">Returns the SDNode if it is a constant splat BuildVector or constant float. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l08906">SelectionDAG.cpp:8906</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a176f799037e98f7743008924c4b72266"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a176f799037e98f7743008924c4b72266">llvm::AMDGPU::getMIMGOpcode</a></div><div class="ttdeci">int getMIMGOpcode(unsigned BaseOpcode, unsigned MIMGEncoding, unsigned VDataDwords, unsigned VAddrDwords)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00113">AMDGPUBaseInfo.cpp:113</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea5b23f9813222573c51bc3a8a616494a0"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea5b23f9813222573c51bc3a8a616494a0">llvm::AMDGPUISD::DIV_FIXUP</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00397">AMDGPUISelLowering.h:397</a></div></div>
<div class="ttc" id="structllvm_1_1ISD_1_1ArgFlagsTy_html_a0343079be1a948f58f37c97559973b90"><div class="ttname"><a href="structllvm_1_1ISD_1_1ArgFlagsTy.html#a0343079be1a948f58f37c97559973b90">llvm::ISD::ArgFlagsTy::isSplitEnd</a></div><div class="ttdeci">bool isSplitEnd() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetCallingConv_8h_source.html#l00119">TargetCallingConv.h:119</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_ac6c3ecb76f1a2b56378ea30a8f895979"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#ac6c3ecb76f1a2b56378ea30a8f895979">llvm::AMDGPUTargetLowering::CCAssignFnForCall</a></div><div class="ttdeci">static CCAssignFn * CCAssignFnForCall(CallingConv::ID CC, bool IsVarArg)</div><div class="ttdoc">Selects the correct CCAssignFn for a given CallingConvention value. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l01033">AMDGPUISelLowering.cpp:1033</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_ad30b3c952ed576256171d49971ec9241"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#ad30b3c952ed576256171d49971ec9241">llvm::GCNSubtarget::hasUnpackedD16VMem</a></div><div class="ttdeci">bool hasUnpackedD16VMem() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00771">AMDGPUSubtarget.h:771</a></div></div>
<div class="ttc" id="namespacellvm_1_1SIInstrFlags_html_aab1e56b694ff2c83f07ee874be04916faa724c17a66503402aa8d105d0c9f3d20"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#aab1e56b694ff2c83f07ee874be04916faa724c17a66503402aa8d105d0c9f3d20">llvm::SIInstrFlags::N_INFINITY</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00113">SIDefines.h:113</a></div></div>
<div class="ttc" id="classllvm_1_1GlobalAddressSDNode_html_a92c5f6f2c447c5979d74ac07b552ba1e"><div class="ttname"><a href="classllvm_1_1GlobalAddressSDNode.html#a92c5f6f2c447c5979d74ac07b552ba1e">llvm::GlobalAddressSDNode::getAddressSpace</a></div><div class="ttdeci">unsigned getAddressSpace() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l09493">SelectionDAG.cpp:9493</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a4d7fef6ee39dde3cc56ef6c06a25db41"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a4d7fef6ee39dde3cc56ef6c06a25db41">llvm::SIMachineFunctionInfo::getQueuePtrUserSGPR</a></div><div class="ttdeci">unsigned getQueuePtrUserSGPR() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00739">SIMachineFunctionInfo.h:739</a></div></div>
<div class="ttc" id="classllvm_1_1StringRef_html_a9e373829f3f1775d30eae9053067f8c3"><div class="ttname"><a href="classllvm_1_1StringRef.html#a9e373829f3f1775d30eae9053067f8c3">llvm::StringRef::getAsInteger</a></div><div class="ttdeci">std::enable_if&lt; std::numeric_limits&lt; T &gt;::is_signed, bool &gt;::type getAsInteger(unsigned Radix, T &amp;Result) const</div><div class="ttdoc">Parse the current string as an integer of the specified radix. </div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00499">StringRef.h:499</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html_aaa2020e47e35179234b9ea27d555b2ddaed357b1367bc90a56fefa4d1b0e17374"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddaed357b1367bc90a56fefa4d1b0e17374">llvm::MachineMemOperand::MOStore</a></div><div class="ttdoc">The memory access writes data. </div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00135">MachineMemOperand.h:135</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_a3eae9a1850a035894e633aef9d5fbacd"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a3eae9a1850a035894e633aef9d5fbacd">llvm::TargetLoweringBase::setHasExtractBitsInsn</a></div><div class="ttdeci">void setHasExtractBitsInsn(bool hasExtractInsn=true)</div><div class="ttdoc">Tells the code generator that the target has BitExtract instructions. </div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l01969">TargetLowering.h:1969</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a6feb9a82882ea426db5b62f3f69f63a2"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a6feb9a82882ea426db5b62f3f69f63a2">llvm::ISD::CALLSEQ_END</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00775">ISDOpcodes.h:775</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_a87235fdebcb88e0c5646333d222dca22"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a87235fdebcb88e0c5646333d222dca22">llvm::GCNSubtarget::getScalarizeGlobalBehavior</a></div><div class="ttdeci">bool getScalarizeGlobalBehavior() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00891">AMDGPUSubtarget.h:891</a></div></div>
<div class="ttc" id="classllvm_1_1IntrinsicInst_html_a7ff64b3625b6f9020556ed05a5f72af4"><div class="ttname"><a href="classllvm_1_1IntrinsicInst.html#a7ff64b3625b6f9020556ed05a5f72af4">llvm::IntrinsicInst::getIntrinsicID</a></div><div class="ttdeci">Intrinsic::ID getIntrinsicID() const</div><div class="ttdoc">Return the intrinsic ID of this intrinsic. </div><div class="ttdef"><b>Definition:</b> <a href="IntrinsicInst_8h_source.html#l00051">IntrinsicInst.h:51</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetMachine_html_a3adaf71bbdec8b2256b3bbef3f46e135"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetMachine.html#a3adaf71bbdec8b2256b3bbef3f46e135">llvm::AMDGPUTargetMachine::getNullPointerValue</a></div><div class="ttdeci">uint64_t getNullPointerValue(unsigned AddrSpace) const</div><div class="ttdoc">Get the integer value of a null pointer in the given address space. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUTargetMachine_8h_source.html#l00059">AMDGPUTargetMachine.h:59</a></div></div>
<div class="ttc" id="SIISelLowering_8cpp_html_a42ac8db41e09163d685e63a1fe82ee16"><div class="ttname"><a href="SIISelLowering_8cpp.html#a42ac8db41e09163d685e63a1fe82ee16">setM0ToIndexFromSGPR</a></div><div class="ttdeci">static bool setM0ToIndexFromSGPR(const SIInstrInfo *TII, MachineRegisterInfo &amp;MRI, MachineInstr &amp;MI, int Offset, bool UseGPRIdxMode, bool IsIndirectSrc)</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l03338">SIISelLowering.cpp:3338</a></div></div>
<div class="ttc" id="ValueTracking_8cpp_html_a26e11e9c1ef55164b429eb9dc019f213"><div class="ttname"><a href="ValueTracking_8cpp.html#a26e11e9c1ef55164b429eb9dc019f213">MaxDepth</a></div><div class="ttdeci">const unsigned MaxDepth</div><div class="ttdef"><b>Definition:</b> <a href="ValueTracking_8cpp_source.html#l00080">ValueTracking.cpp:80</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html_af865c2eb29210cd8301b25be349dd6a5"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#af865c2eb29210cd8301b25be349dd6a5">llvm::SITargetLowering::allocateSystemSGPRs</a></div><div class="ttdeci">void allocateSystemSGPRs(CCState &amp;CCInfo, MachineFunction &amp;MF, SIMachineFunctionInfo &amp;Info, CallingConv::ID CallConv, bool IsShader) const</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l01822">SIISelLowering.cpp:1822</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_a90fc707270386fb970207745d6675805"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a90fc707270386fb970207745d6675805">llvm::GCNSubtarget::hasFlatAddressSpace</a></div><div class="ttdeci">bool hasFlatAddressSpace() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00703">AMDGPUSubtarget.h:703</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_ae66cd705df2870244a05921f551ff131"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#ae66cd705df2870244a05921f551ff131">llvm::AMDGPUSubtarget::getWavefrontSize</a></div><div class="ttdeci">unsigned getWavefrontSize() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00196">AMDGPUSubtarget.h:196</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_ad773dab02c945afb0bc889ebd67649c0"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#ad773dab02c945afb0bc889ebd67649c0">llvm::GCNSubtarget::hasAddr64</a></div><div class="ttdeci">bool hasAddr64() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00499">AMDGPUSubtarget.h:499</a></div></div>
<div class="ttc" id="SIISelLowering_8cpp_html_ad49b250a4eb8265a0cb676261f4686a9"><div class="ttname"><a href="SIISelLowering_8cpp.html#ad49b250a4eb8265a0cb676261f4686a9">buildPCRelGlobalAddress</a></div><div class="ttdeci">static SDValue buildPCRelGlobalAddress(SelectionDAG &amp;DAG, const GlobalValue *GV, const SDLoc &amp;DL, unsigned Offset, EVT PtrVT, unsigned GAFlags=SIInstrInfo::MO_NONE)</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l05038">SIISelLowering.cpp:5038</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_a64f6469ab95c4eec77e4ccf303619a81"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#a64f6469ab95c4eec77e4ccf303619a81">llvm::SelectionDAG::getBitcast</a></div><div class="ttdeci">SDValue getBitcast(EVT VT, SDValue V)</div><div class="ttdoc">Return a bitcast using the SDLoc of the value operand, and casting to the provided type...</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l01896">SelectionDAG.cpp:1896</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a5275881bd107ea2567bbcc6170773d4a"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a5275881bd107ea2567bbcc6170773d4a">llvm::AMDGPUTargetLowering::addTokenForArgument</a></div><div class="ttdeci">SDValue addTokenForArgument(SDValue Chain, SelectionDAG &amp;DAG, MachineFrameInfo &amp;MFI, int ClobberedFI) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l01043">AMDGPUISelLowering.cpp:1043</a></div></div>
<div class="ttc" id="classllvm_1_1CCValAssign_html_ab7c2e47e51795ce2f60500846109d5a7"><div class="ttname"><a href="classllvm_1_1CCValAssign.html#ab7c2e47e51795ce2f60500846109d5a7">llvm::CCValAssign::getLocVT</a></div><div class="ttdeci">MVT getLocVT() const</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00153">CallingConvLower.h:153</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346abace960037dd118c4a08237431d73b7d"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346abace960037dd118c4a08237431d73b7d">llvm::MVT::v8i32</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00097">MachineValueType.h:97</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_a2bd94da773b04cd6178044aef33042c0"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a2bd94da773b04cd6178044aef33042c0">llvm::TargetLoweringBase::allowsMemoryAccessForAlignment</a></div><div class="ttdeci">bool allowsMemoryAccessForAlignment(LLVMContext &amp;Context, const DataLayout &amp;DL, EVT VT, unsigned AddrSpace=0, unsigned Alignment=1, MachineMemOperand::Flags Flags=MachineMemOperand::MONone, bool *Fast=nullptr) const</div><div class="ttdoc">This function returns true if the memory access is aligned or if the target allows this specific unal...</div><div class="ttdef"><b>Definition:</b> <a href="TargetLoweringBase_8cpp_source.html#l01523">TargetLoweringBase.cpp:1523</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea3804b23b929a6df413cedc6e5dac099e"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea3804b23b929a6df413cedc6e5dac099e">llvm::AMDGPUISD::BUFFER_LOAD</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00506">AMDGPUISelLowering.h:506</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html_a82e453c9e7f441c185009164f0136fa8"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a82e453c9e7f441c185009164f0136fa8">llvm::SITargetLowering::emitGWSMemViolTestLoop</a></div><div class="ttdeci">MachineBasicBlock * emitGWSMemViolTestLoop(MachineInstr &amp;MI, MachineBasicBlock *BB) const</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l03121">SIISelLowering.cpp:3121</a></div></div>
<div class="ttc" id="HexagonISelDAGToDAGHVX_8cpp_html_a3389e6c42731436e57f87a2cd630bf49"><div class="ttname"><a href="HexagonISelDAGToDAGHVX_8cpp.html#a3389e6c42731436e57f87a2cd630bf49">isUndef</a></div><div class="ttdeci">static bool isUndef(ArrayRef&lt; int &gt; Mask)</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelDAGToDAGHVX_8cpp_source.html#l00897">HexagonISelDAGToDAGHVX.cpp:897</a></div></div>
<div class="ttc" id="SIISelLowering_8cpp_html_a8688cc0d4d5620a54a1d45bd3087de1f"><div class="ttname"><a href="SIISelLowering_8cpp.html#a8688cc0d4d5620a54a1d45bd3087de1f">allocateSGPR32InputImpl</a></div><div class="ttdeci">static ArgDescriptor allocateSGPR32InputImpl(CCState &amp;CCInfo, const TargetRegisterClass *RC, unsigned NumArgRegs)</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l01684">SIISelLowering.cpp:1684</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110ad469508535ce2082a1ab1f0e429187b8"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad469508535ce2082a1ab1f0e429187b8">llvm::ISD::TokenFactor</a></div><div class="ttdoc">TokenFactor - This node takes multiple tokens as input and produces a single token result...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00051">ISDOpcodes.h:51</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a78139be59781ad05e1698eb95c58e0b1"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a78139be59781ad05e1698eb95c58e0b1">llvm::ISD::SRA_PARTS</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00517">ISDOpcodes.h:517</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html_a18e930a4e536fe7e799347150a853b4a"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a18e930a4e536fe7e799347150a853b4a">llvm::SITargetLowering::getScalarShiftAmountTy</a></div><div class="ttdeci">MVT getScalarShiftAmountTy(const DataLayout &amp;, EVT) const override</div><div class="ttdoc">EVT is not used in-tree, but is used by out-of-tree target. </div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l03901">SIISelLowering.cpp:3901</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea884cb7fa9f25c9231c3b0a7a25e96bb9"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea884cb7fa9f25c9231c3b0a7a25e96bb9">llvm::AMDGPUISD::CVT_F32_UBYTE1</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00449">AMDGPUISelLowering.h:449</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a25e670389809910f59726e8a11fa82e0"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a25e670389809910f59726e8a11fa82e0">llvm::ISD::FMAXNUM_IEEE</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00658">ISDOpcodes.h:658</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a4a055321c361a0f6ee77ed764730ffc1"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4a055321c361a0f6ee77ed764730ffc1">llvm::ISD::SRA</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00471">ISDOpcodes.h:471</a></div></div>
<div class="ttc" id="classllvm_1_1GlobalValue_html"><div class="ttname"><a href="classllvm_1_1GlobalValue.html">llvm::GlobalValue</a></div><div class="ttdef"><b>Definition:</b> <a href="GlobalValue_8h_source.html#l00044">GlobalValue.h:44</a></div></div>
<div class="ttc" id="classuint32__t_html"><div class="ttname"><a href="classuint32__t.html">uint32_t</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_ae25e963e7382528026a78b5c2e31c435"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ae25e963e7382528026a78b5c2e31c435">llvm::SIInstrInfo::pseudoToMCOpcode</a></div><div class="ttdeci">int pseudoToMCOpcode(int Opcode) const</div><div class="ttdoc">Return a target-specific opcode if Opcode is a pseudo instruction. </div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l06363">SIInstrInfo.cpp:6363</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html_a697cb1debe6ad1be7e59990072185844"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a697cb1debe6ad1be7e59990072185844">llvm::SITargetLowering::getRegisterByName</a></div><div class="ttdeci">Register getRegisterByName(const char *RegName, LLT VT, const MachineFunction &amp;MF) const override</div><div class="ttdoc">Return the register ID of the name passed in. </div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l02988">SIISelLowering.cpp:2988</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html_aa8e96ae270760edd815a40b2125fe6e8"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#aa8e96ae270760edd815a40b2125fe6e8">llvm::SITargetLowering::buildRSRC</a></div><div class="ttdeci">MachineSDNode * buildRSRC(SelectionDAG &amp;DAG, const SDLoc &amp;DL, SDValue Ptr, uint32_t RsrcDword1, uint64_t RsrcDword2And3) const</div><div class="ttdoc">Return a resource descriptor with the &amp;#39;Add TID&amp;#39; bit enabled The TID (Thread ID) is multiplied by the ...</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l10555">SIISelLowering.cpp:10555</a></div></div>
<div class="ttc" id="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo_html_ab5ecbd114dc88235e1f19b7daf376612"><div class="ttname"><a href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html#ab5ecbd114dc88235e1f19b7daf376612">llvm::TargetLoweringBase::IntrinsicInfo::size</a></div><div class="ttdeci">uint64_t size</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00851">TargetLowering.h:851</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_ab3d30ee06423d6edfa492077321c6cd2"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#ab3d30ee06423d6edfa492077321c6cd2">llvm::SelectionDAG::getTargetLoweringInfo</a></div><div class="ttdeci">const TargetLowering &amp; getTargetLoweringInfo() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8h_source.html#l00426">SelectionDAG.h:426</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea39c851d59f2dedcf582022a24daf1cf5"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea39c851d59f2dedcf582022a24daf1cf5">llvm::AMDGPUISD::CVT_PKNORM_I16_F32</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00456">AMDGPUISelLowering.h:456</a></div></div>
<div class="ttc" id="classllvm_1_1ilist__iterator_html"><div class="ttname"><a href="classllvm_1_1ilist__iterator.html">llvm::ilist_iterator</a></div><div class="ttdoc">Iterator for intrusive lists based on ilist_node. </div><div class="ttdef"><b>Definition:</b> <a href="ilist__iterator_8h_source.html#l00057">ilist_iterator.h:57</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html_a9f70fef2f29624d157355066a70fccb0"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a9f70fef2f29624d157355066a70fccb0">llvm::SITargetLowering::isFPExtFoldable</a></div><div class="ttdeci">bool isFPExtFoldable(const SelectionDAG &amp;DAG, unsigned Opcode, EVT DestVT, EVT SrcVT) const override</div><div class="ttdoc">Return true if an fpext operation input to an Opcode operation is free (for instance, because half-precision floating-point numbers are implicitly extended to float-precision) for an FMA instruction. </div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l00780">SIISelLowering.cpp:780</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a1ddf36330110b4abea43fe390bea9ef9"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a1ddf36330110b4abea43fe390bea9ef9">llvm::ISD::UADDO</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00252">ISDOpcodes.h:252</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_a315b23c0819f55fa9e7473c21992fc12"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a315b23c0819f55fa9e7473c21992fc12">llvm::TargetLoweringBase::getNumRegistersForCallingConv</a></div><div class="ttdeci">virtual unsigned getNumRegistersForCallingConv(LLVMContext &amp;Context, CallingConv::ID CC, EVT VT) const</div><div class="ttdoc">Certain targets require unusual breakdowns of certain types. </div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l01342">TargetLowering.h:1342</a></div></div>
<div class="ttc" id="classllvm_1_1CCState_html"><div class="ttname"><a href="classllvm_1_1CCState.html">llvm::CCState</a></div><div class="ttdoc">CCState - This class holds information needed while lowering arguments and return values...</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00191">CallingConvLower.h:191</a></div></div>
<div class="ttc" id="structllvm_1_1SDNodeFlags_html_afa28559a8f663cbba63629e0773a3bbd"><div class="ttname"><a href="structllvm_1_1SDNodeFlags.html#afa28559a8f663cbba63629e0773a3bbd">llvm::SDNodeFlags::setNoUnsignedWrap</a></div><div class="ttdeci">void setNoUnsignedWrap(bool b)</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00409">SelectionDAGNodes.h:409</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_a05c0ae3eb411a8c53a6ce48b66c0d3f8"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#a05c0ae3eb411a8c53a6ce48b66c0d3f8">llvm::SelectionDAG::getTargetGlobalAddress</a></div><div class="ttdeci">SDValue getTargetGlobalAddress(const GlobalValue *GV, const SDLoc &amp;DL, EVT VT, int64_t offset=0, unsigned TargetFlags=0)</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8h_source.html#l00650">SelectionDAG.h:650</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_ad4d48171b87ca51ff54c10a436bac4d7a8d89c7da4444d9ec11667aa369abc5f7"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7a8d89c7da4444d9ec11667aa369abc5f7">llvm::ISD::ZEXTLOAD</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l01026">ISDOpcodes.h:1026</a></div></div>
<div class="ttc" id="classllvm_1_1SmallPtrSet_html"><div class="ttname"><a href="classllvm_1_1SmallPtrSet.html">llvm::SmallPtrSet</a></div><div class="ttdoc">SmallPtrSet - This class implements a set which is optimized for holding SmallSize or less elements...</div><div class="ttdef"><b>Definition:</b> <a href="SmallPtrSet_8h_source.html#l00443">SmallPtrSet.h:443</a></div></div>
<div class="ttc" id="namespacellvm_html_a99e12a4a954a95d45f52950d13a43fc6"><div class="ttname"><a href="namespacellvm.html#a99e12a4a954a95d45f52950d13a43fc6">llvm::countPopulation</a></div><div class="ttdeci">unsigned countPopulation(T Value)</div><div class="ttdoc">Count the number of set bits in a value. </div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00556">MathExtras.h:556</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1IsaInfo_html_a20f21352639512a028b2297e3cba9094"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a20f21352639512a028b2297e3cba9094">llvm::AMDGPU::IsaInfo::getWavefrontSize</a></div><div class="ttdeci">unsigned getWavefrontSize(const MCSubtargetInfo *STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00252">AMDGPUBaseInfo.cpp:252</a></div></div>
<div class="ttc" id="SIISelLowering_8cpp_html_a15c0751ad758d6de3122184aa2c1ad8d"><div class="ttname"><a href="SIISelLowering_8cpp.html#a15c0751ad758d6de3122184aa2c1ad8d">allocateSGPR32Input</a></div><div class="ttdeci">static ArgDescriptor allocateSGPR32Input(CCState &amp;CCInfo)</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l01701">SIISelLowering.cpp:1701</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_abf0e7e914d5468cf242a422fb6a53070"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#abf0e7e914d5468cf242a422fb6a53070">llvm::GCNSubtarget::haveRoundOpsF64</a></div><div class="ttdeci">bool haveRoundOpsF64() const</div><div class="ttdoc">Have v_trunc_f64, v_ceil_f64, v_rndne_f64. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00654">AMDGPUSubtarget.h:654</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea51178790d7c73b373338c52de42b4e96"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea51178790d7c73b373338c52de42b4e96">llvm::AMDGPUISD::RCP_IFLAG</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00409">AMDGPUISelLowering.h:409</a></div></div>
<div class="ttc" id="SIISelLowering_8cpp_html_aa84237977f639249ff2392cf3d685d89"><div class="ttname"><a href="SIISelLowering_8cpp.html#aa84237977f639249ff2392cf3d685d89">getPermuteMask</a></div><div class="ttdeci">static uint32_t getPermuteMask(SelectionDAG &amp;DAG, SDValue V)</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l08213">SIISelLowering.cpp:8213</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_a2c8b088118866709d3b6f35349b59b12"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a2c8b088118866709d3b6f35349b59b12">llvm::GCNSubtarget::hasDenormModeInst</a></div><div class="ttdeci">bool hasDenormModeInst() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00639">AMDGPUSubtarget.h:639</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a935e2a8884592189d8f261634a0b24c5"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a935e2a8884592189d8f261634a0b24c5">llvm::MachineBasicBlock::addSuccessor</a></div><div class="ttdeci">void addSuccessor(MachineBasicBlock *Succ, BranchProbability Prob=BranchProbability::getUnknown())</div><div class="ttdoc">Add Succ as a successor of this MachineBasicBlock. </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8cpp_source.html#l00655">MachineBasicBlock.cpp:655</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a1ecb35298bc4d1fe03997959e1210c87"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">llvm::MachineInstr::setDesc</a></div><div class="ttdeci">void setDesc(const MCInstrDesc &amp;tid)</div><div class="ttdoc">Replace the instruction descriptor (thus opcode) of the current instruction with a new one...</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01559">MachineInstr.h:1559</a></div></div>
<div class="ttc" id="classllvm_1_1ConstantInt_html"><div class="ttname"><a href="classllvm_1_1ConstantInt.html">llvm::ConstantInt</a></div><div class="ttdoc">This is the shared class of boolean and integer constants. </div><div class="ttdef"><b>Definition:</b> <a href="Constants_8h_source.html#l00083">Constants.h:83</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_ade9e296e9f2256964be14cb752754334"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#ade9e296e9f2256964be14cb752754334">llvm::SIMachineFunctionInfo::hasKernargSegmentPtr</a></div><div class="ttdeci">bool hasKernargSegmentPtr() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00603">SIMachineFunctionInfo.h:603</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a74a787311d3ab9a17ee0acde7b6a6b14"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a74a787311d3ab9a17ee0acde7b6a6b14">llvm::ISD::FCANONICALIZE</a></div><div class="ttdoc">Returns platform specific canonical encoding of a floating point number. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00373">ISDOpcodes.h:373</a></div></div>
<div class="ttc" id="StringRef_8h_html"><div class="ttname"><a href="StringRef_8h.html">StringRef.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_ac3c3cf58d6d631af6a172457304d3d07a08c31033acfb9d6f0bc4a8a82cc26862"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a08c31033acfb9d6f0bc4a8a82cc26862">llvm::ISD::SETOEQ</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l01050">ISDOpcodes.h:1050</a></div></div>
<div class="ttc" id="TargetOptions_8h_html"><div class="ttname"><a href="TargetOptions_8h.html">TargetOptions.h</a></div></div>
<div class="ttc" id="structllvm_1_1ArgDescriptor_html_aa9bfb4bb223ce3b720ec0ff7260bce95"><div class="ttname"><a href="structllvm_1_1ArgDescriptor.html#aa9bfb4bb223ce3b720ec0ff7260bce95">llvm::ArgDescriptor::isMasked</a></div><div class="ttdeci">bool isMasked() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00085">AMDGPUArgumentUsageInfo.h:85</a></div></div>
<div class="ttc" id="namespacellvm_html_aa6d856e4879bb775617f8c3634773b7aa805f5e0d60c9ebc5b134bc9190569a50"><div class="ttname"><a href="namespacellvm.html#aa6d856e4879bb775617f8c3634773b7aa805f5e0d60c9ebc5b134bc9190569a50">llvm::AfterLegalizeVectorOps</a></div><div class="ttdef"><b>Definition:</b> <a href="DAGCombine_8h_source.html#l00018">DAGCombine.h:18</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a7415ab9f2172c59a2ee7c7a02afa56a4"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7415ab9f2172c59a2ee7c7a02afa56a4">llvm::ISD::OR</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00448">ISDOpcodes.h:448</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a9329e79f62e9ab9b41cfbcafd314bcbd"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9329e79f62e9ab9b41cfbcafd314bcbd">llvm::ISD::EXTRACT_VECTOR_ELT</a></div><div class="ttdoc">EXTRACT_VECTOR_ELT(VECTOR, IDX) - Returns a single element from VECTOR identified by the (potentially...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00393">ISDOpcodes.h:393</a></div></div>
<div class="ttc" id="structllvm_1_1EVT_html_abc4c6365ade17ad4443ad0e381e7479d"><div class="ttname"><a href="structllvm_1_1EVT.html#abc4c6365ade17ad4443ad0e381e7479d">llvm::EVT::getVectorElementType</a></div><div class="ttdeci">EVT getVectorElementType() const</div><div class="ttdoc">Given a vector type, return the type of each element. </div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00267">ValueTypes.h:267</a></div></div>
<div class="ttc" id="namespacellvm_html_aeed8ef055d0b853fb0b4c07bf7c96206"><div class="ttname"><a href="namespacellvm.html#aeed8ef055d0b853fb0b4c07bf7c96206">llvm::Failed</a></div><div class="ttdeci">testing::Matcher&lt; const detail::ErrorHolder &amp; &gt; Failed()</div><div class="ttdef"><b>Definition:</b> <a href="Testing_2Support_2Error_8h_source.html#l00147">Error.h:147</a></div></div>
<div class="ttc" id="classllvm_1_1InlineAsm_html_a511f48809ad14f13e50b957a137a9d34aabfa616f81b4833fdf462b07aabfa53f"><div class="ttname"><a href="classllvm_1_1InlineAsm.html#a511f48809ad14f13e50b957a137a9d34aabfa616f81b4833fdf462b07aabfa53f">llvm::InlineAsm::isOutput</a></div><div class="ttdef"><b>Definition:</b> <a href="InlineAsm_8h_source.html#l00092">InlineAsm.h:92</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_ae8c041f67463ea67d6c43867729b82cb"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#ae8c041f67463ea67d6c43867729b82cb">llvm::SelectionDAG::UpdateNodeOperands</a></div><div class="ttdeci">SDNode * UpdateNodeOperands(SDNode *N, SDValue Op)</div><div class="ttdoc">Mutate the specified node in-place to have the specified operands. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l07616">SelectionDAG.cpp:7616</a></div></div>
<div class="ttc" id="structllvm_1_1MaybeAlign_html"><div class="ttname"><a href="structllvm_1_1MaybeAlign.html">llvm::MaybeAlign</a></div><div class="ttdoc">This struct is a compact representation of a valid (power of two) or undefined (0) alignment...</div><div class="ttdef"><b>Definition:</b> <a href="Alignment_8h_source.html#l00117">Alignment.h:117</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_a9ca681e25480ee5684196eb8641148ee"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a9ca681e25480ee5684196eb8641148ee">llvm::GCNSubtarget::hasBFI</a></div><div class="ttdeci">bool hasBFI() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00513">AMDGPUSubtarget.h:513</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUMachineFunction_html_aa45fae350d65e1a308f339a1e4a264b3"><div class="ttname"><a href="classllvm_1_1AMDGPUMachineFunction.html#aa45fae350d65e1a308f339a1e4a264b3">llvm::AMDGPUMachineFunction::getLDSSize</a></div><div class="ttdeci">unsigned getLDSSize() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUMachineFunction_8h_source.html#l00056">AMDGPUMachineFunction.h:56</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html_a01001268634e40bee4795018346e91b4"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a01001268634e40bee4795018346e91b4">llvm::SITargetLowering::splitTernaryVectorOp</a></div><div class="ttdeci">SDValue splitTernaryVectorOp(SDValue Op, SelectionDAG &amp;DAG) const</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l04011">SIISelLowering.cpp:4011</a></div></div>
<div class="ttc" id="classllvm_1_1Function_html_a5f494edc0a569c7fc9ff4181243be1ed"><div class="ttname"><a href="classllvm_1_1Function.html#a5f494edc0a569c7fc9ff4181243be1ed">llvm::Function::getCallingConv</a></div><div class="ttdeci">CallingConv::ID getCallingConv() const</div><div class="ttdoc">getCallingConv()/setCallingConv(CC) - These method get and set the calling convention of this functio...</div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00212">Function.h:212</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html">llvm::SelectionDAG</a></div><div class="ttdoc">This is used to represent a portion of an LLVM function in a low-level Data Dependence DAG representa...</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8h_source.html#l00223">SelectionDAG.h:223</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a2b01b00892f78bc1a75f271e3b9042f5"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a2b01b00892f78bc1a75f271e3b9042f5">llvm::AMDGPUTargetLowering::lowerUnhandledCall</a></div><div class="ttdeci">SDValue lowerUnhandledCall(CallLoweringInfo &amp;CLI, SmallVectorImpl&lt; SDValue &gt; &amp;InVals, StringRef Reason) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l01079">AMDGPUISelLowering.cpp:1079</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_a6cd42ca0223f10aec152b3a582b66736"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#a6cd42ca0223f10aec152b3a582b66736">llvm::AMDGPUSubtarget::hasMadMixInsts</a></div><div class="ttdeci">bool hasMadMixInsts() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00147">AMDGPUSubtarget.h:147</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_a35dc101b509721ffbfb58aba316de681a40cd81ebfaf97cef327ad65d37b816da"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a35dc101b509721ffbfb58aba316de681a40cd81ebfaf97cef327ad65d37b816da">llvm::TargetLoweringBase::TypeSplitVector</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00132">TargetLowering.h:132</a></div></div>
<div class="ttc" id="FileCheck_8cpp_html_a1e23cc505a17287914489e2d7f7093ba"><div class="ttname"><a href="FileCheck_8cpp.html#a1e23cc505a17287914489e2d7f7093ba">add</a></div><div class="ttdeci">static uint64_t add(uint64_t LeftOp, uint64_t RightOp)</div><div class="ttdef"><b>Definition:</b> <a href="FileCheck_8cpp_source.html#l00208">FileCheck.cpp:208</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_ad0c6f059b29535f2c790d1c4f92b7a93"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#ad0c6f059b29535f2c790d1c4f92b7a93">llvm::SelectionDAG::getZExtOrTrunc</a></div><div class="ttdeci">SDValue getZExtOrTrunc(SDValue Op, const SDLoc &amp;DL, EVT VT)</div><div class="ttdoc">Convert Op, which must be of integer type, to the integer type VT, by either zero-extending or trunca...</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l01154">SelectionDAG.cpp:1154</a></div></div>
<div class="ttc" id="namespaceAMDGPUAS_html_afcb1e66314d0104a9c726cbd599c27e6a1c7a99924a4461d3631268187042ae36"><div class="ttname"><a href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6a1c7a99924a4461d3631268187042ae36">AMDGPUAS::LOCAL_ADDRESS</a></div><div class="ttdoc">Address space for local memory. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPU_8h_source.html#l00276">AMDGPU.h:276</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110ae221016e72ad6632377ef55f9e0e4f61"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ae221016e72ad6632377ef55f9e0e4f61">llvm::ISD::ADDRSPACECAST</a></div><div class="ttdoc">ADDRSPACECAST - This operator converts between pointers of different address spaces. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00629">ISDOpcodes.h:629</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html"><div class="ttname"><a href="classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdoc">MachineOperand class - Representation of each machine instruction operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00050">MachineOperand.h:50</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_aecf9393b9b8bfef4019780f5cb4db651"><div class="ttname"><a href="classllvm_1_1SDNode.html#aecf9393b9b8bfef4019780f5cb4db651">llvm::SDNode::value_begin</a></div><div class="ttdeci">value_iterator value_begin() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01022">SelectionDAGNodes.h:1022</a></div></div>
<div class="ttc" id="namespacellvm_1_1CallingConv_html_a26805f452dc4cd6aaf1bfdfdf42ae794a91283117ce67ebdae50cc7730694d8f8"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a91283117ce67ebdae50cc7730694d8f8">llvm::CallingConv::AMDGPU_PS</a></div><div class="ttdoc">Calling convention used for Mesa/AMDPAL pixel shaders. </div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00205">CallingConv.h:205</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVector_html"><div class="ttname"><a href="classllvm_1_1SmallVector.html">llvm::SmallVector</a></div><div class="ttdoc">This is a &amp;#39;vector&amp;#39; (really, a variable-sized array), optimized for the case when the array is small...</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00837">SmallVector.h:837</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a43880c339df7af47067f4b3fb6f7de03"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a43880c339df7af47067f4b3fb6f7de03">llvm::MVT::v16i32</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00098">MachineValueType.h:98</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eace5b3b15d1d5f95bee02434672f45f4f"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eace5b3b15d1d5f95bee02434672f45f4f">llvm::AMDGPUISD::MUL_U24</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00424">AMDGPUISelLowering.h:424</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">llvm::MVT::f32</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00051">MachineValueType.h:51</a></div></div>
<div class="ttc" id="structllvm_1_1Entry_html"><div class="ttname"><a href="structllvm_1_1Entry.html">llvm::Entry</a></div><div class="ttdef"><b>Definition:</b> <a href="TimeProfiler_8cpp_source.html#l00035">TimeProfiler.cpp:35</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a705974ed9705792da912bb6aa9b6886e"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a705974ed9705792da912bb6aa9b6886e">llvm::SIMachineFunctionInfo::getScratchRSrcReg</a></div><div class="ttdeci">unsigned getScratchRSrcReg() const</div><div class="ttdoc">Returns the physical register reserved for use as the resource descriptor for scratch accesses...</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00699">SIMachineFunctionInfo.h:699</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_a5d154312bef0ed1a6bacfcb52b7cf8eb"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#a5d154312bef0ed1a6bacfcb52b7cf8eb">llvm::SelectionDAG::getBuildVector</a></div><div class="ttdeci">SDValue getBuildVector(EVT VT, const SDLoc &amp;DL, ArrayRef&lt; SDValue &gt; Ops)</div><div class="ttdoc">Return an ISD::BUILD_VECTOR node. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8h_source.html#l00758">SelectionDAG.h:758</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_a8ff0023a5060d98bbd31476beb658c50"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a8ff0023a5060d98bbd31476beb658c50">llvm::GCNSubtarget::hasFFBL</a></div><div class="ttdeci">bool hasFFBL() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00525">AMDGPUSubtarget.h:525</a></div></div>
<div class="ttc" id="classllvm_1_1SDLoc_html_a43d81465c7e8d69a9513a6f675853777"><div class="ttname"><a href="classllvm_1_1SDLoc.html#a43d81465c7e8d69a9513a6f675853777">llvm::SDLoc::getDebugLoc</a></div><div class="ttdeci">const DebugLoc &amp; getDebugLoc() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01134">SelectionDAGNodes.h:1134</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a018924463515df5f66f3c5a039750da8a15f3309c3ab0756b51a04de06e4e5e68"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a15f3309c3ab0756b51a04de06e4e5e68">llvm::AMDGPU::Hwreg::ID_SHIFT_</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00337">SIDefines.h:337</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html_a649afc520bae67da4a40269e83073bd9"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a649afc520bae67da4a40269e83073bd9">llvm::SITargetLowering::isFMADLegalForFAddFSub</a></div><div class="ttdeci">bool isFMADLegalForFAddFSub(const SelectionDAG &amp;DAG, const SDNode *N) const override</div><div class="ttdoc">Returns true if the FADD or FSUB node passed could legally be combined with an fmul to form an ISD::F...</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l03949">SIISelLowering.cpp:3949</a></div></div>
<div class="ttc" id="classllvm_1_1CCValAssign_html"><div class="ttname"><a href="classllvm_1_1CCValAssign.html">llvm::CCValAssign</a></div><div class="ttdoc">CCValAssign - Represent assignment of one arg/retval to a location. </div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00033">CallingConvLower.h:33</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_a0b9a26475bec4ea25d108f61327036c8"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#a0b9a26475bec4ea25d108f61327036c8">llvm::SelectionDAG::getMemcpy</a></div><div class="ttdeci">SDValue getMemcpy(SDValue Chain, const SDLoc &amp;dl, SDValue Dst, SDValue Src, SDValue Size, unsigned Align, bool isVol, bool AlwaysInline, bool isTailCall, MachinePointerInfo DstPtrInfo, MachinePointerInfo SrcPtrInfo)</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l06258">SelectionDAG.cpp:6258</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a6110fc30bc7311a6cf99814530362e21aac0a8352cc7cdb2686e5536f915725f1"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21aac0a8352cc7cdb2686e5536f915725f1">llvm::AMDGPU::Hwreg::OFFSET_SHIFT_</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00344">SIDefines.h:344</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eaa661bb901c8c2f1d44e558f2c997241d"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaa661bb901c8c2f1d44e558f2c997241d">llvm::AMDGPUISD::BUFFER_ATOMIC_FADD</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00532">AMDGPUISelLowering.h:532</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html_acef45b06cdaf4ceb36c30d6de6e0ad16"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#acef45b06cdaf4ceb36c30d6de6e0ad16">llvm::SITargetLowering::isFreeAddrSpaceCast</a></div><div class="ttdeci">bool isFreeAddrSpaceCast(unsigned SrcAS, unsigned DestAS) const override</div><div class="ttdoc">Returns true if a cast from SrcAS to DestAS is &quot;cheap&quot;, such that e.g. </div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l01353">SIISelLowering.cpp:1353</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea80b445d8d2089b140ef7b9cda3e145b2"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea80b445d8d2089b140ef7b9cda3e145b2">llvm::AMDGPUISD::BUFFER_STORE_FORMAT</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00517">AMDGPUISelLowering.h:517</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a44044b0e93e8ecacfc6b0ab0984bb9c5"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a44044b0e93e8ecacfc6b0ab0984bb9c5">llvm::AMDGPUTargetLowering::WidenVectorLoad</a></div><div class="ttdeci">SDValue WidenVectorLoad(SDValue Op, SelectionDAG &amp;DAG) const</div><div class="ttdoc">Widen a vector load from vec3 to vec4. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l01457">AMDGPUISelLowering.cpp:1457</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea31a4052d62260ee1006b398bc29a3679"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea31a4052d62260ee1006b398bc29a3679">llvm::AMDGPUISD::ATOMIC_INC</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00502">AMDGPUISelLowering.h:502</a></div></div>
<div class="ttc" id="classllvm_1_1DataLayout_html_a43556646ad677cfdcfde2b031fa59173"><div class="ttname"><a href="classllvm_1_1DataLayout.html#a43556646ad677cfdcfde2b031fa59173">llvm::DataLayout::getABITypeAlignment</a></div><div class="ttdeci">unsigned getABITypeAlignment(Type *Ty) const</div><div class="ttdoc">Returns the minimum ABI-required alignment for the specified type. </div><div class="ttdef"><b>Definition:</b> <a href="DataLayout_8cpp_source.html#l00755">DataLayout.cpp:755</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110ae8167e4f6fa1bfb30f074ba620b81782"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ae8167e4f6fa1bfb30f074ba620b81782">llvm::ISD::BRCOND</a></div><div class="ttdoc">BRCOND - Conditional branch. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00702">ISDOpcodes.h:702</a></div></div>
<div class="ttc" id="classllvm_1_1LLT_html_aed5a9e2fb06e721479c6334077116c33"><div class="ttname"><a href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">llvm::LLT::getSizeInBits</a></div><div class="ttdeci">unsigned getSizeInBits() const</div><div class="ttdoc">Returns the total size of the type. Must only be called on sized types. </div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00108">LowLevelTypeImpl.h:108</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a907932b29f929b1827b1b93171dcaa3c"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a907932b29f929b1827b1b93171dcaa3c">llvm::ISD::FMINNUM_IEEE</a></div><div class="ttdoc">FMINNUM_IEEE/FMAXNUM_IEEE - Perform floating-point minimum or maximum on two values, following the IEEE-754 2008 definition. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00658">ISDOpcodes.h:658</a></div></div>
<div class="ttc" id="classllvm_1_1MachineSDNode_html"><div class="ttname"><a href="classllvm_1_1MachineSDNode.html">llvm::MachineSDNode</a></div><div class="ttdoc">An SDNode that represents everything that will be needed to construct a MachineInstr. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l02477">SelectionDAGNodes.h:2477</a></div></div>
<div class="ttc" id="Mem2Reg_8cpp_html_a6fde3eb6ca09ddf2fd76432176d817bb"><div class="ttname"><a href="Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a></div><div class="ttdeci">Promote Memory to Register</div><div class="ttdef"><b>Definition:</b> <a href="Mem2Reg_8cpp_source.html#l00110">Mem2Reg.cpp:110</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_a7af1360602eb146eabea6d2dce67dd17"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a7af1360602eb146eabea6d2dce67dd17">llvm::GCNSubtarget::hasMin3Max3_16</a></div><div class="ttdeci">bool hasMin3Max3_16() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00537">AMDGPUSubtarget.h:537</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a19328c462764af5f4699fb1698dad994"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a19328c462764af5f4699fb1698dad994">llvm::ISD::BSWAP</a></div><div class="ttdoc">Byte Swap and Counting operators. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00474">ISDOpcodes.h:474</a></div></div>
<div class="ttc" id="Support_2ErrorHandling_8h_html"><div class="ttname"><a href="Support_2ErrorHandling_8h.html">ErrorHandling.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a3e12fcc9960ef3bf0ae5876382d4c66f"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a3e12fcc9960ef3bf0ae5876382d4c66f">llvm::ISD::FP16_TO_FP</a></div><div class="ttdoc">FP16_TO_FP, FP_TO_FP16 - These operators are used to perform promotions and truncation for half-preci...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00635">ISDOpcodes.h:635</a></div></div>
<div class="ttc" id="SIISelLowering_8cpp_html_a18f2b08c8ae282ce6c87286c2fd1c637"><div class="ttname"><a href="SIISelLowering_8cpp.html#a18f2b08c8ae282ce6c87286c2fd1c637">getFPBinOp</a></div><div class="ttdeci">static SDValue getFPBinOp(SelectionDAG &amp;DAG, unsigned Opcode, const SDLoc &amp;SL, EVT VT, SDValue A, SDValue B, SDValue GlueChain)</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l07595">SIISelLowering.cpp:7595</a></div></div>
<div class="ttc" id="classllvm_1_1MemSDNode_html"><div class="ttname"><a href="classllvm_1_1MemSDNode.html">llvm::MemSDNode</a></div><div class="ttdoc">This is an abstract virtual class for memory operations. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01286">SelectionDAGNodes.h:1286</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html_a03cf34252938b54f7e86c736f9fd7dc1"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#a03cf34252938b54f7e86c736f9fd7dc1">llvm::MachineFrameInfo::CreateFixedObject</a></div><div class="ttdeci">int CreateFixedObject(uint64_t Size, int64_t SPOffset, bool IsImmutable, bool isAliased=false)</div><div class="ttdoc">Create a new object at a fixed location on the stack. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8cpp_source.html#l00082">MachineFrameInfo.cpp:82</a></div></div>
<div class="ttc" id="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo_html"><div class="ttname"><a href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html">llvm::TargetLoweringBase::IntrinsicInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00843">TargetLowering.h:843</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346af777e086e32f60c0c87b460964eae7d0"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af777e086e32f60c0c87b460964eae7d0">llvm::MVT::i8</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00041">MachineValueType.h:41</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a3cc437d6699fb55c69e78b5d0cad641d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a3cc437d6699fb55c69e78b5d0cad641d">llvm::AMDGPU::isKernel</a></div><div class="ttdeci">LLVM_READNONE bool isKernel(CallingConv::ID CC)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00541">AMDGPUBaseInfo.h:541</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea9fb788aeadfb9e90d318a51288a9cc85"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea9fb788aeadfb9e90d318a51288a9cc85">llvm::AMDGPUISD::BUFFER_ATOMIC_SWAP</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00519">AMDGPUISelLowering.h:519</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a15166830bf05c1d47c33afa81faa38d6"><div class="ttname"><a href="classllvm_1_1MVT.html#a15166830bf05c1d47c33afa81faa38d6">llvm::MVT::getScalarSizeInBits</a></div><div class="ttdeci">TypeSize getScalarSizeInBits() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00831">MachineValueType.h:831</a></div></div>
<div class="ttc" id="classllvm_1_1SDLoc_html"><div class="ttname"><a href="classllvm_1_1SDLoc.html">llvm::SDLoc</a></div><div class="ttdoc">Wrapper class for IR location info (IR ordering and DebugLoc) to be passed into SDNode creation funct...</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01118">SelectionDAGNodes.h:1118</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_a28417243f8d25f74e598d78d7802c366"><div class="ttname"><a href="classllvm_1_1SDNode.html#a28417243f8d25f74e598d78d7802c366">llvm::SDNode::isDivergent</a></div><div class="ttdeci">bool isDivergent() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00726">SelectionDAGNodes.h:726</a></div></div>
<div class="ttc" id="classllvm_1_1FunctionLoweringInfo_html_ac9287d39f216ac61b351d95a4f7e3df3"><div class="ttname"><a href="classllvm_1_1FunctionLoweringInfo.html#ac9287d39f216ac61b351d95a4f7e3df3">llvm::FunctionLoweringInfo::MF</a></div><div class="ttdeci">MachineFunction * MF</div><div class="ttdef"><b>Definition:</b> <a href="FunctionLoweringInfo_8h_source.html#l00056">FunctionLoweringInfo.h:56</a></div></div>
<div class="ttc" id="SIISelLowering_8cpp_html_ab0c34cd5d07ddf807502df71aa846730"><div class="ttname"><a href="SIISelLowering_8cpp.html#ab0c34cd5d07ddf807502df71aa846730">getConstantPermuteMask</a></div><div class="ttdeci">static uint32_t getConstantPermuteMask(uint32_t C)</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l08193">SIISelLowering.cpp:8193</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a50f3b0ea1ad253b69f760ff2feb47539"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a50f3b0ea1ad253b69f760ff2feb47539">llvm::MVT::v8f16</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00122">MachineValueType.h:122</a></div></div>
<div class="ttc" id="SIISelLowering_8cpp_html_a9609926a98117f37ed4e0085e7cc8192"><div class="ttname"><a href="SIISelLowering_8cpp.html#a9609926a98117f37ed4e0085e7cc8192">loadM0FromVGPR</a></div><div class="ttdeci">static MachineBasicBlock::iterator loadM0FromVGPR(const SIInstrInfo *TII, MachineBasicBlock &amp;MBB, MachineInstr &amp;MI, unsigned InitResultReg, unsigned PhiReg, int Offset, bool UseGPRIdxMode, bool IsIndirectSrc)</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l03276">SIISelLowering.cpp:3276</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_ae91eee8c3f7ef91e353b1f5aea6f73f4"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#ae91eee8c3f7ef91e353b1f5aea6f73f4">llvm::SelectionDAG::ExtractVectorElements</a></div><div class="ttdeci">void ExtractVectorElements(SDValue Op, SmallVectorImpl&lt; SDValue &gt; &amp;Args, unsigned Start=0, unsigned Count=0)</div><div class="ttdoc">Append the extracted elements from Start to Count out of the vector Op in Args. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l09476">SelectionDAG.cpp:9476</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea69791e003c63fd1d623a4a0a0fe6019c"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea69791e003c63fd1d623a4a0a0fe6019c">llvm::AMDGPUISD::BUFFER_STORE_BYTE</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00515">AMDGPUISelLowering.h:515</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a0ce30195e7f50f8e3789b8d838c4cce5"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0ce30195e7f50f8e3789b8d838c4cce5">llvm::MVT::v5f32</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00129">MachineValueType.h:129</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea3a5f73fb52ca96c09e268a5debabc28f"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea3a5f73fb52ca96c09e268a5debabc28f">llvm::AMDGPUISD::RET_FLAG</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00357">AMDGPUISelLowering.h:357</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html"><div class="ttname"><a href="classllvm_1_1SDNode.html">llvm::SDNode</a></div><div class="ttdoc">Represents one node in the SelectionDAG. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00499">SelectionDAGNodes.h:499</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPUFunctionArgInfo_html_a0e789059bf7f286b7f6bc75b43aac98baf32f3fd30ae548866dc7e45092dd90b9"><div class="ttname"><a href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98baf32f3fd30ae548866dc7e45092dd90b9">llvm::AMDGPUFunctionArgInfo::KERNARG_SEGMENT_PTR</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00103">AMDGPUArgumentUsageInfo.h:103</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html_a9854eddb8a07891be9aa4af0da56f198"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a9854eddb8a07891be9aa4af0da56f198">llvm::SITargetLowering::LowerFormalArguments</a></div><div class="ttdeci">SDValue LowerFormalArguments(SDValue Chain, CallingConv::ID CallConv, bool isVarArg, const SmallVectorImpl&lt; ISD::InputArg &gt; &amp;Ins, const SDLoc &amp;DL, SelectionDAG &amp;DAG, SmallVectorImpl&lt; SDValue &gt; &amp;InVals) const override</div><div class="ttdoc">This hook must be implemented to lower the incoming (formal) arguments, described by the Ins array...</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l02027">SIISelLowering.cpp:2027</a></div></div>
<div class="ttc" id="classllvm_1_1APInt_html_af4b1ccc0b78f9da9f3f3944e06007f1d"><div class="ttname"><a href="classllvm_1_1APInt.html#af4b1ccc0b78f9da9f3f3944e06007f1d">llvm::APInt::uge</a></div><div class="ttdeci">bool uge(const APInt &amp;RHS) const</div><div class="ttdoc">Unsigned greater or equal comparison. </div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l01313">APInt.h:1313</a></div></div>
<div class="ttc" id="classllvm_1_1CCValAssign_html_a2b78fd53da0b5df7bc4eacf7df556a45a807a4e133d7f743724d809a3f3875aa2"><div class="ttname"><a href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45a807a4e133d7f743724d809a3f3875aa2">llvm::CCValAssign::ZExt</a></div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00038">CallingConvLower.h:38</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_a4adb0d9a6a73d75706dca1960dd7ec32"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#a4adb0d9a6a73d75706dca1960dd7ec32">llvm::SelectionDAG::getNOT</a></div><div class="ttdeci">SDValue getNOT(const SDLoc &amp;DL, SDValue Val, EVT VT)</div><div class="ttdoc">Create a bitwise NOT operation as (XOR Val, -1). </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l01194">SelectionDAG.cpp:1194</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a38b28a85f818b49d8806c150b8a5b4f7"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">llvm::MachineOperand::getImm</a></div><div class="ttdeci">int64_t getImm() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00535">MachineOperand.h:535</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_aaf07395614bda08ad0b4d3d1d401ca7e"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#aaf07395614bda08ad0b4d3d1d401ca7e">llvm::SelectionDAG::getCopyToReg</a></div><div class="ttdeci">SDValue getCopyToReg(SDValue Chain, const SDLoc &amp;dl, unsigned Reg, SDValue N)</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8h_source.html#l00703">SelectionDAG.h:703</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ac6d52f5b5382c304217764eab764a449"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ac6d52f5b5382c304217764eab764a449">llvm::AMDGPU::getMIMGMIPMappingInfo</a></div><div class="ttdeci">LLVM_READONLY const MIMGMIPMappingInfo * getMIMGMIPMappingInfo(unsigned L)</div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a83b7b1113f9f59efaa7ef036dd4cfc1b"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a83b7b1113f9f59efaa7ef036dd4cfc1b">llvm::MachineRegisterInfo::getUniqueVRegDef</a></div><div class="ttdeci">MachineInstr * getUniqueVRegDef(unsigned Reg) const</div><div class="ttdoc">getUniqueVRegDef - Return the unique machine instr that defines the specified virtual register or nul...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00411">MachineRegisterInfo.cpp:411</a></div></div>
<div class="ttc" id="classllvm_1_1APFloat_html_a43c6c871e61d6071a20a680aa2a08009"><div class="ttname"><a href="classllvm_1_1APFloat.html#a43c6c871e61d6071a20a680aa2a08009">llvm::APFloat::isDenormal</a></div><div class="ttdeci">bool isDenormal() const</div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l01168">APFloat.h:1168</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a23208fdd822500e88be7115c58865421"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">llvm::MachineFunction::getFunction</a></div><div class="ttdeci">const Function &amp; getFunction() const</div><div class="ttdoc">Return the LLVM function that this machine code represents. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00456">MachineFunction.h:456</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_a53c0ee4138bfbf9e0410a65e0eaa36e2aef8609af541a5b1b01484b29d0f62534"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2aef8609af541a5b1b01484b29d0f62534">llvm::AMDGPUSubtarget::VOLCANIC_ISLANDS</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00057">AMDGPUSubtarget.h:57</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_aea8bc2b59cb3fa833eb7895a3a216abd"><div class="ttname"><a href="classllvm_1_1MVT.html#aea8bc2b59cb3fa833eb7895a3a216abd">llvm::MVT::getScalarType</a></div><div class="ttdeci">MVT getScalarType() const</div><div class="ttdoc">If this is a vector, return the element type, otherwise return this. </div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00420">MachineValueType.h:420</a></div></div>
<div class="ttc" id="SIISelLowering_8cpp_html_a9e5bad1ec4acdb0394debe7977ffa338"><div class="ttname"><a href="SIISelLowering_8cpp.html#a9e5bad1ec4acdb0394debe7977ffa338">findUser</a></div><div class="ttdeci">static SDNode * findUser(SDValue Value, unsigned Opcode)</div><div class="ttdoc">Helper function for LowerBRCOND. </div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l04396">SIISelLowering.cpp:4396</a></div></div>
<div class="ttc" id="classllvm_1_1SIRegisterInfo_html_a24ef14454eac4654a32170729e897ff0"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a24ef14454eac4654a32170729e897ff0">llvm::SIRegisterInfo::getRegClassForReg</a></div><div class="ttdeci">const TargetRegisterClass * getRegClassForReg(const MachineRegisterInfo &amp;MRI, unsigned Reg) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l01679">SIRegisterInfo.cpp:1679</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a18cfa33e392fca15a5d411d35dec038b"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a18cfa33e392fca15a5d411d35dec038b">llvm::SIMachineFunctionInfo::setWorkItemIDZ</a></div><div class="ttdeci">void setWorkItemIDZ(ArgDescriptor Arg)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00576">SIMachineFunctionInfo.h:576</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_aca708dccf3303e8529183ba47e14642b"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#aca708dccf3303e8529183ba47e14642b">llvm::AMDGPUTargetLowering::allUsesHaveSourceMods</a></div><div class="ttdeci">static bool allUsesHaveSourceMods(const SDNode *N, unsigned CostThreshold=4)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l00588">AMDGPUISelLowering.cpp:588</a></div></div>
<div class="ttc" id="namespacellvm_html_a646986783f35e0fef8988f0f28d2589f"><div class="ttname"><a href="namespacellvm.html#a646986783f35e0fef8988f0f28d2589f">llvm::Log2_32</a></div><div class="ttdeci">unsigned Log2_32(uint32_t Value)</div><div class="ttdoc">Return the floor log base 2 of the specified value, -1 if the value is zero. </div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00585">MathExtras.h:585</a></div></div>
<div class="ttc" id="namespacestd_html_ab8424022895aee3e366fb9a32f2883cb"><div class="ttname"><a href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a></div><div class="ttdeci">void swap(llvm::BitVector &amp;LHS, llvm::BitVector &amp;RHS)</div><div class="ttdoc">Implement std::swap in terms of BitVector swap. </div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00940">BitVector.h:940</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_a80e7aa469ce27c761eef3c645e55ed88a019586eaf8c3d56d7efd31a8bd3e68d7"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a80e7aa469ce27c761eef3c645e55ed88a019586eaf8c3d56d7efd31a8bd3e68d7">llvm::GCNSubtarget::TrapIDLLVMDebugTrap</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00267">AMDGPUSubtarget.h:267</a></div></div>
<div class="ttc" id="classllvm_1_1Function_html_adf50671db83d2813e0d897ea2cfc9102"><div class="ttname"><a href="classllvm_1_1Function.html#adf50671db83d2813e0d897ea2cfc9102">llvm::Function::getFunctionType</a></div><div class="ttdeci">FunctionType * getFunctionType() const</div><div class="ttdoc">Returns the FunctionType for me. </div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00163">Function.h:163</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_aa7d61179e3d68402e9f9aca0a60f9053"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#aa7d61179e3d68402e9f9aca0a60f9053">llvm::GCNSubtarget::hasFFBH</a></div><div class="ttdeci">bool hasFFBH() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00529">AMDGPUSubtarget.h:529</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a6110fc30bc7311a6cf99814530362e21a5f5ea4d21be21db24860fadecde0fce1"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21a5f5ea4d21be21db24860fadecde0fce1">llvm::AMDGPU::Hwreg::OFFSET_MEM_VIOL</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00348">SIDefines.h:348</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a5b243136b5f42b736bd1ea28929dbe3d"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a5b243136b5f42b736bd1ea28929dbe3d">llvm::SIMachineFunctionInfo::getPrivateSegmentWaveByteOffsetSystemSGPR</a></div><div class="ttdeci">unsigned getPrivateSegmentWaveByteOffsetSystemSGPR() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00693">SIMachineFunctionInfo.h:693</a></div></div>
<div class="ttc" id="classllvm_1_1VectorType_html"><div class="ttname"><a href="classllvm_1_1VectorType.html">llvm::VectorType</a></div><div class="ttdoc">Class to represent vector types. </div><div class="ttdef"><b>Definition:</b> <a href="DerivedTypes_8h_source.html#l00432">DerivedTypes.h:432</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_a1d5a20afdc972e9b7b09ef111d8ee711"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#a1d5a20afdc972e9b7b09ef111d8ee711">llvm::SelectionDAG::isConstantIntBuildVectorOrConstantInt</a></div><div class="ttdeci">SDNode * isConstantIntBuildVectorOrConstantInt(SDValue N)</div><div class="ttdoc">Test whether the given value is a constant int or similar node. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l09681">SelectionDAG.cpp:9681</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110af760edf2d4a395488417d4d9b1714a3a"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110af760edf2d4a395488417d4d9b1714a3a">llvm::ISD::SUBCARRY</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00243">ISDOpcodes.h:243</a></div></div>
<div class="ttc" id="structllvm_1_1EVT_html_a210ba6b43ba451b698857dd9de71bd15"><div class="ttname"><a href="structllvm_1_1EVT.html#a210ba6b43ba451b698857dd9de71bd15">llvm::EVT::getVectorVT</a></div><div class="ttdeci">static EVT getVectorVT(LLVMContext &amp;Context, EVT VT, unsigned NumElements, bool IsScalable=false)</div><div class="ttdoc">Returns the EVT that represents a vector NumElements in length, where each element is of type VT...</div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00073">ValueTypes.h:73</a></div></div>
<div class="ttc" id="classllvm_1_1MemSDNode_html_aee0e58997cd08983518f051e79b855d9"><div class="ttname"><a href="classllvm_1_1MemSDNode.html#aee0e58997cd08983518f051e79b855d9">llvm::MemSDNode::getMemoryVT</a></div><div class="ttdeci">EVT getMemoryVT() const</div><div class="ttdoc">Return the type of the in-memory value. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01363">SelectionDAGNodes.h:1363</a></div></div>
<div class="ttc" id="classllvm_1_1Target_html"><div class="ttname"><a href="classllvm_1_1Target.html">llvm::Target</a></div><div class="ttdoc">Target - Wrapper for Target specific information. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegistry_8h_source.html#l00124">TargetRegistry.h:124</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_a80b305b278aa0e04f80312e15b2b6d54"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a80b305b278aa0e04f80312e15b2b6d54">llvm::TargetLoweringBase::isTypeLegal</a></div><div class="ttdeci">bool isTypeLegal(EVT VT) const</div><div class="ttdoc">Return true if the target has native support for the specified value type. </div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00750">TargetLowering.h:750</a></div></div>
<div class="ttc" id="classllvm_1_1APInt_html"><div class="ttname"><a href="classllvm_1_1APInt.html">llvm::APInt</a></div><div class="ttdoc">Class for arbitrary precision integers. </div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00069">APInt.h:69</a></div></div>
<div class="ttc" id="structllvm_1_1ISD_1_1ArgFlagsTy_html_ac8d62ab64c6557893e5ae27e5cfcd5ea"><div class="ttname"><a href="structllvm_1_1ISD_1_1ArgFlagsTy.html#ac8d62ab64c6557893e5ae27e5cfcd5ea">llvm::ISD::ArgFlagsTy::getByValAlign</a></div><div class="ttdeci">unsigned getByValAlign() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetCallingConv_8h_source.html#l00128">TargetCallingConv.h:128</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLowering_html_acb82500e7e47e76d087ce8606ae8e625"><div class="ttname"><a href="classllvm_1_1TargetLowering.html#acb82500e7e47e76d087ce8606ae8e625">llvm::TargetLowering::ComputeConstraintToUse</a></div><div class="ttdeci">virtual void ComputeConstraintToUse(AsmOperandInfo &amp;OpInfo, SDValue Op, SelectionDAG *DAG=nullptr) const</div><div class="ttdoc">Determines the constraint code and constraint type to use for the specific AsmOperandInfo, setting OpInfo.ConstraintCode and OpInfo.ConstraintType. </div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8cpp_source.html#l04597">TargetLowering.cpp:4597</a></div></div>
<div class="ttc" id="SIMachineFunctionInfo_8h_html"><div class="ttname"><a href="SIMachineFunctionInfo_8h.html">SIMachineFunctionInfo.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a124ba0f5b2887879212c74a68bc230a3"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a124ba0f5b2887879212c74a68bc230a3">llvm::ISD::SREM</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00202">ISDOpcodes.h:202</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_a354aae224911d4dab66e34bfa10cf5d6"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#a354aae224911d4dab66e34bfa10cf5d6">llvm::SelectionDAG::getConstantFP</a></div><div class="ttdeci">SDValue getConstantFP(double Val, const SDLoc &amp;DL, EVT VT, bool isTarget=false)</div><div class="ttdoc">Create a ConstantFPSDNode wrapping a constant value. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l01376">SelectionDAG.cpp:1376</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html">llvm::SITargetLowering</a></div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8h_source.html#l00023">SIISelLowering.h:23</a></div></div>
<div class="ttc" id="AMDGPULibCalls_8cpp_html_a537c835c34f0b44b6ad2696643754390"><div class="ttname"><a href="AMDGPULibCalls_8cpp.html#a537c835c34f0b44b6ad2696643754390">Callee</a></div><div class="ttdeci">amdgpu Simplify well known AMD library false FunctionCallee Callee</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULibCalls_8cpp_source.html#l00224">AMDGPULibCalls.cpp:224</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_aa813940c0ad88b3c4419f65af3e89e5e"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#aa813940c0ad88b3c4419f65af3e89e5e">llvm::AMDGPU::isShader</a></div><div class="ttdeci">bool isShader(CallingConv::ID cc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00885">AMDGPUBaseInfo.cpp:885</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a13a3e6402abf972278c6a7d5ee509f9d"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a13a3e6402abf972278c6a7d5ee509f9d">llvm::ISD::ATOMIC_LOAD_NAND</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00878">ISDOpcodes.h:878</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_a53c0ee4138bfbf9e0410a65e0eaa36e2aafd52d574f92cc47671a38d95bca9988"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2aafd52d574f92cc47671a38d95bca9988">llvm::AMDGPUSubtarget::SOUTHERN_ISLANDS</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00055">AMDGPUSubtarget.h:55</a></div></div>
<div class="ttc" id="classllvm_1_1BuildVectorSDNode_html"><div class="ttname"><a href="classllvm_1_1BuildVectorSDNode.html">llvm::BuildVectorSDNode</a></div><div class="ttdoc">A &quot;pseudo-class&quot; with methods for operating on BUILD_VECTORs. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01916">SelectionDAGNodes.h:1916</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a78d0f198115bfe3331ab7cfcf7a40a97"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a78d0f198115bfe3331ab7cfcf7a40a97">llvm::ISD::SELECT</a></div><div class="ttdoc">Select(COND, TRUEVAL, FALSEVAL). </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00481">ISDOpcodes.h:481</a></div></div>
<div class="ttc" id="structllvm_1_1EVT_html_a3bf257bfbd279ecfad670be03b00210e"><div class="ttname"><a href="structllvm_1_1EVT.html#a3bf257bfbd279ecfad670be03b00210e">llvm::EVT::bitsLT</a></div><div class="ttdeci">bool bitsLT(EVT VT) const</div><div class="ttdoc">Return true if this has less bits than VT. </div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00243">ValueTypes.h:243</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html_aa5ee374b5dd8bd37ca7876c4bfb24bbf"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#aa5ee374b5dd8bd37ca7876c4bfb24bbf">llvm::SITargetLowering::finalizeLowering</a></div><div class="ttdeci">void finalizeLowering(MachineFunction &amp;MF) const override</div><div class="ttdoc">Execute target specific actions to finalize target lowering. </div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l10724">SIISelLowering.cpp:10724</a></div></div>
<div class="ttc" id="SIISelLowering_8cpp_html_ae76b640db72efe7da1107ed796890d99"><div class="ttname"><a href="SIISelLowering_8cpp.html#ae76b640db72efe7da1107ed796890d99">getBuildDwordsVector</a></div><div class="ttdeci">static SDValue getBuildDwordsVector(SelectionDAG &amp;DAG, SDLoc DL, ArrayRef&lt; SDValue &gt; Elts)</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l05172">SIISelLowering.cpp:5172</a></div></div>
<div class="ttc" id="classllvm_1_1APInt_html_ae2b7d8c018c8a37fa8ea422a13bfd412"><div class="ttname"><a href="classllvm_1_1APInt.html#ae2b7d8c018c8a37fa8ea422a13bfd412">llvm::APInt::sge</a></div><div class="ttdeci">bool sge(const APInt &amp;RHS) const</div><div class="ttdoc">Signed greater or equal comparison. </div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l01329">APInt.h:1329</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_aef02f2c1bd12936a80611b134b24a47d"><div class="ttname"><a href="classllvm_1_1SDNode.html#aef02f2c1bd12936a80611b134b24a47d">llvm::SDNode::use_end</a></div><div class="ttdeci">static use_iterator use_end()</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00821">SelectionDAGNodes.h:821</a></div></div>
<div class="ttc" id="classllvm_1_1Value_html_ab4e0512c7e1c7adaa56677e3155685f1"><div class="ttname"><a href="classllvm_1_1Value.html#ab4e0512c7e1c7adaa56677e3155685f1">llvm::Value::users</a></div><div class="ttdeci">iterator_range&lt; user_iterator &gt; users()</div><div class="ttdef"><b>Definition:</b> <a href="Value_8h_source.html#l00420">Value.h:420</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a93fdf85eff945f1a668b4915a051453e"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a93fdf85eff945f1a668b4915a051453e">llvm::ISD::ZERO_EXTEND</a></div><div class="ttdoc">ZERO_EXTEND - Used for integer types, zeroing the new bits. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00529">ISDOpcodes.h:529</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html_a7018aef3d39b22065d3e8bfb48bc7d92"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a7018aef3d39b22065d3e8bfb48bc7d92">llvm::SITargetLowering::CanLowerReturn</a></div><div class="ttdeci">bool CanLowerReturn(CallingConv::ID CallConv, MachineFunction &amp;MF, bool isVarArg, const SmallVectorImpl&lt; ISD::OutputArg &gt; &amp;Outs, LLVMContext &amp;Context) const override</div><div class="ttdoc">This hook should be implemented to check whether the return values described by the Outs array can fi...</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l02252">SIISelLowering.cpp:2252</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a4b321667ee9d821362ffabd3c24d17b1"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a4b321667ee9d821362ffabd3c24d17b1">llvm::MVT::v4i32</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00095">MachineValueType.h:95</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_a977f7068e1dd00bcd2deab2075c5eac0"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a977f7068e1dd00bcd2deab2075c5eac0">llvm::GCNSubtarget::hasMed3_16</a></div><div class="ttdeci">bool hasMed3_16() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00533">AMDGPUSubtarget.h:533</a></div></div>
<div class="ttc" id="classllvm_1_1CCState_html_a919797ac95a1d84d08e4f43eedededa4"><div class="ttname"><a href="classllvm_1_1CCState.html#a919797ac95a1d84d08e4f43eedededa4">llvm::CCState::AnalyzeCallOperands</a></div><div class="ttdeci">void AnalyzeCallOperands(const SmallVectorImpl&lt; ISD::OutputArg &gt; &amp;Outs, CCAssignFn Fn)</div><div class="ttdoc">AnalyzeCallOperands - Analyze the outgoing arguments to a call, incorporating info about the passed v...</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8cpp_source.html#l00127">CallingConvLower.cpp:127</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a27d5d8ef82302b739ba3ca8be1a5513d"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a27d5d8ef82302b739ba3ca8be1a5513d">llvm::ISD::ANY_EXTEND</a></div><div class="ttdoc">ANY_EXTEND - Used for integer types. The high bits are undefined. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00532">ISDOpcodes.h:532</a></div></div>
<div class="ttc" id="classllvm_1_1CallInst_html_a52104f0d6ca7bd74add63deb0cb7e2a7"><div class="ttname"><a href="classllvm_1_1CallInst.html#a52104f0d6ca7bd74add63deb0cb7e2a7">llvm::CallInst::isTailCall</a></div><div class="ttdeci">bool isTailCall() const</div><div class="ttdef"><b>Definition:</b> <a href="Instructions_8h_source.html#l01645">Instructions.h:1645</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110ae8f8f81d8e8d7a557d67622c05786f1d"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ae8f8f81d8e8d7a557d67622c05786f1d">llvm::ISD::ROTL</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00471">ISDOpcodes.h:471</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea05e199d247b019380b4c5a6f24d95381"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea05e199d247b019380b4c5a6f24d95381">llvm::AMDGPUISD::CVT_PKRTZ_F16_F32</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00455">AMDGPUISelLowering.h:455</a></div></div>
<div class="ttc" id="CodeGen_2Analysis_8h_html"><div class="ttname"><a href="CodeGen_2Analysis_8h.html">Analysis.h</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a0238909162902c113be9f912d02f35a2"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a0238909162902c113be9f912d02f35a2">llvm::AMDGPUTargetLowering::numBitsSigned</a></div><div class="ttdeci">static unsigned numBitsSigned(SDValue Op, SelectionDAG &amp;DAG)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l00057">AMDGPUISelLowering.cpp:57</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_a0cfaf858a04f4c55a92005ab1ee5694c"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a0cfaf858a04f4c55a92005ab1ee5694c">llvm::GCNSubtarget::getLDSBankCount</a></div><div class="ttdeci">int getLDSBankCount() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00465">AMDGPUSubtarget.h:465</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorImpl_html_a94d23373106467003722f7d6c17b1528"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html#a94d23373106467003722f7d6c17b1528">llvm::SmallVectorImpl::insert</a></div><div class="ttdeci">iterator insert(iterator I, T &amp;&amp;Elt)</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00467">SmallVector.h:467</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a0eb653bae4f5a11b4b19a6247fd0021c"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a0eb653bae4f5a11b4b19a6247fd0021c">llvm::MachineRegisterInfo::replaceRegWith</a></div><div class="ttdeci">void replaceRegWith(unsigned FromReg, unsigned ToReg)</div><div class="ttdoc">replaceRegWith - Replace all instances of FromReg with ToReg in the machine function. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00380">MachineRegisterInfo.cpp:380</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLowering_html_a5194f2db1b9c25d2dd3f0302d428430e"><div class="ttname"><a href="classllvm_1_1TargetLowering.html#a5194f2db1b9c25d2dd3f0302d428430e">llvm::TargetLowering::expandUnalignedStore</a></div><div class="ttdeci">SDValue expandUnalignedStore(StoreSDNode *ST, SelectionDAG &amp;DAG) const</div><div class="ttdoc">Expands an unaligned store to 2 half-size stores for integer values, and possibly more for vectors...</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8cpp_source.html#l06825">TargetLowering.cpp:6825</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110aeffc3319657e213a530ce583603f7221"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aeffc3319657e213a530ce583603f7221">llvm::ISD::FCOPYSIGN</a></div><div class="ttdoc">FCOPYSIGN(X, Y) - Return the value of X with the sign of Y. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00366">ISDOpcodes.h:366</a></div></div>
<div class="ttc" id="classllvm_1_1ShuffleVectorSDNode_html_a449efebfbf16040c8d5c658f4c891f3f"><div class="ttname"><a href="classllvm_1_1ShuffleVectorSDNode.html#a449efebfbf16040c8d5c658f4c891f3f">llvm::ShuffleVectorSDNode::getMaskElt</a></div><div class="ttdeci">int getMaskElt(unsigned Idx) const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01523">SelectionDAGNodes.h:1523</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea3b82847282be27a34224531d39c58ec2"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea3b82847282be27a34224531d39c58ec2">llvm::AMDGPUISD::TBUFFER_STORE_FORMAT_D16</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00497">AMDGPUISelLowering.h:497</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a1f61c2422057e10403b2f6003543c300"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a1f61c2422057e10403b2f6003543c300">llvm::ISD::SDIV</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00202">ISDOpcodes.h:202</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorImpl_html_ac56f67ff590e79d76f8ebd243e4cf442"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html#ac56f67ff590e79d76f8ebd243e4cf442">llvm::SmallVectorImpl::append</a></div><div class="ttdeci">void append(in_iter in_start, in_iter in_end)</div><div class="ttdoc">Add the specified range to the end of the SmallVector. </div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00387">SmallVector.h:387</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html_a9fb0978a667242babb4778cdf091945c"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a9fb0978a667242babb4778cdf091945c">llvm::SITargetLowering::AdjustInstrPostInstrSelection</a></div><div class="ttdeci">void AdjustInstrPostInstrSelection(MachineInstr &amp;MI, SDNode *Node) const override</div><div class="ttdoc">Assign the register class depending on the number of bits set in the writemask. </div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l10436">SIISelLowering.cpp:10436</a></div></div>
<div class="ttc" id="Function_8h_html"><div class="ttname"><a href="Function_8h.html">Function.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1SIInstrFlags_html_aab1e56b694ff2c83f07ee874be04916fa6f2b19adb58a87c191bdc0669c8a2951"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#aab1e56b694ff2c83f07ee874be04916fa6f2b19adb58a87c191bdc0669c8a2951">llvm::SIInstrFlags::P_NORMAL</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00119">SIDefines.h:119</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea9d8dde2474ce68109f2472f204072c80"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea9d8dde2474ce68109f2472f204072c80">llvm::AMDGPUISD::BFE_I32</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00418">AMDGPUISelLowering.h:418</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a6bcf83878d7d6e3c87d6281b70f54767"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a6bcf83878d7d6e3c87d6281b70f54767">llvm::AMDGPU::getMIMGDimInfo</a></div><div class="ttdeci">LLVM_READONLY const MIMGDimInfo * getMIMGDimInfo(unsigned DimEnum)</div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">llvm::MVT::i16</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00042">MachineValueType.h:42</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html_acd0df047ee2137d466b1f983a2c2ce34"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#acd0df047ee2137d466b1f983a2c2ce34">llvm::SITargetLowering::isFlatGlobalAddrSpace</a></div><div class="ttdeci">static bool isFlatGlobalAddrSpace(unsigned AS)</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8h_source.html#l00265">SIISelLowering.h:265</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a0aab14aaa9761a9af59b094090851ca3"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a0aab14aaa9761a9af59b094090851ca3">llvm::SIInstrInfo::isVOP3</a></div><div class="ttdeci">static bool isVOP3(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00421">SIInstrInfo.h:421</a></div></div>
<div class="ttc" id="classllvm_1_1APInt_html_a46ceedee591f92727b85641794a96061"><div class="ttname"><a href="classllvm_1_1APInt.html#a46ceedee591f92727b85641794a96061">llvm::APInt::getBitsSet</a></div><div class="ttdeci">static APInt getBitsSet(unsigned numBits, unsigned loBit, unsigned hiBit)</div><div class="ttdoc">Get a value with a block of bits set. </div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00611">APInt.h:611</a></div></div>
<div class="ttc" id="structllvm_1_1TargetLoweringBase_1_1AddrMode_html_a115ffe6d615735fbe8b1bf31877565ba"><div class="ttname"><a href="structllvm_1_1TargetLoweringBase_1_1AddrMode.html#a115ffe6d615735fbe8b1bf31877565ba">llvm::TargetLoweringBase::AddrMode::BaseOffs</a></div><div class="ttdeci">int64_t BaseOffs</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l02169">TargetLowering.h:2169</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_ac45b85f3b3715ea58993cf98813f45b2"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#ac45b85f3b3715ea58993cf98813f45b2">llvm::SIMachineFunctionInfo::addPrivateSegmentBuffer</a></div><div class="ttdeci">unsigned addPrivateSegmentBuffer(const SIRegisterInfo &amp;TRI)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8cpp_source.html#l00187">SIMachineFunctionInfo.cpp:187</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html_aaa2020e47e35179234b9ea27d555b2dd"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dd">llvm::MachineMemOperand::Flags</a></div><div class="ttdeci">Flags</div><div class="ttdoc">Flags values. These may be or&amp;#39;d together. </div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00129">MachineMemOperand.h:129</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html_a275ffcfbf04498d9520302bc6968d3df"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a275ffcfbf04498d9520302bc6968d3df">llvm::SITargetLowering::isNoopAddrSpaceCast</a></div><div class="ttdeci">bool isNoopAddrSpaceCast(unsigned SrcAS, unsigned DestAS) const override</div><div class="ttdoc">Returns true if a cast between SrcAS and DestAS is a noop. </div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l01341">SIISelLowering.cpp:1341</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a002fd916e7206e01d512eeb06d405cf0"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">llvm::MachineInstr::getParent</a></div><div class="ttdeci">const MachineBasicBlock * getParent() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00271">MachineInstr.h:271</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_acfebd0a72a2a324b7c77da8a7445e9ec"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#acfebd0a72a2a324b7c77da8a7445e9ec">llvm::SIMachineFunctionInfo::addFlatScratchInit</a></div><div class="ttdeci">unsigned addFlatScratchInit(const SIRegisterInfo &amp;TRI)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8cpp_source.html#l00225">SIMachineFunctionInfo.cpp:225</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_ac50d36f342b4fd1dad4441e59b29051a"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#ac50d36f342b4fd1dad4441e59b29051a">llvm::AMDGPUTargetLowering::CCAssignFnForReturn</a></div><div class="ttdeci">static CCAssignFn * CCAssignFnForReturn(CallingConv::ID CC, bool IsVarArg)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l01038">AMDGPUISelLowering.cpp:1038</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdoc">MachineRegisterInfo - Keep track of information for virtual and physical registers, including vreg register classes, use/def chains for registers, etc. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00052">MachineRegisterInfo.h:52</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eae3c4836864bbc7ac55e30584514711b1"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eae3c4836864bbc7ac55e30584514711b1">llvm::AMDGPUISD::EXPORT_DONE</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00437">AMDGPUISelLowering.h:437</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html_aaa2020e47e35179234b9ea27d555b2dda7d12be6206e5b0026c71bbcd5cb76494"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda7d12be6206e5b0026c71bbcd5cb76494">llvm::MachineMemOperand::MOLoad</a></div><div class="ttdoc">The memory access reads data. </div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00133">MachineMemOperand.h:133</a></div></div>
<div class="ttc" id="structllvm_1_1ISD_1_1InputArg_html_ac120ffa9f2e7ecbc443bba85b3f9292d"><div class="ttname"><a href="structllvm_1_1ISD_1_1InputArg.html#ac120ffa9f2e7ecbc443bba85b3f9292d">llvm::ISD::InputArg::getOrigArgIndex</a></div><div class="ttdeci">unsigned getOrigArgIndex() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetCallingConv_8h_source.html#l00185">TargetCallingConv.h:185</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorTemplateCommon_html_a8a045d250952c0867382a9840ee18fdf"><div class="ttname"><a href="classllvm_1_1SmallVectorTemplateCommon.html#a8a045d250952c0867382a9840ee18fdf">llvm::SmallVectorTemplateCommon&lt; T &gt;::begin</a></div><div class="ttdeci">iterator begin()</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00127">SmallVector.h:127</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_ab9600901ed676e0820ff5e40acf0ed17"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#ab9600901ed676e0820ff5e40acf0ed17">llvm::SIMachineFunctionInfo::getPreloadedValue</a></div><div class="ttdeci">std::pair&lt; const ArgDescriptor *, const TargetRegisterClass * &gt; getPreloadedValue(AMDGPUFunctionArgInfo::PreloadedValue Value) const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00664">SIMachineFunctionInfo.h:664</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_aef26bf57fbe5a95ea06e5e301f33484e"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#aef26bf57fbe5a95ea06e5e301f33484e">llvm::SIMachineFunctionInfo::getPSInputEnable</a></div><div class="ttdeci">unsigned getPSInputEnable() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00799">SIMachineFunctionInfo.h:799</a></div></div>
<div class="ttc" id="structllvm_1_1MachinePointerInfo_html_ad8ce1aee13dbdcc05d20284a30e83170"><div class="ttname"><a href="structllvm_1_1MachinePointerInfo.html#ad8ce1aee13dbdcc05d20284a30e83170">llvm::MachinePointerInfo::getFixedStack</a></div><div class="ttdeci">static MachinePointerInfo getFixedStack(MachineFunction &amp;MF, int FI, int64_t Offset=0)</div><div class="ttdoc">Return a MachinePointerInfo record that refers to the specified FrameIndex. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8cpp_source.html#l00984">MachineOperand.cpp:984</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eadc97b8e5166b4d4370009a552c0f1f73"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eadc97b8e5166b4d4370009a552c0f1f73">llvm::AMDGPUISD::SIN_HW</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00380">AMDGPUISelLowering.h:380</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eaa9b6b15abc704da34341aa029217d8a5"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaa9b6b15abc704da34341aa029217d8a5">llvm::AMDGPUISD::FMUL_W_CHAIN</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00375">AMDGPUISelLowering.h:375</a></div></div>
<div class="ttc" id="MachineRegisterInfo_8h_html"><div class="ttname"><a href="MachineRegisterInfo_8h.html">MachineRegisterInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1LoopBase_html_a62733c3335a87750623dbfc5b3ae4f6c"><div class="ttname"><a href="classllvm_1_1LoopBase.html#a62733c3335a87750623dbfc5b3ae4f6c">llvm::LoopBase::getParentLoop</a></div><div class="ttdeci">LoopT * getParentLoop() const</div><div class="ttdef"><b>Definition:</b> <a href="LoopInfo_8h_source.html#l00106">LoopInfo.h:106</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a466ce899b4682c8608c399ad215da282"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a466ce899b4682c8608c399ad215da282">llvm::MachineRegisterInfo::isLiveIn</a></div><div class="ttdeci">bool isLiveIn(unsigned Reg) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00442">MachineRegisterInfo.cpp:442</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html_a1271e8babb762355bcb15d461f8f6a1c"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a1271e8babb762355bcb15d461f8f6a1c">llvm::SITargetLowering::bundleInstWithWaitcnt</a></div><div class="ttdeci">void bundleInstWithWaitcnt(MachineInstr &amp;MI) const</div><div class="ttdoc">Insert MI into a BUNDLE with an S_WAITCNT 0 immediately following it. </div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l03107">SIISelLowering.cpp:3107</a></div></div>
<div class="ttc" id="AMDGPUMCTargetDesc_8h_html"><div class="ttname"><a href="AMDGPUMCTargetDesc_8h.html">AMDGPUMCTargetDesc.h</a></div><div class="ttdoc">Provides AMDGPU specific target descriptions. </div></div>
<div class="ttc" id="namespacellvm_1_1SIInstrFlags_html_aab1e56b694ff2c83f07ee874be04916fa35d63c63b47d7e803ae4b7f3154bf9c3"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#aab1e56b694ff2c83f07ee874be04916fa35d63c63b47d7e803ae4b7f3154bf9c3">llvm::SIInstrFlags::N_NORMAL</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00114">SIDefines.h:114</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00063">MachineInstr.h:63</a></div></div>
<div class="ttc" id="MachineModuleInfo_8h_html"><div class="ttname"><a href="MachineModuleInfo_8h.html">MachineModuleInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_a35dc101b509721ffbfb58aba316de681a5290057031a9bc71850f61e757cb940e"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a35dc101b509721ffbfb58aba316de681a5290057031a9bc71850f61e757cb940e">llvm::TargetLoweringBase::TypeWidenVector</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00133">TargetLowering.h:133</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a4e21760f681d6f97f95c8414e7b83ea5"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">llvm::MachineBasicBlock::getParent</a></div><div class="ttdeci">const MachineFunction * getParent() const</div><div class="ttdoc">Return the MachineFunction containing this basic block. </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00173">MachineBasicBlock.h:173</a></div></div>
<div class="ttc" id="structllvm_1_1SDNodeFlags_html"><div class="ttname"><a href="structllvm_1_1SDNodeFlags.html">llvm::SDNodeFlags</a></div><div class="ttdoc">These are IR-level optimization flags that may be propagated to SDNodes. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00357">SelectionDAGNodes.h:357</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eaf0f4e4ad0fa467f574bf5f983a81d202"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaf0f4e4ad0fa467f574bf5f983a81d202">llvm::AMDGPUISD::RCP_LEGACY</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00407">AMDGPUISelLowering.h:407</a></div></div>
<div class="ttc" id="SIISelLowering_8cpp_html_ae2a2dbb112f025e0c7f43009561d3d86"><div class="ttname"><a href="SIISelLowering_8cpp.html#ae2a2dbb112f025e0c7f43009561d3d86">buildSMovImm32</a></div><div class="ttdeci">static SDValue buildSMovImm32(SelectionDAG &amp;DAG, const SDLoc &amp;DL, uint64_t Val)</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l10514">SIISelLowering.cpp:10514</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html_a4ce28f633cfe7a89369965cd9792e8fb"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a4ce28f633cfe7a89369965cd9792e8fb">llvm::SITargetLowering::LowerReturn</a></div><div class="ttdeci">SDValue LowerReturn(SDValue Chain, CallingConv::ID CallConv, bool IsVarArg, const SmallVectorImpl&lt; ISD::OutputArg &gt; &amp;Outs, const SmallVectorImpl&lt; SDValue &gt; &amp;OutVals, const SDLoc &amp;DL, SelectionDAG &amp;DAG) const override</div><div class="ttdoc">This hook must be implemented to lower outgoing return values, described by the Outs array...</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l02269">SIISelLowering.cpp:2269</a></div></div>
<div class="ttc" id="structllvm_1_1ISD_1_1ArgFlagsTy_html_abaf9cc57d53cc8554954965b74037ad3"><div class="ttname"><a href="structllvm_1_1ISD_1_1ArgFlagsTy.html#abaf9cc57d53cc8554954965b74037ad3">llvm::ISD::ArgFlagsTy::isByVal</a></div><div class="ttdeci">bool isByVal() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetCallingConv_8h_source.html#l00080">TargetCallingConv.h:80</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html">llvm::SIMachineFunctionInfo</a></div><div class="ttdoc">This class keeps track of the SPI_SP_INPUT_ADDR config register, which tells the hardware which inter...</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00323">SIMachineFunctionInfo.h:323</a></div></div>
<div class="ttc" id="structllvm_1_1TargetLowering_1_1CallLoweringInfo_html_adba9c4dde08bb0a9de1c99e7e039d8a0"><div class="ttname"><a href="structllvm_1_1TargetLowering_1_1CallLoweringInfo.html#adba9c4dde08bb0a9de1c99e7e039d8a0">llvm::TargetLowering::CallLoweringInfo::OutVals</a></div><div class="ttdeci">SmallVector&lt; SDValue, 32 &gt; OutVals</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l03475">TargetLowering.h:3475</a></div></div>
<div class="ttc" id="SIInstrInfo_8h_html"><div class="ttname"><a href="SIInstrInfo_8h.html">SIInstrInfo.h</a></div><div class="ttdoc">Interface definition for SIInstrInfo. </div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html_a503e72a2d289df6f71b2ccdc58a18907"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a503e72a2d289df6f71b2ccdc58a18907">llvm::SITargetLowering::getRegClassFor</a></div><div class="ttdeci">virtual const TargetRegisterClass * getRegClassFor(MVT VT, bool isDivergent) const override</div><div class="ttdoc">Return the register class that should be used for the specified value type. </div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l10993">SIISelLowering.cpp:10993</a></div></div>
<div class="ttc" id="namespacellvm_html_a582e08755c7a8d1b0bf6c5dcb765aaa8"><div class="ttname"><a href="namespacellvm.html#a582e08755c7a8d1b0bf6c5dcb765aaa8">llvm::isShiftedMask_64</a></div><div class="ttdeci">constexpr bool isShiftedMask_64(uint64_t Value)</div><div class="ttdoc">Return true if the argument contains a non-empty sequence of ones with the remainder zero (64 bit ver...</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00459">MathExtras.h:459</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a1be4c8da7c68a4c683de1a98b5cc5b9d"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a1be4c8da7c68a4c683de1a98b5cc5b9d">llvm::ISD::ConstantFP</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00062">ISDOpcodes.h:62</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html_a586be739c95c3c820aeed09d7c860a70"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a586be739c95c3c820aeed09d7c860a70">llvm::SITargetLowering::allowsMisalignedMemoryAccesses</a></div><div class="ttdeci">bool allowsMisalignedMemoryAccesses(EVT VT, unsigned AS, unsigned Align, MachineMemOperand::Flags Flags=MachineMemOperand::MONone, bool *IsFast=nullptr) const override</div><div class="ttdoc">Determine if the target supports unaligned memory accesses. </div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l01303">SIISelLowering.cpp:1303</a></div></div>
<div class="ttc" id="classllvm_1_1CCState_html_a687c88d4217651cc56a5a4aed7c8364f"><div class="ttname"><a href="classllvm_1_1CCState.html#a687c88d4217651cc56a5a4aed7c8364f">llvm::CCState::CheckReturn</a></div><div class="ttdeci">bool CheckReturn(const SmallVectorImpl&lt; ISD::OutputArg &gt; &amp;Outs, CCAssignFn Fn)</div><div class="ttdoc">CheckReturn - Analyze the return values of a function, returning true if the return can be performed ...</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8cpp_source.html#l00100">CallingConvLower.cpp:100</a></div></div>
<div class="ttc" id="structllvm_1_1EVT_html_aa54976197fff266f4143beb44fc9764c"><div class="ttname"><a href="structllvm_1_1EVT.html#aa54976197fff266f4143beb44fc9764c">llvm::EVT::isVector</a></div><div class="ttdeci">bool isVector() const</div><div class="ttdoc">Return true if this is a vector value type. </div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00151">ValueTypes.h:151</a></div></div>
<div class="ttc" id="classllvm_1_1CCState_html_a0a8a105c9948455943fa071bf5d8f589"><div class="ttname"><a href="classllvm_1_1CCState.html#a0a8a105c9948455943fa071bf5d8f589">llvm::CCState::AllocateStack</a></div><div class="ttdeci">unsigned AllocateStack(unsigned Size, unsigned Alignment)</div><div class="ttdoc">AllocateStack - Allocate a chunk of stack space with the specified size and alignment. </div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00426">CallingConvLower.h:426</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_a9f44cd05eefbb20a234a7e3b6369a7f8"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a9f44cd05eefbb20a234a7e3b6369a7f8">llvm::GCNSubtarget::isWave32</a></div><div class="ttdeci">bool isWave32() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l01180">AMDGPUSubtarget.h:1180</a></div></div>
<div class="ttc" id="classllvm_1_1Type_html_aba930e0564c4207f112d9243eb2fc13a"><div class="ttname"><a href="classllvm_1_1Type.html#aba930e0564c4207f112d9243eb2fc13a">llvm::Type::isFunctionTy</a></div><div class="ttdeci">bool isFunctionTy() const</div><div class="ttdoc">True if this is an instance of FunctionType. </div><div class="ttdef"><b>Definition:</b> <a href="Type_8h_source.html#l00215">Type.h:215</a></div></div>
<div class="ttc" id="classllvm_1_1cl_1_1opt_html"><div class="ttname"><a href="classllvm_1_1cl_1_1opt.html">llvm::cl::opt</a></div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l01415">CommandLine.h:1415</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html_a2f6b98def08062ba093a93bd2ca06ffe"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a2f6b98def08062ba093a93bd2ca06ffe">llvm::SITargetLowering::isCanonicalized</a></div><div class="ttdeci">bool isCanonicalized(SelectionDAG &amp;DAG, SDValue Op, unsigned MaxDepth=5) const</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l08741">SIISelLowering.cpp:8741</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea55ee7bc063408b722f1f13fa3e82944d"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea55ee7bc063408b722f1f13fa3e82944d">llvm::AMDGPUISD::BUFFER_LOAD_UBYTE</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00507">AMDGPUISelLowering.h:507</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a4f1ceb770fe3446bfb2b3fa26858098f"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">llvm::MachineInstrBuilder::addImm</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addImm(int64_t Val) const</div><div class="ttdoc">Add a new immediate operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00122">MachineInstrBuilder.h:122</a></div></div>
<div class="ttc" id="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo_html_adfaaf8382a165653b90aedc2f7378b6f"><div class="ttname"><a href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html#adfaaf8382a165653b90aedc2f7378b6f">llvm::TargetLoweringBase::IntrinsicInfo::memVT</a></div><div class="ttdeci">EVT memVT</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00845">TargetLowering.h:845</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110ac513a7da1bf74fb3e3c594da8534f2d2"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac513a7da1bf74fb3e3c594da8534f2d2">llvm::ISD::AND</a></div><div class="ttdoc">Bitwise operators - logical and, logical or, logical xor. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00448">ISDOpcodes.h:448</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346ad8e854868ca6299c23dd818408f21c8c"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ad8e854868ca6299c23dd818408f21c8c">llvm::MVT::v16f32</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00131">MachineValueType.h:131</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_adf0023bdc4f05a7849c35b1c859580d8"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#adf0023bdc4f05a7849c35b1c859580d8">llvm::MachineBasicBlock::splice</a></div><div class="ttdeci">void splice(iterator Where, MachineBasicBlock *Other, iterator From)</div><div class="ttdoc">Take an instruction from MBB &amp;#39;Other&amp;#39; at the position From, and insert it into this MBB right before &amp;#39;...</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00708">MachineBasicBlock.h:708</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_ac6cdd6e10185124f84da0c7b4878d495"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#ac6cdd6e10185124f84da0c7b4878d495">llvm::SelectionDAG::getCopyFromReg</a></div><div class="ttdeci">SDValue getCopyFromReg(SDValue Chain, const SDLoc &amp;dl, unsigned Reg, EVT VT)</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8h_source.html#l00729">SelectionDAG.h:729</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ab4a6ca428289b667dd691a00e9f7e334"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">llvm::MachineFunction::getRegInfo</a></div><div class="ttdeci">MachineRegisterInfo &amp; getRegInfo()</div><div class="ttdoc">getRegInfo - Return information about the registers currently in use. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00479">MachineFunction.h:479</a></div></div>
<div class="ttc" id="classllvm_1_1CCValAssign_html_a12cee4c2b3d56608a5ab5c07143686b3"><div class="ttname"><a href="classllvm_1_1CCValAssign.html#a12cee4c2b3d56608a5ab5c07143686b3">llvm::CCValAssign::getLocMemOffset</a></div><div class="ttdeci">unsigned getLocMemOffset() const</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00151">CallingConvLower.h:151</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_a53c0ee4138bfbf9e0410a65e0eaa36e2a5a040cb5d61ebf76561fcb74c4a77970"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2a5a040cb5d61ebf76561fcb74c4a77970">llvm::AMDGPUSubtarget::SEA_ISLANDS</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00056">AMDGPUSubtarget.h:56</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorBase_html_a495b11cf3890ab746d76ef2881f79041"><div class="ttname"><a href="classllvm_1_1SmallVectorBase.html#a495b11cf3890ab746d76ef2881f79041">llvm::SmallVectorBase::empty</a></div><div class="ttdeci">LLVM_NODISCARD bool empty() const</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00055">SmallVector.h:55</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea0195497770dcd5d8648a4e1b5e86f6bf"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea0195497770dcd5d8648a4e1b5e86f6bf">llvm::AMDGPUISD::BUFFER_STORE</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00514">AMDGPUISelLowering.h:514</a></div></div>
<div class="ttc" id="namespacellvm_1_1SI_1_1KernelInputOffsets_html_a58b4eae4b0a45d478c7c0f3959b04612a8397b2e7a714eebb964c86930299ba2e"><div class="ttname"><a href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612a8397b2e7a714eebb964c86930299ba2e">llvm::SI::KernelInputOffsets::LOCAL_SIZE_Z</a></div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l01166">SIInstrInfo.h:1166</a></div></div>
<div class="ttc" id="SIISelLowering_8cpp_html_a58dc4ea9da63bbb45c2b4f396a6bc198"><div class="ttname"><a href="SIISelLowering_8cpp.html#a58dc4ea9da63bbb45c2b4f396a6bc198">emitLoadM0FromVGPRLoop</a></div><div class="ttdeci">static MachineBasicBlock::iterator emitLoadM0FromVGPRLoop(const SIInstrInfo *TII, MachineRegisterInfo &amp;MRI, MachineBasicBlock &amp;OrigBB, MachineBasicBlock &amp;LoopBB, const DebugLoc &amp;DL, const MachineOperand &amp;IdxReg, unsigned InitReg, unsigned ResultReg, unsigned PhiReg, unsigned InitSaveExecReg, int Offset, bool UseGPRIdxMode, bool IsIndirectSrc)</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l03170">SIISelLowering.cpp:3170</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a1a6952b1572a4ce241cc3cf45a9ab071"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a1a6952b1572a4ce241cc3cf45a9ab071">llvm::ISD::FPOW</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00640">ISDOpcodes.h:640</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110aaa59dd5ec37f21905436b354c0292d9e"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aaa59dd5ec37f21905436b354c0292d9e">llvm::ISD::SIGN_EXTEND_INREG</a></div><div class="ttdoc">SIGN_EXTEND_INREG - This operator atomically performs a SHL/SRA pair to sign extend a small value in ...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00547">ISDOpcodes.h:547</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrInfo_html_a0587abbded61717d8a153b7e5bfdbfed"><div class="ttname"><a href="classllvm_1_1MCInstrInfo.html#a0587abbded61717d8a153b7e5bfdbfed">llvm::MCInstrInfo::get</a></div><div class="ttdeci">const MCInstrDesc &amp; get(unsigned Opcode) const</div><div class="ttdoc">Return the machine instruction descriptor that corresponds to the specified instruction opcode...</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrInfo_8h_source.html#l00044">MCInstrInfo.h:44</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eae4ba5a5da88430e3bf45a7b6ff095da8"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eae4ba5a5da88430e3bf45a7b6ff095da8">llvm::AMDGPUISD::BUFFER_ATOMIC_ADD</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00520">AMDGPUISelLowering.h:520</a></div></div>
<div class="ttc" id="namespacellvm_1_1RegState_html_ac2161d1bd500a418fe1d3b5bc820ddd8ab502f975742e9bff6d6dd7b49439b806"><div class="ttname"><a href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8ab502f975742e9bff6d6dd7b49439b806">llvm::RegState::Undef</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00048">MachineInstrBuilder.h:48</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a269b81f007000306e3e69d0d290c2159"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269b81f007000306e3e69d0d290c2159">llvm::ISD::LOAD</a></div><div class="ttdoc">LOAD and STORE have token chains as their first operand, then the same operands as an LLVM load/store...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00672">ISDOpcodes.h:672</a></div></div>
<div class="ttc" id="SIISelLowering_8cpp_html_a32649217d348126c6044d8509c0b3c1b"><div class="ttname"><a href="SIISelLowering_8cpp.html#a32649217d348126c6044d8509c0b3c1b">isClampZeroToOne</a></div><div class="ttdeci">static bool isClampZeroToOne(SDValue A, SDValue B)</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l09212">SIISelLowering.cpp:9212</a></div></div>
<div class="ttc" id="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo_html_aaa53ad906b5ab134fa4da65330778782"><div class="ttname"><a href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html#aaa53ad906b5ab134fa4da65330778782">llvm::TargetLoweringBase::IntrinsicInfo::ptrVal</a></div><div class="ttdeci">PointerUnion&lt; const Value *, const PseudoSourceValue * &gt; ptrVal</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00848">TargetLowering.h:848</a></div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html_ab1fb67187fc37e569cc5171cbebba873"><div class="ttname"><a href="classllvm_1_1TargetMachine.html#ab1fb67187fc37e569cc5171cbebba873">llvm::TargetMachine::Options</a></div><div class="ttdeci">TargetOptions Options</div><div class="ttdef"><b>Definition:</b> <a href="Target_2TargetMachine_8h_source.html#l00103">TargetMachine.h:103</a></div></div>
<div class="ttc" id="classllvm_1_1ImmutableCallSite_html"><div class="ttname"><a href="classllvm_1_1ImmutableCallSite.html">llvm::ImmutableCallSite</a></div><div class="ttdoc">Establish a view to a call site for examination. </div><div class="ttdef"><b>Definition:</b> <a href="CallSite_8h_source.html#l00697">CallSite.h:697</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a2a6ac5eb53f29d680d116a97de4e53a8"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a2a6ac5eb53f29d680d116a97de4e53a8">llvm::AMDGPUTargetLowering::splitBinaryBitConstantOpImpl</a></div><div class="ttdeci">SDValue splitBinaryBitConstantOpImpl(DAGCombinerInfo &amp;DCI, const SDLoc &amp;SL, unsigned Opc, SDValue LHS, uint32_t ValLo, uint32_t ValHi) const</div><div class="ttdoc">Split the 64-bit value LHS into two 32-bit components, and perform the binary operation Opc to it wit...</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l03022">AMDGPUISelLowering.cpp:3022</a></div></div>
<div class="ttc" id="DebugLoc_8h_html"><div class="ttname"><a href="DebugLoc_8h.html">DebugLoc.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea57a320143a443c236a26f848eb6cd061"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea57a320143a443c236a26f848eb6cd061">llvm::AMDGPUISD::BUFFER_ATOMIC_PK_FADD</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00533">AMDGPUISelLowering.h:533</a></div></div>
<div class="ttc" id="classllvm_1_1BasicBlock_html_a38bee869ad41aebfef3de2641b12004c"><div class="ttname"><a href="classllvm_1_1BasicBlock.html#a38bee869ad41aebfef3de2641b12004c">llvm::BasicBlock::getParent</a></div><div class="ttdeci">const Function * getParent() const</div><div class="ttdoc">Return the enclosing method, or null if none. </div><div class="ttdef"><b>Definition:</b> <a href="BasicBlock_8h_source.html#l00106">BasicBlock.h:106</a></div></div>
<div class="ttc" id="namespacellvm_1_1CallingConv_html_a26805f452dc4cd6aaf1bfdfdf42ae794a1a9f243b16678fc294567b72bbe87223"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a1a9f243b16678fc294567b72bbe87223">llvm::CallingConv::AMDGPU_VS</a></div><div class="ttdoc">Calling convention used for Mesa vertex shaders, or AMDPAL last shader stage before rasterization (ve...</div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00199">CallingConv.h:199</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eab4ff3c00844c2479d1c13ec401821abe"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eab4ff3c00844c2479d1c13ec401821abe">llvm::AMDGPUISD::BUFFER_ATOMIC_AND</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00526">AMDGPUISelLowering.h:526</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a9fcd1f4ef143a874cac854f7c8a0515f"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a9fcd1f4ef143a874cac854f7c8a0515f">llvm::MVT::v3i16</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00084">MachineValueType.h:84</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea9f20403af085ff34136c8c284d6fad8c"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea9f20403af085ff34136c8c284d6fad8c">llvm::AMDGPUISD::ENDPGM</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00351">AMDGPUISelLowering.h:351</a></div></div>
<div class="ttc" id="TargetRegisterInfo_8h_html"><div class="ttname"><a href="TargetRegisterInfo_8h.html">TargetRegisterInfo.h</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html_a648ed5c911362027600889278b0525aa"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a648ed5c911362027600889278b0525aa">llvm::SITargetLowering::isShuffleMaskLegal</a></div><div class="ttdeci">bool isShuffleMaskLegal(ArrayRef&lt; int &gt;, EVT) const override</div><div class="ttdoc">Targets can use this to indicate that they only support some VECTOR_SHUFFLE operations, those with specific masks. </div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l00789">SIISelLowering.cpp:789</a></div></div>
<div class="ttc" id="regcomp_8c_html_a0240ac851181b84ac374872dc5434ee4"><div class="ttname"><a href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a></div><div class="ttdeci">#define N</div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html_a013b0293e193cf32d38b73b40ef50d09"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a013b0293e193cf32d38b73b40ef50d09">llvm::SITargetLowering::allowsMisalignedMemoryAccessesImpl</a></div><div class="ttdeci">bool allowsMisalignedMemoryAccessesImpl(unsigned Size, unsigned AS, unsigned Align, MachineMemOperand::Flags Flags=MachineMemOperand::MONone, bool *IsFast=nullptr) const</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l01247">SIISelLowering.cpp:1247</a></div></div>
<div class="ttc" id="classllvm_1_1CCState_html_a73b07a938dd8182363ba52719d38bf53"><div class="ttname"><a href="classllvm_1_1CCState.html#a73b07a938dd8182363ba52719d38bf53">llvm::CCState::AnalyzeReturn</a></div><div class="ttdeci">void AnalyzeReturn(const SmallVectorImpl&lt; ISD::OutputArg &gt; &amp;Outs, CCAssignFn Fn)</div><div class="ttdoc">AnalyzeReturn - Analyze the returned values of a return, incorporating info about the result values i...</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8cpp_source.html#l00114">CallingConvLower.cpp:114</a></div></div>
<div class="ttc" id="NVPTXISelLowering_8cpp_html_ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246"><div class="ttname"><a href="NVPTXISelLowering_8cpp.html#ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246">Signed</a></div><div class="ttdef"><b>Definition:</b> <a href="NVPTXISelLowering_8cpp_source.html#l04572">NVPTXISelLowering.cpp:4572</a></div></div>
<div class="ttc" id="classllvm_1_1FunctionLoweringInfo_html"><div class="ttname"><a href="classllvm_1_1FunctionLoweringInfo.html">llvm::FunctionLoweringInfo</a></div><div class="ttdoc">FunctionLoweringInfo - This contains information that is global to a function that is used when lower...</div><div class="ttdef"><b>Definition:</b> <a href="FunctionLoweringInfo_8h_source.html#l00053">FunctionLoweringInfo.h:53</a></div></div>
<div class="ttc" id="namespacellvm_1_1MipsISD_html_a422daf9aa810935178671306b651d69ba71e1753b225b38eb88e67626f6cfbff0"><div class="ttname"><a href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba71e1753b225b38eb88e67626f6cfbff0">llvm::MipsISD::Hi</a></div><div class="ttdef"><b>Definition:</b> <a href="MipsISelLowering_8h_source.html#l00077">MipsISelLowering.h:77</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html_ab991bb1444579648a165d1b134a0854d"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#ab991bb1444579648a165d1b134a0854d">llvm::MachineMemOperand::getFlags</a></div><div class="ttdeci">Flags getFlags() const</div><div class="ttdoc">Return the raw flags of the source value,. </div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00209">MachineMemOperand.h:209</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a2ed4b388245affab6d4fcc29c6fcd6d8"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a2ed4b388245affab6d4fcc29c6fcd6d8">llvm::MVT::v32f32</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00132">MachineValueType.h:132</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_afb84ad0ad64ed2a34f473bbacc268501"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#afb84ad0ad64ed2a34f473bbacc268501">llvm::MachineInstrBuilder::cloneMemRefs</a></div><div class="ttdeci">const MachineInstrBuilder &amp; cloneMemRefs(const MachineInstr &amp;OtherMI) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00204">MachineInstrBuilder.h:204</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html_a9ff4217411d6a24d497a1a0d504a86c8"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a9ff4217411d6a24d497a1a0d504a86c8">llvm::SITargetLowering::getRegisterTypeForCallingConv</a></div><div class="ttdeci">MVT getRegisterTypeForCallingConv(LLVMContext &amp;Context, CallingConv::ID CC, EVT VT) const override</div><div class="ttdoc">Certain combinations of ABIs, Targets and features require that types are legal for some operations a...</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l00795">SIISelLowering.cpp:795</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea50d648baad4b2414da6e203fe0e5f552"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea50d648baad4b2414da6e203fe0e5f552">llvm::AMDGPUISD::BUFFER_ATOMIC_UMIN</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00523">AMDGPUISelLowering.h:523</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html_aaa2020e47e35179234b9ea27d555b2ddac63dd9c4fe69bfeaac7a363fda846ac6"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddac63dd9c4fe69bfeaac7a363fda846ac6">llvm::MachineMemOperand::MOInvariant</a></div><div class="ttdoc">The memory access always returns the same value (or traps). </div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00143">MachineMemOperand.h:143</a></div></div>
<div class="ttc" id="classllvm_1_1CCValAssign_html_a2b78fd53da0b5df7bc4eacf7df556a45ac52f457c429c17250b13662a5ddd0c4a"><div class="ttname"><a href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45ac52f457c429c17250b13662a5ddd0c4a">llvm::CCValAssign::FPExt</a></div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00051">CallingConvLower.h:51</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea91ac5439df5245511c113f8833356321"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea91ac5439df5245511c113f8833356321">llvm::AMDGPUISD::FP_CLASS</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00413">AMDGPUISelLowering.h:413</a></div></div>
<div class="ttc" id="classllvm_1_1ConstantInt_html_a882d55a6aa2028e1a5ad708b275334e0"><div class="ttname"><a href="classllvm_1_1ConstantInt.html#a882d55a6aa2028e1a5ad708b275334e0">llvm::ConstantInt::isZero</a></div><div class="ttdeci">bool isZero() const</div><div class="ttdoc">This is just a convenience method to make client code smaller for a common code. </div><div class="ttdef"><b>Definition:</b> <a href="Constants_8h_source.html#l00192">Constants.h:192</a></div></div>
<div class="ttc" id="structllvm_1_1APFloatBase_html_a1373bb8e8796d3b0b642b42cf55296eca6bd5099a8de38cdb7b0a65bf451c4fa7"><div class="ttname"><a href="structllvm_1_1APFloatBase.html#a1373bb8e8796d3b0b642b42cf55296eca6bd5099a8de38cdb7b0a65bf451c4fa7">llvm::APFloatBase::cmpLessThan</a></div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00178">APFloat.h:178</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_a1b42b67d0df8ad1a351bbdc503c115a1"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a1b42b67d0df8ad1a351bbdc503c115a1">llvm::GCNSubtarget::hasFlatInstOffsets</a></div><div class="ttdeci">bool hasFlatInstOffsets() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00711">AMDGPUSubtarget.h:711</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_aa61af767c51a95e2dd0dff2001168755a0e2d72cfdcc49d2d189f440b3cc31dff"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#aa61af767c51a95e2dd0dff2001168755a0e2d72cfdcc49d2d189f440b3cc31dff">llvm::TargetLoweringBase::ZeroOrOneBooleanContent</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00144">TargetLowering.h:144</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a856266240556bbae90bc5ba75c156eef"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a856266240556bbae90bc5ba75c156eef">llvm::MachineBasicBlock::getBasicBlock</a></div><div class="ttdeci">const BasicBlock * getBasicBlock() const</div><div class="ttdoc">Return the LLVM basic block that this instance corresponded to originally. </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00150">MachineBasicBlock.h:150</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_ae2810b3cf01b222cc31fac876f9580ee"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#ae2810b3cf01b222cc31fac876f9580ee">llvm::SelectionDAG::getShiftAmountConstant</a></div><div class="ttdeci">SDValue getShiftAmountConstant(uint64_t Val, EVT VT, const SDLoc &amp;DL, bool LegalTypes=true)</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l01333">SelectionDAG.cpp:1333</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a182f758ffd8cbc19789675b951c49d49"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a182f758ffd8cbc19789675b951c49d49">llvm::MVT::v3f32</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00127">MachineValueType.h:127</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_a900fc5c0d0238c847c3e00e5551bed8d"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#a900fc5c0d0238c847c3e00e5551bed8d">llvm::AMDGPUSubtarget::isAmdHsaOrMesa</a></div><div class="ttdeci">bool isAmdHsaOrMesa(const Function &amp;F) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00139">AMDGPUSubtarget.h:139</a></div></div>
<div class="ttc" id="SIISelLowering_8cpp_html_afdcefb9fdd0961b94cb98b3b23b58996"><div class="ttname"><a href="SIISelLowering_8cpp.html#afdcefb9fdd0961b94cb98b3b23b58996">parseCachePolicy</a></div><div class="ttdeci">static bool parseCachePolicy(SDValue CachePolicy, SelectionDAG &amp;DAG, SDValue *GLC, SDValue *SLC, SDValue *DLC)</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l05211">SIISelLowering.cpp:5211</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a21cbc76ff7fd60513dea122b45e00325"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a21cbc76ff7fd60513dea122b45e00325">llvm::AMDGPU::shouldEmitConstantsToTextSection</a></div><div class="ttdeci">bool shouldEmitConstantsToTextSection(const Triple &amp;TT)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00561">AMDGPUBaseInfo.cpp:561</a></div></div>
<div class="ttc" id="namespacellvm_html_a4db2f71d62968b2be3c4bffc5050d8c7"><div class="ttname"><a href="namespacellvm.html#a4db2f71d62968b2be3c4bffc5050d8c7">llvm::dyn_cast</a></div><div class="ttdeci">LLVM_NODISCARD std::enable_if&lt;!is_simple_type&lt; Y &gt;::value, typename cast_retty&lt; X, const Y &gt;::ret_type &gt;::type dyn_cast(const Y &amp;Val)</div><div class="ttdef"><b>Definition:</b> <a href="Casting_8h_source.html#l00332">Casting.h:332</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_ab2d91e7bec944efcbc39d8e30644f111"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">llvm::MachineBasicBlock::begin</a></div><div class="ttdeci">iterator begin()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00216">MachineBasicBlock.h:216</a></div></div>
<div class="ttc" id="structllvm_1_1ISD_1_1InputArg_html_a7cd55209675b4cc35474d4b4fa530ab0"><div class="ttname"><a href="structllvm_1_1ISD_1_1InputArg.html#a7cd55209675b4cc35474d4b4fa530ab0">llvm::ISD::InputArg::isOrigArg</a></div><div class="ttdeci">bool isOrigArg() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetCallingConv_8h_source.html#l00181">TargetCallingConv.h:181</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html_a1cecbf06f780c6264fc01c069fb04551"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a1cecbf06f780c6264fc01c069fb04551">llvm::SITargetLowering::denormalsEnabledForType</a></div><div class="ttdeci">bool denormalsEnabledForType(const SelectionDAG &amp;DAG, EVT VT) const</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l10930">SIISelLowering.cpp:10930</a></div></div>
<div class="ttc" id="classllvm_1_1GlobalValue_html_a29e0b1c558b350347e2652b35b26fea8"><div class="ttname"><a href="classllvm_1_1GlobalValue.html#a29e0b1c558b350347e2652b35b26fea8">llvm::GlobalValue::getValueType</a></div><div class="ttdeci">Type * getValueType() const</div><div class="ttdef"><b>Definition:</b> <a href="GlobalValue_8h_source.html#l00279">GlobalValue.h:279</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a428ec1341b34eafa63518914e7f5ddf0"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a428ec1341b34eafa63518914e7f5ddf0">llvm::ISD::ATOMIC_LOAD_XOR</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00877">ISDOpcodes.h:877</a></div></div>
<div class="ttc" id="Profile_8cpp_html_a1f5ab05b3305a959d954b796c63807c4"><div class="ttname"><a href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a></div><div class="ttdeci">uint32_t Size</div><div class="ttdef"><b>Definition:</b> <a href="Profile_8cpp_source.html#l00046">Profile.cpp:46</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html_a340ad7483a3a62499003a7042f47dd24"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a340ad7483a3a62499003a7042f47dd24">llvm::SITargetLowering::splitUnaryVectorOp</a></div><div class="ttdeci">SDValue splitUnaryVectorOp(SDValue Op, SelectionDAG &amp;DAG) const</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l03970">SIISelLowering.cpp:3970</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a9b846c126ddfbe57601a050653a45bd3"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a9b846c126ddfbe57601a050653a45bd3">llvm::MVT::v4i16</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00085">MachineValueType.h:85</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUArgumentUsageInfo_html"><div class="ttname"><a href="classllvm_1_1AMDGPUArgumentUsageInfo.html">llvm::AMDGPUArgumentUsageInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00155">AMDGPUArgumentUsageInfo.h:155</a></div></div>
<div class="ttc" id="classllvm_1_1FunctionLoweringInfo_html_a5239f4b89797f26cee6cbc56b55c5055"><div class="ttname"><a href="classllvm_1_1FunctionLoweringInfo.html#a5239f4b89797f26cee6cbc56b55c5055">llvm::FunctionLoweringInfo::getValueFromVirtualReg</a></div><div class="ttdeci">const Value * getValueFromVirtualReg(unsigned Vreg)</div><div class="ttdoc">This method is called from TargetLowerinInfo::isSDNodeSourceOfDivergence to get the Value correspondi...</div><div class="ttdef"><b>Definition:</b> <a href="FunctionLoweringInfo_8cpp_source.html#l00537">FunctionLoweringInfo.cpp:537</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a8003cc1921720634a8535dc53ebd1956"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a8003cc1921720634a8535dc53ebd1956">llvm::SIMachineFunctionInfo::addWorkGroupIDZ</a></div><div class="ttdeci">unsigned addWorkGroupIDZ()</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00555">SIMachineFunctionInfo.h:555</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a2af129f2eeb16ebc7c0f2317083373cb"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a2af129f2eeb16ebc7c0f2317083373cb">llvm::MVT::v4i8</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00074">MachineValueType.h:74</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults_html_a7751952bba0b95bc76bfb6d3a943bf87"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a7751952bba0b95bc76bfb6d3a943bf87">llvm::AMDGPU::SIModeRegisterDefaults::FP64FP16Denormals</a></div><div class="ttdeci">bool FP64FP16Denormals</div><div class="ttdoc">If this is set, neither input or output denormals are flushed for both f64 and f16/v2f16 instructions...</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00687">AMDGPUBaseInfo.h:687</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a38f379e4fddf750c36f1323a04d12171"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a38f379e4fddf750c36f1323a04d12171">llvm::ISD::FP_TO_FP16</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00635">ISDOpcodes.h:635</a></div></div>
<div class="ttc" id="SHA1_8cpp_html_a07b357cf2644cfec0582161805f34182"><div class="ttname"><a href="SHA1_8cpp.html#a07b357cf2644cfec0582161805f34182">r0</a></div><div class="ttdeci">static void r0(uint32_t &amp;A, uint32_t &amp;B, uint32_t &amp;C, uint32_t &amp;D, uint32_t &amp;E, int I, uint32_t *Buf)</div><div class="ttdef"><b>Definition:</b> <a href="SHA1_8cpp_source.html#l00043">SHA1.cpp:43</a></div></div>
<div class="ttc" id="classllvm_1_1SDValue_html_ae779a9d142e6318d8fb0e4f0da32af0f"><div class="ttname"><a href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">llvm::SDValue::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01149">SelectionDAGNodes.h:1149</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">llvm::MVT::v4f16</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00121">MachineValueType.h:121</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a6ba8fc92ee5081d3e533cb5322f74f29"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a6ba8fc92ee5081d3e533cb5322f74f29">llvm::ISD::FSINCOS</a></div><div class="ttdoc">FSINCOS - Compute both fsin and fcos as a single operation. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00666">ISDOpcodes.h:666</a></div></div>
<div class="ttc" id="namespaceAMDGPUAS_html_afcb1e66314d0104a9c726cbd599c27e6ad90d5742fc1499c31c72fb2aae66b306"><div class="ttname"><a href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6ad90d5742fc1499c31c72fb2aae66b306">AMDGPUAS::PRIVATE_ADDRESS</a></div><div class="ttdoc">Address space for private memory. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPU_8h_source.html#l00277">AMDGPU.h:277</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html_a10799c8833054017c6ab052c8b9c1aa2"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a10799c8833054017c6ab052c8b9c1aa2">llvm::SITargetLowering::requiresUniformRegister</a></div><div class="ttdeci">virtual bool requiresUniformRegister(MachineFunction &amp;MF, const Value *V) const override</div><div class="ttdoc">Allows target to decide about the register class of the specific value that is live outside the defin...</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l11047">SIISelLowering.cpp:11047</a></div></div>
<div class="ttc" id="classllvm_1_1SDValue_html_a64932427432abeb61241e98bea167580"><div class="ttname"><a href="classllvm_1_1SDValue.html#a64932427432abeb61241e98bea167580">llvm::SDValue::getValue</a></div><div class="ttdeci">SDValue getValue(unsigned R) const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00158">SelectionDAGNodes.h:158</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110af23301e60475124fd80a2cb51f6ba863"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110af23301e60475124fd80a2cb51f6ba863">llvm::ISD::AssertZext</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00058">ISDOpcodes.h:58</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea480770519d97b188b42a1a0aa660a3db"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea480770519d97b188b42a1a0aa660a3db">llvm::AMDGPUISD::RCP</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00405">AMDGPUISelLowering.h:405</a></div></div>
<div class="ttc" id="classllvm_1_1LLVMContext_html_aad03ef5cfbe6e7cad076d9e45ba06592"><div class="ttname"><a href="classllvm_1_1LLVMContext.html#aad03ef5cfbe6e7cad076d9e45ba06592">llvm::LLVMContext::diagnose</a></div><div class="ttdeci">void diagnose(const DiagnosticInfo &amp;DI)</div><div class="ttdoc">Report a message to the currently installed diagnostic handler. </div><div class="ttdef"><b>Definition:</b> <a href="LLVMContext_8cpp_source.html#l00215">LLVMContext.cpp:215</a></div></div>
<div class="ttc" id="classllvm_1_1APFloat_html_aaa67fe0741c2b3712630ae636f8c2c20"><div class="ttname"><a href="classllvm_1_1APFloat.html#aaa67fe0741c2b3712630ae636f8c2c20">llvm::APFloat::getLargest</a></div><div class="ttdeci">static APFloat getLargest(const fltSemantics &amp;Sem, bool Negative=false)</div><div class="ttdoc">Returns the largest finite number in the given semantics. </div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00924">APFloat.h:924</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ae68d159179d37dc7969439d842e2644f"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ae68d159179d37dc7969439d842e2644f">llvm::MachineFunction::getTarget</a></div><div class="ttdeci">const LLVMTargetMachine &amp; getTarget() const</div><div class="ttdoc">getTarget - Return the target machine this machine code is compiled with </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00465">MachineFunction.h:465</a></div></div>
<div class="ttc" id="classllvm_1_1ConstantFPSDNode_html_ac519e9d4a41e98fe3741acdd4d87cedc"><div class="ttname"><a href="classllvm_1_1ConstantFPSDNode.html#ac519e9d4a41e98fe3741acdd4d87cedc">llvm::ConstantFPSDNode::isInfinity</a></div><div class="ttdeci">bool isInfinity() const</div><div class="ttdoc">Return true if the value is an infinity. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01626">SelectionDAGNodes.h:1626</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea6ea93bd531619261a61f34eb59c5e7d2"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea6ea93bd531619261a61f34eb59c5e7d2">llvm::AMDGPUISD::FMA_W_CHAIN</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00374">AMDGPUISelLowering.h:374</a></div></div>
<div class="ttc" id="namespacellvm_html_a0a3b4b736315e94fd7120f6030d12a32"><div class="ttname"><a href="namespacellvm.html#a0a3b4b736315e94fd7120f6030d12a32">llvm::isUInt&lt; 16 &gt;</a></div><div class="ttdeci">constexpr bool isUInt&lt; 16 &gt;(uint64_t x)</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00382">MathExtras.h:382</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html">llvm::MachineInstrBuilder</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00060">MachineInstrBuilder.h:60</a></div></div>
<div class="ttc" id="namespacellvm_1_1Sched_html_ac1547cccaf660851fcd6863d1e60309ea5b5fba18a61456ef5858005d9f7b153e"><div class="ttname"><a href="namespacellvm_1_1Sched.html#ac1547cccaf660851fcd6863d1e60309ea5b5fba18a61456ef5858005d9f7b153e">llvm::Sched::RegPressure</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00101">TargetLowering.h:101</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_ad309c94beeccfc4057dbb1cf0e9b52f8"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#ad309c94beeccfc4057dbb1cf0e9b52f8">llvm::MachineRegisterInfo::setSimpleHint</a></div><div class="ttdeci">void setSimpleHint(unsigned VReg, unsigned PrefReg)</div><div class="ttdoc">Specify the preferred (target independent) register allocation hint for the specified virtual registe...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00778">MachineRegisterInfo.h:778</a></div></div>
<div class="ttc" id="namespacellvm_1_1RegState_html_ac2161d1bd500a418fe1d3b5bc820ddd8a833922eca2ad0eab70573ba1f5fba9af"><div class="ttname"><a href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a833922eca2ad0eab70573ba1f5fba9af">llvm::RegState::ImplicitDefine</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00054">MachineInstrBuilder.h:54</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eab9af213d8b7040b495c9e909a65099e6"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eab9af213d8b7040b495c9e909a65099e6">llvm::AMDGPUISD::ATOMIC_CMP_SWAP</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00501">AMDGPUISelLowering.h:501</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea421b46b3ade824d5fbf027a3f674db46"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea421b46b3ade824d5fbf027a3f674db46">llvm::AMDGPUISD::UMED3</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00392">AMDGPUISelLowering.h:392</a></div></div>
<div class="ttc" id="classllvm_1_1LLT_html"><div class="ttname"><a href="classllvm_1_1LLT.html">llvm::LLT</a></div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00039">LowLevelTypeImpl.h:39</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a84c47705bcf7271413738ae8bf3871e6"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a84c47705bcf7271413738ae8bf3871e6">llvm::ISD::CopyFromReg</a></div><div class="ttdoc">CopyFromReg - This node indicates that the input value is a virtual or physical register that is defi...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00176">ISDOpcodes.h:176</a></div></div>
<div class="ttc" id="structllvm_1_1TargetLowering_1_1CallLoweringInfo_html_ae76ac9826f02f95aae34e845ac110244"><div class="ttname"><a href="structllvm_1_1TargetLowering_1_1CallLoweringInfo.html#ae76ac9826f02f95aae34e845ac110244">llvm::TargetLowering::CallLoweringInfo::DAG</a></div><div class="ttdeci">SelectionDAG &amp; DAG</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l03471">TargetLowering.h:3471</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_acdd1bd39894c2341271948c7e559fe8e"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#acdd1bd39894c2341271948c7e559fe8e">llvm::SelectionDAG::getRoot</a></div><div class="ttdeci">const SDValue &amp; getRoot() const</div><div class="ttdoc">Return the root tag of the SelectionDAG. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8h_source.html#l00482">SelectionDAG.h:482</a></div></div>
<div class="ttc" id="classllvm_1_1Triple_html_a3cfefc755ab656000934f91193afb1cda7d8eb2c700c876375f588d68dc692f15"><div class="ttname"><a href="classllvm_1_1Triple.html#a3cfefc755ab656000934f91193afb1cda7d8eb2c700c876375f588d68dc692f15">llvm::Triple::AMDPAL</a></div><div class="ttdef"><b>Definition:</b> <a href="Triple_8h_source.html#l00190">Triple.h:190</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">llvm::MVT::i32</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00043">MachineValueType.h:43</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a4c9594c955fec80c73ddd964b5efd554"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">llvm::MachineOperand::isReg</a></div><div class="ttdeci">bool isReg() const</div><div class="ttdoc">isReg - Tests if this is a MO_Register operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00319">MachineOperand.h:319</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_a7d26e2f2179b5a8a53381f8046e9d117"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">llvm::SelectionDAG::getConstant</a></div><div class="ttdeci">SDValue getConstant(uint64_t Val, const SDLoc &amp;DL, EVT VT, bool isTarget=false, bool isOpaque=false)</div><div class="ttdoc">Create a ConstantSDNode wrapping a constant value. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l01221">SelectionDAG.cpp:1221</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_ad3db19b21e25af9ac5a1e514443b3d60"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#ad3db19b21e25af9ac5a1e514443b3d60">llvm::SelectionDAG::getCondCode</a></div><div class="ttdeci">SDValue getCondCode(ISD::CondCode Cond)</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l01587">SelectionDAG.cpp:1587</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">llvm::MVT::i64</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00044">MachineValueType.h:44</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea5dca94e0604213616052d32bf71d1e3e"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea5dca94e0604213616052d32bf71d1e3e">llvm::AMDGPUISD::ATOMIC_LOAD_FMIN</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00504">AMDGPUISelLowering.h:504</a></div></div>
<div class="ttc" id="namespacellvm_1_1RegState_html_ac2161d1bd500a418fe1d3b5bc820ddd8a72c17e2ff2d5af62a30e56ac152aa8d5"><div class="ttname"><a href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a72c17e2ff2d5af62a30e56ac152aa8d5">llvm::RegState::Define</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00044">MachineInstrBuilder.h:44</a></div></div>
<div class="ttc" id="SIISelLowering_8cpp_html_aa5eb9806356ba2b6ae839eaa1e9e256d"><div class="ttname"><a href="SIISelLowering_8cpp.html#aa5eb9806356ba2b6ae839eaa1e9e256d">isFrameIndexOp</a></div><div class="ttdeci">static bool isFrameIndexOp(SDValue Op)</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l10287">SIISelLowering.cpp:10287</a></div></div>
<div class="ttc" id="namespacellvm_1_1RegState_html_ac2161d1bd500a418fe1d3b5bc820ddd8a0fec8ba6f4a4dc758b725205985eee99"><div class="ttname"><a href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a0fec8ba6f4a4dc758b725205985eee99">llvm::RegState::Implicit</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00045">MachineInstrBuilder.h:45</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a6fe985cf7b840dbc27244a55762ed2e0"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a6fe985cf7b840dbc27244a55762ed2e0">llvm::SIMachineFunctionInfo::hasWorkGroupInfo</a></div><div class="ttdeci">bool hasWorkGroupInfo() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00627">SIMachineFunctionInfo.h:627</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">llvm::TargetLoweringBase::Legal</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00116">TargetLowering.h:116</a></div></div>
<div class="ttc" id="classllvm_1_1CCValAssign_html_a07dddcff2886a2b840f993f7ce17dd28"><div class="ttname"><a href="classllvm_1_1CCValAssign.html#a07dddcff2886a2b840f993f7ce17dd28">llvm::CCValAssign::isRegLoc</a></div><div class="ttdeci">bool isRegLoc() const</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00145">CallingConvLower.h:145</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPUFunctionArgInfo_html_a0e789059bf7f286b7f6bc75b43aac98ba990374da2e8488b7c90d6240e1ae4221"><div class="ttname"><a href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98ba990374da2e8488b7c90d6240e1ae4221">llvm::AMDGPUFunctionArgInfo::PRIVATE_SEGMENT_BUFFER</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00100">AMDGPUArgumentUsageInfo.h:100</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPUFunctionArgInfo_html_a0e789059bf7f286b7f6bc75b43aac98ba99b2fc1acb49563d2e3ad89278385103"><div class="ttname"><a href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98ba99b2fc1acb49563d2e3ad89278385103">llvm::AMDGPUFunctionArgInfo::WORKITEM_ID_Y</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00115">AMDGPUArgumentUsageInfo.h:115</a></div></div>
<div class="ttc" id="SelectionDAG_8h_html"><div class="ttname"><a href="SelectionDAG_8h.html">SelectionDAG.h</a></div></div>
<div class="ttc" id="classllvm_1_1MemSDNode_html_a7c8aa148dc4bee3fc230a5db79d51f8c"><div class="ttname"><a href="classllvm_1_1MemSDNode.html#a7c8aa148dc4bee3fc230a5db79d51f8c">llvm::MemSDNode::getPointerInfo</a></div><div class="ttdeci">const MachinePointerInfo &amp; getPointerInfo() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01369">SelectionDAGNodes.h:1369</a></div></div>
<div class="ttc" id="classllvm_1_1Optional_html_a26aa3deb7a19b0fc56efcc6d3f525d5e"><div class="ttname"><a href="classllvm_1_1Optional.html#a26aa3deb7a19b0fc56efcc6d3f525d5e">llvm::Optional::reset</a></div><div class="ttdeci">void reset()</div><div class="ttdef"><b>Definition:</b> <a href="Optional_8h_source.html#l00251">Optional.h:251</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_a9f1f5ff950ffae793a3925dc1afab754"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#a9f1f5ff950ffae793a3925dc1afab754">llvm::SelectionDAG::getMemIntrinsicNode</a></div><div class="ttdeci">SDValue getMemIntrinsicNode(unsigned Opcode, const SDLoc &amp;dl, SDVTList VTList, ArrayRef&lt; SDValue &gt; Ops, EVT MemVT, MachinePointerInfo PtrInfo, unsigned Align=0, MachineMemOperand::Flags Flags=MachineMemOperand::MOLoad|MachineMemOperand::MOStore, uint64_t Size=0, const AAMDNodes &amp;AAInfo=AAMDNodes())</div><div class="ttdoc">Creates a MemIntrinsicNode that may produce a result and takes a list of operands. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l06663">SelectionDAG.cpp:6663</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a320898056eadc3254fc601e1362eb9f5"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a320898056eadc3254fc601e1362eb9f5">llvm::ISD::CONCAT_VECTORS</a></div><div class="ttdoc">CONCAT_VECTORS(VECTOR0, VECTOR1, ...) - Given a number of values of vector type with the same length ...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00399">ISDOpcodes.h:399</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_ad5386f4196a9eab5701c451469f2e20e"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#ad5386f4196a9eab5701c451469f2e20e">llvm::SelectionDAG::MaskedValueIsZero</a></div><div class="ttdeci">bool MaskedValueIsZero(SDValue Op, const APInt &amp;Mask, unsigned Depth=0) const</div><div class="ttdoc">Return true if &amp;#39;Op &amp; Mask&amp;#39; is known to be zero. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l02254">SelectionDAG.cpp:2254</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a68014623710f7a44c808cd412236d6a1"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a68014623710f7a44c808cd412236d6a1">llvm::ISD::FRINT</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00642">ISDOpcodes.h:642</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_af6cea763d2ec952c9fade36fb0ff6d27"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#af6cea763d2ec952c9fade36fb0ff6d27">llvm::SIMachineFunctionInfo::addPrivateSegmentWaveByteOffset</a></div><div class="ttdeci">unsigned addPrivateSegmentWaveByteOffset()</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00580">SIMachineFunctionInfo.h:580</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eaf7d331417b4676e475fa1a9c6c556b0b"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaf7d331417b4676e475fa1a9c6c556b0b">llvm::AMDGPUISD::SMAX3</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00385">AMDGPUISelLowering.h:385</a></div></div>
<div class="ttc" id="structllvm_1_1TargetLowering_1_1DAGCombinerInfo_html"><div class="ttname"><a href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">llvm::TargetLowering::DAGCombinerInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l03269">TargetLowering.h:3269</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eabb3b51ac8e54e86b5464018c02939c55"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eabb3b51ac8e54e86b5464018c02939c55">llvm::AMDGPUISD::RETURN_TO_EPILOG</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00354">AMDGPUISelLowering.h:354</a></div></div>
<div class="ttc" id="namespaceAMDGPUAS_html_afcb1e66314d0104a9c726cbd599c27e6a78e717db66e37fbbb75a3984bf676d29"><div class="ttname"><a href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6a78e717db66e37fbbb75a3984bf676d29">AMDGPUAS::UNKNOWN_ADDRESS_SPACE</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPU_8h_source.html#l00312">AMDGPU.h:312</a></div></div>
<div class="ttc" id="namespacellvm_1_1SPII_html_abc7720a71ecbcab71e6d57d909041c24a5069619ca8fdce305534f3fe85091a0f"><div class="ttname"><a href="namespacellvm_1_1SPII.html#abc7720a71ecbcab71e6d57d909041c24a5069619ca8fdce305534f3fe85091a0f">llvm::SPII::Load</a></div><div class="ttdef"><b>Definition:</b> <a href="SparcInstrInfo_8h_source.html#l00032">SparcInstrInfo.h:32</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a4336c27826676e1ef61383cafa999219"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4336c27826676e1ef61383cafa999219">llvm::ISD::FFLOOR</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00642">ISDOpcodes.h:642</a></div></div>
<div class="ttc" id="classllvm_1_1AttributeList_html_af1b2e1e6ac9ea6e649a0d04f96170863"><div class="ttname"><a href="classllvm_1_1AttributeList.html#af1b2e1e6ac9ea6e649a0d04f96170863">llvm::AttributeList::hasFnAttribute</a></div><div class="ttdeci">bool hasFnAttribute(Attribute::AttrKind Kind) const</div><div class="ttdoc">Equivalent to hasAttribute(AttributeList::FunctionIndex, Kind) but may be faster. ...</div><div class="ttdef"><b>Definition:</b> <a href="Attributes_8cpp_source.html#l01314">Attributes.cpp:1314</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a4cd2e2c219c477019aa343c92dcf56cb"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a4cd2e2c219c477019aa343c92dcf56cb">llvm::MachineInstr::memoperands_empty</a></div><div class="ttdeci">bool memoperands_empty() const</div><div class="ttdoc">Return true if we don&amp;#39;t have any memory operands which described the memory access done by this instr...</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00579">MachineInstr.h:579</a></div></div>
<div class="ttc" id="SILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="classllvm_1_1RegisterSDNode_html_a888e4670dbf452a3e62bbfd2970d2bf2"><div class="ttname"><a href="classllvm_1_1RegisterSDNode.html#a888e4670dbf452a3e62bbfd2970d2bf2">llvm::RegisterSDNode::getReg</a></div><div class="ttdeci">unsigned getReg() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l02049">SelectionDAGNodes.h:2049</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_a8190f186a70b552dd92f12fa5ec1e068"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#a8190f186a70b552dd92f12fa5ec1e068">llvm::SelectionDAG::getTruncStore</a></div><div class="ttdeci">SDValue getTruncStore(SDValue Chain, const SDLoc &amp;dl, SDValue Val, SDValue Ptr, MachinePointerInfo PtrInfo, EVT SVT, unsigned Alignment=0, MachineMemOperand::Flags MMOFlags=MachineMemOperand::MONone, const AAMDNodes &amp;AAInfo=AAMDNodes())</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l06970">SelectionDAG.cpp:6970</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a9ed8e1dc0db59ab2a071da53ee794759"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9ed8e1dc0db59ab2a071da53ee794759">llvm::ISD::SRL_PARTS</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00517">ISDOpcodes.h:517</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_af4c0db6d503e0ba3b8e44067023ffbba"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#af4c0db6d503e0ba3b8e44067023ffbba">llvm::MachineFunction::insert</a></div><div class="ttdeci">void insert(iterator MBBI, MachineBasicBlock *MBB)</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00670">MachineFunction.h:670</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_acb59cbd8f4a8c1cf820b2b540aebdac1"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#acb59cbd8f4a8c1cf820b2b540aebdac1">llvm::SelectionDAG::getFrameIndex</a></div><div class="ttdeci">SDValue getFrameIndex(int FI, EVT VT, bool isTarget=false)</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l01427">SelectionDAG.cpp:1427</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_a35dc101b509721ffbfb58aba316de681"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a35dc101b509721ffbfb58aba316de681">llvm::TargetLoweringBase::LegalizeTypeAction</a></div><div class="ttdeci">LegalizeTypeAction</div><div class="ttdoc">This enum indicates whether a types are legal for a target, and if not, what action should be used to...</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00125">TargetLowering.h:125</a></div></div>
<div class="ttc" id="structllvm_1_1ISD_1_1InputArg_html_a27823260c8966d6aa13c133689efe757"><div class="ttname"><a href="structllvm_1_1ISD_1_1InputArg.html#a27823260c8966d6aa13c133689efe757">llvm::ISD::InputArg::Used</a></div><div class="ttdeci">bool Used</div><div class="ttdef"><b>Definition:</b> <a href="TargetCallingConv_8h_source.html#l00161">TargetCallingConv.h:161</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eac435d82f7cd45006c606c4e07bc15780"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eac435d82f7cd45006c606c4e07bc15780">llvm::AMDGPUISD::INTERP_P1LV_F16</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00480">AMDGPUISelLowering.h:480</a></div></div>
<div class="ttc" id="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo_html_aeb0f4bf22b11e028d655031789f4c3f4"><div class="ttname"><a href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html#aeb0f4bf22b11e028d655031789f4c3f4">llvm::TargetLoweringBase::IntrinsicInfo::opc</a></div><div class="ttdeci">unsigned opc</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00844">TargetLowering.h:844</a></div></div>
<div class="ttc" id="SIISelLowering_8cpp_html_a36cc8afe7fbf4b6b3cb36ad0d22ec1ea"><div class="ttname"><a href="SIISelLowering_8cpp.html#a36cc8afe7fbf4b6b3cb36ad0d22ec1ea">canGuaranteeTCO</a></div><div class="ttdeci">static bool canGuaranteeTCO(CallingConv::ID CC)</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l02580">SIISelLowering.cpp:2580</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html_a81b01652144140bfb79c6ffdaff923f9"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#a81b01652144140bfb79c6ffdaff923f9">llvm::MachineFrameInfo::setReturnAddressIsTaken</a></div><div class="ttdeci">void setReturnAddressIsTaken(bool s)</div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00372">MachineFrameInfo.h:372</a></div></div>
<div class="ttc" id="structllvm_1_1TargetLowering_1_1CallLoweringInfo_html_a31faa4803c937d756c28947a070c6c2e"><div class="ttname"><a href="structllvm_1_1TargetLowering_1_1CallLoweringInfo.html#a31faa4803c937d756c28947a070c6c2e">llvm::TargetLowering::CallLoweringInfo::Callee</a></div><div class="ttdeci">SDValue Callee</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l03469">TargetLowering.h:3469</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110ab969e7d43eb37a0398b5ded23bccc136"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ab969e7d43eb37a0398b5ded23bccc136">llvm::ISD::INLINEASM_BR</a></div><div class="ttdoc">INLINEASM_BR - Terminator version of inline asm. Used by asm-goto. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00728">ISDOpcodes.h:728</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a85440bbdbba12de574c02e515444d3f4"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a85440bbdbba12de574c02e515444d3f4">llvm::MVT::i1</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00040">MachineValueType.h:40</a></div></div>
<div class="ttc" id="structllvm_1_1EVT_html_a07c17f2295b46112e5f9403c1f54b214"><div class="ttname"><a href="structllvm_1_1EVT.html#a07c17f2295b46112e5f9403c1f54b214">llvm::EVT::getScalarSizeInBits</a></div><div class="ttdeci">TypeSize getScalarSizeInBits() const</div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00304">ValueTypes.h:304</a></div></div>
<div class="ttc" id="namespacellvm_1_1SI_1_1KernelInputOffsets_html_a58b4eae4b0a45d478c7c0f3959b04612a89d4956fc6fdfd046ec5650281c75e6b"><div class="ttname"><a href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612a89d4956fc6fdfd046ec5650281c75e6b">llvm::SI::KernelInputOffsets::LOCAL_SIZE_Y</a></div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l01165">SIInstrInfo.h:1165</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_af2a24aed2ba5d4f9c8db9904df6fa635"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#af2a24aed2ba5d4f9c8db9904df6fa635">llvm::TargetLoweringBase::setSchedulingPreference</a></div><div class="ttdeci">void setSchedulingPreference(Sched::Preference Pref)</div><div class="ttdoc">Specify the target scheduling preference. </div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l01939">TargetLowering.h:1939</a></div></div>
<div class="ttc" id="SIDefines_8h_html"><div class="ttname"><a href="SIDefines_8h.html">SIDefines.h</a></div></div>
<div class="ttc" id="structllvm_1_1MachinePointerInfo_html_aa70144cee705b3f0db7f53ff3bf004e9"><div class="ttname"><a href="structllvm_1_1MachinePointerInfo.html#aa70144cee705b3f0db7f53ff3bf004e9">llvm::MachinePointerInfo::getGOT</a></div><div class="ttdeci">static MachinePointerInfo getGOT(MachineFunction &amp;MF)</div><div class="ttdoc">Return a MachinePointerInfo record that refers to a GOT entry. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8cpp_source.html#l00993">MachineOperand.cpp:993</a></div></div>
<div class="ttc" id="namespacellvm_html_a7b622c469acc130c9a500b85b1473ef3"><div class="ttname"><a href="namespacellvm.html#a7b622c469acc130c9a500b85b1473ef3">llvm::Hi_32</a></div><div class="ttdeci">constexpr uint32_t Hi_32(uint64_t Value)</div><div class="ttdoc">Return the high 32 bits of a 64 bit value. </div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00320">MathExtras.h:320</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea9326abce64225b1fcaf656b06d5819ad"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea9326abce64225b1fcaf656b06d5819ad">llvm::AMDGPUISD::CVT_PK_I16_I32</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00458">AMDGPUISelLowering.h:458</a></div></div>
<div class="ttc" id="classllvm_1_1ShuffleVectorSDNode_html_ae6a632a82fb9e13195196a15fa87eb46"><div class="ttname"><a href="classllvm_1_1ShuffleVectorSDNode.html#ae6a632a82fb9e13195196a15fa87eb46">llvm::ShuffleVectorSDNode::getMask</a></div><div class="ttdeci">ArrayRef&lt; int &gt; getMask() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01518">SelectionDAGNodes.h:1518</a></div></div>
<div class="ttc" id="classllvm_1_1GlobalValue_html_a9e1fc23a17e97d2d1732e753ae9251ac"><div class="ttname"><a href="classllvm_1_1GlobalValue.html#a9e1fc23a17e97d2d1732e753ae9251ac">llvm::GlobalValue::getParent</a></div><div class="ttdeci">Module * getParent()</div><div class="ttdoc">Get the module that this global value is contained inside of... </div><div class="ttdef"><b>Definition:</b> <a href="GlobalValue_8h_source.html#l00575">GlobalValue.h:575</a></div></div>
<div class="ttc" id="classllvm_1_1Value_html"><div class="ttname"><a href="classllvm_1_1Value.html">llvm::Value</a></div><div class="ttdoc">LLVM Value Representation. </div><div class="ttdef"><b>Definition:</b> <a href="Value_8h_source.html#l00074">Value.h:74</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_a90cd0589eba5e5112a68717f122f1fbe"><div class="ttname"><a href="classllvm_1_1SDNode.html#a90cd0589eba5e5112a68717f122f1fbe">llvm::SDNode::getConstantOperandVal</a></div><div class="ttdeci">uint64_t getConstantOperandVal(unsigned Num) const</div><div class="ttdoc">Helper method returns the integer value of a ConstantSDNode operand. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01597">SelectionDAGNodes.h:1597</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a293ca68b3b2ce80eef991de822822254"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a293ca68b3b2ce80eef991de822822254">llvm::ISD::FMA</a></div><div class="ttdoc">FMA - Perform a * b + c with no intermediate rounding step. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00356">ISDOpcodes.h:356</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_acf977dc8f629444c8cfb10454263ceaf"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#acf977dc8f629444c8cfb10454263ceaf">llvm::SIMachineFunctionInfo::getImagePSV</a></div><div class="ttdeci">const AMDGPUImagePseudoSourceValue * getImagePSV(const SIInstrInfo &amp;TII, const Value *ImgRsrc)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00884">SIMachineFunctionInfo.h:884</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_a9268086dd9d1ba4e60cfe872dde5c173"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#a9268086dd9d1ba4e60cfe872dde5c173">llvm::SelectionDAG::getRegister</a></div><div class="ttdeci">SDValue getRegister(unsigned Reg, EVT VT)</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l01790">SelectionDAG.cpp:1790</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a92febb83e6ba116eb7aae8e7e3f70cc1"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a92febb83e6ba116eb7aae8e7e3f70cc1">llvm::ISD::XOR</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00448">ISDOpcodes.h:448</a></div></div>
<div class="ttc" id="namespacellvm_1_1CallingConv_html_a26805f452dc4cd6aaf1bfdfdf42ae794abc8e2ee40a84687a9e12fd08784b87ba"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794abc8e2ee40a84687a9e12fd08784b87ba">llvm::CallingConv::Fast</a></div><div class="ttdoc">Fast - This calling convention attempts to make calls as fast as possible (e.g. </div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00042">CallingConv.h:42</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_aae7e97fa59261cc890aa2359971adfd4"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#aae7e97fa59261cc890aa2359971adfd4">llvm::SelectionDAG::getAnyExtOrTrunc</a></div><div class="ttdeci">SDValue getAnyExtOrTrunc(SDValue Op, const SDLoc &amp;DL, EVT VT)</div><div class="ttdoc">Convert Op, which must be of integer type, to the integer type VT, by either any-extending or truncat...</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l01142">SelectionDAG.cpp:1142</a></div></div>
<div class="ttc" id="structllvm_1_1TargetLowering_1_1CallLoweringInfo_html_a3eb6e80dc80f35553ccc33a89d691df8"><div class="ttname"><a href="structllvm_1_1TargetLowering_1_1CallLoweringInfo.html#a3eb6e80dc80f35553ccc33a89d691df8">llvm::TargetLowering::CallLoweringInfo::IsVarArg</a></div><div class="ttdeci">bool IsVarArg</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l03453">TargetLowering.h:3453</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346ae3d1acb736016d92ec470470f1c26065"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ae3d1acb736016d92ec470470f1c26065">llvm::MVT::v16i8</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00076">MachineValueType.h:76</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_a7f96a3399d86d6f136aaa121de4217a3"><div class="ttname"><a href="classllvm_1_1SDNode.html#a7f96a3399d86d6f136aaa121de4217a3">llvm::SDNode::getMachineOpcode</a></div><div class="ttdeci">unsigned getMachineOpcode() const</div><div class="ttdoc">This may only be called if isMachineOpcode returns true. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00718">SelectionDAGNodes.h:718</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_a07e9067b95ae52ee880a08c7d132fd56"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a07e9067b95ae52ee880a08c7d132fd56">llvm::TargetLoweringBase::finalizeLowering</a></div><div class="ttdeci">virtual void finalizeLowering(MachineFunction &amp;MF) const</div><div class="ttdoc">Execute target specific actions to finalize target lowering. </div><div class="ttdef"><b>Definition:</b> <a href="TargetLoweringBase_8cpp_source.html#l02005">TargetLoweringBase.cpp:2005</a></div></div>
<div class="ttc" id="namespacellvm_1_1RegState_html_ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921"><div class="ttname"><a href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921">llvm::RegState::Kill</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00046">MachineInstrBuilder.h:46</a></div></div>
<div class="ttc" id="structllvm_1_1EVT_html_a6f2db4dd37c9d8a3544e4cad4a2aac49"><div class="ttname"><a href="structllvm_1_1EVT.html#a6f2db4dd37c9d8a3544e4cad4a2aac49">llvm::EVT::changeTypeToInteger</a></div><div class="ttdeci">EVT changeTypeToInteger()</div><div class="ttdoc">Return the type converted to an equivalently sized integer or vector with integer element type...</div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00115">ValueTypes.h:115</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html_ab94ac0eb79655589fb116359f862886c"><div class="ttname"><a href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">llvm::Register::isVirtualRegister</a></div><div class="ttdeci">static bool isVirtualRegister(unsigned Reg)</div><div class="ttdoc">Return true if the specified register number is in the virtual register namespace. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00069">Register.h:69</a></div></div>
<div class="ttc" id="namespacellvm_html_a1a86775f3d85d98a31b2751e1eb348ea"><div class="ttname"><a href="namespacellvm.html#a1a86775f3d85d98a31b2751e1eb348ea">llvm::isNullConstant</a></div><div class="ttdeci">bool isNullConstant(SDValue V)</div><div class="ttdoc">Returns true if V is a constant integer zero. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l08811">SelectionDAG.cpp:8811</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_ab30ac12d744d55e5d9d8795b1ce53433"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#ab30ac12d744d55e5d9d8795b1ce53433">llvm::SelectionDAG::getSelectCC</a></div><div class="ttdeci">SDValue getSelectCC(const SDLoc &amp;DL, SDValue LHS, SDValue RHS, SDValue True, SDValue False, ISD::CondCode Cond)</div><div class="ttdoc">Helper function to make it easier to build SelectCC&amp;#39;s if you just have an ISD::CondCode instead of an...</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8h_source.html#l01025">SelectionDAG.h:1025</a></div></div>
<div class="ttc" id="Compiler_8h_html_a9579881de06b1560d242d15171ca1b86"><div class="ttname"><a href="Compiler_8h.html#a9579881de06b1560d242d15171ca1b86">LLVM_FALLTHROUGH</a></div><div class="ttdeci">#define LLVM_FALLTHROUGH</div><div class="ttdoc">LLVM_FALLTHROUGH - Mark fallthrough cases in switch statements. </div><div class="ttdef"><b>Definition:</b> <a href="Compiler_8h_source.html#l00279">Compiler.h:279</a></div></div>
<div class="ttc" id="InstrTypes_8h_html"><div class="ttname"><a href="InstrTypes_8h.html">InstrTypes.h</a></div></div>
<div class="ttc" id="structllvm_1_1SDNodeFlags_html_a7952a7f73530f15076b2d88a671ef480"><div class="ttname"><a href="structllvm_1_1SDNodeFlags.html#a7952a7f73530f15076b2d88a671ef480">llvm::SDNodeFlags::hasNoUnsignedWrap</a></div><div class="ttdeci">bool hasNoUnsignedWrap() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00459">SelectionDAGNodes.h:459</a></div></div>
<div class="ttc" id="SmallVector_8h_html"><div class="ttname"><a href="SmallVector_8h.html">SmallVector.h</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_ab8ba6b05ad4fa7517f2e23b26f84ae1b"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#ab8ba6b05ad4fa7517f2e23b26f84ae1b">llvm::SelectionDAG::getValueType</a></div><div class="ttdeci">SDValue getValueType(EVT)</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l01546">SelectionDAG.cpp:1546</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110ac82d37f93ae4420659acdd03f79b15e0"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac82d37f93ae4420659acdd03f79b15e0">llvm::ISD::FLOG</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00641">ISDOpcodes.h:641</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_aa4766bd7c8b854a0c28d85283ab303ad"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#aa4766bd7c8b854a0c28d85283ab303ad">llvm::MCInstrDesc::OpInfo</a></div><div class="ttdeci">const MCOperandInfo * OpInfo</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00199">MCInstrDesc.h:199</a></div></div>
<div class="ttc" id="namespacellvm_1_1BitmaskEnumDetail_html_a57281a2e15e74e18c8697f5db821262b"><div class="ttname"><a href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">llvm::BitmaskEnumDetail::Mask</a></div><div class="ttdeci">std::underlying_type&lt; E &gt;::type Mask()</div><div class="ttdoc">Get a bitmask with 1s in all places up to the high-order bit of E&amp;#39;s largest value. </div><div class="ttdef"><b>Definition:</b> <a href="BitmaskEnum_8h_source.html#l00080">BitmaskEnum.h:80</a></div></div>
<div class="ttc" id="namespacellvm_1_1SI_1_1KernelInputOffsets_html_a58b4eae4b0a45d478c7c0f3959b04612a857fe4edfc845f9b0eee86ace55971c8"><div class="ttname"><a href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612a857fe4edfc845f9b0eee86ace55971c8">llvm::SI::KernelInputOffsets::NGROUPS_X</a></div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l01158">SIInstrInfo.h:1158</a></div></div>
<div class="ttc" id="SIISelLowering_8cpp_html_a068555b4b66d140162c7d3c2cb16beae"><div class="ttname"><a href="SIISelLowering_8cpp.html#a068555b4b66d140162c7d3c2cb16beae">adjustLoadValueTypeImpl</a></div><div class="ttdeci">static SDValue adjustLoadValueTypeImpl(SDValue Result, EVT LoadVT, const SDLoc &amp;DL, SelectionDAG &amp;DAG, bool Unpacked)</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l04108">SIISelLowering.cpp:4108</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eae964dd93e7a7fdbbe3e2ded767b6743e"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eae964dd93e7a7fdbbe3e2ded767b6743e">llvm::AMDGPUISD::FMAX3</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00384">AMDGPUISelLowering.h:384</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_a8594419a4ddfad2c9a79279c490e466d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">llvm::AMDGPU::SendMsg::Op</a></div><div class="ttdeci">Op</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00278">SIDefines.h:278</a></div></div>
<div class="ttc" id="classuint16__t_html"><div class="ttname"><a href="classuint16__t.html">uint16_t</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_ac3c3cf58d6d631af6a172457304d3d07a292be4a9782030bfad637581d25a5897"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a292be4a9782030bfad637581d25a5897">llvm::ISD::SETUGT</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l01059">ISDOpcodes.h:1059</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html_a9930ac25c4e4a7ff566e6301bade01e7"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a9930ac25c4e4a7ff566e6301bade01e7">llvm::SITargetLowering::PerformDAGCombine</a></div><div class="ttdeci">SDValue PerformDAGCombine(SDNode *N, DAGCombinerInfo &amp;DCI) const override</div><div class="ttdoc">This method will be invoked for all target nodes and for any target-independent nodes that the target...</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l09983">SIISelLowering.cpp:9983</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html_ae4596caca1dc56c35c56f16706aa96d0"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#ae4596caca1dc56c35c56f16706aa96d0">llvm::SITargetLowering::computeKnownBitsForFrameIndex</a></div><div class="ttdeci">void computeKnownBitsForFrameIndex(const SDValue Op, KnownBits &amp;Known, const APInt &amp;DemandedElts, const SelectionDAG &amp;DAG, unsigned Depth=0) const override</div><div class="ttdoc">Determine which of the bits of FrameIndex FIOp are known to be 0. </div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l10777">SIISelLowering.cpp:10777</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eac85de0a339386668e1ffda411b04262a"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eac85de0a339386668e1ffda411b04262a">llvm::AMDGPUISD::BUFFER_ATOMIC_INC</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00529">AMDGPUISelLowering.h:529</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea9274b426ddcae6f57d1e4ae38e81bdc1"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea9274b426ddcae6f57d1e4ae38e81bdc1">llvm::AMDGPUISD::FDOT2</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00393">AMDGPUISelLowering.h:393</a></div></div>
<div class="ttc" id="namespacellvm_1_1SIInstrFlags_html_aab1e56b694ff2c83f07ee874be04916fab01b38d29f480c7f254c6cf82e24cac3"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#aab1e56b694ff2c83f07ee874be04916fab01b38d29f480c7f254c6cf82e24cac3">llvm::SIInstrFlags::N_SUBNORMAL</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00115">SIDefines.h:115</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_a278004c824cd46c7504e68ec7c5f2d57"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a278004c824cd46c7504e68ec7c5f2d57">llvm::GCNSubtarget::hasMAIInsts</a></div><div class="ttdeci">bool hasMAIInsts() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00832">AMDGPUSubtarget.h:832</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a802353221ba95e0fb06ef5e38dd79192"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a802353221ba95e0fb06ef5e38dd79192">llvm::MVT::v2i16</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00083">MachineValueType.h:83</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_ac630ccda26fea2f45afa3fb89bc1a8f4"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#ac630ccda26fea2f45afa3fb89bc1a8f4">llvm::SelectionDAG::ReplaceAllUsesOfValueWith</a></div><div class="ttdeci">void ReplaceAllUsesOfValueWith(SDValue From, SDValue To)</div><div class="ttdoc">Replace any uses of From with To, leaving uses of other values produced by From.getNode() alone...</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l08455">SelectionDAG.cpp:8455</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_aa1cac5332a31f59e2455eaad0fb11278"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#aa1cac5332a31f59e2455eaad0fb11278">llvm::AMDGPUTargetLowering::getEquivalentMemType</a></div><div class="ttdeci">static EVT getEquivalentMemType(LLVMContext &amp;Context, EVT VT)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l00042">AMDGPUISelLowering.cpp:42</a></div></div>
<div class="ttc" id="Casting_8h_html"><div class="ttname"><a href="Casting_8h.html">Casting.h</a></div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html"><div class="ttname"><a href="classllvm_1_1TargetMachine.html">llvm::TargetMachine</a></div><div class="ttdoc">Primary interface to the complete machine description for the target machine. </div><div class="ttdef"><b>Definition:</b> <a href="Target_2TargetMachine_8h_source.html#l00065">TargetMachine.h:65</a></div></div>
<div class="ttc" id="classllvm_1_1LegacyDivergenceAnalysis_html"><div class="ttname"><a href="classllvm_1_1LegacyDivergenceAnalysis.html">llvm::LegacyDivergenceAnalysis</a></div><div class="ttdef"><b>Definition:</b> <a href="LegacyDivergenceAnalysis_8h_source.html#l00026">LegacyDivergenceAnalysis.h:26</a></div></div>
<div class="ttc" id="namespacellvm_html_aa85ac650785a53f42a7c2be9b789e21aa7a174c5ecacde605b3eab3f7996ab6c4"><div class="ttname"><a href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aa7a174c5ecacde605b3eab3f7996ab6c4">llvm::TT</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8h_source.html#l00496">ARMBaseInstrInfo.h:496</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPUFunctionArgInfo_html_a0e789059bf7f286b7f6bc75b43aac98ba32b5333e2f708d7eeb05c12e415b8fd4"><div class="ttname"><a href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98ba32b5333e2f708d7eeb05c12e415b8fd4">llvm::AMDGPUFunctionArgInfo::QUEUE_PTR</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00102">AMDGPUArgumentUsageInfo.h:102</a></div></div>
<div class="ttc" id="DAGCombine_8h_html"><div class="ttname"><a href="DAGCombine_8h.html">DAGCombine.h</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a415bc5b0844c5ed75f12a49aad425bbc"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a415bc5b0844c5ed75f12a49aad425bbc">llvm::SIMachineFunctionInfo::hasWorkGroupIDZ</a></div><div class="ttdeci">bool hasWorkGroupIDZ() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00623">SIMachineFunctionInfo.h:623</a></div></div>
<div class="ttc" id="classllvm_1_1SequentialType_html_aaf7e4d8bee1318b8352709934e19bb64"><div class="ttname"><a href="classllvm_1_1SequentialType.html#aaf7e4d8bee1318b8352709934e19bb64">llvm::SequentialType::getElementType</a></div><div class="ttdeci">Type * getElementType() const</div><div class="ttdef"><b>Definition:</b> <a href="DerivedTypes_8h_source.html#l00399">DerivedTypes.h:399</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a558dc710055f9d60cc3c0893bc29a72d"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a558dc710055f9d60cc3c0893bc29a72d">llvm::ISD::FLOG2</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00641">ISDOpcodes.h:641</a></div></div>
<div class="ttc" id="IRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00093">IRTranslator.cpp:93</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eadfc7703ef955db9b67f92a2d9450f29f"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eadfc7703ef955db9b67f92a2d9450f29f">llvm::AMDGPUISD::CVT_F32_UBYTE0</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00448">AMDGPUISelLowering.h:448</a></div></div>
<div class="ttc" id="classllvm_1_1ConstantFPSDNode_html_ae7c1495127814fa2191507b92191446d"><div class="ttname"><a href="classllvm_1_1ConstantFPSDNode.html#ae7c1495127814fa2191507b92191446d">llvm::ConstantFPSDNode::getValueAPF</a></div><div class="ttdeci">const APFloat &amp; getValueAPF() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01616">SelectionDAGNodes.h:1616</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a0ec4ca72e0920bcfea55c4f848f31c6b"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a0ec4ca72e0920bcfea55c4f848f31c6b">llvm::SIInstrInfo::isLegalFLATOffset</a></div><div class="ttdeci">bool isLegalFLATOffset(int64_t Offset, unsigned AddrSpace, bool Signed) const</div><div class="ttdoc">Returns if Offset is legal for the subtarget as the offset to a FLAT encoded instruction. </div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l06296">SIInstrInfo.cpp:6296</a></div></div>
<div class="ttc" id="structllvm_1_1MachinePointerInfo_html_a2f877286c09d06ac6b9c5534736433d9"><div class="ttname"><a href="structllvm_1_1MachinePointerInfo.html#a2f877286c09d06ac6b9c5534736433d9">llvm::MachinePointerInfo::getStack</a></div><div class="ttdeci">static MachinePointerInfo getStack(MachineFunction &amp;MF, int64_t Offset, uint8_t ID=0)</div><div class="ttdoc">Stack pointer relative access. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8cpp_source.html#l00997">MachineOperand.cpp:997</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_abc2f27ea446a79159a27f3fb39840847"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#abc2f27ea446a79159a27f3fb39840847">llvm::MachineRegisterInfo::setRegClass</a></div><div class="ttdeci">void setRegClass(unsigned Reg, const TargetRegisterClass *RC)</div><div class="ttdoc">setRegClass - Set the register class of the specified virtual register. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00058">MachineRegisterInfo.cpp:58</a></div></div>
<div class="ttc" id="classllvm_1_1StringRef_html"><div class="ttname"><a href="classllvm_1_1StringRef.html">llvm::StringRef</a></div><div class="ttdoc">StringRef - Represent a constant reference to a string, i.e. </div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00054">StringRef.h:54</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a2415bea72c995bb9cf9f85bbbf90bcd7"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a2415bea72c995bb9cf9f85bbbf90bcd7">llvm::ISD::FMAD</a></div><div class="ttdoc">FMAD - Perform a * b + c, while getting the same result as the separately rounded operations...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00360">ISDOpcodes.h:360</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a0158ee47dfa868be5d28e2cbef70d5d0"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a0158ee47dfa868be5d28e2cbef70d5d0">llvm::ISD::SETCC</a></div><div class="ttdoc">SetCC operator - This evaluates to a true value iff the condition is true. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00504">ISDOpcodes.h:504</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a58fb7c99a3300f341e23893f999d35f3"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a58fb7c99a3300f341e23893f999d35f3">llvm::MachineInstr::RemoveOperand</a></div><div class="ttdeci">void RemoveOperand(unsigned OpNo)</div><div class="ttdoc">Erase an operand from an instruction, leaving it with one fewer operand than it started with...</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l00295">MachineInstr.cpp:295</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a1ff6f20a9255f7a333f4c9d25393674c"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a1ff6f20a9255f7a333f4c9d25393674c">llvm::ISD::ATOMIC_LOAD_UMIN</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00881">ISDOpcodes.h:881</a></div></div>
<div class="ttc" id="classllvm_1_1APFloat_html_a9c5a2112c559ffbe2c7bbf5698b6482f"><div class="ttname"><a href="classllvm_1_1APFloat.html#a9c5a2112c559ffbe2c7bbf5698b6482f">llvm::APFloat::bitcastToAPInt</a></div><div class="ttdeci">APInt bitcastToAPInt() const</div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l01114">APFloat.h:1114</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_ac3c3cf58d6d631af6a172457304d3d07ab49f81c2ecbbff3d0fbe55dd46353774"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07ab49f81c2ecbbff3d0fbe55dd46353774">llvm::ISD::SETLE</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l01071">ISDOpcodes.h:1071</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a12ca178452a579ce5e3a77d039ff4cb3"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a12ca178452a579ce5e3a77d039ff4cb3">llvm::SIMachineFunctionInfo::setWorkItemIDY</a></div><div class="ttdeci">void setWorkItemIDY(ArgDescriptor Arg)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00572">SIMachineFunctionInfo.h:572</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_aad3b6954334c350e17f08d707e1f102f"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#aad3b6954334c350e17f08d707e1f102f">llvm::AMDGPUTargetLowering::SplitVectorStore</a></div><div class="ttdeci">SDValue SplitVectorStore(SDValue Op, SelectionDAG &amp;DAG) const</div><div class="ttdoc">Split a vector store into 2 stores of half the vector. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l01482">AMDGPUISelLowering.cpp:1482</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea60d5ad554c76e8f21403ebedf166f15c"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea60d5ad554c76e8f21403ebedf166f15c">llvm::AMDGPUISD::LOOP</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00348">AMDGPUISelLowering.h:348</a></div></div>
<div class="ttc" id="structllvm_1_1EVT_html_aad0b781d8b8a804437e919429069fcd7"><div class="ttname"><a href="structllvm_1_1EVT.html#aad0b781d8b8a804437e919429069fcd7">llvm::EVT::bitsEq</a></div><div class="ttdeci">bool bitsEq(EVT VT) const</div><div class="ttdoc">Return true if this has the same number of bits as VT. </div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00225">ValueTypes.h:225</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_a3f464e58eb8545a1261f5ef4be85ce95"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a3f464e58eb8545a1261f5ef4be85ce95">llvm::GCNSubtarget::hasMadF16</a></div><div class="ttdeci">bool hasMadF16() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8cpp_source.html#l00565">AMDGPUSubtarget.cpp:565</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a31f0af1863185f14e91278f7d567ae81"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a31f0af1863185f14e91278f7d567ae81">llvm::MVT::v8i8</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00075">MachineValueType.h:75</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_ade90146180a53b9d9edc077b933e70bbaf8bf104f053c930813dce1aa8b9f9f7c"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ade90146180a53b9d9edc077b933e70bbaf8bf104f053c930813dce1aa8b9f9f7c">llvm::SIInstrInfo::MO_GOTPCREL32</a></div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00154">SIInstrInfo.h:154</a></div></div>
<div class="ttc" id="classllvm_1_1SDValue_html_af6fe41bd1c6914242c20b4917de0d3f4"><div class="ttname"><a href="classllvm_1_1SDValue.html#af6fe41bd1c6914242c20b4917de0d3f4">llvm::SDValue::getNumOperands</a></div><div class="ttdeci">unsigned getNumOperands() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01157">SelectionDAGNodes.h:1157</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a01c94937492f3ac3fb1e0be8eb0b9ef1"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a01c94937492f3ac3fb1e0be8eb0b9ef1">llvm::ISD::MERGE_VALUES</a></div><div class="ttdoc">MERGE_VALUES - This node takes multiple discrete operands and returns them all as its individual resu...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00199">ISDOpcodes.h:199</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ac0035d7c1c860501c877c20e6e93297b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">llvm::MachineOperand::getReg</a></div><div class="ttdeci">Register getReg() const</div><div class="ttdoc">getReg - Returns the register number. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00358">MachineOperand.h:358</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a5183f3d72924bc7c77ba8d3f5de9f602"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a5183f3d72924bc7c77ba8d3f5de9f602">llvm::ISD::SIGN_EXTEND</a></div><div class="ttdoc">Conversion operators. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00526">ISDOpcodes.h:526</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPUFunctionArgInfo_html_a0e789059bf7f286b7f6bc75b43aac98baed4ee8d30a77bb954964f9910e8cdcb6"><div class="ttname"><a href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98baed4ee8d30a77bb954964f9910e8cdcb6">llvm::AMDGPUFunctionArgInfo::WORKITEM_ID_X</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00114">AMDGPUArgumentUsageInfo.h:114</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110ac3d12dbff6e50803982d0e92768a1479"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac3d12dbff6e50803982d0e92768a1479">llvm::ISD::ATOMIC_LOAD_SUB</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00873">ISDOpcodes.h:873</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html_a00c85693fe30c4ddff7e08b2d84ca7df"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a00c85693fe30c4ddff7e08b2d84ca7df">llvm::SITargetLowering::isTypeDesirableForOp</a></div><div class="ttdeci">bool isTypeDesirableForOp(unsigned Op, EVT VT) const override</div><div class="ttdoc">Return true if the target has native support for the specified value type and it is &amp;#39;desirable&amp;#39; to us...</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l01383">SIISelLowering.cpp:1383</a></div></div>
<div class="ttc" id="classllvm_1_1SDValue_html_a977e54da724d62e7b08e2ad69723731e"><div class="ttname"><a href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">llvm::SDValue::getOperand</a></div><div class="ttdeci">const SDValue &amp; getOperand(unsigned i) const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01161">SelectionDAGNodes.h:1161</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a1db943abc1bf78a911daeb7b03d81de8"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a1db943abc1bf78a911daeb7b03d81de8">llvm::ISD::ATOMIC_STORE</a></div><div class="ttdoc">OUTCHAIN = ATOMIC_STORE(INCHAIN, ptr, val) This corresponds to &quot;store atomic&quot; instruction. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00850">ISDOpcodes.h:850</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">llvm::TargetLoweringBase::Expand</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00118">TargetLowering.h:118</a></div></div>
<div class="ttc" id="classllvm_1_1ConstantSDNode_html_a5cb49674ec65724b4d9aecb48588a13a"><div class="ttname"><a href="classllvm_1_1ConstantSDNode.html#a5cb49674ec65724b4d9aecb48588a13a">llvm::ConstantSDNode::getZExtValue</a></div><div class="ttdeci">uint64_t getZExtValue() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01579">SelectionDAGNodes.h:1579</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">llvm::MVT::Other</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00039">MachineValueType.h:39</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110ae690127648393001a7d5b93dc23da7b3"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ae690127648393001a7d5b93dc23da7b3">llvm::ISD::TRUNCATE</a></div><div class="ttdoc">TRUNCATE - Completely drop the high bits. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00535">ISDOpcodes.h:535</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea94ca5748ef974a95fe92f90774617d92"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea94ca5748ef974a95fe92f90774617d92">llvm::AMDGPUISD::TC_RETURN</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00342">AMDGPUISelLowering.h:342</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperandInfo_html"><div class="ttname"><a href="classllvm_1_1MCOperandInfo.html">llvm::MCOperandInfo</a></div><div class="ttdoc">This holds information about one operand of a machine instruction, indicating the register class for ...</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00075">MCInstrDesc.h:75</a></div></div>
<div class="ttc" id="structllvm_1_1EVT_html_a19738f4334d4de357b22349bbb56fb5c"><div class="ttname"><a href="structllvm_1_1EVT.html#a19738f4334d4de357b22349bbb56fb5c">llvm::EVT::isSimple</a></div><div class="ttdeci">bool isSimple() const</div><div class="ttdoc">Test if the given EVT is simple (as opposed to being extended). </div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00126">ValueTypes.h:126</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html_a718142064cb4d438b13c1519972b16a3"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a718142064cb4d438b13c1519972b16a3">llvm::SITargetLowering::passSpecialInputs</a></div><div class="ttdeci">void passSpecialInputs(CallLoweringInfo &amp;CLI, CCState &amp;CCInfo, const SIMachineFunctionInfo &amp;Info, SmallVectorImpl&lt; std::pair&lt; unsigned, SDValue &gt;&gt; &amp;RegsToPass, SmallVectorImpl&lt; SDValue &gt; &amp;MemOpChains, SDValue Chain) const</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l02436">SIISelLowering.cpp:2436</a></div></div>
<div class="ttc" id="namespacellvm_1_1NVPTX_1_1PTXLdStInstCode_html_a91119cbee2be000c528a690252aee07c"><div class="ttname"><a href="namespacellvm_1_1NVPTX_1_1PTXLdStInstCode.html#a91119cbee2be000c528a690252aee07c">llvm::NVPTX::PTXLdStInstCode::VecType</a></div><div class="ttdeci">VecType</div><div class="ttdef"><b>Definition:</b> <a href="NVPTX_8h_source.html#l00103">NVPTX.h:103</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html_a0a25ae4ea692ba36dd37aa3e6db06245"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a0a25ae4ea692ba36dd37aa3e6db06245">llvm::SITargetLowering::LowerCallResult</a></div><div class="ttdeci">SDValue LowerCallResult(SDValue Chain, SDValue InFlag, CallingConv::ID CallConv, bool isVarArg, const SmallVectorImpl&lt; ISD::InputArg &gt; &amp;Ins, const SDLoc &amp;DL, SelectionDAG &amp;DAG, SmallVectorImpl&lt; SDValue &gt; &amp;InVals, bool isThisReturn, SDValue ThisVal) const</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l02378">SIISelLowering.cpp:2378</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a5d0de8c6fe63f5731a6aa3a47366cebc"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a5d0de8c6fe63f5731a6aa3a47366cebc">llvm::SIMachineFunctionInfo::setBytesInStackArgArea</a></div><div class="ttdeci">void setBytesInStackArgArea(unsigned Bytes)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00529">SIMachineFunctionInfo.h:529</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_a52b3955112597a3fcbe612414ec40e79"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#a52b3955112597a3fcbe612414ec40e79">llvm::AMDGPUSubtarget::getFlatWorkGroupSizes</a></div><div class="ttdeci">std::pair&lt; unsigned, unsigned &gt; getFlatWorkGroupSizes(const Function &amp;F) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8cpp_source.html#l00363">AMDGPUSubtarget.cpp:363</a></div></div>
<div class="ttc" id="classllvm_1_1CCState_html_a5a67878322183059c969a26b2f232031"><div class="ttname"><a href="classllvm_1_1CCState.html#a5a67878322183059c969a26b2f232031">llvm::CCState::AllocateReg</a></div><div class="ttdeci">unsigned AllocateReg(unsigned Reg)</div><div class="ttdoc">AllocateReg - Attempt to allocate one register. </div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00354">CallingConvLower.h:354</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a3ffe0b061b7394b3a331f03f991dfe8f"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a3ffe0b061b7394b3a331f03f991dfe8f">llvm::AMDGPUTargetLowering::shouldExpandAtomicRMWInIR</a></div><div class="ttdeci">AtomicExpansionKind shouldExpandAtomicRMWInIR(AtomicRMWInst *) const override</div><div class="ttdoc">Returns how the IR-level AtomicExpand pass should expand the given AtomicRMW, if at all...</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l04708">AMDGPUISelLowering.cpp:4708</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_aa2c79319dfc91576e6f1ce1c2d56188d"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#aa2c79319dfc91576e6f1ce1c2d56188d">llvm::SIMachineFunctionInfo::addWorkGroupIDX</a></div><div class="ttdeci">unsigned addWorkGroupIDX()</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00543">SIMachineFunctionInfo.h:543</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_afdef738c41b02f8f089b8774974eb0cb"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#afdef738c41b02f8f089b8774974eb0cb">llvm::MachineRegisterInfo::getLiveInVirtReg</a></div><div class="ttdeci">unsigned getLiveInVirtReg(unsigned PReg) const</div><div class="ttdoc">getLiveInVirtReg - If PReg is a live-in physical register, return the corresponding live-in physical ...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00460">MachineRegisterInfo.cpp:460</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_ab33f64f0272fe1831cf4bcdbb6c198c9"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#ab33f64f0272fe1831cf4bcdbb6c198c9">llvm::SelectionDAG::setNodeMemRefs</a></div><div class="ttdeci">void setNodeMemRefs(MachineSDNode *N, ArrayRef&lt; MachineMemOperand *&gt; NewMemRefs)</div><div class="ttdoc">Mutate the specified machine node&amp;#39;s memory references to the provided list. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l07732">SelectionDAG.cpp:7732</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a3f7a45f6e10668a5f702e26bca80d18e"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00431">MachineInstr.h:431</a></div></div>
<div class="ttc" id="classllvm_1_1SDValue_html"><div class="ttname"><a href="classllvm_1_1SDValue.html">llvm::SDValue</a></div><div class="ttdoc">Unlike LLVM values, Selection DAG nodes may return multiple values as the result of a computation...</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00124">SelectionDAGNodes.h:124</a></div></div>
<div class="ttc" id="classllvm_1_1LoopBase_html_a40f34cc77d2b3bc73384f535c8101858"><div class="ttname"><a href="classllvm_1_1LoopBase.html#a40f34cc77d2b3bc73384f535c8101858">llvm::LoopBase::blocks</a></div><div class="ttdeci">iterator_range&lt; block_iterator &gt; blocks() const</div><div class="ttdef"><b>Definition:</b> <a href="LoopInfo_8h_source.html#l00161">LoopInfo.h:161</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html_a92bd7eb8dcbdfa0341a4fe88a09941da"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a92bd7eb8dcbdfa0341a4fe88a09941da">llvm::SITargetLowering::EmitInstrWithCustomInserter</a></div><div class="ttdeci">MachineBasicBlock * EmitInstrWithCustomInserter(MachineInstr &amp;MI, MachineBasicBlock *BB) const override</div><div class="ttdoc">This method should be implemented by targets that mark instructions with the &amp;#39;usesCustomInserter&amp;#39; fla...</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l03586">SIISelLowering.cpp:3586</a></div></div>
<div class="ttc" id="namespacellvm_html_a077981b5798a5d7a95cec16ece863aeb"><div class="ttname"><a href="namespacellvm.html#a077981b5798a5d7a95cec16ece863aeb">llvm::finalizeBundle</a></div><div class="ttdeci">void finalizeBundle(MachineBasicBlock &amp;MBB, MachineBasicBlock::instr_iterator FirstMI, MachineBasicBlock::instr_iterator LastMI)</div><div class="ttdoc">finalizeBundle - Finalize a machine instruction bundle which includes a sequence of instructions star...</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBundle_8cpp_source.html#l00125">MachineInstrBundle.cpp:125</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a6d26c45c040d8f85d577a5f645261d1a"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a6d26c45c040d8f85d577a5f645261d1a">llvm::ISD::FNEG</a></div><div class="ttdoc">Perform various unary floating-point operations inspired by libm. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00640">ISDOpcodes.h:640</a></div></div>
<div class="ttc" id="SIISelLowering_8cpp_html_a2402756498c92310002727fef166f84f"><div class="ttname"><a href="SIISelLowering_8cpp.html#a2402756498c92310002727fef166f84f">hasCFUser</a></div><div class="ttdeci">static bool hasCFUser(const Value *V, SmallPtrSet&lt; const Value *, 16 &gt; &amp;Visited)</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l11007">SIISelLowering.cpp:11007</a></div></div>
<div class="ttc" id="namespacellvm_1_1CallingConv_html_a26805f452dc4cd6aaf1bfdfdf42ae794a27a385675142c462571165c839e41aa0"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a27a385675142c462571165c839e41aa0">llvm::CallingConv::AMDGPU_KERNEL</a></div><div class="ttdoc">Calling convention for AMDGPU code object kernels. </div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00211">CallingConv.h:211</a></div></div>
<div class="ttc" id="classllvm_1_1Triple_html_a3cfefc755ab656000934f91193afb1cd"><div class="ttname"><a href="classllvm_1_1Triple.html#a3cfefc755ab656000934f91193afb1cd">llvm::Triple::OSType</a></div><div class="ttdeci">OSType</div><div class="ttdef"><b>Definition:</b> <a href="Triple_8h_source.html#l00157">Triple.h:157</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_a2255c0088e9b8bd3aa1223c0f3f9564e"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a2255c0088e9b8bd3aa1223c0f3f9564e">llvm::GCNSubtarget::getMaxPrivateElementSize</a></div><div class="ttdeci">unsigned getMaxPrivateElementSize() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00469">AMDGPUSubtarget.h:469</a></div></div>
<div class="ttc" id="SIISelLowering_8cpp_html_a57092207ac7c0e92125ee63f023024b9"><div class="ttname"><a href="SIISelLowering_8cpp.html#a57092207ac7c0e92125ee63f023024b9">processShaderInputArgs</a></div><div class="ttdeci">static void processShaderInputArgs(SmallVectorImpl&lt; ISD::InputArg &gt; &amp;Splits, CallingConv::ID CallConv, ArrayRef&lt; ISD::InputArg &gt; Ins, BitVector &amp;Skipped, FunctionType *FType, SIMachineFunctionInfo *Info)</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l01573">SIISelLowering.cpp:1573</a></div></div>
<div class="ttc" id="structllvm_1_1EVT_html_a752372e170e4e7c595bf8810bb52adf2"><div class="ttname"><a href="structllvm_1_1EVT.html#a752372e170e4e7c595bf8810bb52adf2">llvm::EVT::getIntegerVT</a></div><div class="ttdeci">static EVT getIntegerVT(LLVMContext &amp;Context, unsigned BitWidth)</div><div class="ttdoc">Returns the EVT that represents an integer with the given number of bits. </div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00064">ValueTypes.h:64</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_a59ae7f93fccb0ae431e82f8d74ba443c"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a59ae7f93fccb0ae431e82f8d74ba443c">llvm::TargetLoweringBase::getPreferredVectorAction</a></div><div class="ttdeci">virtual TargetLoweringBase::LegalizeTypeAction getPreferredVectorAction(MVT VT) const</div><div class="ttdoc">Return the preferred vector type legalization action. </div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00309">TargetLowering.h:309</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a018924463515df5f66f3c5a039750da8ae2d2ec42fd2de0e4c99b4c3c9cbbd04b"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8ae2d2ec42fd2de0e4c99b4c3c9cbbd04b">llvm::AMDGPU::Hwreg::ID_MEM_BASES</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00325">SIDefines.h:325</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_ad08ed580345a51c50d9477dec1e65818"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">llvm::MachineInstrBuilder::addReg</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addReg(Register RegNo, unsigned flags=0, unsigned SubReg=0) const</div><div class="ttdoc">Add a new virtual register operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00088">MachineInstrBuilder.h:88</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346af74fabd4f798ee5b63e5adb8b610a7c4"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af74fabd4f798ee5b63e5adb8b610a7c4">llvm::MVT::v32i8</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00077">MachineValueType.h:77</a></div></div>
<div class="ttc" id="classllvm_1_1SIFrameLowering_html_a1092e60fbaf05a451dd94fed2dedf24a"><div class="ttname"><a href="classllvm_1_1SIFrameLowering.html#a1092e60fbaf05a451dd94fed2dedf24a">llvm::SIFrameLowering::hasFP</a></div><div class="ttdeci">bool hasFP(const MachineFunction &amp;MF) const override</div><div class="ttdoc">hasFP - Return true if the specified function should have a dedicated frame pointer register...</div><div class="ttdef"><b>Definition:</b> <a href="SIFrameLowering_8cpp_source.html#l01125">SIFrameLowering.cpp:1125</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea3f02f120ade645c2bf98928f3f6aca9c"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea3f02f120ade645c2bf98928f3f6aca9c">llvm::AMDGPUISD::BUFFER_ATOMIC_SMAX</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00524">AMDGPUISelLowering.h:524</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a7c47226f266248f4b8c155b83601b109"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7c47226f266248f4b8c155b83601b109">llvm::ISD::ATOMIC_LOAD</a></div><div class="ttdoc">Val, OUTCHAIN = ATOMIC_LOAD(INCHAIN, ptr) This corresponds to &quot;load atomic&quot; instruction. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00846">ISDOpcodes.h:846</a></div></div>
<div class="ttc" id="classllvm_1_1APFloat_html_a833f6b183e2adebde0fb463e6a6297fe"><div class="ttname"><a href="classllvm_1_1APFloat.html#a833f6b183e2adebde0fb463e6a6297fe">llvm::APFloat::isSignaling</a></div><div class="ttdeci">bool isSignaling() const</div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l01169">APFloat.h:1169</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a953df07e79c704e6dfc7cb191f3732f0"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a953df07e79c704e6dfc7cb191f3732f0">llvm::AMDGPUTargetLowering::getVectorIdxTy</a></div><div class="ttdeci">MVT getVectorIdxTy(const DataLayout &amp;) const override</div><div class="ttdoc">Returns the type to be used for the index operand of: ISD::INSERT_VECTOR_ELT, ISD::EXTRACT_VECTOR_ELT...</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l00612">AMDGPUISelLowering.cpp:612</a></div></div>
<div class="ttc" id="classllvm_1_1Value_html_a9d7de807ebdfe1819df3ff6cb0f16158"><div class="ttname"><a href="classllvm_1_1Value.html#a9d7de807ebdfe1819df3ff6cb0f16158">llvm::Value::use_empty</a></div><div class="ttdeci">bool use_empty() const</div><div class="ttdef"><b>Definition:</b> <a href="Value_8h_source.html#l00343">Value.h:343</a></div></div>
<div class="ttc" id="classllvm_1_1MemSDNode_html_a91a915ac1264d45883283d7f21960f8b"><div class="ttname"><a href="classllvm_1_1MemSDNode.html#a91a915ac1264d45883283d7f21960f8b">llvm::MemSDNode::getBasePtr</a></div><div class="ttdeci">const SDValue &amp; getBasePtr() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01387">SelectionDAGNodes.h:1387</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea4d3421b2a779f5f0c5970c8f5f550c76"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea4d3421b2a779f5f0c5970c8f5f550c76">llvm::AMDGPUISD::COS_HW</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00379">AMDGPUISelLowering.h:379</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_ae73894797c63cdacffa04bc100873df3"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#ae73894797c63cdacffa04bc100873df3">llvm::SelectionDAG::getContext</a></div><div class="ttdeci">LLVMContext * getContext() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8h_source.html#l00430">SelectionDAG.h:430</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea1ccdf175d98c6185d058929850b208c6"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea1ccdf175d98c6185d058929850b208c6">llvm::AMDGPUISD::FFBH_I32</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00422">AMDGPUISelLowering.h:422</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a576080a08ef1bbab0308eac9d5838f75"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a576080a08ef1bbab0308eac9d5838f75">llvm::ISD::SCALAR_TO_VECTOR</a></div><div class="ttdoc">SCALAR_TO_VECTOR(VAL) - This represents the operation of loading a scalar value into element 0 of the...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00429">ISDOpcodes.h:429</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1Key_html_a1958a762261549463a280bac3274d6d5"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1Key.html#a1958a762261549463a280bac3274d6d5">llvm::AMDGPU::HSAMD::Kernel::Key::Args</a></div><div class="ttdeci">constexpr char Args[]</div><div class="ttdoc">Key for Kernel::Metadata::mArgs. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUMetadata_8h_source.html#l00379">AMDGPUMetadata.h:379</a></div></div>
<div class="ttc" id="classllvm_1_1APFloat_html_a010e22ea9432c4b7d5962406932ed27b"><div class="ttname"><a href="classllvm_1_1APFloat.html#a010e22ea9432c4b7d5962406932ed27b">llvm::APFloat::getQNaN</a></div><div class="ttdeci">static APFloat getQNaN(const fltSemantics &amp;Sem, bool Negative=false, const APInt *payload=nullptr)</div><div class="ttdoc">Factory for QNaN values. </div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00906">APFloat.h:906</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea9b787e6ece8b1012cb25ec1a17181ab1"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea9b787e6ece8b1012cb25ec1a17181ab1">llvm::AMDGPUISD::BUFFER_ATOMIC_XOR</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00528">AMDGPUISelLowering.h:528</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html_a5a494b64d5fe298962bb42fc2ac098f0"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a5a494b64d5fe298962bb42fc2ac098f0">llvm::SITargetLowering::shouldConvertConstantLoadToIntImm</a></div><div class="ttdeci">bool shouldConvertConstantLoadToIntImm(const APInt &amp;Imm, Type *Ty) const override</div><div class="ttdoc">Return true if it is beneficial to convert a load of a constant to just the constant itself...</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l01377">SIISelLowering.cpp:1377</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html_ad89bcbe8a00a57884989de6adbc13ed8"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#ad89bcbe8a00a57884989de6adbc13ed8">llvm::SITargetLowering::initializeSplitCSR</a></div><div class="ttdeci">void initializeSplitCSR(MachineBasicBlock *Entry) const override</div><div class="ttdoc">Perform necessary initialization to handle a subset of CSRs explicitly via copies. </div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l01988">SIISelLowering.cpp:1988</a></div></div>
<div class="ttc" id="namespaceAMDGPUAS_html_afcb1e66314d0104a9c726cbd599c27e6ad304ae27136802df563d339665ffbf9d"><div class="ttname"><a href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6ad304ae27136802df563d339665ffbf9d">AMDGPUAS::CONSTANT_ADDRESS</a></div><div class="ttdoc">Address space for constant memory (VTX2). </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPU_8h_source.html#l00275">AMDGPU.h:275</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eade9e553a6f004b4bd01abcb57712208a"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eade9e553a6f004b4bd01abcb57712208a">llvm::AMDGPUISD::CVT_F32_UBYTE3</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00451">AMDGPUISelLowering.h:451</a></div></div>
<div class="ttc" id="namespacellvm_1_1SIInstrFlags_html_aab1e56b694ff2c83f07ee874be04916faac5799ae9795275bfc6370dfa74bcba3"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#aab1e56b694ff2c83f07ee874be04916faac5799ae9795275bfc6370dfa74bcba3">llvm::SIInstrFlags::P_SUBNORMAL</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00118">SIDefines.h:118</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea05cf29ebf61481e1e9b60c16421956cc"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea05cf29ebf61481e1e9b60c16421956cc">llvm::AMDGPUISD::MUL_I24</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00425">AMDGPUISelLowering.h:425</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a6b3d129b46bc1ba331b5d35f8cf8a501"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a6b3d129b46bc1ba331b5d35f8cf8a501">llvm::ISD::ADDCARRY</a></div><div class="ttdoc">Carry-using nodes for multiple precision addition and subtraction. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00243">ISDOpcodes.h:243</a></div></div>
<div class="ttc" id="classllvm_1_1Function_html_a0b44832d4b6bb57b0e8c61fc3242547b"><div class="ttname"><a href="classllvm_1_1Function.html#a0b44832d4b6bb57b0e8c61fc3242547b">llvm::Function::args</a></div><div class="ttdeci">iterator_range&lt; arg_iterator &gt; args()</div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00730">Function.h:730</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
<div class="ttc" id="classllvm_1_1Type_html_a81eef9d7336f7ee43be79630d8e8ec86"><div class="ttname"><a href="classllvm_1_1Type.html#a81eef9d7336f7ee43be79630d8e8ec86">llvm::Type::isStructTy</a></div><div class="ttdeci">bool isStructTy() const</div><div class="ttdoc">True if this is an instance of StructType. </div><div class="ttdef"><b>Definition:</b> <a href="Type_8h_source.html#l00218">Type.h:218</a></div></div>
<div class="ttc" id="classllvm_1_1ArrayRef_html_ac835b8735b1b2faec0efdca236e37d94"><div class="ttname"><a href="classllvm_1_1ArrayRef.html#ac835b8735b1b2faec0efdca236e37d94">llvm::ArrayRef::empty</a></div><div class="ttdeci">bool empty() const</div><div class="ttdoc">empty - Check if the array is empty. </div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00153">ArrayRef.h:153</a></div></div>
<div class="ttc" id="classllvm_1_1APFloat_html_af739a28663314781780783f9741801a8"><div class="ttname"><a href="classllvm_1_1APFloat.html#af739a28663314781780783f9741801a8">llvm::APFloat::compare</a></div><div class="ttdeci">cmpResult compare(const APFloat &amp;RHS) const</div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l01122">APFloat.h:1122</a></div></div>
<div class="ttc" id="classllvm_1_1MIBundleBuilder_html"><div class="ttname"><a href="classllvm_1_1MIBundleBuilder.html">llvm::MIBundleBuilder</a></div><div class="ttdoc">Helper class for constructing bundles of MachineInstrs. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00512">MachineInstrBuilder.h:512</a></div></div>
<div class="ttc" id="classllvm_1_1Type_html_aebb021dcdabc378dfc5300b41d33821b"><div class="ttname"><a href="classllvm_1_1Type.html#aebb021dcdabc378dfc5300b41d33821b">llvm::Type::getContainedType</a></div><div class="ttdeci">Type * getContainedType(unsigned i) const</div><div class="ttdoc">This method is used to implement the type iterator (defined at the end of the file). </div><div class="ttdef"><b>Definition:</b> <a href="Type_8h_source.html#l00336">Type.h:336</a></div></div>
<div class="ttc" id="classllvm_1_1IntrinsicInst_html"><div class="ttname"><a href="classllvm_1_1IntrinsicInst.html">llvm::IntrinsicInst</a></div><div class="ttdoc">A wrapper class for inspecting calls to intrinsic functions. </div><div class="ttdef"><b>Definition:</b> <a href="IntrinsicInst_8h_source.html#l00044">IntrinsicInst.h:44</a></div></div>
<div class="ttc" id="classllvm_1_1Instruction_html_a1a7f07aaef6a3bee130bf0e0f0536802"><div class="ttname"><a href="classllvm_1_1Instruction.html#a1a7f07aaef6a3bee130bf0e0f0536802">llvm::Instruction::getParent</a></div><div class="ttdeci">const BasicBlock * getParent() const</div><div class="ttdef"><b>Definition:</b> <a href="IR_2Instruction_8h_source.html#l00066">Instruction.h:66</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html_a2cc8bb867c8949943ca7d88f1db31fde"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#a2cc8bb867c8949943ca7d88f1db31fde">llvm::MachineFrameInfo::hasCalls</a></div><div class="ttdeci">bool hasCalls() const</div><div class="ttdoc">Return true if the current function has any function calls. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00582">MachineFrameInfo.h:582</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110aac2f0a84dd2aa5ee4c3f1385e9565f5e"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aac2f0a84dd2aa5ee4c3f1385e9565f5e">llvm::ISD::Constant</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00062">ISDOpcodes.h:62</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a2dc876d6cc16ac04376483552292f9f4"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a2dc876d6cc16ac04376483552292f9f4">llvm::ISD::FNEARBYINT</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00642">ISDOpcodes.h:642</a></div></div>
<div class="ttc" id="classllvm_1_1Type_html_abd842219a44eaeef3ae1b59757bb6c9d"><div class="ttname"><a href="classllvm_1_1Type.html#abd842219a44eaeef3ae1b59757bb6c9d">llvm::Type::getFltSemantics</a></div><div class="ttdeci">const fltSemantics &amp; getFltSemantics() const</div><div class="ttdef"><b>Definition:</b> <a href="Type_8h_source.html#l00169">Type.h:169</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a30316f8f9985260c49d7c26bc70a6cad"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a30316f8f9985260c49d7c26bc70a6cad">llvm::ISD::GlobalAddress</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00063">ISDOpcodes.h:63</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html_aae668edf01c895691c170a07a7a15a6b"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#aae668edf01c895691c170a07a7a15a6b">llvm::SITargetLowering::LowerOperation</a></div><div class="ttdeci">SDValue LowerOperation(SDValue Op, SelectionDAG &amp;DAG) const override</div><div class="ttdoc">This callback is invoked for operations that are unsupported by the target, which are registered to u...</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l04035">SIISelLowering.cpp:4035</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a70091a1882ba04a886fe9682150cef57"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a70091a1882ba04a886fe9682150cef57">llvm::SIMachineFunctionInfo::getPreloadedReg</a></div><div class="ttdeci">Register getPreloadedReg(AMDGPUFunctionArgInfo::PreloadedValue Value) const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00668">SIMachineFunctionInfo.h:668</a></div></div>
<div class="ttc" id="classllvm_1_1LoadSDNode_html"><div class="ttname"><a href="classllvm_1_1LoadSDNode.html">llvm::LoadSDNode</a></div><div class="ttdoc">This class is used to represent ISD::LOAD nodes. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l02223">SelectionDAGNodes.h:2223</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_a95d2929d1a7c8c66554f0b44b153b573"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a95d2929d1a7c8c66554f0b44b153b573">llvm::GCNSubtarget::getRegisterInfo</a></div><div class="ttdeci">const SIRegisterInfo * getRegisterInfo() const override</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00421">AMDGPUSubtarget.h:421</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html_acf18fd06c03bc65cbbf30fe2dc9201e0"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#acf18fd06c03bc65cbbf30fe2dc9201e0">llvm::SITargetLowering::shouldEmitPCReloc</a></div><div class="ttdeci">bool shouldEmitPCReloc(const GlobalValue *GV) const</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l04450">SIISelLowering.cpp:4450</a></div></div>
<div class="ttc" id="MachineLoopInfo_8h_html"><div class="ttname"><a href="MachineLoopInfo_8h.html">MachineLoopInfo.h</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:11:38 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
