

================================================================
== Vivado HLS Report for 'forward_3'
================================================================
* Date:           Fri May 24 00:15:55 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        zynqconn
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.261|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------+----------------+-----+-----+-----+-----+---------+
        |                           |                |  Latency  |  Interval | Pipeline|
        |          Instance         |     Module     | min | max | min | max |   Type  |
        +---------------------------+----------------+-----+-----+-----+-----+---------+
        |grp_forward_conv_1_fu_188  |forward_conv_1  |    ?|    ?|    ?|    ?|   none  |
        +---------------------------+----------------+-----+-----+-----+-----+---------+

        * Loop: 
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |                 |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1         |  3200|  3200|         2|          -|          -|  1600|    no    |
        |- Loop 2         |  3420|  3420|       342|          -|          -|    10|    no    |
        | + Loop 2.1      |   340|   340|        34|          -|          -|    10|    no    |
        |  ++ Loop 2.1.1  |    32|    32|         2|          -|          -|    16|    no    |
        |- Loop 3         |  3200|  3200|         2|          -|          -|  1600|    no    |
        +-----------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    183|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      1|     607|   1008|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    200|
|Register         |        -|      -|     146|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      1|     753|   1391|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|   ~0  |   ~0   |      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------+----------------+---------+-------+-----+------+
    |          Instance         |     Module     | BRAM_18K| DSP48E|  FF |  LUT |
    +---------------------------+----------------+---------+-------+-----+------+
    |grp_forward_conv_1_fu_188  |forward_conv_1  |        0|      1|  607|  1008|
    +---------------------------+----------------+---------+-------+-----+------+
    |Total                      |                |        0|      1|  607|  1008|
    +---------------------------+----------------+---------+-------+-----+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------------------------+----------+-------+---+----+------------+------------+
    |                    Variable Name                   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------------------------+----------+-------+---+----+------------+------------+
    |ix_fu_227_p2                                        |     +    |      0|  0|  13|           4|           1|
    |iy_fu_239_p2                                        |     +    |      0|  0|  13|           4|           1|
    |iz_fu_281_p2                                        |     +    |      0|  0|  15|           5|           1|
    |next_mul_fu_287_p2                                  |     +    |      0|  0|  13|           7|          11|
    |p_i0_6_fu_340_p2                                    |     +    |      0|  0|  13|          11|           1|
    |p_i0_fu_211_p2                                      |     +    |      0|  0|  13|          11|           1|
    |tmp1_fu_265_p2                                      |     +    |      0|  0|  15|           7|           7|
    |tmp2_fu_293_p2                                      |     +    |      0|  0|   9|          11|          11|
    |tmp_7_i_fu_298_p2                                   |     +    |      0|  0|   9|          11|          11|
    |exitcond7_i_fu_221_p2                               |   icmp   |      0|  0|   9|           4|           4|
    |exitcond8_i_fu_233_p2                               |   icmp   |      0|  0|   9|           4|           4|
    |exitcond_i_fu_275_p2                                |   icmp   |      0|  0|  11|           5|           6|
    |tmp_fu_205_p2                                       |   icmp   |      0|  0|  13|          11|          10|
    |tmp_s_fu_334_p2                                     |   icmp   |      0|  0|  13|          11|          10|
    |conv_layer_5_16_1_0_14_14_6_relu1_output_data_V_d0  |  select  |      0|  0|  15|           1|           1|
    +----------------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                               |          |      0|  0| 183|         107|          80|
    +----------------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------------------+----+-----------+-----+-----------+
    |                           Name                           | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                                 |  50|         11|    1|         11|
    |conv_layer_5_16_1_0_14_14_6_output_data_V_address0        |  21|          4|   11|         44|
    |conv_layer_5_16_1_0_14_14_6_output_data_V_ce0             |  15|          3|    1|          3|
    |conv_layer_5_16_1_0_14_14_6_output_data_V_d0              |  15|          3|   16|         48|
    |conv_layer_5_16_1_0_14_14_6_output_data_V_we0             |  15|          3|    1|          3|
    |conv_layer_5_16_1_0_14_14_6_relu1_input_data_V_address0   |  15|          3|   11|         33|
    |conv_layer_5_16_1_0_14_14_6_relu1_output_data_V_address0  |  15|          3|   11|         33|
    |p_i0_0_i1_reg_177                                         |   9|          2|   11|         22|
    |p_i0_0_i_reg_122                                          |   9|          2|   11|         22|
    |p_x_assign_reg_133                                        |   9|          2|    4|          8|
    |p_y_assign_reg_144                                        |   9|          2|    4|          8|
    |p_z_assign_reg_155                                        |   9|          2|    5|         10|
    |phi_mul_reg_166                                           |   9|          2|   11|         22|
    +----------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                     | 200|         42|   98|        267|
    +----------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                               |  10|   0|   10|          0|
    |grp_forward_conv_1_fu_188_ap_start_reg  |   1|   0|    1|          0|
    |ix_reg_377                              |   4|   0|    4|          0|
    |iy_reg_385                              |   4|   0|    4|          0|
    |iz_reg_398                              |   5|   0|    5|          0|
    |next_mul_reg_403                        |  11|   0|   11|          0|
    |p_i0_0_i1_cast3_reg_418                 |  11|   0|   64|         53|
    |p_i0_0_i1_reg_177                       |  11|   0|   11|          0|
    |p_i0_0_i_cast7_reg_351                  |  11|   0|   64|         53|
    |p_i0_0_i_reg_122                        |  11|   0|   11|          0|
    |p_i0_6_reg_426                          |  11|   0|   11|          0|
    |p_i0_reg_359                            |  11|   0|   11|          0|
    |p_x_assign_cast6_reg_369                |   4|   0|   11|          7|
    |p_x_assign_reg_133                      |   4|   0|    4|          0|
    |p_y_assign_reg_144                      |   4|   0|    4|          0|
    |p_z_assign_reg_155                      |   5|   0|    5|          0|
    |phi_mul_reg_166                         |  11|   0|   11|          0|
    |tmp1_cast_reg_390                       |   6|   0|   11|          5|
    |tmp_8_i_reg_408                         |  11|   0|   64|         53|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   | 146|   0|  317|        171|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------------------------------+-----+-----+------------+-------------------------------------------------+--------------+
|                         RTL Ports                        | Dir | Bits|  Protocol  |                  Source Object                  |    C Type    |
+----------------------------------------------------------+-----+-----+------------+-------------------------------------------------+--------------+
|ap_clk                                                    |  in |    1| ap_ctrl_hs |                    forward.3                    | return value |
|ap_rst                                                    |  in |    1| ap_ctrl_hs |                    forward.3                    | return value |
|ap_start                                                  |  in |    1| ap_ctrl_hs |                    forward.3                    | return value |
|ap_done                                                   | out |    1| ap_ctrl_hs |                    forward.3                    | return value |
|ap_idle                                                   | out |    1| ap_ctrl_hs |                    forward.3                    | return value |
|ap_ready                                                  | out |    1| ap_ctrl_hs |                    forward.3                    | return value |
|conv_layer_5_16_1_0_14_14_6_input_data_V_address0         | out |   11|  ap_memory |     conv_layer_5_16_1_0_14_14_6_input_data_V    |     array    |
|conv_layer_5_16_1_0_14_14_6_input_data_V_ce0              | out |    1|  ap_memory |     conv_layer_5_16_1_0_14_14_6_input_data_V    |     array    |
|conv_layer_5_16_1_0_14_14_6_input_data_V_q0               |  in |   16|  ap_memory |     conv_layer_5_16_1_0_14_14_6_input_data_V    |     array    |
|conv_layer_5_16_1_0_14_14_6_output_data_V_address0        | out |   11|  ap_memory |    conv_layer_5_16_1_0_14_14_6_output_data_V    |     array    |
|conv_layer_5_16_1_0_14_14_6_output_data_V_ce0             | out |    1|  ap_memory |    conv_layer_5_16_1_0_14_14_6_output_data_V    |     array    |
|conv_layer_5_16_1_0_14_14_6_output_data_V_we0             | out |    1|  ap_memory |    conv_layer_5_16_1_0_14_14_6_output_data_V    |     array    |
|conv_layer_5_16_1_0_14_14_6_output_data_V_d0              | out |   16|  ap_memory |    conv_layer_5_16_1_0_14_14_6_output_data_V    |     array    |
|conv_layer_5_16_1_0_14_14_6_output_data_V_q0              |  in |   16|  ap_memory |    conv_layer_5_16_1_0_14_14_6_output_data_V    |     array    |
|conv_layer_5_16_1_0_14_14_6_W_data_V_address0             | out |   12|  ap_memory |       conv_layer_5_16_1_0_14_14_6_W_data_V      |     array    |
|conv_layer_5_16_1_0_14_14_6_W_data_V_ce0                  | out |    1|  ap_memory |       conv_layer_5_16_1_0_14_14_6_W_data_V      |     array    |
|conv_layer_5_16_1_0_14_14_6_W_data_V_q0                   |  in |   16|  ap_memory |       conv_layer_5_16_1_0_14_14_6_W_data_V      |     array    |
|conv_layer_5_16_1_0_14_14_6_inpad_data_V_address0         | out |   11|  ap_memory |     conv_layer_5_16_1_0_14_14_6_inpad_data_V    |     array    |
|conv_layer_5_16_1_0_14_14_6_inpad_data_V_ce0              | out |    1|  ap_memory |     conv_layer_5_16_1_0_14_14_6_inpad_data_V    |     array    |
|conv_layer_5_16_1_0_14_14_6_inpad_data_V_we0              | out |    1|  ap_memory |     conv_layer_5_16_1_0_14_14_6_inpad_data_V    |     array    |
|conv_layer_5_16_1_0_14_14_6_inpad_data_V_d0               | out |   16|  ap_memory |     conv_layer_5_16_1_0_14_14_6_inpad_data_V    |     array    |
|conv_layer_5_16_1_0_14_14_6_inpad_data_V_q0               |  in |   16|  ap_memory |     conv_layer_5_16_1_0_14_14_6_inpad_data_V    |     array    |
|conv_layer_5_16_1_0_14_14_6_relu1_input_data_V_address0   | out |   11|  ap_memory |  conv_layer_5_16_1_0_14_14_6_relu1_input_data_V |     array    |
|conv_layer_5_16_1_0_14_14_6_relu1_input_data_V_ce0        | out |    1|  ap_memory |  conv_layer_5_16_1_0_14_14_6_relu1_input_data_V |     array    |
|conv_layer_5_16_1_0_14_14_6_relu1_input_data_V_we0        | out |    1|  ap_memory |  conv_layer_5_16_1_0_14_14_6_relu1_input_data_V |     array    |
|conv_layer_5_16_1_0_14_14_6_relu1_input_data_V_d0         | out |   16|  ap_memory |  conv_layer_5_16_1_0_14_14_6_relu1_input_data_V |     array    |
|conv_layer_5_16_1_0_14_14_6_relu1_input_data_V_q0         |  in |   16|  ap_memory |  conv_layer_5_16_1_0_14_14_6_relu1_input_data_V |     array    |
|conv_layer_5_16_1_0_14_14_6_relu1_output_data_V_address0  | out |   11|  ap_memory | conv_layer_5_16_1_0_14_14_6_relu1_output_data_V |     array    |
|conv_layer_5_16_1_0_14_14_6_relu1_output_data_V_ce0       | out |    1|  ap_memory | conv_layer_5_16_1_0_14_14_6_relu1_output_data_V |     array    |
|conv_layer_5_16_1_0_14_14_6_relu1_output_data_V_we0       | out |    1|  ap_memory | conv_layer_5_16_1_0_14_14_6_relu1_output_data_V |     array    |
|conv_layer_5_16_1_0_14_14_6_relu1_output_data_V_d0        | out |   15|  ap_memory | conv_layer_5_16_1_0_14_14_6_relu1_output_data_V |     array    |
|conv_layer_5_16_1_0_14_14_6_relu1_output_data_V_q0        |  in |   15|  ap_memory | conv_layer_5_16_1_0_14_14_6_relu1_output_data_V |     array    |
+----------------------------------------------------------+-----+-----+------------+-------------------------------------------------+--------------+

