/**
 *  Copyright Notification
 *  No part of this document may be reproduced, in an electronic retrieval system or otherwise, except as authorized by written permission.
 *  The copyright and the foregoing restriction extend to reproduction in all media.
 *  Â© 2016, oneM2M Partners Type 1 (ARIB, ATIS, CCSA, ETSI, TIA, TSDSI, TTA, TTC).
 *  All rights reserved.
 *  
 *  @author     ETSI
 *  @version    $URL: https://oldforge.etsi.org/svn/oneM2M/branches/Release1/ttcn/OneM2M_TestControl.ttcn $
 *              $Id: OneM2M_TestControl.ttcn 347 2017-08-11 08:48:20Z reinaortega $
 *  @desc       Test control module for oneM2M
 *
 */
module OneM2M_TestControl_IN_profile {


	import from OneM2M_Testcases_CSE all;	

	control {	

		//CE_GEN_00001
		execute(TC_CSE_GEN_CRE_001_CSR());
		execute(TC_CSE_GEN_CRE_001_SPR());
		execute(TC_CSE_GEN_CRE_001_ABS());
		execute(TC_CSE_GEN_RET_001_CSR());
		execute(TC_CSE_GEN_RET_001_SPR());
		execute(TC_CSE_GEN_RET_001_ABS());
		execute(TC_CSE_GEN_UPD_001_CSR());
		execute(TC_CSE_GEN_UPD_001_SPR());
		execute(TC_CSE_GEN_UPD_001_ABS());
		execute(TC_CSE_GEN_DEL_001_CSR());
		execute(TC_CSE_GEN_DEL_001_SPR());
		execute(TC_CSE_GEN_DEL_001_ABS());
		
		//CE_GEN_00002 
		
		//CE_REG_00001 
		execute(TC_CSE_REG_CRE_001());
		execute(TC_CSE_REG_CRE_002());
		execute(TC_CSE_REG_CRE_004());
		execute(TC_CSE_REG_CRE_005());
		execute(TC_CSE_REG_CRE_008());
		execute(TC_CSE_REG_CRE_009());
		execute(TC_CSE_REG_CRE_010());
		execute(TC_CSE_REG_CRE_012_AE_APN());
		execute(TC_CSE_REG_CRE_012_AE_LBL());
		execute(TC_CSE_REG_CRE_012_AE_NL());
		execute(TC_CSE_REG_CRE_012_AE_OR());
		execute(TC_CSE_REG_CRE_012_AE_POA());
		execute(TC_CSE_REG_CRE_013_LBL());
		execute(TC_CSE_REG_CRE_013_CST());
		execute(TC_CSE_REG_CRE_013_POA());
		execute(TC_CSE_REG_CRE_013_NL());
		execute(TC_CSE_REG_CRE_016());
		execute(TC_CSE_REG_CRE_017_API());
		execute(TC_CSE_REG_CRE_017_RR());
		execute(TC_CSE_REG_CRE_018());
		execute(TC_CSE_REG_CRE_019());
		execute(TC_CSE_REG_CRE_021());
		execute(TC_CSE_REG_CRE_023());
		execute(TC_CSE_REG_CRE_024());
		execute(TC_CSE_REG_CRE_025());
		execute(TC_CSE_REG_CRE_026_RN());
		execute(TC_CSE_REG_CRE_026_ET());
		execute(TC_CSE_REG_CRE_026_LBL());
		execute(TC_CSE_REG_CRE_026_POA());
		execute(TC_CSE_REG_CRE_026_NL());
		execute(TC_CSE_REG_CRE_027());
		execute(TC_CSE_REG_CRE_028_ET());
		execute(TC_CSE_REG_CRE_028_LBL());
		execute(TC_CSE_REG_CRE_028_NL());
		execute(TC_CSE_REG_CRE_028_POA());
		execute(TC_CSE_REG_CRE_028_RN());
		execute(TC_CSE_REG_RET_001());
		execute(TC_CSE_REG_RET_005());
		execute(TC_CSE_REG_RET_008());
		execute(TC_CSE_REG_UPD_001());
		execute(TC_CSE_REG_DEL_001());
		
		//CE_REG_00002 
		
		//CE_REG_00004 
		
		//CE_DMR_00001 
		execute(TC_CSE_DMR_CRE_001_CNT_CB());
		execute(TC_CSE_DMR_CRE_001_CNT_AE());
		execute(TC_CSE_DMR_CRE_001_CNT_CNT());
		execute(TC_CSE_DMR_CRE_001_GRP_CB());
		execute(TC_CSE_DMR_CRE_001_GRP_AE());
		execute(TC_CSE_DMR_CRE_001_ACP_CB());
		execute(TC_CSE_DMR_CRE_001_ACP_AE());
		execute(TC_CSE_DMR_CRE_001_SCH_CB());
		execute(TC_CSE_DMR_CRE_001_SCH_AE());
		execute(TC_CSE_DMR_CRE_001_SCH_SUB());
		execute(TC_CSE_DMR_CRE_001_PCH_AE());
		execute(TC_CSE_DMR_CRE_001_SUB_CB());
		execute(TC_CSE_DMR_CRE_001_SUB_AE());
		execute(TC_CSE_DMR_CRE_001_SUB_CNT());
		execute(TC_CSE_DMR_CRE_001_SUB_ACP());
		execute(TC_CSE_DMR_CRE_001_SUB_SCH());
		execute(TC_CSE_DMR_CRE_001_SUB_GRP());
		execute(TC_CSE_DMR_CRE_001_NOD_CB());
		execute(TC_CSE_DMR_CRE_001_MGC_CB());
		execute(TC_CSE_DMR_CRE_001_LCP_CB());
		execute(TC_CSE_DMR_CRE_001_STCG_CB());
		execute(TC_CSE_DMR_CRE_001_STCL_CB());
		execute(TC_CSE_DMR_CRE_001_MSSP_CB());
		execute(TC_CSE_DMR_CRE_001_ASAR_CB());
		execute(TC_CSE_DMR_CRE_001_CIN_CNT());
		execute(TC_CSE_DMR_CRE_002_CNT());
		execute(TC_CSE_DMR_CRE_002_GRP());
		execute(TC_CSE_DMR_CRE_002_ACP());
		execute(TC_CSE_DMR_CRE_002_SCH());
		execute(TC_CSE_DMR_CRE_002_PCH());
		execute(TC_CSE_DMR_CRE_002_SUB());
		execute(TC_CSE_DMR_CRE_003_CNT());
		execute(TC_CSE_DMR_CRE_003_GRP());
		execute(TC_CSE_DMR_CRE_003_ACP());
		execute(TC_CSE_DMR_CRE_003_SCH());
		execute(TC_CSE_DMR_CRE_003_PCH());
		execute(TC_CSE_DMR_CRE_003_SUB());
		execute(TC_CSE_DMR_CRE_004_CNT());
		execute(TC_CSE_DMR_CRE_004_GRP());
		execute(TC_CSE_DMR_CRE_004_ACP());
		execute(TC_CSE_DMR_CRE_004_SCH());
		execute(TC_CSE_DMR_CRE_004_PCH());
		execute(TC_CSE_DMR_CRE_004_SUB());
		execute(TC_CSE_DMR_RET_001_CNT());
		execute(TC_CSE_DMR_RET_001_GRP());
		execute(TC_CSE_DMR_RET_001_ACP());
		execute(TC_CSE_DMR_RET_001_SCH());
		execute(TC_CSE_DMR_RET_001_PCH());
		execute(TC_CSE_DMR_RET_001_SUB());
		execute(TC_CSE_DMR_RET_001_CIN());
		execute(TC_CSE_DMR_RET_002());
		execute(TC_CSE_DMR_RET_003_CNT());
		execute(TC_CSE_DMR_RET_003_GRP());
		execute(TC_CSE_DMR_RET_003_ACP());
		execute(TC_CSE_DMR_RET_003_SCH());
		execute(TC_CSE_DMR_RET_003_PCH());
		execute(TC_CSE_DMR_RET_003_SUB());
		execute(TC_CSE_DMR_RET_004_CNT());
		execute(TC_CSE_DMR_RET_004_GRP());
		execute(TC_CSE_DMR_RET_004_ACP());
		execute(TC_CSE_DMR_RET_004_SCH());
		execute(TC_CSE_DMR_RET_004_PCH());
		execute(TC_CSE_DMR_RET_004_SUB());
		execute(TC_CSE_DMR_RET_005_CNT());
		execute(TC_CSE_DMR_RET_005_GRP());
		execute(TC_CSE_DMR_RET_005_ACP());
		execute(TC_CSE_DMR_RET_005_SCH());
		execute(TC_CSE_DMR_RET_005_PCH());
		execute(TC_CSE_DMR_RET_005_SUB());
		execute(TC_CSE_DMR_RET_006_CNT());
		execute(TC_CSE_DMR_RET_006_GRP());
		execute(TC_CSE_DMR_RET_006_ACP());
		execute(TC_CSE_DMR_RET_006_SCH());
		execute(TC_CSE_DMR_RET_006_PCH());
		execute(TC_CSE_DMR_RET_006_SUB());
		execute(TC_CSE_DMR_RET_007_CNT_LBL());
		execute(TC_CSE_DMR_RET_007_GRP_LBL());
		execute(TC_CSE_DMR_RET_007_ACP_LBL());
		execute(TC_CSE_DMR_RET_007_SCH_LBL());
		execute(TC_CSE_DMR_RET_007_PCH_LBL());
		execute(TC_CSE_DMR_RET_007_SUB_LBL());
		execute(TC_CSE_DMR_RET_008_CNT_AT());
		execute(TC_CSE_DMR_RET_008_GRP_AT());
		execute(TC_CSE_DMR_RET_008_ACP_AT());
		execute(TC_CSE_DMR_RET_008_SCH_AT());
		execute(TC_CSE_DMR_RET_008_PCH_AT());
		execute(TC_CSE_DMR_RET_008_SUB_AT());
		execute(TC_CSE_DMR_RET_020_RCN_0());
		execute(TC_CSE_DMR_RET_020_RCN_2());
		execute(TC_CSE_DMR_RET_020_RCN_3());
		execute(TC_CSE_DMR_RET_021_CNT());
		execute(TC_CSE_DMR_RET_021_GRP());
		execute(TC_CSE_DMR_RET_021_ACP());
		execute(TC_CSE_DMR_RET_021_SCH());
		execute(TC_CSE_DMR_RET_021_PCH());
		execute(TC_CSE_DMR_RET_021_SUB());
		execute(TC_CSE_DMR_RET_022_CNT());
		execute(TC_CSE_DMR_RET_022_GRP());
		execute(TC_CSE_DMR_RET_022_ACP());
		execute(TC_CSE_DMR_RET_022_SCH());
		execute(TC_CSE_DMR_RET_022_PCH());
		execute(TC_CSE_DMR_RET_022_SUB());
		execute(TC_CSE_DMR_RET_023_CNT());
		execute(TC_CSE_DMR_RET_023_GRP());
		execute(TC_CSE_DMR_RET_023_ACP());
		execute(TC_CSE_DMR_RET_023_SCH());
		execute(TC_CSE_DMR_RET_023_PCH());
		execute(TC_CSE_DMR_RET_023_SUB());
		execute(TC_CSE_DMR_RET_024_CNT());
		execute(TC_CSE_DMR_RET_024_GRP());
		execute(TC_CSE_DMR_RET_024_ACP());
		execute(TC_CSE_DMR_RET_024_SCH());
		execute(TC_CSE_DMR_RET_024_PCH());
		execute(TC_CSE_DMR_RET_024_SUB());
		execute(TC_CSE_DMR_UPD_001_CNT_LBL());
		execute(TC_CSE_DMR_UPD_001_GRP_LBL());
		execute(TC_CSE_DMR_UPD_001_ACP_LBL());
		execute(TC_CSE_DMR_UPD_001_SCH_LBL());
		execute(TC_CSE_DMR_UPD_001_PCH_LBL());
		execute(TC_CSE_DMR_UPD_001_SUB_LBL());
		execute(TC_CSE_DMR_UPD_002_CNT_LBL());
		execute(TC_CSE_DMR_UPD_002_GRP_LBL());
		execute(TC_CSE_DMR_UPD_002_ACP_LBL());
		execute(TC_CSE_DMR_UPD_002_SCH_LBL());
		execute(TC_CSE_DMR_UPD_002_PCH_LBL());
		execute(TC_CSE_DMR_UPD_002_SUB_LBL());
		execute(TC_CSE_DMR_UPD_003_CNT_LBL());
		execute(TC_CSE_DMR_UPD_003_GRP_LBL());
		execute(TC_CSE_DMR_UPD_003_ACP_LBL());
		execute(TC_CSE_DMR_UPD_003_SCH_LBL());
		execute(TC_CSE_DMR_UPD_003_PCH_LBL());
		execute(TC_CSE_DMR_UPD_003_SUB_LBL());
		execute(TC_CSE_DMR_UPD_004_CNT_ET_MNI_LBL());
		execute(TC_CSE_DMR_UPD_004_GRP_ET_GN_LBL());
		execute(TC_CSE_DMR_UPD_004_ACP_PV_AT_LBL());
		execute(TC_CSE_DMR_UPD_004_SCH_SE_AT_LBL());
		execute(TC_CSE_DMR_UPD_004_PCH_LBL_ACP_LBL());
		execute(TC_CSE_DMR_UPD_004_SUB_ET_LBL_EXC());
		execute(TC_CSE_DMR_UPD_005_CNT_EXC());
		execute(TC_CSE_DMR_UPD_005_GRP_EXC());
		execute(TC_CSE_DMR_UPD_005_ACP_EXC());
		execute(TC_CSE_DMR_UPD_005_SCH_EXC());
		execute(TC_CSE_DMR_UPD_005_PCH_EXC());
		execute(TC_CSE_DMR_UPD_005_SUB_MNI());
		execute(TC_CSE_DMR_UPD_006_CNT_LBL());
		execute(TC_CSE_DMR_UPD_006_GRP_LBL());
		execute(TC_CSE_DMR_UPD_006_ACP_LBL());
		execute(TC_CSE_DMR_UPD_006_SCH_LBL());
		execute(TC_CSE_DMR_UPD_006_PCH_LBL());
		execute(TC_CSE_DMR_UPD_006_SUB_LBL());
		execute(TC_CSE_DMR_UPD_007_CNT_CT());
		execute(TC_CSE_DMR_UPD_007_GRP_CT());
		execute(TC_CSE_DMR_UPD_007_ACP_CT());
		execute(TC_CSE_DMR_UPD_007_SCH_CT());
		execute(TC_CSE_DMR_UPD_007_PCH_CT());
		execute(TC_CSE_DMR_UPD_007_SUB_CT());
		execute(TC_CSE_DMR_UPD_008_CNT_ET());
		execute(TC_CSE_DMR_UPD_008_GRP_ET());
		execute(TC_CSE_DMR_UPD_008_ACP_ET());
		execute(TC_CSE_DMR_UPD_008_SCH_ET());
		execute(TC_CSE_DMR_UPD_008_PCH_ET());
		execute(TC_CSE_DMR_UPD_008_SUB_ET());
		execute(TC_CSE_DMR_UPD_010());
		execute(TC_CSE_DMR_DEL_001_CNT());
		execute(TC_CSE_DMR_DEL_001_GRP());
		execute(TC_CSE_DMR_DEL_001_ACP());
		execute(TC_CSE_DMR_DEL_001_SCH());
		execute(TC_CSE_DMR_DEL_001_PCH());
		execute(TC_CSE_DMR_DEL_001_SUB());
		execute(TC_CSE_DMR_DEL_001_CIN());
		execute(TC_CSE_DMR_DEL_002_CNT());
		execute(TC_CSE_DMR_DEL_002_GRP());
		execute(TC_CSE_DMR_DEL_002_ACP());
		execute(TC_CSE_DMR_DEL_002_SCH());
		execute(TC_CSE_DMR_DEL_002_PCH());
		execute(TC_CSE_DMR_DEL_002_SUB());
		execute(TC_CSE_DMR_DEL_003());
		execute(TC_CSE_DMR_DEL_004_CNT());
		execute(TC_CSE_DMR_DEL_004_GRP());
		execute(TC_CSE_DMR_DEL_004_ACP());
		execute(TC_CSE_DMR_DEL_004_SCH());
		execute(TC_CSE_DMR_DEL_004_PCH());
		execute(TC_CSE_DMR_DEL_004_SUB());
		execute(TC_CSE_DMR_DEL_005());
		execute(TC_CSE_DMR_DEL_007());
		execute(TC_CSE_DMR_DEL_008());
		execute(TC_CSE_DMR_DEL_009());
		execute(TC_CSE_DMR_DEL_010());

		//CE_DMR_00002 
		
		//CE_SUB_00001 
		
		//CE_SUB_00004 
		
		//CE_SEC_00001 
		
		//CE_SEC_00002 
		
	
	}

}  // end of module OneM2M_TestControl_IN_profile

