
*** Running vivado
    with args -log avg_pooling_input_tensor.vds -m64 -mode batch -messageDb vivado.pb -notrace -source avg_pooling_input_tensor.tcl

WARNING: Default location for XILINX_VIVADO_HLS not found: 

****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source avg_pooling_input_tensor.tcl -notrace
Command: synth_design -top avg_pooling_input_tensor -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 265.754 ; gain = 54.137
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'avg_pooling_input_tensor' [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/avg_pooling_input_tensor.v:2]
	Parameter EXPONENT_WIDTH bound to: 5 - type: integer 
	Parameter MANTISSA_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter filter bound to: 6 - type: integer 
	Parameter dimension bound to: 28 - type: integer 
	Parameter dimension2 bound to: 14 - type: integer 
INFO: [Synth 8-638] synthesizing module 'avg_layer' [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/avg_layer.v:2]
	Parameter EXPONENT_WIDTH bound to: 5 - type: integer 
	Parameter MANTISSA_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter dimension bound to: 28 - type: integer 
	Parameter dimension2 bound to: 14 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fp_avg' [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_avg.v:2]
	Parameter EXPONENT_WIDTH bound to: 5 - type: integer 
	Parameter MANTISSA_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fp_div' [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_div.v:2]
	Parameter EXPONENT_WIDTH bound to: 5 - type: integer 
	Parameter MANTISSA_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fp_div' (1#1) [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_div.v:2]
INFO: [Synth 8-638] synthesizing module 'fp_add_2' [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v:1]
	Parameter EXPONENT_WIDTH bound to: 5 - type: integer 
	Parameter MANTISSA_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fp_add_2' (2#1) [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v:1]
INFO: [Synth 8-256] done synthesizing module 'fp_avg' (3#1) [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_avg.v:2]
INFO: [Synth 8-256] done synthesizing module 'avg_layer' (4#1) [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/avg_layer.v:2]
INFO: [Synth 8-256] done synthesizing module 'avg_pooling_input_tensor' (5#1) [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/avg_pooling_input_tensor.v:2]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 369.590 ; gain = 157.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 369.590 ; gain = 157.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 369.590 ; gain = 157.973
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-5546] ROM "prod" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'i_reg' in module 'fp_avg'
INFO: [Synth 8-5545] ROM "finish" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "reset" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 | 00000000000000000000000000000001
                 iSTATE0 |                              001 | 00000000000000000000000000000010
                 iSTATE1 |                              010 | 00000000000000000000000000000011
                 iSTATE3 |                              011 | 00000000000000000000000000000100
*
                 iSTATE2 |                              100 | 00000000000000000000000000000101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i_reg' using encoding 'sequential' in module 'fp_avg'
