Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Sat Apr 28 18:11:33 2018
| Host         : CO2041-14 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.043    -2475.865                   2451                13446        0.081        0.000                      0                13446        4.020        0.000                       0                  5713  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -6.043    -2475.865                   2451                13153        0.081        0.000                      0                13153        4.020        0.000                       0                  5713  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               3.018        0.000                      0                  293        1.043        0.000                      0                  293  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :         2451  Failing Endpoints,  Worst Slack       -6.043ns,  Total Violation    -2475.865ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.043ns  (required time - arrival time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.887ns  (logic 6.469ns (40.718%)  route 9.418ns (59.282%))
  Logic Levels:           24  (CARRY4=10 LUT3=1 LUT4=1 LUT5=4 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.875ns = ( 12.875 - 10.000 ) 
    Source Clock Delay      (SCD):    3.198ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5713, routed)        1.904     3.198    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X63Y109        FDCE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y109        FDCE (Prop_fdce_C_Q)         0.419     3.617 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep/Q
                         net (fo=124, routed)         1.403     5.020    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep_n_0
    SLICE_X66Y105        LUT6 (Prop_lut6_I4_O)        0.296     5.316 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][27]_i_448/O
                         net (fo=1, routed)           0.000     5.316    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][27]_i_448_n_0
    SLICE_X66Y105        MUXF7 (Prop_muxf7_I0_O)      0.209     5.525 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][27]_i_273/O
                         net (fo=2, routed)           1.016     6.541    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][27]_i_273_n_0
    SLICE_X65Y109        LUT6 (Prop_lut6_I3_O)        0.297     6.838 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][23]_i_128/O
                         net (fo=1, routed)           0.000     6.838    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][23]_i_128_n_0
    SLICE_X65Y109        MUXF7 (Prop_muxf7_I1_O)      0.217     7.055 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][23]_i_54/O
                         net (fo=6, routed)           1.146     8.200    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/ROTATE_RIGHT1[15]
    SLICE_X59Y110        LUT5 (Prop_lut5_I2_O)        0.299     8.499 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][7]_i_14/O
                         net (fo=2, routed)           0.668     9.167    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][7]_i_14_n_0
    SLICE_X58Y110        LUT5 (Prop_lut5_I4_O)        0.124     9.291 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][7]_i_4/O
                         net (fo=2, routed)           0.723    10.014    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][7]_i_4_n_0
    SLICE_X59Y113        LUT6 (Prop_lut6_I3_O)        0.124    10.138 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][7]_i_8/O
                         net (fo=1, routed)           0.000    10.138    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][7]_i_8_n_0
    SLICE_X59Y113        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.536 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.536    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][7]_i_2_n_0
    SLICE_X59Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.650 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.650    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][11]_i_2_n_0
    SLICE_X59Y115        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.889 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][15]_i_2/O[2]
                         net (fo=2, routed)           0.711    11.600    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/schedule0[14]
    SLICE_X57Y116        LUT6 (Prop_lut6_I3_O)        0.302    11.902 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_33/O
                         net (fo=2, routed)           0.644    12.546    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_33_n_0
    SLICE_X56Y116        LUT4 (Prop_lut4_I0_O)        0.124    12.670 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_37/O
                         net (fo=1, routed)           0.000    12.670    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_37_n_0
    SLICE_X56Y116        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.071 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    13.071    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_31_n_0
    SLICE_X56Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.185 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_31/CO[3]
                         net (fo=1, routed)           0.000    13.185    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_31_n_0
    SLICE_X56Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.407 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[31]_i_47/O[0]
                         net (fo=2, routed)           0.464    13.871    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[31]_i_47_n_7
    SLICE_X56Y122        LUT5 (Prop_lut5_I0_O)        0.299    14.170 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[27]_i_22/O
                         net (fo=2, routed)           0.874    15.044    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[27]_i_22_n_0
    SLICE_X55Y118        LUT6 (Prop_lut6_I0_O)        0.124    15.168 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[27]_i_26/O
                         net (fo=1, routed)           0.000    15.168    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[27]_i_26_n_0
    SLICE_X55Y118        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.748 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_15/O[2]
                         net (fo=3, routed)           0.604    16.352    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_15_n_5
    SLICE_X55Y121        LUT5 (Prop_lut5_I4_O)        0.302    16.654 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_3/O
                         net (fo=2, routed)           0.590    17.244    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_3_n_0
    SLICE_X54Y119        LUT6 (Prop_lut6_I0_O)        0.124    17.368 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_7/O
                         net (fo=1, routed)           0.000    17.368    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_7_n_0
    SLICE_X54Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.744 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.744    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_2_n_0
    SLICE_X54Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.861 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.861    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_2_n_0
    SLICE_X54Y121        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.176 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[31]_i_3/O[3]
                         net (fo=1, routed)           0.577    18.752    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h0_out[31]
    SLICE_X55Y122        LUT3 (Prop_lut3_I0_O)        0.333    19.085 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[31]_i_2/O
                         net (fo=1, routed)           0.000    19.085    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/p_0_in[31]
    SLICE_X55Y122        FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5713, routed)        1.696    12.875    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X55Y122        FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[31]/C
                         clock pessimism              0.247    13.122    
                         clock uncertainty           -0.154    12.968    
    SLICE_X55Y122        FDRE (Setup_fdre_C_D)        0.075    13.043    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[31]
  -------------------------------------------------------------------
                         required time                         13.043    
                         arrival time                         -19.085    
  -------------------------------------------------------------------
                         slack                                 -6.043    

Slack (VIOLATED) :        -5.955ns  (required time - arrival time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.803ns  (logic 6.352ns (40.195%)  route 9.451ns (59.805%))
  Logic Levels:           23  (CARRY4=9 LUT3=1 LUT4=1 LUT5=4 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 12.878 - 10.000 ) 
    Source Clock Delay      (SCD):    3.198ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5713, routed)        1.904     3.198    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X63Y109        FDCE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y109        FDCE (Prop_fdce_C_Q)         0.419     3.617 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep/Q
                         net (fo=124, routed)         1.403     5.020    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep_n_0
    SLICE_X66Y105        LUT6 (Prop_lut6_I4_O)        0.296     5.316 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][27]_i_448/O
                         net (fo=1, routed)           0.000     5.316    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][27]_i_448_n_0
    SLICE_X66Y105        MUXF7 (Prop_muxf7_I0_O)      0.209     5.525 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][27]_i_273/O
                         net (fo=2, routed)           1.016     6.541    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][27]_i_273_n_0
    SLICE_X65Y109        LUT6 (Prop_lut6_I3_O)        0.297     6.838 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][23]_i_128/O
                         net (fo=1, routed)           0.000     6.838    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][23]_i_128_n_0
    SLICE_X65Y109        MUXF7 (Prop_muxf7_I1_O)      0.217     7.055 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][23]_i_54/O
                         net (fo=6, routed)           1.146     8.200    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/ROTATE_RIGHT1[15]
    SLICE_X59Y110        LUT5 (Prop_lut5_I2_O)        0.299     8.499 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][7]_i_14/O
                         net (fo=2, routed)           0.668     9.167    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][7]_i_14_n_0
    SLICE_X58Y110        LUT5 (Prop_lut5_I4_O)        0.124     9.291 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][7]_i_4/O
                         net (fo=2, routed)           0.723    10.014    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][7]_i_4_n_0
    SLICE_X59Y113        LUT6 (Prop_lut6_I3_O)        0.124    10.138 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][7]_i_8/O
                         net (fo=1, routed)           0.000    10.138    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][7]_i_8_n_0
    SLICE_X59Y113        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.536 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.536    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][7]_i_2_n_0
    SLICE_X59Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.650 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.650    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][11]_i_2_n_0
    SLICE_X59Y115        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.889 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][15]_i_2/O[2]
                         net (fo=2, routed)           0.711    11.600    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/schedule0[14]
    SLICE_X57Y116        LUT6 (Prop_lut6_I3_O)        0.302    11.902 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_33/O
                         net (fo=2, routed)           0.644    12.546    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_33_n_0
    SLICE_X56Y116        LUT4 (Prop_lut4_I0_O)        0.124    12.670 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_37/O
                         net (fo=1, routed)           0.000    12.670    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_37_n_0
    SLICE_X56Y116        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.071 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    13.071    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_31_n_0
    SLICE_X56Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.185 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_31/CO[3]
                         net (fo=1, routed)           0.000    13.185    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_31_n_0
    SLICE_X56Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.407 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[31]_i_47/O[0]
                         net (fo=2, routed)           0.464    13.871    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[31]_i_47_n_7
    SLICE_X56Y122        LUT5 (Prop_lut5_I0_O)        0.299    14.170 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[27]_i_22/O
                         net (fo=2, routed)           0.874    15.044    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[27]_i_22_n_0
    SLICE_X55Y118        LUT6 (Prop_lut6_I0_O)        0.124    15.168 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[27]_i_26/O
                         net (fo=1, routed)           0.000    15.168    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[27]_i_26_n_0
    SLICE_X55Y118        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.748 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_15/O[2]
                         net (fo=3, routed)           0.604    16.352    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_15_n_5
    SLICE_X55Y121        LUT5 (Prop_lut5_I4_O)        0.302    16.654 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_3/O
                         net (fo=2, routed)           0.590    17.244    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_3_n_0
    SLICE_X54Y119        LUT6 (Prop_lut6_I0_O)        0.124    17.368 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_7/O
                         net (fo=1, routed)           0.000    17.368    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_7_n_0
    SLICE_X54Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.744 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.744    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_2_n_0
    SLICE_X54Y120        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.059 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_2/O[3]
                         net (fo=1, routed)           0.609    18.668    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h0_out[27]
    SLICE_X56Y121        LUT3 (Prop_lut3_I0_O)        0.333    19.001 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[27]_i_1/O
                         net (fo=1, routed)           0.000    19.001    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/p_0_in[27]
    SLICE_X56Y121        FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5713, routed)        1.699    12.878    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X56Y121        FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]/C
                         clock pessimism              0.247    13.125    
                         clock uncertainty           -0.154    12.971    
    SLICE_X56Y121        FDRE (Setup_fdre_C_D)        0.075    13.046    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]
  -------------------------------------------------------------------
                         required time                         13.046    
                         arrival time                         -19.001    
  -------------------------------------------------------------------
                         slack                                 -5.955    

Slack (VIOLATED) :        -5.954ns  (required time - arrival time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.753ns  (logic 6.335ns (40.214%)  route 9.418ns (59.786%))
  Logic Levels:           24  (CARRY4=10 LUT3=1 LUT4=1 LUT5=4 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.875ns = ( 12.875 - 10.000 ) 
    Source Clock Delay      (SCD):    3.198ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5713, routed)        1.904     3.198    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X63Y109        FDCE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y109        FDCE (Prop_fdce_C_Q)         0.419     3.617 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep/Q
                         net (fo=124, routed)         1.403     5.020    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep_n_0
    SLICE_X66Y105        LUT6 (Prop_lut6_I4_O)        0.296     5.316 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][27]_i_448/O
                         net (fo=1, routed)           0.000     5.316    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][27]_i_448_n_0
    SLICE_X66Y105        MUXF7 (Prop_muxf7_I0_O)      0.209     5.525 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][27]_i_273/O
                         net (fo=2, routed)           1.016     6.541    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][27]_i_273_n_0
    SLICE_X65Y109        LUT6 (Prop_lut6_I3_O)        0.297     6.838 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][23]_i_128/O
                         net (fo=1, routed)           0.000     6.838    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][23]_i_128_n_0
    SLICE_X65Y109        MUXF7 (Prop_muxf7_I1_O)      0.217     7.055 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][23]_i_54/O
                         net (fo=6, routed)           1.146     8.200    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/ROTATE_RIGHT1[15]
    SLICE_X59Y110        LUT5 (Prop_lut5_I2_O)        0.299     8.499 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][7]_i_14/O
                         net (fo=2, routed)           0.668     9.167    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][7]_i_14_n_0
    SLICE_X58Y110        LUT5 (Prop_lut5_I4_O)        0.124     9.291 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][7]_i_4/O
                         net (fo=2, routed)           0.723    10.014    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][7]_i_4_n_0
    SLICE_X59Y113        LUT6 (Prop_lut6_I3_O)        0.124    10.138 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][7]_i_8/O
                         net (fo=1, routed)           0.000    10.138    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][7]_i_8_n_0
    SLICE_X59Y113        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.536 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.536    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][7]_i_2_n_0
    SLICE_X59Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.650 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.650    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][11]_i_2_n_0
    SLICE_X59Y115        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.889 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][15]_i_2/O[2]
                         net (fo=2, routed)           0.711    11.600    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/schedule0[14]
    SLICE_X57Y116        LUT6 (Prop_lut6_I3_O)        0.302    11.902 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_33/O
                         net (fo=2, routed)           0.644    12.546    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_33_n_0
    SLICE_X56Y116        LUT4 (Prop_lut4_I0_O)        0.124    12.670 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_37/O
                         net (fo=1, routed)           0.000    12.670    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_37_n_0
    SLICE_X56Y116        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.071 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    13.071    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_31_n_0
    SLICE_X56Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.185 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_31/CO[3]
                         net (fo=1, routed)           0.000    13.185    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_31_n_0
    SLICE_X56Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.407 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[31]_i_47/O[0]
                         net (fo=2, routed)           0.464    13.871    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[31]_i_47_n_7
    SLICE_X56Y122        LUT5 (Prop_lut5_I0_O)        0.299    14.170 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[27]_i_22/O
                         net (fo=2, routed)           0.874    15.044    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[27]_i_22_n_0
    SLICE_X55Y118        LUT6 (Prop_lut6_I0_O)        0.124    15.168 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[27]_i_26/O
                         net (fo=1, routed)           0.000    15.168    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[27]_i_26_n_0
    SLICE_X55Y118        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.748 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_15/O[2]
                         net (fo=3, routed)           0.604    16.352    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_15_n_5
    SLICE_X55Y121        LUT5 (Prop_lut5_I4_O)        0.302    16.654 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_3/O
                         net (fo=2, routed)           0.590    17.244    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_3_n_0
    SLICE_X54Y119        LUT6 (Prop_lut6_I0_O)        0.124    17.368 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_7/O
                         net (fo=1, routed)           0.000    17.368    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_7_n_0
    SLICE_X54Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.744 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.744    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_2_n_0
    SLICE_X54Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.861 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.861    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_2_n_0
    SLICE_X54Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.080 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.577    18.656    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h0_out[28]
    SLICE_X55Y122        LUT3 (Prop_lut3_I0_O)        0.295    18.951 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[28]_i_1/O
                         net (fo=1, routed)           0.000    18.951    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/p_0_in[28]
    SLICE_X55Y122        FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5713, routed)        1.696    12.875    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X55Y122        FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[28]/C
                         clock pessimism              0.247    13.122    
                         clock uncertainty           -0.154    12.968    
    SLICE_X55Y122        FDRE (Setup_fdre_C_D)        0.029    12.997    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[28]
  -------------------------------------------------------------------
                         required time                         12.997    
                         arrival time                         -18.951    
  -------------------------------------------------------------------
                         slack                                 -5.954    

Slack (VIOLATED) :        -5.948ns  (required time - arrival time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/e_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.592ns  (logic 6.678ns (42.830%)  route 8.914ns (57.170%))
  Logic Levels:           23  (CARRY4=10 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.818ns = ( 12.818 - 10.000 ) 
    Source Clock Delay      (SCD):    3.198ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5713, routed)        1.904     3.198    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X63Y109        FDCE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y109        FDCE (Prop_fdce_C_Q)         0.419     3.617 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep/Q
                         net (fo=124, routed)         1.403     5.020    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep_n_0
    SLICE_X66Y105        LUT6 (Prop_lut6_I4_O)        0.296     5.316 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][27]_i_448/O
                         net (fo=1, routed)           0.000     5.316    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][27]_i_448_n_0
    SLICE_X66Y105        MUXF7 (Prop_muxf7_I0_O)      0.209     5.525 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][27]_i_273/O
                         net (fo=2, routed)           1.016     6.541    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][27]_i_273_n_0
    SLICE_X65Y109        LUT6 (Prop_lut6_I3_O)        0.297     6.838 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][23]_i_128/O
                         net (fo=1, routed)           0.000     6.838    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][23]_i_128_n_0
    SLICE_X65Y109        MUXF7 (Prop_muxf7_I1_O)      0.217     7.055 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][23]_i_54/O
                         net (fo=6, routed)           1.146     8.200    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/ROTATE_RIGHT1[15]
    SLICE_X59Y110        LUT5 (Prop_lut5_I2_O)        0.299     8.499 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][7]_i_14/O
                         net (fo=2, routed)           0.668     9.167    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][7]_i_14_n_0
    SLICE_X58Y110        LUT5 (Prop_lut5_I4_O)        0.124     9.291 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][7]_i_4/O
                         net (fo=2, routed)           0.723    10.014    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][7]_i_4_n_0
    SLICE_X59Y113        LUT6 (Prop_lut6_I3_O)        0.124    10.138 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][7]_i_8/O
                         net (fo=1, routed)           0.000    10.138    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][7]_i_8_n_0
    SLICE_X59Y113        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.536 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.536    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][7]_i_2_n_0
    SLICE_X59Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.650 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.650    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][11]_i_2_n_0
    SLICE_X59Y115        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.889 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][15]_i_2/O[2]
                         net (fo=2, routed)           0.711    11.600    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/schedule0[14]
    SLICE_X57Y116        LUT6 (Prop_lut6_I3_O)        0.302    11.902 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_33/O
                         net (fo=2, routed)           0.644    12.546    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_33_n_0
    SLICE_X56Y116        LUT4 (Prop_lut4_I0_O)        0.124    12.670 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_37/O
                         net (fo=1, routed)           0.000    12.670    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_37_n_0
    SLICE_X56Y116        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.071 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    13.071    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_31_n_0
    SLICE_X56Y117        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.293 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_31/O[0]
                         net (fo=2, routed)           0.467    13.761    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_31_n_7
    SLICE_X56Y121        LUT5 (Prop_lut5_I0_O)        0.299    14.060 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_22/O
                         net (fo=2, routed)           0.752    14.811    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_22_n_0
    SLICE_X55Y117        LUT6 (Prop_lut6_I0_O)        0.124    14.935 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_26/O
                         net (fo=1, routed)           0.000    14.935    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_26_n_0
    SLICE_X55Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.485 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    15.485    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_15_n_0
    SLICE_X55Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.819 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_15/O[1]
                         net (fo=3, routed)           0.689    16.508    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_15_n_6
    SLICE_X52Y118        LUT2 (Prop_lut2_I1_O)        0.303    16.811 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/e[23]_i_5/O
                         net (fo=1, routed)           0.000    16.811    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/e[23]_i_5_n_0
    SLICE_X52Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.361 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/e_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.361    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/e_reg[23]_i_2_n_0
    SLICE_X52Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.475 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/e_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.475    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/e_reg[27]_i_2_n_0
    SLICE_X52Y120        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.788 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/e_reg[31]_i_2/O[3]
                         net (fo=1, routed)           0.695    18.484    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h4_out[31]
    SLICE_X48Y121        LUT3 (Prop_lut3_I0_O)        0.306    18.790 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/e[31]_i_1/O
                         net (fo=1, routed)           0.000    18.790    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/e[31]_i_1_n_0
    SLICE_X48Y121        FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/e_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5713, routed)        1.639    12.818    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X48Y121        FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/e_reg[31]/C
                         clock pessimism              0.147    12.965    
                         clock uncertainty           -0.154    12.811    
    SLICE_X48Y121        FDRE (Setup_fdre_C_D)        0.031    12.842    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/e_reg[31]
  -------------------------------------------------------------------
                         required time                         12.842    
                         arrival time                         -18.790    
  -------------------------------------------------------------------
                         slack                                 -5.948    

Slack (VIOLATED) :        -5.925ns  (required time - arrival time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.703ns  (logic 6.572ns (41.851%)  route 9.131ns (58.149%))
  Logic Levels:           22  (CARRY4=8 LUT3=1 LUT4=1 LUT5=4 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.808ns = ( 12.808 - 10.000 ) 
    Source Clock Delay      (SCD):    3.198ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5713, routed)        1.904     3.198    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X63Y109        FDCE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y109        FDCE (Prop_fdce_C_Q)         0.419     3.617 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep/Q
                         net (fo=124, routed)         1.403     5.020    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep_n_0
    SLICE_X66Y105        LUT6 (Prop_lut6_I4_O)        0.296     5.316 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][27]_i_448/O
                         net (fo=1, routed)           0.000     5.316    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][27]_i_448_n_0
    SLICE_X66Y105        MUXF7 (Prop_muxf7_I0_O)      0.209     5.525 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][27]_i_273/O
                         net (fo=2, routed)           1.016     6.541    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][27]_i_273_n_0
    SLICE_X65Y109        LUT6 (Prop_lut6_I3_O)        0.297     6.838 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][23]_i_128/O
                         net (fo=1, routed)           0.000     6.838    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][23]_i_128_n_0
    SLICE_X65Y109        MUXF7 (Prop_muxf7_I1_O)      0.217     7.055 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][23]_i_54/O
                         net (fo=6, routed)           1.146     8.200    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/ROTATE_RIGHT1[15]
    SLICE_X59Y110        LUT5 (Prop_lut5_I2_O)        0.299     8.499 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][7]_i_14/O
                         net (fo=2, routed)           0.668     9.167    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][7]_i_14_n_0
    SLICE_X58Y110        LUT5 (Prop_lut5_I4_O)        0.124     9.291 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][7]_i_4/O
                         net (fo=2, routed)           0.723    10.014    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][7]_i_4_n_0
    SLICE_X59Y113        LUT6 (Prop_lut6_I3_O)        0.124    10.138 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][7]_i_8/O
                         net (fo=1, routed)           0.000    10.138    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][7]_i_8_n_0
    SLICE_X59Y113        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.536 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.536    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][7]_i_2_n_0
    SLICE_X59Y114        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.758 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][11]_i_2/O[0]
                         net (fo=2, routed)           0.688    11.446    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/schedule0[8]
    SLICE_X58Y114        LUT6 (Prop_lut6_I3_O)        0.299    11.745 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[19]_i_35/O
                         net (fo=2, routed)           0.426    12.171    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[19]_i_35_n_0
    SLICE_X56Y115        LUT4 (Prop_lut4_I0_O)        0.124    12.295 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[19]_i_39/O
                         net (fo=1, routed)           0.000    12.295    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[19]_i_39_n_0
    SLICE_X56Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.845 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[19]_i_31/CO[3]
                         net (fo=1, routed)           0.000    12.845    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[19]_i_31_n_0
    SLICE_X56Y116        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.067 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_31/O[0]
                         net (fo=2, routed)           0.314    13.381    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_31_n_7
    SLICE_X57Y118        LUT5 (Prop_lut5_I0_O)        0.299    13.680 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[19]_i_22/O
                         net (fo=2, routed)           0.741    14.421    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[19]_i_22_n_0
    SLICE_X55Y116        LUT6 (Prop_lut6_I0_O)        0.124    14.545 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[19]_i_26/O
                         net (fo=1, routed)           0.000    14.545    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[19]_i_26_n_0
    SLICE_X55Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.095 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    15.095    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[19]_i_15_n_0
    SLICE_X55Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.429 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_15/O[1]
                         net (fo=3, routed)           0.757    16.186    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_15_n_6
    SLICE_X55Y121        LUT5 (Prop_lut5_I4_O)        0.303    16.489 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[19]_i_4/O
                         net (fo=2, routed)           0.455    16.944    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[19]_i_4_n_0
    SLICE_X54Y118        LUT6 (Prop_lut6_I0_O)        0.124    17.068 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[19]_i_8/O
                         net (fo=1, routed)           0.000    17.068    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[19]_i_8_n_0
    SLICE_X54Y118        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    17.448 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.448    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[19]_i_2_n_0
    SLICE_X54Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.771 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_2/O[1]
                         net (fo=1, routed)           0.795    18.566    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h0_out[21]
    SLICE_X53Y119        LUT3 (Prop_lut3_I0_O)        0.335    18.901 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[21]_i_1/O
                         net (fo=1, routed)           0.000    18.901    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/p_0_in[21]
    SLICE_X53Y119        FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5713, routed)        1.629    12.808    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X53Y119        FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[21]/C
                         clock pessimism              0.247    13.055    
                         clock uncertainty           -0.154    12.901    
    SLICE_X53Y119        FDRE (Setup_fdre_C_D)        0.075    12.976    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[21]
  -------------------------------------------------------------------
                         required time                         12.976    
                         arrival time                         -18.901    
  -------------------------------------------------------------------
                         slack                                 -5.925    

Slack (VIOLATED) :        -5.895ns  (required time - arrival time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.740ns  (logic 6.444ns (40.941%)  route 9.296ns (59.059%))
  Logic Levels:           24  (CARRY4=10 LUT3=1 LUT4=1 LUT5=4 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.875ns = ( 12.875 - 10.000 ) 
    Source Clock Delay      (SCD):    3.198ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5713, routed)        1.904     3.198    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X63Y109        FDCE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y109        FDCE (Prop_fdce_C_Q)         0.419     3.617 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep/Q
                         net (fo=124, routed)         1.403     5.020    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep_n_0
    SLICE_X66Y105        LUT6 (Prop_lut6_I4_O)        0.296     5.316 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][27]_i_448/O
                         net (fo=1, routed)           0.000     5.316    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][27]_i_448_n_0
    SLICE_X66Y105        MUXF7 (Prop_muxf7_I0_O)      0.209     5.525 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][27]_i_273/O
                         net (fo=2, routed)           1.016     6.541    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][27]_i_273_n_0
    SLICE_X65Y109        LUT6 (Prop_lut6_I3_O)        0.297     6.838 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][23]_i_128/O
                         net (fo=1, routed)           0.000     6.838    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][23]_i_128_n_0
    SLICE_X65Y109        MUXF7 (Prop_muxf7_I1_O)      0.217     7.055 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][23]_i_54/O
                         net (fo=6, routed)           1.146     8.200    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/ROTATE_RIGHT1[15]
    SLICE_X59Y110        LUT5 (Prop_lut5_I2_O)        0.299     8.499 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][7]_i_14/O
                         net (fo=2, routed)           0.668     9.167    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][7]_i_14_n_0
    SLICE_X58Y110        LUT5 (Prop_lut5_I4_O)        0.124     9.291 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][7]_i_4/O
                         net (fo=2, routed)           0.723    10.014    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][7]_i_4_n_0
    SLICE_X59Y113        LUT6 (Prop_lut6_I3_O)        0.124    10.138 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][7]_i_8/O
                         net (fo=1, routed)           0.000    10.138    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][7]_i_8_n_0
    SLICE_X59Y113        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.536 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.536    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][7]_i_2_n_0
    SLICE_X59Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.650 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.650    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][11]_i_2_n_0
    SLICE_X59Y115        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.889 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][15]_i_2/O[2]
                         net (fo=2, routed)           0.711    11.600    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/schedule0[14]
    SLICE_X57Y116        LUT6 (Prop_lut6_I3_O)        0.302    11.902 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_33/O
                         net (fo=2, routed)           0.644    12.546    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_33_n_0
    SLICE_X56Y116        LUT4 (Prop_lut4_I0_O)        0.124    12.670 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_37/O
                         net (fo=1, routed)           0.000    12.670    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_37_n_0
    SLICE_X56Y116        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.071 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    13.071    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_31_n_0
    SLICE_X56Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.185 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_31/CO[3]
                         net (fo=1, routed)           0.000    13.185    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_31_n_0
    SLICE_X56Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.407 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[31]_i_47/O[0]
                         net (fo=2, routed)           0.464    13.871    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[31]_i_47_n_7
    SLICE_X56Y122        LUT5 (Prop_lut5_I0_O)        0.299    14.170 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[27]_i_22/O
                         net (fo=2, routed)           0.874    15.044    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[27]_i_22_n_0
    SLICE_X55Y118        LUT6 (Prop_lut6_I0_O)        0.124    15.168 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[27]_i_26/O
                         net (fo=1, routed)           0.000    15.168    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[27]_i_26_n_0
    SLICE_X55Y118        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.748 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_15/O[2]
                         net (fo=3, routed)           0.604    16.352    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_15_n_5
    SLICE_X55Y121        LUT5 (Prop_lut5_I4_O)        0.302    16.654 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_3/O
                         net (fo=2, routed)           0.590    17.244    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_3_n_0
    SLICE_X54Y119        LUT6 (Prop_lut6_I0_O)        0.124    17.368 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_7/O
                         net (fo=1, routed)           0.000    17.368    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_7_n_0
    SLICE_X54Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.744 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.744    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_2_n_0
    SLICE_X54Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.861 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.861    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_2_n_0
    SLICE_X54Y121        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.184 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[31]_i_3/O[1]
                         net (fo=1, routed)           0.454    18.638    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h0_out[29]
    SLICE_X55Y122        LUT3 (Prop_lut3_I0_O)        0.300    18.938 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[29]_i_1/O
                         net (fo=1, routed)           0.000    18.938    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/p_0_in[29]
    SLICE_X55Y122        FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5713, routed)        1.696    12.875    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X55Y122        FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[29]/C
                         clock pessimism              0.247    13.122    
                         clock uncertainty           -0.154    12.968    
    SLICE_X55Y122        FDRE (Setup_fdre_C_D)        0.075    13.043    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[29]
  -------------------------------------------------------------------
                         required time                         13.043    
                         arrival time                         -18.938    
  -------------------------------------------------------------------
                         slack                                 -5.895    

Slack (VIOLATED) :        -5.836ns  (required time - arrival time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.636ns  (logic 6.218ns (39.766%)  route 9.418ns (60.234%))
  Logic Levels:           23  (CARRY4=9 LUT3=1 LUT4=1 LUT5=4 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.875ns = ( 12.875 - 10.000 ) 
    Source Clock Delay      (SCD):    3.198ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5713, routed)        1.904     3.198    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X63Y109        FDCE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y109        FDCE (Prop_fdce_C_Q)         0.419     3.617 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep/Q
                         net (fo=124, routed)         1.403     5.020    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep_n_0
    SLICE_X66Y105        LUT6 (Prop_lut6_I4_O)        0.296     5.316 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][27]_i_448/O
                         net (fo=1, routed)           0.000     5.316    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][27]_i_448_n_0
    SLICE_X66Y105        MUXF7 (Prop_muxf7_I0_O)      0.209     5.525 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][27]_i_273/O
                         net (fo=2, routed)           1.016     6.541    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][27]_i_273_n_0
    SLICE_X65Y109        LUT6 (Prop_lut6_I3_O)        0.297     6.838 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][23]_i_128/O
                         net (fo=1, routed)           0.000     6.838    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][23]_i_128_n_0
    SLICE_X65Y109        MUXF7 (Prop_muxf7_I1_O)      0.217     7.055 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][23]_i_54/O
                         net (fo=6, routed)           1.146     8.200    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/ROTATE_RIGHT1[15]
    SLICE_X59Y110        LUT5 (Prop_lut5_I2_O)        0.299     8.499 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][7]_i_14/O
                         net (fo=2, routed)           0.668     9.167    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][7]_i_14_n_0
    SLICE_X58Y110        LUT5 (Prop_lut5_I4_O)        0.124     9.291 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][7]_i_4/O
                         net (fo=2, routed)           0.723    10.014    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][7]_i_4_n_0
    SLICE_X59Y113        LUT6 (Prop_lut6_I3_O)        0.124    10.138 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][7]_i_8/O
                         net (fo=1, routed)           0.000    10.138    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][7]_i_8_n_0
    SLICE_X59Y113        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.536 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.536    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][7]_i_2_n_0
    SLICE_X59Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.650 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.650    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][11]_i_2_n_0
    SLICE_X59Y115        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.889 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][15]_i_2/O[2]
                         net (fo=2, routed)           0.711    11.600    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/schedule0[14]
    SLICE_X57Y116        LUT6 (Prop_lut6_I3_O)        0.302    11.902 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_33/O
                         net (fo=2, routed)           0.644    12.546    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_33_n_0
    SLICE_X56Y116        LUT4 (Prop_lut4_I0_O)        0.124    12.670 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_37/O
                         net (fo=1, routed)           0.000    12.670    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_37_n_0
    SLICE_X56Y116        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.071 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    13.071    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_31_n_0
    SLICE_X56Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.185 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_31/CO[3]
                         net (fo=1, routed)           0.000    13.185    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_31_n_0
    SLICE_X56Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.407 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[31]_i_47/O[0]
                         net (fo=2, routed)           0.464    13.871    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[31]_i_47_n_7
    SLICE_X56Y122        LUT5 (Prop_lut5_I0_O)        0.299    14.170 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[27]_i_22/O
                         net (fo=2, routed)           0.874    15.044    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[27]_i_22_n_0
    SLICE_X55Y118        LUT6 (Prop_lut6_I0_O)        0.124    15.168 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[27]_i_26/O
                         net (fo=1, routed)           0.000    15.168    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[27]_i_26_n_0
    SLICE_X55Y118        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.748 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_15/O[2]
                         net (fo=3, routed)           0.604    16.352    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_15_n_5
    SLICE_X55Y121        LUT5 (Prop_lut5_I4_O)        0.302    16.654 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_3/O
                         net (fo=2, routed)           0.590    17.244    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_3_n_0
    SLICE_X54Y119        LUT6 (Prop_lut6_I0_O)        0.124    17.368 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_7/O
                         net (fo=1, routed)           0.000    17.368    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_7_n_0
    SLICE_X54Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.744 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.744    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_2_n_0
    SLICE_X54Y120        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.963 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_2/O[0]
                         net (fo=1, routed)           0.577    18.539    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h0_out[24]
    SLICE_X55Y122        LUT3 (Prop_lut3_I0_O)        0.295    18.834 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[24]_i_1/O
                         net (fo=1, routed)           0.000    18.834    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/p_0_in[24]
    SLICE_X55Y122        FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5713, routed)        1.696    12.875    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X55Y122        FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[24]/C
                         clock pessimism              0.247    13.122    
                         clock uncertainty           -0.154    12.968    
    SLICE_X55Y122        FDRE (Setup_fdre_C_D)        0.031    12.999    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[24]
  -------------------------------------------------------------------
                         required time                         12.999    
                         arrival time                         -18.834    
  -------------------------------------------------------------------
                         slack                                 -5.836    

Slack (VIOLATED) :        -5.825ns  (required time - arrival time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/e_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.557ns  (logic 6.696ns (43.041%)  route 8.861ns (56.959%))
  Logic Levels:           23  (CARRY4=10 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.808ns = ( 12.808 - 10.000 ) 
    Source Clock Delay      (SCD):    3.198ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5713, routed)        1.904     3.198    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X63Y109        FDCE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y109        FDCE (Prop_fdce_C_Q)         0.419     3.617 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep/Q
                         net (fo=124, routed)         1.403     5.020    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep_n_0
    SLICE_X66Y105        LUT6 (Prop_lut6_I4_O)        0.296     5.316 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][27]_i_448/O
                         net (fo=1, routed)           0.000     5.316    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][27]_i_448_n_0
    SLICE_X66Y105        MUXF7 (Prop_muxf7_I0_O)      0.209     5.525 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][27]_i_273/O
                         net (fo=2, routed)           1.016     6.541    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][27]_i_273_n_0
    SLICE_X65Y109        LUT6 (Prop_lut6_I3_O)        0.297     6.838 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][23]_i_128/O
                         net (fo=1, routed)           0.000     6.838    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][23]_i_128_n_0
    SLICE_X65Y109        MUXF7 (Prop_muxf7_I1_O)      0.217     7.055 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][23]_i_54/O
                         net (fo=6, routed)           1.146     8.200    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/ROTATE_RIGHT1[15]
    SLICE_X59Y110        LUT5 (Prop_lut5_I2_O)        0.299     8.499 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][7]_i_14/O
                         net (fo=2, routed)           0.668     9.167    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][7]_i_14_n_0
    SLICE_X58Y110        LUT5 (Prop_lut5_I4_O)        0.124     9.291 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][7]_i_4/O
                         net (fo=2, routed)           0.723    10.014    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][7]_i_4_n_0
    SLICE_X59Y113        LUT6 (Prop_lut6_I3_O)        0.124    10.138 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][7]_i_8/O
                         net (fo=1, routed)           0.000    10.138    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][7]_i_8_n_0
    SLICE_X59Y113        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.536 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.536    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][7]_i_2_n_0
    SLICE_X59Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.650 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.650    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][11]_i_2_n_0
    SLICE_X59Y115        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.889 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][15]_i_2/O[2]
                         net (fo=2, routed)           0.711    11.600    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/schedule0[14]
    SLICE_X57Y116        LUT6 (Prop_lut6_I3_O)        0.302    11.902 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_33/O
                         net (fo=2, routed)           0.644    12.546    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_33_n_0
    SLICE_X56Y116        LUT4 (Prop_lut4_I0_O)        0.124    12.670 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_37/O
                         net (fo=1, routed)           0.000    12.670    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_37_n_0
    SLICE_X56Y116        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.071 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    13.071    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_31_n_0
    SLICE_X56Y117        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.293 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_31/O[0]
                         net (fo=2, routed)           0.467    13.761    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_31_n_7
    SLICE_X56Y121        LUT5 (Prop_lut5_I0_O)        0.299    14.060 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_22/O
                         net (fo=2, routed)           0.752    14.811    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_22_n_0
    SLICE_X55Y117        LUT6 (Prop_lut6_I0_O)        0.124    14.935 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_26/O
                         net (fo=1, routed)           0.000    14.935    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_26_n_0
    SLICE_X55Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.485 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    15.485    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_15_n_0
    SLICE_X55Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.819 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_15/O[1]
                         net (fo=3, routed)           0.689    16.508    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_15_n_6
    SLICE_X52Y118        LUT2 (Prop_lut2_I1_O)        0.303    16.811 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/e[23]_i_5/O
                         net (fo=1, routed)           0.000    16.811    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/e[23]_i_5_n_0
    SLICE_X52Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.361 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/e_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.361    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/e_reg[23]_i_2_n_0
    SLICE_X52Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.475 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/e_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.475    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/e_reg[27]_i_2_n_0
    SLICE_X52Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.809 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/e_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.643    18.452    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h4_out[29]
    SLICE_X53Y119        LUT3 (Prop_lut3_I0_O)        0.303    18.755 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/e[29]_i_1/O
                         net (fo=1, routed)           0.000    18.755    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/e[29]_i_1_n_0
    SLICE_X53Y119        FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/e_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5713, routed)        1.629    12.808    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X53Y119        FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/e_reg[29]/C
                         clock pessimism              0.247    13.055    
                         clock uncertainty           -0.154    12.901    
    SLICE_X53Y119        FDRE (Setup_fdre_C_D)        0.029    12.930    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/e_reg[29]
  -------------------------------------------------------------------
                         required time                         12.930    
                         arrival time                         -18.755    
  -------------------------------------------------------------------
                         slack                                 -5.825    

Slack (VIOLATED) :        -5.812ns  (required time - arrival time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.613ns  (logic 6.361ns (40.741%)  route 9.252ns (59.259%))
  Logic Levels:           24  (CARRY4=10 LUT3=1 LUT4=1 LUT5=4 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.875ns = ( 12.875 - 10.000 ) 
    Source Clock Delay      (SCD):    3.198ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5713, routed)        1.904     3.198    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X63Y109        FDCE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y109        FDCE (Prop_fdce_C_Q)         0.419     3.617 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep/Q
                         net (fo=124, routed)         1.403     5.020    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep_n_0
    SLICE_X66Y105        LUT6 (Prop_lut6_I4_O)        0.296     5.316 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][27]_i_448/O
                         net (fo=1, routed)           0.000     5.316    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][27]_i_448_n_0
    SLICE_X66Y105        MUXF7 (Prop_muxf7_I0_O)      0.209     5.525 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][27]_i_273/O
                         net (fo=2, routed)           1.016     6.541    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][27]_i_273_n_0
    SLICE_X65Y109        LUT6 (Prop_lut6_I3_O)        0.297     6.838 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][23]_i_128/O
                         net (fo=1, routed)           0.000     6.838    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][23]_i_128_n_0
    SLICE_X65Y109        MUXF7 (Prop_muxf7_I1_O)      0.217     7.055 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][23]_i_54/O
                         net (fo=6, routed)           1.146     8.200    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/ROTATE_RIGHT1[15]
    SLICE_X59Y110        LUT5 (Prop_lut5_I2_O)        0.299     8.499 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][7]_i_14/O
                         net (fo=2, routed)           0.668     9.167    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][7]_i_14_n_0
    SLICE_X58Y110        LUT5 (Prop_lut5_I4_O)        0.124     9.291 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][7]_i_4/O
                         net (fo=2, routed)           0.723    10.014    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][7]_i_4_n_0
    SLICE_X59Y113        LUT6 (Prop_lut6_I3_O)        0.124    10.138 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][7]_i_8/O
                         net (fo=1, routed)           0.000    10.138    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][7]_i_8_n_0
    SLICE_X59Y113        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.536 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.536    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][7]_i_2_n_0
    SLICE_X59Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.650 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.650    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][11]_i_2_n_0
    SLICE_X59Y115        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.889 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][15]_i_2/O[2]
                         net (fo=2, routed)           0.711    11.600    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/schedule0[14]
    SLICE_X57Y116        LUT6 (Prop_lut6_I3_O)        0.302    11.902 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_33/O
                         net (fo=2, routed)           0.644    12.546    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_33_n_0
    SLICE_X56Y116        LUT4 (Prop_lut4_I0_O)        0.124    12.670 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_37/O
                         net (fo=1, routed)           0.000    12.670    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_37_n_0
    SLICE_X56Y116        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.071 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    13.071    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_31_n_0
    SLICE_X56Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.185 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_31/CO[3]
                         net (fo=1, routed)           0.000    13.185    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_31_n_0
    SLICE_X56Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.407 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[31]_i_47/O[0]
                         net (fo=2, routed)           0.464    13.871    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[31]_i_47_n_7
    SLICE_X56Y122        LUT5 (Prop_lut5_I0_O)        0.299    14.170 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[27]_i_22/O
                         net (fo=2, routed)           0.874    15.044    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[27]_i_22_n_0
    SLICE_X55Y118        LUT6 (Prop_lut6_I0_O)        0.124    15.168 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[27]_i_26/O
                         net (fo=1, routed)           0.000    15.168    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[27]_i_26_n_0
    SLICE_X55Y118        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.748 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_15/O[2]
                         net (fo=3, routed)           0.604    16.352    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_15_n_5
    SLICE_X55Y121        LUT5 (Prop_lut5_I4_O)        0.302    16.654 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_3/O
                         net (fo=2, routed)           0.590    17.244    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_3_n_0
    SLICE_X54Y119        LUT6 (Prop_lut6_I0_O)        0.124    17.368 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_7/O
                         net (fo=1, routed)           0.000    17.368    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_7_n_0
    SLICE_X54Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.744 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.744    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_2_n_0
    SLICE_X54Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.861 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.861    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_2_n_0
    SLICE_X54Y121        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.100 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[31]_i_3/O[2]
                         net (fo=1, routed)           0.411    18.510    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h0_out[30]
    SLICE_X55Y122        LUT3 (Prop_lut3_I0_O)        0.301    18.811 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[30]_i_1/O
                         net (fo=1, routed)           0.000    18.811    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/p_0_in[30]
    SLICE_X55Y122        FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5713, routed)        1.696    12.875    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X55Y122        FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[30]/C
                         clock pessimism              0.247    13.122    
                         clock uncertainty           -0.154    12.968    
    SLICE_X55Y122        FDRE (Setup_fdre_C_D)        0.031    12.999    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[30]
  -------------------------------------------------------------------
                         required time                         12.999    
                         arrival time                         -18.811    
  -------------------------------------------------------------------
                         slack                                 -5.812    

Slack (VIOLATED) :        -5.790ns  (required time - arrival time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.638ns  (logic 6.562ns (41.961%)  route 9.076ns (58.039%))
  Logic Levels:           22  (CARRY4=8 LUT3=1 LUT4=1 LUT5=4 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 12.878 - 10.000 ) 
    Source Clock Delay      (SCD):    3.198ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5713, routed)        1.904     3.198    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X63Y109        FDCE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y109        FDCE (Prop_fdce_C_Q)         0.419     3.617 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep/Q
                         net (fo=124, routed)         1.403     5.020    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep_n_0
    SLICE_X66Y105        LUT6 (Prop_lut6_I4_O)        0.296     5.316 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][27]_i_448/O
                         net (fo=1, routed)           0.000     5.316    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][27]_i_448_n_0
    SLICE_X66Y105        MUXF7 (Prop_muxf7_I0_O)      0.209     5.525 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][27]_i_273/O
                         net (fo=2, routed)           1.016     6.541    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][27]_i_273_n_0
    SLICE_X65Y109        LUT6 (Prop_lut6_I3_O)        0.297     6.838 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][23]_i_128/O
                         net (fo=1, routed)           0.000     6.838    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][23]_i_128_n_0
    SLICE_X65Y109        MUXF7 (Prop_muxf7_I1_O)      0.217     7.055 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][23]_i_54/O
                         net (fo=6, routed)           1.146     8.200    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/ROTATE_RIGHT1[15]
    SLICE_X59Y110        LUT5 (Prop_lut5_I2_O)        0.299     8.499 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][7]_i_14/O
                         net (fo=2, routed)           0.668     9.167    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][7]_i_14_n_0
    SLICE_X58Y110        LUT5 (Prop_lut5_I4_O)        0.124     9.291 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][7]_i_4/O
                         net (fo=2, routed)           0.723    10.014    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][7]_i_4_n_0
    SLICE_X59Y113        LUT6 (Prop_lut6_I3_O)        0.124    10.138 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][7]_i_8/O
                         net (fo=1, routed)           0.000    10.138    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][7]_i_8_n_0
    SLICE_X59Y113        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.536 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.536    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][7]_i_2_n_0
    SLICE_X59Y114        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.758 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][11]_i_2/O[0]
                         net (fo=2, routed)           0.688    11.446    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/schedule0[8]
    SLICE_X58Y114        LUT6 (Prop_lut6_I3_O)        0.299    11.745 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[19]_i_35/O
                         net (fo=2, routed)           0.426    12.171    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[19]_i_35_n_0
    SLICE_X56Y115        LUT4 (Prop_lut4_I0_O)        0.124    12.295 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[19]_i_39/O
                         net (fo=1, routed)           0.000    12.295    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[19]_i_39_n_0
    SLICE_X56Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.845 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[19]_i_31/CO[3]
                         net (fo=1, routed)           0.000    12.845    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[19]_i_31_n_0
    SLICE_X56Y116        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.067 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_31/O[0]
                         net (fo=2, routed)           0.314    13.381    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_31_n_7
    SLICE_X57Y118        LUT5 (Prop_lut5_I0_O)        0.299    13.680 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[19]_i_22/O
                         net (fo=2, routed)           0.741    14.421    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[19]_i_22_n_0
    SLICE_X55Y116        LUT6 (Prop_lut6_I0_O)        0.124    14.545 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[19]_i_26/O
                         net (fo=1, routed)           0.000    14.545    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[19]_i_26_n_0
    SLICE_X55Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.095 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    15.095    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[19]_i_15_n_0
    SLICE_X55Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.429 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_15/O[1]
                         net (fo=3, routed)           0.757    16.186    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_15_n_6
    SLICE_X55Y121        LUT5 (Prop_lut5_I4_O)        0.303    16.489 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[19]_i_4/O
                         net (fo=2, routed)           0.455    16.944    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[19]_i_4_n_0
    SLICE_X54Y118        LUT6 (Prop_lut6_I0_O)        0.124    17.068 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[19]_i_8/O
                         net (fo=1, routed)           0.000    17.068    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[19]_i_8_n_0
    SLICE_X54Y118        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    17.448 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.448    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[19]_i_2_n_0
    SLICE_X54Y119        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.763 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_2/O[3]
                         net (fo=1, routed)           0.740    18.503    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h0_out[23]
    SLICE_X56Y121        LUT3 (Prop_lut3_I0_O)        0.333    18.836 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_1/O
                         net (fo=1, routed)           0.000    18.836    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/p_0_in[23]
    SLICE_X56Y121        FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5713, routed)        1.699    12.878    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X56Y121        FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]/C
                         clock pessimism              0.247    13.125    
                         clock uncertainty           -0.154    12.971    
    SLICE_X56Y121        FDRE (Setup_fdre_C_D)        0.075    13.046    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]
  -------------------------------------------------------------------
                         required time                         13.046    
                         arrival time                         -18.836    
  -------------------------------------------------------------------
                         slack                                 -5.790    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.425%)  route 0.269ns (65.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5713, routed)        0.551     0.887    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X39Y83         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y83         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[9]/Q
                         net (fo=3, routed)           0.269     1.296    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_araddr[2]
    SLICE_X52Y84         FDRE                                         r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5713, routed)        0.814     1.180    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X52Y84         FDRE                                         r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X52Y84         FDRE (Hold_fdre_C_D)         0.070     1.215    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.858%)  route 0.119ns (48.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5713, routed)        0.554     0.890    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X44Y89         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y89         FDRE (Prop_fdre_C_Q)         0.128     1.018 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/Q
                         net (fo=1, routed)           0.119     1.136    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[6]
    SLICE_X42Y88         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5713, routed)        0.822     1.188    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X42Y88         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.264     0.924    
    SLICE_X42Y88         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.054    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           1.136    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.450%)  route 0.144ns (50.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5713, routed)        0.554     0.890    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X47Y89         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.144     1.175    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[32]
    SLICE_X46Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5713, routed)        0.822     1.188    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X46Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/CLK
                         clock pessimism             -0.285     0.903    
    SLICE_X46Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.086    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           1.175    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.327%)  route 0.117ns (47.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5713, routed)        0.555     0.891    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X47Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y91         FDRE (Prop_fdre_C_Q)         0.128     1.019 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/Q
                         net (fo=1, routed)           0.117     1.135    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[31]
    SLICE_X46Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5713, routed)        0.823     1.189    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X46Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
                         clock pessimism             -0.282     0.907    
    SLICE_X46Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.129     1.036    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.135    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.186ns (39.230%)  route 0.288ns (60.770%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.171ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5713, routed)        0.546     0.882    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X48Y79         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y79         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=2, routed)           0.288     1.311    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/scndry_out
    SLICE_X50Y76         LUT5 (Prop_lut5_I2_O)        0.045     1.356 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/lpf_exr_i_1/O
                         net (fo=1, routed)           0.000     1.356    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_n_0
    SLICE_X50Y76         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5713, routed)        0.805     1.171    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X50Y76         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism             -0.035     1.136    
    SLICE_X50Y76         FDRE (Hold_fdre_C_D)         0.120     1.256    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.356    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.839%)  route 0.276ns (66.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.171ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5713, routed)        0.546     0.882    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X48Y79         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y79         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=2, routed)           0.276     1.298    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/p_3_out[3]
    SLICE_X50Y76         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5713, routed)        0.805     1.171    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X50Y76         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
                         clock pessimism             -0.035     1.136    
    SLICE_X50Y76         FDRE (Hold_fdre_C_D)         0.060     1.196    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.196    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.734%)  route 0.161ns (53.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5713, routed)        0.569     0.905    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y81         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y81         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/Q
                         net (fo=1, routed)           0.161     1.206    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[7]
    SLICE_X30Y80         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5713, routed)        0.834     1.200    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y80         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.282     0.918    
    SLICE_X30Y80         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.101    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.101    
                         arrival time                           1.206    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/e_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/f_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.187ns (37.226%)  route 0.315ns (62.774%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5713, routed)        0.624     0.960    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X52Y122        FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/e_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y122        FDRE (Prop_fdre_C_Q)         0.141     1.101 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/e_reg[26]/Q
                         net (fo=8, routed)           0.315     1.416    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/ROTATE_RIGHT7[20]
    SLICE_X42Y122        LUT3 (Prop_lut3_I0_O)        0.046     1.462 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/f[26]_i_1/O
                         net (fo=1, routed)           0.000     1.462    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/f[26]_i_1_n_0
    SLICE_X42Y122        FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/f_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5713, routed)        0.897     1.263    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X42Y122        FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/f_reg[26]/C
                         clock pessimism             -0.039     1.224    
    SLICE_X42Y122        FDRE (Hold_fdre_C_D)         0.131     1.355    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/f_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.355    
                         arrival time                           1.462    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5713, routed)        0.568     0.904    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y80         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y80         FDRE (Prop_fdre_C_Q)         0.141     1.045 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/Q
                         net (fo=1, routed)           0.101     1.146    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[2]
    SLICE_X30Y80         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5713, routed)        0.834     1.200    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y80         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
                         clock pessimism             -0.282     0.918    
    SLICE_X30Y80         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.033    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32
  -------------------------------------------------------------------
                         required time                         -1.033    
                         arrival time                           1.146    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.585%)  route 0.104ns (42.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5713, routed)        0.570     0.906    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y82         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y82         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/Q
                         net (fo=1, routed)           0.104     1.150    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[3]
    SLICE_X30Y82         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5713, routed)        0.836     1.202    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y82         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
                         clock pessimism             -0.282     0.920    
    SLICE_X30Y82         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.035    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.150    
  -------------------------------------------------------------------
                         slack                                  0.116    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X51Y83    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X51Y83    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X51Y83    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X51Y83    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X50Y83    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X62Y106   design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[31][2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X83Y115   design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[31][30]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X81Y118   design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[31][31]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X57Y94    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[31][3]/C
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y80    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y80    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y82    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y80    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y82    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y80    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y82    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y80    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y82    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X36Y83    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X36Y84    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y85    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y85    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y86    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y86    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y85    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y85    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y86    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X36Y84    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.018ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.043ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.018ns  (required time - arrival time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[1]_rep__1/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.060ns  (logic 0.580ns (9.571%)  route 5.480ns (90.429%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5713, routed)        1.844     3.138    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y100        FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/Q
                         net (fo=67, routed)          1.689     5.283    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/reset
    SLICE_X80Y124        LUT1 (Prop_lut1_I0_O)        0.124     5.407 f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3/O
                         net (fo=293, routed)         3.791     9.198    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/clear
    SLICE_X51Y99         FDCE                                         f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[1]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5713, routed)        1.467    12.646    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X51Y99         FDCE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[1]_rep__1/C
                         clock pessimism              0.129    12.775    
                         clock uncertainty           -0.154    12.621    
    SLICE_X51Y99         FDCE (Recov_fdce_C_CLR)     -0.405    12.216    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                         12.216    
                         arrival time                          -9.198    
  -------------------------------------------------------------------
                         slack                                  3.018    

Slack (MET) :             3.057ns  (required time - arrival time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h7_reg[9]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.318ns  (logic 0.580ns (9.180%)  route 5.738ns (90.820%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.825ns = ( 12.825 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5713, routed)        1.844     3.138    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y100        FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/Q
                         net (fo=67, routed)          1.689     5.283    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/reset
    SLICE_X80Y124        LUT1 (Prop_lut1_I0_O)        0.124     5.407 f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3/O
                         net (fo=293, routed)         4.049     9.456    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/clear
    SLICE_X44Y115        FDCE                                         f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h7_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5713, routed)        1.646    12.825    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X44Y115        FDCE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h7_reg[9]/C
                         clock pessimism              0.247    13.072    
                         clock uncertainty           -0.154    12.918    
    SLICE_X44Y115        FDCE (Recov_fdce_C_CLR)     -0.405    12.513    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h7_reg[9]
  -------------------------------------------------------------------
                         required time                         12.513    
                         arrival time                          -9.456    
  -------------------------------------------------------------------
                         slack                                  3.057    

Slack (MET) :             3.091ns  (required time - arrival time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep__8/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.252ns  (logic 0.580ns (9.277%)  route 5.672ns (90.723%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 12.894 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5713, routed)        1.844     3.138    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y100        FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/Q
                         net (fo=67, routed)          1.689     5.283    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/reset
    SLICE_X80Y124        LUT1 (Prop_lut1_I0_O)        0.124     5.407 f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3/O
                         net (fo=293, routed)         3.983     9.390    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/clear
    SLICE_X64Y105        FDCE                                         f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep__8/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5713, routed)        1.715    12.894    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X64Y105        FDCE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep__8/C
                         clock pessimism              0.147    13.041    
                         clock uncertainty           -0.154    12.887    
    SLICE_X64Y105        FDCE (Recov_fdce_C_CLR)     -0.405    12.482    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep__8
  -------------------------------------------------------------------
                         required time                         12.482    
                         arrival time                          -9.390    
  -------------------------------------------------------------------
                         slack                                  3.091    

Slack (MET) :             3.103ns  (required time - arrival time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h7_reg[10]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.318ns  (logic 0.580ns (9.180%)  route 5.738ns (90.820%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.825ns = ( 12.825 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5713, routed)        1.844     3.138    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y100        FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/Q
                         net (fo=67, routed)          1.689     5.283    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/reset
    SLICE_X80Y124        LUT1 (Prop_lut1_I0_O)        0.124     5.407 f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3/O
                         net (fo=293, routed)         4.049     9.456    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/clear
    SLICE_X44Y115        FDPE                                         f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h7_reg[10]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5713, routed)        1.646    12.825    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X44Y115        FDPE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h7_reg[10]/C
                         clock pessimism              0.247    13.072    
                         clock uncertainty           -0.154    12.918    
    SLICE_X44Y115        FDPE (Recov_fdpe_C_PRE)     -0.359    12.559    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h7_reg[10]
  -------------------------------------------------------------------
                         required time                         12.559    
                         arrival time                          -9.456    
  -------------------------------------------------------------------
                         slack                                  3.103    

Slack (MET) :             3.103ns  (required time - arrival time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h7_reg[11]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.318ns  (logic 0.580ns (9.180%)  route 5.738ns (90.820%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.825ns = ( 12.825 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5713, routed)        1.844     3.138    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y100        FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/Q
                         net (fo=67, routed)          1.689     5.283    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/reset
    SLICE_X80Y124        LUT1 (Prop_lut1_I0_O)        0.124     5.407 f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3/O
                         net (fo=293, routed)         4.049     9.456    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/clear
    SLICE_X44Y115        FDPE                                         f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h7_reg[11]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5713, routed)        1.646    12.825    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X44Y115        FDPE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h7_reg[11]/C
                         clock pessimism              0.247    13.072    
                         clock uncertainty           -0.154    12.918    
    SLICE_X44Y115        FDPE (Recov_fdpe_C_PRE)     -0.359    12.559    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h7_reg[11]
  -------------------------------------------------------------------
                         required time                         12.559    
                         arrival time                          -9.456    
  -------------------------------------------------------------------
                         slack                                  3.103    

Slack (MET) :             3.103ns  (required time - arrival time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h7_reg[8]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.318ns  (logic 0.580ns (9.180%)  route 5.738ns (90.820%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.825ns = ( 12.825 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5713, routed)        1.844     3.138    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y100        FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/Q
                         net (fo=67, routed)          1.689     5.283    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/reset
    SLICE_X80Y124        LUT1 (Prop_lut1_I0_O)        0.124     5.407 f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3/O
                         net (fo=293, routed)         4.049     9.456    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/clear
    SLICE_X44Y115        FDPE                                         f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h7_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5713, routed)        1.646    12.825    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X44Y115        FDPE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h7_reg[8]/C
                         clock pessimism              0.247    13.072    
                         clock uncertainty           -0.154    12.918    
    SLICE_X44Y115        FDPE (Recov_fdpe_C_PRE)     -0.359    12.559    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h7_reg[8]
  -------------------------------------------------------------------
                         required time                         12.559    
                         arrival time                          -9.456    
  -------------------------------------------------------------------
                         slack                                  3.103    

Slack (MET) :             3.143ns  (required time - arrival time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep__2/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.197ns  (logic 0.580ns (9.359%)  route 5.617ns (90.641%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns = ( 12.890 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5713, routed)        1.844     3.138    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y100        FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/Q
                         net (fo=67, routed)          1.689     5.283    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/reset
    SLICE_X80Y124        LUT1 (Prop_lut1_I0_O)        0.124     5.407 f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3/O
                         net (fo=293, routed)         3.928     9.335    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/clear
    SLICE_X59Y105        FDCE                                         f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5713, routed)        1.711    12.890    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X59Y105        FDCE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep__2/C
                         clock pessimism              0.147    13.037    
                         clock uncertainty           -0.154    12.883    
    SLICE_X59Y105        FDCE (Recov_fdce_C_CLR)     -0.405    12.478    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep__2
  -------------------------------------------------------------------
                         required time                         12.478    
                         arrival time                          -9.335    
  -------------------------------------------------------------------
                         slack                                  3.143    

Slack (MET) :             3.143ns  (required time - arrival time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep__3/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.197ns  (logic 0.580ns (9.359%)  route 5.617ns (90.641%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns = ( 12.890 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5713, routed)        1.844     3.138    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y100        FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/Q
                         net (fo=67, routed)          1.689     5.283    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/reset
    SLICE_X80Y124        LUT1 (Prop_lut1_I0_O)        0.124     5.407 f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3/O
                         net (fo=293, routed)         3.928     9.335    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/clear
    SLICE_X59Y105        FDCE                                         f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5713, routed)        1.711    12.890    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X59Y105        FDCE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep__3/C
                         clock pessimism              0.147    13.037    
                         clock uncertainty           -0.154    12.883    
    SLICE_X59Y105        FDCE (Recov_fdce_C_CLR)     -0.405    12.478    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep__3
  -------------------------------------------------------------------
                         required time                         12.478    
                         arrival time                          -9.335    
  -------------------------------------------------------------------
                         slack                                  3.143    

Slack (MET) :             3.143ns  (required time - arrival time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[1]_rep/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.197ns  (logic 0.580ns (9.359%)  route 5.617ns (90.641%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns = ( 12.890 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5713, routed)        1.844     3.138    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y100        FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/Q
                         net (fo=67, routed)          1.689     5.283    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/reset
    SLICE_X80Y124        LUT1 (Prop_lut1_I0_O)        0.124     5.407 f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3/O
                         net (fo=293, routed)         3.928     9.335    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/clear
    SLICE_X59Y105        FDCE                                         f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[1]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5713, routed)        1.711    12.890    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X59Y105        FDCE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[1]_rep/C
                         clock pessimism              0.147    13.037    
                         clock uncertainty           -0.154    12.883    
    SLICE_X59Y105        FDCE (Recov_fdce_C_CLR)     -0.405    12.478    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         12.478    
                         arrival time                          -9.335    
  -------------------------------------------------------------------
                         slack                                  3.143    

Slack (MET) :             3.143ns  (required time - arrival time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[1]_rep__4/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.197ns  (logic 0.580ns (9.359%)  route 5.617ns (90.641%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns = ( 12.890 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5713, routed)        1.844     3.138    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y100        FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/Q
                         net (fo=67, routed)          1.689     5.283    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/reset
    SLICE_X80Y124        LUT1 (Prop_lut1_I0_O)        0.124     5.407 f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3/O
                         net (fo=293, routed)         3.928     9.335    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/clear
    SLICE_X59Y105        FDCE                                         f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[1]_rep__4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5713, routed)        1.711    12.890    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X59Y105        FDCE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[1]_rep__4/C
                         clock pessimism              0.147    13.037    
                         clock uncertainty           -0.154    12.883    
    SLICE_X59Y105        FDCE (Recov_fdce_C_CLR)     -0.405    12.478    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[1]_rep__4
  -------------------------------------------------------------------
                         required time                         12.478    
                         arrival time                          -9.335    
  -------------------------------------------------------------------
                         slack                                  3.143    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.043ns  (arrival time - required time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep__4/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.225ns  (logic 0.186ns (15.184%)  route 1.039ns (84.816%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.288ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5713, routed)        0.639     0.975    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y100        FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/Q
                         net (fo=67, routed)          0.702     1.818    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/reset
    SLICE_X80Y124        LUT1 (Prop_lut1_I0_O)        0.045     1.863 f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3/O
                         net (fo=293, routed)         0.337     2.200    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/clear
    SLICE_X80Y124        FDCE                                         f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep__4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5713, routed)        0.922     1.288    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X80Y124        FDCE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep__4/C
                         clock pessimism             -0.039     1.249    
    SLICE_X80Y124        FDCE (Remov_fdce_C_CLR)     -0.092     1.157    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep__4
  -------------------------------------------------------------------
                         required time                         -1.157    
                         arrival time                           2.200    
  -------------------------------------------------------------------
                         slack                                  1.043    

Slack (MET) :             1.043ns  (arrival time - required time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.225ns  (logic 0.186ns (15.184%)  route 1.039ns (84.816%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.288ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5713, routed)        0.639     0.975    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y100        FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/Q
                         net (fo=67, routed)          0.702     1.818    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/reset
    SLICE_X80Y124        LUT1 (Prop_lut1_I0_O)        0.045     1.863 f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3/O
                         net (fo=293, routed)         0.337     2.200    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/clear
    SLICE_X80Y124        FDCE                                         f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5713, routed)        0.922     1.288    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X80Y124        FDCE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[3]/C
                         clock pessimism             -0.039     1.249    
    SLICE_X80Y124        FDCE (Remov_fdce_C_CLR)     -0.092     1.157    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.157    
                         arrival time                           2.200    
  -------------------------------------------------------------------
                         slack                                  1.043    

Slack (MET) :             1.249ns  (arrival time - required time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep__0/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.408ns  (logic 0.186ns (13.213%)  route 1.222ns (86.787%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5713, routed)        0.639     0.975    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y100        FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/Q
                         net (fo=67, routed)          0.702     1.818    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/reset
    SLICE_X80Y124        LUT1 (Prop_lut1_I0_O)        0.045     1.863 f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3/O
                         net (fo=293, routed)         0.520     2.383    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/clear
    SLICE_X51Y117        FDCE                                         f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5713, routed)        0.898     1.264    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X51Y117        FDCE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep__0/C
                         clock pessimism             -0.039     1.225    
    SLICE_X51Y117        FDCE (Remov_fdce_C_CLR)     -0.092     1.133    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         -1.133    
                         arrival time                           2.383    
  -------------------------------------------------------------------
                         slack                                  1.249    

Slack (MET) :             1.249ns  (arrival time - required time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep__5/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.408ns  (logic 0.186ns (13.213%)  route 1.222ns (86.787%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5713, routed)        0.639     0.975    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y100        FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/Q
                         net (fo=67, routed)          0.702     1.818    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/reset
    SLICE_X80Y124        LUT1 (Prop_lut1_I0_O)        0.045     1.863 f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3/O
                         net (fo=293, routed)         0.520     2.383    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/clear
    SLICE_X51Y117        FDCE                                         f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep__5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5713, routed)        0.898     1.264    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X51Y117        FDCE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep__5/C
                         clock pessimism             -0.039     1.225    
    SLICE_X51Y117        FDCE (Remov_fdce_C_CLR)     -0.092     1.133    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep__5
  -------------------------------------------------------------------
                         required time                         -1.133    
                         arrival time                           2.383    
  -------------------------------------------------------------------
                         slack                                  1.249    

Slack (MET) :             1.249ns  (arrival time - required time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[1]_rep__7/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.408ns  (logic 0.186ns (13.213%)  route 1.222ns (86.787%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5713, routed)        0.639     0.975    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y100        FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/Q
                         net (fo=67, routed)          0.702     1.818    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/reset
    SLICE_X80Y124        LUT1 (Prop_lut1_I0_O)        0.045     1.863 f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3/O
                         net (fo=293, routed)         0.520     2.383    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/clear
    SLICE_X51Y117        FDCE                                         f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[1]_rep__7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5713, routed)        0.898     1.264    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X51Y117        FDCE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[1]_rep__7/C
                         clock pessimism             -0.039     1.225    
    SLICE_X51Y117        FDCE (Remov_fdce_C_CLR)     -0.092     1.133    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[1]_rep__7
  -------------------------------------------------------------------
                         required time                         -1.133    
                         arrival time                           2.383    
  -------------------------------------------------------------------
                         slack                                  1.249    

Slack (MET) :             1.341ns  (arrival time - required time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.519ns  (logic 0.186ns (12.246%)  route 1.333ns (87.754%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.284ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5713, routed)        0.639     0.975    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y100        FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/Q
                         net (fo=67, routed)          0.702     1.818    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/reset
    SLICE_X80Y124        LUT1 (Prop_lut1_I0_O)        0.045     1.863 f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3/O
                         net (fo=293, routed)         0.631     2.494    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/clear
    SLICE_X60Y124        FDCE                                         f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5713, routed)        0.918     1.284    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X60Y124        FDCE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]/C
                         clock pessimism             -0.039     1.245    
    SLICE_X60Y124        FDCE (Remov_fdce_C_CLR)     -0.092     1.153    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.153    
                         arrival time                           2.494    
  -------------------------------------------------------------------
                         slack                                  1.341    

Slack (MET) :             1.367ns  (arrival time - required time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[1]_rep__2/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.552ns  (logic 0.186ns (11.981%)  route 1.366ns (88.019%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.291ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5713, routed)        0.639     0.975    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y100        FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/Q
                         net (fo=67, routed)          0.702     1.818    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/reset
    SLICE_X80Y124        LUT1 (Prop_lut1_I0_O)        0.045     1.863 f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3/O
                         net (fo=293, routed)         0.665     2.527    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/clear
    SLICE_X61Y118        FDCE                                         f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[1]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5713, routed)        0.925     1.291    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X61Y118        FDCE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[1]_rep__2/C
                         clock pessimism             -0.039     1.252    
    SLICE_X61Y118        FDCE (Remov_fdce_C_CLR)     -0.092     1.160    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[1]_rep__2
  -------------------------------------------------------------------
                         required time                         -1.160    
                         arrival time                           2.527    
  -------------------------------------------------------------------
                         slack                                  1.367    

Slack (MET) :             1.512ns  (arrival time - required time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h7_reg[29]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.442ns  (logic 0.186ns (12.901%)  route 1.256ns (87.099%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.265ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5713, routed)        0.639     0.975    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y100        FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/Q
                         net (fo=67, routed)          0.702     1.818    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/reset
    SLICE_X80Y124        LUT1 (Prop_lut1_I0_O)        0.045     1.863 f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3/O
                         net (fo=293, routed)         0.554     2.417    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/clear
    SLICE_X44Y120        FDCE                                         f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h7_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5713, routed)        0.899     1.265    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X44Y120        FDCE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h7_reg[29]/C
                         clock pessimism             -0.268     0.997    
    SLICE_X44Y120        FDCE (Remov_fdce_C_CLR)     -0.092     0.905    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h7_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.905    
                         arrival time                           2.417    
  -------------------------------------------------------------------
                         slack                                  1.512    

Slack (MET) :             1.512ns  (arrival time - required time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h7_reg[31]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.442ns  (logic 0.186ns (12.901%)  route 1.256ns (87.099%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.265ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5713, routed)        0.639     0.975    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y100        FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/Q
                         net (fo=67, routed)          0.702     1.818    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/reset
    SLICE_X80Y124        LUT1 (Prop_lut1_I0_O)        0.045     1.863 f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3/O
                         net (fo=293, routed)         0.554     2.417    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/clear
    SLICE_X44Y120        FDCE                                         f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h7_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5713, routed)        0.899     1.265    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X44Y120        FDCE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h7_reg[31]/C
                         clock pessimism             -0.268     0.997    
    SLICE_X44Y120        FDCE (Remov_fdce_C_CLR)     -0.092     0.905    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h7_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.905    
                         arrival time                           2.417    
  -------------------------------------------------------------------
                         slack                                  1.512    

Slack (MET) :             1.515ns  (arrival time - required time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h7_reg[28]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.442ns  (logic 0.186ns (12.901%)  route 1.256ns (87.099%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.265ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5713, routed)        0.639     0.975    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y100        FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/Q
                         net (fo=67, routed)          0.702     1.818    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/reset
    SLICE_X80Y124        LUT1 (Prop_lut1_I0_O)        0.045     1.863 f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3/O
                         net (fo=293, routed)         0.554     2.417    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/clear
    SLICE_X44Y120        FDPE                                         f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h7_reg[28]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5713, routed)        0.899     1.265    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X44Y120        FDPE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h7_reg[28]/C
                         clock pessimism             -0.268     0.997    
    SLICE_X44Y120        FDPE (Remov_fdpe_C_PRE)     -0.095     0.902    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h7_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.902    
                         arrival time                           2.417    
  -------------------------------------------------------------------
                         slack                                  1.515    





