# design_analysis_ex4.tcl
get_sites -of [get_tiles CLEL_R_X0Y0]
get_sites -of [get_tiles DSP_X14Y0]
get_sites -of [get_tiles BRAM_X6Y0]
get_sites -of [get_tiles URAM_URAM_FT_X25Y0]
get_tiles -of [get_sites SLICE_X0Y0]

