// Seed: 1822280660
module module_0;
  tri1 id_2;
  assign id_1 = id_1 == 1 < id_2;
endmodule
module module_1 (
    input supply1 id_0,
    input supply1 id_1,
    output wand id_2,
    output supply1 id_3,
    input supply0 id_4,
    output wor id_5,
    output supply0 id_6,
    output tri id_7,
    input wor id_8,
    output tri1 id_9,
    output tri id_10,
    output wand id_11,
    input supply1 id_12,
    output wand id_13
);
  assign id_10 = 1;
  module_0 modCall_1 ();
  assign id_3  = 1;
  assign id_11 = 1 && 1'b0;
endmodule
