-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.2
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity operator_float_div10 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    in_r : IN STD_LOGIC_VECTOR (31 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of operator_float_div10 is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "operator_float_div10,hls_ip_2018_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7k160tfbg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=21.443000,HLS_SYN_LAT=1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=61,HLS_SYN_LUT=10355,HLS_VERSION=2018_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv8_4 : STD_LOGIC_VECTOR (7 downto 0) := "00000100";
    constant ap_const_lv8_3 : STD_LOGIC_VECTOR (7 downto 0) := "00000011";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv8_2 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_const_lv8_FE : STD_LOGIC_VECTOR (7 downto 0) := "11111110";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv28_2 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000000000000010";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal p_Repl2_2_reg_584 : STD_LOGIC_VECTOR (0 downto 0);
    signal new_mant_V_fu_202_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_1_fu_234_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_reg_594 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Repl2_1_fu_266_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Repl2_1_reg_598 : STD_LOGIC_VECTOR (7 downto 0);
    signal q_chunk_V_ret2_2_i_i_reg_603 : STD_LOGIC_VECTOR (2 downto 0);
    signal r_V_ret3_2_i_i_reg_608 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Result_22_3_i_i_reg_613 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Result_22_4_i_i_reg_618 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Result_22_5_i_i_reg_623 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Result_22_6_i_i_reg_628 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Result_22_7_i_i_reg_633 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_15_fu_524_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_15_reg_638 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_16_fu_528_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_16_reg_643 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_lut_div5_chunk_fu_115_ap_ready : STD_LOGIC;
    signal grp_lut_div5_chunk_fu_115_d_V : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_lut_div5_chunk_fu_115_r_in_V : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_lut_div5_chunk_fu_115_ap_return_0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_lut_div5_chunk_fu_115_ap_return_1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_lut_div5_chunk_fu_122_ap_ready : STD_LOGIC;
    signal grp_lut_div5_chunk_fu_122_d_V : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_lut_div5_chunk_fu_122_ap_return_0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_lut_div5_chunk_fu_122_ap_return_1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_lut_div5_chunk_fu_128_ap_ready : STD_LOGIC;
    signal grp_lut_div5_chunk_fu_128_d_V : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_lut_div5_chunk_fu_128_ap_return_0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_lut_div5_chunk_fu_128_ap_return_1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_lut_div5_chunk_fu_134_ap_ready : STD_LOGIC;
    signal grp_lut_div5_chunk_fu_134_d_V : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_lut_div5_chunk_fu_134_ap_return_0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_lut_div5_chunk_fu_134_ap_return_1 : STD_LOGIC_VECTOR (2 downto 0);
    signal call_ret4_7_i_i_lut_div5_chunk_fu_140_ap_ready : STD_LOGIC;
    signal call_ret4_7_i_i_lut_div5_chunk_fu_140_ap_return_0 : STD_LOGIC_VECTOR (2 downto 0);
    signal call_ret4_7_i_i_lut_div5_chunk_fu_140_ap_return_1 : STD_LOGIC_VECTOR (2 downto 0);
    signal call_ret4_8_i_i_lut_div5_chunk_fu_146_ap_ready : STD_LOGIC;
    signal call_ret4_8_i_i_lut_div5_chunk_fu_146_ap_return_0 : STD_LOGIC_VECTOR (2 downto 0);
    signal call_ret4_8_i_i_lut_div5_chunk_fu_146_ap_return_1 : STD_LOGIC_VECTOR (2 downto 0);
    signal new_mant_V_1_fu_553_p9 : STD_LOGIC_VECTOR (22 downto 0);
    signal ap_phi_mux_p_Repl2_s_phi_fu_109_p4 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_Repl2_s_reg_106 : STD_LOGIC_VECTOR (22 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal d_chunk_V_fu_436_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Val2_s_fu_180_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_fu_210_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_fu_220_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal new_exp_V_fu_192_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_cast_cast_fu_226_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_2_fu_240_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_fu_260_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_new_exp_V_1_fu_252_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal new_exp_V_1_fu_246_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_4_fu_274_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_fu_280_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp_fu_312_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp2_fu_318_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shift_V_cast_cast_fu_286_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal shift_V_1_fu_306_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal sel_tmp6_demorgan_fu_332_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_fu_294_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp6_fu_338_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp7_fu_344_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shift_V_fu_300_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal shift_V_2_fu_324_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal shift_V_3_fu_350_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal xf_V_3_cast_fu_206_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_s_fu_366_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal xf_V_1_fu_374_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal shift_V_4_fu_358_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_6_cast_fu_390_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_3_fu_382_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_6_fu_386_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_8_fu_394_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_10_fu_400_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_11_fu_406_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal tmp_13_fu_410_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal xf_V_2_fu_414_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal xf_V_fu_422_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal tmp_14_fu_428_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_fu_572_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);

    component lut_div5_chunk IS
    port (
        ap_ready : OUT STD_LOGIC;
        d_V : IN STD_LOGIC_VECTOR (2 downto 0);
        r_in_V : IN STD_LOGIC_VECTOR (2 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (2 downto 0) );
    end component;



begin
    grp_lut_div5_chunk_fu_115 : component lut_div5_chunk
    port map (
        ap_ready => grp_lut_div5_chunk_fu_115_ap_ready,
        d_V => grp_lut_div5_chunk_fu_115_d_V,
        r_in_V => grp_lut_div5_chunk_fu_115_r_in_V,
        ap_return_0 => grp_lut_div5_chunk_fu_115_ap_return_0,
        ap_return_1 => grp_lut_div5_chunk_fu_115_ap_return_1);

    grp_lut_div5_chunk_fu_122 : component lut_div5_chunk
    port map (
        ap_ready => grp_lut_div5_chunk_fu_122_ap_ready,
        d_V => grp_lut_div5_chunk_fu_122_d_V,
        r_in_V => grp_lut_div5_chunk_fu_115_ap_return_1,
        ap_return_0 => grp_lut_div5_chunk_fu_122_ap_return_0,
        ap_return_1 => grp_lut_div5_chunk_fu_122_ap_return_1);

    grp_lut_div5_chunk_fu_128 : component lut_div5_chunk
    port map (
        ap_ready => grp_lut_div5_chunk_fu_128_ap_ready,
        d_V => grp_lut_div5_chunk_fu_128_d_V,
        r_in_V => grp_lut_div5_chunk_fu_122_ap_return_1,
        ap_return_0 => grp_lut_div5_chunk_fu_128_ap_return_0,
        ap_return_1 => grp_lut_div5_chunk_fu_128_ap_return_1);

    grp_lut_div5_chunk_fu_134 : component lut_div5_chunk
    port map (
        ap_ready => grp_lut_div5_chunk_fu_134_ap_ready,
        d_V => grp_lut_div5_chunk_fu_134_d_V,
        r_in_V => grp_lut_div5_chunk_fu_128_ap_return_1,
        ap_return_0 => grp_lut_div5_chunk_fu_134_ap_return_0,
        ap_return_1 => grp_lut_div5_chunk_fu_134_ap_return_1);

    call_ret4_7_i_i_lut_div5_chunk_fu_140 : component lut_div5_chunk
    port map (
        ap_ready => call_ret4_7_i_i_lut_div5_chunk_fu_140_ap_ready,
        d_V => p_Result_22_7_i_i_reg_633,
        r_in_V => grp_lut_div5_chunk_fu_134_ap_return_1,
        ap_return_0 => call_ret4_7_i_i_lut_div5_chunk_fu_140_ap_return_0,
        ap_return_1 => call_ret4_7_i_i_lut_div5_chunk_fu_140_ap_return_1);

    call_ret4_8_i_i_lut_div5_chunk_fu_146 : component lut_div5_chunk
    port map (
        ap_ready => call_ret4_8_i_i_lut_div5_chunk_fu_146_ap_ready,
        d_V => tmp_15_reg_638,
        r_in_V => call_ret4_7_i_i_lut_div5_chunk_fu_140_ap_return_1,
        ap_return_0 => call_ret4_8_i_i_lut_div5_chunk_fu_146_ap_return_0,
        ap_return_1 => call_ret4_8_i_i_lut_div5_chunk_fu_146_ap_return_1);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    p_Repl2_s_reg_106_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (tmp_1_fu_234_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                p_Repl2_s_reg_106 <= new_mant_V_fu_202_p1;
            elsif (((tmp_1_reg_594 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_Repl2_s_reg_106 <= new_mant_V_1_fu_553_p9;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                p_Repl2_1_reg_598 <= p_Repl2_1_fu_266_p3;
                p_Repl2_2_reg_584 <= p_Val2_s_fu_180_p1(31 downto 31);
                tmp_1_reg_594 <= tmp_1_fu_234_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (tmp_1_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                p_Result_22_3_i_i_reg_613 <= xf_V_fu_422_p2(17 downto 15);
                p_Result_22_4_i_i_reg_618 <= xf_V_fu_422_p2(14 downto 12);
                p_Result_22_5_i_i_reg_623 <= xf_V_fu_422_p2(11 downto 9);
                p_Result_22_6_i_i_reg_628 <= xf_V_fu_422_p2(8 downto 6);
                p_Result_22_7_i_i_reg_633 <= xf_V_fu_422_p2(5 downto 3);
                q_chunk_V_ret2_2_i_i_reg_603 <= grp_lut_div5_chunk_fu_134_ap_return_0;
                r_V_ret3_2_i_i_reg_608 <= grp_lut_div5_chunk_fu_134_ap_return_1;
                tmp_15_reg_638 <= tmp_15_fu_524_p1;
                tmp_16_reg_643 <= tmp_16_fu_528_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);

    ap_done_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_p_Repl2_s_phi_fu_109_p4_assign_proc : process(tmp_1_reg_594, new_mant_V_1_fu_553_p9, p_Repl2_s_reg_106, ap_CS_fsm_state2)
    begin
        if (((tmp_1_reg_594 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_p_Repl2_s_phi_fu_109_p4 <= new_mant_V_1_fu_553_p9;
        else 
            ap_phi_mux_p_Repl2_s_phi_fu_109_p4 <= p_Repl2_s_reg_106;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_return <= p_Result_s_fu_572_p4;
    d_chunk_V_fu_436_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_14_fu_428_p3),3));

    grp_lut_div5_chunk_fu_115_d_V_assign_proc : process(ap_CS_fsm_state1, tmp_1_fu_234_p2, tmp_1_reg_594, p_Result_22_3_i_i_reg_613, ap_CS_fsm_state2, d_chunk_V_fu_436_p1)
    begin
        if (((tmp_1_reg_594 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            grp_lut_div5_chunk_fu_115_d_V <= p_Result_22_3_i_i_reg_613;
        elsif (((tmp_1_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            grp_lut_div5_chunk_fu_115_d_V <= d_chunk_V_fu_436_p1;
        else 
            grp_lut_div5_chunk_fu_115_d_V <= "XXX";
        end if; 
    end process;


    grp_lut_div5_chunk_fu_115_r_in_V_assign_proc : process(ap_CS_fsm_state1, tmp_1_fu_234_p2, tmp_1_reg_594, r_V_ret3_2_i_i_reg_608, ap_CS_fsm_state2)
    begin
        if (((tmp_1_reg_594 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            grp_lut_div5_chunk_fu_115_r_in_V <= r_V_ret3_2_i_i_reg_608;
        elsif (((tmp_1_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            grp_lut_div5_chunk_fu_115_r_in_V <= ap_const_lv3_0;
        else 
            grp_lut_div5_chunk_fu_115_r_in_V <= "XXX";
        end if; 
    end process;


    grp_lut_div5_chunk_fu_122_d_V_assign_proc : process(ap_CS_fsm_state1, tmp_1_fu_234_p2, tmp_1_reg_594, p_Result_22_4_i_i_reg_618, ap_CS_fsm_state2, xf_V_fu_422_p2)
    begin
        if (((tmp_1_reg_594 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            grp_lut_div5_chunk_fu_122_d_V <= p_Result_22_4_i_i_reg_618;
        elsif (((tmp_1_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            grp_lut_div5_chunk_fu_122_d_V <= xf_V_fu_422_p2(26 downto 24);
        else 
            grp_lut_div5_chunk_fu_122_d_V <= "XXX";
        end if; 
    end process;


    grp_lut_div5_chunk_fu_128_d_V_assign_proc : process(ap_CS_fsm_state1, tmp_1_fu_234_p2, tmp_1_reg_594, p_Result_22_5_i_i_reg_623, ap_CS_fsm_state2, xf_V_fu_422_p2)
    begin
        if (((tmp_1_reg_594 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            grp_lut_div5_chunk_fu_128_d_V <= p_Result_22_5_i_i_reg_623;
        elsif (((tmp_1_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            grp_lut_div5_chunk_fu_128_d_V <= xf_V_fu_422_p2(23 downto 21);
        else 
            grp_lut_div5_chunk_fu_128_d_V <= "XXX";
        end if; 
    end process;


    grp_lut_div5_chunk_fu_134_d_V_assign_proc : process(ap_CS_fsm_state1, tmp_1_fu_234_p2, tmp_1_reg_594, p_Result_22_6_i_i_reg_628, ap_CS_fsm_state2, xf_V_fu_422_p2)
    begin
        if (((tmp_1_reg_594 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            grp_lut_div5_chunk_fu_134_d_V <= p_Result_22_6_i_i_reg_628;
        elsif (((tmp_1_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            grp_lut_div5_chunk_fu_134_d_V <= xf_V_fu_422_p2(20 downto 18);
        else 
            grp_lut_div5_chunk_fu_134_d_V <= "XXX";
        end if; 
    end process;

    icmp_fu_220_p2 <= "1" when (tmp_fu_210_p4 = ap_const_lv2_0) else "0";
    new_exp_V_1_fu_246_p2 <= std_logic_vector(unsigned(new_exp_V_fu_192_p4) - unsigned(p_cast_cast_fu_226_p3));
    new_exp_V_fu_192_p4 <= p_Val2_s_fu_180_p1(30 downto 23);
    new_mant_V_1_fu_553_p9 <= (((((((tmp_16_reg_643 & q_chunk_V_ret2_2_i_i_reg_603) & grp_lut_div5_chunk_fu_115_ap_return_0) & grp_lut_div5_chunk_fu_122_ap_return_0) & grp_lut_div5_chunk_fu_128_ap_return_0) & grp_lut_div5_chunk_fu_134_ap_return_0) & call_ret4_7_i_i_lut_div5_chunk_fu_140_ap_return_0) & call_ret4_8_i_i_lut_div5_chunk_fu_146_ap_return_0);
    new_mant_V_fu_202_p1 <= p_Val2_s_fu_180_p1(23 - 1 downto 0);
    p_Repl2_1_fu_266_p3 <= 
        p_new_exp_V_1_fu_252_p3 when (tmp_9_fu_260_p2(0) = '1') else 
        new_exp_V_1_fu_246_p2;
    p_Result_s_fu_572_p4 <= ((p_Repl2_2_reg_584 & p_Repl2_1_reg_598) & ap_phi_mux_p_Repl2_s_phi_fu_109_p4);
    p_Val2_s_fu_180_p1 <= in_r;
    p_cast_cast_fu_226_p3 <= 
        ap_const_lv8_4 when (icmp_fu_220_p2(0) = '1') else 
        ap_const_lv8_3;
    p_new_exp_V_1_fu_252_p3 <= 
        ap_const_lv8_FF when (tmp_1_fu_234_p2(0) = '1') else 
        ap_const_lv8_0;
    sel_tmp2_fu_318_p2 <= (tmp_5_fu_280_p2 and sel_tmp_fu_312_p2);
    sel_tmp6_demorgan_fu_332_p2 <= (tmp_5_fu_280_p2 or tmp_4_fu_274_p2);
    sel_tmp6_fu_338_p2 <= (sel_tmp6_demorgan_fu_332_p2 xor ap_const_lv1_1);
    sel_tmp7_fu_344_p2 <= (tmp_7_fu_294_p2 and sel_tmp6_fu_338_p2);
    sel_tmp_fu_312_p2 <= (tmp_4_fu_274_p2 xor ap_const_lv1_1);
    shift_V_1_fu_306_p2 <= std_logic_vector(signed(ap_const_lv8_FE) + signed(new_exp_V_fu_192_p4));
    shift_V_2_fu_324_p3 <= 
        shift_V_cast_cast_fu_286_p3 when (sel_tmp2_fu_318_p2(0) = '1') else 
        shift_V_1_fu_306_p2;
    shift_V_3_fu_350_p3 <= 
        shift_V_fu_300_p2 when (sel_tmp7_fu_344_p2(0) = '1') else 
        shift_V_2_fu_324_p3;
    shift_V_4_fu_358_p3 <= 
        ap_const_lv8_1 when (tmp_4_fu_274_p2(0) = '1') else 
        shift_V_3_fu_350_p3;
    shift_V_cast_cast_fu_286_p3 <= 
        ap_const_lv8_3 when (icmp_fu_220_p2(0) = '1') else 
        ap_const_lv8_2;
    shift_V_fu_300_p2 <= std_logic_vector(unsigned(ap_const_lv8_2) - unsigned(new_exp_V_fu_192_p4));
    tmp_10_fu_400_p2 <= std_logic_vector(shift_left(unsigned(tmp_3_fu_382_p1),to_integer(unsigned('0' & tmp_6_fu_386_p1(31-1 downto 0)))));
    tmp_11_fu_406_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_8_fu_394_p2),28));
    tmp_13_fu_410_p1 <= tmp_10_fu_400_p2(28 - 1 downto 0);
    tmp_14_fu_428_p3 <= xf_V_fu_422_p2(27 downto 27);
    tmp_15_fu_524_p1 <= xf_V_fu_422_p2(3 - 1 downto 0);
    tmp_16_fu_528_p1 <= grp_lut_div5_chunk_fu_128_ap_return_0(2 - 1 downto 0);
    tmp_1_fu_234_p2 <= "1" when (new_exp_V_fu_192_p4 = ap_const_lv8_FF) else "0";
    tmp_2_fu_240_p2 <= "1" when (unsigned(p_cast_cast_fu_226_p3) > unsigned(new_exp_V_fu_192_p4)) else "0";
    tmp_3_fu_382_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xf_V_1_fu_374_p3),32));
    tmp_4_fu_274_p2 <= "1" when (new_exp_V_fu_192_p4 = ap_const_lv8_0) else "0";
    tmp_5_fu_280_p2 <= "1" when (unsigned(p_cast_cast_fu_226_p3) < unsigned(new_exp_V_fu_192_p4)) else "0";
    tmp_6_cast_fu_390_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shift_V_4_fu_358_p3),24));
    tmp_6_fu_386_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shift_V_4_fu_358_p3),32));
    tmp_7_fu_294_p2 <= "1" when (unsigned(new_exp_V_fu_192_p4) < unsigned(ap_const_lv8_3)) else "0";
    tmp_8_fu_394_p2 <= std_logic_vector(shift_right(unsigned(xf_V_1_fu_374_p3),to_integer(unsigned('0' & tmp_6_cast_fu_390_p1(24-1 downto 0)))));
    tmp_9_fu_260_p2 <= (tmp_2_fu_240_p2 or tmp_1_fu_234_p2);
    tmp_fu_210_p4 <= p_Val2_s_fu_180_p1(22 downto 21);
    tmp_s_fu_366_p3 <= (ap_const_lv1_1 & new_mant_V_fu_202_p1);
    xf_V_1_fu_374_p3 <= 
        xf_V_3_cast_fu_206_p1 when (tmp_4_fu_274_p2(0) = '1') else 
        tmp_s_fu_366_p3;
    xf_V_2_fu_414_p3 <= 
        tmp_11_fu_406_p1 when (tmp_7_fu_294_p2(0) = '1') else 
        tmp_13_fu_410_p1;
    xf_V_3_cast_fu_206_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(new_mant_V_fu_202_p1),24));
    xf_V_fu_422_p2 <= std_logic_vector(unsigned(ap_const_lv28_2) + unsigned(xf_V_2_fu_414_p3));
end behav;
