 
****************************************
Report : timing
        -path short
        -delay min
        -max_paths 10000
        -sort_by slack
Design : W4823_FIR
Version: O-2018.06-SP5-1
Date   : Tue Dec 14 18:18:38 2021
****************************************

Operating Conditions: tt_1p2v_25c   Library: scx3_cmos8rf_lpvt_tt_1p2v_25c
Wire Load Model Mode: top

  Startpoint: cin[0] (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.50       0.50 f
  cin[0] (in)                              0.02       0.52 f
  u_cmem/D[0] (SP_CMEM)                    0.00       0.52 f
  data arrival time                                   0.52

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  u_cmem/CLK (SP_CMEM)                     0.00       0.10 r
  library hold time                        0.00       0.10
  data required time                                  0.10
  -----------------------------------------------------------
  data required time                                  0.10
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: cin[10] (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.50       0.50 f
  cin[10] (in)                             0.02       0.52 f
  u_cmem/D[10] (SP_CMEM)                   0.00       0.52 f
  data arrival time                                   0.52

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  u_cmem/CLK (SP_CMEM)                     0.00       0.10 r
  library hold time                        0.00       0.10
  data required time                                  0.10
  -----------------------------------------------------------
  data required time                                  0.10
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: cin[11] (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.50       0.50 f
  cin[11] (in)                             0.02       0.52 f
  u_cmem/D[11] (SP_CMEM)                   0.00       0.52 f
  data arrival time                                   0.52

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  u_cmem/CLK (SP_CMEM)                     0.00       0.10 r
  library hold time                        0.00       0.10
  data required time                                  0.10
  -----------------------------------------------------------
  data required time                                  0.10
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: cin[12] (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.50       0.50 f
  cin[12] (in)                             0.02       0.52 f
  u_cmem/D[12] (SP_CMEM)                   0.00       0.52 f
  data arrival time                                   0.52

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  u_cmem/CLK (SP_CMEM)                     0.00       0.10 r
  library hold time                        0.00       0.10
  data required time                                  0.10
  -----------------------------------------------------------
  data required time                                  0.10
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: cin[13] (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.50       0.50 f
  cin[13] (in)                             0.02       0.52 f
  u_cmem/D[13] (SP_CMEM)                   0.00       0.52 f
  data arrival time                                   0.52

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  u_cmem/CLK (SP_CMEM)                     0.00       0.10 r
  library hold time                        0.00       0.10
  data required time                                  0.10
  -----------------------------------------------------------
  data required time                                  0.10
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: cin[14] (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.50       0.50 f
  cin[14] (in)                             0.02       0.52 f
  u_cmem/D[14] (SP_CMEM)                   0.00       0.52 f
  data arrival time                                   0.52

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  u_cmem/CLK (SP_CMEM)                     0.00       0.10 r
  library hold time                        0.00       0.10
  data required time                                  0.10
  -----------------------------------------------------------
  data required time                                  0.10
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: cin[15] (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.50       0.50 f
  cin[15] (in)                             0.02       0.52 f
  u_cmem/D[15] (SP_CMEM)                   0.00       0.52 f
  data arrival time                                   0.52

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  u_cmem/CLK (SP_CMEM)                     0.00       0.10 r
  library hold time                        0.00       0.10
  data required time                                  0.10
  -----------------------------------------------------------
  data required time                                  0.10
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: cin[1] (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.50       0.50 f
  cin[1] (in)                              0.02       0.52 f
  u_cmem/D[1] (SP_CMEM)                    0.00       0.52 f
  data arrival time                                   0.52

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  u_cmem/CLK (SP_CMEM)                     0.00       0.10 r
  library hold time                        0.00       0.10
  data required time                                  0.10
  -----------------------------------------------------------
  data required time                                  0.10
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: cin[2] (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.50       0.50 f
  cin[2] (in)                              0.02       0.52 f
  u_cmem/D[2] (SP_CMEM)                    0.00       0.52 f
  data arrival time                                   0.52

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  u_cmem/CLK (SP_CMEM)                     0.00       0.10 r
  library hold time                        0.00       0.10
  data required time                                  0.10
  -----------------------------------------------------------
  data required time                                  0.10
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: cin[3] (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.50       0.50 f
  cin[3] (in)                              0.02       0.52 f
  u_cmem/D[3] (SP_CMEM)                    0.00       0.52 f
  data arrival time                                   0.52

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  u_cmem/CLK (SP_CMEM)                     0.00       0.10 r
  library hold time                        0.00       0.10
  data required time                                  0.10
  -----------------------------------------------------------
  data required time                                  0.10
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: cin[4] (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.50       0.50 f
  cin[4] (in)                              0.02       0.52 f
  u_cmem/D[4] (SP_CMEM)                    0.00       0.52 f
  data arrival time                                   0.52

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  u_cmem/CLK (SP_CMEM)                     0.00       0.10 r
  library hold time                        0.00       0.10
  data required time                                  0.10
  -----------------------------------------------------------
  data required time                                  0.10
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: cin[5] (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.50       0.50 f
  cin[5] (in)                              0.02       0.52 f
  u_cmem/D[5] (SP_CMEM)                    0.00       0.52 f
  data arrival time                                   0.52

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  u_cmem/CLK (SP_CMEM)                     0.00       0.10 r
  library hold time                        0.00       0.10
  data required time                                  0.10
  -----------------------------------------------------------
  data required time                                  0.10
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: cin[6] (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.50       0.50 f
  cin[6] (in)                              0.02       0.52 f
  u_cmem/D[6] (SP_CMEM)                    0.00       0.52 f
  data arrival time                                   0.52

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  u_cmem/CLK (SP_CMEM)                     0.00       0.10 r
  library hold time                        0.00       0.10
  data required time                                  0.10
  -----------------------------------------------------------
  data required time                                  0.10
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: cin[7] (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.50       0.50 f
  cin[7] (in)                              0.02       0.52 f
  u_cmem/D[7] (SP_CMEM)                    0.00       0.52 f
  data arrival time                                   0.52

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  u_cmem/CLK (SP_CMEM)                     0.00       0.10 r
  library hold time                        0.00       0.10
  data required time                                  0.10
  -----------------------------------------------------------
  data required time                                  0.10
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: cin[8] (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.50       0.50 f
  cin[8] (in)                              0.02       0.52 f
  u_cmem/D[8] (SP_CMEM)                    0.00       0.52 f
  data arrival time                                   0.52

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  u_cmem/CLK (SP_CMEM)                     0.00       0.10 r
  library hold time                        0.00       0.10
  data required time                                  0.10
  -----------------------------------------------------------
  data required time                                  0.10
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: cin[9] (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.50       0.50 f
  cin[9] (in)                              0.02       0.52 f
  u_cmem/D[9] (SP_CMEM)                    0.00       0.52 f
  data arrival time                                   0.52

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  u_cmem/CLK (SP_CMEM)                     0.00       0.10 r
  library hold time                        0.00       0.10
  data required time                                  0.10
  -----------------------------------------------------------
  data required time                                  0.10
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: u_fpalu_s2_br4_s_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_s2_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_s_r_reg_2_/CK (EDFFX1TS)                 0.00       0.00 r
  u_fpalu_s2_br4_s_r_reg_2_/Q (EDFFX1TS)                  0.56       0.56 f
  u_fpalu_s3_s2_r_reg/D (DFFQX1TS)                        0.00       0.56 f
  data arrival time                                                  0.56

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s3_s2_r_reg/CK (DFFQX1TS)                       0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.50


  Startpoint: alumux_self_fp29i_r_reg_0_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  alumux_self_fp29i_r_reg_0_/CKN (DFFNSRX1TS)             0.00     195.00 f
  alumux_self_fp29i_r_reg_0_/Q (DFFNSRX1TS)               0.65     195.65 f
  u_regf/D[0] (SP_REGF)                                   0.00     195.65 f
  data arrival time                                                195.65

  clock clk' (rise edge)                                195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  clock uncertainty                                       0.10     195.10
  u_regf/CLK (SP_REGF)                                    0.00     195.10 r
  library hold time                                       0.00     195.10
  data required time                                               195.10
  --------------------------------------------------------------------------
  data required time                                               195.10
  data arrival time                                               -195.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: alumux_self_fp29i_r_reg_10_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  alumux_self_fp29i_r_reg_10_/CKN (DFFNSRX1TS)            0.00     195.00 f
  alumux_self_fp29i_r_reg_10_/Q (DFFNSRX1TS)              0.65     195.65 f
  u_regf/D[10] (SP_REGF)                                  0.00     195.65 f
  data arrival time                                                195.65

  clock clk' (rise edge)                                195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  clock uncertainty                                       0.10     195.10
  u_regf/CLK (SP_REGF)                                    0.00     195.10 r
  library hold time                                       0.00     195.10
  data required time                                               195.10
  --------------------------------------------------------------------------
  data required time                                               195.10
  data arrival time                                               -195.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: alumux_self_fp29i_r_reg_11_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  alumux_self_fp29i_r_reg_11_/CKN (DFFNSRX1TS)            0.00     195.00 f
  alumux_self_fp29i_r_reg_11_/Q (DFFNSRX1TS)              0.65     195.65 f
  u_regf/D[11] (SP_REGF)                                  0.00     195.65 f
  data arrival time                                                195.65

  clock clk' (rise edge)                                195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  clock uncertainty                                       0.10     195.10
  u_regf/CLK (SP_REGF)                                    0.00     195.10 r
  library hold time                                       0.00     195.10
  data required time                                               195.10
  --------------------------------------------------------------------------
  data required time                                               195.10
  data arrival time                                               -195.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: alumux_self_fp29i_r_reg_12_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  alumux_self_fp29i_r_reg_12_/CKN (DFFNSRX1TS)            0.00     195.00 f
  alumux_self_fp29i_r_reg_12_/Q (DFFNSRX1TS)              0.65     195.65 f
  u_regf/D[12] (SP_REGF)                                  0.00     195.65 f
  data arrival time                                                195.65

  clock clk' (rise edge)                                195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  clock uncertainty                                       0.10     195.10
  u_regf/CLK (SP_REGF)                                    0.00     195.10 r
  library hold time                                       0.00     195.10
  data required time                                               195.10
  --------------------------------------------------------------------------
  data required time                                               195.10
  data arrival time                                               -195.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: alumux_self_fp29i_r_reg_13_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  alumux_self_fp29i_r_reg_13_/CKN (DFFNSRX1TS)            0.00     195.00 f
  alumux_self_fp29i_r_reg_13_/Q (DFFNSRX1TS)              0.65     195.65 f
  u_regf/D[13] (SP_REGF)                                  0.00     195.65 f
  data arrival time                                                195.65

  clock clk' (rise edge)                                195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  clock uncertainty                                       0.10     195.10
  u_regf/CLK (SP_REGF)                                    0.00     195.10 r
  library hold time                                       0.00     195.10
  data required time                                               195.10
  --------------------------------------------------------------------------
  data required time                                               195.10
  data arrival time                                               -195.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: alumux_self_fp29i_r_reg_14_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  alumux_self_fp29i_r_reg_14_/CKN (DFFNSRX1TS)            0.00     195.00 f
  alumux_self_fp29i_r_reg_14_/Q (DFFNSRX1TS)              0.65     195.65 f
  u_regf/D[14] (SP_REGF)                                  0.00     195.65 f
  data arrival time                                                195.65

  clock clk' (rise edge)                                195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  clock uncertainty                                       0.10     195.10
  u_regf/CLK (SP_REGF)                                    0.00     195.10 r
  library hold time                                       0.00     195.10
  data required time                                               195.10
  --------------------------------------------------------------------------
  data required time                                               195.10
  data arrival time                                               -195.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: alumux_self_fp29i_r_reg_15_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  alumux_self_fp29i_r_reg_15_/CKN (DFFNSRX1TS)            0.00     195.00 f
  alumux_self_fp29i_r_reg_15_/Q (DFFNSRX1TS)              0.65     195.65 f
  u_regf/D[15] (SP_REGF)                                  0.00     195.65 f
  data arrival time                                                195.65

  clock clk' (rise edge)                                195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  clock uncertainty                                       0.10     195.10
  u_regf/CLK (SP_REGF)                                    0.00     195.10 r
  library hold time                                       0.00     195.10
  data required time                                               195.10
  --------------------------------------------------------------------------
  data required time                                               195.10
  data arrival time                                               -195.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: alumux_self_fp29i_r_reg_16_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  alumux_self_fp29i_r_reg_16_/CKN (DFFNSRX1TS)            0.00     195.00 f
  alumux_self_fp29i_r_reg_16_/Q (DFFNSRX1TS)              0.65     195.65 f
  u_regf/D[16] (SP_REGF)                                  0.00     195.65 f
  data arrival time                                                195.65

  clock clk' (rise edge)                                195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  clock uncertainty                                       0.10     195.10
  u_regf/CLK (SP_REGF)                                    0.00     195.10 r
  library hold time                                       0.00     195.10
  data required time                                               195.10
  --------------------------------------------------------------------------
  data required time                                               195.10
  data arrival time                                               -195.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: alumux_self_fp29i_r_reg_17_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  alumux_self_fp29i_r_reg_17_/CKN (DFFNSRX1TS)            0.00     195.00 f
  alumux_self_fp29i_r_reg_17_/Q (DFFNSRX1TS)              0.65     195.65 f
  u_regf/D[17] (SP_REGF)                                  0.00     195.65 f
  data arrival time                                                195.65

  clock clk' (rise edge)                                195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  clock uncertainty                                       0.10     195.10
  u_regf/CLK (SP_REGF)                                    0.00     195.10 r
  library hold time                                       0.00     195.10
  data required time                                               195.10
  --------------------------------------------------------------------------
  data required time                                               195.10
  data arrival time                                               -195.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: alumux_self_fp29i_r_reg_18_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  alumux_self_fp29i_r_reg_18_/CKN (DFFNSRX1TS)            0.00     195.00 f
  alumux_self_fp29i_r_reg_18_/Q (DFFNSRX1TS)              0.65     195.65 f
  u_regf/D[18] (SP_REGF)                                  0.00     195.65 f
  data arrival time                                                195.65

  clock clk' (rise edge)                                195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  clock uncertainty                                       0.10     195.10
  u_regf/CLK (SP_REGF)                                    0.00     195.10 r
  library hold time                                       0.00     195.10
  data required time                                               195.10
  --------------------------------------------------------------------------
  data required time                                               195.10
  data arrival time                                               -195.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: alumux_self_fp29i_r_reg_19_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  alumux_self_fp29i_r_reg_19_/CKN (DFFNSRX1TS)            0.00     195.00 f
  alumux_self_fp29i_r_reg_19_/Q (DFFNSRX1TS)              0.65     195.65 f
  u_regf/D[19] (SP_REGF)                                  0.00     195.65 f
  data arrival time                                                195.65

  clock clk' (rise edge)                                195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  clock uncertainty                                       0.10     195.10
  u_regf/CLK (SP_REGF)                                    0.00     195.10 r
  library hold time                                       0.00     195.10
  data required time                                               195.10
  --------------------------------------------------------------------------
  data required time                                               195.10
  data arrival time                                               -195.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: alumux_self_fp29i_r_reg_1_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  alumux_self_fp29i_r_reg_1_/CKN (DFFNSRX1TS)             0.00     195.00 f
  alumux_self_fp29i_r_reg_1_/Q (DFFNSRX1TS)               0.65     195.65 f
  u_regf/D[1] (SP_REGF)                                   0.00     195.65 f
  data arrival time                                                195.65

  clock clk' (rise edge)                                195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  clock uncertainty                                       0.10     195.10
  u_regf/CLK (SP_REGF)                                    0.00     195.10 r
  library hold time                                       0.00     195.10
  data required time                                               195.10
  --------------------------------------------------------------------------
  data required time                                               195.10
  data arrival time                                               -195.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: alumux_self_fp29i_r_reg_20_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  alumux_self_fp29i_r_reg_20_/CKN (DFFNSRX1TS)            0.00     195.00 f
  alumux_self_fp29i_r_reg_20_/Q (DFFNSRX1TS)              0.65     195.65 f
  u_regf/D[20] (SP_REGF)                                  0.00     195.65 f
  data arrival time                                                195.65

  clock clk' (rise edge)                                195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  clock uncertainty                                       0.10     195.10
  u_regf/CLK (SP_REGF)                                    0.00     195.10 r
  library hold time                                       0.00     195.10
  data required time                                               195.10
  --------------------------------------------------------------------------
  data required time                                               195.10
  data arrival time                                               -195.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: alumux_self_fp29i_r_reg_21_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  alumux_self_fp29i_r_reg_21_/CKN (DFFNSRX1TS)            0.00     195.00 f
  alumux_self_fp29i_r_reg_21_/Q (DFFNSRX1TS)              0.65     195.65 f
  u_regf/D[21] (SP_REGF)                                  0.00     195.65 f
  data arrival time                                                195.65

  clock clk' (rise edge)                                195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  clock uncertainty                                       0.10     195.10
  u_regf/CLK (SP_REGF)                                    0.00     195.10 r
  library hold time                                       0.00     195.10
  data required time                                               195.10
  --------------------------------------------------------------------------
  data required time                                               195.10
  data arrival time                                               -195.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: alumux_self_fp29i_r_reg_22_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  alumux_self_fp29i_r_reg_22_/CKN (DFFNSRX1TS)            0.00     195.00 f
  alumux_self_fp29i_r_reg_22_/Q (DFFNSRX1TS)              0.65     195.65 f
  u_regf/D[22] (SP_REGF)                                  0.00     195.65 f
  data arrival time                                                195.65

  clock clk' (rise edge)                                195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  clock uncertainty                                       0.10     195.10
  u_regf/CLK (SP_REGF)                                    0.00     195.10 r
  library hold time                                       0.00     195.10
  data required time                                               195.10
  --------------------------------------------------------------------------
  data required time                                               195.10
  data arrival time                                               -195.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: alumux_self_fp29i_r_reg_23_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  alumux_self_fp29i_r_reg_23_/CKN (DFFNSRX1TS)            0.00     195.00 f
  alumux_self_fp29i_r_reg_23_/Q (DFFNSRX1TS)              0.65     195.65 f
  u_regf/D[23] (SP_REGF)                                  0.00     195.65 f
  data arrival time                                                195.65

  clock clk' (rise edge)                                195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  clock uncertainty                                       0.10     195.10
  u_regf/CLK (SP_REGF)                                    0.00     195.10 r
  library hold time                                       0.00     195.10
  data required time                                               195.10
  --------------------------------------------------------------------------
  data required time                                               195.10
  data arrival time                                               -195.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: alumux_self_fp29i_r_reg_24_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  alumux_self_fp29i_r_reg_24_/CKN (DFFNSRX1TS)            0.00     195.00 f
  alumux_self_fp29i_r_reg_24_/Q (DFFNSRX1TS)              0.65     195.65 f
  u_regf/D[24] (SP_REGF)                                  0.00     195.65 f
  data arrival time                                                195.65

  clock clk' (rise edge)                                195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  clock uncertainty                                       0.10     195.10
  u_regf/CLK (SP_REGF)                                    0.00     195.10 r
  library hold time                                       0.00     195.10
  data required time                                               195.10
  --------------------------------------------------------------------------
  data required time                                               195.10
  data arrival time                                               -195.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: alumux_self_fp29i_r_reg_25_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  alumux_self_fp29i_r_reg_25_/CKN (DFFNSRX1TS)            0.00     195.00 f
  alumux_self_fp29i_r_reg_25_/Q (DFFNSRX1TS)              0.65     195.65 f
  u_regf/D[25] (SP_REGF)                                  0.00     195.65 f
  data arrival time                                                195.65

  clock clk' (rise edge)                                195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  clock uncertainty                                       0.10     195.10
  u_regf/CLK (SP_REGF)                                    0.00     195.10 r
  library hold time                                       0.00     195.10
  data required time                                               195.10
  --------------------------------------------------------------------------
  data required time                                               195.10
  data arrival time                                               -195.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: alumux_self_fp29i_r_reg_26_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  alumux_self_fp29i_r_reg_26_/CKN (DFFNSRX1TS)            0.00     195.00 f
  alumux_self_fp29i_r_reg_26_/Q (DFFNSRX1TS)              0.65     195.65 f
  u_regf/D[26] (SP_REGF)                                  0.00     195.65 f
  data arrival time                                                195.65

  clock clk' (rise edge)                                195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  clock uncertainty                                       0.10     195.10
  u_regf/CLK (SP_REGF)                                    0.00     195.10 r
  library hold time                                       0.00     195.10
  data required time                                               195.10
  --------------------------------------------------------------------------
  data required time                                               195.10
  data arrival time                                               -195.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: alumux_self_fp29i_r_reg_27_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  alumux_self_fp29i_r_reg_27_/CKN (DFFNSRX1TS)            0.00     195.00 f
  alumux_self_fp29i_r_reg_27_/Q (DFFNSRX1TS)              0.65     195.65 f
  u_regf/D[27] (SP_REGF)                                  0.00     195.65 f
  data arrival time                                                195.65

  clock clk' (rise edge)                                195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  clock uncertainty                                       0.10     195.10
  u_regf/CLK (SP_REGF)                                    0.00     195.10 r
  library hold time                                       0.00     195.10
  data required time                                               195.10
  --------------------------------------------------------------------------
  data required time                                               195.10
  data arrival time                                               -195.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: alumux_self_fp29i_r_reg_28_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  alumux_self_fp29i_r_reg_28_/CKN (DFFNSRX1TS)            0.00     195.00 f
  alumux_self_fp29i_r_reg_28_/Q (DFFNSRX1TS)              0.65     195.65 f
  u_regf/D[28] (SP_REGF)                                  0.00     195.65 f
  data arrival time                                                195.65

  clock clk' (rise edge)                                195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  clock uncertainty                                       0.10     195.10
  u_regf/CLK (SP_REGF)                                    0.00     195.10 r
  library hold time                                       0.00     195.10
  data required time                                               195.10
  --------------------------------------------------------------------------
  data required time                                               195.10
  data arrival time                                               -195.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: alumux_self_fp29i_r_reg_2_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  alumux_self_fp29i_r_reg_2_/CKN (DFFNSRX1TS)             0.00     195.00 f
  alumux_self_fp29i_r_reg_2_/Q (DFFNSRX1TS)               0.65     195.65 f
  u_regf/D[2] (SP_REGF)                                   0.00     195.65 f
  data arrival time                                                195.65

  clock clk' (rise edge)                                195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  clock uncertainty                                       0.10     195.10
  u_regf/CLK (SP_REGF)                                    0.00     195.10 r
  library hold time                                       0.00     195.10
  data required time                                               195.10
  --------------------------------------------------------------------------
  data required time                                               195.10
  data arrival time                                               -195.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: alumux_self_fp29i_r_reg_3_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  alumux_self_fp29i_r_reg_3_/CKN (DFFNSRX1TS)             0.00     195.00 f
  alumux_self_fp29i_r_reg_3_/Q (DFFNSRX1TS)               0.65     195.65 f
  u_regf/D[3] (SP_REGF)                                   0.00     195.65 f
  data arrival time                                                195.65

  clock clk' (rise edge)                                195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  clock uncertainty                                       0.10     195.10
  u_regf/CLK (SP_REGF)                                    0.00     195.10 r
  library hold time                                       0.00     195.10
  data required time                                               195.10
  --------------------------------------------------------------------------
  data required time                                               195.10
  data arrival time                                               -195.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: alumux_self_fp29i_r_reg_4_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  alumux_self_fp29i_r_reg_4_/CKN (DFFNSRX1TS)             0.00     195.00 f
  alumux_self_fp29i_r_reg_4_/Q (DFFNSRX1TS)               0.65     195.65 f
  u_regf/D[4] (SP_REGF)                                   0.00     195.65 f
  data arrival time                                                195.65

  clock clk' (rise edge)                                195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  clock uncertainty                                       0.10     195.10
  u_regf/CLK (SP_REGF)                                    0.00     195.10 r
  library hold time                                       0.00     195.10
  data required time                                               195.10
  --------------------------------------------------------------------------
  data required time                                               195.10
  data arrival time                                               -195.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: alumux_self_fp29i_r_reg_5_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  alumux_self_fp29i_r_reg_5_/CKN (DFFNSRX1TS)             0.00     195.00 f
  alumux_self_fp29i_r_reg_5_/Q (DFFNSRX1TS)               0.65     195.65 f
  u_regf/D[5] (SP_REGF)                                   0.00     195.65 f
  data arrival time                                                195.65

  clock clk' (rise edge)                                195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  clock uncertainty                                       0.10     195.10
  u_regf/CLK (SP_REGF)                                    0.00     195.10 r
  library hold time                                       0.00     195.10
  data required time                                               195.10
  --------------------------------------------------------------------------
  data required time                                               195.10
  data arrival time                                               -195.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: alumux_self_fp29i_r_reg_6_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  alumux_self_fp29i_r_reg_6_/CKN (DFFNSRX1TS)             0.00     195.00 f
  alumux_self_fp29i_r_reg_6_/Q (DFFNSRX1TS)               0.65     195.65 f
  u_regf/D[6] (SP_REGF)                                   0.00     195.65 f
  data arrival time                                                195.65

  clock clk' (rise edge)                                195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  clock uncertainty                                       0.10     195.10
  u_regf/CLK (SP_REGF)                                    0.00     195.10 r
  library hold time                                       0.00     195.10
  data required time                                               195.10
  --------------------------------------------------------------------------
  data required time                                               195.10
  data arrival time                                               -195.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: alumux_self_fp29i_r_reg_7_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  alumux_self_fp29i_r_reg_7_/CKN (DFFNSRX1TS)             0.00     195.00 f
  alumux_self_fp29i_r_reg_7_/Q (DFFNSRX1TS)               0.65     195.65 f
  u_regf/D[7] (SP_REGF)                                   0.00     195.65 f
  data arrival time                                                195.65

  clock clk' (rise edge)                                195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  clock uncertainty                                       0.10     195.10
  u_regf/CLK (SP_REGF)                                    0.00     195.10 r
  library hold time                                       0.00     195.10
  data required time                                               195.10
  --------------------------------------------------------------------------
  data required time                                               195.10
  data arrival time                                               -195.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: alumux_self_fp29i_r_reg_8_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  alumux_self_fp29i_r_reg_8_/CKN (DFFNSRX1TS)             0.00     195.00 f
  alumux_self_fp29i_r_reg_8_/Q (DFFNSRX1TS)               0.65     195.65 f
  u_regf/D[8] (SP_REGF)                                   0.00     195.65 f
  data arrival time                                                195.65

  clock clk' (rise edge)                                195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  clock uncertainty                                       0.10     195.10
  u_regf/CLK (SP_REGF)                                    0.00     195.10 r
  library hold time                                       0.00     195.10
  data required time                                               195.10
  --------------------------------------------------------------------------
  data required time                                               195.10
  data arrival time                                               -195.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: alumux_self_fp29i_r_reg_9_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  alumux_self_fp29i_r_reg_9_/CKN (DFFNSRX1TS)             0.00     195.00 f
  alumux_self_fp29i_r_reg_9_/Q (DFFNSRX1TS)               0.65     195.65 f
  u_regf/D[9] (SP_REGF)                                   0.00     195.65 f
  data arrival time                                                195.65

  clock clk' (rise edge)                                195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  clock uncertainty                                       0.10     195.10
  u_regf/CLK (SP_REGF)                                    0.00     195.10 r
  library hold time                                       0.00     195.10
  data required time                                               195.10
  --------------------------------------------------------------------------
  data required time                                               195.10
  data arrival time                                               -195.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: u_fpalu_s2_ea_gte_eb_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ea_gte_eb_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_gte_eb_r_reg/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s2_ea_gte_eb_r_reg/Q (DFFQX1TS)                 0.57       0.57 r
  u_fpalu_s3_ea_gte_eb_r_reg/D (DFFQX1TS)                 0.00       0.57 r
  data arrival time                                                  0.57

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s3_ea_gte_eb_r_reg/CK (DFFQX1TS)                0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: u_fpalu_s3_ea_gte_eb_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_ea_gte_eb_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ea_gte_eb_r_reg/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s3_ea_gte_eb_r_reg/Q (DFFQX1TS)                 0.57       0.57 r
  u_fpalu_s4_ea_gte_eb_r_reg/D (DFFQX1TS)                 0.00       0.57 r
  data arrival time                                                  0.57

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s4_ea_gte_eb_r_reg/CK (DFFQX1TS)                0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: u_fpalu_s4_ea_gte_eb_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_ea_gte_eb_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_ea_gte_eb_r_reg/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s4_ea_gte_eb_r_reg/Q (DFFQX1TS)                 0.57       0.57 r
  u_fpalu_s5_ea_gte_eb_r_reg/D (DFFQX1TS)                 0.00       0.57 r
  data arrival time                                                  0.57

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s5_ea_gte_eb_r_reg/CK (DFFQX1TS)                0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: u_fpalu_s2_ea_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ea_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_r_reg_5_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s2_ea_r_reg_5_/Q (DFFQX1TS)                     0.57       0.57 r
  u_fpalu_s3_ea_r_reg_5_/D (DFFQX1TS)                     0.00       0.57 r
  data arrival time                                                  0.57

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s3_ea_r_reg_5_/CK (DFFQX1TS)                    0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: u_fpalu_s3_ea_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_ea_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ea_r_reg_5_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s3_ea_r_reg_5_/Q (DFFQX1TS)                     0.57       0.57 r
  u_fpalu_s4_ea_r_reg_5_/D (DFFQX1TS)                     0.00       0.57 r
  data arrival time                                                  0.57

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s4_ea_r_reg_5_/CK (DFFQX1TS)                    0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: u_fpalu_s4_ea_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_ea_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_ea_r_reg_5_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s4_ea_r_reg_5_/Q (DFFQX1TS)                     0.57       0.57 r
  u_fpalu_s5_ea_r_reg_5_/D (DFFQX1TS)                     0.00       0.57 r
  data arrival time                                                  0.57

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s5_ea_r_reg_5_/CK (DFFQX1TS)                    0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: u_fpalu_s2_ea_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ea_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_r_reg_0_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s2_ea_r_reg_0_/Q (DFFQX1TS)                     0.57       0.57 r
  u_fpalu_s3_ea_r_reg_0_/D (DFFQX1TS)                     0.00       0.57 r
  data arrival time                                                  0.57

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s3_ea_r_reg_0_/CK (DFFQX1TS)                    0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: u_fpalu_s3_ea_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_ea_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ea_r_reg_0_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s3_ea_r_reg_0_/Q (DFFQX1TS)                     0.57       0.57 r
  u_fpalu_s4_ea_r_reg_0_/D (DFFQX1TS)                     0.00       0.57 r
  data arrival time                                                  0.57

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s4_ea_r_reg_0_/CK (DFFQX1TS)                    0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: u_fpalu_s4_ea_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_ea_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_ea_r_reg_0_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s4_ea_r_reg_0_/Q (DFFQX1TS)                     0.57       0.57 r
  u_fpalu_s5_ea_r_reg_0_/D (DFFQX1TS)                     0.00       0.57 r
  data arrival time                                                  0.57

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s5_ea_r_reg_0_/CK (DFFQX1TS)                    0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: u_fpalu_s2_eb_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_eb_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_eb_r_reg_0_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s2_eb_r_reg_0_/Q (DFFQX1TS)                     0.57       0.57 r
  u_fpalu_s3_eb_r_reg_0_/D (DFFQX1TS)                     0.00       0.57 r
  data arrival time                                                  0.57

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s3_eb_r_reg_0_/CK (DFFQX1TS)                    0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: u_fpalu_s3_eb_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_eb_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_eb_r_reg_0_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s3_eb_r_reg_0_/Q (DFFQX1TS)                     0.57       0.57 r
  u_fpalu_s4_eb_r_reg_0_/D (DFFQX1TS)                     0.00       0.57 r
  data arrival time                                                  0.57

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s4_eb_r_reg_0_/CK (DFFQX1TS)                    0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: u_fpalu_s4_eb_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_eb_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_eb_r_reg_0_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s4_eb_r_reg_0_/Q (DFFQX1TS)                     0.57       0.57 r
  u_fpalu_s5_eb_r_reg_0_/D (DFFQX1TS)                     0.00       0.57 r
  data arrival time                                                  0.57

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s5_eb_r_reg_0_/CK (DFFQX1TS)                    0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: u_fpalu_s2_ea_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ea_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_r_reg_1_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s2_ea_r_reg_1_/Q (DFFQX1TS)                     0.57       0.57 r
  u_fpalu_s3_ea_r_reg_1_/D (DFFQX1TS)                     0.00       0.57 r
  data arrival time                                                  0.57

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s3_ea_r_reg_1_/CK (DFFQX1TS)                    0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: u_fpalu_s3_ea_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_ea_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ea_r_reg_1_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s3_ea_r_reg_1_/Q (DFFQX1TS)                     0.57       0.57 r
  u_fpalu_s4_ea_r_reg_1_/D (DFFQX1TS)                     0.00       0.57 r
  data arrival time                                                  0.57

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s4_ea_r_reg_1_/CK (DFFQX1TS)                    0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: u_fpalu_s4_ea_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_ea_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_ea_r_reg_1_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s4_ea_r_reg_1_/Q (DFFQX1TS)                     0.57       0.57 r
  u_fpalu_s5_ea_r_reg_1_/D (DFFQX1TS)                     0.00       0.57 r
  data arrival time                                                  0.57

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s5_ea_r_reg_1_/CK (DFFQX1TS)                    0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: u_fpalu_s2_eb_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_eb_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_eb_r_reg_1_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s2_eb_r_reg_1_/Q (DFFQX1TS)                     0.57       0.57 r
  u_fpalu_s3_eb_r_reg_1_/D (DFFQX1TS)                     0.00       0.57 r
  data arrival time                                                  0.57

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s3_eb_r_reg_1_/CK (DFFQX1TS)                    0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: u_fpalu_s3_eb_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_eb_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_eb_r_reg_1_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s3_eb_r_reg_1_/Q (DFFQX1TS)                     0.57       0.57 r
  u_fpalu_s4_eb_r_reg_1_/D (DFFQX1TS)                     0.00       0.57 r
  data arrival time                                                  0.57

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s4_eb_r_reg_1_/CK (DFFQX1TS)                    0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: u_fpalu_s4_eb_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_eb_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_eb_r_reg_1_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s4_eb_r_reg_1_/Q (DFFQX1TS)                     0.57       0.57 r
  u_fpalu_s5_eb_r_reg_1_/D (DFFQX1TS)                     0.00       0.57 r
  data arrival time                                                  0.57

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s5_eb_r_reg_1_/CK (DFFQX1TS)                    0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: u_fpalu_s2_ea_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ea_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_r_reg_2_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s2_ea_r_reg_2_/Q (DFFQX1TS)                     0.57       0.57 r
  u_fpalu_s3_ea_r_reg_2_/D (DFFQX1TS)                     0.00       0.57 r
  data arrival time                                                  0.57

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s3_ea_r_reg_2_/CK (DFFQX1TS)                    0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: u_fpalu_s3_ea_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_ea_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ea_r_reg_2_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s3_ea_r_reg_2_/Q (DFFQX1TS)                     0.57       0.57 r
  u_fpalu_s4_ea_r_reg_2_/D (DFFQX1TS)                     0.00       0.57 r
  data arrival time                                                  0.57

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s4_ea_r_reg_2_/CK (DFFQX1TS)                    0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: u_fpalu_s4_ea_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_ea_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_ea_r_reg_2_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s4_ea_r_reg_2_/Q (DFFQX1TS)                     0.57       0.57 r
  u_fpalu_s5_ea_r_reg_2_/D (DFFQX1TS)                     0.00       0.57 r
  data arrival time                                                  0.57

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s5_ea_r_reg_2_/CK (DFFQX1TS)                    0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: u_fpalu_s2_eb_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_eb_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_eb_r_reg_2_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s2_eb_r_reg_2_/Q (DFFQX1TS)                     0.57       0.57 r
  u_fpalu_s3_eb_r_reg_2_/D (DFFQX1TS)                     0.00       0.57 r
  data arrival time                                                  0.57

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s3_eb_r_reg_2_/CK (DFFQX1TS)                    0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: u_fpalu_s3_eb_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_eb_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_eb_r_reg_2_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s3_eb_r_reg_2_/Q (DFFQX1TS)                     0.57       0.57 r
  u_fpalu_s4_eb_r_reg_2_/D (DFFQX1TS)                     0.00       0.57 r
  data arrival time                                                  0.57

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s4_eb_r_reg_2_/CK (DFFQX1TS)                    0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: u_fpalu_s4_eb_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_eb_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_eb_r_reg_2_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s4_eb_r_reg_2_/Q (DFFQX1TS)                     0.57       0.57 r
  u_fpalu_s5_eb_r_reg_2_/D (DFFQX1TS)                     0.00       0.57 r
  data arrival time                                                  0.57

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s5_eb_r_reg_2_/CK (DFFQX1TS)                    0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: u_fpalu_s2_ea_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ea_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_r_reg_3_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s2_ea_r_reg_3_/Q (DFFQX1TS)                     0.57       0.57 r
  u_fpalu_s3_ea_r_reg_3_/D (DFFQX1TS)                     0.00       0.57 r
  data arrival time                                                  0.57

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s3_ea_r_reg_3_/CK (DFFQX1TS)                    0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: u_fpalu_s3_ea_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_ea_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ea_r_reg_3_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s3_ea_r_reg_3_/Q (DFFQX1TS)                     0.57       0.57 r
  u_fpalu_s4_ea_r_reg_3_/D (DFFQX1TS)                     0.00       0.57 r
  data arrival time                                                  0.57

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s4_ea_r_reg_3_/CK (DFFQX1TS)                    0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: u_fpalu_s4_ea_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_ea_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_ea_r_reg_3_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s4_ea_r_reg_3_/Q (DFFQX1TS)                     0.57       0.57 r
  u_fpalu_s5_ea_r_reg_3_/D (DFFQX1TS)                     0.00       0.57 r
  data arrival time                                                  0.57

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s5_ea_r_reg_3_/CK (DFFQX1TS)                    0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: u_fpalu_s2_eb_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_eb_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_eb_r_reg_3_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s2_eb_r_reg_3_/Q (DFFQX1TS)                     0.57       0.57 r
  u_fpalu_s3_eb_r_reg_3_/D (DFFQX1TS)                     0.00       0.57 r
  data arrival time                                                  0.57

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s3_eb_r_reg_3_/CK (DFFQX1TS)                    0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: u_fpalu_s3_eb_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_eb_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_eb_r_reg_3_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s3_eb_r_reg_3_/Q (DFFQX1TS)                     0.57       0.57 r
  u_fpalu_s4_eb_r_reg_3_/D (DFFQX1TS)                     0.00       0.57 r
  data arrival time                                                  0.57

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s4_eb_r_reg_3_/CK (DFFQX1TS)                    0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: u_fpalu_s4_eb_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_eb_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_eb_r_reg_3_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s4_eb_r_reg_3_/Q (DFFQX1TS)                     0.57       0.57 r
  u_fpalu_s5_eb_r_reg_3_/D (DFFQX1TS)                     0.00       0.57 r
  data arrival time                                                  0.57

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s5_eb_r_reg_3_/CK (DFFQX1TS)                    0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: u_fpalu_s2_ea_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ea_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_r_reg_4_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s2_ea_r_reg_4_/Q (DFFQX1TS)                     0.57       0.57 r
  u_fpalu_s3_ea_r_reg_4_/D (DFFQX1TS)                     0.00       0.57 r
  data arrival time                                                  0.57

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s3_ea_r_reg_4_/CK (DFFQX1TS)                    0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: u_fpalu_s3_ea_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_ea_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ea_r_reg_4_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s3_ea_r_reg_4_/Q (DFFQX1TS)                     0.57       0.57 r
  u_fpalu_s4_ea_r_reg_4_/D (DFFQX1TS)                     0.00       0.57 r
  data arrival time                                                  0.57

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s4_ea_r_reg_4_/CK (DFFQX1TS)                    0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: u_fpalu_s4_ea_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_ea_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_ea_r_reg_4_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s4_ea_r_reg_4_/Q (DFFQX1TS)                     0.57       0.57 r
  u_fpalu_s5_ea_r_reg_4_/D (DFFQX1TS)                     0.00       0.57 r
  data arrival time                                                  0.57

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s5_ea_r_reg_4_/CK (DFFQX1TS)                    0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: u_fpalu_s2_eb_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_eb_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_eb_r_reg_4_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s2_eb_r_reg_4_/Q (DFFQX1TS)                     0.57       0.57 r
  u_fpalu_s3_eb_r_reg_4_/D (DFFQX1TS)                     0.00       0.57 r
  data arrival time                                                  0.57

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s3_eb_r_reg_4_/CK (DFFQX1TS)                    0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: u_fpalu_s3_eb_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_eb_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_eb_r_reg_4_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s3_eb_r_reg_4_/Q (DFFQX1TS)                     0.57       0.57 r
  u_fpalu_s4_eb_r_reg_4_/D (DFFQX1TS)                     0.00       0.57 r
  data arrival time                                                  0.57

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s4_eb_r_reg_4_/CK (DFFQX1TS)                    0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: u_fpalu_s4_eb_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_eb_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_eb_r_reg_4_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s4_eb_r_reg_4_/Q (DFFQX1TS)                     0.57       0.57 r
  u_fpalu_s5_eb_r_reg_4_/D (DFFQX1TS)                     0.00       0.57 r
  data arrival time                                                  0.57

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s5_eb_r_reg_4_/CK (DFFQX1TS)                    0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: u_fpalu_s2_sa_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_sa_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_fpalu_s2_sa_r_reg/CK (DFFQX1TS)        0.00       0.00 r
  u_fpalu_s2_sa_r_reg/Q (DFFQX1TS)         0.57       0.57 r
  u_fpalu_s3_sa_r_reg/D (DFFQX1TS)         0.00       0.57 r
  data arrival time                                   0.57

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  u_fpalu_s3_sa_r_reg/CK (DFFQX1TS)        0.00       0.10 r
  library hold time                       -0.10       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.57
  -----------------------------------------------------------
  slack (MET)                                         0.57


  Startpoint: u_fpalu_s3_sa_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_sa_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_fpalu_s3_sa_r_reg/CK (DFFQX1TS)        0.00       0.00 r
  u_fpalu_s3_sa_r_reg/Q (DFFQX1TS)         0.57       0.57 r
  u_fpalu_s4_sa_r_reg/D (DFFQX1TS)         0.00       0.57 r
  data arrival time                                   0.57

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  u_fpalu_s4_sa_r_reg/CK (DFFQX1TS)        0.00       0.10 r
  library hold time                       -0.10       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.57
  -----------------------------------------------------------
  slack (MET)                                         0.57


  Startpoint: u_fpalu_s4_sa_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_sa_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_fpalu_s4_sa_r_reg/CK (DFFQX1TS)        0.00       0.00 r
  u_fpalu_s4_sa_r_reg/Q (DFFQX1TS)         0.57       0.57 r
  u_fpalu_s5_sa_r_reg/D (DFFQX1TS)         0.00       0.57 r
  data arrival time                                   0.57

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  u_fpalu_s5_sa_r_reg/CK (DFFQX1TS)        0.00       0.10 r
  library hold time                       -0.10       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.57
  -----------------------------------------------------------
  slack (MET)                                         0.57


  Startpoint: u_fpalu_s2_sb_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_sb_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_fpalu_s2_sb_r_reg/CK (DFFQX1TS)        0.00       0.00 r
  u_fpalu_s2_sb_r_reg/Q (DFFQX1TS)         0.57       0.57 r
  u_fpalu_s3_sb_r_reg/D (DFFQX1TS)         0.00       0.57 r
  data arrival time                                   0.57

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  u_fpalu_s3_sb_r_reg/CK (DFFQX1TS)        0.00       0.10 r
  library hold time                       -0.10       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.57
  -----------------------------------------------------------
  slack (MET)                                         0.57


  Startpoint: u_fpalu_s3_sb_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_sb_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_fpalu_s3_sb_r_reg/CK (DFFQX1TS)        0.00       0.00 r
  u_fpalu_s3_sb_r_reg/Q (DFFQX1TS)         0.57       0.57 r
  u_fpalu_s4_sb_r_reg/D (DFFQX1TS)         0.00       0.57 r
  data arrival time                                   0.57

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  u_fpalu_s4_sb_r_reg/CK (DFFQX1TS)        0.00       0.10 r
  library hold time                       -0.10       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.57
  -----------------------------------------------------------
  slack (MET)                                         0.57


  Startpoint: u_fpalu_s4_sb_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_sb_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_fpalu_s4_sb_r_reg/CK (DFFQX1TS)        0.00       0.00 r
  u_fpalu_s4_sb_r_reg/Q (DFFQX1TS)         0.57       0.57 r
  u_fpalu_s5_sb_r_reg/D (DFFQX1TS)         0.00       0.57 r
  data arrival time                                   0.57

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  u_fpalu_s5_sb_r_reg/CK (DFFQX1TS)        0.00       0.10 r
  library hold time                       -0.10       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.57
  -----------------------------------------------------------
  slack (MET)                                         0.57


  Startpoint: u_fpalu_s4_addsubn_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_addsubn_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_addsubn_r_reg/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s4_addsubn_r_reg/Q (DFFQX1TS)                   0.57       0.57 r
  u_fpalu_s5_addsubn_r_reg/D (DFFQX1TS)                   0.00       0.57 r
  data arrival time                                                  0.57

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s5_addsubn_r_reg/CK (DFFQX1TS)                  0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: u_fpalu_s2_eb_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_eb_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_eb_r_reg_5_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s2_eb_r_reg_5_/Q (DFFQX1TS)                     0.57       0.57 r
  u_fpalu_s3_eb_r_reg_5_/D (DFFQX1TS)                     0.00       0.57 r
  data arrival time                                                  0.57

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s3_eb_r_reg_5_/CK (DFFQX1TS)                    0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: u_fpalu_s3_eb_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_eb_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_eb_r_reg_5_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s3_eb_r_reg_5_/Q (DFFQX1TS)                     0.57       0.57 r
  u_fpalu_s4_eb_r_reg_5_/D (DFFQX1TS)                     0.00       0.57 r
  data arrival time                                                  0.57

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s4_eb_r_reg_5_/CK (DFFQX1TS)                    0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: u_fpalu_s4_eb_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_eb_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_eb_r_reg_5_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s4_eb_r_reg_5_/Q (DFFQX1TS)                     0.57       0.57 r
  u_fpalu_s5_eb_r_reg_5_/D (DFFQX1TS)                     0.00       0.57 r
  data arrival time                                                  0.57

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s5_eb_r_reg_5_/CK (DFFQX1TS)                    0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: dmem_wr_r_reg
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: dmem_wr_r_reg
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  dmem_wr_r_reg/CKN (DFFNSRX1TS)           0.00     195.00 f
  dmem_wr_r_reg/Q (DFFNSRX1TS)             0.64     195.64 f
  ...
  dmem_wr_r_reg/D (DFFNSRX1TS)             0.14     195.78 r
  data arrival time                                 195.78

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  clock uncertainty                        0.10     195.10
  dmem_wr_r_reg/CKN (DFFNSRX1TS)           0.00     195.10 f
  library hold time                        0.10     195.20
  data required time                                195.20
  -----------------------------------------------------------
  data required time                                195.20
  data arrival time                                -195.78
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: u_fpalu_s4_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_opcode_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_opcode_r_reg_0_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s4_opcode_r_reg_0_/Q (DFFQX1TS)                 0.58       0.58 r
  u_fpalu_s5_opcode_r_reg_0_/D (DFFQX1TS)                 0.00       0.58 r
  data arrival time                                                  0.58

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s5_opcode_r_reg_0_/CK (DFFQX1TS)                0.00       0.10 r
  library hold time                                      -0.11      -0.01
  data required time                                                -0.01
  --------------------------------------------------------------------------
  data required time                                                -0.01
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: alu_b_29i_r_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_addsubn_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_28_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_28_/Q (DFFQX1TS)                        0.60       0.60 r
  ...
  u_fpalu_s2_addsubn_r_reg/D (DFFQX1TS)                   0.09       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_addsubn_r_reg/CK (DFFQX1TS)                  0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: u_fpalu_s4_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_opcode_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s4_opcode_r_reg_1_/Q (DFFQX1TS)                 0.59       0.59 r
  u_fpalu_s5_opcode_r_reg_1_/D (DFFQX1TS)                 0.00       0.59 r
  data arrival time                                                  0.59

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.10 r
  library hold time                                      -0.11      -0.01
  data required time                                                -0.01
  --------------------------------------------------------------------------
  data required time                                                -0.01
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: u_fpalu_s2_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_opcode_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_opcode_r_reg_0_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s2_opcode_r_reg_0_/Q (DFFQX1TS)                 0.59       0.59 r
  u_fpalu_s3_opcode_r_reg_0_/D (DFFQX1TS)                 0.00       0.59 r
  data arrival time                                                  0.59

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s3_opcode_r_reg_0_/CK (DFFQX1TS)                0.00       0.10 r
  library hold time                                      -0.11      -0.01
  data required time                                                -0.01
  --------------------------------------------------------------------------
  data required time                                                -0.01
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: alu_a_29i_r_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_sa_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_a_29i_r_reg_28_/CK (DFFQX1TS)        0.00       0.00 r
  alu_a_29i_r_reg_28_/Q (DFFQX1TS)         0.59       0.59 r
  u_fpalu_s2_sa_r_reg/D (DFFQX1TS)         0.00       0.59 r
  data arrival time                                   0.59

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  u_fpalu_s2_sa_r_reg/CK (DFFQX1TS)        0.00       0.10 r
  library hold time                       -0.11      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: alu_b_29i_r_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_sb_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_b_29i_r_reg_28_/CK (DFFQX1TS)        0.00       0.00 r
  alu_b_29i_r_reg_28_/Q (DFFQX1TS)         0.60       0.60 r
  u_fpalu_s2_sb_r_reg/D (DFFQX1TS)         0.00       0.60 r
  data arrival time                                   0.60

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  u_fpalu_s2_sb_r_reg/CK (DFFQX1TS)        0.00       0.10 r
  library hold time                       -0.11      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: regf_addr_r_reg_4_
              (falling edge-triggered flip-flop clocked by clk')
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (fall edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  regf_addr_r_reg_4_/CKN (DFFNSRX1TS)      0.00       0.00 f
  regf_addr_r_reg_4_/Q (DFFNSRX1TS)        0.71       0.71 f
  u_regf/A[4] (SP_REGF)                    0.00       0.71 f
  data arrival time                                   0.71

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  u_regf/CLK (SP_REGF)                     0.00       0.10 r
  library hold time                        0.00       0.10
  data required time                                  0.10
  -----------------------------------------------------------
  data required time                                  0.10
  data arrival time                                  -0.71
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: clk_slow (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.50       0.50 f
  clk_slow (in)                            0.02       0.52 f
  ...
  u_cmem/WEN (SP_CMEM)                     0.20       0.71 r
  data arrival time                                   0.71

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  u_cmem/CLK (SP_CMEM)                     0.00       0.10 r
  library hold time                        0.00       0.10
  data required time                                  0.10
  -----------------------------------------------------------
  data required time                                  0.10
  data arrival time                                  -0.71
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: u_fpalu_s2_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_opcode_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_opcode_r_reg_0_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s2_opcode_r_reg_0_/Q (DFFQX1TS)                 0.59       0.59 r
  ...
  u_fpalu_s3_opcode_r_reg_1_/D (DFFQX1TS)                 0.11       0.70 f
  data arrival time                                                  0.70

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s3_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: regf_addr_r_reg_2_
              (falling edge-triggered flip-flop clocked by clk')
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (fall edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  regf_addr_r_reg_2_/CKN (DFFNSRX1TS)      0.00       0.00 f
  regf_addr_r_reg_2_/Q (DFFNSRX1TS)        0.72       0.72 f
  u_regf/A[2] (SP_REGF)                    0.00       0.72 f
  data arrival time                                   0.72

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  u_regf/CLK (SP_REGF)                     0.00       0.10 r
  library hold time                        0.00       0.10
  data required time                                  0.10
  -----------------------------------------------------------
  data required time                                  0.10
  data arrival time                                  -0.72
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_opcode_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.61       0.61 r
  u_fpalu_s2_opcode_r_reg_0_/D (DFFQX1TS)                 0.00       0.61 r
  data arrival time                                                  0.61

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_opcode_r_reg_0_/CK (DFFQX1TS)                0.00       0.10 r
  library hold time                                      -0.12      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: alu_a_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_ea_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_a_29i_r_reg_23_/CK (DFFQX1TS)        0.00       0.00 r
  alu_a_29i_r_reg_23_/Q (DFFQX1TS)         0.61       0.61 r
  u_fpalu_s2_ea_r_reg_1_/D (DFFQX1TS)      0.00       0.61 r
  data arrival time                                   0.61

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  u_fpalu_s2_ea_r_reg_1_/CK (DFFQX1TS)     0.00       0.10 r
  library hold time                       -0.12      -0.02
  data required time                                 -0.02
  -----------------------------------------------------------
  data required time                                 -0.02
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: alu_a_29i_r_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_ea_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_a_29i_r_reg_25_/CK (DFFQX1TS)        0.00       0.00 r
  alu_a_29i_r_reg_25_/Q (DFFQX1TS)         0.61       0.61 r
  u_fpalu_s2_ea_r_reg_3_/D (DFFQX1TS)      0.00       0.61 r
  data arrival time                                   0.61

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  u_fpalu_s2_ea_r_reg_3_/CK (DFFQX1TS)     0.00       0.10 r
  library hold time                       -0.12      -0.02
  data required time                                 -0.02
  -----------------------------------------------------------
  data required time                                 -0.02
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_ea_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)        0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)         0.61       0.61 r
  u_fpalu_s2_ea_r_reg_4_/D (DFFQX1TS)      0.00       0.61 r
  data arrival time                                   0.61

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  u_fpalu_s2_ea_r_reg_4_/CK (DFFQX1TS)     0.00       0.10 r
  library hold time                       -0.12      -0.02
  data required time                                 -0.02
  -----------------------------------------------------------
  data required time                                 -0.02
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: u_fpalu_s3_addsubn_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_addsubn_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_addsubn_r_reg/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s3_addsubn_r_reg/Q (DFFQX1TS)                   0.61       0.61 r
  u_fpalu_s4_addsubn_r_reg/D (DFFQX1TS)                   0.00       0.61 r
  data arrival time                                                  0.61

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s4_addsubn_r_reg/CK (DFFQX1TS)                  0.00       0.10 r
  library hold time                                      -0.12      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: regf_addr_r_reg_3_
              (falling edge-triggered flip-flop clocked by clk')
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (fall edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  regf_addr_r_reg_3_/CKN (DFFNSRX1TS)      0.00       0.00 f
  regf_addr_r_reg_3_/Q (DFFNSRX1TS)        0.74       0.74 f
  u_regf/A[3] (SP_REGF)                    0.00       0.74 f
  data arrival time                                   0.74

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  u_regf/CLK (SP_REGF)                     0.00       0.10 r
  library hold time                        0.00       0.10
  data required time                                  0.10
  -----------------------------------------------------------
  data required time                                  0.10
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: regf_addr_r_reg_5_
              (falling edge-triggered flip-flop clocked by clk')
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (fall edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  regf_addr_r_reg_5_/CKN (DFFNSRX1TS)      0.00       0.00 f
  regf_addr_r_reg_5_/Q (DFFNSRX1TS)        0.74       0.74 f
  u_regf/A[5] (SP_REGF)                    0.00       0.74 f
  data arrival time                                   0.74

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  u_regf/CLK (SP_REGF)                     0.00       0.10 r
  library hold time                        0.00       0.10
  data required time                                  0.10
  -----------------------------------------------------------
  data required time                                  0.10
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: regf_addr_r_reg_1_
              (falling edge-triggered flip-flop clocked by clk')
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (fall edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  regf_addr_r_reg_1_/CKN (DFFNSRX1TS)      0.00       0.00 f
  regf_addr_r_reg_1_/Q (DFFNSRX1TS)        0.75       0.75 f
  u_regf/A[1] (SP_REGF)                    0.00       0.75 f
  data arrival time                                   0.75

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  u_regf/CLK (SP_REGF)                     0.00       0.10 r
  library hold time                        0.00       0.10
  data required time                                  0.10
  -----------------------------------------------------------
  data required time                                  0.10
  data arrival time                                  -0.75
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: regf_addr_r_reg_0_
              (falling edge-triggered flip-flop clocked by clk')
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (fall edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  regf_addr_r_reg_0_/CKN (DFFNSRX1TS)      0.00       0.00 f
  regf_addr_r_reg_0_/Q (DFFNSRX1TS)        0.75       0.75 f
  u_regf/A[0] (SP_REGF)                    0.00       0.75 f
  data arrival time                                   0.75

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  u_regf/CLK (SP_REGF)                     0.00       0.10 r
  library hold time                        0.00       0.10
  data required time                                  0.10
  -----------------------------------------------------------
  data required time                                  0.10
  data arrival time                                  -0.75
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: u_fpalu_s4_many_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_0_/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s4_many_r_reg_0_/Q (DFFQX1TS)                   0.62       0.62 r
  u_fpalu_s5_many_r_reg_0_/D (DFFQX1TS)                   0.00       0.62 r
  data arrival time                                                  0.62

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s5_many_r_reg_0_/CK (DFFQX1TS)                  0.00       0.10 r
  library hold time                                      -0.13      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: alu_a_29i_r_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_ea_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_a_29i_r_reg_24_/CK (DFFQX1TS)        0.00       0.00 r
  alu_a_29i_r_reg_24_/Q (DFFQX1TS)         0.62       0.62 r
  u_fpalu_s2_ea_r_reg_2_/D (DFFQX1TS)      0.00       0.62 r
  data arrival time                                   0.62

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  u_fpalu_s2_ea_r_reg_2_/CK (DFFQX1TS)     0.00       0.10 r
  library hold time                       -0.13      -0.03
  data required time                                 -0.03
  -----------------------------------------------------------
  data required time                                 -0.03
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: regf_wr_r_reg
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  regf_wr_r_reg/CKN (DFFNSRX1TS)           0.00     195.00 f
  regf_wr_r_reg/Q (DFFNSRX1TS)             0.76     195.76 f
  u_regf/WEN (SP_REGF)                     0.00     195.76 f
  data arrival time                                 195.76

  clock clk' (rise edge)                 195.00     195.00
  clock network delay (ideal)              0.00     195.00
  clock uncertainty                        0.10     195.10
  u_regf/CLK (SP_REGF)                     0.00     195.10 r
  library hold time                        0.00     195.10
  data required time                                195.10
  -----------------------------------------------------------
  data required time                                195.10
  data arrival time                                -195.76
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: u_fpalu_s3_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_opcode_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s3_opcode_r_reg_1_/Q (DFFQX1TS)                 0.63       0.63 r
  u_fpalu_s4_opcode_r_reg_1_/D (DFFQX1TS)                 0.00       0.63 r
  data arrival time                                                  0.63

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s4_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.10 r
  library hold time                                      -0.13      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: alu_a_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_ea_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_a_29i_r_reg_22_/CK (DFFQX1TS)        0.00       0.00 r
  alu_a_29i_r_reg_22_/Q (DFFQX1TS)         0.63       0.63 r
  u_fpalu_s2_ea_r_reg_0_/D (DFFQX1TS)      0.00       0.63 r
  data arrival time                                   0.63

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  u_fpalu_s2_ea_r_reg_0_/CK (DFFQX1TS)     0.00       0.10 r
  library hold time                       -0.13      -0.03
  data required time                                 -0.03
  -----------------------------------------------------------
  data required time                                 -0.03
  data arrival time                                  -0.63
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: alu_b_29i_r_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_eb_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_b_29i_r_reg_24_/CK (DFFQX1TS)        0.00       0.00 r
  alu_b_29i_r_reg_24_/Q (DFFQX1TS)         0.63       0.63 r
  u_fpalu_s2_eb_r_reg_2_/D (DFFQX1TS)      0.00       0.63 r
  data arrival time                                   0.63

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  u_fpalu_s2_eb_r_reg_2_/CK (DFFQX1TS)     0.00       0.10 r
  library hold time                       -0.13      -0.03
  data required time                                 -0.03
  -----------------------------------------------------------
  data required time                                 -0.03
  data arrival time                                  -0.63
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_eb_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFQX1TS)        0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFQX1TS)         0.73       0.73 f
  u_fpalu_s2_eb_r_reg_0_/D (DFFQX1TS)      0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  u_fpalu_s2_eb_r_reg_0_/CK (DFFQX1TS)     0.00       0.10 r
  library hold time                       -0.04       0.06
  data required time                                  0.06
  -----------------------------------------------------------
  data required time                                  0.06
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_eb_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFQX1TS)        0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFQX1TS)         0.73       0.73 f
  u_fpalu_s2_eb_r_reg_1_/D (DFFQX1TS)      0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  u_fpalu_s2_eb_r_reg_1_/CK (DFFQX1TS)     0.00       0.10 r
  library hold time                       -0.04       0.06
  data required time                                  0.06
  -----------------------------------------------------------
  data required time                                  0.06
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: alu_b_29i_r_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_eb_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_b_29i_r_reg_25_/CK (DFFQX1TS)        0.00       0.00 r
  alu_b_29i_r_reg_25_/Q (DFFQX1TS)         0.73       0.73 f
  u_fpalu_s2_eb_r_reg_3_/D (DFFQX1TS)      0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  u_fpalu_s2_eb_r_reg_3_/CK (DFFQX1TS)     0.00       0.10 r
  library hold time                       -0.04       0.06
  data required time                                  0.06
  -----------------------------------------------------------
  data required time                                  0.06
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: alu_b_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_eb_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_b_29i_r_reg_26_/CK (DFFQX1TS)        0.00       0.00 r
  alu_b_29i_r_reg_26_/Q (DFFQX1TS)         0.74       0.74 f
  u_fpalu_s2_eb_r_reg_4_/D (DFFQX1TS)      0.00       0.74 f
  data arrival time                                   0.74

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  u_fpalu_s2_eb_r_reg_4_/CK (DFFQX1TS)     0.00       0.10 r
  library hold time                       -0.04       0.06
  data required time                                  0.06
  -----------------------------------------------------------
  data required time                                  0.06
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: dmem_addr_r_reg_5_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: dmem_addr_r_reg_5_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  dmem_addr_r_reg_5_/CKN (DFFNSRX1TS)      0.00     195.00 f
  dmem_addr_r_reg_5_/Q (DFFNSRX1TS)        0.73     195.73 f
  ...
  dmem_addr_r_reg_5_/D (DFFNSRX1TS)        0.15     195.88 r
  data arrival time                                 195.88

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  clock uncertainty                        0.10     195.10
  dmem_addr_r_reg_5_/CKN (DFFNSRX1TS)      0.00     195.10 f
  library hold time                        0.10     195.20
  data required time                                195.20
  -----------------------------------------------------------
  data required time                                195.20
  data arrival time                                -195.88
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: u_fpalu_s3_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_opcode_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_opcode_r_reg_0_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s3_opcode_r_reg_0_/Q (DFFQX1TS)                 0.75       0.75 f
  u_fpalu_s4_opcode_r_reg_0_/D (DFFQX1TS)                 0.00       0.75 f
  data arrival time                                                  0.75

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s4_opcode_r_reg_0_/CK (DFFQX1TS)                0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: u_fpalu_s4_many_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_22_/CK (DFFQX1TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_22_/Q (DFFQX1TS)                  0.61       0.61 r
  ...
  u_fpalu_s5_many_r_reg_22_/D (DFFQX1TS)                  0.17       0.78 f
  data arrival time                                                  0.78

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s5_many_r_reg_22_/CK (DFFQX1TS)                 0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.78
  --------------------------------------------------------------------------
  slack (MET)                                                        0.70


  Startpoint: u_fpalu_s4_many_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_1_/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s4_many_r_reg_1_/Q (DFFQX1TS)                   0.62       0.62 r
  ...
  u_fpalu_s5_many_r_reg_1_/D (DFFQX1TS)                   0.17       0.79 f
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s5_many_r_reg_1_/CK (DFFQX1TS)                  0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.70


  Startpoint: dmem_addr_r_reg_4_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: dmem_addr_r_reg_4_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  dmem_addr_r_reg_4_/CKN (DFFNSRX1TS)      0.00     195.00 f
  dmem_addr_r_reg_4_/Q (DFFNSRX1TS)        0.74     195.74 f
  ...
  dmem_addr_r_reg_4_/D (DFFNSRX1TS)        0.16     195.90 r
  data arrival time                                 195.90

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  clock uncertainty                        0.10     195.10
  dmem_addr_r_reg_4_/CKN (DFFNSRX1TS)      0.00     195.10 f
  library hold time                        0.10     195.20
  data required time                                195.20
  -----------------------------------------------------------
  data required time                                195.20
  data arrival time                                -195.90
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: cmem_addr_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: cmem_addr_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                 195.00     195.00
  clock network delay (ideal)              0.00     195.00
  cmem_addr_r_reg_5_/CK (DFFQX1TS)         0.00     195.00 r
  cmem_addr_r_reg_5_/Q (DFFQX1TS)          0.61     195.61 r
  ...
  cmem_addr_r_reg_5_/D (DFFQX1TS)          0.17     195.78 f
  data arrival time                                 195.78

  clock clk' (rise edge)                 195.00     195.00
  clock network delay (ideal)              0.00     195.00
  clock uncertainty                        0.10     195.10
  cmem_addr_r_reg_5_/CK (DFFQX1TS)         0.00     195.10 r
  library hold time                       -0.02     195.08
  data required time                                195.08
  -----------------------------------------------------------
  data required time                                195.08
  data arrival time                                -195.78
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: u_fpalu_s2_addsubn_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_addsubn_r_reg/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s2_addsubn_r_reg/Q (DFFQX1TS)                   0.66       0.66 r
  ...
  u_fpalu_s3_rhs_r_reg_0_/D (DFFQX1TS)                    0.13       0.79 f
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s3_rhs_r_reg_0_/CK (DFFQX1TS)                   0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.71


  Startpoint: u_fpalu_s4_many_r_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_6_/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s4_many_r_reg_6_/Q (DFFQX1TS)                   0.61       0.61 r
  ...
  u_fpalu_s5_many_r_reg_6_/D (DFFQX1TS)                   0.18       0.79 f
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s5_many_r_reg_6_/CK (DFFQX1TS)                  0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.72


  Startpoint: u_fpalu_s4_many_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_4_/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s4_many_r_reg_4_/Q (DFFQX1TS)                   0.61       0.61 r
  ...
  u_fpalu_s5_many_r_reg_4_/D (DFFQX1TS)                   0.18       0.79 f
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s5_many_r_reg_4_/CK (DFFQX1TS)                  0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.72


  Startpoint: regf_addr_r_reg_5_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: regf_addr_r_reg_5_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  regf_addr_r_reg_5_/CKN (DFFNSRX1TS)      0.00     195.00 f
  regf_addr_r_reg_5_/Q (DFFNSRX1TS)        0.74     195.74 f
  ...
  regf_addr_r_reg_5_/D (DFFNSRX1TS)        0.20     195.94 r
  data arrival time                                 195.94

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  clock uncertainty                        0.10     195.10
  regf_addr_r_reg_5_/CKN (DFFNSRX1TS)      0.00     195.10 f
  library hold time                        0.11     195.21
  data required time                                195.21
  -----------------------------------------------------------
  data required time                                195.21
  data arrival time                                -195.94
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: caddr[0] (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.50       0.50 f
  caddr[0] (in)                            0.01       0.51 f
  ...
  u_cmem/A[0] (SP_CMEM)                    0.32       0.83 f
  data arrival time                                   0.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  u_cmem/CLK (SP_CMEM)                     0.00       0.10 r
  library hold time                        0.00       0.10
  data required time                                  0.10
  -----------------------------------------------------------
  data required time                                  0.10
  data arrival time                                  -0.83
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: caddr[1] (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.50       0.50 f
  caddr[1] (in)                            0.01       0.51 f
  ...
  u_cmem/A[1] (SP_CMEM)                    0.32       0.83 f
  data arrival time                                   0.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  u_cmem/CLK (SP_CMEM)                     0.00       0.10 r
  library hold time                        0.00       0.10
  data required time                                  0.10
  -----------------------------------------------------------
  data required time                                  0.10
  data arrival time                                  -0.83
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: caddr[3] (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.50       0.50 f
  caddr[3] (in)                            0.01       0.51 f
  ...
  u_cmem/A[3] (SP_CMEM)                    0.32       0.83 f
  data arrival time                                   0.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  u_cmem/CLK (SP_CMEM)                     0.00       0.10 r
  library hold time                        0.00       0.10
  data required time                                  0.10
  -----------------------------------------------------------
  data required time                                  0.10
  data arrival time                                  -0.83
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: cycle_cnt_r_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cycle_cnt_r_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  cycle_cnt_r_reg_6_/CK (DFFSX1TS)         0.00       0.00 r
  cycle_cnt_r_reg_6_/Q (DFFSX1TS)          0.67       0.67 r
  ...
  cycle_cnt_r_reg_6_/D (DFFSX1TS)          0.15       0.81 f
  data arrival time                                   0.81

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  cycle_cnt_r_reg_6_/CK (DFFSX1TS)         0.00       0.10 r
  library hold time                       -0.02       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -0.81
  -----------------------------------------------------------
  slack (MET)                                         0.74


  Startpoint: cycle_cnt_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cycle_cnt_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  cycle_cnt_r_reg_3_/CK (DFFSX1TS)         0.00       0.00 r
  cycle_cnt_r_reg_3_/Q (DFFSX1TS)          0.67       0.67 r
  ...
  cycle_cnt_r_reg_3_/D (DFFSX1TS)          0.15       0.82 f
  data arrival time                                   0.82

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  cycle_cnt_r_reg_3_/CK (DFFSX1TS)         0.00       0.10 r
  library hold time                       -0.02       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.74


  Startpoint: u_fpalu_s4_many_r_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_12_/CK (DFFQX1TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_12_/Q (DFFQX1TS)                  0.61       0.61 r
  ...
  u_fpalu_s5_many_r_reg_12_/D (DFFQX1TS)                  0.19       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s5_many_r_reg_12_/CK (DFFQX1TS)                 0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.74


  Startpoint: u_fpalu_s4_many_r_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_16_/CK (DFFQX1TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_16_/Q (DFFQX1TS)                  0.61       0.61 r
  ...
  u_fpalu_s5_many_r_reg_16_/D (DFFQX1TS)                  0.20       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s5_many_r_reg_16_/CK (DFFQX1TS)                 0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: caddr[2] (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.50       0.50 r
  caddr[2] (in)                            0.01       0.51 r
  ...
  u_cmem/A[2] (SP_CMEM)                    0.34       0.85 r
  data arrival time                                   0.85

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  u_cmem/CLK (SP_CMEM)                     0.00       0.10 r
  library hold time                        0.00       0.10
  data required time                                  0.10
  -----------------------------------------------------------
  data required time                                  0.10
  data arrival time                                  -0.85
  -----------------------------------------------------------
  slack (MET)                                         0.75


  Startpoint: caddr[4] (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.50       0.50 r
  caddr[4] (in)                            0.01       0.51 r
  ...
  u_cmem/A[4] (SP_CMEM)                    0.34       0.85 r
  data arrival time                                   0.85

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  u_cmem/CLK (SP_CMEM)                     0.00       0.10 r
  library hold time                        0.00       0.10
  data required time                                  0.10
  -----------------------------------------------------------
  data required time                                  0.10
  data arrival time                                  -0.85
  -----------------------------------------------------------
  slack (MET)                                         0.75


  Startpoint: caddr[5] (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.50       0.50 r
  caddr[5] (in)                            0.01       0.51 r
  ...
  u_cmem/A[5] (SP_CMEM)                    0.34       0.85 r
  data arrival time                                   0.85

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  u_cmem/CLK (SP_CMEM)                     0.00       0.10 r
  library hold time                        0.00       0.10
  data required time                                  0.10
  -----------------------------------------------------------
  data required time                                  0.10
  data arrival time                                  -0.85
  -----------------------------------------------------------
  slack (MET)                                         0.75


  Startpoint: u_fpalu_s4_many_r_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_10_/CK (DFFQX1TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_10_/Q (DFFQX1TS)                  0.61       0.61 r
  ...
  u_fpalu_s5_many_r_reg_10_/D (DFFQX1TS)                  0.20       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s5_many_r_reg_10_/CK (DFFQX1TS)                 0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: u_fpalu_s4_many_r_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_18_/CK (DFFQX1TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_18_/Q (DFFQX1TS)                  0.61       0.61 r
  ...
  u_fpalu_s5_many_r_reg_18_/D (DFFQX1TS)                  0.20       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s5_many_r_reg_18_/CK (DFFQX1TS)                 0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_5_/CK (DFFQX1TS)              0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_5_/Q (DFFQX1TS)               0.59       0.59 r
  ...
  u_fpalu_s3_lhs_r_reg_5_/D (DFFQX1TS)                    0.17       0.76 r
  data arrival time                                                  0.76

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s3_lhs_r_reg_5_/CK (DFFQX1TS)                   0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_13_/CK (DFFQX1TS)             0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_13_/Q (DFFQX1TS)              0.59       0.59 r
  ...
  u_fpalu_s3_lhs_r_reg_13_/D (DFFQX1TS)                   0.17       0.76 r
  data arrival time                                                  0.76

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s3_lhs_r_reg_13_/CK (DFFQX1TS)                  0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_4_/CK (DFFQX1TS)              0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_4_/Q (DFFQX1TS)               0.59       0.59 r
  ...
  u_fpalu_s3_lhs_r_reg_4_/D (DFFQX1TS)                    0.17       0.76 r
  data arrival time                                                  0.76

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s3_lhs_r_reg_4_/CK (DFFQX1TS)                   0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_11_/CK (DFFQX1TS)             0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_11_/Q (DFFQX1TS)              0.59       0.59 r
  ...
  u_fpalu_s3_lhs_r_reg_11_/D (DFFQX1TS)                   0.17       0.76 r
  data arrival time                                                  0.76

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s3_lhs_r_reg_11_/CK (DFFQX1TS)                  0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_9_/CK (DFFQX1TS)              0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_9_/Q (DFFQX1TS)               0.59       0.59 r
  ...
  u_fpalu_s3_lhs_r_reg_9_/D (DFFQX1TS)                    0.17       0.76 r
  data arrival time                                                  0.76

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s3_lhs_r_reg_9_/CK (DFFQX1TS)                   0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_2_/CK (DFFQX1TS)              0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_2_/Q (DFFQX1TS)               0.59       0.59 r
  ...
  u_fpalu_s3_lhs_r_reg_2_/D (DFFQX1TS)                    0.17       0.76 r
  data arrival time                                                  0.76

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s3_lhs_r_reg_2_/CK (DFFQX1TS)                   0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_12_/CK (DFFQX1TS)             0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_12_/Q (DFFQX1TS)              0.59       0.59 r
  ...
  u_fpalu_s3_lhs_r_reg_12_/D (DFFQX1TS)                   0.17       0.76 r
  data arrival time                                                  0.76

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s3_lhs_r_reg_12_/CK (DFFQX1TS)                  0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_17_/CK (DFFQX1TS)             0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_17_/Q (DFFQX1TS)              0.59       0.59 r
  ...
  u_fpalu_s3_lhs_r_reg_17_/D (DFFQX1TS)                   0.17       0.76 r
  data arrival time                                                  0.76

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s3_lhs_r_reg_17_/CK (DFFQX1TS)                  0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_15_/CK (DFFQX1TS)             0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_15_/Q (DFFQX1TS)              0.59       0.59 r
  ...
  u_fpalu_s3_lhs_r_reg_15_/D (DFFQX1TS)                   0.17       0.76 r
  data arrival time                                                  0.76

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s3_lhs_r_reg_15_/CK (DFFQX1TS)                  0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_8_/CK (DFFQX1TS)              0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_8_/Q (DFFQX1TS)               0.59       0.59 r
  ...
  u_fpalu_s3_lhs_r_reg_8_/D (DFFQX1TS)                    0.17       0.76 r
  data arrival time                                                  0.76

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s3_lhs_r_reg_8_/CK (DFFQX1TS)                   0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_7_/CK (DFFQX1TS)              0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_7_/Q (DFFQX1TS)               0.59       0.59 r
  ...
  u_fpalu_s3_lhs_r_reg_7_/D (DFFQX1TS)                    0.17       0.76 r
  data arrival time                                                  0.76

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s3_lhs_r_reg_7_/CK (DFFQX1TS)                   0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_3_/CK (DFFQX1TS)              0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_3_/Q (DFFQX1TS)               0.59       0.59 r
  ...
  u_fpalu_s3_lhs_r_reg_3_/D (DFFQX1TS)                    0.17       0.76 r
  data arrival time                                                  0.76

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s3_lhs_r_reg_3_/CK (DFFQX1TS)                   0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_18_/CK (DFFQX1TS)             0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_18_/Q (DFFQX1TS)              0.59       0.59 r
  ...
  u_fpalu_s3_lhs_r_reg_18_/D (DFFQX1TS)                   0.17       0.76 r
  data arrival time                                                  0.76

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s3_lhs_r_reg_18_/CK (DFFQX1TS)                  0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_6_/CK (DFFQX1TS)              0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_6_/Q (DFFQX1TS)               0.59       0.59 r
  ...
  u_fpalu_s3_lhs_r_reg_6_/D (DFFQX1TS)                    0.17       0.76 r
  data arrival time                                                  0.76

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s3_lhs_r_reg_6_/CK (DFFQX1TS)                   0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_10_/CK (DFFQX1TS)             0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_10_/Q (DFFQX1TS)              0.59       0.59 r
  ...
  u_fpalu_s3_lhs_r_reg_10_/D (DFFQX1TS)                   0.17       0.76 r
  data arrival time                                                  0.76

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s3_lhs_r_reg_10_/CK (DFFQX1TS)                  0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_14_/CK (DFFQX1TS)             0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_14_/Q (DFFQX1TS)              0.59       0.59 r
  ...
  u_fpalu_s3_lhs_r_reg_14_/D (DFFQX1TS)                   0.17       0.76 r
  data arrival time                                                  0.76

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s3_lhs_r_reg_14_/CK (DFFQX1TS)                  0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: u_fpalu_s2_addsubn_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_addsubn_r_reg/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s2_addsubn_r_reg/Q (DFFQX1TS)                   0.66       0.66 r
  ...
  u_fpalu_s3_rhs_r_reg_19_/D (DFFQX1TS)                   0.19       0.84 f
  data arrival time                                                  0.84

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s3_rhs_r_reg_19_/CK (DFFQX1TS)                  0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_16_/CK (DFFQX1TS)             0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_16_/Q (DFFQX1TS)              0.59       0.59 r
  ...
  u_fpalu_s3_lhs_r_reg_16_/D (DFFQX1TS)                   0.17       0.77 r
  data arrival time                                                  0.77

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s3_lhs_r_reg_16_/CK (DFFQX1TS)                  0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.77


  Startpoint: u_fpalu_s4_many_r_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_19_/CK (DFFQX1TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_19_/Q (DFFQX1TS)                  0.60       0.60 r
  u_fpalu_s5_many_skip_r_reg_19_/D (EDFFX1TS)             0.00       0.60 r
  data arrival time                                                  0.60

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s5_many_skip_r_reg_19_/CK (EDFFX1TS)            0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.77


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_19_/CK (DFFQX1TS)             0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_19_/Q (DFFQX1TS)              0.60       0.60 r
  ...
  u_fpalu_s3_lhs_r_reg_19_/D (DFFQX1TS)                   0.17       0.77 r
  data arrival time                                                  0.77

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s3_lhs_r_reg_19_/CK (DFFQX1TS)                  0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.77


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_1_/CK (DFFQX1TS)              0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_1_/Q (DFFQX1TS)               0.60       0.60 r
  ...
  u_fpalu_s3_lhs_r_reg_1_/D (DFFQX1TS)                    0.17       0.77 r
  data arrival time                                                  0.77

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s3_lhs_r_reg_1_/CK (DFFQX1TS)                   0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.77


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_20_/CK (DFFQX1TS)             0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_20_/Q (DFFQX1TS)              0.60       0.60 r
  ...
  u_fpalu_s3_lhs_r_reg_20_/D (DFFQX1TS)                   0.17       0.77 r
  data arrival time                                                  0.77

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s3_lhs_r_reg_20_/CK (DFFQX1TS)                  0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.77


  Startpoint: u_fpalu_s4_many_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_2_/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s4_many_r_reg_2_/Q (DFFQX1TS)                   0.64       0.64 r
  ...
  u_fpalu_s5_many_r_reg_2_/D (DFFQX1TS)                   0.20       0.84 f
  data arrival time                                                  0.84

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s5_many_r_reg_2_/CK (DFFQX1TS)                  0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (MET)                                                        0.77


  Startpoint: u_fpalu_s4_many_r_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_15_/CK (DFFQX1TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_15_/Q (DFFQX1TS)                  0.60       0.60 r
  u_fpalu_s5_many_skip_r_reg_15_/D (EDFFX1TS)             0.00       0.60 r
  data arrival time                                                  0.60

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s5_many_skip_r_reg_15_/CK (EDFFX1TS)            0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.77


  Startpoint: u_fpalu_s4_many_r_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_13_/CK (DFFQX1TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_13_/Q (DFFQX1TS)                  0.60       0.60 r
  u_fpalu_s5_many_skip_r_reg_13_/D (EDFFX1TS)             0.00       0.60 r
  data arrival time                                                  0.60

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s5_many_skip_r_reg_13_/CK (EDFFX1TS)            0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.77


  Startpoint: u_fpalu_s4_many_r_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_7_/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s4_many_r_reg_7_/Q (DFFQX1TS)                   0.60       0.60 r
  u_fpalu_s5_many_skip_r_reg_7_/D (EDFFX1TS)              0.00       0.60 r
  data arrival time                                                  0.60

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s5_many_skip_r_reg_7_/CK (EDFFX1TS)             0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.77


  Startpoint: u_fpalu_s4_many_r_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_9_/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s4_many_r_reg_9_/Q (DFFQX1TS)                   0.60       0.60 r
  u_fpalu_s5_many_skip_r_reg_9_/D (EDFFX1TS)              0.00       0.60 r
  data arrival time                                                  0.60

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s5_many_skip_r_reg_9_/CK (EDFFX1TS)             0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.77


  Startpoint: u_fpalu_s4_many_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_5_/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s4_many_r_reg_5_/Q (DFFQX1TS)                   0.60       0.60 r
  u_fpalu_s5_many_skip_r_reg_5_/D (EDFFX1TS)              0.00       0.60 r
  data arrival time                                                  0.60

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s5_many_skip_r_reg_5_/CK (EDFFX1TS)             0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.77


  Startpoint: u_fpalu_s4_many_r_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_11_/CK (DFFQX1TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_11_/Q (DFFQX1TS)                  0.60       0.60 r
  u_fpalu_s5_many_skip_r_reg_11_/D (EDFFX1TS)             0.00       0.60 r
  data arrival time                                                  0.60

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s5_many_skip_r_reg_11_/CK (EDFFX1TS)            0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.77


  Startpoint: u_fpalu_s4_many_r_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_17_/CK (DFFQX1TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_17_/Q (DFFQX1TS)                  0.60       0.60 r
  u_fpalu_s5_many_skip_r_reg_17_/D (EDFFX1TS)             0.00       0.60 r
  data arrival time                                                  0.60

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s5_many_skip_r_reg_17_/CK (EDFFX1TS)            0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.77


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_21_/CK (DFFQX1TS)             0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_21_/Q (DFFQX1TS)              0.60       0.60 r
  ...
  u_fpalu_s3_lhs_r_reg_21_/D (DFFQX1TS)                   0.18       0.77 r
  data arrival time                                                  0.77

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s3_lhs_r_reg_21_/CK (DFFQX1TS)                  0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.77


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_0_/CK (DFFQX1TS)              0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_0_/Q (DFFQX1TS)               0.60       0.60 r
  ...
  u_fpalu_s3_lhs_r_reg_0_/D (DFFQX1TS)                    0.18       0.77 r
  data arrival time                                                  0.77

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s3_lhs_r_reg_0_/CK (DFFQX1TS)                   0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.77


  Startpoint: dmem_addr_r_reg_0_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: dmem_addr_r_reg_0_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  dmem_addr_r_reg_0_/CKN (DFFNSRX1TS)      0.00     195.00 f
  dmem_addr_r_reg_0_/QN (DFFNSRX1TS)       0.77     195.77 r
  ...
  dmem_addr_r_reg_0_/D (DFFNSRX1TS)        0.21     195.98 r
  data arrival time                                 195.98

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  clock uncertainty                        0.10     195.10
  dmem_addr_r_reg_0_/CKN (DFFNSRX1TS)      0.00     195.10 f
  library hold time                        0.11     195.21
  data required time                                195.21
  -----------------------------------------------------------
  data required time                                195.21
  data arrival time                                -195.98
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: u_fpalu_s4_many_r_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_8_/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s4_many_r_reg_8_/Q (DFFQX1TS)                   0.61       0.61 r
  u_fpalu_s5_many_skip_r_reg_8_/D (EDFFX1TS)              0.00       0.61 r
  data arrival time                                                  0.61

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s5_many_skip_r_reg_8_/CK (EDFFX1TS)             0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.77


  Startpoint: u_fpalu_s4_many_r_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_14_/CK (DFFQX1TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_14_/Q (DFFQX1TS)                  0.61       0.61 r
  u_fpalu_s5_many_skip_r_reg_14_/D (EDFFX1TS)             0.00       0.61 r
  data arrival time                                                  0.61

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s5_many_skip_r_reg_14_/CK (EDFFX1TS)            0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.77


  Startpoint: u_fpalu_s2_addsubn_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_addsubn_r_reg/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s2_addsubn_r_reg/Q (DFFQX1TS)                   0.66       0.66 r
  ...
  u_fpalu_s3_rhs_r_reg_8_/D (DFFQX1TS)                    0.20       0.86 f
  data arrival time                                                  0.86

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s3_rhs_r_reg_8_/CK (DFFQX1TS)                   0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.77


  Startpoint: u_fpalu_s4_many_r_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_20_/CK (DFFQX1TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_20_/Q (DFFQX1TS)                  0.61       0.61 r
  u_fpalu_s5_many_skip_r_reg_20_/D (EDFFX1TS)             0.00       0.61 r
  data arrival time                                                  0.61

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s5_many_skip_r_reg_20_/CK (EDFFX1TS)            0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: u_fpalu_s4_many_r_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_18_/CK (DFFQX1TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_18_/Q (DFFQX1TS)                  0.61       0.61 r
  u_fpalu_s5_many_skip_r_reg_18_/D (EDFFX1TS)             0.00       0.61 r
  data arrival time                                                  0.61

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s5_many_skip_r_reg_18_/CK (EDFFX1TS)            0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: u_fpalu_s4_many_r_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_21_/CK (DFFQX1TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_21_/Q (DFFQX1TS)                  0.61       0.61 r
  u_fpalu_s5_many_skip_r_reg_21_/D (EDFFX1TS)             0.00       0.61 r
  data arrival time                                                  0.61

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s5_many_skip_r_reg_21_/CK (EDFFX1TS)            0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: u_fpalu_s4_many_r_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_16_/CK (DFFQX1TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_16_/Q (DFFQX1TS)                  0.61       0.61 r
  u_fpalu_s5_many_skip_r_reg_16_/D (EDFFX1TS)             0.00       0.61 r
  data arrival time                                                  0.61

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s5_many_skip_r_reg_16_/CK (EDFFX1TS)            0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: u_fpalu_s4_many_r_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_12_/CK (DFFQX1TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_12_/Q (DFFQX1TS)                  0.61       0.61 r
  u_fpalu_s5_many_skip_r_reg_12_/D (EDFFX1TS)             0.00       0.61 r
  data arrival time                                                  0.61

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s5_many_skip_r_reg_12_/CK (EDFFX1TS)            0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: u_fpalu_s4_many_r_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_10_/CK (DFFQX1TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_10_/Q (DFFQX1TS)                  0.61       0.61 r
  u_fpalu_s5_many_skip_r_reg_10_/D (EDFFX1TS)             0.00       0.61 r
  data arrival time                                                  0.61

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s5_many_skip_r_reg_10_/CK (EDFFX1TS)            0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: u_fpalu_s4_many_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_4_/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s4_many_r_reg_4_/Q (DFFQX1TS)                   0.61       0.61 r
  u_fpalu_s5_many_skip_r_reg_4_/D (EDFFX1TS)              0.00       0.61 r
  data arrival time                                                  0.61

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s5_many_skip_r_reg_4_/CK (EDFFX1TS)             0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: u_fpalu_s4_many_r_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_6_/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s4_many_r_reg_6_/Q (DFFQX1TS)                   0.61       0.61 r
  u_fpalu_s5_many_skip_r_reg_6_/D (EDFFX1TS)              0.00       0.61 r
  data arrival time                                                  0.61

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s5_many_skip_r_reg_6_/CK (EDFFX1TS)             0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: u_fpalu_s2_br4_pp_r_reg_70_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps1_r_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_70_/CK (EDFFX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_70_/Q (EDFFX1TS)                0.60       0.60 f
  ...
  u_fpalu_s3_ps1_r_reg_15_/D (DFFQX1TS)                   0.27       0.87 f
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s3_ps1_r_reg_15_/CK (DFFQX1TS)                  0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: regf_addr_r_reg_0_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: regf_addr_r_reg_0_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  regf_addr_r_reg_0_/CKN (DFFNSRX1TS)      0.00     195.00 f
  regf_addr_r_reg_0_/Q (DFFNSRX1TS)        0.75     195.75 f
  ...
  regf_addr_r_reg_0_/D (DFFNSRX1TS)        0.21     195.96 r
  data arrival time                                 195.96

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  clock uncertainty                        0.10     195.10
  regf_addr_r_reg_0_/CKN (DFFNSRX1TS)      0.00     195.10 f
  library hold time                        0.08     195.18
  data required time                                195.18
  -----------------------------------------------------------
  data required time                                195.18
  data arrival time                                -195.96
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: cycle_cnt_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cycle_cnt_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  cycle_cnt_r_reg_3_/CK (DFFSX1TS)         0.00       0.00 r
  cycle_cnt_r_reg_3_/Q (DFFSX1TS)          0.67       0.67 r
  ...
  cycle_cnt_r_reg_4_/D (DFFRXLTS)          0.18       0.85 f
  data arrival time                                   0.85

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  cycle_cnt_r_reg_4_/CK (DFFRXLTS)         0.00       0.10 r
  library hold time                       -0.04       0.06
  data required time                                  0.06
  -----------------------------------------------------------
  data required time                                  0.06
  data arrival time                                  -0.85
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: u_fpalu_s4_many_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_1_/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s4_many_r_reg_1_/Q (DFFQX1TS)                   0.62       0.62 r
  u_fpalu_s5_many_skip_r_reg_1_/D (EDFFX1TS)              0.00       0.62 r
  data arrival time                                                  0.62

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s5_many_skip_r_reg_1_/CK (EDFFX1TS)             0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: alu_a_29i_r_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_ea_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_a_29i_r_reg_27_/CK (DFFQX1TS)        0.00       0.00 r
  alu_a_29i_r_reg_27_/Q (DFFQX1TS)         0.71       0.71 f
  ...
  u_fpalu_s2_ea_r_reg_5_/D (DFFQX1TS)      0.17       0.88 f
  data arrival time                                   0.88

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  u_fpalu_s2_ea_r_reg_5_/CK (DFFQX1TS)     0.00       0.10 r
  library hold time                       -0.01       0.09
  data required time                                  0.09
  -----------------------------------------------------------
  data required time                                  0.09
  data arrival time                                  -0.88
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: alu_a_29i_r_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_12_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_12_/Q (DFFQX1TS)                        0.58       0.58 r
  ...
  u_fpalu_s2_mmux_rhs_r_reg_12_/D (DFFQX1TS)              0.21       0.80 r
  data arrival time                                                  0.80

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_mmux_rhs_r_reg_12_/CK (DFFQX1TS)             0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: alu_a_29i_r_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_11_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_11_/Q (DFFQX1TS)                        0.58       0.58 r
  ...
  u_fpalu_s2_mmux_rhs_r_reg_11_/D (DFFQX1TS)              0.21       0.80 r
  data arrival time                                                  0.80

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_mmux_rhs_r_reg_11_/CK (DFFQX1TS)             0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: alu_a_29i_r_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_10_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_10_/Q (DFFQX1TS)                        0.58       0.58 r
  ...
  u_fpalu_s2_mmux_rhs_r_reg_10_/D (DFFQX1TS)              0.21       0.80 r
  data arrival time                                                  0.80

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_mmux_rhs_r_reg_10_/CK (DFFQX1TS)             0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: alu_a_29i_r_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_20_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_20_/Q (DFFQX1TS)                        0.58       0.58 r
  ...
  u_fpalu_s2_mmux_rhs_r_reg_20_/D (DFFQX1TS)              0.21       0.80 r
  data arrival time                                                  0.80

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_mmux_rhs_r_reg_20_/CK (DFFQX1TS)             0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: alu_a_29i_r_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_16_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_16_/Q (DFFQX1TS)                        0.58       0.58 r
  ...
  u_fpalu_s2_mmux_rhs_r_reg_16_/D (DFFQX1TS)              0.21       0.80 r
  data arrival time                                                  0.80

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_mmux_rhs_r_reg_16_/CK (DFFQX1TS)             0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: alu_b_29i_r_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_16_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_16_/Q (DFFQX1TS)                        0.58       0.58 r
  ...
  u_fpalu_s2_mmux_lhs_r_reg_16_/D (DFFQX1TS)              0.21       0.80 r
  data arrival time                                                  0.80

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_mmux_lhs_r_reg_16_/CK (DFFQX1TS)             0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: alu_a_29i_r_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_21_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_21_/Q (DFFQX1TS)                        0.58       0.58 r
  ...
  u_fpalu_s2_mmux_rhs_r_reg_21_/D (DFFQX1TS)              0.21       0.80 r
  data arrival time                                                  0.80

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_mmux_rhs_r_reg_21_/CK (DFFQX1TS)             0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: alu_a_29i_r_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_19_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_19_/Q (DFFQX1TS)                        0.58       0.58 r
  ...
  u_fpalu_s2_mmux_rhs_r_reg_19_/D (DFFQX1TS)              0.21       0.80 r
  data arrival time                                                  0.80

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_mmux_rhs_r_reg_19_/CK (DFFQX1TS)             0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: alu_b_29i_r_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_19_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_19_/Q (DFFQX1TS)                        0.58       0.58 r
  ...
  u_fpalu_s2_mmux_lhs_r_reg_19_/D (DFFQX1TS)              0.21       0.80 r
  data arrival time                                                  0.80

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_mmux_lhs_r_reg_19_/CK (DFFQX1TS)             0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: alu_a_29i_r_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_18_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_18_/Q (DFFQX1TS)                        0.58       0.58 r
  ...
  u_fpalu_s2_mmux_rhs_r_reg_18_/D (DFFQX1TS)              0.21       0.80 r
  data arrival time                                                  0.80

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_mmux_rhs_r_reg_18_/CK (DFFQX1TS)             0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: alu_b_29i_r_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_18_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_18_/Q (DFFQX1TS)                        0.58       0.58 r
  ...
  u_fpalu_s2_mmux_lhs_r_reg_18_/D (DFFQX1TS)              0.21       0.80 r
  data arrival time                                                  0.80

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_mmux_lhs_r_reg_18_/CK (DFFQX1TS)             0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: alu_a_29i_r_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_17_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_17_/Q (DFFQX1TS)                        0.58       0.58 r
  ...
  u_fpalu_s2_mmux_rhs_r_reg_17_/D (DFFQX1TS)              0.21       0.80 r
  data arrival time                                                  0.80

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_mmux_rhs_r_reg_17_/CK (DFFQX1TS)             0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: alu_a_29i_r_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_15_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_15_/Q (DFFQX1TS)                        0.58       0.58 r
  ...
  u_fpalu_s2_mmux_rhs_r_reg_15_/D (DFFQX1TS)              0.21       0.80 r
  data arrival time                                                  0.80

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_mmux_rhs_r_reg_15_/CK (DFFQX1TS)             0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: alu_b_29i_r_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_15_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_15_/Q (DFFQX1TS)                        0.58       0.58 r
  ...
  u_fpalu_s2_mmux_lhs_r_reg_15_/D (DFFQX1TS)              0.21       0.80 r
  data arrival time                                                  0.80

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_mmux_lhs_r_reg_15_/CK (DFFQX1TS)             0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: alu_a_29i_r_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_14_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_14_/Q (DFFQX1TS)                        0.58       0.58 r
  ...
  u_fpalu_s2_mmux_rhs_r_reg_14_/D (DFFQX1TS)              0.21       0.80 r
  data arrival time                                                  0.80

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_mmux_rhs_r_reg_14_/CK (DFFQX1TS)             0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: alu_a_29i_r_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_13_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_13_/Q (DFFQX1TS)                        0.58       0.58 r
  ...
  u_fpalu_s2_mmux_rhs_r_reg_13_/D (DFFQX1TS)              0.21       0.80 r
  data arrival time                                                  0.80

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_mmux_rhs_r_reg_13_/CK (DFFQX1TS)             0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: alu_b_29i_r_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_13_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_13_/Q (DFFQX1TS)                        0.58       0.58 r
  ...
  u_fpalu_s2_mmux_lhs_r_reg_13_/D (DFFQX1TS)              0.21       0.80 r
  data arrival time                                                  0.80

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_mmux_lhs_r_reg_13_/CK (DFFQX1TS)             0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: alu_b_29i_r_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_10_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_10_/Q (DFFQX1TS)                        0.58       0.58 r
  ...
  u_fpalu_s2_mmux_lhs_r_reg_10_/D (DFFQX1TS)              0.21       0.80 r
  data arrival time                                                  0.80

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_mmux_lhs_r_reg_10_/CK (DFFQX1TS)             0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: alu_b_29i_r_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_11_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_11_/Q (DFFQX1TS)                        0.58       0.58 r
  ...
  u_fpalu_s2_mmux_lhs_r_reg_11_/D (DFFQX1TS)              0.21       0.80 r
  data arrival time                                                  0.80

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_mmux_lhs_r_reg_11_/CK (DFFQX1TS)             0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: alu_b_29i_r_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_12_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_12_/Q (DFFQX1TS)                        0.58       0.58 r
  ...
  u_fpalu_s2_mmux_lhs_r_reg_12_/D (DFFQX1TS)              0.21       0.80 r
  data arrival time                                                  0.80

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_mmux_lhs_r_reg_12_/CK (DFFQX1TS)             0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: alu_b_29i_r_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_14_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_14_/Q (DFFQX1TS)                        0.58       0.58 r
  ...
  u_fpalu_s2_mmux_lhs_r_reg_14_/D (DFFQX1TS)              0.21       0.80 r
  data arrival time                                                  0.80

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_mmux_lhs_r_reg_14_/CK (DFFQX1TS)             0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: alu_b_29i_r_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_17_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_17_/Q (DFFQX1TS)                        0.58       0.58 r
  ...
  u_fpalu_s2_mmux_lhs_r_reg_17_/D (DFFQX1TS)              0.21       0.80 r
  data arrival time                                                  0.80

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_mmux_lhs_r_reg_17_/CK (DFFQX1TS)             0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: alu_b_29i_r_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_21_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_21_/Q (DFFQX1TS)                        0.58       0.58 r
  ...
  u_fpalu_s2_mmux_lhs_r_reg_21_/D (DFFQX1TS)              0.21       0.80 r
  data arrival time                                                  0.80

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_mmux_lhs_r_reg_21_/CK (DFFQX1TS)             0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: alu_b_29i_r_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_20_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_20_/Q (DFFQX1TS)                        0.58       0.58 r
  ...
  u_fpalu_s2_mmux_lhs_r_reg_20_/D (DFFQX1TS)              0.21       0.80 r
  data arrival time                                                  0.80

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_mmux_lhs_r_reg_20_/CK (DFFQX1TS)             0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: u_fpalu_s4_many_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_0_/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s4_many_r_reg_0_/Q (DFFQX1TS)                   0.62       0.62 r
  u_fpalu_s5_many_skip_r_reg_0_/D (EDFFX1TS)              0.00       0.62 r
  data arrival time                                                  0.62

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s5_many_skip_r_reg_0_/CK (EDFFX1TS)             0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: u_fpalu_s4_many_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_3_/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s4_many_r_reg_3_/Q (DFFQX1TS)                   0.63       0.63 r
  u_fpalu_s5_many_skip_r_reg_3_/D (EDFFX1TS)              0.00       0.63 r
  data arrival time                                                  0.63

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s5_many_skip_r_reg_3_/CK (EDFFX1TS)             0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: cmem_addr_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: cmem_addr_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                 195.00     195.00
  clock network delay (ideal)              0.00     195.00
  cmem_addr_r_reg_2_/CK (DFFQX1TS)         0.00     195.00 r
  cmem_addr_r_reg_2_/Q (DFFQX1TS)          0.63     195.63 r
  ...
  cmem_addr_r_reg_2_/D (DFFQX1TS)          0.21     195.84 r
  data arrival time                                 195.84

  clock clk' (rise edge)                 195.00     195.00
  clock network delay (ideal)              0.00     195.00
  clock uncertainty                        0.10     195.10
  cmem_addr_r_reg_2_/CK (DFFQX1TS)         0.00     195.10 r
  library hold time                       -0.08     195.02
  data required time                                195.02
  -----------------------------------------------------------
  data required time                                195.02
  data arrival time                                -195.84
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: first_cycle_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  first_cycle_r_reg/CK (DFFSX1TS)          0.00       0.00 r
  first_cycle_r_reg/Q (DFFSX1TS)           0.61       0.61 r
  ...
  u_cmem/CEN (SP_CMEM)                     0.32       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  u_cmem/CLK (SP_CMEM)                     0.00       0.10 r
  library hold time                        0.00       0.10
  data required time                                  0.10
  -----------------------------------------------------------
  data required time                                  0.10
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.83


  Startpoint: alumux_dly_r_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alumux_dly_r_reg_16_/CK (DFFQX1TS)       0.00       0.00 r
  alumux_dly_r_reg_16_/Q (DFFQX1TS)        0.59       0.59 r
  ...
  alumux_dly_r_reg_16_/D (DFFQX1TS)        0.24       0.82 r
  data arrival time                                   0.82

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  alumux_dly_r_reg_16_/CK (DFFQX1TS)       0.00       0.10 r
  library hold time                       -0.11      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.83


  Startpoint: alumux_dly_r_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alumux_dly_r_reg_21_/CK (DFFQX1TS)       0.00       0.00 r
  alumux_dly_r_reg_21_/Q (DFFQX1TS)        0.59       0.59 r
  ...
  alumux_dly_r_reg_21_/D (DFFQX1TS)        0.24       0.82 r
  data arrival time                                   0.82

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  alumux_dly_r_reg_21_/CK (DFFQX1TS)       0.00       0.10 r
  library hold time                       -0.11      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.83


  Startpoint: alumux_dly_r_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alumux_dly_r_reg_19_/CK (DFFQX1TS)       0.00       0.00 r
  alumux_dly_r_reg_19_/Q (DFFQX1TS)        0.59       0.59 r
  ...
  alumux_dly_r_reg_19_/D (DFFQX1TS)        0.24       0.82 r
  data arrival time                                   0.82

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  alumux_dly_r_reg_19_/CK (DFFQX1TS)       0.00       0.10 r
  library hold time                       -0.11      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.83


  Startpoint: alumux_dly_r_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alumux_dly_r_reg_18_/CK (DFFQX1TS)       0.00       0.00 r
  alumux_dly_r_reg_18_/Q (DFFQX1TS)        0.59       0.59 r
  ...
  alumux_dly_r_reg_18_/D (DFFQX1TS)        0.24       0.82 r
  data arrival time                                   0.82

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  alumux_dly_r_reg_18_/CK (DFFQX1TS)       0.00       0.10 r
  library hold time                       -0.11      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.83


  Startpoint: alumux_dly_r_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alumux_dly_r_reg_17_/CK (DFFQX1TS)       0.00       0.00 r
  alumux_dly_r_reg_17_/Q (DFFQX1TS)        0.59       0.59 r
  ...
  alumux_dly_r_reg_17_/D (DFFQX1TS)        0.24       0.82 r
  data arrival time                                   0.82

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  alumux_dly_r_reg_17_/CK (DFFQX1TS)       0.00       0.10 r
  library hold time                       -0.11      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.83


  Startpoint: alumux_dly_r_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alumux_dly_r_reg_15_/CK (DFFQX1TS)       0.00       0.00 r
  alumux_dly_r_reg_15_/Q (DFFQX1TS)        0.59       0.59 r
  ...
  alumux_dly_r_reg_15_/D (DFFQX1TS)        0.24       0.82 r
  data arrival time                                   0.82

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  alumux_dly_r_reg_15_/CK (DFFQX1TS)       0.00       0.10 r
  library hold time                       -0.11      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.83


  Startpoint: alumux_dly_r_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alumux_dly_r_reg_14_/CK (DFFQX1TS)       0.00       0.00 r
  alumux_dly_r_reg_14_/Q (DFFQX1TS)        0.59       0.59 r
  ...
  alumux_dly_r_reg_14_/D (DFFQX1TS)        0.24       0.82 r
  data arrival time                                   0.82

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  alumux_dly_r_reg_14_/CK (DFFQX1TS)       0.00       0.10 r
  library hold time                       -0.11      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.83


  Startpoint: alumux_dly_r_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alumux_dly_r_reg_10_/CK (DFFQX1TS)       0.00       0.00 r
  alumux_dly_r_reg_10_/Q (DFFQX1TS)        0.59       0.59 r
  ...
  alumux_dly_r_reg_10_/D (DFFQX1TS)        0.24       0.82 r
  data arrival time                                   0.82

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  alumux_dly_r_reg_10_/CK (DFFQX1TS)       0.00       0.10 r
  library hold time                       -0.11      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.83


  Startpoint: alumux_dly_r_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alumux_dly_r_reg_13_/CK (DFFQX1TS)       0.00       0.00 r
  alumux_dly_r_reg_13_/Q (DFFQX1TS)        0.59       0.59 r
  ...
  alumux_dly_r_reg_13_/D (DFFQX1TS)        0.24       0.82 r
  data arrival time                                   0.82

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  alumux_dly_r_reg_13_/CK (DFFQX1TS)       0.00       0.10 r
  library hold time                       -0.11      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.83


  Startpoint: alumux_dly_r_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alumux_dly_r_reg_27_/CK (DFFQX1TS)       0.00       0.00 r
  alumux_dly_r_reg_27_/Q (DFFQX1TS)        0.59       0.59 r
  ...
  alumux_dly_r_reg_27_/D (DFFQX1TS)        0.24       0.82 r
  data arrival time                                   0.82

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  alumux_dly_r_reg_27_/CK (DFFQX1TS)       0.00       0.10 r
  library hold time                       -0.11      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.83


  Startpoint: alumux_dly_r_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alumux_dly_r_reg_20_/CK (DFFQX1TS)       0.00       0.00 r
  alumux_dly_r_reg_20_/Q (DFFQX1TS)        0.59       0.59 r
  ...
  alumux_dly_r_reg_20_/D (DFFQX1TS)        0.24       0.82 r
  data arrival time                                   0.82

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  alumux_dly_r_reg_20_/CK (DFFQX1TS)       0.00       0.10 r
  library hold time                       -0.11      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.83


  Startpoint: alumux_dly_r_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alumux_dly_r_reg_12_/CK (DFFQX1TS)       0.00       0.00 r
  alumux_dly_r_reg_12_/Q (DFFQX1TS)        0.59       0.59 r
  ...
  alumux_dly_r_reg_12_/D (DFFQX1TS)        0.24       0.82 r
  data arrival time                                   0.82

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  alumux_dly_r_reg_12_/CK (DFFQX1TS)       0.00       0.10 r
  library hold time                       -0.11      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.83


  Startpoint: alumux_dly_r_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alumux_dly_r_reg_11_/CK (DFFQX1TS)       0.00       0.00 r
  alumux_dly_r_reg_11_/Q (DFFQX1TS)        0.59       0.59 r
  ...
  alumux_dly_r_reg_11_/D (DFFQX1TS)        0.24       0.82 r
  data arrival time                                   0.82

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  alumux_dly_r_reg_11_/CK (DFFQX1TS)       0.00       0.10 r
  library hold time                       -0.11      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.83


  Startpoint: u_fpalu_s4_many_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_2_/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s4_many_r_reg_2_/Q (DFFQX1TS)                   0.64       0.64 r
  u_fpalu_s5_many_skip_r_reg_2_/D (EDFFX1TS)              0.00       0.64 r
  data arrival time                                                  0.64

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s5_many_skip_r_reg_2_/CK (EDFFX1TS)             0.00       0.10 r
  library hold time                                      -0.29      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.83


  Startpoint: dmem_addr_r_reg_2_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: dmem_addr_r_reg_2_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  dmem_addr_r_reg_2_/CKN (DFFNSRX1TS)      0.00     195.00 f
  dmem_addr_r_reg_2_/QN (DFFNSRX1TS)       0.77     195.77 r
  ...
  dmem_addr_r_reg_2_/D (DFFNSRX1TS)        0.28     196.05 r
  data arrival time                                 196.05

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  clock uncertainty                        0.10     195.10
  dmem_addr_r_reg_2_/CKN (DFFNSRX1TS)      0.00     195.10 f
  library hold time                        0.11     195.21
  data required time                                195.21
  -----------------------------------------------------------
  data required time                                195.21
  data arrival time                                -196.05
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: alumux_dly_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alumux_dly_r_reg_4_/CK (DFFQX1TS)        0.00       0.00 r
  alumux_dly_r_reg_4_/Q (DFFQX1TS)         0.59       0.59 r
  ...
  alumux_dly_r_reg_4_/D (DFFQX1TS)         0.24       0.83 r
  data arrival time                                   0.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  alumux_dly_r_reg_4_/CK (DFFQX1TS)        0.00       0.10 r
  library hold time                       -0.11      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                                  -0.83
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: alumux_dly_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alumux_dly_r_reg_23_/CK (DFFQX1TS)       0.00       0.00 r
  alumux_dly_r_reg_23_/Q (DFFQX1TS)        0.59       0.59 r
  ...
  alumux_dly_r_reg_23_/D (DFFQX1TS)        0.24       0.83 r
  data arrival time                                   0.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  alumux_dly_r_reg_23_/CK (DFFQX1TS)       0.00       0.10 r
  library hold time                       -0.11      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                                  -0.83
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: alumux_dly_r_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alumux_dly_r_reg_24_/CK (DFFQX1TS)       0.00       0.00 r
  alumux_dly_r_reg_24_/Q (DFFQX1TS)        0.59       0.59 r
  ...
  alumux_dly_r_reg_24_/D (DFFQX1TS)        0.24       0.83 r
  data arrival time                                   0.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  alumux_dly_r_reg_24_/CK (DFFQX1TS)       0.00       0.10 r
  library hold time                       -0.11      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                                  -0.83
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: alumux_dly_r_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alumux_dly_r_reg_25_/CK (DFFQX1TS)       0.00       0.00 r
  alumux_dly_r_reg_25_/Q (DFFQX1TS)        0.59       0.59 r
  ...
  alumux_dly_r_reg_25_/D (DFFQX1TS)        0.24       0.83 r
  data arrival time                                   0.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  alumux_dly_r_reg_25_/CK (DFFQX1TS)       0.00       0.10 r
  library hold time                       -0.11      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                                  -0.83
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: alumux_dly_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alumux_dly_r_reg_1_/CK (DFFQX1TS)        0.00       0.00 r
  alumux_dly_r_reg_1_/Q (DFFQX1TS)         0.59       0.59 r
  ...
  alumux_dly_r_reg_1_/D (DFFQX1TS)         0.24       0.83 r
  data arrival time                                   0.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  alumux_dly_r_reg_1_/CK (DFFQX1TS)        0.00       0.10 r
  library hold time                       -0.11      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                                  -0.83
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: alumux_dly_r_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alumux_dly_r_reg_8_/CK (DFFQX1TS)        0.00       0.00 r
  alumux_dly_r_reg_8_/Q (DFFQX1TS)         0.59       0.59 r
  ...
  alumux_dly_r_reg_8_/D (DFFQX1TS)         0.24       0.83 r
  data arrival time                                   0.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  alumux_dly_r_reg_8_/CK (DFFQX1TS)        0.00       0.10 r
  library hold time                       -0.11      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                                  -0.83
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: alumux_dly_r_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alumux_dly_r_reg_7_/CK (DFFQX1TS)        0.00       0.00 r
  alumux_dly_r_reg_7_/Q (DFFQX1TS)         0.59       0.59 r
  ...
  alumux_dly_r_reg_7_/D (DFFQX1TS)         0.24       0.83 r
  data arrival time                                   0.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  alumux_dly_r_reg_7_/CK (DFFQX1TS)        0.00       0.10 r
  library hold time                       -0.11      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                                  -0.83
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: alumux_dly_r_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alumux_dly_r_reg_9_/CK (DFFQX1TS)        0.00       0.00 r
  alumux_dly_r_reg_9_/Q (DFFQX1TS)         0.59       0.59 r
  ...
  alumux_dly_r_reg_9_/D (DFFQX1TS)         0.24       0.83 r
  data arrival time                                   0.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  alumux_dly_r_reg_9_/CK (DFFQX1TS)        0.00       0.10 r
  library hold time                       -0.11      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                                  -0.83
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: alumux_dly_r_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alumux_dly_r_reg_6_/CK (DFFQX1TS)        0.00       0.00 r
  alumux_dly_r_reg_6_/Q (DFFQX1TS)         0.59       0.59 r
  ...
  alumux_dly_r_reg_6_/D (DFFQX1TS)         0.24       0.83 r
  data arrival time                                   0.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  alumux_dly_r_reg_6_/CK (DFFQX1TS)        0.00       0.10 r
  library hold time                       -0.11      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                                  -0.83
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: alumux_dly_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alumux_dly_r_reg_3_/CK (DFFQX1TS)        0.00       0.00 r
  alumux_dly_r_reg_3_/Q (DFFQX1TS)         0.59       0.59 r
  ...
  alumux_dly_r_reg_3_/D (DFFQX1TS)         0.24       0.83 r
  data arrival time                                   0.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  alumux_dly_r_reg_3_/CK (DFFQX1TS)        0.00       0.10 r
  library hold time                       -0.11      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                                  -0.83
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: alumux_dly_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alumux_dly_r_reg_0_/CK (DFFQX1TS)        0.00       0.00 r
  alumux_dly_r_reg_0_/Q (DFFQX1TS)         0.59       0.59 r
  ...
  alumux_dly_r_reg_0_/D (DFFQX1TS)         0.24       0.83 r
  data arrival time                                   0.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  alumux_dly_r_reg_0_/CK (DFFQX1TS)        0.00       0.10 r
  library hold time                       -0.11      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                                  -0.83
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: alumux_dly_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alumux_dly_r_reg_2_/CK (DFFQX1TS)        0.00       0.00 r
  alumux_dly_r_reg_2_/Q (DFFQX1TS)         0.59       0.59 r
  ...
  alumux_dly_r_reg_2_/D (DFFQX1TS)         0.24       0.83 r
  data arrival time                                   0.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  alumux_dly_r_reg_2_/CK (DFFQX1TS)        0.00       0.10 r
  library hold time                       -0.11      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                                  -0.83
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: alumux_dly_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alumux_dly_r_reg_5_/CK (DFFQX1TS)        0.00       0.00 r
  alumux_dly_r_reg_5_/Q (DFFQX1TS)         0.59       0.59 r
  ...
  alumux_dly_r_reg_5_/D (DFFQX1TS)         0.24       0.83 r
  data arrival time                                   0.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  alumux_dly_r_reg_5_/CK (DFFQX1TS)        0.00       0.10 r
  library hold time                       -0.11      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                                  -0.83
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: alumux_dly_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alumux_dly_r_reg_22_/CK (DFFQX1TS)       0.00       0.00 r
  alumux_dly_r_reg_22_/Q (DFFQX1TS)        0.59       0.59 r
  ...
  alumux_dly_r_reg_22_/D (DFFQX1TS)        0.24       0.83 r
  data arrival time                                   0.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  alumux_dly_r_reg_22_/CK (DFFQX1TS)       0.00       0.10 r
  library hold time                       -0.11      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                                  -0.83
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: alumux_dly_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alumux_dly_r_reg_26_/CK (DFFQX1TS)       0.00       0.00 r
  alumux_dly_r_reg_26_/Q (DFFQX1TS)        0.59       0.59 r
  ...
  alumux_dly_r_reg_26_/D (DFFQX1TS)        0.24       0.83 r
  data arrival time                                   0.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  alumux_dly_r_reg_26_/CK (DFFQX1TS)       0.00       0.10 r
  library hold time                       -0.11      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                                  -0.83
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: alumux_dly_r_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alumux_dly_r_reg_28_/CK (DFFQX1TS)       0.00       0.00 r
  alumux_dly_r_reg_28_/Q (DFFQX1TS)        0.59       0.59 r
  ...
  alumux_dly_r_reg_28_/D (DFFQX1TS)        0.24       0.83 r
  data arrival time                                   0.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  alumux_dly_r_reg_28_/CK (DFFQX1TS)       0.00       0.10 r
  library hold time                       -0.11      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                                  -0.83
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: cmem_addr_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: cmem_addr_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                 195.00     195.00
  clock network delay (ideal)              0.00     195.00
  cmem_addr_r_reg_1_/CK (DFFQX1TS)         0.00     195.00 r
  cmem_addr_r_reg_1_/Q (DFFQX1TS)          0.60     195.60 r
  ...
  cmem_addr_r_reg_1_/D (DFFQX1TS)          0.24     195.84 r
  data arrival time                                 195.84

  clock clk' (rise edge)                 195.00     195.00
  clock network delay (ideal)              0.00     195.00
  clock uncertainty                        0.10     195.10
  cmem_addr_r_reg_1_/CK (DFFQX1TS)         0.00     195.10 r
  library hold time                       -0.10     195.00
  data required time                                195.00
  -----------------------------------------------------------
  data required time                                195.00
  data arrival time                                -195.84
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: cmem_addr_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: cmem_addr_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                 195.00     195.00
  clock network delay (ideal)              0.00     195.00
  cmem_addr_r_reg_4_/CK (DFFQX1TS)         0.00     195.00 r
  cmem_addr_r_reg_4_/Q (DFFQX1TS)          0.61     195.61 r
  ...
  cmem_addr_r_reg_4_/D (DFFQX1TS)          0.23     195.85 r
  data arrival time                                 195.85

  clock clk' (rise edge)                 195.00     195.00
  clock network delay (ideal)              0.00     195.00
  clock uncertainty                        0.10     195.10
  cmem_addr_r_reg_4_/CK (DFFQX1TS)         0.00     195.10 r
  library hold time                       -0.09     195.01
  data required time                                195.01
  -----------------------------------------------------------
  data required time                                195.01
  data arrival time                                -195.85
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: alu_b_29i_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_0_/CK (DFFQX1TS)                        0.00       0.00 r
  alu_b_29i_r_reg_0_/Q (DFFQX1TS)                         0.62       0.62 r
  ...
  u_fpalu_s2_mmux_lhs_r_reg_0_/D (DFFQX1TS)               0.23       0.85 r
  data arrival time                                                  0.85

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_mmux_lhs_r_reg_0_/CK (DFFQX1TS)              0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.85
  --------------------------------------------------------------------------
  slack (MET)                                                        0.85


  Startpoint: alu_a_29i_r_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_9_/CK (DFFQX1TS)                        0.00       0.00 r
  alu_a_29i_r_reg_9_/Q (DFFQX1TS)                         0.63       0.63 r
  ...
  u_fpalu_s2_mmux_rhs_r_reg_9_/D (DFFQX1TS)               0.22       0.85 r
  data arrival time                                                  0.85

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_mmux_rhs_r_reg_9_/CK (DFFQX1TS)              0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.85
  --------------------------------------------------------------------------
  slack (MET)                                                        0.85


  Startpoint: alu_b_29i_r_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_9_/CK (DFFQX1TS)                        0.00       0.00 r
  alu_b_29i_r_reg_9_/Q (DFFQX1TS)                         0.73       0.73 f
  ...
  u_fpalu_s2_mmux_lhs_r_reg_9_/D (DFFQX1TS)               0.20       0.94 f
  data arrival time                                                  0.94

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_mmux_lhs_r_reg_9_/CK (DFFQX1TS)              0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.94
  --------------------------------------------------------------------------
  slack (MET)                                                        0.85


  Startpoint: cmem_addr_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: cmem_addr_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                 195.00     195.00
  clock network delay (ideal)              0.00     195.00
  cmem_addr_r_reg_3_/CK (DFFQX1TS)         0.00     195.00 r
  cmem_addr_r_reg_3_/Q (DFFQX1TS)          0.60     195.60 r
  ...
  cmem_addr_r_reg_3_/D (DFFQX1TS)          0.26     195.86 r
  data arrival time                                 195.86

  clock clk' (rise edge)                 195.00     195.00
  clock network delay (ideal)              0.00     195.00
  clock uncertainty                        0.10     195.10
  cmem_addr_r_reg_3_/CK (DFFQX1TS)         0.00     195.10 r
  library hold time                       -0.10     195.00
  data required time                                195.00
  -----------------------------------------------------------
  data required time                                195.00
  data arrival time                                -195.86
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: alu_a_29i_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_1_/CK (DFFQX1TS)                        0.00       0.00 r
  alu_a_29i_r_reg_1_/Q (DFFQX1TS)                         0.74       0.74 f
  ...
  u_fpalu_s2_mmux_rhs_r_reg_1_/D (DFFQX1TS)               0.20       0.94 f
  data arrival time                                                  0.94

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_mmux_rhs_r_reg_1_/CK (DFFQX1TS)              0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.94
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: alu_b_29i_r_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_8_/CK (DFFQX1TS)                        0.00       0.00 r
  alu_b_29i_r_reg_8_/Q (DFFQX1TS)                         0.63       0.63 r
  ...
  u_fpalu_s2_mmux_lhs_r_reg_8_/D (DFFQX1TS)               0.24       0.86 r
  data arrival time                                                  0.86

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_mmux_lhs_r_reg_8_/CK (DFFQX1TS)              0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: u_fpalu_s4_many_r_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_20_/CK (DFFQX1TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_20_/Q (DFFQX1TS)                  0.61       0.61 r
  ...
  u_fpalu_s5_many_r_reg_20_/D (DFFQX1TS)                  0.24       0.84 r
  data arrival time                                                  0.84

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s5_many_r_reg_20_/CK (DFFQX1TS)                 0.00       0.10 r
  library hold time                                      -0.12      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: cmem_addr_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: cmem_addr_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                 195.00     195.00
  clock network delay (ideal)              0.00     195.00
  cmem_addr_r_reg_0_/CK (DFFQX1TS)         0.00     195.00 r
  cmem_addr_r_reg_0_/Q (DFFQX1TS)          0.60     195.60 r
  ...
  cmem_addr_r_reg_0_/D (DFFQX1TS)          0.27     195.86 r
  data arrival time                                 195.86

  clock clk' (rise edge)                 195.00     195.00
  clock network delay (ideal)              0.00     195.00
  clock uncertainty                        0.10     195.10
  cmem_addr_r_reg_0_/CK (DFFQX1TS)         0.00     195.10 r
  library hold time                       -0.10     195.00
  data required time                                195.00
  -----------------------------------------------------------
  data required time                                195.00
  data arrival time                                -195.86
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: alu_b_29i_r_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_eb_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_b_29i_r_reg_27_/CK (DFFQX1TS)        0.00       0.00 r
  alu_b_29i_r_reg_27_/Q (DFFQX1TS)         0.63       0.63 r
  ...
  u_fpalu_s2_eb_r_reg_5_/D (DFFQX1TS)      0.23       0.86 r
  data arrival time                                   0.86

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  u_fpalu_s2_eb_r_reg_5_/CK (DFFQX1TS)     0.00       0.10 r
  library hold time                       -0.11      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                                  -0.86
  -----------------------------------------------------------
  slack (MET)                                         0.87


  Startpoint: first_cycle_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: first_cycle_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  first_cycle_r_reg/CK (DFFSX1TS)          0.00       0.00 r
  first_cycle_r_reg/Q (DFFSX1TS)           0.61       0.61 r
  ...
  first_cycle_r_reg/D (DFFSX1TS)           0.25       0.86 r
  data arrival time                                   0.86

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  first_cycle_r_reg/CK (DFFSX1TS)          0.00       0.10 r
  library hold time                       -0.11      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                                  -0.86
  -----------------------------------------------------------
  slack (MET)                                         0.87


  Startpoint: alu_a_29i_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_1_/CK (DFFQX1TS)                        0.00       0.00 r
  alu_a_29i_r_reg_1_/Q (DFFQX1TS)                         0.74       0.74 f
  ...
  u_fpalu_s2_mmux_lhs_r_reg_1_/D (DFFQX1TS)               0.21       0.96 f
  data arrival time                                                  0.96

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_mmux_lhs_r_reg_1_/CK (DFFQX1TS)              0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: alu_b_29i_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_0_/CK (DFFQX1TS)                        0.00       0.00 r
  alu_b_29i_r_reg_0_/Q (DFFQX1TS)                         0.62       0.62 r
  ...
  u_fpalu_s2_mmux_rhs_r_reg_0_/D (DFFQX1TS)               0.26       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_mmux_rhs_r_reg_0_/CK (DFFQX1TS)              0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: alu_b_29i_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_2_/CK (DFFQX1TS)                        0.00       0.00 r
  alu_b_29i_r_reg_2_/Q (DFFQX1TS)                         0.64       0.64 r
  ...
  u_fpalu_s2_mmux_lhs_r_reg_2_/D (DFFQX1TS)               0.24       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_mmux_lhs_r_reg_2_/CK (DFFQX1TS)              0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: alu_b_29i_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_5_/CK (DFFQX1TS)                        0.00       0.00 r
  alu_b_29i_r_reg_5_/Q (DFFQX1TS)                         0.64       0.64 r
  ...
  u_fpalu_s2_mmux_lhs_r_reg_5_/D (DFFQX1TS)               0.24       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_mmux_lhs_r_reg_5_/CK (DFFQX1TS)              0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: alu_b_29i_r_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_6_/CK (DFFQX1TS)                        0.00       0.00 r
  alu_b_29i_r_reg_6_/Q (DFFQX1TS)                         0.64       0.64 r
  ...
  u_fpalu_s2_mmux_lhs_r_reg_6_/D (DFFQX1TS)               0.24       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_mmux_lhs_r_reg_6_/CK (DFFQX1TS)              0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: alu_b_29i_r_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_7_/CK (DFFQX1TS)                        0.00       0.00 r
  alu_b_29i_r_reg_7_/Q (DFFQX1TS)                         0.64       0.64 r
  ...
  u_fpalu_s2_mmux_lhs_r_reg_7_/D (DFFQX1TS)               0.24       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_mmux_lhs_r_reg_7_/CK (DFFQX1TS)              0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: alu_b_29i_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_3_/CK (DFFQX1TS)                        0.00       0.00 r
  alu_b_29i_r_reg_3_/Q (DFFQX1TS)                         0.64       0.64 r
  ...
  u_fpalu_s2_mmux_lhs_r_reg_3_/D (DFFQX1TS)               0.24       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_mmux_lhs_r_reg_3_/CK (DFFQX1TS)              0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: alu_b_29i_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_4_/CK (DFFQX1TS)                        0.00       0.00 r
  alu_b_29i_r_reg_4_/Q (DFFQX1TS)                         0.64       0.64 r
  ...
  u_fpalu_s2_mmux_lhs_r_reg_4_/D (DFFQX1TS)               0.24       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_mmux_lhs_r_reg_4_/CK (DFFQX1TS)              0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: u_fpalu_s2_br4_s_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps1_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_s_r_reg_3_/CK (EDFFX1TS)                 0.00       0.00 r
  u_fpalu_s2_br4_s_r_reg_3_/Q (EDFFX1TS)                  0.58       0.58 f
  ...
  u_fpalu_s3_ps1_r_reg_0_/D (DFFQX1TS)                    0.39       0.97 f
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s3_ps1_r_reg_0_/CK (DFFQX1TS)                   0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: alu_a_29i_r_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_8_/CK (DFFQX1TS)                        0.00       0.00 r
  alu_a_29i_r_reg_8_/Q (DFFQX1TS)                         0.64       0.64 r
  ...
  u_fpalu_s2_mmux_rhs_r_reg_8_/D (DFFQX1TS)               0.24       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_mmux_rhs_r_reg_8_/CK (DFFQX1TS)              0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: alu_a_29i_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_4_/CK (DFFQX1TS)                        0.00       0.00 r
  alu_a_29i_r_reg_4_/Q (DFFQX1TS)                         0.64       0.64 r
  ...
  u_fpalu_s2_mmux_rhs_r_reg_4_/D (DFFQX1TS)               0.24       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_mmux_rhs_r_reg_4_/CK (DFFQX1TS)              0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: alu_a_29i_r_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_7_/CK (DFFQX1TS)                        0.00       0.00 r
  alu_a_29i_r_reg_7_/Q (DFFQX1TS)                         0.64       0.64 r
  ...
  u_fpalu_s2_mmux_rhs_r_reg_7_/D (DFFQX1TS)               0.24       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_mmux_rhs_r_reg_7_/CK (DFFQX1TS)              0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: alu_a_29i_r_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_6_/CK (DFFQX1TS)                        0.00       0.00 r
  alu_a_29i_r_reg_6_/Q (DFFQX1TS)                         0.64       0.64 r
  ...
  u_fpalu_s2_mmux_rhs_r_reg_6_/D (DFFQX1TS)               0.24       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_mmux_rhs_r_reg_6_/CK (DFFQX1TS)              0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: alu_a_29i_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_5_/CK (DFFQX1TS)                        0.00       0.00 r
  alu_a_29i_r_reg_5_/Q (DFFQX1TS)                         0.64       0.64 r
  ...
  u_fpalu_s2_mmux_rhs_r_reg_5_/D (DFFQX1TS)               0.24       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_mmux_rhs_r_reg_5_/CK (DFFQX1TS)              0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: alu_a_29i_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_2_/CK (DFFQX1TS)                        0.00       0.00 r
  alu_a_29i_r_reg_2_/Q (DFFQX1TS)                         0.64       0.64 r
  ...
  u_fpalu_s2_mmux_rhs_r_reg_2_/D (DFFQX1TS)               0.24       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_mmux_rhs_r_reg_2_/CK (DFFQX1TS)              0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: alu_a_29i_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_3_/CK (DFFQX1TS)                        0.00       0.00 r
  alu_a_29i_r_reg_3_/Q (DFFQX1TS)                         0.64       0.64 r
  ...
  u_fpalu_s2_mmux_rhs_r_reg_3_/D (DFFQX1TS)               0.24       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_mmux_rhs_r_reg_3_/CK (DFFQX1TS)              0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: u_fpalu_s2_br4_pp_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_0_/CK (EDFFX1TS)                0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_0_/Q (EDFFX1TS)                 0.63       0.63 r
  ...
  u_fpalu_s3_ps0_r_reg_0_/D (DFFQX1TS)                    0.34       0.97 f
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s3_ps0_r_reg_0_/CK (DFFQX1TS)                   0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.89


  Startpoint: u_fpalu_s2_br4_pp_r_reg_37_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps1_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_37_/CK (EDFFX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_37_/Q (EDFFX1TS)                0.61       0.61 r
  ...
  u_fpalu_s3_ps1_r_reg_1_/D (DFFQX1TS)                    0.25       0.86 r
  data arrival time                                                  0.86

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s3_ps1_r_reg_1_/CK (DFFQX1TS)                   0.00       0.10 r
  library hold time                                      -0.13      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.89


  Startpoint: u_fpalu_s2_br4_pp_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_1_/CK (EDFFX1TS)                0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_1_/Q (EDFFX1TS)                 0.61       0.61 r
  ...
  u_fpalu_s3_ps0_r_reg_1_/D (DFFQX1TS)                    0.25       0.86 r
  data arrival time                                                  0.86

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s3_ps0_r_reg_1_/CK (DFFQX1TS)                   0.00       0.10 r
  library hold time                                      -0.13      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.89


  Startpoint: u_fpalu_s2_addsubn_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_addsubn_r_reg/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s2_addsubn_r_reg/Q (DFFQX1TS)                   0.75       0.75 f
  ...
  u_fpalu_s3_rhs_r_reg_10_/D (DFFQX1TS)                   0.23       0.98 f
  data arrival time                                                  0.98

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s3_rhs_r_reg_10_/CK (DFFQX1TS)                  0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.90


  Startpoint: u_fpalu_s2_addsubn_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_addsubn_r_reg/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s2_addsubn_r_reg/Q (DFFQX1TS)                   0.75       0.75 f
  ...
  u_fpalu_s3_rhs_r_reg_6_/D (DFFQX1TS)                    0.23       0.98 f
  data arrival time                                                  0.98

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s3_rhs_r_reg_6_/CK (DFFQX1TS)                   0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.90


  Startpoint: u_fpalu_s2_addsubn_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_addsubn_r_reg/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s2_addsubn_r_reg/Q (DFFQX1TS)                   0.66       0.66 r
  ...
  u_fpalu_s3_rhs_r_reg_1_/D (DFFQX1TS)                    0.33       0.98 f
  data arrival time                                                  0.98

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s3_rhs_r_reg_1_/CK (DFFQX1TS)                   0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.90


  Startpoint: u_fpalu_s2_addsubn_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_addsubn_r_reg/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s2_addsubn_r_reg/Q (DFFQX1TS)                   0.66       0.66 r
  ...
  u_fpalu_s3_rhs_r_reg_3_/D (DFFQX1TS)                    0.33       0.98 f
  data arrival time                                                  0.98

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s3_rhs_r_reg_3_/CK (DFFQX1TS)                   0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.90


  Startpoint: ss_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ss_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_3_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_3_/Q (DFFRXLTS)                 0.78       0.78 r
  ...
  ss_r_reg_5_/D (DFFSX1TS)                 0.21       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  ss_r_reg_5_/CK (DFFSX1TS)                0.00       0.10 r
  library hold time                       -0.02       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: dmem_addr_r_reg_3_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: dmem_addr_r_reg_3_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  dmem_addr_r_reg_3_/CKN (DFFNSRX1TS)      0.00     195.00 f
  dmem_addr_r_reg_3_/Q (DFFNSRX1TS)        0.75     195.75 f
  ...
  dmem_addr_r_reg_3_/D (DFFNSRX1TS)        0.38     196.13 r
  data arrival time                                 196.13

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  clock uncertainty                        0.10     195.10
  dmem_addr_r_reg_3_/CKN (DFFNSRX1TS)      0.00     195.10 f
  library hold time                        0.11     195.21
  data required time                                195.21
  -----------------------------------------------------------
  data required time                                195.21
  data arrival time                                -196.13
  -----------------------------------------------------------
  slack (MET)                                         0.92


  Startpoint: u_fpalu_s2_addsubn_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_addsubn_r_reg/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s2_addsubn_r_reg/Q (DFFQX1TS)                   0.66       0.66 r
  ...
  u_fpalu_s3_rhs_r_reg_12_/D (DFFQX1TS)                   0.34       1.00 f
  data arrival time                                                  1.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s3_rhs_r_reg_12_/CK (DFFQX1TS)                  0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.00
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: alu_a_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_22_/Q (DFFQX1TS)                        0.63       0.63 r
  ...
  u_fpalu_s2_ea_sub_eb_abs_r_reg_0_/D (DFFQX1TS)          0.30       0.93 r
  data arrival time                                                  0.93

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_ea_sub_eb_abs_r_reg_0_/CK (DFFQX1TS)         0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.93
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: regf_addr_r_reg_4_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: regf_addr_r_reg_4_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  regf_addr_r_reg_4_/CKN (DFFNSRX1TS)      0.00     195.00 f
  regf_addr_r_reg_4_/QN (DFFNSRX1TS)       0.77     195.77 r
  ...
  regf_addr_r_reg_4_/D (DFFNSRX1TS)        0.32     196.09 r
  data arrival time                                 196.09

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  clock uncertainty                        0.10     195.10
  regf_addr_r_reg_4_/CKN (DFFNSRX1TS)      0.00     195.10 f
  library hold time                        0.06     195.16
  data required time                                195.16
  -----------------------------------------------------------
  data required time                                195.16
  data arrival time                                -196.09
  -----------------------------------------------------------
  slack (MET)                                         0.93


  Startpoint: u_fpalu_s4_many_r_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_18_/CK (DFFQX1TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_18_/Q (DFFQX1TS)                  0.61       0.61 r
  ...
  u_fpalu_s5_many_r_reg_19_/D (DFFQX1TS)                  0.38       0.99 f
  data arrival time                                                  0.99

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s5_many_r_reg_19_/CK (DFFQX1TS)                 0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.99
  --------------------------------------------------------------------------
  slack (MET)                                                        0.93


  Startpoint: alu_b_29i_r_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_27_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_27_/Q (DFFQX1TS)                        0.63       0.63 r
  ...
  u_fpalu_s2_ea_sub_eb_abs_r_reg_5_/D (DFFQX1TS)          0.40       1.03 f
  data arrival time                                                  1.03

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_ea_sub_eb_abs_r_reg_5_/CK (DFFQX1TS)         0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.94


  Startpoint: rst_n (input port clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.50       0.50 r
  rst_n (in)                               0.02       0.52 r
  ...
  u_regf/CEN (SP_REGF)                     0.52       1.04 f
  data arrival time                                   1.04

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  u_regf/CLK (SP_REGF)                     0.00       0.10 r
  library hold time                        0.00       0.10
  data required time                                  0.10
  -----------------------------------------------------------
  data required time                                  0.10
  data arrival time                                  -1.04
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: regf_addr_r_reg_1_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: regf_addr_r_reg_1_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  regf_addr_r_reg_1_/CKN (DFFNSRX1TS)      0.00     195.00 f
  regf_addr_r_reg_1_/Q (DFFNSRX1TS)        0.75     195.75 f
  ...
  regf_addr_r_reg_1_/D (DFFNSRX1TS)        0.42     196.17 r
  data arrival time                                 196.17

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  clock uncertainty                        0.10     195.10
  regf_addr_r_reg_1_/CKN (DFFNSRX1TS)      0.00     195.10 f
  library hold time                        0.13     195.23
  data required time                                195.23
  -----------------------------------------------------------
  data required time                                195.23
  data arrival time                                -196.17
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: cycle_cnt_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cycle_cnt_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  cycle_cnt_r_reg_5_/CK (DFFSX1TS)         0.00       0.00 r
  cycle_cnt_r_reg_5_/QN (DFFSX1TS)         0.79       0.79 f
  ...
  cycle_cnt_r_reg_5_/D (DFFSX1TS)          0.16       0.95 r
  data arrival time                                   0.95

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  cycle_cnt_r_reg_5_/CK (DFFSX1TS)         0.00       0.10 r
  library hold time                       -0.10       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: u_fpalu_s4_many_r_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_8_/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s4_many_r_reg_8_/Q (DFFQX1TS)                   0.61       0.61 r
  ...
  u_fpalu_s5_many_r_reg_8_/D (DFFQX1TS)                   0.36       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s5_many_r_reg_8_/CK (DFFQX1TS)                  0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.96


  Startpoint: u_fpalu_s3_rhs_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_flipsign_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_rhs_r_reg_22_/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s3_rhs_r_reg_22_/Q (DFFQX1TS)                   0.61       0.61 r
  ...
  u_fpalu_s4_flipsign_r_reg/D (DFFQX1TS)                  0.37       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s4_flipsign_r_reg/CK (DFFQX1TS)                 0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: u_fpalu_s2_addsubn_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_addsubn_r_reg/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s2_addsubn_r_reg/Q (DFFQX1TS)                   0.66       0.66 r
  ...
  u_fpalu_s3_rhs_r_reg_21_/D (DFFQX1TS)                   0.39       1.05 f
  data arrival time                                                  1.05

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s3_rhs_r_reg_21_/CK (DFFQX1TS)                  0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.05
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: regf_addr_r_reg_3_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: regf_addr_r_reg_3_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  regf_addr_r_reg_3_/CKN (DFFNSRX1TS)      0.00     195.00 f
  regf_addr_r_reg_3_/Q (DFFNSRX1TS)        0.74     195.74 f
  ...
  regf_addr_r_reg_3_/D (DFFNSRX1TS)        0.46     196.20 r
  data arrival time                                 196.20

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  clock uncertainty                        0.10     195.10
  regf_addr_r_reg_3_/CKN (DFFNSRX1TS)      0.00     195.10 f
  library hold time                        0.13     195.23
  data required time                                195.23
  -----------------------------------------------------------
  data required time                                195.23
  data arrival time                                -196.20
  -----------------------------------------------------------
  slack (MET)                                         0.97


  Startpoint: cycle_cnt_r_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cycle_cnt_r_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  cycle_cnt_r_reg_6_/CK (DFFSX1TS)         0.00       0.00 r
  cycle_cnt_r_reg_6_/Q (DFFSX1TS)          0.67       0.67 r
  ...
  cycle_cnt_r_reg_7_/D (DFFRXLTS)          0.37       1.03 f
  data arrival time                                   1.03

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  cycle_cnt_r_reg_7_/CK (DFFRXLTS)         0.00       0.10 r
  library hold time                       -0.05       0.05
  data required time                                  0.05
  -----------------------------------------------------------
  data required time                                  0.05
  data arrival time                                  -1.03
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: cycle_cnt_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cycle_cnt_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  cycle_cnt_r_reg_1_/CK (DFFSX1TS)         0.00       0.00 r
  cycle_cnt_r_reg_1_/QN (DFFSX1TS)         0.82       0.82 f
  ...
  cycle_cnt_r_reg_1_/D (DFFSX1TS)          0.23       1.06 f
  data arrival time                                   1.06

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  cycle_cnt_r_reg_1_/CK (DFFSX1TS)         0.00       0.10 r
  library hold time                       -0.02       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.06
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: u_fpalu_s2_addsubn_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_addsubn_r_reg/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s2_addsubn_r_reg/Q (DFFQX1TS)                   0.66       0.66 r
  ...
  u_fpalu_s3_rhs_r_reg_17_/D (DFFQX1TS)                   0.41       1.06 f
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s3_rhs_r_reg_17_/CK (DFFQX1TS)                  0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: dmem_addr_r_reg_1_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: dmem_addr_r_reg_1_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  dmem_addr_r_reg_1_/CKN (DFFNSRX1TS)      0.00     195.00 f
  dmem_addr_r_reg_1_/Q (DFFNSRX1TS)        0.91     195.91 r
  ...
  dmem_addr_r_reg_1_/D (DFFNSRX1TS)        0.28     196.20 r
  data arrival time                                 196.20

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  clock uncertainty                        0.10     195.10
  dmem_addr_r_reg_1_/CKN (DFFNSRX1TS)      0.00     195.10 f
  library hold time                        0.11     195.21
  data required time                                195.21
  -----------------------------------------------------------
  data required time                                195.21
  data arrival time                                -196.20
  -----------------------------------------------------------
  slack (MET)                                         0.99


  Startpoint: u_fpalu_s2_addsubn_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_addsubn_r_reg/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s2_addsubn_r_reg/Q (DFFQX1TS)                   0.66       0.66 r
  ...
  u_fpalu_s3_rhs_r_reg_4_/D (DFFQX1TS)                    0.41       1.07 f
  data arrival time                                                  1.07

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s3_rhs_r_reg_4_/CK (DFFQX1TS)                   0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.07
  --------------------------------------------------------------------------
  slack (MET)                                                        0.99


  Startpoint: u_fpalu_s4_many_r_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_14_/CK (DFFQX1TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_14_/Q (DFFQX1TS)                  0.61       0.61 r
  ...
  u_fpalu_s5_many_r_reg_14_/D (DFFQX1TS)                  0.39       1.00 r
  data arrival time                                                  1.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s5_many_r_reg_14_/CK (DFFQX1TS)                 0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.00
  --------------------------------------------------------------------------
  slack (MET)                                                        0.99


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_55_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_55_/E (EDFFX1TS)                0.11       0.82 r
  data arrival time                                                  0.82

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_55_/CK (EDFFX1TS)               0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                        0.99


  Startpoint: cycle_cnt_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cycle_cnt_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  cycle_cnt_r_reg_1_/CK (DFFSX1TS)         0.00       0.00 r
  cycle_cnt_r_reg_1_/Q (DFFSX1TS)          0.66       0.66 r
  ...
  cycle_cnt_r_reg_2_/D (DFFSX1TS)          0.42       1.08 f
  data arrival time                                   1.08

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  cycle_cnt_r_reg_2_/CK (DFFSX1TS)         0.00       0.10 r
  library hold time                       -0.02       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.08
  -----------------------------------------------------------
  slack (MET)                                         1.00


  Startpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_5_/CK (DFFQX1TS)         0.00       0.00 r
  u_fpalu_s2_ea_sub_eb_abs_r_reg_5_/Q (DFFQX1TS)          0.65       0.65 r
  ...
  u_fpalu_s3_rhs_r_reg_13_/D (DFFQX1TS)                   0.44       1.09 f
  data arrival time                                                  1.09

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s3_rhs_r_reg_13_/CK (DFFQX1TS)                  0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.09
  --------------------------------------------------------------------------
  slack (MET)                                                        1.01


  Startpoint: ss_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ss_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_2_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_2_/QN (DFFRXLTS)                0.84       0.84 f
  ...
  ss_r_reg_1_/D (DFFRXLTS)                 0.24       1.08 f
  data arrival time                                   1.08

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  ss_r_reg_1_/CK (DFFRXLTS)                0.00       0.10 r
  library hold time                       -0.04       0.06
  data required time                                  0.06
  -----------------------------------------------------------
  data required time                                  0.06
  data arrival time                                  -1.08
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: regf_addr_r_reg_2_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: regf_addr_r_reg_2_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  regf_addr_r_reg_2_/CKN (DFFNSRX1TS)      0.00     195.00 f
  regf_addr_r_reg_2_/QN (DFFNSRX1TS)       0.75     195.75 r
  ...
  regf_addr_r_reg_2_/D (DFFNSRX1TS)        0.12     195.87 f
  data arrival time                                 195.87

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  clock uncertainty                        0.10     195.10
  regf_addr_r_reg_2_/CKN (DFFNSRX1TS)      0.00     195.10 f
  library hold time                       -0.27     194.83
  data required time                                194.83
  -----------------------------------------------------------
  data required time                                194.83
  data arrival time                                -195.87
  -----------------------------------------------------------
  slack (MET)                                         1.04


  Startpoint: ss_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ss_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_4_/CK (DFFSX1TS)                0.00       0.00 r
  ss_r_reg_4_/QN (DFFSX1TS)                0.78       0.78 f
  ...
  ss_r_reg_4_/D (DFFSX1TS)                 0.29       1.07 r
  data arrival time                                   1.07

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  ss_r_reg_4_/CK (DFFSX1TS)                0.00       0.10 r
  library hold time                       -0.10       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -1.07
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ss_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ss_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_0_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_0_/Q (DFFRXLTS)                 0.69       0.69 r
  ...
  ss_r_reg_0_/D (DFFRXLTS)                 0.26       0.94 r
  data arrival time                                   0.94

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  ss_r_reg_0_/CK (DFFRXLTS)                0.00       0.10 r
  library hold time                       -0.23      -0.13
  data required time                                 -0.13
  -----------------------------------------------------------
  data required time                                 -0.13
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: cycle_cnt_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cycle_cnt_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  cycle_cnt_r_reg_0_/CK (DFFRXLTS)         0.00       0.00 r
  cycle_cnt_r_reg_0_/QN (DFFRXLTS)         0.95       0.95 r
  ...
  cycle_cnt_r_reg_0_/D (DFFRXLTS)          0.17       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  cycle_cnt_r_reg_0_/CK (DFFRXLTS)         0.00       0.10 r
  library hold time                       -0.05       0.05
  data required time                                  0.05
  -----------------------------------------------------------
  data required time                                  0.05
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: u_fpalu_s4_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s4_opcode_r_reg_1_/Q (DFFQX1TS)                 0.59       0.59 r
  ...
  u_fpalu_s5_many_skip_r_reg_16_/E (EDFFX1TS)             0.15       0.74 f
  data arrival time                                                  0.74

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s5_many_skip_r_reg_16_/CK (EDFFX1TS)            0.00       0.10 r
  library hold time                                      -0.44      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -0.74
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: u_fpalu_s4_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s4_opcode_r_reg_1_/Q (DFFQX1TS)                 0.59       0.59 r
  ...
  u_fpalu_s5_many_skip_r_reg_10_/E (EDFFX1TS)             0.15       0.74 f
  data arrival time                                                  0.74

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s5_many_skip_r_reg_10_/CK (EDFFX1TS)            0.00       0.10 r
  library hold time                                      -0.44      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -0.74
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: u_fpalu_s2_addsubn_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_addsubn_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_addsubn_r_reg/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s2_addsubn_r_reg/Q (DFFQX1TS)                   0.75       0.75 f
  ...
  u_fpalu_s3_addsubn_r_reg/D (DFFQX1TS)                   0.42       1.17 f
  data arrival time                                                  1.17

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s3_addsubn_r_reg/CK (DFFQX1TS)                  0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.08


  Startpoint: u_fpalu_s4_many_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_3_/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s4_many_r_reg_3_/Q (DFFQX1TS)                   0.63       0.63 r
  ...
  u_fpalu_s5_many_r_reg_3_/D (DFFQX1TS)                   0.44       1.07 r
  data arrival time                                                  1.07

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s5_many_r_reg_3_/CK (DFFQX1TS)                  0.00       0.10 r
  library hold time                                      -0.12      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -1.07
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: u_fpalu_s2_addsubn_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_addsubn_r_reg/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s2_addsubn_r_reg/Q (DFFQX1TS)                   0.66       0.66 r
  ...
  u_fpalu_s3_rhs_r_reg_2_/D (DFFQX1TS)                    0.51       1.17 f
  data arrival time                                                  1.17

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s3_rhs_r_reg_2_/CK (DFFQX1TS)                   0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: u_fpalu_s2_addsubn_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_addsubn_r_reg/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s2_addsubn_r_reg/Q (DFFQX1TS)                   0.75       0.75 f
  ...
  u_fpalu_s3_rhs_r_reg_11_/D (DFFQX1TS)                   0.43       1.17 f
  data arrival time                                                  1.17

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s3_rhs_r_reg_11_/CK (DFFQX1TS)                  0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: alu_a_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_22_/Q (DFFQX1TS)                        0.63       0.63 r
  ...
  u_fpalu_s2_ea_sub_eb_abs_r_reg_2_/D (DFFQX1TS)          0.55       1.18 f
  data arrival time                                                  1.18

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_ea_sub_eb_abs_r_reg_2_/CK (DFFQX1TS)         0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -1.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: alu_b_29i_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_s_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_4_/CK (DFFQX1TS)                        0.00       0.00 r
  alu_b_29i_r_reg_4_/Q (DFFQX1TS)                         0.64       0.64 r
  ...
  u_fpalu_s2_br4_s_r_reg_2_/D (EDFFX1TS)                  0.31       0.95 r
  data arrival time                                                  0.95

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_s_r_reg_2_/CK (EDFFX1TS)                 0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: alu_b_29i_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_s_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_2_/CK (DFFQX1TS)                        0.00       0.00 r
  alu_b_29i_r_reg_2_/Q (DFFQX1TS)                         0.64       0.64 r
  ...
  u_fpalu_s2_br4_s_r_reg_1_/D (EDFFX1TS)                  0.31       0.95 r
  data arrival time                                                  0.95

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_s_r_reg_1_/CK (EDFFX1TS)                 0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: alu_b_29i_r_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_s_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_6_/CK (DFFQX1TS)                        0.00       0.00 r
  alu_b_29i_r_reg_6_/Q (DFFQX1TS)                         0.64       0.64 r
  ...
  u_fpalu_s2_br4_s_r_reg_3_/D (EDFFX1TS)                  0.31       0.95 r
  data arrival time                                                  0.95

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_s_r_reg_3_/CK (EDFFX1TS)                 0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        1.10


  Startpoint: u_fpalu_s2_addsubn_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_addsubn_r_reg/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s2_addsubn_r_reg/Q (DFFQX1TS)                   0.66       0.66 r
  ...
  u_fpalu_s3_rhs_r_reg_22_/D (DFFQX1TS)                   0.53       1.19 f
  data arrival time                                                  1.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s3_rhs_r_reg_22_/CK (DFFQX1TS)                  0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (MET)                                                        1.10


  Startpoint: ss_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ss_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_2_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_2_/Q (DFFRXLTS)                 0.83       0.83 f
  ...
  ss_r_reg_2_/D (DFFRXLTS)                 0.33       1.16 f
  data arrival time                                   1.16

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  ss_r_reg_2_/CK (DFFRXLTS)                0.00       0.10 r
  library hold time                       -0.04       0.06
  data required time                                  0.06
  -----------------------------------------------------------
  data required time                                  0.06
  data arrival time                                  -1.16
  -----------------------------------------------------------
  slack (MET)                                         1.10


  Startpoint: u_fpalu_s4_many_r_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_8_/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s4_many_r_reg_8_/Q (DFFQX1TS)                   0.61       0.61 r
  ...
  u_fpalu_s5_many_r_reg_9_/D (DFFQX1TS)                   0.52       1.12 r
  data arrival time                                                  1.12

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s5_many_r_reg_9_/CK (DFFQX1TS)                  0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.12
  --------------------------------------------------------------------------
  slack (MET)                                                        1.11


  Startpoint: u_fpalu_s4_many_r_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_10_/CK (DFFQX1TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_10_/Q (DFFQX1TS)                  0.61       0.61 r
  ...
  u_fpalu_s5_many_r_reg_11_/D (DFFQX1TS)                  0.57       1.18 f
  data arrival time                                                  1.18

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s5_many_r_reg_11_/CK (DFFQX1TS)                 0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.11


  Startpoint: u_fpalu_s2_br4_pp_r_reg_35_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_35_/CK (EDFFX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_35_/Q (EDFFX1TS)                0.63       0.63 r
  ...
  u_fpalu_s3_ps0_r_reg_16_/D (DFFQX1TS)                   0.49       1.12 r
  data arrival time                                                  1.12

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s3_ps0_r_reg_16_/CK (DFFQX1TS)                  0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.12
  --------------------------------------------------------------------------
  slack (MET)                                                        1.12


  Startpoint: ss_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ss_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_0_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_0_/QN (DFFRXLTS)                0.82       0.82 f
  ...
  ss_r_reg_3_/D (DFFRXLTS)                 0.36       1.18 f
  data arrival time                                   1.18

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  ss_r_reg_3_/CK (DFFRXLTS)                0.00       0.10 r
  library hold time                       -0.04       0.06
  data required time                                  0.06
  -----------------------------------------------------------
  data required time                                  0.06
  data arrival time                                  -1.18
  -----------------------------------------------------------
  slack (MET)                                         1.12


  Startpoint: u_fpalu_s4_many_r_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_6_/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s4_many_r_reg_6_/Q (DFFQX1TS)                   0.61       0.61 r
  ...
  u_fpalu_s5_many_r_reg_7_/D (DFFQX1TS)                   0.58       1.19 f
  data arrival time                                                  1.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s5_many_r_reg_7_/CK (DFFQX1TS)                  0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (MET)                                                        1.12


  Startpoint: u_fpalu_s2_br4_pp_r_reg_35_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_35_/CK (EDFFX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_35_/Q (EDFFX1TS)                0.60       0.60 f
  ...
  u_fpalu_s3_ps0_r_reg_18_/D (DFFQX1TS)                   0.59       1.20 f
  data arrival time                                                  1.20

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s3_ps0_r_reg_18_/CK (DFFQX1TS)                  0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                        1.12


  Startpoint: u_fpalu_s4_many_r_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_14_/CK (DFFQX1TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_14_/Q (DFFQX1TS)                  0.61       0.61 r
  ...
  u_fpalu_s5_many_r_reg_15_/D (DFFQX1TS)                  0.59       1.19 f
  data arrival time                                                  1.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s5_many_r_reg_15_/CK (DFFQX1TS)                 0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (MET)                                                        1.13


  Startpoint: alu_b_29i_r_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_25_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_25_/Q (DFFQX1TS)                        0.64       0.64 r
  ...
  u_fpalu_s2_ea_sub_eb_abs_r_reg_3_/D (DFFQX1TS)          0.57       1.21 f
  data arrival time                                                  1.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_ea_sub_eb_abs_r_reg_3_/CK (DFFQX1TS)         0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (MET)                                                        1.13


  Startpoint: u_fpalu_s4_many_r_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_21_/CK (DFFQX1TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_21_/Q (DFFQX1TS)                  0.61       0.61 r
  ...
  u_fpalu_s5_many_r_reg_21_/D (DFFQX1TS)                  0.53       1.14 f
  data arrival time                                                  1.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s5_many_r_reg_21_/CK (DFFQX1TS)                 0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.13


  Startpoint: u_fpalu_s4_many_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_lzd_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_22_/CK (DFFQX1TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_22_/Q (DFFQX1TS)                  0.61       0.61 r
  ...
  u_fpalu_s5_lzd_r_reg_0_/D (DFFQX1TS)                    0.62       1.22 f
  data arrival time                                                  1.22

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -1.22
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: u_fpalu_s2_mmux_rhs_r_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_rhs_r_reg_14_/CK (DFFQX1TS)             0.00       0.00 r
  u_fpalu_s2_mmux_rhs_r_reg_14_/Q (DFFQX1TS)              0.64       0.64 r
  ...
  u_fpalu_s3_rhs_r_reg_7_/D (DFFQX1TS)                    0.58       1.22 f
  data arrival time                                                  1.22

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s3_rhs_r_reg_7_/CK (DFFQX1TS)                   0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.22
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: u_fpalu_s4_many_r_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_16_/CK (DFFQX1TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_16_/Q (DFFQX1TS)                  0.61       0.61 r
  ...
  u_fpalu_s5_many_r_reg_17_/D (DFFQX1TS)                  0.53       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s5_many_r_reg_17_/CK (DFFQX1TS)                 0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: u_fpalu_s4_many_r_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_12_/CK (DFFQX1TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_12_/Q (DFFQX1TS)                  0.61       0.61 r
  ...
  u_fpalu_s5_many_r_reg_13_/D (DFFQX1TS)                  0.54       1.15 r
  data arrival time                                                  1.15

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s5_many_r_reg_13_/CK (DFFQX1TS)                 0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: u_fpalu_s2_addsubn_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_addsubn_r_reg/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s2_addsubn_r_reg/Q (DFFQX1TS)                   0.66       0.66 r
  ...
  u_fpalu_s3_rhs_r_reg_20_/D (DFFQX1TS)                   0.56       1.22 f
  data arrival time                                                  1.22

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s3_rhs_r_reg_20_/CK (DFFQX1TS)                  0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.22
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: alu_a_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_22_/Q (DFFQX1TS)                        0.63       0.63 r
  ...
  u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/D (DFFQX1TS)          0.60       1.22 f
  data arrival time                                                  1.22

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/CK (DFFQX1TS)         0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.22
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: u_fpalu_s4_many_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_lzd_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_22_/CK (DFFQX1TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_22_/Q (DFFQX1TS)                  0.61       0.61 r
  ...
  u_fpalu_s5_lzd_r_reg_1_/D (DFFQX1TS)                    0.62       1.23 f
  data arrival time                                                  1.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFQX1TS)                   0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.15


  Startpoint: u_fpalu_s2_br4_s_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps1_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_s_r_reg_4_/CK (EDFFX1TS)                 0.00       0.00 r
  u_fpalu_s2_br4_s_r_reg_4_/Q (EDFFX1TS)                  0.67       0.67 r
  ...
  u_fpalu_s3_ps1_r_reg_2_/D (DFFQX1TS)                    0.48       1.15 r
  data arrival time                                                  1.15

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s3_ps1_r_reg_2_/CK (DFFQX1TS)                   0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.15


  Startpoint: ss_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_dmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_0_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_0_/Q (DFFRXLTS)                 0.69       0.69 r
  ...
  u_dmem/CEN (SP_DMEM)                     0.57       1.25 f
  data arrival time                                   1.25

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  u_dmem/CLK (SP_DMEM)                     0.00       0.10 r
  library hold time                        0.00       0.10
  data required time                                  0.10
  -----------------------------------------------------------
  data required time                                  0.10
  data arrival time                                  -1.25
  -----------------------------------------------------------
  slack (MET)                                         1.15


  Startpoint: u_fpalu_s2_br4_s_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_s_r_reg_1_/CK (EDFFX1TS)                 0.00       0.00 r
  u_fpalu_s2_br4_s_r_reg_1_/Q (EDFFX1TS)                  0.68       0.68 r
  ...
  u_fpalu_s3_ps0_r_reg_2_/D (DFFQX1TS)                    0.48       1.16 r
  data arrival time                                                  1.16

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s3_ps0_r_reg_2_/CK (DFFQX1TS)                   0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.15


  Startpoint: u_fpalu_s4_many_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_4_/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s4_many_r_reg_4_/Q (DFFQX1TS)                   0.61       0.61 r
  ...
  u_fpalu_s5_many_r_reg_5_/D (DFFQX1TS)                   0.60       1.22 f
  data arrival time                                                  1.22

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s5_many_r_reg_5_/CK (DFFQX1TS)                  0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -1.22
  --------------------------------------------------------------------------
  slack (MET)                                                        1.16


  Startpoint: u_fpalu_s2_addsubn_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_addsubn_r_reg/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s2_addsubn_r_reg/Q (DFFQX1TS)                   0.66       0.66 r
  ...
  u_fpalu_s3_rhs_r_reg_18_/D (DFFQX1TS)                   0.59       1.24 f
  data arrival time                                                  1.24

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s3_rhs_r_reg_18_/CK (DFFQX1TS)                  0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.24
  --------------------------------------------------------------------------
  slack (MET)                                                        1.16


  Startpoint: u_fpalu_s2_addsubn_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_addsubn_r_reg/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s2_addsubn_r_reg/Q (DFFQX1TS)                   0.66       0.66 r
  ...
  u_fpalu_s3_rhs_r_reg_16_/D (DFFQX1TS)                   0.59       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s3_rhs_r_reg_16_/CK (DFFQX1TS)                  0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        1.17


  Startpoint: u_fpalu_s2_addsubn_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_addsubn_r_reg/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s2_addsubn_r_reg/Q (DFFQX1TS)                   0.66       0.66 r
  ...
  u_fpalu_s3_rhs_r_reg_9_/D (DFFQX1TS)                    0.60       1.26 f
  data arrival time                                                  1.26

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s3_rhs_r_reg_9_/CK (DFFQX1TS)                   0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.17


  Startpoint: alu_b_29i_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_s_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_1_/CK (DFFQX1TS)                        0.00       0.00 r
  alu_b_29i_r_reg_1_/Q (DFFQX1TS)                         0.65       0.65 r
  ...
  u_fpalu_s2_br4_s_r_reg_0_/D (EDFFX1TS)                  0.38       1.03 r
  data arrival time                                                  1.03

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_s_r_reg_0_/CK (EDFFX1TS)                 0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_10_/E (EDFFX1TS)                0.30       1.01 r
  data arrival time                                                  1.01

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_10_/CK (EDFFX1TS)               0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -1.01
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: alu_b_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_26_/Q (DFFQX1TS)                        0.64       0.64 r
  ...
  u_fpalu_s2_ea_sub_eb_abs_r_reg_4_/D (DFFQX1TS)          0.63       1.27 f
  data arrival time                                                  1.27

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_ea_sub_eb_abs_r_reg_4_/CK (DFFQX1TS)         0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.27
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: alu_a_29i_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_65_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_3_/CK (DFFQX1TS)                        0.00       0.00 r
  alu_a_29i_r_reg_3_/Q (DFFQX1TS)                         0.64       0.64 r
  ...
  u_fpalu_s2_br4_pp_r_reg_65_/D (EDFFX1TS)                0.40       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_65_/CK (EDFFX1TS)               0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.21


  Startpoint: alu_a_29i_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_64_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_2_/CK (DFFQX1TS)                        0.00       0.00 r
  alu_a_29i_r_reg_2_/Q (DFFQX1TS)                         0.64       0.64 r
  ...
  u_fpalu_s2_br4_pp_r_reg_64_/D (EDFFX1TS)                0.40       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_64_/CK (EDFFX1TS)               0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.21


  Startpoint: alu_a_29i_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_66_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_4_/CK (DFFQX1TS)                        0.00       0.00 r
  alu_a_29i_r_reg_4_/Q (DFFQX1TS)                         0.64       0.64 r
  ...
  u_fpalu_s2_br4_pp_r_reg_66_/D (EDFFX1TS)                0.40       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_66_/CK (EDFFX1TS)               0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.21


  Startpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_2_/CK (DFFQX1TS)         0.00       0.00 r
  u_fpalu_s2_ea_sub_eb_abs_r_reg_2_/Q (DFFQX1TS)          0.76       0.76 f
  ...
  u_fpalu_s3_rhs_r_reg_14_/D (DFFQX1TS)                   0.55       1.31 f
  data arrival time                                                  1.31

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s3_rhs_r_reg_14_/CK (DFFQX1TS)                  0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -1.31
  --------------------------------------------------------------------------
  slack (MET)                                                        1.22


  Startpoint: alu_a_29i_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_36_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_0_/CK (DFFQX1TS)                        0.00       0.00 r
  alu_a_29i_r_reg_0_/Q (DFFQX1TS)                         0.64       0.64 r
  ...
  u_fpalu_s2_br4_pp_r_reg_36_/D (EDFFX1TS)                0.43       1.07 r
  data arrival time                                                  1.07

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_36_/CK (EDFFX1TS)               0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -1.07
  --------------------------------------------------------------------------
  slack (MET)                                                        1.22


  Startpoint: u_fpalu_s2_br4_pp_r_reg_35_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_35_/CK (EDFFX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_35_/Q (EDFFX1TS)                0.63       0.63 r
  ...
  u_fpalu_s3_ps0_r_reg_17_/D (DFFQX1TS)                   0.69       1.32 f
  data arrival time                                                  1.32

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s3_ps0_r_reg_17_/CK (DFFQX1TS)                  0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (MET)                                                        1.22


  Startpoint: alu_a_29i_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_63_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_2_/CK (DFFQX1TS)                        0.00       0.00 r
  alu_a_29i_r_reg_2_/Q (DFFQX1TS)                         0.64       0.64 r
  ...
  u_fpalu_s2_br4_pp_r_reg_63_/D (EDFFX1TS)                0.42       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_63_/CK (EDFFX1TS)               0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.22


  Startpoint: alu_a_29i_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_48_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_0_/CK (DFFQX1TS)                        0.00       0.00 r
  alu_a_29i_r_reg_0_/Q (DFFQX1TS)                         0.64       0.64 r
  ...
  u_fpalu_s2_br4_pp_r_reg_48_/D (EDFFX1TS)                0.45       1.09 r
  data arrival time                                                  1.09

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_48_/CK (EDFFX1TS)               0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -1.09
  --------------------------------------------------------------------------
  slack (MET)                                                        1.24


  Startpoint: alu_a_29i_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_3_/CK (DFFQX1TS)                        0.00       0.00 r
  alu_a_29i_r_reg_3_/Q (DFFQX1TS)                         0.64       0.64 r
  ...
  u_fpalu_s2_br4_pp_r_reg_4_/D (EDFFX1TS)                 0.45       1.09 r
  data arrival time                                                  1.09

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_4_/CK (EDFFX1TS)                0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -1.09
  --------------------------------------------------------------------------
  slack (MET)                                                        1.25


  Startpoint: alu_a_29i_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_2_/CK (DFFQX1TS)                        0.00       0.00 r
  alu_a_29i_r_reg_2_/Q (DFFQX1TS)                         0.64       0.64 r
  ...
  u_fpalu_s2_br4_pp_r_reg_3_/D (EDFFX1TS)                 0.45       1.09 r
  data arrival time                                                  1.09

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_3_/CK (EDFFX1TS)                0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -1.09
  --------------------------------------------------------------------------
  slack (MET)                                                        1.25


  Startpoint: alu_a_29i_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_4_/CK (DFFQX1TS)                        0.00       0.00 r
  alu_a_29i_r_reg_4_/Q (DFFQX1TS)                         0.64       0.64 r
  ...
  u_fpalu_s2_br4_pp_r_reg_5_/D (EDFFX1TS)                 0.45       1.09 r
  data arrival time                                                  1.09

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_5_/CK (EDFFX1TS)                0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -1.09
  --------------------------------------------------------------------------
  slack (MET)                                                        1.25


  Startpoint: u_fpalu_s4_many_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_lzd_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_22_/CK (DFFQX1TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_22_/Q (DFFQX1TS)                  0.61       0.61 r
  ...
  u_fpalu_s5_lzd_r_reg_4_/D (DFFQX1TS)                    0.69       1.30 f
  data arrival time                                                  1.30

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s5_lzd_r_reg_4_/CK (DFFQX1TS)                   0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -1.30
  --------------------------------------------------------------------------
  slack (MET)                                                        1.25


  Startpoint: u_fpalu_s2_mmux_rhs_r_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_rhs_r_reg_12_/CK (DFFQX1TS)             0.00       0.00 r
  u_fpalu_s2_mmux_rhs_r_reg_12_/Q (DFFQX1TS)              0.64       0.64 r
  ...
  u_fpalu_s3_rhs_r_reg_5_/D (DFFQX1TS)                    0.70       1.34 f
  data arrival time                                                  1.34

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s3_rhs_r_reg_5_/CK (DFFQX1TS)                   0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.34
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: alu_a_29i_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_2_/CK (DFFQX1TS)                        0.00       0.00 r
  alu_a_29i_r_reg_2_/Q (DFFQX1TS)                         0.64       0.64 r
  ...
  u_fpalu_s2_br4_pp_r_reg_2_/D (EDFFX1TS)                 0.47       1.11 r
  data arrival time                                                  1.11

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_2_/CK (EDFFX1TS)                0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -1.11
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: u_fpalu_s2_br4_pp_r_reg_35_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_35_/CK (EDFFX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_35_/QN (EDFFX1TS)               0.82       0.82 r
  ...
  u_fpalu_s3_ps0_r_reg_15_/D (DFFQX1TS)                   0.45       1.27 r
  data arrival time                                                  1.27

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s3_ps0_r_reg_15_/CK (DFFQX1TS)                  0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.27
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: alu_b_29i_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_35_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_4_/CK (DFFQX1TS)                        0.00       0.00 r
  alu_b_29i_r_reg_4_/Q (DFFQX1TS)                         0.64       0.64 r
  ...
  u_fpalu_s2_br4_pp_r_reg_35_/D (EDFFX1TS)                0.49       1.12 r
  data arrival time                                                  1.12

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_35_/CK (EDFFX1TS)               0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -1.12
  --------------------------------------------------------------------------
  slack (MET)                                                        1.28


  Startpoint: alu_b_29i_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_2_/CK (DFFQX1TS)                        0.00       0.00 r
  alu_b_29i_r_reg_2_/Q (DFFQX1TS)                         0.64       0.64 r
  ...
  u_fpalu_s2_br4_pp_r_reg_23_/D (EDFFX1TS)                0.49       1.12 r
  data arrival time                                                  1.12

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_23_/CK (EDFFX1TS)               0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -1.12
  --------------------------------------------------------------------------
  slack (MET)                                                        1.28


  Startpoint: alu_b_29i_r_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_47_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_6_/CK (DFFQX1TS)                        0.00       0.00 r
  alu_b_29i_r_reg_6_/Q (DFFQX1TS)                         0.64       0.64 r
  ...
  u_fpalu_s2_br4_pp_r_reg_47_/D (EDFFX1TS)                0.49       1.13 r
  data arrival time                                                  1.13

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_47_/CK (EDFFX1TS)               0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -1.13
  --------------------------------------------------------------------------
  slack (MET)                                                        1.28


  Startpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_2_/CK (DFFQX1TS)         0.00       0.00 r
  u_fpalu_s2_ea_sub_eb_abs_r_reg_2_/Q (DFFQX1TS)          0.68       0.68 r
  ...
  u_fpalu_s3_rhs_r_reg_15_/D (DFFQX1TS)                   0.69       1.37 f
  data arrival time                                                  1.37

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s3_rhs_r_reg_15_/CK (DFFQX1TS)                  0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -1.37
  --------------------------------------------------------------------------
  slack (MET)                                                        1.28


  Startpoint: alu_a_29i_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_3_/CK (DFFQX1TS)                        0.00       0.00 r
  alu_a_29i_r_reg_3_/Q (DFFQX1TS)                         0.64       0.64 r
  ...
  u_fpalu_s2_br4_pp_r_reg_16_/D (EDFFX1TS)                0.48       1.12 r
  data arrival time                                                  1.12

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_16_/CK (EDFFX1TS)               0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -1.12
  --------------------------------------------------------------------------
  slack (MET)                                                        1.29


  Startpoint: alu_a_29i_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_2_/CK (DFFQX1TS)                        0.00       0.00 r
  alu_a_29i_r_reg_2_/Q (DFFQX1TS)                         0.64       0.64 r
  ...
  u_fpalu_s2_br4_pp_r_reg_15_/D (EDFFX1TS)                0.48       1.12 r
  data arrival time                                                  1.12

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_15_/CK (EDFFX1TS)               0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -1.12
  --------------------------------------------------------------------------
  slack (MET)                                                        1.29


  Startpoint: alu_a_29i_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_4_/CK (DFFQX1TS)                        0.00       0.00 r
  alu_a_29i_r_reg_4_/Q (DFFQX1TS)                         0.64       0.64 r
  ...
  u_fpalu_s2_br4_pp_r_reg_17_/D (EDFFX1TS)                0.48       1.12 r
  data arrival time                                                  1.12

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_17_/CK (EDFFX1TS)               0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -1.12
  --------------------------------------------------------------------------
  slack (MET)                                                        1.29


  Startpoint: u_fpalu_s2_br4_pp_r_reg_70_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps1_r_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_70_/CK (EDFFX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_70_/Q (EDFFX1TS)                0.63       0.63 r
  ...
  u_fpalu_s3_ps1_r_reg_14_/D (DFFQX1TS)                   0.67       1.30 r
  data arrival time                                                  1.30

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s3_ps1_r_reg_14_/CK (DFFQX1TS)                  0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.30
  --------------------------------------------------------------------------
  slack (MET)                                                        1.29


  Startpoint: u_fpalu_s4_flipsign_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_flipsign_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_flipsign_r_reg/CK (DFFQX1TS)                 0.00       0.00 r
  u_fpalu_s4_flipsign_r_reg/Q (DFFQX1TS)                  0.74       0.74 f
  ...
  u_fpalu_s5_flipsign_r_reg/D (DFFQX1TS)                  0.64       1.38 f
  data arrival time                                                  1.38

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s5_flipsign_r_reg/CK (DFFQX1TS)                 0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.29


  Startpoint: alu_a_29i_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_2_/CK (DFFQX1TS)                        0.00       0.00 r
  alu_a_29i_r_reg_2_/Q (DFFQX1TS)                         0.64       0.64 r
  ...
  u_fpalu_s2_br4_pp_r_reg_14_/D (EDFFX1TS)                0.50       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_14_/CK (EDFFX1TS)               0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.30


  Startpoint: u_fpalu_s2_br4_pp_r_reg_49_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps1_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_49_/CK (EDFFX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_49_/Q (EDFFX1TS)                0.59       0.59 f
  ...
  u_fpalu_s3_ps1_r_reg_4_/D (DFFQX1TS)                    0.73       1.32 r
  data arrival time                                                  1.32

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s3_ps1_r_reg_4_/CK (DFFQX1TS)                   0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (MET)                                                        1.31


  Startpoint: u_fpalu_s2_br4_pp_r_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_13_/CK (EDFFX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_13_/Q (EDFFX1TS)                0.59       0.59 f
  ...
  u_fpalu_s3_ps0_r_reg_4_/D (DFFQX1TS)                    0.73       1.32 r
  data arrival time                                                  1.32

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s3_ps0_r_reg_4_/CK (DFFQX1TS)                   0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (MET)                                                        1.31


  Startpoint: u_fpalu_s4_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s4_opcode_r_reg_1_/Q (DFFQX1TS)                 0.59       0.59 r
  ...
  u_fpalu_s5_many_skip_r_reg_20_/E (EDFFX1TS)             0.42       1.01 f
  data arrival time                                                  1.01

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s5_many_skip_r_reg_20_/CK (EDFFX1TS)            0.00       0.10 r
  library hold time                                      -0.41      -0.31
  data required time                                                -0.31
  --------------------------------------------------------------------------
  data required time                                                -0.31
  data arrival time                                                 -1.01
  --------------------------------------------------------------------------
  slack (MET)                                                        1.32


  Startpoint: u_fpalu_s4_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s4_opcode_r_reg_1_/Q (DFFQX1TS)                 0.59       0.59 r
  ...
  u_fpalu_s5_many_skip_r_reg_19_/E (EDFFX1TS)             0.42       1.01 f
  data arrival time                                                  1.01

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s5_many_skip_r_reg_19_/CK (EDFFX1TS)            0.00       0.10 r
  library hold time                                      -0.41      -0.31
  data required time                                                -0.31
  --------------------------------------------------------------------------
  data required time                                                -0.31
  data arrival time                                                 -1.01
  --------------------------------------------------------------------------
  slack (MET)                                                        1.32


  Startpoint: u_fpalu_s4_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s4_opcode_r_reg_1_/Q (DFFQX1TS)                 0.59       0.59 r
  ...
  u_fpalu_s5_many_skip_r_reg_18_/E (EDFFX1TS)             0.42       1.01 f
  data arrival time                                                  1.01

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s5_many_skip_r_reg_18_/CK (EDFFX1TS)            0.00       0.10 r
  library hold time                                      -0.41      -0.31
  data required time                                                -0.31
  --------------------------------------------------------------------------
  data required time                                                -0.31
  data arrival time                                                 -1.01
  --------------------------------------------------------------------------
  slack (MET)                                                        1.32


  Startpoint: u_fpalu_s4_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s4_opcode_r_reg_1_/Q (DFFQX1TS)                 0.59       0.59 r
  ...
  u_fpalu_s5_many_skip_r_reg_12_/E (EDFFX1TS)             0.42       1.01 f
  data arrival time                                                  1.01

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s5_many_skip_r_reg_12_/CK (EDFFX1TS)            0.00       0.10 r
  library hold time                                      -0.41      -0.31
  data required time                                                -0.31
  --------------------------------------------------------------------------
  data required time                                                -0.31
  data arrival time                                                 -1.01
  --------------------------------------------------------------------------
  slack (MET)                                                        1.32


  Startpoint: u_fpalu_s4_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s4_opcode_r_reg_1_/Q (DFFQX1TS)                 0.59       0.59 r
  ...
  u_fpalu_s5_many_skip_r_reg_8_/E (EDFFX1TS)              0.42       1.01 f
  data arrival time                                                  1.01

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s5_many_skip_r_reg_8_/CK (EDFFX1TS)             0.00       0.10 r
  library hold time                                      -0.41      -0.31
  data required time                                                -0.31
  --------------------------------------------------------------------------
  data required time                                                -0.31
  data arrival time                                                 -1.01
  --------------------------------------------------------------------------
  slack (MET)                                                        1.32


  Startpoint: u_fpalu_s4_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s4_opcode_r_reg_1_/Q (DFFQX1TS)                 0.59       0.59 r
  ...
  u_fpalu_s5_many_skip_r_reg_4_/E (EDFFX1TS)              0.42       1.01 f
  data arrival time                                                  1.01

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s5_many_skip_r_reg_4_/CK (EDFFX1TS)             0.00       0.10 r
  library hold time                                      -0.41      -0.31
  data required time                                                -0.31
  --------------------------------------------------------------------------
  data required time                                                -0.31
  data arrival time                                                 -1.01
  --------------------------------------------------------------------------
  slack (MET)                                                        1.32


  Startpoint: u_fpalu_s4_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s4_opcode_r_reg_1_/Q (DFFQX1TS)                 0.59       0.59 r
  ...
  u_fpalu_s5_many_skip_r_reg_2_/E (EDFFX1TS)              0.42       1.01 f
  data arrival time                                                  1.01

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s5_many_skip_r_reg_2_/CK (EDFFX1TS)             0.00       0.10 r
  library hold time                                      -0.41      -0.31
  data required time                                                -0.31
  --------------------------------------------------------------------------
  data required time                                                -0.31
  data arrival time                                                 -1.01
  --------------------------------------------------------------------------
  slack (MET)                                                        1.32


  Startpoint: u_fpalu_s4_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s4_opcode_r_reg_1_/Q (DFFQX1TS)                 0.59       0.59 r
  ...
  u_fpalu_s5_many_skip_r_reg_13_/E (EDFFX1TS)             0.42       1.01 f
  data arrival time                                                  1.01

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s5_many_skip_r_reg_13_/CK (EDFFX1TS)            0.00       0.10 r
  library hold time                                      -0.41      -0.31
  data required time                                                -0.31
  --------------------------------------------------------------------------
  data required time                                                -0.31
  data arrival time                                                 -1.01
  --------------------------------------------------------------------------
  slack (MET)                                                        1.32


  Startpoint: u_fpalu_s4_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s4_opcode_r_reg_1_/Q (DFFQX1TS)                 0.59       0.59 r
  ...
  u_fpalu_s5_many_skip_r_reg_7_/E (EDFFX1TS)              0.42       1.01 f
  data arrival time                                                  1.01

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s5_many_skip_r_reg_7_/CK (EDFFX1TS)             0.00       0.10 r
  library hold time                                      -0.41      -0.31
  data required time                                                -0.31
  --------------------------------------------------------------------------
  data required time                                                -0.31
  data arrival time                                                 -1.01
  --------------------------------------------------------------------------
  slack (MET)                                                        1.32


  Startpoint: u_fpalu_s4_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s4_opcode_r_reg_1_/Q (DFFQX1TS)                 0.59       0.59 r
  ...
  u_fpalu_s5_many_skip_r_reg_6_/E (EDFFX1TS)              0.42       1.01 f
  data arrival time                                                  1.01

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s5_many_skip_r_reg_6_/CK (EDFFX1TS)             0.00       0.10 r
  library hold time                                      -0.41      -0.31
  data required time                                                -0.31
  --------------------------------------------------------------------------
  data required time                                                -0.31
  data arrival time                                                 -1.01
  --------------------------------------------------------------------------
  slack (MET)                                                        1.32


  Startpoint: u_fpalu_s4_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s4_opcode_r_reg_1_/Q (DFFQX1TS)                 0.59       0.59 r
  ...
  u_fpalu_s5_many_skip_r_reg_9_/E (EDFFX1TS)              0.42       1.01 f
  data arrival time                                                  1.01

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s5_many_skip_r_reg_9_/CK (EDFFX1TS)             0.00       0.10 r
  library hold time                                      -0.41      -0.31
  data required time                                                -0.31
  --------------------------------------------------------------------------
  data required time                                                -0.31
  data arrival time                                                 -1.01
  --------------------------------------------------------------------------
  slack (MET)                                                        1.32


  Startpoint: u_fpalu_s4_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s4_opcode_r_reg_1_/Q (DFFQX1TS)                 0.59       0.59 r
  ...
  u_fpalu_s5_many_skip_r_reg_5_/E (EDFFX1TS)              0.42       1.01 f
  data arrival time                                                  1.01

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s5_many_skip_r_reg_5_/CK (EDFFX1TS)             0.00       0.10 r
  library hold time                                      -0.41      -0.31
  data required time                                                -0.31
  --------------------------------------------------------------------------
  data required time                                                -0.31
  data arrival time                                                 -1.01
  --------------------------------------------------------------------------
  slack (MET)                                                        1.32


  Startpoint: u_fpalu_s4_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s4_opcode_r_reg_1_/Q (DFFQX1TS)                 0.59       0.59 r
  ...
  u_fpalu_s5_many_skip_r_reg_3_/E (EDFFX1TS)              0.42       1.01 f
  data arrival time                                                  1.01

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s5_many_skip_r_reg_3_/CK (EDFFX1TS)             0.00       0.10 r
  library hold time                                      -0.41      -0.31
  data required time                                                -0.31
  --------------------------------------------------------------------------
  data required time                                                -0.31
  data arrival time                                                 -1.01
  --------------------------------------------------------------------------
  slack (MET)                                                        1.32


  Startpoint: u_fpalu_s4_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s4_opcode_r_reg_1_/Q (DFFQX1TS)                 0.59       0.59 r
  ...
  u_fpalu_s5_many_skip_r_reg_11_/E (EDFFX1TS)             0.42       1.01 f
  data arrival time                                                  1.01

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s5_many_skip_r_reg_11_/CK (EDFFX1TS)            0.00       0.10 r
  library hold time                                      -0.41      -0.31
  data required time                                                -0.31
  --------------------------------------------------------------------------
  data required time                                                -0.31
  data arrival time                                                 -1.01
  --------------------------------------------------------------------------
  slack (MET)                                                        1.32


  Startpoint: u_fpalu_s4_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s4_opcode_r_reg_1_/Q (DFFQX1TS)                 0.59       0.59 r
  ...
  u_fpalu_s5_many_skip_r_reg_14_/E (EDFFX1TS)             0.42       1.01 f
  data arrival time                                                  1.01

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s5_many_skip_r_reg_14_/CK (EDFFX1TS)            0.00       0.10 r
  library hold time                                      -0.41      -0.31
  data required time                                                -0.31
  --------------------------------------------------------------------------
  data required time                                                -0.31
  data arrival time                                                 -1.01
  --------------------------------------------------------------------------
  slack (MET)                                                        1.32


  Startpoint: u_fpalu_s4_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s4_opcode_r_reg_1_/Q (DFFQX1TS)                 0.59       0.59 r
  ...
  u_fpalu_s5_many_skip_r_reg_17_/E (EDFFX1TS)             0.42       1.01 f
  data arrival time                                                  1.01

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s5_many_skip_r_reg_17_/CK (EDFFX1TS)            0.00       0.10 r
  library hold time                                      -0.41      -0.31
  data required time                                                -0.31
  --------------------------------------------------------------------------
  data required time                                                -0.31
  data arrival time                                                 -1.01
  --------------------------------------------------------------------------
  slack (MET)                                                        1.32


  Startpoint: u_fpalu_s5_many_skip_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[5] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_5_/CK (EDFFX1TS)             0.00       0.00 r
  u_fpalu_s5_many_skip_r_reg_5_/Q (EDFFX1TS)              0.58       0.58 f
  ...
  dout[5] (out)                                           0.34       0.93 f
  data arrival time                                                  0.93

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                  -0.50      -0.40
  data required time                                                -0.40
  --------------------------------------------------------------------------
  data required time                                                -0.40
  data arrival time                                                 -0.93
  --------------------------------------------------------------------------
  slack (MET)                                                        1.33


  Startpoint: u_fpalu_s5_many_skip_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[4] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_4_/CK (EDFFX1TS)             0.00       0.00 r
  u_fpalu_s5_many_skip_r_reg_4_/Q (EDFFX1TS)              0.58       0.58 f
  ...
  dout[4] (out)                                           0.34       0.93 f
  data arrival time                                                  0.93

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                  -0.50      -0.40
  data required time                                                -0.40
  --------------------------------------------------------------------------
  data required time                                                -0.40
  data arrival time                                                 -0.93
  --------------------------------------------------------------------------
  slack (MET)                                                        1.33


  Startpoint: u_fpalu_s5_many_skip_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[2] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_2_/CK (EDFFX1TS)             0.00       0.00 r
  u_fpalu_s5_many_skip_r_reg_2_/Q (EDFFX1TS)              0.58       0.58 f
  ...
  dout[2] (out)                                           0.34       0.93 f
  data arrival time                                                  0.93

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                  -0.50      -0.40
  data required time                                                -0.40
  --------------------------------------------------------------------------
  data required time                                                -0.40
  data arrival time                                                 -0.93
  --------------------------------------------------------------------------
  slack (MET)                                                        1.33


  Startpoint: u_fpalu_s5_many_skip_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[1] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_1_/CK (EDFFX1TS)             0.00       0.00 r
  u_fpalu_s5_many_skip_r_reg_1_/Q (EDFFX1TS)              0.58       0.58 f
  ...
  dout[1] (out)                                           0.34       0.93 f
  data arrival time                                                  0.93

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                  -0.50      -0.40
  data required time                                                -0.40
  --------------------------------------------------------------------------
  data required time                                                -0.40
  data arrival time                                                 -0.93
  --------------------------------------------------------------------------
  slack (MET)                                                        1.33


  Startpoint: u_fpalu_s5_many_skip_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[0] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_0_/CK (EDFFX1TS)             0.00       0.00 r
  u_fpalu_s5_many_skip_r_reg_0_/Q (EDFFX1TS)              0.58       0.58 f
  ...
  dout[0] (out)                                           0.34       0.93 f
  data arrival time                                                  0.93

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                  -0.50      -0.40
  data required time                                                -0.40
  --------------------------------------------------------------------------
  data required time                                                -0.40
  data arrival time                                                 -0.93
  --------------------------------------------------------------------------
  slack (MET)                                                        1.33


  Startpoint: u_fpalu_s4_many_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_lzd_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_0_/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s4_many_r_reg_0_/Q (DFFQX1TS)                   0.62       0.62 r
  ...
  u_fpalu_s5_lzd_r_reg_3_/D (DFFQX1TS)                    0.80       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s5_lzd_r_reg_3_/CK (DFFQX1TS)                   0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.33


  Startpoint: alu_b_29i_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_4_/CK (DFFQX1TS)                        0.00       0.00 r
  alu_b_29i_r_reg_4_/Q (DFFQX1TS)                         0.64       0.64 r
  ...
  u_fpalu_s2_br4_pp_r_reg_24_/D (EDFFX1TS)                0.54       1.18 r
  data arrival time                                                  1.18

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_24_/CK (EDFFX1TS)               0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -1.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.34


  Startpoint: alu_b_29i_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_2_/CK (DFFQX1TS)                        0.00       0.00 r
  alu_b_29i_r_reg_2_/Q (DFFQX1TS)                         0.64       0.64 r
  ...
  u_fpalu_s2_br4_pp_r_reg_12_/D (EDFFX1TS)                0.54       1.18 r
  data arrival time                                                  1.18

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_12_/CK (EDFFX1TS)               0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -1.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.34


  Startpoint: alu_a_29i_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_50_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_0_/CK (DFFQX1TS)                        0.00       0.00 r
  alu_a_29i_r_reg_0_/Q (DFFQX1TS)                         0.64       0.64 r
  ...
  u_fpalu_s2_br4_pp_r_reg_50_/D (EDFFX1TS)                0.54       1.18 r
  data arrival time                                                  1.18

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_50_/CK (EDFFX1TS)               0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -1.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.34


  Startpoint: u_fpalu_s2_br4_pp_r_reg_61_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps1_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_61_/CK (EDFFX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_61_/Q (EDFFX1TS)                0.63       0.63 r
  ...
  u_fpalu_s3_ps1_r_reg_5_/D (DFFQX1TS)                    0.72       1.35 r
  data arrival time                                                  1.35

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s3_ps1_r_reg_5_/CK (DFFQX1TS)                   0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.35
  --------------------------------------------------------------------------
  slack (MET)                                                        1.35


  Startpoint: u_fpalu_s2_br4_pp_r_reg_62_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps1_r_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_62_/CK (EDFFX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_62_/Q (EDFFX1TS)                0.63       0.63 r
  ...
  u_fpalu_s3_ps1_r_reg_6_/D (DFFQX1TS)                    0.72       1.35 r
  data arrival time                                                  1.35

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s3_ps1_r_reg_6_/CK (DFFQX1TS)                   0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.35
  --------------------------------------------------------------------------
  slack (MET)                                                        1.35


  Startpoint: u_fpalu_s2_br4_pp_r_reg_63_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps1_r_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_63_/CK (EDFFX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_63_/Q (EDFFX1TS)                0.63       0.63 r
  ...
  u_fpalu_s3_ps1_r_reg_7_/D (DFFQX1TS)                    0.72       1.35 r
  data arrival time                                                  1.35

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s3_ps1_r_reg_7_/CK (DFFQX1TS)                   0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.35
  --------------------------------------------------------------------------
  slack (MET)                                                        1.35


  Startpoint: u_fpalu_s2_br4_pp_r_reg_64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps1_r_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_64_/CK (EDFFX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_64_/Q (EDFFX1TS)                0.63       0.63 r
  ...
  u_fpalu_s3_ps1_r_reg_8_/D (DFFQX1TS)                    0.72       1.35 r
  data arrival time                                                  1.35

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s3_ps1_r_reg_8_/CK (DFFQX1TS)                   0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.35
  --------------------------------------------------------------------------
  slack (MET)                                                        1.35


  Startpoint: u_fpalu_s2_br4_pp_r_reg_65_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps1_r_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_65_/CK (EDFFX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_65_/Q (EDFFX1TS)                0.63       0.63 r
  ...
  u_fpalu_s3_ps1_r_reg_9_/D (DFFQX1TS)                    0.72       1.35 r
  data arrival time                                                  1.35

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s3_ps1_r_reg_9_/CK (DFFQX1TS)                   0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.35
  --------------------------------------------------------------------------
  slack (MET)                                                        1.35


  Startpoint: u_fpalu_s2_br4_pp_r_reg_66_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps1_r_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_66_/CK (EDFFX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_66_/Q (EDFFX1TS)                0.63       0.63 r
  ...
  u_fpalu_s3_ps1_r_reg_10_/D (DFFQX1TS)                   0.72       1.35 r
  data arrival time                                                  1.35

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s3_ps1_r_reg_10_/CK (DFFQX1TS)                  0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.35
  --------------------------------------------------------------------------
  slack (MET)                                                        1.35


  Startpoint: u_fpalu_s2_br4_pp_r_reg_67_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps1_r_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_67_/CK (EDFFX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_67_/Q (EDFFX1TS)                0.63       0.63 r
  ...
  u_fpalu_s3_ps1_r_reg_11_/D (DFFQX1TS)                   0.72       1.35 r
  data arrival time                                                  1.35

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s3_ps1_r_reg_11_/CK (DFFQX1TS)                  0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.35
  --------------------------------------------------------------------------
  slack (MET)                                                        1.35


  Startpoint: u_fpalu_s2_br4_pp_r_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_25_/CK (EDFFX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_25_/Q (EDFFX1TS)                0.63       0.63 r
  ...
  u_fpalu_s3_ps0_r_reg_5_/D (DFFQX1TS)                    0.72       1.35 r
  data arrival time                                                  1.35

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s3_ps0_r_reg_5_/CK (DFFQX1TS)                   0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.35
  --------------------------------------------------------------------------
  slack (MET)                                                        1.35


  Startpoint: u_fpalu_s2_br4_pp_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_26_/CK (EDFFX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_26_/Q (EDFFX1TS)                0.63       0.63 r
  ...
  u_fpalu_s3_ps0_r_reg_6_/D (DFFQX1TS)                    0.72       1.35 r
  data arrival time                                                  1.35

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s3_ps0_r_reg_6_/CK (DFFQX1TS)                   0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.35
  --------------------------------------------------------------------------
  slack (MET)                                                        1.35


  Startpoint: u_fpalu_s2_br4_pp_r_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_27_/CK (EDFFX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_27_/Q (EDFFX1TS)                0.63       0.63 r
  ...
  u_fpalu_s3_ps0_r_reg_7_/D (DFFQX1TS)                    0.72       1.35 r
  data arrival time                                                  1.35

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s3_ps0_r_reg_7_/CK (DFFQX1TS)                   0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.35
  --------------------------------------------------------------------------
  slack (MET)                                                        1.35


  Startpoint: u_fpalu_s2_br4_pp_r_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_28_/CK (EDFFX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_28_/Q (EDFFX1TS)                0.63       0.63 r
  ...
  u_fpalu_s3_ps0_r_reg_8_/D (DFFQX1TS)                    0.72       1.35 r
  data arrival time                                                  1.35

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s3_ps0_r_reg_8_/CK (DFFQX1TS)                   0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.35
  --------------------------------------------------------------------------
  slack (MET)                                                        1.35


  Startpoint: u_fpalu_s2_br4_pp_r_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_29_/CK (EDFFX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_29_/Q (EDFFX1TS)                0.63       0.63 r
  ...
  u_fpalu_s3_ps0_r_reg_9_/D (DFFQX1TS)                    0.72       1.35 r
  data arrival time                                                  1.35

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s3_ps0_r_reg_9_/CK (DFFQX1TS)                   0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.35
  --------------------------------------------------------------------------
  slack (MET)                                                        1.35


  Startpoint: u_fpalu_s2_br4_pp_r_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_30_/CK (EDFFX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_30_/Q (EDFFX1TS)                0.63       0.63 r
  ...
  u_fpalu_s3_ps0_r_reg_10_/D (DFFQX1TS)                   0.72       1.35 r
  data arrival time                                                  1.35

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s3_ps0_r_reg_10_/CK (DFFQX1TS)                  0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.35
  --------------------------------------------------------------------------
  slack (MET)                                                        1.35


  Startpoint: u_fpalu_s2_br4_pp_r_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_31_/CK (EDFFX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_31_/Q (EDFFX1TS)                0.63       0.63 r
  ...
  u_fpalu_s3_ps0_r_reg_11_/D (DFFQX1TS)                   0.72       1.35 r
  data arrival time                                                  1.35

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s3_ps0_r_reg_11_/CK (DFFQX1TS)                  0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.35
  --------------------------------------------------------------------------
  slack (MET)                                                        1.35


  Startpoint: u_fpalu_s5_many_skip_r_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[19]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_19_/CK (EDFFX1TS)            0.00       0.00 r
  u_fpalu_s5_many_skip_r_reg_19_/Q (EDFFX1TS)             0.61       0.61 r
  ...
  dout_29i[19] (out)                                      0.34       0.95 r
  data arrival time                                                  0.95

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                  -0.50      -0.40
  data required time                                                -0.40
  --------------------------------------------------------------------------
  data required time                                                -0.40
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        1.35


  Startpoint: u_fpalu_s5_many_skip_r_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[20]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_20_/CK (EDFFX1TS)            0.00       0.00 r
  u_fpalu_s5_many_skip_r_reg_20_/Q (EDFFX1TS)             0.61       0.61 r
  ...
  dout_29i[20] (out)                                      0.34       0.95 r
  data arrival time                                                  0.95

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                  -0.50      -0.40
  data required time                                                -0.40
  --------------------------------------------------------------------------
  data required time                                                -0.40
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        1.35


  Startpoint: u_fpalu_s5_many_skip_r_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[18]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_18_/CK (EDFFX1TS)            0.00       0.00 r
  u_fpalu_s5_many_skip_r_reg_18_/Q (EDFFX1TS)             0.60       0.60 r
  ...
  dout_29i[18] (out)                                      0.35       0.95 r
  data arrival time                                                  0.95

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                  -0.50      -0.40
  data required time                                                -0.40
  --------------------------------------------------------------------------
  data required time                                                -0.40
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        1.35


  Startpoint: u_fpalu_s5_many_skip_r_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[21]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_21_/CK (EDFFX1TS)            0.00       0.00 r
  u_fpalu_s5_many_skip_r_reg_21_/Q (EDFFX1TS)             0.60       0.60 r
  ...
  dout_29i[21] (out)                                      0.35       0.95 r
  data arrival time                                                  0.95

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                  -0.50      -0.40
  data required time                                                -0.40
  --------------------------------------------------------------------------
  data required time                                                -0.40
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        1.35


  Startpoint: u_fpalu_s5_many_skip_r_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[16]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_16_/CK (EDFFX1TS)            0.00       0.00 r
  u_fpalu_s5_many_skip_r_reg_16_/Q (EDFFX1TS)             0.60       0.60 r
  ...
  dout_29i[16] (out)                                      0.35       0.95 r
  data arrival time                                                  0.95

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                  -0.50      -0.40
  data required time                                                -0.40
  --------------------------------------------------------------------------
  data required time                                                -0.40
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        1.35


  Startpoint: u_fpalu_s5_many_skip_r_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[17]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_17_/CK (EDFFX1TS)            0.00       0.00 r
  u_fpalu_s5_many_skip_r_reg_17_/Q (EDFFX1TS)             0.60       0.60 r
  ...
  dout_29i[17] (out)                                      0.35       0.95 r
  data arrival time                                                  0.95

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                  -0.50      -0.40
  data required time                                                -0.40
  --------------------------------------------------------------------------
  data required time                                                -0.40
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        1.35


  Startpoint: u_fpalu_s4_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s4_opcode_r_reg_1_/Q (DFFQX1TS)                 0.59       0.59 r
  ...
  u_fpalu_s5_many_skip_r_reg_21_/E (EDFFX1TS)             0.42       1.01 f
  data arrival time                                                  1.01

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s5_many_skip_r_reg_21_/CK (EDFFX1TS)            0.00       0.10 r
  library hold time                                      -0.44      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.01
  --------------------------------------------------------------------------
  slack (MET)                                                        1.35


  Startpoint: u_fpalu_s4_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s4_opcode_r_reg_1_/Q (DFFQX1TS)                 0.59       0.59 r
  ...
  u_fpalu_s5_many_skip_r_reg_15_/E (EDFFX1TS)             0.42       1.01 f
  data arrival time                                                  1.01

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s5_many_skip_r_reg_15_/CK (EDFFX1TS)            0.00       0.10 r
  library hold time                                      -0.44      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.01
  --------------------------------------------------------------------------
  slack (MET)                                                        1.35


  Startpoint: u_fpalu_s4_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s4_opcode_r_reg_1_/Q (DFFQX1TS)                 0.59       0.59 r
  ...
  u_fpalu_s5_many_skip_r_reg_1_/E (EDFFX1TS)              0.42       1.01 f
  data arrival time                                                  1.01

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s5_many_skip_r_reg_1_/CK (EDFFX1TS)             0.00       0.10 r
  library hold time                                      -0.44      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.01
  --------------------------------------------------------------------------
  slack (MET)                                                        1.35


  Startpoint: u_fpalu_s4_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s4_opcode_r_reg_1_/Q (DFFQX1TS)                 0.59       0.59 r
  ...
  u_fpalu_s5_many_skip_r_reg_0_/E (EDFFX1TS)              0.42       1.01 f
  data arrival time                                                  1.01

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s5_many_skip_r_reg_0_/CK (EDFFX1TS)             0.00       0.10 r
  library hold time                                      -0.44      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.01
  --------------------------------------------------------------------------
  slack (MET)                                                        1.35


  Startpoint: u_fpalu_s2_br4_pp_r_reg_69_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps1_r_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_69_/CK (EDFFX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_69_/Q (EDFFX1TS)                0.61       0.61 r
  ...
  u_fpalu_s3_ps1_r_reg_13_/D (DFFQX1TS)                   0.75       1.36 r
  data arrival time                                                  1.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s3_ps1_r_reg_13_/CK (DFFQX1TS)                  0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.36
  --------------------------------------------------------------------------
  slack (MET)                                                        1.36


  Startpoint: alu_a_29i_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_0_/CK (DFFQX1TS)                        0.00       0.00 r
  alu_a_29i_r_reg_0_/Q (DFFQX1TS)                         0.64       0.64 r
  ...
  u_fpalu_s2_br4_pp_r_reg_26_/D (EDFFX1TS)                0.56       1.20 r
  data arrival time                                                  1.20

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_26_/CK (EDFFX1TS)               0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                        1.36


  Startpoint: alu_a_29i_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_38_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_0_/CK (DFFQX1TS)                        0.00       0.00 r
  alu_a_29i_r_reg_0_/Q (DFFQX1TS)                         0.64       0.64 r
  ...
  u_fpalu_s2_br4_pp_r_reg_38_/D (EDFFX1TS)                0.56       1.20 r
  data arrival time                                                  1.20

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_38_/CK (EDFFX1TS)               0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                        1.36


  Startpoint: u_fpalu_s5_addsubn_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[28]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_addsubn_r_reg/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s5_addsubn_r_reg/Q (DFFQX1TS)                   0.63       0.63 r
  ...
  dout_29i[28] (out)                                      0.32       0.96 f
  data arrival time                                                  0.96

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                  -0.50      -0.40
  data required time                                                -0.40
  --------------------------------------------------------------------------
  data required time                                                -0.40
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.36


  Startpoint: u_fpalu_s5_many_skip_r_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[12] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_12_/CK (EDFFX1TS)            0.00       0.00 r
  u_fpalu_s5_many_skip_r_reg_12_/Q (EDFFX1TS)             0.60       0.60 r
  ...
  dout[12] (out)                                          0.36       0.96 r
  data arrival time                                                  0.96

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                  -0.50      -0.40
  data required time                                                -0.40
  --------------------------------------------------------------------------
  data required time                                                -0.40
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.36


  Startpoint: u_fpalu_s5_many_skip_r_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[13] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_13_/CK (EDFFX1TS)            0.00       0.00 r
  u_fpalu_s5_many_skip_r_reg_13_/Q (EDFFX1TS)             0.60       0.60 r
  ...
  dout[13] (out)                                          0.36       0.96 r
  data arrival time                                                  0.96

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                  -0.50      -0.40
  data required time                                                -0.40
  --------------------------------------------------------------------------
  data required time                                                -0.40
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.36


  Startpoint: u_fpalu_s5_many_skip_r_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[14] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_14_/CK (EDFFX1TS)            0.00       0.00 r
  u_fpalu_s5_many_skip_r_reg_14_/Q (EDFFX1TS)             0.60       0.60 r
  ...
  dout[14] (out)                                          0.36       0.96 r
  data arrival time                                                  0.96

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                  -0.50      -0.40
  data required time                                                -0.40
  --------------------------------------------------------------------------
  data required time                                                -0.40
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.36


  Startpoint: u_fpalu_s5_many_skip_r_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[11] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_11_/CK (EDFFX1TS)            0.00       0.00 r
  u_fpalu_s5_many_skip_r_reg_11_/Q (EDFFX1TS)             0.60       0.60 r
  ...
  dout[11] (out)                                          0.36       0.96 r
  data arrival time                                                  0.96

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                  -0.50      -0.40
  data required time                                                -0.40
  --------------------------------------------------------------------------
  data required time                                                -0.40
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.36


  Startpoint: u_fpalu_s5_many_skip_r_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[15] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_15_/CK (EDFFX1TS)            0.00       0.00 r
  u_fpalu_s5_many_skip_r_reg_15_/Q (EDFFX1TS)             0.60       0.60 r
  ...
  dout[15] (out)                                          0.36       0.96 r
  data arrival time                                                  0.96

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                  -0.50      -0.40
  data required time                                                -0.40
  --------------------------------------------------------------------------
  data required time                                                -0.40
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.36


  Startpoint: u_fpalu_s5_many_skip_r_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[10] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_10_/CK (EDFFX1TS)            0.00       0.00 r
  u_fpalu_s5_many_skip_r_reg_10_/Q (EDFFX1TS)             0.60       0.60 r
  ...
  dout[10] (out)                                          0.36       0.96 r
  data arrival time                                                  0.96

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                  -0.50      -0.40
  data required time                                                -0.40
  --------------------------------------------------------------------------
  data required time                                                -0.40
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.36


  Startpoint: u_fpalu_s2_br4_pp_r_reg_48_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps1_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_48_/CK (EDFFX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_48_/Q (EDFFX1TS)                0.62       0.62 r
  ...
  u_fpalu_s3_ps1_r_reg_3_/D (DFFQX1TS)                    0.75       1.37 r
  data arrival time                                                  1.37

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s3_ps1_r_reg_3_/CK (DFFQX1TS)                   0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.37
  --------------------------------------------------------------------------
  slack (MET)                                                        1.36


  Startpoint: u_fpalu_s2_br4_pp_r_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_12_/CK (EDFFX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_12_/Q (EDFFX1TS)                0.62       0.62 r
  ...
  u_fpalu_s3_ps0_r_reg_3_/D (DFFQX1TS)                    0.75       1.37 r
  data arrival time                                                  1.37

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s3_ps0_r_reg_3_/CK (DFFQX1TS)                   0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.37
  --------------------------------------------------------------------------
  slack (MET)                                                        1.36


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_58_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_58_/E (EDFFX1TS)                0.48       1.19 r
  data arrival time                                                  1.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_58_/CK (EDFFX1TS)               0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (MET)                                                        1.37


  Startpoint: alu_b_29i_r_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_59_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_7_/CK (DFFQX1TS)                        0.00       0.00 r
  alu_b_29i_r_reg_7_/Q (DFFQX1TS)                         0.64       0.64 r
  ...
  u_fpalu_s2_br4_pp_r_reg_59_/D (EDFFX1TS)                0.58       1.22 r
  data arrival time                                                  1.22

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_59_/CK (EDFFX1TS)               0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -1.22
  --------------------------------------------------------------------------
  slack (MET)                                                        1.37


  Startpoint: u_fpalu_s5_many_skip_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[3] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_3_/CK (EDFFX1TS)             0.00       0.00 r
  u_fpalu_s5_many_skip_r_reg_3_/Q (EDFFX1TS)              0.58       0.58 f
  ...
  dout[3] (out)                                           0.40       0.98 f
  data arrival time                                                  0.98

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                  -0.50      -0.40
  data required time                                                -0.40
  --------------------------------------------------------------------------
  data required time                                                -0.40
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        1.38


  Startpoint: u_fpalu_s5_many_skip_r_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[9] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_9_/CK (EDFFX1TS)             0.00       0.00 r
  u_fpalu_s5_many_skip_r_reg_9_/Q (EDFFX1TS)              0.58       0.58 f
  ...
  dout[9] (out)                                           0.40       0.98 f
  data arrival time                                                  0.98

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                  -0.50      -0.40
  data required time                                                -0.40
  --------------------------------------------------------------------------
  data required time                                                -0.40
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        1.38


  Startpoint: u_fpalu_s5_many_skip_r_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[8] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_8_/CK (EDFFX1TS)             0.00       0.00 r
  u_fpalu_s5_many_skip_r_reg_8_/Q (EDFFX1TS)              0.58       0.58 f
  ...
  dout[8] (out)                                           0.40       0.98 f
  data arrival time                                                  0.98

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                  -0.50      -0.40
  data required time                                                -0.40
  --------------------------------------------------------------------------
  data required time                                                -0.40
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        1.38


  Startpoint: alu_b_29i_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_1_/CK (DFFQX1TS)                        0.00       0.00 r
  alu_b_29i_r_reg_1_/Q (DFFQX1TS)                         0.65       0.65 r
  ...
  u_fpalu_s2_br4_pp_r_reg_0_/D (EDFFX1TS)                 0.57       1.22 r
  data arrival time                                                  1.22

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_0_/CK (EDFFX1TS)                0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -1.22
  --------------------------------------------------------------------------
  slack (MET)                                                        1.38


  Startpoint: u_fpalu_s5_many_skip_r_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[7] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_7_/CK (EDFFX1TS)             0.00       0.00 r
  u_fpalu_s5_many_skip_r_reg_7_/Q (EDFFX1TS)              0.58       0.58 f
  ...
  dout[7] (out)                                           0.40       0.98 f
  data arrival time                                                  0.98

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                  -0.50      -0.40
  data required time                                                -0.40
  --------------------------------------------------------------------------
  data required time                                                -0.40
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        1.38


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_56_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_56_/E (EDFFX1TS)                0.49       1.21 r
  data arrival time                                                  1.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_56_/CK (EDFFX1TS)               0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (MET)                                                        1.39


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_57_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_57_/E (EDFFX1TS)                0.49       1.21 r
  data arrival time                                                  1.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_57_/CK (EDFFX1TS)               0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (MET)                                                        1.39


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_s_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_s_r_reg_4_/E (EDFFX1TS)                  0.49       1.21 r
  data arrival time                                                  1.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_s_r_reg_4_/CK (EDFFX1TS)                 0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (MET)                                                        1.39


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_71_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_71_/E (EDFFX1TS)                0.49       1.21 r
  data arrival time                                                  1.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_71_/CK (EDFFX1TS)               0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (MET)                                                        1.39


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_60_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_60_/E (EDFFX1TS)                0.49       1.21 r
  data arrival time                                                  1.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_60_/CK (EDFFX1TS)               0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (MET)                                                        1.39


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_61_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_61_/E (EDFFX1TS)                0.49       1.21 r
  data arrival time                                                  1.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_61_/CK (EDFFX1TS)               0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (MET)                                                        1.39


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_69_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_69_/E (EDFFX1TS)                0.49       1.21 r
  data arrival time                                                  1.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_69_/CK (EDFFX1TS)               0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (MET)                                                        1.39


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_70_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_70_/E (EDFFX1TS)                0.49       1.21 r
  data arrival time                                                  1.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_70_/CK (EDFFX1TS)               0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (MET)                                                        1.39


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_62_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_62_/E (EDFFX1TS)                0.49       1.21 r
  data arrival time                                                  1.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_62_/CK (EDFFX1TS)               0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (MET)                                                        1.39


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_68_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_68_/E (EDFFX1TS)                0.49       1.21 r
  data arrival time                                                  1.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_68_/CK (EDFFX1TS)               0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (MET)                                                        1.39


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_66_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_66_/E (EDFFX1TS)                0.49       1.21 r
  data arrival time                                                  1.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_66_/CK (EDFFX1TS)               0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (MET)                                                        1.39


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_67_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_67_/E (EDFFX1TS)                0.49       1.21 r
  data arrival time                                                  1.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_67_/CK (EDFFX1TS)               0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (MET)                                                        1.39


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_s_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_s_r_reg_3_/E (EDFFX1TS)                  0.49       1.21 r
  data arrival time                                                  1.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_s_r_reg_3_/CK (EDFFX1TS)                 0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (MET)                                                        1.39


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_59_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_59_/E (EDFFX1TS)                0.49       1.21 r
  data arrival time                                                  1.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_59_/CK (EDFFX1TS)               0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (MET)                                                        1.39


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_27_/E (EDFFX1TS)                0.49       1.21 r
  data arrival time                                                  1.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_27_/CK (EDFFX1TS)               0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (MET)                                                        1.39


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_28_/E (EDFFX1TS)                0.49       1.21 r
  data arrival time                                                  1.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_28_/CK (EDFFX1TS)               0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (MET)                                                        1.39


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_29_/E (EDFFX1TS)                0.49       1.21 r
  data arrival time                                                  1.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_29_/CK (EDFFX1TS)               0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (MET)                                                        1.39


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_30_/E (EDFFX1TS)                0.49       1.21 r
  data arrival time                                                  1.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_30_/CK (EDFFX1TS)               0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (MET)                                                        1.39


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_31_/E (EDFFX1TS)                0.49       1.21 r
  data arrival time                                                  1.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_31_/CK (EDFFX1TS)               0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (MET)                                                        1.39


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_32_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_32_/E (EDFFX1TS)                0.49       1.21 r
  data arrival time                                                  1.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_32_/CK (EDFFX1TS)               0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (MET)                                                        1.39


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_33_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_33_/E (EDFFX1TS)                0.49       1.21 r
  data arrival time                                                  1.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_33_/CK (EDFFX1TS)               0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (MET)                                                        1.39


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_34_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_34_/E (EDFFX1TS)                0.49       1.21 r
  data arrival time                                                  1.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_34_/CK (EDFFX1TS)               0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (MET)                                                        1.39


  Startpoint: alu_a_29i_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_60_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_0_/CK (DFFQX1TS)                        0.00       0.00 r
  alu_a_29i_r_reg_0_/Q (DFFQX1TS)                         0.64       0.64 r
  ...
  u_fpalu_s2_br4_pp_r_reg_60_/D (EDFFX1TS)                0.57       1.21 r
  data arrival time                                                  1.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_60_/CK (EDFFX1TS)               0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (MET)                                                        1.39


  Startpoint: u_fpalu_s5_many_skip_r_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[6] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_6_/CK (EDFFX1TS)             0.00       0.00 r
  u_fpalu_s5_many_skip_r_reg_6_/Q (EDFFX1TS)              0.60       0.60 r
  ...
  dout[6] (out)                                           0.40       1.00 r
  data arrival time                                                  1.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                  -0.50      -0.40
  data required time                                                -0.40
  --------------------------------------------------------------------------
  data required time                                                -0.40
  data arrival time                                                 -1.00
  --------------------------------------------------------------------------
  slack (MET)                                                        1.40


  Startpoint: alu_a_29i_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_61_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_0_/CK (DFFQX1TS)                        0.00       0.00 r
  alu_a_29i_r_reg_0_/Q (DFFQX1TS)                         0.64       0.64 r
  ...
  u_fpalu_s2_br4_pp_r_reg_61_/D (EDFFX1TS)                0.60       1.24 r
  data arrival time                                                  1.24

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_61_/CK (EDFFX1TS)               0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -1.24
  --------------------------------------------------------------------------
  slack (MET)                                                        1.40


  Startpoint: alu_b_29i_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_1_/CK (DFFQX1TS)                        0.00       0.00 r
  alu_b_29i_r_reg_1_/Q (DFFQX1TS)                         0.65       0.65 r
  ...
  u_fpalu_s2_br4_pp_r_reg_11_/D (EDFFX1TS)                0.60       1.26 r
  data arrival time                                                  1.26

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_11_/CK (EDFFX1TS)               0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.41


  Startpoint: alu_b_29i_r_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_ea_gte_eb_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_27_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_27_/Q (DFFQX1TS)                        0.63       0.63 r
  ...
  u_fpalu_s2_ea_gte_eb_r_reg/D (DFFQX1TS)                 0.84       1.47 f
  data arrival time                                                  1.47

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_ea_gte_eb_r_reg/CK (DFFQX1TS)                0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -1.47
  --------------------------------------------------------------------------
  slack (MET)                                                        1.41


  Startpoint: alu_b_29i_r_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_s_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_8_/CK (DFFQX1TS)                        0.00       0.00 r
  alu_b_29i_r_reg_8_/Q (DFFQX1TS)                         0.63       0.63 r
  ...
  u_fpalu_s2_br4_s_r_reg_4_/D (EDFFX1TS)                  0.67       1.29 r
  data arrival time                                                  1.29

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_s_r_reg_4_/CK (EDFFX1TS)                 0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (MET)                                                        1.44


  Startpoint: u_fpalu_s2_br4_pp_r_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_31_/CK (EDFFX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_31_/Q (EDFFX1TS)                0.63       0.63 r
  ...
  u_fpalu_s3_ps0_r_reg_12_/D (DFFQX1TS)                   0.83       1.46 r
  data arrival time                                                  1.46

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s3_ps0_r_reg_12_/CK (DFFQX1TS)                  0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.46
  --------------------------------------------------------------------------
  slack (MET)                                                        1.46


  Startpoint: alu_a_29i_r_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_69_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_9_/CK (DFFQX1TS)                        0.00       0.00 r
  alu_a_29i_r_reg_9_/Q (DFFQX1TS)                         0.63       0.63 r
  ...
  u_fpalu_s2_br4_pp_r_reg_69_/D (EDFFX1TS)                0.67       1.29 r
  data arrival time                                                  1.29

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_69_/CK (EDFFX1TS)               0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (MET)                                                        1.46


  Startpoint: alu_a_29i_r_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_67_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_6_/CK (DFFQX1TS)                        0.00       0.00 r
  alu_a_29i_r_reg_6_/Q (DFFQX1TS)                         0.64       0.64 r
  ...
  u_fpalu_s2_br4_pp_r_reg_67_/D (EDFFX1TS)                0.65       1.29 r
  data arrival time                                                  1.29

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_67_/CK (EDFFX1TS)               0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (MET)                                                        1.46


  Startpoint: alu_a_29i_r_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_68_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_7_/CK (DFFQX1TS)                        0.00       0.00 r
  alu_a_29i_r_reg_7_/Q (DFFQX1TS)                         0.64       0.64 r
  ...
  u_fpalu_s2_br4_pp_r_reg_68_/D (EDFFX1TS)                0.65       1.29 r
  data arrival time                                                  1.29

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_68_/CK (EDFFX1TS)               0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (MET)                                                        1.46


  Startpoint: alu_a_29i_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_0_/CK (DFFQX1TS)                        0.00       0.00 r
  alu_a_29i_r_reg_0_/Q (DFFQX1TS)                         0.64       0.64 r
  ...
  u_fpalu_s2_br4_pp_r_reg_1_/D (EDFFX1TS)                 0.68       1.32 r
  data arrival time                                                  1.32

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_1_/CK (EDFFX1TS)                0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (MET)                                                        1.47


  Startpoint: ss_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: valid (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_4_/CK (DFFSX1TS)                0.00       0.00 r
  ss_r_reg_4_/Q (DFFSX1TS)                 0.64       0.64 r
  ...
  valid (out)                              0.43       1.07 r
  data arrival time                                   1.07

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  output external delay                   -0.50      -0.40
  data required time                                 -0.40
  -----------------------------------------------------------
  data required time                                 -0.40
  data arrival time                                  -1.07
  -----------------------------------------------------------
  slack (MET)                                         1.47


  Startpoint: alu_a_29i_r_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_34_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_9_/CK (DFFQX1TS)                        0.00       0.00 r
  alu_a_29i_r_reg_9_/Q (DFFQX1TS)                         0.73       0.73 f
  ...
  u_fpalu_s2_br4_pp_r_reg_34_/D (EDFFX1TS)                0.58       1.31 r
  data arrival time                                                  1.31

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_34_/CK (EDFFX1TS)               0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -1.31
  --------------------------------------------------------------------------
  slack (MET)                                                        1.47


  Startpoint: alu_a_29i_r_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_9_/CK (DFFQX1TS)                        0.00       0.00 r
  alu_a_29i_r_reg_9_/Q (DFFQX1TS)                         0.73       0.73 f
  ...
  u_fpalu_s2_br4_pp_r_reg_22_/D (EDFFX1TS)                0.58       1.31 r
  data arrival time                                                  1.31

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_22_/CK (EDFFX1TS)               0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -1.31
  --------------------------------------------------------------------------
  slack (MET)                                                        1.47


  Startpoint: alu_a_29i_r_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_58_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_9_/CK (DFFQX1TS)                        0.00       0.00 r
  alu_a_29i_r_reg_9_/Q (DFFQX1TS)                         0.63       0.63 r
  ...
  u_fpalu_s2_br4_pp_r_reg_58_/D (EDFFX1TS)                0.69       1.32 r
  data arrival time                                                  1.32

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_58_/CK (EDFFX1TS)               0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: alu_a_29i_r_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_46_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_9_/CK (DFFQX1TS)                        0.00       0.00 r
  alu_a_29i_r_reg_9_/Q (DFFQX1TS)                         0.63       0.63 r
  ...
  u_fpalu_s2_br4_pp_r_reg_46_/D (EDFFX1TS)                0.69       1.32 r
  data arrival time                                                  1.32

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_46_/CK (EDFFX1TS)               0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: alu_a_29i_r_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_44_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_6_/CK (DFFQX1TS)                        0.00       0.00 r
  alu_a_29i_r_reg_6_/Q (DFFQX1TS)                         0.64       0.64 r
  ...
  u_fpalu_s2_br4_pp_r_reg_44_/D (EDFFX1TS)                0.68       1.32 r
  data arrival time                                                  1.32

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_44_/CK (EDFFX1TS)               0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: alu_a_29i_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_55_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_5_/CK (DFFQX1TS)                        0.00       0.00 r
  alu_a_29i_r_reg_5_/Q (DFFQX1TS)                         0.64       0.64 r
  ...
  u_fpalu_s2_br4_pp_r_reg_55_/D (EDFFX1TS)                0.68       1.32 r
  data arrival time                                                  1.32

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_55_/CK (EDFFX1TS)               0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: alu_a_29i_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_43_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_5_/CK (DFFQX1TS)                        0.00       0.00 r
  alu_a_29i_r_reg_5_/Q (DFFQX1TS)                         0.64       0.64 r
  ...
  u_fpalu_s2_br4_pp_r_reg_43_/D (EDFFX1TS)                0.68       1.32 r
  data arrival time                                                  1.32

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_43_/CK (EDFFX1TS)               0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: alu_a_29i_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_5_/CK (DFFQX1TS)                        0.00       0.00 r
  alu_a_29i_r_reg_5_/Q (DFFQX1TS)                         0.64       0.64 r
  ...
  u_fpalu_s2_br4_pp_r_reg_31_/D (EDFFX1TS)                0.68       1.32 r
  data arrival time                                                  1.32

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_31_/CK (EDFFX1TS)               0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: alu_a_29i_r_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_56_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_6_/CK (DFFQX1TS)                        0.00       0.00 r
  alu_a_29i_r_reg_6_/Q (DFFQX1TS)                         0.64       0.64 r
  ...
  u_fpalu_s2_br4_pp_r_reg_56_/D (EDFFX1TS)                0.68       1.32 r
  data arrival time                                                  1.32

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_56_/CK (EDFFX1TS)               0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: alu_a_29i_r_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_6_/CK (DFFQX1TS)                        0.00       0.00 r
  alu_a_29i_r_reg_6_/Q (DFFQX1TS)                         0.64       0.64 r
  ...
  u_fpalu_s2_br4_pp_r_reg_20_/D (EDFFX1TS)                0.68       1.32 r
  data arrival time                                                  1.32

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_20_/CK (EDFFX1TS)               0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: alu_a_29i_r_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_32_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_6_/CK (DFFQX1TS)                        0.00       0.00 r
  alu_a_29i_r_reg_6_/Q (DFFQX1TS)                         0.64       0.64 r
  ...
  u_fpalu_s2_br4_pp_r_reg_32_/D (EDFFX1TS)                0.68       1.32 r
  data arrival time                                                  1.32

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_32_/CK (EDFFX1TS)               0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: alu_a_29i_r_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_57_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_7_/CK (DFFQX1TS)                        0.00       0.00 r
  alu_a_29i_r_reg_7_/Q (DFFQX1TS)                         0.64       0.64 r
  ...
  u_fpalu_s2_br4_pp_r_reg_57_/D (EDFFX1TS)                0.68       1.32 r
  data arrival time                                                  1.32

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_57_/CK (EDFFX1TS)               0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: alu_a_29i_r_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_45_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_7_/CK (DFFQX1TS)                        0.00       0.00 r
  alu_a_29i_r_reg_7_/Q (DFFQX1TS)                         0.64       0.64 r
  ...
  u_fpalu_s2_br4_pp_r_reg_45_/D (EDFFX1TS)                0.68       1.32 r
  data arrival time                                                  1.32

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_45_/CK (EDFFX1TS)               0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: alu_a_29i_r_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_33_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_7_/CK (DFFQX1TS)                        0.00       0.00 r
  alu_a_29i_r_reg_7_/Q (DFFQX1TS)                         0.64       0.64 r
  ...
  u_fpalu_s2_br4_pp_r_reg_33_/D (EDFFX1TS)                0.68       1.32 r
  data arrival time                                                  1.32

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_33_/CK (EDFFX1TS)               0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: alu_a_29i_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_5_/CK (DFFQX1TS)                        0.00       0.00 r
  alu_a_29i_r_reg_5_/Q (DFFQX1TS)                         0.64       0.64 r
  ...
  u_fpalu_s2_br4_pp_r_reg_19_/D (EDFFX1TS)                0.68       1.32 r
  data arrival time                                                  1.32

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_19_/CK (EDFFX1TS)               0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: alu_a_29i_r_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_7_/CK (DFFQX1TS)                        0.00       0.00 r
  alu_a_29i_r_reg_7_/Q (DFFQX1TS)                         0.64       0.64 r
  ...
  u_fpalu_s2_br4_pp_r_reg_21_/D (EDFFX1TS)                0.68       1.32 r
  data arrival time                                                  1.32

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_21_/CK (EDFFX1TS)               0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: alu_b_29i_r_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_70_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_9_/CK (DFFQX1TS)                        0.00       0.00 r
  alu_b_29i_r_reg_9_/Q (DFFQX1TS)                         0.64       0.64 r
  ...
  u_fpalu_s2_br4_pp_r_reg_70_/D (EDFFX1TS)                0.68       1.32 r
  data arrival time                                                  1.32

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_70_/CK (EDFFX1TS)               0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (MET)                                                        1.49


  Startpoint: u_fpalu_s2_br4_pp_r_reg_67_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps1_r_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_67_/CK (EDFFX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_67_/Q (EDFFX1TS)                0.63       0.63 r
  ...
  u_fpalu_s3_ps1_r_reg_12_/D (DFFQX1TS)                   0.86       1.49 r
  data arrival time                                                  1.49

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s3_ps1_r_reg_12_/CK (DFFQX1TS)                  0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.49
  --------------------------------------------------------------------------
  slack (MET)                                                        1.49


  Startpoint: alu_a_29i_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_49_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_0_/CK (DFFQX1TS)                        0.00       0.00 r
  alu_a_29i_r_reg_0_/Q (DFFQX1TS)                         0.64       0.64 r
  ...
  u_fpalu_s2_br4_pp_r_reg_49_/D (EDFFX1TS)                0.71       1.35 r
  data arrival time                                                  1.35

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_49_/CK (EDFFX1TS)               0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -1.35
  --------------------------------------------------------------------------
  slack (MET)                                                        1.51


  Startpoint: alu_a_29i_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_37_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_0_/CK (DFFQX1TS)                        0.00       0.00 r
  alu_a_29i_r_reg_0_/Q (DFFQX1TS)                         0.64       0.64 r
  ...
  u_fpalu_s2_br4_pp_r_reg_37_/D (EDFFX1TS)                0.71       1.35 r
  data arrival time                                                  1.35

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_37_/CK (EDFFX1TS)               0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -1.35
  --------------------------------------------------------------------------
  slack (MET)                                                        1.51


  Startpoint: u_fpalu_s2_br4_s_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_s_r_reg_0_/CK (EDFFX1TS)                 0.00       0.00 r
  u_fpalu_s2_br4_s_r_reg_0_/Q (EDFFX1TS)                  0.74       0.74 r
  ...
  u_fpalu_s3_ps0_r_reg_13_/D (DFFQX1TS)                   0.79       1.53 r
  data arrival time                                                  1.53

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s3_ps0_r_reg_13_/CK (DFFQX1TS)                  0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.53
  --------------------------------------------------------------------------
  slack (MET)                                                        1.53


  Startpoint: alu_a_29i_r_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_9_/CK (DFFQX1TS)                        0.00       0.00 r
  alu_a_29i_r_reg_9_/Q (DFFQX1TS)                         0.63       0.63 r
  ...
  u_fpalu_s2_br4_pp_r_reg_9_/D (EDFFX1TS)                 0.75       1.37 r
  data arrival time                                                  1.37

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_9_/CK (EDFFX1TS)                0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -1.37
  --------------------------------------------------------------------------
  slack (MET)                                                        1.53


  Startpoint: u_fpalu_s2_br4_s_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_s_r_reg_1_/CK (EDFFX1TS)                 0.00       0.00 r
  u_fpalu_s2_br4_s_r_reg_1_/Q (EDFFX1TS)                  0.65       0.65 f
  ...
  u_fpalu_s3_ps0_r_reg_14_/D (DFFQX1TS)                   0.88       1.53 r
  data arrival time                                                  1.53

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s3_ps0_r_reg_14_/CK (DFFQX1TS)                  0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.53
  --------------------------------------------------------------------------
  slack (MET)                                                        1.53


  Startpoint: alu_a_29i_r_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_6_/CK (DFFQX1TS)                        0.00       0.00 r
  alu_a_29i_r_reg_6_/Q (DFFQX1TS)                         0.64       0.64 r
  ...
  u_fpalu_s2_br4_pp_r_reg_7_/D (EDFFX1TS)                 0.74       1.38 r
  data arrival time                                                  1.38

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_7_/CK (EDFFX1TS)                0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.53


  Startpoint: alu_a_29i_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_5_/CK (DFFQX1TS)                        0.00       0.00 r
  alu_a_29i_r_reg_5_/Q (DFFQX1TS)                         0.64       0.64 r
  ...
  u_fpalu_s2_br4_pp_r_reg_6_/D (EDFFX1TS)                 0.74       1.38 r
  data arrival time                                                  1.38

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_6_/CK (EDFFX1TS)                0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.53


  Startpoint: alu_a_29i_r_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_7_/CK (DFFQX1TS)                        0.00       0.00 r
  alu_a_29i_r_reg_7_/Q (DFFQX1TS)                         0.64       0.64 r
  ...
  u_fpalu_s2_br4_pp_r_reg_8_/D (EDFFX1TS)                 0.74       1.38 r
  data arrival time                                                  1.38

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_8_/CK (EDFFX1TS)                0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.53


  Startpoint: alu_a_29i_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_52_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_3_/CK (DFFQX1TS)                        0.00       0.00 r
  alu_a_29i_r_reg_3_/Q (DFFQX1TS)                         0.64       0.64 r
  ...
  u_fpalu_s2_br4_pp_r_reg_52_/D (EDFFX1TS)                0.75       1.39 r
  data arrival time                                                  1.39

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_52_/CK (EDFFX1TS)               0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.55


  Startpoint: alu_a_29i_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_3_/CK (DFFQX1TS)                        0.00       0.00 r
  alu_a_29i_r_reg_3_/Q (DFFQX1TS)                         0.64       0.64 r
  ...
  u_fpalu_s2_br4_pp_r_reg_28_/D (EDFFX1TS)                0.75       1.39 r
  data arrival time                                                  1.39

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_28_/CK (EDFFX1TS)               0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.55


  Startpoint: alu_a_29i_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_51_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_2_/CK (DFFQX1TS)                        0.00       0.00 r
  alu_a_29i_r_reg_2_/Q (DFFQX1TS)                         0.64       0.64 r
  ...
  u_fpalu_s2_br4_pp_r_reg_51_/D (EDFFX1TS)                0.75       1.39 r
  data arrival time                                                  1.39

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_51_/CK (EDFFX1TS)               0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.55


  Startpoint: alu_a_29i_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_53_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_4_/CK (DFFQX1TS)                        0.00       0.00 r
  alu_a_29i_r_reg_4_/Q (DFFQX1TS)                         0.64       0.64 r
  ...
  u_fpalu_s2_br4_pp_r_reg_53_/D (EDFFX1TS)                0.75       1.39 r
  data arrival time                                                  1.39

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_53_/CK (EDFFX1TS)               0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.55


  Startpoint: alu_a_29i_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_41_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_4_/CK (DFFQX1TS)                        0.00       0.00 r
  alu_a_29i_r_reg_4_/Q (DFFQX1TS)                         0.64       0.64 r
  ...
  u_fpalu_s2_br4_pp_r_reg_41_/D (EDFFX1TS)                0.75       1.39 r
  data arrival time                                                  1.39

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_41_/CK (EDFFX1TS)               0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.55


  Startpoint: alu_a_29i_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_2_/CK (DFFQX1TS)                        0.00       0.00 r
  alu_a_29i_r_reg_2_/Q (DFFQX1TS)                         0.64       0.64 r
  ...
  u_fpalu_s2_br4_pp_r_reg_27_/D (EDFFX1TS)                0.75       1.39 r
  data arrival time                                                  1.39

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_27_/CK (EDFFX1TS)               0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.55


  Startpoint: u_fpalu_s5_ea_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[27]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_ea_r_reg_5_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s5_ea_r_reg_5_/Q (DFFQX1TS)                     0.64       0.64 r
  ...
  dout_29i[27] (out)                                      0.52       1.15 r
  data arrival time                                                  1.15

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                  -0.50      -0.40
  data required time                                                -0.40
  --------------------------------------------------------------------------
  data required time                                                -0.40
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.55


  Startpoint: alu_a_29i_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_54_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_5_/CK (DFFQX1TS)                        0.00       0.00 r
  alu_a_29i_r_reg_5_/Q (DFFQX1TS)                         0.64       0.64 r
  ...
  u_fpalu_s2_br4_pp_r_reg_54_/D (EDFFX1TS)                0.77       1.41 r
  data arrival time                                                  1.41

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_54_/CK (EDFFX1TS)               0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -1.41
  --------------------------------------------------------------------------
  slack (MET)                                                        1.57


  Startpoint: alu_a_29i_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_42_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_5_/CK (DFFQX1TS)                        0.00       0.00 r
  alu_a_29i_r_reg_5_/Q (DFFQX1TS)                         0.64       0.64 r
  ...
  u_fpalu_s2_br4_pp_r_reg_42_/D (EDFFX1TS)                0.77       1.41 r
  data arrival time                                                  1.41

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_42_/CK (EDFFX1TS)               0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -1.41
  --------------------------------------------------------------------------
  slack (MET)                                                        1.57


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_48_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_48_/E (EDFFX1TS)                0.68       1.39 r
  data arrival time                                                  1.39

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_48_/CK (EDFFX1TS)               0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.57


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_49_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_49_/E (EDFFX1TS)                0.68       1.39 r
  data arrival time                                                  1.39

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_49_/CK (EDFFX1TS)               0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.57


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_50_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_50_/E (EDFFX1TS)                0.68       1.39 r
  data arrival time                                                  1.39

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_50_/CK (EDFFX1TS)               0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.57


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_54_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_54_/E (EDFFX1TS)                0.68       1.39 r
  data arrival time                                                  1.39

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_54_/CK (EDFFX1TS)               0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.57


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_63_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_63_/E (EDFFX1TS)                0.68       1.39 r
  data arrival time                                                  1.39

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_63_/CK (EDFFX1TS)               0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.57


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_51_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_51_/E (EDFFX1TS)                0.68       1.39 r
  data arrival time                                                  1.39

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_51_/CK (EDFFX1TS)               0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.57


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_64_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_64_/E (EDFFX1TS)                0.68       1.39 r
  data arrival time                                                  1.39

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_64_/CK (EDFFX1TS)               0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.57


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_65_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_65_/E (EDFFX1TS)                0.68       1.39 r
  data arrival time                                                  1.39

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_65_/CK (EDFFX1TS)               0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.57


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_52_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_52_/E (EDFFX1TS)                0.68       1.39 r
  data arrival time                                                  1.39

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_52_/CK (EDFFX1TS)               0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.57


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_53_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_53_/E (EDFFX1TS)                0.68       1.39 r
  data arrival time                                                  1.39

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_53_/CK (EDFFX1TS)               0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.57


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_s_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_s_r_reg_1_/E (EDFFX1TS)                  0.68       1.39 r
  data arrival time                                                  1.39

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_s_r_reg_1_/CK (EDFFX1TS)                 0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.57


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_s_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_s_r_reg_2_/E (EDFFX1TS)                  0.68       1.39 r
  data arrival time                                                  1.39

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_s_r_reg_2_/CK (EDFFX1TS)                 0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.57


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_35_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_35_/E (EDFFX1TS)                0.68       1.39 r
  data arrival time                                                  1.39

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_35_/CK (EDFFX1TS)               0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.57


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_47_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_47_/E (EDFFX1TS)                0.68       1.39 r
  data arrival time                                                  1.39

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_47_/CK (EDFFX1TS)               0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.57


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_36_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_36_/E (EDFFX1TS)                0.68       1.39 r
  data arrival time                                                  1.39

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_36_/CK (EDFFX1TS)               0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.57


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_37_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_37_/E (EDFFX1TS)                0.68       1.39 r
  data arrival time                                                  1.39

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_37_/CK (EDFFX1TS)               0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.57


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_38_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_38_/E (EDFFX1TS)                0.68       1.39 r
  data arrival time                                                  1.39

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_38_/CK (EDFFX1TS)               0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.57


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_39_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_39_/E (EDFFX1TS)                0.68       1.39 r
  data arrival time                                                  1.39

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_39_/CK (EDFFX1TS)               0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.57


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_40_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_40_/E (EDFFX1TS)                0.68       1.39 r
  data arrival time                                                  1.39

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_40_/CK (EDFFX1TS)               0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.57


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_41_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_41_/E (EDFFX1TS)                0.68       1.39 r
  data arrival time                                                  1.39

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_41_/CK (EDFFX1TS)               0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.57


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_42_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_42_/E (EDFFX1TS)                0.68       1.39 r
  data arrival time                                                  1.39

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_42_/CK (EDFFX1TS)               0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.57


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_43_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_43_/E (EDFFX1TS)                0.68       1.39 r
  data arrival time                                                  1.39

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_43_/CK (EDFFX1TS)               0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.57


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_44_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_44_/E (EDFFX1TS)                0.68       1.39 r
  data arrival time                                                  1.39

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_44_/CK (EDFFX1TS)               0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.57


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_45_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_45_/E (EDFFX1TS)                0.68       1.39 r
  data arrival time                                                  1.39

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_45_/CK (EDFFX1TS)               0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.57


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_46_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_46_/E (EDFFX1TS)                0.68       1.39 r
  data arrival time                                                  1.39

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_46_/CK (EDFFX1TS)               0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.57


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_24_/E (EDFFX1TS)                0.68       1.39 r
  data arrival time                                                  1.39

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_24_/CK (EDFFX1TS)               0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.57


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_25_/E (EDFFX1TS)                0.68       1.39 r
  data arrival time                                                  1.39

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_25_/CK (EDFFX1TS)               0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.57


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_26_/E (EDFFX1TS)                0.68       1.39 r
  data arrival time                                                  1.39

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_26_/CK (EDFFX1TS)               0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.57


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_s_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_s_r_reg_0_/E (EDFFX1TS)                  0.68       1.39 r
  data arrival time                                                  1.39

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_s_r_reg_0_/CK (EDFFX1TS)                 0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.57


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_11_/E (EDFFX1TS)                0.68       1.39 r
  data arrival time                                                  1.39

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_11_/CK (EDFFX1TS)               0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.57


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_23_/E (EDFFX1TS)                0.68       1.39 r
  data arrival time                                                  1.39

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_23_/CK (EDFFX1TS)               0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.57


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_12_/E (EDFFX1TS)                0.68       1.39 r
  data arrival time                                                  1.39

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_12_/CK (EDFFX1TS)               0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.57


  Startpoint: u_fpalu_s4_many_r_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_lzd_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_14_/CK (DFFQX1TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_14_/Q (DFFQX1TS)                  0.61       0.61 r
  ...
  u_fpalu_s5_lzd_r_reg_2_/D (DFFQX1TS)                    1.04       1.65 f
  data arrival time                                                  1.65

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s5_lzd_r_reg_2_/CK (DFFQX1TS)                   0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.65
  --------------------------------------------------------------------------
  slack (MET)                                                        1.57


  Startpoint: u_fpalu_s5_many_skip_r_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[12]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_12_/CK (EDFFX1TS)            0.00       0.00 r
  u_fpalu_s5_many_skip_r_reg_12_/Q (EDFFX1TS)             0.60       0.60 r
  ...
  dout_29i[12] (out)                                      0.57       1.18 r
  data arrival time                                                  1.18

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                  -0.50      -0.40
  data required time                                                -0.40
  --------------------------------------------------------------------------
  data required time                                                -0.40
  data arrival time                                                 -1.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.58


  Startpoint: u_fpalu_s5_many_skip_r_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[13]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_13_/CK (EDFFX1TS)            0.00       0.00 r
  u_fpalu_s5_many_skip_r_reg_13_/Q (EDFFX1TS)             0.60       0.60 r
  ...
  dout_29i[13] (out)                                      0.57       1.18 r
  data arrival time                                                  1.18

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                  -0.50      -0.40
  data required time                                                -0.40
  --------------------------------------------------------------------------
  data required time                                                -0.40
  data arrival time                                                 -1.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.58


  Startpoint: u_fpalu_s5_many_skip_r_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[14]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_14_/CK (EDFFX1TS)            0.00       0.00 r
  u_fpalu_s5_many_skip_r_reg_14_/Q (EDFFX1TS)             0.60       0.60 r
  ...
  dout_29i[14] (out)                                      0.57       1.18 r
  data arrival time                                                  1.18

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                  -0.50      -0.40
  data required time                                                -0.40
  --------------------------------------------------------------------------
  data required time                                                -0.40
  data arrival time                                                 -1.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.58


  Startpoint: u_fpalu_s5_many_skip_r_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[11]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_11_/CK (EDFFX1TS)            0.00       0.00 r
  u_fpalu_s5_many_skip_r_reg_11_/Q (EDFFX1TS)             0.60       0.60 r
  ...
  dout_29i[11] (out)                                      0.57       1.18 r
  data arrival time                                                  1.18

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                  -0.50      -0.40
  data required time                                                -0.40
  --------------------------------------------------------------------------
  data required time                                                -0.40
  data arrival time                                                 -1.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.58


  Startpoint: u_fpalu_s5_many_skip_r_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[15]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_15_/CK (EDFFX1TS)            0.00       0.00 r
  u_fpalu_s5_many_skip_r_reg_15_/Q (EDFFX1TS)             0.60       0.60 r
  ...
  dout_29i[15] (out)                                      0.57       1.18 r
  data arrival time                                                  1.18

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                  -0.50      -0.40
  data required time                                                -0.40
  --------------------------------------------------------------------------
  data required time                                                -0.40
  data arrival time                                                 -1.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.58


  Startpoint: u_fpalu_s5_many_skip_r_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[10]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_10_/CK (EDFFX1TS)            0.00       0.00 r
  u_fpalu_s5_many_skip_r_reg_10_/Q (EDFFX1TS)             0.60       0.60 r
  ...
  dout_29i[10] (out)                                      0.57       1.18 r
  data arrival time                                                  1.18

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                  -0.50      -0.40
  data required time                                                -0.40
  --------------------------------------------------------------------------
  data required time                                                -0.40
  data arrival time                                                 -1.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.58


  Startpoint: alu_a_29i_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_5_/CK (DFFQX1TS)                        0.00       0.00 r
  alu_a_29i_r_reg_5_/Q (DFFQX1TS)                         0.64       0.64 r
  ...
  u_fpalu_s2_br4_pp_r_reg_18_/D (EDFFX1TS)                0.78       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_18_/CK (EDFFX1TS)               0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.58


  Startpoint: alu_a_29i_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_5_/CK (DFFQX1TS)                        0.00       0.00 r
  alu_a_29i_r_reg_5_/Q (DFFQX1TS)                         0.64       0.64 r
  ...
  u_fpalu_s2_br4_pp_r_reg_30_/D (EDFFX1TS)                0.78       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_30_/CK (EDFFX1TS)               0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.58


  Startpoint: alu_b_29i_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_0_/CK (DFFQX1TS)                        0.00       0.00 r
  alu_b_29i_r_reg_0_/Q (DFFQX1TS)                         0.62       0.62 r
  ...
  u_fpalu_s2_br4_pp_r_reg_10_/D (EDFFX1TS)                0.81       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_10_/CK (EDFFX1TS)               0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.58


  Startpoint: alu_a_29i_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_0_/CK (DFFQX1TS)                        0.00       0.00 r
  alu_a_29i_r_reg_0_/Q (DFFQX1TS)                         0.73       0.73 f
  ...
  u_fpalu_s2_br4_pp_r_reg_25_/D (EDFFX1TS)                0.68       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_25_/CK (EDFFX1TS)               0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.58


  Startpoint: alu_a_29i_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_0_/CK (DFFQX1TS)                        0.00       0.00 r
  alu_a_29i_r_reg_0_/Q (DFFQX1TS)                         0.73       0.73 f
  ...
  u_fpalu_s2_br4_pp_r_reg_13_/D (EDFFX1TS)                0.68       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_13_/CK (EDFFX1TS)               0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.58


  Startpoint: u_fpalu_s5_ea_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[22]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_ea_r_reg_0_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s5_ea_r_reg_0_/Q (DFFQX1TS)                     0.65       0.65 r
  ...
  dout_29i[22] (out)                                      0.53       1.18 r
  data arrival time                                                  1.18

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                  -0.50      -0.40
  data required time                                                -0.40
  --------------------------------------------------------------------------
  data required time                                                -0.40
  data arrival time                                                 -1.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.58


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_13_/E (EDFFX1TS)                0.68       1.40 r
  data arrival time                                                  1.40

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_13_/CK (EDFFX1TS)               0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        1.58


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_14_/E (EDFFX1TS)                0.68       1.40 r
  data arrival time                                                  1.40

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_14_/CK (EDFFX1TS)               0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        1.58


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_15_/E (EDFFX1TS)                0.68       1.40 r
  data arrival time                                                  1.40

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_15_/CK (EDFFX1TS)               0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        1.58


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_16_/E (EDFFX1TS)                0.68       1.40 r
  data arrival time                                                  1.40

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_16_/CK (EDFFX1TS)               0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        1.58


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_17_/E (EDFFX1TS)                0.68       1.40 r
  data arrival time                                                  1.40

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_17_/CK (EDFFX1TS)               0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        1.58


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_18_/E (EDFFX1TS)                0.68       1.40 r
  data arrival time                                                  1.40

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_18_/CK (EDFFX1TS)               0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        1.58


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_19_/E (EDFFX1TS)                0.68       1.40 r
  data arrival time                                                  1.40

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_19_/CK (EDFFX1TS)               0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        1.58


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_20_/E (EDFFX1TS)                0.68       1.40 r
  data arrival time                                                  1.40

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_20_/CK (EDFFX1TS)               0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        1.58


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_21_/E (EDFFX1TS)                0.68       1.40 r
  data arrival time                                                  1.40

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_21_/CK (EDFFX1TS)               0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        1.58


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_22_/E (EDFFX1TS)                0.68       1.40 r
  data arrival time                                                  1.40

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_22_/CK (EDFFX1TS)               0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        1.58


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_0_/E (EDFFX1TS)                 0.68       1.40 r
  data arrival time                                                  1.40

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_0_/CK (EDFFX1TS)                0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        1.58


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_1_/E (EDFFX1TS)                 0.68       1.40 r
  data arrival time                                                  1.40

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_1_/CK (EDFFX1TS)                0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        1.58


  Startpoint: alu_a_29i_r_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_71_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_9_/CK (DFFQX1TS)                        0.00       0.00 r
  alu_a_29i_r_reg_9_/Q (DFFQX1TS)                         0.63       0.63 r
  ...
  u_fpalu_s2_br4_pp_r_reg_71_/D (EDFFX1TS)                0.78       1.40 r
  data arrival time                                                  1.40

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_71_/CK (EDFFX1TS)               0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        1.58


  Startpoint: u_fpalu_s5_ea_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[23]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_ea_r_reg_1_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s5_ea_r_reg_1_/Q (DFFQX1TS)                     0.66       0.66 r
  ...
  dout_29i[23] (out)                                      0.53       1.19 r
  data arrival time                                                  1.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                  -0.50      -0.40
  data required time                                                -0.40
  --------------------------------------------------------------------------
  data required time                                                -0.40
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (MET)                                                        1.59


  Startpoint: u_fpalu_s5_ea_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[26]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_ea_r_reg_4_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s5_ea_r_reg_4_/Q (DFFQX1TS)                     0.66       0.66 r
  ...
  dout_29i[26] (out)                                      0.53       1.19 r
  data arrival time                                                  1.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                  -0.50      -0.40
  data required time                                                -0.40
  --------------------------------------------------------------------------
  data required time                                                -0.40
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (MET)                                                        1.59


  Startpoint: u_fpalu_s5_ea_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[25]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_ea_r_reg_3_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s5_ea_r_reg_3_/Q (DFFQX1TS)                     0.66       0.66 r
  ...
  dout_29i[25] (out)                                      0.53       1.19 r
  data arrival time                                                  1.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                  -0.50      -0.40
  data required time                                                -0.40
  --------------------------------------------------------------------------
  data required time                                                -0.40
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (MET)                                                        1.59


  Startpoint: u_fpalu_s5_ea_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[24]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_ea_r_reg_2_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s5_ea_r_reg_2_/Q (DFFQX1TS)                     0.66       0.66 r
  ...
  dout_29i[24] (out)                                      0.53       1.19 r
  data arrival time                                                  1.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                  -0.50      -0.40
  data required time                                                -0.40
  --------------------------------------------------------------------------
  data required time                                                -0.40
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (MET)                                                        1.59


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_2_/E (EDFFX1TS)                 0.70       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_2_/CK (EDFFX1TS)                0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.60


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_3_/E (EDFFX1TS)                 0.70       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_3_/CK (EDFFX1TS)                0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.60


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_4_/E (EDFFX1TS)                 0.70       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_4_/CK (EDFFX1TS)                0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.60


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_5_/E (EDFFX1TS)                 0.70       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_5_/CK (EDFFX1TS)                0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.60


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_6_/E (EDFFX1TS)                 0.70       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_6_/CK (EDFFX1TS)                0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.60


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_7_/E (EDFFX1TS)                 0.70       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_7_/CK (EDFFX1TS)                0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.60


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_8_/E (EDFFX1TS)                 0.70       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_8_/CK (EDFFX1TS)                0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.60


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_9_/E (EDFFX1TS)                 0.70       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_9_/CK (EDFFX1TS)                0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.60


  Startpoint: ss_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_opcode_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_2_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_2_/Q (DFFRXLTS)                 0.80       0.80 r
  ...
  alu_opcode_r_reg_0_/D (DFFQX1TS)         0.79       1.59 r
  data arrival time                                   1.59

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  alu_opcode_r_reg_0_/CK (DFFQX1TS)        0.00       0.10 r
  library hold time                       -0.12      -0.02
  data required time                                 -0.02
  -----------------------------------------------------------
  data required time                                 -0.02
  data arrival time                                  -1.59
  -----------------------------------------------------------
  slack (MET)                                         1.61


  Startpoint: u_fpalu_s5_many_skip_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_5_/CK (EDFFX1TS)             0.00       0.00 r
  u_fpalu_s5_many_skip_r_reg_5_/Q (EDFFX1TS)              0.58       0.58 f
  ...
  dout_29i[5] (out)                                       0.64       1.23 f
  data arrival time                                                  1.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                  -0.50      -0.40
  data required time                                                -0.40
  --------------------------------------------------------------------------
  data required time                                                -0.40
  data arrival time                                                 -1.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.63


  Startpoint: u_fpalu_s5_many_skip_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[4]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_4_/CK (EDFFX1TS)             0.00       0.00 r
  u_fpalu_s5_many_skip_r_reg_4_/Q (EDFFX1TS)              0.58       0.58 f
  ...
  dout_29i[4] (out)                                       0.64       1.23 f
  data arrival time                                                  1.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                  -0.50      -0.40
  data required time                                                -0.40
  --------------------------------------------------------------------------
  data required time                                                -0.40
  data arrival time                                                 -1.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.63


  Startpoint: u_fpalu_s5_many_skip_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[2]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_2_/CK (EDFFX1TS)             0.00       0.00 r
  u_fpalu_s5_many_skip_r_reg_2_/Q (EDFFX1TS)              0.58       0.58 f
  ...
  dout_29i[2] (out)                                       0.64       1.23 f
  data arrival time                                                  1.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                  -0.50      -0.40
  data required time                                                -0.40
  --------------------------------------------------------------------------
  data required time                                                -0.40
  data arrival time                                                 -1.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.63


  Startpoint: u_fpalu_s5_many_skip_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[1]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_1_/CK (EDFFX1TS)             0.00       0.00 r
  u_fpalu_s5_many_skip_r_reg_1_/Q (EDFFX1TS)              0.58       0.58 f
  ...
  dout_29i[1] (out)                                       0.64       1.23 f
  data arrival time                                                  1.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                  -0.50      -0.40
  data required time                                                -0.40
  --------------------------------------------------------------------------
  data required time                                                -0.40
  data arrival time                                                 -1.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.63


  Startpoint: u_fpalu_s5_many_skip_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_0_/CK (EDFFX1TS)             0.00       0.00 r
  u_fpalu_s5_many_skip_r_reg_0_/Q (EDFFX1TS)              0.58       0.58 f
  ...
  dout_29i[0] (out)                                       0.64       1.23 f
  data arrival time                                                  1.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                  -0.50      -0.40
  data required time                                                -0.40
  --------------------------------------------------------------------------
  data required time                                                -0.40
  data arrival time                                                 -1.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.63


  Startpoint: alu_a_29i_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_62_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_0_/CK (DFFQX1TS)                        0.00       0.00 r
  alu_a_29i_r_reg_0_/Q (DFFQX1TS)                         0.64       0.64 r
  ...
  u_fpalu_s2_br4_pp_r_reg_62_/D (EDFFX1TS)                0.83       1.47 r
  data arrival time                                                  1.47

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_62_/CK (EDFFX1TS)               0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -1.47
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: alu_a_29i_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_39_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_1_/CK (DFFQX1TS)                        0.00       0.00 r
  alu_a_29i_r_reg_1_/Q (DFFQX1TS)                         0.74       0.74 f
  ...
  u_fpalu_s2_br4_pp_r_reg_39_/D (EDFFX1TS)                0.74       1.48 r
  data arrival time                                                  1.48

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_39_/CK (EDFFX1TS)               0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -1.48
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: u_fpalu_s5_many_skip_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[3]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_3_/CK (EDFFX1TS)             0.00       0.00 r
  u_fpalu_s5_many_skip_r_reg_3_/Q (EDFFX1TS)              0.58       0.58 f
  ...
  dout_29i[3] (out)                                       0.70       1.28 f
  data arrival time                                                  1.28

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                  -0.50      -0.40
  data required time                                                -0.40
  --------------------------------------------------------------------------
  data required time                                                -0.40
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (MET)                                                        1.68


  Startpoint: u_fpalu_s5_many_skip_r_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[9]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_9_/CK (EDFFX1TS)             0.00       0.00 r
  u_fpalu_s5_many_skip_r_reg_9_/Q (EDFFX1TS)              0.58       0.58 f
  ...
  dout_29i[9] (out)                                       0.70       1.28 f
  data arrival time                                                  1.28

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                  -0.50      -0.40
  data required time                                                -0.40
  --------------------------------------------------------------------------
  data required time                                                -0.40
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (MET)                                                        1.68


  Startpoint: u_fpalu_s5_many_skip_r_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[8]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_8_/CK (EDFFX1TS)             0.00       0.00 r
  u_fpalu_s5_many_skip_r_reg_8_/Q (EDFFX1TS)              0.58       0.58 f
  ...
  dout_29i[8] (out)                                       0.70       1.28 f
  data arrival time                                                  1.28

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                  -0.50      -0.40
  data required time                                                -0.40
  --------------------------------------------------------------------------
  data required time                                                -0.40
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (MET)                                                        1.68


  Startpoint: u_fpalu_s5_many_skip_r_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[7]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_7_/CK (EDFFX1TS)             0.00       0.00 r
  u_fpalu_s5_many_skip_r_reg_7_/Q (EDFFX1TS)              0.58       0.58 f
  ...
  dout_29i[7] (out)                                       0.70       1.28 f
  data arrival time                                                  1.28

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                  -0.50      -0.40
  data required time                                                -0.40
  --------------------------------------------------------------------------
  data required time                                                -0.40
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (MET)                                                        1.68


  Startpoint: u_fpalu_s5_many_skip_r_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[6]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_6_/CK (EDFFX1TS)             0.00       0.00 r
  u_fpalu_s5_many_skip_r_reg_6_/Q (EDFFX1TS)              0.60       0.60 r
  ...
  dout_29i[6] (out)                                       0.70       1.30 r
  data arrival time                                                  1.30

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                  -0.50      -0.40
  data required time                                                -0.40
  --------------------------------------------------------------------------
  data required time                                                -0.40
  data arrival time                                                 -1.30
  --------------------------------------------------------------------------
  slack (MET)                                                        1.70


  Startpoint: alu_a_29i_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_40_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_3_/CK (DFFQX1TS)                        0.00       0.00 r
  alu_a_29i_r_reg_3_/Q (DFFQX1TS)                         0.64       0.64 r
  ...
  u_fpalu_s2_br4_pp_r_reg_40_/D (EDFFX1TS)                0.94       1.58 r
  data arrival time                                                  1.58

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_40_/CK (EDFFX1TS)               0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -1.58
  --------------------------------------------------------------------------
  slack (MET)                                                        1.74


  Startpoint: alu_a_29i_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_4_/CK (DFFQX1TS)                        0.00       0.00 r
  alu_a_29i_r_reg_4_/Q (DFFQX1TS)                         0.64       0.64 r
  ...
  u_fpalu_s2_br4_pp_r_reg_29_/D (EDFFX1TS)                0.94       1.58 r
  data arrival time                                                  1.58

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_fpalu_s2_br4_pp_r_reg_29_/CK (EDFFX1TS)               0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -1.58
  --------------------------------------------------------------------------
  slack (MET)                                                        1.74


  Startpoint: dmem_addr_r_reg_2_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_dmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  dmem_addr_r_reg_2_/CKN (DFFNSRX1TS)      0.00     195.00 f
  dmem_addr_r_reg_2_/Q (DFFNSRX1TS)        0.71     195.71 f
  u_dmem/A[2] (SP_DMEM)                    0.00     195.71 f
  data arrival time                                 195.71

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  u_dmem/CLK (SP_DMEM)                     0.00       0.10 r
  library hold time                        0.00       0.10
  data required time                                  0.10
  -----------------------------------------------------------
  data required time                                  0.10
  data arrival time                                -195.71
  -----------------------------------------------------------
  slack (MET)                                       195.61


  Startpoint: dmem_addr_r_reg_0_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_dmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  dmem_addr_r_reg_0_/CKN (DFFNSRX1TS)      0.00     195.00 f
  dmem_addr_r_reg_0_/Q (DFFNSRX1TS)        0.72     195.72 f
  u_dmem/A[0] (SP_DMEM)                    0.00     195.72 f
  data arrival time                                 195.72

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  u_dmem/CLK (SP_DMEM)                     0.00       0.10 r
  library hold time                        0.00       0.10
  data required time                                  0.10
  -----------------------------------------------------------
  data required time                                  0.10
  data arrival time                                -195.72
  -----------------------------------------------------------
  slack (MET)                                       195.62


  Startpoint: dmem_addr_r_reg_5_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_dmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  dmem_addr_r_reg_5_/CKN (DFFNSRX1TS)      0.00     195.00 f
  dmem_addr_r_reg_5_/Q (DFFNSRX1TS)        0.73     195.73 f
  u_dmem/A[5] (SP_DMEM)                    0.00     195.73 f
  data arrival time                                 195.73

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  u_dmem/CLK (SP_DMEM)                     0.00       0.10 r
  library hold time                        0.00       0.10
  data required time                                  0.10
  -----------------------------------------------------------
  data required time                                  0.10
  data arrival time                                -195.73
  -----------------------------------------------------------
  slack (MET)                                       195.63


  Startpoint: dmem_addr_r_reg_1_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_dmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  dmem_addr_r_reg_1_/CKN (DFFNSRX1TS)      0.00     195.00 f
  dmem_addr_r_reg_1_/Q (DFFNSRX1TS)        0.73     195.73 f
  u_dmem/A[1] (SP_DMEM)                    0.00     195.73 f
  data arrival time                                 195.73

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  u_dmem/CLK (SP_DMEM)                     0.00       0.10 r
  library hold time                        0.00       0.10
  data required time                                  0.10
  -----------------------------------------------------------
  data required time                                  0.10
  data arrival time                                -195.73
  -----------------------------------------------------------
  slack (MET)                                       195.63


  Startpoint: dmem_addr_r_reg_4_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_dmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  dmem_addr_r_reg_4_/CKN (DFFNSRX1TS)      0.00     195.00 f
  dmem_addr_r_reg_4_/Q (DFFNSRX1TS)        0.74     195.74 f
  u_dmem/A[4] (SP_DMEM)                    0.00     195.74 f
  data arrival time                                 195.74

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  u_dmem/CLK (SP_DMEM)                     0.00       0.10 r
  library hold time                        0.00       0.10
  data required time                                  0.10
  -----------------------------------------------------------
  data required time                                  0.10
  data arrival time                                -195.74
  -----------------------------------------------------------
  slack (MET)                                       195.64


  Startpoint: dmem_addr_r_reg_3_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_dmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  dmem_addr_r_reg_3_/CKN (DFFNSRX1TS)      0.00     195.00 f
  dmem_addr_r_reg_3_/Q (DFFNSRX1TS)        0.75     195.75 f
  u_dmem/A[3] (SP_DMEM)                    0.00     195.75 f
  data arrival time                                 195.75

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  u_dmem/CLK (SP_DMEM)                     0.00       0.10 r
  library hold time                        0.00       0.10
  data required time                                  0.10
  -----------------------------------------------------------
  data required time                                  0.10
  data arrival time                                -195.75
  -----------------------------------------------------------
  slack (MET)                                       195.65


  Startpoint: dmem_wr_r_reg
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_dmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  dmem_wr_r_reg/CKN (DFFNSRX1TS)           0.00     195.00 f
  dmem_wr_r_reg/QN (DFFNSRX1TS)            0.85     195.85 r
  u_dmem/WEN (SP_DMEM)                     0.00     195.85 r
  data arrival time                                 195.85

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  u_dmem/CLK (SP_DMEM)                     0.00       0.10 r
  library hold time                        0.00       0.10
  data required time                                  0.10
  -----------------------------------------------------------
  data required time                                  0.10
  data arrival time                                -195.85
  -----------------------------------------------------------
  slack (MET)                                       195.75


  Startpoint: u_fpalu_s5_many_skip_r_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_19_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s5_many_skip_r_reg_19_/CK (EDFFX1TS)            0.00     390.00 r
  u_fpalu_s5_many_skip_r_reg_19_/Q (EDFFX1TS)             0.61     390.61 r
  ...
  alumux_self_fp29i_r_reg_19_/D (DFFNSRX1TS)              0.34     390.95 r
  data arrival time                                                390.95

  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  clock uncertainty                                       0.10     195.10
  alumux_self_fp29i_r_reg_19_/CKN (DFFNSRX1TS)            0.00     195.10 f
  library hold time                                       0.10     195.20
  data required time                                               195.20
  --------------------------------------------------------------------------
  data required time                                               195.20
  data arrival time                                               -390.95
  --------------------------------------------------------------------------
  slack (MET)                                                      195.75


  Startpoint: u_fpalu_s5_many_skip_r_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_20_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s5_many_skip_r_reg_20_/CK (EDFFX1TS)            0.00     390.00 r
  u_fpalu_s5_many_skip_r_reg_20_/Q (EDFFX1TS)             0.61     390.61 r
  ...
  alumux_self_fp29i_r_reg_20_/D (DFFNSRX1TS)              0.34     390.95 r
  data arrival time                                                390.95

  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  clock uncertainty                                       0.10     195.10
  alumux_self_fp29i_r_reg_20_/CKN (DFFNSRX1TS)            0.00     195.10 f
  library hold time                                       0.10     195.20
  data required time                                               195.20
  --------------------------------------------------------------------------
  data required time                                               195.20
  data arrival time                                               -390.95
  --------------------------------------------------------------------------
  slack (MET)                                                      195.75


  Startpoint: u_fpalu_s5_many_skip_r_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_16_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s5_many_skip_r_reg_16_/CK (EDFFX1TS)            0.00     390.00 r
  u_fpalu_s5_many_skip_r_reg_16_/Q (EDFFX1TS)             0.60     390.60 r
  ...
  alumux_self_fp29i_r_reg_16_/D (DFFNSRX1TS)              0.35     390.95 r
  data arrival time                                                390.95

  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  clock uncertainty                                       0.10     195.10
  alumux_self_fp29i_r_reg_16_/CKN (DFFNSRX1TS)            0.00     195.10 f
  library hold time                                       0.10     195.20
  data required time                                               195.20
  --------------------------------------------------------------------------
  data required time                                               195.20
  data arrival time                                               -390.95
  --------------------------------------------------------------------------
  slack (MET)                                                      195.76


  Startpoint: u_fpalu_s5_many_skip_r_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_21_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s5_many_skip_r_reg_21_/CK (EDFFX1TS)            0.00     390.00 r
  u_fpalu_s5_many_skip_r_reg_21_/Q (EDFFX1TS)             0.60     390.60 r
  ...
  alumux_self_fp29i_r_reg_21_/D (DFFNSRX1TS)              0.35     390.95 r
  data arrival time                                                390.95

  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  clock uncertainty                                       0.10     195.10
  alumux_self_fp29i_r_reg_21_/CKN (DFFNSRX1TS)            0.00     195.10 f
  library hold time                                       0.10     195.20
  data required time                                               195.20
  --------------------------------------------------------------------------
  data required time                                               195.20
  data arrival time                                               -390.95
  --------------------------------------------------------------------------
  slack (MET)                                                      195.76


  Startpoint: u_fpalu_s5_many_skip_r_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_18_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s5_many_skip_r_reg_18_/CK (EDFFX1TS)            0.00     390.00 r
  u_fpalu_s5_many_skip_r_reg_18_/Q (EDFFX1TS)             0.60     390.60 r
  ...
  alumux_self_fp29i_r_reg_18_/D (DFFNSRX1TS)              0.35     390.95 r
  data arrival time                                                390.95

  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  clock uncertainty                                       0.10     195.10
  alumux_self_fp29i_r_reg_18_/CKN (DFFNSRX1TS)            0.00     195.10 f
  library hold time                                       0.10     195.20
  data required time                                               195.20
  --------------------------------------------------------------------------
  data required time                                               195.20
  data arrival time                                               -390.95
  --------------------------------------------------------------------------
  slack (MET)                                                      195.76


  Startpoint: u_fpalu_s5_many_skip_r_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_17_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s5_many_skip_r_reg_17_/CK (EDFFX1TS)            0.00     390.00 r
  u_fpalu_s5_many_skip_r_reg_17_/Q (EDFFX1TS)             0.60     390.60 r
  ...
  alumux_self_fp29i_r_reg_17_/D (DFFNSRX1TS)              0.35     390.95 r
  data arrival time                                                390.95

  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  clock uncertainty                                       0.10     195.10
  alumux_self_fp29i_r_reg_17_/CKN (DFFNSRX1TS)            0.00     195.10 f
  library hold time                                       0.10     195.20
  data required time                                               195.20
  --------------------------------------------------------------------------
  data required time                                               195.20
  data arrival time                                               -390.95
  --------------------------------------------------------------------------
  slack (MET)                                                      195.76


  Startpoint: u_fpalu_s5_many_skip_r_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_15_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s5_many_skip_r_reg_15_/CK (EDFFX1TS)            0.00     390.00 r
  u_fpalu_s5_many_skip_r_reg_15_/Q (EDFFX1TS)             0.60     390.60 r
  ...
  alumux_self_fp29i_r_reg_15_/D (DFFNSRX1TS)              0.36     390.96 r
  data arrival time                                                390.96

  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  clock uncertainty                                       0.10     195.10
  alumux_self_fp29i_r_reg_15_/CKN (DFFNSRX1TS)            0.00     195.10 f
  library hold time                                       0.09     195.19
  data required time                                               195.19
  --------------------------------------------------------------------------
  data required time                                               195.19
  data arrival time                                               -390.96
  --------------------------------------------------------------------------
  slack (MET)                                                      195.77


  Startpoint: u_fpalu_s5_many_skip_r_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_14_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s5_many_skip_r_reg_14_/CK (EDFFX1TS)            0.00     390.00 r
  u_fpalu_s5_many_skip_r_reg_14_/Q (EDFFX1TS)             0.60     390.60 r
  ...
  alumux_self_fp29i_r_reg_14_/D (DFFNSRX1TS)              0.36     390.96 r
  data arrival time                                                390.96

  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  clock uncertainty                                       0.10     195.10
  alumux_self_fp29i_r_reg_14_/CKN (DFFNSRX1TS)            0.00     195.10 f
  library hold time                                       0.09     195.19
  data required time                                               195.19
  --------------------------------------------------------------------------
  data required time                                               195.19
  data arrival time                                               -390.96
  --------------------------------------------------------------------------
  slack (MET)                                                      195.77


  Startpoint: u_fpalu_s5_many_skip_r_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_12_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s5_many_skip_r_reg_12_/CK (EDFFX1TS)            0.00     390.00 r
  u_fpalu_s5_many_skip_r_reg_12_/Q (EDFFX1TS)             0.60     390.60 r
  ...
  alumux_self_fp29i_r_reg_12_/D (DFFNSRX1TS)              0.36     390.96 r
  data arrival time                                                390.96

  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  clock uncertainty                                       0.10     195.10
  alumux_self_fp29i_r_reg_12_/CKN (DFFNSRX1TS)            0.00     195.10 f
  library hold time                                       0.09     195.19
  data required time                                               195.19
  --------------------------------------------------------------------------
  data required time                                               195.19
  data arrival time                                               -390.96
  --------------------------------------------------------------------------
  slack (MET)                                                      195.77


  Startpoint: u_fpalu_s5_many_skip_r_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_11_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s5_many_skip_r_reg_11_/CK (EDFFX1TS)            0.00     390.00 r
  u_fpalu_s5_many_skip_r_reg_11_/Q (EDFFX1TS)             0.60     390.60 r
  ...
  alumux_self_fp29i_r_reg_11_/D (DFFNSRX1TS)              0.36     390.96 r
  data arrival time                                                390.96

  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  clock uncertainty                                       0.10     195.10
  alumux_self_fp29i_r_reg_11_/CKN (DFFNSRX1TS)            0.00     195.10 f
  library hold time                                       0.09     195.19
  data required time                                               195.19
  --------------------------------------------------------------------------
  data required time                                               195.19
  data arrival time                                               -390.96
  --------------------------------------------------------------------------
  slack (MET)                                                      195.77


  Startpoint: u_fpalu_s5_many_skip_r_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_10_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s5_many_skip_r_reg_10_/CK (EDFFX1TS)            0.00     390.00 r
  u_fpalu_s5_many_skip_r_reg_10_/Q (EDFFX1TS)             0.60     390.60 r
  ...
  alumux_self_fp29i_r_reg_10_/D (DFFNSRX1TS)              0.36     390.96 r
  data arrival time                                                390.96

  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  clock uncertainty                                       0.10     195.10
  alumux_self_fp29i_r_reg_10_/CKN (DFFNSRX1TS)            0.00     195.10 f
  library hold time                                       0.09     195.19
  data required time                                               195.19
  --------------------------------------------------------------------------
  data required time                                               195.19
  data arrival time                                               -390.96
  --------------------------------------------------------------------------
  slack (MET)                                                      195.77


  Startpoint: u_fpalu_s5_many_skip_r_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_13_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s5_many_skip_r_reg_13_/CK (EDFFX1TS)            0.00     390.00 r
  u_fpalu_s5_many_skip_r_reg_13_/Q (EDFFX1TS)             0.60     390.60 r
  ...
  alumux_self_fp29i_r_reg_13_/D (DFFNSRX1TS)              0.36     390.96 r
  data arrival time                                                390.96

  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  clock uncertainty                                       0.10     195.10
  alumux_self_fp29i_r_reg_13_/CKN (DFFNSRX1TS)            0.00     195.10 f
  library hold time                                       0.09     195.19
  data required time                                               195.19
  --------------------------------------------------------------------------
  data required time                                               195.19
  data arrival time                                               -390.96
  --------------------------------------------------------------------------
  slack (MET)                                                      195.77


  Startpoint: u_fpalu_s5_many_skip_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_4_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s5_many_skip_r_reg_4_/CK (EDFFX1TS)             0.00     390.00 r
  u_fpalu_s5_many_skip_r_reg_4_/Q (EDFFX1TS)              0.61     390.61 r
  ...
  alumux_self_fp29i_r_reg_4_/D (DFFNSRX1TS)               0.37     390.99 r
  data arrival time                                                390.99

  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  clock uncertainty                                       0.10     195.10
  alumux_self_fp29i_r_reg_4_/CKN (DFFNSRX1TS)             0.00     195.10 f
  library hold time                                       0.01     195.11
  data required time                                               195.11
  --------------------------------------------------------------------------
  data required time                                               195.11
  data arrival time                                               -390.99
  --------------------------------------------------------------------------
  slack (MET)                                                      195.87


  Startpoint: u_fpalu_s5_many_skip_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_1_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s5_many_skip_r_reg_1_/CK (EDFFX1TS)             0.00     390.00 r
  u_fpalu_s5_many_skip_r_reg_1_/Q (EDFFX1TS)              0.61     390.61 r
  ...
  alumux_self_fp29i_r_reg_1_/D (DFFNSRX1TS)               0.37     390.99 r
  data arrival time                                                390.99

  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  clock uncertainty                                       0.10     195.10
  alumux_self_fp29i_r_reg_1_/CKN (DFFNSRX1TS)             0.00     195.10 f
  library hold time                                       0.01     195.11
  data required time                                               195.11
  --------------------------------------------------------------------------
  data required time                                               195.11
  data arrival time                                               -390.99
  --------------------------------------------------------------------------
  slack (MET)                                                      195.87


  Startpoint: u_fpalu_s5_many_skip_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_0_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s5_many_skip_r_reg_0_/CK (EDFFX1TS)             0.00     390.00 r
  u_fpalu_s5_many_skip_r_reg_0_/Q (EDFFX1TS)              0.61     390.61 r
  ...
  alumux_self_fp29i_r_reg_0_/D (DFFNSRX1TS)               0.37     390.99 r
  data arrival time                                                390.99

  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  clock uncertainty                                       0.10     195.10
  alumux_self_fp29i_r_reg_0_/CKN (DFFNSRX1TS)             0.00     195.10 f
  library hold time                                       0.01     195.11
  data required time                                               195.11
  --------------------------------------------------------------------------
  data required time                                               195.11
  data arrival time                                               -390.99
  --------------------------------------------------------------------------
  slack (MET)                                                      195.87


  Startpoint: u_fpalu_s5_many_skip_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_2_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s5_many_skip_r_reg_2_/CK (EDFFX1TS)             0.00     390.00 r
  u_fpalu_s5_many_skip_r_reg_2_/Q (EDFFX1TS)              0.61     390.61 r
  ...
  alumux_self_fp29i_r_reg_2_/D (DFFNSRX1TS)               0.37     390.99 r
  data arrival time                                                390.99

  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  clock uncertainty                                       0.10     195.10
  alumux_self_fp29i_r_reg_2_/CKN (DFFNSRX1TS)             0.00     195.10 f
  library hold time                                       0.01     195.11
  data required time                                               195.11
  --------------------------------------------------------------------------
  data required time                                               195.11
  data arrival time                                               -390.99
  --------------------------------------------------------------------------
  slack (MET)                                                      195.87


  Startpoint: u_fpalu_s5_many_skip_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_5_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s5_many_skip_r_reg_5_/CK (EDFFX1TS)             0.00     390.00 r
  u_fpalu_s5_many_skip_r_reg_5_/Q (EDFFX1TS)              0.61     390.61 r
  ...
  alumux_self_fp29i_r_reg_5_/D (DFFNSRX1TS)               0.37     390.99 r
  data arrival time                                                390.99

  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  clock uncertainty                                       0.10     195.10
  alumux_self_fp29i_r_reg_5_/CKN (DFFNSRX1TS)             0.00     195.10 f
  library hold time                                       0.01     195.11
  data required time                                               195.11
  --------------------------------------------------------------------------
  data required time                                               195.11
  data arrival time                                               -390.99
  --------------------------------------------------------------------------
  slack (MET)                                                      195.87


  Startpoint: u_fpalu_s5_many_skip_r_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_6_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s5_many_skip_r_reg_6_/CK (EDFFX1TS)             0.00     390.00 r
  u_fpalu_s5_many_skip_r_reg_6_/Q (EDFFX1TS)              0.60     390.60 r
  ...
  alumux_self_fp29i_r_reg_6_/D (DFFNSRX1TS)               0.40     391.00 r
  data arrival time                                                391.00

  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  clock uncertainty                                       0.10     195.10
  alumux_self_fp29i_r_reg_6_/CKN (DFFNSRX1TS)             0.00     195.10 f
  library hold time                                       0.01     195.11
  data required time                                               195.11
  --------------------------------------------------------------------------
  data required time                                               195.11
  data arrival time                                               -391.00
  --------------------------------------------------------------------------
  slack (MET)                                                      195.89


  Startpoint: u_fpalu_s5_many_skip_r_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_8_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s5_many_skip_r_reg_8_/CK (EDFFX1TS)             0.00     390.00 r
  u_fpalu_s5_many_skip_r_reg_8_/Q (EDFFX1TS)              0.61     390.61 r
  ...
  alumux_self_fp29i_r_reg_8_/D (DFFNSRX1TS)               0.41     391.02 r
  data arrival time                                                391.02

  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  clock uncertainty                                       0.10     195.10
  alumux_self_fp29i_r_reg_8_/CKN (DFFNSRX1TS)             0.00     195.10 f
  library hold time                                       0.01     195.11
  data required time                                               195.11
  --------------------------------------------------------------------------
  data required time                                               195.11
  data arrival time                                               -391.02
  --------------------------------------------------------------------------
  slack (MET)                                                      195.91


  Startpoint: u_fpalu_s5_many_skip_r_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_9_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s5_many_skip_r_reg_9_/CK (EDFFX1TS)             0.00     390.00 r
  u_fpalu_s5_many_skip_r_reg_9_/Q (EDFFX1TS)              0.61     390.61 r
  ...
  alumux_self_fp29i_r_reg_9_/D (DFFNSRX1TS)               0.41     391.02 r
  data arrival time                                                391.02

  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  clock uncertainty                                       0.10     195.10
  alumux_self_fp29i_r_reg_9_/CKN (DFFNSRX1TS)             0.00     195.10 f
  library hold time                                       0.01     195.11
  data required time                                               195.11
  --------------------------------------------------------------------------
  data required time                                               195.11
  data arrival time                                               -391.02
  --------------------------------------------------------------------------
  slack (MET)                                                      195.91


  Startpoint: u_fpalu_s5_many_skip_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_3_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s5_many_skip_r_reg_3_/CK (EDFFX1TS)             0.00     390.00 r
  u_fpalu_s5_many_skip_r_reg_3_/Q (EDFFX1TS)              0.61     390.61 r
  ...
  alumux_self_fp29i_r_reg_3_/D (DFFNSRX1TS)               0.41     391.02 r
  data arrival time                                                391.02

  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  clock uncertainty                                       0.10     195.10
  alumux_self_fp29i_r_reg_3_/CKN (DFFNSRX1TS)             0.00     195.10 f
  library hold time                                       0.01     195.11
  data required time                                               195.11
  --------------------------------------------------------------------------
  data required time                                               195.11
  data arrival time                                               -391.02
  --------------------------------------------------------------------------
  slack (MET)                                                      195.91


  Startpoint: u_fpalu_s5_many_skip_r_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_7_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s5_many_skip_r_reg_7_/CK (EDFFX1TS)             0.00     390.00 r
  u_fpalu_s5_many_skip_r_reg_7_/Q (EDFFX1TS)              0.61     390.61 r
  ...
  alumux_self_fp29i_r_reg_7_/D (DFFNSRX1TS)               0.41     391.02 r
  data arrival time                                                391.02

  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  clock uncertainty                                       0.10     195.10
  alumux_self_fp29i_r_reg_7_/CKN (DFFNSRX1TS)             0.00     195.10 f
  library hold time                                       0.01     195.11
  data required time                                               195.11
  --------------------------------------------------------------------------
  data required time                                               195.11
  data arrival time                                               -391.02
  --------------------------------------------------------------------------
  slack (MET)                                                      195.91


  Startpoint: ss_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regf_wr_r_reg
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  ss_r_reg_0_/CK (DFFRXLTS)                0.00     390.00 r
  ss_r_reg_0_/QN (DFFRXLTS)                0.82     390.82 f
  ...
  regf_wr_r_reg/D (DFFNSRX1TS)             0.24     391.07 r
  data arrival time                                 391.07

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  clock uncertainty                        0.10     195.10
  regf_wr_r_reg/CKN (DFFNSRX1TS)           0.00     195.10 f
  library hold time                        0.05     195.15
  data required time                                195.15
  -----------------------------------------------------------
  data required time                                195.15
  data arrival time                                -391.07
  -----------------------------------------------------------
  slack (MET)                                       195.92


  Startpoint: u_fpalu_s5_sb_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_28_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s5_sb_r_reg/CK (DFFQX1TS)                       0.00     390.00 r
  u_fpalu_s5_sb_r_reg/Q (DFFQX1TS)                        0.57     390.57 r
  ...
  alumux_self_fp29i_r_reg_28_/D (DFFNSRX1TS)              0.47     391.04 r
  data arrival time                                                391.04

  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  clock uncertainty                                       0.10     195.10
  alumux_self_fp29i_r_reg_28_/CKN (DFFNSRX1TS)            0.00     195.10 f
  library hold time                                       0.02     195.12
  data required time                                               195.12
  --------------------------------------------------------------------------
  data required time                                               195.12
  data arrival time                                               -391.04
  --------------------------------------------------------------------------
  slack (MET)                                                      195.92


  Startpoint: u_fpalu_s5_ea_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_27_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s5_ea_r_reg_5_/CK (DFFQX1TS)                    0.00     390.00 r
  u_fpalu_s5_ea_r_reg_5_/Q (DFFQX1TS)                     0.64     390.64 r
  ...
  alumux_self_fp29i_r_reg_27_/D (DFFNSRX1TS)              0.52     391.15 r
  data arrival time                                                391.15

  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  clock uncertainty                                       0.10     195.10
  alumux_self_fp29i_r_reg_27_/CKN (DFFNSRX1TS)            0.00     195.10 f
  library hold time                                       0.10     195.20
  data required time                                               195.20
  --------------------------------------------------------------------------
  data required time                                               195.20
  data arrival time                                               -391.15
  --------------------------------------------------------------------------
  slack (MET)                                                      195.96


  Startpoint: u_fpalu_s5_ea_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_22_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s5_ea_r_reg_0_/CK (DFFQX1TS)                    0.00     390.00 r
  u_fpalu_s5_ea_r_reg_0_/Q (DFFQX1TS)                     0.65     390.65 r
  ...
  alumux_self_fp29i_r_reg_22_/D (DFFNSRX1TS)              0.53     391.18 r
  data arrival time                                                391.18

  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  clock uncertainty                                       0.10     195.10
  alumux_self_fp29i_r_reg_22_/CKN (DFFNSRX1TS)            0.00     195.10 f
  library hold time                                       0.10     195.20
  data required time                                               195.20
  --------------------------------------------------------------------------
  data required time                                               195.20
  data arrival time                                               -391.18
  --------------------------------------------------------------------------
  slack (MET)                                                      195.98


  Startpoint: u_fpalu_s5_ea_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_23_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s5_ea_r_reg_1_/CK (DFFQX1TS)                    0.00     390.00 r
  u_fpalu_s5_ea_r_reg_1_/Q (DFFQX1TS)                     0.66     390.66 r
  ...
  alumux_self_fp29i_r_reg_23_/D (DFFNSRX1TS)              0.53     391.19 r
  data arrival time                                                391.19

  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  clock uncertainty                                       0.10     195.10
  alumux_self_fp29i_r_reg_23_/CKN (DFFNSRX1TS)            0.00     195.10 f
  library hold time                                       0.10     195.20
  data required time                                               195.20
  --------------------------------------------------------------------------
  data required time                                               195.20
  data arrival time                                               -391.19
  --------------------------------------------------------------------------
  slack (MET)                                                      195.99


  Startpoint: u_fpalu_s5_ea_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_24_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s5_ea_r_reg_2_/CK (DFFQX1TS)                    0.00     390.00 r
  u_fpalu_s5_ea_r_reg_2_/Q (DFFQX1TS)                     0.66     390.66 r
  ...
  alumux_self_fp29i_r_reg_24_/D (DFFNSRX1TS)              0.53     391.19 r
  data arrival time                                                391.19

  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  clock uncertainty                                       0.10     195.10
  alumux_self_fp29i_r_reg_24_/CKN (DFFNSRX1TS)            0.00     195.10 f
  library hold time                                       0.10     195.20
  data required time                                               195.20
  --------------------------------------------------------------------------
  data required time                                               195.20
  data arrival time                                               -391.19
  --------------------------------------------------------------------------
  slack (MET)                                                      195.99


  Startpoint: u_fpalu_s5_ea_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_25_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s5_ea_r_reg_3_/CK (DFFQX1TS)                    0.00     390.00 r
  u_fpalu_s5_ea_r_reg_3_/Q (DFFQX1TS)                     0.66     390.66 r
  ...
  alumux_self_fp29i_r_reg_25_/D (DFFNSRX1TS)              0.53     391.19 r
  data arrival time                                                391.19

  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  clock uncertainty                                       0.10     195.10
  alumux_self_fp29i_r_reg_25_/CKN (DFFNSRX1TS)            0.00     195.10 f
  library hold time                                       0.10     195.20
  data required time                                               195.20
  --------------------------------------------------------------------------
  data required time                                               195.20
  data arrival time                                               -391.19
  --------------------------------------------------------------------------
  slack (MET)                                                      195.99


  Startpoint: u_fpalu_s5_ea_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_26_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s5_ea_r_reg_4_/CK (DFFQX1TS)                    0.00     390.00 r
  u_fpalu_s5_ea_r_reg_4_/Q (DFFQX1TS)                     0.66     390.66 r
  ...
  alumux_self_fp29i_r_reg_26_/D (DFFNSRX1TS)              0.53     391.19 r
  data arrival time                                                391.19

  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  clock uncertainty                                       0.10     195.10
  alumux_self_fp29i_r_reg_26_/CKN (DFFNSRX1TS)            0.00     195.10 f
  library hold time                                       0.10     195.20
  data required time                                               195.20
  --------------------------------------------------------------------------
  data required time                                               195.20
  data arrival time                                               -391.19
  --------------------------------------------------------------------------
  slack (MET)                                                      195.99


1
