

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Thu Mar  9 20:34:21 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.221 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        4|        4| 20.000 ns | 20.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------------+------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                                                       |                                                      |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |                                Instance                               |                        Module                        |   min   |   max   |    min    |    max    | min | max |   Type   |
        +-----------------------------------------------------------------------+------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_mse_ap_fixed_16_6_0_0_0_mse_config_s_fu_120                        |mse_ap_fixed_16_6_0_0_0_mse_config_s                  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |layer2_out_0_V_dense_latency_ap_fixed_ap_fixed_config2_0_0_0_fu_130    |dense_latency_ap_fixed_ap_fixed_config2_0_0_0         |        0|        0|    0 ns   |    0 ns   |    1|    1| function |
        |call_ret2_linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config3_s_fu_136  |linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config3_s  |        0|        0|    0 ns   |    0 ns   |    1|    1| function |
        +-----------------------------------------------------------------------+------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%train_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %train)" [firmware/myproject.cpp:30]   --->   Operation 6 'read' 'train_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%fc1_input_V_read = call i16 @_ssdm_op_Read.ap_vld.i16P(i16* %fc1_input_V)"   --->   Operation 7 'read' 'fc1_input_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.56ns)   --->   "%layer2_out_0_V = call fastcc i15 @"dense_latency<ap_fixed,ap_fixed,config2>.0.0.0"(i16 %fc1_input_V_read)"   --->   Operation 8 'call' 'layer2_out_0_V' <Predicate = true> <Delay = 0.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 9 [1/1] (0.60ns)   --->   "br i1 %train_read, label %1, label %2" [firmware/myproject.cpp:76]   --->   Operation 9 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln68 = sext i15 %layer2_out_0_V to i16" [firmware/myproject.cpp:68]   --->   Operation 10 'sext' 'sext_ln68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%call_ret2 = call fastcc i16 @"linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config3>"(i16 %sext_ln68)" [firmware/myproject.cpp:68]   --->   Operation 11 'call' 'call_ret2' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 12 [4/4] (0.00ns)   --->   "%call_ret3 = call fastcc i16 @"mse<ap_fixed<16, 6, 0, 0, 0>, mse_config>"(i16 %call_ret2, i1 false, [2 x i16]* %layer3_out_ground_truth_V)" [firmware/myproject.cpp:79]   --->   Operation 12 'call' 'call_ret3' <Predicate = (train_read)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 4.22>
ST_3 : Operation 13 [3/4] (4.22ns)   --->   "%call_ret3 = call fastcc i16 @"mse<ap_fixed<16, 6, 0, 0, 0>, mse_config>"(i16 %call_ret2, i1 false, [2 x i16]* %layer3_out_ground_truth_V)" [firmware/myproject.cpp:79]   --->   Operation 13 'call' 'call_ret3' <Predicate = (train_read)> <Delay = 4.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 4.22>
ST_4 : Operation 14 [2/4] (4.22ns)   --->   "%call_ret3 = call fastcc i16 @"mse<ap_fixed<16, 6, 0, 0, 0>, mse_config>"(i16 %call_ret2, i1 false, [2 x i16]* %layer3_out_ground_truth_V)" [firmware/myproject.cpp:79]   --->   Operation 14 'call' 'call_ret3' <Predicate = (train_read)> <Delay = 4.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 2.52>
ST_5 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer3_out_1_V), !map !142"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer3_out_0_V), !map !148"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %fc1_input_V), !map !154"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %loss_layer3_out_V), !map !158"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %const_size_in_1), !map !162"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %const_size_out_1), !map !166"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2 x i16]* %layer3_out_ground_truth_V), !map !170"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %train), !map !176"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @myproject_str) nounwind"   --->   Operation 23 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %fc1_input_V, [7 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer3_out_0_V, i16* %layer3_out_1_V, [7 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind" [firmware/myproject.cpp:42]   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [firmware/myproject.cpp:43]   --->   Operation 26 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 27 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i16P(i16* %const_size_in_1, i16 1)" [firmware/myproject.cpp:45]   --->   Operation 27 'write' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i16P(i16* %const_size_out_1, i16 2)" [firmware/myproject.cpp:46]   --->   Operation 28 'write' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i16P(i16* %layer3_out_0_V, i16 %call_ret2)" [firmware/myproject.cpp:68]   --->   Operation 29 'write' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i16P(i16* %layer3_out_1_V, i16 0)" [firmware/myproject.cpp:68]   --->   Operation 30 'write' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 31 [1/4] (1.91ns)   --->   "%call_ret3 = call fastcc i16 @"mse<ap_fixed<16, 6, 0, 0, 0>, mse_config>"(i16 %call_ret2, i1 false, [2 x i16]* %layer3_out_ground_truth_V)" [firmware/myproject.cpp:79]   --->   Operation 31 'call' 'call_ret3' <Predicate = (train_read)> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 32 [1/1] (0.60ns)   --->   "br label %2" [firmware/myproject.cpp:80]   --->   Operation 32 'br' <Predicate = (train_read)> <Delay = 0.60>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%storemerge = phi i16 [ %call_ret3, %1 ], [ 0, %0 ]" [firmware/myproject.cpp:79]   --->   Operation 33 'phi' 'storemerge' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i16P(i16* %loss_layer3_out_V, i16 %storemerge)" [firmware/myproject.cpp:83]   --->   Operation 34 'write' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "ret void" [firmware/myproject.cpp:95]   --->   Operation 35 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fc1_input_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer3_out_0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer3_out_1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ loss_layer3_out_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ const_size_in_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ const_size_out_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer3_out_ground_truth_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ train]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
train_read         (read         ) [ 011111]
fc1_input_V_read   (read         ) [ 000000]
layer2_out_0_V     (call         ) [ 011000]
br_ln76            (br           ) [ 011111]
sext_ln68          (sext         ) [ 000000]
call_ret2          (call         ) [ 010111]
specbitsmap_ln0    (specbitsmap  ) [ 000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000]
spectopmodule_ln0  (spectopmodule) [ 000000]
specinterface_ln0  (specinterface) [ 000000]
specinterface_ln42 (specinterface) [ 000000]
specpipeline_ln43  (specpipeline ) [ 000000]
write_ln45         (write        ) [ 000000]
write_ln46         (write        ) [ 000000]
write_ln68         (write        ) [ 000000]
write_ln68         (write        ) [ 000000]
call_ret3          (call         ) [ 000000]
br_ln80            (br           ) [ 000000]
storemerge         (phi          ) [ 011111]
write_ln83         (write        ) [ 000000]
ret_ln95           (ret          ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fc1_input_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc1_input_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="layer3_out_0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_out_0_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="layer3_out_1_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_out_1_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="loss_layer3_out_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="loss_layer3_out_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="const_size_in_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="const_size_in_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="const_size_out_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="const_size_out_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="layer3_out_ground_truth_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_out_ground_truth_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="train">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="train"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_vld.i16P"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_latency<ap_fixed,ap_fixed,config2>.0.0.0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config3>"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mse<ap_fixed<16, 6, 0, 0, 0>, mse_config>"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="myproject_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i16P"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_vld.i16P"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="train_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="train_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="fc1_input_V_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="16" slack="0"/>
<pin id="66" dir="0" index="1" bw="16" slack="0"/>
<pin id="67" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fc1_input_V_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="write_ln45_write_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="0" slack="0"/>
<pin id="72" dir="0" index="1" bw="16" slack="0"/>
<pin id="73" dir="0" index="2" bw="1" slack="0"/>
<pin id="74" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln45/5 "/>
</bind>
</comp>

<comp id="78" class="1004" name="write_ln46_write_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="0" slack="0"/>
<pin id="80" dir="0" index="1" bw="16" slack="0"/>
<pin id="81" dir="0" index="2" bw="3" slack="0"/>
<pin id="82" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln46/5 "/>
</bind>
</comp>

<comp id="86" class="1004" name="write_ln68_write_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="0" slack="0"/>
<pin id="88" dir="0" index="1" bw="16" slack="0"/>
<pin id="89" dir="0" index="2" bw="16" slack="3"/>
<pin id="90" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln68/5 "/>
</bind>
</comp>

<comp id="93" class="1004" name="write_ln68_write_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="0" slack="0"/>
<pin id="95" dir="0" index="1" bw="16" slack="0"/>
<pin id="96" dir="0" index="2" bw="1" slack="0"/>
<pin id="97" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln68/5 "/>
</bind>
</comp>

<comp id="101" class="1004" name="write_ln83_write_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="0" slack="0"/>
<pin id="103" dir="0" index="1" bw="16" slack="0"/>
<pin id="104" dir="0" index="2" bw="16" slack="0"/>
<pin id="105" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln83/5 "/>
</bind>
</comp>

<comp id="108" class="1005" name="storemerge_reg_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="16" slack="4"/>
<pin id="110" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="storemerge (phireg) "/>
</bind>
</comp>

<comp id="112" class="1004" name="storemerge_phi_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="16" slack="0"/>
<pin id="114" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="115" dir="0" index="2" bw="1" slack="4"/>
<pin id="116" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge/5 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_mse_ap_fixed_16_6_0_0_0_mse_config_s_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="16" slack="0"/>
<pin id="122" dir="0" index="1" bw="16" slack="0"/>
<pin id="123" dir="0" index="2" bw="1" slack="0"/>
<pin id="124" dir="0" index="3" bw="16" slack="0"/>
<pin id="125" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret3/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="layer2_out_0_V_dense_latency_ap_fixed_ap_fixed_config2_0_0_0_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="15" slack="0"/>
<pin id="132" dir="0" index="1" bw="16" slack="0"/>
<pin id="133" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="layer2_out_0_V/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="call_ret2_linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config3_s_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="16" slack="0"/>
<pin id="138" dir="0" index="1" bw="15" slack="0"/>
<pin id="139" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret2/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="sext_ln68_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="15" slack="1"/>
<pin id="144" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln68/2 "/>
</bind>
</comp>

<comp id="146" class="1005" name="train_read_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="1"/>
<pin id="148" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="train_read "/>
</bind>
</comp>

<comp id="150" class="1005" name="layer2_out_0_V_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="15" slack="1"/>
<pin id="152" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="layer2_out_0_V "/>
</bind>
</comp>

<comp id="155" class="1005" name="call_ret2_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="16" slack="1"/>
<pin id="157" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="call_ret2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="62"><net_src comp="16" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="14" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="18" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="0" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="48" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="8" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="77"><net_src comp="50" pin="0"/><net_sink comp="70" pin=2"/></net>

<net id="83"><net_src comp="48" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="10" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="85"><net_src comp="52" pin="0"/><net_sink comp="78" pin=2"/></net>

<net id="91"><net_src comp="54" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="2" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="54" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="4" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="100"><net_src comp="56" pin="0"/><net_sink comp="93" pin=2"/></net>

<net id="106"><net_src comp="48" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="6" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="111"><net_src comp="56" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="118"><net_src comp="108" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="119"><net_src comp="112" pin="4"/><net_sink comp="101" pin=2"/></net>

<net id="126"><net_src comp="120" pin="4"/><net_sink comp="112" pin=0"/></net>

<net id="127"><net_src comp="24" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="128"><net_src comp="26" pin="0"/><net_sink comp="120" pin=2"/></net>

<net id="129"><net_src comp="12" pin="0"/><net_sink comp="120" pin=3"/></net>

<net id="134"><net_src comp="20" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="64" pin="2"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="22" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="136" pin="2"/><net_sink comp="120" pin=1"/></net>

<net id="145"><net_src comp="142" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="149"><net_src comp="58" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="130" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="154"><net_src comp="150" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="158"><net_src comp="136" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="159"><net_src comp="155" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="160"><net_src comp="155" pin="1"/><net_sink comp="86" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: layer3_out_0_V | {5 }
	Port: layer3_out_1_V | {5 }
	Port: loss_layer3_out_V | {5 }
	Port: const_size_in_1 | {5 }
	Port: const_size_out_1 | {5 }
 - Input state : 
	Port: myproject : fc1_input_V | {1 }
	Port: myproject : layer3_out_ground_truth_V | {2 3 }
	Port: myproject : train | {1 }
  - Chain level:
	State 1
	State 2
		call_ret2 : 1
		call_ret3 : 2
	State 3
	State 4
	State 5
		storemerge : 1
		write_ln83 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                            Functional Unit                            |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------------------------------|---------|---------|---------|---------|
|          |            grp_mse_ap_fixed_16_6_0_0_0_mse_config_s_fu_120            |    2    |  1.206  |   134   |   507   |
|   call   |  layer2_out_0_V_dense_latency_ap_fixed_ap_fixed_config2_0_0_0_fu_130  |    0    |    0    |    0    |    19   |
|          | call_ret2_linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config3_s_fu_136 |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------|---------|---------|---------|---------|
|   read   |                         train_read_read_fu_58                         |    0    |    0    |    0    |    0    |
|          |                      fc1_input_V_read_read_fu_64                      |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------|---------|---------|---------|---------|
|          |                         write_ln45_write_fu_70                        |    0    |    0    |    0    |    0    |
|          |                         write_ln46_write_fu_78                        |    0    |    0    |    0    |    0    |
|   write  |                         write_ln68_write_fu_86                        |    0    |    0    |    0    |    0    |
|          |                         write_ln68_write_fu_93                        |    0    |    0    |    0    |    0    |
|          |                        write_ln83_write_fu_101                        |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------|---------|---------|---------|---------|
|   sext   |                            sext_ln68_fu_142                           |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                       |    2    |  1.206  |   134   |   526   |
|----------|-----------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   call_ret2_reg_155  |   16   |
|layer2_out_0_V_reg_150|   15   |
|  storemerge_reg_108  |   16   |
|  train_read_reg_146  |    1   |
+----------------------+--------+
|         Total        |   48   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------------------------|------|------|------|--------||---------||---------|
|                       Comp                      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------------------------|------|------|------|--------||---------||---------|
| grp_mse_ap_fixed_16_6_0_0_0_mse_config_s_fu_120 |  p1  |   2  |  16  |   32   ||    9    |
|-------------------------------------------------|------|------|------|--------||---------||---------|
|                      Total                      |      |      |      |   32   ||  0.603  ||    9    |
|-------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    1   |   134  |   526  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |   48   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    1   |   182  |   535  |
+-----------+--------+--------+--------+--------+
