Ghazanfar Asadi , Mehdi B. Tahoori, Soft error rate estimation and mitigation for SRAM-based FPGAs, Proceedings of the 2005 ACM/SIGDA 13th international symposium on Field-programmable gate arrays, February 20-22, 2005, Monterey, California, USA[doi>10.1145/1046192.1046212]
Asadi, H., Tahoori, M. B., Mullins, B., Kaeli, D., and Granlund, K. 2007. Soft error susceptibility analysis of SRAM-based FPGAs in high-performance information systems. IEEE Trans. Nucl. Sci., 54, 2714--2726.
M. Bellato , P. Bernardi , D. Bortolato , A. Candelori , M. Ceschia , A. Paccagnella , M. Rebaudengo , M. Sonza Reorda , M. Violante , P. Zambolin, Evaluating the Effects of SEUs Affecting the Configuration Memory of an SRAM-Based FPGA, Proceedings of the conference on Design, automation and test in Europe, p.10584, February 16-20, 2004
Vaughn Betz , Jonathan Rose, VPR: A new packing, placement and routing tool for FPGA research, Proceedings of the 7th International Workshop on Field-Programmable Logic and Applications, p.213-222, September 01-03, 1997
Chapman, K. 2010. SEU strategies for Virtex-5 devices.
Zhe Feng , Yu Hu , Lei He , Rupak Majumdar, IPR: in-place reconfiguration for FPGA fault tolerance?, Proceedings of the 2009 International Conference on Computer-Aided Design, November 02-05, 2009, San Jose, California[doi>10.1145/1687399.1687422]
Zhe Feng , Naifeng Jing , GengSheng Chen , Yu Hu , Lei He, IPF: In-Place X-Filling to Mitigate Soft Errors in SRAM-Based FPGAs, Proceedings of the 2011 21st International Conference on Field Programmable Logic and Applications, p.482-485, September 05-07, 2011[doi>10.1109/FPL.2011.95]
Haixia Gao , Yintang Yang , Xiaohua Ma , Gang Dong, Testing for Resistive Shorts in FPGA Interconnects, Proceedings of the 6th International Symposium on Quality of Electronic Design, p.159-163, March 21-23, 2005[doi>10.1109/ISQED.2005.120]
S. Golshan , E. Bozorgzadeh, Single-event-upset (SEU) awareness in FPGA routing, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278564]
Graham, P., Caffrey, M., Zimmerman, J., Sundararajan, P., Johnson, E., and Patterson, C. 2003. Consequences and categories of SRAM FPGA configuration SEUs. In Proceedings of the International Conference on Military and Aerospace Programmable Logic Devices.
HÃ©ron, O., Arnaout, T., and Wunderlich, H.-j. 2005. On the reliability evaluation of SRAM-based FPGA designs. In Proceedings of the International Conference on Field Programmable Logic and Applications.
Yu Hu , Zhe Feng , Lei He , Rupak Majumdar, Robust FPGA resynthesis based on fault-tolerant Boolean matching, Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided Design, November 10-13, 2008, San Jose, California
Naifeng Jing , Ju-Yueh Lee , Zhe Feng , Weifeng He , Zhigang Mao , Shi-Jie Wen , Rick Wong , Lei He, Quantitative SEU Fault Evaluation for SRAM-Based FPGA Architectures and Synthesis Algorithms, Proceedings of the 2011 21st International Conference on Field Programmable Logic and Applications, p.282-285, September 05-07, 2011[doi>10.1109/FPL.2011.57]
Naifeng Jing , Ju-Yueh Lee , Weifeng He , Zhigang Mao , Lei He, Mitigating FPGA interconnect soft errors by in-place LUT inversion, Proceedings of the International Conference on Computer-Aided Design, November 07-10, 2011, San Jose, California
Johnson, E., Caffrey, M., Graham, P., Rollins, N., and Wirthlin, M. 2003. Accelerator validation of an FPGA SEU simulator. IEEE Trans. Nucl. Sci., 50, 2147--2157.
Manu Jose , Yu Hu , Rupak Majumdar , Lei He, Rewiring for robustness, Proceedings of the 47th Design Automation Conference, June 13-18, 2010, Anaheim, California[doi>10.1145/1837274.1837391]
Smita Krishnaswamy , Stephen M. Plaza , Igor L. Markov , John P. Hayes, Enhancing design robustness with reliability-aware resynthesis and logic simulation, Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design, November 05-08, 2007, San Jose, California
Ju-Yueh Lee , Zhe Feng , Lei He, In-place decomposition for robustness in FPGA, Proceedings of the International Conference on Computer-Aided Design, November 07-11, 2010, San Jose, California
Lemieux, G., Lee, E., Tom, M., and Yu, A. 2004. Directional and single-driver wires in FPGA interconnect. In Proceedings of the Conference on Field-Programmable Technology. 41--48.
Samuel Luckenbill , Ju-Yueh Lee , Yu Hu , Rupak Majumdar , Lei He, RALF: reliability analysis for logic faults: an exact algorithm and its applications, Proceedings of the Conference on Design, Automation and Test in Europe, March 08-12, 2010, Dresden, Germany
Jason Luu , Ian Kuon , Peter Jamieson , Ted Campbell , Andy Ye , Wei Mark Fang , Jonathan Rose, VPR 5.0: FPGA cad and architecture exploration tools with single-driver routing, heterogeneity and process scaling, Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays, February 22-24, 2009, Monterey, California, USA[doi>10.1145/1508128.1508150]
Maurizio Rebaudengo , Matteo Sonza Reorda , Massimo Violante, Simulation-Based Analysis of SEU Effects on SRAM-based FPGAs, Proceedings of the Reconfigurable Computing Is Going Mainstream, 12th International Conference on Field-Programmable Logic and Applications, p.607-615, September 02-04, 2002
E. Syam Sundar Reddy , Vikram Chandrasekhar , M. Sashikanth , V. Kamakoti , N. Vijaykrishnan, Detecting SEU-Caused Routing Errors in SRAM-Based FPGAs, Proceedings of the 18th International Conference on VLSI Design held jointly with 4th International Conference on Embedded Systems Design, p.736-741, January 03-07, 2005[doi>10.1109/ICVD.2005.79]
Smith, A. M., Constantinides, G. A., Wilton, S., and Cheung, P. 2009. Concurrently optimizing FPGA architecture parameters and transistor sizing: Implications for FPGA design. In Proceedings of the Conference on Field-Programmable Technology. 54--61.
Luca Sterpone , Massimo Violante, A New Reliability-Oriented Place and Route Algorithm for SRAM-Based FPGAs, IEEE Transactions on Computers, v.55 n.6, p.732-744, June 2006[doi>10.1109/TC.2006.82]
Xilinx Inc. 2010. Virtex-6 Family Overview.
