read -sv run_verilog_mid/adder_32b_10_72_c139b7114bf0fbea5d7887286ee0a60a.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_10_72_c139b7114bf0fbea5d7887286ee0a60a_yosys.v
