# Clock-Management-DSP-Blocks-DDR-and-SRL
A stream interleaver that mixes two streams of data along with their multiplier coefficients using several FPGA features. Different variations will be designed.

Part 3 Shift RAM IP Customization:
- Width: 8
- Depth: 64

Part 4 BRAM IP Customization:
- Simple Dual Port RAM
- Common Clock ON
- Part A Width: 8
- Part A Depth: 64
- Part B Width: 8

