{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1492877872912 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1492877872916 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 22 13:17:52 2017 " "Processing started: Sat Apr 22 13:17:52 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1492877872916 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492877872916 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off J17 -c J17 " "Command: quartus_map --read_settings_files=on --write_settings_files=off J17 -c J17" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492877872916 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1492877873282 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1492877873282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/processor/j17/uc.v 1 1 " "Found 1 design units, including 1 entities, in source file /processor/j17/uc.v" { { "Info" "ISGN_ENTITY_NAME" "1 UC " "Found entity 1: UC" {  } { { "../UC.v" "" { Text "D:/Processor/J17/UC.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492877886352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492877886352 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "J17.v(44) " "Verilog HDL Module Instantiation warning at J17.v(44): ignored dangling comma in List of Port Connections" {  } { { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 44 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1492877886353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/processor/j17/j17.v 1 1 " "Found 1 design units, including 1 entities, in source file /processor/j17/j17.v" { { "Info" "ISGN_ENTITY_NAME" "1 J17 " "Found entity 1: J17" {  } { { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492877886353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492877886353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/processor/j17/if.v 1 1 " "Found 1 design units, including 1 entities, in source file /processor/j17/if.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF " "Found entity 1: IF" {  } { { "../IF.v" "" { Text "D:/Processor/J17/IF.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492877886354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492877886354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/processor/j17/dp.v 1 1 " "Found 1 design units, including 1 entities, in source file /processor/j17/dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 DP " "Found entity 1: DP" {  } { { "../DP.v" "" { Text "D:/Processor/J17/DP.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492877886355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492877886355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/processor/j17/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /processor/j17/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "../RAM.v" "" { Text "D:/Processor/J17/RAM.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492877886356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492877886356 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "J17 " "Elaborating entity \"J17\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1492877886423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF IF:InstructionFetch " "Elaborating entity \"IF\" for hierarchy \"IF:InstructionFetch\"" {  } { { "../J17.v" "InstructionFetch" { Text "D:/Processor/J17/J17.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492877886425 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "list.data_a 0 IF.v(15) " "Net \"list.data_a\" at IF.v(15) has no driver or initial value, using a default initial value '0'" {  } { { "../IF.v" "" { Text "D:/Processor/J17/IF.v" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1492877886432 "|J17|IF:InstructionFetch"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "list.waddr_a 0 IF.v(15) " "Net \"list.waddr_a\" at IF.v(15) has no driver or initial value, using a default initial value '0'" {  } { { "../IF.v" "" { Text "D:/Processor/J17/IF.v" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1492877886432 "|J17|IF:InstructionFetch"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "list.we_a 0 IF.v(15) " "Net \"list.we_a\" at IF.v(15) has no driver or initial value, using a default initial value '0'" {  } { { "../IF.v" "" { Text "D:/Processor/J17/IF.v" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1492877886432 "|J17|IF:InstructionFetch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UC UC:ControlUnit " "Elaborating entity \"UC\" for hierarchy \"UC:ControlUnit\"" {  } { { "../J17.v" "ControlUnit" { Text "D:/Processor/J17/J17.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492877886455 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "UC.v(31) " "Verilog HDL Case Statement warning at UC.v(31): incomplete case statement has no default case item" {  } { { "../UC.v" "" { Text "D:/Processor/J17/UC.v" 31 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1492877886456 "|J17|UC:ControlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alucode UC.v(31) " "Verilog HDL Always Construct warning at UC.v(31): inferring latch(es) for variable \"alucode\", which holds its previous value in one or more paths through the always construct" {  } { { "../UC.v" "" { Text "D:/Processor/J17/UC.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1492877886456 "|J17|UC:ControlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "imControl UC.v(31) " "Verilog HDL Always Construct warning at UC.v(31): inferring latch(es) for variable \"imControl\", which holds its previous value in one or more paths through the always construct" {  } { { "../UC.v" "" { Text "D:/Processor/J17/UC.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1492877886456 "|J17|UC:ControlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "writecode UC.v(31) " "Verilog HDL Always Construct warning at UC.v(31): inferring latch(es) for variable \"writecode\", which holds its previous value in one or more paths through the always construct" {  } { { "../UC.v" "" { Text "D:/Processor/J17/UC.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1492877886456 "|J17|UC:ControlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pcControl UC.v(31) " "Verilog HDL Always Construct warning at UC.v(31): inferring latch(es) for variable \"pcControl\", which holds its previous value in one or more paths through the always construct" {  } { { "../UC.v" "" { Text "D:/Processor/J17/UC.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1492877886456 "|J17|UC:ControlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "stackSelect UC.v(31) " "Verilog HDL Always Construct warning at UC.v(31): inferring latch(es) for variable \"stackSelect\", which holds its previous value in one or more paths through the always construct" {  } { { "../UC.v" "" { Text "D:/Processor/J17/UC.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1492877886456 "|J17|UC:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stackSelect\[0\] UC.v(31) " "Inferred latch for \"stackSelect\[0\]\" at UC.v(31)" {  } { { "../UC.v" "" { Text "D:/Processor/J17/UC.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1492877886456 "|J17|UC:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stackSelect\[1\] UC.v(31) " "Inferred latch for \"stackSelect\[1\]\" at UC.v(31)" {  } { { "../UC.v" "" { Text "D:/Processor/J17/UC.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1492877886456 "|J17|UC:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pcControl\[0\] UC.v(31) " "Inferred latch for \"pcControl\[0\]\" at UC.v(31)" {  } { { "../UC.v" "" { Text "D:/Processor/J17/UC.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1492877886456 "|J17|UC:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pcControl\[1\] UC.v(31) " "Inferred latch for \"pcControl\[1\]\" at UC.v(31)" {  } { { "../UC.v" "" { Text "D:/Processor/J17/UC.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1492877886456 "|J17|UC:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pcControl\[2\] UC.v(31) " "Inferred latch for \"pcControl\[2\]\" at UC.v(31)" {  } { { "../UC.v" "" { Text "D:/Processor/J17/UC.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1492877886456 "|J17|UC:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pcControl\[3\] UC.v(31) " "Inferred latch for \"pcControl\[3\]\" at UC.v(31)" {  } { { "../UC.v" "" { Text "D:/Processor/J17/UC.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1492877886456 "|J17|UC:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writecode UC.v(31) " "Inferred latch for \"writecode\" at UC.v(31)" {  } { { "../UC.v" "" { Text "D:/Processor/J17/UC.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1492877886456 "|J17|UC:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imControl UC.v(31) " "Inferred latch for \"imControl\" at UC.v(31)" {  } { { "../UC.v" "" { Text "D:/Processor/J17/UC.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1492877886456 "|J17|UC:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alucode\[0\] UC.v(31) " "Inferred latch for \"alucode\[0\]\" at UC.v(31)" {  } { { "../UC.v" "" { Text "D:/Processor/J17/UC.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1492877886456 "|J17|UC:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alucode\[1\] UC.v(31) " "Inferred latch for \"alucode\[1\]\" at UC.v(31)" {  } { { "../UC.v" "" { Text "D:/Processor/J17/UC.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1492877886456 "|J17|UC:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alucode\[2\] UC.v(31) " "Inferred latch for \"alucode\[2\]\" at UC.v(31)" {  } { { "../UC.v" "" { Text "D:/Processor/J17/UC.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1492877886456 "|J17|UC:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alucode\[3\] UC.v(31) " "Inferred latch for \"alucode\[3\]\" at UC.v(31)" {  } { { "../UC.v" "" { Text "D:/Processor/J17/UC.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1492877886456 "|J17|UC:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alucode\[4\] UC.v(31) " "Inferred latch for \"alucode\[4\]\" at UC.v(31)" {  } { { "../UC.v" "" { Text "D:/Processor/J17/UC.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1492877886456 "|J17|UC:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alucode\[5\] UC.v(31) " "Inferred latch for \"alucode\[5\]\" at UC.v(31)" {  } { { "../UC.v" "" { Text "D:/Processor/J17/UC.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1492877886456 "|J17|UC:ControlUnit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DP DP:DataPath " "Elaborating entity \"DP\" for hierarchy \"DP:DataPath\"" {  } { { "../J17.v" "DataPath" { Text "D:/Processor/J17/J17.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492877886457 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 DP.v(55) " "Verilog HDL assignment warning at DP.v(55): truncated value with size 32 to match size of target (10)" {  } { { "../DP.v" "" { Text "D:/Processor/J17/DP.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492877886496 "|J17|DP:DataPath"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 DP.v(69) " "Verilog HDL assignment warning at DP.v(69): truncated value with size 32 to match size of target (10)" {  } { { "../DP.v" "" { Text "D:/Processor/J17/DP.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492877886497 "|J17|DP:DataPath"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 DP.v(99) " "Verilog HDL assignment warning at DP.v(99): truncated value with size 32 to match size of target (10)" {  } { { "../DP.v" "" { Text "D:/Processor/J17/DP.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492877886497 "|J17|DP:DataPath"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "stackSelect DP.v(22) " "Output port \"stackSelect\" at DP.v(22) has no driver" {  } { { "../DP.v" "" { Text "D:/Processor/J17/DP.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1492877886497 "|J17|DP:DataPath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM DP:DataPath\|RAM:RAM " "Elaborating entity \"RAM\" for hierarchy \"DP:DataPath\|RAM:RAM\"" {  } { { "../DP.v" "RAM" { Text "D:/Processor/J17/DP.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492877886498 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "IF:InstructionFetch\|list " "RAM logic \"IF:InstructionFetch\|list\" is uninferred due to inappropriate RAM size" {  } { { "../IF.v" "list" { Text "D:/Processor/J17/IF.v" 15 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1492877886990 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1492877886990 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8 6 D:/Processor/J17/Quartus/db/J17.ram0_IF_931.hdl.mif " "Memory depth (8) in the design file differs from memory depth (6) in the Memory Initialization File \"D:/Processor/J17/Quartus/db/J17.ram0_IF_931.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1492877886991 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DP:DataPath\|RAM:RAM\|RAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"DP:DataPath\|RAM:RAM\|RAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1492877887396 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1492877887396 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1492877887396 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1492877887396 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1492877887396 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1492877887396 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1492877887396 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1492877887396 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1492877887396 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1492877887396 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1492877887396 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DP:DataPath\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DP:DataPath\|Div0\"" {  } { { "../DP.v" "Div0" { Text "D:/Processor/J17/DP.v" 81 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1492877887416 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DP:DataPath\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DP:DataPath\|Mult0\"" {  } { { "../DP.v" "Mult0" { Text "D:/Processor/J17/DP.v" 80 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1492877887416 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DP:DataPath\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DP:DataPath\|Mod0\"" {  } { { "../DP.v" "Mod0" { Text "D:/Processor/J17/DP.v" 82 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1492877887416 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1492877887416 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0 " "Elaborated megafunction instantiation \"DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492877887470 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0 " "Instantiated megafunction \"DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492877887470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492877887470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492877887470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492877887470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492877887470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492877887470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492877887470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492877887470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492877887470 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1492877887470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4e31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4e31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4e31 " "Found entity 1: altsyncram_4e31" {  } { { "db/altsyncram_4e31.tdf" "" { Text "D:/Processor/J17/Quartus/db/altsyncram_4e31.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492877887522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492877887522 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DP:DataPath\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"DP:DataPath\|lpm_divide:Div0\"" {  } { { "../DP.v" "" { Text "D:/Processor/J17/DP.v" 81 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492877887544 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DP:DataPath\|lpm_divide:Div0 " "Instantiated megafunction \"DP:DataPath\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492877887544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492877887544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492877887544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492877887544 ""}  } { { "../DP.v" "" { Text "D:/Processor/J17/DP.v" 81 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1492877887544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hkm " "Found entity 1: lpm_divide_hkm" {  } { { "db/lpm_divide_hkm.tdf" "" { Text "D:/Processor/J17/Quartus/db/lpm_divide_hkm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492877887590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492877887590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "D:/Processor/J17/Quartus/db/sign_div_unsign_9nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492877887600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492877887600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "D:/Processor/J17/Quartus/db/alt_u_div_6af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492877887682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492877887682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/Processor/J17/Quartus/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492877887752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492877887752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/Processor/J17/Quartus/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492877887799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492877887799 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DP:DataPath\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"DP:DataPath\|lpm_mult:Mult0\"" {  } { { "../DP.v" "" { Text "D:/Processor/J17/DP.v" 80 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492877888010 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DP:DataPath\|lpm_mult:Mult0 " "Instantiated megafunction \"DP:DataPath\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492877888010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492877888010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492877888010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492877888010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492877888010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492877888010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492877888010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492877888010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492877888010 ""}  } { { "../DP.v" "" { Text "D:/Processor/J17/DP.v" 80 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1492877888010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "D:/Processor/J17/Quartus/db/mult_7dt.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492877888151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492877888151 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DP:DataPath\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"DP:DataPath\|lpm_divide:Mod0\"" {  } { { "../DP.v" "" { Text "D:/Processor/J17/DP.v" 82 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492877888301 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DP:DataPath\|lpm_divide:Mod0 " "Instantiated megafunction \"DP:DataPath\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492877888302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492877888302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492877888302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492877888302 ""}  } { { "../DP.v" "" { Text "D:/Processor/J17/DP.v" 82 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1492877888302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_kcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_kcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_kcm " "Found entity 1: lpm_divide_kcm" {  } { { "db/lpm_divide_kcm.tdf" "" { Text "D:/Processor/J17/Quartus/db/lpm_divide_kcm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492877888346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492877888346 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a0 " "Synthesized away node \"DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_4e31.tdf" "" { Text "D:/Processor/J17/Quartus/db/altsyncram_4e31.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../DP.v" "" { Text "D:/Processor/J17/DP.v" 43 0 0 } } { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 58 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1492877888618 "|J17|DP:DataPath|RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_4e31:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a1 " "Synthesized away node \"DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_4e31.tdf" "" { Text "D:/Processor/J17/Quartus/db/altsyncram_4e31.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../DP.v" "" { Text "D:/Processor/J17/DP.v" 43 0 0 } } { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 58 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1492877888618 "|J17|DP:DataPath|RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_4e31:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a2 " "Synthesized away node \"DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_4e31.tdf" "" { Text "D:/Processor/J17/Quartus/db/altsyncram_4e31.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../DP.v" "" { Text "D:/Processor/J17/DP.v" 43 0 0 } } { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 58 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1492877888618 "|J17|DP:DataPath|RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_4e31:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a3 " "Synthesized away node \"DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_4e31.tdf" "" { Text "D:/Processor/J17/Quartus/db/altsyncram_4e31.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../DP.v" "" { Text "D:/Processor/J17/DP.v" 43 0 0 } } { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 58 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1492877888618 "|J17|DP:DataPath|RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_4e31:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a4 " "Synthesized away node \"DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_4e31.tdf" "" { Text "D:/Processor/J17/Quartus/db/altsyncram_4e31.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../DP.v" "" { Text "D:/Processor/J17/DP.v" 43 0 0 } } { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 58 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1492877888618 "|J17|DP:DataPath|RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_4e31:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a5 " "Synthesized away node \"DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_4e31.tdf" "" { Text "D:/Processor/J17/Quartus/db/altsyncram_4e31.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../DP.v" "" { Text "D:/Processor/J17/DP.v" 43 0 0 } } { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 58 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1492877888618 "|J17|DP:DataPath|RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_4e31:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a6 " "Synthesized away node \"DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_4e31.tdf" "" { Text "D:/Processor/J17/Quartus/db/altsyncram_4e31.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../DP.v" "" { Text "D:/Processor/J17/DP.v" 43 0 0 } } { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 58 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1492877888618 "|J17|DP:DataPath|RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_4e31:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a7 " "Synthesized away node \"DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_4e31.tdf" "" { Text "D:/Processor/J17/Quartus/db/altsyncram_4e31.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../DP.v" "" { Text "D:/Processor/J17/DP.v" 43 0 0 } } { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 58 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1492877888618 "|J17|DP:DataPath|RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_4e31:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a8 " "Synthesized away node \"DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_4e31.tdf" "" { Text "D:/Processor/J17/Quartus/db/altsyncram_4e31.tdf" 204 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../DP.v" "" { Text "D:/Processor/J17/DP.v" 43 0 0 } } { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 58 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1492877888618 "|J17|DP:DataPath|RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_4e31:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a9 " "Synthesized away node \"DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_4e31.tdf" "" { Text "D:/Processor/J17/Quartus/db/altsyncram_4e31.tdf" 225 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../DP.v" "" { Text "D:/Processor/J17/DP.v" 43 0 0 } } { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 58 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1492877888618 "|J17|DP:DataPath|RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_4e31:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a10 " "Synthesized away node \"DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_4e31.tdf" "" { Text "D:/Processor/J17/Quartus/db/altsyncram_4e31.tdf" 246 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../DP.v" "" { Text "D:/Processor/J17/DP.v" 43 0 0 } } { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 58 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1492877888618 "|J17|DP:DataPath|RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_4e31:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a11 " "Synthesized away node \"DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_4e31.tdf" "" { Text "D:/Processor/J17/Quartus/db/altsyncram_4e31.tdf" 267 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../DP.v" "" { Text "D:/Processor/J17/DP.v" 43 0 0 } } { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 58 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1492877888618 "|J17|DP:DataPath|RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_4e31:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a12 " "Synthesized away node \"DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_4e31.tdf" "" { Text "D:/Processor/J17/Quartus/db/altsyncram_4e31.tdf" 288 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../DP.v" "" { Text "D:/Processor/J17/DP.v" 43 0 0 } } { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 58 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1492877888618 "|J17|DP:DataPath|RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_4e31:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a13 " "Synthesized away node \"DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_4e31.tdf" "" { Text "D:/Processor/J17/Quartus/db/altsyncram_4e31.tdf" 309 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../DP.v" "" { Text "D:/Processor/J17/DP.v" 43 0 0 } } { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 58 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1492877888618 "|J17|DP:DataPath|RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_4e31:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a14 " "Synthesized away node \"DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_4e31.tdf" "" { Text "D:/Processor/J17/Quartus/db/altsyncram_4e31.tdf" 330 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../DP.v" "" { Text "D:/Processor/J17/DP.v" 43 0 0 } } { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 58 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1492877888618 "|J17|DP:DataPath|RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_4e31:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a15 " "Synthesized away node \"DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_4e31.tdf" "" { Text "D:/Processor/J17/Quartus/db/altsyncram_4e31.tdf" 351 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../DP.v" "" { Text "D:/Processor/J17/DP.v" 43 0 0 } } { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 58 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1492877888618 "|J17|DP:DataPath|RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_4e31:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a16 " "Synthesized away node \"DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_4e31.tdf" "" { Text "D:/Processor/J17/Quartus/db/altsyncram_4e31.tdf" 372 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../DP.v" "" { Text "D:/Processor/J17/DP.v" 43 0 0 } } { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 58 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1492877888618 "|J17|DP:DataPath|RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_4e31:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a17 " "Synthesized away node \"DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_4e31.tdf" "" { Text "D:/Processor/J17/Quartus/db/altsyncram_4e31.tdf" 393 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../DP.v" "" { Text "D:/Processor/J17/DP.v" 43 0 0 } } { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 58 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1492877888618 "|J17|DP:DataPath|RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_4e31:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a18 " "Synthesized away node \"DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_4e31.tdf" "" { Text "D:/Processor/J17/Quartus/db/altsyncram_4e31.tdf" 414 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../DP.v" "" { Text "D:/Processor/J17/DP.v" 43 0 0 } } { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 58 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1492877888618 "|J17|DP:DataPath|RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_4e31:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a19 " "Synthesized away node \"DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_4e31.tdf" "" { Text "D:/Processor/J17/Quartus/db/altsyncram_4e31.tdf" 435 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../DP.v" "" { Text "D:/Processor/J17/DP.v" 43 0 0 } } { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 58 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1492877888618 "|J17|DP:DataPath|RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_4e31:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a20 " "Synthesized away node \"DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_4e31.tdf" "" { Text "D:/Processor/J17/Quartus/db/altsyncram_4e31.tdf" 456 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../DP.v" "" { Text "D:/Processor/J17/DP.v" 43 0 0 } } { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 58 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1492877888618 "|J17|DP:DataPath|RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_4e31:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a21 " "Synthesized away node \"DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_4e31.tdf" "" { Text "D:/Processor/J17/Quartus/db/altsyncram_4e31.tdf" 477 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../DP.v" "" { Text "D:/Processor/J17/DP.v" 43 0 0 } } { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 58 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1492877888618 "|J17|DP:DataPath|RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_4e31:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a22 " "Synthesized away node \"DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_4e31.tdf" "" { Text "D:/Processor/J17/Quartus/db/altsyncram_4e31.tdf" 498 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../DP.v" "" { Text "D:/Processor/J17/DP.v" 43 0 0 } } { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 58 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1492877888618 "|J17|DP:DataPath|RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_4e31:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a23 " "Synthesized away node \"DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_4e31.tdf" "" { Text "D:/Processor/J17/Quartus/db/altsyncram_4e31.tdf" 519 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../DP.v" "" { Text "D:/Processor/J17/DP.v" 43 0 0 } } { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 58 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1492877888618 "|J17|DP:DataPath|RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_4e31:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a24 " "Synthesized away node \"DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_4e31.tdf" "" { Text "D:/Processor/J17/Quartus/db/altsyncram_4e31.tdf" 540 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../DP.v" "" { Text "D:/Processor/J17/DP.v" 43 0 0 } } { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 58 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1492877888618 "|J17|DP:DataPath|RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_4e31:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a25 " "Synthesized away node \"DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_4e31.tdf" "" { Text "D:/Processor/J17/Quartus/db/altsyncram_4e31.tdf" 561 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../DP.v" "" { Text "D:/Processor/J17/DP.v" 43 0 0 } } { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 58 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1492877888618 "|J17|DP:DataPath|RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_4e31:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a26 " "Synthesized away node \"DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_4e31.tdf" "" { Text "D:/Processor/J17/Quartus/db/altsyncram_4e31.tdf" 582 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../DP.v" "" { Text "D:/Processor/J17/DP.v" 43 0 0 } } { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 58 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1492877888618 "|J17|DP:DataPath|RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_4e31:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a27 " "Synthesized away node \"DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_4e31.tdf" "" { Text "D:/Processor/J17/Quartus/db/altsyncram_4e31.tdf" 603 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../DP.v" "" { Text "D:/Processor/J17/DP.v" 43 0 0 } } { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 58 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1492877888618 "|J17|DP:DataPath|RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_4e31:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a28 " "Synthesized away node \"DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_4e31.tdf" "" { Text "D:/Processor/J17/Quartus/db/altsyncram_4e31.tdf" 624 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../DP.v" "" { Text "D:/Processor/J17/DP.v" 43 0 0 } } { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 58 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1492877888618 "|J17|DP:DataPath|RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_4e31:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a29 " "Synthesized away node \"DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_4e31.tdf" "" { Text "D:/Processor/J17/Quartus/db/altsyncram_4e31.tdf" 645 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../DP.v" "" { Text "D:/Processor/J17/DP.v" 43 0 0 } } { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 58 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1492877888618 "|J17|DP:DataPath|RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_4e31:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a30 " "Synthesized away node \"DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_4e31.tdf" "" { Text "D:/Processor/J17/Quartus/db/altsyncram_4e31.tdf" 666 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../DP.v" "" { Text "D:/Processor/J17/DP.v" 43 0 0 } } { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 58 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1492877888618 "|J17|DP:DataPath|RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_4e31:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a31 " "Synthesized away node \"DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_4e31.tdf" "" { Text "D:/Processor/J17/Quartus/db/altsyncram_4e31.tdf" 687 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../DP.v" "" { Text "D:/Processor/J17/DP.v" 43 0 0 } } { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 58 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1492877888618 "|J17|DP:DataPath|RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_4e31:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1492877888618 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1492877888618 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:DataPath\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7 " "Synthesized away node \"DP:DataPath\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7\"" {  } { { "db/mult_7dt.tdf" "" { Text "D:/Processor/J17/Quartus/db/mult_7dt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../DP.v" "" { Text "D:/Processor/J17/DP.v" 80 -1 0 } } { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 58 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1492877888632 "|J17|DP:DataPath|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:DataPath\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8 " "Synthesized away node \"DP:DataPath\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8\"" {  } { { "db/mult_7dt.tdf" "" { Text "D:/Processor/J17/Quartus/db/mult_7dt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../DP.v" "" { Text "D:/Processor/J17/DP.v" 80 -1 0 } } { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 58 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1492877888632 "|J17|DP:DataPath|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1492877888632 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1492877888632 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1492877889230 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "84 " "Ignored 84 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "84 " "Ignored 84 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1492877889281 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1492877889281 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "UC:ControlUnit\|pcControl\[2\] UC:ControlUnit\|pcControl\[1\] " "Duplicate LATCH primitive \"UC:ControlUnit\|pcControl\[2\]\" merged with LATCH primitive \"UC:ControlUnit\|pcControl\[1\]\"" {  } { { "../UC.v" "" { Text "D:/Processor/J17/UC.v" 31 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1492877889299 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1492877889299 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UC:ControlUnit\|alucode\[0\] " "Latch UC:ControlUnit\|alucode\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DP:DataPath\|PC\[1\] " "Ports D and ENA on the latch are fed by the same signal DP:DataPath\|PC\[1\]" {  } { { "../DP.v" "" { Text "D:/Processor/J17/DP.v" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1492877889301 ""}  } { { "../UC.v" "" { Text "D:/Processor/J17/UC.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1492877889301 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UC:ControlUnit\|alucode\[1\] " "Latch UC:ControlUnit\|alucode\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DP:DataPath\|PC\[1\] " "Ports D and ENA on the latch are fed by the same signal DP:DataPath\|PC\[1\]" {  } { { "../DP.v" "" { Text "D:/Processor/J17/DP.v" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1492877889301 ""}  } { { "../UC.v" "" { Text "D:/Processor/J17/UC.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1492877889301 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UC:ControlUnit\|alucode\[2\] " "Latch UC:ControlUnit\|alucode\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DP:DataPath\|PC\[0\] " "Ports D and ENA on the latch are fed by the same signal DP:DataPath\|PC\[0\]" {  } { { "../DP.v" "" { Text "D:/Processor/J17/DP.v" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1492877889301 ""}  } { { "../UC.v" "" { Text "D:/Processor/J17/UC.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1492877889301 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UC:ControlUnit\|alucode\[3\] " "Latch UC:ControlUnit\|alucode\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DP:DataPath\|PC\[1\] " "Ports D and ENA on the latch are fed by the same signal DP:DataPath\|PC\[1\]" {  } { { "../DP.v" "" { Text "D:/Processor/J17/DP.v" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1492877889301 ""}  } { { "../UC.v" "" { Text "D:/Processor/J17/UC.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1492877889301 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UC:ControlUnit\|imControl " "Latch UC:ControlUnit\|imControl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DP:DataPath\|PC\[1\] " "Ports D and ENA on the latch are fed by the same signal DP:DataPath\|PC\[1\]" {  } { { "../DP.v" "" { Text "D:/Processor/J17/DP.v" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1492877889301 ""}  } { { "../UC.v" "" { Text "D:/Processor/J17/UC.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1492877889301 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UC:ControlUnit\|writecode " "Latch UC:ControlUnit\|writecode has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DP:DataPath\|PC\[1\] " "Ports D and ENA on the latch are fed by the same signal DP:DataPath\|PC\[1\]" {  } { { "../DP.v" "" { Text "D:/Processor/J17/DP.v" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1492877889301 ""}  } { { "../UC.v" "" { Text "D:/Processor/J17/UC.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1492877889301 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UC:ControlUnit\|pcControl\[0\] " "Latch UC:ControlUnit\|pcControl\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DP:DataPath\|PC\[1\] " "Ports D and ENA on the latch are fed by the same signal DP:DataPath\|PC\[1\]" {  } { { "../DP.v" "" { Text "D:/Processor/J17/DP.v" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1492877889301 ""}  } { { "../UC.v" "" { Text "D:/Processor/J17/UC.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1492877889301 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UC:ControlUnit\|pcControl\[1\] " "Latch UC:ControlUnit\|pcControl\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DP:DataPath\|PC\[0\] " "Ports D and ENA on the latch are fed by the same signal DP:DataPath\|PC\[0\]" {  } { { "../DP.v" "" { Text "D:/Processor/J17/DP.v" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1492877889301 ""}  } { { "../UC.v" "" { Text "D:/Processor/J17/UC.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1492877889301 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UC:ControlUnit\|pcControl\[3\] " "Latch UC:ControlUnit\|pcControl\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DP:DataPath\|PC\[1\] " "Ports D and ENA on the latch are fed by the same signal DP:DataPath\|PC\[1\]" {  } { { "../DP.v" "" { Text "D:/Processor/J17/DP.v" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1492877889302 ""}  } { { "../UC.v" "" { Text "D:/Processor/J17/UC.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1492877889302 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "UC:ControlUnit\|alucode\[0\] " "LATCH primitive \"UC:ControlUnit\|alucode\[0\]\" is permanently enabled" {  } { { "../UC.v" "" { Text "D:/Processor/J17/UC.v" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1492877890252 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "UC:ControlUnit\|alucode\[1\] " "LATCH primitive \"UC:ControlUnit\|alucode\[1\]\" is permanently enabled" {  } { { "../UC.v" "" { Text "D:/Processor/J17/UC.v" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1492877890252 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "UC:ControlUnit\|alucode\[2\] " "LATCH primitive \"UC:ControlUnit\|alucode\[2\]\" is permanently enabled" {  } { { "../UC.v" "" { Text "D:/Processor/J17/UC.v" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1492877890252 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "UC:ControlUnit\|imControl " "LATCH primitive \"UC:ControlUnit\|imControl\" is permanently enabled" {  } { { "../UC.v" "" { Text "D:/Processor/J17/UC.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1492877890252 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "UC:ControlUnit\|writecode " "LATCH primitive \"UC:ControlUnit\|writecode\" is permanently enabled" {  } { { "../UC.v" "" { Text "D:/Processor/J17/UC.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1492877890253 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "UC:ControlUnit\|pcControl\[0\] " "LATCH primitive \"UC:ControlUnit\|pcControl\[0\]\" is permanently enabled" {  } { { "../UC.v" "" { Text "D:/Processor/J17/UC.v" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1492877890253 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "UC:ControlUnit\|pcControl\[3\] " "LATCH primitive \"UC:ControlUnit\|pcControl\[3\]\" is permanently enabled" {  } { { "../UC.v" "" { Text "D:/Processor/J17/UC.v" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1492877890253 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "instruct\[21\] GND " "Pin \"instruct\[21\]\" is stuck at GND" {  } { { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492877890850 "|J17|instruct[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruct\[24\] GND " "Pin \"instruct\[24\]\" is stuck at GND" {  } { { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492877890850 "|J17|instruct[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruct\[25\] GND " "Pin \"instruct\[25\]\" is stuck at GND" {  } { { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492877890850 "|J17|instruct[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruct\[31\] GND " "Pin \"instruct\[31\]\" is stuck at GND" {  } { { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492877890850 "|J17|instruct[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alucd\[3\] GND " "Pin \"alucd\[3\]\" is stuck at GND" {  } { { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492877890850 "|J17|alucd[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o1\[2\] GND " "Pin \"o1\[2\]\" is stuck at GND" {  } { { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492877890850 "|J17|o1[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1492877890850 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1492877891061 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "96 " "96 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1492877894009 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1492877894460 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492877894460 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2912 " "Implemented 2912 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1492877894742 ""} { "Info" "ICUT_CUT_TM_OPINS" "125 " "Implemented 125 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1492877894742 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2780 " "Implemented 2780 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1492877894742 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1492877894742 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1492877894742 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 87 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 87 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "664 " "Peak virtual memory: 664 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1492877894782 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 22 13:18:14 2017 " "Processing ended: Sat Apr 22 13:18:14 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1492877894782 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1492877894782 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1492877894782 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1492877894782 ""}
