{"vcs1":{"timestamp_begin":1726691320.055633418, "rt":1.25, "ut":0.33, "st":0.25}}
{"vcselab":{"timestamp_begin":1726691321.397476509, "rt":1.28, "ut":0.31, "st":0.20}}
{"link":{"timestamp_begin":1726691322.768062630, "rt":0.41, "ut":0.19, "st":0.19}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1726691319.156732458}
{"VCS_COMP_START_TIME": 1726691319.156732458}
{"VCS_COMP_END_TIME": 1726691324.990859897}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 329744}}
{"stitch_vcselab": {"peak_mem": 215156}}
