# do Datapath_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying /home/kartik/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/kartik/RISC_Pipelined/signExtender.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:13:12 on Apr 30,2023
# vcom -reportprogress 300 -93 -work work /home/kartik/RISC_Pipelined/signExtender.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SignExtender
# -- Compiling architecture arch_SignExtender of SignExtender
# End time: 12:13:12 on Apr 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/kartik/RISC_Pipelined/RegisterFile.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:13:12 on Apr 30,2023
# vcom -reportprogress 300 -93 -work work /home/kartik/RISC_Pipelined/RegisterFile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegisterFile
# -- Compiling architecture RegisterFile_arch of RegisterFile
# End time: 12:13:12 on Apr 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/kartik/RISC_Pipelined/register_1bit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:13:12 on Apr 30,2023
# vcom -reportprogress 300 -93 -work work /home/kartik/RISC_Pipelined/register_1bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_1bit
# -- Compiling architecture arch_register_1bit of register_1bit
# End time: 12:13:12 on Apr 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/kartik/RISC_Pipelined/PipelineRegister.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:13:12 on Apr 30,2023
# vcom -reportprogress 300 -93 -work work /home/kartik/RISC_Pipelined/PipelineRegister.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PipelineRegister
# -- Compiling architecture arch_PipelineRegister of PipelineRegister
# End time: 12:13:12 on Apr 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/kartik/RISC_Pipelined/Mux_4to1_16bit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:13:12 on Apr 30,2023
# vcom -reportprogress 300 -93 -work work /home/kartik/RISC_Pipelined/Mux_4to1_16bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Mux_4to1_16bit
# -- Compiling architecture arch_Mux_4to1_16bit of Mux_4to1_16bit
# End time: 12:13:12 on Apr 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/kartik/RISC_Pipelined/InstructionMemory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:13:12 on Apr 30,2023
# vcom -reportprogress 300 -93 -work work /home/kartik/RISC_Pipelined/InstructionMemory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity InstructionMemory
# -- Compiling architecture InstructionMemory_arch of InstructionMemory
# End time: 12:13:12 on Apr 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/kartik/RISC_Pipelined/Datapath.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:13:12 on Apr 30,2023
# vcom -reportprogress 300 -93 -work work /home/kartik/RISC_Pipelined/Datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Datapath
# -- Compiling architecture arch_Datapath of Datapath
# End time: 12:13:12 on Apr 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/kartik/RISC_Pipelined/DataMemory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:13:12 on Apr 30,2023
# vcom -reportprogress 300 -93 -work work /home/kartik/RISC_Pipelined/DataMemory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity DataMemory
# -- Compiling architecture DataMemory_arch of DataMemory
# End time: 12:13:12 on Apr 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/kartik/RISC_Pipelined/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:13:12 on Apr 30,2023
# vcom -reportprogress 300 -93 -work work /home/kartik/RISC_Pipelined/ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture ALU_arch of ALU
# End time: 12:13:12 on Apr 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/home/kartik/RISC_Pipelined/testbench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:13:12 on Apr 30,2023
# vcom -reportprogress 300 -93 -work work /home/kartik/RISC_Pipelined/testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity testbench_tb
# -- Compiling architecture test_arch of testbench_tb
# End time: 12:13:12 on Apr 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  testbench_tb
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" testbench_tb 
# Start time: 12:13:12 on Apr 30,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.testbench_tb(test_arch)
# Loading work.datapath(arch_datapath)
# Loading work.pipelineregister(arch_pipelineregister)
# Loading work.instructionmemory(instructionmemory_arch)
# Loading work.datamemory(datamemory_arch)
# Loading work.registerfile(registerfile_arch)
# Loading work.mux_4to1_16bit(arch_mux_4to1_16bit)
# Loading work.register_1bit(arch_register_1bit)
# Loading work.signextender(arch_signextender)
# Loading work.alu(alu_arch)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench_tb/instance/IMem
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
add wave -position end  sim:/testbench_tb/instance/IFID/data_in
add wave -position end  sim:/testbench_tb/instance/IFID/data
add wave -position end sim:/testbench_tb/instance/IDRR/*
add wave -position end  sim:/testbench_tb/instance/IDRR/data_in
add wave -position end  sim:/testbench_tb/instance/IDRR/data
add wave -position end  sim:/testbench_tb/instance/IMem/output
add wave -position end  sim:/testbench_tb/instance/RF/PC_out
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench_tb/instance/IMem
run
run
