<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>pciide_pdc202xx_reg.h source code [netbsd/sys/dev/pci/pciide_pdc202xx_reg.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/pci/pciide_pdc202xx_reg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>pci</a>/<a href='pciide_pdc202xx_reg.h.html'>pciide_pdc202xx_reg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: pciide_pdc202xx_reg.h,v 1.15 2009/10/19 18:41:16 bouyer Exp $ */</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright (c) 1999 Manuel Bouyer.</i></td></tr>
<tr><th id="5">5</th><td><i> *</i></td></tr>
<tr><th id="6">6</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="7">7</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="8">8</th><td><i> * are met:</i></td></tr>
<tr><th id="9">9</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="10">10</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="11">11</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="12">12</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="13">13</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="14">14</th><td><i> *</i></td></tr>
<tr><th id="15">15</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR</i></td></tr>
<tr><th id="16">16</th><td><i> * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES</i></td></tr>
<tr><th id="17">17</th><td><i> * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.</i></td></tr>
<tr><th id="18">18</th><td><i> * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,</i></td></tr>
<tr><th id="19">19</th><td><i> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT</i></td></tr>
<tr><th id="20">20</th><td><i> * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</i></td></tr>
<tr><th id="21">21</th><td><i> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</i></td></tr>
<tr><th id="22">22</th><td><i> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</i></td></tr>
<tr><th id="23">23</th><td><i> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF</i></td></tr>
<tr><th id="24">24</th><td><i> * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="25">25</th><td><i> *</i></td></tr>
<tr><th id="26">26</th><td><i> */</i></td></tr>
<tr><th id="27">27</th><td></td></tr>
<tr><th id="28">28</th><td><i>/*</i></td></tr>
<tr><th id="29">29</th><td><i> * Registers definitions for PROMISE PDC20246/PDC20262 PCI IDE controller.</i></td></tr>
<tr><th id="30">30</th><td><i> * Unfortunably the HW docs are not publically available. I've been able</i></td></tr>
<tr><th id="31">31</th><td><i> * to get a partial one for the PDC20246, and a better one for the PDC20262</i></td></tr>
<tr><th id="32">32</th><td><i> * from Promise.</i></td></tr>
<tr><th id="33">33</th><td><i> */</i></td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/PDC2xx_STATE" data-ref="_M/PDC2xx_STATE">PDC2xx_STATE</dfn>		0x50</u></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/PDC2xx_STATE_IDERAID" data-ref="_M/PDC2xx_STATE_IDERAID">PDC2xx_STATE_IDERAID</dfn>		0x0001</u></td></tr>
<tr><th id="37">37</th><td><u>#define <dfn class="macro" id="_M/PDC2xx_STATE_NATIVE" data-ref="_M/PDC2xx_STATE_NATIVE">PDC2xx_STATE_NATIVE</dfn>		0x0080</u></td></tr>
<tr><th id="38">38</th><td><i>/* controller initial state values(PDC20246 only) */</i></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/PDC246_STATE_SHIPID" data-ref="_M/PDC246_STATE_SHIPID">PDC246_STATE_SHIPID</dfn>		0x8000</u></td></tr>
<tr><th id="40">40</th><td><u>#define <dfn class="macro" id="_M/PDC246_STATE_IOCHRDY" data-ref="_M/PDC246_STATE_IOCHRDY">PDC246_STATE_IOCHRDY</dfn>		0x0400</u></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/PDC246_STATE_LBA" data-ref="_M/PDC246_STATE_LBA">PDC246_STATE_LBA</dfn>(channel)	(0x0100 &lt;&lt; (channel))</u></td></tr>
<tr><th id="42">42</th><td><u>#define <dfn class="macro" id="_M/PDC246_STATE_ISAIRQ" data-ref="_M/PDC246_STATE_ISAIRQ">PDC246_STATE_ISAIRQ</dfn>		0x0008</u></td></tr>
<tr><th id="43">43</th><td><u>#define <dfn class="macro" id="_M/PDC246_STATE_EN" data-ref="_M/PDC246_STATE_EN">PDC246_STATE_EN</dfn>(channel)	(0x0002 &lt;&lt; (channel))</u></td></tr>
<tr><th id="44">44</th><td><i>/* controller initial state values(PDC20262 only) */</i></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/PDC262_STATE_EN" data-ref="_M/PDC262_STATE_EN">PDC262_STATE_EN</dfn>(chan)		(0x1000 &lt;&lt; (chan))</u></td></tr>
<tr><th id="46">46</th><td><u>#define <dfn class="macro" id="_M/PDC262_STATE_80P" data-ref="_M/PDC262_STATE_80P">PDC262_STATE_80P</dfn>(chan)		(0x0400 &lt;&lt; (chan))</u></td></tr>
<tr><th id="47">47</th><td></td></tr>
<tr><th id="48">48</th><td><i>/* per-drive timings */</i></td></tr>
<tr><th id="49">49</th><td><u>#define <dfn class="macro" id="_M/PDC2xx_TIM" data-ref="_M/PDC2xx_TIM">PDC2xx_TIM</dfn>(channel, drive) (0x60 + 4 * (drive) + 8 * (channel))</u></td></tr>
<tr><th id="50">50</th><td><u>#define <dfn class="macro" id="_M/PDC2xx_TIM_SET_PA" data-ref="_M/PDC2xx_TIM_SET_PA">PDC2xx_TIM_SET_PA</dfn>(r, x)	(((r) &amp; 0xfffffff0) | ((x) &amp; 0xf))</u></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/PDC2xx_TIM_SET_PB" data-ref="_M/PDC2xx_TIM_SET_PB">PDC2xx_TIM_SET_PB</dfn>(r, x)	(((r) &amp; 0xffffe0ff) | (((x) &amp; 0x1f) &lt;&lt; 8))</u></td></tr>
<tr><th id="52">52</th><td><u>#define <dfn class="macro" id="_M/PDC2xx_TIM_SET_MB" data-ref="_M/PDC2xx_TIM_SET_MB">PDC2xx_TIM_SET_MB</dfn>(r, x)	(((r) &amp; 0xffff1fff) | (((x) &amp; 0x7) &lt;&lt; 13))</u></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/PDC2xx_TIM_SET_MC" data-ref="_M/PDC2xx_TIM_SET_MC">PDC2xx_TIM_SET_MC</dfn>(r, x)	(((r) &amp; 0xfff0ffff) | (((x) &amp; 0xf) &lt;&lt; 16))</u></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/PDC2xx_TIM_PRE" data-ref="_M/PDC2xx_TIM_PRE">PDC2xx_TIM_PRE</dfn>		0x00000010</u></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/PDC2xx_TIM_IORDY" data-ref="_M/PDC2xx_TIM_IORDY">PDC2xx_TIM_IORDY</dfn>	0x00000020</u></td></tr>
<tr><th id="56">56</th><td><u>#define <dfn class="macro" id="_M/PDC2xx_TIM_ERRDY" data-ref="_M/PDC2xx_TIM_ERRDY">PDC2xx_TIM_ERRDY</dfn>	0x00000040</u></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/PDC2xx_TIM_SYNC" data-ref="_M/PDC2xx_TIM_SYNC">PDC2xx_TIM_SYNC</dfn>		0x00000080</u></td></tr>
<tr><th id="58">58</th><td><u>#define <dfn class="macro" id="_M/PDC2xx_TIM_DMAW" data-ref="_M/PDC2xx_TIM_DMAW">PDC2xx_TIM_DMAW</dfn>		0x00100000</u></td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/PDC2xx_TIM_DMAR" data-ref="_M/PDC2xx_TIM_DMAR">PDC2xx_TIM_DMAR</dfn>		0x00200000</u></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/PDC2xx_TIM_IORDYp" data-ref="_M/PDC2xx_TIM_IORDYp">PDC2xx_TIM_IORDYp</dfn>	0x00400000</u></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/PDC2xx_TIM_DMARQp" data-ref="_M/PDC2xx_TIM_DMARQp">PDC2xx_TIM_DMARQp</dfn>	0x00800000</u></td></tr>
<tr><th id="62">62</th><td></td></tr>
<tr><th id="63">63</th><td><i>/* The following are extensions of the DMA registers */</i></td></tr>
<tr><th id="64">64</th><td></td></tr>
<tr><th id="65">65</th><td><i>/* Ultra-DMA mode 3/4 control (PDC20262 only, 1 byte) */</i></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/PDC262_U66" data-ref="_M/PDC262_U66">PDC262_U66</dfn>	0x11</u></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/PDC262_U66_EN" data-ref="_M/PDC262_U66_EN">PDC262_U66_EN</dfn>(chan) (0x2 &lt;&lt; ((chan) *2))</u></td></tr>
<tr><th id="68">68</th><td><i>/* primary mode (1 byte) */</i></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/PDC2xx_PM" data-ref="_M/PDC2xx_PM">PDC2xx_PM</dfn>	0x1a</u></td></tr>
<tr><th id="70">70</th><td><i>/* secondary mode (1 byte) */</i></td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/PDC2xx_SM" data-ref="_M/PDC2xx_SM">PDC2xx_SM</dfn>	0x1b</u></td></tr>
<tr><th id="72">72</th><td><i>/* System control register (4 bytes) */</i></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/PDC2xx_SCR" data-ref="_M/PDC2xx_SCR">PDC2xx_SCR</dfn>	0x1c</u></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/PDC2xx_SCR_SET_GEN" data-ref="_M/PDC2xx_SCR_SET_GEN">PDC2xx_SCR_SET_GEN</dfn>(r,x) (((r) &amp; 0xffffff00) | ((x) &amp; 0xff))</u></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/PDC2xx_SCR_EMPTY" data-ref="_M/PDC2xx_SCR_EMPTY">PDC2xx_SCR_EMPTY</dfn>(channel) (0x00000100 &lt;&lt; (4 * channel))</u></td></tr>
<tr><th id="76">76</th><td><u>#define <dfn class="macro" id="_M/PDC2xx_SCR_FULL" data-ref="_M/PDC2xx_SCR_FULL">PDC2xx_SCR_FULL</dfn>(channel) (0x00000200 &lt;&lt; (4 * channel))</u></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/PDC2xx_SCR_INT" data-ref="_M/PDC2xx_SCR_INT">PDC2xx_SCR_INT</dfn>(channel) (0x00000400 &lt;&lt; (4 * channel))</u></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/PDC2xx_SCR_ERR" data-ref="_M/PDC2xx_SCR_ERR">PDC2xx_SCR_ERR</dfn>(channel) (0x00000800 &lt;&lt; (4 * channel))</u></td></tr>
<tr><th id="79">79</th><td><u>#define <dfn class="macro" id="_M/PDC2xx_SCR_SET_I2C" data-ref="_M/PDC2xx_SCR_SET_I2C">PDC2xx_SCR_SET_I2C</dfn>(r,x) (((r) &amp; 0xfff0ffff) | (((x) &amp; 0xf) &lt;&lt; 16))</u></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/PDC2xx_SCR_SET_POLL" data-ref="_M/PDC2xx_SCR_SET_POLL">PDC2xx_SCR_SET_POLL</dfn>(r,x) (((r) &amp; 0xff0fffff) | (((x) &amp; 0xf) &lt;&lt; 20))</u></td></tr>
<tr><th id="81">81</th><td><u>#define <dfn class="macro" id="_M/PDC2xx_SCR_DMA" data-ref="_M/PDC2xx_SCR_DMA">PDC2xx_SCR_DMA</dfn>		0x01000000</u></td></tr>
<tr><th id="82">82</th><td><u>#define <dfn class="macro" id="_M/PDC2xx_SCR_IORDY" data-ref="_M/PDC2xx_SCR_IORDY">PDC2xx_SCR_IORDY</dfn>	0x02000000</u></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/PDC2xx_SCR_G2FD" data-ref="_M/PDC2xx_SCR_G2FD">PDC2xx_SCR_G2FD</dfn>		0x04000000</u></td></tr>
<tr><th id="84">84</th><td><u>#define <dfn class="macro" id="_M/PDC2xx_SCR_FLOAT" data-ref="_M/PDC2xx_SCR_FLOAT">PDC2xx_SCR_FLOAT</dfn>	0x08000000</u></td></tr>
<tr><th id="85">85</th><td><u>#define <dfn class="macro" id="_M/PDC2xx_SCR_RSET" data-ref="_M/PDC2xx_SCR_RSET">PDC2xx_SCR_RSET</dfn>		0x10000000</u></td></tr>
<tr><th id="86">86</th><td><u>#define <dfn class="macro" id="_M/PDC2xx_SCR_TST" data-ref="_M/PDC2xx_SCR_TST">PDC2xx_SCR_TST</dfn>		0x20000000</u></td></tr>
<tr><th id="87">87</th><td><i>/* Values for "General Purpose Register" (PDC2026{2|5} only) */</i></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/PDC262_SCR_GEN_LAT" data-ref="_M/PDC262_SCR_GEN_LAT">PDC262_SCR_GEN_LAT</dfn>	0x20</u></td></tr>
<tr><th id="89">89</th><td><u>#define <dfn class="macro" id="_M/PDC265_SCR_GEN_LAT" data-ref="_M/PDC265_SCR_GEN_LAT">PDC265_SCR_GEN_LAT</dfn>	0x03</u></td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td><i>/* ATAPI port ((PDC20262 only) (4 bytes) */</i></td></tr>
<tr><th id="92">92</th><td><u>#define <dfn class="macro" id="_M/PDC262_ATAPI" data-ref="_M/PDC262_ATAPI">PDC262_ATAPI</dfn>(chan) (0x20 + (4 * (chan)))</u></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/PDC262_ATAPI_WC_MASK" data-ref="_M/PDC262_ATAPI_WC_MASK">PDC262_ATAPI_WC_MASK</dfn>	0x00000fff</u></td></tr>
<tr><th id="94">94</th><td><u>#define <dfn class="macro" id="_M/PDC262_ATAPI_DMA_READ" data-ref="_M/PDC262_ATAPI_DMA_READ">PDC262_ATAPI_DMA_READ</dfn>	0x00001000</u></td></tr>
<tr><th id="95">95</th><td><u>#define <dfn class="macro" id="_M/PDC262_ATAPI_DMA_WRITE" data-ref="_M/PDC262_ATAPI_DMA_WRITE">PDC262_ATAPI_DMA_WRITE</dfn>	0x00002000</u></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/PDC262_ATAPI_UDMA" data-ref="_M/PDC262_ATAPI_UDMA">PDC262_ATAPI_UDMA</dfn>	0x00004000</u></td></tr>
<tr><th id="97">97</th><td><u>#define <dfn class="macro" id="_M/PDC262_ATAPI_LBA48_READ" data-ref="_M/PDC262_ATAPI_LBA48_READ">PDC262_ATAPI_LBA48_READ</dfn>  0x05000000</u></td></tr>
<tr><th id="98">98</th><td><u>#define <dfn class="macro" id="_M/PDC262_ATAPI_LBA48_WRITE" data-ref="_M/PDC262_ATAPI_LBA48_WRITE">PDC262_ATAPI_LBA48_WRITE</dfn> 0x06000000</u></td></tr>
<tr><th id="99">99</th><td></td></tr>
<tr><th id="100">100</th><td><i>/*</i></td></tr>
<tr><th id="101">101</th><td><i> * The timings provided here cmoes from the PDC20262 docs. I hope they are</i></td></tr>
<tr><th id="102">102</th><td><i> * right for the PDC20246 too ...</i></td></tr>
<tr><th id="103">103</th><td><i> */</i></td></tr>
<tr><th id="104">104</th><td></td></tr>
<tr><th id="105">105</th><td><em>static</em> <em>const</em> <a class="typedef" href="../../sys/stdint.h.html#int8_t" title='int8_t' data-type='__int8_t' data-ref="int8_t" data-ref-filename="int8_t">int8_t</a> <dfn class="decl def" id="pdc2xx_pa" title='pdc2xx_pa' data-ref="pdc2xx_pa" data-ref-filename="pdc2xx_pa">pdc2xx_pa</dfn>[] <a class="macro" href="../../sys/cdefs.h.html#263" title="__attribute__((__unused__))" data-ref="_M/__unused">__unused</a> =</td></tr>
<tr><th id="106">106</th><td>    {<var>0x9</var>, <var>0x5</var>, <var>0x3</var>, <var>0x2</var>, <var>0x1</var>};</td></tr>
<tr><th id="107">107</th><td><em>static</em> <em>const</em> <a class="typedef" href="../../sys/stdint.h.html#int8_t" title='int8_t' data-type='__int8_t' data-ref="int8_t" data-ref-filename="int8_t">int8_t</a> <dfn class="decl def" id="pdc2xx_pb" title='pdc2xx_pb' data-ref="pdc2xx_pb" data-ref-filename="pdc2xx_pb">pdc2xx_pb</dfn>[] <a class="macro" href="../../sys/cdefs.h.html#263" title="__attribute__((__unused__))" data-ref="_M/__unused">__unused</a> =</td></tr>
<tr><th id="108">108</th><td>    {<var>0x13</var>, <var>0xc</var>, <var>0x8</var>, <var>0x6</var>, <var>0x4</var>};</td></tr>
<tr><th id="109">109</th><td><em>static</em> <em>const</em> <a class="typedef" href="../../sys/stdint.h.html#int8_t" title='int8_t' data-type='__int8_t' data-ref="int8_t" data-ref-filename="int8_t">int8_t</a> <dfn class="decl def" id="pdc2xx_dma_mb" title='pdc2xx_dma_mb' data-ref="pdc2xx_dma_mb" data-ref-filename="pdc2xx_dma_mb">pdc2xx_dma_mb</dfn>[] <a class="macro" href="../../sys/cdefs.h.html#263" title="__attribute__((__unused__))" data-ref="_M/__unused">__unused</a> =</td></tr>
<tr><th id="110">110</th><td>    {<var>0x3</var>, <var>0x3</var>, <var>0x3</var>};</td></tr>
<tr><th id="111">111</th><td><em>static</em> <em>const</em> <a class="typedef" href="../../sys/stdint.h.html#int8_t" title='int8_t' data-type='__int8_t' data-ref="int8_t" data-ref-filename="int8_t">int8_t</a> <dfn class="decl def" id="pdc2xx_dma_mc" title='pdc2xx_dma_mc' data-ref="pdc2xx_dma_mc" data-ref-filename="pdc2xx_dma_mc">pdc2xx_dma_mc</dfn>[] <a class="macro" href="../../sys/cdefs.h.html#263" title="__attribute__((__unused__))" data-ref="_M/__unused">__unused</a> =</td></tr>
<tr><th id="112">112</th><td>    {<var>0x5</var>, <var>0x4</var>, <var>0x3</var>};</td></tr>
<tr><th id="113">113</th><td><em>static</em> <em>const</em> <a class="typedef" href="../../sys/stdint.h.html#int8_t" title='int8_t' data-type='__int8_t' data-ref="int8_t" data-ref-filename="int8_t">int8_t</a> <dfn class="decl def" id="pdc2xx_udma_mb" title='pdc2xx_udma_mb' data-ref="pdc2xx_udma_mb" data-ref-filename="pdc2xx_udma_mb">pdc2xx_udma_mb</dfn>[] <a class="macro" href="../../sys/cdefs.h.html#263" title="__attribute__((__unused__))" data-ref="_M/__unused">__unused</a> =</td></tr>
<tr><th id="114">114</th><td>    {<var>0x3</var>, <var>0x2</var>, <var>0x1</var>, <var>0x2</var>, <var>0x1</var>, <var>0x1</var>};</td></tr>
<tr><th id="115">115</th><td><em>static</em> <em>const</em> <a class="typedef" href="../../sys/stdint.h.html#int8_t" title='int8_t' data-type='__int8_t' data-ref="int8_t" data-ref-filename="int8_t">int8_t</a> <dfn class="decl def" id="pdc2xx_udma_mc" title='pdc2xx_udma_mc' data-ref="pdc2xx_udma_mc" data-ref-filename="pdc2xx_udma_mc">pdc2xx_udma_mc</dfn>[] <a class="macro" href="../../sys/cdefs.h.html#263" title="__attribute__((__unused__))" data-ref="_M/__unused">__unused</a> =</td></tr>
<tr><th id="116">116</th><td>    {<var>0x3</var>, <var>0x2</var>, <var>0x1</var>, <var>0x2</var>, <var>0x1</var>, <var>0x1</var>};</td></tr>
<tr><th id="117">117</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='pdcide.c.html'>netbsd/sys/dev/pci/pdcide.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
