
*** Running vivado
    with args -log pmod_step_interface.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source pmod_step_interface.tcl -notrace


****** Vivado v2018.2.1 (64-bit)
  **** SW Build 2288692 on Thu Jul 26 18:23:50 MDT 2018
  **** IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source pmod_step_interface.tcl -notrace
Command: link_design -top pmod_step_interface -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2.1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_11/Stepper_Motor_Full_Step/claw_constraints.xdc]
Finished Parsing XDC File [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_11/Stepper_Motor_Full_Step/claw_constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 1602.781 ; gain = 249.051 ; free physical = 2828 ; free virtual = 21267
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1650.797 ; gain = 48.016 ; free physical = 2821 ; free virtual = 21260

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 162d735d3

Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 2111.297 ; gain = 460.500 ; free physical = 2429 ; free virtual = 20885

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 162d735d3

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2111.297 ; gain = 0.000 ; free physical = 2429 ; free virtual = 20886
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 162d735d3

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2111.297 ; gain = 0.000 ; free physical = 2429 ; free virtual = 20886
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 117f63fa0

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2111.297 ; gain = 0.000 ; free physical = 2429 ; free virtual = 20886
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 117f63fa0

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2111.297 ; gain = 0.000 ; free physical = 2429 ; free virtual = 20886
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1ab429ffe

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2111.297 ; gain = 0.000 ; free physical = 2429 ; free virtual = 20886
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1ab429ffe

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2111.297 ; gain = 0.000 ; free physical = 2429 ; free virtual = 20886
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2111.297 ; gain = 0.000 ; free physical = 2429 ; free virtual = 20886
Ending Logic Optimization Task | Checksum: 1ab429ffe

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2111.297 ; gain = 0.000 ; free physical = 2429 ; free virtual = 20886

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1ab429ffe

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2111.297 ; gain = 0.000 ; free physical = 2429 ; free virtual = 20886

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1ab429ffe

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2111.297 ; gain = 0.000 ; free physical = 2429 ; free virtual = 20886
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 2111.297 ; gain = 508.516 ; free physical = 2429 ; free virtual = 20886
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2143.312 ; gain = 0.000 ; free physical = 2426 ; free virtual = 20884
INFO: [Common 17-1381] The checkpoint '/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_11/Stepper_Motor_Full_Step/Stepper_Motor_Full_Step.runs/impl_1/pmod_step_interface_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file pmod_step_interface_drc_opted.rpt -pb pmod_step_interface_drc_opted.pb -rpx pmod_step_interface_drc_opted.rpx
Command: report_drc -file pmod_step_interface_drc_opted.rpt -pb pmod_step_interface_drc_opted.pb -rpx pmod_step_interface_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/exposedbuckle48/Documents/Semester_5/DSD/Lab_11/Stepper_Motor_Full_Step/Stepper_Motor_Full_Step.runs/impl_1/pmod_step_interface_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2183.332 ; gain = 0.000 ; free physical = 2395 ; free virtual = 20853
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 12962811e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2183.332 ; gain = 0.000 ; free physical = 2395 ; free virtual = 20853
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2183.332 ; gain = 0.000 ; free physical = 2395 ; free virtual = 20853

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1dbd22703

Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2183.332 ; gain = 0.000 ; free physical = 2391 ; free virtual = 20852

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1ebebf6d4

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2183.332 ; gain = 0.000 ; free physical = 2390 ; free virtual = 20852

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1ebebf6d4

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2183.332 ; gain = 0.000 ; free physical = 2390 ; free virtual = 20852
Phase 1 Placer Initialization | Checksum: 1ebebf6d4

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2183.332 ; gain = 0.000 ; free physical = 2390 ; free virtual = 20852

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1ebebf6d4

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2183.332 ; gain = 0.000 ; free physical = 2389 ; free virtual = 20851
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: 2c9fe8f91

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.82 . Memory (MB): peak = 2191.336 ; gain = 8.004 ; free physical = 2383 ; free virtual = 20845

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2c9fe8f91

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.82 . Memory (MB): peak = 2191.336 ; gain = 8.004 ; free physical = 2383 ; free virtual = 20845

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2703665e4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2191.336 ; gain = 8.004 ; free physical = 2383 ; free virtual = 20845

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 25829b523

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2191.336 ; gain = 8.004 ; free physical = 2383 ; free virtual = 20845

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 25829b523

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2191.336 ; gain = 8.004 ; free physical = 2383 ; free virtual = 20845

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 189bd5e93

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.93 . Memory (MB): peak = 2191.336 ; gain = 8.004 ; free physical = 2379 ; free virtual = 20843

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 189bd5e93

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.93 . Memory (MB): peak = 2191.336 ; gain = 8.004 ; free physical = 2379 ; free virtual = 20843

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 189bd5e93

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.93 . Memory (MB): peak = 2191.336 ; gain = 8.004 ; free physical = 2379 ; free virtual = 20843
Phase 3 Detail Placement | Checksum: 189bd5e93

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.94 . Memory (MB): peak = 2191.336 ; gain = 8.004 ; free physical = 2379 ; free virtual = 20843

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 189bd5e93

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.95 . Memory (MB): peak = 2191.336 ; gain = 8.004 ; free physical = 2379 ; free virtual = 20843

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 189bd5e93

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.96 . Memory (MB): peak = 2191.336 ; gain = 8.004 ; free physical = 2381 ; free virtual = 20844

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 189bd5e93

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.96 . Memory (MB): peak = 2191.336 ; gain = 8.004 ; free physical = 2381 ; free virtual = 20844

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: f8b36d03

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.96 . Memory (MB): peak = 2191.336 ; gain = 8.004 ; free physical = 2381 ; free virtual = 20844
Phase 4 Post Placement Optimization and Clean-Up | Checksum: f8b36d03

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.96 . Memory (MB): peak = 2191.336 ; gain = 8.004 ; free physical = 2381 ; free virtual = 20844
Ending Placer Task | Checksum: 9b3ce3d1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.97 . Memory (MB): peak = 2191.336 ; gain = 8.004 ; free physical = 2386 ; free virtual = 20849
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2191.336 ; gain = 0.000 ; free physical = 2385 ; free virtual = 20849
INFO: [Common 17-1381] The checkpoint '/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_11/Stepper_Motor_Full_Step/Stepper_Motor_Full_Step.runs/impl_1/pmod_step_interface_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file pmod_step_interface_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2191.336 ; gain = 0.000 ; free physical = 2374 ; free virtual = 20838
INFO: [runtcl-4] Executing : report_utilization -file pmod_step_interface_utilization_placed.rpt -pb pmod_step_interface_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2191.336 ; gain = 0.000 ; free physical = 2380 ; free virtual = 20843
INFO: [runtcl-4] Executing : report_control_sets -verbose -file pmod_step_interface_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2191.336 ; gain = 0.000 ; free physical = 2378 ; free virtual = 20843
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 484f7a9b ConstDB: 0 ShapeSum: 52ed6936 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: df4ccf71

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2242.988 ; gain = 51.652 ; free physical = 2254 ; free virtual = 20718
Post Restoration Checksum: NetGraph: 7e25fe40 NumContArr: 6126d131 Constraints: 0 Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: df4ccf71

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2257.988 ; gain = 66.652 ; free physical = 2239 ; free virtual = 20703

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: df4ccf71

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2257.988 ; gain = 66.652 ; free physical = 2238 ; free virtual = 20703
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 1cbd62d6a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2264.988 ; gain = 73.652 ; free physical = 2232 ; free virtual = 20697

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1152e78c6

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2264.988 ; gain = 73.652 ; free physical = 2232 ; free virtual = 20697

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: e65c299e

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2264.988 ; gain = 73.652 ; free physical = 2232 ; free virtual = 20697
Phase 4 Rip-up And Reroute | Checksum: e65c299e

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2264.988 ; gain = 73.652 ; free physical = 2232 ; free virtual = 20697

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: e65c299e

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2264.988 ; gain = 73.652 ; free physical = 2232 ; free virtual = 20697

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: e65c299e

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2264.988 ; gain = 73.652 ; free physical = 2232 ; free virtual = 20697
Phase 6 Post Hold Fix | Checksum: e65c299e

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2264.988 ; gain = 73.652 ; free physical = 2232 ; free virtual = 20697

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00964682 %
  Global Horizontal Routing Utilization  = 0.00533576 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 9.00901%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 18.018%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 5.88235%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: e65c299e

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2264.988 ; gain = 73.652 ; free physical = 2232 ; free virtual = 20697

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: e65c299e

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2266.988 ; gain = 75.652 ; free physical = 2231 ; free virtual = 20696

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 104f923f7

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2266.988 ; gain = 75.652 ; free physical = 2231 ; free virtual = 20696
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2266.988 ; gain = 75.652 ; free physical = 2249 ; free virtual = 20713

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2266.988 ; gain = 75.652 ; free physical = 2249 ; free virtual = 20713
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2266.988 ; gain = 0.000 ; free physical = 2246 ; free virtual = 20712
INFO: [Common 17-1381] The checkpoint '/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_11/Stepper_Motor_Full_Step/Stepper_Motor_Full_Step.runs/impl_1/pmod_step_interface_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file pmod_step_interface_drc_routed.rpt -pb pmod_step_interface_drc_routed.pb -rpx pmod_step_interface_drc_routed.rpx
Command: report_drc -file pmod_step_interface_drc_routed.rpt -pb pmod_step_interface_drc_routed.pb -rpx pmod_step_interface_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/exposedbuckle48/Documents/Semester_5/DSD/Lab_11/Stepper_Motor_Full_Step/Stepper_Motor_Full_Step.runs/impl_1/pmod_step_interface_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file pmod_step_interface_methodology_drc_routed.rpt -pb pmod_step_interface_methodology_drc_routed.pb -rpx pmod_step_interface_methodology_drc_routed.rpx
Command: report_methodology -file pmod_step_interface_methodology_drc_routed.rpt -pb pmod_step_interface_methodology_drc_routed.pb -rpx pmod_step_interface_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/exposedbuckle48/Documents/Semester_5/DSD/Lab_11/Stepper_Motor_Full_Step/Stepper_Motor_Full_Step.runs/impl_1/pmod_step_interface_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file pmod_step_interface_power_routed.rpt -pb pmod_step_interface_power_summary_routed.pb -rpx pmod_step_interface_power_routed.rpx
Command: report_power -file pmod_step_interface_power_routed.rpt -pb pmod_step_interface_power_summary_routed.pb -rpx pmod_step_interface_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
66 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file pmod_step_interface_route_status.rpt -pb pmod_step_interface_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file pmod_step_interface_timing_summary_routed.rpt -pb pmod_step_interface_timing_summary_routed.pb -rpx pmod_step_interface_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file pmod_step_interface_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file pmod_step_interface_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file pmod_step_interface_bus_skew_routed.rpt -pb pmod_step_interface_bus_skew_routed.pb -rpx pmod_step_interface_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu Nov  8 15:48:04 2018...

*** Running vivado
    with args -log pmod_step_interface.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source pmod_step_interface.tcl -notrace


****** Vivado v2018.2.1 (64-bit)
  **** SW Build 2288692 on Thu Jul 26 18:23:50 MDT 2018
  **** IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source pmod_step_interface.tcl -notrace
Command: open_checkpoint pmod_step_interface_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1353.703 ; gain = 0.000 ; free physical = 3030 ; free virtual = 21496
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2.1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2033.703 ; gain = 0.000 ; free physical = 2371 ; free virtual = 20838
Restored from archive | CPU: 0.140000 secs | Memory: 1.018974 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2033.703 ; gain = 0.000 ; free physical = 2371 ; free virtual = 20838
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2.1 (64-bit) build 2288692
open_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:35 . Memory (MB): peak = 2033.703 ; gain = 680.000 ; free physical = 2371 ; free virtual = 20838
Command: write_bitstream -force pmod_step_interface.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./pmod_step_interface.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_11/Stepper_Motor_Full_Step/Stepper_Motor_Full_Step.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Thu Nov  8 15:52:13 2018. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:10 ; elapsed = 00:02:23 . Memory (MB): peak = 2450.859 ; gain = 417.156 ; free physical = 2342 ; free virtual = 20903
INFO: [Common 17-206] Exiting Vivado at Thu Nov  8 15:52:13 2018...
