/*
 * Copyright (c) 2023 Antmicro
 *
 * SPDX-License-Identifier: Apache-2.0
 */

#include <arm/armv7-m.dtsi>
#include <zephyr/dt-bindings/i2c/i2c.h>
#include <zephyr/dt-bindings/spi/spi.h>

/ {
	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		cpu0: cpu@0 {
			compatible = "arm,cortex-m4f";
			reg = <0>;
		};
	};

	sram0: memory@0 {
		compatible = "mmio-sram";
		reg = <0x00000000 DT_SIZE_K(191)>;
	};

	flash0: flash@8202000 {
		compatible = "soc-nv-flash";
		reg = <0x8202000 DT_SIZE_K(2040)>;
	};

	wifi0: wifi {
		compatible = "silabs,siwx917-wifi";
		status = "disabled";
	};

	soc {
		pinctrl0: pinctrl@46130000 {
			compatible = "silabs,siwx917-pinctrl";
			reg = <0x46130000 0x1000>;
		};

		ulpuart0: uart@24041800 {
			compatible = "ns16550";
			reg = <0x24041800 0x1000>;
			interrupts = <12 0>;
			reg-shift = <2>;
			clock-frequency = <32000000>;
			current-speed = <115200>;
			status = "disabled";
		};

		uart0: uart@44000000 {
			compatible = "ns16550";
			reg = <0x44000000 0x1000>;
			interrupts = <38 0>;
			reg-shift = <2>;
			clock-frequency = <25000000>;
			current-speed = <115200>;
			status = "disabled";
		};
	};
};

&nvic {
	arm,num-irq-priority-bits = <4>;
};
