INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_FINAL/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_16_bit
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module project_reti_logiche
INFO: [VRFC 10-311] analyzing module reg_16_bit
INFO: [VRFC 10-311] analyzing module reg_8_bit
INFO: [VRFC 10-311] analyzing module reg_8_bit_0
INFO: [VRFC 10-311] analyzing module reg_8_bit_h
INFO: [VRFC 10-311] analyzing module reg_9_bit
INFO: [VRFC 10-311] analyzing module glbl
