{"vcs1":{"timestamp_begin":1684346739.877807161, "rt":1.40, "ut":0.38, "st":0.21}}
{"vcselab":{"timestamp_begin":1684346741.364799292, "rt":1.22, "ut":0.44, "st":0.16}}
{"link":{"timestamp_begin":1684346742.651074140, "rt":0.56, "ut":0.22, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684346739.236729492}
{"VCS_COMP_START_TIME": 1684346739.236729492}
{"VCS_COMP_END_TIME": 1684346744.775939525}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330424}}
{"stitch_vcselab": {"peak_mem": 228280}}
