Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Mar  4 23:16:53 2020
| Host         : THINKPAD-13 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Nexys4DispDriverWrapper_timing_summary_routed.rpt -pb Nexys4DispDriverWrapper_timing_summary_routed.pb -rpx Nexys4DispDriverWrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Nexys4DispDriverWrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: clk_divider/clkOut_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.385        0.000                      0                   62        0.245        0.000                      0                   62        4.500        0.000                       0                    33  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.385        0.000                      0                   62        0.245        0.000                      0                   62        4.500        0.000                       0                    33  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.385ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.245ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.385ns  (required time - arrival time)
  Source:                 clk_divider/s_divCounter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/s_divCounter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.151ns  (logic 0.828ns (19.948%)  route 3.323ns (80.052%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.723     5.326    clk_divider/clk_IBUF_BUFG
    SLICE_X86Y82         FDRE                                         r  clk_divider/s_divCounter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y82         FDRE (Prop_fdre_C_Q)         0.456     5.782 f  clk_divider/s_divCounter_reg[28]/Q
                         net (fo=2, routed)           1.109     6.891    clk_divider/s_divCounter[28]
    SLICE_X87Y82         LUT4 (Prop_lut4_I0_O)        0.124     7.015 f  clk_divider/s_divCounter[30]_i_6/O
                         net (fo=1, routed)           0.956     7.971    clk_divider/s_divCounter[30]_i_6_n_0
    SLICE_X87Y80         LUT6 (Prop_lut6_I1_O)        0.124     8.095 f  clk_divider/s_divCounter[30]_i_3/O
                         net (fo=2, routed)           0.414     8.509    clk_divider/s_divCounter[30]_i_3_n_0
    SLICE_X87Y79         LUT5 (Prop_lut5_I0_O)        0.124     8.633 r  clk_divider/s_divCounter[30]_i_1/O
                         net (fo=30, routed)          0.843     9.477    clk_divider/s_divCounter[30]_i_1_n_0
    SLICE_X86Y82         FDRE                                         r  clk_divider/s_divCounter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.604    15.027    clk_divider/clk_IBUF_BUFG
    SLICE_X86Y82         FDRE                                         r  clk_divider/s_divCounter_reg[25]/C
                         clock pessimism              0.299    15.326    
                         clock uncertainty           -0.035    15.290    
    SLICE_X86Y82         FDRE (Setup_fdre_C_R)       -0.429    14.861    clk_divider/s_divCounter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.861    
                         arrival time                          -9.477    
  -------------------------------------------------------------------
                         slack                                  5.385    

Slack (MET) :             5.385ns  (required time - arrival time)
  Source:                 clk_divider/s_divCounter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/s_divCounter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.151ns  (logic 0.828ns (19.948%)  route 3.323ns (80.052%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.723     5.326    clk_divider/clk_IBUF_BUFG
    SLICE_X86Y82         FDRE                                         r  clk_divider/s_divCounter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y82         FDRE (Prop_fdre_C_Q)         0.456     5.782 f  clk_divider/s_divCounter_reg[28]/Q
                         net (fo=2, routed)           1.109     6.891    clk_divider/s_divCounter[28]
    SLICE_X87Y82         LUT4 (Prop_lut4_I0_O)        0.124     7.015 f  clk_divider/s_divCounter[30]_i_6/O
                         net (fo=1, routed)           0.956     7.971    clk_divider/s_divCounter[30]_i_6_n_0
    SLICE_X87Y80         LUT6 (Prop_lut6_I1_O)        0.124     8.095 f  clk_divider/s_divCounter[30]_i_3/O
                         net (fo=2, routed)           0.414     8.509    clk_divider/s_divCounter[30]_i_3_n_0
    SLICE_X87Y79         LUT5 (Prop_lut5_I0_O)        0.124     8.633 r  clk_divider/s_divCounter[30]_i_1/O
                         net (fo=30, routed)          0.843     9.477    clk_divider/s_divCounter[30]_i_1_n_0
    SLICE_X86Y82         FDRE                                         r  clk_divider/s_divCounter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.604    15.027    clk_divider/clk_IBUF_BUFG
    SLICE_X86Y82         FDRE                                         r  clk_divider/s_divCounter_reg[26]/C
                         clock pessimism              0.299    15.326    
                         clock uncertainty           -0.035    15.290    
    SLICE_X86Y82         FDRE (Setup_fdre_C_R)       -0.429    14.861    clk_divider/s_divCounter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.861    
                         arrival time                          -9.477    
  -------------------------------------------------------------------
                         slack                                  5.385    

Slack (MET) :             5.385ns  (required time - arrival time)
  Source:                 clk_divider/s_divCounter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/s_divCounter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.151ns  (logic 0.828ns (19.948%)  route 3.323ns (80.052%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.723     5.326    clk_divider/clk_IBUF_BUFG
    SLICE_X86Y82         FDRE                                         r  clk_divider/s_divCounter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y82         FDRE (Prop_fdre_C_Q)         0.456     5.782 f  clk_divider/s_divCounter_reg[28]/Q
                         net (fo=2, routed)           1.109     6.891    clk_divider/s_divCounter[28]
    SLICE_X87Y82         LUT4 (Prop_lut4_I0_O)        0.124     7.015 f  clk_divider/s_divCounter[30]_i_6/O
                         net (fo=1, routed)           0.956     7.971    clk_divider/s_divCounter[30]_i_6_n_0
    SLICE_X87Y80         LUT6 (Prop_lut6_I1_O)        0.124     8.095 f  clk_divider/s_divCounter[30]_i_3/O
                         net (fo=2, routed)           0.414     8.509    clk_divider/s_divCounter[30]_i_3_n_0
    SLICE_X87Y79         LUT5 (Prop_lut5_I0_O)        0.124     8.633 r  clk_divider/s_divCounter[30]_i_1/O
                         net (fo=30, routed)          0.843     9.477    clk_divider/s_divCounter[30]_i_1_n_0
    SLICE_X86Y82         FDRE                                         r  clk_divider/s_divCounter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.604    15.027    clk_divider/clk_IBUF_BUFG
    SLICE_X86Y82         FDRE                                         r  clk_divider/s_divCounter_reg[27]/C
                         clock pessimism              0.299    15.326    
                         clock uncertainty           -0.035    15.290    
    SLICE_X86Y82         FDRE (Setup_fdre_C_R)       -0.429    14.861    clk_divider/s_divCounter_reg[27]
  -------------------------------------------------------------------
                         required time                         14.861    
                         arrival time                          -9.477    
  -------------------------------------------------------------------
                         slack                                  5.385    

Slack (MET) :             5.385ns  (required time - arrival time)
  Source:                 clk_divider/s_divCounter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/s_divCounter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.151ns  (logic 0.828ns (19.948%)  route 3.323ns (80.052%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.723     5.326    clk_divider/clk_IBUF_BUFG
    SLICE_X86Y82         FDRE                                         r  clk_divider/s_divCounter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y82         FDRE (Prop_fdre_C_Q)         0.456     5.782 f  clk_divider/s_divCounter_reg[28]/Q
                         net (fo=2, routed)           1.109     6.891    clk_divider/s_divCounter[28]
    SLICE_X87Y82         LUT4 (Prop_lut4_I0_O)        0.124     7.015 f  clk_divider/s_divCounter[30]_i_6/O
                         net (fo=1, routed)           0.956     7.971    clk_divider/s_divCounter[30]_i_6_n_0
    SLICE_X87Y80         LUT6 (Prop_lut6_I1_O)        0.124     8.095 f  clk_divider/s_divCounter[30]_i_3/O
                         net (fo=2, routed)           0.414     8.509    clk_divider/s_divCounter[30]_i_3_n_0
    SLICE_X87Y79         LUT5 (Prop_lut5_I0_O)        0.124     8.633 r  clk_divider/s_divCounter[30]_i_1/O
                         net (fo=30, routed)          0.843     9.477    clk_divider/s_divCounter[30]_i_1_n_0
    SLICE_X86Y82         FDRE                                         r  clk_divider/s_divCounter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.604    15.027    clk_divider/clk_IBUF_BUFG
    SLICE_X86Y82         FDRE                                         r  clk_divider/s_divCounter_reg[28]/C
                         clock pessimism              0.299    15.326    
                         clock uncertainty           -0.035    15.290    
    SLICE_X86Y82         FDRE (Setup_fdre_C_R)       -0.429    14.861    clk_divider/s_divCounter_reg[28]
  -------------------------------------------------------------------
                         required time                         14.861    
                         arrival time                          -9.477    
  -------------------------------------------------------------------
                         slack                                  5.385    

Slack (MET) :             5.501ns  (required time - arrival time)
  Source:                 clk_divider/s_divCounter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/s_divCounter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.009ns  (logic 0.828ns (20.654%)  route 3.181ns (79.346%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.723     5.326    clk_divider/clk_IBUF_BUFG
    SLICE_X86Y82         FDRE                                         r  clk_divider/s_divCounter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y82         FDRE (Prop_fdre_C_Q)         0.456     5.782 f  clk_divider/s_divCounter_reg[28]/Q
                         net (fo=2, routed)           1.109     6.891    clk_divider/s_divCounter[28]
    SLICE_X87Y82         LUT4 (Prop_lut4_I0_O)        0.124     7.015 f  clk_divider/s_divCounter[30]_i_6/O
                         net (fo=1, routed)           0.956     7.971    clk_divider/s_divCounter[30]_i_6_n_0
    SLICE_X87Y80         LUT6 (Prop_lut6_I1_O)        0.124     8.095 f  clk_divider/s_divCounter[30]_i_3/O
                         net (fo=2, routed)           0.414     8.509    clk_divider/s_divCounter[30]_i_3_n_0
    SLICE_X87Y79         LUT5 (Prop_lut5_I0_O)        0.124     8.633 r  clk_divider/s_divCounter[30]_i_1/O
                         net (fo=30, routed)          0.702     9.335    clk_divider/s_divCounter[30]_i_1_n_0
    SLICE_X86Y81         FDRE                                         r  clk_divider/s_divCounter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.602    15.025    clk_divider/clk_IBUF_BUFG
    SLICE_X86Y81         FDRE                                         r  clk_divider/s_divCounter_reg[21]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X86Y81         FDRE (Setup_fdre_C_R)       -0.429    14.835    clk_divider/s_divCounter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                          -9.335    
  -------------------------------------------------------------------
                         slack                                  5.501    

Slack (MET) :             5.501ns  (required time - arrival time)
  Source:                 clk_divider/s_divCounter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/s_divCounter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.009ns  (logic 0.828ns (20.654%)  route 3.181ns (79.346%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.723     5.326    clk_divider/clk_IBUF_BUFG
    SLICE_X86Y82         FDRE                                         r  clk_divider/s_divCounter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y82         FDRE (Prop_fdre_C_Q)         0.456     5.782 f  clk_divider/s_divCounter_reg[28]/Q
                         net (fo=2, routed)           1.109     6.891    clk_divider/s_divCounter[28]
    SLICE_X87Y82         LUT4 (Prop_lut4_I0_O)        0.124     7.015 f  clk_divider/s_divCounter[30]_i_6/O
                         net (fo=1, routed)           0.956     7.971    clk_divider/s_divCounter[30]_i_6_n_0
    SLICE_X87Y80         LUT6 (Prop_lut6_I1_O)        0.124     8.095 f  clk_divider/s_divCounter[30]_i_3/O
                         net (fo=2, routed)           0.414     8.509    clk_divider/s_divCounter[30]_i_3_n_0
    SLICE_X87Y79         LUT5 (Prop_lut5_I0_O)        0.124     8.633 r  clk_divider/s_divCounter[30]_i_1/O
                         net (fo=30, routed)          0.702     9.335    clk_divider/s_divCounter[30]_i_1_n_0
    SLICE_X86Y81         FDRE                                         r  clk_divider/s_divCounter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.602    15.025    clk_divider/clk_IBUF_BUFG
    SLICE_X86Y81         FDRE                                         r  clk_divider/s_divCounter_reg[22]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X86Y81         FDRE (Setup_fdre_C_R)       -0.429    14.835    clk_divider/s_divCounter_reg[22]
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                          -9.335    
  -------------------------------------------------------------------
                         slack                                  5.501    

Slack (MET) :             5.501ns  (required time - arrival time)
  Source:                 clk_divider/s_divCounter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/s_divCounter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.009ns  (logic 0.828ns (20.654%)  route 3.181ns (79.346%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.723     5.326    clk_divider/clk_IBUF_BUFG
    SLICE_X86Y82         FDRE                                         r  clk_divider/s_divCounter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y82         FDRE (Prop_fdre_C_Q)         0.456     5.782 f  clk_divider/s_divCounter_reg[28]/Q
                         net (fo=2, routed)           1.109     6.891    clk_divider/s_divCounter[28]
    SLICE_X87Y82         LUT4 (Prop_lut4_I0_O)        0.124     7.015 f  clk_divider/s_divCounter[30]_i_6/O
                         net (fo=1, routed)           0.956     7.971    clk_divider/s_divCounter[30]_i_6_n_0
    SLICE_X87Y80         LUT6 (Prop_lut6_I1_O)        0.124     8.095 f  clk_divider/s_divCounter[30]_i_3/O
                         net (fo=2, routed)           0.414     8.509    clk_divider/s_divCounter[30]_i_3_n_0
    SLICE_X87Y79         LUT5 (Prop_lut5_I0_O)        0.124     8.633 r  clk_divider/s_divCounter[30]_i_1/O
                         net (fo=30, routed)          0.702     9.335    clk_divider/s_divCounter[30]_i_1_n_0
    SLICE_X86Y81         FDRE                                         r  clk_divider/s_divCounter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.602    15.025    clk_divider/clk_IBUF_BUFG
    SLICE_X86Y81         FDRE                                         r  clk_divider/s_divCounter_reg[23]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X86Y81         FDRE (Setup_fdre_C_R)       -0.429    14.835    clk_divider/s_divCounter_reg[23]
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                          -9.335    
  -------------------------------------------------------------------
                         slack                                  5.501    

Slack (MET) :             5.501ns  (required time - arrival time)
  Source:                 clk_divider/s_divCounter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/s_divCounter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.009ns  (logic 0.828ns (20.654%)  route 3.181ns (79.346%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.723     5.326    clk_divider/clk_IBUF_BUFG
    SLICE_X86Y82         FDRE                                         r  clk_divider/s_divCounter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y82         FDRE (Prop_fdre_C_Q)         0.456     5.782 f  clk_divider/s_divCounter_reg[28]/Q
                         net (fo=2, routed)           1.109     6.891    clk_divider/s_divCounter[28]
    SLICE_X87Y82         LUT4 (Prop_lut4_I0_O)        0.124     7.015 f  clk_divider/s_divCounter[30]_i_6/O
                         net (fo=1, routed)           0.956     7.971    clk_divider/s_divCounter[30]_i_6_n_0
    SLICE_X87Y80         LUT6 (Prop_lut6_I1_O)        0.124     8.095 f  clk_divider/s_divCounter[30]_i_3/O
                         net (fo=2, routed)           0.414     8.509    clk_divider/s_divCounter[30]_i_3_n_0
    SLICE_X87Y79         LUT5 (Prop_lut5_I0_O)        0.124     8.633 r  clk_divider/s_divCounter[30]_i_1/O
                         net (fo=30, routed)          0.702     9.335    clk_divider/s_divCounter[30]_i_1_n_0
    SLICE_X86Y81         FDRE                                         r  clk_divider/s_divCounter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.602    15.025    clk_divider/clk_IBUF_BUFG
    SLICE_X86Y81         FDRE                                         r  clk_divider/s_divCounter_reg[24]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X86Y81         FDRE (Setup_fdre_C_R)       -0.429    14.835    clk_divider/s_divCounter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                          -9.335    
  -------------------------------------------------------------------
                         slack                                  5.501    

Slack (MET) :             5.516ns  (required time - arrival time)
  Source:                 clk_divider/s_divCounter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/s_divCounter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.993ns  (logic 0.828ns (20.736%)  route 3.165ns (79.264%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.723     5.326    clk_divider/clk_IBUF_BUFG
    SLICE_X86Y82         FDRE                                         r  clk_divider/s_divCounter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y82         FDRE (Prop_fdre_C_Q)         0.456     5.782 f  clk_divider/s_divCounter_reg[28]/Q
                         net (fo=2, routed)           1.109     6.891    clk_divider/s_divCounter[28]
    SLICE_X87Y82         LUT4 (Prop_lut4_I0_O)        0.124     7.015 f  clk_divider/s_divCounter[30]_i_6/O
                         net (fo=1, routed)           0.956     7.971    clk_divider/s_divCounter[30]_i_6_n_0
    SLICE_X87Y80         LUT6 (Prop_lut6_I1_O)        0.124     8.095 f  clk_divider/s_divCounter[30]_i_3/O
                         net (fo=2, routed)           0.414     8.509    clk_divider/s_divCounter[30]_i_3_n_0
    SLICE_X87Y79         LUT5 (Prop_lut5_I0_O)        0.124     8.633 r  clk_divider/s_divCounter[30]_i_1/O
                         net (fo=30, routed)          0.686     9.319    clk_divider/s_divCounter[30]_i_1_n_0
    SLICE_X86Y79         FDRE                                         r  clk_divider/s_divCounter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.601    15.024    clk_divider/clk_IBUF_BUFG
    SLICE_X86Y79         FDRE                                         r  clk_divider/s_divCounter_reg[13]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X86Y79         FDRE (Setup_fdre_C_R)       -0.429    14.834    clk_divider/s_divCounter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                          -9.319    
  -------------------------------------------------------------------
                         slack                                  5.516    

Slack (MET) :             5.516ns  (required time - arrival time)
  Source:                 clk_divider/s_divCounter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/s_divCounter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.993ns  (logic 0.828ns (20.736%)  route 3.165ns (79.264%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.723     5.326    clk_divider/clk_IBUF_BUFG
    SLICE_X86Y82         FDRE                                         r  clk_divider/s_divCounter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y82         FDRE (Prop_fdre_C_Q)         0.456     5.782 f  clk_divider/s_divCounter_reg[28]/Q
                         net (fo=2, routed)           1.109     6.891    clk_divider/s_divCounter[28]
    SLICE_X87Y82         LUT4 (Prop_lut4_I0_O)        0.124     7.015 f  clk_divider/s_divCounter[30]_i_6/O
                         net (fo=1, routed)           0.956     7.971    clk_divider/s_divCounter[30]_i_6_n_0
    SLICE_X87Y80         LUT6 (Prop_lut6_I1_O)        0.124     8.095 f  clk_divider/s_divCounter[30]_i_3/O
                         net (fo=2, routed)           0.414     8.509    clk_divider/s_divCounter[30]_i_3_n_0
    SLICE_X87Y79         LUT5 (Prop_lut5_I0_O)        0.124     8.633 r  clk_divider/s_divCounter[30]_i_1/O
                         net (fo=30, routed)          0.686     9.319    clk_divider/s_divCounter[30]_i_1_n_0
    SLICE_X86Y79         FDRE                                         r  clk_divider/s_divCounter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.601    15.024    clk_divider/clk_IBUF_BUFG
    SLICE_X86Y79         FDRE                                         r  clk_divider/s_divCounter_reg[14]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X86Y79         FDRE (Setup_fdre_C_R)       -0.429    14.834    clk_divider/s_divCounter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                          -9.319    
  -------------------------------------------------------------------
                         slack                                  5.516    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 clk_divider/s_divCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/s_divCounter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.285%)  route 0.167ns (47.715%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.595     1.514    clk_divider/clk_IBUF_BUFG
    SLICE_X87Y76         FDRE                                         r  clk_divider/s_divCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y76         FDRE (Prop_fdre_C_Q)         0.141     1.655 f  clk_divider/s_divCounter_reg[0]/Q
                         net (fo=3, routed)           0.167     1.822    clk_divider/s_divCounter[0]
    SLICE_X87Y76         LUT1 (Prop_lut1_I0_O)        0.042     1.864 r  clk_divider/s_divCounter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.864    clk_divider/s_divCounter_0[0]
    SLICE_X87Y76         FDRE                                         r  clk_divider/s_divCounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.864     2.029    clk_divider/clk_IBUF_BUFG
    SLICE_X87Y76         FDRE                                         r  clk_divider/s_divCounter_reg[0]/C
                         clock pessimism             -0.514     1.514    
    SLICE_X87Y76         FDRE (Hold_fdre_C_D)         0.105     1.619    clk_divider/s_divCounter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_divider/clkOut_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/clkOut_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.598     1.517    clk_divider/clk_IBUF_BUFG
    SLICE_X87Y79         FDRE                                         r  clk_divider/clkOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y79         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  clk_divider/clkOut_reg/Q
                         net (fo=4, routed)           0.168     1.827    clk_divider/clkOut_reg_0
    SLICE_X87Y79         LUT5 (Prop_lut5_I1_O)        0.045     1.872 r  clk_divider/clkOut_i_1/O
                         net (fo=1, routed)           0.000     1.872    clk_divider/clkOut_i_1_n_0
    SLICE_X87Y79         FDRE                                         r  clk_divider/clkOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.868     2.033    clk_divider/clk_IBUF_BUFG
    SLICE_X87Y79         FDRE                                         r  clk_divider/clkOut_reg/C
                         clock pessimism             -0.515     1.517    
    SLICE_X87Y79         FDRE (Hold_fdre_C_D)         0.091     1.608    clk_divider/clkOut_reg
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 clk_divider/s_divCounter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/s_divCounter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.599     1.518    clk_divider/clk_IBUF_BUFG
    SLICE_X86Y80         FDRE                                         r  clk_divider/s_divCounter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y80         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  clk_divider/s_divCounter_reg[19]/Q
                         net (fo=2, routed)           0.133     1.792    clk_divider/s_divCounter[19]
    SLICE_X86Y80         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.903 r  clk_divider/s_divCounter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.903    clk_divider/s_divCounter_reg[20]_i_1_n_5
    SLICE_X86Y80         FDRE                                         r  clk_divider/s_divCounter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.869     2.034    clk_divider/clk_IBUF_BUFG
    SLICE_X86Y80         FDRE                                         r  clk_divider/s_divCounter_reg[19]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X86Y80         FDRE (Hold_fdre_C_D)         0.105     1.623    clk_divider/s_divCounter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 clk_divider/s_divCounter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/s_divCounter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.601     1.520    clk_divider/clk_IBUF_BUFG
    SLICE_X86Y82         FDRE                                         r  clk_divider/s_divCounter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y82         FDRE (Prop_fdre_C_Q)         0.141     1.661 r  clk_divider/s_divCounter_reg[27]/Q
                         net (fo=2, routed)           0.133     1.794    clk_divider/s_divCounter[27]
    SLICE_X86Y82         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.905 r  clk_divider/s_divCounter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.905    clk_divider/s_divCounter_reg[28]_i_1_n_5
    SLICE_X86Y82         FDRE                                         r  clk_divider/s_divCounter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.871     2.036    clk_divider/clk_IBUF_BUFG
    SLICE_X86Y82         FDRE                                         r  clk_divider/s_divCounter_reg[27]/C
                         clock pessimism             -0.515     1.520    
    SLICE_X86Y82         FDRE (Hold_fdre_C_D)         0.105     1.625    clk_divider/s_divCounter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 clk_divider/s_divCounter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/s_divCounter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.600     1.519    clk_divider/clk_IBUF_BUFG
    SLICE_X86Y81         FDRE                                         r  clk_divider/s_divCounter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y81         FDRE (Prop_fdre_C_Q)         0.141     1.660 r  clk_divider/s_divCounter_reg[23]/Q
                         net (fo=2, routed)           0.133     1.793    clk_divider/s_divCounter[23]
    SLICE_X86Y81         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.904 r  clk_divider/s_divCounter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.904    clk_divider/s_divCounter_reg[24]_i_1_n_5
    SLICE_X86Y81         FDRE                                         r  clk_divider/s_divCounter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.870     2.035    clk_divider/clk_IBUF_BUFG
    SLICE_X86Y81         FDRE                                         r  clk_divider/s_divCounter_reg[23]/C
                         clock pessimism             -0.515     1.519    
    SLICE_X86Y81         FDRE (Hold_fdre_C_D)         0.105     1.624    clk_divider/s_divCounter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 clk_divider/s_divCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/s_divCounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.595     1.514    clk_divider/clk_IBUF_BUFG
    SLICE_X86Y76         FDRE                                         r  clk_divider/s_divCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y76         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  clk_divider/s_divCounter_reg[3]/Q
                         net (fo=2, routed)           0.133     1.788    clk_divider/s_divCounter[3]
    SLICE_X86Y76         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.899 r  clk_divider/s_divCounter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.899    clk_divider/s_divCounter_reg[4]_i_1_n_5
    SLICE_X86Y76         FDRE                                         r  clk_divider/s_divCounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.864     2.029    clk_divider/clk_IBUF_BUFG
    SLICE_X86Y76         FDRE                                         r  clk_divider/s_divCounter_reg[3]/C
                         clock pessimism             -0.514     1.514    
    SLICE_X86Y76         FDRE (Hold_fdre_C_D)         0.105     1.619    clk_divider/s_divCounter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 clk_divider/s_divCounter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/s_divCounter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.597     1.516    clk_divider/clk_IBUF_BUFG
    SLICE_X86Y78         FDRE                                         r  clk_divider/s_divCounter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y78         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  clk_divider/s_divCounter_reg[11]/Q
                         net (fo=3, routed)           0.134     1.791    clk_divider/s_divCounter[11]
    SLICE_X86Y78         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.902 r  clk_divider/s_divCounter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.902    clk_divider/s_divCounter_reg[12]_i_1_n_5
    SLICE_X86Y78         FDRE                                         r  clk_divider/s_divCounter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.867     2.032    clk_divider/clk_IBUF_BUFG
    SLICE_X86Y78         FDRE                                         r  clk_divider/s_divCounter_reg[11]/C
                         clock pessimism             -0.515     1.516    
    SLICE_X86Y78         FDRE (Hold_fdre_C_D)         0.105     1.621    clk_divider/s_divCounter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 clk_divider/s_divCounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/s_divCounter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.597     1.516    clk_divider/clk_IBUF_BUFG
    SLICE_X86Y77         FDRE                                         r  clk_divider/s_divCounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y77         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  clk_divider/s_divCounter_reg[7]/Q
                         net (fo=2, routed)           0.134     1.791    clk_divider/s_divCounter[7]
    SLICE_X86Y77         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.902 r  clk_divider/s_divCounter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.902    clk_divider/s_divCounter_reg[8]_i_1_n_5
    SLICE_X86Y77         FDRE                                         r  clk_divider/s_divCounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.866     2.031    clk_divider/clk_IBUF_BUFG
    SLICE_X86Y77         FDRE                                         r  clk_divider/s_divCounter_reg[7]/C
                         clock pessimism             -0.514     1.516    
    SLICE_X86Y77         FDRE (Hold_fdre_C_D)         0.105     1.621    clk_divider/s_divCounter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 clk_divider/s_divCounter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/s_divCounter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.598     1.517    clk_divider/clk_IBUF_BUFG
    SLICE_X86Y79         FDRE                                         r  clk_divider/s_divCounter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y79         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  clk_divider/s_divCounter_reg[15]/Q
                         net (fo=2, routed)           0.134     1.792    clk_divider/s_divCounter[15]
    SLICE_X86Y79         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.903 r  clk_divider/s_divCounter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.903    clk_divider/s_divCounter_reg[16]_i_1_n_5
    SLICE_X86Y79         FDRE                                         r  clk_divider/s_divCounter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.868     2.033    clk_divider/clk_IBUF_BUFG
    SLICE_X86Y79         FDRE                                         r  clk_divider/s_divCounter_reg[15]/C
                         clock pessimism             -0.515     1.517    
    SLICE_X86Y79         FDRE (Hold_fdre_C_D)         0.105     1.622    clk_divider/s_divCounter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 clk_divider/s_divCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/s_divCounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.288ns (68.388%)  route 0.133ns (31.612%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.595     1.514    clk_divider/clk_IBUF_BUFG
    SLICE_X87Y76         FDRE                                         r  clk_divider/s_divCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y76         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  clk_divider/s_divCounter_reg[0]/Q
                         net (fo=3, routed)           0.133     1.788    clk_divider/s_divCounter[0]
    SLICE_X86Y76         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.147     1.935 r  clk_divider/s_divCounter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.935    clk_divider/s_divCounter_reg[4]_i_1_n_7
    SLICE_X86Y76         FDRE                                         r  clk_divider/s_divCounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.864     2.029    clk_divider/clk_IBUF_BUFG
    SLICE_X86Y76         FDRE                                         r  clk_divider/s_divCounter_reg[1]/C
                         clock pessimism             -0.501     1.527    
    SLICE_X86Y76         FDRE (Hold_fdre_C_D)         0.105     1.632    clk_divider/s_divCounter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.303    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y79    clk_divider/clkOut_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y76    clk_divider/s_divCounter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y78    clk_divider/s_divCounter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y78    clk_divider/s_divCounter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y78    clk_divider/s_divCounter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y79    clk_divider/s_divCounter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y79    clk_divider/s_divCounter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y79    clk_divider/s_divCounter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y79    clk_divider/s_divCounter_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y79    clk_divider/clkOut_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y78    clk_divider/s_divCounter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y78    clk_divider/s_divCounter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y78    clk_divider/s_divCounter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y79    clk_divider/s_divCounter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y79    clk_divider/s_divCounter_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y79    clk_divider/s_divCounter_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y79    clk_divider/s_divCounter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y83    clk_divider/s_divCounter_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y83    clk_divider/s_divCounter_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y78    clk_divider/s_divCounter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y78    clk_divider/s_divCounter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y78    clk_divider/s_divCounter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y78    clk_divider/s_divCounter_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y79    clk_divider/clkOut_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y76    clk_divider/s_divCounter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y76    clk_divider/s_divCounter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y78    clk_divider/s_divCounter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y78    clk_divider/s_divCounter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y78    clk_divider/s_divCounter_reg[12]/C



