Design Assistant report for cxltyp3_memexp_ddr4_top
Wed Aug 30 13:58:00 2023
Quartus Prime Version 22.4.0 Build 94 12/07/2022 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Design Assistant (Synthesized) Results - 1 of 14 Rules Failed
  3. LNT-30010 - Nets Driving both Reset and Clock Enable Signals
  4. LNT-30011 - Design Contains Combinational Loops
  5. RES-10202 - Register Power-Up Settings Conflict with Device Settings
  6. LNT-30017 - Register Output Driving Its Own Asynchronous Control Signal Directly or Through Combinational Logic
  7. LNT-30023 - Reset Nets with Polarity Conflict
  8. RES-30132 - Registers May Not Be Properly Reset
  9. RES-30133 - Embedded Memory Blocks with Initialized Content That Might be Modified Before the FPGA Enters User Mode
 10. RES-30134 - Registers Not Reachable from Reset Release IP
 11. TMC-20052 - Paths with Post Synthesis Inferred Latches
 12. FLP-10500 - Non Driving Top Level Inputs Found
 13. LNT-50006 - DSP Control Signal Registers Reset Mode Mismatch
 14. TMC-20053 - DSP Inputs Driven by High Fan-Out Net
 15. TMC-20500 - Hierarchical Tree Duplication was Shallower than Possible
 16. TMC-20501 - Hierarchical Tree Duplication was Shallower than Requested



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Design Assistant (Synthesized) Results - 1 of 14 Rules Failed                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------+----------+------------+--------+---------------------------------+
; Rule                                                                                                                ; Severity ; Violations ; Waived ; Tags                            ;
+---------------------------------------------------------------------------------------------------------------------+----------+------------+--------+---------------------------------+
; LNT-30010 - Nets Driving both Reset and Clock Enable Signals                                                        ; Low      ; 4          ; 0      ; reset-usage                     ;
; LNT-30011 - Design Contains Combinational Loops                                                                     ; High     ; 0          ; 0      ; nonstandard-timing              ;
; RES-10202 - Register Power-Up Settings Conflict with Device Settings                                                ; High     ; 0          ; 0      ; reset-usage                     ;
; LNT-30017 - Register Output Driving Its Own Asynchronous Control Signal Directly or Through Combinational Logic     ; Medium   ; 0          ; 0      ; nonstandard-timing              ;
; LNT-30023 - Reset Nets with Polarity Conflict                                                                       ; Medium   ; 0          ; 0      ; reset-usage                     ;
; RES-30132 - Registers May Not Be Properly Reset                                                                     ; Medium   ; 0          ; 0      ; reset-usage, reset-reachability ;
; RES-30133 - Embedded Memory Blocks with Initialized Content That Might be Modified Before the FPGA Enters User Mode ; Medium   ; 0          ; 0      ; ram, reset-usage                ;
; RES-30134 - Registers Not Reachable from Reset Release IP                                                           ; Medium   ; 0          ; 0      ; reset-usage, reset-reachability ;
; TMC-20052 - Paths with Post Synthesis Inferred Latches                                                              ; Medium   ; 0          ; 0      ; nonstandard-timing, latch       ;
; FLP-10500 - Non Driving Top Level Inputs Found                                                                      ; Low      ; 0          ; 0      ; system                          ;
; LNT-50006 - DSP Control Signal Registers Reset Mode Mismatch                                                        ; Low      ; 0          ; 0      ; dsp, reset-usage                ;
; TMC-20053 - DSP Inputs Driven by High Fan-Out Net                                                                   ; Low      ; 0          ; 0      ; dsp                             ;
; TMC-20500 - Hierarchical Tree Duplication was Shallower than Possible                                               ; Low      ; 0          ; 0      ; register-duplication, synthesis ;
; TMC-20501 - Hierarchical Tree Duplication was Shallower than Requested                                              ; Low      ; 0          ; 0      ; register-duplication, synthesis ;
+---------------------------------------------------------------------------------------------------------------------+----------+------------+--------+---------------------------------+


Status:		FAIL
Severity:		Low
Number of violations: 	4
Rule Parameters:      	max_violations = 5000
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LNT-30010 - Nets Driving both Reset and Clock Enable Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-------------------------------------+--------------------------------+--------+
; Driver                                                                                                         ; Asynchronous Reset Signal                                                                                                  ; Synchronous Reset Signal                                                                                            ; Clock Enable Signal                                                                                                         ; Number of Asynchronous Reset Signals ; Number of Synchronous Reset Signals ; Number of Clock Enable Signals ; Waived ;
+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-------------------------------------+--------------------------------+--------+
; ed_top_wrapper_typ3_inst|intel_cxl_pio_ed_top_inst|pio_rst_n~SynDup_1                                          ; --                                                                                                                         ; ed_top_wrapper_typ3_inst|intel_cxl_pio_ed_top_inst|CRDT_INTF_BOTH.crdt_intf|bam_to_signal_ready_reg|SCLR            ; ed_top_wrapper_typ3_inst|intel_cxl_pio_ed_top_inst|CRDT_INTF_BOTH.crdt_intf|dc_hdr_is_rd_with_data_reg|ENA                  ; 0                                    ; 87                                  ; 13                             ;        ;
; ed_top_wrapper_typ3_inst|intel_cxl_pio_ed_top_inst|pio_rst_n~SynDup_28                                         ; --                                                                                                                         ; ed_top_wrapper_typ3_inst|intel_cxl_pio_ed_top_inst|CRDT_INTF_BOTH.crdt_intf|rx_st_hcrdt_update_cnt_o[2]|SCLR        ; ed_top_wrapper_typ3_inst|intel_cxl_pio_ed_top_inst|CRDT_INTF_BOTH.crdt_intf|tx_st_hcrdt_init_reg[0]|ENA                     ; 0                                    ; 94                                  ; 6                              ;        ;
; ed_top_wrapper_typ3_inst|intel_cxl_pio_ed_top_inst|pio_rst_n~SynDup_12                                         ; --                                                                                                                         ; ed_top_wrapper_typ3_inst|intel_cxl_pio_ed_top_inst|MERGER.inst_avst_merger|cxl_io_avst_merger_ch0|tx_st_dvalid|SCLR ; ed_top_wrapper_typ3_inst|intel_cxl_pio_ed_top_inst|CRDT_INTF_BOTH.crdt_intf|bam_tx_signal_ready_o|ENA                       ; 0                                    ; 98                                  ; 1                              ;        ;
; ed_top_wrapper_typ3_inst|intel_cxl_pio_ed_top_inst|DEFAULT_CONFIG_AVST.avst_interface_default_config|srst_reg2 ; ed_top_wrapper_typ3_inst|intel_cxl_pio_ed_top_inst|DEFAULT_CONFIG_AVST.avst_interface_default_config|pio_tx_st0_sop_o|CLRN ; --                                                                                                                  ; ed_top_wrapper_typ3_inst|intel_cxl_pio_ed_top_inst|DEFAULT_CONFIG_AVST.avst_interface_default_config|pio_txc_valid_reg3|ENA ; 80                                   ; 0                                   ; 3                              ;        ;
+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-------------------------------------+--------------------------------+--------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-------------------------------------------------+
; LNT-30011 - Design Contains Combinational Loops ;
+-------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------------------------------------------+
; RES-10202 - Register Power-Up Settings Conflict with Device Settings ;
+----------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------------------------------------------------------------------------------------+
; LNT-30017 - Register Output Driving Its Own Asynchronous Control Signal Directly or Through Combinational Logic ;
+-----------------------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------------------+
; LNT-30023 - Reset Nets with Polarity Conflict ;
+-----------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-------------------------------------------------+
; RES-30132 - Registers May Not Be Properly Reset ;
+-------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		exclude_ram_blocks_without_mif = True
+---------------------------------------------------------------------------------------------------------------------+
; RES-30133 - Embedded Memory Blocks with Initialized Content That Might be Modified Before the FPGA Enters User Mode ;
+---------------------------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------------------------------+
; RES-30134 - Registers Not Reachable from Reset Release IP ;
+-----------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+--------------------------------------------------------+
; TMC-20052 - Paths with Post Synthesis Inferred Latches ;
+--------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+------------------------------------------------+
; FLP-10500 - Non Driving Top Level Inputs Found ;
+------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+--------------------------------------------------------------+
; LNT-50006 - DSP Control Signal Registers Reset Mode Mismatch ;
+--------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		DSP_High_Fanout_Net_Threshold = 500
+---------------------------------------------------+
; TMC-20053 - DSP Inputs Driven by High Fan-Out Net ;
+---------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------------------------------------------+
; TMC-20500 - Hierarchical Tree Duplication was Shallower than Possible ;
+-----------------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+------------------------------------------------------------------------+
; TMC-20501 - Hierarchical Tree Duplication was Shallower than Requested ;
+------------------------------------------------------------------------+


