{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1508257757842 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1508257757852 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 17 12:29:17 2017 " "Processing started: Tue Oct 17 12:29:17 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1508257757852 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508257757852 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Counter_8_bit -c Counter_8_bit " "Command: quartus_map --read_settings_files=on --write_settings_files=off Counter_8_bit -c Counter_8_bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508257757852 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1508257758347 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1508257758347 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../lab4/part3/Counter_8_bit.v " "Can't analyze file -- file ../../lab4/part3/Counter_8_bit.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1508257767193 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 Counter_8_bit.v(7) " "Verilog HDL Declaration information at Counter_8_bit.v(7): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "Counter_8_bit.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Lab 5/Part 1/Counter_8_bit.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508257767198 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 Counter_8_bit.v(7) " "Verilog HDL Declaration information at Counter_8_bit.v(7): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "Counter_8_bit.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Lab 5/Part 1/Counter_8_bit.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508257767198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Counter_8_bit.v 11 11 " "Found 11 design units, including 11 entities, in source file Counter_8_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter_8_bit " "Found entity 1: Counter_8_bit" {  } { { "Counter_8_bit.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Lab 5/Part 1/Counter_8_bit.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508257767204 ""} { "Info" "ISGN_ENTITY_NAME" "2 counter " "Found entity 2: counter" {  } { { "Counter_8_bit.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Lab 5/Part 1/Counter_8_bit.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508257767204 ""} { "Info" "ISGN_ENTITY_NAME" "3 t_flipflop " "Found entity 3: t_flipflop" {  } { { "Counter_8_bit.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Lab 5/Part 1/Counter_8_bit.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508257767204 ""} { "Info" "ISGN_ENTITY_NAME" "4 hexDisplay " "Found entity 4: hexDisplay" {  } { { "Counter_8_bit.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Lab 5/Part 1/Counter_8_bit.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508257767204 ""} { "Info" "ISGN_ENTITY_NAME" "5 segment0 " "Found entity 5: segment0" {  } { { "Counter_8_bit.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Lab 5/Part 1/Counter_8_bit.v" 122 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508257767204 ""} { "Info" "ISGN_ENTITY_NAME" "6 segment1 " "Found entity 6: segment1" {  } { { "Counter_8_bit.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Lab 5/Part 1/Counter_8_bit.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508257767204 ""} { "Info" "ISGN_ENTITY_NAME" "7 segment2 " "Found entity 7: segment2" {  } { { "Counter_8_bit.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Lab 5/Part 1/Counter_8_bit.v" 140 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508257767204 ""} { "Info" "ISGN_ENTITY_NAME" "8 segment3 " "Found entity 8: segment3" {  } { { "Counter_8_bit.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Lab 5/Part 1/Counter_8_bit.v" 149 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508257767204 ""} { "Info" "ISGN_ENTITY_NAME" "9 segment4 " "Found entity 9: segment4" {  } { { "Counter_8_bit.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Lab 5/Part 1/Counter_8_bit.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508257767204 ""} { "Info" "ISGN_ENTITY_NAME" "10 segment5 " "Found entity 10: segment5" {  } { { "Counter_8_bit.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Lab 5/Part 1/Counter_8_bit.v" 167 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508257767204 ""} { "Info" "ISGN_ENTITY_NAME" "11 segment6 " "Found entity 11: segment6" {  } { { "Counter_8_bit.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Lab 5/Part 1/Counter_8_bit.v" 176 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508257767204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508257767204 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Counter_8_bit " "Elaborating entity \"Counter_8_bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1508257767491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:c1 " "Elaborating entity \"counter\" for hierarchy \"counter:c1\"" {  } { { "Counter_8_bit.v" "c1" { Text "/h/u11/c6/01/gillyuv2/CSC258/Lab 5/Part 1/Counter_8_bit.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508257767517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexDisplay hexDisplay:hex0 " "Elaborating entity \"hexDisplay\" for hierarchy \"hexDisplay:hex0\"" {  } { { "Counter_8_bit.v" "hex0" { Text "/h/u11/c6/01/gillyuv2/CSC258/Lab 5/Part 1/Counter_8_bit.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508257767618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment0 hexDisplay:hex0\|segment0:ZERO " "Elaborating entity \"segment0\" for hierarchy \"hexDisplay:hex0\|segment0:ZERO\"" {  } { { "Counter_8_bit.v" "ZERO" { Text "/h/u11/c6/01/gillyuv2/CSC258/Lab 5/Part 1/Counter_8_bit.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508257767671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment1 hexDisplay:hex0\|segment1:ONE " "Elaborating entity \"segment1\" for hierarchy \"hexDisplay:hex0\|segment1:ONE\"" {  } { { "Counter_8_bit.v" "ONE" { Text "/h/u11/c6/01/gillyuv2/CSC258/Lab 5/Part 1/Counter_8_bit.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508257767846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment2 hexDisplay:hex0\|segment2:TWO " "Elaborating entity \"segment2\" for hierarchy \"hexDisplay:hex0\|segment2:TWO\"" {  } { { "Counter_8_bit.v" "TWO" { Text "/h/u11/c6/01/gillyuv2/CSC258/Lab 5/Part 1/Counter_8_bit.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508257767974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment3 hexDisplay:hex0\|segment3:THREE " "Elaborating entity \"segment3\" for hierarchy \"hexDisplay:hex0\|segment3:THREE\"" {  } { { "Counter_8_bit.v" "THREE" { Text "/h/u11/c6/01/gillyuv2/CSC258/Lab 5/Part 1/Counter_8_bit.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508257768280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment4 hexDisplay:hex0\|segment4:FOUR " "Elaborating entity \"segment4\" for hierarchy \"hexDisplay:hex0\|segment4:FOUR\"" {  } { { "Counter_8_bit.v" "FOUR" { Text "/h/u11/c6/01/gillyuv2/CSC258/Lab 5/Part 1/Counter_8_bit.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508257768615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment5 hexDisplay:hex0\|segment5:FIVE " "Elaborating entity \"segment5\" for hierarchy \"hexDisplay:hex0\|segment5:FIVE\"" {  } { { "Counter_8_bit.v" "FIVE" { Text "/h/u11/c6/01/gillyuv2/CSC258/Lab 5/Part 1/Counter_8_bit.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508257768810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment6 hexDisplay:hex0\|segment6:SIX " "Elaborating entity \"segment6\" for hierarchy \"hexDisplay:hex0\|segment6:SIX\"" {  } { { "Counter_8_bit.v" "SIX" { Text "/h/u11/c6/01/gillyuv2/CSC258/Lab 5/Part 1/Counter_8_bit.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508257768988 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "t1 t_flfipflop " "Node instance \"t1\" instantiates undefined entity \"t_flfipflop\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Counter_8_bit.v" "t1" { Text "/h/u11/c6/01/gillyuv2/CSC258/Lab 5/Part 1/Counter_8_bit.v" 24 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1508257769020 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "t2 t_flfipflop " "Node instance \"t2\" instantiates undefined entity \"t_flfipflop\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Counter_8_bit.v" "t2" { Text "/h/u11/c6/01/gillyuv2/CSC258/Lab 5/Part 1/Counter_8_bit.v" 25 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1508257769020 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "t3 t_flfipflop " "Node instance \"t3\" instantiates undefined entity \"t_flfipflop\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Counter_8_bit.v" "t3" { Text "/h/u11/c6/01/gillyuv2/CSC258/Lab 5/Part 1/Counter_8_bit.v" 26 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1508257769020 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "t4 t_flfipflop " "Node instance \"t4\" instantiates undefined entity \"t_flfipflop\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Counter_8_bit.v" "t4" { Text "/h/u11/c6/01/gillyuv2/CSC258/Lab 5/Part 1/Counter_8_bit.v" 27 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1508257769020 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "t5 t_flfipflop " "Node instance \"t5\" instantiates undefined entity \"t_flfipflop\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Counter_8_bit.v" "t5" { Text "/h/u11/c6/01/gillyuv2/CSC258/Lab 5/Part 1/Counter_8_bit.v" 28 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1508257769020 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "t6 t_flfipflop " "Node instance \"t6\" instantiates undefined entity \"t_flfipflop\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Counter_8_bit.v" "t6" { Text "/h/u11/c6/01/gillyuv2/CSC258/Lab 5/Part 1/Counter_8_bit.v" 29 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1508257769020 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "t7 t_flfipflop " "Node instance \"t7\" instantiates undefined entity \"t_flfipflop\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Counter_8_bit.v" "t7" { Text "/h/u11/c6/01/gillyuv2/CSC258/Lab 5/Part 1/Counter_8_bit.v" 30 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1508257769020 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "t8 t_flfipflop " "Node instance \"t8\" instantiates undefined entity \"t_flfipflop\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Counter_8_bit.v" "t8" { Text "/h/u11/c6/01/gillyuv2/CSC258/Lab 5/Part 1/Counter_8_bit.v" 31 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1508257769020 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/h/u11/c6/01/gillyuv2/CSC258/Lab 5/Part 1/output_files/Counter_8_bit.map.smsg " "Generated suppressed messages file /h/u11/c6/01/gillyuv2/CSC258/Lab 5/Part 1/output_files/Counter_8_bit.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508257769106 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 8 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 8 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "947 " "Peak virtual memory: 947 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1508257769448 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 17 12:29:29 2017 " "Processing ended: Tue Oct 17 12:29:29 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1508257769448 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1508257769448 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1508257769448 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1508257769448 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 10 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 10 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1508257770766 ""}
