{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1667496299499 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analyze Current File Quartus Prime " "Running Quartus Prime Analyze Current File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667496299499 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov  3 13:24:59 2022 " "Processing started: Thu Nov  3 13:24:59 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1667496299499 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1667496299499 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part1 -c part1 --analyze_file=C:/Users/oars0/Documents/School/Digital_Systems/lab5/part1/part1.v " "Command: quartus_map --read_settings_files=on --write_settings_files=off part1 -c part1 --analyze_file=C:/Users/oars0/Documents/School/Digital_Systems/lab5/part1/part1.v" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1667496299500 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "6 " "Parallel compilation is enabled and will use up to 6 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Design Software" 0 -1 1667496299731 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"counter\";  expecting \";\" part1.v(9) " "Verilog HDL syntax error at part1.v(9) near text: \"counter\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "part1.v" "" { Text "C:/Users/oars0/Documents/School/Digital_Systems/lab5/part1/part1.v" 9 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1667496306015 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "part1 part1.v(1) " "Ignored design unit \"part1\" at part1.v(1) due to previous errors" {  } { { "part1.v" "" { Text "C:/Users/oars0/Documents/School/Digital_Systems/lab5/part1/part1.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1667496306015 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "counter part1.v(25) " "Ignored design unit \"counter\" at part1.v(25) due to previous errors" {  } { { "part1.v" "" { Text "C:/Users/oars0/Documents/School/Digital_Systems/lab5/part1/part1.v" 25 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1667496306016 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "button_debouncer part1.v(53) " "Ignored design unit \"button_debouncer\" at part1.v(53) due to previous errors" {  } { { "part1.v" "" { Text "C:/Users/oars0/Documents/School/Digital_Systems/lab5/part1/part1.v" 53 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1667496306016 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analyze Current File 4 s 0 s Quartus Prime " "Quartus Prime Analyze Current File was unsuccessful. 4 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4714 " "Peak virtual memory: 4714 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1667496306018 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov  3 13:25:06 2022 " "Processing ended: Thu Nov  3 13:25:06 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1667496306018 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1667496306018 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1667496306018 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1667496306018 ""}
