// Seed: 2375090411
module module_0 (
    input supply0 id_0,
    input uwire id_1,
    output wire id_2,
    output wire id_3
);
  supply0 id_5;
  supply1 id_6 = 1;
  wire id_7;
  always @(negedge id_5) #1;
endmodule
module module_1 (
    input wor id_0,
    input wand id_1,
    input tri0 id_2,
    input uwire id_3,
    output wor id_4,
    input uwire id_5,
    input supply0 id_6,
    output supply1 id_7
    , id_23,
    output tri0 id_8,
    input tri0 id_9,
    output tri0 id_10,
    input uwire id_11,
    output supply1 id_12,
    input tri1 id_13,
    output supply0 id_14,
    input supply0 id_15,
    input supply0 id_16,
    output uwire id_17,
    output wor id_18,
    input tri0 id_19,
    output tri1 id_20,
    input wor id_21
);
  assign id_18 = 1 ? 1'b0 : id_11 ? id_23 : id_16 < "";
  xnor (
      id_10,
      id_6,
      id_3,
      id_21,
      id_15,
      id_11,
      id_23,
      id_16,
      id_2,
      id_0,
      id_13,
      id_1,
      id_9,
      id_5,
      id_19
  );
  module_0(
      id_0, id_11, id_20, id_10
  );
endmodule
