// Seed: 4140915348
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input id_1,
    output logic id_2
);
  logic   id_3;
  integer id_4;
  logic   id_5 = 1;
endmodule
