

================================================================
== Vivado HLS Report for 'StreamGenerator'
================================================================
* Date:           Sat Dec 22 16:01:10 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        StreamGenerator
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     1.915|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  203|  203|  203|  203|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- read_A  |  201|  201|         3|          1|          1|   200|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     73|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|      -|     302|    488|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    189|
|Register         |        -|      -|     113|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     415|    750|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------------------+-----------------------------------+---------+-------+-----+-----+
    |               Instance              |               Module              | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------------------+-----------------------------------+---------+-------+-----+-----+
    |StreamGenerator_CONTROL_BUS_s_axi_U  |StreamGenerator_CONTROL_BUS_s_axi  |        0|      0|  302|  488|
    +-------------------------------------+-----------------------------------+---------+-------+-----+-----+
    |Total                                |                                   |        0|      0|  302|  488|
    +-------------------------------------+-----------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------------+----------+-------+---+----+------------+------------+
    |              Variable Name              | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_188_p2                              |     +    |      0|  0|  15|           8|           1|
    |OUTPUT_STREAM_V_data_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |OUTPUT_STREAM_V_data_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |OUTPUT_STREAM_V_last_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |OUTPUT_STREAM_V_last_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_io                       |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_io                       |    and   |      0|  0|   2|           1|           1|
    |OUTPUT_STREAM_V_data_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |OUTPUT_STREAM_V_last_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |exitcond_fu_182_p2                       |   icmp   |      0|  0|  11|           8|           7|
    |tmp_last_V_fu_199_p2                     |   icmp   |      0|  0|  11|           8|           7|
    |ap_block_pp0_stage0_11001                |    or    |      0|  0|   2|           1|           1|
    |ap_block_state5                          |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1                  |    xor   |      0|  0|   2|           2|           1|
    +-----------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                    |          |      0|  0|  73|          39|          28|
    +-----------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |OUTPUT_STREAM_TDATA_blk_n            |   9|          2|    1|          2|
    |OUTPUT_STREAM_V_data_V_1_data_out    |   9|          2|   32|         64|
    |OUTPUT_STREAM_V_data_V_1_state       |  15|          3|    2|          6|
    |OUTPUT_STREAM_V_dest_V_1_state       |  15|          3|    2|          6|
    |OUTPUT_STREAM_V_id_V_1_state         |  15|          3|    2|          6|
    |OUTPUT_STREAM_V_keep_V_1_state       |  15|          3|    2|          6|
    |OUTPUT_STREAM_V_last_V_1_data_out    |   9|          2|    1|          2|
    |OUTPUT_STREAM_V_last_V_1_state       |  15|          3|    2|          6|
    |OUTPUT_STREAM_V_strb_V_1_state       |  15|          3|    2|          6|
    |OUTPUT_STREAM_V_user_V_1_state       |  15|          3|    2|          6|
    |ap_NS_fsm                            |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2              |   9|          2|    1|          2|
    |ap_phi_mux_tmp_data_V_phi_fu_174_p4  |   9|          2|    8|         16|
    |tmp_data_V_reg_170                   |   9|          2|    8|         16|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                | 189|         39|   67|        150|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |OUTPUT_STREAM_V_data_V_1_payload_A  |  32|   0|   32|          0|
    |OUTPUT_STREAM_V_data_V_1_payload_B  |  32|   0|   32|          0|
    |OUTPUT_STREAM_V_data_V_1_sel_rd     |   1|   0|    1|          0|
    |OUTPUT_STREAM_V_data_V_1_sel_wr     |   1|   0|    1|          0|
    |OUTPUT_STREAM_V_data_V_1_state      |   2|   0|    2|          0|
    |OUTPUT_STREAM_V_dest_V_1_sel_rd     |   1|   0|    1|          0|
    |OUTPUT_STREAM_V_dest_V_1_state      |   2|   0|    2|          0|
    |OUTPUT_STREAM_V_id_V_1_sel_rd       |   1|   0|    1|          0|
    |OUTPUT_STREAM_V_id_V_1_state        |   2|   0|    2|          0|
    |OUTPUT_STREAM_V_keep_V_1_sel_rd     |   1|   0|    1|          0|
    |OUTPUT_STREAM_V_keep_V_1_state      |   2|   0|    2|          0|
    |OUTPUT_STREAM_V_last_V_1_payload_A  |   1|   0|    1|          0|
    |OUTPUT_STREAM_V_last_V_1_payload_B  |   1|   0|    1|          0|
    |OUTPUT_STREAM_V_last_V_1_sel_rd     |   1|   0|    1|          0|
    |OUTPUT_STREAM_V_last_V_1_sel_wr     |   1|   0|    1|          0|
    |OUTPUT_STREAM_V_last_V_1_state      |   2|   0|    2|          0|
    |OUTPUT_STREAM_V_strb_V_1_sel_rd     |   1|   0|    1|          0|
    |OUTPUT_STREAM_V_strb_V_1_state      |   2|   0|    2|          0|
    |OUTPUT_STREAM_V_user_V_1_sel_rd     |   1|   0|    1|          0|
    |OUTPUT_STREAM_V_user_V_1_state      |   2|   0|    2|          0|
    |ap_CS_fsm                           |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |exitcond_reg_206                    |   1|   0|    1|          0|
    |exitcond_reg_206_pp0_iter1_reg      |   1|   0|    1|          0|
    |i_reg_210                           |   8|   0|    8|          0|
    |tmp_data_V_reg_170                  |   8|   0|    8|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 113|   0|  113|          0|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+---------------------------+-----+-----+------------+------------------------+--------------+
|s_axi_CONTROL_BUS_AWVALID  |  in |    1|    s_axi   |       CONTROL_BUS      |    scalar    |
|s_axi_CONTROL_BUS_AWREADY  | out |    1|    s_axi   |       CONTROL_BUS      |    scalar    |
|s_axi_CONTROL_BUS_AWADDR   |  in |    7|    s_axi   |       CONTROL_BUS      |    scalar    |
|s_axi_CONTROL_BUS_WVALID   |  in |    1|    s_axi   |       CONTROL_BUS      |    scalar    |
|s_axi_CONTROL_BUS_WREADY   | out |    1|    s_axi   |       CONTROL_BUS      |    scalar    |
|s_axi_CONTROL_BUS_WDATA    |  in |   32|    s_axi   |       CONTROL_BUS      |    scalar    |
|s_axi_CONTROL_BUS_WSTRB    |  in |    4|    s_axi   |       CONTROL_BUS      |    scalar    |
|s_axi_CONTROL_BUS_ARVALID  |  in |    1|    s_axi   |       CONTROL_BUS      |    scalar    |
|s_axi_CONTROL_BUS_ARREADY  | out |    1|    s_axi   |       CONTROL_BUS      |    scalar    |
|s_axi_CONTROL_BUS_ARADDR   |  in |    7|    s_axi   |       CONTROL_BUS      |    scalar    |
|s_axi_CONTROL_BUS_RVALID   | out |    1|    s_axi   |       CONTROL_BUS      |    scalar    |
|s_axi_CONTROL_BUS_RREADY   |  in |    1|    s_axi   |       CONTROL_BUS      |    scalar    |
|s_axi_CONTROL_BUS_RDATA    | out |   32|    s_axi   |       CONTROL_BUS      |    scalar    |
|s_axi_CONTROL_BUS_RRESP    | out |    2|    s_axi   |       CONTROL_BUS      |    scalar    |
|s_axi_CONTROL_BUS_BVALID   | out |    1|    s_axi   |       CONTROL_BUS      |    scalar    |
|s_axi_CONTROL_BUS_BREADY   |  in |    1|    s_axi   |       CONTROL_BUS      |    scalar    |
|s_axi_CONTROL_BUS_BRESP    | out |    2|    s_axi   |       CONTROL_BUS      |    scalar    |
|ap_clk                     |  in |    1| ap_ctrl_hs |     StreamGenerator    | return value |
|ap_rst_n                   |  in |    1| ap_ctrl_hs |     StreamGenerator    | return value |
|interrupt                  | out |    1| ap_ctrl_hs |     StreamGenerator    | return value |
|OUTPUT_STREAM_TDATA        | out |   32|    axis    | OUTPUT_STREAM_V_data_V |    pointer   |
|OUTPUT_STREAM_TVALID       | out |    1|    axis    | OUTPUT_STREAM_V_dest_V |    pointer   |
|OUTPUT_STREAM_TREADY       |  in |    1|    axis    | OUTPUT_STREAM_V_dest_V |    pointer   |
|OUTPUT_STREAM_TDEST        | out |    6|    axis    | OUTPUT_STREAM_V_dest_V |    pointer   |
|OUTPUT_STREAM_TKEEP        | out |    4|    axis    | OUTPUT_STREAM_V_keep_V |    pointer   |
|OUTPUT_STREAM_TSTRB        | out |    4|    axis    | OUTPUT_STREAM_V_strb_V |    pointer   |
|OUTPUT_STREAM_TUSER        | out |    2|    axis    | OUTPUT_STREAM_V_user_V |    pointer   |
|OUTPUT_STREAM_TLAST        | out |    1|    axis    | OUTPUT_STREAM_V_last_V |    pointer   |
|OUTPUT_STREAM_TID          | out |    5|    axis    |  OUTPUT_STREAM_V_id_V  |    pointer   |
+---------------------------+-----+-----+------------+------------------------+--------------+

