 Timing Path to c_reg[58]/D 
  
 Path Start Point : SC_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[58] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A      CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z      CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_SC_reg/CK       CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_SC_reg/GCK      CLKGATETST_X8 Rise  0.1860 0.0320 0.0070 5.25557  1.42116  6.67673           1       100      FA   K        | 
|    CTS_L3_c_tid1_111/A      CLKBUF_X3     Rise  0.1860 0.0000 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid1_111/Z      CLKBUF_X3     Rise  0.2720 0.0860 0.0740 46.9985  36.0868  83.0854           38      100      F    K        | 
| Data Path:                                                                                                                              | 
|    SC_reg[0]/CK             DFF_X1        Rise  0.2810 0.0090 0.0730          0.949653                                    F             | 
|    SC_reg[0]/Q              DFF_X1        Rise  0.4000 0.1190 0.0250 1.1416   8.36581  9.50741           4       100      F             | 
|    i_64_1_381/A3            NOR3_X1       Rise  0.4000 0.0000 0.0250          1.6163                                                    | 
|    i_64_1_381/ZN            NOR3_X1       Fall  0.4230 0.0230 0.0130 0.291595 6.20185  6.49344           1       100                    | 
|    i_64_1_409/A2            NAND2_X4      Fall  0.4230 0.0000 0.0130          5.61536                                                   | 
|    i_64_1_409/ZN            NAND2_X4      Rise  0.5040 0.0810 0.0680 33.2831  76.6489  109.932           38      100                    | 
|    i_64_1_408/A             INV_X4        Rise  0.5140 0.0100 0.0690          6.25843                                                   | 
|    i_64_1_408/ZN            INV_X4        Fall  0.5690 0.0550 0.0350 27.0731  61.0726  88.1457           36      100                    | 
|    i_64_1_377/A2            AND2_X4       Fall  0.5780 0.0090 0.0360          3.22374                                                   | 
|    i_64_1_377/ZN            AND2_X4       Fall  0.6470 0.0690 0.0240 30.0106  50.8887  80.8993           32      100                    | 
|    i_64_1_315/C2            AOI222_X1     Fall  0.6510 0.0040 0.0240          1.50088                                                   | 
|    i_64_1_315/ZN            AOI222_X1     Rise  0.7530 0.1020 0.0520 0.544308 1.70023  2.24454           1       100                    | 
|    i_64_1_314/A             INV_X1        Rise  0.7530 0.0000 0.0520          1.70023                                                   | 
|    i_64_1_314/ZN            INV_X1        Fall  0.7900 0.0370 0.0240 3.06555  10.3261  13.3916           7       100                    | 
|    i_64_197/multiplicand[1]               Fall  0.7900 0.0000                                                                           | 
|    i_64_197/i_187/A1        NOR2_X1       Fall  0.7910 0.0010 0.0240          1.41309                                                   | 
|    i_64_197/i_187/ZN        NOR2_X1       Rise  0.8220 0.0310 0.0180 0.338002 1.62635  1.96435           1       100                    | 
|    i_64_197/i_184/A         AOI21_X1      Rise  0.8220 0.0000 0.0180          1.62635                                                   | 
|    i_64_197/i_184/ZN        AOI21_X1      Fall  0.8420 0.0200 0.0140 0.695326 3.84836  4.54369           2       100                    | 
|    i_64_197/i_183/B2        OAI22_X1      Fall  0.8420 0.0000 0.0140          1.55047                                                   | 
|    i_64_197/i_183/ZN        OAI22_X1      Rise  0.9040 0.0620 0.0470 1.25992  3.90286  5.16278           2       100                    | 
|    i_64_197/i_182/A         OAI21_X1      Rise  0.9040 0.0000 0.0470          1.67072                                                   | 
|    i_64_197/i_182/ZN        OAI21_X1      Fall  0.9310 0.0270 0.0130 0.227226 1.6642   1.89142           1       100                    | 
|    i_64_197/i_181/A2        NAND2_X1      Fall  0.9310 0.0000 0.0130          1.50228                                                   | 
|    i_64_197/i_181/ZN        NAND2_X1      Rise  0.9650 0.0340 0.0240 2.58407  5.49545  8.07951           3       100                    | 
|    i_64_197/i_175/A3        NOR3_X1       Rise  0.9650 0.0000 0.0240          1.6163                                                    | 
|    i_64_197/i_175/ZN        NOR3_X1       Fall  0.9810 0.0160 0.0100 0.833529 1.60595  2.43948           1       100                    | 
|    i_64_197/i_167/A4        NOR4_X1       Fall  0.9810 0.0000 0.0100          1.55423                                                   | 
|    i_64_197/i_167/ZN        NOR4_X1       Rise  1.1080 0.1270 0.0850 0.695004 5.49606  6.19106           3       100                    | 
|    i_64_197/i_161/A3        NOR3_X1       Rise  1.1080 0.0000 0.0850          1.6163                                                    | 
|    i_64_197/i_161/ZN        NOR3_X1       Fall  1.1260 0.0180 0.0210 0.347331 1.60595  1.95328           1       100                    | 
|    i_64_197/i_153/A4        NOR4_X1       Fall  1.1260 0.0000 0.0210          1.55423                                                   | 
|    i_64_197/i_153/ZN        NOR4_X1       Rise  1.2790 0.1530 0.1040 0.88007  7.32194  8.20201           3       100                    | 
|    i_64_197/i_147/A3        NOR3_X2       Rise  1.2790 0.0000 0.1040          3.44279                                                   | 
|    i_64_197/i_147/ZN        NOR3_X2       Fall  1.2950 0.0160 0.0230 1.60364  1.60595  3.20959           1       100                    | 
|    i_64_197/i_139/A4        NOR4_X1       Fall  1.2950 0.0000 0.0230          1.55423                                                   | 
|    i_64_197/i_139/ZN        NOR4_X1       Rise  1.4280 0.1330 0.0870 0.867698 5.49545  6.36314           3       100                    | 
|    i_64_197/i_133/A3        NOR3_X1       Rise  1.4280 0.0000 0.0870          1.6163                                                    | 
|    i_64_197/i_133/ZN        NOR3_X1       Fall  1.4500 0.0220 0.0230 1.32614  1.7368   3.06294           1       100                    | 
|    i_64_197/i_201/A1        NOR4_X1       Fall  1.4500 0.0000 0.0230          1.34349                                                   | 
|    i_64_197/i_201/ZN        NOR4_X1       Rise  1.5630 0.1130 0.0970 1.01924  6.43738  7.45662           4       100                    | 
|    i_64_197/i_65/B1         AOI21_X1      Rise  1.5630 0.0000 0.0970          1.647                                                     | 
|    i_64_197/i_65/ZN         AOI21_X1      Fall  1.5970 0.0340 0.0300 0.737578 3.80404  4.54162           2       100                    | 
|    i_64_197/i_64/B2         OAI21_X1      Fall  1.5970 0.0000 0.0300          1.55833                                                   | 
|    i_64_197/i_64/ZN         OAI21_X1      Rise  1.6380 0.0410 0.0210 0.259223 1.70023  1.95945           1       100                    | 
|    i_64_197/i_63/A          INV_X1        Rise  1.6380 0.0000 0.0210          1.70023                                                   | 
|    i_64_197/i_63/ZN         INV_X1        Fall  1.6530 0.0150 0.0090 0.450473 3.80404  4.25451           2       100                    | 
|    i_64_197/i_58/A          XOR2_X1       Fall  1.6530 0.0000 0.0090          2.18123                                                   | 
|    i_64_197/i_58/Z          XOR2_X1       Fall  1.7040 0.0510 0.0120 0.411993 1.63668  2.04867           1       100                    | 
|    i_64_197/p_0[22]                       Fall  1.7040 0.0000                                                                           | 
|    i_64_1_287/A1            AOI222_X1     Fall  1.7040 0.0000 0.0120          1.40277                                                   | 
|    i_64_1_287/ZN            AOI222_X1     Rise  1.7890 0.0850 0.0760 0.703595 5.01363  5.71722           3       100                    | 
|    i_64_1_286/A             INV_X1        Rise  1.7890 0.0000 0.0760          1.70023                                                   | 
|    i_64_1_286/ZN            INV_X1        Fall  1.8100 0.0210 0.0200 0.717135 4.35233  5.06947           3       100                    | 
|    i_64_203/p_1[53]                       Fall  1.8100 0.0000                                                                           | 
|    i_64_203/i_196/A2        OR3_X2        Fall  1.8100 0.0000 0.0200          1.5062                                                    | 
|    i_64_203/i_196/ZN        OR3_X2        Fall  1.8880 0.0780 0.0140 1.73137  3.40752  5.13889           2       100                    | 
|    i_64_203/i_195/A2        OR3_X2        Fall  1.8880 0.0000 0.0140          1.5062                                                    | 
|    i_64_203/i_195/ZN        OR3_X2        Fall  1.9620 0.0740 0.0130 0.361643 3.25089  3.61253           1       100                    | 
|    i_64_203/i_194/A         INV_X2        Fall  1.9620 0.0000 0.0130          2.94332                                                   | 
|    i_64_203/i_194/ZN        INV_X2        Rise  1.9800 0.0180 0.0100 0.584015 5.45951  6.04353           2       100                    | 
|    i_64_203/i_169/A4        NAND4_X2      Rise  1.9800 0.0000 0.0100          3.82142                                                   | 
|    i_64_203/i_169/ZN        NAND4_X2      Fall  2.0220 0.0420 0.0260 1.35888  7.60133  8.96022           5       100                    | 
|    i_64_203/i_110/A3        OR3_X1        Fall  2.0220 0.0000 0.0260          0.895841                                                  | 
|    i_64_203/i_110/ZN        OR3_X1        Fall  2.1150 0.0930 0.0160 0.841496 3.34757  4.18907           2       100                    | 
|    i_64_203/i_109/B2        AOI21_X1      Fall  2.1150 0.0000 0.0160          1.40993                                                   | 
|    i_64_203/i_109/ZN        AOI21_X1      Rise  2.1520 0.0370 0.0240 0.655759 1.59903  2.25479           1       100                    | 
|    i_64_203/p_0[58]                       Rise  2.1520 0.0000                                                                           | 
|    i_64_1_134/A1            NAND2_X1      Rise  2.1520 0.0000 0.0240          1.59903                                                   | 
|    i_64_1_134/ZN            NAND2_X1      Fall  2.1690 0.0170 0.0150 0.174469 1.67072  1.84519           1       100                    | 
|    i_64_1_133/A             OAI21_X1      Fall  2.1690 0.0000 0.0150          1.51857                                                   | 
|    i_64_1_133/ZN            OAI21_X1      Rise  2.1910 0.0220 0.0240 0.159498 1.14029  1.29979           1       100                    | 
|    c_reg[58]/D              DFF_X1        Rise  2.1910 0.0000 0.0240          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[58]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.30215  1.24879  2.55093           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3     Rise  0.1500 0.1500 0.0460 2.53404  22.3115  24.8456           4       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1510 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.1810 0.0300 0.0060 0.973808 1.24879  2.2226            1       100      FA   K        | 
|    CTS_L3_c_tid1_211/A CLKBUF_X3     Rise  0.1810 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_211/Z CLKBUF_X3     Rise  0.2780 0.0970 0.1070 76.2469  54.8122  131.059           64      100      F    K        | 
|    c_reg[58]/CK        DFF_X1        Rise  0.2900 0.0120 0.1070          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.2900 2.2900 | 
| library setup check                      | -0.0360 2.2540 | 
| data required time                       |  2.2540        | 
|                                          |                | 
| data required time                       |  2.2540        | 
| data arrival time                        | -2.1910        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.0660        | 
-------------------------------------------------------------


 Timing Path to c_reg[57]/D 
  
 Path Start Point : SC_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[57] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A      CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z      CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_SC_reg/CK       CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_SC_reg/GCK      CLKGATETST_X8 Rise  0.1860 0.0320 0.0070 5.25557  1.42116  6.67673           1       100      FA   K        | 
|    CTS_L3_c_tid1_111/A      CLKBUF_X3     Rise  0.1860 0.0000 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid1_111/Z      CLKBUF_X3     Rise  0.2720 0.0860 0.0740 46.9985  36.0868  83.0854           38      100      F    K        | 
| Data Path:                                                                                                                              | 
|    SC_reg[0]/CK             DFF_X1        Rise  0.2810 0.0090 0.0730          0.949653                                    F             | 
|    SC_reg[0]/Q              DFF_X1        Rise  0.4000 0.1190 0.0250 1.1416   8.36581  9.50741           4       100      F             | 
|    i_64_1_381/A3            NOR3_X1       Rise  0.4000 0.0000 0.0250          1.6163                                                    | 
|    i_64_1_381/ZN            NOR3_X1       Fall  0.4230 0.0230 0.0130 0.291595 6.20185  6.49344           1       100                    | 
|    i_64_1_409/A2            NAND2_X4      Fall  0.4230 0.0000 0.0130          5.61536                                                   | 
|    i_64_1_409/ZN            NAND2_X4      Rise  0.5040 0.0810 0.0680 33.2831  76.6489  109.932           38      100                    | 
|    i_64_1_408/A             INV_X4        Rise  0.5140 0.0100 0.0690          6.25843                                                   | 
|    i_64_1_408/ZN            INV_X4        Fall  0.5690 0.0550 0.0350 27.0731  61.0726  88.1457           36      100                    | 
|    i_64_1_377/A2            AND2_X4       Fall  0.5780 0.0090 0.0360          3.22374                                                   | 
|    i_64_1_377/ZN            AND2_X4       Fall  0.6470 0.0690 0.0240 30.0106  50.8887  80.8993           32      100                    | 
|    i_64_1_315/C2            AOI222_X1     Fall  0.6510 0.0040 0.0240          1.50088                                                   | 
|    i_64_1_315/ZN            AOI222_X1     Rise  0.7530 0.1020 0.0520 0.544308 1.70023  2.24454           1       100                    | 
|    i_64_1_314/A             INV_X1        Rise  0.7530 0.0000 0.0520          1.70023                                                   | 
|    i_64_1_314/ZN            INV_X1        Fall  0.7900 0.0370 0.0240 3.06555  10.3261  13.3916           7       100                    | 
|    i_64_197/multiplicand[1]               Fall  0.7900 0.0000                                                                           | 
|    i_64_197/i_187/A1        NOR2_X1       Fall  0.7910 0.0010 0.0240          1.41309                                                   | 
|    i_64_197/i_187/ZN        NOR2_X1       Rise  0.8220 0.0310 0.0180 0.338002 1.62635  1.96435           1       100                    | 
|    i_64_197/i_184/A         AOI21_X1      Rise  0.8220 0.0000 0.0180          1.62635                                                   | 
|    i_64_197/i_184/ZN        AOI21_X1      Fall  0.8420 0.0200 0.0140 0.695326 3.84836  4.54369           2       100                    | 
|    i_64_197/i_183/B2        OAI22_X1      Fall  0.8420 0.0000 0.0140          1.55047                                                   | 
|    i_64_197/i_183/ZN        OAI22_X1      Rise  0.9040 0.0620 0.0470 1.25992  3.90286  5.16278           2       100                    | 
|    i_64_197/i_182/A         OAI21_X1      Rise  0.9040 0.0000 0.0470          1.67072                                                   | 
|    i_64_197/i_182/ZN        OAI21_X1      Fall  0.9310 0.0270 0.0130 0.227226 1.6642   1.89142           1       100                    | 
|    i_64_197/i_181/A2        NAND2_X1      Fall  0.9310 0.0000 0.0130          1.50228                                                   | 
|    i_64_197/i_181/ZN        NAND2_X1      Rise  0.9650 0.0340 0.0240 2.58407  5.49545  8.07951           3       100                    | 
|    i_64_197/i_175/A3        NOR3_X1       Rise  0.9650 0.0000 0.0240          1.6163                                                    | 
|    i_64_197/i_175/ZN        NOR3_X1       Fall  0.9810 0.0160 0.0100 0.833529 1.60595  2.43948           1       100                    | 
|    i_64_197/i_167/A4        NOR4_X1       Fall  0.9810 0.0000 0.0100          1.55423                                                   | 
|    i_64_197/i_167/ZN        NOR4_X1       Rise  1.1080 0.1270 0.0850 0.695004 5.49606  6.19106           3       100                    | 
|    i_64_197/i_161/A3        NOR3_X1       Rise  1.1080 0.0000 0.0850          1.6163                                                    | 
|    i_64_197/i_161/ZN        NOR3_X1       Fall  1.1260 0.0180 0.0210 0.347331 1.60595  1.95328           1       100                    | 
|    i_64_197/i_153/A4        NOR4_X1       Fall  1.1260 0.0000 0.0210          1.55423                                                   | 
|    i_64_197/i_153/ZN        NOR4_X1       Rise  1.2790 0.1530 0.1040 0.88007  7.32194  8.20201           3       100                    | 
|    i_64_197/i_147/A3        NOR3_X2       Rise  1.2790 0.0000 0.1040          3.44279                                                   | 
|    i_64_197/i_147/ZN        NOR3_X2       Fall  1.2950 0.0160 0.0230 1.60364  1.60595  3.20959           1       100                    | 
|    i_64_197/i_139/A4        NOR4_X1       Fall  1.2950 0.0000 0.0230          1.55423                                                   | 
|    i_64_197/i_139/ZN        NOR4_X1       Rise  1.4280 0.1330 0.0870 0.867698 5.49545  6.36314           3       100                    | 
|    i_64_197/i_133/A3        NOR3_X1       Rise  1.4280 0.0000 0.0870          1.6163                                                    | 
|    i_64_197/i_133/ZN        NOR3_X1       Fall  1.4500 0.0220 0.0230 1.32614  1.7368   3.06294           1       100                    | 
|    i_64_197/i_201/A1        NOR4_X1       Fall  1.4500 0.0000 0.0230          1.34349                                                   | 
|    i_64_197/i_201/ZN        NOR4_X1       Rise  1.5630 0.1130 0.0970 1.01924  6.43738  7.45662           4       100                    | 
|    i_64_197/i_65/B1         AOI21_X1      Rise  1.5630 0.0000 0.0970          1.647                                                     | 
|    i_64_197/i_65/ZN         AOI21_X1      Fall  1.5970 0.0340 0.0300 0.737578 3.80404  4.54162           2       100                    | 
|    i_64_197/i_64/B2         OAI21_X1      Fall  1.5970 0.0000 0.0300          1.55833                                                   | 
|    i_64_197/i_64/ZN         OAI21_X1      Rise  1.6380 0.0410 0.0210 0.259223 1.70023  1.95945           1       100                    | 
|    i_64_197/i_63/A          INV_X1        Rise  1.6380 0.0000 0.0210          1.70023                                                   | 
|    i_64_197/i_63/ZN         INV_X1        Fall  1.6530 0.0150 0.0090 0.450473 3.80404  4.25451           2       100                    | 
|    i_64_197/i_58/A          XOR2_X1       Fall  1.6530 0.0000 0.0090          2.18123                                                   | 
|    i_64_197/i_58/Z          XOR2_X1       Fall  1.7040 0.0510 0.0120 0.411993 1.63668  2.04867           1       100                    | 
|    i_64_197/p_0[22]                       Fall  1.7040 0.0000                                                                           | 
|    i_64_1_287/A1            AOI222_X1     Fall  1.7040 0.0000 0.0120          1.40277                                                   | 
|    i_64_1_287/ZN            AOI222_X1     Rise  1.7890 0.0850 0.0760 0.703595 5.01363  5.71722           3       100                    | 
|    i_64_1_286/A             INV_X1        Rise  1.7890 0.0000 0.0760          1.70023                                                   | 
|    i_64_1_286/ZN            INV_X1        Fall  1.8100 0.0210 0.0200 0.717135 4.35233  5.06947           3       100                    | 
|    i_64_203/p_1[53]                       Fall  1.8100 0.0000                                                                           | 
|    i_64_203/i_196/A2        OR3_X2        Fall  1.8100 0.0000 0.0200          1.5062                                                    | 
|    i_64_203/i_196/ZN        OR3_X2        Fall  1.8880 0.0780 0.0140 1.73137  3.40752  5.13889           2       100                    | 
|    i_64_203/i_195/A2        OR3_X2        Fall  1.8880 0.0000 0.0140          1.5062                                                    | 
|    i_64_203/i_195/ZN        OR3_X2        Fall  1.9620 0.0740 0.0130 0.361643 3.25089  3.61253           1       100                    | 
|    i_64_203/i_194/A         INV_X2        Fall  1.9620 0.0000 0.0130          2.94332                                                   | 
|    i_64_203/i_194/ZN        INV_X2        Rise  1.9800 0.0180 0.0100 0.584015 5.45951  6.04353           2       100                    | 
|    i_64_203/i_169/A4        NAND4_X2      Rise  1.9800 0.0000 0.0100          3.82142                                                   | 
|    i_64_203/i_169/ZN        NAND4_X2      Fall  2.0220 0.0420 0.0260 1.35888  7.60133  8.96022           5       100                    | 
|    i_64_203/i_110/A3        OR3_X1        Fall  2.0220 0.0000 0.0260          0.895841                                                  | 
|    i_64_203/i_110/ZN        OR3_X1        Fall  2.1150 0.0930 0.0160 0.841496 3.34757  4.18907           2       100                    | 
|    i_64_203/i_107/A         OAI21_X1      Fall  2.1150 0.0000 0.0160          1.51857                                                   | 
|    i_64_203/i_107/ZN        OAI21_X1      Rise  2.1390 0.0240 0.0200 0.324999 1.70023  2.02523           1       100                    | 
|    i_64_203/i_106/A         INV_X1        Rise  2.1390 0.0000 0.0200          1.70023                                                   | 
|    i_64_203/i_106/ZN        INV_X1        Fall  2.1480 0.0090 0.0070 0.190527 1.59903  1.78956           1       100                    | 
|    i_64_203/p_0[57]                       Fall  2.1480 0.0000                                                                           | 
|    i_64_1_132/A1            NAND2_X1      Fall  2.1480 0.0000 0.0070          1.5292                                                    | 
|    i_64_1_132/ZN            NAND2_X1      Rise  2.1620 0.0140 0.0220 0.277518 1.67072  1.94823           1       100                    | 
|    i_64_1_131/A             OAI21_X1      Rise  2.1620 0.0000 0.0220          1.67072                                                   | 
|    i_64_1_131/ZN            OAI21_X1      Fall  2.1830 0.0210 0.0210 0.376872 1.14029  1.51716           1       100                    | 
|    c_reg[57]/D              DFF_X1        Fall  2.1830 0.0000 0.0210          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[57]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.30215  1.24879  2.55093           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3     Rise  0.1500 0.1500 0.0460 2.53404  22.3115  24.8456           4       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1510 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.1810 0.0300 0.0060 0.973808 1.24879  2.2226            1       100      FA   K        | 
|    CTS_L3_c_tid1_211/A CLKBUF_X3     Rise  0.1810 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_211/Z CLKBUF_X3     Rise  0.2780 0.0970 0.1070 76.2469  54.8122  131.059           64      100      F    K        | 
|    c_reg[57]/CK        DFF_X1        Rise  0.2930 0.0150 0.1070          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.2930 2.2930 | 
| library setup check                      | -0.0280 2.2650 | 
| data required time                       |  2.2650        | 
|                                          |                | 
| data required time                       |  2.2650        | 
| data arrival time                        | -2.1830        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.0850        | 
-------------------------------------------------------------


 Timing Path to c_reg[62]/D 
  
 Path Start Point : SC_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[62] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A      CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z      CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_SC_reg/CK       CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_SC_reg/GCK      CLKGATETST_X8 Rise  0.1860 0.0320 0.0070 5.25557  1.42116  6.67673           1       100      FA   K        | 
|    CTS_L3_c_tid1_111/A      CLKBUF_X3     Rise  0.1860 0.0000 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid1_111/Z      CLKBUF_X3     Rise  0.2720 0.0860 0.0740 46.9985  36.0868  83.0854           38      100      F    K        | 
| Data Path:                                                                                                                              | 
|    SC_reg[0]/CK             DFF_X1        Rise  0.2810 0.0090 0.0730          0.949653                                    F             | 
|    SC_reg[0]/Q              DFF_X1        Rise  0.4000 0.1190 0.0250 1.1416   8.36581  9.50741           4       100      F             | 
|    i_64_1_381/A3            NOR3_X1       Rise  0.4000 0.0000 0.0250          1.6163                                                    | 
|    i_64_1_381/ZN            NOR3_X1       Fall  0.4230 0.0230 0.0130 0.291595 6.20185  6.49344           1       100                    | 
|    i_64_1_409/A2            NAND2_X4      Fall  0.4230 0.0000 0.0130          5.61536                                                   | 
|    i_64_1_409/ZN            NAND2_X4      Rise  0.5040 0.0810 0.0680 33.2831  76.6489  109.932           38      100                    | 
|    i_64_1_408/A             INV_X4        Rise  0.5140 0.0100 0.0690          6.25843                                                   | 
|    i_64_1_408/ZN            INV_X4        Fall  0.5690 0.0550 0.0350 27.0731  61.0726  88.1457           36      100                    | 
|    i_64_1_377/A2            AND2_X4       Fall  0.5780 0.0090 0.0360          3.22374                                                   | 
|    i_64_1_377/ZN            AND2_X4       Fall  0.6470 0.0690 0.0240 30.0106  50.8887  80.8993           32      100                    | 
|    i_64_1_315/C2            AOI222_X1     Fall  0.6510 0.0040 0.0240          1.50088                                                   | 
|    i_64_1_315/ZN            AOI222_X1     Rise  0.7530 0.1020 0.0520 0.544308 1.70023  2.24454           1       100                    | 
|    i_64_1_314/A             INV_X1        Rise  0.7530 0.0000 0.0520          1.70023                                                   | 
|    i_64_1_314/ZN            INV_X1        Fall  0.7900 0.0370 0.0240 3.06555  10.3261  13.3916           7       100                    | 
|    i_64_197/multiplicand[1]               Fall  0.7900 0.0000                                                                           | 
|    i_64_197/i_187/A1        NOR2_X1       Fall  0.7910 0.0010 0.0240          1.41309                                                   | 
|    i_64_197/i_187/ZN        NOR2_X1       Rise  0.8220 0.0310 0.0180 0.338002 1.62635  1.96435           1       100                    | 
|    i_64_197/i_184/A         AOI21_X1      Rise  0.8220 0.0000 0.0180          1.62635                                                   | 
|    i_64_197/i_184/ZN        AOI21_X1      Fall  0.8420 0.0200 0.0140 0.695326 3.84836  4.54369           2       100                    | 
|    i_64_197/i_183/B2        OAI22_X1      Fall  0.8420 0.0000 0.0140          1.55047                                                   | 
|    i_64_197/i_183/ZN        OAI22_X1      Rise  0.9040 0.0620 0.0470 1.25992  3.90286  5.16278           2       100                    | 
|    i_64_197/i_182/A         OAI21_X1      Rise  0.9040 0.0000 0.0470          1.67072                                                   | 
|    i_64_197/i_182/ZN        OAI21_X1      Fall  0.9310 0.0270 0.0130 0.227226 1.6642   1.89142           1       100                    | 
|    i_64_197/i_181/A2        NAND2_X1      Fall  0.9310 0.0000 0.0130          1.50228                                                   | 
|    i_64_197/i_181/ZN        NAND2_X1      Rise  0.9650 0.0340 0.0240 2.58407  5.49545  8.07951           3       100                    | 
|    i_64_197/i_175/A3        NOR3_X1       Rise  0.9650 0.0000 0.0240          1.6163                                                    | 
|    i_64_197/i_175/ZN        NOR3_X1       Fall  0.9810 0.0160 0.0100 0.833529 1.60595  2.43948           1       100                    | 
|    i_64_197/i_167/A4        NOR4_X1       Fall  0.9810 0.0000 0.0100          1.55423                                                   | 
|    i_64_197/i_167/ZN        NOR4_X1       Rise  1.1080 0.1270 0.0850 0.695004 5.49606  6.19106           3       100                    | 
|    i_64_197/i_161/A3        NOR3_X1       Rise  1.1080 0.0000 0.0850          1.6163                                                    | 
|    i_64_197/i_161/ZN        NOR3_X1       Fall  1.1260 0.0180 0.0210 0.347331 1.60595  1.95328           1       100                    | 
|    i_64_197/i_153/A4        NOR4_X1       Fall  1.1260 0.0000 0.0210          1.55423                                                   | 
|    i_64_197/i_153/ZN        NOR4_X1       Rise  1.2790 0.1530 0.1040 0.88007  7.32194  8.20201           3       100                    | 
|    i_64_197/i_147/A3        NOR3_X2       Rise  1.2790 0.0000 0.1040          3.44279                                                   | 
|    i_64_197/i_147/ZN        NOR3_X2       Fall  1.2950 0.0160 0.0230 1.60364  1.60595  3.20959           1       100                    | 
|    i_64_197/i_139/A4        NOR4_X1       Fall  1.2950 0.0000 0.0230          1.55423                                                   | 
|    i_64_197/i_139/ZN        NOR4_X1       Rise  1.4280 0.1330 0.0870 0.867698 5.49545  6.36314           3       100                    | 
|    i_64_197/i_133/A3        NOR3_X1       Rise  1.4280 0.0000 0.0870          1.6163                                                    | 
|    i_64_197/i_133/ZN        NOR3_X1       Fall  1.4500 0.0220 0.0230 1.32614  1.7368   3.06294           1       100                    | 
|    i_64_197/i_201/A1        NOR4_X1       Fall  1.4500 0.0000 0.0230          1.34349                                                   | 
|    i_64_197/i_201/ZN        NOR4_X1       Rise  1.5630 0.1130 0.0970 1.01924  6.43738  7.45662           4       100                    | 
|    i_64_197/i_65/B1         AOI21_X1      Rise  1.5630 0.0000 0.0970          1.647                                                     | 
|    i_64_197/i_65/ZN         AOI21_X1      Fall  1.5970 0.0340 0.0300 0.737578 3.80404  4.54162           2       100                    | 
|    i_64_197/i_64/B2         OAI21_X1      Fall  1.5970 0.0000 0.0300          1.55833                                                   | 
|    i_64_197/i_64/ZN         OAI21_X1      Rise  1.6380 0.0410 0.0210 0.259223 1.70023  1.95945           1       100                    | 
|    i_64_197/i_63/A          INV_X1        Rise  1.6380 0.0000 0.0210          1.70023                                                   | 
|    i_64_197/i_63/ZN         INV_X1        Fall  1.6530 0.0150 0.0090 0.450473 3.80404  4.25451           2       100                    | 
|    i_64_197/i_58/A          XOR2_X1       Fall  1.6530 0.0000 0.0090          2.18123                                                   | 
|    i_64_197/i_58/Z          XOR2_X1       Fall  1.7040 0.0510 0.0120 0.411993 1.63668  2.04867           1       100                    | 
|    i_64_197/p_0[22]                       Fall  1.7040 0.0000                                                                           | 
|    i_64_1_287/A1            AOI222_X1     Fall  1.7040 0.0000 0.0120          1.40277                                                   | 
|    i_64_1_287/ZN            AOI222_X1     Rise  1.7890 0.0850 0.0760 0.703595 5.01363  5.71722           3       100                    | 
|    i_64_1_286/A             INV_X1        Rise  1.7890 0.0000 0.0760          1.70023                                                   | 
|    i_64_1_286/ZN            INV_X1        Fall  1.8100 0.0210 0.0200 0.717135 4.35233  5.06947           3       100                    | 
|    i_64_203/p_1[53]                       Fall  1.8100 0.0000                                                                           | 
|    i_64_203/i_196/A2        OR3_X2        Fall  1.8100 0.0000 0.0200          1.5062                                                    | 
|    i_64_203/i_196/ZN        OR3_X2        Fall  1.8880 0.0780 0.0140 1.73137  3.40752  5.13889           2       100                    | 
|    i_64_203/i_195/A2        OR3_X2        Fall  1.8880 0.0000 0.0140          1.5062                                                    | 
|    i_64_203/i_195/ZN        OR3_X2        Fall  1.9620 0.0740 0.0130 0.361643 3.25089  3.61253           1       100                    | 
|    i_64_203/i_194/A         INV_X2        Fall  1.9620 0.0000 0.0130          2.94332                                                   | 
|    i_64_203/i_194/ZN        INV_X2        Rise  1.9800 0.0180 0.0100 0.584015 5.45951  6.04353           2       100                    | 
|    i_64_203/i_169/A4        NAND4_X2      Rise  1.9800 0.0000 0.0100          3.82142                                                   | 
|    i_64_203/i_169/ZN        NAND4_X2      Fall  2.0220 0.0420 0.0260 1.35888  7.60133  8.96022           5       100                    | 
|    i_64_203/i_168/A         INV_X1        Fall  2.0220 0.0000 0.0260          1.54936                                                   | 
|    i_64_203/i_168/ZN        INV_X1        Rise  2.0480 0.0260 0.0140 0.712732 3.14844  3.86118           2       100                    | 
|    i_64_203/i_167/A1        NAND4_X1      Rise  2.0480 0.0000 0.0140          1.52136                                                   | 
|    i_64_203/i_167/ZN        NAND4_X1      Fall  2.0810 0.0330 0.0220 0.423489 3.29926  3.72275           2       100                    | 
|    i_64_203/i_166/A1        NAND2_X1      Fall  2.0810 0.0000 0.0220          1.5292                                                    | 
|    i_64_203/i_166/ZN        NAND2_X1      Rise  2.1020 0.0210 0.0150 0.394381 1.59903  1.99341           1       100                    | 
|    i_64_203/i_165/A1        NAND2_X1      Rise  2.1020 0.0000 0.0150          1.59903                                                   | 
|    i_64_203/i_165/ZN        NAND2_X1      Fall  2.1170 0.0150 0.0080 0.265152 1.70023  1.96538           1       100                    | 
|    i_64_203/i_164/A         INV_X1        Fall  2.1170 0.0000 0.0080          1.54936                                                   | 
|    i_64_203/i_164/ZN        INV_X1        Rise  2.1300 0.0130 0.0070 0.244814 1.59903  1.84385           1       100                    | 
|    i_64_203/p_0[62]                       Rise  2.1300 0.0000                                                                           | 
|    i_64_1_191/A1            NAND2_X1      Rise  2.1300 0.0000 0.0070          1.59903                                                   | 
|    i_64_1_191/ZN            NAND2_X1      Fall  2.1420 0.0120 0.0150 0.291665 1.59903  1.8907            1       100                    | 
|    i_64_1_143/A1            NAND2_X1      Fall  2.1420 0.0000 0.0150          1.5292                                                    | 
|    i_64_1_143/ZN            NAND2_X1      Rise  2.1580 0.0160 0.0100 0.175888 1.14029  1.31618           1       100                    | 
|    c_reg[62]/D              DFF_X1        Rise  2.1580 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[62]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.30215  1.24879  2.55093           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3     Rise  0.1500 0.1500 0.0460 2.53404  22.3115  24.8456           4       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1510 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.1810 0.0300 0.0060 0.973808 1.24879  2.2226            1       100      FA   K        | 
|    CTS_L3_c_tid1_211/A CLKBUF_X3     Rise  0.1810 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_211/Z CLKBUF_X3     Rise  0.2780 0.0970 0.1070 76.2469  54.8122  131.059           64      100      F    K        | 
|    c_reg[62]/CK        DFF_X1        Rise  0.2850 0.0070 0.1070          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.2850 2.2850 | 
| library setup check                      | -0.0330 2.2520 | 
| data required time                       |  2.2520        | 
|                                          |                | 
| data required time                       |  2.2520        | 
| data arrival time                        | -2.1580        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.0970        | 
-------------------------------------------------------------


 Timing Path to c_reg[59]/D 
  
 Path Start Point : SC_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[59] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A      CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z      CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_SC_reg/CK       CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_SC_reg/GCK      CLKGATETST_X8 Rise  0.1860 0.0320 0.0070 5.25557  1.42116  6.67673           1       100      FA   K        | 
|    CTS_L3_c_tid1_111/A      CLKBUF_X3     Rise  0.1860 0.0000 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid1_111/Z      CLKBUF_X3     Rise  0.2720 0.0860 0.0740 46.9985  36.0868  83.0854           38      100      F    K        | 
| Data Path:                                                                                                                              | 
|    SC_reg[0]/CK             DFF_X1        Rise  0.2810 0.0090 0.0730          0.949653                                    F             | 
|    SC_reg[0]/Q              DFF_X1        Rise  0.4000 0.1190 0.0250 1.1416   8.36581  9.50741           4       100      F             | 
|    i_64_1_381/A3            NOR3_X1       Rise  0.4000 0.0000 0.0250          1.6163                                                    | 
|    i_64_1_381/ZN            NOR3_X1       Fall  0.4230 0.0230 0.0130 0.291595 6.20185  6.49344           1       100                    | 
|    i_64_1_409/A2            NAND2_X4      Fall  0.4230 0.0000 0.0130          5.61536                                                   | 
|    i_64_1_409/ZN            NAND2_X4      Rise  0.5040 0.0810 0.0680 33.2831  76.6489  109.932           38      100                    | 
|    i_64_1_408/A             INV_X4        Rise  0.5140 0.0100 0.0690          6.25843                                                   | 
|    i_64_1_408/ZN            INV_X4        Fall  0.5690 0.0550 0.0350 27.0731  61.0726  88.1457           36      100                    | 
|    i_64_1_377/A2            AND2_X4       Fall  0.5780 0.0090 0.0360          3.22374                                                   | 
|    i_64_1_377/ZN            AND2_X4       Fall  0.6470 0.0690 0.0240 30.0106  50.8887  80.8993           32      100                    | 
|    i_64_1_315/C2            AOI222_X1     Fall  0.6510 0.0040 0.0240          1.50088                                                   | 
|    i_64_1_315/ZN            AOI222_X1     Rise  0.7530 0.1020 0.0520 0.544308 1.70023  2.24454           1       100                    | 
|    i_64_1_314/A             INV_X1        Rise  0.7530 0.0000 0.0520          1.70023                                                   | 
|    i_64_1_314/ZN            INV_X1        Fall  0.7900 0.0370 0.0240 3.06555  10.3261  13.3916           7       100                    | 
|    i_64_197/multiplicand[1]               Fall  0.7900 0.0000                                                                           | 
|    i_64_197/i_187/A1        NOR2_X1       Fall  0.7910 0.0010 0.0240          1.41309                                                   | 
|    i_64_197/i_187/ZN        NOR2_X1       Rise  0.8220 0.0310 0.0180 0.338002 1.62635  1.96435           1       100                    | 
|    i_64_197/i_184/A         AOI21_X1      Rise  0.8220 0.0000 0.0180          1.62635                                                   | 
|    i_64_197/i_184/ZN        AOI21_X1      Fall  0.8420 0.0200 0.0140 0.695326 3.84836  4.54369           2       100                    | 
|    i_64_197/i_183/B2        OAI22_X1      Fall  0.8420 0.0000 0.0140          1.55047                                                   | 
|    i_64_197/i_183/ZN        OAI22_X1      Rise  0.9040 0.0620 0.0470 1.25992  3.90286  5.16278           2       100                    | 
|    i_64_197/i_182/A         OAI21_X1      Rise  0.9040 0.0000 0.0470          1.67072                                                   | 
|    i_64_197/i_182/ZN        OAI21_X1      Fall  0.9310 0.0270 0.0130 0.227226 1.6642   1.89142           1       100                    | 
|    i_64_197/i_181/A2        NAND2_X1      Fall  0.9310 0.0000 0.0130          1.50228                                                   | 
|    i_64_197/i_181/ZN        NAND2_X1      Rise  0.9650 0.0340 0.0240 2.58407  5.49545  8.07951           3       100                    | 
|    i_64_197/i_175/A3        NOR3_X1       Rise  0.9650 0.0000 0.0240          1.6163                                                    | 
|    i_64_197/i_175/ZN        NOR3_X1       Fall  0.9810 0.0160 0.0100 0.833529 1.60595  2.43948           1       100                    | 
|    i_64_197/i_167/A4        NOR4_X1       Fall  0.9810 0.0000 0.0100          1.55423                                                   | 
|    i_64_197/i_167/ZN        NOR4_X1       Rise  1.1080 0.1270 0.0850 0.695004 5.49606  6.19106           3       100                    | 
|    i_64_197/i_161/A3        NOR3_X1       Rise  1.1080 0.0000 0.0850          1.6163                                                    | 
|    i_64_197/i_161/ZN        NOR3_X1       Fall  1.1260 0.0180 0.0210 0.347331 1.60595  1.95328           1       100                    | 
|    i_64_197/i_153/A4        NOR4_X1       Fall  1.1260 0.0000 0.0210          1.55423                                                   | 
|    i_64_197/i_153/ZN        NOR4_X1       Rise  1.2790 0.1530 0.1040 0.88007  7.32194  8.20201           3       100                    | 
|    i_64_197/i_147/A3        NOR3_X2       Rise  1.2790 0.0000 0.1040          3.44279                                                   | 
|    i_64_197/i_147/ZN        NOR3_X2       Fall  1.2950 0.0160 0.0230 1.60364  1.60595  3.20959           1       100                    | 
|    i_64_197/i_139/A4        NOR4_X1       Fall  1.2950 0.0000 0.0230          1.55423                                                   | 
|    i_64_197/i_139/ZN        NOR4_X1       Rise  1.4280 0.1330 0.0870 0.867698 5.49545  6.36314           3       100                    | 
|    i_64_197/i_133/A3        NOR3_X1       Rise  1.4280 0.0000 0.0870          1.6163                                                    | 
|    i_64_197/i_133/ZN        NOR3_X1       Fall  1.4500 0.0220 0.0230 1.32614  1.7368   3.06294           1       100                    | 
|    i_64_197/i_201/A1        NOR4_X1       Fall  1.4500 0.0000 0.0230          1.34349                                                   | 
|    i_64_197/i_201/ZN        NOR4_X1       Rise  1.5630 0.1130 0.0970 1.01924  6.43738  7.45662           4       100                    | 
|    i_64_197/i_65/B1         AOI21_X1      Rise  1.5630 0.0000 0.0970          1.647                                                     | 
|    i_64_197/i_65/ZN         AOI21_X1      Fall  1.5970 0.0340 0.0300 0.737578 3.80404  4.54162           2       100                    | 
|    i_64_197/i_64/B2         OAI21_X1      Fall  1.5970 0.0000 0.0300          1.55833                                                   | 
|    i_64_197/i_64/ZN         OAI21_X1      Rise  1.6380 0.0410 0.0210 0.259223 1.70023  1.95945           1       100                    | 
|    i_64_197/i_63/A          INV_X1        Rise  1.6380 0.0000 0.0210          1.70023                                                   | 
|    i_64_197/i_63/ZN         INV_X1        Fall  1.6530 0.0150 0.0090 0.450473 3.80404  4.25451           2       100                    | 
|    i_64_197/i_58/A          XOR2_X1       Fall  1.6530 0.0000 0.0090          2.18123                                                   | 
|    i_64_197/i_58/Z          XOR2_X1       Fall  1.7040 0.0510 0.0120 0.411993 1.63668  2.04867           1       100                    | 
|    i_64_197/p_0[22]                       Fall  1.7040 0.0000                                                                           | 
|    i_64_1_287/A1            AOI222_X1     Fall  1.7040 0.0000 0.0120          1.40277                                                   | 
|    i_64_1_287/ZN            AOI222_X1     Rise  1.7890 0.0850 0.0760 0.703595 5.01363  5.71722           3       100                    | 
|    i_64_1_286/A             INV_X1        Rise  1.7890 0.0000 0.0760          1.70023                                                   | 
|    i_64_1_286/ZN            INV_X1        Fall  1.8100 0.0210 0.0200 0.717135 4.35233  5.06947           3       100                    | 
|    i_64_203/p_1[53]                       Fall  1.8100 0.0000                                                                           | 
|    i_64_203/i_196/A2        OR3_X2        Fall  1.8100 0.0000 0.0200          1.5062                                                    | 
|    i_64_203/i_196/ZN        OR3_X2        Fall  1.8880 0.0780 0.0140 1.73137  3.40752  5.13889           2       100                    | 
|    i_64_203/i_195/A2        OR3_X2        Fall  1.8880 0.0000 0.0140          1.5062                                                    | 
|    i_64_203/i_195/ZN        OR3_X2        Fall  1.9620 0.0740 0.0130 0.361643 3.25089  3.61253           1       100                    | 
|    i_64_203/i_194/A         INV_X2        Fall  1.9620 0.0000 0.0130          2.94332                                                   | 
|    i_64_203/i_194/ZN        INV_X2        Rise  1.9800 0.0180 0.0100 0.584015 5.45951  6.04353           2       100                    | 
|    i_64_203/i_169/A4        NAND4_X2      Rise  1.9800 0.0000 0.0100          3.82142                                                   | 
|    i_64_203/i_169/ZN        NAND4_X2      Fall  2.0220 0.0420 0.0260 1.35888  7.60133  8.96022           5       100                    | 
|    i_64_203/i_113/A2        NOR2_X1       Fall  2.0220 0.0000 0.0260          1.56385                                                   | 
|    i_64_203/i_113/ZN        NOR2_X1       Rise  2.0680 0.0460 0.0260 0.44663  3.32658  3.77321           2       100                    | 
|    i_64_203/i_112/A         INV_X1        Rise  2.0680 0.0000 0.0260          1.70023                                                   | 
|    i_64_203/i_112/ZN        INV_X1        Fall  2.0780 0.0100 0.0080 0.150801 1.67685  1.82765           1       100                    | 
|    i_64_203/i_111/B2        AOI21_X1      Fall  2.0780 0.0000 0.0080          1.40993                                                   | 
|    i_64_203/i_111/ZN        AOI21_X1      Rise  2.1100 0.0320 0.0230 0.404057 1.59903  2.00309           1       100                    | 
|    i_64_203/p_0[59]                       Rise  2.1100 0.0000                                                                           | 
|    i_64_1_136/A1            NAND2_X1      Rise  2.1100 0.0000 0.0230          1.59903                                                   | 
|    i_64_1_136/ZN            NAND2_X1      Fall  2.1270 0.0170 0.0150 0.245542 1.67072  1.91626           1       100                    | 
|    i_64_1_135/A             OAI21_X1      Fall  2.1270 0.0000 0.0150          1.51857                                                   | 
|    i_64_1_135/ZN            OAI21_X1      Rise  2.1490 0.0220 0.0240 0.286696 1.14029  1.42699           1       100                    | 
|    c_reg[59]/D              DFF_X1        Rise  2.1490 0.0000 0.0240          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[59]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.30215  1.24879  2.55093           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3     Rise  0.1500 0.1500 0.0460 2.53404  22.3115  24.8456           4       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1510 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.1810 0.0300 0.0060 0.973808 1.24879  2.2226            1       100      FA   K        | 
|    CTS_L3_c_tid1_211/A CLKBUF_X3     Rise  0.1810 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_211/Z CLKBUF_X3     Rise  0.2780 0.0970 0.1070 76.2469  54.8122  131.059           64      100      F    K        | 
|    c_reg[59]/CK        DFF_X1        Rise  0.2880 0.0100 0.1070          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.2880 2.2880 | 
| library setup check                      | -0.0360 2.2520 | 
| data required time                       |  2.2520        | 
|                                          |                | 
| data required time                       |  2.2520        | 
| data arrival time                        | -2.1490        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.1060        | 
-------------------------------------------------------------


 Timing Path to c_reg[61]/D 
  
 Path Start Point : SC_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[61] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.7070 1.30215    1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A      CLKBUF_X3     Rise  0.0000 0.0000 0.7070            1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z      CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404    24.6574  27.1914           4       100      F    K        | 
|    clk_gate_SC_reg/CK       CLKGATETST_X8 Rise  0.1540 0.0010 0.0460            7.95918                                     FA            | 
|    clk_gate_SC_reg/GCK      CLKGATETST_X8 Rise  0.1860 0.0320 0.0070 5.25557    1.42116  6.67673           1       100      FA   K        | 
|    CTS_L3_c_tid1_111/A      CLKBUF_X3     Rise  0.1860 0.0000 0.0070            1.42116                                     F             | 
|    CTS_L3_c_tid1_111/Z      CLKBUF_X3     Rise  0.2720 0.0860 0.0740 46.9985    36.0868  83.0854           38      100      F    K        | 
| Data Path:                                                                                                                                | 
|    SC_reg[0]/CK             DFF_X1        Rise  0.2810 0.0090 0.0730            0.949653                                    F             | 
|    SC_reg[0]/Q              DFF_X1        Rise  0.4000 0.1190 0.0250 1.1416     8.36581  9.50741           4       100      F             | 
|    i_64_1_381/A3            NOR3_X1       Rise  0.4000 0.0000 0.0250            1.6163                                                    | 
|    i_64_1_381/ZN            NOR3_X1       Fall  0.4230 0.0230 0.0130 0.291595   6.20185  6.49344           1       100                    | 
|    i_64_1_409/A2            NAND2_X4      Fall  0.4230 0.0000 0.0130            5.61536                                                   | 
|    i_64_1_409/ZN            NAND2_X4      Rise  0.5040 0.0810 0.0680 33.2831    76.6489  109.932           38      100                    | 
|    i_64_1_408/A             INV_X4        Rise  0.5140 0.0100 0.0690            6.25843                                                   | 
|    i_64_1_408/ZN            INV_X4        Fall  0.5690 0.0550 0.0350 27.0731    61.0726  88.1457           36      100                    | 
|    i_64_1_377/A2            AND2_X4       Fall  0.5780 0.0090 0.0360            3.22374                                                   | 
|    i_64_1_377/ZN            AND2_X4       Fall  0.6470 0.0690 0.0240 30.0106    50.8887  80.8993           32      100                    | 
|    i_64_1_315/C2            AOI222_X1     Fall  0.6510 0.0040 0.0240            1.50088                                                   | 
|    i_64_1_315/ZN            AOI222_X1     Rise  0.7530 0.1020 0.0520 0.544308   1.70023  2.24454           1       100                    | 
|    i_64_1_314/A             INV_X1        Rise  0.7530 0.0000 0.0520            1.70023                                                   | 
|    i_64_1_314/ZN            INV_X1        Fall  0.7900 0.0370 0.0240 3.06555    10.3261  13.3916           7       100                    | 
|    i_64_197/multiplicand[1]               Fall  0.7900 0.0000                                                                             | 
|    i_64_197/i_187/A1        NOR2_X1       Fall  0.7910 0.0010 0.0240            1.41309                                                   | 
|    i_64_197/i_187/ZN        NOR2_X1       Rise  0.8220 0.0310 0.0180 0.338002   1.62635  1.96435           1       100                    | 
|    i_64_197/i_184/A         AOI21_X1      Rise  0.8220 0.0000 0.0180            1.62635                                                   | 
|    i_64_197/i_184/ZN        AOI21_X1      Fall  0.8420 0.0200 0.0140 0.695326   3.84836  4.54369           2       100                    | 
|    i_64_197/i_183/B2        OAI22_X1      Fall  0.8420 0.0000 0.0140            1.55047                                                   | 
|    i_64_197/i_183/ZN        OAI22_X1      Rise  0.9040 0.0620 0.0470 1.25992    3.90286  5.16278           2       100                    | 
|    i_64_197/i_182/A         OAI21_X1      Rise  0.9040 0.0000 0.0470            1.67072                                                   | 
|    i_64_197/i_182/ZN        OAI21_X1      Fall  0.9310 0.0270 0.0130 0.227226   1.6642   1.89142           1       100                    | 
|    i_64_197/i_181/A2        NAND2_X1      Fall  0.9310 0.0000 0.0130            1.50228                                                   | 
|    i_64_197/i_181/ZN        NAND2_X1      Rise  0.9650 0.0340 0.0240 2.58407    5.49545  8.07951           3       100                    | 
|    i_64_197/i_175/A3        NOR3_X1       Rise  0.9650 0.0000 0.0240            1.6163                                                    | 
|    i_64_197/i_175/ZN        NOR3_X1       Fall  0.9810 0.0160 0.0100 0.833529   1.60595  2.43948           1       100                    | 
|    i_64_197/i_167/A4        NOR4_X1       Fall  0.9810 0.0000 0.0100            1.55423                                                   | 
|    i_64_197/i_167/ZN        NOR4_X1       Rise  1.1080 0.1270 0.0850 0.695004   5.49606  6.19106           3       100                    | 
|    i_64_197/i_161/A3        NOR3_X1       Rise  1.1080 0.0000 0.0850            1.6163                                                    | 
|    i_64_197/i_161/ZN        NOR3_X1       Fall  1.1260 0.0180 0.0210 0.347331   1.60595  1.95328           1       100                    | 
|    i_64_197/i_153/A4        NOR4_X1       Fall  1.1260 0.0000 0.0210            1.55423                                                   | 
|    i_64_197/i_153/ZN        NOR4_X1       Rise  1.2790 0.1530 0.1040 0.88007    7.32194  8.20201           3       100                    | 
|    i_64_197/i_147/A3        NOR3_X2       Rise  1.2790 0.0000 0.1040            3.44279                                                   | 
|    i_64_197/i_147/ZN        NOR3_X2       Fall  1.2950 0.0160 0.0230 1.60364    1.60595  3.20959           1       100                    | 
|    i_64_197/i_139/A4        NOR4_X1       Fall  1.2950 0.0000 0.0230            1.55423                                                   | 
|    i_64_197/i_139/ZN        NOR4_X1       Rise  1.4280 0.1330 0.0870 0.867698   5.49545  6.36314           3       100                    | 
|    i_64_197/i_133/A3        NOR3_X1       Rise  1.4280 0.0000 0.0870            1.6163                                                    | 
|    i_64_197/i_133/ZN        NOR3_X1       Fall  1.4500 0.0220 0.0230 1.32614    1.7368   3.06294           1       100                    | 
|    i_64_197/i_201/A1        NOR4_X1       Fall  1.4500 0.0000 0.0230            1.34349                                                   | 
|    i_64_197/i_201/ZN        NOR4_X1       Rise  1.5630 0.1130 0.0970 1.01924    6.43738  7.45662           4       100                    | 
|    i_64_197/i_200/A2        OR2_X1        Rise  1.5630 0.0000 0.0970            0.941939                                                  | 
|    i_64_197/i_200/ZN        OR2_X1        Rise  1.6050 0.0420 0.0120 1.22394    1.6642   2.88813           1       100                    | 
|    i_64_197/i_113/A2        NAND2_X1      Rise  1.6050 0.0000 0.0120            1.6642                                                    | 
|    i_64_197/i_113/ZN        NAND2_X1      Fall  1.6240 0.0190 0.0100 0.349863   3.34723  3.6971            2       100                    | 
|    i_64_197/i_112/B1        AOI21_X1      Fall  1.6240 0.0000 0.0100            1.44682                                                   | 
|    i_64_197/i_112/ZN        AOI21_X1      Rise  1.6610 0.0370 0.0310 0.441298   3.36443  3.80573           2       100                    | 
|    i_64_197/i_110/A2        NAND2_X1      Rise  1.6610 0.0000 0.0310            1.6642                                                    | 
|    i_64_197/i_110/ZN        NAND2_X1      Fall  1.6890 0.0280 0.0150 0.872423   4.90149  5.77391           3       100                    | 
|    i_64_197/i_79/A1         NAND3_X1      Fall  1.6890 0.0000 0.0150            1.56203                                                   | 
|    i_64_197/i_79/ZN         NAND3_X1      Rise  1.7080 0.0190 0.0120 0.00917101 1.70023  1.7094            1       100                    | 
|    i_64_197/i_77/A          INV_X1        Rise  1.7080 0.0000 0.0120            1.70023                                                   | 
|    i_64_197/i_77/ZN         INV_X1        Fall  1.7150 0.0070 0.0040 0.314898   0.946814 1.26171           1       100                    | 
|    i_64_197/i_76/A1         OR2_X1        Fall  1.7150 0.0000 0.0040            0.792385                                                  | 
|    i_64_197/i_76/ZN         OR2_X1        Fall  1.7590 0.0440 0.0100 0.446071   1.63668  2.08275           1       100                    | 
|    i_64_197/p_0[26]                       Fall  1.7590 0.0000                                                                             | 
|    i_64_1_295/A1            AOI222_X1     Fall  1.7590 0.0000 0.0100            1.40277                                                   | 
|    i_64_1_295/ZN            AOI222_X1     Rise  1.8420 0.0830 0.0750 0.508175   5.01363  5.5218            3       100                    | 
|    i_64_1_294/A             INV_X1        Rise  1.8420 0.0000 0.0750            1.70023                                                   | 
|    i_64_1_294/ZN            INV_X1        Fall  1.8610 0.0190 0.0200 0.950994   3.58305  4.53404           3       100                    | 
|    i_64_203/p_1[57]                       Fall  1.8610 0.0000                                                                             | 
|    i_64_203/i_190/A3        OR4_X1        Fall  1.8610 0.0000 0.0200            0.852155                                                  | 
|    i_64_203/i_190/ZN        OR4_X1        Fall  1.9770 0.1160 0.0180 0.13244    1.70023  1.83267           1       100                    | 
|    i_64_203/i_189/A         INV_X1        Fall  1.9770 0.0000 0.0180            1.54936                                                   | 
|    i_64_203/i_189/ZN        INV_X1        Rise  2.0000 0.0230 0.0130 0.667299   3.31983  3.98712           2       100                    | 
|    i_64_203/i_188/A4        NAND4_X1      Rise  2.0000 0.0000 0.0130            1.65991                                                   | 
|    i_64_203/i_188/ZN        NAND4_X1      Fall  2.0420 0.0420 0.0250 0.477421   3.93298  4.4104            2       100                    | 
|    i_64_203/i_187/A         INV_X1        Fall  2.0420 0.0000 0.0250            1.54936                                                   | 
|    i_64_203/i_187/ZN        INV_X1        Rise  2.0730 0.0310 0.0180 0.98903    4.79545  5.78448           3       100                    | 
|    i_64_203/i_162/B1        AOI21_X1      Rise  2.0730 0.0000 0.0180            1.647                                                     | 
|    i_64_203/i_162/ZN        AOI21_X1      Fall  2.0910 0.0180 0.0090 0.34461    1.71447  2.05908           1       100                    | 
|    i_64_203/i_161/A1        NOR2_X1       Fall  2.0910 0.0000 0.0090            1.41309                                                   | 
|    i_64_203/i_161/ZN        NOR2_X1       Rise  2.1150 0.0240 0.0160 0.273443   1.59903  1.87247           1       100                    | 
|    i_64_203/p_0[61]                       Rise  2.1150 0.0000                                                                             | 
|    i_64_1_142/A1            NAND2_X1      Rise  2.1150 0.0000 0.0160            1.59903                                                   | 
|    i_64_1_142/ZN            NAND2_X1      Fall  2.1310 0.0160 0.0160 0.336945   1.67072  2.00766           1       100                    | 
|    i_64_1_140/A             OAI21_X1      Fall  2.1310 0.0000 0.0160            1.51857                                                   | 
|    i_64_1_140/ZN            OAI21_X1      Rise  2.1540 0.0230 0.0370 0.384803   1.14029  1.52509           1       100                    | 
|    c_reg[61]/D              DFF_X1        Rise  2.1540 0.0000 0.0370            1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[61]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.30215  1.24879  2.55093           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3     Rise  0.1500 0.1500 0.0460 2.53404  22.3115  24.8456           4       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1510 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.1810 0.0300 0.0060 0.973808 1.24879  2.2226            1       100      FA   K        | 
|    CTS_L3_c_tid1_211/A CLKBUF_X3     Rise  0.1810 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_211/Z CLKBUF_X3     Rise  0.2780 0.0970 0.1070 76.2469  54.8122  131.059           64      100      F    K        | 
|    c_reg[61]/CK        DFF_X1        Rise  0.2980 0.0200 0.1070          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.2980 2.2980 | 
| library setup check                      | -0.0390 2.2590 | 
| data required time                       |  2.2590        | 
|                                          |                | 
| data required time                       |  2.2590        | 
| data arrival time                        | -2.1540        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.1080        | 
-------------------------------------------------------------


 Timing Path to c_reg[60]/D 
  
 Path Start Point : SC_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[60] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.7070 1.30215    1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A      CLKBUF_X3     Rise  0.0000 0.0000 0.7070            1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z      CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404    24.6574  27.1914           4       100      F    K        | 
|    clk_gate_SC_reg/CK       CLKGATETST_X8 Rise  0.1540 0.0010 0.0460            7.95918                                     FA            | 
|    clk_gate_SC_reg/GCK      CLKGATETST_X8 Rise  0.1860 0.0320 0.0070 5.25557    1.42116  6.67673           1       100      FA   K        | 
|    CTS_L3_c_tid1_111/A      CLKBUF_X3     Rise  0.1860 0.0000 0.0070            1.42116                                     F             | 
|    CTS_L3_c_tid1_111/Z      CLKBUF_X3     Rise  0.2720 0.0860 0.0740 46.9985    36.0868  83.0854           38      100      F    K        | 
| Data Path:                                                                                                                                | 
|    SC_reg[0]/CK             DFF_X1        Rise  0.2810 0.0090 0.0730            0.949653                                    F             | 
|    SC_reg[0]/Q              DFF_X1        Rise  0.4000 0.1190 0.0250 1.1416     8.36581  9.50741           4       100      F             | 
|    i_64_1_381/A3            NOR3_X1       Rise  0.4000 0.0000 0.0250            1.6163                                                    | 
|    i_64_1_381/ZN            NOR3_X1       Fall  0.4230 0.0230 0.0130 0.291595   6.20185  6.49344           1       100                    | 
|    i_64_1_409/A2            NAND2_X4      Fall  0.4230 0.0000 0.0130            5.61536                                                   | 
|    i_64_1_409/ZN            NAND2_X4      Rise  0.5040 0.0810 0.0680 33.2831    76.6489  109.932           38      100                    | 
|    i_64_1_408/A             INV_X4        Rise  0.5140 0.0100 0.0690            6.25843                                                   | 
|    i_64_1_408/ZN            INV_X4        Fall  0.5690 0.0550 0.0350 27.0731    61.0726  88.1457           36      100                    | 
|    i_64_1_377/A2            AND2_X4       Fall  0.5780 0.0090 0.0360            3.22374                                                   | 
|    i_64_1_377/ZN            AND2_X4       Fall  0.6470 0.0690 0.0240 30.0106    50.8887  80.8993           32      100                    | 
|    i_64_1_315/C2            AOI222_X1     Fall  0.6510 0.0040 0.0240            1.50088                                                   | 
|    i_64_1_315/ZN            AOI222_X1     Rise  0.7530 0.1020 0.0520 0.544308   1.70023  2.24454           1       100                    | 
|    i_64_1_314/A             INV_X1        Rise  0.7530 0.0000 0.0520            1.70023                                                   | 
|    i_64_1_314/ZN            INV_X1        Fall  0.7900 0.0370 0.0240 3.06555    10.3261  13.3916           7       100                    | 
|    i_64_197/multiplicand[1]               Fall  0.7900 0.0000                                                                             | 
|    i_64_197/i_187/A1        NOR2_X1       Fall  0.7910 0.0010 0.0240            1.41309                                                   | 
|    i_64_197/i_187/ZN        NOR2_X1       Rise  0.8220 0.0310 0.0180 0.338002   1.62635  1.96435           1       100                    | 
|    i_64_197/i_184/A         AOI21_X1      Rise  0.8220 0.0000 0.0180            1.62635                                                   | 
|    i_64_197/i_184/ZN        AOI21_X1      Fall  0.8420 0.0200 0.0140 0.695326   3.84836  4.54369           2       100                    | 
|    i_64_197/i_183/B2        OAI22_X1      Fall  0.8420 0.0000 0.0140            1.55047                                                   | 
|    i_64_197/i_183/ZN        OAI22_X1      Rise  0.9040 0.0620 0.0470 1.25992    3.90286  5.16278           2       100                    | 
|    i_64_197/i_182/A         OAI21_X1      Rise  0.9040 0.0000 0.0470            1.67072                                                   | 
|    i_64_197/i_182/ZN        OAI21_X1      Fall  0.9310 0.0270 0.0130 0.227226   1.6642   1.89142           1       100                    | 
|    i_64_197/i_181/A2        NAND2_X1      Fall  0.9310 0.0000 0.0130            1.50228                                                   | 
|    i_64_197/i_181/ZN        NAND2_X1      Rise  0.9650 0.0340 0.0240 2.58407    5.49545  8.07951           3       100                    | 
|    i_64_197/i_175/A3        NOR3_X1       Rise  0.9650 0.0000 0.0240            1.6163                                                    | 
|    i_64_197/i_175/ZN        NOR3_X1       Fall  0.9810 0.0160 0.0100 0.833529   1.60595  2.43948           1       100                    | 
|    i_64_197/i_167/A4        NOR4_X1       Fall  0.9810 0.0000 0.0100            1.55423                                                   | 
|    i_64_197/i_167/ZN        NOR4_X1       Rise  1.1080 0.1270 0.0850 0.695004   5.49606  6.19106           3       100                    | 
|    i_64_197/i_161/A3        NOR3_X1       Rise  1.1080 0.0000 0.0850            1.6163                                                    | 
|    i_64_197/i_161/ZN        NOR3_X1       Fall  1.1260 0.0180 0.0210 0.347331   1.60595  1.95328           1       100                    | 
|    i_64_197/i_153/A4        NOR4_X1       Fall  1.1260 0.0000 0.0210            1.55423                                                   | 
|    i_64_197/i_153/ZN        NOR4_X1       Rise  1.2790 0.1530 0.1040 0.88007    7.32194  8.20201           3       100                    | 
|    i_64_197/i_147/A3        NOR3_X2       Rise  1.2790 0.0000 0.1040            3.44279                                                   | 
|    i_64_197/i_147/ZN        NOR3_X2       Fall  1.2950 0.0160 0.0230 1.60364    1.60595  3.20959           1       100                    | 
|    i_64_197/i_139/A4        NOR4_X1       Fall  1.2950 0.0000 0.0230            1.55423                                                   | 
|    i_64_197/i_139/ZN        NOR4_X1       Rise  1.4280 0.1330 0.0870 0.867698   5.49545  6.36314           3       100                    | 
|    i_64_197/i_133/A3        NOR3_X1       Rise  1.4280 0.0000 0.0870            1.6163                                                    | 
|    i_64_197/i_133/ZN        NOR3_X1       Fall  1.4500 0.0220 0.0230 1.32614    1.7368   3.06294           1       100                    | 
|    i_64_197/i_201/A1        NOR4_X1       Fall  1.4500 0.0000 0.0230            1.34349                                                   | 
|    i_64_197/i_201/ZN        NOR4_X1       Rise  1.5630 0.1130 0.0970 1.01924    6.43738  7.45662           4       100                    | 
|    i_64_197/i_200/A2        OR2_X1        Rise  1.5630 0.0000 0.0970            0.941939                                                  | 
|    i_64_197/i_200/ZN        OR2_X1        Rise  1.6050 0.0420 0.0120 1.22394    1.6642   2.88813           1       100                    | 
|    i_64_197/i_113/A2        NAND2_X1      Rise  1.6050 0.0000 0.0120            1.6642                                                    | 
|    i_64_197/i_113/ZN        NAND2_X1      Fall  1.6240 0.0190 0.0100 0.349863   3.34723  3.6971            2       100                    | 
|    i_64_197/i_112/B1        AOI21_X1      Fall  1.6240 0.0000 0.0100            1.44682                                                   | 
|    i_64_197/i_112/ZN        AOI21_X1      Rise  1.6610 0.0370 0.0310 0.441298   3.36443  3.80573           2       100                    | 
|    i_64_197/i_110/A2        NAND2_X1      Rise  1.6610 0.0000 0.0310            1.6642                                                    | 
|    i_64_197/i_110/ZN        NAND2_X1      Fall  1.6890 0.0280 0.0150 0.872423   4.90149  5.77391           3       100                    | 
|    i_64_197/i_79/A1         NAND3_X1      Fall  1.6890 0.0000 0.0150            1.56203                                                   | 
|    i_64_197/i_79/ZN         NAND3_X1      Rise  1.7080 0.0190 0.0120 0.00917101 1.70023  1.7094            1       100                    | 
|    i_64_197/i_77/A          INV_X1        Rise  1.7080 0.0000 0.0120            1.70023                                                   | 
|    i_64_197/i_77/ZN         INV_X1        Fall  1.7150 0.0070 0.0040 0.314898   0.946814 1.26171           1       100                    | 
|    i_64_197/i_76/A1         OR2_X1        Fall  1.7150 0.0000 0.0040            0.792385                                                  | 
|    i_64_197/i_76/ZN         OR2_X1        Fall  1.7590 0.0440 0.0100 0.446071   1.63668  2.08275           1       100                    | 
|    i_64_197/p_0[26]                       Fall  1.7590 0.0000                                                                             | 
|    i_64_1_295/A1            AOI222_X1     Fall  1.7590 0.0000 0.0100            1.40277                                                   | 
|    i_64_1_295/ZN            AOI222_X1     Rise  1.8420 0.0830 0.0750 0.508175   5.01363  5.5218            3       100                    | 
|    i_64_1_294/A             INV_X1        Rise  1.8420 0.0000 0.0750            1.70023                                                   | 
|    i_64_1_294/ZN            INV_X1        Fall  1.8610 0.0190 0.0200 0.950994   3.58305  4.53404           3       100                    | 
|    i_64_203/p_1[57]                       Fall  1.8610 0.0000                                                                             | 
|    i_64_203/i_190/A3        OR4_X1        Fall  1.8610 0.0000 0.0200            0.852155                                                  | 
|    i_64_203/i_190/ZN        OR4_X1        Fall  1.9770 0.1160 0.0180 0.13244    1.70023  1.83267           1       100                    | 
|    i_64_203/i_189/A         INV_X1        Fall  1.9770 0.0000 0.0180            1.54936                                                   | 
|    i_64_203/i_189/ZN        INV_X1        Rise  2.0000 0.0230 0.0130 0.667299   3.31983  3.98712           2       100                    | 
|    i_64_203/i_188/A4        NAND4_X1      Rise  2.0000 0.0000 0.0130            1.65991                                                   | 
|    i_64_203/i_188/ZN        NAND4_X1      Fall  2.0420 0.0420 0.0250 0.477421   3.93298  4.4104            2       100                    | 
|    i_64_203/i_160/A         XNOR2_X1      Fall  2.0420 0.0000 0.0250            2.12585                                                   | 
|    i_64_203/i_160/ZN        XNOR2_X1      Fall  2.0880 0.0460 0.0110 0.375329   1.70023  2.07556           1       100                    | 
|    i_64_203/i_159/A         INV_X1        Fall  2.0880 0.0000 0.0110            1.54936                                                   | 
|    i_64_203/i_159/ZN        INV_X1        Rise  2.1020 0.0140 0.0080 0.160649   1.59903  1.75968           1       100                    | 
|    i_64_203/p_0[60]                       Rise  2.1020 0.0000                                                                             | 
|    i_64_1_138/A1            NAND2_X1      Rise  2.1020 0.0000 0.0080            1.59903                                                   | 
|    i_64_1_138/ZN            NAND2_X1      Fall  2.1140 0.0120 0.0150 0.178374   1.67072  1.84909           1       100                    | 
|    i_64_1_137/A             OAI21_X1      Fall  2.1140 0.0000 0.0150            1.51857                                                   | 
|    i_64_1_137/ZN            OAI21_X1      Rise  2.1360 0.0220 0.0240 0.222575   1.14029  1.36287           1       100                    | 
|    c_reg[60]/D              DFF_X1        Rise  2.1360 0.0000 0.0240            1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[60]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.30215  1.24879  2.55093           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3     Rise  0.1500 0.1500 0.0460 2.53404  22.3115  24.8456           4       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1510 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.1810 0.0300 0.0060 0.973808 1.24879  2.2226            1       100      FA   K        | 
|    CTS_L3_c_tid1_211/A CLKBUF_X3     Rise  0.1810 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_211/Z CLKBUF_X3     Rise  0.2780 0.0970 0.1070 76.2469  54.8122  131.059           64      100      F    K        | 
|    c_reg[60]/CK        DFF_X1        Rise  0.3050 0.0270 0.1070          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.3050 2.3050 | 
| library setup check                      | -0.0360 2.2690 | 
| data required time                       |  2.2690        | 
|                                          |                | 
| data required time                       |  2.2690        | 
| data arrival time                        | -2.1360        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.1360        | 
-------------------------------------------------------------


 Timing Path to c_reg[63]/D 
  
 Path Start Point : SC_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[63] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.7070 1.30215    1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A      CLKBUF_X3     Rise  0.0000 0.0000 0.7070            1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z      CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404    24.6574  27.1914           4       100      F    K        | 
|    clk_gate_SC_reg/CK       CLKGATETST_X8 Rise  0.1540 0.0010 0.0460            7.95918                                     FA            | 
|    clk_gate_SC_reg/GCK      CLKGATETST_X8 Rise  0.1860 0.0320 0.0070 5.25557    1.42116  6.67673           1       100      FA   K        | 
|    CTS_L3_c_tid1_111/A      CLKBUF_X3     Rise  0.1860 0.0000 0.0070            1.42116                                     F             | 
|    CTS_L3_c_tid1_111/Z      CLKBUF_X3     Rise  0.2720 0.0860 0.0740 46.9985    36.0868  83.0854           38      100      F    K        | 
| Data Path:                                                                                                                                | 
|    SC_reg[0]/CK             DFF_X1        Rise  0.2810 0.0090 0.0730            0.949653                                    F             | 
|    SC_reg[0]/Q              DFF_X1        Rise  0.4000 0.1190 0.0250 1.1416     8.36581  9.50741           4       100      F             | 
|    i_64_1_381/A3            NOR3_X1       Rise  0.4000 0.0000 0.0250            1.6163                                                    | 
|    i_64_1_381/ZN            NOR3_X1       Fall  0.4230 0.0230 0.0130 0.291595   6.20185  6.49344           1       100                    | 
|    i_64_1_409/A2            NAND2_X4      Fall  0.4230 0.0000 0.0130            5.61536                                                   | 
|    i_64_1_409/ZN            NAND2_X4      Rise  0.5040 0.0810 0.0680 33.2831    76.6489  109.932           38      100                    | 
|    i_64_1_408/A             INV_X4        Rise  0.5140 0.0100 0.0690            6.25843                                                   | 
|    i_64_1_408/ZN            INV_X4        Fall  0.5690 0.0550 0.0350 27.0731    61.0726  88.1457           36      100                    | 
|    i_64_1_377/A2            AND2_X4       Fall  0.5780 0.0090 0.0360            3.22374                                                   | 
|    i_64_1_377/ZN            AND2_X4       Fall  0.6470 0.0690 0.0240 30.0106    50.8887  80.8993           32      100                    | 
|    i_64_1_315/C2            AOI222_X1     Fall  0.6510 0.0040 0.0240            1.50088                                                   | 
|    i_64_1_315/ZN            AOI222_X1     Rise  0.7530 0.1020 0.0520 0.544308   1.70023  2.24454           1       100                    | 
|    i_64_1_314/A             INV_X1        Rise  0.7530 0.0000 0.0520            1.70023                                                   | 
|    i_64_1_314/ZN            INV_X1        Fall  0.7900 0.0370 0.0240 3.06555    10.3261  13.3916           7       100                    | 
|    i_64_197/multiplicand[1]               Fall  0.7900 0.0000                                                                             | 
|    i_64_197/i_187/A1        NOR2_X1       Fall  0.7910 0.0010 0.0240            1.41309                                                   | 
|    i_64_197/i_187/ZN        NOR2_X1       Rise  0.8220 0.0310 0.0180 0.338002   1.62635  1.96435           1       100                    | 
|    i_64_197/i_184/A         AOI21_X1      Rise  0.8220 0.0000 0.0180            1.62635                                                   | 
|    i_64_197/i_184/ZN        AOI21_X1      Fall  0.8420 0.0200 0.0140 0.695326   3.84836  4.54369           2       100                    | 
|    i_64_197/i_183/B2        OAI22_X1      Fall  0.8420 0.0000 0.0140            1.55047                                                   | 
|    i_64_197/i_183/ZN        OAI22_X1      Rise  0.9040 0.0620 0.0470 1.25992    3.90286  5.16278           2       100                    | 
|    i_64_197/i_182/A         OAI21_X1      Rise  0.9040 0.0000 0.0470            1.67072                                                   | 
|    i_64_197/i_182/ZN        OAI21_X1      Fall  0.9310 0.0270 0.0130 0.227226   1.6642   1.89142           1       100                    | 
|    i_64_197/i_181/A2        NAND2_X1      Fall  0.9310 0.0000 0.0130            1.50228                                                   | 
|    i_64_197/i_181/ZN        NAND2_X1      Rise  0.9650 0.0340 0.0240 2.58407    5.49545  8.07951           3       100                    | 
|    i_64_197/i_175/A3        NOR3_X1       Rise  0.9650 0.0000 0.0240            1.6163                                                    | 
|    i_64_197/i_175/ZN        NOR3_X1       Fall  0.9810 0.0160 0.0100 0.833529   1.60595  2.43948           1       100                    | 
|    i_64_197/i_167/A4        NOR4_X1       Fall  0.9810 0.0000 0.0100            1.55423                                                   | 
|    i_64_197/i_167/ZN        NOR4_X1       Rise  1.1080 0.1270 0.0850 0.695004   5.49606  6.19106           3       100                    | 
|    i_64_197/i_161/A3        NOR3_X1       Rise  1.1080 0.0000 0.0850            1.6163                                                    | 
|    i_64_197/i_161/ZN        NOR3_X1       Fall  1.1260 0.0180 0.0210 0.347331   1.60595  1.95328           1       100                    | 
|    i_64_197/i_153/A4        NOR4_X1       Fall  1.1260 0.0000 0.0210            1.55423                                                   | 
|    i_64_197/i_153/ZN        NOR4_X1       Rise  1.2790 0.1530 0.1040 0.88007    7.32194  8.20201           3       100                    | 
|    i_64_197/i_147/A3        NOR3_X2       Rise  1.2790 0.0000 0.1040            3.44279                                                   | 
|    i_64_197/i_147/ZN        NOR3_X2       Fall  1.2950 0.0160 0.0230 1.60364    1.60595  3.20959           1       100                    | 
|    i_64_197/i_139/A4        NOR4_X1       Fall  1.2950 0.0000 0.0230            1.55423                                                   | 
|    i_64_197/i_139/ZN        NOR4_X1       Rise  1.4280 0.1330 0.0870 0.867698   5.49545  6.36314           3       100                    | 
|    i_64_197/i_133/A3        NOR3_X1       Rise  1.4280 0.0000 0.0870            1.6163                                                    | 
|    i_64_197/i_133/ZN        NOR3_X1       Fall  1.4500 0.0220 0.0230 1.32614    1.7368   3.06294           1       100                    | 
|    i_64_197/i_201/A1        NOR4_X1       Fall  1.4500 0.0000 0.0230            1.34349                                                   | 
|    i_64_197/i_201/ZN        NOR4_X1       Rise  1.5630 0.1130 0.0970 1.01924    6.43738  7.45662           4       100                    | 
|    i_64_197/i_200/A2        OR2_X1        Rise  1.5630 0.0000 0.0970            0.941939                                                  | 
|    i_64_197/i_200/ZN        OR2_X1        Rise  1.6050 0.0420 0.0120 1.22394    1.6642   2.88813           1       100                    | 
|    i_64_197/i_113/A2        NAND2_X1      Rise  1.6050 0.0000 0.0120            1.6642                                                    | 
|    i_64_197/i_113/ZN        NAND2_X1      Fall  1.6240 0.0190 0.0100 0.349863   3.34723  3.6971            2       100                    | 
|    i_64_197/i_112/B1        AOI21_X1      Fall  1.6240 0.0000 0.0100            1.44682                                                   | 
|    i_64_197/i_112/ZN        AOI21_X1      Rise  1.6610 0.0370 0.0310 0.441298   3.36443  3.80573           2       100                    | 
|    i_64_197/i_110/A2        NAND2_X1      Rise  1.6610 0.0000 0.0310            1.6642                                                    | 
|    i_64_197/i_110/ZN        NAND2_X1      Fall  1.6890 0.0280 0.0150 0.872423   4.90149  5.77391           3       100                    | 
|    i_64_197/i_79/A1         NAND3_X1      Fall  1.6890 0.0000 0.0150            1.56203                                                   | 
|    i_64_197/i_79/ZN         NAND3_X1      Rise  1.7080 0.0190 0.0120 0.00917101 1.70023  1.7094            1       100                    | 
|    i_64_197/i_77/A          INV_X1        Rise  1.7080 0.0000 0.0120            1.70023                                                   | 
|    i_64_197/i_77/ZN         INV_X1        Fall  1.7150 0.0070 0.0040 0.314898   0.946814 1.26171           1       100                    | 
|    i_64_197/i_76/A1         OR2_X1        Fall  1.7150 0.0000 0.0040            0.792385                                                  | 
|    i_64_197/i_76/ZN         OR2_X1        Fall  1.7590 0.0440 0.0100 0.446071   1.63668  2.08275           1       100                    | 
|    i_64_197/p_0[26]                       Fall  1.7590 0.0000                                                                             | 
|    i_64_1_295/A1            AOI222_X1     Fall  1.7590 0.0000 0.0100            1.40277                                                   | 
|    i_64_1_295/ZN            AOI222_X1     Rise  1.8420 0.0830 0.0750 0.508175   5.01363  5.5218            3       100                    | 
|    i_64_1_294/A             INV_X1        Rise  1.8420 0.0000 0.0750            1.70023                                                   | 
|    i_64_1_294/ZN            INV_X1        Fall  1.8610 0.0190 0.0200 0.950994   3.58305  4.53404           3       100                    | 
|    i_64_203/p_1[57]                       Fall  1.8610 0.0000                                                                             | 
|    i_64_203/i_190/A3        OR4_X1        Fall  1.8610 0.0000 0.0200            0.852155                                                  | 
|    i_64_203/i_190/ZN        OR4_X1        Fall  1.9770 0.1160 0.0180 0.13244    1.70023  1.83267           1       100                    | 
|    i_64_203/i_189/A         INV_X1        Fall  1.9770 0.0000 0.0180            1.54936                                                   | 
|    i_64_203/i_189/ZN        INV_X1        Rise  2.0000 0.0230 0.0130 0.667299   3.31983  3.98712           2       100                    | 
|    i_64_203/i_188/A4        NAND4_X1      Rise  2.0000 0.0000 0.0130            1.65991                                                   | 
|    i_64_203/i_188/ZN        NAND4_X1      Fall  2.0420 0.0420 0.0250 0.477421   3.93298  4.4104            2       100                    | 
|    i_64_203/i_187/A         INV_X1        Fall  2.0420 0.0000 0.0250            1.54936                                                   | 
|    i_64_203/i_187/ZN        INV_X1        Rise  2.0730 0.0310 0.0180 0.98903    4.79545  5.78448           3       100                    | 
|    i_64_203/i_186/A1        NAND4_X1      Rise  2.0730 0.0000 0.0180            1.52136                                                   | 
|    i_64_203/i_186/ZN        NAND4_X1      Fall  2.1070 0.0340 0.0220 0.333612   3.26323  3.59684           2       100                    | 
|    i_64_203/p_0[63]                       Fall  2.1070 0.0000                                                                             | 
|    i_64_1_193/A1            NAND2_X1      Fall  2.1070 0.0000 0.0220            1.5292                                                    | 
|    i_64_1_193/ZN            NAND2_X1      Rise  2.1290 0.0220 0.0230 0.511677   1.70023  2.21191           1       100                    | 
|    i_64_1_192/A             INV_X1        Rise  2.1290 0.0000 0.0230            1.70023                                                   | 
|    i_64_1_192/ZN            INV_X1        Fall  2.1370 0.0080 0.0070 0.169198   1.14029  1.30949           1       100                    | 
|    c_reg[63]/D              DFF_X1        Fall  2.1370 0.0000 0.0070            1.06234                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[63]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.30215  1.24879  2.55093           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3     Rise  0.1500 0.1500 0.0460 2.53404  22.3115  24.8456           4       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1510 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.1810 0.0300 0.0060 0.973808 1.24879  2.2226            1       100      FA   K        | 
|    CTS_L3_c_tid1_211/A CLKBUF_X3     Rise  0.1810 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_211/Z CLKBUF_X3     Rise  0.2780 0.0970 0.1070 76.2469  54.8122  131.059           64      100      F    K        | 
|    c_reg[63]/CK        DFF_X1        Rise  0.3000 0.0220 0.1070          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.3000 2.3000 | 
| library setup check                      | -0.0220 2.2780 | 
| data required time                       |  2.2780        | 
|                                          |                | 
| data required time                       |  2.2780        | 
| data arrival time                        | -2.1370        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.1440        | 
-------------------------------------------------------------


 Timing Path to c_reg[56]/D 
  
 Path Start Point : SC_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[56] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A      CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z      CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_SC_reg/CK       CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_SC_reg/GCK      CLKGATETST_X8 Rise  0.1860 0.0320 0.0070 5.25557  1.42116  6.67673           1       100      FA   K        | 
|    CTS_L3_c_tid1_111/A      CLKBUF_X3     Rise  0.1860 0.0000 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid1_111/Z      CLKBUF_X3     Rise  0.2720 0.0860 0.0740 46.9985  36.0868  83.0854           38      100      F    K        | 
| Data Path:                                                                                                                              | 
|    SC_reg[0]/CK             DFF_X1        Rise  0.2810 0.0090 0.0730          0.949653                                    F             | 
|    SC_reg[0]/Q              DFF_X1        Rise  0.4000 0.1190 0.0250 1.1416   8.36581  9.50741           4       100      F             | 
|    i_64_1_381/A3            NOR3_X1       Rise  0.4000 0.0000 0.0250          1.6163                                                    | 
|    i_64_1_381/ZN            NOR3_X1       Fall  0.4230 0.0230 0.0130 0.291595 6.20185  6.49344           1       100                    | 
|    i_64_1_409/A2            NAND2_X4      Fall  0.4230 0.0000 0.0130          5.61536                                                   | 
|    i_64_1_409/ZN            NAND2_X4      Rise  0.5040 0.0810 0.0680 33.2831  76.6489  109.932           38      100                    | 
|    i_64_1_408/A             INV_X4        Rise  0.5140 0.0100 0.0690          6.25843                                                   | 
|    i_64_1_408/ZN            INV_X4        Fall  0.5690 0.0550 0.0350 27.0731  61.0726  88.1457           36      100                    | 
|    i_64_1_377/A2            AND2_X4       Fall  0.5780 0.0090 0.0360          3.22374                                                   | 
|    i_64_1_377/ZN            AND2_X4       Fall  0.6470 0.0690 0.0240 30.0106  50.8887  80.8993           32      100                    | 
|    i_64_1_315/C2            AOI222_X1     Fall  0.6510 0.0040 0.0240          1.50088                                                   | 
|    i_64_1_315/ZN            AOI222_X1     Rise  0.7530 0.1020 0.0520 0.544308 1.70023  2.24454           1       100                    | 
|    i_64_1_314/A             INV_X1        Rise  0.7530 0.0000 0.0520          1.70023                                                   | 
|    i_64_1_314/ZN            INV_X1        Fall  0.7900 0.0370 0.0240 3.06555  10.3261  13.3916           7       100                    | 
|    i_64_197/multiplicand[1]               Fall  0.7900 0.0000                                                                           | 
|    i_64_197/i_187/A1        NOR2_X1       Fall  0.7910 0.0010 0.0240          1.41309                                                   | 
|    i_64_197/i_187/ZN        NOR2_X1       Rise  0.8220 0.0310 0.0180 0.338002 1.62635  1.96435           1       100                    | 
|    i_64_197/i_184/A         AOI21_X1      Rise  0.8220 0.0000 0.0180          1.62635                                                   | 
|    i_64_197/i_184/ZN        AOI21_X1      Fall  0.8420 0.0200 0.0140 0.695326 3.84836  4.54369           2       100                    | 
|    i_64_197/i_183/B2        OAI22_X1      Fall  0.8420 0.0000 0.0140          1.55047                                                   | 
|    i_64_197/i_183/ZN        OAI22_X1      Rise  0.9040 0.0620 0.0470 1.25992  3.90286  5.16278           2       100                    | 
|    i_64_197/i_182/A         OAI21_X1      Rise  0.9040 0.0000 0.0470          1.67072                                                   | 
|    i_64_197/i_182/ZN        OAI21_X1      Fall  0.9310 0.0270 0.0130 0.227226 1.6642   1.89142           1       100                    | 
|    i_64_197/i_181/A2        NAND2_X1      Fall  0.9310 0.0000 0.0130          1.50228                                                   | 
|    i_64_197/i_181/ZN        NAND2_X1      Rise  0.9650 0.0340 0.0240 2.58407  5.49545  8.07951           3       100                    | 
|    i_64_197/i_175/A3        NOR3_X1       Rise  0.9650 0.0000 0.0240          1.6163                                                    | 
|    i_64_197/i_175/ZN        NOR3_X1       Fall  0.9810 0.0160 0.0100 0.833529 1.60595  2.43948           1       100                    | 
|    i_64_197/i_167/A4        NOR4_X1       Fall  0.9810 0.0000 0.0100          1.55423                                                   | 
|    i_64_197/i_167/ZN        NOR4_X1       Rise  1.1080 0.1270 0.0850 0.695004 5.49606  6.19106           3       100                    | 
|    i_64_197/i_161/A3        NOR3_X1       Rise  1.1080 0.0000 0.0850          1.6163                                                    | 
|    i_64_197/i_161/ZN        NOR3_X1       Fall  1.1260 0.0180 0.0210 0.347331 1.60595  1.95328           1       100                    | 
|    i_64_197/i_153/A4        NOR4_X1       Fall  1.1260 0.0000 0.0210          1.55423                                                   | 
|    i_64_197/i_153/ZN        NOR4_X1       Rise  1.2790 0.1530 0.1040 0.88007  7.32194  8.20201           3       100                    | 
|    i_64_197/i_147/A3        NOR3_X2       Rise  1.2790 0.0000 0.1040          3.44279                                                   | 
|    i_64_197/i_147/ZN        NOR3_X2       Fall  1.2950 0.0160 0.0230 1.60364  1.60595  3.20959           1       100                    | 
|    i_64_197/i_139/A4        NOR4_X1       Fall  1.2950 0.0000 0.0230          1.55423                                                   | 
|    i_64_197/i_139/ZN        NOR4_X1       Rise  1.4280 0.1330 0.0870 0.867698 5.49545  6.36314           3       100                    | 
|    i_64_197/i_133/A3        NOR3_X1       Rise  1.4280 0.0000 0.0870          1.6163                                                    | 
|    i_64_197/i_133/ZN        NOR3_X1       Fall  1.4500 0.0220 0.0230 1.32614  1.7368   3.06294           1       100                    | 
|    i_64_197/i_201/A1        NOR4_X1       Fall  1.4500 0.0000 0.0230          1.34349                                                   | 
|    i_64_197/i_201/ZN        NOR4_X1       Rise  1.5630 0.1130 0.0970 1.01924  6.43738  7.45662           4       100                    | 
|    i_64_197/i_65/B1         AOI21_X1      Rise  1.5630 0.0000 0.0970          1.647                                                     | 
|    i_64_197/i_65/ZN         AOI21_X1      Fall  1.5970 0.0340 0.0300 0.737578 3.80404  4.54162           2       100                    | 
|    i_64_197/i_64/B2         OAI21_X1      Fall  1.5970 0.0000 0.0300          1.55833                                                   | 
|    i_64_197/i_64/ZN         OAI21_X1      Rise  1.6380 0.0410 0.0210 0.259223 1.70023  1.95945           1       100                    | 
|    i_64_197/i_63/A          INV_X1        Rise  1.6380 0.0000 0.0210          1.70023                                                   | 
|    i_64_197/i_63/ZN         INV_X1        Fall  1.6530 0.0150 0.0090 0.450473 3.80404  4.25451           2       100                    | 
|    i_64_197/i_58/A          XOR2_X1       Fall  1.6530 0.0000 0.0090          2.18123                                                   | 
|    i_64_197/i_58/Z          XOR2_X1       Fall  1.7040 0.0510 0.0120 0.411993 1.63668  2.04867           1       100                    | 
|    i_64_197/p_0[22]                       Fall  1.7040 0.0000                                                                           | 
|    i_64_1_287/A1            AOI222_X1     Fall  1.7040 0.0000 0.0120          1.40277                                                   | 
|    i_64_1_287/ZN            AOI222_X1     Rise  1.7890 0.0850 0.0760 0.703595 5.01363  5.71722           3       100                    | 
|    i_64_1_286/A             INV_X1        Rise  1.7890 0.0000 0.0760          1.70023                                                   | 
|    i_64_1_286/ZN            INV_X1        Fall  1.8100 0.0210 0.0200 0.717135 4.35233  5.06947           3       100                    | 
|    i_64_203/p_1[53]                       Fall  1.8100 0.0000                                                                           | 
|    i_64_203/i_196/A2        OR3_X2        Fall  1.8100 0.0000 0.0200          1.5062                                                    | 
|    i_64_203/i_196/ZN        OR3_X2        Fall  1.8880 0.0780 0.0140 1.73137  3.40752  5.13889           2       100                    | 
|    i_64_203/i_195/A2        OR3_X2        Fall  1.8880 0.0000 0.0140          1.5062                                                    | 
|    i_64_203/i_195/ZN        OR3_X2        Fall  1.9620 0.0740 0.0130 0.361643 3.25089  3.61253           1       100                    | 
|    i_64_203/i_194/A         INV_X2        Fall  1.9620 0.0000 0.0130          2.94332                                                   | 
|    i_64_203/i_194/ZN        INV_X2        Rise  1.9800 0.0180 0.0100 0.584015 5.45951  6.04353           2       100                    | 
|    i_64_203/i_169/A4        NAND4_X2      Rise  1.9800 0.0000 0.0100          3.82142                                                   | 
|    i_64_203/i_169/ZN        NAND4_X2      Fall  2.0220 0.0420 0.0260 1.35888  7.60133  8.96022           5       100                    | 
|    i_64_203/i_108/A2        NOR2_X1       Fall  2.0220 0.0000 0.0260          1.56385                                                   | 
|    i_64_203/i_108/ZN        NOR2_X1       Rise  2.0670 0.0450 0.0260 0.477899 3.19825  3.67614           2       100                    | 
|    i_64_203/i_105/A         AOI21_X1      Rise  2.0670 0.0000 0.0260          1.62635                                                   | 
|    i_64_203/i_105/ZN        AOI21_X1      Fall  2.0840 0.0170 0.0110 0.339591 1.59903  1.93862           1       100                    | 
|    i_64_203/p_0[56]                       Fall  2.0840 0.0000                                                                           | 
|    i_64_1_130/A1            NAND2_X1      Fall  2.0840 0.0000 0.0110          1.5292                                                    | 
|    i_64_1_130/ZN            NAND2_X1      Rise  2.1000 0.0160 0.0220 0.289597 1.67072  1.96031           1       100                    | 
|    i_64_1_129/A             OAI21_X1      Rise  2.1000 0.0000 0.0220          1.67072                                                   | 
|    i_64_1_129/ZN            OAI21_X1      Fall  2.1220 0.0220 0.0220 0.599317 1.14029  1.73961           1       100                    | 
|    c_reg[56]/D              DFF_X1        Fall  2.1220 0.0000 0.0220          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[56]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.30215  1.24879  2.55093           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3     Rise  0.1500 0.1500 0.0460 2.53404  22.3115  24.8456           4       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1510 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.1810 0.0300 0.0060 0.973808 1.24879  2.2226            1       100      FA   K        | 
|    CTS_L3_c_tid1_211/A CLKBUF_X3     Rise  0.1810 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_211/Z CLKBUF_X3     Rise  0.2780 0.0970 0.1070 76.2469  54.8122  131.059           64      100      F    K        | 
|    c_reg[56]/CK        DFF_X1        Rise  0.2940 0.0160 0.1070          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.2940 2.2940 | 
| library setup check                      | -0.0280 2.2660 | 
| data required time                       |  2.2660        | 
|                                          |                | 
| data required time                       |  2.2660        | 
| data arrival time                        | -2.1220        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.1470        | 
-------------------------------------------------------------


 Timing Path to c_reg[55]/D 
  
 Path Start Point : SC_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[55] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A      CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z      CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_SC_reg/CK       CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_SC_reg/GCK      CLKGATETST_X8 Rise  0.1860 0.0320 0.0070 5.25557  1.42116  6.67673           1       100      FA   K        | 
|    CTS_L3_c_tid1_111/A      CLKBUF_X3     Rise  0.1860 0.0000 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid1_111/Z      CLKBUF_X3     Rise  0.2720 0.0860 0.0740 46.9985  36.0868  83.0854           38      100      F    K        | 
| Data Path:                                                                                                                              | 
|    SC_reg[0]/CK             DFF_X1        Rise  0.2810 0.0090 0.0730          0.949653                                    F             | 
|    SC_reg[0]/Q              DFF_X1        Rise  0.4000 0.1190 0.0250 1.1416   8.36581  9.50741           4       100      F             | 
|    i_64_1_381/A3            NOR3_X1       Rise  0.4000 0.0000 0.0250          1.6163                                                    | 
|    i_64_1_381/ZN            NOR3_X1       Fall  0.4230 0.0230 0.0130 0.291595 6.20185  6.49344           1       100                    | 
|    i_64_1_409/A2            NAND2_X4      Fall  0.4230 0.0000 0.0130          5.61536                                                   | 
|    i_64_1_409/ZN            NAND2_X4      Rise  0.5040 0.0810 0.0680 33.2831  76.6489  109.932           38      100                    | 
|    i_64_1_408/A             INV_X4        Rise  0.5140 0.0100 0.0690          6.25843                                                   | 
|    i_64_1_408/ZN            INV_X4        Fall  0.5690 0.0550 0.0350 27.0731  61.0726  88.1457           36      100                    | 
|    i_64_1_377/A2            AND2_X4       Fall  0.5780 0.0090 0.0360          3.22374                                                   | 
|    i_64_1_377/ZN            AND2_X4       Fall  0.6470 0.0690 0.0240 30.0106  50.8887  80.8993           32      100                    | 
|    i_64_1_315/C2            AOI222_X1     Fall  0.6510 0.0040 0.0240          1.50088                                                   | 
|    i_64_1_315/ZN            AOI222_X1     Rise  0.7530 0.1020 0.0520 0.544308 1.70023  2.24454           1       100                    | 
|    i_64_1_314/A             INV_X1        Rise  0.7530 0.0000 0.0520          1.70023                                                   | 
|    i_64_1_314/ZN            INV_X1        Fall  0.7900 0.0370 0.0240 3.06555  10.3261  13.3916           7       100                    | 
|    i_64_197/multiplicand[1]               Fall  0.7900 0.0000                                                                           | 
|    i_64_197/i_187/A1        NOR2_X1       Fall  0.7910 0.0010 0.0240          1.41309                                                   | 
|    i_64_197/i_187/ZN        NOR2_X1       Rise  0.8220 0.0310 0.0180 0.338002 1.62635  1.96435           1       100                    | 
|    i_64_197/i_184/A         AOI21_X1      Rise  0.8220 0.0000 0.0180          1.62635                                                   | 
|    i_64_197/i_184/ZN        AOI21_X1      Fall  0.8420 0.0200 0.0140 0.695326 3.84836  4.54369           2       100                    | 
|    i_64_197/i_183/B2        OAI22_X1      Fall  0.8420 0.0000 0.0140          1.55047                                                   | 
|    i_64_197/i_183/ZN        OAI22_X1      Rise  0.9040 0.0620 0.0470 1.25992  3.90286  5.16278           2       100                    | 
|    i_64_197/i_182/A         OAI21_X1      Rise  0.9040 0.0000 0.0470          1.67072                                                   | 
|    i_64_197/i_182/ZN        OAI21_X1      Fall  0.9310 0.0270 0.0130 0.227226 1.6642   1.89142           1       100                    | 
|    i_64_197/i_181/A2        NAND2_X1      Fall  0.9310 0.0000 0.0130          1.50228                                                   | 
|    i_64_197/i_181/ZN        NAND2_X1      Rise  0.9650 0.0340 0.0240 2.58407  5.49545  8.07951           3       100                    | 
|    i_64_197/i_175/A3        NOR3_X1       Rise  0.9650 0.0000 0.0240          1.6163                                                    | 
|    i_64_197/i_175/ZN        NOR3_X1       Fall  0.9810 0.0160 0.0100 0.833529 1.60595  2.43948           1       100                    | 
|    i_64_197/i_167/A4        NOR4_X1       Fall  0.9810 0.0000 0.0100          1.55423                                                   | 
|    i_64_197/i_167/ZN        NOR4_X1       Rise  1.1080 0.1270 0.0850 0.695004 5.49606  6.19106           3       100                    | 
|    i_64_197/i_161/A3        NOR3_X1       Rise  1.1080 0.0000 0.0850          1.6163                                                    | 
|    i_64_197/i_161/ZN        NOR3_X1       Fall  1.1260 0.0180 0.0210 0.347331 1.60595  1.95328           1       100                    | 
|    i_64_197/i_153/A4        NOR4_X1       Fall  1.1260 0.0000 0.0210          1.55423                                                   | 
|    i_64_197/i_153/ZN        NOR4_X1       Rise  1.2790 0.1530 0.1040 0.88007  7.32194  8.20201           3       100                    | 
|    i_64_197/i_147/A3        NOR3_X2       Rise  1.2790 0.0000 0.1040          3.44279                                                   | 
|    i_64_197/i_147/ZN        NOR3_X2       Fall  1.2950 0.0160 0.0230 1.60364  1.60595  3.20959           1       100                    | 
|    i_64_197/i_139/A4        NOR4_X1       Fall  1.2950 0.0000 0.0230          1.55423                                                   | 
|    i_64_197/i_139/ZN        NOR4_X1       Rise  1.4280 0.1330 0.0870 0.867698 5.49545  6.36314           3       100                    | 
|    i_64_197/i_133/A3        NOR3_X1       Rise  1.4280 0.0000 0.0870          1.6163                                                    | 
|    i_64_197/i_133/ZN        NOR3_X1       Fall  1.4500 0.0220 0.0230 1.32614  1.7368   3.06294           1       100                    | 
|    i_64_197/i_201/A1        NOR4_X1       Fall  1.4500 0.0000 0.0230          1.34349                                                   | 
|    i_64_197/i_201/ZN        NOR4_X1       Rise  1.5630 0.1130 0.0970 1.01924  6.43738  7.45662           4       100                    | 
|    i_64_197/i_65/B1         AOI21_X1      Rise  1.5630 0.0000 0.0970          1.647                                                     | 
|    i_64_197/i_65/ZN         AOI21_X1      Fall  1.5970 0.0340 0.0300 0.737578 3.80404  4.54162           2       100                    | 
|    i_64_197/i_64/B2         OAI21_X1      Fall  1.5970 0.0000 0.0300          1.55833                                                   | 
|    i_64_197/i_64/ZN         OAI21_X1      Rise  1.6380 0.0410 0.0210 0.259223 1.70023  1.95945           1       100                    | 
|    i_64_197/i_63/A          INV_X1        Rise  1.6380 0.0000 0.0210          1.70023                                                   | 
|    i_64_197/i_63/ZN         INV_X1        Fall  1.6530 0.0150 0.0090 0.450473 3.80404  4.25451           2       100                    | 
|    i_64_197/i_58/A          XOR2_X1       Fall  1.6530 0.0000 0.0090          2.18123                                                   | 
|    i_64_197/i_58/Z          XOR2_X1       Fall  1.7040 0.0510 0.0120 0.411993 1.63668  2.04867           1       100                    | 
|    i_64_197/p_0[22]                       Fall  1.7040 0.0000                                                                           | 
|    i_64_1_287/A1            AOI222_X1     Fall  1.7040 0.0000 0.0120          1.40277                                                   | 
|    i_64_1_287/ZN            AOI222_X1     Rise  1.7890 0.0850 0.0760 0.703595 5.01363  5.71722           3       100                    | 
|    i_64_1_286/A             INV_X1        Rise  1.7890 0.0000 0.0760          1.70023                                                   | 
|    i_64_1_286/ZN            INV_X1        Fall  1.8100 0.0210 0.0200 0.717135 4.35233  5.06947           3       100                    | 
|    i_64_203/p_1[53]                       Fall  1.8100 0.0000                                                                           | 
|    i_64_203/i_196/A2        OR3_X2        Fall  1.8100 0.0000 0.0200          1.5062                                                    | 
|    i_64_203/i_196/ZN        OR3_X2        Fall  1.8880 0.0780 0.0140 1.73137  3.40752  5.13889           2       100                    | 
|    i_64_203/i_195/A2        OR3_X2        Fall  1.8880 0.0000 0.0140          1.5062                                                    | 
|    i_64_203/i_195/ZN        OR3_X2        Fall  1.9620 0.0740 0.0130 0.361643 3.25089  3.61253           1       100                    | 
|    i_64_203/i_194/A         INV_X2        Fall  1.9620 0.0000 0.0130          2.94332                                                   | 
|    i_64_203/i_194/ZN        INV_X2        Rise  1.9800 0.0180 0.0100 0.584015 5.45951  6.04353           2       100                    | 
|    i_64_203/i_169/A4        NAND4_X2      Rise  1.9800 0.0000 0.0100          3.82142                                                   | 
|    i_64_203/i_169/ZN        NAND4_X2      Fall  2.0220 0.0420 0.0260 1.35888  7.60133  8.96022           5       100                    | 
|    i_64_203/i_168/A         INV_X1        Fall  2.0220 0.0000 0.0260          1.54936                                                   | 
|    i_64_203/i_168/ZN        INV_X1        Rise  2.0480 0.0260 0.0140 0.712732 3.14844  3.86118           2       100                    | 
|    i_64_203/i_101/A         AOI21_X1      Rise  2.0480 0.0000 0.0140          1.62635                                                   | 
|    i_64_203/i_101/ZN        AOI21_X1      Fall  2.0620 0.0140 0.0090 0.357041 1.59903  1.95607           1       100                    | 
|    i_64_203/p_0[55]                       Fall  2.0620 0.0000                                                                           | 
|    i_64_1_128/A1            NAND2_X1      Fall  2.0620 0.0000 0.0090          1.5292                                                    | 
|    i_64_1_128/ZN            NAND2_X1      Rise  2.0770 0.0150 0.0220 0.295144 1.67072  1.96586           1       100                    | 
|    i_64_1_127/A             OAI21_X1      Rise  2.0770 0.0000 0.0220          1.67072                                                   | 
|    i_64_1_127/ZN            OAI21_X1      Fall  2.0980 0.0210 0.0220 0.230273 1.14029  1.37056           1       100                    | 
|    c_reg[55]/D              DFF_X1        Fall  2.0980 0.0000 0.0220          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[55]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.30215  1.24879  2.55093           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3     Rise  0.1500 0.1500 0.0460 2.53404  22.3115  24.8456           4       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1510 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.1810 0.0300 0.0060 0.973808 1.24879  2.2226            1       100      FA   K        | 
|    CTS_L3_c_tid1_211/A CLKBUF_X3     Rise  0.1810 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_211/Z CLKBUF_X3     Rise  0.2780 0.0970 0.1070 76.2469  54.8122  131.059           64      100      F    K        | 
|    c_reg[55]/CK        DFF_X1        Rise  0.2940 0.0160 0.1070          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.2940 2.2940 | 
| library setup check                      | -0.0280 2.2660 | 
| data required time                       |  2.2660        | 
|                                          |                | 
| data required time                       |  2.2660        | 
| data arrival time                        | -2.0980        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.1710        | 
-------------------------------------------------------------


 Timing Path to c_reg[54]/D 
  
 Path Start Point : SC_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[54] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.7070             1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A      CLKBUF_X3     Rise  0.0000 0.0000 0.7070                      1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z      CLKBUF_X3     Rise  0.1530 0.1530 0.0460             2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_SC_reg/CK       CLKGATETST_X8 Rise  0.1540 0.0010 0.0460                      7.95918                                     FA            | 
|    clk_gate_SC_reg/GCK      CLKGATETST_X8 Rise  0.1860 0.0320 0.0070             5.25557  1.42116  6.67673           1       100      FA   K        | 
|    CTS_L3_c_tid1_111/A      CLKBUF_X3     Rise  0.1860 0.0000 0.0070                      1.42116                                     F             | 
|    CTS_L3_c_tid1_111/Z      CLKBUF_X3     Rise  0.2720 0.0860 0.0740             46.9985  36.0868  83.0854           38      100      F    K        | 
| Data Path:                                                                                                                                          | 
|    SC_reg[0]/CK             DFF_X1        Rise  0.2810 0.0090 0.0730                      0.949653                                    F             | 
|    SC_reg[0]/Q              DFF_X1        Rise  0.4000 0.1190 0.0250             1.1416   8.36581  9.50741           4       100      F             | 
|    i_64_1_381/A3            NOR3_X1       Rise  0.4000 0.0000 0.0250                      1.6163                                                    | 
|    i_64_1_381/ZN            NOR3_X1       Fall  0.4230 0.0230 0.0130             0.291595 6.20185  6.49344           1       100                    | 
|    i_64_1_409/A2            NAND2_X4      Fall  0.4230 0.0000 0.0130                      5.61536                                                   | 
|    i_64_1_409/ZN            NAND2_X4      Rise  0.5040 0.0810 0.0680             33.2831  76.6489  109.932           38      100                    | 
|    i_64_1_408/A             INV_X4        Rise  0.5140 0.0100 0.0690                      6.25843                                                   | 
|    i_64_1_408/ZN            INV_X4        Fall  0.5690 0.0550 0.0350             27.0731  61.0726  88.1457           36      100                    | 
|    i_64_1_377/A2            AND2_X4       Fall  0.5780 0.0090 0.0360                      3.22374                                                   | 
|    i_64_1_377/ZN            AND2_X4       Fall  0.6470 0.0690 0.0240             30.0106  50.8887  80.8993           32      100                    | 
|    i_64_1_315/C2            AOI222_X1     Fall  0.6510 0.0040 0.0240                      1.50088                                                   | 
|    i_64_1_315/ZN            AOI222_X1     Rise  0.7530 0.1020 0.0520             0.544308 1.70023  2.24454           1       100                    | 
|    i_64_1_314/A             INV_X1        Rise  0.7530 0.0000 0.0520                      1.70023                                                   | 
|    i_64_1_314/ZN            INV_X1        Fall  0.7900 0.0370 0.0240             3.06555  10.3261  13.3916           7       100                    | 
|    i_64_197/multiplicand[1]               Fall  0.7900 0.0000                                                                                       | 
|    i_64_197/i_187/A1        NOR2_X1       Fall  0.7910 0.0010 0.0240                      1.41309                                                   | 
|    i_64_197/i_187/ZN        NOR2_X1       Rise  0.8220 0.0310 0.0180             0.338002 1.62635  1.96435           1       100                    | 
|    i_64_197/i_184/A         AOI21_X1      Rise  0.8220 0.0000 0.0180                      1.62635                                                   | 
|    i_64_197/i_184/ZN        AOI21_X1      Fall  0.8420 0.0200 0.0140             0.695326 3.84836  4.54369           2       100                    | 
|    i_64_197/i_183/B2        OAI22_X1      Fall  0.8420 0.0000 0.0140                      1.55047                                                   | 
|    i_64_197/i_183/ZN        OAI22_X1      Rise  0.9040 0.0620 0.0470             1.25992  3.90286  5.16278           2       100                    | 
|    i_64_197/i_182/A         OAI21_X1      Rise  0.9040 0.0000 0.0470                      1.67072                                                   | 
|    i_64_197/i_182/ZN        OAI21_X1      Fall  0.9310 0.0270 0.0130             0.227226 1.6642   1.89142           1       100                    | 
|    i_64_197/i_181/A2        NAND2_X1      Fall  0.9310 0.0000 0.0130                      1.50228                                                   | 
|    i_64_197/i_181/ZN        NAND2_X1      Rise  0.9650 0.0340 0.0240             2.58407  5.49545  8.07951           3       100                    | 
|    i_64_197/i_175/A3        NOR3_X1       Rise  0.9650 0.0000 0.0240                      1.6163                                                    | 
|    i_64_197/i_175/ZN        NOR3_X1       Fall  0.9810 0.0160 0.0100             0.833529 1.60595  2.43948           1       100                    | 
|    i_64_197/i_167/A4        NOR4_X1       Fall  0.9810 0.0000 0.0100                      1.55423                                                   | 
|    i_64_197/i_167/ZN        NOR4_X1       Rise  1.1080 0.1270 0.0850             0.695004 5.49606  6.19106           3       100                    | 
|    i_64_197/i_161/A3        NOR3_X1       Rise  1.1080 0.0000 0.0850                      1.6163                                                    | 
|    i_64_197/i_161/ZN        NOR3_X1       Fall  1.1260 0.0180 0.0210             0.347331 1.60595  1.95328           1       100                    | 
|    i_64_197/i_153/A4        NOR4_X1       Fall  1.1260 0.0000 0.0210                      1.55423                                                   | 
|    i_64_197/i_153/ZN        NOR4_X1       Rise  1.2790 0.1530 0.1040             0.88007  7.32194  8.20201           3       100                    | 
|    i_64_197/i_147/A3        NOR3_X2       Rise  1.2790 0.0000 0.1040                      3.44279                                                   | 
|    i_64_197/i_147/ZN        NOR3_X2       Fall  1.2950 0.0160 0.0230             1.60364  1.60595  3.20959           1       100                    | 
|    i_64_197/i_139/A4        NOR4_X1       Fall  1.2950 0.0000 0.0230                      1.55423                                                   | 
|    i_64_197/i_139/ZN        NOR4_X1       Rise  1.4280 0.1330 0.0870             0.867698 5.49545  6.36314           3       100                    | 
|    i_64_197/i_53/B1         AOI21_X1      Rise  1.4280 0.0000 0.0870                      1.647                                                     | 
|    i_64_197/i_53/ZN         AOI21_X1      Fall  1.4630 0.0350 0.0280             0.780446 3.93237  4.71282           2       100                    | 
|    i_64_197/i_52/A          INV_X1        Fall  1.4630 0.0000 0.0280                      1.54936                                                   | 
|    i_64_197/i_52/ZN         INV_X1        Rise  1.4840 0.0210 0.0110             0.244094 1.67685  1.92095           1       100                    | 
|    i_64_197/i_51/B2         AOI21_X1      Rise  1.4840 0.0000 0.0110                      1.67685                                                   | 
|    i_64_197/i_51/ZN         AOI21_X1      Fall  1.5060 0.0220 0.0150             0.839391 3.84775  4.68715           2       100                    | 
|    i_64_197/i_49/B2         OAI22_X1      Fall  1.5060 0.0000 0.0150                      1.55047                                                   | 
|    i_64_197/i_49/ZN         OAI22_X1      Rise  1.5580 0.0520 0.0370             0.55545  2.57361  3.12906           1       100                    | 
|    i_64_197/i_48/B          XNOR2_X1      Rise  1.5580 0.0000 0.0370                      2.57361                                                   | 
|    i_64_197/i_48/ZN         XNOR2_X1      Fall  1.5830 0.0250 0.0150             0.429076 1.63668  2.06575           1       100                    | 
|    i_64_197/p_0[19]                       Fall  1.5830 0.0000                                                                                       | 
|    i_64_1_281/A1            AOI222_X1     Fall  1.5830 0.0000 0.0150                      1.40277                                                   | 
|    i_64_1_281/ZN            AOI222_X1     Rise  1.6800 0.0970 0.0850             1.9923   5.01363  7.00593           3       100                    | 
|    i_64_1_280/A             INV_X1        Rise  1.6800 0.0000 0.0850                      1.70023                                                   | 
|    i_64_1_280/ZN            INV_X1        Fall  1.7000 0.0200 0.0220             0.636507 4.2998   4.9363            3       100                    | 
|    i_64_203/p_1[50]                       Fall  1.7000 0.0000                                                                                       | 
|    i_64_203/i_197/A2        OR4_X1        Fall  1.7000 0.0000 0.0220                      0.831823                                                  | 
|    i_64_203/i_197/ZN        OR4_X1        Fall  1.8110 0.1110 0.0190             0.477108 2.68991  3.16702           2       100                    | 
|    i_64_203/i_104/A2        OR2_X1        Fall  1.8110 0.0000 0.0190                      0.895446                                                  | 
|    i_64_203/i_104/ZN        OR2_X1        Fall  1.8830 0.0720 0.0190             3.61481  7.57182  11.1866           5       100                    | 
|    i_64_203/i_100/A3        OR3_X1        Fall  1.8840 0.0010 0.0190                      0.895841                                                  | 
|    i_64_203/i_100/ZN        OR3_X1        Fall  1.9750 0.0910 0.0160             0.707385 3.34757  4.05495           2       100                    | 
|    i_64_203/i_99/B2         AOI21_X1      Fall  1.9750 0.0000 0.0160                      1.40993                                                   | 
|    i_64_203/i_99/ZN         AOI21_X1      Rise  2.0100 0.0350 0.0220             0.284142 1.59903  1.88317           1       100                    | 
|    i_64_203/p_0[54]                       Rise  2.0100 0.0000                                                                                       | 
|    i_64_1_126/A1            NAND2_X1      Rise  2.0100 0.0000 0.0220                      1.59903                                                   | 
|    i_64_1_126/ZN            NAND2_X1      Fall  2.0270 0.0170 0.0160             0.514822 1.67072  2.18554           1       100                    | 
|    i_64_1_125/A             OAI21_X1      Fall  2.0270 0.0000 0.0160                      1.51857                                                   | 
|    i_64_1_125/ZN            OAI21_X1      Rise  2.0520 0.0250 0.0270             0.92173  1.14029  2.06202           1       100                    | 
|    c_reg[54]/D              DFF_X1        Rise  2.0610 0.0090 0.0270    0.0090            1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[54]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.30215  1.24879  2.55093           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3     Rise  0.1500 0.1500 0.0460 2.53404  22.3115  24.8456           4       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1510 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.1810 0.0300 0.0060 0.973808 1.24879  2.2226            1       100      FA   K        | 
|    CTS_L3_c_tid1_211/A CLKBUF_X3     Rise  0.1810 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_211/Z CLKBUF_X3     Rise  0.2780 0.0970 0.1070 76.2469  54.8122  131.059           64      100      F    K        | 
|    c_reg[54]/CK        DFF_X1        Rise  0.3270 0.0490 0.1070          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.3270 2.3270 | 
| library setup check                      | -0.0370 2.2900 | 
| data required time                       |  2.2900        | 
|                                          |                | 
| data required time                       |  2.2900        | 
| data arrival time                        | -2.0610        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.2320        | 
-------------------------------------------------------------


 Timing Path to A_reg[31]/D 
  
 Path Start Point : SC_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : A_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.7070             1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A      CLKBUF_X3     Rise  0.0000 0.0000 0.7070                      1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z      CLKBUF_X3     Rise  0.1530 0.1530 0.0460             2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_SC_reg/CK       CLKGATETST_X8 Rise  0.1540 0.0010 0.0460                      7.95918                                     FA            | 
|    clk_gate_SC_reg/GCK      CLKGATETST_X8 Rise  0.1860 0.0320 0.0070             5.25557  1.42116  6.67673           1       100      FA   K        | 
|    CTS_L3_c_tid1_111/A      CLKBUF_X3     Rise  0.1860 0.0000 0.0070                      1.42116                                     F             | 
|    CTS_L3_c_tid1_111/Z      CLKBUF_X3     Rise  0.2720 0.0860 0.0740             46.9985  36.0868  83.0854           38      100      F    K        | 
| Data Path:                                                                                                                                          | 
|    SC_reg[0]/CK             DFF_X1        Rise  0.2810 0.0090 0.0730                      0.949653                                    F             | 
|    SC_reg[0]/Q              DFF_X1        Rise  0.4000 0.1190 0.0250             1.1416   8.36581  9.50741           4       100      F             | 
|    i_64_1_381/A3            NOR3_X1       Rise  0.4000 0.0000 0.0250                      1.6163                                                    | 
|    i_64_1_381/ZN            NOR3_X1       Fall  0.4230 0.0230 0.0130             0.291595 6.20185  6.49344           1       100                    | 
|    i_64_1_409/A2            NAND2_X4      Fall  0.4230 0.0000 0.0130                      5.61536                                                   | 
|    i_64_1_409/ZN            NAND2_X4      Rise  0.5040 0.0810 0.0680             33.2831  76.6489  109.932           38      100                    | 
|    i_64_1_408/A             INV_X4        Rise  0.5140 0.0100 0.0690                      6.25843                                                   | 
|    i_64_1_408/ZN            INV_X4        Fall  0.5690 0.0550 0.0350             27.0731  61.0726  88.1457           36      100                    | 
|    i_64_1_377/A2            AND2_X4       Fall  0.5780 0.0090 0.0360                      3.22374                                                   | 
|    i_64_1_377/ZN            AND2_X4       Fall  0.6470 0.0690 0.0240             30.0106  50.8887  80.8993           32      100                    | 
|    i_64_1_315/C2            AOI222_X1     Fall  0.6510 0.0040 0.0240                      1.50088                                                   | 
|    i_64_1_315/ZN            AOI222_X1     Rise  0.7530 0.1020 0.0520             0.544308 1.70023  2.24454           1       100                    | 
|    i_64_1_314/A             INV_X1        Rise  0.7530 0.0000 0.0520                      1.70023                                                   | 
|    i_64_1_314/ZN            INV_X1        Fall  0.7900 0.0370 0.0240             3.06555  10.3261  13.3916           7       100                    | 
|    i_64_197/multiplicand[1]               Fall  0.7900 0.0000                                                                                       | 
|    i_64_197/i_187/A1        NOR2_X1       Fall  0.7910 0.0010 0.0240                      1.41309                                                   | 
|    i_64_197/i_187/ZN        NOR2_X1       Rise  0.8220 0.0310 0.0180             0.338002 1.62635  1.96435           1       100                    | 
|    i_64_197/i_184/A         AOI21_X1      Rise  0.8220 0.0000 0.0180                      1.62635                                                   | 
|    i_64_197/i_184/ZN        AOI21_X1      Fall  0.8420 0.0200 0.0140             0.695326 3.84836  4.54369           2       100                    | 
|    i_64_197/i_183/B2        OAI22_X1      Fall  0.8420 0.0000 0.0140                      1.55047                                                   | 
|    i_64_197/i_183/ZN        OAI22_X1      Rise  0.9040 0.0620 0.0470             1.25992  3.90286  5.16278           2       100                    | 
|    i_64_197/i_182/A         OAI21_X1      Rise  0.9040 0.0000 0.0470                      1.67072                                                   | 
|    i_64_197/i_182/ZN        OAI21_X1      Fall  0.9310 0.0270 0.0130             0.227226 1.6642   1.89142           1       100                    | 
|    i_64_197/i_181/A2        NAND2_X1      Fall  0.9310 0.0000 0.0130                      1.50228                                                   | 
|    i_64_197/i_181/ZN        NAND2_X1      Rise  0.9650 0.0340 0.0240             2.58407  5.49545  8.07951           3       100                    | 
|    i_64_197/i_175/A3        NOR3_X1       Rise  0.9650 0.0000 0.0240                      1.6163                                                    | 
|    i_64_197/i_175/ZN        NOR3_X1       Fall  0.9810 0.0160 0.0100             0.833529 1.60595  2.43948           1       100                    | 
|    i_64_197/i_167/A4        NOR4_X1       Fall  0.9810 0.0000 0.0100                      1.55423                                                   | 
|    i_64_197/i_167/ZN        NOR4_X1       Rise  1.1080 0.1270 0.0850             0.695004 5.49606  6.19106           3       100                    | 
|    i_64_197/i_161/A3        NOR3_X1       Rise  1.1080 0.0000 0.0850                      1.6163                                                    | 
|    i_64_197/i_161/ZN        NOR3_X1       Fall  1.1260 0.0180 0.0210             0.347331 1.60595  1.95328           1       100                    | 
|    i_64_197/i_153/A4        NOR4_X1       Fall  1.1260 0.0000 0.0210                      1.55423                                                   | 
|    i_64_197/i_153/ZN        NOR4_X1       Rise  1.2790 0.1530 0.1040             0.88007  7.32194  8.20201           3       100                    | 
|    i_64_197/i_147/A3        NOR3_X2       Rise  1.2790 0.0000 0.1040                      3.44279                                                   | 
|    i_64_197/i_147/ZN        NOR3_X2       Fall  1.2950 0.0160 0.0230             1.60364  1.60595  3.20959           1       100                    | 
|    i_64_197/i_139/A4        NOR4_X1       Fall  1.2950 0.0000 0.0230                      1.55423                                                   | 
|    i_64_197/i_139/ZN        NOR4_X1       Rise  1.4280 0.1330 0.0870             0.867698 5.49545  6.36314           3       100                    | 
|    i_64_197/i_133/A3        NOR3_X1       Rise  1.4280 0.0000 0.0870                      1.6163                                                    | 
|    i_64_197/i_133/ZN        NOR3_X1       Fall  1.4500 0.0220 0.0230             1.32614  1.7368   3.06294           1       100                    | 
|    i_64_197/i_201/A1        NOR4_X1       Fall  1.4500 0.0000 0.0230                      1.34349                                                   | 
|    i_64_197/i_201/ZN        NOR4_X1       Rise  1.5630 0.1130 0.0970             1.01924  6.43738  7.45662           4       100                    | 
|    i_64_197/i_109/A3        NOR3_X1       Rise  1.5630 0.0000 0.0970                      1.6163                                                    | 
|    i_64_197/i_109/ZN        NOR3_X1       Fall  1.5870 0.0240 0.0250             2.16877  1.60595  3.77472           1       100                    | 
|    i_64_197/i_96/A4         NOR4_X1       Fall  1.5870 0.0000 0.0250                      1.55423                                                   | 
|    i_64_197/i_96/ZN         NOR4_X1       Rise  1.7440 0.1570 0.1070             4.60656  3.87976  8.48632           2       100                    | 
|    i_64_197/i_94/B1         AOI21_X1      Rise  1.7480 0.0040 0.1070    0.0030            1.647                                                     | 
|    i_64_197/i_94/ZN         AOI21_X1      Fall  1.7850 0.0370 0.0330             1.18231  3.8585   5.0408            2       100                    | 
|    i_64_197/i_93/A          AOI21_X1      Fall  1.7850 0.0000 0.0330                      1.53534                                                   | 
|    i_64_197/i_93/ZN         AOI21_X1      Rise  1.8470 0.0620 0.0330             0.798574 3.37652  4.1751            2       100                    | 
|    i_64_197/i_89/B1         OAI21_X1      Rise  1.8470 0.0000 0.0330                      1.66205                                                   | 
|    i_64_197/i_89/ZN         OAI21_X1      Fall  1.8680 0.0210 0.0140             0.260579 2.23214  2.49272           1       100                    | 
|    i_64_197/i_87/A          XOR2_X1       Fall  1.8680 0.0000 0.0140                      2.18123                                                   | 
|    i_64_197/i_87/Z          XOR2_X1       Rise  1.8980 0.0300 0.0230             0.409804 1.70023  2.11003           1       100                    | 
|    i_64_197/p_0[31]                       Rise  1.8980 0.0000                                                                                       | 
|    i_64_1_189/A             INV_X1        Rise  1.8980 0.0000 0.0230                      1.70023                                                   | 
|    i_64_1_189/ZN            INV_X1        Fall  1.9080 0.0100 0.0070             0.408957 1.56968  1.97863           1       100                    | 
|    i_64_1_177/C1            OAI221_X1     Fall  1.9080 0.0000 0.0070                      1.41543                                                   | 
|    i_64_1_177/ZN            OAI221_X1     Rise  1.9790 0.0710 0.0740             3.08008  6.66369  9.74377           4       100                    | 
|    i_64_1_139/A             INV_X1        Rise  1.9790 0.0000 0.0740                      1.70023                                                   | 
|    i_64_1_139/ZN            INV_X1        Fall  1.9890 0.0100 0.0160             0.199261 1.65135  1.85061           1       100                    | 
|    i_64_1_175/A2            NOR2_X1       Fall  1.9890 0.0000 0.0160                      1.56385                                                   | 
|    i_64_1_175/ZN            NOR2_X1       Rise  2.0200 0.0310 0.0210             0.533621 1.14029  1.67391           1       100                    | 
|    A_reg[31]/D              DFF_X1        Rise  2.0200 0.0000 0.0210                      1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg[31]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.30215  1.24879  2.55093           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3     Rise  0.1500 0.1500 0.0460 2.53404  22.3115  24.8456           4       100      F    K        | 
|    clk_gate_SC_reg/CK  CLKGATETST_X8 Rise  0.1510 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_SC_reg/GCK CLKGATETST_X8 Rise  0.1830 0.0320 0.0070 5.25557  1.24879  6.50436           1       100      FA   K        | 
|    CTS_L3_c_tid1_111/A CLKBUF_X3     Rise  0.1830 0.0000 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid1_111/Z CLKBUF_X3     Rise  0.2660 0.0830 0.0710 46.9986  32.5447  79.5433           38      100      F    K        | 
|    A_reg[31]/CK        DFF_X1        Rise  0.2810 0.0150 0.0710          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.2810 2.2810 | 
| library setup check                      | -0.0310 2.2500 | 
| data required time                       |  2.2500        | 
|                                          |                | 
| data required time                       |  2.2500        | 
| data arrival time                        | -2.0200        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.2330        | 
-------------------------------------------------------------


 Timing Path to c_reg[51]/D 
  
 Path Start Point : SC_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[51] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.7070             1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A      CLKBUF_X3     Rise  0.0000 0.0000 0.7070                      1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z      CLKBUF_X3     Rise  0.1530 0.1530 0.0460             2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_SC_reg/CK       CLKGATETST_X8 Rise  0.1540 0.0010 0.0460                      7.95918                                     FA            | 
|    clk_gate_SC_reg/GCK      CLKGATETST_X8 Rise  0.1860 0.0320 0.0070             5.25557  1.42116  6.67673           1       100      FA   K        | 
|    CTS_L3_c_tid1_111/A      CLKBUF_X3     Rise  0.1860 0.0000 0.0070                      1.42116                                     F             | 
|    CTS_L3_c_tid1_111/Z      CLKBUF_X3     Rise  0.2720 0.0860 0.0740             46.9985  36.0868  83.0854           38      100      F    K        | 
| Data Path:                                                                                                                                          | 
|    SC_reg[3]/CK             DFF_X1        Rise  0.2810 0.0090 0.0730                      0.949653                                    F             | 
|    SC_reg[3]/Q              DFF_X1        Fall  0.3870 0.1060 0.0120             0.887142 6.45601  7.34316           3       100      F             | 
|    i_64_1_380/A4            NOR4_X1       Fall  0.3870 0.0000 0.0120                      1.55423                                                   | 
|    i_64_1_380/ZN            NOR4_X1       Rise  0.5160 0.1290 0.0860             0.332134 5.95497  6.2871            1       100                    | 
|    i_64_1_409/A1            NAND2_X4      Rise  0.5160 0.0000 0.0860                      5.95497                                                   | 
|    i_64_1_409/ZN            NAND2_X4      Fall  0.6140 0.0980 0.0590             33.2831  76.6489  109.932           38      100                    | 
|    i_64_1_408/A             INV_X4        Fall  0.6240 0.0100 0.0600                      5.70005                                                   | 
|    i_64_1_408/ZN            INV_X4        Rise  0.7130 0.0890 0.0550             27.0731  61.0726  88.1457           36      100                    | 
|    i_64_1_377/A2            AND2_X4       Rise  0.7220 0.0090 0.0560                      3.5365                                                    | 
|    i_64_1_377/ZN            AND2_X4       Rise  0.8080 0.0860 0.0500             30.0106  50.8887  80.8993           32      100                    | 
|    i_64_1_315/C2            AOI222_X1     Rise  0.8130 0.0050 0.0500                      1.58671                                                   | 
|    i_64_1_315/ZN            AOI222_X1     Fall  0.8500 0.0370 0.0260             0.544308 1.70023  2.24454           1       100                    | 
|    i_64_1_314/A             INV_X1        Fall  0.8500 0.0000 0.0260                      1.54936                                                   | 
|    i_64_1_314/ZN            INV_X1        Rise  0.9000 0.0500 0.0340             3.06555  10.3261  13.3916           7       100                    | 
|    i_64_196/multiplicand[1]               Rise  0.9000 0.0000                                                                                       | 
|    i_64_196/i_142/A2        AND2_X1       Rise  0.9010 0.0010 0.0340                      0.97463                                                   | 
|    i_64_196/i_142/ZN        AND2_X1       Rise  0.9510 0.0500 0.0180             1.03228  5.14349  6.17577           3       100                    | 
|    i_64_196/i_137/A1        NOR3_X1       Rise  0.9510 0.0000 0.0180                      1.76357                                                   | 
|    i_64_196/i_137/ZN        NOR3_X1       Fall  0.9660 0.0150 0.0090             0.455114 3.31772  3.77283           2       100                    | 
|    i_64_196/i_134/A         OAI21_X1      Fall  0.9660 0.0000 0.0090                      1.51857                                                   | 
|    i_64_196/i_134/ZN        OAI21_X1      Rise  0.9870 0.0210 0.0200             0.51858  1.63022  2.1488            1       100                    | 
|    i_64_196/i_129/A         OAI221_X1     Rise  0.9870 0.0000 0.0200                      1.63022                                                   | 
|    i_64_196/i_129/ZN        OAI221_X1     Fall  1.0220 0.0350 0.0180             0.386618 1.62635  2.01297           1       100                    | 
|    i_64_196/i_128/A         AOI21_X1      Fall  1.0220 0.0000 0.0180                      1.53534                                                   | 
|    i_64_196/i_128/ZN        AOI21_X1      Rise  1.0960 0.0740 0.0500             2.11497  5.58056  7.69554           3       100                    | 
|    i_64_196/i_266/A1        NOR3_X1       Rise  1.0960 0.0000 0.0500                      1.76357                                                   | 
|    i_64_196/i_266/ZN        NOR3_X1       Fall  1.1130 0.0170 0.0150             0.620422 2.65641  3.27683           2       100                    | 
|    i_64_196/i_44/A1         NOR2_X1       Fall  1.1130 0.0000 0.0150                      1.41309                                                   | 
|    i_64_196/i_44/ZN         NOR2_X1       Rise  1.1700 0.0570 0.0440             2.33501  5.42026  7.75527           3       100                    | 
|    i_64_196/i_30/B2         OAI22_X1      Rise  1.1700 0.0000 0.0440                      1.61561                                                   | 
|    i_64_196/i_30/ZN         OAI22_X1      Fall  1.2090 0.0390 0.0200             1.41234  3.80404  5.21637           2       100                    | 
|    i_64_196/i_29/B2         OAI21_X1      Fall  1.2090 0.0000 0.0200                      1.55833                                                   | 
|    i_64_196/i_29/ZN         OAI21_X1      Rise  1.2610 0.0520 0.0330             0.969831 3.80465  4.77448           2       100                    | 
|    i_64_196/i_28/B2         OAI21_X1      Rise  1.2610 0.0000 0.0330                      1.57189                                                   | 
|    i_64_196/i_28/ZN         OAI21_X1      Fall  1.2870 0.0260 0.0150             0.236866 2.57361  2.81047           1       100                    | 
|    i_64_196/i_27/B          XNOR2_X1      Fall  1.2870 0.0000 0.0150                      2.36817                                                   | 
|    i_64_196/i_27/ZN         XNOR2_X1      Fall  1.3300 0.0430 0.0130             0.935226 1.57913  2.51436           1       100                    | 
|    i_64_196/p_0[11]                       Fall  1.3300 0.0000                                                                                       | 
|    i_64_1_265/B1            AOI222_X1     Fall  1.3300 0.0000 0.0130                      1.47422                                                   | 
|    i_64_1_265/ZN            AOI222_X1     Rise  1.4490 0.1190 0.0860             2.03602  5.01363  7.04964           3       100                    | 
|    i_64_1_264/A             INV_X1        Rise  1.4490 0.0000 0.0860                      1.70023                                                   | 
|    i_64_1_264/ZN            INV_X1        Fall  1.4630 0.0140 0.0190             0.445423 2.60606  3.05148           2       100                    | 
|    i_64_203/p_1[42]                       Fall  1.4630 0.0000                                                                                       | 
|    i_64_203/i_127/A1        OR3_X1        Fall  1.4630 0.0000 0.0190                      0.775543                                                  | 
|    i_64_203/i_127/ZN        OR3_X1        Fall  1.5430 0.0800 0.0180             3.28198  2.66128  5.94326           2       100                    | 
|    i_64_203/i_126/A1        OR2_X1        Fall  1.5430 0.0000 0.0180                      0.792385                                                  | 
|    i_64_203/i_126/ZN        OR2_X1        Fall  1.5930 0.0500 0.0100             0.597997 1.70023  2.29823           1       100                    | 
|    i_64_203/i_254/A         INV_X1        Fall  1.5930 0.0000 0.0100                      1.54936                                                   | 
|    i_64_203/i_254/ZN        INV_X1        Rise  1.6180 0.0250 0.0180             3.27337  3.298    6.57137           2       100                    | 
|    i_64_203/i_201/A3        NAND4_X1      Rise  1.6180 0.0000 0.0180                      1.63809                                                   | 
|    i_64_203/i_201/ZN        NAND4_X1      Fall  1.6640 0.0460 0.0280             2.06341  3.37708  5.44049           2       100                    | 
|    i_64_203/i_200/A         INV_X1        Fall  1.6640 0.0000 0.0280                      1.54936                                                   | 
|    i_64_203/i_200/ZN        INV_X1        Rise  1.6980 0.0340 0.0200             1.74168  4.74748  6.48915           3       100                    | 
|    i_64_203/i_199/A1        NAND4_X1      Rise  1.6990 0.0010 0.0200    0.0010            1.52136                                                   | 
|    i_64_203/i_199/ZN        NAND4_X1      Fall  1.7350 0.0360 0.0240             0.750394 3.37708  4.12748           2       100                    | 
|    i_64_203/i_198/A         INV_X1        Fall  1.7350 0.0000 0.0240                      1.54936                                                   | 
|    i_64_203/i_198/ZN        INV_X1        Rise  1.7650 0.0300 0.0170             0.781882 4.74748  5.52936           3       100                    | 
|    i_64_203/i_138/A1        NAND2_X1      Rise  1.7650 0.0000 0.0170                      1.59903                                                   | 
|    i_64_203/i_138/ZN        NAND2_X1      Fall  1.7920 0.0270 0.0160             0.837782 5.97524  6.81302           4       100                    | 
|    i_64_203/i_94/A2         NOR2_X1       Fall  1.7920 0.0000 0.0160                      1.56385                                                   | 
|    i_64_203/i_94/ZN         NOR2_X1       Rise  1.8330 0.0410 0.0250             0.416352 3.32658  3.74293           2       100                    | 
|    i_64_203/i_93/A          INV_X1        Rise  1.8330 0.0000 0.0250                      1.70023                                                   | 
|    i_64_203/i_93/ZN         INV_X1        Fall  1.8480 0.0150 0.0100             0.57013  3.3282   3.89833           2       100                    | 
|    i_64_203/i_92/A2         NOR2_X1       Fall  1.8480 0.0000 0.0100                      1.56385                                                   | 
|    i_64_203/i_92/ZN         NOR2_X1       Rise  1.8870 0.0390 0.0260             0.453882 3.32658  3.78046           2       100                    | 
|    i_64_203/i_91/A          INV_X1        Rise  1.8870 0.0000 0.0260                      1.70023                                                   | 
|    i_64_203/i_91/ZN         INV_X1        Fall  1.9010 0.0140 0.0100             0.426771 3.3282   3.75497           2       100                    | 
|    i_64_203/i_90/A2         NOR2_X1       Fall  1.9010 0.0000 0.0100                      1.56385                                                   | 
|    i_64_203/i_90/ZN         NOR2_X1       Rise  1.9390 0.0380 0.0250             0.431988 3.19825  3.63023           2       100                    | 
|    i_64_203/i_89/B2         OAI21_X1      Rise  1.9390 0.0000 0.0250                      1.57189                                                   | 
|    i_64_203/i_89/ZN         OAI21_X1      Fall  1.9600 0.0210 0.0120             0.299346 1.70023  1.99958           1       100                    | 
|    i_64_203/i_88/A          INV_X1        Fall  1.9600 0.0000 0.0120                      1.54936                                                   | 
|    i_64_203/i_88/ZN         INV_X1        Rise  1.9750 0.0150 0.0080             0.292819 1.59903  1.89185           1       100                    | 
|    i_64_203/p_0[51]                       Rise  1.9750 0.0000                                                                                       | 
|    i_64_1_120/A1            NAND2_X1      Rise  1.9750 0.0000 0.0080                      1.59903                                                   | 
|    i_64_1_120/ZN            NAND2_X1      Fall  1.9880 0.0130 0.0160             0.457113 1.67072  2.12783           1       100                    | 
|    i_64_1_119/A             OAI21_X1      Fall  1.9880 0.0000 0.0160                      1.51857                                                   | 
|    i_64_1_119/ZN            OAI21_X1      Rise  2.0130 0.0250 0.0280             1.13068  1.14029  2.27097           1       100                    | 
|    c_reg[51]/D              DFF_X1        Rise  2.0160 0.0030 0.0280    0.0030            1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[51]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.30215  1.24879  2.55093           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3     Rise  0.1500 0.1500 0.0460 2.53404  22.3115  24.8456           4       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1510 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.1810 0.0300 0.0060 0.973808 1.24879  2.2226            1       100      FA   K        | 
|    CTS_L3_c_tid1_211/A CLKBUF_X3     Rise  0.1810 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_211/Z CLKBUF_X3     Rise  0.2780 0.0970 0.1070 76.2469  54.8122  131.059           64      100      F    K        | 
|    c_reg[51]/CK        DFF_X1        Rise  0.2950 0.0170 0.1070          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.2950 2.2950 | 
| library setup check                      | -0.0370 2.2580 | 
| data required time                       |  2.2580        | 
|                                          |                | 
| data required time                       |  2.2580        | 
| data arrival time                        | -2.0160        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.2450        | 
-------------------------------------------------------------


 Timing Path to c_reg[53]/D 
  
 Path Start Point : SC_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[53] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A      CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z      CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_SC_reg/CK       CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_SC_reg/GCK      CLKGATETST_X8 Rise  0.1860 0.0320 0.0070 5.25557  1.42116  6.67673           1       100      FA   K        | 
|    CTS_L3_c_tid1_111/A      CLKBUF_X3     Rise  0.1860 0.0000 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid1_111/Z      CLKBUF_X3     Rise  0.2720 0.0860 0.0740 46.9985  36.0868  83.0854           38      100      F    K        | 
| Data Path:                                                                                                                              | 
|    SC_reg[0]/CK             DFF_X1        Rise  0.2810 0.0090 0.0730          0.949653                                    F             | 
|    SC_reg[0]/Q              DFF_X1        Rise  0.4000 0.1190 0.0250 1.1416   8.36581  9.50741           4       100      F             | 
|    i_64_1_381/A3            NOR3_X1       Rise  0.4000 0.0000 0.0250          1.6163                                                    | 
|    i_64_1_381/ZN            NOR3_X1       Fall  0.4230 0.0230 0.0130 0.291595 6.20185  6.49344           1       100                    | 
|    i_64_1_409/A2            NAND2_X4      Fall  0.4230 0.0000 0.0130          5.61536                                                   | 
|    i_64_1_409/ZN            NAND2_X4      Rise  0.5040 0.0810 0.0680 33.2831  76.6489  109.932           38      100                    | 
|    i_64_1_408/A             INV_X4        Rise  0.5140 0.0100 0.0690          6.25843                                                   | 
|    i_64_1_408/ZN            INV_X4        Fall  0.5690 0.0550 0.0350 27.0731  61.0726  88.1457           36      100                    | 
|    i_64_1_377/A2            AND2_X4       Fall  0.5780 0.0090 0.0360          3.22374                                                   | 
|    i_64_1_377/ZN            AND2_X4       Fall  0.6470 0.0690 0.0240 30.0106  50.8887  80.8993           32      100                    | 
|    i_64_1_315/C2            AOI222_X1     Fall  0.6510 0.0040 0.0240          1.50088                                                   | 
|    i_64_1_315/ZN            AOI222_X1     Rise  0.7530 0.1020 0.0520 0.544308 1.70023  2.24454           1       100                    | 
|    i_64_1_314/A             INV_X1        Rise  0.7530 0.0000 0.0520          1.70023                                                   | 
|    i_64_1_314/ZN            INV_X1        Fall  0.7900 0.0370 0.0240 3.06555  10.3261  13.3916           7       100                    | 
|    i_64_197/multiplicand[1]               Fall  0.7900 0.0000                                                                           | 
|    i_64_197/i_187/A1        NOR2_X1       Fall  0.7910 0.0010 0.0240          1.41309                                                   | 
|    i_64_197/i_187/ZN        NOR2_X1       Rise  0.8220 0.0310 0.0180 0.338002 1.62635  1.96435           1       100                    | 
|    i_64_197/i_184/A         AOI21_X1      Rise  0.8220 0.0000 0.0180          1.62635                                                   | 
|    i_64_197/i_184/ZN        AOI21_X1      Fall  0.8420 0.0200 0.0140 0.695326 3.84836  4.54369           2       100                    | 
|    i_64_197/i_183/B2        OAI22_X1      Fall  0.8420 0.0000 0.0140          1.55047                                                   | 
|    i_64_197/i_183/ZN        OAI22_X1      Rise  0.9040 0.0620 0.0470 1.25992  3.90286  5.16278           2       100                    | 
|    i_64_197/i_182/A         OAI21_X1      Rise  0.9040 0.0000 0.0470          1.67072                                                   | 
|    i_64_197/i_182/ZN        OAI21_X1      Fall  0.9310 0.0270 0.0130 0.227226 1.6642   1.89142           1       100                    | 
|    i_64_197/i_181/A2        NAND2_X1      Fall  0.9310 0.0000 0.0130          1.50228                                                   | 
|    i_64_197/i_181/ZN        NAND2_X1      Rise  0.9650 0.0340 0.0240 2.58407  5.49545  8.07951           3       100                    | 
|    i_64_197/i_175/A3        NOR3_X1       Rise  0.9650 0.0000 0.0240          1.6163                                                    | 
|    i_64_197/i_175/ZN        NOR3_X1       Fall  0.9810 0.0160 0.0100 0.833529 1.60595  2.43948           1       100                    | 
|    i_64_197/i_167/A4        NOR4_X1       Fall  0.9810 0.0000 0.0100          1.55423                                                   | 
|    i_64_197/i_167/ZN        NOR4_X1       Rise  1.1080 0.1270 0.0850 0.695004 5.49606  6.19106           3       100                    | 
|    i_64_197/i_161/A3        NOR3_X1       Rise  1.1080 0.0000 0.0850          1.6163                                                    | 
|    i_64_197/i_161/ZN        NOR3_X1       Fall  1.1260 0.0180 0.0210 0.347331 1.60595  1.95328           1       100                    | 
|    i_64_197/i_153/A4        NOR4_X1       Fall  1.1260 0.0000 0.0210          1.55423                                                   | 
|    i_64_197/i_153/ZN        NOR4_X1       Rise  1.2790 0.1530 0.1040 0.88007  7.32194  8.20201           3       100                    | 
|    i_64_197/i_147/A3        NOR3_X2       Rise  1.2790 0.0000 0.1040          3.44279                                                   | 
|    i_64_197/i_147/ZN        NOR3_X2       Fall  1.2950 0.0160 0.0230 1.60364  1.60595  3.20959           1       100                    | 
|    i_64_197/i_139/A4        NOR4_X1       Fall  1.2950 0.0000 0.0230          1.55423                                                   | 
|    i_64_197/i_139/ZN        NOR4_X1       Rise  1.4280 0.1330 0.0870 0.867698 5.49545  6.36314           3       100                    | 
|    i_64_197/i_53/B1         AOI21_X1      Rise  1.4280 0.0000 0.0870          1.647                                                     | 
|    i_64_197/i_53/ZN         AOI21_X1      Fall  1.4630 0.0350 0.0280 0.780446 3.93237  4.71282           2       100                    | 
|    i_64_197/i_52/A          INV_X1        Fall  1.4630 0.0000 0.0280          1.54936                                                   | 
|    i_64_197/i_52/ZN         INV_X1        Rise  1.4840 0.0210 0.0110 0.244094 1.67685  1.92095           1       100                    | 
|    i_64_197/i_51/B2         AOI21_X1      Rise  1.4840 0.0000 0.0110          1.67685                                                   | 
|    i_64_197/i_51/ZN         AOI21_X1      Fall  1.5060 0.0220 0.0150 0.839391 3.84775  4.68715           2       100                    | 
|    i_64_197/i_49/B2         OAI22_X1      Fall  1.5060 0.0000 0.0150          1.55047                                                   | 
|    i_64_197/i_49/ZN         OAI22_X1      Rise  1.5580 0.0520 0.0370 0.55545  2.57361  3.12906           1       100                    | 
|    i_64_197/i_48/B          XNOR2_X1      Rise  1.5580 0.0000 0.0370          2.57361                                                   | 
|    i_64_197/i_48/ZN         XNOR2_X1      Fall  1.5830 0.0250 0.0150 0.429076 1.63668  2.06575           1       100                    | 
|    i_64_197/p_0[19]                       Fall  1.5830 0.0000                                                                           | 
|    i_64_1_281/A1            AOI222_X1     Fall  1.5830 0.0000 0.0150          1.40277                                                   | 
|    i_64_1_281/ZN            AOI222_X1     Rise  1.6800 0.0970 0.0850 1.9923   5.01363  7.00593           3       100                    | 
|    i_64_1_280/A             INV_X1        Rise  1.6800 0.0000 0.0850          1.70023                                                   | 
|    i_64_1_280/ZN            INV_X1        Fall  1.7000 0.0200 0.0220 0.636507 4.2998   4.9363            3       100                    | 
|    i_64_203/p_1[50]                       Fall  1.7000 0.0000                                                                           | 
|    i_64_203/i_197/A2        OR4_X1        Fall  1.7000 0.0000 0.0220          0.831823                                                  | 
|    i_64_203/i_197/ZN        OR4_X1        Fall  1.8110 0.1110 0.0190 0.477108 2.68991  3.16702           2       100                    | 
|    i_64_203/i_104/A2        OR2_X1        Fall  1.8110 0.0000 0.0190          0.895446                                                  | 
|    i_64_203/i_104/ZN        OR2_X1        Fall  1.8830 0.0720 0.0190 3.61481  7.57182  11.1866           5       100                    | 
|    i_64_203/i_100/A3        OR3_X1        Fall  1.8840 0.0010 0.0190          0.895841                                                  | 
|    i_64_203/i_100/ZN        OR3_X1        Fall  1.9750 0.0910 0.0160 0.707385 3.34757  4.05495           2       100                    | 
|    i_64_203/i_97/A          OAI21_X1      Fall  1.9750 0.0000 0.0160          1.51857                                                   | 
|    i_64_203/i_97/ZN         OAI21_X1      Rise  2.0000 0.0250 0.0200 0.407135 1.70023  2.10736           1       100                    | 
|    i_64_203/i_96/A          INV_X1        Rise  2.0000 0.0000 0.0200          1.70023                                                   | 
|    i_64_203/i_96/ZN         INV_X1        Fall  2.0100 0.0100 0.0070 0.312689 1.59903  1.91172           1       100                    | 
|    i_64_203/p_0[53]                       Fall  2.0100 0.0000                                                                           | 
|    i_64_1_124/A1            NAND2_X1      Fall  2.0100 0.0000 0.0070          1.5292                                                    | 
|    i_64_1_124/ZN            NAND2_X1      Rise  2.0250 0.0150 0.0230 0.72605  1.67072  2.39677           1       100                    | 
|    i_64_1_123/A             OAI21_X1      Rise  2.0250 0.0000 0.0230          1.67072                                                   | 
|    i_64_1_123/ZN            OAI21_X1      Fall  2.0480 0.0230 0.0230 1.22898  1.14029  2.36927           1       100                    | 
|    c_reg[53]/D              DFF_X1        Fall  2.0480 0.0000 0.0230          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[53]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.30215  1.24879  2.55093           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3     Rise  0.1500 0.1500 0.0460 2.53404  22.3115  24.8456           4       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1510 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.1810 0.0300 0.0060 0.973808 1.24879  2.2226            1       100      FA   K        | 
|    CTS_L3_c_tid1_211/A CLKBUF_X3     Rise  0.1810 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_211/Z CLKBUF_X3     Rise  0.2780 0.0970 0.1070 76.2469  54.8122  131.059           64      100      F    K        | 
|    c_reg[53]/CK        DFF_X1        Rise  0.3270 0.0490 0.1070          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.3270 2.3270 | 
| library setup check                      | -0.0280 2.2990 | 
| data required time                       |  2.2990        | 
|                                          |                | 
| data required time                       |  2.2990        | 
| data arrival time                        | -2.0480        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.2540        | 
-------------------------------------------------------------


 Timing Path to A_reg[29]/D 
  
 Path Start Point : SC_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : A_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.7070             1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A      CLKBUF_X3     Rise  0.0000 0.0000 0.7070                      1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z      CLKBUF_X3     Rise  0.1530 0.1530 0.0460             2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_SC_reg/CK       CLKGATETST_X8 Rise  0.1540 0.0010 0.0460                      7.95918                                     FA            | 
|    clk_gate_SC_reg/GCK      CLKGATETST_X8 Rise  0.1860 0.0320 0.0070             5.25557  1.42116  6.67673           1       100      FA   K        | 
|    CTS_L3_c_tid1_111/A      CLKBUF_X3     Rise  0.1860 0.0000 0.0070                      1.42116                                     F             | 
|    CTS_L3_c_tid1_111/Z      CLKBUF_X3     Rise  0.2720 0.0860 0.0740             46.9985  36.0868  83.0854           38      100      F    K        | 
| Data Path:                                                                                                                                          | 
|    SC_reg[0]/CK             DFF_X1        Rise  0.2810 0.0090 0.0730                      0.949653                                    F             | 
|    SC_reg[0]/Q              DFF_X1        Rise  0.4000 0.1190 0.0250             1.1416   8.36581  9.50741           4       100      F             | 
|    i_64_1_381/A3            NOR3_X1       Rise  0.4000 0.0000 0.0250                      1.6163                                                    | 
|    i_64_1_381/ZN            NOR3_X1       Fall  0.4230 0.0230 0.0130             0.291595 6.20185  6.49344           1       100                    | 
|    i_64_1_409/A2            NAND2_X4      Fall  0.4230 0.0000 0.0130                      5.61536                                                   | 
|    i_64_1_409/ZN            NAND2_X4      Rise  0.5040 0.0810 0.0680             33.2831  76.6489  109.932           38      100                    | 
|    i_64_1_408/A             INV_X4        Rise  0.5140 0.0100 0.0690                      6.25843                                                   | 
|    i_64_1_408/ZN            INV_X4        Fall  0.5690 0.0550 0.0350             27.0731  61.0726  88.1457           36      100                    | 
|    i_64_1_377/A2            AND2_X4       Fall  0.5780 0.0090 0.0360                      3.22374                                                   | 
|    i_64_1_377/ZN            AND2_X4       Fall  0.6470 0.0690 0.0240             30.0106  50.8887  80.8993           32      100                    | 
|    i_64_1_315/C2            AOI222_X1     Fall  0.6510 0.0040 0.0240                      1.50088                                                   | 
|    i_64_1_315/ZN            AOI222_X1     Rise  0.7530 0.1020 0.0520             0.544308 1.70023  2.24454           1       100                    | 
|    i_64_1_314/A             INV_X1        Rise  0.7530 0.0000 0.0520                      1.70023                                                   | 
|    i_64_1_314/ZN            INV_X1        Fall  0.7900 0.0370 0.0240             3.06555  10.3261  13.3916           7       100                    | 
|    i_64_197/multiplicand[1]               Fall  0.7900 0.0000                                                                                       | 
|    i_64_197/i_187/A1        NOR2_X1       Fall  0.7910 0.0010 0.0240                      1.41309                                                   | 
|    i_64_197/i_187/ZN        NOR2_X1       Rise  0.8220 0.0310 0.0180             0.338002 1.62635  1.96435           1       100                    | 
|    i_64_197/i_184/A         AOI21_X1      Rise  0.8220 0.0000 0.0180                      1.62635                                                   | 
|    i_64_197/i_184/ZN        AOI21_X1      Fall  0.8420 0.0200 0.0140             0.695326 3.84836  4.54369           2       100                    | 
|    i_64_197/i_183/B2        OAI22_X1      Fall  0.8420 0.0000 0.0140                      1.55047                                                   | 
|    i_64_197/i_183/ZN        OAI22_X1      Rise  0.9040 0.0620 0.0470             1.25992  3.90286  5.16278           2       100                    | 
|    i_64_197/i_182/A         OAI21_X1      Rise  0.9040 0.0000 0.0470                      1.67072                                                   | 
|    i_64_197/i_182/ZN        OAI21_X1      Fall  0.9310 0.0270 0.0130             0.227226 1.6642   1.89142           1       100                    | 
|    i_64_197/i_181/A2        NAND2_X1      Fall  0.9310 0.0000 0.0130                      1.50228                                                   | 
|    i_64_197/i_181/ZN        NAND2_X1      Rise  0.9650 0.0340 0.0240             2.58407  5.49545  8.07951           3       100                    | 
|    i_64_197/i_175/A3        NOR3_X1       Rise  0.9650 0.0000 0.0240                      1.6163                                                    | 
|    i_64_197/i_175/ZN        NOR3_X1       Fall  0.9810 0.0160 0.0100             0.833529 1.60595  2.43948           1       100                    | 
|    i_64_197/i_167/A4        NOR4_X1       Fall  0.9810 0.0000 0.0100                      1.55423                                                   | 
|    i_64_197/i_167/ZN        NOR4_X1       Rise  1.1080 0.1270 0.0850             0.695004 5.49606  6.19106           3       100                    | 
|    i_64_197/i_161/A3        NOR3_X1       Rise  1.1080 0.0000 0.0850                      1.6163                                                    | 
|    i_64_197/i_161/ZN        NOR3_X1       Fall  1.1260 0.0180 0.0210             0.347331 1.60595  1.95328           1       100                    | 
|    i_64_197/i_153/A4        NOR4_X1       Fall  1.1260 0.0000 0.0210                      1.55423                                                   | 
|    i_64_197/i_153/ZN        NOR4_X1       Rise  1.2790 0.1530 0.1040             0.88007  7.32194  8.20201           3       100                    | 
|    i_64_197/i_147/A3        NOR3_X2       Rise  1.2790 0.0000 0.1040                      3.44279                                                   | 
|    i_64_197/i_147/ZN        NOR3_X2       Fall  1.2950 0.0160 0.0230             1.60364  1.60595  3.20959           1       100                    | 
|    i_64_197/i_139/A4        NOR4_X1       Fall  1.2950 0.0000 0.0230                      1.55423                                                   | 
|    i_64_197/i_139/ZN        NOR4_X1       Rise  1.4280 0.1330 0.0870             0.867698 5.49545  6.36314           3       100                    | 
|    i_64_197/i_133/A3        NOR3_X1       Rise  1.4280 0.0000 0.0870                      1.6163                                                    | 
|    i_64_197/i_133/ZN        NOR3_X1       Fall  1.4500 0.0220 0.0230             1.32614  1.7368   3.06294           1       100                    | 
|    i_64_197/i_201/A1        NOR4_X1       Fall  1.4500 0.0000 0.0230                      1.34349                                                   | 
|    i_64_197/i_201/ZN        NOR4_X1       Rise  1.5630 0.1130 0.0970             1.01924  6.43738  7.45662           4       100                    | 
|    i_64_197/i_109/A3        NOR3_X1       Rise  1.5630 0.0000 0.0970                      1.6163                                                    | 
|    i_64_197/i_109/ZN        NOR3_X1       Fall  1.5870 0.0240 0.0250             2.16877  1.60595  3.77472           1       100                    | 
|    i_64_197/i_96/A4         NOR4_X1       Fall  1.5870 0.0000 0.0250                      1.55423                                                   | 
|    i_64_197/i_96/ZN         NOR4_X1       Rise  1.7440 0.1570 0.1070             4.60656  3.87976  8.48632           2       100                    | 
|    i_64_197/i_94/B1         AOI21_X1      Rise  1.7480 0.0040 0.1070    0.0030            1.647                                                     | 
|    i_64_197/i_94/ZN         AOI21_X1      Fall  1.7850 0.0370 0.0330             1.18231  3.8585   5.0408            2       100                    | 
|    i_64_197/i_93/A          AOI21_X1      Fall  1.7850 0.0000 0.0330                      1.53534                                                   | 
|    i_64_197/i_93/ZN         AOI21_X1      Rise  1.8470 0.0620 0.0330             0.798574 3.37652  4.1751            2       100                    | 
|    i_64_197/i_86/A1         NOR2_X1       Rise  1.8470 0.0000 0.0330                      1.71447                                                   | 
|    i_64_197/i_86/ZN         NOR2_X1       Fall  1.8600 0.0130 0.0100             0.303666 2.23275  2.53642           1       100                    | 
|    i_64_197/i_84/A          XNOR2_X1      Fall  1.8600 0.0000 0.0100                      2.12585                                                   | 
|    i_64_197/i_84/ZN         XNOR2_X1      Fall  1.8980 0.0380 0.0120             0.246315 1.63225  1.87857           1       100                    | 
|    i_64_197/p_0[30]                       Fall  1.8980 0.0000                                                                                       | 
|    i_64_1_141/C1            AOI221_X1     Fall  1.8980 0.0000 0.0120                      1.38349                                                   | 
|    i_64_1_141/ZN            AOI221_X1     Rise  1.9810 0.0830 0.0740             1.24051  4.92347  6.16398           3       100                    | 
|    i_64_1_174/A2            NOR2_X1       Rise  1.9810 0.0000 0.0740                      1.65135                                                   | 
|    i_64_1_174/ZN            NOR2_X1       Fall  1.9940 0.0130 0.0160             0.249411 1.14029  1.3897            1       100                    | 
|    A_reg[29]/D              DFF_X1        Fall  1.9940 0.0000 0.0160                      1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg[29]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.30215  1.24879  2.55093           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3     Rise  0.1500 0.1500 0.0460 2.53404  22.3115  24.8456           4       100      F    K        | 
|    clk_gate_SC_reg/CK  CLKGATETST_X8 Rise  0.1510 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_SC_reg/GCK CLKGATETST_X8 Rise  0.1830 0.0320 0.0070 5.25557  1.24879  6.50436           1       100      FA   K        | 
|    CTS_L3_c_tid1_111/A CLKBUF_X3     Rise  0.1830 0.0000 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid1_111/Z CLKBUF_X3     Rise  0.2660 0.0830 0.0710 46.9986  32.5447  79.5433           38      100      F    K        | 
|    A_reg[29]/CK        DFF_X1        Rise  0.2800 0.0140 0.0710          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.2800 2.2800 | 
| library setup check                      | -0.0270 2.2530 | 
| data required time                       |  2.2530        | 
|                                          |                | 
| data required time                       |  2.2530        | 
| data arrival time                        | -1.9940        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.2620        | 
-------------------------------------------------------------


 Timing Path to c_reg[50]/D 
  
 Path Start Point : SC_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[50] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.7070             1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A      CLKBUF_X3     Rise  0.0000 0.0000 0.7070                      1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z      CLKBUF_X3     Rise  0.1530 0.1530 0.0460             2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_SC_reg/CK       CLKGATETST_X8 Rise  0.1540 0.0010 0.0460                      7.95918                                     FA            | 
|    clk_gate_SC_reg/GCK      CLKGATETST_X8 Rise  0.1860 0.0320 0.0070             5.25557  1.42116  6.67673           1       100      FA   K        | 
|    CTS_L3_c_tid1_111/A      CLKBUF_X3     Rise  0.1860 0.0000 0.0070                      1.42116                                     F             | 
|    CTS_L3_c_tid1_111/Z      CLKBUF_X3     Rise  0.2720 0.0860 0.0740             46.9985  36.0868  83.0854           38      100      F    K        | 
| Data Path:                                                                                                                                          | 
|    SC_reg[3]/CK             DFF_X1        Rise  0.2810 0.0090 0.0730                      0.949653                                    F             | 
|    SC_reg[3]/Q              DFF_X1        Fall  0.3870 0.1060 0.0120             0.887142 6.45601  7.34316           3       100      F             | 
|    i_64_1_380/A4            NOR4_X1       Fall  0.3870 0.0000 0.0120                      1.55423                                                   | 
|    i_64_1_380/ZN            NOR4_X1       Rise  0.5160 0.1290 0.0860             0.332134 5.95497  6.2871            1       100                    | 
|    i_64_1_409/A1            NAND2_X4      Rise  0.5160 0.0000 0.0860                      5.95497                                                   | 
|    i_64_1_409/ZN            NAND2_X4      Fall  0.6140 0.0980 0.0590             33.2831  76.6489  109.932           38      100                    | 
|    i_64_1_408/A             INV_X4        Fall  0.6240 0.0100 0.0600                      5.70005                                                   | 
|    i_64_1_408/ZN            INV_X4        Rise  0.7130 0.0890 0.0550             27.0731  61.0726  88.1457           36      100                    | 
|    i_64_1_377/A2            AND2_X4       Rise  0.7220 0.0090 0.0560                      3.5365                                                    | 
|    i_64_1_377/ZN            AND2_X4       Rise  0.8080 0.0860 0.0500             30.0106  50.8887  80.8993           32      100                    | 
|    i_64_1_315/C2            AOI222_X1     Rise  0.8130 0.0050 0.0500                      1.58671                                                   | 
|    i_64_1_315/ZN            AOI222_X1     Fall  0.8500 0.0370 0.0260             0.544308 1.70023  2.24454           1       100                    | 
|    i_64_1_314/A             INV_X1        Fall  0.8500 0.0000 0.0260                      1.54936                                                   | 
|    i_64_1_314/ZN            INV_X1        Rise  0.9000 0.0500 0.0340             3.06555  10.3261  13.3916           7       100                    | 
|    i_64_196/multiplicand[1]               Rise  0.9000 0.0000                                                                                       | 
|    i_64_196/i_142/A2        AND2_X1       Rise  0.9010 0.0010 0.0340                      0.97463                                                   | 
|    i_64_196/i_142/ZN        AND2_X1       Rise  0.9510 0.0500 0.0180             1.03228  5.14349  6.17577           3       100                    | 
|    i_64_196/i_137/A1        NOR3_X1       Rise  0.9510 0.0000 0.0180                      1.76357                                                   | 
|    i_64_196/i_137/ZN        NOR3_X1       Fall  0.9660 0.0150 0.0090             0.455114 3.31772  3.77283           2       100                    | 
|    i_64_196/i_134/A         OAI21_X1      Fall  0.9660 0.0000 0.0090                      1.51857                                                   | 
|    i_64_196/i_134/ZN        OAI21_X1      Rise  0.9870 0.0210 0.0200             0.51858  1.63022  2.1488            1       100                    | 
|    i_64_196/i_129/A         OAI221_X1     Rise  0.9870 0.0000 0.0200                      1.63022                                                   | 
|    i_64_196/i_129/ZN        OAI221_X1     Fall  1.0220 0.0350 0.0180             0.386618 1.62635  2.01297           1       100                    | 
|    i_64_196/i_128/A         AOI21_X1      Fall  1.0220 0.0000 0.0180                      1.53534                                                   | 
|    i_64_196/i_128/ZN        AOI21_X1      Rise  1.0960 0.0740 0.0500             2.11497  5.58056  7.69554           3       100                    | 
|    i_64_196/i_266/A1        NOR3_X1       Rise  1.0960 0.0000 0.0500                      1.76357                                                   | 
|    i_64_196/i_266/ZN        NOR3_X1       Fall  1.1130 0.0170 0.0150             0.620422 2.65641  3.27683           2       100                    | 
|    i_64_196/i_44/A1         NOR2_X1       Fall  1.1130 0.0000 0.0150                      1.41309                                                   | 
|    i_64_196/i_44/ZN         NOR2_X1       Rise  1.1700 0.0570 0.0440             2.33501  5.42026  7.75527           3       100                    | 
|    i_64_196/i_30/B2         OAI22_X1      Rise  1.1700 0.0000 0.0440                      1.61561                                                   | 
|    i_64_196/i_30/ZN         OAI22_X1      Fall  1.2090 0.0390 0.0200             1.41234  3.80404  5.21637           2       100                    | 
|    i_64_196/i_29/B2         OAI21_X1      Fall  1.2090 0.0000 0.0200                      1.55833                                                   | 
|    i_64_196/i_29/ZN         OAI21_X1      Rise  1.2610 0.0520 0.0330             0.969831 3.80465  4.77448           2       100                    | 
|    i_64_196/i_28/B2         OAI21_X1      Rise  1.2610 0.0000 0.0330                      1.57189                                                   | 
|    i_64_196/i_28/ZN         OAI21_X1      Fall  1.2870 0.0260 0.0150             0.236866 2.57361  2.81047           1       100                    | 
|    i_64_196/i_27/B          XNOR2_X1      Fall  1.2870 0.0000 0.0150                      2.36817                                                   | 
|    i_64_196/i_27/ZN         XNOR2_X1      Fall  1.3300 0.0430 0.0130             0.935226 1.57913  2.51436           1       100                    | 
|    i_64_196/p_0[11]                       Fall  1.3300 0.0000                                                                                       | 
|    i_64_1_265/B1            AOI222_X1     Fall  1.3300 0.0000 0.0130                      1.47422                                                   | 
|    i_64_1_265/ZN            AOI222_X1     Rise  1.4490 0.1190 0.0860             2.03602  5.01363  7.04964           3       100                    | 
|    i_64_1_264/A             INV_X1        Rise  1.4490 0.0000 0.0860                      1.70023                                                   | 
|    i_64_1_264/ZN            INV_X1        Fall  1.4630 0.0140 0.0190             0.445423 2.60606  3.05148           2       100                    | 
|    i_64_203/p_1[42]                       Fall  1.4630 0.0000                                                                                       | 
|    i_64_203/i_127/A1        OR3_X1        Fall  1.4630 0.0000 0.0190                      0.775543                                                  | 
|    i_64_203/i_127/ZN        OR3_X1        Fall  1.5430 0.0800 0.0180             3.28198  2.66128  5.94326           2       100                    | 
|    i_64_203/i_126/A1        OR2_X1        Fall  1.5430 0.0000 0.0180                      0.792385                                                  | 
|    i_64_203/i_126/ZN        OR2_X1        Fall  1.5930 0.0500 0.0100             0.597997 1.70023  2.29823           1       100                    | 
|    i_64_203/i_254/A         INV_X1        Fall  1.5930 0.0000 0.0100                      1.54936                                                   | 
|    i_64_203/i_254/ZN        INV_X1        Rise  1.6180 0.0250 0.0180             3.27337  3.298    6.57137           2       100                    | 
|    i_64_203/i_201/A3        NAND4_X1      Rise  1.6180 0.0000 0.0180                      1.63809                                                   | 
|    i_64_203/i_201/ZN        NAND4_X1      Fall  1.6640 0.0460 0.0280             2.06341  3.37708  5.44049           2       100                    | 
|    i_64_203/i_200/A         INV_X1        Fall  1.6640 0.0000 0.0280                      1.54936                                                   | 
|    i_64_203/i_200/ZN        INV_X1        Rise  1.6980 0.0340 0.0200             1.74168  4.74748  6.48915           3       100                    | 
|    i_64_203/i_199/A1        NAND4_X1      Rise  1.6990 0.0010 0.0200    0.0010            1.52136                                                   | 
|    i_64_203/i_199/ZN        NAND4_X1      Fall  1.7350 0.0360 0.0240             0.750394 3.37708  4.12748           2       100                    | 
|    i_64_203/i_198/A         INV_X1        Fall  1.7350 0.0000 0.0240                      1.54936                                                   | 
|    i_64_203/i_198/ZN        INV_X1        Rise  1.7650 0.0300 0.0170             0.781882 4.74748  5.52936           3       100                    | 
|    i_64_203/i_138/A1        NAND2_X1      Rise  1.7650 0.0000 0.0170                      1.59903                                                   | 
|    i_64_203/i_138/ZN        NAND2_X1      Fall  1.7920 0.0270 0.0160             0.837782 5.97524  6.81302           4       100                    | 
|    i_64_203/i_94/A2         NOR2_X1       Fall  1.7920 0.0000 0.0160                      1.56385                                                   | 
|    i_64_203/i_94/ZN         NOR2_X1       Rise  1.8330 0.0410 0.0250             0.416352 3.32658  3.74293           2       100                    | 
|    i_64_203/i_93/A          INV_X1        Rise  1.8330 0.0000 0.0250                      1.70023                                                   | 
|    i_64_203/i_93/ZN         INV_X1        Fall  1.8480 0.0150 0.0100             0.57013  3.3282   3.89833           2       100                    | 
|    i_64_203/i_92/A2         NOR2_X1       Fall  1.8480 0.0000 0.0100                      1.56385                                                   | 
|    i_64_203/i_92/ZN         NOR2_X1       Rise  1.8870 0.0390 0.0260             0.453882 3.32658  3.78046           2       100                    | 
|    i_64_203/i_91/A          INV_X1        Rise  1.8870 0.0000 0.0260                      1.70023                                                   | 
|    i_64_203/i_91/ZN         INV_X1        Fall  1.9010 0.0140 0.0100             0.426771 3.3282   3.75497           2       100                    | 
|    i_64_203/i_90/A2         NOR2_X1       Fall  1.9010 0.0000 0.0100                      1.56385                                                   | 
|    i_64_203/i_90/ZN         NOR2_X1       Rise  1.9390 0.0380 0.0250             0.431988 3.19825  3.63023           2       100                    | 
|    i_64_203/i_87/A          AOI21_X1      Rise  1.9390 0.0000 0.0250                      1.62635                                                   | 
|    i_64_203/i_87/ZN         AOI21_X1      Fall  1.9560 0.0170 0.0110             0.404647 1.59903  2.00368           1       100                    | 
|    i_64_203/p_0[50]                       Fall  1.9560 0.0000                                                                                       | 
|    i_64_1_118/A1            NAND2_X1      Fall  1.9560 0.0000 0.0110                      1.5292                                                    | 
|    i_64_1_118/ZN            NAND2_X1      Rise  1.9720 0.0160 0.0220             0.247879 1.67072  1.9186            1       100                    | 
|    i_64_1_117/A             OAI21_X1      Rise  1.9720 0.0000 0.0220                      1.67072                                                   | 
|    i_64_1_117/ZN            OAI21_X1      Fall  1.9930 0.0210 0.0220             0.489443 1.14029  1.62973           1       100                    | 
|    c_reg[50]/D              DFF_X1        Fall  1.9930 0.0000 0.0220                      1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[50]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.30215  1.24879  2.55093           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3     Rise  0.1500 0.1500 0.0460 2.53404  22.3115  24.8456           4       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1510 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.1810 0.0300 0.0060 0.973808 1.24879  2.2226            1       100      FA   K        | 
|    CTS_L3_c_tid1_211/A CLKBUF_X3     Rise  0.1810 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_211/Z CLKBUF_X3     Rise  0.2780 0.0970 0.1070 76.2469  54.8122  131.059           64      100      F    K        | 
|    c_reg[50]/CK        DFF_X1        Rise  0.2940 0.0160 0.1070          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.2940 2.2940 | 
| library setup check                      | -0.0280 2.2660 | 
| data required time                       |  2.2660        | 
|                                          |                | 
| data required time                       |  2.2660        | 
| data arrival time                        | -1.9930        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.2760        | 
-------------------------------------------------------------


 Timing Path to A_reg[28]/D 
  
 Path Start Point : SC_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : A_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.7070             1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A      CLKBUF_X3     Rise  0.0000 0.0000 0.7070                      1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z      CLKBUF_X3     Rise  0.1530 0.1530 0.0460             2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_SC_reg/CK       CLKGATETST_X8 Rise  0.1540 0.0010 0.0460                      7.95918                                     FA            | 
|    clk_gate_SC_reg/GCK      CLKGATETST_X8 Rise  0.1860 0.0320 0.0070             5.25557  1.42116  6.67673           1       100      FA   K        | 
|    CTS_L3_c_tid1_111/A      CLKBUF_X3     Rise  0.1860 0.0000 0.0070                      1.42116                                     F             | 
|    CTS_L3_c_tid1_111/Z      CLKBUF_X3     Rise  0.2720 0.0860 0.0740             46.9985  36.0868  83.0854           38      100      F    K        | 
| Data Path:                                                                                                                                          | 
|    SC_reg[0]/CK             DFF_X1        Rise  0.2810 0.0090 0.0730                      0.949653                                    F             | 
|    SC_reg[0]/Q              DFF_X1        Rise  0.4000 0.1190 0.0250             1.1416   8.36581  9.50741           4       100      F             | 
|    i_64_1_381/A3            NOR3_X1       Rise  0.4000 0.0000 0.0250                      1.6163                                                    | 
|    i_64_1_381/ZN            NOR3_X1       Fall  0.4230 0.0230 0.0130             0.291595 6.20185  6.49344           1       100                    | 
|    i_64_1_409/A2            NAND2_X4      Fall  0.4230 0.0000 0.0130                      5.61536                                                   | 
|    i_64_1_409/ZN            NAND2_X4      Rise  0.5040 0.0810 0.0680             33.2831  76.6489  109.932           38      100                    | 
|    i_64_1_408/A             INV_X4        Rise  0.5140 0.0100 0.0690                      6.25843                                                   | 
|    i_64_1_408/ZN            INV_X4        Fall  0.5690 0.0550 0.0350             27.0731  61.0726  88.1457           36      100                    | 
|    i_64_1_377/A2            AND2_X4       Fall  0.5780 0.0090 0.0360                      3.22374                                                   | 
|    i_64_1_377/ZN            AND2_X4       Fall  0.6470 0.0690 0.0240             30.0106  50.8887  80.8993           32      100                    | 
|    i_64_1_315/C2            AOI222_X1     Fall  0.6510 0.0040 0.0240                      1.50088                                                   | 
|    i_64_1_315/ZN            AOI222_X1     Rise  0.7530 0.1020 0.0520             0.544308 1.70023  2.24454           1       100                    | 
|    i_64_1_314/A             INV_X1        Rise  0.7530 0.0000 0.0520                      1.70023                                                   | 
|    i_64_1_314/ZN            INV_X1        Fall  0.7900 0.0370 0.0240             3.06555  10.3261  13.3916           7       100                    | 
|    i_64_197/multiplicand[1]               Fall  0.7900 0.0000                                                                                       | 
|    i_64_197/i_187/A1        NOR2_X1       Fall  0.7910 0.0010 0.0240                      1.41309                                                   | 
|    i_64_197/i_187/ZN        NOR2_X1       Rise  0.8220 0.0310 0.0180             0.338002 1.62635  1.96435           1       100                    | 
|    i_64_197/i_184/A         AOI21_X1      Rise  0.8220 0.0000 0.0180                      1.62635                                                   | 
|    i_64_197/i_184/ZN        AOI21_X1      Fall  0.8420 0.0200 0.0140             0.695326 3.84836  4.54369           2       100                    | 
|    i_64_197/i_183/B2        OAI22_X1      Fall  0.8420 0.0000 0.0140                      1.55047                                                   | 
|    i_64_197/i_183/ZN        OAI22_X1      Rise  0.9040 0.0620 0.0470             1.25992  3.90286  5.16278           2       100                    | 
|    i_64_197/i_182/A         OAI21_X1      Rise  0.9040 0.0000 0.0470                      1.67072                                                   | 
|    i_64_197/i_182/ZN        OAI21_X1      Fall  0.9310 0.0270 0.0130             0.227226 1.6642   1.89142           1       100                    | 
|    i_64_197/i_181/A2        NAND2_X1      Fall  0.9310 0.0000 0.0130                      1.50228                                                   | 
|    i_64_197/i_181/ZN        NAND2_X1      Rise  0.9650 0.0340 0.0240             2.58407  5.49545  8.07951           3       100                    | 
|    i_64_197/i_175/A3        NOR3_X1       Rise  0.9650 0.0000 0.0240                      1.6163                                                    | 
|    i_64_197/i_175/ZN        NOR3_X1       Fall  0.9810 0.0160 0.0100             0.833529 1.60595  2.43948           1       100                    | 
|    i_64_197/i_167/A4        NOR4_X1       Fall  0.9810 0.0000 0.0100                      1.55423                                                   | 
|    i_64_197/i_167/ZN        NOR4_X1       Rise  1.1080 0.1270 0.0850             0.695004 5.49606  6.19106           3       100                    | 
|    i_64_197/i_161/A3        NOR3_X1       Rise  1.1080 0.0000 0.0850                      1.6163                                                    | 
|    i_64_197/i_161/ZN        NOR3_X1       Fall  1.1260 0.0180 0.0210             0.347331 1.60595  1.95328           1       100                    | 
|    i_64_197/i_153/A4        NOR4_X1       Fall  1.1260 0.0000 0.0210                      1.55423                                                   | 
|    i_64_197/i_153/ZN        NOR4_X1       Rise  1.2790 0.1530 0.1040             0.88007  7.32194  8.20201           3       100                    | 
|    i_64_197/i_147/A3        NOR3_X2       Rise  1.2790 0.0000 0.1040                      3.44279                                                   | 
|    i_64_197/i_147/ZN        NOR3_X2       Fall  1.2950 0.0160 0.0230             1.60364  1.60595  3.20959           1       100                    | 
|    i_64_197/i_139/A4        NOR4_X1       Fall  1.2950 0.0000 0.0230                      1.55423                                                   | 
|    i_64_197/i_139/ZN        NOR4_X1       Rise  1.4280 0.1330 0.0870             0.867698 5.49545  6.36314           3       100                    | 
|    i_64_197/i_133/A3        NOR3_X1       Rise  1.4280 0.0000 0.0870                      1.6163                                                    | 
|    i_64_197/i_133/ZN        NOR3_X1       Fall  1.4500 0.0220 0.0230             1.32614  1.7368   3.06294           1       100                    | 
|    i_64_197/i_201/A1        NOR4_X1       Fall  1.4500 0.0000 0.0230                      1.34349                                                   | 
|    i_64_197/i_201/ZN        NOR4_X1       Rise  1.5630 0.1130 0.0970             1.01924  6.43738  7.45662           4       100                    | 
|    i_64_197/i_109/A3        NOR3_X1       Rise  1.5630 0.0000 0.0970                      1.6163                                                    | 
|    i_64_197/i_109/ZN        NOR3_X1       Fall  1.5870 0.0240 0.0250             2.16877  1.60595  3.77472           1       100                    | 
|    i_64_197/i_96/A4         NOR4_X1       Fall  1.5870 0.0000 0.0250                      1.55423                                                   | 
|    i_64_197/i_96/ZN         NOR4_X1       Rise  1.7440 0.1570 0.1070             4.60656  3.87976  8.48632           2       100                    | 
|    i_64_197/i_94/B1         AOI21_X1      Rise  1.7480 0.0040 0.1070    0.0030            1.647                                                     | 
|    i_64_197/i_94/ZN         AOI21_X1      Fall  1.7850 0.0370 0.0330             1.18231  3.8585   5.0408            2       100                    | 
|    i_64_197/i_83/A          XOR2_X1       Fall  1.7850 0.0000 0.0330                      2.18123                                                   | 
|    i_64_197/i_83/Z          XOR2_X1       Fall  1.8460 0.0610 0.0130             0.172346 1.63668  1.80902           1       100                    | 
|    i_64_197/p_0[29]                       Fall  1.8460 0.0000                                                                                       | 
|    i_64_1_301/A1            AOI222_X1     Fall  1.8460 0.0000 0.0130                      1.40277                                                   | 
|    i_64_1_301/ZN            AOI222_X1     Rise  1.9450 0.0990 0.0880             2.34359  5.01363  7.35721           3       100                    | 
|    i_64_1_173/A2            NOR2_X1       Rise  1.9450 0.0000 0.0880                      1.65135                                                   | 
|    i_64_1_173/ZN            NOR2_X1       Fall  1.9590 0.0140 0.0190             0.662045 1.14029  1.80233           1       100                    | 
|    A_reg[28]/D              DFF_X1        Fall  1.9590 0.0000 0.0190                      1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg[28]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.30215  1.24879  2.55093           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3     Rise  0.1500 0.1500 0.0460 2.53404  22.3115  24.8456           4       100      F    K        | 
|    clk_gate_SC_reg/CK  CLKGATETST_X8 Rise  0.1510 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_SC_reg/GCK CLKGATETST_X8 Rise  0.1830 0.0320 0.0070 5.25557  1.24879  6.50436           1       100      FA   K        | 
|    CTS_L3_c_tid1_111/A CLKBUF_X3     Rise  0.1830 0.0000 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid1_111/Z CLKBUF_X3     Rise  0.2660 0.0830 0.0710 46.9986  32.5447  79.5433           38      100      F    K        | 
|    A_reg[28]/CK        DFF_X1        Rise  0.2730 0.0070 0.0710          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.2730 2.2730 | 
| library setup check                      | -0.0280 2.2450 | 
| data required time                       |  2.2450        | 
|                                          |                | 
| data required time                       |  2.2450        | 
| data arrival time                        | -1.9590        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.2890        | 
-------------------------------------------------------------


 Timing Path to c_reg[52]/D 
  
 Path Start Point : SC_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[52] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A      CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z      CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_SC_reg/CK       CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_SC_reg/GCK      CLKGATETST_X8 Rise  0.1860 0.0320 0.0070 5.25557  1.42116  6.67673           1       100      FA   K        | 
|    CTS_L3_c_tid1_111/A      CLKBUF_X3     Rise  0.1860 0.0000 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid1_111/Z      CLKBUF_X3     Rise  0.2720 0.0860 0.0740 46.9985  36.0868  83.0854           38      100      F    K        | 
| Data Path:                                                                                                                              | 
|    SC_reg[0]/CK             DFF_X1        Rise  0.2810 0.0090 0.0730          0.949653                                    F             | 
|    SC_reg[0]/Q              DFF_X1        Rise  0.4000 0.1190 0.0250 1.1416   8.36581  9.50741           4       100      F             | 
|    i_64_1_381/A3            NOR3_X1       Rise  0.4000 0.0000 0.0250          1.6163                                                    | 
|    i_64_1_381/ZN            NOR3_X1       Fall  0.4230 0.0230 0.0130 0.291595 6.20185  6.49344           1       100                    | 
|    i_64_1_409/A2            NAND2_X4      Fall  0.4230 0.0000 0.0130          5.61536                                                   | 
|    i_64_1_409/ZN            NAND2_X4      Rise  0.5040 0.0810 0.0680 33.2831  76.6489  109.932           38      100                    | 
|    i_64_1_408/A             INV_X4        Rise  0.5140 0.0100 0.0690          6.25843                                                   | 
|    i_64_1_408/ZN            INV_X4        Fall  0.5690 0.0550 0.0350 27.0731  61.0726  88.1457           36      100                    | 
|    i_64_1_377/A2            AND2_X4       Fall  0.5780 0.0090 0.0360          3.22374                                                   | 
|    i_64_1_377/ZN            AND2_X4       Fall  0.6470 0.0690 0.0240 30.0106  50.8887  80.8993           32      100                    | 
|    i_64_1_315/C2            AOI222_X1     Fall  0.6510 0.0040 0.0240          1.50088                                                   | 
|    i_64_1_315/ZN            AOI222_X1     Rise  0.7530 0.1020 0.0520 0.544308 1.70023  2.24454           1       100                    | 
|    i_64_1_314/A             INV_X1        Rise  0.7530 0.0000 0.0520          1.70023                                                   | 
|    i_64_1_314/ZN            INV_X1        Fall  0.7900 0.0370 0.0240 3.06555  10.3261  13.3916           7       100                    | 
|    i_64_197/multiplicand[1]               Fall  0.7900 0.0000                                                                           | 
|    i_64_197/i_187/A1        NOR2_X1       Fall  0.7910 0.0010 0.0240          1.41309                                                   | 
|    i_64_197/i_187/ZN        NOR2_X1       Rise  0.8220 0.0310 0.0180 0.338002 1.62635  1.96435           1       100                    | 
|    i_64_197/i_184/A         AOI21_X1      Rise  0.8220 0.0000 0.0180          1.62635                                                   | 
|    i_64_197/i_184/ZN        AOI21_X1      Fall  0.8420 0.0200 0.0140 0.695326 3.84836  4.54369           2       100                    | 
|    i_64_197/i_183/B2        OAI22_X1      Fall  0.8420 0.0000 0.0140          1.55047                                                   | 
|    i_64_197/i_183/ZN        OAI22_X1      Rise  0.9040 0.0620 0.0470 1.25992  3.90286  5.16278           2       100                    | 
|    i_64_197/i_182/A         OAI21_X1      Rise  0.9040 0.0000 0.0470          1.67072                                                   | 
|    i_64_197/i_182/ZN        OAI21_X1      Fall  0.9310 0.0270 0.0130 0.227226 1.6642   1.89142           1       100                    | 
|    i_64_197/i_181/A2        NAND2_X1      Fall  0.9310 0.0000 0.0130          1.50228                                                   | 
|    i_64_197/i_181/ZN        NAND2_X1      Rise  0.9650 0.0340 0.0240 2.58407  5.49545  8.07951           3       100                    | 
|    i_64_197/i_175/A3        NOR3_X1       Rise  0.9650 0.0000 0.0240          1.6163                                                    | 
|    i_64_197/i_175/ZN        NOR3_X1       Fall  0.9810 0.0160 0.0100 0.833529 1.60595  2.43948           1       100                    | 
|    i_64_197/i_167/A4        NOR4_X1       Fall  0.9810 0.0000 0.0100          1.55423                                                   | 
|    i_64_197/i_167/ZN        NOR4_X1       Rise  1.1080 0.1270 0.0850 0.695004 5.49606  6.19106           3       100                    | 
|    i_64_197/i_161/A3        NOR3_X1       Rise  1.1080 0.0000 0.0850          1.6163                                                    | 
|    i_64_197/i_161/ZN        NOR3_X1       Fall  1.1260 0.0180 0.0210 0.347331 1.60595  1.95328           1       100                    | 
|    i_64_197/i_153/A4        NOR4_X1       Fall  1.1260 0.0000 0.0210          1.55423                                                   | 
|    i_64_197/i_153/ZN        NOR4_X1       Rise  1.2790 0.1530 0.1040 0.88007  7.32194  8.20201           3       100                    | 
|    i_64_197/i_147/A3        NOR3_X2       Rise  1.2790 0.0000 0.1040          3.44279                                                   | 
|    i_64_197/i_147/ZN        NOR3_X2       Fall  1.2950 0.0160 0.0230 1.60364  1.60595  3.20959           1       100                    | 
|    i_64_197/i_139/A4        NOR4_X1       Fall  1.2950 0.0000 0.0230          1.55423                                                   | 
|    i_64_197/i_139/ZN        NOR4_X1       Rise  1.4280 0.1330 0.0870 0.867698 5.49545  6.36314           3       100                    | 
|    i_64_197/i_53/B1         AOI21_X1      Rise  1.4280 0.0000 0.0870          1.647                                                     | 
|    i_64_197/i_53/ZN         AOI21_X1      Fall  1.4630 0.0350 0.0280 0.780446 3.93237  4.71282           2       100                    | 
|    i_64_197/i_52/A          INV_X1        Fall  1.4630 0.0000 0.0280          1.54936                                                   | 
|    i_64_197/i_52/ZN         INV_X1        Rise  1.4840 0.0210 0.0110 0.244094 1.67685  1.92095           1       100                    | 
|    i_64_197/i_51/B2         AOI21_X1      Rise  1.4840 0.0000 0.0110          1.67685                                                   | 
|    i_64_197/i_51/ZN         AOI21_X1      Fall  1.5060 0.0220 0.0150 0.839391 3.84775  4.68715           2       100                    | 
|    i_64_197/i_49/B2         OAI22_X1      Fall  1.5060 0.0000 0.0150          1.55047                                                   | 
|    i_64_197/i_49/ZN         OAI22_X1      Rise  1.5580 0.0520 0.0370 0.55545  2.57361  3.12906           1       100                    | 
|    i_64_197/i_48/B          XNOR2_X1      Rise  1.5580 0.0000 0.0370          2.57361                                                   | 
|    i_64_197/i_48/ZN         XNOR2_X1      Fall  1.5830 0.0250 0.0150 0.429076 1.63668  2.06575           1       100                    | 
|    i_64_197/p_0[19]                       Fall  1.5830 0.0000                                                                           | 
|    i_64_1_281/A1            AOI222_X1     Fall  1.5830 0.0000 0.0150          1.40277                                                   | 
|    i_64_1_281/ZN            AOI222_X1     Rise  1.6800 0.0970 0.0850 1.9923   5.01363  7.00593           3       100                    | 
|    i_64_1_280/A             INV_X1        Rise  1.6800 0.0000 0.0850          1.70023                                                   | 
|    i_64_1_280/ZN            INV_X1        Fall  1.7000 0.0200 0.0220 0.636507 4.2998   4.9363            3       100                    | 
|    i_64_203/p_1[50]                       Fall  1.7000 0.0000                                                                           | 
|    i_64_203/i_197/A2        OR4_X1        Fall  1.7000 0.0000 0.0220          0.831823                                                  | 
|    i_64_203/i_197/ZN        OR4_X1        Fall  1.8110 0.1110 0.0190 0.477108 2.68991  3.16702           2       100                    | 
|    i_64_203/i_104/A2        OR2_X1        Fall  1.8110 0.0000 0.0190          0.895446                                                  | 
|    i_64_203/i_104/ZN        OR2_X1        Fall  1.8830 0.0720 0.0190 3.61481  7.57182  11.1866           5       100                    | 
|    i_64_203/i_98/A2         NOR2_X1       Fall  1.8840 0.0010 0.0190          1.56385                                                   | 
|    i_64_203/i_98/ZN         NOR2_X1       Rise  1.9260 0.0420 0.0260 0.50214  3.19825  3.70039           2       100                    | 
|    i_64_203/i_95/A          AOI21_X1      Rise  1.9260 0.0000 0.0260          1.62635                                                   | 
|    i_64_203/i_95/ZN         AOI21_X1      Fall  1.9450 0.0190 0.0120 1.30834  1.59903  2.90737           1       100                    | 
|    i_64_203/p_0[52]                       Fall  1.9450 0.0000                                                                           | 
|    i_64_1_122/A1            NAND2_X1      Fall  1.9450 0.0000 0.0120          1.5292                                                    | 
|    i_64_1_122/ZN            NAND2_X1      Rise  1.9620 0.0170 0.0230 0.446373 1.67072  2.11709           1       100                    | 
|    i_64_1_121/A             OAI21_X1      Rise  1.9620 0.0000 0.0230          1.67072                                                   | 
|    i_64_1_121/ZN            OAI21_X1      Fall  1.9860 0.0240 0.0240 1.51783  1.14029  2.65812           1       100                    | 
|    c_reg[52]/D              DFF_X1        Fall  1.9860 0.0000 0.0240          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[52]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.30215  1.24879  2.55093           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3     Rise  0.1500 0.1500 0.0460 2.53404  22.3115  24.8456           4       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1510 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.1810 0.0300 0.0060 0.973808 1.24879  2.2226            1       100      FA   K        | 
|    CTS_L3_c_tid1_211/A CLKBUF_X3     Rise  0.1810 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_211/Z CLKBUF_X3     Rise  0.2780 0.0970 0.1070 76.2469  54.8122  131.059           64      100      F    K        | 
|    c_reg[52]/CK        DFF_X1        Rise  0.3270 0.0490 0.1070          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.3270 2.3270 | 
| library setup check                      | -0.0290 2.2980 | 
| data required time                       |  2.2980        | 
|                                          |                | 
| data required time                       |  2.2980        | 
| data arrival time                        | -1.9860        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.3150        | 
-------------------------------------------------------------


 Timing Path to c[20] 
  
 Path Start Point : i_64_64 (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[20] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070             1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3 Rise  0.0000 0.0000 0.7070                      1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3 Rise  0.1530 0.1530 0.0460             2.53404  24.6574  27.1914           4       100      F    K        | 
|    CTS_L2_c_tid0_293/A CLKBUF_X1 Rise  0.1540 0.0010 0.0460                      0.77983                                     F             | 
|    CTS_L2_c_tid0_293/Z CLKBUF_X1 Rise  0.1990 0.0450 0.0110             1.98082  0.77983  2.76065           1       100      F    K        | 
|    CTS_L3_c_tid0_290/A CLKBUF_X1 Rise  0.1990 0.0000 0.0110                      0.77983                                     F             | 
|    CTS_L3_c_tid0_290/Z CLKBUF_X1 Rise  0.2320 0.0330 0.0100             1.98519  0.77983  2.76502           1       100      F    K        | 
|    CTS_L4_c_tid0_287/A CLKBUF_X1 Rise  0.2330 0.0010 0.0100    0.0010            0.77983                                     F             | 
|    CTS_L4_c_tid0_287/Z CLKBUF_X1 Rise  0.2650 0.0320 0.0100             1.56765  0.949653 2.51731           1       100      F    K        | 
| Data Path:                                                                                                                                 | 
|    i_64_64/CK          DFF_X1    Rise  0.2650 0.0000 0.0100                      0.949653                                    F             | 
|    i_64_64/Q           DFF_X1    Fall  0.3540 0.0890 0.0100             1.93007  3.36228  5.29235           2       100      F             | 
|    i_64_0/A            INV_X1    Fall  0.3540 0.0000 0.0100                      1.54936                                                   | 
|    i_64_0/ZN           INV_X1    Rise  0.3760 0.0220 0.0150             0.539852 4.80781  5.34766           2       100                    | 
|    hfn_ipo_c21/A       CLKBUF_X2 Rise  0.3760 0.0000 0.0150                      1.40591                                                   | 
|    hfn_ipo_c21/Z       CLKBUF_X2 Rise  0.4760 0.1000 0.0720             14.2942  46.617   60.9112           27      100                    | 
|    i_20/EN             TBUF_X1   Rise  0.4840 0.0080 0.0720                      1.72656                                                   | 
|    i_20/Z              TBUF_X1   Fall  0.6730 0.1890 0.0190             0.318044 11.054   11.372            1       100                    | 
|    c[20]                         Fall  0.6730 0.0000 0.0190                      10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 1.30215  1.24879 2.55093           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.6730        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.3270        | 
-------------------------------------------------------------


 Timing Path to c[19] 
  
 Path Start Point : i_64_64 (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[19] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070             1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3 Rise  0.0000 0.0000 0.7070                      1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3 Rise  0.1530 0.1530 0.0460             2.53404  24.6574  27.1914           4       100      F    K        | 
|    CTS_L2_c_tid0_293/A CLKBUF_X1 Rise  0.1540 0.0010 0.0460                      0.77983                                     F             | 
|    CTS_L2_c_tid0_293/Z CLKBUF_X1 Rise  0.1990 0.0450 0.0110             1.98082  0.77983  2.76065           1       100      F    K        | 
|    CTS_L3_c_tid0_290/A CLKBUF_X1 Rise  0.1990 0.0000 0.0110                      0.77983                                     F             | 
|    CTS_L3_c_tid0_290/Z CLKBUF_X1 Rise  0.2320 0.0330 0.0100             1.98519  0.77983  2.76502           1       100      F    K        | 
|    CTS_L4_c_tid0_287/A CLKBUF_X1 Rise  0.2330 0.0010 0.0100    0.0010            0.77983                                     F             | 
|    CTS_L4_c_tid0_287/Z CLKBUF_X1 Rise  0.2650 0.0320 0.0100             1.56765  0.949653 2.51731           1       100      F    K        | 
| Data Path:                                                                                                                                 | 
|    i_64_64/CK          DFF_X1    Rise  0.2650 0.0000 0.0100                      0.949653                                    F             | 
|    i_64_64/Q           DFF_X1    Fall  0.3540 0.0890 0.0100             1.93007  3.36228  5.29235           2       100      F             | 
|    i_64_0/A            INV_X1    Fall  0.3540 0.0000 0.0100                      1.54936                                                   | 
|    i_64_0/ZN           INV_X1    Rise  0.3760 0.0220 0.0150             0.539852 4.80781  5.34766           2       100                    | 
|    hfn_ipo_c21/A       CLKBUF_X2 Rise  0.3760 0.0000 0.0150                      1.40591                                                   | 
|    hfn_ipo_c21/Z       CLKBUF_X2 Rise  0.4760 0.1000 0.0720             14.2942  46.617   60.9112           27      100                    | 
|    i_19/EN             TBUF_X1   Rise  0.4840 0.0080 0.0720                      1.72656                                                   | 
|    i_19/Z              TBUF_X1   Fall  0.6730 0.1890 0.0190             0.282652 11.054   11.3366           1       100                    | 
|    c[19]                         Fall  0.6730 0.0000 0.0190                      10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 1.30215  1.24879 2.55093           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.6730        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.3270        | 
-------------------------------------------------------------


 Timing Path to c[18] 
  
 Path Start Point : i_64_64 (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[18] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070             1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3 Rise  0.0000 0.0000 0.7070                      1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3 Rise  0.1530 0.1530 0.0460             2.53404  24.6574  27.1914           4       100      F    K        | 
|    CTS_L2_c_tid0_293/A CLKBUF_X1 Rise  0.1540 0.0010 0.0460                      0.77983                                     F             | 
|    CTS_L2_c_tid0_293/Z CLKBUF_X1 Rise  0.1990 0.0450 0.0110             1.98082  0.77983  2.76065           1       100      F    K        | 
|    CTS_L3_c_tid0_290/A CLKBUF_X1 Rise  0.1990 0.0000 0.0110                      0.77983                                     F             | 
|    CTS_L3_c_tid0_290/Z CLKBUF_X1 Rise  0.2320 0.0330 0.0100             1.98519  0.77983  2.76502           1       100      F    K        | 
|    CTS_L4_c_tid0_287/A CLKBUF_X1 Rise  0.2330 0.0010 0.0100    0.0010            0.77983                                     F             | 
|    CTS_L4_c_tid0_287/Z CLKBUF_X1 Rise  0.2650 0.0320 0.0100             1.56765  0.949653 2.51731           1       100      F    K        | 
| Data Path:                                                                                                                                 | 
|    i_64_64/CK          DFF_X1    Rise  0.2650 0.0000 0.0100                      0.949653                                    F             | 
|    i_64_64/Q           DFF_X1    Fall  0.3540 0.0890 0.0100             1.93007  3.36228  5.29235           2       100      F             | 
|    i_64_0/A            INV_X1    Fall  0.3540 0.0000 0.0100                      1.54936                                                   | 
|    i_64_0/ZN           INV_X1    Rise  0.3760 0.0220 0.0150             0.539852 4.80781  5.34766           2       100                    | 
|    hfn_ipo_c21/A       CLKBUF_X2 Rise  0.3760 0.0000 0.0150                      1.40591                                                   | 
|    hfn_ipo_c21/Z       CLKBUF_X2 Rise  0.4760 0.1000 0.0720             14.2942  46.617   60.9112           27      100                    | 
|    i_18/EN             TBUF_X1   Rise  0.4840 0.0080 0.0720                      1.72656                                                   | 
|    i_18/Z              TBUF_X1   Fall  0.6730 0.1890 0.0190             0.279229 11.054   11.3332           1       100                    | 
|    c[18]                         Fall  0.6730 0.0000 0.0190                      10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 1.30215  1.24879 2.55093           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.6730        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.3270        | 
-------------------------------------------------------------


 Timing Path to c[17] 
  
 Path Start Point : i_64_64 (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[17] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070             1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3 Rise  0.0000 0.0000 0.7070                      1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3 Rise  0.1530 0.1530 0.0460             2.53404  24.6574  27.1914           4       100      F    K        | 
|    CTS_L2_c_tid0_293/A CLKBUF_X1 Rise  0.1540 0.0010 0.0460                      0.77983                                     F             | 
|    CTS_L2_c_tid0_293/Z CLKBUF_X1 Rise  0.1990 0.0450 0.0110             1.98082  0.77983  2.76065           1       100      F    K        | 
|    CTS_L3_c_tid0_290/A CLKBUF_X1 Rise  0.1990 0.0000 0.0110                      0.77983                                     F             | 
|    CTS_L3_c_tid0_290/Z CLKBUF_X1 Rise  0.2320 0.0330 0.0100             1.98519  0.77983  2.76502           1       100      F    K        | 
|    CTS_L4_c_tid0_287/A CLKBUF_X1 Rise  0.2330 0.0010 0.0100    0.0010            0.77983                                     F             | 
|    CTS_L4_c_tid0_287/Z CLKBUF_X1 Rise  0.2650 0.0320 0.0100             1.56765  0.949653 2.51731           1       100      F    K        | 
| Data Path:                                                                                                                                 | 
|    i_64_64/CK          DFF_X1    Rise  0.2650 0.0000 0.0100                      0.949653                                    F             | 
|    i_64_64/Q           DFF_X1    Fall  0.3540 0.0890 0.0100             1.93007  3.36228  5.29235           2       100      F             | 
|    i_64_0/A            INV_X1    Fall  0.3540 0.0000 0.0100                      1.54936                                                   | 
|    i_64_0/ZN           INV_X1    Rise  0.3760 0.0220 0.0150             0.539852 4.80781  5.34766           2       100                    | 
|    hfn_ipo_c21/A       CLKBUF_X2 Rise  0.3760 0.0000 0.0150                      1.40591                                                   | 
|    hfn_ipo_c21/Z       CLKBUF_X2 Rise  0.4760 0.1000 0.0720             14.2942  46.617   60.9112           27      100                    | 
|    i_17/EN             TBUF_X1   Rise  0.4840 0.0080 0.0720                      1.72656                                                   | 
|    i_17/Z              TBUF_X1   Fall  0.6730 0.1890 0.0190             0.236975 11.054   11.2909           1       100                    | 
|    c[17]                         Fall  0.6730 0.0000 0.0190                      10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 1.30215  1.24879 2.55093           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.6730        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.3270        | 
-------------------------------------------------------------


 Timing Path to c[16] 
  
 Path Start Point : i_64_64 (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[16] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070             1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3 Rise  0.0000 0.0000 0.7070                      1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3 Rise  0.1530 0.1530 0.0460             2.53404  24.6574  27.1914           4       100      F    K        | 
|    CTS_L2_c_tid0_293/A CLKBUF_X1 Rise  0.1540 0.0010 0.0460                      0.77983                                     F             | 
|    CTS_L2_c_tid0_293/Z CLKBUF_X1 Rise  0.1990 0.0450 0.0110             1.98082  0.77983  2.76065           1       100      F    K        | 
|    CTS_L3_c_tid0_290/A CLKBUF_X1 Rise  0.1990 0.0000 0.0110                      0.77983                                     F             | 
|    CTS_L3_c_tid0_290/Z CLKBUF_X1 Rise  0.2320 0.0330 0.0100             1.98519  0.77983  2.76502           1       100      F    K        | 
|    CTS_L4_c_tid0_287/A CLKBUF_X1 Rise  0.2330 0.0010 0.0100    0.0010            0.77983                                     F             | 
|    CTS_L4_c_tid0_287/Z CLKBUF_X1 Rise  0.2650 0.0320 0.0100             1.56765  0.949653 2.51731           1       100      F    K        | 
| Data Path:                                                                                                                                 | 
|    i_64_64/CK          DFF_X1    Rise  0.2650 0.0000 0.0100                      0.949653                                    F             | 
|    i_64_64/Q           DFF_X1    Fall  0.3540 0.0890 0.0100             1.93007  3.36228  5.29235           2       100      F             | 
|    i_64_0/A            INV_X1    Fall  0.3540 0.0000 0.0100                      1.54936                                                   | 
|    i_64_0/ZN           INV_X1    Rise  0.3760 0.0220 0.0150             0.539852 4.80781  5.34766           2       100                    | 
|    hfn_ipo_c21/A       CLKBUF_X2 Rise  0.3760 0.0000 0.0150                      1.40591                                                   | 
|    hfn_ipo_c21/Z       CLKBUF_X2 Rise  0.4760 0.1000 0.0720             14.2942  46.617   60.9112           27      100                    | 
|    i_16/EN             TBUF_X1   Rise  0.4840 0.0080 0.0720                      1.72656                                                   | 
|    i_16/Z              TBUF_X1   Fall  0.6730 0.1890 0.0190             0.253068 11.054   11.307            1       100                    | 
|    c[16]                         Fall  0.6730 0.0000 0.0190                      10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 1.30215  1.24879 2.55093           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.6730        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.3270        | 
-------------------------------------------------------------


 Timing Path to c[15] 
  
 Path Start Point : i_64_64 (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[15] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070             1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3 Rise  0.0000 0.0000 0.7070                      1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3 Rise  0.1530 0.1530 0.0460             2.53404  24.6574  27.1914           4       100      F    K        | 
|    CTS_L2_c_tid0_293/A CLKBUF_X1 Rise  0.1540 0.0010 0.0460                      0.77983                                     F             | 
|    CTS_L2_c_tid0_293/Z CLKBUF_X1 Rise  0.1990 0.0450 0.0110             1.98082  0.77983  2.76065           1       100      F    K        | 
|    CTS_L3_c_tid0_290/A CLKBUF_X1 Rise  0.1990 0.0000 0.0110                      0.77983                                     F             | 
|    CTS_L3_c_tid0_290/Z CLKBUF_X1 Rise  0.2320 0.0330 0.0100             1.98519  0.77983  2.76502           1       100      F    K        | 
|    CTS_L4_c_tid0_287/A CLKBUF_X1 Rise  0.2330 0.0010 0.0100    0.0010            0.77983                                     F             | 
|    CTS_L4_c_tid0_287/Z CLKBUF_X1 Rise  0.2650 0.0320 0.0100             1.56765  0.949653 2.51731           1       100      F    K        | 
| Data Path:                                                                                                                                 | 
|    i_64_64/CK          DFF_X1    Rise  0.2650 0.0000 0.0100                      0.949653                                    F             | 
|    i_64_64/Q           DFF_X1    Fall  0.3540 0.0890 0.0100             1.93007  3.36228  5.29235           2       100      F             | 
|    i_64_0/A            INV_X1    Fall  0.3540 0.0000 0.0100                      1.54936                                                   | 
|    i_64_0/ZN           INV_X1    Rise  0.3760 0.0220 0.0150             0.539852 4.80781  5.34766           2       100                    | 
|    hfn_ipo_c21/A       CLKBUF_X2 Rise  0.3760 0.0000 0.0150                      1.40591                                                   | 
|    hfn_ipo_c21/Z       CLKBUF_X2 Rise  0.4760 0.1000 0.0720             14.2942  46.617   60.9112           27      100                    | 
|    i_15/EN             TBUF_X1   Rise  0.4840 0.0080 0.0720                      1.72656                                                   | 
|    i_15/Z              TBUF_X1   Fall  0.6730 0.1890 0.0190             1.05971  11.054   12.1137           1       100                    | 
|    c[15]                         Fall  0.6730 0.0000 0.0190                      10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 1.30215  1.24879 2.55093           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.6730        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.3270        | 
-------------------------------------------------------------


 Timing Path to c[14] 
  
 Path Start Point : i_64_64 (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[14] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070             1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3 Rise  0.0000 0.0000 0.7070                      1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3 Rise  0.1530 0.1530 0.0460             2.53404  24.6574  27.1914           4       100      F    K        | 
|    CTS_L2_c_tid0_293/A CLKBUF_X1 Rise  0.1540 0.0010 0.0460                      0.77983                                     F             | 
|    CTS_L2_c_tid0_293/Z CLKBUF_X1 Rise  0.1990 0.0450 0.0110             1.98082  0.77983  2.76065           1       100      F    K        | 
|    CTS_L3_c_tid0_290/A CLKBUF_X1 Rise  0.1990 0.0000 0.0110                      0.77983                                     F             | 
|    CTS_L3_c_tid0_290/Z CLKBUF_X1 Rise  0.2320 0.0330 0.0100             1.98519  0.77983  2.76502           1       100      F    K        | 
|    CTS_L4_c_tid0_287/A CLKBUF_X1 Rise  0.2330 0.0010 0.0100    0.0010            0.77983                                     F             | 
|    CTS_L4_c_tid0_287/Z CLKBUF_X1 Rise  0.2650 0.0320 0.0100             1.56765  0.949653 2.51731           1       100      F    K        | 
| Data Path:                                                                                                                                 | 
|    i_64_64/CK          DFF_X1    Rise  0.2650 0.0000 0.0100                      0.949653                                    F             | 
|    i_64_64/Q           DFF_X1    Fall  0.3540 0.0890 0.0100             1.93007  3.36228  5.29235           2       100      F             | 
|    i_64_0/A            INV_X1    Fall  0.3540 0.0000 0.0100                      1.54936                                                   | 
|    i_64_0/ZN           INV_X1    Rise  0.3760 0.0220 0.0150             0.539852 4.80781  5.34766           2       100                    | 
|    hfn_ipo_c21/A       CLKBUF_X2 Rise  0.3760 0.0000 0.0150                      1.40591                                                   | 
|    hfn_ipo_c21/Z       CLKBUF_X2 Rise  0.4760 0.1000 0.0720             14.2942  46.617   60.9112           27      100                    | 
|    i_14/EN             TBUF_X1   Rise  0.4840 0.0080 0.0720                      1.72656                                                   | 
|    i_14/Z              TBUF_X1   Fall  0.6730 0.1890 0.0190             0.325181 11.054   11.3792           1       100                    | 
|    c[14]                         Fall  0.6730 0.0000 0.0190                      10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 1.30215  1.24879 2.55093           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.6730        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.3270        | 
-------------------------------------------------------------


 Timing Path to c[13] 
  
 Path Start Point : i_64_64 (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[13] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070             1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3 Rise  0.0000 0.0000 0.7070                      1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3 Rise  0.1530 0.1530 0.0460             2.53404  24.6574  27.1914           4       100      F    K        | 
|    CTS_L2_c_tid0_293/A CLKBUF_X1 Rise  0.1540 0.0010 0.0460                      0.77983                                     F             | 
|    CTS_L2_c_tid0_293/Z CLKBUF_X1 Rise  0.1990 0.0450 0.0110             1.98082  0.77983  2.76065           1       100      F    K        | 
|    CTS_L3_c_tid0_290/A CLKBUF_X1 Rise  0.1990 0.0000 0.0110                      0.77983                                     F             | 
|    CTS_L3_c_tid0_290/Z CLKBUF_X1 Rise  0.2320 0.0330 0.0100             1.98519  0.77983  2.76502           1       100      F    K        | 
|    CTS_L4_c_tid0_287/A CLKBUF_X1 Rise  0.2330 0.0010 0.0100    0.0010            0.77983                                     F             | 
|    CTS_L4_c_tid0_287/Z CLKBUF_X1 Rise  0.2650 0.0320 0.0100             1.56765  0.949653 2.51731           1       100      F    K        | 
| Data Path:                                                                                                                                 | 
|    i_64_64/CK          DFF_X1    Rise  0.2650 0.0000 0.0100                      0.949653                                    F             | 
|    i_64_64/Q           DFF_X1    Fall  0.3540 0.0890 0.0100             1.93007  3.36228  5.29235           2       100      F             | 
|    i_64_0/A            INV_X1    Fall  0.3540 0.0000 0.0100                      1.54936                                                   | 
|    i_64_0/ZN           INV_X1    Rise  0.3760 0.0220 0.0150             0.539852 4.80781  5.34766           2       100                    | 
|    hfn_ipo_c21/A       CLKBUF_X2 Rise  0.3760 0.0000 0.0150                      1.40591                                                   | 
|    hfn_ipo_c21/Z       CLKBUF_X2 Rise  0.4760 0.1000 0.0720             14.2942  46.617   60.9112           27      100                    | 
|    i_13/EN             TBUF_X1   Rise  0.4840 0.0080 0.0720                      1.72656                                                   | 
|    i_13/Z              TBUF_X1   Fall  0.6730 0.1890 0.0180             0.132437 11.054   11.1864           1       100                    | 
|    c[13]                         Fall  0.6730 0.0000 0.0180                      10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 1.30215  1.24879 2.55093           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.6730        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.3270        | 
-------------------------------------------------------------


 Timing Path to c[12] 
  
 Path Start Point : i_64_64 (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[12] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070             1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3 Rise  0.0000 0.0000 0.7070                      1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3 Rise  0.1530 0.1530 0.0460             2.53404  24.6574  27.1914           4       100      F    K        | 
|    CTS_L2_c_tid0_293/A CLKBUF_X1 Rise  0.1540 0.0010 0.0460                      0.77983                                     F             | 
|    CTS_L2_c_tid0_293/Z CLKBUF_X1 Rise  0.1990 0.0450 0.0110             1.98082  0.77983  2.76065           1       100      F    K        | 
|    CTS_L3_c_tid0_290/A CLKBUF_X1 Rise  0.1990 0.0000 0.0110                      0.77983                                     F             | 
|    CTS_L3_c_tid0_290/Z CLKBUF_X1 Rise  0.2320 0.0330 0.0100             1.98519  0.77983  2.76502           1       100      F    K        | 
|    CTS_L4_c_tid0_287/A CLKBUF_X1 Rise  0.2330 0.0010 0.0100    0.0010            0.77983                                     F             | 
|    CTS_L4_c_tid0_287/Z CLKBUF_X1 Rise  0.2650 0.0320 0.0100             1.56765  0.949653 2.51731           1       100      F    K        | 
| Data Path:                                                                                                                                 | 
|    i_64_64/CK          DFF_X1    Rise  0.2650 0.0000 0.0100                      0.949653                                    F             | 
|    i_64_64/Q           DFF_X1    Fall  0.3540 0.0890 0.0100             1.93007  3.36228  5.29235           2       100      F             | 
|    i_64_0/A            INV_X1    Fall  0.3540 0.0000 0.0100                      1.54936                                                   | 
|    i_64_0/ZN           INV_X1    Rise  0.3760 0.0220 0.0150             0.539852 4.80781  5.34766           2       100                    | 
|    hfn_ipo_c21/A       CLKBUF_X2 Rise  0.3760 0.0000 0.0150                      1.40591                                                   | 
|    hfn_ipo_c21/Z       CLKBUF_X2 Rise  0.4760 0.1000 0.0720             14.2942  46.617   60.9112           27      100                    | 
|    i_12/EN             TBUF_X1   Rise  0.4840 0.0080 0.0720                      1.72656                                                   | 
|    i_12/Z              TBUF_X1   Fall  0.6730 0.1890 0.0190             0.223075 11.054   11.277            1       100                    | 
|    c[12]                         Fall  0.6730 0.0000 0.0190                      10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 1.30215  1.24879 2.55093           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.6730        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.3270        | 
-------------------------------------------------------------


 Timing Path to c[22] 
  
 Path Start Point : i_64_64 (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[22] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070             1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3 Rise  0.0000 0.0000 0.7070                      1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3 Rise  0.1530 0.1530 0.0460             2.53404  24.6574  27.1914           4       100      F    K        | 
|    CTS_L2_c_tid0_293/A CLKBUF_X1 Rise  0.1540 0.0010 0.0460                      0.77983                                     F             | 
|    CTS_L2_c_tid0_293/Z CLKBUF_X1 Rise  0.1990 0.0450 0.0110             1.98082  0.77983  2.76065           1       100      F    K        | 
|    CTS_L3_c_tid0_290/A CLKBUF_X1 Rise  0.1990 0.0000 0.0110                      0.77983                                     F             | 
|    CTS_L3_c_tid0_290/Z CLKBUF_X1 Rise  0.2320 0.0330 0.0100             1.98519  0.77983  2.76502           1       100      F    K        | 
|    CTS_L4_c_tid0_287/A CLKBUF_X1 Rise  0.2330 0.0010 0.0100    0.0010            0.77983                                     F             | 
|    CTS_L4_c_tid0_287/Z CLKBUF_X1 Rise  0.2650 0.0320 0.0100             1.56765  0.949653 2.51731           1       100      F    K        | 
| Data Path:                                                                                                                                 | 
|    i_64_64/CK          DFF_X1    Rise  0.2650 0.0000 0.0100                      0.949653                                    F             | 
|    i_64_64/Q           DFF_X1    Fall  0.3540 0.0890 0.0100             1.93007  3.36228  5.29235           2       100      F             | 
|    i_64_0/A            INV_X1    Fall  0.3540 0.0000 0.0100                      1.54936                                                   | 
|    i_64_0/ZN           INV_X1    Rise  0.3760 0.0220 0.0150             0.539852 4.80781  5.34766           2       100                    | 
|    hfn_ipo_c21/A       CLKBUF_X2 Rise  0.3760 0.0000 0.0150                      1.40591                                                   | 
|    hfn_ipo_c21/Z       CLKBUF_X2 Rise  0.4760 0.1000 0.0720             14.2942  46.617   60.9112           27      100                    | 
|    i_22/EN             TBUF_X1   Rise  0.4830 0.0070 0.0720                      1.72656                                                   | 
|    i_22/Z              TBUF_X1   Fall  0.6720 0.1890 0.0190             0.25581  11.054   11.3098           1       100                    | 
|    c[22]                         Fall  0.6720 0.0000 0.0190                      10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 1.30215  1.24879 2.55093           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.6720        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.3280        | 
-------------------------------------------------------------


 Timing Path to c[21] 
  
 Path Start Point : i_64_64 (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[21] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070             1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3 Rise  0.0000 0.0000 0.7070                      1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3 Rise  0.1530 0.1530 0.0460             2.53404  24.6574  27.1914           4       100      F    K        | 
|    CTS_L2_c_tid0_293/A CLKBUF_X1 Rise  0.1540 0.0010 0.0460                      0.77983                                     F             | 
|    CTS_L2_c_tid0_293/Z CLKBUF_X1 Rise  0.1990 0.0450 0.0110             1.98082  0.77983  2.76065           1       100      F    K        | 
|    CTS_L3_c_tid0_290/A CLKBUF_X1 Rise  0.1990 0.0000 0.0110                      0.77983                                     F             | 
|    CTS_L3_c_tid0_290/Z CLKBUF_X1 Rise  0.2320 0.0330 0.0100             1.98519  0.77983  2.76502           1       100      F    K        | 
|    CTS_L4_c_tid0_287/A CLKBUF_X1 Rise  0.2330 0.0010 0.0100    0.0010            0.77983                                     F             | 
|    CTS_L4_c_tid0_287/Z CLKBUF_X1 Rise  0.2650 0.0320 0.0100             1.56765  0.949653 2.51731           1       100      F    K        | 
| Data Path:                                                                                                                                 | 
|    i_64_64/CK          DFF_X1    Rise  0.2650 0.0000 0.0100                      0.949653                                    F             | 
|    i_64_64/Q           DFF_X1    Fall  0.3540 0.0890 0.0100             1.93007  3.36228  5.29235           2       100      F             | 
|    i_64_0/A            INV_X1    Fall  0.3540 0.0000 0.0100                      1.54936                                                   | 
|    i_64_0/ZN           INV_X1    Rise  0.3760 0.0220 0.0150             0.539852 4.80781  5.34766           2       100                    | 
|    hfn_ipo_c21/A       CLKBUF_X2 Rise  0.3760 0.0000 0.0150                      1.40591                                                   | 
|    hfn_ipo_c21/Z       CLKBUF_X2 Rise  0.4760 0.1000 0.0720             14.2942  46.617   60.9112           27      100                    | 
|    i_21/EN             TBUF_X1   Rise  0.4830 0.0070 0.0720                      1.72656                                                   | 
|    i_21/Z              TBUF_X1   Fall  0.6720 0.1890 0.0190             0.280614 11.054   11.3346           1       100                    | 
|    c[21]                         Fall  0.6720 0.0000 0.0190                      10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 1.30215  1.24879 2.55093           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.6720        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.3280        | 
-------------------------------------------------------------


 Timing Path to c[26] 
  
 Path Start Point : i_64_64 (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[26] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070             1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3 Rise  0.0000 0.0000 0.7070                      1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3 Rise  0.1530 0.1530 0.0460             2.53404  24.6574  27.1914           4       100      F    K        | 
|    CTS_L2_c_tid0_293/A CLKBUF_X1 Rise  0.1540 0.0010 0.0460                      0.77983                                     F             | 
|    CTS_L2_c_tid0_293/Z CLKBUF_X1 Rise  0.1990 0.0450 0.0110             1.98082  0.77983  2.76065           1       100      F    K        | 
|    CTS_L3_c_tid0_290/A CLKBUF_X1 Rise  0.1990 0.0000 0.0110                      0.77983                                     F             | 
|    CTS_L3_c_tid0_290/Z CLKBUF_X1 Rise  0.2320 0.0330 0.0100             1.98519  0.77983  2.76502           1       100      F    K        | 
|    CTS_L4_c_tid0_287/A CLKBUF_X1 Rise  0.2330 0.0010 0.0100    0.0010            0.77983                                     F             | 
|    CTS_L4_c_tid0_287/Z CLKBUF_X1 Rise  0.2650 0.0320 0.0100             1.56765  0.949653 2.51731           1       100      F    K        | 
| Data Path:                                                                                                                                 | 
|    i_64_64/CK          DFF_X1    Rise  0.2650 0.0000 0.0100                      0.949653                                    F             | 
|    i_64_64/Q           DFF_X1    Fall  0.3540 0.0890 0.0100             1.93007  3.36228  5.29235           2       100      F             | 
|    i_64_0/A            INV_X1    Fall  0.3540 0.0000 0.0100                      1.54936                                                   | 
|    i_64_0/ZN           INV_X1    Rise  0.3760 0.0220 0.0150             0.539852 4.80781  5.34766           2       100                    | 
|    hfn_ipo_c21/A       CLKBUF_X2 Rise  0.3760 0.0000 0.0150                      1.40591                                                   | 
|    hfn_ipo_c21/Z       CLKBUF_X2 Rise  0.4760 0.1000 0.0720             14.2942  46.617   60.9112           27      100                    | 
|    i_26/EN             TBUF_X1   Rise  0.4820 0.0060 0.0720                      1.72656                                                   | 
|    i_26/Z              TBUF_X1   Fall  0.6710 0.1890 0.0190             0.510389 11.054   11.5644           1       100                    | 
|    c[26]                         Fall  0.6710 0.0000 0.0190                      10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 1.30215  1.24879 2.55093           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.6710        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.3290        | 
-------------------------------------------------------------


 Timing Path to c[25] 
  
 Path Start Point : i_64_64 (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[25] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070             1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3 Rise  0.0000 0.0000 0.7070                      1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3 Rise  0.1530 0.1530 0.0460             2.53404  24.6574  27.1914           4       100      F    K        | 
|    CTS_L2_c_tid0_293/A CLKBUF_X1 Rise  0.1540 0.0010 0.0460                      0.77983                                     F             | 
|    CTS_L2_c_tid0_293/Z CLKBUF_X1 Rise  0.1990 0.0450 0.0110             1.98082  0.77983  2.76065           1       100      F    K        | 
|    CTS_L3_c_tid0_290/A CLKBUF_X1 Rise  0.1990 0.0000 0.0110                      0.77983                                     F             | 
|    CTS_L3_c_tid0_290/Z CLKBUF_X1 Rise  0.2320 0.0330 0.0100             1.98519  0.77983  2.76502           1       100      F    K        | 
|    CTS_L4_c_tid0_287/A CLKBUF_X1 Rise  0.2330 0.0010 0.0100    0.0010            0.77983                                     F             | 
|    CTS_L4_c_tid0_287/Z CLKBUF_X1 Rise  0.2650 0.0320 0.0100             1.56765  0.949653 2.51731           1       100      F    K        | 
| Data Path:                                                                                                                                 | 
|    i_64_64/CK          DFF_X1    Rise  0.2650 0.0000 0.0100                      0.949653                                    F             | 
|    i_64_64/Q           DFF_X1    Fall  0.3540 0.0890 0.0100             1.93007  3.36228  5.29235           2       100      F             | 
|    i_64_0/A            INV_X1    Fall  0.3540 0.0000 0.0100                      1.54936                                                   | 
|    i_64_0/ZN           INV_X1    Rise  0.3760 0.0220 0.0150             0.539852 4.80781  5.34766           2       100                    | 
|    hfn_ipo_c21/A       CLKBUF_X2 Rise  0.3760 0.0000 0.0150                      1.40591                                                   | 
|    hfn_ipo_c21/Z       CLKBUF_X2 Rise  0.4760 0.1000 0.0720             14.2942  46.617   60.9112           27      100                    | 
|    i_25/EN             TBUF_X1   Rise  0.4820 0.0060 0.0720                      1.72656                                                   | 
|    i_25/Z              TBUF_X1   Fall  0.6710 0.1890 0.0190             0.461857 11.054   11.5158           1       100                    | 
|    c[25]                         Fall  0.6710 0.0000 0.0190                      10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 1.30215  1.24879 2.55093           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.6710        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.3290        | 
-------------------------------------------------------------


 Timing Path to c[24] 
  
 Path Start Point : i_64_64 (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[24] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070             1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3 Rise  0.0000 0.0000 0.7070                      1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3 Rise  0.1530 0.1530 0.0460             2.53404  24.6574  27.1914           4       100      F    K        | 
|    CTS_L2_c_tid0_293/A CLKBUF_X1 Rise  0.1540 0.0010 0.0460                      0.77983                                     F             | 
|    CTS_L2_c_tid0_293/Z CLKBUF_X1 Rise  0.1990 0.0450 0.0110             1.98082  0.77983  2.76065           1       100      F    K        | 
|    CTS_L3_c_tid0_290/A CLKBUF_X1 Rise  0.1990 0.0000 0.0110                      0.77983                                     F             | 
|    CTS_L3_c_tid0_290/Z CLKBUF_X1 Rise  0.2320 0.0330 0.0100             1.98519  0.77983  2.76502           1       100      F    K        | 
|    CTS_L4_c_tid0_287/A CLKBUF_X1 Rise  0.2330 0.0010 0.0100    0.0010            0.77983                                     F             | 
|    CTS_L4_c_tid0_287/Z CLKBUF_X1 Rise  0.2650 0.0320 0.0100             1.56765  0.949653 2.51731           1       100      F    K        | 
| Data Path:                                                                                                                                 | 
|    i_64_64/CK          DFF_X1    Rise  0.2650 0.0000 0.0100                      0.949653                                    F             | 
|    i_64_64/Q           DFF_X1    Fall  0.3540 0.0890 0.0100             1.93007  3.36228  5.29235           2       100      F             | 
|    i_64_0/A            INV_X1    Fall  0.3540 0.0000 0.0100                      1.54936                                                   | 
|    i_64_0/ZN           INV_X1    Rise  0.3760 0.0220 0.0150             0.539852 4.80781  5.34766           2       100                    | 
|    hfn_ipo_c21/A       CLKBUF_X2 Rise  0.3760 0.0000 0.0150                      1.40591                                                   | 
|    hfn_ipo_c21/Z       CLKBUF_X2 Rise  0.4760 0.1000 0.0720             14.2942  46.617   60.9112           27      100                    | 
|    i_24/EN             TBUF_X1   Rise  0.4820 0.0060 0.0720                      1.72656                                                   | 
|    i_24/Z              TBUF_X1   Fall  0.6710 0.1890 0.0190             0.212529 11.054   11.2665           1       100                    | 
|    c[24]                         Fall  0.6710 0.0000 0.0190                      10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 1.30215  1.24879 2.55093           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.6710        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.3290        | 
-------------------------------------------------------------


 Timing Path to c[23] 
  
 Path Start Point : i_64_64 (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[23] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070             1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3 Rise  0.0000 0.0000 0.7070                      1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3 Rise  0.1530 0.1530 0.0460             2.53404  24.6574  27.1914           4       100      F    K        | 
|    CTS_L2_c_tid0_293/A CLKBUF_X1 Rise  0.1540 0.0010 0.0460                      0.77983                                     F             | 
|    CTS_L2_c_tid0_293/Z CLKBUF_X1 Rise  0.1990 0.0450 0.0110             1.98082  0.77983  2.76065           1       100      F    K        | 
|    CTS_L3_c_tid0_290/A CLKBUF_X1 Rise  0.1990 0.0000 0.0110                      0.77983                                     F             | 
|    CTS_L3_c_tid0_290/Z CLKBUF_X1 Rise  0.2320 0.0330 0.0100             1.98519  0.77983  2.76502           1       100      F    K        | 
|    CTS_L4_c_tid0_287/A CLKBUF_X1 Rise  0.2330 0.0010 0.0100    0.0010            0.77983                                     F             | 
|    CTS_L4_c_tid0_287/Z CLKBUF_X1 Rise  0.2650 0.0320 0.0100             1.56765  0.949653 2.51731           1       100      F    K        | 
| Data Path:                                                                                                                                 | 
|    i_64_64/CK          DFF_X1    Rise  0.2650 0.0000 0.0100                      0.949653                                    F             | 
|    i_64_64/Q           DFF_X1    Fall  0.3540 0.0890 0.0100             1.93007  3.36228  5.29235           2       100      F             | 
|    i_64_0/A            INV_X1    Fall  0.3540 0.0000 0.0100                      1.54936                                                   | 
|    i_64_0/ZN           INV_X1    Rise  0.3760 0.0220 0.0150             0.539852 4.80781  5.34766           2       100                    | 
|    hfn_ipo_c21/A       CLKBUF_X2 Rise  0.3760 0.0000 0.0150                      1.40591                                                   | 
|    hfn_ipo_c21/Z       CLKBUF_X2 Rise  0.4760 0.1000 0.0720             14.2942  46.617   60.9112           27      100                    | 
|    i_23/EN             TBUF_X1   Rise  0.4820 0.0060 0.0720                      1.72656                                                   | 
|    i_23/Z              TBUF_X1   Fall  0.6710 0.1890 0.0190             0.204054 11.054   11.258            1       100                    | 
|    c[23]                         Fall  0.6710 0.0000 0.0190                      10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 1.30215  1.24879 2.55093           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.6710        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.3290        | 
-------------------------------------------------------------


 Timing Path to c[37] 
  
 Path Start Point : i_64_64 (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[37] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070             1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3 Rise  0.0000 0.0000 0.7070                      1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3 Rise  0.1530 0.1530 0.0460             2.53404  24.6574  27.1914           4       100      F    K        | 
|    CTS_L2_c_tid0_293/A CLKBUF_X1 Rise  0.1540 0.0010 0.0460                      0.77983                                     F             | 
|    CTS_L2_c_tid0_293/Z CLKBUF_X1 Rise  0.1990 0.0450 0.0110             1.98082  0.77983  2.76065           1       100      F    K        | 
|    CTS_L3_c_tid0_290/A CLKBUF_X1 Rise  0.1990 0.0000 0.0110                      0.77983                                     F             | 
|    CTS_L3_c_tid0_290/Z CLKBUF_X1 Rise  0.2320 0.0330 0.0100             1.98519  0.77983  2.76502           1       100      F    K        | 
|    CTS_L4_c_tid0_287/A CLKBUF_X1 Rise  0.2330 0.0010 0.0100    0.0010            0.77983                                     F             | 
|    CTS_L4_c_tid0_287/Z CLKBUF_X1 Rise  0.2650 0.0320 0.0100             1.56765  0.949653 2.51731           1       100      F    K        | 
| Data Path:                                                                                                                                 | 
|    i_64_64/CK          DFF_X1    Rise  0.2650 0.0000 0.0100                      0.949653                                    F             | 
|    i_64_64/Q           DFF_X1    Fall  0.3540 0.0890 0.0100             1.93007  3.36228  5.29235           2       100      F             | 
|    i_64_0/A            INV_X1    Fall  0.3540 0.0000 0.0100                      1.54936                                                   | 
|    i_64_0/ZN           INV_X1    Rise  0.3760 0.0220 0.0150             0.539852 4.80781  5.34766           2       100                    | 
|    hfn_ipo_c21/A       CLKBUF_X2 Rise  0.3760 0.0000 0.0150                      1.40591                                                   | 
|    hfn_ipo_c21/Z       CLKBUF_X2 Rise  0.4760 0.1000 0.0720             14.2942  46.617   60.9112           27      100                    | 
|    i_37/EN             TBUF_X1   Rise  0.4810 0.0050 0.0720                      1.72656                                                   | 
|    i_37/Z              TBUF_X1   Fall  0.6700 0.1890 0.0190             0.311053 11.054   11.365            1       100                    | 
|    c[37]                         Fall  0.6700 0.0000 0.0190                      10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 1.30215  1.24879 2.55093           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.6700        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.3300        | 
-------------------------------------------------------------


 Timing Path to c[36] 
  
 Path Start Point : i_64_64 (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[36] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070             1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3 Rise  0.0000 0.0000 0.7070                      1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3 Rise  0.1530 0.1530 0.0460             2.53404  24.6574  27.1914           4       100      F    K        | 
|    CTS_L2_c_tid0_293/A CLKBUF_X1 Rise  0.1540 0.0010 0.0460                      0.77983                                     F             | 
|    CTS_L2_c_tid0_293/Z CLKBUF_X1 Rise  0.1990 0.0450 0.0110             1.98082  0.77983  2.76065           1       100      F    K        | 
|    CTS_L3_c_tid0_290/A CLKBUF_X1 Rise  0.1990 0.0000 0.0110                      0.77983                                     F             | 
|    CTS_L3_c_tid0_290/Z CLKBUF_X1 Rise  0.2320 0.0330 0.0100             1.98519  0.77983  2.76502           1       100      F    K        | 
|    CTS_L4_c_tid0_287/A CLKBUF_X1 Rise  0.2330 0.0010 0.0100    0.0010            0.77983                                     F             | 
|    CTS_L4_c_tid0_287/Z CLKBUF_X1 Rise  0.2650 0.0320 0.0100             1.56765  0.949653 2.51731           1       100      F    K        | 
| Data Path:                                                                                                                                 | 
|    i_64_64/CK          DFF_X1    Rise  0.2650 0.0000 0.0100                      0.949653                                    F             | 
|    i_64_64/Q           DFF_X1    Fall  0.3540 0.0890 0.0100             1.93007  3.36228  5.29235           2       100      F             | 
|    i_64_0/A            INV_X1    Fall  0.3540 0.0000 0.0100                      1.54936                                                   | 
|    i_64_0/ZN           INV_X1    Rise  0.3760 0.0220 0.0150             0.539852 4.80781  5.34766           2       100                    | 
|    hfn_ipo_c21/A       CLKBUF_X2 Rise  0.3760 0.0000 0.0150                      1.40591                                                   | 
|    hfn_ipo_c21/Z       CLKBUF_X2 Rise  0.4760 0.1000 0.0720             14.2942  46.617   60.9112           27      100                    | 
|    i_36/EN             TBUF_X1   Rise  0.4810 0.0050 0.0720                      1.72656                                                   | 
|    i_36/Z              TBUF_X1   Fall  0.6700 0.1890 0.0190             0.180009 11.054   11.234            1       100                    | 
|    c[36]                         Fall  0.6700 0.0000 0.0190                      10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 1.30215  1.24879 2.55093           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.6700        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.3300        | 
-------------------------------------------------------------


 Timing Path to c[35] 
  
 Path Start Point : i_64_64 (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[35] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070             1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3 Rise  0.0000 0.0000 0.7070                      1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3 Rise  0.1530 0.1530 0.0460             2.53404  24.6574  27.1914           4       100      F    K        | 
|    CTS_L2_c_tid0_293/A CLKBUF_X1 Rise  0.1540 0.0010 0.0460                      0.77983                                     F             | 
|    CTS_L2_c_tid0_293/Z CLKBUF_X1 Rise  0.1990 0.0450 0.0110             1.98082  0.77983  2.76065           1       100      F    K        | 
|    CTS_L3_c_tid0_290/A CLKBUF_X1 Rise  0.1990 0.0000 0.0110                      0.77983                                     F             | 
|    CTS_L3_c_tid0_290/Z CLKBUF_X1 Rise  0.2320 0.0330 0.0100             1.98519  0.77983  2.76502           1       100      F    K        | 
|    CTS_L4_c_tid0_287/A CLKBUF_X1 Rise  0.2330 0.0010 0.0100    0.0010            0.77983                                     F             | 
|    CTS_L4_c_tid0_287/Z CLKBUF_X1 Rise  0.2650 0.0320 0.0100             1.56765  0.949653 2.51731           1       100      F    K        | 
| Data Path:                                                                                                                                 | 
|    i_64_64/CK          DFF_X1    Rise  0.2650 0.0000 0.0100                      0.949653                                    F             | 
|    i_64_64/Q           DFF_X1    Fall  0.3540 0.0890 0.0100             1.93007  3.36228  5.29235           2       100      F             | 
|    i_64_0/A            INV_X1    Fall  0.3540 0.0000 0.0100                      1.54936                                                   | 
|    i_64_0/ZN           INV_X1    Rise  0.3760 0.0220 0.0150             0.539852 4.80781  5.34766           2       100                    | 
|    hfn_ipo_c21/A       CLKBUF_X2 Rise  0.3760 0.0000 0.0150                      1.40591                                                   | 
|    hfn_ipo_c21/Z       CLKBUF_X2 Rise  0.4760 0.1000 0.0720             14.2942  46.617   60.9112           27      100                    | 
|    i_35/EN             TBUF_X1   Rise  0.4810 0.0050 0.0720                      1.72656                                                   | 
|    i_35/Z              TBUF_X1   Fall  0.6700 0.1890 0.0190             0.676377 11.054   11.7304           1       100                    | 
|    c[35]                         Fall  0.6700 0.0000 0.0190                      10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 1.30215  1.24879 2.55093           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.6700        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.3300        | 
-------------------------------------------------------------


 Timing Path to c[34] 
  
 Path Start Point : i_64_64 (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[34] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070             1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3 Rise  0.0000 0.0000 0.7070                      1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3 Rise  0.1530 0.1530 0.0460             2.53404  24.6574  27.1914           4       100      F    K        | 
|    CTS_L2_c_tid0_293/A CLKBUF_X1 Rise  0.1540 0.0010 0.0460                      0.77983                                     F             | 
|    CTS_L2_c_tid0_293/Z CLKBUF_X1 Rise  0.1990 0.0450 0.0110             1.98082  0.77983  2.76065           1       100      F    K        | 
|    CTS_L3_c_tid0_290/A CLKBUF_X1 Rise  0.1990 0.0000 0.0110                      0.77983                                     F             | 
|    CTS_L3_c_tid0_290/Z CLKBUF_X1 Rise  0.2320 0.0330 0.0100             1.98519  0.77983  2.76502           1       100      F    K        | 
|    CTS_L4_c_tid0_287/A CLKBUF_X1 Rise  0.2330 0.0010 0.0100    0.0010            0.77983                                     F             | 
|    CTS_L4_c_tid0_287/Z CLKBUF_X1 Rise  0.2650 0.0320 0.0100             1.56765  0.949653 2.51731           1       100      F    K        | 
| Data Path:                                                                                                                                 | 
|    i_64_64/CK          DFF_X1    Rise  0.2650 0.0000 0.0100                      0.949653                                    F             | 
|    i_64_64/Q           DFF_X1    Fall  0.3540 0.0890 0.0100             1.93007  3.36228  5.29235           2       100      F             | 
|    i_64_0/A            INV_X1    Fall  0.3540 0.0000 0.0100                      1.54936                                                   | 
|    i_64_0/ZN           INV_X1    Rise  0.3760 0.0220 0.0150             0.539852 4.80781  5.34766           2       100                    | 
|    hfn_ipo_c21/A       CLKBUF_X2 Rise  0.3760 0.0000 0.0150                      1.40591                                                   | 
|    hfn_ipo_c21/Z       CLKBUF_X2 Rise  0.4760 0.1000 0.0720             14.2942  46.617   60.9112           27      100                    | 
|    i_34/EN             TBUF_X1   Rise  0.4810 0.0050 0.0720                      1.72656                                                   | 
|    i_34/Z              TBUF_X1   Fall  0.6700 0.1890 0.0190             0.485257 11.054   11.5392           1       100                    | 
|    c[34]                         Fall  0.6700 0.0000 0.0190                      10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 1.30215  1.24879 2.55093           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.6700        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.3300        | 
-------------------------------------------------------------


 Timing Path to c[33] 
  
 Path Start Point : i_64_64 (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[33] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070             1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3 Rise  0.0000 0.0000 0.7070                      1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3 Rise  0.1530 0.1530 0.0460             2.53404  24.6574  27.1914           4       100      F    K        | 
|    CTS_L2_c_tid0_293/A CLKBUF_X1 Rise  0.1540 0.0010 0.0460                      0.77983                                     F             | 
|    CTS_L2_c_tid0_293/Z CLKBUF_X1 Rise  0.1990 0.0450 0.0110             1.98082  0.77983  2.76065           1       100      F    K        | 
|    CTS_L3_c_tid0_290/A CLKBUF_X1 Rise  0.1990 0.0000 0.0110                      0.77983                                     F             | 
|    CTS_L3_c_tid0_290/Z CLKBUF_X1 Rise  0.2320 0.0330 0.0100             1.98519  0.77983  2.76502           1       100      F    K        | 
|    CTS_L4_c_tid0_287/A CLKBUF_X1 Rise  0.2330 0.0010 0.0100    0.0010            0.77983                                     F             | 
|    CTS_L4_c_tid0_287/Z CLKBUF_X1 Rise  0.2650 0.0320 0.0100             1.56765  0.949653 2.51731           1       100      F    K        | 
| Data Path:                                                                                                                                 | 
|    i_64_64/CK          DFF_X1    Rise  0.2650 0.0000 0.0100                      0.949653                                    F             | 
|    i_64_64/Q           DFF_X1    Fall  0.3540 0.0890 0.0100             1.93007  3.36228  5.29235           2       100      F             | 
|    i_64_0/A            INV_X1    Fall  0.3540 0.0000 0.0100                      1.54936                                                   | 
|    i_64_0/ZN           INV_X1    Rise  0.3760 0.0220 0.0150             0.539852 4.80781  5.34766           2       100                    | 
|    hfn_ipo_c21/A       CLKBUF_X2 Rise  0.3760 0.0000 0.0150                      1.40591                                                   | 
|    hfn_ipo_c21/Z       CLKBUF_X2 Rise  0.4760 0.1000 0.0720             14.2942  46.617   60.9112           27      100                    | 
|    i_33/EN             TBUF_X1   Rise  0.4810 0.0050 0.0720                      1.72656                                                   | 
|    i_33/Z              TBUF_X1   Fall  0.6700 0.1890 0.0190             0.642339 11.054   11.6963           1       100                    | 
|    c[33]                         Fall  0.6700 0.0000 0.0190                      10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 1.30215  1.24879 2.55093           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.6700        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.3300        | 
-------------------------------------------------------------


 Timing Path to c[30] 
  
 Path Start Point : i_64_64 (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[30] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070             1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3 Rise  0.0000 0.0000 0.7070                      1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3 Rise  0.1530 0.1530 0.0460             2.53404  24.6574  27.1914           4       100      F    K        | 
|    CTS_L2_c_tid0_293/A CLKBUF_X1 Rise  0.1540 0.0010 0.0460                      0.77983                                     F             | 
|    CTS_L2_c_tid0_293/Z CLKBUF_X1 Rise  0.1990 0.0450 0.0110             1.98082  0.77983  2.76065           1       100      F    K        | 
|    CTS_L3_c_tid0_290/A CLKBUF_X1 Rise  0.1990 0.0000 0.0110                      0.77983                                     F             | 
|    CTS_L3_c_tid0_290/Z CLKBUF_X1 Rise  0.2320 0.0330 0.0100             1.98519  0.77983  2.76502           1       100      F    K        | 
|    CTS_L4_c_tid0_287/A CLKBUF_X1 Rise  0.2330 0.0010 0.0100    0.0010            0.77983                                     F             | 
|    CTS_L4_c_tid0_287/Z CLKBUF_X1 Rise  0.2650 0.0320 0.0100             1.56765  0.949653 2.51731           1       100      F    K        | 
| Data Path:                                                                                                                                 | 
|    i_64_64/CK          DFF_X1    Rise  0.2650 0.0000 0.0100                      0.949653                                    F             | 
|    i_64_64/Q           DFF_X1    Fall  0.3540 0.0890 0.0100             1.93007  3.36228  5.29235           2       100      F             | 
|    i_64_0/A            INV_X1    Fall  0.3540 0.0000 0.0100                      1.54936                                                   | 
|    i_64_0/ZN           INV_X1    Rise  0.3760 0.0220 0.0150             0.539852 4.80781  5.34766           2       100                    | 
|    hfn_ipo_c21/A       CLKBUF_X2 Rise  0.3760 0.0000 0.0150                      1.40591                                                   | 
|    hfn_ipo_c21/Z       CLKBUF_X2 Rise  0.4760 0.1000 0.0720             14.2942  46.617   60.9112           27      100                    | 
|    i_30/EN             TBUF_X1   Rise  0.4810 0.0050 0.0720                      1.72656                                                   | 
|    i_30/Z              TBUF_X1   Fall  0.6700 0.1890 0.0180             0.146044 11.054   11.2              1       100                    | 
|    c[30]                         Fall  0.6700 0.0000 0.0180                      10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 1.30215  1.24879 2.55093           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.6700        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.3300        | 
-------------------------------------------------------------


 Timing Path to c[29] 
  
 Path Start Point : i_64_64 (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[29] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070             1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3 Rise  0.0000 0.0000 0.7070                      1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3 Rise  0.1530 0.1530 0.0460             2.53404  24.6574  27.1914           4       100      F    K        | 
|    CTS_L2_c_tid0_293/A CLKBUF_X1 Rise  0.1540 0.0010 0.0460                      0.77983                                     F             | 
|    CTS_L2_c_tid0_293/Z CLKBUF_X1 Rise  0.1990 0.0450 0.0110             1.98082  0.77983  2.76065           1       100      F    K        | 
|    CTS_L3_c_tid0_290/A CLKBUF_X1 Rise  0.1990 0.0000 0.0110                      0.77983                                     F             | 
|    CTS_L3_c_tid0_290/Z CLKBUF_X1 Rise  0.2320 0.0330 0.0100             1.98519  0.77983  2.76502           1       100      F    K        | 
|    CTS_L4_c_tid0_287/A CLKBUF_X1 Rise  0.2330 0.0010 0.0100    0.0010            0.77983                                     F             | 
|    CTS_L4_c_tid0_287/Z CLKBUF_X1 Rise  0.2650 0.0320 0.0100             1.56765  0.949653 2.51731           1       100      F    K        | 
| Data Path:                                                                                                                                 | 
|    i_64_64/CK          DFF_X1    Rise  0.2650 0.0000 0.0100                      0.949653                                    F             | 
|    i_64_64/Q           DFF_X1    Fall  0.3540 0.0890 0.0100             1.93007  3.36228  5.29235           2       100      F             | 
|    i_64_0/A            INV_X1    Fall  0.3540 0.0000 0.0100                      1.54936                                                   | 
|    i_64_0/ZN           INV_X1    Rise  0.3760 0.0220 0.0150             0.539852 4.80781  5.34766           2       100                    | 
|    hfn_ipo_c21/A       CLKBUF_X2 Rise  0.3760 0.0000 0.0150                      1.40591                                                   | 
|    hfn_ipo_c21/Z       CLKBUF_X2 Rise  0.4760 0.1000 0.0720             14.2942  46.617   60.9112           27      100                    | 
|    i_29/EN             TBUF_X1   Rise  0.4810 0.0050 0.0720                      1.72656                                                   | 
|    i_29/Z              TBUF_X1   Fall  0.6700 0.1890 0.0190             0.627625 11.054   11.6816           1       100                    | 
|    c[29]                         Fall  0.6700 0.0000 0.0190                      10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 1.30215  1.24879 2.55093           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.6700        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.3300        | 
-------------------------------------------------------------


 Timing Path to c[28] 
  
 Path Start Point : i_64_64 (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[28] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070             1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3 Rise  0.0000 0.0000 0.7070                      1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3 Rise  0.1530 0.1530 0.0460             2.53404  24.6574  27.1914           4       100      F    K        | 
|    CTS_L2_c_tid0_293/A CLKBUF_X1 Rise  0.1540 0.0010 0.0460                      0.77983                                     F             | 
|    CTS_L2_c_tid0_293/Z CLKBUF_X1 Rise  0.1990 0.0450 0.0110             1.98082  0.77983  2.76065           1       100      F    K        | 
|    CTS_L3_c_tid0_290/A CLKBUF_X1 Rise  0.1990 0.0000 0.0110                      0.77983                                     F             | 
|    CTS_L3_c_tid0_290/Z CLKBUF_X1 Rise  0.2320 0.0330 0.0100             1.98519  0.77983  2.76502           1       100      F    K        | 
|    CTS_L4_c_tid0_287/A CLKBUF_X1 Rise  0.2330 0.0010 0.0100    0.0010            0.77983                                     F             | 
|    CTS_L4_c_tid0_287/Z CLKBUF_X1 Rise  0.2650 0.0320 0.0100             1.56765  0.949653 2.51731           1       100      F    K        | 
| Data Path:                                                                                                                                 | 
|    i_64_64/CK          DFF_X1    Rise  0.2650 0.0000 0.0100                      0.949653                                    F             | 
|    i_64_64/Q           DFF_X1    Fall  0.3540 0.0890 0.0100             1.93007  3.36228  5.29235           2       100      F             | 
|    i_64_0/A            INV_X1    Fall  0.3540 0.0000 0.0100                      1.54936                                                   | 
|    i_64_0/ZN           INV_X1    Rise  0.3760 0.0220 0.0150             0.539852 4.80781  5.34766           2       100                    | 
|    hfn_ipo_c21/A       CLKBUF_X2 Rise  0.3760 0.0000 0.0150                      1.40591                                                   | 
|    hfn_ipo_c21/Z       CLKBUF_X2 Rise  0.4760 0.1000 0.0720             14.2942  46.617   60.9112           27      100                    | 
|    i_28/EN             TBUF_X1   Rise  0.4810 0.0050 0.0720                      1.72656                                                   | 
|    i_28/Z              TBUF_X1   Fall  0.6700 0.1890 0.0190             0.484444 11.054   11.5384           1       100                    | 
|    c[28]                         Fall  0.6700 0.0000 0.0190                      10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 1.30215  1.24879 2.55093           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.6700        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.3300        | 
-------------------------------------------------------------


 Timing Path to c[27] 
  
 Path Start Point : i_64_64 (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[27] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070             1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3 Rise  0.0000 0.0000 0.7070                      1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3 Rise  0.1530 0.1530 0.0460             2.53404  24.6574  27.1914           4       100      F    K        | 
|    CTS_L2_c_tid0_293/A CLKBUF_X1 Rise  0.1540 0.0010 0.0460                      0.77983                                     F             | 
|    CTS_L2_c_tid0_293/Z CLKBUF_X1 Rise  0.1990 0.0450 0.0110             1.98082  0.77983  2.76065           1       100      F    K        | 
|    CTS_L3_c_tid0_290/A CLKBUF_X1 Rise  0.1990 0.0000 0.0110                      0.77983                                     F             | 
|    CTS_L3_c_tid0_290/Z CLKBUF_X1 Rise  0.2320 0.0330 0.0100             1.98519  0.77983  2.76502           1       100      F    K        | 
|    CTS_L4_c_tid0_287/A CLKBUF_X1 Rise  0.2330 0.0010 0.0100    0.0010            0.77983                                     F             | 
|    CTS_L4_c_tid0_287/Z CLKBUF_X1 Rise  0.2650 0.0320 0.0100             1.56765  0.949653 2.51731           1       100      F    K        | 
| Data Path:                                                                                                                                 | 
|    i_64_64/CK          DFF_X1    Rise  0.2650 0.0000 0.0100                      0.949653                                    F             | 
|    i_64_64/Q           DFF_X1    Fall  0.3540 0.0890 0.0100             1.93007  3.36228  5.29235           2       100      F             | 
|    i_64_0/A            INV_X1    Fall  0.3540 0.0000 0.0100                      1.54936                                                   | 
|    i_64_0/ZN           INV_X1    Rise  0.3760 0.0220 0.0150             0.539852 4.80781  5.34766           2       100                    | 
|    hfn_ipo_c21/A       CLKBUF_X2 Rise  0.3760 0.0000 0.0150                      1.40591                                                   | 
|    hfn_ipo_c21/Z       CLKBUF_X2 Rise  0.4760 0.1000 0.0720             14.2942  46.617   60.9112           27      100                    | 
|    i_27/EN             TBUF_X1   Rise  0.4810 0.0050 0.0720                      1.72656                                                   | 
|    i_27/Z              TBUF_X1   Fall  0.6700 0.1890 0.0190             0.170513 11.054   11.2245           1       100                    | 
|    c[27]                         Fall  0.6700 0.0000 0.0190                      10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 1.30215  1.24879 2.55093           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.6700        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.3300        | 
-------------------------------------------------------------


 Timing Path to c[62] 
  
 Path Start Point : i_64_64 (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[62] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070             1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3 Rise  0.0000 0.0000 0.7070                      1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3 Rise  0.1530 0.1530 0.0460             2.53404  24.6574  27.1914           4       100      F    K        | 
|    CTS_L2_c_tid0_293/A CLKBUF_X1 Rise  0.1540 0.0010 0.0460                      0.77983                                     F             | 
|    CTS_L2_c_tid0_293/Z CLKBUF_X1 Rise  0.1990 0.0450 0.0110             1.98082  0.77983  2.76065           1       100      F    K        | 
|    CTS_L3_c_tid0_290/A CLKBUF_X1 Rise  0.1990 0.0000 0.0110                      0.77983                                     F             | 
|    CTS_L3_c_tid0_290/Z CLKBUF_X1 Rise  0.2320 0.0330 0.0100             1.98519  0.77983  2.76502           1       100      F    K        | 
|    CTS_L4_c_tid0_287/A CLKBUF_X1 Rise  0.2330 0.0010 0.0100    0.0010            0.77983                                     F             | 
|    CTS_L4_c_tid0_287/Z CLKBUF_X1 Rise  0.2650 0.0320 0.0100             1.56765  0.949653 2.51731           1       100      F    K        | 
| Data Path:                                                                                                                                 | 
|    i_64_64/CK          DFF_X1    Rise  0.2650 0.0000 0.0100                      0.949653                                    F             | 
|    i_64_64/Q           DFF_X1    Fall  0.3540 0.0890 0.0100             1.93007  3.36228  5.29235           2       100      F             | 
|    i_64_0/A            INV_X1    Fall  0.3540 0.0000 0.0100                      1.54936                                                   | 
|    i_64_0/ZN           INV_X1    Rise  0.3760 0.0220 0.0150             0.539852 4.80781  5.34766           2       100                    | 
|    hfn_ipo_c21/A       CLKBUF_X2 Rise  0.3760 0.0000 0.0150                      1.40591                                                   | 
|    hfn_ipo_c21/Z       CLKBUF_X2 Rise  0.4760 0.1000 0.0720             14.2942  46.617   60.9112           27      100                    | 
|    i_62/EN             TBUF_X1   Rise  0.4760 0.0000 0.0720                      1.72656                                                   | 
|    i_62/Z              TBUF_X1   Fall  0.6650 0.1890 0.0280             7.55026  11.054   18.6042           1       100                    | 
|    c[62]                         Fall  0.6690 0.0040 0.0280                      10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 1.30215  1.24879 2.55093           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.6690        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.3310        | 
-------------------------------------------------------------


 Timing Path to c[32] 
  
 Path Start Point : i_64_64 (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[32] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070             1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3 Rise  0.0000 0.0000 0.7070                      1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3 Rise  0.1530 0.1530 0.0460             2.53404  24.6574  27.1914           4       100      F    K        | 
|    CTS_L2_c_tid0_293/A CLKBUF_X1 Rise  0.1540 0.0010 0.0460                      0.77983                                     F             | 
|    CTS_L2_c_tid0_293/Z CLKBUF_X1 Rise  0.1990 0.0450 0.0110             1.98082  0.77983  2.76065           1       100      F    K        | 
|    CTS_L3_c_tid0_290/A CLKBUF_X1 Rise  0.1990 0.0000 0.0110                      0.77983                                     F             | 
|    CTS_L3_c_tid0_290/Z CLKBUF_X1 Rise  0.2320 0.0330 0.0100             1.98519  0.77983  2.76502           1       100      F    K        | 
|    CTS_L4_c_tid0_287/A CLKBUF_X1 Rise  0.2330 0.0010 0.0100    0.0010            0.77983                                     F             | 
|    CTS_L4_c_tid0_287/Z CLKBUF_X1 Rise  0.2650 0.0320 0.0100             1.56765  0.949653 2.51731           1       100      F    K        | 
| Data Path:                                                                                                                                 | 
|    i_64_64/CK          DFF_X1    Rise  0.2650 0.0000 0.0100                      0.949653                                    F             | 
|    i_64_64/Q           DFF_X1    Fall  0.3540 0.0890 0.0100             1.93007  3.36228  5.29235           2       100      F             | 
|    i_64_0/A            INV_X1    Fall  0.3540 0.0000 0.0100                      1.54936                                                   | 
|    i_64_0/ZN           INV_X1    Rise  0.3760 0.0220 0.0150             0.539852 4.80781  5.34766           2       100                    | 
|    hfn_ipo_c21/A       CLKBUF_X2 Rise  0.3760 0.0000 0.0150                      1.40591                                                   | 
|    hfn_ipo_c21/Z       CLKBUF_X2 Rise  0.4760 0.1000 0.0720             14.2942  46.617   60.9112           27      100                    | 
|    i_32/EN             TBUF_X1   Rise  0.4780 0.0020 0.0720                      1.72656                                                   | 
|    i_32/Z              TBUF_X1   Fall  0.6670 0.1890 0.0240             4.96836  11.054   16.0223           1       100                    | 
|    c[32]                         Fall  0.6690 0.0020 0.0240                      10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 1.30215  1.24879 2.55093           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.6690        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.3310        | 
-------------------------------------------------------------


 Timing Path to c[31] 
  
 Path Start Point : i_64_64 (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[31] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070             1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3 Rise  0.0000 0.0000 0.7070                      1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3 Rise  0.1530 0.1530 0.0460             2.53404  24.6574  27.1914           4       100      F    K        | 
|    CTS_L2_c_tid0_293/A CLKBUF_X1 Rise  0.1540 0.0010 0.0460                      0.77983                                     F             | 
|    CTS_L2_c_tid0_293/Z CLKBUF_X1 Rise  0.1990 0.0450 0.0110             1.98082  0.77983  2.76065           1       100      F    K        | 
|    CTS_L3_c_tid0_290/A CLKBUF_X1 Rise  0.1990 0.0000 0.0110                      0.77983                                     F             | 
|    CTS_L3_c_tid0_290/Z CLKBUF_X1 Rise  0.2320 0.0330 0.0100             1.98519  0.77983  2.76502           1       100      F    K        | 
|    CTS_L4_c_tid0_287/A CLKBUF_X1 Rise  0.2330 0.0010 0.0100    0.0010            0.77983                                     F             | 
|    CTS_L4_c_tid0_287/Z CLKBUF_X1 Rise  0.2650 0.0320 0.0100             1.56765  0.949653 2.51731           1       100      F    K        | 
| Data Path:                                                                                                                                 | 
|    i_64_64/CK          DFF_X1    Rise  0.2650 0.0000 0.0100                      0.949653                                    F             | 
|    i_64_64/Q           DFF_X1    Fall  0.3540 0.0890 0.0100             1.93007  3.36228  5.29235           2       100      F             | 
|    i_64_0/A            INV_X1    Fall  0.3540 0.0000 0.0100                      1.54936                                                   | 
|    i_64_0/ZN           INV_X1    Rise  0.3760 0.0220 0.0150             0.539852 4.80781  5.34766           2       100                    | 
|    hfn_ipo_c21/A       CLKBUF_X2 Rise  0.3760 0.0000 0.0150                      1.40591                                                   | 
|    hfn_ipo_c21/Z       CLKBUF_X2 Rise  0.4760 0.1000 0.0720             14.2942  46.617   60.9112           27      100                    | 
|    i_31/EN             TBUF_X1   Rise  0.4800 0.0040 0.0720                      1.72656                                                   | 
|    i_31/Z              TBUF_X1   Fall  0.6690 0.1890 0.0190             0.643083 11.054   11.6971           1       100                    | 
|    c[31]                         Fall  0.6690 0.0000 0.0190                      10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 1.30215  1.24879 2.55093           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.6690        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.3310        | 
-------------------------------------------------------------


 Timing Path to c_reg[49]/D 
  
 Path Start Point : SC_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[49] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.7070             1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A      CLKBUF_X3     Rise  0.0000 0.0000 0.7070                      1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z      CLKBUF_X3     Rise  0.1530 0.1530 0.0460             2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_SC_reg/CK       CLKGATETST_X8 Rise  0.1540 0.0010 0.0460                      7.95918                                     FA            | 
|    clk_gate_SC_reg/GCK      CLKGATETST_X8 Rise  0.1860 0.0320 0.0070             5.25557  1.42116  6.67673           1       100      FA   K        | 
|    CTS_L3_c_tid1_111/A      CLKBUF_X3     Rise  0.1860 0.0000 0.0070                      1.42116                                     F             | 
|    CTS_L3_c_tid1_111/Z      CLKBUF_X3     Rise  0.2720 0.0860 0.0740             46.9985  36.0868  83.0854           38      100      F    K        | 
| Data Path:                                                                                                                                          | 
|    SC_reg[3]/CK             DFF_X1        Rise  0.2810 0.0090 0.0730                      0.949653                                    F             | 
|    SC_reg[3]/Q              DFF_X1        Fall  0.3870 0.1060 0.0120             0.887142 6.45601  7.34316           3       100      F             | 
|    i_64_1_380/A4            NOR4_X1       Fall  0.3870 0.0000 0.0120                      1.55423                                                   | 
|    i_64_1_380/ZN            NOR4_X1       Rise  0.5160 0.1290 0.0860             0.332134 5.95497  6.2871            1       100                    | 
|    i_64_1_409/A1            NAND2_X4      Rise  0.5160 0.0000 0.0860                      5.95497                                                   | 
|    i_64_1_409/ZN            NAND2_X4      Fall  0.6140 0.0980 0.0590             33.2831  76.6489  109.932           38      100                    | 
|    i_64_1_408/A             INV_X4        Fall  0.6240 0.0100 0.0600                      5.70005                                                   | 
|    i_64_1_408/ZN            INV_X4        Rise  0.7130 0.0890 0.0550             27.0731  61.0726  88.1457           36      100                    | 
|    i_64_1_377/A2            AND2_X4       Rise  0.7220 0.0090 0.0560                      3.5365                                                    | 
|    i_64_1_377/ZN            AND2_X4       Rise  0.8080 0.0860 0.0500             30.0106  50.8887  80.8993           32      100                    | 
|    i_64_1_315/C2            AOI222_X1     Rise  0.8130 0.0050 0.0500                      1.58671                                                   | 
|    i_64_1_315/ZN            AOI222_X1     Fall  0.8500 0.0370 0.0260             0.544308 1.70023  2.24454           1       100                    | 
|    i_64_1_314/A             INV_X1        Fall  0.8500 0.0000 0.0260                      1.54936                                                   | 
|    i_64_1_314/ZN            INV_X1        Rise  0.9000 0.0500 0.0340             3.06555  10.3261  13.3916           7       100                    | 
|    i_64_196/multiplicand[1]               Rise  0.9000 0.0000                                                                                       | 
|    i_64_196/i_142/A2        AND2_X1       Rise  0.9010 0.0010 0.0340                      0.97463                                                   | 
|    i_64_196/i_142/ZN        AND2_X1       Rise  0.9510 0.0500 0.0180             1.03228  5.14349  6.17577           3       100                    | 
|    i_64_196/i_137/A1        NOR3_X1       Rise  0.9510 0.0000 0.0180                      1.76357                                                   | 
|    i_64_196/i_137/ZN        NOR3_X1       Fall  0.9660 0.0150 0.0090             0.455114 3.31772  3.77283           2       100                    | 
|    i_64_196/i_134/A         OAI21_X1      Fall  0.9660 0.0000 0.0090                      1.51857                                                   | 
|    i_64_196/i_134/ZN        OAI21_X1      Rise  0.9870 0.0210 0.0200             0.51858  1.63022  2.1488            1       100                    | 
|    i_64_196/i_129/A         OAI221_X1     Rise  0.9870 0.0000 0.0200                      1.63022                                                   | 
|    i_64_196/i_129/ZN        OAI221_X1     Fall  1.0220 0.0350 0.0180             0.386618 1.62635  2.01297           1       100                    | 
|    i_64_196/i_128/A         AOI21_X1      Fall  1.0220 0.0000 0.0180                      1.53534                                                   | 
|    i_64_196/i_128/ZN        AOI21_X1      Rise  1.0960 0.0740 0.0500             2.11497  5.58056  7.69554           3       100                    | 
|    i_64_196/i_266/A1        NOR3_X1       Rise  1.0960 0.0000 0.0500                      1.76357                                                   | 
|    i_64_196/i_266/ZN        NOR3_X1       Fall  1.1130 0.0170 0.0150             0.620422 2.65641  3.27683           2       100                    | 
|    i_64_196/i_44/A1         NOR2_X1       Fall  1.1130 0.0000 0.0150                      1.41309                                                   | 
|    i_64_196/i_44/ZN         NOR2_X1       Rise  1.1700 0.0570 0.0440             2.33501  5.42026  7.75527           3       100                    | 
|    i_64_196/i_30/B2         OAI22_X1      Rise  1.1700 0.0000 0.0440                      1.61561                                                   | 
|    i_64_196/i_30/ZN         OAI22_X1      Fall  1.2090 0.0390 0.0200             1.41234  3.80404  5.21637           2       100                    | 
|    i_64_196/i_29/B2         OAI21_X1      Fall  1.2090 0.0000 0.0200                      1.55833                                                   | 
|    i_64_196/i_29/ZN         OAI21_X1      Rise  1.2610 0.0520 0.0330             0.969831 3.80465  4.77448           2       100                    | 
|    i_64_196/i_28/B2         OAI21_X1      Rise  1.2610 0.0000 0.0330                      1.57189                                                   | 
|    i_64_196/i_28/ZN         OAI21_X1      Fall  1.2870 0.0260 0.0150             0.236866 2.57361  2.81047           1       100                    | 
|    i_64_196/i_27/B          XNOR2_X1      Fall  1.2870 0.0000 0.0150                      2.36817                                                   | 
|    i_64_196/i_27/ZN         XNOR2_X1      Fall  1.3300 0.0430 0.0130             0.935226 1.57913  2.51436           1       100                    | 
|    i_64_196/p_0[11]                       Fall  1.3300 0.0000                                                                                       | 
|    i_64_1_265/B1            AOI222_X1     Fall  1.3300 0.0000 0.0130                      1.47422                                                   | 
|    i_64_1_265/ZN            AOI222_X1     Rise  1.4490 0.1190 0.0860             2.03602  5.01363  7.04964           3       100                    | 
|    i_64_1_264/A             INV_X1        Rise  1.4490 0.0000 0.0860                      1.70023                                                   | 
|    i_64_1_264/ZN            INV_X1        Fall  1.4630 0.0140 0.0190             0.445423 2.60606  3.05148           2       100                    | 
|    i_64_203/p_1[42]                       Fall  1.4630 0.0000                                                                                       | 
|    i_64_203/i_127/A1        OR3_X1        Fall  1.4630 0.0000 0.0190                      0.775543                                                  | 
|    i_64_203/i_127/ZN        OR3_X1        Fall  1.5430 0.0800 0.0180             3.28198  2.66128  5.94326           2       100                    | 
|    i_64_203/i_126/A1        OR2_X1        Fall  1.5430 0.0000 0.0180                      0.792385                                                  | 
|    i_64_203/i_126/ZN        OR2_X1        Fall  1.5930 0.0500 0.0100             0.597997 1.70023  2.29823           1       100                    | 
|    i_64_203/i_254/A         INV_X1        Fall  1.5930 0.0000 0.0100                      1.54936                                                   | 
|    i_64_203/i_254/ZN        INV_X1        Rise  1.6180 0.0250 0.0180             3.27337  3.298    6.57137           2       100                    | 
|    i_64_203/i_201/A3        NAND4_X1      Rise  1.6180 0.0000 0.0180                      1.63809                                                   | 
|    i_64_203/i_201/ZN        NAND4_X1      Fall  1.6640 0.0460 0.0280             2.06341  3.37708  5.44049           2       100                    | 
|    i_64_203/i_200/A         INV_X1        Fall  1.6640 0.0000 0.0280                      1.54936                                                   | 
|    i_64_203/i_200/ZN        INV_X1        Rise  1.6980 0.0340 0.0200             1.74168  4.74748  6.48915           3       100                    | 
|    i_64_203/i_199/A1        NAND4_X1      Rise  1.6990 0.0010 0.0200    0.0010            1.52136                                                   | 
|    i_64_203/i_199/ZN        NAND4_X1      Fall  1.7350 0.0360 0.0240             0.750394 3.37708  4.12748           2       100                    | 
|    i_64_203/i_198/A         INV_X1        Fall  1.7350 0.0000 0.0240                      1.54936                                                   | 
|    i_64_203/i_198/ZN        INV_X1        Rise  1.7650 0.0300 0.0170             0.781882 4.74748  5.52936           3       100                    | 
|    i_64_203/i_138/A1        NAND2_X1      Rise  1.7650 0.0000 0.0170                      1.59903                                                   | 
|    i_64_203/i_138/ZN        NAND2_X1      Fall  1.7920 0.0270 0.0160             0.837782 5.97524  6.81302           4       100                    | 
|    i_64_203/i_94/A2         NOR2_X1       Fall  1.7920 0.0000 0.0160                      1.56385                                                   | 
|    i_64_203/i_94/ZN         NOR2_X1       Rise  1.8330 0.0410 0.0250             0.416352 3.32658  3.74293           2       100                    | 
|    i_64_203/i_93/A          INV_X1        Rise  1.8330 0.0000 0.0250                      1.70023                                                   | 
|    i_64_203/i_93/ZN         INV_X1        Fall  1.8480 0.0150 0.0100             0.57013  3.3282   3.89833           2       100                    | 
|    i_64_203/i_92/A2         NOR2_X1       Fall  1.8480 0.0000 0.0100                      1.56385                                                   | 
|    i_64_203/i_92/ZN         NOR2_X1       Rise  1.8870 0.0390 0.0260             0.453882 3.32658  3.78046           2       100                    | 
|    i_64_203/i_86/A          AOI21_X1      Rise  1.8870 0.0000 0.0260                      1.62635                                                   | 
|    i_64_203/i_86/ZN         AOI21_X1      Fall  1.9050 0.0180 0.0110             0.623099 1.59903  2.22213           1       100                    | 
|    i_64_203/p_0[49]                       Fall  1.9050 0.0000                                                                                       | 
|    i_64_1_116/A1            NAND2_X1      Fall  1.9050 0.0000 0.0110                      1.5292                                                    | 
|    i_64_1_116/ZN            NAND2_X1      Rise  1.9210 0.0160 0.0220             0.356852 1.67072  2.02757           1       100                    | 
|    i_64_1_115/A             OAI21_X1      Rise  1.9210 0.0000 0.0220                      1.67072                                                   | 
|    i_64_1_115/ZN            OAI21_X1      Fall  1.9460 0.0250 0.0240             1.80244  1.14029  2.94273           1       100                    | 
|    c_reg[49]/D              DFF_X1        Fall  1.9460 0.0000 0.0240                      1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[49]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.30215  1.24879  2.55093           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3     Rise  0.1500 0.1500 0.0460 2.53404  22.3115  24.8456           4       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1510 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.1810 0.0300 0.0060 0.973808 1.24879  2.2226            1       100      FA   K        | 
|    CTS_L3_c_tid1_211/A CLKBUF_X3     Rise  0.1810 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_211/Z CLKBUF_X3     Rise  0.2780 0.0970 0.1070 76.2469  54.8122  131.059           64      100      F    K        | 
|    c_reg[49]/CK        DFF_X1        Rise  0.3230 0.0450 0.1070          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.3230 2.3230 | 
| library setup check                      | -0.0290 2.2940 | 
| data required time                       |  2.2940        | 
|                                          |                | 
| data required time                       |  2.2940        | 
| data arrival time                        | -1.9460        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.3510        | 
-------------------------------------------------------------


 Timing Path to c[63] 
  
 Path Start Point : i_64_64 (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[63] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070             1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3 Rise  0.0000 0.0000 0.7070                      1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3 Rise  0.1530 0.1530 0.0460             2.53404  24.6574  27.1914           4       100      F    K        | 
|    CTS_L2_c_tid0_293/A CLKBUF_X1 Rise  0.1540 0.0010 0.0460                      0.77983                                     F             | 
|    CTS_L2_c_tid0_293/Z CLKBUF_X1 Rise  0.1990 0.0450 0.0110             1.98082  0.77983  2.76065           1       100      F    K        | 
|    CTS_L3_c_tid0_290/A CLKBUF_X1 Rise  0.1990 0.0000 0.0110                      0.77983                                     F             | 
|    CTS_L3_c_tid0_290/Z CLKBUF_X1 Rise  0.2320 0.0330 0.0100             1.98519  0.77983  2.76502           1       100      F    K        | 
|    CTS_L4_c_tid0_287/A CLKBUF_X1 Rise  0.2330 0.0010 0.0100    0.0010            0.77983                                     F             | 
|    CTS_L4_c_tid0_287/Z CLKBUF_X1 Rise  0.2650 0.0320 0.0100             1.56765  0.949653 2.51731           1       100      F    K        | 
| Data Path:                                                                                                                                 | 
|    i_64_64/CK          DFF_X1    Rise  0.2650 0.0000 0.0100                      0.949653                                    F             | 
|    i_64_64/Q           DFF_X1    Fall  0.3540 0.0890 0.0100             1.93007  3.36228  5.29235           2       100      F             | 
|    i_64_0/A            INV_X1    Fall  0.3540 0.0000 0.0100                      1.54936                                                   | 
|    i_64_0/ZN           INV_X1    Rise  0.3760 0.0220 0.0150             0.539852 4.80781  5.34766           2       100                    | 
|    hfn_ipo_c20/A       BUF_X4    Rise  0.3760 0.0000 0.0150                      3.40189                                                   | 
|    hfn_ipo_c20/Z       BUF_X4    Rise  0.4550 0.0790 0.0590             34.7743  63.8826  98.6569           37      100                    | 
|    i_63/EN             TBUF_X1   Rise  0.4670 0.0120 0.0600                      1.72656                                                   | 
|    i_63/Z              TBUF_X1   Fall  0.6430 0.1760 0.0280             7.56364  11.054   18.6176           1       100                    | 
|    c[63]                         Fall  0.6480 0.0050 0.0280    0.0010            10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 1.30215  1.24879 2.55093           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.6480        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.3520        | 
-------------------------------------------------------------


 Timing Path to c[42] 
  
 Path Start Point : i_64_64 (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[42] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070             1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3 Rise  0.0000 0.0000 0.7070                      1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3 Rise  0.1530 0.1530 0.0460             2.53404  24.6574  27.1914           4       100      F    K        | 
|    CTS_L2_c_tid0_293/A CLKBUF_X1 Rise  0.1540 0.0010 0.0460                      0.77983                                     F             | 
|    CTS_L2_c_tid0_293/Z CLKBUF_X1 Rise  0.1990 0.0450 0.0110             1.98082  0.77983  2.76065           1       100      F    K        | 
|    CTS_L3_c_tid0_290/A CLKBUF_X1 Rise  0.1990 0.0000 0.0110                      0.77983                                     F             | 
|    CTS_L3_c_tid0_290/Z CLKBUF_X1 Rise  0.2320 0.0330 0.0100             1.98519  0.77983  2.76502           1       100      F    K        | 
|    CTS_L4_c_tid0_287/A CLKBUF_X1 Rise  0.2330 0.0010 0.0100    0.0010            0.77983                                     F             | 
|    CTS_L4_c_tid0_287/Z CLKBUF_X1 Rise  0.2650 0.0320 0.0100             1.56765  0.949653 2.51731           1       100      F    K        | 
| Data Path:                                                                                                                                 | 
|    i_64_64/CK          DFF_X1    Rise  0.2650 0.0000 0.0100                      0.949653                                    F             | 
|    i_64_64/Q           DFF_X1    Fall  0.3540 0.0890 0.0100             1.93007  3.36228  5.29235           2       100      F             | 
|    i_64_0/A            INV_X1    Fall  0.3540 0.0000 0.0100                      1.54936                                                   | 
|    i_64_0/ZN           INV_X1    Rise  0.3760 0.0220 0.0150             0.539852 4.80781  5.34766           2       100                    | 
|    hfn_ipo_c20/A       BUF_X4    Rise  0.3760 0.0000 0.0150                      3.40189                                                   | 
|    hfn_ipo_c20/Z       BUF_X4    Rise  0.4550 0.0790 0.0590             34.7743  63.8826  98.6569           37      100                    | 
|    i_42/EN             TBUF_X1   Rise  0.4690 0.0140 0.0610                      1.72656                                                   | 
|    i_42/Z              TBUF_X1   Fall  0.6460 0.1770 0.0180             0.701542 11.054   11.7555           1       100                    | 
|    c[42]                         Fall  0.6460 0.0000 0.0180                      10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 1.30215  1.24879 2.55093           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.6460        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.3540        | 
-------------------------------------------------------------


 Timing Path to c[41] 
  
 Path Start Point : i_64_64 (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[41] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070             1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3 Rise  0.0000 0.0000 0.7070                      1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3 Rise  0.1530 0.1530 0.0460             2.53404  24.6574  27.1914           4       100      F    K        | 
|    CTS_L2_c_tid0_293/A CLKBUF_X1 Rise  0.1540 0.0010 0.0460                      0.77983                                     F             | 
|    CTS_L2_c_tid0_293/Z CLKBUF_X1 Rise  0.1990 0.0450 0.0110             1.98082  0.77983  2.76065           1       100      F    K        | 
|    CTS_L3_c_tid0_290/A CLKBUF_X1 Rise  0.1990 0.0000 0.0110                      0.77983                                     F             | 
|    CTS_L3_c_tid0_290/Z CLKBUF_X1 Rise  0.2320 0.0330 0.0100             1.98519  0.77983  2.76502           1       100      F    K        | 
|    CTS_L4_c_tid0_287/A CLKBUF_X1 Rise  0.2330 0.0010 0.0100    0.0010            0.77983                                     F             | 
|    CTS_L4_c_tid0_287/Z CLKBUF_X1 Rise  0.2650 0.0320 0.0100             1.56765  0.949653 2.51731           1       100      F    K        | 
| Data Path:                                                                                                                                 | 
|    i_64_64/CK          DFF_X1    Rise  0.2650 0.0000 0.0100                      0.949653                                    F             | 
|    i_64_64/Q           DFF_X1    Fall  0.3540 0.0890 0.0100             1.93007  3.36228  5.29235           2       100      F             | 
|    i_64_0/A            INV_X1    Fall  0.3540 0.0000 0.0100                      1.54936                                                   | 
|    i_64_0/ZN           INV_X1    Rise  0.3760 0.0220 0.0150             0.539852 4.80781  5.34766           2       100                    | 
|    hfn_ipo_c20/A       BUF_X4    Rise  0.3760 0.0000 0.0150                      3.40189                                                   | 
|    hfn_ipo_c20/Z       BUF_X4    Rise  0.4550 0.0790 0.0590             34.7743  63.8826  98.6569           37      100                    | 
|    i_41/EN             TBUF_X1   Rise  0.4690 0.0140 0.0610                      1.72656                                                   | 
|    i_41/Z              TBUF_X1   Fall  0.6460 0.1770 0.0180             0.524646 11.054   11.5786           1       100                    | 
|    c[41]                         Fall  0.6460 0.0000 0.0180                      10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 1.30215  1.24879 2.55093           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.6460        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.3540        | 
-------------------------------------------------------------


 Timing Path to c[61] 
  
 Path Start Point : i_64_64 (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[61] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070             1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3 Rise  0.0000 0.0000 0.7070                      1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3 Rise  0.1530 0.1530 0.0460             2.53404  24.6574  27.1914           4       100      F    K        | 
|    CTS_L2_c_tid0_293/A CLKBUF_X1 Rise  0.1540 0.0010 0.0460                      0.77983                                     F             | 
|    CTS_L2_c_tid0_293/Z CLKBUF_X1 Rise  0.1990 0.0450 0.0110             1.98082  0.77983  2.76065           1       100      F    K        | 
|    CTS_L3_c_tid0_290/A CLKBUF_X1 Rise  0.1990 0.0000 0.0110                      0.77983                                     F             | 
|    CTS_L3_c_tid0_290/Z CLKBUF_X1 Rise  0.2320 0.0330 0.0100             1.98519  0.77983  2.76502           1       100      F    K        | 
|    CTS_L4_c_tid0_287/A CLKBUF_X1 Rise  0.2330 0.0010 0.0100    0.0010            0.77983                                     F             | 
|    CTS_L4_c_tid0_287/Z CLKBUF_X1 Rise  0.2650 0.0320 0.0100             1.56765  0.949653 2.51731           1       100      F    K        | 
| Data Path:                                                                                                                                 | 
|    i_64_64/CK          DFF_X1    Rise  0.2650 0.0000 0.0100                      0.949653                                    F             | 
|    i_64_64/Q           DFF_X1    Fall  0.3540 0.0890 0.0100             1.93007  3.36228  5.29235           2       100      F             | 
|    i_64_0/A            INV_X1    Fall  0.3540 0.0000 0.0100                      1.54936                                                   | 
|    i_64_0/ZN           INV_X1    Rise  0.3760 0.0220 0.0150             0.539852 4.80781  5.34766           2       100                    | 
|    hfn_ipo_c20/A       BUF_X4    Rise  0.3760 0.0000 0.0150                      3.40189                                                   | 
|    hfn_ipo_c20/Z       BUF_X4    Rise  0.4550 0.0790 0.0590             34.7743  63.8826  98.6569           37      100                    | 
|    i_61/EN             TBUF_X1   Rise  0.4670 0.0120 0.0600                      1.72656                                                   | 
|    i_61/Z              TBUF_X1   Fall  0.6430 0.1760 0.0260             7.92028  11.054   18.9743           1       100                    | 
|    c[61]                         Fall  0.6450 0.0020 0.0260                      10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 1.30215  1.24879 2.55093           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.6450        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.3550        | 
-------------------------------------------------------------


 Timing Path to c[44] 
  
 Path Start Point : i_64_64 (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[44] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070             1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3 Rise  0.0000 0.0000 0.7070                      1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3 Rise  0.1530 0.1530 0.0460             2.53404  24.6574  27.1914           4       100      F    K        | 
|    CTS_L2_c_tid0_293/A CLKBUF_X1 Rise  0.1540 0.0010 0.0460                      0.77983                                     F             | 
|    CTS_L2_c_tid0_293/Z CLKBUF_X1 Rise  0.1990 0.0450 0.0110             1.98082  0.77983  2.76065           1       100      F    K        | 
|    CTS_L3_c_tid0_290/A CLKBUF_X1 Rise  0.1990 0.0000 0.0110                      0.77983                                     F             | 
|    CTS_L3_c_tid0_290/Z CLKBUF_X1 Rise  0.2320 0.0330 0.0100             1.98519  0.77983  2.76502           1       100      F    K        | 
|    CTS_L4_c_tid0_287/A CLKBUF_X1 Rise  0.2330 0.0010 0.0100    0.0010            0.77983                                     F             | 
|    CTS_L4_c_tid0_287/Z CLKBUF_X1 Rise  0.2650 0.0320 0.0100             1.56765  0.949653 2.51731           1       100      F    K        | 
| Data Path:                                                                                                                                 | 
|    i_64_64/CK          DFF_X1    Rise  0.2650 0.0000 0.0100                      0.949653                                    F             | 
|    i_64_64/Q           DFF_X1    Fall  0.3540 0.0890 0.0100             1.93007  3.36228  5.29235           2       100      F             | 
|    i_64_0/A            INV_X1    Fall  0.3540 0.0000 0.0100                      1.54936                                                   | 
|    i_64_0/ZN           INV_X1    Rise  0.3760 0.0220 0.0150             0.539852 4.80781  5.34766           2       100                    | 
|    hfn_ipo_c20/A       BUF_X4    Rise  0.3760 0.0000 0.0150                      3.40189                                                   | 
|    hfn_ipo_c20/Z       BUF_X4    Rise  0.4550 0.0790 0.0590             34.7743  63.8826  98.6569           37      100                    | 
|    i_44/EN             TBUF_X1   Rise  0.4680 0.0130 0.0610                      1.72656                                                   | 
|    i_44/Z              TBUF_X1   Fall  0.6450 0.1770 0.0180             0.438542 11.054   11.4925           1       100                    | 
|    c[44]                         Fall  0.6450 0.0000 0.0180                      10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 1.30215  1.24879 2.55093           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.6450        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.3550        | 
-------------------------------------------------------------


 Timing Path to c[40] 
  
 Path Start Point : i_64_64 (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[40] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070             1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3 Rise  0.0000 0.0000 0.7070                      1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3 Rise  0.1530 0.1530 0.0460             2.53404  24.6574  27.1914           4       100      F    K        | 
|    CTS_L2_c_tid0_293/A CLKBUF_X1 Rise  0.1540 0.0010 0.0460                      0.77983                                     F             | 
|    CTS_L2_c_tid0_293/Z CLKBUF_X1 Rise  0.1990 0.0450 0.0110             1.98082  0.77983  2.76065           1       100      F    K        | 
|    CTS_L3_c_tid0_290/A CLKBUF_X1 Rise  0.1990 0.0000 0.0110                      0.77983                                     F             | 
|    CTS_L3_c_tid0_290/Z CLKBUF_X1 Rise  0.2320 0.0330 0.0100             1.98519  0.77983  2.76502           1       100      F    K        | 
|    CTS_L4_c_tid0_287/A CLKBUF_X1 Rise  0.2330 0.0010 0.0100    0.0010            0.77983                                     F             | 
|    CTS_L4_c_tid0_287/Z CLKBUF_X1 Rise  0.2650 0.0320 0.0100             1.56765  0.949653 2.51731           1       100      F    K        | 
| Data Path:                                                                                                                                 | 
|    i_64_64/CK          DFF_X1    Rise  0.2650 0.0000 0.0100                      0.949653                                    F             | 
|    i_64_64/Q           DFF_X1    Fall  0.3540 0.0890 0.0100             1.93007  3.36228  5.29235           2       100      F             | 
|    i_64_0/A            INV_X1    Fall  0.3540 0.0000 0.0100                      1.54936                                                   | 
|    i_64_0/ZN           INV_X1    Rise  0.3760 0.0220 0.0150             0.539852 4.80781  5.34766           2       100                    | 
|    hfn_ipo_c20/A       BUF_X4    Rise  0.3760 0.0000 0.0150                      3.40189                                                   | 
|    hfn_ipo_c20/Z       BUF_X4    Rise  0.4550 0.0790 0.0590             34.7743  63.8826  98.6569           37      100                    | 
|    i_40/EN             TBUF_X1   Rise  0.4680 0.0130 0.0610                      1.72656                                                   | 
|    i_40/Z              TBUF_X1   Fall  0.6450 0.1770 0.0180             0.769352 11.054   11.8233           1       100                    | 
|    c[40]                         Fall  0.6450 0.0000 0.0180                      10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 1.30215  1.24879 2.55093           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.6450        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.3550        | 
-------------------------------------------------------------


 Timing Path to c[39] 
  
 Path Start Point : i_64_64 (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[39] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070             1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3 Rise  0.0000 0.0000 0.7070                      1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3 Rise  0.1530 0.1530 0.0460             2.53404  24.6574  27.1914           4       100      F    K        | 
|    CTS_L2_c_tid0_293/A CLKBUF_X1 Rise  0.1540 0.0010 0.0460                      0.77983                                     F             | 
|    CTS_L2_c_tid0_293/Z CLKBUF_X1 Rise  0.1990 0.0450 0.0110             1.98082  0.77983  2.76065           1       100      F    K        | 
|    CTS_L3_c_tid0_290/A CLKBUF_X1 Rise  0.1990 0.0000 0.0110                      0.77983                                     F             | 
|    CTS_L3_c_tid0_290/Z CLKBUF_X1 Rise  0.2320 0.0330 0.0100             1.98519  0.77983  2.76502           1       100      F    K        | 
|    CTS_L4_c_tid0_287/A CLKBUF_X1 Rise  0.2330 0.0010 0.0100    0.0010            0.77983                                     F             | 
|    CTS_L4_c_tid0_287/Z CLKBUF_X1 Rise  0.2650 0.0320 0.0100             1.56765  0.949653 2.51731           1       100      F    K        | 
| Data Path:                                                                                                                                 | 
|    i_64_64/CK          DFF_X1    Rise  0.2650 0.0000 0.0100                      0.949653                                    F             | 
|    i_64_64/Q           DFF_X1    Fall  0.3540 0.0890 0.0100             1.93007  3.36228  5.29235           2       100      F             | 
|    i_64_0/A            INV_X1    Fall  0.3540 0.0000 0.0100                      1.54936                                                   | 
|    i_64_0/ZN           INV_X1    Rise  0.3760 0.0220 0.0150             0.539852 4.80781  5.34766           2       100                    | 
|    hfn_ipo_c20/A       BUF_X4    Rise  0.3760 0.0000 0.0150                      3.40189                                                   | 
|    hfn_ipo_c20/Z       BUF_X4    Rise  0.4550 0.0790 0.0590             34.7743  63.8826  98.6569           37      100                    | 
|    i_39/EN             TBUF_X1   Rise  0.4680 0.0130 0.0610                      1.72656                                                   | 
|    i_39/Z              TBUF_X1   Fall  0.6450 0.1770 0.0180             0.509309 11.054   11.5633           1       100                    | 
|    c[39]                         Fall  0.6450 0.0000 0.0180                      10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 1.30215  1.24879 2.55093           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.6450        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.3550        | 
-------------------------------------------------------------


 Timing Path to c[38] 
  
 Path Start Point : i_64_64 (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[38] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070             1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3 Rise  0.0000 0.0000 0.7070                      1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3 Rise  0.1530 0.1530 0.0460             2.53404  24.6574  27.1914           4       100      F    K        | 
|    CTS_L2_c_tid0_293/A CLKBUF_X1 Rise  0.1540 0.0010 0.0460                      0.77983                                     F             | 
|    CTS_L2_c_tid0_293/Z CLKBUF_X1 Rise  0.1990 0.0450 0.0110             1.98082  0.77983  2.76065           1       100      F    K        | 
|    CTS_L3_c_tid0_290/A CLKBUF_X1 Rise  0.1990 0.0000 0.0110                      0.77983                                     F             | 
|    CTS_L3_c_tid0_290/Z CLKBUF_X1 Rise  0.2320 0.0330 0.0100             1.98519  0.77983  2.76502           1       100      F    K        | 
|    CTS_L4_c_tid0_287/A CLKBUF_X1 Rise  0.2330 0.0010 0.0100    0.0010            0.77983                                     F             | 
|    CTS_L4_c_tid0_287/Z CLKBUF_X1 Rise  0.2650 0.0320 0.0100             1.56765  0.949653 2.51731           1       100      F    K        | 
| Data Path:                                                                                                                                 | 
|    i_64_64/CK          DFF_X1    Rise  0.2650 0.0000 0.0100                      0.949653                                    F             | 
|    i_64_64/Q           DFF_X1    Fall  0.3540 0.0890 0.0100             1.93007  3.36228  5.29235           2       100      F             | 
|    i_64_0/A            INV_X1    Fall  0.3540 0.0000 0.0100                      1.54936                                                   | 
|    i_64_0/ZN           INV_X1    Rise  0.3760 0.0220 0.0150             0.539852 4.80781  5.34766           2       100                    | 
|    hfn_ipo_c20/A       BUF_X4    Rise  0.3760 0.0000 0.0150                      3.40189                                                   | 
|    hfn_ipo_c20/Z       BUF_X4    Rise  0.4550 0.0790 0.0590             34.7743  63.8826  98.6569           37      100                    | 
|    i_38/EN             TBUF_X1   Rise  0.4680 0.0130 0.0610                      1.72656                                                   | 
|    i_38/Z              TBUF_X1   Fall  0.6450 0.1770 0.0180             0.413122 11.054   11.4671           1       100                    | 
|    c[38]                         Fall  0.6450 0.0000 0.0180                      10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 1.30215  1.24879 2.55093           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.6450        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.3550        | 
-------------------------------------------------------------


 Timing Path to c[60] 
  
 Path Start Point : i_64_64 (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[60] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070             1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3 Rise  0.0000 0.0000 0.7070                      1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3 Rise  0.1530 0.1530 0.0460             2.53404  24.6574  27.1914           4       100      F    K        | 
|    CTS_L2_c_tid0_293/A CLKBUF_X1 Rise  0.1540 0.0010 0.0460                      0.77983                                     F             | 
|    CTS_L2_c_tid0_293/Z CLKBUF_X1 Rise  0.1990 0.0450 0.0110             1.98082  0.77983  2.76065           1       100      F    K        | 
|    CTS_L3_c_tid0_290/A CLKBUF_X1 Rise  0.1990 0.0000 0.0110                      0.77983                                     F             | 
|    CTS_L3_c_tid0_290/Z CLKBUF_X1 Rise  0.2320 0.0330 0.0100             1.98519  0.77983  2.76502           1       100      F    K        | 
|    CTS_L4_c_tid0_287/A CLKBUF_X1 Rise  0.2330 0.0010 0.0100    0.0010            0.77983                                     F             | 
|    CTS_L4_c_tid0_287/Z CLKBUF_X1 Rise  0.2650 0.0320 0.0100             1.56765  0.949653 2.51731           1       100      F    K        | 
| Data Path:                                                                                                                                 | 
|    i_64_64/CK          DFF_X1    Rise  0.2650 0.0000 0.0100                      0.949653                                    F             | 
|    i_64_64/Q           DFF_X1    Fall  0.3540 0.0890 0.0100             1.93007  3.36228  5.29235           2       100      F             | 
|    i_64_0/A            INV_X1    Fall  0.3540 0.0000 0.0100                      1.54936                                                   | 
|    i_64_0/ZN           INV_X1    Rise  0.3760 0.0220 0.0150             0.539852 4.80781  5.34766           2       100                    | 
|    hfn_ipo_c20/A       BUF_X4    Rise  0.3760 0.0000 0.0150                      3.40189                                                   | 
|    hfn_ipo_c20/Z       BUF_X4    Rise  0.4550 0.0790 0.0590             34.7743  63.8826  98.6569           37      100                    | 
|    i_60/EN             TBUF_X1   Rise  0.4660 0.0110 0.0600                      1.72656                                                   | 
|    i_60/Z              TBUF_X1   Fall  0.6420 0.1760 0.0240             6.29191  11.054   17.3459           1       100                    | 
|    c[60]                         Fall  0.6440 0.0020 0.0240                      10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 1.30215  1.24879 2.55093           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.6440        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.3560        | 
-------------------------------------------------------------


 Timing Path to c[47] 
  
 Path Start Point : i_64_64 (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[47] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070             1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3 Rise  0.0000 0.0000 0.7070                      1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3 Rise  0.1530 0.1530 0.0460             2.53404  24.6574  27.1914           4       100      F    K        | 
|    CTS_L2_c_tid0_293/A CLKBUF_X1 Rise  0.1540 0.0010 0.0460                      0.77983                                     F             | 
|    CTS_L2_c_tid0_293/Z CLKBUF_X1 Rise  0.1990 0.0450 0.0110             1.98082  0.77983  2.76065           1       100      F    K        | 
|    CTS_L3_c_tid0_290/A CLKBUF_X1 Rise  0.1990 0.0000 0.0110                      0.77983                                     F             | 
|    CTS_L3_c_tid0_290/Z CLKBUF_X1 Rise  0.2320 0.0330 0.0100             1.98519  0.77983  2.76502           1       100      F    K        | 
|    CTS_L4_c_tid0_287/A CLKBUF_X1 Rise  0.2330 0.0010 0.0100    0.0010            0.77983                                     F             | 
|    CTS_L4_c_tid0_287/Z CLKBUF_X1 Rise  0.2650 0.0320 0.0100             1.56765  0.949653 2.51731           1       100      F    K        | 
| Data Path:                                                                                                                                 | 
|    i_64_64/CK          DFF_X1    Rise  0.2650 0.0000 0.0100                      0.949653                                    F             | 
|    i_64_64/Q           DFF_X1    Fall  0.3540 0.0890 0.0100             1.93007  3.36228  5.29235           2       100      F             | 
|    i_64_0/A            INV_X1    Fall  0.3540 0.0000 0.0100                      1.54936                                                   | 
|    i_64_0/ZN           INV_X1    Rise  0.3760 0.0220 0.0150             0.539852 4.80781  5.34766           2       100                    | 
|    hfn_ipo_c20/A       BUF_X4    Rise  0.3760 0.0000 0.0150                      3.40189                                                   | 
|    hfn_ipo_c20/Z       BUF_X4    Rise  0.4550 0.0790 0.0590             34.7743  63.8826  98.6569           37      100                    | 
|    i_47/EN             TBUF_X1   Rise  0.4680 0.0130 0.0600                      1.72656                                                   | 
|    i_47/Z              TBUF_X1   Fall  0.6440 0.1760 0.0170             0.146934 11.054   11.2009           1       100                    | 
|    c[47]                         Fall  0.6440 0.0000 0.0170                      10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 1.30215  1.24879 2.55093           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.6440        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.3560        | 
-------------------------------------------------------------


 Timing Path to c[46] 
  
 Path Start Point : i_64_64 (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[46] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070             1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3 Rise  0.0000 0.0000 0.7070                      1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3 Rise  0.1530 0.1530 0.0460             2.53404  24.6574  27.1914           4       100      F    K        | 
|    CTS_L2_c_tid0_293/A CLKBUF_X1 Rise  0.1540 0.0010 0.0460                      0.77983                                     F             | 
|    CTS_L2_c_tid0_293/Z CLKBUF_X1 Rise  0.1990 0.0450 0.0110             1.98082  0.77983  2.76065           1       100      F    K        | 
|    CTS_L3_c_tid0_290/A CLKBUF_X1 Rise  0.1990 0.0000 0.0110                      0.77983                                     F             | 
|    CTS_L3_c_tid0_290/Z CLKBUF_X1 Rise  0.2320 0.0330 0.0100             1.98519  0.77983  2.76502           1       100      F    K        | 
|    CTS_L4_c_tid0_287/A CLKBUF_X1 Rise  0.2330 0.0010 0.0100    0.0010            0.77983                                     F             | 
|    CTS_L4_c_tid0_287/Z CLKBUF_X1 Rise  0.2650 0.0320 0.0100             1.56765  0.949653 2.51731           1       100      F    K        | 
| Data Path:                                                                                                                                 | 
|    i_64_64/CK          DFF_X1    Rise  0.2650 0.0000 0.0100                      0.949653                                    F             | 
|    i_64_64/Q           DFF_X1    Fall  0.3540 0.0890 0.0100             1.93007  3.36228  5.29235           2       100      F             | 
|    i_64_0/A            INV_X1    Fall  0.3540 0.0000 0.0100                      1.54936                                                   | 
|    i_64_0/ZN           INV_X1    Rise  0.3760 0.0220 0.0150             0.539852 4.80781  5.34766           2       100                    | 
|    hfn_ipo_c20/A       BUF_X4    Rise  0.3760 0.0000 0.0150                      3.40189                                                   | 
|    hfn_ipo_c20/Z       BUF_X4    Rise  0.4550 0.0790 0.0590             34.7743  63.8826  98.6569           37      100                    | 
|    i_46/EN             TBUF_X1   Rise  0.4680 0.0130 0.0600                      1.72656                                                   | 
|    i_46/Z              TBUF_X1   Fall  0.6440 0.1760 0.0180             0.370804 11.054   11.4248           1       100                    | 
|    c[46]                         Fall  0.6440 0.0000 0.0180                      10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 1.30215  1.24879 2.55093           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.6440        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.3560        | 
-------------------------------------------------------------


 Timing Path to c[45] 
  
 Path Start Point : i_64_64 (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[45] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070             1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3 Rise  0.0000 0.0000 0.7070                      1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3 Rise  0.1530 0.1530 0.0460             2.53404  24.6574  27.1914           4       100      F    K        | 
|    CTS_L2_c_tid0_293/A CLKBUF_X1 Rise  0.1540 0.0010 0.0460                      0.77983                                     F             | 
|    CTS_L2_c_tid0_293/Z CLKBUF_X1 Rise  0.1990 0.0450 0.0110             1.98082  0.77983  2.76065           1       100      F    K        | 
|    CTS_L3_c_tid0_290/A CLKBUF_X1 Rise  0.1990 0.0000 0.0110                      0.77983                                     F             | 
|    CTS_L3_c_tid0_290/Z CLKBUF_X1 Rise  0.2320 0.0330 0.0100             1.98519  0.77983  2.76502           1       100      F    K        | 
|    CTS_L4_c_tid0_287/A CLKBUF_X1 Rise  0.2330 0.0010 0.0100    0.0010            0.77983                                     F             | 
|    CTS_L4_c_tid0_287/Z CLKBUF_X1 Rise  0.2650 0.0320 0.0100             1.56765  0.949653 2.51731           1       100      F    K        | 
| Data Path:                                                                                                                                 | 
|    i_64_64/CK          DFF_X1    Rise  0.2650 0.0000 0.0100                      0.949653                                    F             | 
|    i_64_64/Q           DFF_X1    Fall  0.3540 0.0890 0.0100             1.93007  3.36228  5.29235           2       100      F             | 
|    i_64_0/A            INV_X1    Fall  0.3540 0.0000 0.0100                      1.54936                                                   | 
|    i_64_0/ZN           INV_X1    Rise  0.3760 0.0220 0.0150             0.539852 4.80781  5.34766           2       100                    | 
|    hfn_ipo_c20/A       BUF_X4    Rise  0.3760 0.0000 0.0150                      3.40189                                                   | 
|    hfn_ipo_c20/Z       BUF_X4    Rise  0.4550 0.0790 0.0590             34.7743  63.8826  98.6569           37      100                    | 
|    i_45/EN             TBUF_X1   Rise  0.4680 0.0130 0.0600                      1.72656                                                   | 
|    i_45/Z              TBUF_X1   Fall  0.6440 0.1760 0.0180             0.455465 11.054   11.5094           1       100                    | 
|    c[45]                         Fall  0.6440 0.0000 0.0180                      10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 1.30215  1.24879 2.55093           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.6440        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.3560        | 
-------------------------------------------------------------


 Timing Path to c[43] 
  
 Path Start Point : i_64_64 (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[43] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070             1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3 Rise  0.0000 0.0000 0.7070                      1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3 Rise  0.1530 0.1530 0.0460             2.53404  24.6574  27.1914           4       100      F    K        | 
|    CTS_L2_c_tid0_293/A CLKBUF_X1 Rise  0.1540 0.0010 0.0460                      0.77983                                     F             | 
|    CTS_L2_c_tid0_293/Z CLKBUF_X1 Rise  0.1990 0.0450 0.0110             1.98082  0.77983  2.76065           1       100      F    K        | 
|    CTS_L3_c_tid0_290/A CLKBUF_X1 Rise  0.1990 0.0000 0.0110                      0.77983                                     F             | 
|    CTS_L3_c_tid0_290/Z CLKBUF_X1 Rise  0.2320 0.0330 0.0100             1.98519  0.77983  2.76502           1       100      F    K        | 
|    CTS_L4_c_tid0_287/A CLKBUF_X1 Rise  0.2330 0.0010 0.0100    0.0010            0.77983                                     F             | 
|    CTS_L4_c_tid0_287/Z CLKBUF_X1 Rise  0.2650 0.0320 0.0100             1.56765  0.949653 2.51731           1       100      F    K        | 
| Data Path:                                                                                                                                 | 
|    i_64_64/CK          DFF_X1    Rise  0.2650 0.0000 0.0100                      0.949653                                    F             | 
|    i_64_64/Q           DFF_X1    Fall  0.3540 0.0890 0.0100             1.93007  3.36228  5.29235           2       100      F             | 
|    i_64_0/A            INV_X1    Fall  0.3540 0.0000 0.0100                      1.54936                                                   | 
|    i_64_0/ZN           INV_X1    Rise  0.3760 0.0220 0.0150             0.539852 4.80781  5.34766           2       100                    | 
|    hfn_ipo_c20/A       BUF_X4    Rise  0.3760 0.0000 0.0150                      3.40189                                                   | 
|    hfn_ipo_c20/Z       BUF_X4    Rise  0.4550 0.0790 0.0590             34.7743  63.8826  98.6569           37      100                    | 
|    i_43/EN             TBUF_X1   Rise  0.4680 0.0130 0.0600                      1.72656                                                   | 
|    i_43/Z              TBUF_X1   Fall  0.6440 0.1760 0.0180             0.289569 11.054   11.3435           1       100                    | 
|    c[43]                         Fall  0.6440 0.0000 0.0180                      10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 1.30215  1.24879 2.55093           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.6440        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.3560        | 
-------------------------------------------------------------


 Timing Path to c[51] 
  
 Path Start Point : i_64_64 (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[51] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070             1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3 Rise  0.0000 0.0000 0.7070                      1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3 Rise  0.1530 0.1530 0.0460             2.53404  24.6574  27.1914           4       100      F    K        | 
|    CTS_L2_c_tid0_293/A CLKBUF_X1 Rise  0.1540 0.0010 0.0460                      0.77983                                     F             | 
|    CTS_L2_c_tid0_293/Z CLKBUF_X1 Rise  0.1990 0.0450 0.0110             1.98082  0.77983  2.76065           1       100      F    K        | 
|    CTS_L3_c_tid0_290/A CLKBUF_X1 Rise  0.1990 0.0000 0.0110                      0.77983                                     F             | 
|    CTS_L3_c_tid0_290/Z CLKBUF_X1 Rise  0.2320 0.0330 0.0100             1.98519  0.77983  2.76502           1       100      F    K        | 
|    CTS_L4_c_tid0_287/A CLKBUF_X1 Rise  0.2330 0.0010 0.0100    0.0010            0.77983                                     F             | 
|    CTS_L4_c_tid0_287/Z CLKBUF_X1 Rise  0.2650 0.0320 0.0100             1.56765  0.949653 2.51731           1       100      F    K        | 
| Data Path:                                                                                                                                 | 
|    i_64_64/CK          DFF_X1    Rise  0.2650 0.0000 0.0100                      0.949653                                    F             | 
|    i_64_64/Q           DFF_X1    Fall  0.3540 0.0890 0.0100             1.93007  3.36228  5.29235           2       100      F             | 
|    i_64_0/A            INV_X1    Fall  0.3540 0.0000 0.0100                      1.54936                                                   | 
|    i_64_0/ZN           INV_X1    Rise  0.3760 0.0220 0.0150             0.539852 4.80781  5.34766           2       100                    | 
|    hfn_ipo_c20/A       BUF_X4    Rise  0.3760 0.0000 0.0150                      3.40189                                                   | 
|    hfn_ipo_c20/Z       BUF_X4    Rise  0.4550 0.0790 0.0590             34.7743  63.8826  98.6569           37      100                    | 
|    i_51/EN             TBUF_X1   Rise  0.4670 0.0120 0.0600                      1.72656                                                   | 
|    i_51/Z              TBUF_X1   Fall  0.6430 0.1760 0.0180             0.359388 11.054   11.4134           1       100                    | 
|    c[51]                         Fall  0.6430 0.0000 0.0180                      10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 1.30215  1.24879 2.55093           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.6430        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.3570        | 
-------------------------------------------------------------


 Timing Path to c[49] 
  
 Path Start Point : i_64_64 (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[49] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070             1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3 Rise  0.0000 0.0000 0.7070                      1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3 Rise  0.1530 0.1530 0.0460             2.53404  24.6574  27.1914           4       100      F    K        | 
|    CTS_L2_c_tid0_293/A CLKBUF_X1 Rise  0.1540 0.0010 0.0460                      0.77983                                     F             | 
|    CTS_L2_c_tid0_293/Z CLKBUF_X1 Rise  0.1990 0.0450 0.0110             1.98082  0.77983  2.76065           1       100      F    K        | 
|    CTS_L3_c_tid0_290/A CLKBUF_X1 Rise  0.1990 0.0000 0.0110                      0.77983                                     F             | 
|    CTS_L3_c_tid0_290/Z CLKBUF_X1 Rise  0.2320 0.0330 0.0100             1.98519  0.77983  2.76502           1       100      F    K        | 
|    CTS_L4_c_tid0_287/A CLKBUF_X1 Rise  0.2330 0.0010 0.0100    0.0010            0.77983                                     F             | 
|    CTS_L4_c_tid0_287/Z CLKBUF_X1 Rise  0.2650 0.0320 0.0100             1.56765  0.949653 2.51731           1       100      F    K        | 
| Data Path:                                                                                                                                 | 
|    i_64_64/CK          DFF_X1    Rise  0.2650 0.0000 0.0100                      0.949653                                    F             | 
|    i_64_64/Q           DFF_X1    Fall  0.3540 0.0890 0.0100             1.93007  3.36228  5.29235           2       100      F             | 
|    i_64_0/A            INV_X1    Fall  0.3540 0.0000 0.0100                      1.54936                                                   | 
|    i_64_0/ZN           INV_X1    Rise  0.3760 0.0220 0.0150             0.539852 4.80781  5.34766           2       100                    | 
|    hfn_ipo_c20/A       BUF_X4    Rise  0.3760 0.0000 0.0150                      3.40189                                                   | 
|    hfn_ipo_c20/Z       BUF_X4    Rise  0.4550 0.0790 0.0590             34.7743  63.8826  98.6569           37      100                    | 
|    i_49/EN             TBUF_X1   Rise  0.4670 0.0120 0.0600                      1.72656                                                   | 
|    i_49/Z              TBUF_X1   Fall  0.6430 0.1760 0.0190             1.17479  11.054   12.2288           1       100                    | 
|    c[49]                         Fall  0.6430 0.0000 0.0190                      10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 1.30215  1.24879 2.55093           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.6430        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.3570        | 
-------------------------------------------------------------


 Timing Path to c[48] 
  
 Path Start Point : i_64_64 (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[48] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070             1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3 Rise  0.0000 0.0000 0.7070                      1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3 Rise  0.1530 0.1530 0.0460             2.53404  24.6574  27.1914           4       100      F    K        | 
|    CTS_L2_c_tid0_293/A CLKBUF_X1 Rise  0.1540 0.0010 0.0460                      0.77983                                     F             | 
|    CTS_L2_c_tid0_293/Z CLKBUF_X1 Rise  0.1990 0.0450 0.0110             1.98082  0.77983  2.76065           1       100      F    K        | 
|    CTS_L3_c_tid0_290/A CLKBUF_X1 Rise  0.1990 0.0000 0.0110                      0.77983                                     F             | 
|    CTS_L3_c_tid0_290/Z CLKBUF_X1 Rise  0.2320 0.0330 0.0100             1.98519  0.77983  2.76502           1       100      F    K        | 
|    CTS_L4_c_tid0_287/A CLKBUF_X1 Rise  0.2330 0.0010 0.0100    0.0010            0.77983                                     F             | 
|    CTS_L4_c_tid0_287/Z CLKBUF_X1 Rise  0.2650 0.0320 0.0100             1.56765  0.949653 2.51731           1       100      F    K        | 
| Data Path:                                                                                                                                 | 
|    i_64_64/CK          DFF_X1    Rise  0.2650 0.0000 0.0100                      0.949653                                    F             | 
|    i_64_64/Q           DFF_X1    Fall  0.3540 0.0890 0.0100             1.93007  3.36228  5.29235           2       100      F             | 
|    i_64_0/A            INV_X1    Fall  0.3540 0.0000 0.0100                      1.54936                                                   | 
|    i_64_0/ZN           INV_X1    Rise  0.3760 0.0220 0.0150             0.539852 4.80781  5.34766           2       100                    | 
|    hfn_ipo_c20/A       BUF_X4    Rise  0.3760 0.0000 0.0150                      3.40189                                                   | 
|    hfn_ipo_c20/Z       BUF_X4    Rise  0.4550 0.0790 0.0590             34.7743  63.8826  98.6569           37      100                    | 
|    i_48/EN             TBUF_X1   Rise  0.4670 0.0120 0.0600                      1.72656                                                   | 
|    i_48/Z              TBUF_X1   Fall  0.6430 0.1760 0.0180             0.528423 11.054   11.5824           1       100                    | 
|    c[48]                         Fall  0.6430 0.0000 0.0180                      10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 1.30215  1.24879 2.55093           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.6430        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.3570        | 
-------------------------------------------------------------


 Timing Path to c[59] 
  
 Path Start Point : i_64_64 (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[59] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070             1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3 Rise  0.0000 0.0000 0.7070                      1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3 Rise  0.1530 0.1530 0.0460             2.53404  24.6574  27.1914           4       100      F    K        | 
|    CTS_L2_c_tid0_293/A CLKBUF_X1 Rise  0.1540 0.0010 0.0460                      0.77983                                     F             | 
|    CTS_L2_c_tid0_293/Z CLKBUF_X1 Rise  0.1990 0.0450 0.0110             1.98082  0.77983  2.76065           1       100      F    K        | 
|    CTS_L3_c_tid0_290/A CLKBUF_X1 Rise  0.1990 0.0000 0.0110                      0.77983                                     F             | 
|    CTS_L3_c_tid0_290/Z CLKBUF_X1 Rise  0.2320 0.0330 0.0100             1.98519  0.77983  2.76502           1       100      F    K        | 
|    CTS_L4_c_tid0_287/A CLKBUF_X1 Rise  0.2330 0.0010 0.0100    0.0010            0.77983                                     F             | 
|    CTS_L4_c_tid0_287/Z CLKBUF_X1 Rise  0.2650 0.0320 0.0100             1.56765  0.949653 2.51731           1       100      F    K        | 
| Data Path:                                                                                                                                 | 
|    i_64_64/CK          DFF_X1    Rise  0.2650 0.0000 0.0100                      0.949653                                    F             | 
|    i_64_64/Q           DFF_X1    Fall  0.3540 0.0890 0.0100             1.93007  3.36228  5.29235           2       100      F             | 
|    i_64_0/A            INV_X1    Fall  0.3540 0.0000 0.0100                      1.54936                                                   | 
|    i_64_0/ZN           INV_X1    Rise  0.3760 0.0220 0.0150             0.539852 4.80781  5.34766           2       100                    | 
|    hfn_ipo_c20/A       BUF_X4    Rise  0.3760 0.0000 0.0150                      3.40189                                                   | 
|    hfn_ipo_c20/Z       BUF_X4    Rise  0.4550 0.0790 0.0590             34.7743  63.8826  98.6569           37      100                    | 
|    i_59/EN             TBUF_X1   Rise  0.4650 0.0100 0.0600                      1.72656                                                   | 
|    i_59/Z              TBUF_X1   Fall  0.6410 0.1760 0.0190             1.56383  11.054   12.6178           1       100                    | 
|    c[59]                         Fall  0.6420 0.0010 0.0190                      10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 1.30215  1.24879 2.55093           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.6420        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.3580        | 
-------------------------------------------------------------


 Timing Path to c[58] 
  
 Path Start Point : i_64_64 (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[58] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070             1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3 Rise  0.0000 0.0000 0.7070                      1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3 Rise  0.1530 0.1530 0.0460             2.53404  24.6574  27.1914           4       100      F    K        | 
|    CTS_L2_c_tid0_293/A CLKBUF_X1 Rise  0.1540 0.0010 0.0460                      0.77983                                     F             | 
|    CTS_L2_c_tid0_293/Z CLKBUF_X1 Rise  0.1990 0.0450 0.0110             1.98082  0.77983  2.76065           1       100      F    K        | 
|    CTS_L3_c_tid0_290/A CLKBUF_X1 Rise  0.1990 0.0000 0.0110                      0.77983                                     F             | 
|    CTS_L3_c_tid0_290/Z CLKBUF_X1 Rise  0.2320 0.0330 0.0100             1.98519  0.77983  2.76502           1       100      F    K        | 
|    CTS_L4_c_tid0_287/A CLKBUF_X1 Rise  0.2330 0.0010 0.0100    0.0010            0.77983                                     F             | 
|    CTS_L4_c_tid0_287/Z CLKBUF_X1 Rise  0.2650 0.0320 0.0100             1.56765  0.949653 2.51731           1       100      F    K        | 
| Data Path:                                                                                                                                 | 
|    i_64_64/CK          DFF_X1    Rise  0.2650 0.0000 0.0100                      0.949653                                    F             | 
|    i_64_64/Q           DFF_X1    Fall  0.3540 0.0890 0.0100             1.93007  3.36228  5.29235           2       100      F             | 
|    i_64_0/A            INV_X1    Fall  0.3540 0.0000 0.0100                      1.54936                                                   | 
|    i_64_0/ZN           INV_X1    Rise  0.3760 0.0220 0.0150             0.539852 4.80781  5.34766           2       100                    | 
|    hfn_ipo_c20/A       BUF_X4    Rise  0.3760 0.0000 0.0150                      3.40189                                                   | 
|    hfn_ipo_c20/Z       BUF_X4    Rise  0.4550 0.0790 0.0590             34.7743  63.8826  98.6569           37      100                    | 
|    i_58/EN             TBUF_X1   Rise  0.4650 0.0100 0.0600                      1.72656                                                   | 
|    i_58/Z              TBUF_X1   Fall  0.6410 0.1760 0.0190             1.22755  11.054   12.2815           1       100                    | 
|    c[58]                         Fall  0.6420 0.0010 0.0190                      10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 1.30215  1.24879 2.55093           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.6420        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.3580        | 
-------------------------------------------------------------


 Timing Path to c[55] 
  
 Path Start Point : i_64_64 (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[55] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070             1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3 Rise  0.0000 0.0000 0.7070                      1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3 Rise  0.1530 0.1530 0.0460             2.53404  24.6574  27.1914           4       100      F    K        | 
|    CTS_L2_c_tid0_293/A CLKBUF_X1 Rise  0.1540 0.0010 0.0460                      0.77983                                     F             | 
|    CTS_L2_c_tid0_293/Z CLKBUF_X1 Rise  0.1990 0.0450 0.0110             1.98082  0.77983  2.76065           1       100      F    K        | 
|    CTS_L3_c_tid0_290/A CLKBUF_X1 Rise  0.1990 0.0000 0.0110                      0.77983                                     F             | 
|    CTS_L3_c_tid0_290/Z CLKBUF_X1 Rise  0.2320 0.0330 0.0100             1.98519  0.77983  2.76502           1       100      F    K        | 
|    CTS_L4_c_tid0_287/A CLKBUF_X1 Rise  0.2330 0.0010 0.0100    0.0010            0.77983                                     F             | 
|    CTS_L4_c_tid0_287/Z CLKBUF_X1 Rise  0.2650 0.0320 0.0100             1.56765  0.949653 2.51731           1       100      F    K        | 
| Data Path:                                                                                                                                 | 
|    i_64_64/CK          DFF_X1    Rise  0.2650 0.0000 0.0100                      0.949653                                    F             | 
|    i_64_64/Q           DFF_X1    Fall  0.3540 0.0890 0.0100             1.93007  3.36228  5.29235           2       100      F             | 
|    i_64_0/A            INV_X1    Fall  0.3540 0.0000 0.0100                      1.54936                                                   | 
|    i_64_0/ZN           INV_X1    Rise  0.3760 0.0220 0.0150             0.539852 4.80781  5.34766           2       100                    | 
|    hfn_ipo_c20/A       BUF_X4    Rise  0.3760 0.0000 0.0150                      3.40189                                                   | 
|    hfn_ipo_c20/Z       BUF_X4    Rise  0.4550 0.0790 0.0590             34.7743  63.8826  98.6569           37      100                    | 
|    i_55/EN             TBUF_X1   Rise  0.4660 0.0110 0.0600                      1.72656                                                   | 
|    i_55/Z              TBUF_X1   Fall  0.6420 0.1760 0.0180             0.478031 11.054   11.532            1       100                    | 
|    c[55]                         Fall  0.6420 0.0000 0.0180                      10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 1.30215  1.24879 2.55093           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.6420        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.3580        | 
-------------------------------------------------------------


 Timing Path to c[54] 
  
 Path Start Point : i_64_64 (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[54] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070             1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3 Rise  0.0000 0.0000 0.7070                      1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3 Rise  0.1530 0.1530 0.0460             2.53404  24.6574  27.1914           4       100      F    K        | 
|    CTS_L2_c_tid0_293/A CLKBUF_X1 Rise  0.1540 0.0010 0.0460                      0.77983                                     F             | 
|    CTS_L2_c_tid0_293/Z CLKBUF_X1 Rise  0.1990 0.0450 0.0110             1.98082  0.77983  2.76065           1       100      F    K        | 
|    CTS_L3_c_tid0_290/A CLKBUF_X1 Rise  0.1990 0.0000 0.0110                      0.77983                                     F             | 
|    CTS_L3_c_tid0_290/Z CLKBUF_X1 Rise  0.2320 0.0330 0.0100             1.98519  0.77983  2.76502           1       100      F    K        | 
|    CTS_L4_c_tid0_287/A CLKBUF_X1 Rise  0.2330 0.0010 0.0100    0.0010            0.77983                                     F             | 
|    CTS_L4_c_tid0_287/Z CLKBUF_X1 Rise  0.2650 0.0320 0.0100             1.56765  0.949653 2.51731           1       100      F    K        | 
| Data Path:                                                                                                                                 | 
|    i_64_64/CK          DFF_X1    Rise  0.2650 0.0000 0.0100                      0.949653                                    F             | 
|    i_64_64/Q           DFF_X1    Fall  0.3540 0.0890 0.0100             1.93007  3.36228  5.29235           2       100      F             | 
|    i_64_0/A            INV_X1    Fall  0.3540 0.0000 0.0100                      1.54936                                                   | 
|    i_64_0/ZN           INV_X1    Rise  0.3760 0.0220 0.0150             0.539852 4.80781  5.34766           2       100                    | 
|    hfn_ipo_c20/A       BUF_X4    Rise  0.3760 0.0000 0.0150                      3.40189                                                   | 
|    hfn_ipo_c20/Z       BUF_X4    Rise  0.4550 0.0790 0.0590             34.7743  63.8826  98.6569           37      100                    | 
|    i_54/EN             TBUF_X1   Rise  0.4660 0.0110 0.0600                      1.72656                                                   | 
|    i_54/Z              TBUF_X1   Fall  0.6420 0.1760 0.0170             0.181962 11.054   11.2359           1       100                    | 
|    c[54]                         Fall  0.6420 0.0000 0.0170                      10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 1.30215  1.24879 2.55093           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.6420        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.3580        | 
-------------------------------------------------------------


 Timing Path to c[53] 
  
 Path Start Point : i_64_64 (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[53] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070             1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3 Rise  0.0000 0.0000 0.7070                      1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3 Rise  0.1530 0.1530 0.0460             2.53404  24.6574  27.1914           4       100      F    K        | 
|    CTS_L2_c_tid0_293/A CLKBUF_X1 Rise  0.1540 0.0010 0.0460                      0.77983                                     F             | 
|    CTS_L2_c_tid0_293/Z CLKBUF_X1 Rise  0.1990 0.0450 0.0110             1.98082  0.77983  2.76065           1       100      F    K        | 
|    CTS_L3_c_tid0_290/A CLKBUF_X1 Rise  0.1990 0.0000 0.0110                      0.77983                                     F             | 
|    CTS_L3_c_tid0_290/Z CLKBUF_X1 Rise  0.2320 0.0330 0.0100             1.98519  0.77983  2.76502           1       100      F    K        | 
|    CTS_L4_c_tid0_287/A CLKBUF_X1 Rise  0.2330 0.0010 0.0100    0.0010            0.77983                                     F             | 
|    CTS_L4_c_tid0_287/Z CLKBUF_X1 Rise  0.2650 0.0320 0.0100             1.56765  0.949653 2.51731           1       100      F    K        | 
| Data Path:                                                                                                                                 | 
|    i_64_64/CK          DFF_X1    Rise  0.2650 0.0000 0.0100                      0.949653                                    F             | 
|    i_64_64/Q           DFF_X1    Fall  0.3540 0.0890 0.0100             1.93007  3.36228  5.29235           2       100      F             | 
|    i_64_0/A            INV_X1    Fall  0.3540 0.0000 0.0100                      1.54936                                                   | 
|    i_64_0/ZN           INV_X1    Rise  0.3760 0.0220 0.0150             0.539852 4.80781  5.34766           2       100                    | 
|    hfn_ipo_c20/A       BUF_X4    Rise  0.3760 0.0000 0.0150                      3.40189                                                   | 
|    hfn_ipo_c20/Z       BUF_X4    Rise  0.4550 0.0790 0.0590             34.7743  63.8826  98.6569           37      100                    | 
|    i_53/EN             TBUF_X1   Rise  0.4660 0.0110 0.0600                      1.72656                                                   | 
|    i_53/Z              TBUF_X1   Fall  0.6420 0.1760 0.0180             0.326384 11.054   11.3804           1       100                    | 
|    c[53]                         Fall  0.6420 0.0000 0.0180                      10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 1.30215  1.24879 2.55093           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.6420        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.3580        | 
-------------------------------------------------------------


 Timing Path to c[52] 
  
 Path Start Point : i_64_64 (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[52] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070             1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3 Rise  0.0000 0.0000 0.7070                      1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3 Rise  0.1530 0.1530 0.0460             2.53404  24.6574  27.1914           4       100      F    K        | 
|    CTS_L2_c_tid0_293/A CLKBUF_X1 Rise  0.1540 0.0010 0.0460                      0.77983                                     F             | 
|    CTS_L2_c_tid0_293/Z CLKBUF_X1 Rise  0.1990 0.0450 0.0110             1.98082  0.77983  2.76065           1       100      F    K        | 
|    CTS_L3_c_tid0_290/A CLKBUF_X1 Rise  0.1990 0.0000 0.0110                      0.77983                                     F             | 
|    CTS_L3_c_tid0_290/Z CLKBUF_X1 Rise  0.2320 0.0330 0.0100             1.98519  0.77983  2.76502           1       100      F    K        | 
|    CTS_L4_c_tid0_287/A CLKBUF_X1 Rise  0.2330 0.0010 0.0100    0.0010            0.77983                                     F             | 
|    CTS_L4_c_tid0_287/Z CLKBUF_X1 Rise  0.2650 0.0320 0.0100             1.56765  0.949653 2.51731           1       100      F    K        | 
| Data Path:                                                                                                                                 | 
|    i_64_64/CK          DFF_X1    Rise  0.2650 0.0000 0.0100                      0.949653                                    F             | 
|    i_64_64/Q           DFF_X1    Fall  0.3540 0.0890 0.0100             1.93007  3.36228  5.29235           2       100      F             | 
|    i_64_0/A            INV_X1    Fall  0.3540 0.0000 0.0100                      1.54936                                                   | 
|    i_64_0/ZN           INV_X1    Rise  0.3760 0.0220 0.0150             0.539852 4.80781  5.34766           2       100                    | 
|    hfn_ipo_c20/A       BUF_X4    Rise  0.3760 0.0000 0.0150                      3.40189                                                   | 
|    hfn_ipo_c20/Z       BUF_X4    Rise  0.4550 0.0790 0.0590             34.7743  63.8826  98.6569           37      100                    | 
|    i_52/EN             TBUF_X1   Rise  0.4660 0.0110 0.0600                      1.72656                                                   | 
|    i_52/Z              TBUF_X1   Fall  0.6420 0.1760 0.0180             0.73134  11.054   11.7853           1       100                    | 
|    c[52]                         Fall  0.6420 0.0000 0.0180                      10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 1.30215  1.24879 2.55093           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.6420        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.3580        | 
-------------------------------------------------------------


 Timing Path to c[50] 
  
 Path Start Point : i_64_64 (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[50] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070             1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3 Rise  0.0000 0.0000 0.7070                      1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3 Rise  0.1530 0.1530 0.0460             2.53404  24.6574  27.1914           4       100      F    K        | 
|    CTS_L2_c_tid0_293/A CLKBUF_X1 Rise  0.1540 0.0010 0.0460                      0.77983                                     F             | 
|    CTS_L2_c_tid0_293/Z CLKBUF_X1 Rise  0.1990 0.0450 0.0110             1.98082  0.77983  2.76065           1       100      F    K        | 
|    CTS_L3_c_tid0_290/A CLKBUF_X1 Rise  0.1990 0.0000 0.0110                      0.77983                                     F             | 
|    CTS_L3_c_tid0_290/Z CLKBUF_X1 Rise  0.2320 0.0330 0.0100             1.98519  0.77983  2.76502           1       100      F    K        | 
|    CTS_L4_c_tid0_287/A CLKBUF_X1 Rise  0.2330 0.0010 0.0100    0.0010            0.77983                                     F             | 
|    CTS_L4_c_tid0_287/Z CLKBUF_X1 Rise  0.2650 0.0320 0.0100             1.56765  0.949653 2.51731           1       100      F    K        | 
| Data Path:                                                                                                                                 | 
|    i_64_64/CK          DFF_X1    Rise  0.2650 0.0000 0.0100                      0.949653                                    F             | 
|    i_64_64/Q           DFF_X1    Fall  0.3540 0.0890 0.0100             1.93007  3.36228  5.29235           2       100      F             | 
|    i_64_0/A            INV_X1    Fall  0.3540 0.0000 0.0100                      1.54936                                                   | 
|    i_64_0/ZN           INV_X1    Rise  0.3760 0.0220 0.0150             0.539852 4.80781  5.34766           2       100                    | 
|    hfn_ipo_c20/A       BUF_X4    Rise  0.3760 0.0000 0.0150                      3.40189                                                   | 
|    hfn_ipo_c20/Z       BUF_X4    Rise  0.4550 0.0790 0.0590             34.7743  63.8826  98.6569           37      100                    | 
|    i_50/EN             TBUF_X1   Rise  0.4660 0.0110 0.0600                      1.72656                                                   | 
|    i_50/Z              TBUF_X1   Fall  0.6420 0.1760 0.0180             0.529258 11.054   11.5832           1       100                    | 
|    c[50]                         Fall  0.6420 0.0000 0.0180                      10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 1.30215  1.24879 2.55093           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.6420        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.3580        | 
-------------------------------------------------------------


 Timing Path to c[11] 
  
 Path Start Point : i_64_64 (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[11] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070             1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3 Rise  0.0000 0.0000 0.7070                      1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3 Rise  0.1530 0.1530 0.0460             2.53404  24.6574  27.1914           4       100      F    K        | 
|    CTS_L2_c_tid0_293/A CLKBUF_X1 Rise  0.1540 0.0010 0.0460                      0.77983                                     F             | 
|    CTS_L2_c_tid0_293/Z CLKBUF_X1 Rise  0.1990 0.0450 0.0110             1.98082  0.77983  2.76065           1       100      F    K        | 
|    CTS_L3_c_tid0_290/A CLKBUF_X1 Rise  0.1990 0.0000 0.0110                      0.77983                                     F             | 
|    CTS_L3_c_tid0_290/Z CLKBUF_X1 Rise  0.2320 0.0330 0.0100             1.98519  0.77983  2.76502           1       100      F    K        | 
|    CTS_L4_c_tid0_287/A CLKBUF_X1 Rise  0.2330 0.0010 0.0100    0.0010            0.77983                                     F             | 
|    CTS_L4_c_tid0_287/Z CLKBUF_X1 Rise  0.2650 0.0320 0.0100             1.56765  0.949653 2.51731           1       100      F    K        | 
| Data Path:                                                                                                                                 | 
|    i_64_64/CK          DFF_X1    Rise  0.2650 0.0000 0.0100                      0.949653                                    F             | 
|    i_64_64/Q           DFF_X1    Fall  0.3540 0.0890 0.0100             1.93007  3.36228  5.29235           2       100      F             | 
|    i_64_0/A            INV_X1    Fall  0.3540 0.0000 0.0100                      1.54936                                                   | 
|    i_64_0/ZN           INV_X1    Rise  0.3760 0.0220 0.0150             0.539852 4.80781  5.34766           2       100                    | 
|    hfn_ipo_c20/A       BUF_X4    Rise  0.3760 0.0000 0.0150                      3.40189                                                   | 
|    hfn_ipo_c20/Z       BUF_X4    Rise  0.4550 0.0790 0.0590             34.7743  63.8826  98.6569           37      100                    | 
|    i_11/EN             TBUF_X1   Rise  0.4660 0.0110 0.0600                      1.72656                                                   | 
|    i_11/Z              TBUF_X1   Fall  0.6420 0.1760 0.0170             0.233365 11.054   11.2873           1       100                    | 
|    c[11]                         Fall  0.6420 0.0000 0.0170                      10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 1.30215  1.24879 2.55093           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.6420        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.3580        | 
-------------------------------------------------------------


 Timing Path to c[10] 
  
 Path Start Point : i_64_64 (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[10] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070             1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3 Rise  0.0000 0.0000 0.7070                      1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3 Rise  0.1530 0.1530 0.0460             2.53404  24.6574  27.1914           4       100      F    K        | 
|    CTS_L2_c_tid0_293/A CLKBUF_X1 Rise  0.1540 0.0010 0.0460                      0.77983                                     F             | 
|    CTS_L2_c_tid0_293/Z CLKBUF_X1 Rise  0.1990 0.0450 0.0110             1.98082  0.77983  2.76065           1       100      F    K        | 
|    CTS_L3_c_tid0_290/A CLKBUF_X1 Rise  0.1990 0.0000 0.0110                      0.77983                                     F             | 
|    CTS_L3_c_tid0_290/Z CLKBUF_X1 Rise  0.2320 0.0330 0.0100             1.98519  0.77983  2.76502           1       100      F    K        | 
|    CTS_L4_c_tid0_287/A CLKBUF_X1 Rise  0.2330 0.0010 0.0100    0.0010            0.77983                                     F             | 
|    CTS_L4_c_tid0_287/Z CLKBUF_X1 Rise  0.2650 0.0320 0.0100             1.56765  0.949653 2.51731           1       100      F    K        | 
| Data Path:                                                                                                                                 | 
|    i_64_64/CK          DFF_X1    Rise  0.2650 0.0000 0.0100                      0.949653                                    F             | 
|    i_64_64/Q           DFF_X1    Fall  0.3540 0.0890 0.0100             1.93007  3.36228  5.29235           2       100      F             | 
|    i_64_0/A            INV_X1    Fall  0.3540 0.0000 0.0100                      1.54936                                                   | 
|    i_64_0/ZN           INV_X1    Rise  0.3760 0.0220 0.0150             0.539852 4.80781  5.34766           2       100                    | 
|    hfn_ipo_c20/A       BUF_X4    Rise  0.3760 0.0000 0.0150                      3.40189                                                   | 
|    hfn_ipo_c20/Z       BUF_X4    Rise  0.4550 0.0790 0.0590             34.7743  63.8826  98.6569           37      100                    | 
|    i_10/EN             TBUF_X1   Rise  0.4660 0.0110 0.0600                      1.72656                                                   | 
|    i_10/Z              TBUF_X1   Fall  0.6420 0.1760 0.0180             0.435323 11.054   11.4893           1       100                    | 
|    c[10]                         Fall  0.6420 0.0000 0.0180                      10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 1.30215  1.24879 2.55093           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.6420        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.3580        | 
-------------------------------------------------------------


 Timing Path to c[9] 
  
 Path Start Point : i_64_64 (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[9] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070             1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3 Rise  0.0000 0.0000 0.7070                      1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3 Rise  0.1530 0.1530 0.0460             2.53404  24.6574  27.1914           4       100      F    K        | 
|    CTS_L2_c_tid0_293/A CLKBUF_X1 Rise  0.1540 0.0010 0.0460                      0.77983                                     F             | 
|    CTS_L2_c_tid0_293/Z CLKBUF_X1 Rise  0.1990 0.0450 0.0110             1.98082  0.77983  2.76065           1       100      F    K        | 
|    CTS_L3_c_tid0_290/A CLKBUF_X1 Rise  0.1990 0.0000 0.0110                      0.77983                                     F             | 
|    CTS_L3_c_tid0_290/Z CLKBUF_X1 Rise  0.2320 0.0330 0.0100             1.98519  0.77983  2.76502           1       100      F    K        | 
|    CTS_L4_c_tid0_287/A CLKBUF_X1 Rise  0.2330 0.0010 0.0100    0.0010            0.77983                                     F             | 
|    CTS_L4_c_tid0_287/Z CLKBUF_X1 Rise  0.2650 0.0320 0.0100             1.56765  0.949653 2.51731           1       100      F    K        | 
| Data Path:                                                                                                                                 | 
|    i_64_64/CK          DFF_X1    Rise  0.2650 0.0000 0.0100                      0.949653                                    F             | 
|    i_64_64/Q           DFF_X1    Fall  0.3540 0.0890 0.0100             1.93007  3.36228  5.29235           2       100      F             | 
|    i_64_0/A            INV_X1    Fall  0.3540 0.0000 0.0100                      1.54936                                                   | 
|    i_64_0/ZN           INV_X1    Rise  0.3760 0.0220 0.0150             0.539852 4.80781  5.34766           2       100                    | 
|    hfn_ipo_c20/A       BUF_X4    Rise  0.3760 0.0000 0.0150                      3.40189                                                   | 
|    hfn_ipo_c20/Z       BUF_X4    Rise  0.4550 0.0790 0.0590             34.7743  63.8826  98.6569           37      100                    | 
|    i_9/EN              TBUF_X1   Rise  0.4660 0.0110 0.0600                      1.72656                                                   | 
|    i_9/Z               TBUF_X1   Fall  0.6420 0.1760 0.0180             0.377007 11.054   11.431            1       100                    | 
|    c[9]                          Fall  0.6420 0.0000 0.0180                      10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 1.30215  1.24879 2.55093           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.6420        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.3580        | 
-------------------------------------------------------------


 Timing Path to c[8] 
  
 Path Start Point : i_64_64 (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[8] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070             1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3 Rise  0.0000 0.0000 0.7070                      1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3 Rise  0.1530 0.1530 0.0460             2.53404  24.6574  27.1914           4       100      F    K        | 
|    CTS_L2_c_tid0_293/A CLKBUF_X1 Rise  0.1540 0.0010 0.0460                      0.77983                                     F             | 
|    CTS_L2_c_tid0_293/Z CLKBUF_X1 Rise  0.1990 0.0450 0.0110             1.98082  0.77983  2.76065           1       100      F    K        | 
|    CTS_L3_c_tid0_290/A CLKBUF_X1 Rise  0.1990 0.0000 0.0110                      0.77983                                     F             | 
|    CTS_L3_c_tid0_290/Z CLKBUF_X1 Rise  0.2320 0.0330 0.0100             1.98519  0.77983  2.76502           1       100      F    K        | 
|    CTS_L4_c_tid0_287/A CLKBUF_X1 Rise  0.2330 0.0010 0.0100    0.0010            0.77983                                     F             | 
|    CTS_L4_c_tid0_287/Z CLKBUF_X1 Rise  0.2650 0.0320 0.0100             1.56765  0.949653 2.51731           1       100      F    K        | 
| Data Path:                                                                                                                                 | 
|    i_64_64/CK          DFF_X1    Rise  0.2650 0.0000 0.0100                      0.949653                                    F             | 
|    i_64_64/Q           DFF_X1    Fall  0.3540 0.0890 0.0100             1.93007  3.36228  5.29235           2       100      F             | 
|    i_64_0/A            INV_X1    Fall  0.3540 0.0000 0.0100                      1.54936                                                   | 
|    i_64_0/ZN           INV_X1    Rise  0.3760 0.0220 0.0150             0.539852 4.80781  5.34766           2       100                    | 
|    hfn_ipo_c20/A       BUF_X4    Rise  0.3760 0.0000 0.0150                      3.40189                                                   | 
|    hfn_ipo_c20/Z       BUF_X4    Rise  0.4550 0.0790 0.0590             34.7743  63.8826  98.6569           37      100                    | 
|    i_8/EN              TBUF_X1   Rise  0.4660 0.0110 0.0600                      1.72656                                                   | 
|    i_8/Z               TBUF_X1   Fall  0.6420 0.1760 0.0170             0.20153  11.054   11.2555           1       100                    | 
|    c[8]                          Fall  0.6420 0.0000 0.0170                      10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 1.30215  1.24879 2.55093           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.6420        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.3580        | 
-------------------------------------------------------------


 Timing Path to c[0] 
  
 Path Start Point : i_64_64 (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[0] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070             1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3 Rise  0.0000 0.0000 0.7070                      1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3 Rise  0.1530 0.1530 0.0460             2.53404  24.6574  27.1914           4       100      F    K        | 
|    CTS_L2_c_tid0_293/A CLKBUF_X1 Rise  0.1540 0.0010 0.0460                      0.77983                                     F             | 
|    CTS_L2_c_tid0_293/Z CLKBUF_X1 Rise  0.1990 0.0450 0.0110             1.98082  0.77983  2.76065           1       100      F    K        | 
|    CTS_L3_c_tid0_290/A CLKBUF_X1 Rise  0.1990 0.0000 0.0110                      0.77983                                     F             | 
|    CTS_L3_c_tid0_290/Z CLKBUF_X1 Rise  0.2320 0.0330 0.0100             1.98519  0.77983  2.76502           1       100      F    K        | 
|    CTS_L4_c_tid0_287/A CLKBUF_X1 Rise  0.2330 0.0010 0.0100    0.0010            0.77983                                     F             | 
|    CTS_L4_c_tid0_287/Z CLKBUF_X1 Rise  0.2650 0.0320 0.0100             1.56765  0.949653 2.51731           1       100      F    K        | 
| Data Path:                                                                                                                                 | 
|    i_64_64/CK          DFF_X1    Rise  0.2650 0.0000 0.0100                      0.949653                                    F             | 
|    i_64_64/Q           DFF_X1    Fall  0.3540 0.0890 0.0100             1.93007  3.36228  5.29235           2       100      F             | 
|    i_64_0/A            INV_X1    Fall  0.3540 0.0000 0.0100                      1.54936                                                   | 
|    i_64_0/ZN           INV_X1    Rise  0.3760 0.0220 0.0150             0.539852 4.80781  5.34766           2       100                    | 
|    hfn_ipo_c20/A       BUF_X4    Rise  0.3760 0.0000 0.0150                      3.40189                                                   | 
|    hfn_ipo_c20/Z       BUF_X4    Rise  0.4550 0.0790 0.0590             34.7743  63.8826  98.6569           37      100                    | 
|    i_0/EN              TBUF_X1   Rise  0.4660 0.0110 0.0600                      1.72656                                                   | 
|    i_0/Z               TBUF_X1   Fall  0.6420 0.1760 0.0180             0.3717   11.054   11.4257           1       100                    | 
|    c[0]                          Fall  0.6420 0.0000 0.0180                      10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 1.30215  1.24879 2.55093           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.6420        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.3580        | 
-------------------------------------------------------------


 Timing Path to c[57] 
  
 Path Start Point : i_64_64 (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[57] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070             1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3 Rise  0.0000 0.0000 0.7070                      1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3 Rise  0.1530 0.1530 0.0460             2.53404  24.6574  27.1914           4       100      F    K        | 
|    CTS_L2_c_tid0_293/A CLKBUF_X1 Rise  0.1540 0.0010 0.0460                      0.77983                                     F             | 
|    CTS_L2_c_tid0_293/Z CLKBUF_X1 Rise  0.1990 0.0450 0.0110             1.98082  0.77983  2.76065           1       100      F    K        | 
|    CTS_L3_c_tid0_290/A CLKBUF_X1 Rise  0.1990 0.0000 0.0110                      0.77983                                     F             | 
|    CTS_L3_c_tid0_290/Z CLKBUF_X1 Rise  0.2320 0.0330 0.0100             1.98519  0.77983  2.76502           1       100      F    K        | 
|    CTS_L4_c_tid0_287/A CLKBUF_X1 Rise  0.2330 0.0010 0.0100    0.0010            0.77983                                     F             | 
|    CTS_L4_c_tid0_287/Z CLKBUF_X1 Rise  0.2650 0.0320 0.0100             1.56765  0.949653 2.51731           1       100      F    K        | 
| Data Path:                                                                                                                                 | 
|    i_64_64/CK          DFF_X1    Rise  0.2650 0.0000 0.0100                      0.949653                                    F             | 
|    i_64_64/Q           DFF_X1    Fall  0.3540 0.0890 0.0100             1.93007  3.36228  5.29235           2       100      F             | 
|    i_64_0/A            INV_X1    Fall  0.3540 0.0000 0.0100                      1.54936                                                   | 
|    i_64_0/ZN           INV_X1    Rise  0.3760 0.0220 0.0150             0.539852 4.80781  5.34766           2       100                    | 
|    hfn_ipo_c20/A       BUF_X4    Rise  0.3760 0.0000 0.0150                      3.40189                                                   | 
|    hfn_ipo_c20/Z       BUF_X4    Rise  0.4550 0.0790 0.0590             34.7743  63.8826  98.6569           37      100                    | 
|    i_57/EN             TBUF_X1   Rise  0.4650 0.0100 0.0600                      1.72656                                                   | 
|    i_57/Z              TBUF_X1   Fall  0.6410 0.1760 0.0180             1.05116  11.054   12.1051           1       100                    | 
|    c[57]                         Fall  0.6410 0.0000 0.0180                      10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 1.30215  1.24879 2.55093           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.6410        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.3590        | 
-------------------------------------------------------------


 Timing Path to c[56] 
  
 Path Start Point : i_64_64 (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[56] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070             1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3 Rise  0.0000 0.0000 0.7070                      1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3 Rise  0.1530 0.1530 0.0460             2.53404  24.6574  27.1914           4       100      F    K        | 
|    CTS_L2_c_tid0_293/A CLKBUF_X1 Rise  0.1540 0.0010 0.0460                      0.77983                                     F             | 
|    CTS_L2_c_tid0_293/Z CLKBUF_X1 Rise  0.1990 0.0450 0.0110             1.98082  0.77983  2.76065           1       100      F    K        | 
|    CTS_L3_c_tid0_290/A CLKBUF_X1 Rise  0.1990 0.0000 0.0110                      0.77983                                     F             | 
|    CTS_L3_c_tid0_290/Z CLKBUF_X1 Rise  0.2320 0.0330 0.0100             1.98519  0.77983  2.76502           1       100      F    K        | 
|    CTS_L4_c_tid0_287/A CLKBUF_X1 Rise  0.2330 0.0010 0.0100    0.0010            0.77983                                     F             | 
|    CTS_L4_c_tid0_287/Z CLKBUF_X1 Rise  0.2650 0.0320 0.0100             1.56765  0.949653 2.51731           1       100      F    K        | 
| Data Path:                                                                                                                                 | 
|    i_64_64/CK          DFF_X1    Rise  0.2650 0.0000 0.0100                      0.949653                                    F             | 
|    i_64_64/Q           DFF_X1    Fall  0.3540 0.0890 0.0100             1.93007  3.36228  5.29235           2       100      F             | 
|    i_64_0/A            INV_X1    Fall  0.3540 0.0000 0.0100                      1.54936                                                   | 
|    i_64_0/ZN           INV_X1    Rise  0.3760 0.0220 0.0150             0.539852 4.80781  5.34766           2       100                    | 
|    hfn_ipo_c20/A       BUF_X4    Rise  0.3760 0.0000 0.0150                      3.40189                                                   | 
|    hfn_ipo_c20/Z       BUF_X4    Rise  0.4550 0.0790 0.0590             34.7743  63.8826  98.6569           37      100                    | 
|    i_56/EN             TBUF_X1   Rise  0.4650 0.0100 0.0600                      1.72656                                                   | 
|    i_56/Z              TBUF_X1   Fall  0.6410 0.1760 0.0180             0.879099 11.054   11.9331           1       100                    | 
|    c[56]                         Fall  0.6410 0.0000 0.0180                      10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 1.30215  1.24879 2.55093           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.6410        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.3590        | 
-------------------------------------------------------------


 Timing Path to c[5] 
  
 Path Start Point : i_64_64 (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[5] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap  Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070             1.30215   1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3 Rise  0.0000 0.0000 0.7070                       1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3 Rise  0.1530 0.1530 0.0460             2.53404   24.6574  27.1914           4       100      F    K        | 
|    CTS_L2_c_tid0_293/A CLKBUF_X1 Rise  0.1540 0.0010 0.0460                       0.77983                                     F             | 
|    CTS_L2_c_tid0_293/Z CLKBUF_X1 Rise  0.1990 0.0450 0.0110             1.98082   0.77983  2.76065           1       100      F    K        | 
|    CTS_L3_c_tid0_290/A CLKBUF_X1 Rise  0.1990 0.0000 0.0110                       0.77983                                     F             | 
|    CTS_L3_c_tid0_290/Z CLKBUF_X1 Rise  0.2320 0.0330 0.0100             1.98519   0.77983  2.76502           1       100      F    K        | 
|    CTS_L4_c_tid0_287/A CLKBUF_X1 Rise  0.2330 0.0010 0.0100    0.0010             0.77983                                     F             | 
|    CTS_L4_c_tid0_287/Z CLKBUF_X1 Rise  0.2650 0.0320 0.0100             1.56765   0.949653 2.51731           1       100      F    K        | 
| Data Path:                                                                                                                                  | 
|    i_64_64/CK          DFF_X1    Rise  0.2650 0.0000 0.0100                       0.949653                                    F             | 
|    i_64_64/Q           DFF_X1    Fall  0.3540 0.0890 0.0100             1.93007   3.36228  5.29235           2       100      F             | 
|    i_64_0/A            INV_X1    Fall  0.3540 0.0000 0.0100                       1.54936                                                   | 
|    i_64_0/ZN           INV_X1    Rise  0.3760 0.0220 0.0150             0.539852  4.80781  5.34766           2       100                    | 
|    hfn_ipo_c20/A       BUF_X4    Rise  0.3760 0.0000 0.0150                       3.40189                                                   | 
|    hfn_ipo_c20/Z       BUF_X4    Rise  0.4550 0.0790 0.0590             34.7743   63.8826  98.6569           37      100                    | 
|    i_5/EN              TBUF_X1   Rise  0.4650 0.0100 0.0600                       1.72656                                                   | 
|    i_5/Z               TBUF_X1   Fall  0.6410 0.1760 0.0170             0.0905218 11.054   11.1445           1       100                    | 
|    c[5]                          Fall  0.6410 0.0000 0.0170                       10                                          c             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 1.30215  1.24879 2.55093           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.6410        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.3590        | 
-------------------------------------------------------------


 Timing Path to c[4] 
  
 Path Start Point : i_64_64 (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[4] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070             1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3 Rise  0.0000 0.0000 0.7070                      1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3 Rise  0.1530 0.1530 0.0460             2.53404  24.6574  27.1914           4       100      F    K        | 
|    CTS_L2_c_tid0_293/A CLKBUF_X1 Rise  0.1540 0.0010 0.0460                      0.77983                                     F             | 
|    CTS_L2_c_tid0_293/Z CLKBUF_X1 Rise  0.1990 0.0450 0.0110             1.98082  0.77983  2.76065           1       100      F    K        | 
|    CTS_L3_c_tid0_290/A CLKBUF_X1 Rise  0.1990 0.0000 0.0110                      0.77983                                     F             | 
|    CTS_L3_c_tid0_290/Z CLKBUF_X1 Rise  0.2320 0.0330 0.0100             1.98519  0.77983  2.76502           1       100      F    K        | 
|    CTS_L4_c_tid0_287/A CLKBUF_X1 Rise  0.2330 0.0010 0.0100    0.0010            0.77983                                     F             | 
|    CTS_L4_c_tid0_287/Z CLKBUF_X1 Rise  0.2650 0.0320 0.0100             1.56765  0.949653 2.51731           1       100      F    K        | 
| Data Path:                                                                                                                                 | 
|    i_64_64/CK          DFF_X1    Rise  0.2650 0.0000 0.0100                      0.949653                                    F             | 
|    i_64_64/Q           DFF_X1    Fall  0.3540 0.0890 0.0100             1.93007  3.36228  5.29235           2       100      F             | 
|    i_64_0/A            INV_X1    Fall  0.3540 0.0000 0.0100                      1.54936                                                   | 
|    i_64_0/ZN           INV_X1    Rise  0.3760 0.0220 0.0150             0.539852 4.80781  5.34766           2       100                    | 
|    hfn_ipo_c20/A       BUF_X4    Rise  0.3760 0.0000 0.0150                      3.40189                                                   | 
|    hfn_ipo_c20/Z       BUF_X4    Rise  0.4550 0.0790 0.0590             34.7743  63.8826  98.6569           37      100                    | 
|    i_4/EN              TBUF_X1   Rise  0.4650 0.0100 0.0600                      1.72656                                                   | 
|    i_4/Z               TBUF_X1   Fall  0.6410 0.1760 0.0170             0.179233 11.054   11.2332           1       100                    | 
|    c[4]                          Fall  0.6410 0.0000 0.0170                      10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 1.30215  1.24879 2.55093           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.6410        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.3590        | 
-------------------------------------------------------------


 Timing Path to c[7] 
  
 Path Start Point : i_64_64 (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[7] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070             1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3 Rise  0.0000 0.0000 0.7070                      1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3 Rise  0.1530 0.1530 0.0460             2.53404  24.6574  27.1914           4       100      F    K        | 
|    CTS_L2_c_tid0_293/A CLKBUF_X1 Rise  0.1540 0.0010 0.0460                      0.77983                                     F             | 
|    CTS_L2_c_tid0_293/Z CLKBUF_X1 Rise  0.1990 0.0450 0.0110             1.98082  0.77983  2.76065           1       100      F    K        | 
|    CTS_L3_c_tid0_290/A CLKBUF_X1 Rise  0.1990 0.0000 0.0110                      0.77983                                     F             | 
|    CTS_L3_c_tid0_290/Z CLKBUF_X1 Rise  0.2320 0.0330 0.0100             1.98519  0.77983  2.76502           1       100      F    K        | 
|    CTS_L4_c_tid0_287/A CLKBUF_X1 Rise  0.2330 0.0010 0.0100    0.0010            0.77983                                     F             | 
|    CTS_L4_c_tid0_287/Z CLKBUF_X1 Rise  0.2650 0.0320 0.0100             1.56765  0.949653 2.51731           1       100      F    K        | 
| Data Path:                                                                                                                                 | 
|    i_64_64/CK          DFF_X1    Rise  0.2650 0.0000 0.0100                      0.949653                                    F             | 
|    i_64_64/Q           DFF_X1    Fall  0.3540 0.0890 0.0100             1.93007  3.36228  5.29235           2       100      F             | 
|    i_64_0/A            INV_X1    Fall  0.3540 0.0000 0.0100                      1.54936                                                   | 
|    i_64_0/ZN           INV_X1    Rise  0.3760 0.0220 0.0150             0.539852 4.80781  5.34766           2       100                    | 
|    hfn_ipo_c20/A       BUF_X4    Rise  0.3760 0.0000 0.0150                      3.40189                                                   | 
|    hfn_ipo_c20/Z       BUF_X4    Rise  0.4550 0.0790 0.0590             34.7743  63.8826  98.6569           37      100                    | 
|    i_7/EN              TBUF_X1   Rise  0.4640 0.0090 0.0600                      1.72656                                                   | 
|    i_7/Z               TBUF_X1   Fall  0.6400 0.1760 0.0170             0.177297 11.054   11.2313           1       100                    | 
|    c[7]                          Fall  0.6400 0.0000 0.0170                      10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 1.30215  1.24879 2.55093           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.6400        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.3600        | 
-------------------------------------------------------------


 Timing Path to c[6] 
  
 Path Start Point : i_64_64 (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[6] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070             1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3 Rise  0.0000 0.0000 0.7070                      1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3 Rise  0.1530 0.1530 0.0460             2.53404  24.6574  27.1914           4       100      F    K        | 
|    CTS_L2_c_tid0_293/A CLKBUF_X1 Rise  0.1540 0.0010 0.0460                      0.77983                                     F             | 
|    CTS_L2_c_tid0_293/Z CLKBUF_X1 Rise  0.1990 0.0450 0.0110             1.98082  0.77983  2.76065           1       100      F    K        | 
|    CTS_L3_c_tid0_290/A CLKBUF_X1 Rise  0.1990 0.0000 0.0110                      0.77983                                     F             | 
|    CTS_L3_c_tid0_290/Z CLKBUF_X1 Rise  0.2320 0.0330 0.0100             1.98519  0.77983  2.76502           1       100      F    K        | 
|    CTS_L4_c_tid0_287/A CLKBUF_X1 Rise  0.2330 0.0010 0.0100    0.0010            0.77983                                     F             | 
|    CTS_L4_c_tid0_287/Z CLKBUF_X1 Rise  0.2650 0.0320 0.0100             1.56765  0.949653 2.51731           1       100      F    K        | 
| Data Path:                                                                                                                                 | 
|    i_64_64/CK          DFF_X1    Rise  0.2650 0.0000 0.0100                      0.949653                                    F             | 
|    i_64_64/Q           DFF_X1    Fall  0.3540 0.0890 0.0100             1.93007  3.36228  5.29235           2       100      F             | 
|    i_64_0/A            INV_X1    Fall  0.3540 0.0000 0.0100                      1.54936                                                   | 
|    i_64_0/ZN           INV_X1    Rise  0.3760 0.0220 0.0150             0.539852 4.80781  5.34766           2       100                    | 
|    hfn_ipo_c20/A       BUF_X4    Rise  0.3760 0.0000 0.0150                      3.40189                                                   | 
|    hfn_ipo_c20/Z       BUF_X4    Rise  0.4550 0.0790 0.0590             34.7743  63.8826  98.6569           37      100                    | 
|    i_6/EN              TBUF_X1   Rise  0.4640 0.0090 0.0600                      1.72656                                                   | 
|    i_6/Z               TBUF_X1   Fall  0.6400 0.1760 0.0180             0.399007 11.054   11.453            1       100                    | 
|    c[6]                          Fall  0.6400 0.0000 0.0180                      10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 1.30215  1.24879 2.55093           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.6400        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.3600        | 
-------------------------------------------------------------


 Timing Path to c[3] 
  
 Path Start Point : i_64_64 (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[3] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070             1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3 Rise  0.0000 0.0000 0.7070                      1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3 Rise  0.1530 0.1530 0.0460             2.53404  24.6574  27.1914           4       100      F    K        | 
|    CTS_L2_c_tid0_293/A CLKBUF_X1 Rise  0.1540 0.0010 0.0460                      0.77983                                     F             | 
|    CTS_L2_c_tid0_293/Z CLKBUF_X1 Rise  0.1990 0.0450 0.0110             1.98082  0.77983  2.76065           1       100      F    K        | 
|    CTS_L3_c_tid0_290/A CLKBUF_X1 Rise  0.1990 0.0000 0.0110                      0.77983                                     F             | 
|    CTS_L3_c_tid0_290/Z CLKBUF_X1 Rise  0.2320 0.0330 0.0100             1.98519  0.77983  2.76502           1       100      F    K        | 
|    CTS_L4_c_tid0_287/A CLKBUF_X1 Rise  0.2330 0.0010 0.0100    0.0010            0.77983                                     F             | 
|    CTS_L4_c_tid0_287/Z CLKBUF_X1 Rise  0.2650 0.0320 0.0100             1.56765  0.949653 2.51731           1       100      F    K        | 
| Data Path:                                                                                                                                 | 
|    i_64_64/CK          DFF_X1    Rise  0.2650 0.0000 0.0100                      0.949653                                    F             | 
|    i_64_64/Q           DFF_X1    Fall  0.3540 0.0890 0.0100             1.93007  3.36228  5.29235           2       100      F             | 
|    i_64_0/A            INV_X1    Fall  0.3540 0.0000 0.0100                      1.54936                                                   | 
|    i_64_0/ZN           INV_X1    Rise  0.3760 0.0220 0.0150             0.539852 4.80781  5.34766           2       100                    | 
|    hfn_ipo_c20/A       BUF_X4    Rise  0.3760 0.0000 0.0150                      3.40189                                                   | 
|    hfn_ipo_c20/Z       BUF_X4    Rise  0.4550 0.0790 0.0590             34.7743  63.8826  98.6569           37      100                    | 
|    i_3/EN              TBUF_X1   Rise  0.4640 0.0090 0.0600                      1.72656                                                   | 
|    i_3/Z               TBUF_X1   Fall  0.6400 0.1760 0.0180             0.4294   11.054   11.4834           1       100                    | 
|    c[3]                          Fall  0.6400 0.0000 0.0180                      10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 1.30215  1.24879 2.55093           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.6400        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.3600        | 
-------------------------------------------------------------


 Timing Path to c[2] 
  
 Path Start Point : i_64_64 (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[2] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070             1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3 Rise  0.0000 0.0000 0.7070                      1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3 Rise  0.1530 0.1530 0.0460             2.53404  24.6574  27.1914           4       100      F    K        | 
|    CTS_L2_c_tid0_293/A CLKBUF_X1 Rise  0.1540 0.0010 0.0460                      0.77983                                     F             | 
|    CTS_L2_c_tid0_293/Z CLKBUF_X1 Rise  0.1990 0.0450 0.0110             1.98082  0.77983  2.76065           1       100      F    K        | 
|    CTS_L3_c_tid0_290/A CLKBUF_X1 Rise  0.1990 0.0000 0.0110                      0.77983                                     F             | 
|    CTS_L3_c_tid0_290/Z CLKBUF_X1 Rise  0.2320 0.0330 0.0100             1.98519  0.77983  2.76502           1       100      F    K        | 
|    CTS_L4_c_tid0_287/A CLKBUF_X1 Rise  0.2330 0.0010 0.0100    0.0010            0.77983                                     F             | 
|    CTS_L4_c_tid0_287/Z CLKBUF_X1 Rise  0.2650 0.0320 0.0100             1.56765  0.949653 2.51731           1       100      F    K        | 
| Data Path:                                                                                                                                 | 
|    i_64_64/CK          DFF_X1    Rise  0.2650 0.0000 0.0100                      0.949653                                    F             | 
|    i_64_64/Q           DFF_X1    Fall  0.3540 0.0890 0.0100             1.93007  3.36228  5.29235           2       100      F             | 
|    i_64_0/A            INV_X1    Fall  0.3540 0.0000 0.0100                      1.54936                                                   | 
|    i_64_0/ZN           INV_X1    Rise  0.3760 0.0220 0.0150             0.539852 4.80781  5.34766           2       100                    | 
|    hfn_ipo_c20/A       BUF_X4    Rise  0.3760 0.0000 0.0150                      3.40189                                                   | 
|    hfn_ipo_c20/Z       BUF_X4    Rise  0.4550 0.0790 0.0590             34.7743  63.8826  98.6569           37      100                    | 
|    i_2/EN              TBUF_X1   Rise  0.4640 0.0090 0.0600                      1.72656                                                   | 
|    i_2/Z               TBUF_X1   Fall  0.6400 0.1760 0.0180             0.376038 11.054   11.43             1       100                    | 
|    c[2]                          Fall  0.6400 0.0000 0.0180                      10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 1.30215  1.24879 2.55093           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.6400        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.3600        | 
-------------------------------------------------------------


 Timing Path to c[1] 
  
 Path Start Point : i_64_64 (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[1] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070             1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3 Rise  0.0000 0.0000 0.7070                      1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3 Rise  0.1530 0.1530 0.0460             2.53404  24.6574  27.1914           4       100      F    K        | 
|    CTS_L2_c_tid0_293/A CLKBUF_X1 Rise  0.1540 0.0010 0.0460                      0.77983                                     F             | 
|    CTS_L2_c_tid0_293/Z CLKBUF_X1 Rise  0.1990 0.0450 0.0110             1.98082  0.77983  2.76065           1       100      F    K        | 
|    CTS_L3_c_tid0_290/A CLKBUF_X1 Rise  0.1990 0.0000 0.0110                      0.77983                                     F             | 
|    CTS_L3_c_tid0_290/Z CLKBUF_X1 Rise  0.2320 0.0330 0.0100             1.98519  0.77983  2.76502           1       100      F    K        | 
|    CTS_L4_c_tid0_287/A CLKBUF_X1 Rise  0.2330 0.0010 0.0100    0.0010            0.77983                                     F             | 
|    CTS_L4_c_tid0_287/Z CLKBUF_X1 Rise  0.2650 0.0320 0.0100             1.56765  0.949653 2.51731           1       100      F    K        | 
| Data Path:                                                                                                                                 | 
|    i_64_64/CK          DFF_X1    Rise  0.2650 0.0000 0.0100                      0.949653                                    F             | 
|    i_64_64/Q           DFF_X1    Fall  0.3540 0.0890 0.0100             1.93007  3.36228  5.29235           2       100      F             | 
|    i_64_0/A            INV_X1    Fall  0.3540 0.0000 0.0100                      1.54936                                                   | 
|    i_64_0/ZN           INV_X1    Rise  0.3760 0.0220 0.0150             0.539852 4.80781  5.34766           2       100                    | 
|    hfn_ipo_c20/A       BUF_X4    Rise  0.3760 0.0000 0.0150                      3.40189                                                   | 
|    hfn_ipo_c20/Z       BUF_X4    Rise  0.4550 0.0790 0.0590             34.7743  63.8826  98.6569           37      100                    | 
|    i_1/EN              TBUF_X1   Rise  0.4640 0.0090 0.0600                      1.72656                                                   | 
|    i_1/Z               TBUF_X1   Fall  0.6400 0.1760 0.0170             0.131497 11.054   11.1855           1       100                    | 
|    c[1]                          Fall  0.6400 0.0000 0.0170                      10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 1.30215  1.24879 2.55093           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.6400        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.3600        | 
-------------------------------------------------------------


 Timing Path to A_reg[27]/D 
  
 Path Start Point : SC_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : A_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.7070             1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A      CLKBUF_X3     Rise  0.0000 0.0000 0.7070                      1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z      CLKBUF_X3     Rise  0.1530 0.1530 0.0460             2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_SC_reg/CK       CLKGATETST_X8 Rise  0.1540 0.0010 0.0460                      7.95918                                     FA            | 
|    clk_gate_SC_reg/GCK      CLKGATETST_X8 Rise  0.1860 0.0320 0.0070             5.25557  1.42116  6.67673           1       100      FA   K        | 
|    CTS_L3_c_tid1_111/A      CLKBUF_X3     Rise  0.1860 0.0000 0.0070                      1.42116                                     F             | 
|    CTS_L3_c_tid1_111/Z      CLKBUF_X3     Rise  0.2720 0.0860 0.0740             46.9985  36.0868  83.0854           38      100      F    K        | 
| Data Path:                                                                                                                                          | 
|    SC_reg[0]/CK             DFF_X1        Rise  0.2810 0.0090 0.0730                      0.949653                                    F             | 
|    SC_reg[0]/Q              DFF_X1        Rise  0.4000 0.1190 0.0250             1.1416   8.36581  9.50741           4       100      F             | 
|    i_64_1_381/A3            NOR3_X1       Rise  0.4000 0.0000 0.0250                      1.6163                                                    | 
|    i_64_1_381/ZN            NOR3_X1       Fall  0.4230 0.0230 0.0130             0.291595 6.20185  6.49344           1       100                    | 
|    i_64_1_409/A2            NAND2_X4      Fall  0.4230 0.0000 0.0130                      5.61536                                                   | 
|    i_64_1_409/ZN            NAND2_X4      Rise  0.5040 0.0810 0.0680             33.2831  76.6489  109.932           38      100                    | 
|    i_64_1_408/A             INV_X4        Rise  0.5140 0.0100 0.0690                      6.25843                                                   | 
|    i_64_1_408/ZN            INV_X4        Fall  0.5690 0.0550 0.0350             27.0731  61.0726  88.1457           36      100                    | 
|    i_64_1_377/A2            AND2_X4       Fall  0.5780 0.0090 0.0360                      3.22374                                                   | 
|    i_64_1_377/ZN            AND2_X4       Fall  0.6470 0.0690 0.0240             30.0106  50.8887  80.8993           32      100                    | 
|    i_64_1_315/C2            AOI222_X1     Fall  0.6510 0.0040 0.0240                      1.50088                                                   | 
|    i_64_1_315/ZN            AOI222_X1     Rise  0.7530 0.1020 0.0520             0.544308 1.70023  2.24454           1       100                    | 
|    i_64_1_314/A             INV_X1        Rise  0.7530 0.0000 0.0520                      1.70023                                                   | 
|    i_64_1_314/ZN            INV_X1        Fall  0.7900 0.0370 0.0240             3.06555  10.3261  13.3916           7       100                    | 
|    i_64_197/multiplicand[1]               Fall  0.7900 0.0000                                                                                       | 
|    i_64_197/i_187/A1        NOR2_X1       Fall  0.7910 0.0010 0.0240                      1.41309                                                   | 
|    i_64_197/i_187/ZN        NOR2_X1       Rise  0.8220 0.0310 0.0180             0.338002 1.62635  1.96435           1       100                    | 
|    i_64_197/i_184/A         AOI21_X1      Rise  0.8220 0.0000 0.0180                      1.62635                                                   | 
|    i_64_197/i_184/ZN        AOI21_X1      Fall  0.8420 0.0200 0.0140             0.695326 3.84836  4.54369           2       100                    | 
|    i_64_197/i_183/B2        OAI22_X1      Fall  0.8420 0.0000 0.0140                      1.55047                                                   | 
|    i_64_197/i_183/ZN        OAI22_X1      Rise  0.9040 0.0620 0.0470             1.25992  3.90286  5.16278           2       100                    | 
|    i_64_197/i_182/A         OAI21_X1      Rise  0.9040 0.0000 0.0470                      1.67072                                                   | 
|    i_64_197/i_182/ZN        OAI21_X1      Fall  0.9310 0.0270 0.0130             0.227226 1.6642   1.89142           1       100                    | 
|    i_64_197/i_181/A2        NAND2_X1      Fall  0.9310 0.0000 0.0130                      1.50228                                                   | 
|    i_64_197/i_181/ZN        NAND2_X1      Rise  0.9650 0.0340 0.0240             2.58407  5.49545  8.07951           3       100                    | 
|    i_64_197/i_175/A3        NOR3_X1       Rise  0.9650 0.0000 0.0240                      1.6163                                                    | 
|    i_64_197/i_175/ZN        NOR3_X1       Fall  0.9810 0.0160 0.0100             0.833529 1.60595  2.43948           1       100                    | 
|    i_64_197/i_167/A4        NOR4_X1       Fall  0.9810 0.0000 0.0100                      1.55423                                                   | 
|    i_64_197/i_167/ZN        NOR4_X1       Rise  1.1080 0.1270 0.0850             0.695004 5.49606  6.19106           3       100                    | 
|    i_64_197/i_161/A3        NOR3_X1       Rise  1.1080 0.0000 0.0850                      1.6163                                                    | 
|    i_64_197/i_161/ZN        NOR3_X1       Fall  1.1260 0.0180 0.0210             0.347331 1.60595  1.95328           1       100                    | 
|    i_64_197/i_153/A4        NOR4_X1       Fall  1.1260 0.0000 0.0210                      1.55423                                                   | 
|    i_64_197/i_153/ZN        NOR4_X1       Rise  1.2790 0.1530 0.1040             0.88007  7.32194  8.20201           3       100                    | 
|    i_64_197/i_147/A3        NOR3_X2       Rise  1.2790 0.0000 0.1040                      3.44279                                                   | 
|    i_64_197/i_147/ZN        NOR3_X2       Fall  1.2950 0.0160 0.0230             1.60364  1.60595  3.20959           1       100                    | 
|    i_64_197/i_139/A4        NOR4_X1       Fall  1.2950 0.0000 0.0230                      1.55423                                                   | 
|    i_64_197/i_139/ZN        NOR4_X1       Rise  1.4280 0.1330 0.0870             0.867698 5.49545  6.36314           3       100                    | 
|    i_64_197/i_133/A3        NOR3_X1       Rise  1.4280 0.0000 0.0870                      1.6163                                                    | 
|    i_64_197/i_133/ZN        NOR3_X1       Fall  1.4500 0.0220 0.0230             1.32614  1.7368   3.06294           1       100                    | 
|    i_64_197/i_201/A1        NOR4_X1       Fall  1.4500 0.0000 0.0230                      1.34349                                                   | 
|    i_64_197/i_201/ZN        NOR4_X1       Rise  1.5630 0.1130 0.0970             1.01924  6.43738  7.45662           4       100                    | 
|    i_64_197/i_109/A3        NOR3_X1       Rise  1.5630 0.0000 0.0970                      1.6163                                                    | 
|    i_64_197/i_109/ZN        NOR3_X1       Fall  1.5870 0.0240 0.0250             2.16877  1.60595  3.77472           1       100                    | 
|    i_64_197/i_96/A4         NOR4_X1       Fall  1.5870 0.0000 0.0250                      1.55423                                                   | 
|    i_64_197/i_96/ZN         NOR4_X1       Rise  1.7440 0.1570 0.1070             4.60656  3.87976  8.48632           2       100                    | 
|    i_64_197/i_82/A          XNOR2_X1      Rise  1.7480 0.0040 0.1070    0.0030            2.23275                                                   | 
|    i_64_197/i_82/ZN         XNOR2_X1      Fall  1.7710 0.0230 0.0270             0.555964 1.63668  2.19264           1       100                    | 
|    i_64_197/p_0[28]                       Fall  1.7710 0.0000                                                                                       | 
|    i_64_1_299/A1            AOI222_X1     Fall  1.7710 0.0000 0.0270                      1.40277                                                   | 
|    i_64_1_299/ZN            AOI222_X1     Rise  1.8670 0.0960 0.0810             1.37502  5.01363  6.38864           3       100                    | 
|    i_64_1_172/A2            NOR2_X1       Rise  1.8670 0.0000 0.0810                      1.65135                                                   | 
|    i_64_1_172/ZN            NOR2_X1       Fall  1.8820 0.0150 0.0190             0.861928 1.14029  2.00222           1       100                    | 
|    A_reg[27]/D              DFF_X1        Fall  1.8820 0.0000 0.0190                      1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg[27]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.30215  1.24879  2.55093           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3     Rise  0.1500 0.1500 0.0460 2.53404  22.3115  24.8456           4       100      F    K        | 
|    clk_gate_SC_reg/CK  CLKGATETST_X8 Rise  0.1510 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_SC_reg/GCK CLKGATETST_X8 Rise  0.1830 0.0320 0.0070 5.25557  1.24879  6.50436           1       100      FA   K        | 
|    CTS_L3_c_tid1_111/A CLKBUF_X3     Rise  0.1830 0.0000 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid1_111/Z CLKBUF_X3     Rise  0.2660 0.0830 0.0710 46.9986  32.5447  79.5433           38      100      F    K        | 
|    A_reg[27]/CK        DFF_X1        Rise  0.2720 0.0060 0.0710          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.2720 2.2720 | 
| library setup check                      | -0.0280 2.2440 | 
| data required time                       |  2.2440        | 
|                                          |                | 
| data required time                       |  2.2440        | 
| data arrival time                        | -1.8820        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.3650        | 
-------------------------------------------------------------


 Timing Path to A_reg[26]/D 
  
 Path Start Point : SC_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : A_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A      CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z      CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_SC_reg/CK       CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_SC_reg/GCK      CLKGATETST_X8 Rise  0.1860 0.0320 0.0070 5.25557  1.42116  6.67673           1       100      FA   K        | 
|    CTS_L3_c_tid1_111/A      CLKBUF_X3     Rise  0.1860 0.0000 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid1_111/Z      CLKBUF_X3     Rise  0.2720 0.0860 0.0740 46.9985  36.0868  83.0854           38      100      F    K        | 
| Data Path:                                                                                                                              | 
|    SC_reg[0]/CK             DFF_X1        Rise  0.2810 0.0090 0.0730          0.949653                                    F             | 
|    SC_reg[0]/Q              DFF_X1        Rise  0.4000 0.1190 0.0250 1.1416   8.36581  9.50741           4       100      F             | 
|    i_64_1_381/A3            NOR3_X1       Rise  0.4000 0.0000 0.0250          1.6163                                                    | 
|    i_64_1_381/ZN            NOR3_X1       Fall  0.4230 0.0230 0.0130 0.291595 6.20185  6.49344           1       100                    | 
|    i_64_1_409/A2            NAND2_X4      Fall  0.4230 0.0000 0.0130          5.61536                                                   | 
|    i_64_1_409/ZN            NAND2_X4      Rise  0.5040 0.0810 0.0680 33.2831  76.6489  109.932           38      100                    | 
|    i_64_1_408/A             INV_X4        Rise  0.5140 0.0100 0.0690          6.25843                                                   | 
|    i_64_1_408/ZN            INV_X4        Fall  0.5690 0.0550 0.0350 27.0731  61.0726  88.1457           36      100                    | 
|    i_64_1_377/A2            AND2_X4       Fall  0.5780 0.0090 0.0360          3.22374                                                   | 
|    i_64_1_377/ZN            AND2_X4       Fall  0.6470 0.0690 0.0240 30.0106  50.8887  80.8993           32      100                    | 
|    i_64_1_315/C2            AOI222_X1     Fall  0.6510 0.0040 0.0240          1.50088                                                   | 
|    i_64_1_315/ZN            AOI222_X1     Rise  0.7530 0.1020 0.0520 0.544308 1.70023  2.24454           1       100                    | 
|    i_64_1_314/A             INV_X1        Rise  0.7530 0.0000 0.0520          1.70023                                                   | 
|    i_64_1_314/ZN            INV_X1        Fall  0.7900 0.0370 0.0240 3.06555  10.3261  13.3916           7       100                    | 
|    i_64_197/multiplicand[1]               Fall  0.7900 0.0000                                                                           | 
|    i_64_197/i_187/A1        NOR2_X1       Fall  0.7910 0.0010 0.0240          1.41309                                                   | 
|    i_64_197/i_187/ZN        NOR2_X1       Rise  0.8220 0.0310 0.0180 0.338002 1.62635  1.96435           1       100                    | 
|    i_64_197/i_184/A         AOI21_X1      Rise  0.8220 0.0000 0.0180          1.62635                                                   | 
|    i_64_197/i_184/ZN        AOI21_X1      Fall  0.8420 0.0200 0.0140 0.695326 3.84836  4.54369           2       100                    | 
|    i_64_197/i_183/B2        OAI22_X1      Fall  0.8420 0.0000 0.0140          1.55047                                                   | 
|    i_64_197/i_183/ZN        OAI22_X1      Rise  0.9040 0.0620 0.0470 1.25992  3.90286  5.16278           2       100                    | 
|    i_64_197/i_182/A         OAI21_X1      Rise  0.9040 0.0000 0.0470          1.67072                                                   | 
|    i_64_197/i_182/ZN        OAI21_X1      Fall  0.9310 0.0270 0.0130 0.227226 1.6642   1.89142           1       100                    | 
|    i_64_197/i_181/A2        NAND2_X1      Fall  0.9310 0.0000 0.0130          1.50228                                                   | 
|    i_64_197/i_181/ZN        NAND2_X1      Rise  0.9650 0.0340 0.0240 2.58407  5.49545  8.07951           3       100                    | 
|    i_64_197/i_175/A3        NOR3_X1       Rise  0.9650 0.0000 0.0240          1.6163                                                    | 
|    i_64_197/i_175/ZN        NOR3_X1       Fall  0.9810 0.0160 0.0100 0.833529 1.60595  2.43948           1       100                    | 
|    i_64_197/i_167/A4        NOR4_X1       Fall  0.9810 0.0000 0.0100          1.55423                                                   | 
|    i_64_197/i_167/ZN        NOR4_X1       Rise  1.1080 0.1270 0.0850 0.695004 5.49606  6.19106           3       100                    | 
|    i_64_197/i_161/A3        NOR3_X1       Rise  1.1080 0.0000 0.0850          1.6163                                                    | 
|    i_64_197/i_161/ZN        NOR3_X1       Fall  1.1260 0.0180 0.0210 0.347331 1.60595  1.95328           1       100                    | 
|    i_64_197/i_153/A4        NOR4_X1       Fall  1.1260 0.0000 0.0210          1.55423                                                   | 
|    i_64_197/i_153/ZN        NOR4_X1       Rise  1.2790 0.1530 0.1040 0.88007  7.32194  8.20201           3       100                    | 
|    i_64_197/i_147/A3        NOR3_X2       Rise  1.2790 0.0000 0.1040          3.44279                                                   | 
|    i_64_197/i_147/ZN        NOR3_X2       Fall  1.2950 0.0160 0.0230 1.60364  1.60595  3.20959           1       100                    | 
|    i_64_197/i_139/A4        NOR4_X1       Fall  1.2950 0.0000 0.0230          1.55423                                                   | 
|    i_64_197/i_139/ZN        NOR4_X1       Rise  1.4280 0.1330 0.0870 0.867698 5.49545  6.36314           3       100                    | 
|    i_64_197/i_133/A3        NOR3_X1       Rise  1.4280 0.0000 0.0870          1.6163                                                    | 
|    i_64_197/i_133/ZN        NOR3_X1       Fall  1.4500 0.0220 0.0230 1.32614  1.7368   3.06294           1       100                    | 
|    i_64_197/i_201/A1        NOR4_X1       Fall  1.4500 0.0000 0.0230          1.34349                                                   | 
|    i_64_197/i_201/ZN        NOR4_X1       Rise  1.5630 0.1130 0.0970 1.01924  6.43738  7.45662           4       100                    | 
|    i_64_197/i_200/A2        OR2_X1        Rise  1.5630 0.0000 0.0970          0.941939                                                  | 
|    i_64_197/i_200/ZN        OR2_X1        Rise  1.6050 0.0420 0.0120 1.22394  1.6642   2.88813           1       100                    | 
|    i_64_197/i_113/A2        NAND2_X1      Rise  1.6050 0.0000 0.0120          1.6642                                                    | 
|    i_64_197/i_113/ZN        NAND2_X1      Fall  1.6240 0.0190 0.0100 0.349863 3.34723  3.6971            2       100                    | 
|    i_64_197/i_112/B1        AOI21_X1      Fall  1.6240 0.0000 0.0100          1.44682                                                   | 
|    i_64_197/i_112/ZN        AOI21_X1      Rise  1.6610 0.0370 0.0310 0.441298 3.36443  3.80573           2       100                    | 
|    i_64_197/i_110/A2        NAND2_X1      Rise  1.6610 0.0000 0.0310          1.6642                                                    | 
|    i_64_197/i_110/ZN        NAND2_X1      Fall  1.6890 0.0280 0.0150 0.872423 4.90149  5.77391           3       100                    | 
|    i_64_197/i_108/A2        NAND2_X1      Fall  1.6890 0.0000 0.0150          1.50228                                                   | 
|    i_64_197/i_108/ZN        NAND2_X1      Rise  1.7140 0.0250 0.0140 0.702127 3.18932  3.89145           2       100                    | 
|    i_64_197/i_105/A1        NAND2_X1      Rise  1.7140 0.0000 0.0140          1.59903                                                   | 
|    i_64_197/i_105/ZN        NAND2_X1      Fall  1.7280 0.0140 0.0080 0.186611 1.59903  1.78564           1       100                    | 
|    i_64_197/i_104/A1        NAND2_X1      Fall  1.7280 0.0000 0.0080          1.5292                                                    | 
|    i_64_197/i_104/ZN        NAND2_X1      Rise  1.7430 0.0150 0.0110 0.3489   1.59903  1.94793           1       100                    | 
|    i_64_197/i_103/A1        NAND2_X1      Rise  1.7430 0.0000 0.0110          1.59903                                                   | 
|    i_64_197/i_103/ZN        NAND2_X1      Fall  1.7570 0.0140 0.0080 0.277159 1.63668  1.91384           1       100                    | 
|    i_64_197/p_0[27]                       Fall  1.7570 0.0000                                                                           | 
|    i_64_1_297/A1            AOI222_X1     Fall  1.7570 0.0000 0.0080          1.40277                                                   | 
|    i_64_1_297/ZN            AOI222_X1     Rise  1.8470 0.0900 0.0820 1.49018  5.01363  6.5038            3       100                    | 
|    i_64_1_171/A2            NOR2_X1       Rise  1.8470 0.0000 0.0820          1.65135                                                   | 
|    i_64_1_171/ZN            NOR2_X1       Fall  1.8620 0.0150 0.0180 0.728876 1.14029  1.86917           1       100                    | 
|    A_reg[26]/D              DFF_X1        Fall  1.8620 0.0000 0.0180          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg[26]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.30215  1.24879  2.55093           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3     Rise  0.1500 0.1500 0.0460 2.53404  22.3115  24.8456           4       100      F    K        | 
|    clk_gate_SC_reg/CK  CLKGATETST_X8 Rise  0.1510 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_SC_reg/GCK CLKGATETST_X8 Rise  0.1830 0.0320 0.0070 5.25557  1.24879  6.50436           1       100      FA   K        | 
|    CTS_L3_c_tid1_111/A CLKBUF_X3     Rise  0.1830 0.0000 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid1_111/Z CLKBUF_X3     Rise  0.2660 0.0830 0.0710 46.9986  32.5447  79.5433           38      100      F    K        | 
|    A_reg[26]/CK        DFF_X1        Rise  0.2720 0.0060 0.0710          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.2720 2.2720 | 
| library setup check                      | -0.0280 2.2440 | 
| data required time                       |  2.2440        | 
|                                          |                | 
| data required time                       |  2.2440        | 
| data arrival time                        | -1.8620        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.3850        | 
-------------------------------------------------------------


 Timing Path to A_reg[25]/D 
  
 Path Start Point : SC_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : A_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.7070 1.30215    1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A      CLKBUF_X3     Rise  0.0000 0.0000 0.7070            1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z      CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404    24.6574  27.1914           4       100      F    K        | 
|    clk_gate_SC_reg/CK       CLKGATETST_X8 Rise  0.1540 0.0010 0.0460            7.95918                                     FA            | 
|    clk_gate_SC_reg/GCK      CLKGATETST_X8 Rise  0.1860 0.0320 0.0070 5.25557    1.42116  6.67673           1       100      FA   K        | 
|    CTS_L3_c_tid1_111/A      CLKBUF_X3     Rise  0.1860 0.0000 0.0070            1.42116                                     F             | 
|    CTS_L3_c_tid1_111/Z      CLKBUF_X3     Rise  0.2720 0.0860 0.0740 46.9985    36.0868  83.0854           38      100      F    K        | 
| Data Path:                                                                                                                                | 
|    SC_reg[0]/CK             DFF_X1        Rise  0.2810 0.0090 0.0730            0.949653                                    F             | 
|    SC_reg[0]/Q              DFF_X1        Rise  0.4000 0.1190 0.0250 1.1416     8.36581  9.50741           4       100      F             | 
|    i_64_1_381/A3            NOR3_X1       Rise  0.4000 0.0000 0.0250            1.6163                                                    | 
|    i_64_1_381/ZN            NOR3_X1       Fall  0.4230 0.0230 0.0130 0.291595   6.20185  6.49344           1       100                    | 
|    i_64_1_409/A2            NAND2_X4      Fall  0.4230 0.0000 0.0130            5.61536                                                   | 
|    i_64_1_409/ZN            NAND2_X4      Rise  0.5040 0.0810 0.0680 33.2831    76.6489  109.932           38      100                    | 
|    i_64_1_408/A             INV_X4        Rise  0.5140 0.0100 0.0690            6.25843                                                   | 
|    i_64_1_408/ZN            INV_X4        Fall  0.5690 0.0550 0.0350 27.0731    61.0726  88.1457           36      100                    | 
|    i_64_1_377/A2            AND2_X4       Fall  0.5780 0.0090 0.0360            3.22374                                                   | 
|    i_64_1_377/ZN            AND2_X4       Fall  0.6470 0.0690 0.0240 30.0106    50.8887  80.8993           32      100                    | 
|    i_64_1_315/C2            AOI222_X1     Fall  0.6510 0.0040 0.0240            1.50088                                                   | 
|    i_64_1_315/ZN            AOI222_X1     Rise  0.7530 0.1020 0.0520 0.544308   1.70023  2.24454           1       100                    | 
|    i_64_1_314/A             INV_X1        Rise  0.7530 0.0000 0.0520            1.70023                                                   | 
|    i_64_1_314/ZN            INV_X1        Fall  0.7900 0.0370 0.0240 3.06555    10.3261  13.3916           7       100                    | 
|    i_64_197/multiplicand[1]               Fall  0.7900 0.0000                                                                             | 
|    i_64_197/i_187/A1        NOR2_X1       Fall  0.7910 0.0010 0.0240            1.41309                                                   | 
|    i_64_197/i_187/ZN        NOR2_X1       Rise  0.8220 0.0310 0.0180 0.338002   1.62635  1.96435           1       100                    | 
|    i_64_197/i_184/A         AOI21_X1      Rise  0.8220 0.0000 0.0180            1.62635                                                   | 
|    i_64_197/i_184/ZN        AOI21_X1      Fall  0.8420 0.0200 0.0140 0.695326   3.84836  4.54369           2       100                    | 
|    i_64_197/i_183/B2        OAI22_X1      Fall  0.8420 0.0000 0.0140            1.55047                                                   | 
|    i_64_197/i_183/ZN        OAI22_X1      Rise  0.9040 0.0620 0.0470 1.25992    3.90286  5.16278           2       100                    | 
|    i_64_197/i_182/A         OAI21_X1      Rise  0.9040 0.0000 0.0470            1.67072                                                   | 
|    i_64_197/i_182/ZN        OAI21_X1      Fall  0.9310 0.0270 0.0130 0.227226   1.6642   1.89142           1       100                    | 
|    i_64_197/i_181/A2        NAND2_X1      Fall  0.9310 0.0000 0.0130            1.50228                                                   | 
|    i_64_197/i_181/ZN        NAND2_X1      Rise  0.9650 0.0340 0.0240 2.58407    5.49545  8.07951           3       100                    | 
|    i_64_197/i_175/A3        NOR3_X1       Rise  0.9650 0.0000 0.0240            1.6163                                                    | 
|    i_64_197/i_175/ZN        NOR3_X1       Fall  0.9810 0.0160 0.0100 0.833529   1.60595  2.43948           1       100                    | 
|    i_64_197/i_167/A4        NOR4_X1       Fall  0.9810 0.0000 0.0100            1.55423                                                   | 
|    i_64_197/i_167/ZN        NOR4_X1       Rise  1.1080 0.1270 0.0850 0.695004   5.49606  6.19106           3       100                    | 
|    i_64_197/i_161/A3        NOR3_X1       Rise  1.1080 0.0000 0.0850            1.6163                                                    | 
|    i_64_197/i_161/ZN        NOR3_X1       Fall  1.1260 0.0180 0.0210 0.347331   1.60595  1.95328           1       100                    | 
|    i_64_197/i_153/A4        NOR4_X1       Fall  1.1260 0.0000 0.0210            1.55423                                                   | 
|    i_64_197/i_153/ZN        NOR4_X1       Rise  1.2790 0.1530 0.1040 0.88007    7.32194  8.20201           3       100                    | 
|    i_64_197/i_147/A3        NOR3_X2       Rise  1.2790 0.0000 0.1040            3.44279                                                   | 
|    i_64_197/i_147/ZN        NOR3_X2       Fall  1.2950 0.0160 0.0230 1.60364    1.60595  3.20959           1       100                    | 
|    i_64_197/i_139/A4        NOR4_X1       Fall  1.2950 0.0000 0.0230            1.55423                                                   | 
|    i_64_197/i_139/ZN        NOR4_X1       Rise  1.4280 0.1330 0.0870 0.867698   5.49545  6.36314           3       100                    | 
|    i_64_197/i_133/A3        NOR3_X1       Rise  1.4280 0.0000 0.0870            1.6163                                                    | 
|    i_64_197/i_133/ZN        NOR3_X1       Fall  1.4500 0.0220 0.0230 1.32614    1.7368   3.06294           1       100                    | 
|    i_64_197/i_201/A1        NOR4_X1       Fall  1.4500 0.0000 0.0230            1.34349                                                   | 
|    i_64_197/i_201/ZN        NOR4_X1       Rise  1.5630 0.1130 0.0970 1.01924    6.43738  7.45662           4       100                    | 
|    i_64_197/i_200/A2        OR2_X1        Rise  1.5630 0.0000 0.0970            0.941939                                                  | 
|    i_64_197/i_200/ZN        OR2_X1        Rise  1.6050 0.0420 0.0120 1.22394    1.6642   2.88813           1       100                    | 
|    i_64_197/i_113/A2        NAND2_X1      Rise  1.6050 0.0000 0.0120            1.6642                                                    | 
|    i_64_197/i_113/ZN        NAND2_X1      Fall  1.6240 0.0190 0.0100 0.349863   3.34723  3.6971            2       100                    | 
|    i_64_197/i_112/B1        AOI21_X1      Fall  1.6240 0.0000 0.0100            1.44682                                                   | 
|    i_64_197/i_112/ZN        AOI21_X1      Rise  1.6610 0.0370 0.0310 0.441298   3.36443  3.80573           2       100                    | 
|    i_64_197/i_110/A2        NAND2_X1      Rise  1.6610 0.0000 0.0310            1.6642                                                    | 
|    i_64_197/i_110/ZN        NAND2_X1      Fall  1.6890 0.0280 0.0150 0.872423   4.90149  5.77391           3       100                    | 
|    i_64_197/i_79/A1         NAND3_X1      Fall  1.6890 0.0000 0.0150            1.56203                                                   | 
|    i_64_197/i_79/ZN         NAND3_X1      Rise  1.7080 0.0190 0.0120 0.00917101 1.70023  1.7094            1       100                    | 
|    i_64_197/i_77/A          INV_X1        Rise  1.7080 0.0000 0.0120            1.70023                                                   | 
|    i_64_197/i_77/ZN         INV_X1        Fall  1.7150 0.0070 0.0040 0.314898   0.946814 1.26171           1       100                    | 
|    i_64_197/i_76/A1         OR2_X1        Fall  1.7150 0.0000 0.0040            0.792385                                                  | 
|    i_64_197/i_76/ZN         OR2_X1        Fall  1.7590 0.0440 0.0100 0.446071   1.63668  2.08275           1       100                    | 
|    i_64_197/p_0[26]                       Fall  1.7590 0.0000                                                                             | 
|    i_64_1_295/A1            AOI222_X1     Fall  1.7590 0.0000 0.0100            1.40277                                                   | 
|    i_64_1_295/ZN            AOI222_X1     Rise  1.8420 0.0830 0.0750 0.508175   5.01363  5.5218            3       100                    | 
|    i_64_1_170/A2            NOR2_X1       Rise  1.8420 0.0000 0.0750            1.65135                                                   | 
|    i_64_1_170/ZN            NOR2_X1       Fall  1.8560 0.0140 0.0170 0.547013   1.14029  1.6873            1       100                    | 
|    A_reg[25]/D              DFF_X1        Fall  1.8560 0.0000 0.0170            1.06234                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg[25]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.30215  1.24879  2.55093           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3     Rise  0.1500 0.1500 0.0460 2.53404  22.3115  24.8456           4       100      F    K        | 
|    clk_gate_SC_reg/CK  CLKGATETST_X8 Rise  0.1510 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_SC_reg/GCK CLKGATETST_X8 Rise  0.1830 0.0320 0.0070 5.25557  1.24879  6.50436           1       100      FA   K        | 
|    CTS_L3_c_tid1_111/A CLKBUF_X3     Rise  0.1830 0.0000 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid1_111/Z CLKBUF_X3     Rise  0.2660 0.0830 0.0710 46.9986  32.5447  79.5433           38      100      F    K        | 
|    A_reg[25]/CK        DFF_X1        Rise  0.2730 0.0070 0.0710          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.2730 2.2730 | 
| library setup check                      | -0.0280 2.2450 | 
| data required time                       |  2.2450        | 
|                                          |                | 
| data required time                       |  2.2450        | 
| data arrival time                        | -1.8560        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.3920        | 
-------------------------------------------------------------


 Timing Path to c_reg[48]/D 
  
 Path Start Point : SC_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[48] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.7070             1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A      CLKBUF_X3     Rise  0.0000 0.0000 0.7070                      1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z      CLKBUF_X3     Rise  0.1530 0.1530 0.0460             2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_SC_reg/CK       CLKGATETST_X8 Rise  0.1540 0.0010 0.0460                      7.95918                                     FA            | 
|    clk_gate_SC_reg/GCK      CLKGATETST_X8 Rise  0.1860 0.0320 0.0070             5.25557  1.42116  6.67673           1       100      FA   K        | 
|    CTS_L3_c_tid1_111/A      CLKBUF_X3     Rise  0.1860 0.0000 0.0070                      1.42116                                     F             | 
|    CTS_L3_c_tid1_111/Z      CLKBUF_X3     Rise  0.2720 0.0860 0.0740             46.9985  36.0868  83.0854           38      100      F    K        | 
| Data Path:                                                                                                                                          | 
|    SC_reg[3]/CK             DFF_X1        Rise  0.2810 0.0090 0.0730                      0.949653                                    F             | 
|    SC_reg[3]/Q              DFF_X1        Fall  0.3870 0.1060 0.0120             0.887142 6.45601  7.34316           3       100      F             | 
|    i_64_1_380/A4            NOR4_X1       Fall  0.3870 0.0000 0.0120                      1.55423                                                   | 
|    i_64_1_380/ZN            NOR4_X1       Rise  0.5160 0.1290 0.0860             0.332134 5.95497  6.2871            1       100                    | 
|    i_64_1_409/A1            NAND2_X4      Rise  0.5160 0.0000 0.0860                      5.95497                                                   | 
|    i_64_1_409/ZN            NAND2_X4      Fall  0.6140 0.0980 0.0590             33.2831  76.6489  109.932           38      100                    | 
|    i_64_1_408/A             INV_X4        Fall  0.6240 0.0100 0.0600                      5.70005                                                   | 
|    i_64_1_408/ZN            INV_X4        Rise  0.7130 0.0890 0.0550             27.0731  61.0726  88.1457           36      100                    | 
|    i_64_1_377/A2            AND2_X4       Rise  0.7220 0.0090 0.0560                      3.5365                                                    | 
|    i_64_1_377/ZN            AND2_X4       Rise  0.8080 0.0860 0.0500             30.0106  50.8887  80.8993           32      100                    | 
|    i_64_1_315/C2            AOI222_X1     Rise  0.8130 0.0050 0.0500                      1.58671                                                   | 
|    i_64_1_315/ZN            AOI222_X1     Fall  0.8500 0.0370 0.0260             0.544308 1.70023  2.24454           1       100                    | 
|    i_64_1_314/A             INV_X1        Fall  0.8500 0.0000 0.0260                      1.54936                                                   | 
|    i_64_1_314/ZN            INV_X1        Rise  0.9000 0.0500 0.0340             3.06555  10.3261  13.3916           7       100                    | 
|    i_64_196/multiplicand[1]               Rise  0.9000 0.0000                                                                                       | 
|    i_64_196/i_142/A2        AND2_X1       Rise  0.9010 0.0010 0.0340                      0.97463                                                   | 
|    i_64_196/i_142/ZN        AND2_X1       Rise  0.9510 0.0500 0.0180             1.03228  5.14349  6.17577           3       100                    | 
|    i_64_196/i_137/A1        NOR3_X1       Rise  0.9510 0.0000 0.0180                      1.76357                                                   | 
|    i_64_196/i_137/ZN        NOR3_X1       Fall  0.9660 0.0150 0.0090             0.455114 3.31772  3.77283           2       100                    | 
|    i_64_196/i_134/A         OAI21_X1      Fall  0.9660 0.0000 0.0090                      1.51857                                                   | 
|    i_64_196/i_134/ZN        OAI21_X1      Rise  0.9870 0.0210 0.0200             0.51858  1.63022  2.1488            1       100                    | 
|    i_64_196/i_129/A         OAI221_X1     Rise  0.9870 0.0000 0.0200                      1.63022                                                   | 
|    i_64_196/i_129/ZN        OAI221_X1     Fall  1.0220 0.0350 0.0180             0.386618 1.62635  2.01297           1       100                    | 
|    i_64_196/i_128/A         AOI21_X1      Fall  1.0220 0.0000 0.0180                      1.53534                                                   | 
|    i_64_196/i_128/ZN        AOI21_X1      Rise  1.0960 0.0740 0.0500             2.11497  5.58056  7.69554           3       100                    | 
|    i_64_196/i_266/A1        NOR3_X1       Rise  1.0960 0.0000 0.0500                      1.76357                                                   | 
|    i_64_196/i_266/ZN        NOR3_X1       Fall  1.1130 0.0170 0.0150             0.620422 2.65641  3.27683           2       100                    | 
|    i_64_196/i_44/A1         NOR2_X1       Fall  1.1130 0.0000 0.0150                      1.41309                                                   | 
|    i_64_196/i_44/ZN         NOR2_X1       Rise  1.1700 0.0570 0.0440             2.33501  5.42026  7.75527           3       100                    | 
|    i_64_196/i_30/B2         OAI22_X1      Rise  1.1700 0.0000 0.0440                      1.61561                                                   | 
|    i_64_196/i_30/ZN         OAI22_X1      Fall  1.2090 0.0390 0.0200             1.41234  3.80404  5.21637           2       100                    | 
|    i_64_196/i_29/B2         OAI21_X1      Fall  1.2090 0.0000 0.0200                      1.55833                                                   | 
|    i_64_196/i_29/ZN         OAI21_X1      Rise  1.2610 0.0520 0.0330             0.969831 3.80465  4.77448           2       100                    | 
|    i_64_196/i_28/B2         OAI21_X1      Rise  1.2610 0.0000 0.0330                      1.57189                                                   | 
|    i_64_196/i_28/ZN         OAI21_X1      Fall  1.2870 0.0260 0.0150             0.236866 2.57361  2.81047           1       100                    | 
|    i_64_196/i_27/B          XNOR2_X1      Fall  1.2870 0.0000 0.0150                      2.36817                                                   | 
|    i_64_196/i_27/ZN         XNOR2_X1      Fall  1.3300 0.0430 0.0130             0.935226 1.57913  2.51436           1       100                    | 
|    i_64_196/p_0[11]                       Fall  1.3300 0.0000                                                                                       | 
|    i_64_1_265/B1            AOI222_X1     Fall  1.3300 0.0000 0.0130                      1.47422                                                   | 
|    i_64_1_265/ZN            AOI222_X1     Rise  1.4490 0.1190 0.0860             2.03602  5.01363  7.04964           3       100                    | 
|    i_64_1_264/A             INV_X1        Rise  1.4490 0.0000 0.0860                      1.70023                                                   | 
|    i_64_1_264/ZN            INV_X1        Fall  1.4630 0.0140 0.0190             0.445423 2.60606  3.05148           2       100                    | 
|    i_64_203/p_1[42]                       Fall  1.4630 0.0000                                                                                       | 
|    i_64_203/i_127/A1        OR3_X1        Fall  1.4630 0.0000 0.0190                      0.775543                                                  | 
|    i_64_203/i_127/ZN        OR3_X1        Fall  1.5430 0.0800 0.0180             3.28198  2.66128  5.94326           2       100                    | 
|    i_64_203/i_126/A1        OR2_X1        Fall  1.5430 0.0000 0.0180                      0.792385                                                  | 
|    i_64_203/i_126/ZN        OR2_X1        Fall  1.5930 0.0500 0.0100             0.597997 1.70023  2.29823           1       100                    | 
|    i_64_203/i_254/A         INV_X1        Fall  1.5930 0.0000 0.0100                      1.54936                                                   | 
|    i_64_203/i_254/ZN        INV_X1        Rise  1.6180 0.0250 0.0180             3.27337  3.298    6.57137           2       100                    | 
|    i_64_203/i_201/A3        NAND4_X1      Rise  1.6180 0.0000 0.0180                      1.63809                                                   | 
|    i_64_203/i_201/ZN        NAND4_X1      Fall  1.6640 0.0460 0.0280             2.06341  3.37708  5.44049           2       100                    | 
|    i_64_203/i_200/A         INV_X1        Fall  1.6640 0.0000 0.0280                      1.54936                                                   | 
|    i_64_203/i_200/ZN        INV_X1        Rise  1.6980 0.0340 0.0200             1.74168  4.74748  6.48915           3       100                    | 
|    i_64_203/i_199/A1        NAND4_X1      Rise  1.6990 0.0010 0.0200    0.0010            1.52136                                                   | 
|    i_64_203/i_199/ZN        NAND4_X1      Fall  1.7350 0.0360 0.0240             0.750394 3.37708  4.12748           2       100                    | 
|    i_64_203/i_198/A         INV_X1        Fall  1.7350 0.0000 0.0240                      1.54936                                                   | 
|    i_64_203/i_198/ZN        INV_X1        Rise  1.7650 0.0300 0.0170             0.781882 4.74748  5.52936           3       100                    | 
|    i_64_203/i_138/A1        NAND2_X1      Rise  1.7650 0.0000 0.0170                      1.59903                                                   | 
|    i_64_203/i_138/ZN        NAND2_X1      Fall  1.7920 0.0270 0.0160             0.837782 5.97524  6.81302           4       100                    | 
|    i_64_203/i_94/A2         NOR2_X1       Fall  1.7920 0.0000 0.0160                      1.56385                                                   | 
|    i_64_203/i_94/ZN         NOR2_X1       Rise  1.8330 0.0410 0.0250             0.416352 3.32658  3.74293           2       100                    | 
|    i_64_203/i_85/A          AOI21_X1      Rise  1.8330 0.0000 0.0250                      1.62635                                                   | 
|    i_64_203/i_85/ZN         AOI21_X1      Fall  1.8500 0.0170 0.0110             0.269575 1.59903  1.86861           1       100                    | 
|    i_64_203/p_0[48]                       Fall  1.8500 0.0000                                                                                       | 
|    i_64_1_114/A1            NAND2_X1      Fall  1.8500 0.0000 0.0110                      1.5292                                                    | 
|    i_64_1_114/ZN            NAND2_X1      Rise  1.8660 0.0160 0.0220             0.246862 1.67072  1.91758           1       100                    | 
|    i_64_1_113/A             OAI21_X1      Rise  1.8660 0.0000 0.0220                      1.67072                                                   | 
|    i_64_1_113/ZN            OAI21_X1      Fall  1.8900 0.0240 0.0230             1.50212  1.14029  2.64241           1       100                    | 
|    c_reg[48]/D              DFF_X1        Fall  1.8900 0.0000 0.0230                      1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[48]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.30215  1.24879  2.55093           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3     Rise  0.1500 0.1500 0.0460 2.53404  22.3115  24.8456           4       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1510 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.1810 0.0300 0.0060 0.973808 1.24879  2.2226            1       100      FA   K        | 
|    CTS_L3_c_tid1_211/A CLKBUF_X3     Rise  0.1810 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_211/Z CLKBUF_X3     Rise  0.2780 0.0970 0.1070 76.2469  54.8122  131.059           64      100      F    K        | 
|    c_reg[48]/CK        DFF_X1        Rise  0.3160 0.0380 0.1070          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.3160 2.3160 | 
| library setup check                      | -0.0280 2.2880 | 
| data required time                       |  2.2880        | 
|                                          |                | 
| data required time                       |  2.2880        | 
| data arrival time                        | -1.8900        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.4010        | 
-------------------------------------------------------------


 Timing Path to c_reg[47]/D 
  
 Path Start Point : SC_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[47] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.7070             1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A      CLKBUF_X3     Rise  0.0000 0.0000 0.7070                      1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z      CLKBUF_X3     Rise  0.1530 0.1530 0.0460             2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_SC_reg/CK       CLKGATETST_X8 Rise  0.1540 0.0010 0.0460                      7.95918                                     FA            | 
|    clk_gate_SC_reg/GCK      CLKGATETST_X8 Rise  0.1860 0.0320 0.0070             5.25557  1.42116  6.67673           1       100      FA   K        | 
|    CTS_L3_c_tid1_111/A      CLKBUF_X3     Rise  0.1860 0.0000 0.0070                      1.42116                                     F             | 
|    CTS_L3_c_tid1_111/Z      CLKBUF_X3     Rise  0.2720 0.0860 0.0740             46.9985  36.0868  83.0854           38      100      F    K        | 
| Data Path:                                                                                                                                          | 
|    SC_reg[3]/CK             DFF_X1        Rise  0.2810 0.0090 0.0730                      0.949653                                    F             | 
|    SC_reg[3]/Q              DFF_X1        Fall  0.3870 0.1060 0.0120             0.887142 6.45601  7.34316           3       100      F             | 
|    i_64_1_380/A4            NOR4_X1       Fall  0.3870 0.0000 0.0120                      1.55423                                                   | 
|    i_64_1_380/ZN            NOR4_X1       Rise  0.5160 0.1290 0.0860             0.332134 5.95497  6.2871            1       100                    | 
|    i_64_1_409/A1            NAND2_X4      Rise  0.5160 0.0000 0.0860                      5.95497                                                   | 
|    i_64_1_409/ZN            NAND2_X4      Fall  0.6140 0.0980 0.0590             33.2831  76.6489  109.932           38      100                    | 
|    i_64_1_408/A             INV_X4        Fall  0.6240 0.0100 0.0600                      5.70005                                                   | 
|    i_64_1_408/ZN            INV_X4        Rise  0.7130 0.0890 0.0550             27.0731  61.0726  88.1457           36      100                    | 
|    i_64_1_377/A2            AND2_X4       Rise  0.7220 0.0090 0.0560                      3.5365                                                    | 
|    i_64_1_377/ZN            AND2_X4       Rise  0.8080 0.0860 0.0500             30.0106  50.8887  80.8993           32      100                    | 
|    i_64_1_315/C2            AOI222_X1     Rise  0.8130 0.0050 0.0500                      1.58671                                                   | 
|    i_64_1_315/ZN            AOI222_X1     Fall  0.8500 0.0370 0.0260             0.544308 1.70023  2.24454           1       100                    | 
|    i_64_1_314/A             INV_X1        Fall  0.8500 0.0000 0.0260                      1.54936                                                   | 
|    i_64_1_314/ZN            INV_X1        Rise  0.9000 0.0500 0.0340             3.06555  10.3261  13.3916           7       100                    | 
|    i_64_196/multiplicand[1]               Rise  0.9000 0.0000                                                                                       | 
|    i_64_196/i_142/A2        AND2_X1       Rise  0.9010 0.0010 0.0340                      0.97463                                                   | 
|    i_64_196/i_142/ZN        AND2_X1       Rise  0.9510 0.0500 0.0180             1.03228  5.14349  6.17577           3       100                    | 
|    i_64_196/i_137/A1        NOR3_X1       Rise  0.9510 0.0000 0.0180                      1.76357                                                   | 
|    i_64_196/i_137/ZN        NOR3_X1       Fall  0.9660 0.0150 0.0090             0.455114 3.31772  3.77283           2       100                    | 
|    i_64_196/i_134/A         OAI21_X1      Fall  0.9660 0.0000 0.0090                      1.51857                                                   | 
|    i_64_196/i_134/ZN        OAI21_X1      Rise  0.9870 0.0210 0.0200             0.51858  1.63022  2.1488            1       100                    | 
|    i_64_196/i_129/A         OAI221_X1     Rise  0.9870 0.0000 0.0200                      1.63022                                                   | 
|    i_64_196/i_129/ZN        OAI221_X1     Fall  1.0220 0.0350 0.0180             0.386618 1.62635  2.01297           1       100                    | 
|    i_64_196/i_128/A         AOI21_X1      Fall  1.0220 0.0000 0.0180                      1.53534                                                   | 
|    i_64_196/i_128/ZN        AOI21_X1      Rise  1.0960 0.0740 0.0500             2.11497  5.58056  7.69554           3       100                    | 
|    i_64_196/i_266/A1        NOR3_X1       Rise  1.0960 0.0000 0.0500                      1.76357                                                   | 
|    i_64_196/i_266/ZN        NOR3_X1       Fall  1.1130 0.0170 0.0150             0.620422 2.65641  3.27683           2       100                    | 
|    i_64_196/i_44/A1         NOR2_X1       Fall  1.1130 0.0000 0.0150                      1.41309                                                   | 
|    i_64_196/i_44/ZN         NOR2_X1       Rise  1.1700 0.0570 0.0440             2.33501  5.42026  7.75527           3       100                    | 
|    i_64_196/i_30/B2         OAI22_X1      Rise  1.1700 0.0000 0.0440                      1.61561                                                   | 
|    i_64_196/i_30/ZN         OAI22_X1      Fall  1.2090 0.0390 0.0200             1.41234  3.80404  5.21637           2       100                    | 
|    i_64_196/i_29/B2         OAI21_X1      Fall  1.2090 0.0000 0.0200                      1.55833                                                   | 
|    i_64_196/i_29/ZN         OAI21_X1      Rise  1.2610 0.0520 0.0330             0.969831 3.80465  4.77448           2       100                    | 
|    i_64_196/i_28/B2         OAI21_X1      Rise  1.2610 0.0000 0.0330                      1.57189                                                   | 
|    i_64_196/i_28/ZN         OAI21_X1      Fall  1.2870 0.0260 0.0150             0.236866 2.57361  2.81047           1       100                    | 
|    i_64_196/i_27/B          XNOR2_X1      Fall  1.2870 0.0000 0.0150                      2.36817                                                   | 
|    i_64_196/i_27/ZN         XNOR2_X1      Fall  1.3300 0.0430 0.0130             0.935226 1.57913  2.51436           1       100                    | 
|    i_64_196/p_0[11]                       Fall  1.3300 0.0000                                                                                       | 
|    i_64_1_265/B1            AOI222_X1     Fall  1.3300 0.0000 0.0130                      1.47422                                                   | 
|    i_64_1_265/ZN            AOI222_X1     Rise  1.4490 0.1190 0.0860             2.03602  5.01363  7.04964           3       100                    | 
|    i_64_1_264/A             INV_X1        Rise  1.4490 0.0000 0.0860                      1.70023                                                   | 
|    i_64_1_264/ZN            INV_X1        Fall  1.4630 0.0140 0.0190             0.445423 2.60606  3.05148           2       100                    | 
|    i_64_203/p_1[42]                       Fall  1.4630 0.0000                                                                                       | 
|    i_64_203/i_127/A1        OR3_X1        Fall  1.4630 0.0000 0.0190                      0.775543                                                  | 
|    i_64_203/i_127/ZN        OR3_X1        Fall  1.5430 0.0800 0.0180             3.28198  2.66128  5.94326           2       100                    | 
|    i_64_203/i_126/A1        OR2_X1        Fall  1.5430 0.0000 0.0180                      0.792385                                                  | 
|    i_64_203/i_126/ZN        OR2_X1        Fall  1.5930 0.0500 0.0100             0.597997 1.70023  2.29823           1       100                    | 
|    i_64_203/i_254/A         INV_X1        Fall  1.5930 0.0000 0.0100                      1.54936                                                   | 
|    i_64_203/i_254/ZN        INV_X1        Rise  1.6180 0.0250 0.0180             3.27337  3.298    6.57137           2       100                    | 
|    i_64_203/i_201/A3        NAND4_X1      Rise  1.6180 0.0000 0.0180                      1.63809                                                   | 
|    i_64_203/i_201/ZN        NAND4_X1      Fall  1.6640 0.0460 0.0280             2.06341  3.37708  5.44049           2       100                    | 
|    i_64_203/i_200/A         INV_X1        Fall  1.6640 0.0000 0.0280                      1.54936                                                   | 
|    i_64_203/i_200/ZN        INV_X1        Rise  1.6980 0.0340 0.0200             1.74168  4.74748  6.48915           3       100                    | 
|    i_64_203/i_199/A1        NAND4_X1      Rise  1.6990 0.0010 0.0200    0.0010            1.52136                                                   | 
|    i_64_203/i_199/ZN        NAND4_X1      Fall  1.7350 0.0360 0.0240             0.750394 3.37708  4.12748           2       100                    | 
|    i_64_203/i_198/A         INV_X1        Fall  1.7350 0.0000 0.0240                      1.54936                                                   | 
|    i_64_203/i_198/ZN        INV_X1        Rise  1.7650 0.0300 0.0170             0.781882 4.74748  5.52936           3       100                    | 
|    i_64_203/i_138/A1        NAND2_X1      Rise  1.7650 0.0000 0.0170                      1.59903                                                   | 
|    i_64_203/i_138/ZN        NAND2_X1      Fall  1.7920 0.0270 0.0160             0.837782 5.97524  6.81302           4       100                    | 
|    i_64_203/i_115/A         INV_X1        Fall  1.7920 0.0000 0.0160                      1.54936                                                   | 
|    i_64_203/i_115/ZN        INV_X1        Rise  1.8100 0.0180 0.0100             0.72443  1.62635  2.35078           1       100                    | 
|    i_64_203/i_84/A          AOI21_X1      Rise  1.8100 0.0000 0.0100                      1.62635                                                   | 
|    i_64_203/i_84/ZN         AOI21_X1      Fall  1.8230 0.0130 0.0090             0.3877   1.59903  1.98673           1       100                    | 
|    i_64_203/p_0[47]                       Fall  1.8230 0.0000                                                                                       | 
|    i_64_1_112/A1            NAND2_X1      Fall  1.8230 0.0000 0.0090                      1.5292                                                    | 
|    i_64_1_112/ZN            NAND2_X1      Rise  1.8390 0.0160 0.0230             0.842301 1.67072  2.51302           1       100                    | 
|    i_64_1_111/A             OAI21_X1      Rise  1.8390 0.0000 0.0230                      1.67072                                                   | 
|    i_64_1_111/ZN            OAI21_X1      Fall  1.8640 0.0250 0.0340             1.90756  1.14029  3.04785           1       100                    | 
|    c_reg[47]/D              DFF_X1        Fall  1.8640 0.0000 0.0340                      1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[47]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.30215  1.24879  2.55093           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3     Rise  0.1500 0.1500 0.0460 2.53404  22.3115  24.8456           4       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1510 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.1810 0.0300 0.0060 0.973808 1.24879  2.2226            1       100      FA   K        | 
|    CTS_L3_c_tid1_211/A CLKBUF_X3     Rise  0.1810 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_211/Z CLKBUF_X3     Rise  0.2780 0.0970 0.1070 76.2469  54.8122  131.059           64      100      F    K        | 
|    c_reg[47]/CK        DFF_X1        Rise  0.3210 0.0430 0.1070          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.3210 2.3210 | 
| library setup check                      | -0.0330 2.2880 | 
| data required time                       |  2.2880        | 
|                                          |                | 
| data required time                       |  2.2880        | 
| data arrival time                        | -1.8640        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.4270        | 
-------------------------------------------------------------


 Timing Path to A_reg[24]/D 
  
 Path Start Point : SC_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : A_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A      CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z      CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_SC_reg/CK       CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_SC_reg/GCK      CLKGATETST_X8 Rise  0.1860 0.0320 0.0070 5.25557  1.42116  6.67673           1       100      FA   K        | 
|    CTS_L3_c_tid1_111/A      CLKBUF_X3     Rise  0.1860 0.0000 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid1_111/Z      CLKBUF_X3     Rise  0.2720 0.0860 0.0740 46.9985  36.0868  83.0854           38      100      F    K        | 
| Data Path:                                                                                                                              | 
|    SC_reg[0]/CK             DFF_X1        Rise  0.2810 0.0090 0.0730          0.949653                                    F             | 
|    SC_reg[0]/Q              DFF_X1        Rise  0.4000 0.1190 0.0250 1.1416   8.36581  9.50741           4       100      F             | 
|    i_64_1_381/A3            NOR3_X1       Rise  0.4000 0.0000 0.0250          1.6163                                                    | 
|    i_64_1_381/ZN            NOR3_X1       Fall  0.4230 0.0230 0.0130 0.291595 6.20185  6.49344           1       100                    | 
|    i_64_1_409/A2            NAND2_X4      Fall  0.4230 0.0000 0.0130          5.61536                                                   | 
|    i_64_1_409/ZN            NAND2_X4      Rise  0.5040 0.0810 0.0680 33.2831  76.6489  109.932           38      100                    | 
|    i_64_1_408/A             INV_X4        Rise  0.5140 0.0100 0.0690          6.25843                                                   | 
|    i_64_1_408/ZN            INV_X4        Fall  0.5690 0.0550 0.0350 27.0731  61.0726  88.1457           36      100                    | 
|    i_64_1_377/A2            AND2_X4       Fall  0.5780 0.0090 0.0360          3.22374                                                   | 
|    i_64_1_377/ZN            AND2_X4       Fall  0.6470 0.0690 0.0240 30.0106  50.8887  80.8993           32      100                    | 
|    i_64_1_315/C2            AOI222_X1     Fall  0.6510 0.0040 0.0240          1.50088                                                   | 
|    i_64_1_315/ZN            AOI222_X1     Rise  0.7530 0.1020 0.0520 0.544308 1.70023  2.24454           1       100                    | 
|    i_64_1_314/A             INV_X1        Rise  0.7530 0.0000 0.0520          1.70023                                                   | 
|    i_64_1_314/ZN            INV_X1        Fall  0.7900 0.0370 0.0240 3.06555  10.3261  13.3916           7       100                    | 
|    i_64_197/multiplicand[1]               Fall  0.7900 0.0000                                                                           | 
|    i_64_197/i_187/A1        NOR2_X1       Fall  0.7910 0.0010 0.0240          1.41309                                                   | 
|    i_64_197/i_187/ZN        NOR2_X1       Rise  0.8220 0.0310 0.0180 0.338002 1.62635  1.96435           1       100                    | 
|    i_64_197/i_184/A         AOI21_X1      Rise  0.8220 0.0000 0.0180          1.62635                                                   | 
|    i_64_197/i_184/ZN        AOI21_X1      Fall  0.8420 0.0200 0.0140 0.695326 3.84836  4.54369           2       100                    | 
|    i_64_197/i_183/B2        OAI22_X1      Fall  0.8420 0.0000 0.0140          1.55047                                                   | 
|    i_64_197/i_183/ZN        OAI22_X1      Rise  0.9040 0.0620 0.0470 1.25992  3.90286  5.16278           2       100                    | 
|    i_64_197/i_182/A         OAI21_X1      Rise  0.9040 0.0000 0.0470          1.67072                                                   | 
|    i_64_197/i_182/ZN        OAI21_X1      Fall  0.9310 0.0270 0.0130 0.227226 1.6642   1.89142           1       100                    | 
|    i_64_197/i_181/A2        NAND2_X1      Fall  0.9310 0.0000 0.0130          1.50228                                                   | 
|    i_64_197/i_181/ZN        NAND2_X1      Rise  0.9650 0.0340 0.0240 2.58407  5.49545  8.07951           3       100                    | 
|    i_64_197/i_175/A3        NOR3_X1       Rise  0.9650 0.0000 0.0240          1.6163                                                    | 
|    i_64_197/i_175/ZN        NOR3_X1       Fall  0.9810 0.0160 0.0100 0.833529 1.60595  2.43948           1       100                    | 
|    i_64_197/i_167/A4        NOR4_X1       Fall  0.9810 0.0000 0.0100          1.55423                                                   | 
|    i_64_197/i_167/ZN        NOR4_X1       Rise  1.1080 0.1270 0.0850 0.695004 5.49606  6.19106           3       100                    | 
|    i_64_197/i_161/A3        NOR3_X1       Rise  1.1080 0.0000 0.0850          1.6163                                                    | 
|    i_64_197/i_161/ZN        NOR3_X1       Fall  1.1260 0.0180 0.0210 0.347331 1.60595  1.95328           1       100                    | 
|    i_64_197/i_153/A4        NOR4_X1       Fall  1.1260 0.0000 0.0210          1.55423                                                   | 
|    i_64_197/i_153/ZN        NOR4_X1       Rise  1.2790 0.1530 0.1040 0.88007  7.32194  8.20201           3       100                    | 
|    i_64_197/i_147/A3        NOR3_X2       Rise  1.2790 0.0000 0.1040          3.44279                                                   | 
|    i_64_197/i_147/ZN        NOR3_X2       Fall  1.2950 0.0160 0.0230 1.60364  1.60595  3.20959           1       100                    | 
|    i_64_197/i_139/A4        NOR4_X1       Fall  1.2950 0.0000 0.0230          1.55423                                                   | 
|    i_64_197/i_139/ZN        NOR4_X1       Rise  1.4280 0.1330 0.0870 0.867698 5.49545  6.36314           3       100                    | 
|    i_64_197/i_133/A3        NOR3_X1       Rise  1.4280 0.0000 0.0870          1.6163                                                    | 
|    i_64_197/i_133/ZN        NOR3_X1       Fall  1.4500 0.0220 0.0230 1.32614  1.7368   3.06294           1       100                    | 
|    i_64_197/i_201/A1        NOR4_X1       Fall  1.4500 0.0000 0.0230          1.34349                                                   | 
|    i_64_197/i_201/ZN        NOR4_X1       Rise  1.5630 0.1130 0.0970 1.01924  6.43738  7.45662           4       100                    | 
|    i_64_197/i_200/A2        OR2_X1        Rise  1.5630 0.0000 0.0970          0.941939                                                  | 
|    i_64_197/i_200/ZN        OR2_X1        Rise  1.6050 0.0420 0.0120 1.22394  1.6642   2.88813           1       100                    | 
|    i_64_197/i_113/A2        NAND2_X1      Rise  1.6050 0.0000 0.0120          1.6642                                                    | 
|    i_64_197/i_113/ZN        NAND2_X1      Fall  1.6240 0.0190 0.0100 0.349863 3.34723  3.6971            2       100                    | 
|    i_64_197/i_112/B1        AOI21_X1      Fall  1.6240 0.0000 0.0100          1.44682                                                   | 
|    i_64_197/i_112/ZN        AOI21_X1      Rise  1.6610 0.0370 0.0310 0.441298 3.36443  3.80573           2       100                    | 
|    i_64_197/i_75/A          INV_X1        Rise  1.6610 0.0000 0.0310          1.70023                                                   | 
|    i_64_197/i_75/ZN         INV_X1        Fall  1.6730 0.0120 0.0100 0.180367 2.57361  2.75397           1       100                    | 
|    i_64_197/i_73/B          XNOR2_X1      Fall  1.6730 0.0000 0.0100          2.36817                                                   | 
|    i_64_197/i_73/ZN         XNOR2_X1      Fall  1.7130 0.0400 0.0100 0.458938 1.63668  2.09562           1       100                    | 
|    i_64_197/p_0[25]                       Fall  1.7130 0.0000                                                                           | 
|    i_64_1_293/A1            AOI222_X1     Fall  1.7130 0.0000 0.0100          1.40277                                                   | 
|    i_64_1_293/ZN            AOI222_X1     Rise  1.8080 0.0950 0.0860 2.00676  5.01363  7.02038           3       100                    | 
|    i_64_1_169/A2            NOR2_X1       Rise  1.8080 0.0000 0.0860          1.65135                                                   | 
|    i_64_1_169/ZN            NOR2_X1       Fall  1.8230 0.0150 0.0190 0.938613 1.14029  2.0789            1       100                    | 
|    A_reg[24]/D              DFF_X1        Fall  1.8230 0.0000 0.0190          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg[24]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.30215  1.24879  2.55093           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3     Rise  0.1500 0.1500 0.0460 2.53404  22.3115  24.8456           4       100      F    K        | 
|    clk_gate_SC_reg/CK  CLKGATETST_X8 Rise  0.1510 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_SC_reg/GCK CLKGATETST_X8 Rise  0.1830 0.0320 0.0070 5.25557  1.24879  6.50436           1       100      FA   K        | 
|    CTS_L3_c_tid1_111/A CLKBUF_X3     Rise  0.1830 0.0000 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid1_111/Z CLKBUF_X3     Rise  0.2660 0.0830 0.0710 46.9986  32.5447  79.5433           38      100      F    K        | 
|    A_reg[24]/CK        DFF_X1        Rise  0.2820 0.0160 0.0710          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.2820 2.2820 | 
| library setup check                      | -0.0280 2.2540 | 
| data required time                       |  2.2540        | 
|                                          |                | 
| data required time                       |  2.2540        | 
| data arrival time                        | -1.8230        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.4340        | 
-------------------------------------------------------------


 Timing Path to A_reg[22]/D 
  
 Path Start Point : SC_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : A_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.7070             1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A      CLKBUF_X3     Rise  0.0000 0.0000 0.7070                      1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z      CLKBUF_X3     Rise  0.1530 0.1530 0.0460             2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_SC_reg/CK       CLKGATETST_X8 Rise  0.1540 0.0010 0.0460                      7.95918                                     FA            | 
|    clk_gate_SC_reg/GCK      CLKGATETST_X8 Rise  0.1860 0.0320 0.0070             5.25557  1.42116  6.67673           1       100      FA   K        | 
|    CTS_L3_c_tid1_111/A      CLKBUF_X3     Rise  0.1860 0.0000 0.0070                      1.42116                                     F             | 
|    CTS_L3_c_tid1_111/Z      CLKBUF_X3     Rise  0.2720 0.0860 0.0740             46.9985  36.0868  83.0854           38      100      F    K        | 
| Data Path:                                                                                                                                          | 
|    SC_reg[0]/CK             DFF_X1        Rise  0.2810 0.0090 0.0730                      0.949653                                    F             | 
|    SC_reg[0]/Q              DFF_X1        Rise  0.4000 0.1190 0.0250             1.1416   8.36581  9.50741           4       100      F             | 
|    i_64_1_381/A3            NOR3_X1       Rise  0.4000 0.0000 0.0250                      1.6163                                                    | 
|    i_64_1_381/ZN            NOR3_X1       Fall  0.4230 0.0230 0.0130             0.291595 6.20185  6.49344           1       100                    | 
|    i_64_1_409/A2            NAND2_X4      Fall  0.4230 0.0000 0.0130                      5.61536                                                   | 
|    i_64_1_409/ZN            NAND2_X4      Rise  0.5040 0.0810 0.0680             33.2831  76.6489  109.932           38      100                    | 
|    i_64_1_408/A             INV_X4        Rise  0.5140 0.0100 0.0690                      6.25843                                                   | 
|    i_64_1_408/ZN            INV_X4        Fall  0.5690 0.0550 0.0350             27.0731  61.0726  88.1457           36      100                    | 
|    i_64_1_377/A2            AND2_X4       Fall  0.5780 0.0090 0.0360                      3.22374                                                   | 
|    i_64_1_377/ZN            AND2_X4       Fall  0.6470 0.0690 0.0240             30.0106  50.8887  80.8993           32      100                    | 
|    i_64_1_315/C2            AOI222_X1     Fall  0.6510 0.0040 0.0240                      1.50088                                                   | 
|    i_64_1_315/ZN            AOI222_X1     Rise  0.7530 0.1020 0.0520             0.544308 1.70023  2.24454           1       100                    | 
|    i_64_1_314/A             INV_X1        Rise  0.7530 0.0000 0.0520                      1.70023                                                   | 
|    i_64_1_314/ZN            INV_X1        Fall  0.7900 0.0370 0.0240             3.06555  10.3261  13.3916           7       100                    | 
|    i_64_197/multiplicand[1]               Fall  0.7900 0.0000                                                                                       | 
|    i_64_197/i_187/A1        NOR2_X1       Fall  0.7910 0.0010 0.0240                      1.41309                                                   | 
|    i_64_197/i_187/ZN        NOR2_X1       Rise  0.8220 0.0310 0.0180             0.338002 1.62635  1.96435           1       100                    | 
|    i_64_197/i_184/A         AOI21_X1      Rise  0.8220 0.0000 0.0180                      1.62635                                                   | 
|    i_64_197/i_184/ZN        AOI21_X1      Fall  0.8420 0.0200 0.0140             0.695326 3.84836  4.54369           2       100                    | 
|    i_64_197/i_183/B2        OAI22_X1      Fall  0.8420 0.0000 0.0140                      1.55047                                                   | 
|    i_64_197/i_183/ZN        OAI22_X1      Rise  0.9040 0.0620 0.0470             1.25992  3.90286  5.16278           2       100                    | 
|    i_64_197/i_182/A         OAI21_X1      Rise  0.9040 0.0000 0.0470                      1.67072                                                   | 
|    i_64_197/i_182/ZN        OAI21_X1      Fall  0.9310 0.0270 0.0130             0.227226 1.6642   1.89142           1       100                    | 
|    i_64_197/i_181/A2        NAND2_X1      Fall  0.9310 0.0000 0.0130                      1.50228                                                   | 
|    i_64_197/i_181/ZN        NAND2_X1      Rise  0.9650 0.0340 0.0240             2.58407  5.49545  8.07951           3       100                    | 
|    i_64_197/i_175/A3        NOR3_X1       Rise  0.9650 0.0000 0.0240                      1.6163                                                    | 
|    i_64_197/i_175/ZN        NOR3_X1       Fall  0.9810 0.0160 0.0100             0.833529 1.60595  2.43948           1       100                    | 
|    i_64_197/i_167/A4        NOR4_X1       Fall  0.9810 0.0000 0.0100                      1.55423                                                   | 
|    i_64_197/i_167/ZN        NOR4_X1       Rise  1.1080 0.1270 0.0850             0.695004 5.49606  6.19106           3       100                    | 
|    i_64_197/i_161/A3        NOR3_X1       Rise  1.1080 0.0000 0.0850                      1.6163                                                    | 
|    i_64_197/i_161/ZN        NOR3_X1       Fall  1.1260 0.0180 0.0210             0.347331 1.60595  1.95328           1       100                    | 
|    i_64_197/i_153/A4        NOR4_X1       Fall  1.1260 0.0000 0.0210                      1.55423                                                   | 
|    i_64_197/i_153/ZN        NOR4_X1       Rise  1.2790 0.1530 0.1040             0.88007  7.32194  8.20201           3       100                    | 
|    i_64_197/i_147/A3        NOR3_X2       Rise  1.2790 0.0000 0.1040                      3.44279                                                   | 
|    i_64_197/i_147/ZN        NOR3_X2       Fall  1.2950 0.0160 0.0230             1.60364  1.60595  3.20959           1       100                    | 
|    i_64_197/i_139/A4        NOR4_X1       Fall  1.2950 0.0000 0.0230                      1.55423                                                   | 
|    i_64_197/i_139/ZN        NOR4_X1       Rise  1.4280 0.1330 0.0870             0.867698 5.49545  6.36314           3       100                    | 
|    i_64_197/i_133/A3        NOR3_X1       Rise  1.4280 0.0000 0.0870                      1.6163                                                    | 
|    i_64_197/i_133/ZN        NOR3_X1       Fall  1.4500 0.0220 0.0230             1.32614  1.7368   3.06294           1       100                    | 
|    i_64_197/i_201/A1        NOR4_X1       Fall  1.4500 0.0000 0.0230                      1.34349                                                   | 
|    i_64_197/i_201/ZN        NOR4_X1       Rise  1.5630 0.1130 0.0970             1.01924  6.43738  7.45662           4       100                    | 
|    i_64_197/i_65/B1         AOI21_X1      Rise  1.5630 0.0000 0.0970                      1.647                                                     | 
|    i_64_197/i_65/ZN         AOI21_X1      Fall  1.5970 0.0340 0.0300             0.737578 3.80404  4.54162           2       100                    | 
|    i_64_197/i_64/B2         OAI21_X1      Fall  1.5970 0.0000 0.0300                      1.55833                                                   | 
|    i_64_197/i_64/ZN         OAI21_X1      Rise  1.6380 0.0410 0.0210             0.259223 1.70023  1.95945           1       100                    | 
|    i_64_197/i_63/A          INV_X1        Rise  1.6380 0.0000 0.0210                      1.70023                                                   | 
|    i_64_197/i_63/ZN         INV_X1        Fall  1.6530 0.0150 0.0090             0.450473 3.80404  4.25451           2       100                    | 
|    i_64_197/i_61/B2         OAI21_X1      Fall  1.6530 0.0000 0.0090                      1.55833                                                   | 
|    i_64_197/i_61/ZN         OAI21_X1      Rise  1.6900 0.0370 0.0230             0.193964 2.57361  2.76757           1       100                    | 
|    i_64_197/i_60/B          XNOR2_X1      Rise  1.6900 0.0000 0.0230                      2.57361                                                   | 
|    i_64_197/i_60/ZN         XNOR2_X1      Fall  1.7110 0.0210 0.0120             0.310751 1.63668  1.94743           1       100                    | 
|    i_64_197/p_0[23]                       Fall  1.7110 0.0000                                                                                       | 
|    i_64_1_289/A1            AOI222_X1     Fall  1.7110 0.0000 0.0120                      1.40277                                                   | 
|    i_64_1_289/ZN            AOI222_X1     Rise  1.7980 0.0870 0.0780             0.890959 5.01363  5.90458           3       100                    | 
|    i_64_1_167/A2            NOR2_X1       Rise  1.7980 0.0000 0.0780                      1.65135                                                   | 
|    i_64_1_167/ZN            NOR2_X1       Fall  1.8180 0.0200 0.0200             2.24622  1.14029  3.38651           1       100                    | 
|    A_reg[22]/D              DFF_X1        Fall  1.8210 0.0030 0.0200    0.0030            1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg[22]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.30215  1.24879  2.55093           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3     Rise  0.1500 0.1500 0.0460 2.53404  22.3115  24.8456           4       100      F    K        | 
|    clk_gate_SC_reg/CK  CLKGATETST_X8 Rise  0.1510 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_SC_reg/GCK CLKGATETST_X8 Rise  0.1830 0.0320 0.0070 5.25557  1.24879  6.50436           1       100      FA   K        | 
|    CTS_L3_c_tid1_111/A CLKBUF_X3     Rise  0.1830 0.0000 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid1_111/Z CLKBUF_X3     Rise  0.2660 0.0830 0.0710 46.9986  32.5447  79.5433           38      100      F    K        | 
|    A_reg[22]/CK        DFF_X1        Rise  0.2820 0.0160 0.0710          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.2820 2.2820 | 
| library setup check                      | -0.0290 2.2530 | 
| data required time                       |  2.2530        | 
|                                          |                | 
| data required time                       |  2.2530        | 
| data arrival time                        | -1.8210        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.4350        | 
-------------------------------------------------------------


 Timing Path to A_reg[21]/D 
  
 Path Start Point : SC_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : A_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A      CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z      CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_SC_reg/CK       CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_SC_reg/GCK      CLKGATETST_X8 Rise  0.1860 0.0320 0.0070 5.25557  1.42116  6.67673           1       100      FA   K        | 
|    CTS_L3_c_tid1_111/A      CLKBUF_X3     Rise  0.1860 0.0000 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid1_111/Z      CLKBUF_X3     Rise  0.2720 0.0860 0.0740 46.9985  36.0868  83.0854           38      100      F    K        | 
| Data Path:                                                                                                                              | 
|    SC_reg[0]/CK             DFF_X1        Rise  0.2810 0.0090 0.0730          0.949653                                    F             | 
|    SC_reg[0]/Q              DFF_X1        Rise  0.4000 0.1190 0.0250 1.1416   8.36581  9.50741           4       100      F             | 
|    i_64_1_381/A3            NOR3_X1       Rise  0.4000 0.0000 0.0250          1.6163                                                    | 
|    i_64_1_381/ZN            NOR3_X1       Fall  0.4230 0.0230 0.0130 0.291595 6.20185  6.49344           1       100                    | 
|    i_64_1_409/A2            NAND2_X4      Fall  0.4230 0.0000 0.0130          5.61536                                                   | 
|    i_64_1_409/ZN            NAND2_X4      Rise  0.5040 0.0810 0.0680 33.2831  76.6489  109.932           38      100                    | 
|    i_64_1_408/A             INV_X4        Rise  0.5140 0.0100 0.0690          6.25843                                                   | 
|    i_64_1_408/ZN            INV_X4        Fall  0.5690 0.0550 0.0350 27.0731  61.0726  88.1457           36      100                    | 
|    i_64_1_377/A2            AND2_X4       Fall  0.5780 0.0090 0.0360          3.22374                                                   | 
|    i_64_1_377/ZN            AND2_X4       Fall  0.6470 0.0690 0.0240 30.0106  50.8887  80.8993           32      100                    | 
|    i_64_1_315/C2            AOI222_X1     Fall  0.6510 0.0040 0.0240          1.50088                                                   | 
|    i_64_1_315/ZN            AOI222_X1     Rise  0.7530 0.1020 0.0520 0.544308 1.70023  2.24454           1       100                    | 
|    i_64_1_314/A             INV_X1        Rise  0.7530 0.0000 0.0520          1.70023                                                   | 
|    i_64_1_314/ZN            INV_X1        Fall  0.7900 0.0370 0.0240 3.06555  10.3261  13.3916           7       100                    | 
|    i_64_197/multiplicand[1]               Fall  0.7900 0.0000                                                                           | 
|    i_64_197/i_187/A1        NOR2_X1       Fall  0.7910 0.0010 0.0240          1.41309                                                   | 
|    i_64_197/i_187/ZN        NOR2_X1       Rise  0.8220 0.0310 0.0180 0.338002 1.62635  1.96435           1       100                    | 
|    i_64_197/i_184/A         AOI21_X1      Rise  0.8220 0.0000 0.0180          1.62635                                                   | 
|    i_64_197/i_184/ZN        AOI21_X1      Fall  0.8420 0.0200 0.0140 0.695326 3.84836  4.54369           2       100                    | 
|    i_64_197/i_183/B2        OAI22_X1      Fall  0.8420 0.0000 0.0140          1.55047                                                   | 
|    i_64_197/i_183/ZN        OAI22_X1      Rise  0.9040 0.0620 0.0470 1.25992  3.90286  5.16278           2       100                    | 
|    i_64_197/i_182/A         OAI21_X1      Rise  0.9040 0.0000 0.0470          1.67072                                                   | 
|    i_64_197/i_182/ZN        OAI21_X1      Fall  0.9310 0.0270 0.0130 0.227226 1.6642   1.89142           1       100                    | 
|    i_64_197/i_181/A2        NAND2_X1      Fall  0.9310 0.0000 0.0130          1.50228                                                   | 
|    i_64_197/i_181/ZN        NAND2_X1      Rise  0.9650 0.0340 0.0240 2.58407  5.49545  8.07951           3       100                    | 
|    i_64_197/i_175/A3        NOR3_X1       Rise  0.9650 0.0000 0.0240          1.6163                                                    | 
|    i_64_197/i_175/ZN        NOR3_X1       Fall  0.9810 0.0160 0.0100 0.833529 1.60595  2.43948           1       100                    | 
|    i_64_197/i_167/A4        NOR4_X1       Fall  0.9810 0.0000 0.0100          1.55423                                                   | 
|    i_64_197/i_167/ZN        NOR4_X1       Rise  1.1080 0.1270 0.0850 0.695004 5.49606  6.19106           3       100                    | 
|    i_64_197/i_161/A3        NOR3_X1       Rise  1.1080 0.0000 0.0850          1.6163                                                    | 
|    i_64_197/i_161/ZN        NOR3_X1       Fall  1.1260 0.0180 0.0210 0.347331 1.60595  1.95328           1       100                    | 
|    i_64_197/i_153/A4        NOR4_X1       Fall  1.1260 0.0000 0.0210          1.55423                                                   | 
|    i_64_197/i_153/ZN        NOR4_X1       Rise  1.2790 0.1530 0.1040 0.88007  7.32194  8.20201           3       100                    | 
|    i_64_197/i_147/A3        NOR3_X2       Rise  1.2790 0.0000 0.1040          3.44279                                                   | 
|    i_64_197/i_147/ZN        NOR3_X2       Fall  1.2950 0.0160 0.0230 1.60364  1.60595  3.20959           1       100                    | 
|    i_64_197/i_139/A4        NOR4_X1       Fall  1.2950 0.0000 0.0230          1.55423                                                   | 
|    i_64_197/i_139/ZN        NOR4_X1       Rise  1.4280 0.1330 0.0870 0.867698 5.49545  6.36314           3       100                    | 
|    i_64_197/i_133/A3        NOR3_X1       Rise  1.4280 0.0000 0.0870          1.6163                                                    | 
|    i_64_197/i_133/ZN        NOR3_X1       Fall  1.4500 0.0220 0.0230 1.32614  1.7368   3.06294           1       100                    | 
|    i_64_197/i_201/A1        NOR4_X1       Fall  1.4500 0.0000 0.0230          1.34349                                                   | 
|    i_64_197/i_201/ZN        NOR4_X1       Rise  1.5630 0.1130 0.0970 1.01924  6.43738  7.45662           4       100                    | 
|    i_64_197/i_65/B1         AOI21_X1      Rise  1.5630 0.0000 0.0970          1.647                                                     | 
|    i_64_197/i_65/ZN         AOI21_X1      Fall  1.5970 0.0340 0.0300 0.737578 3.80404  4.54162           2       100                    | 
|    i_64_197/i_64/B2         OAI21_X1      Fall  1.5970 0.0000 0.0300          1.55833                                                   | 
|    i_64_197/i_64/ZN         OAI21_X1      Rise  1.6380 0.0410 0.0210 0.259223 1.70023  1.95945           1       100                    | 
|    i_64_197/i_63/A          INV_X1        Rise  1.6380 0.0000 0.0210          1.70023                                                   | 
|    i_64_197/i_63/ZN         INV_X1        Fall  1.6530 0.0150 0.0090 0.450473 3.80404  4.25451           2       100                    | 
|    i_64_197/i_58/A          XOR2_X1       Fall  1.6530 0.0000 0.0090          2.18123                                                   | 
|    i_64_197/i_58/Z          XOR2_X1       Fall  1.7040 0.0510 0.0120 0.411993 1.63668  2.04867           1       100                    | 
|    i_64_197/p_0[22]                       Fall  1.7040 0.0000                                                                           | 
|    i_64_1_287/A1            AOI222_X1     Fall  1.7040 0.0000 0.0120          1.40277                                                   | 
|    i_64_1_287/ZN            AOI222_X1     Rise  1.7890 0.0850 0.0760 0.703595 5.01363  5.71722           3       100                    | 
|    i_64_1_166/A2            NOR2_X1       Rise  1.7890 0.0000 0.0760          1.65135                                                   | 
|    i_64_1_166/ZN            NOR2_X1       Fall  1.8060 0.0170 0.0190 1.42389  1.14029  2.56418           1       100                    | 
|    A_reg[21]/D              DFF_X1        Fall  1.8060 0.0000 0.0190          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg[21]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.30215  1.24879  2.55093           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3     Rise  0.1500 0.1500 0.0460 2.53404  22.3115  24.8456           4       100      F    K        | 
|    clk_gate_SC_reg/CK  CLKGATETST_X8 Rise  0.1510 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_SC_reg/GCK CLKGATETST_X8 Rise  0.1830 0.0320 0.0070 5.25557  1.24879  6.50436           1       100      FA   K        | 
|    CTS_L3_c_tid1_111/A CLKBUF_X3     Rise  0.1830 0.0000 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid1_111/Z CLKBUF_X3     Rise  0.2660 0.0830 0.0710 46.9986  32.5447  79.5433           38      100      F    K        | 
|    A_reg[21]/CK        DFF_X1        Rise  0.2820 0.0160 0.0710          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.2820 2.2820 | 
| library setup check                      | -0.0280 2.2540 | 
| data required time                       |  2.2540        | 
|                                          |                | 
| data required time                       |  2.2540        | 
| data arrival time                        | -1.8060        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.4510        | 
-------------------------------------------------------------


 Timing Path to c_reg[45]/D 
  
 Path Start Point : SC_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[45] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.7070             1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A      CLKBUF_X3     Rise  0.0000 0.0000 0.7070                      1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z      CLKBUF_X3     Rise  0.1530 0.1530 0.0460             2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_SC_reg/CK       CLKGATETST_X8 Rise  0.1540 0.0010 0.0460                      7.95918                                     FA            | 
|    clk_gate_SC_reg/GCK      CLKGATETST_X8 Rise  0.1860 0.0320 0.0070             5.25557  1.42116  6.67673           1       100      FA   K        | 
|    CTS_L3_c_tid1_111/A      CLKBUF_X3     Rise  0.1860 0.0000 0.0070                      1.42116                                     F             | 
|    CTS_L3_c_tid1_111/Z      CLKBUF_X3     Rise  0.2720 0.0860 0.0740             46.9985  36.0868  83.0854           38      100      F    K        | 
| Data Path:                                                                                                                                          | 
|    SC_reg[3]/CK             DFF_X1        Rise  0.2810 0.0090 0.0730                      0.949653                                    F             | 
|    SC_reg[3]/Q              DFF_X1        Fall  0.3870 0.1060 0.0120             0.887142 6.45601  7.34316           3       100      F             | 
|    i_64_1_380/A4            NOR4_X1       Fall  0.3870 0.0000 0.0120                      1.55423                                                   | 
|    i_64_1_380/ZN            NOR4_X1       Rise  0.5160 0.1290 0.0860             0.332134 5.95497  6.2871            1       100                    | 
|    i_64_1_409/A1            NAND2_X4      Rise  0.5160 0.0000 0.0860                      5.95497                                                   | 
|    i_64_1_409/ZN            NAND2_X4      Fall  0.6140 0.0980 0.0590             33.2831  76.6489  109.932           38      100                    | 
|    i_64_1_408/A             INV_X4        Fall  0.6240 0.0100 0.0600                      5.70005                                                   | 
|    i_64_1_408/ZN            INV_X4        Rise  0.7130 0.0890 0.0550             27.0731  61.0726  88.1457           36      100                    | 
|    i_64_1_377/A2            AND2_X4       Rise  0.7220 0.0090 0.0560                      3.5365                                                    | 
|    i_64_1_377/ZN            AND2_X4       Rise  0.8080 0.0860 0.0500             30.0106  50.8887  80.8993           32      100                    | 
|    i_64_1_315/C2            AOI222_X1     Rise  0.8130 0.0050 0.0500                      1.58671                                                   | 
|    i_64_1_315/ZN            AOI222_X1     Fall  0.8500 0.0370 0.0260             0.544308 1.70023  2.24454           1       100                    | 
|    i_64_1_314/A             INV_X1        Fall  0.8500 0.0000 0.0260                      1.54936                                                   | 
|    i_64_1_314/ZN            INV_X1        Rise  0.9000 0.0500 0.0340             3.06555  10.3261  13.3916           7       100                    | 
|    i_64_196/multiplicand[1]               Rise  0.9000 0.0000                                                                                       | 
|    i_64_196/i_142/A2        AND2_X1       Rise  0.9010 0.0010 0.0340                      0.97463                                                   | 
|    i_64_196/i_142/ZN        AND2_X1       Rise  0.9510 0.0500 0.0180             1.03228  5.14349  6.17577           3       100                    | 
|    i_64_196/i_137/A1        NOR3_X1       Rise  0.9510 0.0000 0.0180                      1.76357                                                   | 
|    i_64_196/i_137/ZN        NOR3_X1       Fall  0.9660 0.0150 0.0090             0.455114 3.31772  3.77283           2       100                    | 
|    i_64_196/i_134/A         OAI21_X1      Fall  0.9660 0.0000 0.0090                      1.51857                                                   | 
|    i_64_196/i_134/ZN        OAI21_X1      Rise  0.9870 0.0210 0.0200             0.51858  1.63022  2.1488            1       100                    | 
|    i_64_196/i_129/A         OAI221_X1     Rise  0.9870 0.0000 0.0200                      1.63022                                                   | 
|    i_64_196/i_129/ZN        OAI221_X1     Fall  1.0220 0.0350 0.0180             0.386618 1.62635  2.01297           1       100                    | 
|    i_64_196/i_128/A         AOI21_X1      Fall  1.0220 0.0000 0.0180                      1.53534                                                   | 
|    i_64_196/i_128/ZN        AOI21_X1      Rise  1.0960 0.0740 0.0500             2.11497  5.58056  7.69554           3       100                    | 
|    i_64_196/i_266/A1        NOR3_X1       Rise  1.0960 0.0000 0.0500                      1.76357                                                   | 
|    i_64_196/i_266/ZN        NOR3_X1       Fall  1.1130 0.0170 0.0150             0.620422 2.65641  3.27683           2       100                    | 
|    i_64_196/i_44/A1         NOR2_X1       Fall  1.1130 0.0000 0.0150                      1.41309                                                   | 
|    i_64_196/i_44/ZN         NOR2_X1       Rise  1.1700 0.0570 0.0440             2.33501  5.42026  7.75527           3       100                    | 
|    i_64_196/i_30/B2         OAI22_X1      Rise  1.1700 0.0000 0.0440                      1.61561                                                   | 
|    i_64_196/i_30/ZN         OAI22_X1      Fall  1.2090 0.0390 0.0200             1.41234  3.80404  5.21637           2       100                    | 
|    i_64_196/i_29/B2         OAI21_X1      Fall  1.2090 0.0000 0.0200                      1.55833                                                   | 
|    i_64_196/i_29/ZN         OAI21_X1      Rise  1.2610 0.0520 0.0330             0.969831 3.80465  4.77448           2       100                    | 
|    i_64_196/i_28/B2         OAI21_X1      Rise  1.2610 0.0000 0.0330                      1.57189                                                   | 
|    i_64_196/i_28/ZN         OAI21_X1      Fall  1.2870 0.0260 0.0150             0.236866 2.57361  2.81047           1       100                    | 
|    i_64_196/i_27/B          XNOR2_X1      Fall  1.2870 0.0000 0.0150                      2.36817                                                   | 
|    i_64_196/i_27/ZN         XNOR2_X1      Fall  1.3300 0.0430 0.0130             0.935226 1.57913  2.51436           1       100                    | 
|    i_64_196/p_0[11]                       Fall  1.3300 0.0000                                                                                       | 
|    i_64_1_265/B1            AOI222_X1     Fall  1.3300 0.0000 0.0130                      1.47422                                                   | 
|    i_64_1_265/ZN            AOI222_X1     Rise  1.4490 0.1190 0.0860             2.03602  5.01363  7.04964           3       100                    | 
|    i_64_1_264/A             INV_X1        Rise  1.4490 0.0000 0.0860                      1.70023                                                   | 
|    i_64_1_264/ZN            INV_X1        Fall  1.4630 0.0140 0.0190             0.445423 2.60606  3.05148           2       100                    | 
|    i_64_203/p_1[42]                       Fall  1.4630 0.0000                                                                                       | 
|    i_64_203/i_127/A1        OR3_X1        Fall  1.4630 0.0000 0.0190                      0.775543                                                  | 
|    i_64_203/i_127/ZN        OR3_X1        Fall  1.5430 0.0800 0.0180             3.28198  2.66128  5.94326           2       100                    | 
|    i_64_203/i_126/A1        OR2_X1        Fall  1.5430 0.0000 0.0180                      0.792385                                                  | 
|    i_64_203/i_126/ZN        OR2_X1        Fall  1.5930 0.0500 0.0100             0.597997 1.70023  2.29823           1       100                    | 
|    i_64_203/i_254/A         INV_X1        Fall  1.5930 0.0000 0.0100                      1.54936                                                   | 
|    i_64_203/i_254/ZN        INV_X1        Rise  1.6180 0.0250 0.0180             3.27337  3.298    6.57137           2       100                    | 
|    i_64_203/i_201/A3        NAND4_X1      Rise  1.6180 0.0000 0.0180                      1.63809                                                   | 
|    i_64_203/i_201/ZN        NAND4_X1      Fall  1.6640 0.0460 0.0280             2.06341  3.37708  5.44049           2       100                    | 
|    i_64_203/i_200/A         INV_X1        Fall  1.6640 0.0000 0.0280                      1.54936                                                   | 
|    i_64_203/i_200/ZN        INV_X1        Rise  1.6980 0.0340 0.0200             1.74168  4.74748  6.48915           3       100                    | 
|    i_64_203/i_140/A1        NAND2_X1      Rise  1.6990 0.0010 0.0200    0.0010            1.59903                                                   | 
|    i_64_203/i_140/ZN        NAND2_X1      Fall  1.7200 0.0210 0.0120             0.525599 3.37708  3.90268           2       100                    | 
|    i_64_203/i_82/B2         AOI21_X1      Fall  1.7200 0.0000 0.0120                      1.40993                                                   | 
|    i_64_203/i_82/ZN         AOI21_X1      Rise  1.7530 0.0330 0.0220             0.24017  1.59903  1.8392            1       100                    | 
|    i_64_203/p_0[45]                       Rise  1.7530 0.0000                                                                                       | 
|    i_64_1_108/A1            NAND2_X1      Rise  1.7530 0.0000 0.0220                      1.59903                                                   | 
|    i_64_1_108/ZN            NAND2_X1      Fall  1.7720 0.0190 0.0240             1.10185  1.67072  2.77256           1       100                    | 
|    i_64_1_107/A             OAI21_X1      Fall  1.7720 0.0000 0.0240                      1.51857                                                   | 
|    i_64_1_107/ZN            OAI21_X1      Rise  1.8160 0.0440 0.0610             7.45021  1.14029  8.5905            1       100                    | 
|    c_reg[45]/D              DFF_X1        Rise  1.8270 0.0110 0.0610    0.0100            1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[45]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.30215  1.24879  2.55093           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3     Rise  0.1500 0.1500 0.0460 2.53404  22.3115  24.8456           4       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1510 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.1810 0.0300 0.0060 0.973808 1.24879  2.2226            1       100      FA   K        | 
|    CTS_L3_c_tid1_211/A CLKBUF_X3     Rise  0.1810 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_211/Z CLKBUF_X3     Rise  0.2780 0.0970 0.1070 76.2469  54.8122  131.059           64      100      F    K        | 
|    c_reg[45]/CK        DFF_X1        Rise  0.3210 0.0430 0.1070          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.3210 2.3210 | 
| library setup check                      | -0.0420 2.2790 | 
| data required time                       |  2.2790        | 
|                                          |                | 
| data required time                       |  2.2790        | 
| data arrival time                        | -1.8270        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.4550        | 
-------------------------------------------------------------


 Timing Path to c_reg[46]/D 
  
 Path Start Point : SC_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[46] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.7070             1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A      CLKBUF_X3     Rise  0.0000 0.0000 0.7070                      1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z      CLKBUF_X3     Rise  0.1530 0.1530 0.0460             2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_SC_reg/CK       CLKGATETST_X8 Rise  0.1540 0.0010 0.0460                      7.95918                                     FA            | 
|    clk_gate_SC_reg/GCK      CLKGATETST_X8 Rise  0.1860 0.0320 0.0070             5.25557  1.42116  6.67673           1       100      FA   K        | 
|    CTS_L3_c_tid1_111/A      CLKBUF_X3     Rise  0.1860 0.0000 0.0070                      1.42116                                     F             | 
|    CTS_L3_c_tid1_111/Z      CLKBUF_X3     Rise  0.2720 0.0860 0.0740             46.9985  36.0868  83.0854           38      100      F    K        | 
| Data Path:                                                                                                                                          | 
|    SC_reg[3]/CK             DFF_X1        Rise  0.2810 0.0090 0.0730                      0.949653                                    F             | 
|    SC_reg[3]/Q              DFF_X1        Fall  0.3870 0.1060 0.0120             0.887142 6.45601  7.34316           3       100      F             | 
|    i_64_1_380/A4            NOR4_X1       Fall  0.3870 0.0000 0.0120                      1.55423                                                   | 
|    i_64_1_380/ZN            NOR4_X1       Rise  0.5160 0.1290 0.0860             0.332134 5.95497  6.2871            1       100                    | 
|    i_64_1_409/A1            NAND2_X4      Rise  0.5160 0.0000 0.0860                      5.95497                                                   | 
|    i_64_1_409/ZN            NAND2_X4      Fall  0.6140 0.0980 0.0590             33.2831  76.6489  109.932           38      100                    | 
|    i_64_1_408/A             INV_X4        Fall  0.6240 0.0100 0.0600                      5.70005                                                   | 
|    i_64_1_408/ZN            INV_X4        Rise  0.7130 0.0890 0.0550             27.0731  61.0726  88.1457           36      100                    | 
|    i_64_1_377/A2            AND2_X4       Rise  0.7220 0.0090 0.0560                      3.5365                                                    | 
|    i_64_1_377/ZN            AND2_X4       Rise  0.8080 0.0860 0.0500             30.0106  50.8887  80.8993           32      100                    | 
|    i_64_1_315/C2            AOI222_X1     Rise  0.8130 0.0050 0.0500                      1.58671                                                   | 
|    i_64_1_315/ZN            AOI222_X1     Fall  0.8500 0.0370 0.0260             0.544308 1.70023  2.24454           1       100                    | 
|    i_64_1_314/A             INV_X1        Fall  0.8500 0.0000 0.0260                      1.54936                                                   | 
|    i_64_1_314/ZN            INV_X1        Rise  0.9000 0.0500 0.0340             3.06555  10.3261  13.3916           7       100                    | 
|    i_64_196/multiplicand[1]               Rise  0.9000 0.0000                                                                                       | 
|    i_64_196/i_142/A2        AND2_X1       Rise  0.9010 0.0010 0.0340                      0.97463                                                   | 
|    i_64_196/i_142/ZN        AND2_X1       Rise  0.9510 0.0500 0.0180             1.03228  5.14349  6.17577           3       100                    | 
|    i_64_196/i_137/A1        NOR3_X1       Rise  0.9510 0.0000 0.0180                      1.76357                                                   | 
|    i_64_196/i_137/ZN        NOR3_X1       Fall  0.9660 0.0150 0.0090             0.455114 3.31772  3.77283           2       100                    | 
|    i_64_196/i_134/A         OAI21_X1      Fall  0.9660 0.0000 0.0090                      1.51857                                                   | 
|    i_64_196/i_134/ZN        OAI21_X1      Rise  0.9870 0.0210 0.0200             0.51858  1.63022  2.1488            1       100                    | 
|    i_64_196/i_129/A         OAI221_X1     Rise  0.9870 0.0000 0.0200                      1.63022                                                   | 
|    i_64_196/i_129/ZN        OAI221_X1     Fall  1.0220 0.0350 0.0180             0.386618 1.62635  2.01297           1       100                    | 
|    i_64_196/i_128/A         AOI21_X1      Fall  1.0220 0.0000 0.0180                      1.53534                                                   | 
|    i_64_196/i_128/ZN        AOI21_X1      Rise  1.0960 0.0740 0.0500             2.11497  5.58056  7.69554           3       100                    | 
|    i_64_196/i_266/A1        NOR3_X1       Rise  1.0960 0.0000 0.0500                      1.76357                                                   | 
|    i_64_196/i_266/ZN        NOR3_X1       Fall  1.1130 0.0170 0.0150             0.620422 2.65641  3.27683           2       100                    | 
|    i_64_196/i_44/A1         NOR2_X1       Fall  1.1130 0.0000 0.0150                      1.41309                                                   | 
|    i_64_196/i_44/ZN         NOR2_X1       Rise  1.1700 0.0570 0.0440             2.33501  5.42026  7.75527           3       100                    | 
|    i_64_196/i_30/B2         OAI22_X1      Rise  1.1700 0.0000 0.0440                      1.61561                                                   | 
|    i_64_196/i_30/ZN         OAI22_X1      Fall  1.2090 0.0390 0.0200             1.41234  3.80404  5.21637           2       100                    | 
|    i_64_196/i_29/B2         OAI21_X1      Fall  1.2090 0.0000 0.0200                      1.55833                                                   | 
|    i_64_196/i_29/ZN         OAI21_X1      Rise  1.2610 0.0520 0.0330             0.969831 3.80465  4.77448           2       100                    | 
|    i_64_196/i_28/B2         OAI21_X1      Rise  1.2610 0.0000 0.0330                      1.57189                                                   | 
|    i_64_196/i_28/ZN         OAI21_X1      Fall  1.2870 0.0260 0.0150             0.236866 2.57361  2.81047           1       100                    | 
|    i_64_196/i_27/B          XNOR2_X1      Fall  1.2870 0.0000 0.0150                      2.36817                                                   | 
|    i_64_196/i_27/ZN         XNOR2_X1      Fall  1.3300 0.0430 0.0130             0.935226 1.57913  2.51436           1       100                    | 
|    i_64_196/p_0[11]                       Fall  1.3300 0.0000                                                                                       | 
|    i_64_1_265/B1            AOI222_X1     Fall  1.3300 0.0000 0.0130                      1.47422                                                   | 
|    i_64_1_265/ZN            AOI222_X1     Rise  1.4490 0.1190 0.0860             2.03602  5.01363  7.04964           3       100                    | 
|    i_64_1_264/A             INV_X1        Rise  1.4490 0.0000 0.0860                      1.70023                                                   | 
|    i_64_1_264/ZN            INV_X1        Fall  1.4630 0.0140 0.0190             0.445423 2.60606  3.05148           2       100                    | 
|    i_64_203/p_1[42]                       Fall  1.4630 0.0000                                                                                       | 
|    i_64_203/i_127/A1        OR3_X1        Fall  1.4630 0.0000 0.0190                      0.775543                                                  | 
|    i_64_203/i_127/ZN        OR3_X1        Fall  1.5430 0.0800 0.0180             3.28198  2.66128  5.94326           2       100                    | 
|    i_64_203/i_126/A1        OR2_X1        Fall  1.5430 0.0000 0.0180                      0.792385                                                  | 
|    i_64_203/i_126/ZN        OR2_X1        Fall  1.5930 0.0500 0.0100             0.597997 1.70023  2.29823           1       100                    | 
|    i_64_203/i_254/A         INV_X1        Fall  1.5930 0.0000 0.0100                      1.54936                                                   | 
|    i_64_203/i_254/ZN        INV_X1        Rise  1.6180 0.0250 0.0180             3.27337  3.298    6.57137           2       100                    | 
|    i_64_203/i_201/A3        NAND4_X1      Rise  1.6180 0.0000 0.0180                      1.63809                                                   | 
|    i_64_203/i_201/ZN        NAND4_X1      Fall  1.6640 0.0460 0.0280             2.06341  3.37708  5.44049           2       100                    | 
|    i_64_203/i_200/A         INV_X1        Fall  1.6640 0.0000 0.0280                      1.54936                                                   | 
|    i_64_203/i_200/ZN        INV_X1        Rise  1.6980 0.0340 0.0200             1.74168  4.74748  6.48915           3       100                    | 
|    i_64_203/i_199/A1        NAND4_X1      Rise  1.6990 0.0010 0.0200    0.0010            1.52136                                                   | 
|    i_64_203/i_199/ZN        NAND4_X1      Fall  1.7350 0.0360 0.0240             0.750394 3.37708  4.12748           2       100                    | 
|    i_64_203/i_198/A         INV_X1        Fall  1.7350 0.0000 0.0240                      1.54936                                                   | 
|    i_64_203/i_198/ZN        INV_X1        Rise  1.7650 0.0300 0.0170             0.781882 4.74748  5.52936           3       100                    | 
|    i_64_203/i_83/A          AOI21_X1      Rise  1.7650 0.0000 0.0170                      1.62635                                                   | 
|    i_64_203/i_83/ZN         AOI21_X1      Fall  1.7810 0.0160 0.0100             0.75433  1.59903  2.35336           1       100                    | 
|    i_64_203/p_0[46]                       Fall  1.7810 0.0000                                                                                       | 
|    i_64_1_110/A1            NAND2_X1      Fall  1.7810 0.0000 0.0100                      1.5292                                                    | 
|    i_64_1_110/ZN            NAND2_X1      Rise  1.7970 0.0160 0.0310             0.506211 1.67072  2.17693           1       100                    | 
|    i_64_1_109/A             OAI21_X1      Rise  1.7970 0.0000 0.0310                      1.67072                                                   | 
|    i_64_1_109/ZN            OAI21_X1      Fall  1.8240 0.0270 0.0340             2.00731  1.14029  3.1476            1       100                    | 
|    c_reg[46]/D              DFF_X1        Fall  1.8240 0.0000 0.0340                      1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[46]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.30215  1.24879  2.55093           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3     Rise  0.1500 0.1500 0.0460 2.53404  22.3115  24.8456           4       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1510 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.1810 0.0300 0.0060 0.973808 1.24879  2.2226            1       100      FA   K        | 
|    CTS_L3_c_tid1_211/A CLKBUF_X3     Rise  0.1810 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_211/Z CLKBUF_X3     Rise  0.2780 0.0970 0.1070 76.2469  54.8122  131.059           64      100      F    K        | 
|    c_reg[46]/CK        DFF_X1        Rise  0.3180 0.0400 0.1070          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.3180 2.3180 | 
| library setup check                      | -0.0330 2.2850 | 
| data required time                       |  2.2850        | 
|                                          |                | 
| data required time                       |  2.2850        | 
| data arrival time                        | -1.8240        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.4640        | 
-------------------------------------------------------------


 Timing Path to c_reg[39]/D 
  
 Path Start Point : SC_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[39] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070             1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3     Rise  0.0000 0.0000 0.7070                      1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3     Rise  0.1530 0.1530 0.0460             2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_SC_reg/CK  CLKGATETST_X8 Rise  0.1540 0.0010 0.0460                      7.95918                                     FA            | 
|    clk_gate_SC_reg/GCK CLKGATETST_X8 Rise  0.1860 0.0320 0.0070             5.25557  1.42116  6.67673           1       100      FA   K        | 
|    CTS_L3_c_tid1_111/A CLKBUF_X3     Rise  0.1860 0.0000 0.0070                      1.42116                                     F             | 
|    CTS_L3_c_tid1_111/Z CLKBUF_X3     Rise  0.2720 0.0860 0.0740             46.9985  36.0868  83.0854           38      100      F    K        | 
| Data Path:                                                                                                                                     | 
|    SC_reg[3]/CK        DFF_X1        Rise  0.2810 0.0090 0.0730                      0.949653                                    F             | 
|    SC_reg[3]/Q         DFF_X1        Fall  0.3870 0.1060 0.0120             0.887142 6.45601  7.34316           3       100      F             | 
|    i_64_1_380/A4       NOR4_X1       Fall  0.3870 0.0000 0.0120                      1.55423                                                   | 
|    i_64_1_380/ZN       NOR4_X1       Rise  0.5160 0.1290 0.0860             0.332134 5.95497  6.2871            1       100                    | 
|    i_64_1_409/A1       NAND2_X4      Rise  0.5160 0.0000 0.0860                      5.95497                                                   | 
|    i_64_1_409/ZN       NAND2_X4      Fall  0.6140 0.0980 0.0590             33.2831  76.6489  109.932           38      100                    | 
|    i_64_1_408/A        INV_X4        Fall  0.6240 0.0100 0.0600                      5.70005                                                   | 
|    i_64_1_408/ZN       INV_X4        Rise  0.7130 0.0890 0.0550             27.0731  61.0726  88.1457           36      100                    | 
|    i_64_1_407/A1       NAND2_X2      Rise  0.7160 0.0030 0.0550                      3.0531                                                    | 
|    i_64_1_407/ZN       NAND2_X2      Fall  0.8200 0.1040 0.0700             23.1009  50.0803  73.1812           31      100                    | 
|    i_64_1_198/A2       NOR2_X1       Fall  0.8300 0.0100 0.0710                      1.56385                                                   | 
|    i_64_1_198/ZN       NOR2_X1       Rise  0.8790 0.0490 0.0230             0.260646 1.71447  1.97512           1       100                    | 
|    i_64_1_196/A1       NOR2_X1       Rise  0.8790 0.0000 0.0230                      1.71447                                                   | 
|    i_64_1_196/ZN       NOR2_X1       Fall  0.8880 0.0090 0.0090             0.390038 0.77983  1.16987           1       100                    | 
|    CLOCK_slh__c396/A   CLKBUF_X1     Fall  0.8880 0.0000 0.0090                      0.699202                                                  | 
|    CLOCK_slh__c396/Z   CLKBUF_X1     Fall  0.9150 0.0270 0.0060             0.157752 0.77983  0.937582          1       100                    | 
|    CLOCK_slh__c397/A   CLKBUF_X1     Fall  0.9150 0.0000 0.0060                      0.699202                                                  | 
|    CLOCK_slh__c397/Z   CLKBUF_X1     Fall  0.9600 0.0450 0.0200             1.85792  5.65766  7.51558           4       100                    | 
|    i_64_203/p_1[0]                   Fall  0.9600 0.0000                                                                                       | 
|    i_64_203/i_234/A    INV_X1        Fall  0.9610 0.0010 0.0200    0.0010            1.54936                                                   | 
|    i_64_203/i_234/ZN   INV_X1        Rise  0.9840 0.0230 0.0130             0.489011 3.32411  3.81312           2       100                    | 
|    i_64_203/i_233/A4   NAND4_X1      Rise  0.9840 0.0000 0.0130                      1.65991                                                   | 
|    i_64_203/i_233/ZN   NAND4_X1      Fall  1.0440 0.0600 0.0410             2.48655  6.7429   9.22945           4       100                    | 
|    i_64_203/i_232/A    INV_X1        Fall  1.0440 0.0000 0.0410                      1.54936                                                   | 
|    i_64_203/i_232/ZN   INV_X1        Rise  1.0910 0.0470 0.0270             2.71522  6.33776  9.05298           4       100                    | 
|    i_64_203/i_213/A1   NAND4_X1      Rise  1.0930 0.0020 0.0270    0.0020            1.52136                                                   | 
|    i_64_203/i_213/ZN   NAND4_X1      Fall  1.1350 0.0420 0.0270             1.43368  3.37708  4.81076           2       100                    | 
|    i_64_203/i_122/A    INV_X1        Fall  1.1350 0.0000 0.0270                      1.54936                                                   | 
|    i_64_203/i_122/ZN   INV_X1        Rise  1.1680 0.0330 0.0190             1.57395  4.74748  6.32143           3       100                    | 
|    i_64_203/i_211/A1   NAND4_X1      Rise  1.1680 0.0000 0.0190                      1.52136                                                   | 
|    i_64_203/i_211/ZN   NAND4_X1      Fall  1.2040 0.0360 0.0240             0.858776 3.37708  4.23586           2       100                    | 
|    i_64_203/i_119/A    INV_X1        Fall  1.2040 0.0000 0.0240                      1.54936                                                   | 
|    i_64_203/i_119/ZN   INV_X1        Rise  1.2340 0.0300 0.0170             0.966585 4.74748  5.71406           3       100                    | 
|    i_64_203/i_209/A1   NAND4_X1      Rise  1.2340 0.0000 0.0170                      1.52136                                                   | 
|    i_64_203/i_209/ZN   NAND4_X1      Fall  1.2710 0.0370 0.0260             1.32343  3.37708  4.70051           2       100                    | 
|    i_64_203/i_208/A    INV_X1        Fall  1.2710 0.0000 0.0260                      1.54936                                                   | 
|    i_64_203/i_208/ZN   INV_X1        Rise  1.3020 0.0310 0.0180             1.02647  4.74748  5.77395           3       100                    | 
|    i_64_203/i_207/A1   NAND4_X1      Rise  1.3020 0.0000 0.0180                      1.52136                                                   | 
|    i_64_203/i_207/ZN   NAND4_X1      Fall  1.3390 0.0370 0.0250             1.17512  3.37708  4.5522            2       100                    | 
|    i_64_203/i_206/A    INV_X1        Fall  1.3390 0.0000 0.0250                      1.54936                                                   | 
|    i_64_203/i_206/ZN   INV_X1        Rise  1.3750 0.0360 0.0220             3.0904   4.74748  7.83788           3       100                    | 
|    i_64_203/i_205/A1   NAND4_X1      Rise  1.3750 0.0000 0.0220                      1.52136                                                   | 
|    i_64_203/i_205/ZN   NAND4_X1      Fall  1.4110 0.0360 0.0230             0.369809 3.37708  3.74689           2       100                    | 
|    i_64_203/i_204/A    INV_X1        Fall  1.4110 0.0000 0.0230                      1.54936                                                   | 
|    i_64_203/i_204/ZN   INV_X1        Rise  1.4410 0.0300 0.0170             0.987024 4.74748  5.7345            3       100                    | 
|    i_64_203/i_203/A1   NAND4_X1      Rise  1.4410 0.0000 0.0170                      1.52136                                                   | 
|    i_64_203/i_203/ZN   NAND4_X1      Fall  1.4750 0.0340 0.0230             0.39309  3.37708  3.77017           2       100                    | 
|    i_64_203/i_202/A    INV_X1        Fall  1.4750 0.0000 0.0230                      1.54936                                                   | 
|    i_64_203/i_202/ZN   INV_X1        Rise  1.5070 0.0320 0.0190             1.85765  4.74748  6.60513           3       100                    | 
|    i_64_203/i_142/A1   NAND2_X1      Rise  1.5070 0.0000 0.0190                      1.59903                                                   | 
|    i_64_203/i_142/ZN   NAND2_X1      Fall  1.5360 0.0290 0.0170             0.903935 6.7429   7.64683           4       100                    | 
|    i_64_203/i_70/A1    NOR2_X1       Fall  1.5360 0.0000 0.0170                      1.41309                                                   | 
|    i_64_203/i_70/ZN    NOR2_X1       Rise  1.5730 0.0370 0.0250             0.390573 3.32658  3.71715           2       100                    | 
|    i_64_203/i_69/A     INV_X1        Rise  1.5730 0.0000 0.0250                      1.70023                                                   | 
|    i_64_203/i_69/ZN    INV_X1        Fall  1.5870 0.0140 0.0090             0.481298 3.3282   3.8095            2       100                    | 
|    i_64_203/i_68/A2    NOR2_X1       Fall  1.5870 0.0000 0.0090                      1.56385                                                   | 
|    i_64_203/i_68/ZN    NOR2_X1       Rise  1.6260 0.0390 0.0260             0.492454 3.32658  3.81904           2       100                    | 
|    i_64_203/i_67/A     INV_X1        Rise  1.6260 0.0000 0.0260                      1.70023                                                   | 
|    i_64_203/i_67/ZN    INV_X1        Fall  1.6410 0.0150 0.0100             0.629457 3.3282   3.95766           2       100                    | 
|    i_64_203/i_66/A2    NOR2_X1       Fall  1.6410 0.0000 0.0100                      1.56385                                                   | 
|    i_64_203/i_66/ZN    NOR2_X1       Rise  1.6800 0.0390 0.0260             0.468987 3.32658  3.79557           2       100                    | 
|    i_64_203/i_65/A     INV_X1        Rise  1.6800 0.0000 0.0260                      1.70023                                                   | 
|    i_64_203/i_65/ZN    INV_X1        Fall  1.6940 0.0140 0.0100             0.335443 3.3282   3.66364           2       100                    | 
|    i_64_203/i_64/A2    NOR2_X1       Fall  1.6940 0.0000 0.0100                      1.56385                                                   | 
|    i_64_203/i_64/ZN    NOR2_X1       Rise  1.7340 0.0400 0.0260             0.568077 3.32658  3.89466           2       100                    | 
|    i_64_203/i_63/A     INV_X1        Rise  1.7340 0.0000 0.0260                      1.70023                                                   | 
|    i_64_203/i_63/ZN    INV_X1        Fall  1.7440 0.0100 0.0080             0.406701 1.67685  2.08355           1       100                    | 
|    i_64_203/i_62/B2    AOI21_X1      Fall  1.7440 0.0000 0.0080                      1.40993                                                   | 
|    i_64_203/i_62/ZN    AOI21_X1      Rise  1.7750 0.0310 0.0220             0.237656 1.59903  1.83669           1       100                    | 
|    i_64_203/p_0[39]                  Rise  1.7750 0.0000                                                                                       | 
|    i_64_1_96/A1        NAND2_X1      Rise  1.7750 0.0000 0.0220                      1.59903                                                   | 
|    i_64_1_96/ZN        NAND2_X1      Fall  1.7910 0.0160 0.0220             0.21369  1.67072  1.88441           1       100                    | 
|    i_64_1_95/A         OAI21_X1      Fall  1.7910 0.0000 0.0220                      1.51857                                                   | 
|    i_64_1_95/ZN        OAI21_X1      Rise  1.8170 0.0260 0.0320             0.526632 1.14029  1.66692           1       100                    | 
|    c_reg[39]/D         DFF_X1        Rise  1.8170 0.0000 0.0320                      1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[39]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.30215  1.24879  2.55093           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3     Rise  0.1500 0.1500 0.0460 2.53404  22.3115  24.8456           4       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1510 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.1810 0.0300 0.0060 0.973808 1.24879  2.2226            1       100      FA   K        | 
|    CTS_L3_c_tid1_211/A CLKBUF_X3     Rise  0.1810 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_211/Z CLKBUF_X3     Rise  0.2780 0.0970 0.1070 76.2469  54.8122  131.059           64      100      F    K        | 
|    c_reg[39]/CK        DFF_X1        Rise  0.3280 0.0500 0.1070          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.3280 2.3280 | 
| library setup check                      | -0.0380 2.2900 | 
| data required time                       |  2.2900        | 
|                                          |                | 
| data required time                       |  2.2900        | 
| data arrival time                        | -1.8170        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.4760        | 
-------------------------------------------------------------


 Timing Path to A_reg[23]/D 
  
 Path Start Point : SC_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : A_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.7070             1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A      CLKBUF_X3     Rise  0.0000 0.0000 0.7070                      1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z      CLKBUF_X3     Rise  0.1530 0.1530 0.0460             2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_SC_reg/CK       CLKGATETST_X8 Rise  0.1540 0.0010 0.0460                      7.95918                                     FA            | 
|    clk_gate_SC_reg/GCK      CLKGATETST_X8 Rise  0.1860 0.0320 0.0070             5.25557  1.42116  6.67673           1       100      FA   K        | 
|    CTS_L3_c_tid1_111/A      CLKBUF_X3     Rise  0.1860 0.0000 0.0070                      1.42116                                     F             | 
|    CTS_L3_c_tid1_111/Z      CLKBUF_X3     Rise  0.2720 0.0860 0.0740             46.9985  36.0868  83.0854           38      100      F    K        | 
| Data Path:                                                                                                                                          | 
|    SC_reg[0]/CK             DFF_X1        Rise  0.2810 0.0090 0.0730                      0.949653                                    F             | 
|    SC_reg[0]/Q              DFF_X1        Rise  0.4000 0.1190 0.0250             1.1416   8.36581  9.50741           4       100      F             | 
|    i_64_1_381/A3            NOR3_X1       Rise  0.4000 0.0000 0.0250                      1.6163                                                    | 
|    i_64_1_381/ZN            NOR3_X1       Fall  0.4230 0.0230 0.0130             0.291595 6.20185  6.49344           1       100                    | 
|    i_64_1_409/A2            NAND2_X4      Fall  0.4230 0.0000 0.0130                      5.61536                                                   | 
|    i_64_1_409/ZN            NAND2_X4      Rise  0.5040 0.0810 0.0680             33.2831  76.6489  109.932           38      100                    | 
|    i_64_1_408/A             INV_X4        Rise  0.5140 0.0100 0.0690                      6.25843                                                   | 
|    i_64_1_408/ZN            INV_X4        Fall  0.5690 0.0550 0.0350             27.0731  61.0726  88.1457           36      100                    | 
|    i_64_1_377/A2            AND2_X4       Fall  0.5780 0.0090 0.0360                      3.22374                                                   | 
|    i_64_1_377/ZN            AND2_X4       Fall  0.6470 0.0690 0.0240             30.0106  50.8887  80.8993           32      100                    | 
|    i_64_1_315/C2            AOI222_X1     Fall  0.6510 0.0040 0.0240                      1.50088                                                   | 
|    i_64_1_315/ZN            AOI222_X1     Rise  0.7530 0.1020 0.0520             0.544308 1.70023  2.24454           1       100                    | 
|    i_64_1_314/A             INV_X1        Rise  0.7530 0.0000 0.0520                      1.70023                                                   | 
|    i_64_1_314/ZN            INV_X1        Fall  0.7900 0.0370 0.0240             3.06555  10.3261  13.3916           7       100                    | 
|    i_64_197/multiplicand[1]               Fall  0.7900 0.0000                                                                                       | 
|    i_64_197/i_187/A1        NOR2_X1       Fall  0.7910 0.0010 0.0240                      1.41309                                                   | 
|    i_64_197/i_187/ZN        NOR2_X1       Rise  0.8220 0.0310 0.0180             0.338002 1.62635  1.96435           1       100                    | 
|    i_64_197/i_184/A         AOI21_X1      Rise  0.8220 0.0000 0.0180                      1.62635                                                   | 
|    i_64_197/i_184/ZN        AOI21_X1      Fall  0.8420 0.0200 0.0140             0.695326 3.84836  4.54369           2       100                    | 
|    i_64_197/i_183/B2        OAI22_X1      Fall  0.8420 0.0000 0.0140                      1.55047                                                   | 
|    i_64_197/i_183/ZN        OAI22_X1      Rise  0.9040 0.0620 0.0470             1.25992  3.90286  5.16278           2       100                    | 
|    i_64_197/i_182/A         OAI21_X1      Rise  0.9040 0.0000 0.0470                      1.67072                                                   | 
|    i_64_197/i_182/ZN        OAI21_X1      Fall  0.9310 0.0270 0.0130             0.227226 1.6642   1.89142           1       100                    | 
|    i_64_197/i_181/A2        NAND2_X1      Fall  0.9310 0.0000 0.0130                      1.50228                                                   | 
|    i_64_197/i_181/ZN        NAND2_X1      Rise  0.9650 0.0340 0.0240             2.58407  5.49545  8.07951           3       100                    | 
|    i_64_197/i_175/A3        NOR3_X1       Rise  0.9650 0.0000 0.0240                      1.6163                                                    | 
|    i_64_197/i_175/ZN        NOR3_X1       Fall  0.9810 0.0160 0.0100             0.833529 1.60595  2.43948           1       100                    | 
|    i_64_197/i_167/A4        NOR4_X1       Fall  0.9810 0.0000 0.0100                      1.55423                                                   | 
|    i_64_197/i_167/ZN        NOR4_X1       Rise  1.1080 0.1270 0.0850             0.695004 5.49606  6.19106           3       100                    | 
|    i_64_197/i_161/A3        NOR3_X1       Rise  1.1080 0.0000 0.0850                      1.6163                                                    | 
|    i_64_197/i_161/ZN        NOR3_X1       Fall  1.1260 0.0180 0.0210             0.347331 1.60595  1.95328           1       100                    | 
|    i_64_197/i_153/A4        NOR4_X1       Fall  1.1260 0.0000 0.0210                      1.55423                                                   | 
|    i_64_197/i_153/ZN        NOR4_X1       Rise  1.2790 0.1530 0.1040             0.88007  7.32194  8.20201           3       100                    | 
|    i_64_197/i_147/A3        NOR3_X2       Rise  1.2790 0.0000 0.1040                      3.44279                                                   | 
|    i_64_197/i_147/ZN        NOR3_X2       Fall  1.2950 0.0160 0.0230             1.60364  1.60595  3.20959           1       100                    | 
|    i_64_197/i_139/A4        NOR4_X1       Fall  1.2950 0.0000 0.0230                      1.55423                                                   | 
|    i_64_197/i_139/ZN        NOR4_X1       Rise  1.4280 0.1330 0.0870             0.867698 5.49545  6.36314           3       100                    | 
|    i_64_197/i_133/A3        NOR3_X1       Rise  1.4280 0.0000 0.0870                      1.6163                                                    | 
|    i_64_197/i_133/ZN        NOR3_X1       Fall  1.4500 0.0220 0.0230             1.32614  1.7368   3.06294           1       100                    | 
|    i_64_197/i_201/A1        NOR4_X1       Fall  1.4500 0.0000 0.0230                      1.34349                                                   | 
|    i_64_197/i_201/ZN        NOR4_X1       Rise  1.5630 0.1130 0.0970             1.01924  6.43738  7.45662           4       100                    | 
|    i_64_197/i_200/A2        OR2_X1        Rise  1.5630 0.0000 0.0970                      0.941939                                                  | 
|    i_64_197/i_200/ZN        OR2_X1        Rise  1.6050 0.0420 0.0120             1.22394  1.6642   2.88813           1       100                    | 
|    i_64_197/i_113/A2        NAND2_X1      Rise  1.6050 0.0000 0.0120                      1.6642                                                    | 
|    i_64_197/i_113/ZN        NAND2_X1      Fall  1.6240 0.0190 0.0100             0.349863 3.34723  3.6971            2       100                    | 
|    i_64_197/i_71/A          INV_X1        Fall  1.6240 0.0000 0.0100                      1.54936                                                   | 
|    i_64_197/i_71/ZN         INV_X1        Rise  1.6390 0.0150 0.0090             0.361332 2.23214  2.59348           1       100                    | 
|    i_64_197/i_68/A          XOR2_X1       Rise  1.6390 0.0000 0.0090                      2.23214                                                   | 
|    i_64_197/i_68/Z          XOR2_X1       Fall  1.6530 0.0140 0.0120             0.298504 1.63668  1.93518           1       100                    | 
|    i_64_197/p_0[24]                       Fall  1.6530 0.0000                                                                                       | 
|    i_64_1_291/A1            AOI222_X1     Fall  1.6530 0.0000 0.0120                      1.40277                                                   | 
|    i_64_1_291/ZN            AOI222_X1     Rise  1.7510 0.0980 0.0870             2.22336  5.01363  7.23699           3       100                    | 
|    i_64_1_168/A2            NOR2_X1       Rise  1.7580 0.0070 0.0870    0.0070            1.65135                                                   | 
|    i_64_1_168/ZN            NOR2_X1       Fall  1.7730 0.0150 0.0190             0.805905 1.14029  1.9462            1       100                    | 
|    A_reg[23]/D              DFF_X1        Fall  1.7730 0.0000 0.0190                      1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg[23]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.30215  1.24879  2.55093           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3     Rise  0.1500 0.1500 0.0460 2.53404  22.3115  24.8456           4       100      F    K        | 
|    clk_gate_SC_reg/CK  CLKGATETST_X8 Rise  0.1510 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_SC_reg/GCK CLKGATETST_X8 Rise  0.1830 0.0320 0.0070 5.25557  1.24879  6.50436           1       100      FA   K        | 
|    CTS_L3_c_tid1_111/A CLKBUF_X3     Rise  0.1830 0.0000 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid1_111/Z CLKBUF_X3     Rise  0.2660 0.0830 0.0710 46.9986  32.5447  79.5433           38      100      F    K        | 
|    A_reg[23]/CK        DFF_X1        Rise  0.2820 0.0160 0.0710          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.2820 2.2820 | 
| library setup check                      | -0.0280 2.2540 | 
| data required time                       |  2.2540        | 
|                                          |                | 
| data required time                       |  2.2540        | 
| data arrival time                        | -1.7730        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.4840        | 
-------------------------------------------------------------


 Timing Path to A_reg[20]/D 
  
 Path Start Point : SC_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : A_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A      CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z      CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_SC_reg/CK       CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_SC_reg/GCK      CLKGATETST_X8 Rise  0.1860 0.0320 0.0070 5.25557  1.42116  6.67673           1       100      FA   K        | 
|    CTS_L3_c_tid1_111/A      CLKBUF_X3     Rise  0.1860 0.0000 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid1_111/Z      CLKBUF_X3     Rise  0.2720 0.0860 0.0740 46.9985  36.0868  83.0854           38      100      F    K        | 
| Data Path:                                                                                                                              | 
|    SC_reg[0]/CK             DFF_X1        Rise  0.2810 0.0090 0.0730          0.949653                                    F             | 
|    SC_reg[0]/Q              DFF_X1        Rise  0.4000 0.1190 0.0250 1.1416   8.36581  9.50741           4       100      F             | 
|    i_64_1_381/A3            NOR3_X1       Rise  0.4000 0.0000 0.0250          1.6163                                                    | 
|    i_64_1_381/ZN            NOR3_X1       Fall  0.4230 0.0230 0.0130 0.291595 6.20185  6.49344           1       100                    | 
|    i_64_1_409/A2            NAND2_X4      Fall  0.4230 0.0000 0.0130          5.61536                                                   | 
|    i_64_1_409/ZN            NAND2_X4      Rise  0.5040 0.0810 0.0680 33.2831  76.6489  109.932           38      100                    | 
|    i_64_1_408/A             INV_X4        Rise  0.5140 0.0100 0.0690          6.25843                                                   | 
|    i_64_1_408/ZN            INV_X4        Fall  0.5690 0.0550 0.0350 27.0731  61.0726  88.1457           36      100                    | 
|    i_64_1_377/A2            AND2_X4       Fall  0.5780 0.0090 0.0360          3.22374                                                   | 
|    i_64_1_377/ZN            AND2_X4       Fall  0.6470 0.0690 0.0240 30.0106  50.8887  80.8993           32      100                    | 
|    i_64_1_315/C2            AOI222_X1     Fall  0.6510 0.0040 0.0240          1.50088                                                   | 
|    i_64_1_315/ZN            AOI222_X1     Rise  0.7530 0.1020 0.0520 0.544308 1.70023  2.24454           1       100                    | 
|    i_64_1_314/A             INV_X1        Rise  0.7530 0.0000 0.0520          1.70023                                                   | 
|    i_64_1_314/ZN            INV_X1        Fall  0.7900 0.0370 0.0240 3.06555  10.3261  13.3916           7       100                    | 
|    i_64_197/multiplicand[1]               Fall  0.7900 0.0000                                                                           | 
|    i_64_197/i_187/A1        NOR2_X1       Fall  0.7910 0.0010 0.0240          1.41309                                                   | 
|    i_64_197/i_187/ZN        NOR2_X1       Rise  0.8220 0.0310 0.0180 0.338002 1.62635  1.96435           1       100                    | 
|    i_64_197/i_184/A         AOI21_X1      Rise  0.8220 0.0000 0.0180          1.62635                                                   | 
|    i_64_197/i_184/ZN        AOI21_X1      Fall  0.8420 0.0200 0.0140 0.695326 3.84836  4.54369           2       100                    | 
|    i_64_197/i_183/B2        OAI22_X1      Fall  0.8420 0.0000 0.0140          1.55047                                                   | 
|    i_64_197/i_183/ZN        OAI22_X1      Rise  0.9040 0.0620 0.0470 1.25992  3.90286  5.16278           2       100                    | 
|    i_64_197/i_182/A         OAI21_X1      Rise  0.9040 0.0000 0.0470          1.67072                                                   | 
|    i_64_197/i_182/ZN        OAI21_X1      Fall  0.9310 0.0270 0.0130 0.227226 1.6642   1.89142           1       100                    | 
|    i_64_197/i_181/A2        NAND2_X1      Fall  0.9310 0.0000 0.0130          1.50228                                                   | 
|    i_64_197/i_181/ZN        NAND2_X1      Rise  0.9650 0.0340 0.0240 2.58407  5.49545  8.07951           3       100                    | 
|    i_64_197/i_175/A3        NOR3_X1       Rise  0.9650 0.0000 0.0240          1.6163                                                    | 
|    i_64_197/i_175/ZN        NOR3_X1       Fall  0.9810 0.0160 0.0100 0.833529 1.60595  2.43948           1       100                    | 
|    i_64_197/i_167/A4        NOR4_X1       Fall  0.9810 0.0000 0.0100          1.55423                                                   | 
|    i_64_197/i_167/ZN        NOR4_X1       Rise  1.1080 0.1270 0.0850 0.695004 5.49606  6.19106           3       100                    | 
|    i_64_197/i_161/A3        NOR3_X1       Rise  1.1080 0.0000 0.0850          1.6163                                                    | 
|    i_64_197/i_161/ZN        NOR3_X1       Fall  1.1260 0.0180 0.0210 0.347331 1.60595  1.95328           1       100                    | 
|    i_64_197/i_153/A4        NOR4_X1       Fall  1.1260 0.0000 0.0210          1.55423                                                   | 
|    i_64_197/i_153/ZN        NOR4_X1       Rise  1.2790 0.1530 0.1040 0.88007  7.32194  8.20201           3       100                    | 
|    i_64_197/i_147/A3        NOR3_X2       Rise  1.2790 0.0000 0.1040          3.44279                                                   | 
|    i_64_197/i_147/ZN        NOR3_X2       Fall  1.2950 0.0160 0.0230 1.60364  1.60595  3.20959           1       100                    | 
|    i_64_197/i_139/A4        NOR4_X1       Fall  1.2950 0.0000 0.0230          1.55423                                                   | 
|    i_64_197/i_139/ZN        NOR4_X1       Rise  1.4280 0.1330 0.0870 0.867698 5.49545  6.36314           3       100                    | 
|    i_64_197/i_133/A3        NOR3_X1       Rise  1.4280 0.0000 0.0870          1.6163                                                    | 
|    i_64_197/i_133/ZN        NOR3_X1       Fall  1.4500 0.0220 0.0230 1.32614  1.7368   3.06294           1       100                    | 
|    i_64_197/i_201/A1        NOR4_X1       Fall  1.4500 0.0000 0.0230          1.34349                                                   | 
|    i_64_197/i_201/ZN        NOR4_X1       Rise  1.5630 0.1130 0.0970 1.01924  6.43738  7.45662           4       100                    | 
|    i_64_197/i_65/B1         AOI21_X1      Rise  1.5630 0.0000 0.0970          1.647                                                     | 
|    i_64_197/i_65/ZN         AOI21_X1      Fall  1.5970 0.0340 0.0300 0.737578 3.80404  4.54162           2       100                    | 
|    i_64_197/i_57/A          XOR2_X1       Fall  1.5970 0.0000 0.0300          2.18123                                                   | 
|    i_64_197/i_57/Z          XOR2_X1       Fall  1.6590 0.0620 0.0140 1.02054  1.63668  2.65722           1       100                    | 
|    i_64_197/p_0[21]                       Fall  1.6590 0.0000                                                                           | 
|    i_64_1_285/A1            AOI222_X1     Fall  1.6590 0.0000 0.0140          1.40277                                                   | 
|    i_64_1_285/ZN            AOI222_X1     Rise  1.7460 0.0870 0.0770 0.845842 5.01363  5.85947           3       100                    | 
|    i_64_1_165/A2            NOR2_X1       Rise  1.7460 0.0000 0.0770          1.65135                                                   | 
|    i_64_1_165/ZN            NOR2_X1       Fall  1.7640 0.0180 0.0190 1.56016  1.14029  2.70045           1       100                    | 
|    A_reg[20]/D              DFF_X1        Fall  1.7640 0.0000 0.0190          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg[20]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.30215  1.24879  2.55093           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3     Rise  0.1500 0.1500 0.0460 2.53404  22.3115  24.8456           4       100      F    K        | 
|    clk_gate_SC_reg/CK  CLKGATETST_X8 Rise  0.1510 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_SC_reg/GCK CLKGATETST_X8 Rise  0.1830 0.0320 0.0070 5.25557  1.24879  6.50436           1       100      FA   K        | 
|    CTS_L3_c_tid1_111/A CLKBUF_X3     Rise  0.1830 0.0000 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid1_111/Z CLKBUF_X3     Rise  0.2660 0.0830 0.0710 46.9986  32.5447  79.5433           38      100      F    K        | 
|    A_reg[20]/CK        DFF_X1        Rise  0.2820 0.0160 0.0710          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.2820 2.2820 | 
| library setup check                      | -0.0280 2.2540 | 
| data required time                       |  2.2540        | 
|                                          |                | 
| data required time                       |  2.2540        | 
| data arrival time                        | -1.7640        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.4930        | 
-------------------------------------------------------------


 Timing Path to c_reg[42]/D 
  
 Path Start Point : SC_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[42] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A      CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z      CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_SC_reg/CK       CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_SC_reg/GCK      CLKGATETST_X8 Rise  0.1860 0.0320 0.0070 5.25557  1.42116  6.67673           1       100      FA   K        | 
|    CTS_L3_c_tid1_111/A      CLKBUF_X3     Rise  0.1860 0.0000 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid1_111/Z      CLKBUF_X3     Rise  0.2720 0.0860 0.0740 46.9985  36.0868  83.0854           38      100      F    K        | 
| Data Path:                                                                                                                              | 
|    SC_reg[3]/CK             DFF_X1        Rise  0.2810 0.0090 0.0730          0.949653                                    F             | 
|    SC_reg[3]/Q              DFF_X1        Fall  0.3870 0.1060 0.0120 0.887142 6.45601  7.34316           3       100      F             | 
|    i_64_1_380/A4            NOR4_X1       Fall  0.3870 0.0000 0.0120          1.55423                                                   | 
|    i_64_1_380/ZN            NOR4_X1       Rise  0.5160 0.1290 0.0860 0.332134 5.95497  6.2871            1       100                    | 
|    i_64_1_409/A1            NAND2_X4      Rise  0.5160 0.0000 0.0860          5.95497                                                   | 
|    i_64_1_409/ZN            NAND2_X4      Fall  0.6140 0.0980 0.0590 33.2831  76.6489  109.932           38      100                    | 
|    i_64_1_408/A             INV_X4        Fall  0.6240 0.0100 0.0600          5.70005                                                   | 
|    i_64_1_408/ZN            INV_X4        Rise  0.7130 0.0890 0.0550 27.0731  61.0726  88.1457           36      100                    | 
|    i_64_1_377/A2            AND2_X4       Rise  0.7220 0.0090 0.0560          3.5365                                                    | 
|    i_64_1_377/ZN            AND2_X4       Rise  0.8080 0.0860 0.0500 30.0106  50.8887  80.8993           32      100                    | 
|    i_64_1_315/C2            AOI222_X1     Rise  0.8130 0.0050 0.0500          1.58671                                                   | 
|    i_64_1_315/ZN            AOI222_X1     Fall  0.8500 0.0370 0.0260 0.544308 1.70023  2.24454           1       100                    | 
|    i_64_1_314/A             INV_X1        Fall  0.8500 0.0000 0.0260          1.54936                                                   | 
|    i_64_1_314/ZN            INV_X1        Rise  0.9000 0.0500 0.0340 3.06555  10.3261  13.3916           7       100                    | 
|    i_64_196/multiplicand[1]               Rise  0.9000 0.0000                                                                           | 
|    i_64_196/i_142/A2        AND2_X1       Rise  0.9010 0.0010 0.0340          0.97463                                                   | 
|    i_64_196/i_142/ZN        AND2_X1       Rise  0.9510 0.0500 0.0180 1.03228  5.14349  6.17577           3       100                    | 
|    i_64_196/i_137/A1        NOR3_X1       Rise  0.9510 0.0000 0.0180          1.76357                                                   | 
|    i_64_196/i_137/ZN        NOR3_X1       Fall  0.9660 0.0150 0.0090 0.455114 3.31772  3.77283           2       100                    | 
|    i_64_196/i_134/A         OAI21_X1      Fall  0.9660 0.0000 0.0090          1.51857                                                   | 
|    i_64_196/i_134/ZN        OAI21_X1      Rise  0.9870 0.0210 0.0200 0.51858  1.63022  2.1488            1       100                    | 
|    i_64_196/i_129/A         OAI221_X1     Rise  0.9870 0.0000 0.0200          1.63022                                                   | 
|    i_64_196/i_129/ZN        OAI221_X1     Fall  1.0220 0.0350 0.0180 0.386618 1.62635  2.01297           1       100                    | 
|    i_64_196/i_128/A         AOI21_X1      Fall  1.0220 0.0000 0.0180          1.53534                                                   | 
|    i_64_196/i_128/ZN        AOI21_X1      Rise  1.0960 0.0740 0.0500 2.11497  5.58056  7.69554           3       100                    | 
|    i_64_196/i_19/A2         OAI22_X1      Rise  1.0960 0.0000 0.0500          1.58424                                                   | 
|    i_64_196/i_19/ZN         OAI22_X1      Fall  1.1360 0.0400 0.0230 1.32622  3.80465  5.13087           2       100                    | 
|    i_64_196/i_18/B2         OAI21_X1      Fall  1.1360 0.0000 0.0230          1.55833                                                   | 
|    i_64_196/i_18/ZN         OAI21_X1      Rise  1.1750 0.0390 0.0210 0.443366 1.70023  2.1436            1       100                    | 
|    i_64_196/i_17/A          INV_X1        Rise  1.1750 0.0000 0.0210          1.70023                                                   | 
|    i_64_196/i_17/ZN         INV_X1        Fall  1.1910 0.0160 0.0100 1.22413  3.80465  5.02878           2       100                    | 
|    i_64_196/i_16/B2         OAI21_X1      Fall  1.1910 0.0000 0.0100          1.55833                                                   | 
|    i_64_196/i_16/ZN         OAI21_X1      Rise  1.2290 0.0380 0.0240 0.462487 2.41145  2.87394           1       100                    | 
|    i_64_196/i_15/B          XOR2_X1       Rise  1.2290 0.0000 0.0240          2.36355                                                   | 
|    i_64_196/i_15/Z          XOR2_X1       Fall  1.2480 0.0190 0.0120 0.336733 1.57913  1.91586           1       100                    | 
|    i_64_196/p_0[7]                        Fall  1.2480 0.0000                                                                           | 
|    i_64_1_257/B1            AOI222_X1     Fall  1.2480 0.0000 0.0120          1.47422                                                   | 
|    i_64_1_257/ZN            AOI222_X1     Rise  1.3670 0.1190 0.0860 2.02041  5.01363  7.03404           3       100                    | 
|    i_64_1_256/A             INV_X1        Rise  1.3670 0.0000 0.0860          1.70023                                                   | 
|    i_64_1_256/ZN            INV_X1        Fall  1.3880 0.0210 0.0220 1.03281  4.28524  5.31805           3       100                    | 
|    i_64_203/p_1[38]                       Fall  1.3880 0.0000                                                                           | 
|    i_64_203/i_128/A3        OR4_X1        Fall  1.3880 0.0000 0.0220          0.852155                                                  | 
|    i_64_203/i_128/ZN        OR4_X1        Fall  1.5050 0.1170 0.0180 0.196933 1.70023  1.89716           1       100                    | 
|    i_64_203/i_253/A         INV_X1        Fall  1.5050 0.0000 0.0180          1.54936                                                   | 
|    i_64_203/i_253/ZN        INV_X1        Rise  1.5290 0.0240 0.0140 1.21688  3.31983  4.53671           2       100                    | 
|    i_64_203/i_173/A4        NAND4_X1      Rise  1.5290 0.0000 0.0140          1.65991                                                   | 
|    i_64_203/i_173/ZN        NAND4_X1      Fall  1.6030 0.0740 0.0520 6.12654  6.67977  12.8063           4       100                    | 
|    i_64_203/i_80/A2         NOR2_X1       Fall  1.6040 0.0010 0.0520          1.56385                                                   | 
|    i_64_203/i_80/ZN         NOR2_X1       Rise  1.6590 0.0550 0.0280 0.509562 3.32658  3.83614           2       100                    | 
|    i_64_203/i_79/A          INV_X1        Rise  1.6590 0.0000 0.0280          1.70023                                                   | 
|    i_64_203/i_79/ZN         INV_X1        Fall  1.6750 0.0160 0.0100 0.921391 3.3282   4.24959           2       100                    | 
|    i_64_203/i_78/A2         NOR2_X1       Fall  1.6750 0.0000 0.0100          1.56385                                                   | 
|    i_64_203/i_78/ZN         NOR2_X1       Rise  1.7140 0.0390 0.0260 0.515776 3.32658  3.84236           2       100                    | 
|    i_64_203/i_77/A          INV_X1        Rise  1.7140 0.0000 0.0260          1.70023                                                   | 
|    i_64_203/i_77/ZN         INV_X1        Fall  1.7240 0.0100 0.0080 0.266908 1.67685  1.94376           1       100                    | 
|    i_64_203/i_73/B2         AOI21_X1      Fall  1.7240 0.0000 0.0080          1.40993                                                   | 
|    i_64_203/i_73/ZN         AOI21_X1      Rise  1.7560 0.0320 0.0230 0.476633 1.59903  2.07566           1       100                    | 
|    i_64_203/p_0[42]                       Rise  1.7560 0.0000                                                                           | 
|    i_64_1_102/A1            NAND2_X1      Rise  1.7560 0.0000 0.0230          1.59903                                                   | 
|    i_64_1_102/ZN            NAND2_X1      Fall  1.7720 0.0160 0.0220 0.166257 1.67072  1.83697           1       100                    | 
|    i_64_1_101/A             OAI21_X1      Fall  1.7720 0.0000 0.0220          1.51857                                                   | 
|    i_64_1_101/ZN            OAI21_X1      Rise  1.7980 0.0260 0.0330 0.580921 1.14029  1.72121           1       100                    | 
|    c_reg[42]/D              DFF_X1        Rise  1.7980 0.0000 0.0330          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[42]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.30215  1.24879  2.55093           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3     Rise  0.1500 0.1500 0.0460 2.53404  22.3115  24.8456           4       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1510 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.1810 0.0300 0.0060 0.973808 1.24879  2.2226            1       100      FA   K        | 
|    CTS_L3_c_tid1_211/A CLKBUF_X3     Rise  0.1810 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_211/Z CLKBUF_X3     Rise  0.2780 0.0970 0.1070 76.2469  54.8122  131.059           64      100      F    K        | 
|    c_reg[42]/CK        DFF_X1        Rise  0.3270 0.0490 0.1070          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.3270 2.3270 | 
| library setup check                      | -0.0380 2.2890 | 
| data required time                       |  2.2890        | 
|                                          |                | 
| data required time                       |  2.2890        | 
| data arrival time                        | -1.7980        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.4940        | 
-------------------------------------------------------------


 Timing Path to c_reg[44]/D 
  
 Path Start Point : SC_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[44] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.7070             1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A      CLKBUF_X3     Rise  0.0000 0.0000 0.7070                      1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z      CLKBUF_X3     Rise  0.1530 0.1530 0.0460             2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_SC_reg/CK       CLKGATETST_X8 Rise  0.1540 0.0010 0.0460                      7.95918                                     FA            | 
|    clk_gate_SC_reg/GCK      CLKGATETST_X8 Rise  0.1860 0.0320 0.0070             5.25557  1.42116  6.67673           1       100      FA   K        | 
|    CTS_L3_c_tid1_111/A      CLKBUF_X3     Rise  0.1860 0.0000 0.0070                      1.42116                                     F             | 
|    CTS_L3_c_tid1_111/Z      CLKBUF_X3     Rise  0.2720 0.0860 0.0740             46.9985  36.0868  83.0854           38      100      F    K        | 
| Data Path:                                                                                                                                          | 
|    SC_reg[3]/CK             DFF_X1        Rise  0.2810 0.0090 0.0730                      0.949653                                    F             | 
|    SC_reg[3]/Q              DFF_X1        Fall  0.3870 0.1060 0.0120             0.887142 6.45601  7.34316           3       100      F             | 
|    i_64_1_380/A4            NOR4_X1       Fall  0.3870 0.0000 0.0120                      1.55423                                                   | 
|    i_64_1_380/ZN            NOR4_X1       Rise  0.5160 0.1290 0.0860             0.332134 5.95497  6.2871            1       100                    | 
|    i_64_1_409/A1            NAND2_X4      Rise  0.5160 0.0000 0.0860                      5.95497                                                   | 
|    i_64_1_409/ZN            NAND2_X4      Fall  0.6140 0.0980 0.0590             33.2831  76.6489  109.932           38      100                    | 
|    i_64_1_408/A             INV_X4        Fall  0.6240 0.0100 0.0600                      5.70005                                                   | 
|    i_64_1_408/ZN            INV_X4        Rise  0.7130 0.0890 0.0550             27.0731  61.0726  88.1457           36      100                    | 
|    i_64_1_377/A2            AND2_X4       Rise  0.7220 0.0090 0.0560                      3.5365                                                    | 
|    i_64_1_377/ZN            AND2_X4       Rise  0.8080 0.0860 0.0500             30.0106  50.8887  80.8993           32      100                    | 
|    i_64_1_315/C2            AOI222_X1     Rise  0.8130 0.0050 0.0500                      1.58671                                                   | 
|    i_64_1_315/ZN            AOI222_X1     Fall  0.8500 0.0370 0.0260             0.544308 1.70023  2.24454           1       100                    | 
|    i_64_1_314/A             INV_X1        Fall  0.8500 0.0000 0.0260                      1.54936                                                   | 
|    i_64_1_314/ZN            INV_X1        Rise  0.9000 0.0500 0.0340             3.06555  10.3261  13.3916           7       100                    | 
|    i_64_196/multiplicand[1]               Rise  0.9000 0.0000                                                                                       | 
|    i_64_196/i_142/A2        AND2_X1       Rise  0.9010 0.0010 0.0340                      0.97463                                                   | 
|    i_64_196/i_142/ZN        AND2_X1       Rise  0.9510 0.0500 0.0180             1.03228  5.14349  6.17577           3       100                    | 
|    i_64_196/i_137/A1        NOR3_X1       Rise  0.9510 0.0000 0.0180                      1.76357                                                   | 
|    i_64_196/i_137/ZN        NOR3_X1       Fall  0.9660 0.0150 0.0090             0.455114 3.31772  3.77283           2       100                    | 
|    i_64_196/i_134/A         OAI21_X1      Fall  0.9660 0.0000 0.0090                      1.51857                                                   | 
|    i_64_196/i_134/ZN        OAI21_X1      Rise  0.9870 0.0210 0.0200             0.51858  1.63022  2.1488            1       100                    | 
|    i_64_196/i_129/A         OAI221_X1     Rise  0.9870 0.0000 0.0200                      1.63022                                                   | 
|    i_64_196/i_129/ZN        OAI221_X1     Fall  1.0220 0.0350 0.0180             0.386618 1.62635  2.01297           1       100                    | 
|    i_64_196/i_128/A         AOI21_X1      Fall  1.0220 0.0000 0.0180                      1.53534                                                   | 
|    i_64_196/i_128/ZN        AOI21_X1      Rise  1.0960 0.0740 0.0500             2.11497  5.58056  7.69554           3       100                    | 
|    i_64_196/i_266/A1        NOR3_X1       Rise  1.0960 0.0000 0.0500                      1.76357                                                   | 
|    i_64_196/i_266/ZN        NOR3_X1       Fall  1.1130 0.0170 0.0150             0.620422 2.65641  3.27683           2       100                    | 
|    i_64_196/i_44/A1         NOR2_X1       Fall  1.1130 0.0000 0.0150                      1.41309                                                   | 
|    i_64_196/i_44/ZN         NOR2_X1       Rise  1.1700 0.0570 0.0440             2.33501  5.42026  7.75527           3       100                    | 
|    i_64_196/i_30/B2         OAI22_X1      Rise  1.1700 0.0000 0.0440                      1.61561                                                   | 
|    i_64_196/i_30/ZN         OAI22_X1      Fall  1.2090 0.0390 0.0200             1.41234  3.80404  5.21637           2       100                    | 
|    i_64_196/i_29/B2         OAI21_X1      Fall  1.2090 0.0000 0.0200                      1.55833                                                   | 
|    i_64_196/i_29/ZN         OAI21_X1      Rise  1.2610 0.0520 0.0330             0.969831 3.80465  4.77448           2       100                    | 
|    i_64_196/i_28/B2         OAI21_X1      Rise  1.2610 0.0000 0.0330                      1.57189                                                   | 
|    i_64_196/i_28/ZN         OAI21_X1      Fall  1.2870 0.0260 0.0150             0.236866 2.57361  2.81047           1       100                    | 
|    i_64_196/i_27/B          XNOR2_X1      Fall  1.2870 0.0000 0.0150                      2.36817                                                   | 
|    i_64_196/i_27/ZN         XNOR2_X1      Fall  1.3300 0.0430 0.0130             0.935226 1.57913  2.51436           1       100                    | 
|    i_64_196/p_0[11]                       Fall  1.3300 0.0000                                                                                       | 
|    i_64_1_265/B1            AOI222_X1     Fall  1.3300 0.0000 0.0130                      1.47422                                                   | 
|    i_64_1_265/ZN            AOI222_X1     Rise  1.4490 0.1190 0.0860             2.03602  5.01363  7.04964           3       100                    | 
|    i_64_1_264/A             INV_X1        Rise  1.4490 0.0000 0.0860                      1.70023                                                   | 
|    i_64_1_264/ZN            INV_X1        Fall  1.4630 0.0140 0.0190             0.445423 2.60606  3.05148           2       100                    | 
|    i_64_203/p_1[42]                       Fall  1.4630 0.0000                                                                                       | 
|    i_64_203/i_127/A1        OR3_X1        Fall  1.4630 0.0000 0.0190                      0.775543                                                  | 
|    i_64_203/i_127/ZN        OR3_X1        Fall  1.5430 0.0800 0.0180             3.28198  2.66128  5.94326           2       100                    | 
|    i_64_203/i_126/A1        OR2_X1        Fall  1.5430 0.0000 0.0180                      0.792385                                                  | 
|    i_64_203/i_126/ZN        OR2_X1        Fall  1.5930 0.0500 0.0100             0.597997 1.70023  2.29823           1       100                    | 
|    i_64_203/i_254/A         INV_X1        Fall  1.5930 0.0000 0.0100                      1.54936                                                   | 
|    i_64_203/i_254/ZN        INV_X1        Rise  1.6180 0.0250 0.0180             3.27337  3.298    6.57137           2       100                    | 
|    i_64_203/i_201/A3        NAND4_X1      Rise  1.6180 0.0000 0.0180                      1.63809                                                   | 
|    i_64_203/i_201/ZN        NAND4_X1      Fall  1.6640 0.0460 0.0280             2.06341  3.37708  5.44049           2       100                    | 
|    i_64_203/i_200/A         INV_X1        Fall  1.6640 0.0000 0.0280                      1.54936                                                   | 
|    i_64_203/i_200/ZN        INV_X1        Rise  1.6980 0.0340 0.0200             1.74168  4.74748  6.48915           3       100                    | 
|    i_64_203/i_140/A1        NAND2_X1      Rise  1.6990 0.0010 0.0200    0.0010            1.59903                                                   | 
|    i_64_203/i_140/ZN        NAND2_X1      Fall  1.7200 0.0210 0.0120             0.525599 3.37708  3.90268           2       100                    | 
|    i_64_203/i_139/A         INV_X1        Fall  1.7200 0.0000 0.0120                      1.54936                                                   | 
|    i_64_203/i_139/ZN        INV_X1        Rise  1.7350 0.0150 0.0080             0.350074 1.62635  1.97643           1       100                    | 
|    i_64_203/i_81/A          AOI21_X1      Rise  1.7350 0.0000 0.0080                      1.62635                                                   | 
|    i_64_203/i_81/ZN         AOI21_X1      Fall  1.7470 0.0120 0.0090             0.263143 1.59903  1.86217           1       100                    | 
|    i_64_203/p_0[44]                       Fall  1.7470 0.0000                                                                                       | 
|    i_64_1_106/A1            NAND2_X1      Fall  1.7470 0.0000 0.0090                      1.5292                                                    | 
|    i_64_1_106/ZN            NAND2_X1      Rise  1.7620 0.0150 0.0300             0.319673 1.67072  1.99039           1       100                    | 
|    i_64_1_105/A             OAI21_X1      Rise  1.7620 0.0000 0.0300                      1.67072                                                   | 
|    i_64_1_105/ZN            OAI21_X1      Fall  1.7890 0.0270 0.0350             2.14844  1.14029  3.28873           1       100                    | 
|    c_reg[44]/D              DFF_X1        Fall  1.7890 0.0000 0.0350                      1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[44]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.30215  1.24879  2.55093           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3     Rise  0.1500 0.1500 0.0460 2.53404  22.3115  24.8456           4       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1510 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.1810 0.0300 0.0060 0.973808 1.24879  2.2226            1       100      FA   K        | 
|    CTS_L3_c_tid1_211/A CLKBUF_X3     Rise  0.1810 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_211/Z CLKBUF_X3     Rise  0.2780 0.0970 0.1070 76.2469  54.8122  131.059           64      100      F    K        | 
|    c_reg[44]/CK        DFF_X1        Rise  0.3280 0.0500 0.1070          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.3280 2.3280 | 
| library setup check                      | -0.0330 2.2950 | 
| data required time                       |  2.2950        | 
|                                          |                | 
| data required time                       |  2.2950        | 
| data arrival time                        | -1.7890        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.5090        | 
-------------------------------------------------------------


 Timing Path to c_reg[38]/D 
  
 Path Start Point : SC_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[38] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070             1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3     Rise  0.0000 0.0000 0.7070                      1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3     Rise  0.1530 0.1530 0.0460             2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_SC_reg/CK  CLKGATETST_X8 Rise  0.1540 0.0010 0.0460                      7.95918                                     FA            | 
|    clk_gate_SC_reg/GCK CLKGATETST_X8 Rise  0.1860 0.0320 0.0070             5.25557  1.42116  6.67673           1       100      FA   K        | 
|    CTS_L3_c_tid1_111/A CLKBUF_X3     Rise  0.1860 0.0000 0.0070                      1.42116                                     F             | 
|    CTS_L3_c_tid1_111/Z CLKBUF_X3     Rise  0.2720 0.0860 0.0740             46.9985  36.0868  83.0854           38      100      F    K        | 
| Data Path:                                                                                                                                     | 
|    SC_reg[3]/CK        DFF_X1        Rise  0.2810 0.0090 0.0730                      0.949653                                    F             | 
|    SC_reg[3]/Q         DFF_X1        Fall  0.3870 0.1060 0.0120             0.887142 6.45601  7.34316           3       100      F             | 
|    i_64_1_380/A4       NOR4_X1       Fall  0.3870 0.0000 0.0120                      1.55423                                                   | 
|    i_64_1_380/ZN       NOR4_X1       Rise  0.5160 0.1290 0.0860             0.332134 5.95497  6.2871            1       100                    | 
|    i_64_1_409/A1       NAND2_X4      Rise  0.5160 0.0000 0.0860                      5.95497                                                   | 
|    i_64_1_409/ZN       NAND2_X4      Fall  0.6140 0.0980 0.0590             33.2831  76.6489  109.932           38      100                    | 
|    i_64_1_408/A        INV_X4        Fall  0.6240 0.0100 0.0600                      5.70005                                                   | 
|    i_64_1_408/ZN       INV_X4        Rise  0.7130 0.0890 0.0550             27.0731  61.0726  88.1457           36      100                    | 
|    i_64_1_407/A1       NAND2_X2      Rise  0.7160 0.0030 0.0550                      3.0531                                                    | 
|    i_64_1_407/ZN       NAND2_X2      Fall  0.8200 0.1040 0.0700             23.1009  50.0803  73.1812           31      100                    | 
|    i_64_1_198/A2       NOR2_X1       Fall  0.8300 0.0100 0.0710                      1.56385                                                   | 
|    i_64_1_198/ZN       NOR2_X1       Rise  0.8790 0.0490 0.0230             0.260646 1.71447  1.97512           1       100                    | 
|    i_64_1_196/A1       NOR2_X1       Rise  0.8790 0.0000 0.0230                      1.71447                                                   | 
|    i_64_1_196/ZN       NOR2_X1       Fall  0.8880 0.0090 0.0090             0.390038 0.77983  1.16987           1       100                    | 
|    CLOCK_slh__c396/A   CLKBUF_X1     Fall  0.8880 0.0000 0.0090                      0.699202                                                  | 
|    CLOCK_slh__c396/Z   CLKBUF_X1     Fall  0.9150 0.0270 0.0060             0.157752 0.77983  0.937582          1       100                    | 
|    CLOCK_slh__c397/A   CLKBUF_X1     Fall  0.9150 0.0000 0.0060                      0.699202                                                  | 
|    CLOCK_slh__c397/Z   CLKBUF_X1     Fall  0.9600 0.0450 0.0200             1.85792  5.65766  7.51558           4       100                    | 
|    i_64_203/p_1[0]                   Fall  0.9600 0.0000                                                                                       | 
|    i_64_203/i_234/A    INV_X1        Fall  0.9610 0.0010 0.0200    0.0010            1.54936                                                   | 
|    i_64_203/i_234/ZN   INV_X1        Rise  0.9840 0.0230 0.0130             0.489011 3.32411  3.81312           2       100                    | 
|    i_64_203/i_233/A4   NAND4_X1      Rise  0.9840 0.0000 0.0130                      1.65991                                                   | 
|    i_64_203/i_233/ZN   NAND4_X1      Fall  1.0440 0.0600 0.0410             2.48655  6.7429   9.22945           4       100                    | 
|    i_64_203/i_232/A    INV_X1        Fall  1.0440 0.0000 0.0410                      1.54936                                                   | 
|    i_64_203/i_232/ZN   INV_X1        Rise  1.0910 0.0470 0.0270             2.71522  6.33776  9.05298           4       100                    | 
|    i_64_203/i_213/A1   NAND4_X1      Rise  1.0930 0.0020 0.0270    0.0020            1.52136                                                   | 
|    i_64_203/i_213/ZN   NAND4_X1      Fall  1.1350 0.0420 0.0270             1.43368  3.37708  4.81076           2       100                    | 
|    i_64_203/i_122/A    INV_X1        Fall  1.1350 0.0000 0.0270                      1.54936                                                   | 
|    i_64_203/i_122/ZN   INV_X1        Rise  1.1680 0.0330 0.0190             1.57395  4.74748  6.32143           3       100                    | 
|    i_64_203/i_211/A1   NAND4_X1      Rise  1.1680 0.0000 0.0190                      1.52136                                                   | 
|    i_64_203/i_211/ZN   NAND4_X1      Fall  1.2040 0.0360 0.0240             0.858776 3.37708  4.23586           2       100                    | 
|    i_64_203/i_119/A    INV_X1        Fall  1.2040 0.0000 0.0240                      1.54936                                                   | 
|    i_64_203/i_119/ZN   INV_X1        Rise  1.2340 0.0300 0.0170             0.966585 4.74748  5.71406           3       100                    | 
|    i_64_203/i_209/A1   NAND4_X1      Rise  1.2340 0.0000 0.0170                      1.52136                                                   | 
|    i_64_203/i_209/ZN   NAND4_X1      Fall  1.2710 0.0370 0.0260             1.32343  3.37708  4.70051           2       100                    | 
|    i_64_203/i_208/A    INV_X1        Fall  1.2710 0.0000 0.0260                      1.54936                                                   | 
|    i_64_203/i_208/ZN   INV_X1        Rise  1.3020 0.0310 0.0180             1.02647  4.74748  5.77395           3       100                    | 
|    i_64_203/i_207/A1   NAND4_X1      Rise  1.3020 0.0000 0.0180                      1.52136                                                   | 
|    i_64_203/i_207/ZN   NAND4_X1      Fall  1.3390 0.0370 0.0250             1.17512  3.37708  4.5522            2       100                    | 
|    i_64_203/i_206/A    INV_X1        Fall  1.3390 0.0000 0.0250                      1.54936                                                   | 
|    i_64_203/i_206/ZN   INV_X1        Rise  1.3750 0.0360 0.0220             3.0904   4.74748  7.83788           3       100                    | 
|    i_64_203/i_205/A1   NAND4_X1      Rise  1.3750 0.0000 0.0220                      1.52136                                                   | 
|    i_64_203/i_205/ZN   NAND4_X1      Fall  1.4110 0.0360 0.0230             0.369809 3.37708  3.74689           2       100                    | 
|    i_64_203/i_204/A    INV_X1        Fall  1.4110 0.0000 0.0230                      1.54936                                                   | 
|    i_64_203/i_204/ZN   INV_X1        Rise  1.4410 0.0300 0.0170             0.987024 4.74748  5.7345            3       100                    | 
|    i_64_203/i_203/A1   NAND4_X1      Rise  1.4410 0.0000 0.0170                      1.52136                                                   | 
|    i_64_203/i_203/ZN   NAND4_X1      Fall  1.4750 0.0340 0.0230             0.39309  3.37708  3.77017           2       100                    | 
|    i_64_203/i_202/A    INV_X1        Fall  1.4750 0.0000 0.0230                      1.54936                                                   | 
|    i_64_203/i_202/ZN   INV_X1        Rise  1.5070 0.0320 0.0190             1.85765  4.74748  6.60513           3       100                    | 
|    i_64_203/i_142/A1   NAND2_X1      Rise  1.5070 0.0000 0.0190                      1.59903                                                   | 
|    i_64_203/i_142/ZN   NAND2_X1      Fall  1.5360 0.0290 0.0170             0.903935 6.7429   7.64683           4       100                    | 
|    i_64_203/i_70/A1    NOR2_X1       Fall  1.5360 0.0000 0.0170                      1.41309                                                   | 
|    i_64_203/i_70/ZN    NOR2_X1       Rise  1.5730 0.0370 0.0250             0.390573 3.32658  3.71715           2       100                    | 
|    i_64_203/i_69/A     INV_X1        Rise  1.5730 0.0000 0.0250                      1.70023                                                   | 
|    i_64_203/i_69/ZN    INV_X1        Fall  1.5870 0.0140 0.0090             0.481298 3.3282   3.8095            2       100                    | 
|    i_64_203/i_68/A2    NOR2_X1       Fall  1.5870 0.0000 0.0090                      1.56385                                                   | 
|    i_64_203/i_68/ZN    NOR2_X1       Rise  1.6260 0.0390 0.0260             0.492454 3.32658  3.81904           2       100                    | 
|    i_64_203/i_67/A     INV_X1        Rise  1.6260 0.0000 0.0260                      1.70023                                                   | 
|    i_64_203/i_67/ZN    INV_X1        Fall  1.6410 0.0150 0.0100             0.629457 3.3282   3.95766           2       100                    | 
|    i_64_203/i_66/A2    NOR2_X1       Fall  1.6410 0.0000 0.0100                      1.56385                                                   | 
|    i_64_203/i_66/ZN    NOR2_X1       Rise  1.6800 0.0390 0.0260             0.468987 3.32658  3.79557           2       100                    | 
|    i_64_203/i_65/A     INV_X1        Rise  1.6800 0.0000 0.0260                      1.70023                                                   | 
|    i_64_203/i_65/ZN    INV_X1        Fall  1.6940 0.0140 0.0100             0.335443 3.3282   3.66364           2       100                    | 
|    i_64_203/i_64/A2    NOR2_X1       Fall  1.6940 0.0000 0.0100                      1.56385                                                   | 
|    i_64_203/i_64/ZN    NOR2_X1       Rise  1.7340 0.0400 0.0260             0.568077 3.32658  3.89466           2       100                    | 
|    i_64_203/i_61/A     AOI21_X1      Rise  1.7340 0.0000 0.0260                      1.62635                                                   | 
|    i_64_203/i_61/ZN    AOI21_X1      Fall  1.7510 0.0170 0.0110             0.373118 1.59903  1.97215           1       100                    | 
|    i_64_203/p_0[38]                  Fall  1.7510 0.0000                                                                                       | 
|    i_64_1_94/A1        NAND2_X1      Fall  1.7510 0.0000 0.0110                      1.5292                                                    | 
|    i_64_1_94/ZN        NAND2_X1      Rise  1.7670 0.0160 0.0300             0.227818 1.67072  1.89853           1       100                    | 
|    i_64_1_93/A         OAI21_X1      Rise  1.7670 0.0000 0.0300                      1.67072                                                   | 
|    i_64_1_93/ZN        OAI21_X1      Fall  1.7900 0.0230 0.0300             0.453805 1.14029  1.5941            1       100                    | 
|    c_reg[38]/D         DFF_X1        Fall  1.7900 0.0000 0.0300                      1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[38]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.30215  1.24879  2.55093           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3     Rise  0.1500 0.1500 0.0460 2.53404  22.3115  24.8456           4       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1510 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.1810 0.0300 0.0060 0.973808 1.24879  2.2226            1       100      FA   K        | 
|    CTS_L3_c_tid1_211/A CLKBUF_X3     Rise  0.1810 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_211/Z CLKBUF_X3     Rise  0.2780 0.0970 0.1070 76.2469  54.8122  131.059           64      100      F    K        | 
|    c_reg[38]/CK        DFF_X1        Rise  0.3280 0.0500 0.1070          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.3280 2.3280 | 
| library setup check                      | -0.0310 2.2970 | 
| data required time                       |  2.2970        | 
|                                          |                | 
| data required time                       |  2.2970        | 
| data arrival time                        | -1.7900        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.5100        | 
-------------------------------------------------------------


 Timing Path to c_reg[43]/D 
  
 Path Start Point : SC_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[43] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.7070             1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A      CLKBUF_X3     Rise  0.0000 0.0000 0.7070                      1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z      CLKBUF_X3     Rise  0.1530 0.1530 0.0460             2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_SC_reg/CK       CLKGATETST_X8 Rise  0.1540 0.0010 0.0460                      7.95918                                     FA            | 
|    clk_gate_SC_reg/GCK      CLKGATETST_X8 Rise  0.1860 0.0320 0.0070             5.25557  1.42116  6.67673           1       100      FA   K        | 
|    CTS_L3_c_tid1_111/A      CLKBUF_X3     Rise  0.1860 0.0000 0.0070                      1.42116                                     F             | 
|    CTS_L3_c_tid1_111/Z      CLKBUF_X3     Rise  0.2720 0.0860 0.0740             46.9985  36.0868  83.0854           38      100      F    K        | 
| Data Path:                                                                                                                                          | 
|    SC_reg[3]/CK             DFF_X1        Rise  0.2810 0.0090 0.0730                      0.949653                                    F             | 
|    SC_reg[3]/Q              DFF_X1        Fall  0.3870 0.1060 0.0120             0.887142 6.45601  7.34316           3       100      F             | 
|    i_64_1_380/A4            NOR4_X1       Fall  0.3870 0.0000 0.0120                      1.55423                                                   | 
|    i_64_1_380/ZN            NOR4_X1       Rise  0.5160 0.1290 0.0860             0.332134 5.95497  6.2871            1       100                    | 
|    i_64_1_409/A1            NAND2_X4      Rise  0.5160 0.0000 0.0860                      5.95497                                                   | 
|    i_64_1_409/ZN            NAND2_X4      Fall  0.6140 0.0980 0.0590             33.2831  76.6489  109.932           38      100                    | 
|    i_64_1_408/A             INV_X4        Fall  0.6240 0.0100 0.0600                      5.70005                                                   | 
|    i_64_1_408/ZN            INV_X4        Rise  0.7130 0.0890 0.0550             27.0731  61.0726  88.1457           36      100                    | 
|    i_64_1_377/A2            AND2_X4       Rise  0.7220 0.0090 0.0560                      3.5365                                                    | 
|    i_64_1_377/ZN            AND2_X4       Rise  0.8080 0.0860 0.0500             30.0106  50.8887  80.8993           32      100                    | 
|    i_64_1_315/C2            AOI222_X1     Rise  0.8130 0.0050 0.0500                      1.58671                                                   | 
|    i_64_1_315/ZN            AOI222_X1     Fall  0.8500 0.0370 0.0260             0.544308 1.70023  2.24454           1       100                    | 
|    i_64_1_314/A             INV_X1        Fall  0.8500 0.0000 0.0260                      1.54936                                                   | 
|    i_64_1_314/ZN            INV_X1        Rise  0.9000 0.0500 0.0340             3.06555  10.3261  13.3916           7       100                    | 
|    i_64_196/multiplicand[1]               Rise  0.9000 0.0000                                                                                       | 
|    i_64_196/i_142/A2        AND2_X1       Rise  0.9010 0.0010 0.0340                      0.97463                                                   | 
|    i_64_196/i_142/ZN        AND2_X1       Rise  0.9510 0.0500 0.0180             1.03228  5.14349  6.17577           3       100                    | 
|    i_64_196/i_137/A1        NOR3_X1       Rise  0.9510 0.0000 0.0180                      1.76357                                                   | 
|    i_64_196/i_137/ZN        NOR3_X1       Fall  0.9660 0.0150 0.0090             0.455114 3.31772  3.77283           2       100                    | 
|    i_64_196/i_134/A         OAI21_X1      Fall  0.9660 0.0000 0.0090                      1.51857                                                   | 
|    i_64_196/i_134/ZN        OAI21_X1      Rise  0.9870 0.0210 0.0200             0.51858  1.63022  2.1488            1       100                    | 
|    i_64_196/i_129/A         OAI221_X1     Rise  0.9870 0.0000 0.0200                      1.63022                                                   | 
|    i_64_196/i_129/ZN        OAI221_X1     Fall  1.0220 0.0350 0.0180             0.386618 1.62635  2.01297           1       100                    | 
|    i_64_196/i_128/A         AOI21_X1      Fall  1.0220 0.0000 0.0180                      1.53534                                                   | 
|    i_64_196/i_128/ZN        AOI21_X1      Rise  1.0960 0.0740 0.0500             2.11497  5.58056  7.69554           3       100                    | 
|    i_64_196/i_19/A2         OAI22_X1      Rise  1.0960 0.0000 0.0500                      1.58424                                                   | 
|    i_64_196/i_19/ZN         OAI22_X1      Fall  1.1360 0.0400 0.0230             1.32622  3.80465  5.13087           2       100                    | 
|    i_64_196/i_18/B2         OAI21_X1      Fall  1.1360 0.0000 0.0230                      1.55833                                                   | 
|    i_64_196/i_18/ZN         OAI21_X1      Rise  1.1750 0.0390 0.0210             0.443366 1.70023  2.1436            1       100                    | 
|    i_64_196/i_17/A          INV_X1        Rise  1.1750 0.0000 0.0210                      1.70023                                                   | 
|    i_64_196/i_17/ZN         INV_X1        Fall  1.1910 0.0160 0.0100             1.22413  3.80465  5.02878           2       100                    | 
|    i_64_196/i_16/B2         OAI21_X1      Fall  1.1910 0.0000 0.0100                      1.55833                                                   | 
|    i_64_196/i_16/ZN         OAI21_X1      Rise  1.2290 0.0380 0.0240             0.462487 2.41145  2.87394           1       100                    | 
|    i_64_196/i_15/B          XOR2_X1       Rise  1.2290 0.0000 0.0240                      2.36355                                                   | 
|    i_64_196/i_15/Z          XOR2_X1       Fall  1.2480 0.0190 0.0120             0.336733 1.57913  1.91586           1       100                    | 
|    i_64_196/p_0[7]                        Fall  1.2480 0.0000                                                                                       | 
|    i_64_1_257/B1            AOI222_X1     Fall  1.2480 0.0000 0.0120                      1.47422                                                   | 
|    i_64_1_257/ZN            AOI222_X1     Rise  1.3670 0.1190 0.0860             2.02041  5.01363  7.03404           3       100                    | 
|    i_64_1_256/A             INV_X1        Rise  1.3670 0.0000 0.0860                      1.70023                                                   | 
|    i_64_1_256/ZN            INV_X1        Fall  1.3880 0.0210 0.0220             1.03281  4.28524  5.31805           3       100                    | 
|    i_64_203/p_1[38]                       Fall  1.3880 0.0000                                                                                       | 
|    i_64_203/i_128/A3        OR4_X1        Fall  1.3880 0.0000 0.0220                      0.852155                                                  | 
|    i_64_203/i_128/ZN        OR4_X1        Fall  1.5050 0.1170 0.0180             0.196933 1.70023  1.89716           1       100                    | 
|    i_64_203/i_253/A         INV_X1        Fall  1.5050 0.0000 0.0180                      1.54936                                                   | 
|    i_64_203/i_253/ZN        INV_X1        Rise  1.5290 0.0240 0.0140             1.21688  3.31983  4.53671           2       100                    | 
|    i_64_203/i_173/A4        NAND4_X1      Rise  1.5290 0.0000 0.0140                      1.65991                                                   | 
|    i_64_203/i_173/ZN        NAND4_X1      Fall  1.6030 0.0740 0.0520             6.12654  6.67977  12.8063           4       100                    | 
|    i_64_203/i_76/A2         NOR2_X1       Fall  1.6040 0.0010 0.0520                      1.56385                                                   | 
|    i_64_203/i_76/ZN         NOR2_X1       Rise  1.6770 0.0730 0.0420             3.79757  3.32658  7.12415           2       100                    | 
|    i_64_203/i_75/A          INV_X1        Rise  1.6820 0.0050 0.0420    0.0050            1.70023                                                   | 
|    i_64_203/i_75/ZN         INV_X1        Fall  1.6930 0.0110 0.0110             0.274238 1.67685  1.95109           1       100                    | 
|    i_64_203/i_74/B2         AOI21_X1      Fall  1.6930 0.0000 0.0110                      1.40993                                                   | 
|    i_64_203/i_74/ZN         AOI21_X1      Rise  1.7280 0.0350 0.0240             0.67612  1.59903  2.27515           1       100                    | 
|    i_64_203/p_0[43]                       Rise  1.7280 0.0000                                                                                       | 
|    i_64_1_104/A1            NAND2_X1      Rise  1.7280 0.0000 0.0240                      1.59903                                                   | 
|    i_64_1_104/ZN            NAND2_X1      Fall  1.7450 0.0170 0.0220             0.285319 1.67072  1.95604           1       100                    | 
|    i_64_1_103/A             OAI21_X1      Fall  1.7450 0.0000 0.0220                      1.51857                                                   | 
|    i_64_1_103/ZN            OAI21_X1      Rise  1.7750 0.0300 0.0380             1.87154  1.14029  3.01183           1       100                    | 
|    c_reg[43]/D              DFF_X1        Rise  1.7750 0.0000 0.0380                      1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[43]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.30215  1.24879  2.55093           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3     Rise  0.1500 0.1500 0.0460 2.53404  22.3115  24.8456           4       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1510 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.1810 0.0300 0.0060 0.973808 1.24879  2.2226            1       100      FA   K        | 
|    CTS_L3_c_tid1_211/A CLKBUF_X3     Rise  0.1810 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_211/Z CLKBUF_X3     Rise  0.2780 0.0970 0.1070 76.2469  54.8122  131.059           64      100      F    K        | 
|    c_reg[43]/CK        DFF_X1        Rise  0.3210 0.0430 0.1070          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.3210 2.3210 | 
| library setup check                      | -0.0390 2.2820 | 
| data required time                       |  2.2820        | 
|                                          |                | 
| data required time                       |  2.2820        | 
| data arrival time                        | -1.7750        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.5100        | 
-------------------------------------------------------------


 Timing Path to c_reg[35]/D 
  
 Path Start Point : SC_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[35] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070             1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3     Rise  0.0000 0.0000 0.7070                      1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3     Rise  0.1530 0.1530 0.0460             2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_SC_reg/CK  CLKGATETST_X8 Rise  0.1540 0.0010 0.0460                      7.95918                                     FA            | 
|    clk_gate_SC_reg/GCK CLKGATETST_X8 Rise  0.1860 0.0320 0.0070             5.25557  1.42116  6.67673           1       100      FA   K        | 
|    CTS_L3_c_tid1_111/A CLKBUF_X3     Rise  0.1860 0.0000 0.0070                      1.42116                                     F             | 
|    CTS_L3_c_tid1_111/Z CLKBUF_X3     Rise  0.2720 0.0860 0.0740             46.9985  36.0868  83.0854           38      100      F    K        | 
| Data Path:                                                                                                                                     | 
|    SC_reg[3]/CK        DFF_X1        Rise  0.2810 0.0090 0.0730                      0.949653                                    F             | 
|    SC_reg[3]/Q         DFF_X1        Fall  0.3870 0.1060 0.0120             0.887142 6.45601  7.34316           3       100      F             | 
|    i_64_1_380/A4       NOR4_X1       Fall  0.3870 0.0000 0.0120                      1.55423                                                   | 
|    i_64_1_380/ZN       NOR4_X1       Rise  0.5160 0.1290 0.0860             0.332134 5.95497  6.2871            1       100                    | 
|    i_64_1_409/A1       NAND2_X4      Rise  0.5160 0.0000 0.0860                      5.95497                                                   | 
|    i_64_1_409/ZN       NAND2_X4      Fall  0.6140 0.0980 0.0590             33.2831  76.6489  109.932           38      100                    | 
|    i_64_1_408/A        INV_X4        Fall  0.6240 0.0100 0.0600                      5.70005                                                   | 
|    i_64_1_408/ZN       INV_X4        Rise  0.7130 0.0890 0.0550             27.0731  61.0726  88.1457           36      100                    | 
|    i_64_1_407/A1       NAND2_X2      Rise  0.7160 0.0030 0.0550                      3.0531                                                    | 
|    i_64_1_407/ZN       NAND2_X2      Fall  0.8200 0.1040 0.0700             23.1009  50.0803  73.1812           31      100                    | 
|    i_64_1_198/A2       NOR2_X1       Fall  0.8300 0.0100 0.0710                      1.56385                                                   | 
|    i_64_1_198/ZN       NOR2_X1       Rise  0.8790 0.0490 0.0230             0.260646 1.71447  1.97512           1       100                    | 
|    i_64_1_196/A1       NOR2_X1       Rise  0.8790 0.0000 0.0230                      1.71447                                                   | 
|    i_64_1_196/ZN       NOR2_X1       Fall  0.8880 0.0090 0.0090             0.390038 0.77983  1.16987           1       100                    | 
|    CLOCK_slh__c396/A   CLKBUF_X1     Fall  0.8880 0.0000 0.0090                      0.699202                                                  | 
|    CLOCK_slh__c396/Z   CLKBUF_X1     Fall  0.9150 0.0270 0.0060             0.157752 0.77983  0.937582          1       100                    | 
|    CLOCK_slh__c397/A   CLKBUF_X1     Fall  0.9150 0.0000 0.0060                      0.699202                                                  | 
|    CLOCK_slh__c397/Z   CLKBUF_X1     Fall  0.9600 0.0450 0.0200             1.85792  5.65766  7.51558           4       100                    | 
|    i_64_203/p_1[0]                   Fall  0.9600 0.0000                                                                                       | 
|    i_64_203/i_234/A    INV_X1        Fall  0.9610 0.0010 0.0200    0.0010            1.54936                                                   | 
|    i_64_203/i_234/ZN   INV_X1        Rise  0.9840 0.0230 0.0130             0.489011 3.32411  3.81312           2       100                    | 
|    i_64_203/i_233/A4   NAND4_X1      Rise  0.9840 0.0000 0.0130                      1.65991                                                   | 
|    i_64_203/i_233/ZN   NAND4_X1      Fall  1.0440 0.0600 0.0410             2.48655  6.7429   9.22945           4       100                    | 
|    i_64_203/i_232/A    INV_X1        Fall  1.0440 0.0000 0.0410                      1.54936                                                   | 
|    i_64_203/i_232/ZN   INV_X1        Rise  1.0910 0.0470 0.0270             2.71522  6.33776  9.05298           4       100                    | 
|    i_64_203/i_213/A1   NAND4_X1      Rise  1.0930 0.0020 0.0270    0.0020            1.52136                                                   | 
|    i_64_203/i_213/ZN   NAND4_X1      Fall  1.1350 0.0420 0.0270             1.43368  3.37708  4.81076           2       100                    | 
|    i_64_203/i_122/A    INV_X1        Fall  1.1350 0.0000 0.0270                      1.54936                                                   | 
|    i_64_203/i_122/ZN   INV_X1        Rise  1.1680 0.0330 0.0190             1.57395  4.74748  6.32143           3       100                    | 
|    i_64_203/i_211/A1   NAND4_X1      Rise  1.1680 0.0000 0.0190                      1.52136                                                   | 
|    i_64_203/i_211/ZN   NAND4_X1      Fall  1.2040 0.0360 0.0240             0.858776 3.37708  4.23586           2       100                    | 
|    i_64_203/i_119/A    INV_X1        Fall  1.2040 0.0000 0.0240                      1.54936                                                   | 
|    i_64_203/i_119/ZN   INV_X1        Rise  1.2340 0.0300 0.0170             0.966585 4.74748  5.71406           3       100                    | 
|    i_64_203/i_209/A1   NAND4_X1      Rise  1.2340 0.0000 0.0170                      1.52136                                                   | 
|    i_64_203/i_209/ZN   NAND4_X1      Fall  1.2710 0.0370 0.0260             1.32343  3.37708  4.70051           2       100                    | 
|    i_64_203/i_208/A    INV_X1        Fall  1.2710 0.0000 0.0260                      1.54936                                                   | 
|    i_64_203/i_208/ZN   INV_X1        Rise  1.3020 0.0310 0.0180             1.02647  4.74748  5.77395           3       100                    | 
|    i_64_203/i_207/A1   NAND4_X1      Rise  1.3020 0.0000 0.0180                      1.52136                                                   | 
|    i_64_203/i_207/ZN   NAND4_X1      Fall  1.3390 0.0370 0.0250             1.17512  3.37708  4.5522            2       100                    | 
|    i_64_203/i_206/A    INV_X1        Fall  1.3390 0.0000 0.0250                      1.54936                                                   | 
|    i_64_203/i_206/ZN   INV_X1        Rise  1.3750 0.0360 0.0220             3.0904   4.74748  7.83788           3       100                    | 
|    i_64_203/i_205/A1   NAND4_X1      Rise  1.3750 0.0000 0.0220                      1.52136                                                   | 
|    i_64_203/i_205/ZN   NAND4_X1      Fall  1.4110 0.0360 0.0230             0.369809 3.37708  3.74689           2       100                    | 
|    i_64_203/i_204/A    INV_X1        Fall  1.4110 0.0000 0.0230                      1.54936                                                   | 
|    i_64_203/i_204/ZN   INV_X1        Rise  1.4410 0.0300 0.0170             0.987024 4.74748  5.7345            3       100                    | 
|    i_64_203/i_203/A1   NAND4_X1      Rise  1.4410 0.0000 0.0170                      1.52136                                                   | 
|    i_64_203/i_203/ZN   NAND4_X1      Fall  1.4750 0.0340 0.0230             0.39309  3.37708  3.77017           2       100                    | 
|    i_64_203/i_202/A    INV_X1        Fall  1.4750 0.0000 0.0230                      1.54936                                                   | 
|    i_64_203/i_202/ZN   INV_X1        Rise  1.5070 0.0320 0.0190             1.85765  4.74748  6.60513           3       100                    | 
|    i_64_203/i_142/A1   NAND2_X1      Rise  1.5070 0.0000 0.0190                      1.59903                                                   | 
|    i_64_203/i_142/ZN   NAND2_X1      Fall  1.5360 0.0290 0.0170             0.903935 6.7429   7.64683           4       100                    | 
|    i_64_203/i_58/A2    NOR2_X1       Fall  1.5360 0.0000 0.0170                      1.56385                                                   | 
|    i_64_203/i_58/ZN    NOR2_X1       Rise  1.5780 0.0420 0.0260             0.488796 3.32658  3.81538           2       100                    | 
|    i_64_203/i_57/A     INV_X1        Rise  1.5780 0.0000 0.0260                      1.70023                                                   | 
|    i_64_203/i_57/ZN    INV_X1        Fall  1.5930 0.0150 0.0100             0.951759 3.3282   4.27996           2       100                    | 
|    i_64_203/i_56/A2    NOR2_X1       Fall  1.5930 0.0000 0.0100                      1.56385                                                   | 
|    i_64_203/i_56/ZN    NOR2_X1       Rise  1.6320 0.0390 0.0260             0.434613 3.32658  3.7612            2       100                    | 
|    i_64_203/i_55/A     INV_X1        Rise  1.6320 0.0000 0.0260                      1.70023                                                   | 
|    i_64_203/i_55/ZN    INV_X1        Fall  1.6470 0.0150 0.0100             0.504605 3.3282   3.8328            2       100                    | 
|    i_64_203/i_54/A2    NOR2_X1       Fall  1.6470 0.0000 0.0100                      1.56385                                                   | 
|    i_64_203/i_54/ZN    NOR2_X1       Rise  1.6870 0.0400 0.0260             0.620014 3.32658  3.9466            2       100                    | 
|    i_64_203/i_53/A     INV_X1        Rise  1.6870 0.0000 0.0260                      1.70023                                                   | 
|    i_64_203/i_53/ZN    INV_X1        Fall  1.6980 0.0110 0.0080             0.434218 1.67685  2.11107           1       100                    | 
|    i_64_203/i_52/B2    AOI21_X1      Fall  1.6980 0.0000 0.0080                      1.40993                                                   | 
|    i_64_203/i_52/ZN    AOI21_X1      Rise  1.7300 0.0320 0.0230             0.499883 1.59903  2.09892           1       100                    | 
|    i_64_203/p_0[35]                  Rise  1.7300 0.0000                                                                                       | 
|    i_64_1_88/A1        NAND2_X1      Rise  1.7300 0.0000 0.0230                      1.59903                                                   | 
|    i_64_1_88/ZN        NAND2_X1      Fall  1.7460 0.0160 0.0190             0.18838  1.67072  1.8591            1       100                    | 
|    i_64_1_87/A         OAI21_X1      Fall  1.7460 0.0000 0.0190                      1.51857                                                   | 
|    i_64_1_87/ZN        OAI21_X1      Rise  1.7710 0.0250 0.0210             0.347608 1.14029  1.4879            1       100                    | 
|    c_reg[35]/D         DFF_X1        Rise  1.7710 0.0000 0.0210                      1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[35]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.30215  1.24879  2.55093           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3     Rise  0.1500 0.1500 0.0460 2.53404  22.3115  24.8456           4       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1510 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.1810 0.0300 0.0060 0.973808 1.24879  2.2226            1       100      FA   K        | 
|    CTS_L3_c_tid1_211/A CLKBUF_X3     Rise  0.1810 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_211/Z CLKBUF_X3     Rise  0.2780 0.0970 0.1070 76.2469  54.8122  131.059           64      100      F    K        | 
|    c_reg[35]/CK        DFF_X1        Rise  0.3290 0.0510 0.1070          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.3290 2.3290 | 
| library setup check                      | -0.0360 2.2930 | 
| data required time                       |  2.2930        | 
|                                          |                | 
| data required time                       |  2.2930        | 
| data arrival time                        | -1.7710        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.5250        | 
-------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 419M, CVMEM - 1780M, PVMEM - 2637M)
