{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1349708222614 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1349708222614 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 08 16:57:02 2012 " "Processing started: Mon Oct 08 16:57:02 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1349708222614 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1349708222614 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FanOMat -c FanOMat " "Command: quartus_map --read_settings_files=on --write_settings_files=off FanOMat -c FanOMat" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1349708222615 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1349708222881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my dropbox/projects/git/workspace/fanomat/vhdl/pwm_gen.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /my dropbox/projects/git/workspace/fanomat/vhdl/pwm_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pwm_gen-struct " "Found design unit 1: pwm_gen-struct" {  } { { "../VHDL/pwm_gen.vhd" "" { Text "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/pwm_gen.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1349708223461 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 pwm_gen_rtl " "Found design unit 2: pwm_gen_rtl" {  } { { "../VHDL/pwm_gen.vhd" "" { Text "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/pwm_gen.vhd" 153 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1349708223461 ""} { "Info" "ISGN_ENTITY_NAME" "1 pwm_gen " "Found entity 1: pwm_gen" {  } { { "../VHDL/pwm_gen.vhd" "" { Text "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/pwm_gen.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1349708223461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1349708223461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my dropbox/projects/git/workspace/fanomat/vhdl/interface.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /my dropbox/projects/git/workspace/fanomat/vhdl/interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interface-bhv " "Found design unit 1: interface-bhv" {  } { { "../VHDL/interface.vhd" "" { Text "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/interface.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1349708223464 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 interface-rtl " "Found design unit 2: interface-rtl" {  } { { "../VHDL/interface.vhd" "" { Text "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/interface.vhd" 115 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1349708223464 ""} { "Info" "ISGN_ENTITY_NAME" "1 interface " "Found entity 1: interface" {  } { { "../VHDL/interface.vhd" "" { Text "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/interface.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1349708223464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1349708223464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my dropbox/projects/git/workspace/fanomat/vhdl/demux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my dropbox/projects/git/workspace/fanomat/vhdl/demux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux-bhv " "Found design unit 1: demux-bhv" {  } { { "../VHDL/demux.vhd" "" { Text "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/demux.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1349708223466 ""} { "Info" "ISGN_ENTITY_NAME" "1 demux " "Found entity 1: demux" {  } { { "../VHDL/demux.vhd" "" { Text "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/demux.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1349708223466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1349708223466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my dropbox/projects/git/workspace/fanomat/vhdl/counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my dropbox/projects/git/workspace/fanomat/vhdl/counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-bhv " "Found design unit 1: counter-bhv" {  } { { "../VHDL/counter.vhd" "" { Text "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/counter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1349708223468 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "../VHDL/counter.vhd" "" { Text "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1349708223468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1349708223468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my dropbox/projects/git/workspace/fanomat/vhdl/compare_block.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /my dropbox/projects/git/workspace/fanomat/vhdl/compare_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compare_block-bhv " "Found design unit 1: compare_block-bhv" {  } { { "../VHDL/compare_block.vhd" "" { Text "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/compare_block.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1349708223470 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 compare_block-rtl " "Found design unit 2: compare_block-rtl" {  } { { "../VHDL/compare_block.vhd" "" { Text "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/compare_block.vhd" 97 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1349708223470 ""} { "Info" "ISGN_ENTITY_NAME" "1 compare_block " "Found entity 1: compare_block" {  } { { "../VHDL/compare_block.vhd" "" { Text "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/compare_block.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1349708223470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1349708223470 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pwm_gen " "Elaborating entity \"pwm_gen\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1349708223501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "counter counter:pwm_counter A:bhv " "Elaborating entity \"counter\" using architecture \"A:bhv\" for hierarchy \"counter:pwm_counter\"" {  } { { "../VHDL/pwm_gen.vhd" "pwm_counter" { Text "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/pwm_gen.vhd" 93 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1349708223517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "interface interface:data_interface A:rtl " "Elaborating entity \"interface\" using architecture \"A:rtl\" for hierarchy \"interface:data_interface\"" {  } { { "../VHDL/pwm_gen.vhd" "data_interface" { Text "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/pwm_gen.vhd" 103 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1349708223524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "compare_block compare_block:\\pwm_compare_blocks:0:pwm_x A:rtl " "Elaborating entity \"compare_block\" using architecture \"A:rtl\" for hierarchy \"compare_block:\\pwm_compare_blocks:0:pwm_x\"" {  } { { "../VHDL/pwm_gen.vhd" "\\pwm_compare_blocks:0:pwm_x" { Text "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/pwm_gen.vhd" 117 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1349708223532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "demux demux:value_demux A:bhv " "Elaborating entity \"demux\" using architecture \"A:bhv\" for hierarchy \"demux:value_demux\"" {  } { { "../VHDL/pwm_gen.vhd" "value_demux" { Text "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/pwm_gen.vhd" 132 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1349708223542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "demux demux:signal_demux A:bhv " "Elaborating entity \"demux\" using architecture \"A:bhv\" for hierarchy \"demux:signal_demux\"" {  } { { "../VHDL/pwm_gen.vhd" "signal_demux" { Text "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/pwm_gen.vhd" 141 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1349708223550 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "139 " "Implemented 139 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1349708223983 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1349708223983 ""} { "Info" "ICUT_CUT_TM_LCELLS" "124 " "Implemented 124 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1349708223983 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1349708223983 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "336 " "Peak virtual memory: 336 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1349708224045 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 08 16:57:04 2012 " "Processing ended: Mon Oct 08 16:57:04 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1349708224045 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1349708224045 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1349708224045 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1349708224045 ""}
