Checkpoint: i = 0
Checkpoint: j = 0; Checkpoint: j = 1; Checkpoint: j = 2; Checkpoint: j = 3; Checkpoint: j = 4; Checkpoint: j = 5; Checkpoint: j = 6; Checkpoint: j = 7; Checkpoint: j = 8; Checkpoint: j = 9; Checkpoint: j = 10; Checkpoint: j = 11; Checkpoint: j = 12; Checkpoint: j = 13; Checkpoint: j = 14; Checkpoint: j = 15; Checkpoint: j = 16; Checkpoint: j = 17; Checkpoint: j = 18; Checkpoint: j = 19; Checkpoint: j = 20; Checkpoint: j = 21; Checkpoint: j = 22; Checkpoint: j = 23; Checkpoint: j = 24; Checkpoint: j = 25; Checkpoint: j = 26; Checkpoint: j = 27; Checkpoint: j = 28; Checkpoint: j = 29; Checkpoint: j = 30; Checkpoint: j = 31; Checkpoint: j = 32; Checkpoint: j = 33; Checkpoint: j = 34; Checkpoint: j = 35; Checkpoint: j = 36; Checkpoint: j = 37; Checkpoint: j = 38; Checkpoint: j = 39; Checkpoint: j = 40; Checkpoint: j = 41; Checkpoint: j = 42; Checkpoint: j = 43; Checkpoint: j = 44; Checkpoint: j = 45; Checkpoint: j = 46; Checkpoint: j = 47; Checkpoint: j = 48; Checkpoint: j = 49; Checkpoint: j = 50; Checkpoint: j = 51; Checkpoint: j = 52; Checkpoint: j = 53; Checkpoint: j = 54; Checkpoint: j = 55; Checkpoint: j = 56; Checkpoint: j = 57; Checkpoint: j = 58; Checkpoint: j = 59; Checkpoint: j = 60; Checkpoint: j = 61; Checkpoint: j = 62; Checkpoint: j = 63; 
Copying array b to b_prime
Checkpoint: i = 1
Checkpoint: j = 0; Checkpoint: j = 1; Checkpoint: j = 2; Checkpoint: j = 3; Checkpoint: j = 4; Checkpoint: j = 5; Checkpoint: j = 6; Checkpoint: j = 7; Checkpoint: j = 8; Checkpoint: j = 9; Checkpoint: j = 10; Checkpoint: j = 11; Checkpoint: j = 12; Checkpoint: j = 13; Checkpoint: j = 14; Checkpoint: j = 15; Checkpoint: j = 16; Checkpoint: j = 17; Checkpoint: j = 18; Checkpoint: j = 19; Checkpoint: j = 20; Checkpoint: j = 21; Checkpoint: j = 22; Checkpoint: j = 23; Checkpoint: j = 24; Checkpoint: j = 25; Checkpoint: j = 26; Checkpoint: j = 27; Checkpoint: j = 28; Checkpoint: j = 29; Checkpoint: j = 30; Checkpoint: j = 31; Checkpoint: j = 32; Checkpoint: j = 33; Checkpoint: j = 34; Checkpoint: j = 35; Checkpoint: j = 36; Checkpoint: j = 37; Checkpoint: j = 38; Checkpoint: j = 39; Checkpoint: j = 40; Checkpoint: j = 41; Checkpoint: j = 42; Checkpoint: j = 43; Checkpoint: j = 44; Checkpoint: j = 45; Checkpoint: j = 46; Checkpoint: j = 47; Checkpoint: j = 48; Checkpoint: j = 49; Checkpoint: j = 50; Checkpoint: j = 51; Checkpoint: j = 52; Checkpoint: j = 53; Checkpoint: j = 54; Checkpoint: j = 55; Checkpoint: j = 56; Checkpoint: j = 57; Checkpoint: j = 58; Checkpoint: j = 59; Checkpoint: j = 60; Checkpoint: j = 61; Checkpoint: j = 62; Checkpoint: j = 63; 
Checkpoint: i = 2
Checkpoint: j = 0; Checkpoint: j = 1; Checkpoint: j = 2; Checkpoint: j = 3; Checkpoint: j = 4; Checkpoint: j = 5; Checkpoint: j = 6; Checkpoint: j = 7; Checkpoint: j = 8; Checkpoint: j = 9; Checkpoint: j = 10; Checkpoint: j = 11; Checkpoint: j = 12; Checkpoint: j = 13; Checkpoint: j = 14; Checkpoint: j = 15; Checkpoint: j = 16; Checkpoint: j = 17; Checkpoint: j = 18; Checkpoint: j = 19; Checkpoint: j = 20; Checkpoint: j = 21; Checkpoint: j = 22; Checkpoint: j = 23; Checkpoint: j = 24; Checkpoint: j = 25; Checkpoint: j = 26; Checkpoint: j = 27; Checkpoint: j = 28; Checkpoint: j = 29; Checkpoint: j = 30; Checkpoint: j = 31; Checkpoint: j = 32; Checkpoint: j = 33; Checkpoint: j = 34; Checkpoint: j = 35; Checkpoint: j = 36; Checkpoint: j = 37; Checkpoint: j = 38; Checkpoint: j = 39; Checkpoint: j = 40; Checkpoint: j = 41; Checkpoint: j = 42; Checkpoint: j = 43; Checkpoint: j = 44; Checkpoint: j = 45; Checkpoint: j = 46; Checkpoint: j = 47; Checkpoint: j = 48; Checkpoint: j = 49; Checkpoint: j = 50; Checkpoint: j = 51; Checkpoint: j = 52; Checkpoint: j = 53; Checkpoint: j = 54; Checkpoint: j = 55; Checkpoint: j = 56; Checkpoint: j = 57; Checkpoint: j = 58; Checkpoint: j = 59; Checkpoint: j = 60; Checkpoint: j = 61; Checkpoint: j = 62; Checkpoint: j = 63; 
Checkpoint: i = 3
Checkpoint: j = 0; Checkpoint: j = 1; Checkpoint: j = 2; Checkpoint: j = 3; Checkpoint: j = 4; Checkpoint: j = 5; Checkpoint: j = 6; Checkpoint: j = 7; Checkpoint: j = 8; Checkpoint: j = 9; Checkpoint: j = 10; Checkpoint: j = 11; Checkpoint: j = 12; Checkpoint: j = 13; Checkpoint: j = 14; Checkpoint: j = 15; Checkpoint: j = 16; Checkpoint: j = 17; Checkpoint: j = 18; Checkpoint: j = 19; Checkpoint: j = 20; Checkpoint: j = 21; Checkpoint: j = 22; Checkpoint: j = 23; Checkpoint: j = 24; Checkpoint: j = 25; Checkpoint: j = 26; Checkpoint: j = 27; Checkpoint: j = 28; Checkpoint: j = 29; Checkpoint: j = 30; Checkpoint: j = 31; Checkpoint: j = 32; Checkpoint: j = 33; Checkpoint: j = 34; Checkpoint: j = 35; Checkpoint: j = 36; Checkpoint: j = 37; Checkpoint: j = 38; Checkpoint: j = 39; Checkpoint: j = 40; Checkpoint: j = 41; Checkpoint: j = 42; Checkpoint: j = 43; Checkpoint: j = 44; Checkpoint: j = 45; Checkpoint: j = 46; Checkpoint: j = 47; Checkpoint: j = 48; Checkpoint: j = 49; Checkpoint: j = 50; Checkpoint: j = 51; Checkpoint: j = 52; Checkpoint: j = 53; Checkpoint: j = 54; Checkpoint: j = 55; Checkpoint: j = 56; Checkpoint: j = 57; Checkpoint: j = 58; Checkpoint: j = 59; Checkpoint: j = 60; Checkpoint: j = 61; Checkpoint: j = 62; Checkpoint: j = 63; 
Checkpoint: i = 4
Checkpoint: j = 0; Checkpoint: j = 1; Checkpoint: j = 2; Checkpoint: j = 3; Checkpoint: j = 4; Checkpoint: j = 5; Checkpoint: j = 6; Checkpoint: j = 7; Checkpoint: j = 8; Checkpoint: j = 9; Checkpoint: j = 10; Checkpoint: j = 11; Checkpoint: j = 12; Checkpoint: j = 13; Checkpoint: j = 14; Checkpoint: j = 15; Checkpoint: j = 16; Checkpoint: j = 17; Checkpoint: j = 18; Checkpoint: j = 19; Checkpoint: j = 20; Checkpoint: j = 21; Checkpoint: j = 22; Checkpoint: j = 23; Checkpoint: j = 24; Checkpoint: j = 25; Checkpoint: j = 26; Checkpoint: j = 27; Checkpoint: j = 28; Checkpoint: j = 29; Checkpoint: j = 30; Checkpoint: j = 31; Checkpoint: j = 32; Checkpoint: j = 33; Checkpoint: j = 34; Checkpoint: j = 35; Checkpoint: j = 36; Checkpoint: j = 37; Checkpoint: j = 38; Checkpoint: j = 39; Checkpoint: j = 40; Checkpoint: j = 41; Checkpoint: j = 42; Checkpoint: j = 43; Checkpoint: j = 44; Checkpoint: j = 45; Checkpoint: j = 46; Checkpoint: j = 47; Checkpoint: j = 48; Checkpoint: j = 49; Checkpoint: j = 50; Checkpoint: j = 51; Checkpoint: j = 52; Checkpoint: j = 53; Checkpoint: j = 54; Checkpoint: j = 55; Checkpoint: j = 56; Checkpoint: j = 57; Checkpoint: j = 58; Checkpoint: j = 59; Checkpoint: j = 60; Checkpoint: j = 61; Checkpoint: j = 62; Checkpoint: j = 63; 
Checkpoint: i = 5
Checkpoint: j = 0; Checkpoint: j = 1; Checkpoint: j = 2; Checkpoint: j = 3; Checkpoint: j = 4; Checkpoint: j = 5; Checkpoint: j = 6; Checkpoint: j = 7; Checkpoint: j = 8; Checkpoint: j = 9; Checkpoint: j = 10; Checkpoint: j = 11; Checkpoint: j = 12; Checkpoint: j = 13; Checkpoint: j = 14; Checkpoint: j = 15; Checkpoint: j = 16; Checkpoint: j = 17; Checkpoint: j = 18; Checkpoint: j = 19; Checkpoint: j = 20; Checkpoint: j = 21; Checkpoint: j = 22; Checkpoint: j = 23; Checkpoint: j = 24; Checkpoint: j = 25; Checkpoint: j = 26; Checkpoint: j = 27; Checkpoint: j = 28; Checkpoint: j = 29; Checkpoint: j = 30; Checkpoint: j = 31; Checkpoint: j = 32; Checkpoint: j = 33; Checkpoint: j = 34; Checkpoint: j = 35; Checkpoint: j = 36; Checkpoint: j = 37; Checkpoint: j = 38; Checkpoint: j = 39; Checkpoint: j = 40; Checkpoint: j = 41; Checkpoint: j = 42; Checkpoint: j = 43; Checkpoint: j = 44; Checkpoint: j = 45; Checkpoint: j = 46; Checkpoint: j = 47; Checkpoint: j = 48; Checkpoint: j = 49; Checkpoint: j = 50; Checkpoint: j = 51; Checkpoint: j = 52; Checkpoint: j = 53; Checkpoint: j = 54; Checkpoint: j = 55; Checkpoint: j = 56; Checkpoint: j = 57; Checkpoint: j = 58; Checkpoint: j = 59; Checkpoint: j = 60; Checkpoint: j = 61; Checkpoint: j = 62; Checkpoint: j = 63; 
Checkpoint: i = 6
Checkpoint: j = 0; Checkpoint: j = 1; Checkpoint: j = 2; Checkpoint: j = 3; Checkpoint: j = 4; Checkpoint: j = 5; Checkpoint: j = 6; Checkpoint: j = 7; Checkpoint: j = 8; Checkpoint: j = 9; Checkpoint: j = 10; Checkpoint: j = 11; Checkpoint: j = 12; Checkpoint: j = 13; Checkpoint: j = 14; Checkpoint: j = 15; Checkpoint: j = 16; Checkpoint: j = 17; Checkpoint: j = 18; Checkpoint: j = 19; Checkpoint: j = 20; Checkpoint: j = 21; Checkpoint: j = 22; Checkpoint: j = 23; Checkpoint: j = 24; Checkpoint: j = 25; Checkpoint: j = 26; Checkpoint: j = 27; Checkpoint: j = 28; Checkpoint: j = 29; Checkpoint: j = 30; Checkpoint: j = 31; Checkpoint: j = 32; Checkpoint: j = 33; Checkpoint: j = 34; Checkpoint: j = 35; Checkpoint: j = 36; Checkpoint: j = 37; Checkpoint: j = 38; Checkpoint: j = 39; Checkpoint: j = 40; Checkpoint: j = 41; Checkpoint: j = 42; Checkpoint: j = 43; Checkpoint: j = 44; Checkpoint: j = 45; Checkpoint: j = 46; Checkpoint: j = 47; Checkpoint: j = 48; Checkpoint: j = 49; Checkpoint: j = 50; Checkpoint: j = 51; Checkpoint: j = 52; Checkpoint: j = 53; Checkpoint: j = 54; Checkpoint: j = 55; Checkpoint: j = 56; Checkpoint: j = 57; Checkpoint: j = 58; Checkpoint: j = 59; Checkpoint: j = 60; Checkpoint: j = 61; Checkpoint: j = 62; Checkpoint: j = 63; 
Checkpoint: i = 7
Checkpoint: j = 0; Checkpoint: j = 1; Checkpoint: j = 2; Checkpoint: j = 3; Checkpoint: j = 4; Checkpoint: j = 5; Checkpoint: j = 6; Checkpoint: j = 7; Checkpoint: j = 8; Checkpoint: j = 9; Checkpoint: j = 10; Checkpoint: j = 11; Checkpoint: j = 12; Checkpoint: j = 13; Checkpoint: j = 14; Checkpoint: j = 15; Checkpoint: j = 16; Checkpoint: j = 17; Checkpoint: j = 18; Checkpoint: j = 19; Checkpoint: j = 20; Checkpoint: j = 21; Checkpoint: j = 22; Checkpoint: j = 23; Checkpoint: j = 24; Checkpoint: j = 25; Checkpoint: j = 26; Checkpoint: j = 27; Checkpoint: j = 28; Checkpoint: j = 29; Checkpoint: j = 30; Checkpoint: j = 31; Checkpoint: j = 32; Checkpoint: j = 33; Checkpoint: j = 34; Checkpoint: j = 35; Checkpoint: j = 36; Checkpoint: j = 37; Checkpoint: j = 38; Checkpoint: j = 39; Checkpoint: j = 40; Checkpoint: j = 41; Checkpoint: j = 42; Checkpoint: j = 43; Checkpoint: j = 44; Checkpoint: j = 45; Checkpoint: j = 46; Checkpoint: j = 47; Checkpoint: j = 48; Checkpoint: j = 49; Checkpoint: j = 50; Checkpoint: j = 51; Checkpoint: j = 52; Checkpoint: j = 53; Checkpoint: j = 54; Checkpoint: j = 55; Checkpoint: j = 56; Checkpoint: j = 57; Checkpoint: j = 58; Checkpoint: j = 59; Checkpoint: j = 60; Checkpoint: j = 61; Checkpoint: j = 62; Checkpoint: j = 63; 
Checkpoint: i = 8
Checkpoint: j = 0; Checkpoint: j = 1; Checkpoint: j = 2; Checkpoint: j = 3; Checkpoint: j = 4; Checkpoint: j = 5; Checkpoint: j = 6; Checkpoint: j = 7; Checkpoint: j = 8; Checkpoint: j = 9; Checkpoint: j = 10; Checkpoint: j = 11; Checkpoint: j = 12; Checkpoint: j = 13; Checkpoint: j = 14; Checkpoint: j = 15; Checkpoint: j = 16; Checkpoint: j = 17; Checkpoint: j = 18; Checkpoint: j = 19; Checkpoint: j = 20; Checkpoint: j = 21; Checkpoint: j = 22; Checkpoint: j = 23; Checkpoint: j = 24; Checkpoint: j = 25; Checkpoint: j = 26; Checkpoint: j = 27; Checkpoint: j = 28; Checkpoint: j = 29; Checkpoint: j = 30; Checkpoint: j = 31; Checkpoint: j = 32; Checkpoint: j = 33; Checkpoint: j = 34; Checkpoint: j = 35; Checkpoint: j = 36; Checkpoint: j = 37; Checkpoint: j = 38; Checkpoint: j = 39; Checkpoint: j = 40; Checkpoint: j = 41; Checkpoint: j = 42; Checkpoint: j = 43; Checkpoint: j = 44; Checkpoint: j = 45; Checkpoint: j = 46; Checkpoint: j = 47; Checkpoint: j = 48; Checkpoint: j = 49; Checkpoint: j = 50; Checkpoint: j = 51; Checkpoint: j = 52; Checkpoint: j = 53; Checkpoint: j = 54; Checkpoint: j = 55; Checkpoint: j = 56; Checkpoint: j = 57; Checkpoint: j = 58; Checkpoint: j = 59; Checkpoint: j = 60; Checkpoint: j = 61; Checkpoint: j = 62; Checkpoint: j = 63; 
Checkpoint: i = 9
Checkpoint: j = 0; Checkpoint: j = 1; Checkpoint: j = 2; Checkpoint: j = 3; Checkpoint: j = 4; Checkpoint: j = 5; Checkpoint: j = 6; Checkpoint: j = 7; Checkpoint: j = 8; Checkpoint: j = 9; Checkpoint: j = 10; Checkpoint: j = 11; Checkpoint: j = 12; Checkpoint: j = 13; Checkpoint: j = 14; Checkpoint: j = 15; Checkpoint: j = 16; Checkpoint: j = 17; Checkpoint: j = 18; Checkpoint: j = 19; Checkpoint: j = 20; Checkpoint: j = 21; Checkpoint: j = 22; Checkpoint: j = 23; Checkpoint: j = 24; Checkpoint: j = 25; Checkpoint: j = 26; Checkpoint: j = 27; Checkpoint: j = 28; Checkpoint: j = 29; Checkpoint: j = 30; Checkpoint: j = 31; Checkpoint: j = 32; Checkpoint: j = 33; Checkpoint: j = 34; Checkpoint: j = 35; Checkpoint: j = 36; Checkpoint: j = 37; Checkpoint: j = 38; Checkpoint: j = 39; Checkpoint: j = 40; Checkpoint: j = 41; Checkpoint: j = 42; Checkpoint: j = 43; Checkpoint: j = 44; Checkpoint: j = 45; Checkpoint: j = 46; Checkpoint: j = 47; Checkpoint: j = 48; Checkpoint: j = 49; Checkpoint: j = 50; Checkpoint: j = 51; Checkpoint: j = 52; Checkpoint: j = 53; Checkpoint: j = 54; Checkpoint: j = 55; Checkpoint: j = 56; Checkpoint: j = 57; Checkpoint: j = 58; Checkpoint: j = 59; Checkpoint: j = 60; Checkpoint: j = 61; Checkpoint: j = 62; Checkpoint: j = 63; 
Test passed !
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_dct_top glbl -Oenable_linking_all_libraries -prj dct.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_20 -L floating_point_v7_1_14 --lib ieee_proposed=./ieee_proposed -s dct -debug wave 
Multi-threading is on. Using 14 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/sim/verilog/dct.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_dct_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/sim/verilog/AESL_axi_master_gmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/sim/verilog/dct_entry_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_entry_proc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/sim/verilog/dct_read_data_Pipeline_RD_Loop_Row.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_read_data_Pipeline_RD_Loop_Row
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/sim/verilog/dct_read_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_read_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/sim/verilog/dct_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/sim/verilog/dct_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/sim/verilog/dct_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/sim/verilog/dct_dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/sim/verilog/dct_dct_2d.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_dct_2d
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/sim/verilog/dct_write_data_Pipeline_WR_Loop_Row.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_write_data_Pipeline_WR_Loop_Row
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/sim/verilog/dct_write_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_write_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/sim/verilog/dct.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/sim/verilog/dct_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/sim/verilog/dct_gmem_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_gmem_m_axi
INFO: [VRFC 10-311] analyzing module dct_gmem_m_axi_load
INFO: [VRFC 10-311] analyzing module dct_gmem_m_axi_store
INFO: [VRFC 10-311] analyzing module dct_gmem_m_axi_flushManager
INFO: [VRFC 10-311] analyzing module dct_gmem_m_axi_read
INFO: [VRFC 10-311] analyzing module dct_gmem_m_axi_write
INFO: [VRFC 10-311] analyzing module dct_gmem_m_axi_throttle
INFO: [VRFC 10-311] analyzing module dct_gmem_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module dct_gmem_m_axi_fifo
INFO: [VRFC 10-311] analyzing module dct_gmem_m_axi_srl
INFO: [VRFC 10-311] analyzing module dct_gmem_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/sim/verilog/dct_mul_mul_16s_15s_29_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_mul_mul_16s_15s_29_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module dct_mul_mul_16s_15s_29_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/sim/verilog/dct_mac_muladd_16s_15s_13ns_29_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_mac_muladd_16s_15s_13ns_29_4_1_DSP48_1
INFO: [VRFC 10-311] analyzing module dct_mac_muladd_16s_15s_13ns_29_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/sim/verilog/dct_mac_muladd_16s_14ns_29s_29_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_mac_muladd_16s_14ns_29s_29_4_1_DSP48_2
INFO: [VRFC 10-311] analyzing module dct_mac_muladd_16s_14ns_29s_29_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/sim/verilog/dct_mac_muladd_16s_15s_29s_29_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_mac_muladd_16s_15s_29s_29_4_1_DSP48_3
INFO: [VRFC 10-311] analyzing module dct_mac_muladd_16s_15s_29s_29_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/sim/verilog/dct_mac_muladd_16s_15s_29ns_29_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_mac_muladd_16s_15s_29ns_29_4_1_DSP48_4
INFO: [VRFC 10-311] analyzing module dct_mac_muladd_16s_15s_29ns_29_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/sim/verilog/dct_mux_84_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_mux_84_16_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/sim/verilog/dct_dct_2d_dct_coeff_table_0_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_dct_2d_dct_coeff_table_0_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/sim/verilog/dct_dct_2d_dct_coeff_table_1_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_dct_2d_dct_coeff_table_1_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/sim/verilog/dct_dct_2d_dct_coeff_table_2_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_dct_2d_dct_coeff_table_2_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/sim/verilog/dct_dct_2d_dct_coeff_table_3_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_dct_2d_dct_coeff_table_3_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/sim/verilog/dct_dct_2d_dct_coeff_table_4_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_dct_2d_dct_coeff_table_4_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/sim/verilog/dct_dct_2d_dct_coeff_table_5_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_dct_2d_dct_coeff_table_5_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/sim/verilog/dct_dct_2d_dct_coeff_table_6_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_dct_2d_dct_coeff_table_6_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/sim/verilog/dct_dct_2d_dct_coeff_table_7_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_dct_2d_dct_coeff_table_7_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/sim/verilog/dct_dct_2d_row_outbuf_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_dct_2d_row_outbuf_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/sim/verilog/dct_dct_2d_col_inbuf_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_dct_2d_col_inbuf_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/sim/verilog/dct_buf_2d_in_0_RAM_AUTO_1R1W_memcore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_buf_2d_in_0_RAM_AUTO_1R1W_memcore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/sim/verilog/dct_buf_2d_in_0_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_buf_2d_in_0_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/sim/verilog/dct_buf_2d_out_RAM_AUTO_1R1W_memcore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_buf_2d_out_RAM_AUTO_1R1W_memcore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/sim/verilog/dct_buf_2d_out_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_buf_2d_out_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/sim/verilog/dct_fifo_w64_d4_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_fifo_w64_d4_S_shiftReg
INFO: [VRFC 10-311] analyzing module dct_fifo_w64_d4_S
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/sim/verilog/dct_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.dct_buf_2d_in_0_RAM_AUTO_1R1W_me...
Compiling module xil_defaultlib.dct_buf_2d_in_0_RAM_AUTO_1R1W(Ad...
Compiling module xil_defaultlib.dct_buf_2d_out_RAM_AUTO_1R1W_mem...
Compiling module xil_defaultlib.dct_buf_2d_out_RAM_AUTO_1R1W(Add...
Compiling module xil_defaultlib.dct_control_s_axi
Compiling module xil_defaultlib.dct_gmem_m_axi_srl(DATA_WIDTH=96...
Compiling module xil_defaultlib.dct_gmem_m_axi_fifo(DATA_WIDTH=9...
Compiling module xil_defaultlib.dct_gmem_m_axi_mem(MEM_STYLE="bl...
Compiling module xil_defaultlib.dct_gmem_m_axi_fifo(MEM_STYLE="b...
Compiling module xil_defaultlib.dct_gmem_m_axi_srl(DATA_WIDTH=1,...
Compiling module xil_defaultlib.dct_gmem_m_axi_fifo(DATA_WIDTH=1...
Compiling module xil_defaultlib.dct_gmem_m_axi_srl(DATA_WIDTH=1,...
Compiling module xil_defaultlib.dct_gmem_m_axi_fifo(DATA_WIDTH=1...
Compiling module xil_defaultlib.dct_gmem_m_axi_store(NUM_WRITE_O...
Compiling module xil_defaultlib.dct_gmem_m_axi_mem(MEM_STYLE="bl...
Compiling module xil_defaultlib.dct_gmem_m_axi_fifo(MEM_STYLE="b...
Compiling module xil_defaultlib.dct_gmem_m_axi_load(NUM_READ_OUT...
Compiling module xil_defaultlib.dct_gmem_m_axi_reg_slice(DATA_WI...
Compiling module xil_defaultlib.dct_gmem_m_axi_srl(DATA_WIDTH=8,...
Compiling module xil_defaultlib.dct_gmem_m_axi_fifo(DATA_WIDTH=8...
Compiling module xil_defaultlib.dct_gmem_m_axi_reg_slice(DATA_WI...
Compiling module xil_defaultlib.dct_gmem_m_axi_srl(DATA_WIDTH=72...
Compiling module xil_defaultlib.dct_gmem_m_axi_fifo(DATA_WIDTH=7...
Compiling module xil_defaultlib.dct_gmem_m_axi_srl(DATA_WIDTH=57...
Compiling module xil_defaultlib.dct_gmem_m_axi_fifo(DATA_WIDTH=5...
Compiling module xil_defaultlib.dct_gmem_m_axi_throttle(CONSERVA...
Compiling module xil_defaultlib.dct_gmem_m_axi_reg_slice(DATA_WI...
Compiling module xil_defaultlib.dct_gmem_m_axi_write(CONSERVATIV...
Compiling module xil_defaultlib.dct_gmem_m_axi_reg_slice(DATA_WI...
Compiling module xil_defaultlib.dct_gmem_m_axi_read(C_USER_VALUE...
Compiling module xil_defaultlib.dct_gmem_m_axi(CONSERVATIVE=1,NU...
Compiling module xil_defaultlib.dct_entry_proc
Compiling module xil_defaultlib.dct_flow_control_loop_pipe_seque...
Compiling module xil_defaultlib.dct_read_data_Pipeline_RD_Loop_R...
Compiling module xil_defaultlib.dct_read_data
Compiling module xil_defaultlib.dct_dct_2d_dct_coeff_table_0_ROM...
Compiling module xil_defaultlib.dct_dct_2d_dct_coeff_table_1_ROM...
Compiling module xil_defaultlib.dct_dct_2d_dct_coeff_table_2_ROM...
Compiling module xil_defaultlib.dct_dct_2d_dct_coeff_table_3_ROM...
Compiling module xil_defaultlib.dct_dct_2d_dct_coeff_table_4_ROM...
Compiling module xil_defaultlib.dct_dct_2d_dct_coeff_table_5_ROM...
Compiling module xil_defaultlib.dct_dct_2d_dct_coeff_table_6_ROM...
Compiling module xil_defaultlib.dct_dct_2d_dct_coeff_table_7_ROM...
Compiling module xil_defaultlib.dct_dct_2d_row_outbuf_RAM_AUTO_1...
Compiling module xil_defaultlib.dct_dct_2d_col_inbuf_RAM_AUTO_1R...
Compiling module xil_defaultlib.dct_mul_mul_16s_15s_29_4_1_DSP48...
Compiling module xil_defaultlib.dct_mul_mul_16s_15s_29_4_1(ID=1,...
Compiling module xil_defaultlib.dct_mac_muladd_16s_15s_13ns_29_4...
Compiling module xil_defaultlib.dct_mac_muladd_16s_15s_13ns_29_4...
Compiling module xil_defaultlib.dct_mac_muladd_16s_14ns_29s_29_4...
Compiling module xil_defaultlib.dct_mac_muladd_16s_14ns_29s_29_4...
Compiling module xil_defaultlib.dct_mac_muladd_16s_15s_29s_29_4_...
Compiling module xil_defaultlib.dct_mac_muladd_16s_15s_29s_29_4_...
Compiling module xil_defaultlib.dct_mac_muladd_16s_15s_29ns_29_4...
Compiling module xil_defaultlib.dct_mac_muladd_16s_15s_29ns_29_4...
Compiling module xil_defaultlib.dct_dct_2d_Pipeline_Row_DCT_Loop...
Compiling module xil_defaultlib.dct_dct_2d_Pipeline_Xpose_Row_Ou...
Compiling module xil_defaultlib.dct_mux_84_16_1_1(ID=1,din0_WIDT...
Compiling module xil_defaultlib.dct_dct_2d_Pipeline_Col_DCT_Loop...
Compiling module xil_defaultlib.dct_dct_2d_Pipeline_Xpose_Col_Ou...
Compiling module xil_defaultlib.dct_dct_2d
Compiling module xil_defaultlib.dct_write_data_Pipeline_WR_Loop_...
Compiling module xil_defaultlib.dct_write_data
Compiling module xil_defaultlib.dct_fifo_w64_d4_S_shiftReg
Compiling module xil_defaultlib.dct_fifo_w64_d4_S
Compiling module xil_defaultlib.dct
Compiling module xil_defaultlib.AESL_axi_master_gmem
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(OUT_CH...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_I...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_I...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_I...
Compiling module xil_defaultlib.AESL_deadlock_report_unit_defaul...
Compiling module xil_defaultlib.AESL_deadlock_detector_1
Compiling module xil_defaultlib.df_fifo_intf
Compiling module xil_defaultlib.df_process_intf
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=4)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_dct_top
Compiling module work.glbl
Built simulation snapshot dct

****** xsim v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source xsim.dir/dct/xsim_script.tcl
# xsim {dct} -view {{dct_dataflow_ana.wcfg}} -tclbatch {dct.tcl} -protoinst {dct.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file dct.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_dct_top/AESL_inst_dct//AESL_inst_dct_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_dct_top/AESL_inst_dct/dct_2d_U0/dct_2d_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_dct_top/AESL_inst_dct/dct_2d_U0/grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_747/grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_747_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_dct_top/AESL_inst_dct/dct_2d_U0/grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_696/grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_696_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_dct_top/AESL_inst_dct/dct_2d_U0/grp_dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_848/grp_dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_848_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_dct_top/AESL_inst_dct/dct_2d_U0/grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_734/grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_734_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_dct_top/AESL_inst_dct/entry_proc_U0/entry_proc_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_dct_top/AESL_inst_dct/read_data_U0/grp_read_data_Pipeline_RD_Loop_Row_fu_65/grp_read_data_Pipeline_RD_Loop_Row_fu_65_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_dct_top/AESL_inst_dct/read_data_U0/read_data_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_dct_top/AESL_inst_dct/write_data_U0/grp_write_data_Pipeline_WR_Loop_Row_fu_74/grp_write_data_Pipeline_WR_Loop_Row_fu_74_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_dct_top/AESL_inst_dct/write_data_U0/write_data_U0_activity
Time resolution is 1 ps
open_wave_config dct_dataflow_ana.wcfg
source dct.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set cinoutgroup [add_wave_group "C InOuts" -into $designtopgroup]
## set input_r__output_r_group [add_wave_group input_r__output_r(axi_master) -into $cinoutgroup]
## set rdata_group [add_wave_group "Read Channel" -into $input_r__output_r_group]
## set wdata_group [add_wave_group "Write Channel" -into $input_r__output_r_group]
## set ctrl_group [add_wave_group "Handshakes" -into $input_r__output_r_group]
## add_wave /apatb_dct_top/AESL_inst_dct/m_axi_gmem_BUSER -into $wdata_group -radix hex
## add_wave /apatb_dct_top/AESL_inst_dct/m_axi_gmem_BID -into $wdata_group -radix hex
## add_wave /apatb_dct_top/AESL_inst_dct/m_axi_gmem_BRESP -into $wdata_group -radix hex
## add_wave /apatb_dct_top/AESL_inst_dct/m_axi_gmem_BREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_dct_top/AESL_inst_dct/m_axi_gmem_BVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_dct_top/AESL_inst_dct/m_axi_gmem_RRESP -into $rdata_group -radix hex
## add_wave /apatb_dct_top/AESL_inst_dct/m_axi_gmem_RUSER -into $rdata_group -radix hex
## add_wave /apatb_dct_top/AESL_inst_dct/m_axi_gmem_RID -into $rdata_group -radix hex
## add_wave /apatb_dct_top/AESL_inst_dct/m_axi_gmem_RLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_dct_top/AESL_inst_dct/m_axi_gmem_RDATA -into $rdata_group -radix hex
## add_wave /apatb_dct_top/AESL_inst_dct/m_axi_gmem_RREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_dct_top/AESL_inst_dct/m_axi_gmem_RVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_dct_top/AESL_inst_dct/m_axi_gmem_ARUSER -into $rdata_group -radix hex
## add_wave /apatb_dct_top/AESL_inst_dct/m_axi_gmem_ARREGION -into $rdata_group -radix hex
## add_wave /apatb_dct_top/AESL_inst_dct/m_axi_gmem_ARQOS -into $rdata_group -radix hex
## add_wave /apatb_dct_top/AESL_inst_dct/m_axi_gmem_ARPROT -into $rdata_group -radix hex
## add_wave /apatb_dct_top/AESL_inst_dct/m_axi_gmem_ARCACHE -into $rdata_group -radix hex
## add_wave /apatb_dct_top/AESL_inst_dct/m_axi_gmem_ARLOCK -into $rdata_group -radix hex
## add_wave /apatb_dct_top/AESL_inst_dct/m_axi_gmem_ARBURST -into $rdata_group -radix hex
## add_wave /apatb_dct_top/AESL_inst_dct/m_axi_gmem_ARSIZE -into $rdata_group -radix hex
## add_wave /apatb_dct_top/AESL_inst_dct/m_axi_gmem_ARLEN -into $rdata_group -radix hex
## add_wave /apatb_dct_top/AESL_inst_dct/m_axi_gmem_ARID -into $rdata_group -radix hex
## add_wave /apatb_dct_top/AESL_inst_dct/m_axi_gmem_ARADDR -into $rdata_group -radix hex
## add_wave /apatb_dct_top/AESL_inst_dct/m_axi_gmem_ARREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_dct_top/AESL_inst_dct/m_axi_gmem_ARVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_dct_top/AESL_inst_dct/m_axi_gmem_WUSER -into $wdata_group -radix hex
## add_wave /apatb_dct_top/AESL_inst_dct/m_axi_gmem_WID -into $wdata_group -radix hex
## add_wave /apatb_dct_top/AESL_inst_dct/m_axi_gmem_WLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_dct_top/AESL_inst_dct/m_axi_gmem_WSTRB -into $wdata_group -radix hex
## add_wave /apatb_dct_top/AESL_inst_dct/m_axi_gmem_WDATA -into $wdata_group -radix hex
## add_wave /apatb_dct_top/AESL_inst_dct/m_axi_gmem_WREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_dct_top/AESL_inst_dct/m_axi_gmem_WVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_dct_top/AESL_inst_dct/m_axi_gmem_AWUSER -into $wdata_group -radix hex
## add_wave /apatb_dct_top/AESL_inst_dct/m_axi_gmem_AWREGION -into $wdata_group -radix hex
## add_wave /apatb_dct_top/AESL_inst_dct/m_axi_gmem_AWQOS -into $wdata_group -radix hex
## add_wave /apatb_dct_top/AESL_inst_dct/m_axi_gmem_AWPROT -into $wdata_group -radix hex
## add_wave /apatb_dct_top/AESL_inst_dct/m_axi_gmem_AWCACHE -into $wdata_group -radix hex
## add_wave /apatb_dct_top/AESL_inst_dct/m_axi_gmem_AWLOCK -into $wdata_group -radix hex
## add_wave /apatb_dct_top/AESL_inst_dct/m_axi_gmem_AWBURST -into $wdata_group -radix hex
## add_wave /apatb_dct_top/AESL_inst_dct/m_axi_gmem_AWSIZE -into $wdata_group -radix hex
## add_wave /apatb_dct_top/AESL_inst_dct/m_axi_gmem_AWLEN -into $wdata_group -radix hex
## add_wave /apatb_dct_top/AESL_inst_dct/m_axi_gmem_AWID -into $wdata_group -radix hex
## add_wave /apatb_dct_top/AESL_inst_dct/m_axi_gmem_AWADDR -into $wdata_group -radix hex
## add_wave /apatb_dct_top/AESL_inst_dct/m_axi_gmem_AWREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_dct_top/AESL_inst_dct/m_axi_gmem_AWVALID -into $ctrl_group -color #ffff00 -radix hex
## set input_r__output_r__return_group [add_wave_group input_r__output_r__return(axi_slave) -into $cinoutgroup]
## add_wave /apatb_dct_top/AESL_inst_dct/interrupt -into $input_r__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_dct_top/AESL_inst_dct/s_axi_control_BRESP -into $input_r__output_r__return_group -radix hex
## add_wave /apatb_dct_top/AESL_inst_dct/s_axi_control_BREADY -into $input_r__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_dct_top/AESL_inst_dct/s_axi_control_BVALID -into $input_r__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_dct_top/AESL_inst_dct/s_axi_control_RRESP -into $input_r__output_r__return_group -radix hex
## add_wave /apatb_dct_top/AESL_inst_dct/s_axi_control_RDATA -into $input_r__output_r__return_group -radix hex
## add_wave /apatb_dct_top/AESL_inst_dct/s_axi_control_RREADY -into $input_r__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_dct_top/AESL_inst_dct/s_axi_control_RVALID -into $input_r__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_dct_top/AESL_inst_dct/s_axi_control_ARREADY -into $input_r__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_dct_top/AESL_inst_dct/s_axi_control_ARVALID -into $input_r__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_dct_top/AESL_inst_dct/s_axi_control_ARADDR -into $input_r__output_r__return_group -radix hex
## add_wave /apatb_dct_top/AESL_inst_dct/s_axi_control_WSTRB -into $input_r__output_r__return_group -radix hex
## add_wave /apatb_dct_top/AESL_inst_dct/s_axi_control_WDATA -into $input_r__output_r__return_group -radix hex
## add_wave /apatb_dct_top/AESL_inst_dct/s_axi_control_WREADY -into $input_r__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_dct_top/AESL_inst_dct/s_axi_control_WVALID -into $input_r__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_dct_top/AESL_inst_dct/s_axi_control_AWREADY -into $input_r__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_dct_top/AESL_inst_dct/s_axi_control_AWVALID -into $input_r__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_dct_top/AESL_inst_dct/s_axi_control_AWADDR -into $input_r__output_r__return_group -radix hex
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_dct_top/AESL_inst_dct/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_dct_top/AESL_inst_dct/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_dct_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_dct_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_dct_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_dct_top/LENGTH_input_r -into $tb_portdepth_group -radix hex
## add_wave /apatb_dct_top/LENGTH_output_r -into $tb_portdepth_group -radix hex
## add_wave /apatb_dct_top/LENGTH_gmem -into $tb_portdepth_group -radix hex
## set tbcinoutgroup [add_wave_group "C InOuts" -into $testbenchgroup]
## set tb_input_r__output_r_group [add_wave_group input_r__output_r(axi_master) -into $tbcinoutgroup]
## set rdata_group [add_wave_group "Read Channel" -into $tb_input_r__output_r_group]
## set wdata_group [add_wave_group "Write Channel" -into $tb_input_r__output_r_group]
## set ctrl_group [add_wave_group "Handshakes" -into $tb_input_r__output_r_group]
## add_wave /apatb_dct_top/gmem_BUSER -into $wdata_group -radix hex
## add_wave /apatb_dct_top/gmem_BID -into $wdata_group -radix hex
## add_wave /apatb_dct_top/gmem_BRESP -into $wdata_group -radix hex
## add_wave /apatb_dct_top/gmem_BREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_dct_top/gmem_BVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_dct_top/gmem_RRESP -into $rdata_group -radix hex
## add_wave /apatb_dct_top/gmem_RUSER -into $rdata_group -radix hex
## add_wave /apatb_dct_top/gmem_RID -into $rdata_group -radix hex
## add_wave /apatb_dct_top/gmem_RLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_dct_top/gmem_RDATA -into $rdata_group -radix hex
## add_wave /apatb_dct_top/gmem_RREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_dct_top/gmem_RVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_dct_top/gmem_ARUSER -into $rdata_group -radix hex
## add_wave /apatb_dct_top/gmem_ARREGION -into $rdata_group -radix hex
## add_wave /apatb_dct_top/gmem_ARQOS -into $rdata_group -radix hex
## add_wave /apatb_dct_top/gmem_ARPROT -into $rdata_group -radix hex
## add_wave /apatb_dct_top/gmem_ARCACHE -into $rdata_group -radix hex
## add_wave /apatb_dct_top/gmem_ARLOCK -into $rdata_group -radix hex
## add_wave /apatb_dct_top/gmem_ARBURST -into $rdata_group -radix hex
## add_wave /apatb_dct_top/gmem_ARSIZE -into $rdata_group -radix hex
## add_wave /apatb_dct_top/gmem_ARLEN -into $rdata_group -radix hex
## add_wave /apatb_dct_top/gmem_ARID -into $rdata_group -radix hex
## add_wave /apatb_dct_top/gmem_ARADDR -into $rdata_group -radix hex
## add_wave /apatb_dct_top/gmem_ARREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_dct_top/gmem_ARVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_dct_top/gmem_WUSER -into $wdata_group -radix hex
## add_wave /apatb_dct_top/gmem_WID -into $wdata_group -radix hex
## add_wave /apatb_dct_top/gmem_WLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_dct_top/gmem_WSTRB -into $wdata_group -radix hex
## add_wave /apatb_dct_top/gmem_WDATA -into $wdata_group -radix hex
## add_wave /apatb_dct_top/gmem_WREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_dct_top/gmem_WVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_dct_top/gmem_AWUSER -into $wdata_group -radix hex
## add_wave /apatb_dct_top/gmem_AWREGION -into $wdata_group -radix hex
## add_wave /apatb_dct_top/gmem_AWQOS -into $wdata_group -radix hex
## add_wave /apatb_dct_top/gmem_AWPROT -into $wdata_group -radix hex
## add_wave /apatb_dct_top/gmem_AWCACHE -into $wdata_group -radix hex
## add_wave /apatb_dct_top/gmem_AWLOCK -into $wdata_group -radix hex
## add_wave /apatb_dct_top/gmem_AWBURST -into $wdata_group -radix hex
## add_wave /apatb_dct_top/gmem_AWSIZE -into $wdata_group -radix hex
## add_wave /apatb_dct_top/gmem_AWLEN -into $wdata_group -radix hex
## add_wave /apatb_dct_top/gmem_AWID -into $wdata_group -radix hex
## add_wave /apatb_dct_top/gmem_AWADDR -into $wdata_group -radix hex
## add_wave /apatb_dct_top/gmem_AWREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_dct_top/gmem_AWVALID -into $ctrl_group -color #ffff00 -radix hex
## set tb_input_r__output_r__return_group [add_wave_group input_r__output_r__return(axi_slave) -into $tbcinoutgroup]
## add_wave /apatb_dct_top/control_INTERRUPT -into $tb_input_r__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_dct_top/control_BRESP -into $tb_input_r__output_r__return_group -radix hex
## add_wave /apatb_dct_top/control_BREADY -into $tb_input_r__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_dct_top/control_BVALID -into $tb_input_r__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_dct_top/control_RRESP -into $tb_input_r__output_r__return_group -radix hex
## add_wave /apatb_dct_top/control_RDATA -into $tb_input_r__output_r__return_group -radix hex
## add_wave /apatb_dct_top/control_RREADY -into $tb_input_r__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_dct_top/control_RVALID -into $tb_input_r__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_dct_top/control_ARREADY -into $tb_input_r__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_dct_top/control_ARVALID -into $tb_input_r__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_dct_top/control_ARADDR -into $tb_input_r__output_r__return_group -radix hex
## add_wave /apatb_dct_top/control_WSTRB -into $tb_input_r__output_r__return_group -radix hex
## add_wave /apatb_dct_top/control_WDATA -into $tb_input_r__output_r__return_group -radix hex
## add_wave /apatb_dct_top/control_WREADY -into $tb_input_r__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_dct_top/control_WVALID -into $tb_input_r__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_dct_top/control_AWREADY -into $tb_input_r__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_dct_top/control_AWVALID -into $tb_input_r__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_dct_top/control_AWADDR -into $tb_input_r__output_r__return_group -radix hex
## save_wave_config dct.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 10 [0.00%] @ "155000"
// RTL Simulation : 1 / 10 [1.05%] @ "5385000"
// RTL Simulation : 2 / 10 [1.05%] @ "10475000"
// RTL Simulation : 3 / 10 [1.05%] @ "15565000"
// RTL Simulation : 4 / 10 [1.05%] @ "20655000"
// RTL Simulation : 5 / 10 [1.05%] @ "25745000"
// RTL Simulation : 6 / 10 [1.05%] @ "30835000"
// RTL Simulation : 7 / 10 [1.05%] @ "35925000"
// RTL Simulation : 8 / 10 [1.05%] @ "41015000"
// RTL Simulation : 9 / 10 [1.05%] @ "46105000"
// RTL Simulation : 10 / 10 [100.00%] @ "51195000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 51255 ns : File "/mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/sim/verilog/dct.autotb.v" Line 428
## quit
INFO: [Common 17-206] Exiting xsim at Fri Mar 10 21:25:21 2023...
Checkpoint: i = 0
Checkpoint: j = 0; Checkpoint: j = 1; Checkpoint: j = 2; Checkpoint: j = 3; Checkpoint: j = 4; Checkpoint: j = 5; Checkpoint: j = 6; Checkpoint: j = 7; Checkpoint: j = 8; Checkpoint: j = 9; Checkpoint: j = 10; Checkpoint: j = 11; Checkpoint: j = 12; Checkpoint: j = 13; Checkpoint: j = 14; Checkpoint: j = 15; Checkpoint: j = 16; Checkpoint: j = 17; Checkpoint: j = 18; Checkpoint: j = 19; Checkpoint: j = 20; Checkpoint: j = 21; Checkpoint: j = 22; Checkpoint: j = 23; Checkpoint: j = 24; Checkpoint: j = 25; Checkpoint: j = 26; Checkpoint: j = 27; Checkpoint: j = 28; Checkpoint: j = 29; Checkpoint: j = 30; Checkpoint: j = 31; Checkpoint: j = 32; Checkpoint: j = 33; Checkpoint: j = 34; Checkpoint: j = 35; Checkpoint: j = 36; Checkpoint: j = 37; Checkpoint: j = 38; Checkpoint: j = 39; Checkpoint: j = 40; Checkpoint: j = 41; Checkpoint: j = 42; Checkpoint: j = 43; Checkpoint: j = 44; Checkpoint: j = 45; Checkpoint: j = 46; Checkpoint: j = 47; Checkpoint: j = 48; Checkpoint: j = 49; Checkpoint: j = 50; Checkpoint: j = 51; Checkpoint: j = 52; Checkpoint: j = 53; Checkpoint: j = 54; Checkpoint: j = 55; Checkpoint: j = 56; Checkpoint: j = 57; Checkpoint: j = 58; Checkpoint: j = 59; Checkpoint: j = 60; Checkpoint: j = 61; Checkpoint: j = 62; Checkpoint: j = 63; 
Copying array b to b_prime
Checkpoint: i = 1
Checkpoint: j = 0; Checkpoint: j = 1; Checkpoint: j = 2; Checkpoint: j = 3; Checkpoint: j = 4; Checkpoint: j = 5; Checkpoint: j = 6; Checkpoint: j = 7; Checkpoint: j = 8; Checkpoint: j = 9; Checkpoint: j = 10; Checkpoint: j = 11; Checkpoint: j = 12; Checkpoint: j = 13; Checkpoint: j = 14; Checkpoint: j = 15; Checkpoint: j = 16; Checkpoint: j = 17; Checkpoint: j = 18; Checkpoint: j = 19; Checkpoint: j = 20; Checkpoint: j = 21; Checkpoint: j = 22; Checkpoint: j = 23; Checkpoint: j = 24; Checkpoint: j = 25; Checkpoint: j = 26; Checkpoint: j = 27; Checkpoint: j = 28; Checkpoint: j = 29; Checkpoint: j = 30; Checkpoint: j = 31; Checkpoint: j = 32; Checkpoint: j = 33; Checkpoint: j = 34; Checkpoint: j = 35; Checkpoint: j = 36; Checkpoint: j = 37; Checkpoint: j = 38; Checkpoint: j = 39; Checkpoint: j = 40; Checkpoint: j = 41; Checkpoint: j = 42; Checkpoint: j = 43; Checkpoint: j = 44; Checkpoint: j = 45; Checkpoint: j = 46; Checkpoint: j = 47; Checkpoint: j = 48; Checkpoint: j = 49; Checkpoint: j = 50; Checkpoint: j = 51; Checkpoint: j = 52; Checkpoint: j = 53; Checkpoint: j = 54; Checkpoint: j = 55; Checkpoint: j = 56; Checkpoint: j = 57; Checkpoint: j = 58; Checkpoint: j = 59; Checkpoint: j = 60; Checkpoint: j = 61; Checkpoint: j = 62; Checkpoint: j = 63; 
Checkpoint: i = 2
Checkpoint: j = 0; Checkpoint: j = 1; Checkpoint: j = 2; Checkpoint: j = 3; Checkpoint: j = 4; Checkpoint: j = 5; Checkpoint: j = 6; Checkpoint: j = 7; Checkpoint: j = 8; Checkpoint: j = 9; Checkpoint: j = 10; Checkpoint: j = 11; Checkpoint: j = 12; Checkpoint: j = 13; Checkpoint: j = 14; Checkpoint: j = 15; Checkpoint: j = 16; Checkpoint: j = 17; Checkpoint: j = 18; Checkpoint: j = 19; Checkpoint: j = 20; Checkpoint: j = 21; Checkpoint: j = 22; Checkpoint: j = 23; Checkpoint: j = 24; Checkpoint: j = 25; Checkpoint: j = 26; Checkpoint: j = 27; Checkpoint: j = 28; Checkpoint: j = 29; Checkpoint: j = 30; Checkpoint: j = 31; Checkpoint: j = 32; Checkpoint: j = 33; Checkpoint: j = 34; Checkpoint: j = 35; Checkpoint: j = 36; Checkpoint: j = 37; Checkpoint: j = 38; Checkpoint: j = 39; Checkpoint: j = 40; Checkpoint: j = 41; Checkpoint: j = 42; Checkpoint: j = 43; Checkpoint: j = 44; Checkpoint: j = 45; Checkpoint: j = 46; Checkpoint: j = 47; Checkpoint: j = 48; Checkpoint: j = 49; Checkpoint: j = 50; Checkpoint: j = 51; Checkpoint: j = 52; Checkpoint: j = 53; Checkpoint: j = 54; Checkpoint: j = 55; Checkpoint: j = 56; Checkpoint: j = 57; Checkpoint: j = 58; Checkpoint: j = 59; Checkpoint: j = 60; Checkpoint: j = 61; Checkpoint: j = 62; Checkpoint: j = 63; 
Checkpoint: i = 3
Checkpoint: j = 0; Checkpoint: j = 1; Checkpoint: j = 2; Checkpoint: j = 3; Checkpoint: j = 4; Checkpoint: j = 5; Checkpoint: j = 6; Checkpoint: j = 7; Checkpoint: j = 8; Checkpoint: j = 9; Checkpoint: j = 10; Checkpoint: j = 11; Checkpoint: j = 12; Checkpoint: j = 13; Checkpoint: j = 14; Checkpoint: j = 15; Checkpoint: j = 16; Checkpoint: j = 17; Checkpoint: j = 18; Checkpoint: j = 19; Checkpoint: j = 20; Checkpoint: j = 21; Checkpoint: j = 22; Checkpoint: j = 23; Checkpoint: j = 24; Checkpoint: j = 25; Checkpoint: j = 26; Checkpoint: j = 27; Checkpoint: j = 28; Checkpoint: j = 29; Checkpoint: j = 30; Checkpoint: j = 31; Checkpoint: j = 32; Checkpoint: j = 33; Checkpoint: j = 34; Checkpoint: j = 35; Checkpoint: j = 36; Checkpoint: j = 37; Checkpoint: j = 38; Checkpoint: j = 39; Checkpoint: j = 40; Checkpoint: j = 41; Checkpoint: j = 42; Checkpoint: j = 43; Checkpoint: j = 44; Checkpoint: j = 45; Checkpoint: j = 46; Checkpoint: j = 47; Checkpoint: j = 48; Checkpoint: j = 49; Checkpoint: j = 50; Checkpoint: j = 51; Checkpoint: j = 52; Checkpoint: j = 53; Checkpoint: j = 54; Checkpoint: j = 55; Checkpoint: j = 56; Checkpoint: j = 57; Checkpoint: j = 58; Checkpoint: j = 59; Checkpoint: j = 60; Checkpoint: j = 61; Checkpoint: j = 62; Checkpoint: j = 63; 
Checkpoint: i = 4
Checkpoint: j = 0; Checkpoint: j = 1; Checkpoint: j = 2; Checkpoint: j = 3; Checkpoint: j = 4; Checkpoint: j = 5; Checkpoint: j = 6; Checkpoint: j = 7; Checkpoint: j = 8; Checkpoint: j = 9; Checkpoint: j = 10; Checkpoint: j = 11; Checkpoint: j = 12; Checkpoint: j = 13; Checkpoint: j = 14; Checkpoint: j = 15; Checkpoint: j = 16; Checkpoint: j = 17; Checkpoint: j = 18; Checkpoint: j = 19; Checkpoint: j = 20; Checkpoint: j = 21; Checkpoint: j = 22; Checkpoint: j = 23; Checkpoint: j = 24; Checkpoint: j = 25; Checkpoint: j = 26; Checkpoint: j = 27; Checkpoint: j = 28; Checkpoint: j = 29; Checkpoint: j = 30; Checkpoint: j = 31; Checkpoint: j = 32; Checkpoint: j = 33; Checkpoint: j = 34; Checkpoint: j = 35; Checkpoint: j = 36; Checkpoint: j = 37; Checkpoint: j = 38; Checkpoint: j = 39; Checkpoint: j = 40; Checkpoint: j = 41; Checkpoint: j = 42; Checkpoint: j = 43; Checkpoint: j = 44; Checkpoint: j = 45; Checkpoint: j = 46; Checkpoint: j = 47; Checkpoint: j = 48; Checkpoint: j = 49; Checkpoint: j = 50; Checkpoint: j = 51; Checkpoint: j = 52; Checkpoint: j = 53; Checkpoint: j = 54; Checkpoint: j = 55; Checkpoint: j = 56; Checkpoint: j = 57; Checkpoint: j = 58; Checkpoint: j = 59; Checkpoint: j = 60; Checkpoint: j = 61; Checkpoint: j = 62; Checkpoint: j = 63; 
Checkpoint: i = 5
Checkpoint: j = 0; Checkpoint: j = 1; Checkpoint: j = 2; Checkpoint: j = 3; Checkpoint: j = 4; Checkpoint: j = 5; Checkpoint: j = 6; Checkpoint: j = 7; Checkpoint: j = 8; Checkpoint: j = 9; Checkpoint: j = 10; Checkpoint: j = 11; Checkpoint: j = 12; Checkpoint: j = 13; Checkpoint: j = 14; Checkpoint: j = 15; Checkpoint: j = 16; Checkpoint: j = 17; Checkpoint: j = 18; Checkpoint: j = 19; Checkpoint: j = 20; Checkpoint: j = 21; Checkpoint: j = 22; Checkpoint: j = 23; Checkpoint: j = 24; Checkpoint: j = 25; Checkpoint: j = 26; Checkpoint: j = 27; Checkpoint: j = 28; Checkpoint: j = 29; Checkpoint: j = 30; Checkpoint: j = 31; Checkpoint: j = 32; Checkpoint: j = 33; Checkpoint: j = 34; Checkpoint: j = 35; Checkpoint: j = 36; Checkpoint: j = 37; Checkpoint: j = 38; Checkpoint: j = 39; Checkpoint: j = 40; Checkpoint: j = 41; Checkpoint: j = 42; Checkpoint: j = 43; Checkpoint: j = 44; Checkpoint: j = 45; Checkpoint: j = 46; Checkpoint: j = 47; Checkpoint: j = 48; Checkpoint: j = 49; Checkpoint: j = 50; Checkpoint: j = 51; Checkpoint: j = 52; Checkpoint: j = 53; Checkpoint: j = 54; Checkpoint: j = 55; Checkpoint: j = 56; Checkpoint: j = 57; Checkpoint: j = 58; Checkpoint: j = 59; Checkpoint: j = 60; Checkpoint: j = 61; Checkpoint: j = 62; Checkpoint: j = 63; 
Checkpoint: i = 6
Checkpoint: j = 0; Checkpoint: j = 1; Checkpoint: j = 2; Checkpoint: j = 3; Checkpoint: j = 4; Checkpoint: j = 5; Checkpoint: j = 6; Checkpoint: j = 7; Checkpoint: j = 8; Checkpoint: j = 9; Checkpoint: j = 10; Checkpoint: j = 11; Checkpoint: j = 12; Checkpoint: j = 13; Checkpoint: j = 14; Checkpoint: j = 15; Checkpoint: j = 16; Checkpoint: j = 17; Checkpoint: j = 18; Checkpoint: j = 19; Checkpoint: j = 20; Checkpoint: j = 21; Checkpoint: j = 22; Checkpoint: j = 23; Checkpoint: j = 24; Checkpoint: j = 25; Checkpoint: j = 26; Checkpoint: j = 27; Checkpoint: j = 28; Checkpoint: j = 29; Checkpoint: j = 30; Checkpoint: j = 31; Checkpoint: j = 32; Checkpoint: j = 33; Checkpoint: j = 34; Checkpoint: j = 35; Checkpoint: j = 36; Checkpoint: j = 37; Checkpoint: j = 38; Checkpoint: j = 39; Checkpoint: j = 40; Checkpoint: j = 41; Checkpoint: j = 42; Checkpoint: j = 43; Checkpoint: j = 44; Checkpoint: j = 45; Checkpoint: j = 46; Checkpoint: j = 47; Checkpoint: j = 48; Checkpoint: j = 49; Checkpoint: j = 50; Checkpoint: j = 51; Checkpoint: j = 52; Checkpoint: j = 53; Checkpoint: j = 54; Checkpoint: j = 55; Checkpoint: j = 56; Checkpoint: j = 57; Checkpoint: j = 58; Checkpoint: j = 59; Checkpoint: j = 60; Checkpoint: j = 61; Checkpoint: j = 62; Checkpoint: j = 63; 
Checkpoint: i = 7
Checkpoint: j = 0; Checkpoint: j = 1; Checkpoint: j = 2; Checkpoint: j = 3; Checkpoint: j = 4; Checkpoint: j = 5; Checkpoint: j = 6; Checkpoint: j = 7; Checkpoint: j = 8; Checkpoint: j = 9; Checkpoint: j = 10; Checkpoint: j = 11; Checkpoint: j = 12; Checkpoint: j = 13; Checkpoint: j = 14; Checkpoint: j = 15; Checkpoint: j = 16; Checkpoint: j = 17; Checkpoint: j = 18; Checkpoint: j = 19; Checkpoint: j = 20; Checkpoint: j = 21; Checkpoint: j = 22; Checkpoint: j = 23; Checkpoint: j = 24; Checkpoint: j = 25; Checkpoint: j = 26; Checkpoint: j = 27; Checkpoint: j = 28; Checkpoint: j = 29; Checkpoint: j = 30; Checkpoint: j = 31; Checkpoint: j = 32; Checkpoint: j = 33; Checkpoint: j = 34; Checkpoint: j = 35; Checkpoint: j = 36; Checkpoint: j = 37; Checkpoint: j = 38; Checkpoint: j = 39; Checkpoint: j = 40; Checkpoint: j = 41; Checkpoint: j = 42; Checkpoint: j = 43; Checkpoint: j = 44; Checkpoint: j = 45; Checkpoint: j = 46; Checkpoint: j = 47; Checkpoint: j = 48; Checkpoint: j = 49; Checkpoint: j = 50; Checkpoint: j = 51; Checkpoint: j = 52; Checkpoint: j = 53; Checkpoint: j = 54; Checkpoint: j = 55; Checkpoint: j = 56; Checkpoint: j = 57; Checkpoint: j = 58; Checkpoint: j = 59; Checkpoint: j = 60; Checkpoint: j = 61; Checkpoint: j = 62; Checkpoint: j = 63; 
Checkpoint: i = 8
Checkpoint: j = 0; Checkpoint: j = 1; Checkpoint: j = 2; Checkpoint: j = 3; Checkpoint: j = 4; Checkpoint: j = 5; Checkpoint: j = 6; Checkpoint: j = 7; Checkpoint: j = 8; Checkpoint: j = 9; Checkpoint: j = 10; Checkpoint: j = 11; Checkpoint: j = 12; Checkpoint: j = 13; Checkpoint: j = 14; Checkpoint: j = 15; Checkpoint: j = 16; Checkpoint: j = 17; Checkpoint: j = 18; Checkpoint: j = 19; Checkpoint: j = 20; Checkpoint: j = 21; Checkpoint: j = 22; Checkpoint: j = 23; Checkpoint: j = 24; Checkpoint: j = 25; Checkpoint: j = 26; Checkpoint: j = 27; Checkpoint: j = 28; Checkpoint: j = 29; Checkpoint: j = 30; Checkpoint: j = 31; Checkpoint: j = 32; Checkpoint: j = 33; Checkpoint: j = 34; Checkpoint: j = 35; Checkpoint: j = 36; Checkpoint: j = 37; Checkpoint: j = 38; Checkpoint: j = 39; Checkpoint: j = 40; Checkpoint: j = 41; Checkpoint: j = 42; Checkpoint: j = 43; Checkpoint: j = 44; Checkpoint: j = 45; Checkpoint: j = 46; Checkpoint: j = 47; Checkpoint: j = 48; Checkpoint: j = 49; Checkpoint: j = 50; Checkpoint: j = 51; Checkpoint: j = 52; Checkpoint: j = 53; Checkpoint: j = 54; Checkpoint: j = 55; Checkpoint: j = 56; Checkpoint: j = 57; Checkpoint: j = 58; Checkpoint: j = 59; Checkpoint: j = 60; Checkpoint: j = 61; Checkpoint: j = 62; Checkpoint: j = 63; 
Checkpoint: i = 9
Checkpoint: j = 0; Checkpoint: j = 1; Checkpoint: j = 2; Checkpoint: j = 3; Checkpoint: j = 4; Checkpoint: j = 5; Checkpoint: j = 6; Checkpoint: j = 7; Checkpoint: j = 8; Checkpoint: j = 9; Checkpoint: j = 10; Checkpoint: j = 11; Checkpoint: j = 12; Checkpoint: j = 13; Checkpoint: j = 14; Checkpoint: j = 15; Checkpoint: j = 16; Checkpoint: j = 17; Checkpoint: j = 18; Checkpoint: j = 19; Checkpoint: j = 20; Checkpoint: j = 21; Checkpoint: j = 22; Checkpoint: j = 23; Checkpoint: j = 24; Checkpoint: j = 25; Checkpoint: j = 26; Checkpoint: j = 27; Checkpoint: j = 28; Checkpoint: j = 29; Checkpoint: j = 30; Checkpoint: j = 31; Checkpoint: j = 32; Checkpoint: j = 33; Checkpoint: j = 34; Checkpoint: j = 35; Checkpoint: j = 36; Checkpoint: j = 37; Checkpoint: j = 38; Checkpoint: j = 39; Checkpoint: j = 40; Checkpoint: j = 41; Checkpoint: j = 42; Checkpoint: j = 43; Checkpoint: j = 44; Checkpoint: j = 45; Checkpoint: j = 46; Checkpoint: j = 47; Checkpoint: j = 48; Checkpoint: j = 49; Checkpoint: j = 50; Checkpoint: j = 51; Checkpoint: j = 52; Checkpoint: j = 53; Checkpoint: j = 54; Checkpoint: j = 55; Checkpoint: j = 56; Checkpoint: j = 57; Checkpoint: j = 58; Checkpoint: j = 59; Checkpoint: j = 60; Checkpoint: j = 61; Checkpoint: j = 62; Checkpoint: j = 63; 
Test passed !
