
*** Running vivado
    with args -log b2000t_c2c_bram_system_ila1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source b2000t_c2c_bram_system_ila1_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source b2000t_c2c_bram_system_ila1_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1309.191 ; gain = 294.000 ; free physical = 91443 ; free virtual = 193995
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_system_ila1_0' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila1_0/synth/b2000t_c2c_bram_system_ila1_0.v:203]
INFO: [Synth 8-638] synthesizing module 'bd_2221' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila1_0/bd_0/hdl/bd_2221.v:13]
INFO: [Synth 8-638] synthesizing module 'bd_2221_g_inst_0' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila1_0/bd_0/ip/ip_1/synth/bd_2221_g_inst_0.v:113]
INFO: [Synth 8-638] synthesizing module 'bd_2221_g_inst_0_gigantic_mux' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila1_0/bd_0/ip/ip_1/bd_2221_g_inst_0_gigantic_mux.v:63]
INFO: [Synth 8-256] done synthesizing module 'bd_2221_g_inst_0_gigantic_mux' (1#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila1_0/bd_0/ip/ip_1/bd_2221_g_inst_0_gigantic_mux.v:63]
INFO: [Synth 8-256] done synthesizing module 'bd_2221_g_inst_0' (2#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila1_0/bd_0/ip/ip_1/synth/bd_2221_g_inst_0.v:113]
INFO: [Synth 8-638] synthesizing module 'bd_2221_ila_lib_0' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila1_0/bd_0/ip/ip_0/synth/bd_2221_ila_lib_0.v:84]
INFO: [Synth 8-638] synthesizing module 'CFGLUT5' [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-256] done synthesizing module 'CFGLUT5' (10#1) [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-638] synthesizing module 'CARRY4' [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-256] done synthesizing module 'CARRY4' (11#1) [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43478]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (21#1) [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43478]
INFO: [Synth 8-638] synthesizing module 'SRL16E' [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43328]
INFO: [Synth 8-256] done synthesizing module 'SRL16E' (23#1) [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43328]
INFO: [Synth 8-638] synthesizing module 'SRLC16E' [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43417]
INFO: [Synth 8-256] done synthesizing module 'SRLC16E' (25#1) [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43417]
INFO: [Synth 8-638] synthesizing module 'FDRE' [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'FDRE' (30#1) [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'bd_2221_ila_lib_0' (48#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila1_0/bd_0/ip/ip_0/synth/bd_2221_ila_lib_0.v:84]
INFO: [Synth 8-256] done synthesizing module 'bd_2221' (49#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila1_0/bd_0/hdl/bd_2221.v:13]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_system_ila1_0' (50#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila1_0/synth/b2000t_c2c_bram_system_ila1_0.v:203]
Finished RTL Elaboration : Time (s): cpu = 00:01:16 ; elapsed = 00:01:17 . Memory (MB): peak = 1621.008 ; gain = 605.816 ; free physical = 90319 ; free virtual = 192874
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:17 ; elapsed = 00:01:18 . Memory (MB): peak = 1621.008 ; gain = 605.816 ; free physical = 90292 ; free virtual = 192872
INFO: [Device 21-403] Loading part xc7v2000tflg1925-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2187.402 ; gain = 0.004 ; free physical = 89389 ; free virtual = 191948
Finished Constraint Validation : Time (s): cpu = 00:01:58 ; elapsed = 00:01:59 . Memory (MB): peak = 2187.402 ; gain = 1172.211 ; free physical = 89367 ; free virtual = 191944
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:58 ; elapsed = 00:01:59 . Memory (MB): peak = 2187.402 ; gain = 1172.211 ; free physical = 89367 ; free virtual = 191943
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:59 ; elapsed = 00:02:00 . Memory (MB): peak = 2187.402 ; gain = 1172.211 ; free physical = 89355 ; free virtual = 191928
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:01 ; elapsed = 00:02:03 . Memory (MB): peak = 2187.402 ; gain = 1172.211 ; free physical = 90127 ; free virtual = 192703
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:08 ; elapsed = 00:02:10 . Memory (MB): peak = 2187.402 ; gain = 1172.211 ; free physical = 90092 ; free virtual = 192668
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:21 ; elapsed = 00:02:22 . Memory (MB): peak = 2187.402 ; gain = 1172.211 ; free physical = 90007 ; free virtual = 192582
Finished Timing Optimization : Time (s): cpu = 00:02:21 ; elapsed = 00:02:22 . Memory (MB): peak = 2187.402 ; gain = 1172.211 ; free physical = 89996 ; free virtual = 192572
Finished Technology Mapping : Time (s): cpu = 00:02:22 ; elapsed = 00:02:23 . Memory (MB): peak = 2187.402 ; gain = 1172.211 ; free physical = 89976 ; free virtual = 192551
Finished IO Insertion : Time (s): cpu = 00:02:22 ; elapsed = 00:02:24 . Memory (MB): peak = 2187.402 ; gain = 1172.211 ; free physical = 89973 ; free virtual = 192548
Finished Renaming Generated Instances : Time (s): cpu = 00:02:22 ; elapsed = 00:02:24 . Memory (MB): peak = 2187.402 ; gain = 1172.211 ; free physical = 89973 ; free virtual = 192548
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:23 ; elapsed = 00:02:24 . Memory (MB): peak = 2187.402 ; gain = 1172.211 ; free physical = 89973 ; free virtual = 192548
Finished Renaming Generated Ports : Time (s): cpu = 00:02:23 ; elapsed = 00:02:24 . Memory (MB): peak = 2187.402 ; gain = 1172.211 ; free physical = 89973 ; free virtual = 192548
Finished Handling Custom Attributes : Time (s): cpu = 00:02:23 ; elapsed = 00:02:24 . Memory (MB): peak = 2187.402 ; gain = 1172.211 ; free physical = 89973 ; free virtual = 192548
Finished Renaming Generated Nets : Time (s): cpu = 00:02:23 ; elapsed = 00:02:24 . Memory (MB): peak = 2187.402 ; gain = 1172.211 ; free physical = 89973 ; free virtual = 192548

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    39|
|2     |CFGLUT5  |   123|
|3     |LUT1     |    18|
|4     |LUT2     |    56|
|5     |LUT3     |    95|
|6     |LUT4     |   129|
|7     |LUT5     |   119|
|8     |LUT6     |   425|
|9     |MUXF7    |    16|
|10    |RAMB36E1 |     4|
|11    |SRL16E   |   138|
|12    |SRLC16E  |     2|
|13    |SRLC32E  |    17|
|14    |FDRE     |  1608|
|15    |FDSE     |     9|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:23 ; elapsed = 00:02:24 . Memory (MB): peak = 2187.402 ; gain = 1172.211 ; free physical = 89973 ; free virtual = 192548
synth_design: Time (s): cpu = 00:02:20 ; elapsed = 00:02:21 . Memory (MB): peak = 2187.402 ; gain = 1002.707 ; free physical = 89943 ; free virtual = 192518
