current_wave_config {Untitled 6}
Untitled 6
add_wave {{/tb_top/intf/data_in}} 
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/tb_top/intf/wr_en}} 
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/tb_top/intf/rd_en}} 
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/tb_top/intf/data_op}} 
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/tb_top/intf/full}} 
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/tb_top/intf/empty}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xilinx/programs_vivado/project_fifo_1/project_fifo_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Xilinx/programs_vivado/project_fifo_1/project_fifo_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xilinx/programs_vivado/project_fifo_1/project_fifo_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Xilinx/programs_vivado/project_fifo_1/project_fifo_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [E:/Xilinx/programs_vivado/project_fifo_1/project_fifo_1.srcs/sim_1/new/fifo_tb.sv:81]
WARNING: [VRFC 10-9175] modport 'DRIVER' should not be used in a hierarchical reference [E:/Xilinx/programs_vivado/project_fifo_1/project_fifo_1.srcs/sim_1/new/fifo_tb.sv:107]
WARNING: [VRFC 10-9175] modport 'DRIVER' should not be used in a hierarchical reference [E:/Xilinx/programs_vivado/project_fifo_1/project_fifo_1.srcs/sim_1/new/fifo_tb.sv:108]
WARNING: [VRFC 10-9175] modport 'DRIVER' should not be used in a hierarchical reference [E:/Xilinx/programs_vivado/project_fifo_1/project_fifo_1.srcs/sim_1/new/fifo_tb.sv:109]
WARNING: [VRFC 10-9175] modport 'DRIVER' should not be used in a hierarchical reference [E:/Xilinx/programs_vivado/project_fifo_1/project_fifo_1.srcs/sim_1/new/fifo_tb.sv:117]
WARNING: [VRFC 10-9175] modport 'DRIVER' should not be used in a hierarchical reference [E:/Xilinx/programs_vivado/project_fifo_1/project_fifo_1.srcs/sim_1/new/fifo_tb.sv:118]
WARNING: [VRFC 10-9175] modport 'DRIVER' should not be used in a hierarchical reference [E:/Xilinx/programs_vivado/project_fifo_1/project_fifo_1.srcs/sim_1/new/fifo_tb.sv:124]
WARNING: [VRFC 10-9175] modport 'DRIVER' should not be used in a hierarchical reference [E:/Xilinx/programs_vivado/project_fifo_1/project_fifo_1.srcs/sim_1/new/fifo_tb.sv:125]
WARNING: [VRFC 10-9175] modport 'DRIVER' should not be used in a hierarchical reference [E:/Xilinx/programs_vivado/project_fifo_1/project_fifo_1.srcs/sim_1/new/fifo_tb.sv:126]
WARNING: [VRFC 10-9175] modport 'DRIVER' should not be used in a hierarchical reference [E:/Xilinx/programs_vivado/project_fifo_1/project_fifo_1.srcs/sim_1/new/fifo_tb.sv:127]
WARNING: [VRFC 10-9175] modport 'DRIVER' should not be used in a hierarchical reference [E:/Xilinx/programs_vivado/project_fifo_1/project_fifo_1.srcs/sim_1/new/fifo_tb.sv:132]
WARNING: [VRFC 10-9175] modport 'DRIVER' should not be used in a hierarchical reference [E:/Xilinx/programs_vivado/project_fifo_1/project_fifo_1.srcs/sim_1/new/fifo_tb.sv:134]
WARNING: [VRFC 10-9175] modport 'DRIVER' should not be used in a hierarchical reference [E:/Xilinx/programs_vivado/project_fifo_1/project_fifo_1.srcs/sim_1/new/fifo_tb.sv:136]
WARNING: [VRFC 10-9175] modport 'DRIVER' should not be used in a hierarchical reference [E:/Xilinx/programs_vivado/project_fifo_1/project_fifo_1.srcs/sim_1/new/fifo_tb.sv:137]
WARNING: [VRFC 10-9175] modport 'DRIVER' should not be used in a hierarchical reference [E:/Xilinx/programs_vivado/project_fifo_1/project_fifo_1.srcs/sim_1/new/fifo_tb.sv:138]
WARNING: [VRFC 10-9175] modport 'MONITOR' should not be used in a hierarchical reference [E:/Xilinx/programs_vivado/project_fifo_1/project_fifo_1.srcs/sim_1/new/fifo_tb.sv:182]
WARNING: [VRFC 10-9175] modport 'MONITOR' should not be used in a hierarchical reference [E:/Xilinx/programs_vivado/project_fifo_1/project_fifo_1.srcs/sim_1/new/fifo_tb.sv:183]
WARNING: [VRFC 10-9175] modport 'MONITOR' should not be used in a hierarchical reference [E:/Xilinx/programs_vivado/project_fifo_1/project_fifo_1.srcs/sim_1/new/fifo_tb.sv:184]
WARNING: [VRFC 10-9175] modport 'MONITOR' should not be used in a hierarchical reference [E:/Xilinx/programs_vivado/project_fifo_1/project_fifo_1.srcs/sim_1/new/fifo_tb.sv:185]
WARNING: [VRFC 10-9175] modport 'MONITOR' should not be used in a hierarchical reference [E:/Xilinx/programs_vivado/project_fifo_1/project_fifo_1.srcs/sim_1/new/fifo_tb.sv:186]
WARNING: [VRFC 10-9175] modport 'MONITOR' should not be used in a hierarchical reference [E:/Xilinx/programs_vivado/project_fifo_1/project_fifo_1.srcs/sim_1/new/fifo_tb.sv:190]
WARNING: [VRFC 10-9175] modport 'MONITOR' should not be used in a hierarchical reference [E:/Xilinx/programs_vivado/project_fifo_1/project_fifo_1.srcs/sim_1/new/fifo_tb.sv:191]
WARNING: [VRFC 10-9175] modport 'MONITOR' should not be used in a hierarchical reference [E:/Xilinx/programs_vivado/project_fifo_1/project_fifo_1.srcs/sim_1/new/fifo_tb.sv:193]
WARNING: [VRFC 10-9175] modport 'MONITOR' should not be used in a hierarchical reference [E:/Xilinx/programs_vivado/project_fifo_1/project_fifo_1.srcs/sim_1/new/fifo_tb.sv:194]
WARNING: [VRFC 10-9175] modport 'MONITOR' should not be used in a hierarchical reference [E:/Xilinx/programs_vivado/project_fifo_1/project_fifo_1.srcs/sim_1/new/fifo_tb.sv:195]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2287.535 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2287.535 ; gain = 0.000
Time resolution is 1 ps
resetting
done resetting
no: of transactions =           0
	 read enable = 1 	 data output = 0
no: of transactions =           1
	 write enable = 1 	 data input = 2f414fb3
no: of transactions =           2
	 write enable = 1 	 data input = d1ef323d
no: of transactions =           3
	 read enable = 1 	 data output = 0
no: of transactions =           4
	 write enable = 1 	 data input = f602ac5c
no: of transactions =           5
	 read enable = 1 	 data output = 0
no: of transactions =           6
	 read enable = 1 	 data output = 0
no: of transactions =           7
	 write enable = 1 	 data input = fea802c3
no: of transactions =           8
	 read enable = 1 	 data output = 0
no: of transactions =           9
	 write enable = 1 	 data input = cc905cbe
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 2287.535 ; gain = 0.000
