// Seed: 2412442699
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  logic id_3;
  assign module_1.id_4 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd89
) (
    input tri0 id_0,
    input uwire _id_1
    , id_10,
    input supply0 id_2,
    input wor id_3,
    output wor id_4,
    input uwire id_5,
    input supply0 id_6,
    output wor id_7,
    input tri1 id_8
);
  assign id_10[-1] = -1;
  logic id_11;
  ;
  wire [id_1 : id_1  -  1] id_12;
  module_0 modCall_1 (
      id_12,
      id_12
  );
endmodule
