#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
# Start of session at: Wed Feb  7 16:25:25 2018
# Process ID: 4821
# Log file: /users/btech/rajkush/Desktop/CS220Labs/LAB2_2/COM/planAhead_run_1/planAhead.log
# Journal file: /users/btech/rajkush/Desktop/CS220Labs/LAB2_2/COM/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source /users/btech/rajkush/Desktop/CS220Labs/LAB2_2/COM/pa.fromHdl.tcl
# create_project -name COM -dir "/users/btech/rajkush/Desktop/CS220Labs/LAB2_2/COM/planAhead_run_1" -part xc3s500efg320-4
create_project: Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 2655.059 ; gain = 33.887
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "COM.ucf" [current_fileset -constrset]
Adding file '/users/btech/rajkush/Desktop/CS220Labs/LAB2_2/COM/COM.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {COM.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top COM $srcset
# add_files [list {COM.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc3s500efg320-4
CRITICAL WARNING: [Designutils 20-742] The top module "COM" specified for this project can not be validated. The current project is using automatic hierarchy update mode, and hence a new suitable replacement top will be automatically selected. If this is not desired, please change the hierarchy update mode to one of the manual compile order modes first, and then set top to any desired value.
ERROR: [Designutils 20-730] Could not find a top module in the fileset sources_1.

    while executing
"open_rtl_design -part xc3s500efg320-4"
    (file "/users/btech/rajkush/Desktop/CS220Labs/LAB2_2/COM/pa.fromHdl.tcl" line 13)
exit
ERROR: [#UNDEF] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
 (See /users/btech/rajkush/Desktop/CS220Labs/LAB2_2/COM/planAhead_pid4821.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Wed Feb  7 16:27:01 2018...
INFO: [Common 17-83] Releasing license: PlanAhead
