---
layout: single
title: "Note Date: 2021.08.26, Editor: Jaeho.Ahn ^.^"
---

# 01. Note for Xilinx AURORA 64B/66B


Xilinx AURORA 64B/66B
1. Features
   * Aurora 64B/66B protocol specification v1.3 compliant
   * Signle-ended or differential clocking options for GTREFCLK and core INIT_CLK
   * It implements the Aurora 64B/66B protocal using the high-speed serail GTX, GTH or GTY transcivers in applicable UtraScale+, UltraScale, Zynq-7000, Virtex-7 devices.
   https://www.xilinx.com/support/documentation/ip_documentation/aurora_64b66b/v11_2/pg074-aurora-64b66b.pdf
   
   ![image](https://user-images.githubusercontent.com/66652448/130973287-310c66ad-d0b8-4123-947a-46ff5cba61ff.png)
   ![image](https://user-images.githubusercontent.com/66652448/130975121-1921e947-3ee1-4ef4-ab54-5f3a8547d3ff.png)

