<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › ata › pata_scc.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>pata_scc.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Support for IDE interfaces on Celleb platform</span>
<span class="cm"> *</span>
<span class="cm"> * (C) Copyright 2006 TOSHIBA CORPORATION</span>
<span class="cm"> *</span>
<span class="cm"> * This code is based on drivers/ata/ata_piix.c:</span>
<span class="cm"> *  Copyright 2003-2005 Red Hat Inc</span>
<span class="cm"> *  Copyright 2003-2005 Jeff Garzik</span>
<span class="cm"> *  Copyright (C) 1998-1999 Andrzej Krzysztofowicz, Author and Maintainer</span>
<span class="cm"> *  Copyright (C) 1998-2000 Andre Hedrick &lt;andre@linux-ide.org&gt;</span>
<span class="cm"> *  Copyright (C) 2003 Red Hat Inc</span>
<span class="cm"> *</span>
<span class="cm"> * and drivers/ata/ahci.c:</span>
<span class="cm"> *  Copyright 2004-2005 Red Hat, Inc.</span>
<span class="cm"> *</span>
<span class="cm"> * and drivers/ata/libata-core.c:</span>
<span class="cm"> *  Copyright 2003-2004 Red Hat, Inc.  All rights reserved.</span>
<span class="cm"> *  Copyright 2003-2004 Jeff Garzik</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License as published by</span>
<span class="cm"> * the Free Software Foundation; either version 2 of the License, or</span>
<span class="cm"> * (at your option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License along</span>
<span class="cm"> * with this program; if not, write to the Free Software Foundation, Inc.,</span>
<span class="cm"> * 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/pci.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/blkdev.h&gt;</span>
<span class="cp">#include &lt;linux/delay.h&gt;</span>
<span class="cp">#include &lt;linux/device.h&gt;</span>
<span class="cp">#include &lt;scsi/scsi_host.h&gt;</span>
<span class="cp">#include &lt;linux/libata.h&gt;</span>

<span class="cp">#define DRV_NAME		&quot;pata_scc&quot;</span>
<span class="cp">#define DRV_VERSION		&quot;0.3&quot;</span>

<span class="cp">#define PCI_DEVICE_ID_TOSHIBA_SCC_ATA		0x01b4</span>

<span class="cm">/* PCI BARs */</span>
<span class="cp">#define SCC_CTRL_BAR		0</span>
<span class="cp">#define SCC_BMID_BAR		1</span>

<span class="cm">/* offset of CTRL registers */</span>
<span class="cp">#define SCC_CTL_PIOSHT		0x000</span>
<span class="cp">#define SCC_CTL_PIOCT		0x004</span>
<span class="cp">#define SCC_CTL_MDMACT		0x008</span>
<span class="cp">#define SCC_CTL_MCRCST		0x00C</span>
<span class="cp">#define SCC_CTL_SDMACT		0x010</span>
<span class="cp">#define SCC_CTL_SCRCST		0x014</span>
<span class="cp">#define SCC_CTL_UDENVT		0x018</span>
<span class="cp">#define SCC_CTL_TDVHSEL 	0x020</span>
<span class="cp">#define SCC_CTL_MODEREG 	0x024</span>
<span class="cp">#define SCC_CTL_ECMODE		0xF00</span>
<span class="cp">#define SCC_CTL_MAEA0		0xF50</span>
<span class="cp">#define SCC_CTL_MAEC0		0xF54</span>
<span class="cp">#define SCC_CTL_CCKCTRL 	0xFF0</span>

<span class="cm">/* offset of BMID registers */</span>
<span class="cp">#define SCC_DMA_CMD		0x000</span>
<span class="cp">#define SCC_DMA_STATUS		0x004</span>
<span class="cp">#define SCC_DMA_TABLE_OFS	0x008</span>
<span class="cp">#define SCC_DMA_INTMASK 	0x010</span>
<span class="cp">#define SCC_DMA_INTST		0x014</span>
<span class="cp">#define SCC_DMA_PTERADD 	0x018</span>
<span class="cp">#define SCC_REG_CMD_ADDR	0x020</span>
<span class="cp">#define SCC_REG_DATA		0x000</span>
<span class="cp">#define SCC_REG_ERR		0x004</span>
<span class="cp">#define SCC_REG_FEATURE 	0x004</span>
<span class="cp">#define SCC_REG_NSECT		0x008</span>
<span class="cp">#define SCC_REG_LBAL		0x00C</span>
<span class="cp">#define SCC_REG_LBAM		0x010</span>
<span class="cp">#define SCC_REG_LBAH		0x014</span>
<span class="cp">#define SCC_REG_DEVICE		0x018</span>
<span class="cp">#define SCC_REG_STATUS		0x01C</span>
<span class="cp">#define SCC_REG_CMD		0x01C</span>
<span class="cp">#define SCC_REG_ALTSTATUS	0x020</span>

<span class="cm">/* register value */</span>
<span class="cp">#define TDVHSEL_MASTER		0x00000001</span>
<span class="cp">#define TDVHSEL_SLAVE		0x00000004</span>

<span class="cp">#define MODE_JCUSFEN		0x00000080</span>

<span class="cp">#define ECMODE_VALUE		0x01</span>

<span class="cp">#define CCKCTRL_ATARESET	0x00040000</span>
<span class="cp">#define CCKCTRL_BUFCNT		0x00020000</span>
<span class="cp">#define CCKCTRL_CRST		0x00010000</span>
<span class="cp">#define CCKCTRL_OCLKEN		0x00000100</span>
<span class="cp">#define CCKCTRL_ATACLKOEN	0x00000002</span>
<span class="cp">#define CCKCTRL_LCLKEN		0x00000001</span>

<span class="cp">#define QCHCD_IOS_SS		0x00000001</span>

<span class="cp">#define QCHSD_STPDIAG		0x00020000</span>

<span class="cp">#define INTMASK_MSK		0xD1000012</span>
<span class="cp">#define INTSTS_SERROR		0x80000000</span>
<span class="cp">#define INTSTS_PRERR		0x40000000</span>
<span class="cp">#define INTSTS_RERR		0x10000000</span>
<span class="cp">#define INTSTS_ICERR		0x01000000</span>
<span class="cp">#define INTSTS_BMSINT		0x00000010</span>
<span class="cp">#define INTSTS_BMHE		0x00000008</span>
<span class="cp">#define INTSTS_IOIRQS		0x00000004</span>
<span class="cp">#define INTSTS_INTRQ		0x00000002</span>
<span class="cp">#define INTSTS_ACTEINT		0x00000001</span>


<span class="cm">/* PIO transfer mode table */</span>
<span class="cm">/* JCHST */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">JCHSTtbl</span><span class="p">[</span><span class="mi">2</span><span class="p">][</span><span class="mi">7</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span><span class="mh">0x0E</span><span class="p">,</span> <span class="mh">0x05</span><span class="p">,</span> <span class="mh">0x02</span><span class="p">,</span> <span class="mh">0x03</span><span class="p">,</span> <span class="mh">0x02</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">},</span>	<span class="cm">/* 100MHz */</span>
	<span class="p">{</span><span class="mh">0x13</span><span class="p">,</span> <span class="mh">0x07</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">,</span> <span class="mh">0x03</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">}</span>	<span class="cm">/* 133MHz */</span>
<span class="p">};</span>

<span class="cm">/* JCHHT */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">JCHHTtbl</span><span class="p">[</span><span class="mi">2</span><span class="p">][</span><span class="mi">7</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span><span class="mh">0x0E</span><span class="p">,</span> <span class="mh">0x02</span><span class="p">,</span> <span class="mh">0x02</span><span class="p">,</span> <span class="mh">0x02</span><span class="p">,</span> <span class="mh">0x02</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">},</span>	<span class="cm">/* 100MHz */</span>
	<span class="p">{</span><span class="mh">0x13</span><span class="p">,</span> <span class="mh">0x03</span><span class="p">,</span> <span class="mh">0x03</span><span class="p">,</span> <span class="mh">0x03</span><span class="p">,</span> <span class="mh">0x03</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">}</span>	<span class="cm">/* 133MHz */</span>
<span class="p">};</span>

<span class="cm">/* JCHCT */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">JCHCTtbl</span><span class="p">[</span><span class="mi">2</span><span class="p">][</span><span class="mi">7</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span><span class="mh">0x1D</span><span class="p">,</span> <span class="mh">0x1D</span><span class="p">,</span> <span class="mh">0x1C</span><span class="p">,</span> <span class="mh">0x0B</span><span class="p">,</span> <span class="mh">0x06</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">},</span>	<span class="cm">/* 100MHz */</span>
	<span class="p">{</span><span class="mh">0x27</span><span class="p">,</span> <span class="mh">0x26</span><span class="p">,</span> <span class="mh">0x26</span><span class="p">,</span> <span class="mh">0x0E</span><span class="p">,</span> <span class="mh">0x09</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">}</span>	<span class="cm">/* 133MHz */</span>
<span class="p">};</span>

<span class="cm">/* DMA transfer mode  table */</span>
<span class="cm">/* JCHDCTM/JCHDCTS */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">JCHDCTxtbl</span><span class="p">[</span><span class="mi">2</span><span class="p">][</span><span class="mi">7</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span><span class="mh">0x0A</span><span class="p">,</span> <span class="mh">0x06</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">,</span> <span class="mh">0x03</span><span class="p">,</span> <span class="mh">0x01</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">},</span>	<span class="cm">/* 100MHz */</span>
	<span class="p">{</span><span class="mh">0x0E</span><span class="p">,</span> <span class="mh">0x09</span><span class="p">,</span> <span class="mh">0x06</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">,</span> <span class="mh">0x02</span><span class="p">,</span> <span class="mh">0x01</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">}</span>	<span class="cm">/* 133MHz */</span>
<span class="p">};</span>

<span class="cm">/* JCSTWTM/JCSTWTS  */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">JCSTWTxtbl</span><span class="p">[</span><span class="mi">2</span><span class="p">][</span><span class="mi">7</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span><span class="mh">0x06</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">,</span> <span class="mh">0x03</span><span class="p">,</span> <span class="mh">0x02</span><span class="p">,</span> <span class="mh">0x02</span><span class="p">,</span> <span class="mh">0x02</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">},</span>	<span class="cm">/* 100MHz */</span>
	<span class="p">{</span><span class="mh">0x09</span><span class="p">,</span> <span class="mh">0x06</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">,</span> <span class="mh">0x02</span><span class="p">,</span> <span class="mh">0x02</span><span class="p">,</span> <span class="mh">0x02</span><span class="p">,</span> <span class="mh">0x02</span><span class="p">}</span>	<span class="cm">/* 133MHz */</span>
<span class="p">};</span>

<span class="cm">/* JCTSS */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">JCTSStbl</span><span class="p">[</span><span class="mi">2</span><span class="p">][</span><span class="mi">7</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span><span class="mh">0x05</span><span class="p">,</span> <span class="mh">0x05</span><span class="p">,</span> <span class="mh">0x05</span><span class="p">,</span> <span class="mh">0x05</span><span class="p">,</span> <span class="mh">0x05</span><span class="p">,</span> <span class="mh">0x05</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">},</span>	<span class="cm">/* 100MHz */</span>
	<span class="p">{</span><span class="mh">0x05</span><span class="p">,</span> <span class="mh">0x05</span><span class="p">,</span> <span class="mh">0x05</span><span class="p">,</span> <span class="mh">0x05</span><span class="p">,</span> <span class="mh">0x05</span><span class="p">,</span> <span class="mh">0x05</span><span class="p">,</span> <span class="mh">0x05</span><span class="p">}</span>	<span class="cm">/* 133MHz */</span>
<span class="p">};</span>

<span class="cm">/* JCENVT */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">JCENVTtbl</span><span class="p">[</span><span class="mi">2</span><span class="p">][</span><span class="mi">7</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span><span class="mh">0x01</span><span class="p">,</span> <span class="mh">0x01</span><span class="p">,</span> <span class="mh">0x01</span><span class="p">,</span> <span class="mh">0x01</span><span class="p">,</span> <span class="mh">0x01</span><span class="p">,</span> <span class="mh">0x01</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">},</span>	<span class="cm">/* 100MHz */</span>
	<span class="p">{</span><span class="mh">0x02</span><span class="p">,</span> <span class="mh">0x02</span><span class="p">,</span> <span class="mh">0x02</span><span class="p">,</span> <span class="mh">0x02</span><span class="p">,</span> <span class="mh">0x02</span><span class="p">,</span> <span class="mh">0x02</span><span class="p">,</span> <span class="mh">0x02</span><span class="p">}</span>	<span class="cm">/* 133MHz */</span>
<span class="p">};</span>

<span class="cm">/* JCACTSELS/JCACTSELM */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">JCACTSELtbl</span><span class="p">[</span><span class="mi">2</span><span class="p">][</span><span class="mi">7</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span><span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x01</span><span class="p">,</span> <span class="mh">0x01</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">},</span>	<span class="cm">/* 100MHz */</span>
	<span class="p">{</span><span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x01</span><span class="p">}</span>	<span class="cm">/* 133MHz */</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">pci_device_id</span> <span class="n">scc_pci_tbl</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="n">PCI_VDEVICE</span><span class="p">(</span><span class="n">TOSHIBA_2</span><span class="p">,</span> <span class="n">PCI_DEVICE_ID_TOSHIBA_SCC_ATA</span><span class="p">),</span> <span class="mi">0</span><span class="p">},</span>
	<span class="p">{</span> <span class="p">}</span>	<span class="cm">/* terminate list */</span>
<span class="p">};</span>

<span class="cm">/**</span>
<span class="cm"> *	scc_set_piomode - Initialize host controller PATA PIO timings</span>
<span class="cm"> *	@ap: Port whose timings we are configuring</span>
<span class="cm"> *	@adev: um</span>
<span class="cm"> *</span>
<span class="cm"> *	Set PIO mode for device.</span>
<span class="cm"> *</span>
<span class="cm"> *	LOCKING:</span>
<span class="cm"> *	None (inherited from caller).</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">scc_set_piomode</span> <span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">,</span> <span class="k">struct</span> <span class="n">ata_device</span> <span class="o">*</span><span class="n">adev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">pio</span> <span class="o">=</span> <span class="n">adev</span><span class="o">-&gt;</span><span class="n">pio_mode</span> <span class="o">-</span> <span class="n">XFER_PIO_0</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">ctrl_base</span> <span class="o">=</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">iomap</span><span class="p">[</span><span class="n">SCC_CTRL_BAR</span><span class="p">];</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">cckctrl_port</span> <span class="o">=</span> <span class="n">ctrl_base</span> <span class="o">+</span> <span class="n">SCC_CTL_CCKCTRL</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">piosht_port</span> <span class="o">=</span> <span class="n">ctrl_base</span> <span class="o">+</span> <span class="n">SCC_CTL_PIOSHT</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">pioct_port</span> <span class="o">=</span> <span class="n">ctrl_base</span> <span class="o">+</span> <span class="n">SCC_CTL_PIOCT</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">reg</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">offset</span><span class="p">;</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="n">in_be32</span><span class="p">(</span><span class="n">cckctrl_port</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">reg</span> <span class="o">&amp;</span> <span class="n">CCKCTRL_ATACLKOEN</span><span class="p">)</span>
		<span class="n">offset</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>	<span class="cm">/* 133MHz */</span>
	<span class="k">else</span>
		<span class="n">offset</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>	<span class="cm">/* 100MHz */</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="n">JCHSTtbl</span><span class="p">[</span><span class="n">offset</span><span class="p">][</span><span class="n">pio</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span> <span class="o">|</span> <span class="n">JCHHTtbl</span><span class="p">[</span><span class="n">offset</span><span class="p">][</span><span class="n">pio</span><span class="p">];</span>
	<span class="n">out_be32</span><span class="p">(</span><span class="n">piosht_port</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
	<span class="n">reg</span> <span class="o">=</span> <span class="n">JCHCTtbl</span><span class="p">[</span><span class="n">offset</span><span class="p">][</span><span class="n">pio</span><span class="p">];</span>
	<span class="n">out_be32</span><span class="p">(</span><span class="n">pioct_port</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *	scc_set_dmamode - Initialize host controller PATA DMA timings</span>
<span class="cm"> *	@ap: Port whose timings we are configuring</span>
<span class="cm"> *	@adev: um</span>
<span class="cm"> *</span>
<span class="cm"> *	Set UDMA mode for device.</span>
<span class="cm"> *</span>
<span class="cm"> *	LOCKING:</span>
<span class="cm"> *	None (inherited from caller).</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">scc_set_dmamode</span> <span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">,</span> <span class="k">struct</span> <span class="n">ata_device</span> <span class="o">*</span><span class="n">adev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">udma</span> <span class="o">=</span> <span class="n">adev</span><span class="o">-&gt;</span><span class="n">dma_mode</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">is_slave</span> <span class="o">=</span> <span class="p">(</span><span class="n">adev</span><span class="o">-&gt;</span><span class="n">devno</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">u8</span> <span class="n">speed</span> <span class="o">=</span> <span class="n">udma</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">ctrl_base</span> <span class="o">=</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">iomap</span><span class="p">[</span><span class="n">SCC_CTRL_BAR</span><span class="p">];</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">cckctrl_port</span> <span class="o">=</span> <span class="n">ctrl_base</span> <span class="o">+</span> <span class="n">SCC_CTL_CCKCTRL</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">mdmact_port</span> <span class="o">=</span> <span class="n">ctrl_base</span> <span class="o">+</span> <span class="n">SCC_CTL_MDMACT</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">mcrcst_port</span> <span class="o">=</span> <span class="n">ctrl_base</span> <span class="o">+</span> <span class="n">SCC_CTL_MCRCST</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">sdmact_port</span> <span class="o">=</span> <span class="n">ctrl_base</span> <span class="o">+</span> <span class="n">SCC_CTL_SDMACT</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">scrcst_port</span> <span class="o">=</span> <span class="n">ctrl_base</span> <span class="o">+</span> <span class="n">SCC_CTL_SCRCST</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">udenvt_port</span> <span class="o">=</span> <span class="n">ctrl_base</span> <span class="o">+</span> <span class="n">SCC_CTL_UDENVT</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">tdvhsel_port</span> <span class="o">=</span> <span class="n">ctrl_base</span> <span class="o">+</span> <span class="n">SCC_CTL_TDVHSEL</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">offset</span><span class="p">,</span> <span class="n">idx</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">in_be32</span><span class="p">(</span><span class="n">cckctrl_port</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">CCKCTRL_ATACLKOEN</span><span class="p">)</span>
		<span class="n">offset</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>	<span class="cm">/* 133MHz */</span>
	<span class="k">else</span>
		<span class="n">offset</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>	<span class="cm">/* 100MHz */</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">speed</span> <span class="o">&gt;=</span> <span class="n">XFER_UDMA_0</span><span class="p">)</span>
		<span class="n">idx</span> <span class="o">=</span> <span class="n">speed</span> <span class="o">-</span> <span class="n">XFER_UDMA_0</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">is_slave</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">out_be32</span><span class="p">(</span><span class="n">sdmact_port</span><span class="p">,</span> <span class="n">JCHDCTxtbl</span><span class="p">[</span><span class="n">offset</span><span class="p">][</span><span class="n">idx</span><span class="p">]);</span>
		<span class="n">out_be32</span><span class="p">(</span><span class="n">scrcst_port</span><span class="p">,</span> <span class="n">JCSTWTxtbl</span><span class="p">[</span><span class="n">offset</span><span class="p">][</span><span class="n">idx</span><span class="p">]);</span>
		<span class="n">out_be32</span><span class="p">(</span><span class="n">tdvhsel_port</span><span class="p">,</span>
			 <span class="p">(</span><span class="n">in_be32</span><span class="p">(</span><span class="n">tdvhsel_port</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">TDVHSEL_SLAVE</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">JCACTSELtbl</span><span class="p">[</span><span class="n">offset</span><span class="p">][</span><span class="n">idx</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">));</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">out_be32</span><span class="p">(</span><span class="n">mdmact_port</span><span class="p">,</span> <span class="n">JCHDCTxtbl</span><span class="p">[</span><span class="n">offset</span><span class="p">][</span><span class="n">idx</span><span class="p">]);</span>
		<span class="n">out_be32</span><span class="p">(</span><span class="n">mcrcst_port</span><span class="p">,</span> <span class="n">JCSTWTxtbl</span><span class="p">[</span><span class="n">offset</span><span class="p">][</span><span class="n">idx</span><span class="p">]);</span>
		<span class="n">out_be32</span><span class="p">(</span><span class="n">tdvhsel_port</span><span class="p">,</span>
			 <span class="p">(</span><span class="n">in_be32</span><span class="p">(</span><span class="n">tdvhsel_port</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">TDVHSEL_MASTER</span><span class="p">)</span> <span class="o">|</span> <span class="n">JCACTSELtbl</span><span class="p">[</span><span class="n">offset</span><span class="p">][</span><span class="n">idx</span><span class="p">]);</span>
	<span class="p">}</span>
	<span class="n">out_be32</span><span class="p">(</span><span class="n">udenvt_port</span><span class="p">,</span>
		 <span class="n">JCTSStbl</span><span class="p">[</span><span class="n">offset</span><span class="p">][</span><span class="n">idx</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span> <span class="o">|</span> <span class="n">JCENVTtbl</span><span class="p">[</span><span class="n">offset</span><span class="p">][</span><span class="n">idx</span><span class="p">]);</span>
<span class="p">}</span>

<span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">scc_mode_filter</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_device</span> <span class="o">*</span><span class="n">adev</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">mask</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* errata A308 workaround: limit ATAPI UDMA mode to UDMA4 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">adev</span><span class="o">-&gt;</span><span class="n">class</span> <span class="o">==</span> <span class="n">ATA_DEV_ATAPI</span> <span class="o">&amp;&amp;</span>
	    <span class="p">(</span><span class="n">mask</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mh">0xE0</span> <span class="o">&lt;&lt;</span> <span class="n">ATA_SHIFT_UDMA</span><span class="p">)))</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;%s: limit ATAPI UDMA to UDMA4</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">DRV_NAME</span><span class="p">);</span>
		<span class="n">mask</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mh">0xE0</span> <span class="o">&lt;&lt;</span> <span class="n">ATA_SHIFT_UDMA</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">mask</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *	scc_tf_load - send taskfile registers to host controller</span>
<span class="cm"> *	@ap: Port to which output is sent</span>
<span class="cm"> *	@tf: ATA taskfile register set</span>
<span class="cm"> *</span>
<span class="cm"> *	Note: Original code is ata_sff_tf_load().</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">scc_tf_load</span> <span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">,</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">ata_taskfile</span> <span class="o">*</span><span class="n">tf</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ata_ioports</span> <span class="o">*</span><span class="n">ioaddr</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">ioaddr</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">is_addr</span> <span class="o">=</span> <span class="n">tf</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">ATA_TFLAG_ISADDR</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">tf</span><span class="o">-&gt;</span><span class="n">ctl</span> <span class="o">!=</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">last_ctl</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">out_be32</span><span class="p">(</span><span class="n">ioaddr</span><span class="o">-&gt;</span><span class="n">ctl_addr</span><span class="p">,</span> <span class="n">tf</span><span class="o">-&gt;</span><span class="n">ctl</span><span class="p">);</span>
		<span class="n">ap</span><span class="o">-&gt;</span><span class="n">last_ctl</span> <span class="o">=</span> <span class="n">tf</span><span class="o">-&gt;</span><span class="n">ctl</span><span class="p">;</span>
		<span class="n">ata_wait_idle</span><span class="p">(</span><span class="n">ap</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">is_addr</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">tf</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">ATA_TFLAG_LBA48</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">out_be32</span><span class="p">(</span><span class="n">ioaddr</span><span class="o">-&gt;</span><span class="n">feature_addr</span><span class="p">,</span> <span class="n">tf</span><span class="o">-&gt;</span><span class="n">hob_feature</span><span class="p">);</span>
		<span class="n">out_be32</span><span class="p">(</span><span class="n">ioaddr</span><span class="o">-&gt;</span><span class="n">nsect_addr</span><span class="p">,</span> <span class="n">tf</span><span class="o">-&gt;</span><span class="n">hob_nsect</span><span class="p">);</span>
		<span class="n">out_be32</span><span class="p">(</span><span class="n">ioaddr</span><span class="o">-&gt;</span><span class="n">lbal_addr</span><span class="p">,</span> <span class="n">tf</span><span class="o">-&gt;</span><span class="n">hob_lbal</span><span class="p">);</span>
		<span class="n">out_be32</span><span class="p">(</span><span class="n">ioaddr</span><span class="o">-&gt;</span><span class="n">lbam_addr</span><span class="p">,</span> <span class="n">tf</span><span class="o">-&gt;</span><span class="n">hob_lbam</span><span class="p">);</span>
		<span class="n">out_be32</span><span class="p">(</span><span class="n">ioaddr</span><span class="o">-&gt;</span><span class="n">lbah_addr</span><span class="p">,</span> <span class="n">tf</span><span class="o">-&gt;</span><span class="n">hob_lbah</span><span class="p">);</span>
		<span class="n">VPRINTK</span><span class="p">(</span><span class="s">&quot;hob: feat 0x%X nsect 0x%X, lba 0x%X 0x%X 0x%X</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">tf</span><span class="o">-&gt;</span><span class="n">hob_feature</span><span class="p">,</span>
			<span class="n">tf</span><span class="o">-&gt;</span><span class="n">hob_nsect</span><span class="p">,</span>
			<span class="n">tf</span><span class="o">-&gt;</span><span class="n">hob_lbal</span><span class="p">,</span>
			<span class="n">tf</span><span class="o">-&gt;</span><span class="n">hob_lbam</span><span class="p">,</span>
			<span class="n">tf</span><span class="o">-&gt;</span><span class="n">hob_lbah</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">is_addr</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">out_be32</span><span class="p">(</span><span class="n">ioaddr</span><span class="o">-&gt;</span><span class="n">feature_addr</span><span class="p">,</span> <span class="n">tf</span><span class="o">-&gt;</span><span class="n">feature</span><span class="p">);</span>
		<span class="n">out_be32</span><span class="p">(</span><span class="n">ioaddr</span><span class="o">-&gt;</span><span class="n">nsect_addr</span><span class="p">,</span> <span class="n">tf</span><span class="o">-&gt;</span><span class="n">nsect</span><span class="p">);</span>
		<span class="n">out_be32</span><span class="p">(</span><span class="n">ioaddr</span><span class="o">-&gt;</span><span class="n">lbal_addr</span><span class="p">,</span> <span class="n">tf</span><span class="o">-&gt;</span><span class="n">lbal</span><span class="p">);</span>
		<span class="n">out_be32</span><span class="p">(</span><span class="n">ioaddr</span><span class="o">-&gt;</span><span class="n">lbam_addr</span><span class="p">,</span> <span class="n">tf</span><span class="o">-&gt;</span><span class="n">lbam</span><span class="p">);</span>
		<span class="n">out_be32</span><span class="p">(</span><span class="n">ioaddr</span><span class="o">-&gt;</span><span class="n">lbah_addr</span><span class="p">,</span> <span class="n">tf</span><span class="o">-&gt;</span><span class="n">lbah</span><span class="p">);</span>
		<span class="n">VPRINTK</span><span class="p">(</span><span class="s">&quot;feat 0x%X nsect 0x%X lba 0x%X 0x%X 0x%X</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">tf</span><span class="o">-&gt;</span><span class="n">feature</span><span class="p">,</span>
			<span class="n">tf</span><span class="o">-&gt;</span><span class="n">nsect</span><span class="p">,</span>
			<span class="n">tf</span><span class="o">-&gt;</span><span class="n">lbal</span><span class="p">,</span>
			<span class="n">tf</span><span class="o">-&gt;</span><span class="n">lbam</span><span class="p">,</span>
			<span class="n">tf</span><span class="o">-&gt;</span><span class="n">lbah</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">tf</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">ATA_TFLAG_DEVICE</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">out_be32</span><span class="p">(</span><span class="n">ioaddr</span><span class="o">-&gt;</span><span class="n">device_addr</span><span class="p">,</span> <span class="n">tf</span><span class="o">-&gt;</span><span class="n">device</span><span class="p">);</span>
		<span class="n">VPRINTK</span><span class="p">(</span><span class="s">&quot;device 0x%X</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">tf</span><span class="o">-&gt;</span><span class="n">device</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">ata_wait_idle</span><span class="p">(</span><span class="n">ap</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *	scc_check_status - Read device status reg &amp; clear interrupt</span>
<span class="cm"> *	@ap: port where the device is</span>
<span class="cm"> *</span>
<span class="cm"> *	Note: Original code is ata_check_status().</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="n">u8</span> <span class="nf">scc_check_status</span> <span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">in_be32</span><span class="p">(</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">ioaddr</span><span class="p">.</span><span class="n">status_addr</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *	scc_tf_read - input device&#39;s ATA taskfile shadow registers</span>
<span class="cm"> *	@ap: Port from which input is read</span>
<span class="cm"> *	@tf: ATA taskfile register set for storing input</span>
<span class="cm"> *</span>
<span class="cm"> *	Note: Original code is ata_sff_tf_read().</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">scc_tf_read</span> <span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">,</span> <span class="k">struct</span> <span class="n">ata_taskfile</span> <span class="o">*</span><span class="n">tf</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ata_ioports</span> <span class="o">*</span><span class="n">ioaddr</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">ioaddr</span><span class="p">;</span>

	<span class="n">tf</span><span class="o">-&gt;</span><span class="n">command</span> <span class="o">=</span> <span class="n">scc_check_status</span><span class="p">(</span><span class="n">ap</span><span class="p">);</span>
	<span class="n">tf</span><span class="o">-&gt;</span><span class="n">feature</span> <span class="o">=</span> <span class="n">in_be32</span><span class="p">(</span><span class="n">ioaddr</span><span class="o">-&gt;</span><span class="n">error_addr</span><span class="p">);</span>
	<span class="n">tf</span><span class="o">-&gt;</span><span class="n">nsect</span> <span class="o">=</span> <span class="n">in_be32</span><span class="p">(</span><span class="n">ioaddr</span><span class="o">-&gt;</span><span class="n">nsect_addr</span><span class="p">);</span>
	<span class="n">tf</span><span class="o">-&gt;</span><span class="n">lbal</span> <span class="o">=</span> <span class="n">in_be32</span><span class="p">(</span><span class="n">ioaddr</span><span class="o">-&gt;</span><span class="n">lbal_addr</span><span class="p">);</span>
	<span class="n">tf</span><span class="o">-&gt;</span><span class="n">lbam</span> <span class="o">=</span> <span class="n">in_be32</span><span class="p">(</span><span class="n">ioaddr</span><span class="o">-&gt;</span><span class="n">lbam_addr</span><span class="p">);</span>
	<span class="n">tf</span><span class="o">-&gt;</span><span class="n">lbah</span> <span class="o">=</span> <span class="n">in_be32</span><span class="p">(</span><span class="n">ioaddr</span><span class="o">-&gt;</span><span class="n">lbah_addr</span><span class="p">);</span>
	<span class="n">tf</span><span class="o">-&gt;</span><span class="n">device</span> <span class="o">=</span> <span class="n">in_be32</span><span class="p">(</span><span class="n">ioaddr</span><span class="o">-&gt;</span><span class="n">device_addr</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">tf</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">ATA_TFLAG_LBA48</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">out_be32</span><span class="p">(</span><span class="n">ioaddr</span><span class="o">-&gt;</span><span class="n">ctl_addr</span><span class="p">,</span> <span class="n">tf</span><span class="o">-&gt;</span><span class="n">ctl</span> <span class="o">|</span> <span class="n">ATA_HOB</span><span class="p">);</span>
		<span class="n">tf</span><span class="o">-&gt;</span><span class="n">hob_feature</span> <span class="o">=</span> <span class="n">in_be32</span><span class="p">(</span><span class="n">ioaddr</span><span class="o">-&gt;</span><span class="n">error_addr</span><span class="p">);</span>
		<span class="n">tf</span><span class="o">-&gt;</span><span class="n">hob_nsect</span> <span class="o">=</span> <span class="n">in_be32</span><span class="p">(</span><span class="n">ioaddr</span><span class="o">-&gt;</span><span class="n">nsect_addr</span><span class="p">);</span>
		<span class="n">tf</span><span class="o">-&gt;</span><span class="n">hob_lbal</span> <span class="o">=</span> <span class="n">in_be32</span><span class="p">(</span><span class="n">ioaddr</span><span class="o">-&gt;</span><span class="n">lbal_addr</span><span class="p">);</span>
		<span class="n">tf</span><span class="o">-&gt;</span><span class="n">hob_lbam</span> <span class="o">=</span> <span class="n">in_be32</span><span class="p">(</span><span class="n">ioaddr</span><span class="o">-&gt;</span><span class="n">lbam_addr</span><span class="p">);</span>
		<span class="n">tf</span><span class="o">-&gt;</span><span class="n">hob_lbah</span> <span class="o">=</span> <span class="n">in_be32</span><span class="p">(</span><span class="n">ioaddr</span><span class="o">-&gt;</span><span class="n">lbah_addr</span><span class="p">);</span>
		<span class="n">out_be32</span><span class="p">(</span><span class="n">ioaddr</span><span class="o">-&gt;</span><span class="n">ctl_addr</span><span class="p">,</span> <span class="n">tf</span><span class="o">-&gt;</span><span class="n">ctl</span><span class="p">);</span>
		<span class="n">ap</span><span class="o">-&gt;</span><span class="n">last_ctl</span> <span class="o">=</span> <span class="n">tf</span><span class="o">-&gt;</span><span class="n">ctl</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *	scc_exec_command - issue ATA command to host controller</span>
<span class="cm"> *	@ap: port to which command is being issued</span>
<span class="cm"> *	@tf: ATA taskfile register set</span>
<span class="cm"> *</span>
<span class="cm"> *	Note: Original code is ata_sff_exec_command().</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">scc_exec_command</span> <span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">,</span>
			      <span class="k">const</span> <span class="k">struct</span> <span class="n">ata_taskfile</span> <span class="o">*</span><span class="n">tf</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">DPRINTK</span><span class="p">(</span><span class="s">&quot;ata%u: cmd 0x%X</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">print_id</span><span class="p">,</span> <span class="n">tf</span><span class="o">-&gt;</span><span class="n">command</span><span class="p">);</span>

	<span class="n">out_be32</span><span class="p">(</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">ioaddr</span><span class="p">.</span><span class="n">command_addr</span><span class="p">,</span> <span class="n">tf</span><span class="o">-&gt;</span><span class="n">command</span><span class="p">);</span>
	<span class="n">ata_sff_pause</span><span class="p">(</span><span class="n">ap</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *	scc_check_altstatus - Read device alternate status reg</span>
<span class="cm"> *	@ap: port where the device is</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="n">u8</span> <span class="nf">scc_check_altstatus</span> <span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">in_be32</span><span class="p">(</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">ioaddr</span><span class="p">.</span><span class="n">altstatus_addr</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *	scc_dev_select - Select device 0/1 on ATA bus</span>
<span class="cm"> *	@ap: ATA channel to manipulate</span>
<span class="cm"> *	@device: ATA device (numbered from zero) to select</span>
<span class="cm"> *</span>
<span class="cm"> *	Note: Original code is ata_sff_dev_select().</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">scc_dev_select</span> <span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">device</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u8</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">device</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">ATA_DEVICE_OBS</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">ATA_DEVICE_OBS</span> <span class="o">|</span> <span class="n">ATA_DEV1</span><span class="p">;</span>

	<span class="n">out_be32</span><span class="p">(</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">ioaddr</span><span class="p">.</span><span class="n">device_addr</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">ata_sff_pause</span><span class="p">(</span><span class="n">ap</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *	scc_set_devctl - Write device control reg</span>
<span class="cm"> *	@ap: port where the device is</span>
<span class="cm"> *	@ctl: value to write</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">scc_set_devctl</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">,</span> <span class="n">u8</span> <span class="n">ctl</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">out_be32</span><span class="p">(</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">ioaddr</span><span class="p">.</span><span class="n">ctl_addr</span><span class="p">,</span> <span class="n">ctl</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *	scc_bmdma_setup - Set up PCI IDE BMDMA transaction</span>
<span class="cm"> *	@qc: Info associated with this ATA transaction.</span>
<span class="cm"> *</span>
<span class="cm"> *	Note: Original code is ata_bmdma_setup().</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">scc_bmdma_setup</span> <span class="p">(</span><span class="k">struct</span> <span class="n">ata_queued_cmd</span> <span class="o">*</span><span class="n">qc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span> <span class="o">=</span> <span class="n">qc</span><span class="o">-&gt;</span><span class="n">ap</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">rw</span> <span class="o">=</span> <span class="p">(</span><span class="n">qc</span><span class="o">-&gt;</span><span class="n">tf</span><span class="p">.</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">ATA_TFLAG_WRITE</span><span class="p">);</span>
	<span class="n">u8</span> <span class="n">dmactl</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">mmio</span> <span class="o">=</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">ioaddr</span><span class="p">.</span><span class="n">bmdma_addr</span><span class="p">;</span>

	<span class="cm">/* load PRD table addr */</span>
	<span class="n">out_be32</span><span class="p">(</span><span class="n">mmio</span> <span class="o">+</span> <span class="n">SCC_DMA_TABLE_OFS</span><span class="p">,</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">bmdma_prd_dma</span><span class="p">);</span>

	<span class="cm">/* specify data direction, triple-check start bit is clear */</span>
	<span class="n">dmactl</span> <span class="o">=</span> <span class="n">in_be32</span><span class="p">(</span><span class="n">mmio</span> <span class="o">+</span> <span class="n">SCC_DMA_CMD</span><span class="p">);</span>
	<span class="n">dmactl</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">ATA_DMA_WR</span> <span class="o">|</span> <span class="n">ATA_DMA_START</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">rw</span><span class="p">)</span>
		<span class="n">dmactl</span> <span class="o">|=</span> <span class="n">ATA_DMA_WR</span><span class="p">;</span>
	<span class="n">out_be32</span><span class="p">(</span><span class="n">mmio</span> <span class="o">+</span> <span class="n">SCC_DMA_CMD</span><span class="p">,</span> <span class="n">dmactl</span><span class="p">);</span>

	<span class="cm">/* issue r/w command */</span>
	<span class="n">ap</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">sff_exec_command</span><span class="p">(</span><span class="n">ap</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">qc</span><span class="o">-&gt;</span><span class="n">tf</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *	scc_bmdma_start - Start a PCI IDE BMDMA transaction</span>
<span class="cm"> *	@qc: Info associated with this ATA transaction.</span>
<span class="cm"> *</span>
<span class="cm"> *	Note: Original code is ata_bmdma_start().</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">scc_bmdma_start</span> <span class="p">(</span><span class="k">struct</span> <span class="n">ata_queued_cmd</span> <span class="o">*</span><span class="n">qc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span> <span class="o">=</span> <span class="n">qc</span><span class="o">-&gt;</span><span class="n">ap</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">dmactl</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">mmio</span> <span class="o">=</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">ioaddr</span><span class="p">.</span><span class="n">bmdma_addr</span><span class="p">;</span>

	<span class="cm">/* start host DMA transaction */</span>
	<span class="n">dmactl</span> <span class="o">=</span> <span class="n">in_be32</span><span class="p">(</span><span class="n">mmio</span> <span class="o">+</span> <span class="n">SCC_DMA_CMD</span><span class="p">);</span>
	<span class="n">out_be32</span><span class="p">(</span><span class="n">mmio</span> <span class="o">+</span> <span class="n">SCC_DMA_CMD</span><span class="p">,</span> <span class="n">dmactl</span> <span class="o">|</span> <span class="n">ATA_DMA_START</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *	scc_devchk - PATA device presence detection</span>
<span class="cm"> *	@ap: ATA channel to examine</span>
<span class="cm"> *	@device: Device to examine (starting at zero)</span>
<span class="cm"> *</span>
<span class="cm"> *	Note: Original code is ata_devchk().</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="nf">scc_devchk</span> <span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">,</span>
				<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">device</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ata_ioports</span> <span class="o">*</span><span class="n">ioaddr</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">ioaddr</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">nsect</span><span class="p">,</span> <span class="n">lbal</span><span class="p">;</span>

	<span class="n">ap</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">sff_dev_select</span><span class="p">(</span><span class="n">ap</span><span class="p">,</span> <span class="n">device</span><span class="p">);</span>

	<span class="n">out_be32</span><span class="p">(</span><span class="n">ioaddr</span><span class="o">-&gt;</span><span class="n">nsect_addr</span><span class="p">,</span> <span class="mh">0x55</span><span class="p">);</span>
	<span class="n">out_be32</span><span class="p">(</span><span class="n">ioaddr</span><span class="o">-&gt;</span><span class="n">lbal_addr</span><span class="p">,</span> <span class="mh">0xaa</span><span class="p">);</span>

	<span class="n">out_be32</span><span class="p">(</span><span class="n">ioaddr</span><span class="o">-&gt;</span><span class="n">nsect_addr</span><span class="p">,</span> <span class="mh">0xaa</span><span class="p">);</span>
	<span class="n">out_be32</span><span class="p">(</span><span class="n">ioaddr</span><span class="o">-&gt;</span><span class="n">lbal_addr</span><span class="p">,</span> <span class="mh">0x55</span><span class="p">);</span>

	<span class="n">out_be32</span><span class="p">(</span><span class="n">ioaddr</span><span class="o">-&gt;</span><span class="n">nsect_addr</span><span class="p">,</span> <span class="mh">0x55</span><span class="p">);</span>
	<span class="n">out_be32</span><span class="p">(</span><span class="n">ioaddr</span><span class="o">-&gt;</span><span class="n">lbal_addr</span><span class="p">,</span> <span class="mh">0xaa</span><span class="p">);</span>

	<span class="n">nsect</span> <span class="o">=</span> <span class="n">in_be32</span><span class="p">(</span><span class="n">ioaddr</span><span class="o">-&gt;</span><span class="n">nsect_addr</span><span class="p">);</span>
	<span class="n">lbal</span> <span class="o">=</span> <span class="n">in_be32</span><span class="p">(</span><span class="n">ioaddr</span><span class="o">-&gt;</span><span class="n">lbal_addr</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">nsect</span> <span class="o">==</span> <span class="mh">0x55</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">lbal</span> <span class="o">==</span> <span class="mh">0xaa</span><span class="p">))</span>
		<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>	<span class="cm">/* we found a device */</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>		<span class="cm">/* nothing found */</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *	scc_wait_after_reset - wait for devices to become ready after reset</span>
<span class="cm"> *</span>
<span class="cm"> *	Note: Original code is ata_sff_wait_after_reset</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">scc_wait_after_reset</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_link</span> <span class="o">*</span><span class="n">link</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">devmask</span><span class="p">,</span>
				<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">deadline</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span> <span class="o">=</span> <span class="n">link</span><span class="o">-&gt;</span><span class="n">ap</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ata_ioports</span> <span class="o">*</span><span class="n">ioaddr</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">ioaddr</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dev0</span> <span class="o">=</span> <span class="n">devmask</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dev1</span> <span class="o">=</span> <span class="n">devmask</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">rc</span><span class="p">,</span> <span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* Spec mandates &quot;&gt;= 2ms&quot; before checking status.  We wait</span>
<span class="cm">	 * 150ms, because that was the magic delay used for ATAPI</span>
<span class="cm">	 * devices in Hale Landis&#39;s ATADRVR, for the period of time</span>
<span class="cm">	 * between when the ATA command register is written, and then</span>
<span class="cm">	 * status is checked.  Because waiting for &quot;a while&quot; before</span>
<span class="cm">	 * checking status is fine, post SRST, we perform this magic</span>
<span class="cm">	 * delay here as well.</span>
<span class="cm">	 *</span>
<span class="cm">	 * Old drivers/ide uses the 2mS rule and then waits for ready.</span>
<span class="cm">	 */</span>
	<span class="n">ata_msleep</span><span class="p">(</span><span class="n">ap</span><span class="p">,</span> <span class="mi">150</span><span class="p">);</span>

	<span class="cm">/* always check readiness of the master device */</span>
	<span class="n">rc</span> <span class="o">=</span> <span class="n">ata_sff_wait_ready</span><span class="p">(</span><span class="n">link</span><span class="p">,</span> <span class="n">deadline</span><span class="p">);</span>
	<span class="cm">/* -ENODEV means the odd clown forgot the D7 pulldown resistor</span>
<span class="cm">	 * and TF status is 0xff, bail out on it too.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rc</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">rc</span><span class="p">;</span>

	<span class="cm">/* if device 1 was found in ata_devchk, wait for register</span>
<span class="cm">	 * access briefly, then wait for BSY to clear.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dev1</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

		<span class="n">ap</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">sff_dev_select</span><span class="p">(</span><span class="n">ap</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>

		<span class="cm">/* Wait for register access.  Some ATAPI devices fail</span>
<span class="cm">		 * to set nsect/lbal after reset, so don&#39;t waste too</span>
<span class="cm">		 * much time on it.  We&#39;re gonna wait for !BSY anyway.</span>
<span class="cm">		 */</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">2</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">u8</span> <span class="n">nsect</span><span class="p">,</span> <span class="n">lbal</span><span class="p">;</span>

			<span class="n">nsect</span> <span class="o">=</span> <span class="n">in_be32</span><span class="p">(</span><span class="n">ioaddr</span><span class="o">-&gt;</span><span class="n">nsect_addr</span><span class="p">);</span>
			<span class="n">lbal</span> <span class="o">=</span> <span class="n">in_be32</span><span class="p">(</span><span class="n">ioaddr</span><span class="o">-&gt;</span><span class="n">lbal_addr</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">((</span><span class="n">nsect</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">lbal</span> <span class="o">==</span> <span class="mi">1</span><span class="p">))</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="n">ata_msleep</span><span class="p">(</span><span class="n">ap</span><span class="p">,</span> <span class="mi">50</span><span class="p">);</span>	<span class="cm">/* give drive a breather */</span>
		<span class="p">}</span>

		<span class="n">rc</span> <span class="o">=</span> <span class="n">ata_sff_wait_ready</span><span class="p">(</span><span class="n">link</span><span class="p">,</span> <span class="n">deadline</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rc</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">rc</span> <span class="o">!=</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">)</span>
				<span class="k">return</span> <span class="n">rc</span><span class="p">;</span>
			<span class="n">ret</span> <span class="o">=</span> <span class="n">rc</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="cm">/* is all this really necessary? */</span>
	<span class="n">ap</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">sff_dev_select</span><span class="p">(</span><span class="n">ap</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dev1</span><span class="p">)</span>
		<span class="n">ap</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">sff_dev_select</span><span class="p">(</span><span class="n">ap</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dev0</span><span class="p">)</span>
		<span class="n">ap</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">sff_dev_select</span><span class="p">(</span><span class="n">ap</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *	scc_bus_softreset - PATA device software reset</span>
<span class="cm"> *</span>
<span class="cm"> *	Note: Original code is ata_bus_softreset().</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="nf">scc_bus_softreset</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">devmask</span><span class="p">,</span>
                                      <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">deadline</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ata_ioports</span> <span class="o">*</span><span class="n">ioaddr</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">ioaddr</span><span class="p">;</span>

	<span class="n">DPRINTK</span><span class="p">(</span><span class="s">&quot;ata%u: bus reset via SRST</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">print_id</span><span class="p">);</span>

	<span class="cm">/* software reset.  causes dev0 to be selected */</span>
	<span class="n">out_be32</span><span class="p">(</span><span class="n">ioaddr</span><span class="o">-&gt;</span><span class="n">ctl_addr</span><span class="p">,</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">ctl</span><span class="p">);</span>
	<span class="n">udelay</span><span class="p">(</span><span class="mi">20</span><span class="p">);</span>
	<span class="n">out_be32</span><span class="p">(</span><span class="n">ioaddr</span><span class="o">-&gt;</span><span class="n">ctl_addr</span><span class="p">,</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">ctl</span> <span class="o">|</span> <span class="n">ATA_SRST</span><span class="p">);</span>
	<span class="n">udelay</span><span class="p">(</span><span class="mi">20</span><span class="p">);</span>
	<span class="n">out_be32</span><span class="p">(</span><span class="n">ioaddr</span><span class="o">-&gt;</span><span class="n">ctl_addr</span><span class="p">,</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">ctl</span><span class="p">);</span>

	<span class="n">scc_wait_after_reset</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">link</span><span class="p">,</span> <span class="n">devmask</span><span class="p">,</span> <span class="n">deadline</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *	scc_softreset - reset host port via ATA SRST</span>
<span class="cm"> *	@ap: port to reset</span>
<span class="cm"> *	@classes: resulting classes of attached devices</span>
<span class="cm"> *	@deadline: deadline jiffies for the operation</span>
<span class="cm"> *</span>
<span class="cm"> *	Note: Original code is ata_sff_softreset().</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">scc_softreset</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_link</span> <span class="o">*</span><span class="n">link</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="o">*</span><span class="n">classes</span><span class="p">,</span>
			 <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">deadline</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span> <span class="o">=</span> <span class="n">link</span><span class="o">-&gt;</span><span class="n">ap</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">slave_possible</span> <span class="o">=</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">ATA_FLAG_SLAVE_POSS</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">devmask</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">err_mask</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">err</span><span class="p">;</span>

	<span class="n">DPRINTK</span><span class="p">(</span><span class="s">&quot;ENTER</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="cm">/* determine if device 0/1 are present */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">scc_devchk</span><span class="p">(</span><span class="n">ap</span><span class="p">,</span> <span class="mi">0</span><span class="p">))</span>
		<span class="n">devmask</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">slave_possible</span> <span class="o">&amp;&amp;</span> <span class="n">scc_devchk</span><span class="p">(</span><span class="n">ap</span><span class="p">,</span> <span class="mi">1</span><span class="p">))</span>
		<span class="n">devmask</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">);</span>

	<span class="cm">/* select device 0 again */</span>
	<span class="n">ap</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">sff_dev_select</span><span class="p">(</span><span class="n">ap</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/* issue bus reset */</span>
	<span class="n">DPRINTK</span><span class="p">(</span><span class="s">&quot;about to softreset, devmask=%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">devmask</span><span class="p">);</span>
	<span class="n">err_mask</span> <span class="o">=</span> <span class="n">scc_bus_softreset</span><span class="p">(</span><span class="n">ap</span><span class="p">,</span> <span class="n">devmask</span><span class="p">,</span> <span class="n">deadline</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">err_mask</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ata_port_err</span><span class="p">(</span><span class="n">ap</span><span class="p">,</span> <span class="s">&quot;SRST failed (err_mask=0x%x)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">err_mask</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EIO</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* determine by signature whether we have ATA or ATAPI devices */</span>
	<span class="n">classes</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">ata_sff_dev_classify</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">link</span><span class="p">.</span><span class="n">device</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span>
					  <span class="n">devmask</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">),</span> <span class="o">&amp;</span><span class="n">err</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">slave_possible</span> <span class="o">&amp;&amp;</span> <span class="n">err</span> <span class="o">!=</span> <span class="mh">0x81</span><span class="p">)</span>
		<span class="n">classes</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">ata_sff_dev_classify</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">link</span><span class="p">.</span><span class="n">device</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span>
						  <span class="n">devmask</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">),</span> <span class="o">&amp;</span><span class="n">err</span><span class="p">);</span>

	<span class="n">DPRINTK</span><span class="p">(</span><span class="s">&quot;EXIT, classes[0]=%u [1]=%u</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">classes</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="n">classes</span><span class="p">[</span><span class="mi">1</span><span class="p">]);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *	scc_bmdma_stop - Stop PCI IDE BMDMA transfer</span>
<span class="cm"> *	@qc: Command we are ending DMA for</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">scc_bmdma_stop</span> <span class="p">(</span><span class="k">struct</span> <span class="n">ata_queued_cmd</span> <span class="o">*</span><span class="n">qc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span> <span class="o">=</span> <span class="n">qc</span><span class="o">-&gt;</span><span class="n">ap</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">ctrl_base</span> <span class="o">=</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">iomap</span><span class="p">[</span><span class="n">SCC_CTRL_BAR</span><span class="p">];</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">bmid_base</span> <span class="o">=</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">iomap</span><span class="p">[</span><span class="n">SCC_BMID_BAR</span><span class="p">];</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>

	<span class="k">while</span> <span class="p">(</span><span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">reg</span> <span class="o">=</span> <span class="n">in_be32</span><span class="p">(</span><span class="n">bmid_base</span> <span class="o">+</span> <span class="n">SCC_DMA_INTST</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">reg</span> <span class="o">&amp;</span> <span class="n">INTSTS_SERROR</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">printk</span><span class="p">(</span><span class="n">KERN_WARNING</span> <span class="s">&quot;%s: SERROR</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">DRV_NAME</span><span class="p">);</span>
			<span class="n">out_be32</span><span class="p">(</span><span class="n">bmid_base</span> <span class="o">+</span> <span class="n">SCC_DMA_INTST</span><span class="p">,</span> <span class="n">INTSTS_SERROR</span><span class="o">|</span><span class="n">INTSTS_BMSINT</span><span class="p">);</span>
			<span class="n">out_be32</span><span class="p">(</span><span class="n">bmid_base</span> <span class="o">+</span> <span class="n">SCC_DMA_CMD</span><span class="p">,</span>
				 <span class="n">in_be32</span><span class="p">(</span><span class="n">bmid_base</span> <span class="o">+</span> <span class="n">SCC_DMA_CMD</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">ATA_DMA_START</span><span class="p">);</span>
			<span class="k">continue</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">reg</span> <span class="o">&amp;</span> <span class="n">INTSTS_PRERR</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">u32</span> <span class="n">maea0</span><span class="p">,</span> <span class="n">maec0</span><span class="p">;</span>
			<span class="n">maea0</span> <span class="o">=</span> <span class="n">in_be32</span><span class="p">(</span><span class="n">ctrl_base</span> <span class="o">+</span> <span class="n">SCC_CTL_MAEA0</span><span class="p">);</span>
			<span class="n">maec0</span> <span class="o">=</span> <span class="n">in_be32</span><span class="p">(</span><span class="n">ctrl_base</span> <span class="o">+</span> <span class="n">SCC_CTL_MAEC0</span><span class="p">);</span>
			<span class="n">printk</span><span class="p">(</span><span class="n">KERN_WARNING</span> <span class="s">&quot;%s: PRERR [addr:%x cmd:%x]</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">DRV_NAME</span><span class="p">,</span> <span class="n">maea0</span><span class="p">,</span> <span class="n">maec0</span><span class="p">);</span>
			<span class="n">out_be32</span><span class="p">(</span><span class="n">bmid_base</span> <span class="o">+</span> <span class="n">SCC_DMA_INTST</span><span class="p">,</span> <span class="n">INTSTS_PRERR</span><span class="o">|</span><span class="n">INTSTS_BMSINT</span><span class="p">);</span>
			<span class="n">out_be32</span><span class="p">(</span><span class="n">bmid_base</span> <span class="o">+</span> <span class="n">SCC_DMA_CMD</span><span class="p">,</span>
				 <span class="n">in_be32</span><span class="p">(</span><span class="n">bmid_base</span> <span class="o">+</span> <span class="n">SCC_DMA_CMD</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">ATA_DMA_START</span><span class="p">);</span>
			<span class="k">continue</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">reg</span> <span class="o">&amp;</span> <span class="n">INTSTS_RERR</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">printk</span><span class="p">(</span><span class="n">KERN_WARNING</span> <span class="s">&quot;%s: Response Error</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">DRV_NAME</span><span class="p">);</span>
			<span class="n">out_be32</span><span class="p">(</span><span class="n">bmid_base</span> <span class="o">+</span> <span class="n">SCC_DMA_INTST</span><span class="p">,</span> <span class="n">INTSTS_RERR</span><span class="o">|</span><span class="n">INTSTS_BMSINT</span><span class="p">);</span>
			<span class="n">out_be32</span><span class="p">(</span><span class="n">bmid_base</span> <span class="o">+</span> <span class="n">SCC_DMA_CMD</span><span class="p">,</span>
				 <span class="n">in_be32</span><span class="p">(</span><span class="n">bmid_base</span> <span class="o">+</span> <span class="n">SCC_DMA_CMD</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">ATA_DMA_START</span><span class="p">);</span>
			<span class="k">continue</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">reg</span> <span class="o">&amp;</span> <span class="n">INTSTS_ICERR</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">out_be32</span><span class="p">(</span><span class="n">bmid_base</span> <span class="o">+</span> <span class="n">SCC_DMA_CMD</span><span class="p">,</span>
				 <span class="n">in_be32</span><span class="p">(</span><span class="n">bmid_base</span> <span class="o">+</span> <span class="n">SCC_DMA_CMD</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">ATA_DMA_START</span><span class="p">);</span>
			<span class="n">printk</span><span class="p">(</span><span class="n">KERN_WARNING</span> <span class="s">&quot;%s: Illegal Configuration</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">DRV_NAME</span><span class="p">);</span>
			<span class="n">out_be32</span><span class="p">(</span><span class="n">bmid_base</span> <span class="o">+</span> <span class="n">SCC_DMA_INTST</span><span class="p">,</span> <span class="n">INTSTS_ICERR</span><span class="o">|</span><span class="n">INTSTS_BMSINT</span><span class="p">);</span>
			<span class="k">continue</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">reg</span> <span class="o">&amp;</span> <span class="n">INTSTS_BMSINT</span><span class="p">)</span> <span class="p">{</span>
			<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">classes</span><span class="p">;</span>
			<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">deadline</span> <span class="o">=</span> <span class="n">ata_deadline</span><span class="p">(</span><span class="n">jiffies</span><span class="p">,</span> <span class="n">ATA_TMOUT_BOOT</span><span class="p">);</span>
			<span class="n">printk</span><span class="p">(</span><span class="n">KERN_WARNING</span> <span class="s">&quot;%s: Internal Bus Error</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">DRV_NAME</span><span class="p">);</span>
			<span class="n">out_be32</span><span class="p">(</span><span class="n">bmid_base</span> <span class="o">+</span> <span class="n">SCC_DMA_INTST</span><span class="p">,</span> <span class="n">INTSTS_BMSINT</span><span class="p">);</span>
			<span class="cm">/* TBD: SW reset */</span>
			<span class="n">scc_softreset</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">link</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">classes</span><span class="p">,</span> <span class="n">deadline</span><span class="p">);</span>
			<span class="k">continue</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">reg</span> <span class="o">&amp;</span> <span class="n">INTSTS_BMHE</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">out_be32</span><span class="p">(</span><span class="n">bmid_base</span> <span class="o">+</span> <span class="n">SCC_DMA_INTST</span><span class="p">,</span> <span class="n">INTSTS_BMHE</span><span class="p">);</span>
			<span class="k">continue</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">reg</span> <span class="o">&amp;</span> <span class="n">INTSTS_ACTEINT</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">out_be32</span><span class="p">(</span><span class="n">bmid_base</span> <span class="o">+</span> <span class="n">SCC_DMA_INTST</span><span class="p">,</span> <span class="n">INTSTS_ACTEINT</span><span class="p">);</span>
			<span class="k">continue</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">reg</span> <span class="o">&amp;</span> <span class="n">INTSTS_IOIRQS</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">out_be32</span><span class="p">(</span><span class="n">bmid_base</span> <span class="o">+</span> <span class="n">SCC_DMA_INTST</span><span class="p">,</span> <span class="n">INTSTS_IOIRQS</span><span class="p">);</span>
			<span class="k">continue</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* clear start/stop bit */</span>
	<span class="n">out_be32</span><span class="p">(</span><span class="n">bmid_base</span> <span class="o">+</span> <span class="n">SCC_DMA_CMD</span><span class="p">,</span>
		 <span class="n">in_be32</span><span class="p">(</span><span class="n">bmid_base</span> <span class="o">+</span> <span class="n">SCC_DMA_CMD</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">ATA_DMA_START</span><span class="p">);</span>

	<span class="cm">/* one-PIO-cycle guaranteed wait, per spec, for HDMA1:0 transition */</span>
	<span class="n">ata_sff_dma_pause</span><span class="p">(</span><span class="n">ap</span><span class="p">);</span>	<span class="cm">/* dummy read */</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *	scc_bmdma_status - Read PCI IDE BMDMA status</span>
<span class="cm"> *	@ap: Port associated with this ATA transaction.</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="n">u8</span> <span class="nf">scc_bmdma_status</span> <span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">mmio</span> <span class="o">=</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">ioaddr</span><span class="p">.</span><span class="n">bmdma_addr</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">host_stat</span> <span class="o">=</span> <span class="n">in_be32</span><span class="p">(</span><span class="n">mmio</span> <span class="o">+</span> <span class="n">SCC_DMA_STATUS</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">int_status</span> <span class="o">=</span> <span class="n">in_be32</span><span class="p">(</span><span class="n">mmio</span> <span class="o">+</span> <span class="n">SCC_DMA_INTST</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">ata_queued_cmd</span> <span class="o">*</span><span class="n">qc</span> <span class="o">=</span> <span class="n">ata_qc_from_tag</span><span class="p">(</span><span class="n">ap</span><span class="p">,</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">link</span><span class="p">.</span><span class="n">active_tag</span><span class="p">);</span>
	<span class="k">static</span> <span class="kt">int</span> <span class="n">retry</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* return if IOS_SS is cleared */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">in_be32</span><span class="p">(</span><span class="n">mmio</span> <span class="o">+</span> <span class="n">SCC_DMA_CMD</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">ATA_DMA_START</span><span class="p">))</span>
		<span class="k">return</span> <span class="n">host_stat</span><span class="p">;</span>

	<span class="cm">/* errata A252,A308 workaround: Step4 */</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">scc_check_altstatus</span><span class="p">(</span><span class="n">ap</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">ATA_ERR</span><span class="p">)</span>
					<span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">int_status</span> <span class="o">&amp;</span> <span class="n">INTSTS_INTRQ</span><span class="p">))</span>
		<span class="k">return</span> <span class="p">(</span><span class="n">host_stat</span> <span class="o">|</span> <span class="n">ATA_DMA_INTR</span><span class="p">);</span>

	<span class="cm">/* errata A308 workaround Step5 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">int_status</span> <span class="o">&amp;</span> <span class="n">INTSTS_IOIRQS</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">host_stat</span> <span class="o">|=</span> <span class="n">ATA_DMA_INTR</span><span class="p">;</span>

		<span class="cm">/* We don&#39;t check ATAPI DMA because it is limited to UDMA4 */</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">qc</span><span class="o">-&gt;</span><span class="n">tf</span><span class="p">.</span><span class="n">protocol</span> <span class="o">==</span> <span class="n">ATA_PROT_DMA</span> <span class="o">&amp;&amp;</span>
		     <span class="n">qc</span><span class="o">-&gt;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">xfer_mode</span> <span class="o">&gt;</span> <span class="n">XFER_UDMA_4</span><span class="p">))</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">int_status</span> <span class="o">&amp;</span> <span class="n">INTSTS_ACTEINT</span><span class="p">))</span> <span class="p">{</span>
				<span class="n">printk</span><span class="p">(</span><span class="n">KERN_WARNING</span> <span class="s">&quot;ata%u: operation failed (transfer data loss)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				       <span class="n">ap</span><span class="o">-&gt;</span><span class="n">print_id</span><span class="p">);</span>
				<span class="n">host_stat</span> <span class="o">|=</span> <span class="n">ATA_DMA_ERR</span><span class="p">;</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">retry</span><span class="o">++</span><span class="p">)</span>
					<span class="n">ap</span><span class="o">-&gt;</span><span class="n">udma_mask</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">qc</span><span class="o">-&gt;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">xfer_mode</span><span class="p">);</span>
			<span class="p">}</span> <span class="k">else</span>
				<span class="n">retry</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">host_stat</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *	scc_data_xfer - Transfer data by PIO</span>
<span class="cm"> *	@dev: device for this I/O</span>
<span class="cm"> *	@buf: data buffer</span>
<span class="cm"> *	@buflen: buffer length</span>
<span class="cm"> *	@rw: read/write</span>
<span class="cm"> *</span>
<span class="cm"> *	Note: Original code is ata_sff_data_xfer().</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="nf">scc_data_xfer</span> <span class="p">(</span><span class="k">struct</span> <span class="n">ata_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">char</span> <span class="o">*</span><span class="n">buf</span><span class="p">,</span>
				   <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">buflen</span><span class="p">,</span> <span class="kt">int</span> <span class="n">rw</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">link</span><span class="o">-&gt;</span><span class="n">ap</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">words</span> <span class="o">=</span> <span class="n">buflen</span> <span class="o">&gt;&gt;</span> <span class="mi">1</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="n">__le16</span> <span class="o">*</span><span class="n">buf16</span> <span class="o">=</span> <span class="p">(</span><span class="n">__le16</span> <span class="o">*</span><span class="p">)</span> <span class="n">buf</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">mmio</span> <span class="o">=</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">ioaddr</span><span class="p">.</span><span class="n">data_addr</span><span class="p">;</span>

	<span class="cm">/* Transfer multiple of 2 bytes */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rw</span> <span class="o">==</span> <span class="n">READ</span><span class="p">)</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">words</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
			<span class="n">buf16</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">cpu_to_le16</span><span class="p">(</span><span class="n">in_be32</span><span class="p">(</span><span class="n">mmio</span><span class="p">));</span>
	<span class="k">else</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">words</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
			<span class="n">out_be32</span><span class="p">(</span><span class="n">mmio</span><span class="p">,</span> <span class="n">le16_to_cpu</span><span class="p">(</span><span class="n">buf16</span><span class="p">[</span><span class="n">i</span><span class="p">]));</span>

	<span class="cm">/* Transfer trailing 1 byte, if any. */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">buflen</span> <span class="o">&amp;</span> <span class="mh">0x01</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">__le16</span> <span class="n">align_buf</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">0</span> <span class="p">};</span>
		<span class="kt">unsigned</span> <span class="kt">char</span> <span class="o">*</span><span class="n">trailing_buf</span> <span class="o">=</span> <span class="n">buf</span> <span class="o">+</span> <span class="n">buflen</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">rw</span> <span class="o">==</span> <span class="n">READ</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">align_buf</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">cpu_to_le16</span><span class="p">(</span><span class="n">in_be32</span><span class="p">(</span><span class="n">mmio</span><span class="p">));</span>
			<span class="n">memcpy</span><span class="p">(</span><span class="n">trailing_buf</span><span class="p">,</span> <span class="n">align_buf</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">memcpy</span><span class="p">(</span><span class="n">align_buf</span><span class="p">,</span> <span class="n">trailing_buf</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">out_be32</span><span class="p">(</span><span class="n">mmio</span><span class="p">,</span> <span class="n">le16_to_cpu</span><span class="p">(</span><span class="n">align_buf</span><span class="p">[</span><span class="mi">0</span><span class="p">]));</span>
		<span class="p">}</span>
		<span class="n">words</span><span class="o">++</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">words</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *	scc_postreset - standard postreset callback</span>
<span class="cm"> *	@ap: the target ata_port</span>
<span class="cm"> *	@classes: classes of attached devices</span>
<span class="cm"> *</span>
<span class="cm"> *	Note: Original code is ata_sff_postreset().</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">scc_postreset</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_link</span> <span class="o">*</span><span class="n">link</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="o">*</span><span class="n">classes</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span> <span class="o">=</span> <span class="n">link</span><span class="o">-&gt;</span><span class="n">ap</span><span class="p">;</span>

	<span class="n">DPRINTK</span><span class="p">(</span><span class="s">&quot;ENTER</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="cm">/* is double-select really necessary? */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">classes</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">!=</span> <span class="n">ATA_DEV_NONE</span><span class="p">)</span>
		<span class="n">ap</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">sff_dev_select</span><span class="p">(</span><span class="n">ap</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">classes</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">!=</span> <span class="n">ATA_DEV_NONE</span><span class="p">)</span>
		<span class="n">ap</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">sff_dev_select</span><span class="p">(</span><span class="n">ap</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/* bail out if no device is present */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">classes</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="n">ATA_DEV_NONE</span> <span class="o">&amp;&amp;</span> <span class="n">classes</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">==</span> <span class="n">ATA_DEV_NONE</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DPRINTK</span><span class="p">(</span><span class="s">&quot;EXIT, no device</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* set up device control */</span>
	<span class="n">out_be32</span><span class="p">(</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">ioaddr</span><span class="p">.</span><span class="n">ctl_addr</span><span class="p">,</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">ctl</span><span class="p">);</span>

	<span class="n">DPRINTK</span><span class="p">(</span><span class="s">&quot;EXIT</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *	scc_irq_clear - Clear PCI IDE BMDMA interrupt.</span>
<span class="cm"> *	@ap: Port associated with this ATA transaction.</span>
<span class="cm"> *</span>
<span class="cm"> *	Note: Original code is ata_bmdma_irq_clear().</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">scc_irq_clear</span> <span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">mmio</span> <span class="o">=</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">ioaddr</span><span class="p">.</span><span class="n">bmdma_addr</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">mmio</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">out_be32</span><span class="p">(</span><span class="n">mmio</span> <span class="o">+</span> <span class="n">SCC_DMA_STATUS</span><span class="p">,</span> <span class="n">in_be32</span><span class="p">(</span><span class="n">mmio</span> <span class="o">+</span> <span class="n">SCC_DMA_STATUS</span><span class="p">));</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *	scc_port_start - Set port up for dma.</span>
<span class="cm"> *	@ap: Port to initialize</span>
<span class="cm"> *</span>
<span class="cm"> *	Allocate space for PRD table using ata_bmdma_port_start().</span>
<span class="cm"> *	Set PRD table address for PTERADD. (PRD Transfer End Read)</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">scc_port_start</span> <span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">mmio</span> <span class="o">=</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">ioaddr</span><span class="p">.</span><span class="n">bmdma_addr</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">rc</span><span class="p">;</span>

	<span class="n">rc</span> <span class="o">=</span> <span class="n">ata_bmdma_port_start</span><span class="p">(</span><span class="n">ap</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rc</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">rc</span><span class="p">;</span>

	<span class="n">out_be32</span><span class="p">(</span><span class="n">mmio</span> <span class="o">+</span> <span class="n">SCC_DMA_PTERADD</span><span class="p">,</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">bmdma_prd_dma</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *	scc_port_stop - Undo scc_port_start()</span>
<span class="cm"> *	@ap: Port to shut down</span>
<span class="cm"> *</span>
<span class="cm"> *	Reset PTERADD.</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">scc_port_stop</span> <span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">mmio</span> <span class="o">=</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">ioaddr</span><span class="p">.</span><span class="n">bmdma_addr</span><span class="p">;</span>

	<span class="n">out_be32</span><span class="p">(</span><span class="n">mmio</span> <span class="o">+</span> <span class="n">SCC_DMA_PTERADD</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">scsi_host_template</span> <span class="n">scc_sht</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">ATA_BMDMA_SHT</span><span class="p">(</span><span class="n">DRV_NAME</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">ata_port_operations</span> <span class="n">scc_pata_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">inherits</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">ata_bmdma_port_ops</span><span class="p">,</span>

	<span class="p">.</span><span class="n">set_piomode</span>		<span class="o">=</span> <span class="n">scc_set_piomode</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_dmamode</span>		<span class="o">=</span> <span class="n">scc_set_dmamode</span><span class="p">,</span>
	<span class="p">.</span><span class="n">mode_filter</span>		<span class="o">=</span> <span class="n">scc_mode_filter</span><span class="p">,</span>

	<span class="p">.</span><span class="n">sff_tf_load</span>		<span class="o">=</span> <span class="n">scc_tf_load</span><span class="p">,</span>
	<span class="p">.</span><span class="n">sff_tf_read</span>		<span class="o">=</span> <span class="n">scc_tf_read</span><span class="p">,</span>
	<span class="p">.</span><span class="n">sff_exec_command</span>	<span class="o">=</span> <span class="n">scc_exec_command</span><span class="p">,</span>
	<span class="p">.</span><span class="n">sff_check_status</span>	<span class="o">=</span> <span class="n">scc_check_status</span><span class="p">,</span>
	<span class="p">.</span><span class="n">sff_check_altstatus</span>	<span class="o">=</span> <span class="n">scc_check_altstatus</span><span class="p">,</span>
	<span class="p">.</span><span class="n">sff_dev_select</span>		<span class="o">=</span> <span class="n">scc_dev_select</span><span class="p">,</span>
	<span class="p">.</span><span class="n">sff_set_devctl</span>		<span class="o">=</span> <span class="n">scc_set_devctl</span><span class="p">,</span>

	<span class="p">.</span><span class="n">bmdma_setup</span>		<span class="o">=</span> <span class="n">scc_bmdma_setup</span><span class="p">,</span>
	<span class="p">.</span><span class="n">bmdma_start</span>		<span class="o">=</span> <span class="n">scc_bmdma_start</span><span class="p">,</span>
	<span class="p">.</span><span class="n">bmdma_stop</span>		<span class="o">=</span> <span class="n">scc_bmdma_stop</span><span class="p">,</span>
	<span class="p">.</span><span class="n">bmdma_status</span>		<span class="o">=</span> <span class="n">scc_bmdma_status</span><span class="p">,</span>
	<span class="p">.</span><span class="n">sff_data_xfer</span>		<span class="o">=</span> <span class="n">scc_data_xfer</span><span class="p">,</span>

	<span class="p">.</span><span class="n">cable_detect</span>		<span class="o">=</span> <span class="n">ata_cable_80wire</span><span class="p">,</span>
	<span class="p">.</span><span class="n">softreset</span>		<span class="o">=</span> <span class="n">scc_softreset</span><span class="p">,</span>
	<span class="p">.</span><span class="n">postreset</span>		<span class="o">=</span> <span class="n">scc_postreset</span><span class="p">,</span>

	<span class="p">.</span><span class="n">sff_irq_clear</span>		<span class="o">=</span> <span class="n">scc_irq_clear</span><span class="p">,</span>

	<span class="p">.</span><span class="n">port_start</span>		<span class="o">=</span> <span class="n">scc_port_start</span><span class="p">,</span>
	<span class="p">.</span><span class="n">port_stop</span>		<span class="o">=</span> <span class="n">scc_port_stop</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">ata_port_info</span> <span class="n">scc_port_info</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">ATA_FLAG_SLAVE_POSS</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pio_mask</span>	<span class="o">=</span> <span class="n">ATA_PIO4</span><span class="p">,</span>
		<span class="cm">/* No MWDMA */</span>
		<span class="p">.</span><span class="n">udma_mask</span>	<span class="o">=</span> <span class="n">ATA_UDMA6</span><span class="p">,</span>
		<span class="p">.</span><span class="n">port_ops</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">scc_pata_ops</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="cm">/**</span>
<span class="cm"> *	scc_reset_controller - initialize SCC PATA controller.</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">scc_reset_controller</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_host</span> <span class="o">*</span><span class="n">host</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">ctrl_base</span> <span class="o">=</span> <span class="n">host</span><span class="o">-&gt;</span><span class="n">iomap</span><span class="p">[</span><span class="n">SCC_CTRL_BAR</span><span class="p">];</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">bmid_base</span> <span class="o">=</span> <span class="n">host</span><span class="o">-&gt;</span><span class="n">iomap</span><span class="p">[</span><span class="n">SCC_BMID_BAR</span><span class="p">];</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">cckctrl_port</span> <span class="o">=</span> <span class="n">ctrl_base</span> <span class="o">+</span> <span class="n">SCC_CTL_CCKCTRL</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">mode_port</span> <span class="o">=</span> <span class="n">ctrl_base</span> <span class="o">+</span> <span class="n">SCC_CTL_MODEREG</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">ecmode_port</span> <span class="o">=</span> <span class="n">ctrl_base</span> <span class="o">+</span> <span class="n">SCC_CTL_ECMODE</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">intmask_port</span> <span class="o">=</span> <span class="n">bmid_base</span> <span class="o">+</span> <span class="n">SCC_DMA_INTMASK</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">dmastatus_port</span> <span class="o">=</span> <span class="n">bmid_base</span> <span class="o">+</span> <span class="n">SCC_DMA_STATUS</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reg</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">out_be32</span><span class="p">(</span><span class="n">cckctrl_port</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
	<span class="n">reg</span> <span class="o">|=</span> <span class="n">CCKCTRL_ATACLKOEN</span><span class="p">;</span>
	<span class="n">out_be32</span><span class="p">(</span><span class="n">cckctrl_port</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
	<span class="n">reg</span> <span class="o">|=</span> <span class="n">CCKCTRL_LCLKEN</span> <span class="o">|</span> <span class="n">CCKCTRL_OCLKEN</span><span class="p">;</span>
	<span class="n">out_be32</span><span class="p">(</span><span class="n">cckctrl_port</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
	<span class="n">reg</span> <span class="o">|=</span> <span class="n">CCKCTRL_CRST</span><span class="p">;</span>
	<span class="n">out_be32</span><span class="p">(</span><span class="n">cckctrl_port</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(;;)</span> <span class="p">{</span>
		<span class="n">reg</span> <span class="o">=</span> <span class="n">in_be32</span><span class="p">(</span><span class="n">cckctrl_port</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">reg</span> <span class="o">&amp;</span> <span class="n">CCKCTRL_CRST</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="n">udelay</span><span class="p">(</span><span class="mi">5000</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">reg</span> <span class="o">|=</span> <span class="n">CCKCTRL_ATARESET</span><span class="p">;</span>
	<span class="n">out_be32</span><span class="p">(</span><span class="n">cckctrl_port</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
	<span class="n">out_be32</span><span class="p">(</span><span class="n">ecmode_port</span><span class="p">,</span> <span class="n">ECMODE_VALUE</span><span class="p">);</span>
	<span class="n">out_be32</span><span class="p">(</span><span class="n">mode_port</span><span class="p">,</span> <span class="n">MODE_JCUSFEN</span><span class="p">);</span>
	<span class="n">out_be32</span><span class="p">(</span><span class="n">intmask_port</span><span class="p">,</span> <span class="n">INTMASK_MSK</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">in_be32</span><span class="p">(</span><span class="n">dmastatus_port</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">QCHSD_STPDIAG</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_WARNING</span> <span class="s">&quot;%s: failed to detect 80c cable. (PDIAG# is high)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">DRV_NAME</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EIO</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *	scc_setup_ports - initialize ioaddr with SCC PATA port offsets.</span>
<span class="cm"> *	@ioaddr: IO address structure to be initialized</span>
<span class="cm"> *	@base: base address of BMID region</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">scc_setup_ports</span> <span class="p">(</span><span class="k">struct</span> <span class="n">ata_ioports</span> <span class="o">*</span><span class="n">ioaddr</span><span class="p">,</span> <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">ioaddr</span><span class="o">-&gt;</span><span class="n">cmd_addr</span> <span class="o">=</span> <span class="n">base</span> <span class="o">+</span> <span class="n">SCC_REG_CMD_ADDR</span><span class="p">;</span>
	<span class="n">ioaddr</span><span class="o">-&gt;</span><span class="n">altstatus_addr</span> <span class="o">=</span> <span class="n">ioaddr</span><span class="o">-&gt;</span><span class="n">cmd_addr</span> <span class="o">+</span> <span class="n">SCC_REG_ALTSTATUS</span><span class="p">;</span>
	<span class="n">ioaddr</span><span class="o">-&gt;</span><span class="n">ctl_addr</span> <span class="o">=</span> <span class="n">ioaddr</span><span class="o">-&gt;</span><span class="n">cmd_addr</span> <span class="o">+</span> <span class="n">SCC_REG_ALTSTATUS</span><span class="p">;</span>
	<span class="n">ioaddr</span><span class="o">-&gt;</span><span class="n">bmdma_addr</span> <span class="o">=</span> <span class="n">base</span><span class="p">;</span>
	<span class="n">ioaddr</span><span class="o">-&gt;</span><span class="n">data_addr</span> <span class="o">=</span> <span class="n">ioaddr</span><span class="o">-&gt;</span><span class="n">cmd_addr</span> <span class="o">+</span> <span class="n">SCC_REG_DATA</span><span class="p">;</span>
	<span class="n">ioaddr</span><span class="o">-&gt;</span><span class="n">error_addr</span> <span class="o">=</span> <span class="n">ioaddr</span><span class="o">-&gt;</span><span class="n">cmd_addr</span> <span class="o">+</span> <span class="n">SCC_REG_ERR</span><span class="p">;</span>
	<span class="n">ioaddr</span><span class="o">-&gt;</span><span class="n">feature_addr</span> <span class="o">=</span> <span class="n">ioaddr</span><span class="o">-&gt;</span><span class="n">cmd_addr</span> <span class="o">+</span> <span class="n">SCC_REG_FEATURE</span><span class="p">;</span>
	<span class="n">ioaddr</span><span class="o">-&gt;</span><span class="n">nsect_addr</span> <span class="o">=</span> <span class="n">ioaddr</span><span class="o">-&gt;</span><span class="n">cmd_addr</span> <span class="o">+</span> <span class="n">SCC_REG_NSECT</span><span class="p">;</span>
	<span class="n">ioaddr</span><span class="o">-&gt;</span><span class="n">lbal_addr</span> <span class="o">=</span> <span class="n">ioaddr</span><span class="o">-&gt;</span><span class="n">cmd_addr</span> <span class="o">+</span> <span class="n">SCC_REG_LBAL</span><span class="p">;</span>
	<span class="n">ioaddr</span><span class="o">-&gt;</span><span class="n">lbam_addr</span> <span class="o">=</span> <span class="n">ioaddr</span><span class="o">-&gt;</span><span class="n">cmd_addr</span> <span class="o">+</span> <span class="n">SCC_REG_LBAM</span><span class="p">;</span>
	<span class="n">ioaddr</span><span class="o">-&gt;</span><span class="n">lbah_addr</span> <span class="o">=</span> <span class="n">ioaddr</span><span class="o">-&gt;</span><span class="n">cmd_addr</span> <span class="o">+</span> <span class="n">SCC_REG_LBAH</span><span class="p">;</span>
	<span class="n">ioaddr</span><span class="o">-&gt;</span><span class="n">device_addr</span> <span class="o">=</span> <span class="n">ioaddr</span><span class="o">-&gt;</span><span class="n">cmd_addr</span> <span class="o">+</span> <span class="n">SCC_REG_DEVICE</span><span class="p">;</span>
	<span class="n">ioaddr</span><span class="o">-&gt;</span><span class="n">status_addr</span> <span class="o">=</span> <span class="n">ioaddr</span><span class="o">-&gt;</span><span class="n">cmd_addr</span> <span class="o">+</span> <span class="n">SCC_REG_STATUS</span><span class="p">;</span>
	<span class="n">ioaddr</span><span class="o">-&gt;</span><span class="n">command_addr</span> <span class="o">=</span> <span class="n">ioaddr</span><span class="o">-&gt;</span><span class="n">cmd_addr</span> <span class="o">+</span> <span class="n">SCC_REG_CMD</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">scc_host_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_host</span> <span class="o">*</span><span class="n">host</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span> <span class="o">=</span> <span class="n">to_pci_dev</span><span class="p">(</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">rc</span><span class="p">;</span>

	<span class="n">rc</span> <span class="o">=</span> <span class="n">scc_reset_controller</span><span class="p">(</span><span class="n">host</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rc</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">rc</span><span class="p">;</span>

	<span class="n">rc</span> <span class="o">=</span> <span class="n">pci_set_dma_mask</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">ATA_DMA_MASK</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rc</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">rc</span><span class="p">;</span>
	<span class="n">rc</span> <span class="o">=</span> <span class="n">pci_set_consistent_dma_mask</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">ATA_DMA_MASK</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rc</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">rc</span><span class="p">;</span>

	<span class="n">scc_setup_ports</span><span class="p">(</span><span class="o">&amp;</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">ports</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="o">-&gt;</span><span class="n">ioaddr</span><span class="p">,</span> <span class="n">host</span><span class="o">-&gt;</span><span class="n">iomap</span><span class="p">[</span><span class="n">SCC_BMID_BAR</span><span class="p">]);</span>

	<span class="n">pci_set_master</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *	scc_init_one - Register SCC PATA device with kernel services</span>
<span class="cm"> *	@pdev: PCI device to register</span>
<span class="cm"> *	@ent: Entry in scc_pci_tbl matching with @pdev</span>
<span class="cm"> *</span>
<span class="cm"> *	LOCKING:</span>
<span class="cm"> *	Inherited from PCI layer (may sleep).</span>
<span class="cm"> *</span>
<span class="cm"> *	RETURNS:</span>
<span class="cm"> *	Zero on success, or -ERRNO value.</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">scc_init_one</span> <span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span><span class="p">,</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">pci_device_id</span> <span class="o">*</span><span class="n">ent</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">board_idx</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span><span class="p">)</span> <span class="n">ent</span><span class="o">-&gt;</span><span class="n">driver_data</span><span class="p">;</span>
	<span class="k">const</span> <span class="k">struct</span> <span class="n">ata_port_info</span> <span class="o">*</span><span class="n">ppi</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="o">&amp;</span><span class="n">scc_port_info</span><span class="p">[</span><span class="n">board_idx</span><span class="p">],</span> <span class="nb">NULL</span> <span class="p">};</span>
	<span class="k">struct</span> <span class="n">ata_host</span> <span class="o">*</span><span class="n">host</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">rc</span><span class="p">;</span>

	<span class="n">ata_print_version_once</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">DRV_VERSION</span><span class="p">);</span>

	<span class="n">host</span> <span class="o">=</span> <span class="n">ata_host_alloc_pinfo</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">ppi</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">host</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>

	<span class="n">rc</span> <span class="o">=</span> <span class="n">pcim_enable_device</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rc</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">rc</span><span class="p">;</span>

	<span class="n">rc</span> <span class="o">=</span> <span class="n">pcim_iomap_regions</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">SCC_CTRL_BAR</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">SCC_BMID_BAR</span><span class="p">),</span> <span class="n">DRV_NAME</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rc</span> <span class="o">==</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">)</span>
		<span class="n">pcim_pin_device</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rc</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">rc</span><span class="p">;</span>
	<span class="n">host</span><span class="o">-&gt;</span><span class="n">iomap</span> <span class="o">=</span> <span class="n">pcim_iomap_table</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>

	<span class="n">ata_port_pbar_desc</span><span class="p">(</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">ports</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="n">SCC_CTRL_BAR</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="s">&quot;ctrl&quot;</span><span class="p">);</span>
	<span class="n">ata_port_pbar_desc</span><span class="p">(</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">ports</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="n">SCC_BMID_BAR</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="s">&quot;bmid&quot;</span><span class="p">);</span>

	<span class="n">rc</span> <span class="o">=</span> <span class="n">scc_host_init</span><span class="p">(</span><span class="n">host</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rc</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">rc</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">ata_host_activate</span><span class="p">(</span><span class="n">host</span><span class="p">,</span> <span class="n">pdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">,</span> <span class="n">ata_bmdma_interrupt</span><span class="p">,</span>
				 <span class="n">IRQF_SHARED</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">scc_sht</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pci_driver</span> <span class="n">scc_pci_driver</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>			<span class="o">=</span> <span class="n">DRV_NAME</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id_table</span>		<span class="o">=</span> <span class="n">scc_pci_tbl</span><span class="p">,</span>
	<span class="p">.</span><span class="n">probe</span>			<span class="o">=</span> <span class="n">scc_init_one</span><span class="p">,</span>
	<span class="p">.</span><span class="n">remove</span>			<span class="o">=</span> <span class="n">ata_pci_remove_one</span><span class="p">,</span>
<span class="cp">#ifdef CONFIG_PM</span>
	<span class="p">.</span><span class="n">suspend</span>		<span class="o">=</span> <span class="n">ata_pci_device_suspend</span><span class="p">,</span>
	<span class="p">.</span><span class="n">resume</span>			<span class="o">=</span> <span class="n">ata_pci_device_resume</span><span class="p">,</span>
<span class="cp">#endif</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">scc_init</span> <span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">rc</span><span class="p">;</span>

	<span class="n">DPRINTK</span><span class="p">(</span><span class="s">&quot;pci_register_driver</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="n">rc</span> <span class="o">=</span> <span class="n">pci_register_driver</span><span class="p">(</span><span class="o">&amp;</span><span class="n">scc_pci_driver</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rc</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">rc</span><span class="p">;</span>

	<span class="n">DPRINTK</span><span class="p">(</span><span class="s">&quot;done</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__exit</span> <span class="nf">scc_exit</span> <span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">pci_unregister_driver</span><span class="p">(</span><span class="o">&amp;</span><span class="n">scc_pci_driver</span><span class="p">);</span>
<span class="p">}</span>

<span class="n">module_init</span><span class="p">(</span><span class="n">scc_init</span><span class="p">);</span>
<span class="n">module_exit</span><span class="p">(</span><span class="n">scc_exit</span><span class="p">);</span>

<span class="n">MODULE_AUTHOR</span><span class="p">(</span><span class="s">&quot;Toshiba corp&quot;</span><span class="p">);</span>
<span class="n">MODULE_DESCRIPTION</span><span class="p">(</span><span class="s">&quot;SCSI low-level driver for Toshiba SCC PATA controller&quot;</span><span class="p">);</span>
<span class="n">MODULE_LICENSE</span><span class="p">(</span><span class="s">&quot;GPL&quot;</span><span class="p">);</span>
<span class="n">MODULE_DEVICE_TABLE</span><span class="p">(</span><span class="n">pci</span><span class="p">,</span> <span class="n">scc_pci_tbl</span><span class="p">);</span>
<span class="n">MODULE_VERSION</span><span class="p">(</span><span class="n">DRV_VERSION</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
