<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="lab1_verilog.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd">
      <branch xil_pn:name="BehavioralSim"/>
      <branch xil_pn:name="PostRouteSimulation"/>
    </file>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="lab1_verilog.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="lab1_verilog.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="lab1_verilog.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="lab1_verilog.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="lab1_verilog.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="lab1_verilog.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="lab1_verilog.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="lab1_verilog.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="lab1_verilog.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="lab1_verilog.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="lab1_verilog.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="lab1_verilog.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="lab1_verilog.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="lab1_verilog.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="lab1_verilog.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="lab1_verilog.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="lab1_verilog.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="lab1_verilog.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="lab1_verilog.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="lab1_verilog.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="lab1_verilog.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="lab1_verilog.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="lab1_verilog.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="lab1_verilog_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="lab1_verilog_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="lab1_verilog_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="lab1_verilog_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="lab1_verilog_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lab1_verilog_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lab1_verilog_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="lab1_verilog_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="lab1_verilog_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lab1_verilog_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="lab1_verilog_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="lab1_verilog_summary.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="lab1_verilog_test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="lab1_verilog_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="lab1_verilog_test_isim_beh.wdb"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="lab1_verilog_test_isim_par.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="lab1_verilog_test_isim_par.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="lab1_verilog_test_par.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="lab1_verilog_test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="lab1_verilog_test_stx_par.prj"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="lab1_verilog_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lab1_verilog_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/par/lab1_verilog_timesim.nlf"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_SDF" xil_pn:name="netgen/par/lab1_verilog_timesim.sdf"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="netgen/par/lab1_verilog_timesim.v"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini">
      <branch xil_pn:name="BehavioralSim"/>
      <branch xil_pn:name="PostRouteSimulation"/>
    </file>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1383833289" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1383833289">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1383833572" xil_pn:in_ck="4848094630407392949" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1383833572">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="lab1_verilog.v"/>
      <outfile xil_pn:name="lab1_verilog_test.v"/>
    </transform>
    <transform xil_pn:end_ts="1383833292" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-8739209799239398035" xil_pn:start_ts="1383833292">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1383833292" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-327268281638297813" xil_pn:start_ts="1383833292">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1383833292" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="8353599491167275259" xil_pn:start_ts="1383833292">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1383833572" xil_pn:in_ck="4848094630407392949" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1383833572">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="lab1_verilog.v"/>
      <outfile xil_pn:name="lab1_verilog_test.v"/>
    </transform>
    <transform xil_pn:end_ts="1383833575" xil_pn:in_ck="4848094630407392949" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="3397424094956806105" xil_pn:start_ts="1383833572">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
      <outfile xil_pn:name="lab1_verilog_test_beh.prj"/>
      <outfile xil_pn:name="lab1_verilog_test_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1383833575" xil_pn:in_ck="-7975010372372561755" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="1624010711934821500" xil_pn:start_ts="1383833575">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="lab1_verilog_test_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1383833686" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1383833686">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1383833686" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="4630912472852371852" xil_pn:start_ts="1383833686">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1383833686" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="8353599491167275259" xil_pn:start_ts="1383833686">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1383833686" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1383833686">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1383833686" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-3368648978702226290" xil_pn:start_ts="1383833686">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1383833686" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1383833686">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1383833686" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-3319790873110750459" xil_pn:start_ts="1383833686">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1383833693" xil_pn:in_ck="5303979156806169051" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="2690688843535487082" xil_pn:start_ts="1383833686">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="lab1_verilog.lso"/>
      <outfile xil_pn:name="lab1_verilog.ngc"/>
      <outfile xil_pn:name="lab1_verilog.ngr"/>
      <outfile xil_pn:name="lab1_verilog.prj"/>
      <outfile xil_pn:name="lab1_verilog.stx"/>
      <outfile xil_pn:name="lab1_verilog.syr"/>
      <outfile xil_pn:name="lab1_verilog.xst"/>
      <outfile xil_pn:name="lab1_verilog_test_beh.prj"/>
      <outfile xil_pn:name="lab1_verilog_test_stx_beh.prj"/>
      <outfile xil_pn:name="lab1_verilog_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1383834121" xil_pn:in_ck="2202406690828443011" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-7498534674784555975" xil_pn:start_ts="1383834121">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1383834126" xil_pn:in_ck="-6516100948082395200" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="2921735522795655388" xil_pn:start_ts="1383834121">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="lab1_verilog.bld"/>
      <outfile xil_pn:name="lab1_verilog.ngd"/>
      <outfile xil_pn:name="lab1_verilog_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1383834132" xil_pn:in_ck="8105314030413961665" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="1463976855095865663" xil_pn:start_ts="1383834126">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="lab1_verilog.pcf"/>
      <outfile xil_pn:name="lab1_verilog_map.map"/>
      <outfile xil_pn:name="lab1_verilog_map.mrp"/>
      <outfile xil_pn:name="lab1_verilog_map.ncd"/>
      <outfile xil_pn:name="lab1_verilog_map.ngm"/>
      <outfile xil_pn:name="lab1_verilog_map.xrpt"/>
      <outfile xil_pn:name="lab1_verilog_summary.xml"/>
      <outfile xil_pn:name="lab1_verilog_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1383834143" xil_pn:in_ck="1581904438372010842" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-1178055513630676559" xil_pn:start_ts="1383834132">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="lab1_verilog.ncd"/>
      <outfile xil_pn:name="lab1_verilog.pad"/>
      <outfile xil_pn:name="lab1_verilog.par"/>
      <outfile xil_pn:name="lab1_verilog.ptwx"/>
      <outfile xil_pn:name="lab1_verilog.unroutes"/>
      <outfile xil_pn:name="lab1_verilog.xpi"/>
      <outfile xil_pn:name="lab1_verilog_pad.csv"/>
      <outfile xil_pn:name="lab1_verilog_pad.txt"/>
      <outfile xil_pn:name="lab1_verilog_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1383834357" xil_pn:in_ck="2202406690828435386" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="396117104113915555" xil_pn:start_ts="1383834346">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="lab1_verilog.bgn"/>
      <outfile xil_pn:name="lab1_verilog.bit"/>
      <outfile xil_pn:name="lab1_verilog.drc"/>
      <outfile xil_pn:name="lab1_verilog.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1383834147" xil_pn:in_ck="2202406690828435386" xil_pn:name="TRAN_postParSimModel" xil_pn:prop_ck="-7542998040420923948" xil_pn:start_ts="1383834143">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/par/lab1_verilog_timesim.nlf"/>
      <outfile xil_pn:name="netgen/par/lab1_verilog_timesim.sdf"/>
      <outfile xil_pn:name="netgen/par/lab1_verilog_timesim.v"/>
    </transform>
    <transform xil_pn:end_ts="1383834147" xil_pn:in_ck="8172975702725325129" xil_pn:name="TRAN_copyPost-ParAbstractToPreSimulation" xil_pn:start_ts="1383834147">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="lab1_verilog_test.v"/>
      <outfile xil_pn:name="netgen/par/lab1_verilog_timesim.sdf"/>
      <outfile xil_pn:name="netgen/par/lab1_verilog_timesim.v"/>
    </transform>
    <transform xil_pn:end_ts="1383834150" xil_pn:in_ck="-1536639967523710130" xil_pn:name="TRAN_ISimulatePostPlace&amp;RouteModelRunFuse" xil_pn:prop_ck="-1207557570433145223" xil_pn:start_ts="1383834147">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="lab1_verilog_test_isim_par.exe"/>
      <outfile xil_pn:name="lab1_verilog_test_par.prj"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1383834409" xil_pn:in_ck="-7975010354436692551" xil_pn:name="TRAN_ISimulatePostPlace&amp;RouteModel" xil_pn:prop_ck="3695342926589367662" xil_pn:start_ts="1383834409">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="lab1_verilog_test_isim_par.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1383834143" xil_pn:in_ck="-3460079465311776451" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1383834138">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="lab1_verilog.twr"/>
      <outfile xil_pn:name="lab1_verilog.twx"/>
    </transform>
  </transforms>

</generated_project>
