ips:
  axis_clock_converter:
    file: topwrap/ips/axi/axis_async_fifo.yaml
  reset1:
    file: examples/hdmi/ipcores/proc_sys_reset.yaml
  ps7:
    file: examples/hdmi/ipcores/ps7.yaml
  disp:
    file: examples/hdmi/ipcores/axi_dispctrl.yaml
  axis_dwidth_converter:
    file: topwrap/ips/axi/axis_dwidth_converter.yaml
  hdmi:
    file: examples/hdmi/ipcores/hdmi_tx.yaml
  clock_crossing:
    file: examples/hdmi/ipcores/clock_crossing.yaml
  axi_bridge_dma:
    file: topwrap/ips/axi/axi_axil_adapter.yaml
  axi_bridge_disp:
    file: topwrap/ips/axi/axi_axil_adapter.yaml
  reset0:
    file: examples/hdmi/ipcores/proc_sys_reset.yaml
  dma:
    file: examples/hdmi/ipcores/dma_axi_in_axis_out.yaml
  axi_protocol_converter0:
    file: topwrap/ips/axi/axi_protocol_converter.yaml
  axi_interconnect0:
    file: topwrap/ips/axi/axi_interconnect.yaml
  axi_bridge_mmcm:
    file: topwrap/ips/axi/axi_axil_adapter.yaml
  mmcm:
    file: examples/hdmi/ipcores/litex_mmcm.yaml
design:
  parameters:
    axis_clock_converter:
      DATA_WIDTH: 64
      KEEP_WIDTH: (DATA_WIDTH+7)/8
      ID_WIDTH: 8
      DEST_WIDTH: 8
      USER_WIDTH: 1
      ID_ENABLE: 0
      USER_ENABLE: 0
    reset1: {}
    ps7: {}
    disp: {}
    axis_dwidth_converter:
      IN_DATA_WIDTH: 64
      OUT_DATA_WIDTH: 32
    hdmi: {}
    clock_crossing: {}
    axi_bridge_dma:
      ADDR_WIDTH: 32
      AXI_DATA_WIDTH: 32
      AXI_ID_WIDTH: 12
      AXI_STRB_WIDTH: AXI_DATA_WIDTH/8
      AXIL_DATA_WIDTH: 32
      AXIL_STRB_WIDTH: AXIL_DATA_WIDTH/8
    axi_bridge_disp:
      ADDR_WIDTH: 32
      AXI_DATA_WIDTH: 32
      AXI_ID_WIDTH: 12
      AXI_STRB_WIDTH: AXI_DATA_WIDTH/8
      AXIL_DATA_WIDTH: 32
      AXIL_STRB_WIDTH: AXIL_DATA_WIDTH/8
    reset0: {}
    dma: {}
    axi_protocol_converter0: {}
    axi_interconnect0:
      S_COUNT: 1
      M_COUNT: 3
      DATA_WIDTH: 32
      ADDR_WIDTH: 32
      ID_WIDTH: 12
      M_BASE_ADDR:
        value: 20970027271917541136636313600
        width: 118
      M_ADDR_WIDTH:
        value: 295147905248072302608
        width: 96
      AWUSER_WIDTH: 1
      WUSER_WIDTH: 1
      ARUSER_WIDTH: 1
      BUSER_WIDTH: 1
      RUSER_WIDTH: 1
      STRB_WIDTH: DATA_WIDTH/8
    axi_bridge_mmcm:
      ADDR_WIDTH: 32
      AXI_DATA_WIDTH: 32
      AXI_ID_WIDTH: 12
      AXI_STRB_WIDTH: AXI_DATA_WIDTH/8
      AXIL_DATA_WIDTH: 32
      AXIL_STRB_WIDTH: AXIL_DATA_WIDTH/8
    mmcm: {}
  ports:
    ps7:
      MAXIGP0ACLK:
      - ps7
      - FCLK0
      SAXIHP0ACLK:
      - ps7
      - FCLK0
      IRQ_F2P_0:
      - dma
      - io_irq_readerDone
      IRQ_F2P_1:
      - dma
      - io_irq_writerDone
    dma:
      clock:
      - ps7
      - FCLK0
      reset:
      - reset0
      - peripheral_reset
      io_sync_readerSync:
      - clock_crossing
      - B
      io_sync_writerSync:
      - clock_crossing
      - B
    axi_protocol_converter0:
      aclk:
      - ps7
      - FCLK0
      aresetn:
      - reset0
      - interconnect_aresetn
    reset0:
      slowest_sync_clk:
      - ps7
      - FCLK0
      ext_reset_in: 0
      dcm_locked: 1
      aux_reset_in: 0
      mb_debug_sys_rst: 0
    mmcm:
      sys_clk:
      - ps7
      - FCLK0
      sys_rst:
      - reset0
      - peripheral_reset
      clkgen_ref:
      - ps7
      - FCLK1
    reset1:
      slowest_sync_clk:
      - mmcm
      - clkgen_out0
      ext_reset_in: 0
      dcm_locked: 1
      aux_reset_in: 0
      mb_debug_sys_rst: 0
    axi_interconnect0:
      clk:
      - ps7
      - FCLK0
      rst:
      - reset0
      - bus_struct_reset
    axi_bridge_disp:
      clk:
      - ps7
      - FCLK0
      rst:
      - reset0
      - bus_struct_reset
    axi_bridge_mmcm:
      clk:
      - ps7
      - FCLK0
      rst:
      - reset0
      - bus_struct_reset
    axi_bridge_dma:
      clk:
      - ps7
      - FCLK0
      rst:
      - reset0
      - bus_struct_reset
    clock_crossing:
      clkA:
      - mmcm
      - clkgen_out0
      A:
      - disp
      - FSYNC_O
      clkB:
      - ps7
      - FCLK0
    disp:
      S_AXIS_ACLK:
      - mmcm
      - clkgen_out0
      LOCKED_I:
      - mmcm
      - clkgen_locked
      s00_axi_aclk:
      - ps7
      - FCLK0
      s00_axi_aresetn:
      - reset0
      - peripheral_aresetn
    axis_dwidth_converter:
      aclk:
      - mmcm
      - clkgen_out0
      aresetn:
      - reset1
      - interconnect_aresetn
    axis_clock_converter:
      async_rst:
      - reset0
      - bus_struct_reset
      s_clk:
      - ps7
      - FCLK0
      m_clk:
      - mmcm
      - clkgen_out0
    hdmi:
      PXLCLK_I:
      - mmcm
      - clkgen_out0
      PXLCLK_5X_I:
      - mmcm
      - clkgen_out1
      LOCKED_I:
      - mmcm
      - clkgen_locked
      VGA_HS:
      - disp
      - HSYNC_O
      VGA_VS:
      - disp
      - VSYNC_O
      VGA_DE:
      - disp
      - DE_O
      DATA_I:
      - disp
      - DATA_O
      CTL:
      - disp
      - CTL_O
      VGUARD:
      - disp
      - VGUARD_O
      DGUARD:
      - disp
      - DGUARD_O
      DIEN:
      - disp
      - DIEN_O
      DIH:
      - disp
      - DIH_O
      HDMI_CLK_P: HDMI_CLK_P
      HDMI_CLK_N: HDMI_CLK_N
      HDMI_D0_P: HDMI_D0_P
      HDMI_D0_N: HDMI_D0_N
      HDMI_D1_P: HDMI_D1_P
      HDMI_D1_N: HDMI_D1_N
      HDMI_D2_P: HDMI_D2_P
      HDMI_D2_N: HDMI_D2_N
  interfaces:
    axi_protocol_converter0:
      S_AXI:
      - dma
      - m_axi
    ps7:
      S_AXI_HP0:
      - axi_protocol_converter0
      - M_AXI
    dma:
      s_axi:
      - axi_bridge_dma
      - m_axi
    axi_interconnect0:
      s_axi_0:
      - ps7
      - M_AXI_GP0
    axi_bridge_disp:
      s_axi:
      - axi_interconnect0
      - m_axi_2
    axi_bridge_dma:
      s_axi:
      - axi_interconnect0
      - m_axi_1
    axi_bridge_mmcm:
      s_axi:
      - axi_interconnect0
      - m_axi_0
    mmcm:
      axi:
      - axi_bridge_mmcm
      - m_axi
    axis_clock_converter:
      s_axis:
      - dma
      - m_axis
    axis_dwidth_converter:
      s_axis:
      - axis_clock_converter
      - m_axis
    disp:
      S_AXIS:
      - axis_dwidth_converter
      - m_axis
      S00_AXI:
      - axi_bridge_disp
      - m_axi
external:
  ports:
    in: []
    out:
    - HDMI_CLK_P
    - HDMI_CLK_N
    - HDMI_D0_P
    - HDMI_D0_N
    - HDMI_D1_P
    - HDMI_D1_N
    - HDMI_D2_P
    - HDMI_D2_N
    inout:
    - - ps7
      - ddr_addr
    - - ps7
      - ddr_bankaddr
    - - ps7
      - ddr_cas_n
    - - ps7
      - ddr_cke
    - - ps7
      - ddr_clk
    - - ps7
      - ddr_clk_n
    - - ps7
      - ddr_cs_n
    - - ps7
      - ddr_dm
    - - ps7
      - ddr_dq
    - - ps7
      - ddr_dqs
    - - ps7
      - ddr_dqs_n
    - - ps7
      - ddr_drstb
    - - ps7
      - ddr_odt
    - - ps7
      - ddr_ras_n
    - - ps7
      - ddr_vr_n
    - - ps7
      - ddr_vr
    - - ps7
      - ddr_web
    - - ps7
      - ps_mio
    - - ps7
      - ps_clk
    - - ps7
      - ps_porb
    - - ps7
      - ps_srstb
  interfaces:
    in: []
    out: []
