{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714502774034 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714502774035 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 30 14:46:13 2024 " "Processing started: Tue Apr 30 14:46:13 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714502774035 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714502774035 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project_VGA -c Project_VGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project_VGA -c Project_VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714502774035 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1714502774440 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1714502774440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypress.sv 1 1 " "Found 1 design units, including 1 entities, in source file keypress.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keypress " "Found entity 1: keypress" {  } { { "keypress.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/keypress.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714502786783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714502786783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite_roms/attack_rom_r.v 1 1 " "Found 1 design units, including 1 entities, in source file sprite_roms/attack_rom_r.v" { { "Info" "ISGN_ENTITY_NAME" "1 attack_rom_r " "Found entity 1: attack_rom_r" {  } { { "sprite_roms/attack_rom_r.v" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/attack_rom_r.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714502786786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714502786786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite_roms/attack_rom_g.v 1 1 " "Found 1 design units, including 1 entities, in source file sprite_roms/attack_rom_g.v" { { "Info" "ISGN_ENTITY_NAME" "1 attack_rom_g " "Found entity 1: attack_rom_g" {  } { { "sprite_roms/attack_rom_g.v" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/attack_rom_g.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714502786790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714502786790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite_roms/attack_rom_b.v 1 1 " "Found 1 design units, including 1 entities, in source file sprite_roms/attack_rom_b.v" { { "Info" "ISGN_ENTITY_NAME" "1 attack_rom_b " "Found entity 1: attack_rom_b" {  } { { "sprite_roms/attack_rom_b.v" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/attack_rom_b.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714502786793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714502786793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite_roms/run_rom_r.v 1 1 " "Found 1 design units, including 1 entities, in source file sprite_roms/run_rom_r.v" { { "Info" "ISGN_ENTITY_NAME" "1 run_rom_r " "Found entity 1: run_rom_r" {  } { { "sprite_roms/run_rom_r.v" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/run_rom_r.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714502786796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714502786796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite_roms/run_rom_g.v 1 1 " "Found 1 design units, including 1 entities, in source file sprite_roms/run_rom_g.v" { { "Info" "ISGN_ENTITY_NAME" "1 run_rom_g " "Found entity 1: run_rom_g" {  } { { "sprite_roms/run_rom_g.v" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/run_rom_g.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714502786798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714502786798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite_roms/run_rom_b.v 1 1 " "Found 1 design units, including 1 entities, in source file sprite_roms/run_rom_b.v" { { "Info" "ISGN_ENTITY_NAME" "1 run_rom_b " "Found entity 1: run_rom_b" {  } { { "sprite_roms/run_rom_b.v" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/run_rom_b.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714502786800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714502786800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite_roms/raichu_rom_r.sv 1 1 " "Found 1 design units, including 1 entities, in source file sprite_roms/raichu_rom_r.sv" { { "Info" "ISGN_ENTITY_NAME" "1 raichu_rom_r " "Found entity 1: raichu_rom_r" {  } { { "sprite_roms/raichu_rom_r.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/raichu_rom_r.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714502786806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714502786806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite_roms/raichu_rom_g.sv 1 1 " "Found 1 design units, including 1 entities, in source file sprite_roms/raichu_rom_g.sv" { { "Info" "ISGN_ENTITY_NAME" "1 raichu_rom_g " "Found entity 1: raichu_rom_g" {  } { { "sprite_roms/raichu_rom_g.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/raichu_rom_g.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714502786812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714502786812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite_roms/raichu_rom_b.sv 1 1 " "Found 1 design units, including 1 entities, in source file sprite_roms/raichu_rom_b.sv" { { "Info" "ISGN_ENTITY_NAME" "1 raichu_rom_b " "Found entity 1: raichu_rom_b" {  } { { "sprite_roms/raichu_rom_b.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/raichu_rom_b.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714502786819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714502786819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite_roms/pika_rom_r.v 1 1 " "Found 1 design units, including 1 entities, in source file sprite_roms/pika_rom_r.v" { { "Info" "ISGN_ENTITY_NAME" "1 pika_rom_r " "Found entity 1: pika_rom_r" {  } { { "sprite_roms/pika_rom_r.v" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/pika_rom_r.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714502786825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714502786825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite_roms/pika_rom_g.v 1 1 " "Found 1 design units, including 1 entities, in source file sprite_roms/pika_rom_g.v" { { "Info" "ISGN_ENTITY_NAME" "1 pika_rom_g " "Found entity 1: pika_rom_g" {  } { { "sprite_roms/pika_rom_g.v" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/pika_rom_g.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714502786831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714502786831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite_roms/pika_rom_b.v 1 1 " "Found 1 design units, including 1 entities, in source file sprite_roms/pika_rom_b.v" { { "Info" "ISGN_ENTITY_NAME" "1 pika_rom_b " "Found entity 1: pika_rom_b" {  } { { "sprite_roms/pika_rom_b.v" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/pika_rom_b.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714502786837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714502786837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite_roms/pika_name_r.sv 1 1 " "Found 1 design units, including 1 entities, in source file sprite_roms/pika_name_r.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pika_name_r " "Found entity 1: pika_name_r" {  } { { "sprite_roms/pika_name_r.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/pika_name_r.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714502786839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714502786839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite_roms/pika_name_g.sv 1 1 " "Found 1 design units, including 1 entities, in source file sprite_roms/pika_name_g.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pika_name_g " "Found entity 1: pika_name_g" {  } { { "sprite_roms/pika_name_g.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/pika_name_g.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714502786842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714502786842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite_roms/pika_name_b.sv 1 1 " "Found 1 design units, including 1 entities, in source file sprite_roms/pika_name_b.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pika_name_b " "Found entity 1: pika_name_b" {  } { { "sprite_roms/pika_name_b.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/pika_name_b.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714502786844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714502786844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite_roms/heart_rom_r.v 1 1 " "Found 1 design units, including 1 entities, in source file sprite_roms/heart_rom_r.v" { { "Info" "ISGN_ENTITY_NAME" "1 heart_rom_r " "Found entity 1: heart_rom_r" {  } { { "sprite_roms/heart_rom_r.v" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/heart_rom_r.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714502786845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714502786845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite_roms/heart_rom_g.v 1 1 " "Found 1 design units, including 1 entities, in source file sprite_roms/heart_rom_g.v" { { "Info" "ISGN_ENTITY_NAME" "1 heart_rom_g " "Found entity 1: heart_rom_g" {  } { { "sprite_roms/heart_rom_g.v" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/heart_rom_g.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714502786847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714502786847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite_roms/heart_rom_b.v 1 1 " "Found 1 design units, including 1 entities, in source file sprite_roms/heart_rom_b.v" { { "Info" "ISGN_ENTITY_NAME" "1 heart_rom_b " "Found entity 1: heart_rom_b" {  } { { "sprite_roms/heart_rom_b.v" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/heart_rom_b.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714502786848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714502786848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite_roms/flameat_rom_r.sv 1 1 " "Found 1 design units, including 1 entities, in source file sprite_roms/flameat_rom_r.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flameat_rom_r " "Found entity 1: flameat_rom_r" {  } { { "sprite_roms/flameat_rom_r.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/flameat_rom_r.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714502786854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714502786854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite_roms/flameat_rom_g.sv 1 1 " "Found 1 design units, including 1 entities, in source file sprite_roms/flameat_rom_g.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flameat_rom_g " "Found entity 1: flameat_rom_g" {  } { { "sprite_roms/flameat_rom_g.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/flameat_rom_g.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714502786860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714502786860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite_roms/flameat_rom_b.sv 1 1 " "Found 1 design units, including 1 entities, in source file sprite_roms/flameat_rom_b.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flameat_rom_b " "Found entity 1: flameat_rom_b" {  } { { "sprite_roms/flameat_rom_b.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/flameat_rom_b.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714502786866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714502786866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite_roms/ekans_rom_r.v 1 1 " "Found 1 design units, including 1 entities, in source file sprite_roms/ekans_rom_r.v" { { "Info" "ISGN_ENTITY_NAME" "1 ekans_rom_r " "Found entity 1: ekans_rom_r" {  } { { "sprite_roms/ekans_rom_r.v" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/ekans_rom_r.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714502786872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714502786872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite_roms/ekans_rom_g.v 1 1 " "Found 1 design units, including 1 entities, in source file sprite_roms/ekans_rom_g.v" { { "Info" "ISGN_ENTITY_NAME" "1 ekans_rom_g " "Found entity 1: ekans_rom_g" {  } { { "sprite_roms/ekans_rom_g.v" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/ekans_rom_g.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714502786878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714502786878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite_roms/ekans_rom_b.v 1 1 " "Found 1 design units, including 1 entities, in source file sprite_roms/ekans_rom_b.v" { { "Info" "ISGN_ENTITY_NAME" "1 ekans_rom_b " "Found entity 1: ekans_rom_b" {  } { { "sprite_roms/ekans_rom_b.v" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/ekans_rom_b.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714502786887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714502786887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite_roms/dragon_rom_r.sv 1 1 " "Found 1 design units, including 1 entities, in source file sprite_roms/dragon_rom_r.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dragon_rom_r " "Found entity 1: dragon_rom_r" {  } { { "sprite_roms/dragon_rom_r.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/dragon_rom_r.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714502786892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714502786892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite_roms/dragon_rom_g.sv 1 1 " "Found 1 design units, including 1 entities, in source file sprite_roms/dragon_rom_g.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dragon_rom_g " "Found entity 1: dragon_rom_g" {  } { { "sprite_roms/dragon_rom_g.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/dragon_rom_g.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714502786898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714502786898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite_roms/dragon_rom_b.sv 1 1 " "Found 1 design units, including 1 entities, in source file sprite_roms/dragon_rom_b.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dragon_rom_b " "Found entity 1: dragon_rom_b" {  } { { "sprite_roms/dragon_rom_b.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/dragon_rom_b.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714502786904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714502786904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite_roms/char_rom_r.sv 1 1 " "Found 1 design units, including 1 entities, in source file sprite_roms/char_rom_r.sv" { { "Info" "ISGN_ENTITY_NAME" "1 char_rom_r " "Found entity 1: char_rom_r" {  } { { "sprite_roms/char_rom_r.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/char_rom_r.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714502786905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714502786905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite_roms/char_rom_g.sv 1 1 " "Found 1 design units, including 1 entities, in source file sprite_roms/char_rom_g.sv" { { "Info" "ISGN_ENTITY_NAME" "1 char_rom_g " "Found entity 1: char_rom_g" {  } { { "sprite_roms/char_rom_g.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/char_rom_g.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714502786907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714502786907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite_roms/char_rom_b.sv 1 1 " "Found 1 design units, including 1 entities, in source file sprite_roms/char_rom_b.sv" { { "Info" "ISGN_ENTITY_NAME" "1 char_rom_b " "Found entity 1: char_rom_b" {  } { { "sprite_roms/char_rom_b.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/char_rom_b.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714502786908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714502786908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frame_buffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file frame_buffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 frame_buffer " "Found entity 1: frame_buffer" {  } { { "frame_buffer.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/frame_buffer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714502786909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714502786909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_vga.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_VGA " "Found entity 1: tb_VGA" {  } { { "tb_VGA.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/tb_VGA.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714502786910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714502786910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/vga_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714502786911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714502786911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714502786912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714502786912 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PIKA_START_X pika_start_x pattern_generator.sv(93) " "Verilog HDL Declaration information at pattern_generator.sv(93): object \"PIKA_START_X\" differs only in case from object \"pika_start_x\" in the same scope" {  } { { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 93 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714502786914 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PIKA_START_Y pika_start_y pattern_generator.sv(93) " "Verilog HDL Declaration information at pattern_generator.sv(93): object \"PIKA_START_Y\" differs only in case from object \"pika_start_y\" in the same scope" {  } { { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 93 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714502786914 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PIKANAME_START_X pikaname_start_x pattern_generator.sv(92) " "Verilog HDL Declaration information at pattern_generator.sv(92): object \"PIKANAME_START_X\" differs only in case from object \"pikaname_start_x\" in the same scope" {  } { { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 92 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714502786914 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PIKANAME_START_Y pikaname_start_y pattern_generator.sv(92) " "Verilog HDL Declaration information at pattern_generator.sv(92): object \"PIKANAME_START_Y\" differs only in case from object \"pikaname_start_y\" in the same scope" {  } { { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 92 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714502786914 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "EKANS_START_X ekans_start_x pattern_generator.sv(98) " "Verilog HDL Declaration information at pattern_generator.sv(98): object \"EKANS_START_X\" differs only in case from object \"ekans_start_x\" in the same scope" {  } { { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 98 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714502786914 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "EKANS_START_Y ekans_start_y pattern_generator.sv(98) " "Verilog HDL Declaration information at pattern_generator.sv(98): object \"EKANS_START_Y\" differs only in case from object \"ekans_start_y\" in the same scope" {  } { { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 98 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714502786914 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CHARNAME_START_X charname_start_x pattern_generator.sv(97) " "Verilog HDL Declaration information at pattern_generator.sv(97): object \"CHARNAME_START_X\" differs only in case from object \"charname_start_x\" in the same scope" {  } { { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 97 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714502786914 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CHARNAME_START_Y charname_start_y pattern_generator.sv(97) " "Verilog HDL Declaration information at pattern_generator.sv(97): object \"CHARNAME_START_Y\" differs only in case from object \"charname_start_y\" in the same scope" {  } { { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 97 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714502786914 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FLAMEAT_START_X flameat_start_x pattern_generator.sv(110) " "Verilog HDL Declaration information at pattern_generator.sv(110): object \"FLAMEAT_START_X\" differs only in case from object \"flameat_start_x\" in the same scope" {  } { { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 110 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714502786914 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FLAMEAT_START_Y flameat_start_y pattern_generator.sv(110) " "Verilog HDL Declaration information at pattern_generator.sv(110): object \"FLAMEAT_START_Y\" differs only in case from object \"flameat_start_y\" in the same scope" {  } { { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 110 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714502786914 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CNT_FLASH cnt_flash pattern_generator.sv(90) " "Verilog HDL Declaration information at pattern_generator.sv(90): object \"CNT_FLASH\" differs only in case from object \"cnt_flash\" in the same scope" {  } { { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 90 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714502786914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pattern_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file pattern_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pattern_generator " "Found entity 1: pattern_generator" {  } { { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714502786915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714502786915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_generator " "Found entity 1: clock_generator" {  } { { "clock_generator.v" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/clock_generator.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714502786916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714502786916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_generator/clock_generator_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_generator/clock_generator_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_generator_0002 " "Found entity 1: clock_generator_0002" {  } { { "clock_generator/clock_generator_0002.v" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/clock_generator/clock_generator_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714502786917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714502786917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_30.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_30.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_30 " "Found entity 1: PLL_30" {  } { { "PLL_30.v" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/PLL_30.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714502786918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714502786918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_30/pll_30_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_30/pll_30_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_30_0002 " "Found entity 1: PLL_30_0002" {  } { { "PLL_30/PLL_30_0002.v" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/PLL_30/PLL_30_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714502786919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714502786919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_10.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_10 " "Found entity 1: PLL_10" {  } { { "PLL_10.v" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/PLL_10.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714502786920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714502786920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_10/pll_10_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_10/pll_10_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_10_0002 " "Found entity 1: PLL_10_0002" {  } { { "PLL_10/PLL_10_0002.v" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/PLL_10/PLL_10_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714502786921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714502786921 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1714502787876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_generator clock_generator:vga_clock " "Elaborating entity \"clock_generator\" for hierarchy \"clock_generator:vga_clock\"" {  } { { "top.sv" "vga_clock" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714502787893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_generator_0002 clock_generator:vga_clock\|clock_generator_0002:clock_generator_inst " "Elaborating entity \"clock_generator_0002\" for hierarchy \"clock_generator:vga_clock\|clock_generator_0002:clock_generator_inst\"" {  } { { "clock_generator.v" "clock_generator_inst" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/clock_generator.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714502787906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll clock_generator:vga_clock\|clock_generator_0002:clock_generator_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"clock_generator:vga_clock\|clock_generator_0002:clock_generator_inst\|altera_pll:altera_pll_i\"" {  } { { "clock_generator/clock_generator_0002.v" "altera_pll_i" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/clock_generator/clock_generator_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714502787936 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1714502787952 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clock_generator:vga_clock\|clock_generator_0002:clock_generator_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"clock_generator:vga_clock\|clock_generator_0002:clock_generator_inst\|altera_pll:altera_pll_i\"" {  } { { "clock_generator/clock_generator_0002.v" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/clock_generator/clock_generator_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714502787952 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clock_generator:vga_clock\|clock_generator_0002:clock_generator_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"clock_generator:vga_clock\|clock_generator_0002:clock_generator_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502787953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502787953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502787953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502787953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.175644 MHz " "Parameter \"output_clock_frequency0\" = \"25.175644 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502787953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502787953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502787953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502787953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502787953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502787953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502787953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502787953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502787953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502787953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502787953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502787953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502787953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502787953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502787953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502787953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502787953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502787953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502787953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502787953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502787953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502787953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502787953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502787953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502787953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502787953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502787953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502787953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502787953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502787953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502787953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502787953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502787953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502787953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502787953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502787953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502787953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502787953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502787953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502787953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502787953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502787953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502787953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502787953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502787953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502787953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502787953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502787953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502787953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502787953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502787953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502787953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502787953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502787953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502787953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502787953 ""}  } { { "clock_generator/clock_generator_0002.v" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/clock_generator/clock_generator_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714502787953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypress keypress:k1 " "Elaborating entity \"keypress\" for hierarchy \"keypress:k1\"" {  } { { "top.sv" "k1" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714502787955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:ctr1 " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:ctr1\"" {  } { { "top.sv" "ctr1" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714502787966 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_controller.sv(24) " "Verilog HDL assignment warning at vga_controller.sv(24): truncated value with size 32 to match size of target (10)" {  } { { "vga_controller.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/vga_controller.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714502787975 "|top|vga_controller:ctr1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_controller.sv(37) " "Verilog HDL assignment warning at vga_controller.sv(37): truncated value with size 32 to match size of target (10)" {  } { { "vga_controller.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/vga_controller.sv" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714502787975 "|top|vga_controller:ctr1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pattern_generator pattern_generator:pattern_gen1 " "Elaborating entity \"pattern_generator\" for hierarchy \"pattern_generator:pattern_gen1\"" {  } { { "top.sv" "pattern_gen1" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714502787975 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 pattern_generator.sv(137) " "Verilog HDL assignment warning at pattern_generator.sv(137): truncated value with size 32 to match size of target (12)" {  } { { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714502787991 "|top|pattern_generator:pattern_gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 pattern_generator.sv(142) " "Verilog HDL assignment warning at pattern_generator.sv(142): truncated value with size 32 to match size of target (12)" {  } { { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714502787991 "|top|pattern_generator:pattern_gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 pattern_generator.sv(143) " "Verilog HDL assignment warning at pattern_generator.sv(143): truncated value with size 32 to match size of target (12)" {  } { { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714502787991 "|top|pattern_generator:pattern_gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 pattern_generator.sv(148) " "Verilog HDL assignment warning at pattern_generator.sv(148): truncated value with size 32 to match size of target (11)" {  } { { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714502787991 "|top|pattern_generator:pattern_gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pattern_generator.sv(153) " "Verilog HDL assignment warning at pattern_generator.sv(153): truncated value with size 32 to match size of target (10)" {  } { { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714502787991 "|top|pattern_generator:pattern_gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 pattern_generator.sv(158) " "Verilog HDL assignment warning at pattern_generator.sv(158): truncated value with size 32 to match size of target (12)" {  } { { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714502787991 "|top|pattern_generator:pattern_gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 pattern_generator.sv(163) " "Verilog HDL assignment warning at pattern_generator.sv(163): truncated value with size 32 to match size of target (9)" {  } { { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714502787991 "|top|pattern_generator:pattern_gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pattern_generator.sv(168) " "Verilog HDL assignment warning at pattern_generator.sv(168): truncated value with size 32 to match size of target (10)" {  } { { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714502787991 "|top|pattern_generator:pattern_gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 pattern_generator.sv(173) " "Verilog HDL assignment warning at pattern_generator.sv(173): truncated value with size 32 to match size of target (12)" {  } { { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714502787991 "|top|pattern_generator:pattern_gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 pattern_generator.sv(178) " "Verilog HDL assignment warning at pattern_generator.sv(178): truncated value with size 32 to match size of target (9)" {  } { { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714502787991 "|top|pattern_generator:pattern_gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 pattern_generator.sv(183) " "Verilog HDL assignment warning at pattern_generator.sv(183): truncated value with size 32 to match size of target (9)" {  } { { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714502787991 "|top|pattern_generator:pattern_gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 pattern_generator.sv(188) " "Verilog HDL assignment warning at pattern_generator.sv(188): truncated value with size 32 to match size of target (9)" {  } { { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714502787991 "|top|pattern_generator:pattern_gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pattern_generator.sv(291) " "Verilog HDL assignment warning at pattern_generator.sv(291): truncated value with size 32 to match size of target (10)" {  } { { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 291 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714502787991 "|top|pattern_generator:pattern_gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pattern_generator.sv(292) " "Verilog HDL assignment warning at pattern_generator.sv(292): truncated value with size 32 to match size of target (10)" {  } { { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714502787991 "|top|pattern_generator:pattern_gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pattern_generator.sv(293) " "Verilog HDL assignment warning at pattern_generator.sv(293): truncated value with size 32 to match size of target (10)" {  } { { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 293 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714502787991 "|top|pattern_generator:pattern_gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pattern_generator.sv(294) " "Verilog HDL assignment warning at pattern_generator.sv(294): truncated value with size 32 to match size of target (10)" {  } { { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714502787991 "|top|pattern_generator:pattern_gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pattern_generator.sv(295) " "Verilog HDL assignment warning at pattern_generator.sv(295): truncated value with size 32 to match size of target (10)" {  } { { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 295 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714502787991 "|top|pattern_generator:pattern_gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pattern_generator.sv(296) " "Verilog HDL assignment warning at pattern_generator.sv(296): truncated value with size 32 to match size of target (10)" {  } { { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 296 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714502787991 "|top|pattern_generator:pattern_gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pattern_generator.sv(297) " "Verilog HDL assignment warning at pattern_generator.sv(297): truncated value with size 32 to match size of target (10)" {  } { { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 297 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714502787991 "|top|pattern_generator:pattern_gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pattern_generator.sv(298) " "Verilog HDL assignment warning at pattern_generator.sv(298): truncated value with size 32 to match size of target (10)" {  } { { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 298 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714502787991 "|top|pattern_generator:pattern_gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pattern_generator.sv(299) " "Verilog HDL assignment warning at pattern_generator.sv(299): truncated value with size 32 to match size of target (10)" {  } { { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 299 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714502787991 "|top|pattern_generator:pattern_gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pattern_generator.sv(300) " "Verilog HDL assignment warning at pattern_generator.sv(300): truncated value with size 32 to match size of target (10)" {  } { { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714502787991 "|top|pattern_generator:pattern_gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pattern_generator.sv(301) " "Verilog HDL assignment warning at pattern_generator.sv(301): truncated value with size 32 to match size of target (10)" {  } { { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 301 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714502787991 "|top|pattern_generator:pattern_gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pattern_generator.sv(302) " "Verilog HDL assignment warning at pattern_generator.sv(302): truncated value with size 32 to match size of target (10)" {  } { { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714502787991 "|top|pattern_generator:pattern_gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pattern_generator.sv(303) " "Verilog HDL assignment warning at pattern_generator.sv(303): truncated value with size 32 to match size of target (10)" {  } { { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714502787991 "|top|pattern_generator:pattern_gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pattern_generator.sv(304) " "Verilog HDL assignment warning at pattern_generator.sv(304): truncated value with size 32 to match size of target (10)" {  } { { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714502787991 "|top|pattern_generator:pattern_gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pattern_generator.sv(305) " "Verilog HDL assignment warning at pattern_generator.sv(305): truncated value with size 32 to match size of target (10)" {  } { { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 305 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714502787991 "|top|pattern_generator:pattern_gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pattern_generator.sv(306) " "Verilog HDL assignment warning at pattern_generator.sv(306): truncated value with size 32 to match size of target (10)" {  } { { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 306 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714502787991 "|top|pattern_generator:pattern_gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pattern_generator.sv(318) " "Verilog HDL assignment warning at pattern_generator.sv(318): truncated value with size 32 to match size of target (10)" {  } { { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 318 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714502787991 "|top|pattern_generator:pattern_gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pattern_generator.sv(319) " "Verilog HDL assignment warning at pattern_generator.sv(319): truncated value with size 32 to match size of target (10)" {  } { { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 319 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714502787991 "|top|pattern_generator:pattern_gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pattern_generator.sv(320) " "Verilog HDL assignment warning at pattern_generator.sv(320): truncated value with size 32 to match size of target (10)" {  } { { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 320 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714502787991 "|top|pattern_generator:pattern_gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pattern_generator.sv(321) " "Verilog HDL assignment warning at pattern_generator.sv(321): truncated value with size 32 to match size of target (10)" {  } { { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 321 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714502787991 "|top|pattern_generator:pattern_gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pattern_generator.sv(322) " "Verilog HDL assignment warning at pattern_generator.sv(322): truncated value with size 32 to match size of target (10)" {  } { { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 322 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714502787991 "|top|pattern_generator:pattern_gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pattern_generator.sv(323) " "Verilog HDL assignment warning at pattern_generator.sv(323): truncated value with size 32 to match size of target (10)" {  } { { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 323 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714502787991 "|top|pattern_generator:pattern_gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pattern_generator.sv(324) " "Verilog HDL assignment warning at pattern_generator.sv(324): truncated value with size 32 to match size of target (10)" {  } { { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714502787991 "|top|pattern_generator:pattern_gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pattern_generator.sv(325) " "Verilog HDL assignment warning at pattern_generator.sv(325): truncated value with size 32 to match size of target (10)" {  } { { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 325 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714502787991 "|top|pattern_generator:pattern_gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pattern_generator.sv(326) " "Verilog HDL assignment warning at pattern_generator.sv(326): truncated value with size 32 to match size of target (10)" {  } { { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 326 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714502787991 "|top|pattern_generator:pattern_gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pattern_generator.sv(327) " "Verilog HDL assignment warning at pattern_generator.sv(327): truncated value with size 32 to match size of target (10)" {  } { { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 327 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714502787991 "|top|pattern_generator:pattern_gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pattern_generator.sv(328) " "Verilog HDL assignment warning at pattern_generator.sv(328): truncated value with size 32 to match size of target (10)" {  } { { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714502787991 "|top|pattern_generator:pattern_gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pattern_generator.sv(329) " "Verilog HDL assignment warning at pattern_generator.sv(329): truncated value with size 32 to match size of target (10)" {  } { { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 329 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714502787991 "|top|pattern_generator:pattern_gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pattern_generator.sv(330) " "Verilog HDL assignment warning at pattern_generator.sv(330): truncated value with size 32 to match size of target (10)" {  } { { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 330 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714502787991 "|top|pattern_generator:pattern_gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pattern_generator.sv(331) " "Verilog HDL assignment warning at pattern_generator.sv(331): truncated value with size 32 to match size of target (10)" {  } { { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 331 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714502787991 "|top|pattern_generator:pattern_gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pattern_generator.sv(332) " "Verilog HDL assignment warning at pattern_generator.sv(332): truncated value with size 32 to match size of target (10)" {  } { { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 332 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714502787991 "|top|pattern_generator:pattern_gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pattern_generator.sv(333) " "Verilog HDL assignment warning at pattern_generator.sv(333): truncated value with size 32 to match size of target (10)" {  } { { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 333 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714502787991 "|top|pattern_generator:pattern_gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 pattern_generator.sv(357) " "Verilog HDL assignment warning at pattern_generator.sv(357): truncated value with size 32 to match size of target (6)" {  } { { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714502787991 "|top|pattern_generator:pattern_gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pattern_generator.sv(358) " "Verilog HDL assignment warning at pattern_generator.sv(358): truncated value with size 32 to match size of target (10)" {  } { { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 358 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714502787991 "|top|pattern_generator:pattern_gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pattern_generator.sv(359) " "Verilog HDL assignment warning at pattern_generator.sv(359): truncated value with size 32 to match size of target (10)" {  } { { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 359 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714502787991 "|top|pattern_generator:pattern_gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 pattern_generator.sv(363) " "Verilog HDL assignment warning at pattern_generator.sv(363): truncated value with size 32 to match size of target (14)" {  } { { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 363 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714502787991 "|top|pattern_generator:pattern_gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 pattern_generator.sv(380) " "Verilog HDL assignment warning at pattern_generator.sv(380): truncated value with size 32 to match size of target (6)" {  } { { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 380 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714502787992 "|top|pattern_generator:pattern_gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pattern_generator.sv(381) " "Verilog HDL assignment warning at pattern_generator.sv(381): truncated value with size 32 to match size of target (10)" {  } { { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 381 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714502787992 "|top|pattern_generator:pattern_gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pattern_generator.sv(382) " "Verilog HDL assignment warning at pattern_generator.sv(382): truncated value with size 32 to match size of target (10)" {  } { { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 382 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714502787992 "|top|pattern_generator:pattern_gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 pattern_generator.sv(386) " "Verilog HDL assignment warning at pattern_generator.sv(386): truncated value with size 32 to match size of target (14)" {  } { { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 386 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714502787992 "|top|pattern_generator:pattern_gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 pattern_generator.sv(396) " "Verilog HDL assignment warning at pattern_generator.sv(396): truncated value with size 32 to match size of target (14)" {  } { { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 396 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714502787992 "|top|pattern_generator:pattern_gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pattern_generator.sv(404) " "Verilog HDL assignment warning at pattern_generator.sv(404): truncated value with size 32 to match size of target (10)" {  } { { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 404 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714502787992 "|top|pattern_generator:pattern_gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pattern_generator.sv(405) " "Verilog HDL assignment warning at pattern_generator.sv(405): truncated value with size 32 to match size of target (10)" {  } { { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 405 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714502787992 "|top|pattern_generator:pattern_gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 pattern_generator.sv(408) " "Verilog HDL assignment warning at pattern_generator.sv(408): truncated value with size 32 to match size of target (14)" {  } { { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 408 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714502787992 "|top|pattern_generator:pattern_gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pattern_generator.sv(416) " "Verilog HDL assignment warning at pattern_generator.sv(416): truncated value with size 32 to match size of target (10)" {  } { { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 416 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714502787992 "|top|pattern_generator:pattern_gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pattern_generator.sv(417) " "Verilog HDL assignment warning at pattern_generator.sv(417): truncated value with size 32 to match size of target (10)" {  } { { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 417 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714502787992 "|top|pattern_generator:pattern_gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 pattern_generator.sv(420) " "Verilog HDL assignment warning at pattern_generator.sv(420): truncated value with size 32 to match size of target (14)" {  } { { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 420 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714502787992 "|top|pattern_generator:pattern_gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 pattern_generator.sv(431) " "Verilog HDL assignment warning at pattern_generator.sv(431): truncated value with size 32 to match size of target (4)" {  } { { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 431 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714502787992 "|top|pattern_generator:pattern_gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pattern_generator.sv(433) " "Verilog HDL assignment warning at pattern_generator.sv(433): truncated value with size 32 to match size of target (10)" {  } { { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 433 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714502787992 "|top|pattern_generator:pattern_gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pattern_generator.sv(434) " "Verilog HDL assignment warning at pattern_generator.sv(434): truncated value with size 32 to match size of target (10)" {  } { { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 434 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714502787992 "|top|pattern_generator:pattern_gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pattern_generator.sv(435) " "Verilog HDL assignment warning at pattern_generator.sv(435): truncated value with size 32 to match size of target (10)" {  } { { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 435 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714502787992 "|top|pattern_generator:pattern_gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pattern_generator.sv(437) " "Verilog HDL assignment warning at pattern_generator.sv(437): truncated value with size 32 to match size of target (10)" {  } { { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 437 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714502787992 "|top|pattern_generator:pattern_gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pattern_generator.sv(439) " "Verilog HDL assignment warning at pattern_generator.sv(439): truncated value with size 32 to match size of target (10)" {  } { { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 439 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714502787992 "|top|pattern_generator:pattern_gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 pattern_generator.sv(444) " "Verilog HDL assignment warning at pattern_generator.sv(444): truncated value with size 32 to match size of target (14)" {  } { { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 444 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714502787992 "|top|pattern_generator:pattern_gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 pattern_generator.sv(454) " "Verilog HDL assignment warning at pattern_generator.sv(454): truncated value with size 32 to match size of target (2)" {  } { { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 454 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714502787992 "|top|pattern_generator:pattern_gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 pattern_generator.sv(459) " "Verilog HDL assignment warning at pattern_generator.sv(459): truncated value with size 32 to match size of target (4)" {  } { { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 459 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714502787992 "|top|pattern_generator:pattern_gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pattern_generator.sv(461) " "Verilog HDL assignment warning at pattern_generator.sv(461): truncated value with size 32 to match size of target (10)" {  } { { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 461 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714502787992 "|top|pattern_generator:pattern_gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pattern_generator.sv(462) " "Verilog HDL assignment warning at pattern_generator.sv(462): truncated value with size 32 to match size of target (10)" {  } { { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 462 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714502787992 "|top|pattern_generator:pattern_gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pattern_generator.sv(463) " "Verilog HDL assignment warning at pattern_generator.sv(463): truncated value with size 32 to match size of target (10)" {  } { { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 463 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714502787992 "|top|pattern_generator:pattern_gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pattern_generator.sv(465) " "Verilog HDL assignment warning at pattern_generator.sv(465): truncated value with size 32 to match size of target (10)" {  } { { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 465 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714502787992 "|top|pattern_generator:pattern_gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pattern_generator.sv(467) " "Verilog HDL assignment warning at pattern_generator.sv(467): truncated value with size 32 to match size of target (10)" {  } { { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 467 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714502787992 "|top|pattern_generator:pattern_gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 pattern_generator.sv(471) " "Verilog HDL assignment warning at pattern_generator.sv(471): truncated value with size 32 to match size of target (14)" {  } { { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 471 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714502787992 "|top|pattern_generator:pattern_gen1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frame_buffer pattern_generator:pattern_gen1\|frame_buffer:fb " "Elaborating entity \"frame_buffer\" for hierarchy \"pattern_generator:pattern_gen1\|frame_buffer:fb\"" {  } { { "pattern_generator.sv" "fb" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714502787992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pika_rom_r pattern_generator:pattern_gen1\|pika_rom_r:prr " "Elaborating entity \"pika_rom_r\" for hierarchy \"pattern_generator:pattern_gen1\|pika_rom_r:prr\"" {  } { { "pattern_generator.sv" "prr" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714502788005 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 pika_rom_r.v(7) " "Net \"mem.data_a\" at pika_rom_r.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_roms/pika_rom_r.v" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/pika_rom_r.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714502788016 "|top|pattern_generator:pattern_gen1|pika_rom_r:prr"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 pika_rom_r.v(7) " "Net \"mem.waddr_a\" at pika_rom_r.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_roms/pika_rom_r.v" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/pika_rom_r.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714502788016 "|top|pattern_generator:pattern_gen1|pika_rom_r:prr"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 pika_rom_r.v(7) " "Net \"mem.we_a\" at pika_rom_r.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_roms/pika_rom_r.v" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/pika_rom_r.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714502788016 "|top|pattern_generator:pattern_gen1|pika_rom_r:prr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pika_rom_g pattern_generator:pattern_gen1\|pika_rom_g:prg " "Elaborating entity \"pika_rom_g\" for hierarchy \"pattern_generator:pattern_gen1\|pika_rom_g:prg\"" {  } { { "pattern_generator.sv" "prg" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714502788017 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 pika_rom_g.v(8) " "Net \"mem.data_a\" at pika_rom_g.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_roms/pika_rom_g.v" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/pika_rom_g.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714502788036 "|top|pattern_generator:pattern_gen1|pika_rom_g:prg"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 pika_rom_g.v(8) " "Net \"mem.waddr_a\" at pika_rom_g.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_roms/pika_rom_g.v" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/pika_rom_g.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714502788036 "|top|pattern_generator:pattern_gen1|pika_rom_g:prg"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 pika_rom_g.v(8) " "Net \"mem.we_a\" at pika_rom_g.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_roms/pika_rom_g.v" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/pika_rom_g.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714502788037 "|top|pattern_generator:pattern_gen1|pika_rom_g:prg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pika_rom_b pattern_generator:pattern_gen1\|pika_rom_b:prb " "Elaborating entity \"pika_rom_b\" for hierarchy \"pattern_generator:pattern_gen1\|pika_rom_b:prb\"" {  } { { "pattern_generator.sv" "prb" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714502788037 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 pika_rom_b.v(8) " "Net \"mem.data_a\" at pika_rom_b.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_roms/pika_rom_b.v" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/pika_rom_b.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714502788046 "|top|pattern_generator:pattern_gen1|pika_rom_b:prb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 pika_rom_b.v(8) " "Net \"mem.waddr_a\" at pika_rom_b.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_roms/pika_rom_b.v" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/pika_rom_b.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714502788047 "|top|pattern_generator:pattern_gen1|pika_rom_b:prb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 pika_rom_b.v(8) " "Net \"mem.we_a\" at pika_rom_b.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_roms/pika_rom_b.v" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/pika_rom_b.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714502788047 "|top|pattern_generator:pattern_gen1|pika_rom_b:prb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ekans_rom_r pattern_generator:pattern_gen1\|ekans_rom_r:err " "Elaborating entity \"ekans_rom_r\" for hierarchy \"pattern_generator:pattern_gen1\|ekans_rom_r:err\"" {  } { { "pattern_generator.sv" "err" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714502788047 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 ekans_rom_r.v(7) " "Net \"mem.data_a\" at ekans_rom_r.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_roms/ekans_rom_r.v" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/ekans_rom_r.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714502788058 "|top|pattern_generator:pattern_gen1|ekans_rom_r:err"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 ekans_rom_r.v(7) " "Net \"mem.waddr_a\" at ekans_rom_r.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_roms/ekans_rom_r.v" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/ekans_rom_r.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714502788058 "|top|pattern_generator:pattern_gen1|ekans_rom_r:err"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 ekans_rom_r.v(7) " "Net \"mem.we_a\" at ekans_rom_r.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_roms/ekans_rom_r.v" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/ekans_rom_r.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714502788058 "|top|pattern_generator:pattern_gen1|ekans_rom_r:err"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ekans_rom_g pattern_generator:pattern_gen1\|ekans_rom_g:erg " "Elaborating entity \"ekans_rom_g\" for hierarchy \"pattern_generator:pattern_gen1\|ekans_rom_g:erg\"" {  } { { "pattern_generator.sv" "erg" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714502788058 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 ekans_rom_g.v(8) " "Net \"mem.data_a\" at ekans_rom_g.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_roms/ekans_rom_g.v" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/ekans_rom_g.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714502788071 "|top|pattern_generator:pattern_gen1|ekans_rom_g:erg"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 ekans_rom_g.v(8) " "Net \"mem.waddr_a\" at ekans_rom_g.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_roms/ekans_rom_g.v" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/ekans_rom_g.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714502788071 "|top|pattern_generator:pattern_gen1|ekans_rom_g:erg"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 ekans_rom_g.v(8) " "Net \"mem.we_a\" at ekans_rom_g.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_roms/ekans_rom_g.v" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/ekans_rom_g.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714502788071 "|top|pattern_generator:pattern_gen1|ekans_rom_g:erg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ekans_rom_b pattern_generator:pattern_gen1\|ekans_rom_b:erb " "Elaborating entity \"ekans_rom_b\" for hierarchy \"pattern_generator:pattern_gen1\|ekans_rom_b:erb\"" {  } { { "pattern_generator.sv" "erb" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714502788071 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 ekans_rom_b.v(8) " "Net \"mem.data_a\" at ekans_rom_b.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_roms/ekans_rom_b.v" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/ekans_rom_b.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714502788112 "|top|pattern_generator:pattern_gen1|ekans_rom_b:erb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 ekans_rom_b.v(8) " "Net \"mem.waddr_a\" at ekans_rom_b.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_roms/ekans_rom_b.v" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/ekans_rom_b.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714502788112 "|top|pattern_generator:pattern_gen1|ekans_rom_b:erb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 ekans_rom_b.v(8) " "Net \"mem.we_a\" at ekans_rom_b.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_roms/ekans_rom_b.v" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/ekans_rom_b.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714502788112 "|top|pattern_generator:pattern_gen1|ekans_rom_b:erb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "heart_rom_r pattern_generator:pattern_gen1\|heart_rom_r:hrr " "Elaborating entity \"heart_rom_r\" for hierarchy \"pattern_generator:pattern_gen1\|heart_rom_r:hrr\"" {  } { { "pattern_generator.sv" "hrr" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714502788112 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 heart_rom_r.v(7) " "Net \"mem.data_a\" at heart_rom_r.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_roms/heart_rom_r.v" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/heart_rom_r.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714502788125 "|top|pattern_generator:pattern_gen1|heart_rom_r:hrr"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 heart_rom_r.v(7) " "Net \"mem.waddr_a\" at heart_rom_r.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_roms/heart_rom_r.v" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/heart_rom_r.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714502788125 "|top|pattern_generator:pattern_gen1|heart_rom_r:hrr"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 heart_rom_r.v(7) " "Net \"mem.we_a\" at heart_rom_r.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_roms/heart_rom_r.v" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/heart_rom_r.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714502788125 "|top|pattern_generator:pattern_gen1|heart_rom_r:hrr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "heart_rom_g pattern_generator:pattern_gen1\|heart_rom_g:hrg " "Elaborating entity \"heart_rom_g\" for hierarchy \"pattern_generator:pattern_gen1\|heart_rom_g:hrg\"" {  } { { "pattern_generator.sv" "hrg" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714502788126 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 heart_rom_g.v(8) " "Net \"mem.data_a\" at heart_rom_g.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_roms/heart_rom_g.v" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/heart_rom_g.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714502788137 "|top|pattern_generator:pattern_gen1|heart_rom_g:hrg"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 heart_rom_g.v(8) " "Net \"mem.waddr_a\" at heart_rom_g.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_roms/heart_rom_g.v" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/heart_rom_g.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714502788137 "|top|pattern_generator:pattern_gen1|heart_rom_g:hrg"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 heart_rom_g.v(8) " "Net \"mem.we_a\" at heart_rom_g.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_roms/heart_rom_g.v" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/heart_rom_g.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714502788137 "|top|pattern_generator:pattern_gen1|heart_rom_g:hrg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "heart_rom_b pattern_generator:pattern_gen1\|heart_rom_b:hrb " "Elaborating entity \"heart_rom_b\" for hierarchy \"pattern_generator:pattern_gen1\|heart_rom_b:hrb\"" {  } { { "pattern_generator.sv" "hrb" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714502788138 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 heart_rom_b.v(9) " "Net \"mem.data_a\" at heart_rom_b.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_roms/heart_rom_b.v" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/heart_rom_b.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714502788153 "|top|pattern_generator:pattern_gen1|heart_rom_b:hrb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 heart_rom_b.v(9) " "Net \"mem.waddr_a\" at heart_rom_b.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_roms/heart_rom_b.v" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/heart_rom_b.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714502788153 "|top|pattern_generator:pattern_gen1|heart_rom_b:hrb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 heart_rom_b.v(9) " "Net \"mem.we_a\" at heart_rom_b.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_roms/heart_rom_b.v" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/heart_rom_b.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714502788153 "|top|pattern_generator:pattern_gen1|heart_rom_b:hrb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "attack_rom_r pattern_generator:pattern_gen1\|attack_rom_r:arr " "Elaborating entity \"attack_rom_r\" for hierarchy \"pattern_generator:pattern_gen1\|attack_rom_r:arr\"" {  } { { "pattern_generator.sv" "arr" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714502788153 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 attack_rom_r.v(7) " "Net \"mem.data_a\" at attack_rom_r.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_roms/attack_rom_r.v" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/attack_rom_r.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714502788166 "|top|pattern_generator:pattern_gen1|attack_rom_r:arr"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 attack_rom_r.v(7) " "Net \"mem.waddr_a\" at attack_rom_r.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_roms/attack_rom_r.v" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/attack_rom_r.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714502788166 "|top|pattern_generator:pattern_gen1|attack_rom_r:arr"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 attack_rom_r.v(7) " "Net \"mem.we_a\" at attack_rom_r.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_roms/attack_rom_r.v" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/attack_rom_r.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714502788166 "|top|pattern_generator:pattern_gen1|attack_rom_r:arr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "attack_rom_g pattern_generator:pattern_gen1\|attack_rom_g:arg " "Elaborating entity \"attack_rom_g\" for hierarchy \"pattern_generator:pattern_gen1\|attack_rom_g:arg\"" {  } { { "pattern_generator.sv" "arg" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714502788167 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 attack_rom_g.v(8) " "Net \"mem.data_a\" at attack_rom_g.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_roms/attack_rom_g.v" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/attack_rom_g.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714502788179 "|top|pattern_generator:pattern_gen1|attack_rom_g:arg"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 attack_rom_g.v(8) " "Net \"mem.waddr_a\" at attack_rom_g.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_roms/attack_rom_g.v" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/attack_rom_g.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714502788179 "|top|pattern_generator:pattern_gen1|attack_rom_g:arg"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 attack_rom_g.v(8) " "Net \"mem.we_a\" at attack_rom_g.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_roms/attack_rom_g.v" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/attack_rom_g.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714502788179 "|top|pattern_generator:pattern_gen1|attack_rom_g:arg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "attack_rom_b pattern_generator:pattern_gen1\|attack_rom_b:arb " "Elaborating entity \"attack_rom_b\" for hierarchy \"pattern_generator:pattern_gen1\|attack_rom_b:arb\"" {  } { { "pattern_generator.sv" "arb" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714502788180 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 attack_rom_b.v(8) " "Net \"mem.data_a\" at attack_rom_b.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_roms/attack_rom_b.v" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/attack_rom_b.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714502788191 "|top|pattern_generator:pattern_gen1|attack_rom_b:arb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 attack_rom_b.v(8) " "Net \"mem.waddr_a\" at attack_rom_b.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_roms/attack_rom_b.v" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/attack_rom_b.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714502788191 "|top|pattern_generator:pattern_gen1|attack_rom_b:arb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 attack_rom_b.v(8) " "Net \"mem.we_a\" at attack_rom_b.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_roms/attack_rom_b.v" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/attack_rom_b.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714502788192 "|top|pattern_generator:pattern_gen1|attack_rom_b:arb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "run_rom_r pattern_generator:pattern_gen1\|run_rom_r:rrr " "Elaborating entity \"run_rom_r\" for hierarchy \"pattern_generator:pattern_gen1\|run_rom_r:rrr\"" {  } { { "pattern_generator.sv" "rrr" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714502788192 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 run_rom_r.v(7) " "Net \"mem.data_a\" at run_rom_r.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_roms/run_rom_r.v" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/run_rom_r.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714502788203 "|top|pattern_generator:pattern_gen1|run_rom_r:rrr"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 run_rom_r.v(7) " "Net \"mem.waddr_a\" at run_rom_r.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_roms/run_rom_r.v" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/run_rom_r.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714502788203 "|top|pattern_generator:pattern_gen1|run_rom_r:rrr"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 run_rom_r.v(7) " "Net \"mem.we_a\" at run_rom_r.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_roms/run_rom_r.v" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/run_rom_r.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714502788203 "|top|pattern_generator:pattern_gen1|run_rom_r:rrr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "run_rom_g pattern_generator:pattern_gen1\|run_rom_g:rrg " "Elaborating entity \"run_rom_g\" for hierarchy \"pattern_generator:pattern_gen1\|run_rom_g:rrg\"" {  } { { "pattern_generator.sv" "rrg" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714502788203 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 run_rom_g.v(8) " "Net \"mem.data_a\" at run_rom_g.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_roms/run_rom_g.v" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/run_rom_g.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714502788211 "|top|pattern_generator:pattern_gen1|run_rom_g:rrg"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 run_rom_g.v(8) " "Net \"mem.waddr_a\" at run_rom_g.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_roms/run_rom_g.v" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/run_rom_g.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714502788211 "|top|pattern_generator:pattern_gen1|run_rom_g:rrg"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 run_rom_g.v(8) " "Net \"mem.we_a\" at run_rom_g.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_roms/run_rom_g.v" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/run_rom_g.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714502788211 "|top|pattern_generator:pattern_gen1|run_rom_g:rrg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "run_rom_b pattern_generator:pattern_gen1\|run_rom_b:rrb " "Elaborating entity \"run_rom_b\" for hierarchy \"pattern_generator:pattern_gen1\|run_rom_b:rrb\"" {  } { { "pattern_generator.sv" "rrb" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714502788212 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 run_rom_b.v(8) " "Net \"mem.data_a\" at run_rom_b.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_roms/run_rom_b.v" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/run_rom_b.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714502788228 "|top|pattern_generator:pattern_gen1|run_rom_b:rrb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 run_rom_b.v(8) " "Net \"mem.waddr_a\" at run_rom_b.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_roms/run_rom_b.v" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/run_rom_b.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714502788228 "|top|pattern_generator:pattern_gen1|run_rom_b:rrb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 run_rom_b.v(8) " "Net \"mem.we_a\" at run_rom_b.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_roms/run_rom_b.v" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/run_rom_b.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714502788228 "|top|pattern_generator:pattern_gen1|run_rom_b:rrb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flameat_rom_r pattern_generator:pattern_gen1\|flameat_rom_r:flmr " "Elaborating entity \"flameat_rom_r\" for hierarchy \"pattern_generator:pattern_gen1\|flameat_rom_r:flmr\"" {  } { { "pattern_generator.sv" "flmr" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714502788229 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 flameat_rom_r.sv(7) " "Net \"mem.data_a\" at flameat_rom_r.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_roms/flameat_rom_r.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/flameat_rom_r.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714502788240 "|top|pattern_generator:pattern_gen1|flameat_rom_r:flmr"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 flameat_rom_r.sv(7) " "Net \"mem.waddr_a\" at flameat_rom_r.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_roms/flameat_rom_r.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/flameat_rom_r.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714502788240 "|top|pattern_generator:pattern_gen1|flameat_rom_r:flmr"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 flameat_rom_r.sv(7) " "Net \"mem.we_a\" at flameat_rom_r.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_roms/flameat_rom_r.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/flameat_rom_r.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714502788240 "|top|pattern_generator:pattern_gen1|flameat_rom_r:flmr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flameat_rom_g pattern_generator:pattern_gen1\|flameat_rom_g:flmg " "Elaborating entity \"flameat_rom_g\" for hierarchy \"pattern_generator:pattern_gen1\|flameat_rom_g:flmg\"" {  } { { "pattern_generator.sv" "flmg" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714502788240 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 flameat_rom_g.sv(8) " "Net \"mem.data_a\" at flameat_rom_g.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_roms/flameat_rom_g.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/flameat_rom_g.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714502788255 "|top|pattern_generator:pattern_gen1|flameat_rom_g:flmg"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 flameat_rom_g.sv(8) " "Net \"mem.waddr_a\" at flameat_rom_g.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_roms/flameat_rom_g.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/flameat_rom_g.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714502788255 "|top|pattern_generator:pattern_gen1|flameat_rom_g:flmg"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 flameat_rom_g.sv(8) " "Net \"mem.we_a\" at flameat_rom_g.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_roms/flameat_rom_g.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/flameat_rom_g.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714502788255 "|top|pattern_generator:pattern_gen1|flameat_rom_g:flmg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flameat_rom_b pattern_generator:pattern_gen1\|flameat_rom_b:flmb " "Elaborating entity \"flameat_rom_b\" for hierarchy \"pattern_generator:pattern_gen1\|flameat_rom_b:flmb\"" {  } { { "pattern_generator.sv" "flmb" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714502788256 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 flameat_rom_b.sv(8) " "Net \"mem.data_a\" at flameat_rom_b.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_roms/flameat_rom_b.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/flameat_rom_b.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714502788268 "|top|pattern_generator:pattern_gen1|flameat_rom_b:flmb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 flameat_rom_b.sv(8) " "Net \"mem.waddr_a\" at flameat_rom_b.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_roms/flameat_rom_b.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/flameat_rom_b.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714502788268 "|top|pattern_generator:pattern_gen1|flameat_rom_b:flmb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 flameat_rom_b.sv(8) " "Net \"mem.we_a\" at flameat_rom_b.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_roms/flameat_rom_b.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/flameat_rom_b.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714502788268 "|top|pattern_generator:pattern_gen1|flameat_rom_b:flmb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_rom_r pattern_generator:pattern_gen1\|char_rom_r:chr " "Elaborating entity \"char_rom_r\" for hierarchy \"pattern_generator:pattern_gen1\|char_rom_r:chr\"" {  } { { "pattern_generator.sv" "chr" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714502788269 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 char_rom_r.sv(7) " "Net \"mem.data_a\" at char_rom_r.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_roms/char_rom_r.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/char_rom_r.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714502788283 "|top|pattern_generator:pattern_gen1|char_rom_r:chr"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 char_rom_r.sv(7) " "Net \"mem.waddr_a\" at char_rom_r.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_roms/char_rom_r.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/char_rom_r.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714502788283 "|top|pattern_generator:pattern_gen1|char_rom_r:chr"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 char_rom_r.sv(7) " "Net \"mem.we_a\" at char_rom_r.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_roms/char_rom_r.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/char_rom_r.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714502788283 "|top|pattern_generator:pattern_gen1|char_rom_r:chr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_rom_g pattern_generator:pattern_gen1\|char_rom_g:chg " "Elaborating entity \"char_rom_g\" for hierarchy \"pattern_generator:pattern_gen1\|char_rom_g:chg\"" {  } { { "pattern_generator.sv" "chg" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714502788283 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 char_rom_g.sv(8) " "Net \"mem.data_a\" at char_rom_g.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_roms/char_rom_g.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/char_rom_g.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714502788292 "|top|pattern_generator:pattern_gen1|char_rom_g:chg"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 char_rom_g.sv(8) " "Net \"mem.waddr_a\" at char_rom_g.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_roms/char_rom_g.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/char_rom_g.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714502788292 "|top|pattern_generator:pattern_gen1|char_rom_g:chg"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 char_rom_g.sv(8) " "Net \"mem.we_a\" at char_rom_g.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_roms/char_rom_g.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/char_rom_g.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714502788292 "|top|pattern_generator:pattern_gen1|char_rom_g:chg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_rom_b pattern_generator:pattern_gen1\|char_rom_b:chb " "Elaborating entity \"char_rom_b\" for hierarchy \"pattern_generator:pattern_gen1\|char_rom_b:chb\"" {  } { { "pattern_generator.sv" "chb" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714502788293 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 char_rom_b.sv(8) " "Net \"mem.data_a\" at char_rom_b.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_roms/char_rom_b.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/char_rom_b.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714502788302 "|top|pattern_generator:pattern_gen1|char_rom_b:chb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 char_rom_b.sv(8) " "Net \"mem.waddr_a\" at char_rom_b.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_roms/char_rom_b.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/char_rom_b.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714502788302 "|top|pattern_generator:pattern_gen1|char_rom_b:chb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 char_rom_b.sv(8) " "Net \"mem.we_a\" at char_rom_b.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_roms/char_rom_b.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/char_rom_b.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714502788302 "|top|pattern_generator:pattern_gen1|char_rom_b:chb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pika_name_r pattern_generator:pattern_gen1\|pika_name_r:pknr " "Elaborating entity \"pika_name_r\" for hierarchy \"pattern_generator:pattern_gen1\|pika_name_r:pknr\"" {  } { { "pattern_generator.sv" "pknr" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714502788303 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 pika_name_r.sv(7) " "Net \"mem.data_a\" at pika_name_r.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_roms/pika_name_r.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/pika_name_r.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714502788315 "|top|pattern_generator:pattern_gen1|pika_name_r:pknr"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 pika_name_r.sv(7) " "Net \"mem.waddr_a\" at pika_name_r.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_roms/pika_name_r.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/pika_name_r.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714502788315 "|top|pattern_generator:pattern_gen1|pika_name_r:pknr"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 pika_name_r.sv(7) " "Net \"mem.we_a\" at pika_name_r.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_roms/pika_name_r.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/pika_name_r.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714502788315 "|top|pattern_generator:pattern_gen1|pika_name_r:pknr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pika_name_g pattern_generator:pattern_gen1\|pika_name_g:pkng " "Elaborating entity \"pika_name_g\" for hierarchy \"pattern_generator:pattern_gen1\|pika_name_g:pkng\"" {  } { { "pattern_generator.sv" "pkng" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714502788316 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 pika_name_g.sv(8) " "Net \"mem.data_a\" at pika_name_g.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_roms/pika_name_g.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/pika_name_g.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714502788333 "|top|pattern_generator:pattern_gen1|pika_name_g:pkng"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 pika_name_g.sv(8) " "Net \"mem.waddr_a\" at pika_name_g.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_roms/pika_name_g.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/pika_name_g.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714502788333 "|top|pattern_generator:pattern_gen1|pika_name_g:pkng"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 pika_name_g.sv(8) " "Net \"mem.we_a\" at pika_name_g.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_roms/pika_name_g.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/pika_name_g.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714502788333 "|top|pattern_generator:pattern_gen1|pika_name_g:pkng"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pika_name_b pattern_generator:pattern_gen1\|pika_name_b:pknb " "Elaborating entity \"pika_name_b\" for hierarchy \"pattern_generator:pattern_gen1\|pika_name_b:pknb\"" {  } { { "pattern_generator.sv" "pknb" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714502788334 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 pika_name_b.sv(8) " "Net \"mem.data_a\" at pika_name_b.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_roms/pika_name_b.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/pika_name_b.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714502788346 "|top|pattern_generator:pattern_gen1|pika_name_b:pknb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 pika_name_b.sv(8) " "Net \"mem.waddr_a\" at pika_name_b.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_roms/pika_name_b.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/pika_name_b.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714502788346 "|top|pattern_generator:pattern_gen1|pika_name_b:pknb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 pika_name_b.sv(8) " "Net \"mem.we_a\" at pika_name_b.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_roms/pika_name_b.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/pika_name_b.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714502788346 "|top|pattern_generator:pattern_gen1|pika_name_b:pknb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dragon_rom_r pattern_generator:pattern_gen1\|dragon_rom_r:drgr " "Elaborating entity \"dragon_rom_r\" for hierarchy \"pattern_generator:pattern_gen1\|dragon_rom_r:drgr\"" {  } { { "pattern_generator.sv" "drgr" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714502788346 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 dragon_rom_r.sv(7) " "Net \"mem.data_a\" at dragon_rom_r.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_roms/dragon_rom_r.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/dragon_rom_r.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714502788357 "|top|pattern_generator:pattern_gen1|dragon_rom_r:drgr"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 dragon_rom_r.sv(7) " "Net \"mem.waddr_a\" at dragon_rom_r.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_roms/dragon_rom_r.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/dragon_rom_r.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714502788357 "|top|pattern_generator:pattern_gen1|dragon_rom_r:drgr"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 dragon_rom_r.sv(7) " "Net \"mem.we_a\" at dragon_rom_r.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_roms/dragon_rom_r.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/dragon_rom_r.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714502788357 "|top|pattern_generator:pattern_gen1|dragon_rom_r:drgr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dragon_rom_g pattern_generator:pattern_gen1\|dragon_rom_g:drgg " "Elaborating entity \"dragon_rom_g\" for hierarchy \"pattern_generator:pattern_gen1\|dragon_rom_g:drgg\"" {  } { { "pattern_generator.sv" "drgg" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714502788358 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 dragon_rom_g.sv(7) " "Net \"mem.data_a\" at dragon_rom_g.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_roms/dragon_rom_g.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/dragon_rom_g.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714502788374 "|top|pattern_generator:pattern_gen1|dragon_rom_g:drgg"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 dragon_rom_g.sv(7) " "Net \"mem.waddr_a\" at dragon_rom_g.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_roms/dragon_rom_g.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/dragon_rom_g.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714502788375 "|top|pattern_generator:pattern_gen1|dragon_rom_g:drgg"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 dragon_rom_g.sv(7) " "Net \"mem.we_a\" at dragon_rom_g.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_roms/dragon_rom_g.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/dragon_rom_g.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714502788375 "|top|pattern_generator:pattern_gen1|dragon_rom_g:drgg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dragon_rom_b pattern_generator:pattern_gen1\|dragon_rom_b:drgb " "Elaborating entity \"dragon_rom_b\" for hierarchy \"pattern_generator:pattern_gen1\|dragon_rom_b:drgb\"" {  } { { "pattern_generator.sv" "drgb" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714502788375 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 dragon_rom_b.sv(9) " "Net \"mem.data_a\" at dragon_rom_b.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_roms/dragon_rom_b.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/dragon_rom_b.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714502788385 "|top|pattern_generator:pattern_gen1|dragon_rom_b:drgb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 dragon_rom_b.sv(9) " "Net \"mem.waddr_a\" at dragon_rom_b.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_roms/dragon_rom_b.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/dragon_rom_b.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714502788385 "|top|pattern_generator:pattern_gen1|dragon_rom_b:drgb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 dragon_rom_b.sv(9) " "Net \"mem.we_a\" at dragon_rom_b.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_roms/dragon_rom_b.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/dragon_rom_b.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714502788385 "|top|pattern_generator:pattern_gen1|dragon_rom_b:drgb"}
{ "Info" "IOPT_INFERENCING_SUMMARY" "27 " "Inferred 27 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "pattern_generator:pattern_gen1\|dragon_rom_b:drgb\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"pattern_generator:pattern_gen1\|dragon_rom_b:drgb\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Project_VGA.ram0_dragon_rom_b_780b347c.hdl.mif " "Parameter INIT_FILE set to db/Project_VGA.ram0_dragon_rom_b_780b347c.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "pattern_generator:pattern_gen1\|dragon_rom_g:drgg\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"pattern_generator:pattern_gen1\|dragon_rom_g:drgg\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Project_VGA.ram0_dragon_rom_g_780b3471.hdl.mif " "Parameter INIT_FILE set to db/Project_VGA.ram0_dragon_rom_g_780b3471.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "pattern_generator:pattern_gen1\|dragon_rom_r:drgr\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"pattern_generator:pattern_gen1\|dragon_rom_r:drgr\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Project_VGA.ram0_dragon_rom_r_780b340c.hdl.mif " "Parameter INIT_FILE set to db/Project_VGA.ram0_dragon_rom_r_780b340c.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "pattern_generator:pattern_gen1\|pika_name_b:pknb\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"pattern_generator:pattern_gen1\|pika_name_b:pknb\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Project_VGA.ram0_pika_name_b_4195171d.hdl.mif " "Parameter INIT_FILE set to db/Project_VGA.ram0_pika_name_b_4195171d.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "pattern_generator:pattern_gen1\|pika_name_g:pkng\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"pattern_generator:pattern_gen1\|pika_name_g:pkng\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Project_VGA.ram0_pika_name_g_41951700.hdl.mif " "Parameter INIT_FILE set to db/Project_VGA.ram0_pika_name_g_41951700.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "pattern_generator:pattern_gen1\|pika_name_r:pknr\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"pattern_generator:pattern_gen1\|pika_name_r:pknr\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Project_VGA.ram0_pika_name_r_4195170d.hdl.mif " "Parameter INIT_FILE set to db/Project_VGA.ram0_pika_name_r_4195170d.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "pattern_generator:pattern_gen1\|char_rom_b:chb\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"pattern_generator:pattern_gen1\|char_rom_b:chb\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Project_VGA.ram0_char_rom_b_5fe43eb2.hdl.mif " "Parameter INIT_FILE set to db/Project_VGA.ram0_char_rom_b_5fe43eb2.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "pattern_generator:pattern_gen1\|char_rom_g:chg\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"pattern_generator:pattern_gen1\|char_rom_g:chg\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Project_VGA.ram0_char_rom_g_5fe43e8d.hdl.mif " "Parameter INIT_FILE set to db/Project_VGA.ram0_char_rom_g_5fe43e8d.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "pattern_generator:pattern_gen1\|char_rom_r:chr\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"pattern_generator:pattern_gen1\|char_rom_r:chr\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Project_VGA.ram0_char_rom_r_5fe43e82.hdl.mif " "Parameter INIT_FILE set to db/Project_VGA.ram0_char_rom_r_5fe43e82.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "pattern_generator:pattern_gen1\|flameat_rom_b:flmb\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"pattern_generator:pattern_gen1\|flameat_rom_b:flmb\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Project_VGA.ram0_flameat_rom_b_44f75ee3.hdl.mif " "Parameter INIT_FILE set to db/Project_VGA.ram0_flameat_rom_b_44f75ee3.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "pattern_generator:pattern_gen1\|flameat_rom_g:flmg\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"pattern_generator:pattern_gen1\|flameat_rom_g:flmg\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Project_VGA.ram0_flameat_rom_g_44f75ee6.hdl.mif " "Parameter INIT_FILE set to db/Project_VGA.ram0_flameat_rom_g_44f75ee6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "pattern_generator:pattern_gen1\|flameat_rom_r:flmr\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"pattern_generator:pattern_gen1\|flameat_rom_r:flmr\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Project_VGA.ram0_flameat_rom_r_44f75e93.hdl.mif " "Parameter INIT_FILE set to db/Project_VGA.ram0_flameat_rom_r_44f75e93.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "pattern_generator:pattern_gen1\|run_rom_b:rrb\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"pattern_generator:pattern_gen1\|run_rom_b:rrb\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Project_VGA.ram0_run_rom_b_d25a6fcd.hdl.mif " "Parameter INIT_FILE set to db/Project_VGA.ram0_run_rom_b_d25a6fcd.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "pattern_generator:pattern_gen1\|run_rom_g:rrg\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"pattern_generator:pattern_gen1\|run_rom_g:rrg\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Project_VGA.ram0_run_rom_g_d25a6fb0.hdl.mif " "Parameter INIT_FILE set to db/Project_VGA.ram0_run_rom_g_d25a6fb0.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "pattern_generator:pattern_gen1\|run_rom_r:rrr\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"pattern_generator:pattern_gen1\|run_rom_r:rrr\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Project_VGA.ram0_run_rom_r_d25a6fbd.hdl.mif " "Parameter INIT_FILE set to db/Project_VGA.ram0_run_rom_r_d25a6fbd.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "pattern_generator:pattern_gen1\|attack_rom_b:arb\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"pattern_generator:pattern_gen1\|attack_rom_b:arb\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Project_VGA.ram0_attack_rom_b_65ef7d77.hdl.mif " "Parameter INIT_FILE set to db/Project_VGA.ram0_attack_rom_b_65ef7d77.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "pattern_generator:pattern_gen1\|attack_rom_g:arg\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"pattern_generator:pattern_gen1\|attack_rom_g:arg\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Project_VGA.ram0_attack_rom_g_65ef7d7a.hdl.mif " "Parameter INIT_FILE set to db/Project_VGA.ram0_attack_rom_g_65ef7d7a.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "pattern_generator:pattern_gen1\|attack_rom_r:arr\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"pattern_generator:pattern_gen1\|attack_rom_r:arr\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Project_VGA.ram0_attack_rom_r_65ef7d67.hdl.mif " "Parameter INIT_FILE set to db/Project_VGA.ram0_attack_rom_r_65ef7d67.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "pattern_generator:pattern_gen1\|heart_rom_b:hrb\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"pattern_generator:pattern_gen1\|heart_rom_b:hrb\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Project_VGA.ram0_heart_rom_b_b6986ce9.hdl.mif " "Parameter INIT_FILE set to db/Project_VGA.ram0_heart_rom_b_b6986ce9.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "pattern_generator:pattern_gen1\|heart_rom_g:hrg\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"pattern_generator:pattern_gen1\|heart_rom_g:hrg\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Project_VGA.ram0_heart_rom_g_b6986cec.hdl.mif " "Parameter INIT_FILE set to db/Project_VGA.ram0_heart_rom_g_b6986cec.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "pattern_generator:pattern_gen1\|heart_rom_r:hrr\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"pattern_generator:pattern_gen1\|heart_rom_r:hrr\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Project_VGA.ram0_heart_rom_r_b6986cf9.hdl.mif " "Parameter INIT_FILE set to db/Project_VGA.ram0_heart_rom_r_b6986cf9.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "pattern_generator:pattern_gen1\|ekans_rom_b:erb\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"pattern_generator:pattern_gen1\|ekans_rom_b:erb\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Project_VGA.ram0_ekans_rom_b_475e511d.hdl.mif " "Parameter INIT_FILE set to db/Project_VGA.ram0_ekans_rom_b_475e511d.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "pattern_generator:pattern_gen1\|ekans_rom_g:erg\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"pattern_generator:pattern_gen1\|ekans_rom_g:erg\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Project_VGA.ram0_ekans_rom_g_475e5100.hdl.mif " "Parameter INIT_FILE set to db/Project_VGA.ram0_ekans_rom_g_475e5100.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "pattern_generator:pattern_gen1\|ekans_rom_r:err\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"pattern_generator:pattern_gen1\|ekans_rom_r:err\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Project_VGA.ram0_ekans_rom_r_475e510d.hdl.mif " "Parameter INIT_FILE set to db/Project_VGA.ram0_ekans_rom_r_475e510d.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "pattern_generator:pattern_gen1\|pika_rom_b:prb\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"pattern_generator:pattern_gen1\|pika_rom_b:prb\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Project_VGA.ram0_pika_rom_b_17c116b.hdl.mif " "Parameter INIT_FILE set to db/Project_VGA.ram0_pika_rom_b_17c116b.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "pattern_generator:pattern_gen1\|pika_rom_g:prg\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"pattern_generator:pattern_gen1\|pika_rom_g:prg\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Project_VGA.ram0_pika_rom_g_17c116e.hdl.mif " "Parameter INIT_FILE set to db/Project_VGA.ram0_pika_rom_g_17c116e.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "pattern_generator:pattern_gen1\|pika_rom_r:prr\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"pattern_generator:pattern_gen1\|pika_rom_r:prr\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Project_VGA.ram0_pika_rom_r_17c117b.hdl.mif " "Parameter INIT_FILE set to db/Project_VGA.ram0_pika_rom_r_17c117b.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714502788948 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1714502788948 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1714502788948 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pattern_generator:pattern_gen1\|dragon_rom_b:drgb\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"pattern_generator:pattern_gen1\|dragon_rom_b:drgb\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714502789022 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pattern_generator:pattern_gen1\|dragon_rom_b:drgb\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"pattern_generator:pattern_gen1\|dragon_rom_b:drgb\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Project_VGA.ram0_dragon_rom_b_780b347c.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Project_VGA.ram0_dragon_rom_b_780b347c.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789022 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714502789022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m3e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m3e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m3e1 " "Found entity 1: altsyncram_m3e1" {  } { { "db/altsyncram_m3e1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_m3e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714502789079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714502789079 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pattern_generator:pattern_gen1\|dragon_rom_g:drgg\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"pattern_generator:pattern_gen1\|dragon_rom_g:drgg\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714502789119 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pattern_generator:pattern_gen1\|dragon_rom_g:drgg\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"pattern_generator:pattern_gen1\|dragon_rom_g:drgg\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Project_VGA.ram0_dragon_rom_g_780b3471.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Project_VGA.ram0_dragon_rom_g_780b3471.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789119 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714502789119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_92e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_92e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_92e1 " "Found entity 1: altsyncram_92e1" {  } { { "db/altsyncram_92e1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_92e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714502789146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714502789146 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pattern_generator:pattern_gen1\|dragon_rom_r:drgr\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"pattern_generator:pattern_gen1\|dragon_rom_r:drgr\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714502789175 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pattern_generator:pattern_gen1\|dragon_rom_r:drgr\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"pattern_generator:pattern_gen1\|dragon_rom_r:drgr\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Project_VGA.ram0_dragon_rom_r_780b340c.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Project_VGA.ram0_dragon_rom_r_780b340c.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789175 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714502789175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v3e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v3e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v3e1 " "Found entity 1: altsyncram_v3e1" {  } { { "db/altsyncram_v3e1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_v3e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714502789201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714502789201 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pattern_generator:pattern_gen1\|pika_name_b:pknb\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"pattern_generator:pattern_gen1\|pika_name_b:pknb\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714502789231 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pattern_generator:pattern_gen1\|pika_name_b:pknb\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"pattern_generator:pattern_gen1\|pika_name_b:pknb\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Project_VGA.ram0_pika_name_b_4195171d.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Project_VGA.ram0_pika_name_b_4195171d.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789231 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714502789231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jtd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jtd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jtd1 " "Found entity 1: altsyncram_jtd1" {  } { { "db/altsyncram_jtd1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_jtd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714502789257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714502789257 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pattern_generator:pattern_gen1\|pika_name_g:pkng\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"pattern_generator:pattern_gen1\|pika_name_g:pkng\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714502789294 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pattern_generator:pattern_gen1\|pika_name_g:pkng\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"pattern_generator:pattern_gen1\|pika_name_g:pkng\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Project_VGA.ram0_pika_name_g_41951700.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Project_VGA.ram0_pika_name_g_41951700.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789294 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714502789294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3sd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3sd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3sd1 " "Found entity 1: altsyncram_3sd1" {  } { { "db/altsyncram_3sd1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_3sd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714502789320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714502789320 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pattern_generator:pattern_gen1\|pika_name_r:pknr\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"pattern_generator:pattern_gen1\|pika_name_r:pknr\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714502789358 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pattern_generator:pattern_gen1\|pika_name_r:pknr\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"pattern_generator:pattern_gen1\|pika_name_r:pknr\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Project_VGA.ram0_pika_name_r_4195170d.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Project_VGA.ram0_pika_name_r_4195170d.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789358 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714502789358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2ud1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2ud1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2ud1 " "Found entity 1: altsyncram_2ud1" {  } { { "db/altsyncram_2ud1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_2ud1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714502789385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714502789385 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pattern_generator:pattern_gen1\|char_rom_b:chb\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"pattern_generator:pattern_gen1\|char_rom_b:chb\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714502789428 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pattern_generator:pattern_gen1\|char_rom_b:chb\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"pattern_generator:pattern_gen1\|char_rom_b:chb\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Project_VGA.ram0_char_rom_b_5fe43eb2.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Project_VGA.ram0_char_rom_b_5fe43eb2.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789428 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714502789428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_isd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_isd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_isd1 " "Found entity 1: altsyncram_isd1" {  } { { "db/altsyncram_isd1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_isd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714502789455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714502789455 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pattern_generator:pattern_gen1\|char_rom_g:chg\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"pattern_generator:pattern_gen1\|char_rom_g:chg\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714502789491 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pattern_generator:pattern_gen1\|char_rom_g:chg\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"pattern_generator:pattern_gen1\|char_rom_g:chg\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Project_VGA.ram0_char_rom_g_5fe43e8d.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Project_VGA.ram0_char_rom_g_5fe43e8d.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789491 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714502789491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vsd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vsd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vsd1 " "Found entity 1: altsyncram_vsd1" {  } { { "db/altsyncram_vsd1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_vsd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714502789519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714502789519 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pattern_generator:pattern_gen1\|char_rom_r:chr\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"pattern_generator:pattern_gen1\|char_rom_r:chr\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714502789548 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pattern_generator:pattern_gen1\|char_rom_r:chr\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"pattern_generator:pattern_gen1\|char_rom_r:chr\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Project_VGA.ram0_char_rom_r_5fe43e82.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Project_VGA.ram0_char_rom_r_5fe43e82.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789548 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714502789548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ord1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ord1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ord1 " "Found entity 1: altsyncram_ord1" {  } { { "db/altsyncram_ord1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_ord1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714502789577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714502789577 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pattern_generator:pattern_gen1\|flameat_rom_b:flmb\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"pattern_generator:pattern_gen1\|flameat_rom_b:flmb\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714502789628 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pattern_generator:pattern_gen1\|flameat_rom_b:flmb\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"pattern_generator:pattern_gen1\|flameat_rom_b:flmb\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Project_VGA.ram0_flameat_rom_b_44f75ee3.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Project_VGA.ram0_flameat_rom_b_44f75ee3.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789628 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714502789628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a8e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a8e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a8e1 " "Found entity 1: altsyncram_a8e1" {  } { { "db/altsyncram_a8e1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_a8e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714502789656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714502789656 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pattern_generator:pattern_gen1\|flameat_rom_g:flmg\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"pattern_generator:pattern_gen1\|flameat_rom_g:flmg\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714502789687 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pattern_generator:pattern_gen1\|flameat_rom_g:flmg\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"pattern_generator:pattern_gen1\|flameat_rom_g:flmg\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Project_VGA.ram0_flameat_rom_g_44f75ee6.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Project_VGA.ram0_flameat_rom_g_44f75ee6.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789687 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714502789687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i8e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i8e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i8e1 " "Found entity 1: altsyncram_i8e1" {  } { { "db/altsyncram_i8e1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_i8e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714502789713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714502789713 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pattern_generator:pattern_gen1\|flameat_rom_r:flmr\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"pattern_generator:pattern_gen1\|flameat_rom_r:flmr\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714502789755 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pattern_generator:pattern_gen1\|flameat_rom_r:flmr\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"pattern_generator:pattern_gen1\|flameat_rom_r:flmr\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Project_VGA.ram0_flameat_rom_r_44f75e93.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Project_VGA.ram0_flameat_rom_r_44f75e93.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789755 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714502789755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e7e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e7e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e7e1 " "Found entity 1: altsyncram_e7e1" {  } { { "db/altsyncram_e7e1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_e7e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714502789782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714502789782 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pattern_generator:pattern_gen1\|run_rom_b:rrb\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"pattern_generator:pattern_gen1\|run_rom_b:rrb\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714502789815 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pattern_generator:pattern_gen1\|run_rom_b:rrb\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"pattern_generator:pattern_gen1\|run_rom_b:rrb\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Project_VGA.ram0_run_rom_b_d25a6fcd.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Project_VGA.ram0_run_rom_b_d25a6fcd.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789815 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714502789815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fud1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fud1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fud1 " "Found entity 1: altsyncram_fud1" {  } { { "db/altsyncram_fud1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_fud1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714502789843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714502789843 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pattern_generator:pattern_gen1\|run_rom_g:rrg\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"pattern_generator:pattern_gen1\|run_rom_g:rrg\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714502789877 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pattern_generator:pattern_gen1\|run_rom_g:rrg\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"pattern_generator:pattern_gen1\|run_rom_g:rrg\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Project_VGA.ram0_run_rom_g_d25a6fb0.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Project_VGA.ram0_run_rom_g_d25a6fb0.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789877 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714502789877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0td1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0td1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0td1 " "Found entity 1: altsyncram_0td1" {  } { { "db/altsyncram_0td1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_0td1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714502789904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714502789904 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pattern_generator:pattern_gen1\|run_rom_r:rrr\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"pattern_generator:pattern_gen1\|run_rom_r:rrr\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714502789943 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pattern_generator:pattern_gen1\|run_rom_r:rrr\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"pattern_generator:pattern_gen1\|run_rom_r:rrr\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Project_VGA.ram0_run_rom_r_d25a6fbd.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Project_VGA.ram0_run_rom_r_d25a6fbd.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502789943 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714502789943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uud1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uud1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uud1 " "Found entity 1: altsyncram_uud1" {  } { { "db/altsyncram_uud1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_uud1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714502789973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714502789973 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pattern_generator:pattern_gen1\|attack_rom_b:arb\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"pattern_generator:pattern_gen1\|attack_rom_b:arb\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714502790005 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pattern_generator:pattern_gen1\|attack_rom_b:arb\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"pattern_generator:pattern_gen1\|attack_rom_b:arb\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502790005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502790005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502790005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502790005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502790005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502790005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502790005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502790005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502790005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Project_VGA.ram0_attack_rom_b_65ef7d77.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Project_VGA.ram0_attack_rom_b_65ef7d77.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502790005 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714502790005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a5e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a5e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a5e1 " "Found entity 1: altsyncram_a5e1" {  } { { "db/altsyncram_a5e1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_a5e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714502790035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714502790035 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pattern_generator:pattern_gen1\|attack_rom_g:arg\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"pattern_generator:pattern_gen1\|attack_rom_g:arg\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714502790064 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pattern_generator:pattern_gen1\|attack_rom_g:arg\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"pattern_generator:pattern_gen1\|attack_rom_g:arg\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502790064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502790064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502790064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502790064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502790064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502790064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502790064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502790064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502790064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Project_VGA.ram0_attack_rom_g_65ef7d7a.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Project_VGA.ram0_attack_rom_g_65ef7d7a.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502790064 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714502790064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p6e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p6e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p6e1 " "Found entity 1: altsyncram_p6e1" {  } { { "db/altsyncram_p6e1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_p6e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714502790093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714502790093 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pattern_generator:pattern_gen1\|attack_rom_r:arr\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"pattern_generator:pattern_gen1\|attack_rom_r:arr\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714502790122 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pattern_generator:pattern_gen1\|attack_rom_r:arr\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"pattern_generator:pattern_gen1\|attack_rom_r:arr\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502790123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502790123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502790123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502790123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502790123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502790123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502790123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502790123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502790123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Project_VGA.ram0_attack_rom_r_65ef7d67.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Project_VGA.ram0_attack_rom_r_65ef7d67.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502790123 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714502790123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p5e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p5e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p5e1 " "Found entity 1: altsyncram_p5e1" {  } { { "db/altsyncram_p5e1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_p5e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714502790150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714502790150 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pattern_generator:pattern_gen1\|heart_rom_b:hrb\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"pattern_generator:pattern_gen1\|heart_rom_b:hrb\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714502790176 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pattern_generator:pattern_gen1\|heart_rom_b:hrb\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"pattern_generator:pattern_gen1\|heart_rom_b:hrb\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502790176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502790176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502790176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502790176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502790176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502790176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502790176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502790176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502790176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Project_VGA.ram0_heart_rom_b_b6986ce9.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Project_VGA.ram0_heart_rom_b_b6986ce9.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502790176 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714502790176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8vd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8vd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8vd1 " "Found entity 1: altsyncram_8vd1" {  } { { "db/altsyncram_8vd1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_8vd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714502790202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714502790202 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pattern_generator:pattern_gen1\|heart_rom_g:hrg\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"pattern_generator:pattern_gen1\|heart_rom_g:hrg\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714502790238 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pattern_generator:pattern_gen1\|heart_rom_g:hrg\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"pattern_generator:pattern_gen1\|heart_rom_g:hrg\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502790238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502790238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502790238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502790238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502790238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502790238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502790238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502790238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502790238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Project_VGA.ram0_heart_rom_g_b6986cec.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Project_VGA.ram0_heart_rom_g_b6986cec.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502790238 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714502790238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n0e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n0e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n0e1 " "Found entity 1: altsyncram_n0e1" {  } { { "db/altsyncram_n0e1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_n0e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714502790275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714502790275 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pattern_generator:pattern_gen1\|heart_rom_r:hrr\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"pattern_generator:pattern_gen1\|heart_rom_r:hrr\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714502790317 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pattern_generator:pattern_gen1\|heart_rom_r:hrr\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"pattern_generator:pattern_gen1\|heart_rom_r:hrr\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502790317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502790317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502790317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502790317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502790317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502790317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502790317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502790317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502790317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Project_VGA.ram0_heart_rom_r_b6986cf9.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Project_VGA.ram0_heart_rom_r_b6986cf9.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502790317 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714502790317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pvd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pvd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pvd1 " "Found entity 1: altsyncram_pvd1" {  } { { "db/altsyncram_pvd1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_pvd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714502790346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714502790346 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pattern_generator:pattern_gen1\|ekans_rom_b:erb\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"pattern_generator:pattern_gen1\|ekans_rom_b:erb\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714502790378 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pattern_generator:pattern_gen1\|ekans_rom_b:erb\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"pattern_generator:pattern_gen1\|ekans_rom_b:erb\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502790378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502790378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502790378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502790378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502790378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502790378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502790378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502790378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502790378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Project_VGA.ram0_ekans_rom_b_475e511d.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Project_VGA.ram0_ekans_rom_b_475e511d.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502790378 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714502790378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b0e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b0e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b0e1 " "Found entity 1: altsyncram_b0e1" {  } { { "db/altsyncram_b0e1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_b0e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714502790408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714502790408 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pattern_generator:pattern_gen1\|ekans_rom_g:erg\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"pattern_generator:pattern_gen1\|ekans_rom_g:erg\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714502790440 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pattern_generator:pattern_gen1\|ekans_rom_g:erg\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"pattern_generator:pattern_gen1\|ekans_rom_g:erg\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502790440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502790440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502790440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502790440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502790440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502790440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502790440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502790440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502790440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Project_VGA.ram0_ekans_rom_g_475e5100.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Project_VGA.ram0_ekans_rom_g_475e5100.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502790440 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714502790440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rud1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rud1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rud1 " "Found entity 1: altsyncram_rud1" {  } { { "db/altsyncram_rud1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_rud1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714502790469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714502790469 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pattern_generator:pattern_gen1\|ekans_rom_r:err\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"pattern_generator:pattern_gen1\|ekans_rom_r:err\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714502790494 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pattern_generator:pattern_gen1\|ekans_rom_r:err\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"pattern_generator:pattern_gen1\|ekans_rom_r:err\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502790494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502790494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502790494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502790494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502790494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502790494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502790494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502790494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502790494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Project_VGA.ram0_ekans_rom_r_475e510d.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Project_VGA.ram0_ekans_rom_r_475e510d.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502790494 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714502790494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q0e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q0e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q0e1 " "Found entity 1: altsyncram_q0e1" {  } { { "db/altsyncram_q0e1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_q0e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714502790522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714502790522 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pattern_generator:pattern_gen1\|pika_rom_b:prb\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"pattern_generator:pattern_gen1\|pika_rom_b:prb\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714502790549 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pattern_generator:pattern_gen1\|pika_rom_b:prb\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"pattern_generator:pattern_gen1\|pika_rom_b:prb\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502790549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502790549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502790549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502790549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502790549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502790549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502790549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502790549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502790549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Project_VGA.ram0_pika_rom_b_17c116b.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Project_VGA.ram0_pika_rom_b_17c116b.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502790549 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714502790549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3rd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3rd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3rd1 " "Found entity 1: altsyncram_3rd1" {  } { { "db/altsyncram_3rd1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_3rd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714502790575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714502790575 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pattern_generator:pattern_gen1\|pika_rom_g:prg\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"pattern_generator:pattern_gen1\|pika_rom_g:prg\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714502790611 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pattern_generator:pattern_gen1\|pika_rom_g:prg\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"pattern_generator:pattern_gen1\|pika_rom_g:prg\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502790611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502790611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502790611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502790611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502790611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502790611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502790611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502790611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502790611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Project_VGA.ram0_pika_rom_g_17c116e.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Project_VGA.ram0_pika_rom_g_17c116e.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502790611 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714502790611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_brd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_brd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_brd1 " "Found entity 1: altsyncram_brd1" {  } { { "db/altsyncram_brd1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_brd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714502790637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714502790637 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pattern_generator:pattern_gen1\|pika_rom_r:prr\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"pattern_generator:pattern_gen1\|pika_rom_r:prr\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714502790676 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pattern_generator:pattern_gen1\|pika_rom_r:prr\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"pattern_generator:pattern_gen1\|pika_rom_r:prr\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502790677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502790677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502790677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502790677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502790677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502790677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502790677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502790677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502790677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Project_VGA.ram0_pika_rom_r_17c117b.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Project_VGA.ram0_pika_rom_r_17c117b.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714502790677 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714502790677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_krd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_krd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_krd1 " "Found entity 1: altsyncram_krd1" {  } { { "db/altsyncram_krd1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_krd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714502790704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714502790704 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pattern_generator:pattern_gen1\|pika_rom_r:prr\|altsyncram:mem_rtl_0\|altsyncram_krd1:auto_generated\|ram_block1a4 " "Synthesized away node \"pattern_generator:pattern_gen1\|pika_rom_r:prr\|altsyncram:mem_rtl_0\|altsyncram_krd1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_krd1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_krd1.tdf" 119 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 47 0 0 } } { "top.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714502790805 "|top|pattern_generator:pattern_gen1|pika_rom_r:prr|altsyncram:mem_rtl_0|altsyncram_krd1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pattern_generator:pattern_gen1\|pika_rom_r:prr\|altsyncram:mem_rtl_0\|altsyncram_krd1:auto_generated\|ram_block1a5 " "Synthesized away node \"pattern_generator:pattern_gen1\|pika_rom_r:prr\|altsyncram:mem_rtl_0\|altsyncram_krd1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_krd1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_krd1.tdf" 140 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 47 0 0 } } { "top.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714502790805 "|top|pattern_generator:pattern_gen1|pika_rom_r:prr|altsyncram:mem_rtl_0|altsyncram_krd1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pattern_generator:pattern_gen1\|pika_rom_r:prr\|altsyncram:mem_rtl_0\|altsyncram_krd1:auto_generated\|ram_block1a6 " "Synthesized away node \"pattern_generator:pattern_gen1\|pika_rom_r:prr\|altsyncram:mem_rtl_0\|altsyncram_krd1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_krd1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_krd1.tdf" 161 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 47 0 0 } } { "top.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714502790805 "|top|pattern_generator:pattern_gen1|pika_rom_r:prr|altsyncram:mem_rtl_0|altsyncram_krd1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pattern_generator:pattern_gen1\|pika_rom_r:prr\|altsyncram:mem_rtl_0\|altsyncram_krd1:auto_generated\|ram_block1a7 " "Synthesized away node \"pattern_generator:pattern_gen1\|pika_rom_r:prr\|altsyncram:mem_rtl_0\|altsyncram_krd1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_krd1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_krd1.tdf" 182 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 47 0 0 } } { "top.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714502790805 "|top|pattern_generator:pattern_gen1|pika_rom_r:prr|altsyncram:mem_rtl_0|altsyncram_krd1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pattern_generator:pattern_gen1\|pika_rom_g:prg\|altsyncram:mem_rtl_0\|altsyncram_brd1:auto_generated\|ram_block1a4 " "Synthesized away node \"pattern_generator:pattern_gen1\|pika_rom_g:prg\|altsyncram:mem_rtl_0\|altsyncram_brd1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_brd1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_brd1.tdf" 119 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 48 0 0 } } { "top.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714502790805 "|top|pattern_generator:pattern_gen1|pika_rom_g:prg|altsyncram:mem_rtl_0|altsyncram_brd1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pattern_generator:pattern_gen1\|pika_rom_g:prg\|altsyncram:mem_rtl_0\|altsyncram_brd1:auto_generated\|ram_block1a5 " "Synthesized away node \"pattern_generator:pattern_gen1\|pika_rom_g:prg\|altsyncram:mem_rtl_0\|altsyncram_brd1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_brd1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_brd1.tdf" 140 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 48 0 0 } } { "top.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714502790805 "|top|pattern_generator:pattern_gen1|pika_rom_g:prg|altsyncram:mem_rtl_0|altsyncram_brd1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pattern_generator:pattern_gen1\|pika_rom_g:prg\|altsyncram:mem_rtl_0\|altsyncram_brd1:auto_generated\|ram_block1a6 " "Synthesized away node \"pattern_generator:pattern_gen1\|pika_rom_g:prg\|altsyncram:mem_rtl_0\|altsyncram_brd1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_brd1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_brd1.tdf" 161 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 48 0 0 } } { "top.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714502790805 "|top|pattern_generator:pattern_gen1|pika_rom_g:prg|altsyncram:mem_rtl_0|altsyncram_brd1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pattern_generator:pattern_gen1\|pika_rom_g:prg\|altsyncram:mem_rtl_0\|altsyncram_brd1:auto_generated\|ram_block1a7 " "Synthesized away node \"pattern_generator:pattern_gen1\|pika_rom_g:prg\|altsyncram:mem_rtl_0\|altsyncram_brd1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_brd1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_brd1.tdf" 182 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 48 0 0 } } { "top.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714502790805 "|top|pattern_generator:pattern_gen1|pika_rom_g:prg|altsyncram:mem_rtl_0|altsyncram_brd1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pattern_generator:pattern_gen1\|pika_rom_b:prb\|altsyncram:mem_rtl_0\|altsyncram_3rd1:auto_generated\|ram_block1a4 " "Synthesized away node \"pattern_generator:pattern_gen1\|pika_rom_b:prb\|altsyncram:mem_rtl_0\|altsyncram_3rd1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_3rd1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_3rd1.tdf" 119 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 49 0 0 } } { "top.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714502790805 "|top|pattern_generator:pattern_gen1|pika_rom_b:prb|altsyncram:mem_rtl_0|altsyncram_3rd1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pattern_generator:pattern_gen1\|pika_rom_b:prb\|altsyncram:mem_rtl_0\|altsyncram_3rd1:auto_generated\|ram_block1a5 " "Synthesized away node \"pattern_generator:pattern_gen1\|pika_rom_b:prb\|altsyncram:mem_rtl_0\|altsyncram_3rd1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_3rd1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_3rd1.tdf" 140 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 49 0 0 } } { "top.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714502790805 "|top|pattern_generator:pattern_gen1|pika_rom_b:prb|altsyncram:mem_rtl_0|altsyncram_3rd1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pattern_generator:pattern_gen1\|pika_rom_b:prb\|altsyncram:mem_rtl_0\|altsyncram_3rd1:auto_generated\|ram_block1a6 " "Synthesized away node \"pattern_generator:pattern_gen1\|pika_rom_b:prb\|altsyncram:mem_rtl_0\|altsyncram_3rd1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_3rd1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_3rd1.tdf" 161 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 49 0 0 } } { "top.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714502790805 "|top|pattern_generator:pattern_gen1|pika_rom_b:prb|altsyncram:mem_rtl_0|altsyncram_3rd1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pattern_generator:pattern_gen1\|pika_rom_b:prb\|altsyncram:mem_rtl_0\|altsyncram_3rd1:auto_generated\|ram_block1a7 " "Synthesized away node \"pattern_generator:pattern_gen1\|pika_rom_b:prb\|altsyncram:mem_rtl_0\|altsyncram_3rd1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_3rd1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_3rd1.tdf" 182 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 49 0 0 } } { "top.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714502790805 "|top|pattern_generator:pattern_gen1|pika_rom_b:prb|altsyncram:mem_rtl_0|altsyncram_3rd1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pattern_generator:pattern_gen1\|ekans_rom_r:err\|altsyncram:mem_rtl_0\|altsyncram_q0e1:auto_generated\|ram_block1a4 " "Synthesized away node \"pattern_generator:pattern_gen1\|ekans_rom_r:err\|altsyncram:mem_rtl_0\|altsyncram_q0e1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_q0e1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_q0e1.tdf" 119 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 52 0 0 } } { "top.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714502790805 "|top|pattern_generator:pattern_gen1|ekans_rom_r:err|altsyncram:mem_rtl_0|altsyncram_q0e1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pattern_generator:pattern_gen1\|ekans_rom_r:err\|altsyncram:mem_rtl_0\|altsyncram_q0e1:auto_generated\|ram_block1a5 " "Synthesized away node \"pattern_generator:pattern_gen1\|ekans_rom_r:err\|altsyncram:mem_rtl_0\|altsyncram_q0e1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_q0e1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_q0e1.tdf" 140 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 52 0 0 } } { "top.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714502790805 "|top|pattern_generator:pattern_gen1|ekans_rom_r:err|altsyncram:mem_rtl_0|altsyncram_q0e1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pattern_generator:pattern_gen1\|ekans_rom_r:err\|altsyncram:mem_rtl_0\|altsyncram_q0e1:auto_generated\|ram_block1a6 " "Synthesized away node \"pattern_generator:pattern_gen1\|ekans_rom_r:err\|altsyncram:mem_rtl_0\|altsyncram_q0e1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_q0e1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_q0e1.tdf" 161 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 52 0 0 } } { "top.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714502790805 "|top|pattern_generator:pattern_gen1|ekans_rom_r:err|altsyncram:mem_rtl_0|altsyncram_q0e1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pattern_generator:pattern_gen1\|ekans_rom_r:err\|altsyncram:mem_rtl_0\|altsyncram_q0e1:auto_generated\|ram_block1a7 " "Synthesized away node \"pattern_generator:pattern_gen1\|ekans_rom_r:err\|altsyncram:mem_rtl_0\|altsyncram_q0e1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_q0e1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_q0e1.tdf" 182 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 52 0 0 } } { "top.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714502790805 "|top|pattern_generator:pattern_gen1|ekans_rom_r:err|altsyncram:mem_rtl_0|altsyncram_q0e1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pattern_generator:pattern_gen1\|ekans_rom_g:erg\|altsyncram:mem_rtl_0\|altsyncram_rud1:auto_generated\|ram_block1a4 " "Synthesized away node \"pattern_generator:pattern_gen1\|ekans_rom_g:erg\|altsyncram:mem_rtl_0\|altsyncram_rud1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_rud1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_rud1.tdf" 119 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 53 0 0 } } { "top.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714502790805 "|top|pattern_generator:pattern_gen1|ekans_rom_g:erg|altsyncram:mem_rtl_0|altsyncram_rud1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pattern_generator:pattern_gen1\|ekans_rom_g:erg\|altsyncram:mem_rtl_0\|altsyncram_rud1:auto_generated\|ram_block1a5 " "Synthesized away node \"pattern_generator:pattern_gen1\|ekans_rom_g:erg\|altsyncram:mem_rtl_0\|altsyncram_rud1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_rud1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_rud1.tdf" 140 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 53 0 0 } } { "top.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714502790805 "|top|pattern_generator:pattern_gen1|ekans_rom_g:erg|altsyncram:mem_rtl_0|altsyncram_rud1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pattern_generator:pattern_gen1\|ekans_rom_g:erg\|altsyncram:mem_rtl_0\|altsyncram_rud1:auto_generated\|ram_block1a6 " "Synthesized away node \"pattern_generator:pattern_gen1\|ekans_rom_g:erg\|altsyncram:mem_rtl_0\|altsyncram_rud1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_rud1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_rud1.tdf" 161 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 53 0 0 } } { "top.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714502790805 "|top|pattern_generator:pattern_gen1|ekans_rom_g:erg|altsyncram:mem_rtl_0|altsyncram_rud1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pattern_generator:pattern_gen1\|ekans_rom_g:erg\|altsyncram:mem_rtl_0\|altsyncram_rud1:auto_generated\|ram_block1a7 " "Synthesized away node \"pattern_generator:pattern_gen1\|ekans_rom_g:erg\|altsyncram:mem_rtl_0\|altsyncram_rud1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_rud1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_rud1.tdf" 182 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 53 0 0 } } { "top.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714502790805 "|top|pattern_generator:pattern_gen1|ekans_rom_g:erg|altsyncram:mem_rtl_0|altsyncram_rud1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pattern_generator:pattern_gen1\|ekans_rom_b:erb\|altsyncram:mem_rtl_0\|altsyncram_b0e1:auto_generated\|ram_block1a4 " "Synthesized away node \"pattern_generator:pattern_gen1\|ekans_rom_b:erb\|altsyncram:mem_rtl_0\|altsyncram_b0e1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_b0e1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_b0e1.tdf" 119 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 54 0 0 } } { "top.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714502790805 "|top|pattern_generator:pattern_gen1|ekans_rom_b:erb|altsyncram:mem_rtl_0|altsyncram_b0e1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pattern_generator:pattern_gen1\|ekans_rom_b:erb\|altsyncram:mem_rtl_0\|altsyncram_b0e1:auto_generated\|ram_block1a5 " "Synthesized away node \"pattern_generator:pattern_gen1\|ekans_rom_b:erb\|altsyncram:mem_rtl_0\|altsyncram_b0e1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_b0e1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_b0e1.tdf" 140 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 54 0 0 } } { "top.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714502790805 "|top|pattern_generator:pattern_gen1|ekans_rom_b:erb|altsyncram:mem_rtl_0|altsyncram_b0e1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pattern_generator:pattern_gen1\|ekans_rom_b:erb\|altsyncram:mem_rtl_0\|altsyncram_b0e1:auto_generated\|ram_block1a6 " "Synthesized away node \"pattern_generator:pattern_gen1\|ekans_rom_b:erb\|altsyncram:mem_rtl_0\|altsyncram_b0e1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_b0e1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_b0e1.tdf" 161 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 54 0 0 } } { "top.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714502790805 "|top|pattern_generator:pattern_gen1|ekans_rom_b:erb|altsyncram:mem_rtl_0|altsyncram_b0e1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pattern_generator:pattern_gen1\|ekans_rom_b:erb\|altsyncram:mem_rtl_0\|altsyncram_b0e1:auto_generated\|ram_block1a7 " "Synthesized away node \"pattern_generator:pattern_gen1\|ekans_rom_b:erb\|altsyncram:mem_rtl_0\|altsyncram_b0e1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_b0e1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_b0e1.tdf" 182 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 54 0 0 } } { "top.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714502790805 "|top|pattern_generator:pattern_gen1|ekans_rom_b:erb|altsyncram:mem_rtl_0|altsyncram_b0e1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pattern_generator:pattern_gen1\|heart_rom_r:hrr\|altsyncram:mem_rtl_0\|altsyncram_pvd1:auto_generated\|ram_block1a4 " "Synthesized away node \"pattern_generator:pattern_gen1\|heart_rom_r:hrr\|altsyncram:mem_rtl_0\|altsyncram_pvd1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_pvd1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_pvd1.tdf" 119 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 57 0 0 } } { "top.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714502790805 "|top|pattern_generator:pattern_gen1|heart_rom_r:hrr|altsyncram:mem_rtl_0|altsyncram_pvd1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pattern_generator:pattern_gen1\|heart_rom_r:hrr\|altsyncram:mem_rtl_0\|altsyncram_pvd1:auto_generated\|ram_block1a5 " "Synthesized away node \"pattern_generator:pattern_gen1\|heart_rom_r:hrr\|altsyncram:mem_rtl_0\|altsyncram_pvd1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_pvd1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_pvd1.tdf" 140 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 57 0 0 } } { "top.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714502790805 "|top|pattern_generator:pattern_gen1|heart_rom_r:hrr|altsyncram:mem_rtl_0|altsyncram_pvd1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pattern_generator:pattern_gen1\|heart_rom_r:hrr\|altsyncram:mem_rtl_0\|altsyncram_pvd1:auto_generated\|ram_block1a6 " "Synthesized away node \"pattern_generator:pattern_gen1\|heart_rom_r:hrr\|altsyncram:mem_rtl_0\|altsyncram_pvd1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_pvd1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_pvd1.tdf" 161 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 57 0 0 } } { "top.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714502790805 "|top|pattern_generator:pattern_gen1|heart_rom_r:hrr|altsyncram:mem_rtl_0|altsyncram_pvd1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pattern_generator:pattern_gen1\|heart_rom_r:hrr\|altsyncram:mem_rtl_0\|altsyncram_pvd1:auto_generated\|ram_block1a7 " "Synthesized away node \"pattern_generator:pattern_gen1\|heart_rom_r:hrr\|altsyncram:mem_rtl_0\|altsyncram_pvd1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_pvd1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_pvd1.tdf" 182 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 57 0 0 } } { "top.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714502790805 "|top|pattern_generator:pattern_gen1|heart_rom_r:hrr|altsyncram:mem_rtl_0|altsyncram_pvd1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pattern_generator:pattern_gen1\|heart_rom_g:hrg\|altsyncram:mem_rtl_0\|altsyncram_n0e1:auto_generated\|ram_block1a4 " "Synthesized away node \"pattern_generator:pattern_gen1\|heart_rom_g:hrg\|altsyncram:mem_rtl_0\|altsyncram_n0e1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_n0e1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_n0e1.tdf" 119 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 58 0 0 } } { "top.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714502790805 "|top|pattern_generator:pattern_gen1|heart_rom_g:hrg|altsyncram:mem_rtl_0|altsyncram_n0e1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pattern_generator:pattern_gen1\|heart_rom_g:hrg\|altsyncram:mem_rtl_0\|altsyncram_n0e1:auto_generated\|ram_block1a5 " "Synthesized away node \"pattern_generator:pattern_gen1\|heart_rom_g:hrg\|altsyncram:mem_rtl_0\|altsyncram_n0e1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_n0e1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_n0e1.tdf" 140 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 58 0 0 } } { "top.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714502790805 "|top|pattern_generator:pattern_gen1|heart_rom_g:hrg|altsyncram:mem_rtl_0|altsyncram_n0e1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pattern_generator:pattern_gen1\|heart_rom_g:hrg\|altsyncram:mem_rtl_0\|altsyncram_n0e1:auto_generated\|ram_block1a6 " "Synthesized away node \"pattern_generator:pattern_gen1\|heart_rom_g:hrg\|altsyncram:mem_rtl_0\|altsyncram_n0e1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_n0e1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_n0e1.tdf" 161 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 58 0 0 } } { "top.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714502790805 "|top|pattern_generator:pattern_gen1|heart_rom_g:hrg|altsyncram:mem_rtl_0|altsyncram_n0e1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pattern_generator:pattern_gen1\|heart_rom_g:hrg\|altsyncram:mem_rtl_0\|altsyncram_n0e1:auto_generated\|ram_block1a7 " "Synthesized away node \"pattern_generator:pattern_gen1\|heart_rom_g:hrg\|altsyncram:mem_rtl_0\|altsyncram_n0e1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_n0e1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_n0e1.tdf" 182 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 58 0 0 } } { "top.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714502790805 "|top|pattern_generator:pattern_gen1|heart_rom_g:hrg|altsyncram:mem_rtl_0|altsyncram_n0e1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pattern_generator:pattern_gen1\|heart_rom_b:hrb\|altsyncram:mem_rtl_0\|altsyncram_8vd1:auto_generated\|ram_block1a4 " "Synthesized away node \"pattern_generator:pattern_gen1\|heart_rom_b:hrb\|altsyncram:mem_rtl_0\|altsyncram_8vd1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_8vd1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_8vd1.tdf" 119 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 59 0 0 } } { "top.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714502790805 "|top|pattern_generator:pattern_gen1|heart_rom_b:hrb|altsyncram:mem_rtl_0|altsyncram_8vd1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pattern_generator:pattern_gen1\|heart_rom_b:hrb\|altsyncram:mem_rtl_0\|altsyncram_8vd1:auto_generated\|ram_block1a5 " "Synthesized away node \"pattern_generator:pattern_gen1\|heart_rom_b:hrb\|altsyncram:mem_rtl_0\|altsyncram_8vd1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_8vd1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_8vd1.tdf" 140 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 59 0 0 } } { "top.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714502790805 "|top|pattern_generator:pattern_gen1|heart_rom_b:hrb|altsyncram:mem_rtl_0|altsyncram_8vd1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pattern_generator:pattern_gen1\|heart_rom_b:hrb\|altsyncram:mem_rtl_0\|altsyncram_8vd1:auto_generated\|ram_block1a6 " "Synthesized away node \"pattern_generator:pattern_gen1\|heart_rom_b:hrb\|altsyncram:mem_rtl_0\|altsyncram_8vd1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_8vd1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_8vd1.tdf" 161 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 59 0 0 } } { "top.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714502790805 "|top|pattern_generator:pattern_gen1|heart_rom_b:hrb|altsyncram:mem_rtl_0|altsyncram_8vd1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pattern_generator:pattern_gen1\|heart_rom_b:hrb\|altsyncram:mem_rtl_0\|altsyncram_8vd1:auto_generated\|ram_block1a7 " "Synthesized away node \"pattern_generator:pattern_gen1\|heart_rom_b:hrb\|altsyncram:mem_rtl_0\|altsyncram_8vd1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_8vd1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_8vd1.tdf" 182 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 59 0 0 } } { "top.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714502790805 "|top|pattern_generator:pattern_gen1|heart_rom_b:hrb|altsyncram:mem_rtl_0|altsyncram_8vd1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pattern_generator:pattern_gen1\|attack_rom_r:arr\|altsyncram:mem_rtl_0\|altsyncram_p5e1:auto_generated\|ram_block1a4 " "Synthesized away node \"pattern_generator:pattern_gen1\|attack_rom_r:arr\|altsyncram:mem_rtl_0\|altsyncram_p5e1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_p5e1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_p5e1.tdf" 119 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 62 0 0 } } { "top.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714502790805 "|top|pattern_generator:pattern_gen1|attack_rom_r:arr|altsyncram:mem_rtl_0|altsyncram_p5e1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pattern_generator:pattern_gen1\|attack_rom_r:arr\|altsyncram:mem_rtl_0\|altsyncram_p5e1:auto_generated\|ram_block1a5 " "Synthesized away node \"pattern_generator:pattern_gen1\|attack_rom_r:arr\|altsyncram:mem_rtl_0\|altsyncram_p5e1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_p5e1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_p5e1.tdf" 140 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 62 0 0 } } { "top.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714502790805 "|top|pattern_generator:pattern_gen1|attack_rom_r:arr|altsyncram:mem_rtl_0|altsyncram_p5e1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pattern_generator:pattern_gen1\|attack_rom_r:arr\|altsyncram:mem_rtl_0\|altsyncram_p5e1:auto_generated\|ram_block1a6 " "Synthesized away node \"pattern_generator:pattern_gen1\|attack_rom_r:arr\|altsyncram:mem_rtl_0\|altsyncram_p5e1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_p5e1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_p5e1.tdf" 161 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 62 0 0 } } { "top.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714502790805 "|top|pattern_generator:pattern_gen1|attack_rom_r:arr|altsyncram:mem_rtl_0|altsyncram_p5e1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pattern_generator:pattern_gen1\|attack_rom_r:arr\|altsyncram:mem_rtl_0\|altsyncram_p5e1:auto_generated\|ram_block1a7 " "Synthesized away node \"pattern_generator:pattern_gen1\|attack_rom_r:arr\|altsyncram:mem_rtl_0\|altsyncram_p5e1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_p5e1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_p5e1.tdf" 182 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 62 0 0 } } { "top.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714502790805 "|top|pattern_generator:pattern_gen1|attack_rom_r:arr|altsyncram:mem_rtl_0|altsyncram_p5e1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pattern_generator:pattern_gen1\|attack_rom_g:arg\|altsyncram:mem_rtl_0\|altsyncram_p6e1:auto_generated\|ram_block1a4 " "Synthesized away node \"pattern_generator:pattern_gen1\|attack_rom_g:arg\|altsyncram:mem_rtl_0\|altsyncram_p6e1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_p6e1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_p6e1.tdf" 119 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 63 0 0 } } { "top.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714502790805 "|top|pattern_generator:pattern_gen1|attack_rom_g:arg|altsyncram:mem_rtl_0|altsyncram_p6e1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pattern_generator:pattern_gen1\|attack_rom_g:arg\|altsyncram:mem_rtl_0\|altsyncram_p6e1:auto_generated\|ram_block1a5 " "Synthesized away node \"pattern_generator:pattern_gen1\|attack_rom_g:arg\|altsyncram:mem_rtl_0\|altsyncram_p6e1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_p6e1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_p6e1.tdf" 140 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 63 0 0 } } { "top.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714502790805 "|top|pattern_generator:pattern_gen1|attack_rom_g:arg|altsyncram:mem_rtl_0|altsyncram_p6e1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pattern_generator:pattern_gen1\|attack_rom_g:arg\|altsyncram:mem_rtl_0\|altsyncram_p6e1:auto_generated\|ram_block1a6 " "Synthesized away node \"pattern_generator:pattern_gen1\|attack_rom_g:arg\|altsyncram:mem_rtl_0\|altsyncram_p6e1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_p6e1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_p6e1.tdf" 161 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 63 0 0 } } { "top.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714502790805 "|top|pattern_generator:pattern_gen1|attack_rom_g:arg|altsyncram:mem_rtl_0|altsyncram_p6e1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pattern_generator:pattern_gen1\|attack_rom_g:arg\|altsyncram:mem_rtl_0\|altsyncram_p6e1:auto_generated\|ram_block1a7 " "Synthesized away node \"pattern_generator:pattern_gen1\|attack_rom_g:arg\|altsyncram:mem_rtl_0\|altsyncram_p6e1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_p6e1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_p6e1.tdf" 182 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 63 0 0 } } { "top.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714502790805 "|top|pattern_generator:pattern_gen1|attack_rom_g:arg|altsyncram:mem_rtl_0|altsyncram_p6e1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pattern_generator:pattern_gen1\|attack_rom_b:arb\|altsyncram:mem_rtl_0\|altsyncram_a5e1:auto_generated\|ram_block1a4 " "Synthesized away node \"pattern_generator:pattern_gen1\|attack_rom_b:arb\|altsyncram:mem_rtl_0\|altsyncram_a5e1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_a5e1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_a5e1.tdf" 119 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 64 0 0 } } { "top.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714502790805 "|top|pattern_generator:pattern_gen1|attack_rom_b:arb|altsyncram:mem_rtl_0|altsyncram_a5e1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pattern_generator:pattern_gen1\|attack_rom_b:arb\|altsyncram:mem_rtl_0\|altsyncram_a5e1:auto_generated\|ram_block1a5 " "Synthesized away node \"pattern_generator:pattern_gen1\|attack_rom_b:arb\|altsyncram:mem_rtl_0\|altsyncram_a5e1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_a5e1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_a5e1.tdf" 140 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 64 0 0 } } { "top.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714502790805 "|top|pattern_generator:pattern_gen1|attack_rom_b:arb|altsyncram:mem_rtl_0|altsyncram_a5e1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pattern_generator:pattern_gen1\|attack_rom_b:arb\|altsyncram:mem_rtl_0\|altsyncram_a5e1:auto_generated\|ram_block1a6 " "Synthesized away node \"pattern_generator:pattern_gen1\|attack_rom_b:arb\|altsyncram:mem_rtl_0\|altsyncram_a5e1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_a5e1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_a5e1.tdf" 161 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 64 0 0 } } { "top.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714502790805 "|top|pattern_generator:pattern_gen1|attack_rom_b:arb|altsyncram:mem_rtl_0|altsyncram_a5e1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pattern_generator:pattern_gen1\|attack_rom_b:arb\|altsyncram:mem_rtl_0\|altsyncram_a5e1:auto_generated\|ram_block1a7 " "Synthesized away node \"pattern_generator:pattern_gen1\|attack_rom_b:arb\|altsyncram:mem_rtl_0\|altsyncram_a5e1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_a5e1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_a5e1.tdf" 182 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 64 0 0 } } { "top.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714502790805 "|top|pattern_generator:pattern_gen1|attack_rom_b:arb|altsyncram:mem_rtl_0|altsyncram_a5e1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pattern_generator:pattern_gen1\|run_rom_r:rrr\|altsyncram:mem_rtl_0\|altsyncram_uud1:auto_generated\|ram_block1a4 " "Synthesized away node \"pattern_generator:pattern_gen1\|run_rom_r:rrr\|altsyncram:mem_rtl_0\|altsyncram_uud1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_uud1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_uud1.tdf" 119 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 67 0 0 } } { "top.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714502790805 "|top|pattern_generator:pattern_gen1|run_rom_r:rrr|altsyncram:mem_rtl_0|altsyncram_uud1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pattern_generator:pattern_gen1\|run_rom_r:rrr\|altsyncram:mem_rtl_0\|altsyncram_uud1:auto_generated\|ram_block1a5 " "Synthesized away node \"pattern_generator:pattern_gen1\|run_rom_r:rrr\|altsyncram:mem_rtl_0\|altsyncram_uud1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_uud1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_uud1.tdf" 140 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 67 0 0 } } { "top.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714502790805 "|top|pattern_generator:pattern_gen1|run_rom_r:rrr|altsyncram:mem_rtl_0|altsyncram_uud1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pattern_generator:pattern_gen1\|run_rom_r:rrr\|altsyncram:mem_rtl_0\|altsyncram_uud1:auto_generated\|ram_block1a6 " "Synthesized away node \"pattern_generator:pattern_gen1\|run_rom_r:rrr\|altsyncram:mem_rtl_0\|altsyncram_uud1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_uud1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_uud1.tdf" 161 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 67 0 0 } } { "top.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714502790805 "|top|pattern_generator:pattern_gen1|run_rom_r:rrr|altsyncram:mem_rtl_0|altsyncram_uud1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pattern_generator:pattern_gen1\|run_rom_r:rrr\|altsyncram:mem_rtl_0\|altsyncram_uud1:auto_generated\|ram_block1a7 " "Synthesized away node \"pattern_generator:pattern_gen1\|run_rom_r:rrr\|altsyncram:mem_rtl_0\|altsyncram_uud1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_uud1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_uud1.tdf" 182 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 67 0 0 } } { "top.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714502790805 "|top|pattern_generator:pattern_gen1|run_rom_r:rrr|altsyncram:mem_rtl_0|altsyncram_uud1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pattern_generator:pattern_gen1\|run_rom_g:rrg\|altsyncram:mem_rtl_0\|altsyncram_0td1:auto_generated\|ram_block1a4 " "Synthesized away node \"pattern_generator:pattern_gen1\|run_rom_g:rrg\|altsyncram:mem_rtl_0\|altsyncram_0td1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_0td1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_0td1.tdf" 119 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 68 0 0 } } { "top.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714502790805 "|top|pattern_generator:pattern_gen1|run_rom_g:rrg|altsyncram:mem_rtl_0|altsyncram_0td1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pattern_generator:pattern_gen1\|run_rom_g:rrg\|altsyncram:mem_rtl_0\|altsyncram_0td1:auto_generated\|ram_block1a5 " "Synthesized away node \"pattern_generator:pattern_gen1\|run_rom_g:rrg\|altsyncram:mem_rtl_0\|altsyncram_0td1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_0td1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_0td1.tdf" 140 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 68 0 0 } } { "top.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714502790805 "|top|pattern_generator:pattern_gen1|run_rom_g:rrg|altsyncram:mem_rtl_0|altsyncram_0td1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pattern_generator:pattern_gen1\|run_rom_g:rrg\|altsyncram:mem_rtl_0\|altsyncram_0td1:auto_generated\|ram_block1a6 " "Synthesized away node \"pattern_generator:pattern_gen1\|run_rom_g:rrg\|altsyncram:mem_rtl_0\|altsyncram_0td1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_0td1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_0td1.tdf" 161 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 68 0 0 } } { "top.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714502790805 "|top|pattern_generator:pattern_gen1|run_rom_g:rrg|altsyncram:mem_rtl_0|altsyncram_0td1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pattern_generator:pattern_gen1\|run_rom_g:rrg\|altsyncram:mem_rtl_0\|altsyncram_0td1:auto_generated\|ram_block1a7 " "Synthesized away node \"pattern_generator:pattern_gen1\|run_rom_g:rrg\|altsyncram:mem_rtl_0\|altsyncram_0td1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_0td1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_0td1.tdf" 182 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 68 0 0 } } { "top.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714502790805 "|top|pattern_generator:pattern_gen1|run_rom_g:rrg|altsyncram:mem_rtl_0|altsyncram_0td1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pattern_generator:pattern_gen1\|run_rom_b:rrb\|altsyncram:mem_rtl_0\|altsyncram_fud1:auto_generated\|ram_block1a4 " "Synthesized away node \"pattern_generator:pattern_gen1\|run_rom_b:rrb\|altsyncram:mem_rtl_0\|altsyncram_fud1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_fud1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_fud1.tdf" 119 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 69 0 0 } } { "top.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714502790805 "|top|pattern_generator:pattern_gen1|run_rom_b:rrb|altsyncram:mem_rtl_0|altsyncram_fud1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pattern_generator:pattern_gen1\|run_rom_b:rrb\|altsyncram:mem_rtl_0\|altsyncram_fud1:auto_generated\|ram_block1a5 " "Synthesized away node \"pattern_generator:pattern_gen1\|run_rom_b:rrb\|altsyncram:mem_rtl_0\|altsyncram_fud1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_fud1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_fud1.tdf" 140 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 69 0 0 } } { "top.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714502790805 "|top|pattern_generator:pattern_gen1|run_rom_b:rrb|altsyncram:mem_rtl_0|altsyncram_fud1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pattern_generator:pattern_gen1\|run_rom_b:rrb\|altsyncram:mem_rtl_0\|altsyncram_fud1:auto_generated\|ram_block1a6 " "Synthesized away node \"pattern_generator:pattern_gen1\|run_rom_b:rrb\|altsyncram:mem_rtl_0\|altsyncram_fud1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_fud1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_fud1.tdf" 161 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 69 0 0 } } { "top.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714502790805 "|top|pattern_generator:pattern_gen1|run_rom_b:rrb|altsyncram:mem_rtl_0|altsyncram_fud1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pattern_generator:pattern_gen1\|run_rom_b:rrb\|altsyncram:mem_rtl_0\|altsyncram_fud1:auto_generated\|ram_block1a7 " "Synthesized away node \"pattern_generator:pattern_gen1\|run_rom_b:rrb\|altsyncram:mem_rtl_0\|altsyncram_fud1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_fud1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_fud1.tdf" 182 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 69 0 0 } } { "top.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714502790805 "|top|pattern_generator:pattern_gen1|run_rom_b:rrb|altsyncram:mem_rtl_0|altsyncram_fud1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pattern_generator:pattern_gen1\|flameat_rom_r:flmr\|altsyncram:mem_rtl_0\|altsyncram_e7e1:auto_generated\|ram_block1a4 " "Synthesized away node \"pattern_generator:pattern_gen1\|flameat_rom_r:flmr\|altsyncram:mem_rtl_0\|altsyncram_e7e1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_e7e1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_e7e1.tdf" 119 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 71 0 0 } } { "top.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714502790805 "|top|pattern_generator:pattern_gen1|flameat_rom_r:flmr|altsyncram:mem_rtl_0|altsyncram_e7e1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pattern_generator:pattern_gen1\|flameat_rom_r:flmr\|altsyncram:mem_rtl_0\|altsyncram_e7e1:auto_generated\|ram_block1a5 " "Synthesized away node \"pattern_generator:pattern_gen1\|flameat_rom_r:flmr\|altsyncram:mem_rtl_0\|altsyncram_e7e1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_e7e1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_e7e1.tdf" 140 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 71 0 0 } } { "top.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714502790805 "|top|pattern_generator:pattern_gen1|flameat_rom_r:flmr|altsyncram:mem_rtl_0|altsyncram_e7e1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pattern_generator:pattern_gen1\|flameat_rom_r:flmr\|altsyncram:mem_rtl_0\|altsyncram_e7e1:auto_generated\|ram_block1a6 " "Synthesized away node \"pattern_generator:pattern_gen1\|flameat_rom_r:flmr\|altsyncram:mem_rtl_0\|altsyncram_e7e1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_e7e1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_e7e1.tdf" 161 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 71 0 0 } } { "top.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714502790805 "|top|pattern_generator:pattern_gen1|flameat_rom_r:flmr|altsyncram:mem_rtl_0|altsyncram_e7e1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pattern_generator:pattern_gen1\|flameat_rom_r:flmr\|altsyncram:mem_rtl_0\|altsyncram_e7e1:auto_generated\|ram_block1a7 " "Synthesized away node \"pattern_generator:pattern_gen1\|flameat_rom_r:flmr\|altsyncram:mem_rtl_0\|altsyncram_e7e1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_e7e1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_e7e1.tdf" 182 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 71 0 0 } } { "top.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714502790805 "|top|pattern_generator:pattern_gen1|flameat_rom_r:flmr|altsyncram:mem_rtl_0|altsyncram_e7e1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pattern_generator:pattern_gen1\|flameat_rom_g:flmg\|altsyncram:mem_rtl_0\|altsyncram_i8e1:auto_generated\|ram_block1a4 " "Synthesized away node \"pattern_generator:pattern_gen1\|flameat_rom_g:flmg\|altsyncram:mem_rtl_0\|altsyncram_i8e1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_i8e1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_i8e1.tdf" 119 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 72 0 0 } } { "top.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714502790805 "|top|pattern_generator:pattern_gen1|flameat_rom_g:flmg|altsyncram:mem_rtl_0|altsyncram_i8e1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pattern_generator:pattern_gen1\|flameat_rom_g:flmg\|altsyncram:mem_rtl_0\|altsyncram_i8e1:auto_generated\|ram_block1a5 " "Synthesized away node \"pattern_generator:pattern_gen1\|flameat_rom_g:flmg\|altsyncram:mem_rtl_0\|altsyncram_i8e1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_i8e1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_i8e1.tdf" 140 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 72 0 0 } } { "top.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714502790805 "|top|pattern_generator:pattern_gen1|flameat_rom_g:flmg|altsyncram:mem_rtl_0|altsyncram_i8e1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pattern_generator:pattern_gen1\|flameat_rom_g:flmg\|altsyncram:mem_rtl_0\|altsyncram_i8e1:auto_generated\|ram_block1a6 " "Synthesized away node \"pattern_generator:pattern_gen1\|flameat_rom_g:flmg\|altsyncram:mem_rtl_0\|altsyncram_i8e1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_i8e1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_i8e1.tdf" 161 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 72 0 0 } } { "top.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714502790805 "|top|pattern_generator:pattern_gen1|flameat_rom_g:flmg|altsyncram:mem_rtl_0|altsyncram_i8e1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pattern_generator:pattern_gen1\|flameat_rom_g:flmg\|altsyncram:mem_rtl_0\|altsyncram_i8e1:auto_generated\|ram_block1a7 " "Synthesized away node \"pattern_generator:pattern_gen1\|flameat_rom_g:flmg\|altsyncram:mem_rtl_0\|altsyncram_i8e1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_i8e1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_i8e1.tdf" 182 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 72 0 0 } } { "top.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714502790805 "|top|pattern_generator:pattern_gen1|flameat_rom_g:flmg|altsyncram:mem_rtl_0|altsyncram_i8e1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pattern_generator:pattern_gen1\|flameat_rom_b:flmb\|altsyncram:mem_rtl_0\|altsyncram_a8e1:auto_generated\|ram_block1a4 " "Synthesized away node \"pattern_generator:pattern_gen1\|flameat_rom_b:flmb\|altsyncram:mem_rtl_0\|altsyncram_a8e1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_a8e1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_a8e1.tdf" 119 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 73 0 0 } } { "top.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714502790805 "|top|pattern_generator:pattern_gen1|flameat_rom_b:flmb|altsyncram:mem_rtl_0|altsyncram_a8e1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pattern_generator:pattern_gen1\|flameat_rom_b:flmb\|altsyncram:mem_rtl_0\|altsyncram_a8e1:auto_generated\|ram_block1a5 " "Synthesized away node \"pattern_generator:pattern_gen1\|flameat_rom_b:flmb\|altsyncram:mem_rtl_0\|altsyncram_a8e1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_a8e1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_a8e1.tdf" 140 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 73 0 0 } } { "top.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714502790805 "|top|pattern_generator:pattern_gen1|flameat_rom_b:flmb|altsyncram:mem_rtl_0|altsyncram_a8e1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pattern_generator:pattern_gen1\|flameat_rom_b:flmb\|altsyncram:mem_rtl_0\|altsyncram_a8e1:auto_generated\|ram_block1a6 " "Synthesized away node \"pattern_generator:pattern_gen1\|flameat_rom_b:flmb\|altsyncram:mem_rtl_0\|altsyncram_a8e1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_a8e1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_a8e1.tdf" 161 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 73 0 0 } } { "top.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714502790805 "|top|pattern_generator:pattern_gen1|flameat_rom_b:flmb|altsyncram:mem_rtl_0|altsyncram_a8e1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pattern_generator:pattern_gen1\|flameat_rom_b:flmb\|altsyncram:mem_rtl_0\|altsyncram_a8e1:auto_generated\|ram_block1a7 " "Synthesized away node \"pattern_generator:pattern_gen1\|flameat_rom_b:flmb\|altsyncram:mem_rtl_0\|altsyncram_a8e1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_a8e1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_a8e1.tdf" 182 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 73 0 0 } } { "top.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714502790805 "|top|pattern_generator:pattern_gen1|flameat_rom_b:flmb|altsyncram:mem_rtl_0|altsyncram_a8e1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pattern_generator:pattern_gen1\|char_rom_r:chr\|altsyncram:mem_rtl_0\|altsyncram_ord1:auto_generated\|ram_block1a4 " "Synthesized away node \"pattern_generator:pattern_gen1\|char_rom_r:chr\|altsyncram:mem_rtl_0\|altsyncram_ord1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_ord1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_ord1.tdf" 119 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 75 0 0 } } { "top.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714502790805 "|top|pattern_generator:pattern_gen1|char_rom_r:chr|altsyncram:mem_rtl_0|altsyncram_ord1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pattern_generator:pattern_gen1\|char_rom_r:chr\|altsyncram:mem_rtl_0\|altsyncram_ord1:auto_generated\|ram_block1a5 " "Synthesized away node \"pattern_generator:pattern_gen1\|char_rom_r:chr\|altsyncram:mem_rtl_0\|altsyncram_ord1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_ord1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_ord1.tdf" 140 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 75 0 0 } } { "top.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714502790805 "|top|pattern_generator:pattern_gen1|char_rom_r:chr|altsyncram:mem_rtl_0|altsyncram_ord1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pattern_generator:pattern_gen1\|char_rom_r:chr\|altsyncram:mem_rtl_0\|altsyncram_ord1:auto_generated\|ram_block1a6 " "Synthesized away node \"pattern_generator:pattern_gen1\|char_rom_r:chr\|altsyncram:mem_rtl_0\|altsyncram_ord1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_ord1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_ord1.tdf" 161 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 75 0 0 } } { "top.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714502790805 "|top|pattern_generator:pattern_gen1|char_rom_r:chr|altsyncram:mem_rtl_0|altsyncram_ord1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pattern_generator:pattern_gen1\|char_rom_r:chr\|altsyncram:mem_rtl_0\|altsyncram_ord1:auto_generated\|ram_block1a7 " "Synthesized away node \"pattern_generator:pattern_gen1\|char_rom_r:chr\|altsyncram:mem_rtl_0\|altsyncram_ord1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_ord1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_ord1.tdf" 182 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 75 0 0 } } { "top.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714502790805 "|top|pattern_generator:pattern_gen1|char_rom_r:chr|altsyncram:mem_rtl_0|altsyncram_ord1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pattern_generator:pattern_gen1\|char_rom_g:chg\|altsyncram:mem_rtl_0\|altsyncram_vsd1:auto_generated\|ram_block1a4 " "Synthesized away node \"pattern_generator:pattern_gen1\|char_rom_g:chg\|altsyncram:mem_rtl_0\|altsyncram_vsd1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_vsd1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_vsd1.tdf" 119 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 76 0 0 } } { "top.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714502790805 "|top|pattern_generator:pattern_gen1|char_rom_g:chg|altsyncram:mem_rtl_0|altsyncram_vsd1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pattern_generator:pattern_gen1\|char_rom_g:chg\|altsyncram:mem_rtl_0\|altsyncram_vsd1:auto_generated\|ram_block1a5 " "Synthesized away node \"pattern_generator:pattern_gen1\|char_rom_g:chg\|altsyncram:mem_rtl_0\|altsyncram_vsd1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_vsd1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_vsd1.tdf" 140 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 76 0 0 } } { "top.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714502790805 "|top|pattern_generator:pattern_gen1|char_rom_g:chg|altsyncram:mem_rtl_0|altsyncram_vsd1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pattern_generator:pattern_gen1\|char_rom_g:chg\|altsyncram:mem_rtl_0\|altsyncram_vsd1:auto_generated\|ram_block1a6 " "Synthesized away node \"pattern_generator:pattern_gen1\|char_rom_g:chg\|altsyncram:mem_rtl_0\|altsyncram_vsd1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_vsd1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_vsd1.tdf" 161 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 76 0 0 } } { "top.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714502790805 "|top|pattern_generator:pattern_gen1|char_rom_g:chg|altsyncram:mem_rtl_0|altsyncram_vsd1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pattern_generator:pattern_gen1\|char_rom_g:chg\|altsyncram:mem_rtl_0\|altsyncram_vsd1:auto_generated\|ram_block1a7 " "Synthesized away node \"pattern_generator:pattern_gen1\|char_rom_g:chg\|altsyncram:mem_rtl_0\|altsyncram_vsd1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_vsd1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_vsd1.tdf" 182 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 76 0 0 } } { "top.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714502790805 "|top|pattern_generator:pattern_gen1|char_rom_g:chg|altsyncram:mem_rtl_0|altsyncram_vsd1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pattern_generator:pattern_gen1\|char_rom_b:chb\|altsyncram:mem_rtl_0\|altsyncram_isd1:auto_generated\|ram_block1a4 " "Synthesized away node \"pattern_generator:pattern_gen1\|char_rom_b:chb\|altsyncram:mem_rtl_0\|altsyncram_isd1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_isd1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_isd1.tdf" 119 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 77 0 0 } } { "top.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714502790805 "|top|pattern_generator:pattern_gen1|char_rom_b:chb|altsyncram:mem_rtl_0|altsyncram_isd1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pattern_generator:pattern_gen1\|char_rom_b:chb\|altsyncram:mem_rtl_0\|altsyncram_isd1:auto_generated\|ram_block1a5 " "Synthesized away node \"pattern_generator:pattern_gen1\|char_rom_b:chb\|altsyncram:mem_rtl_0\|altsyncram_isd1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_isd1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_isd1.tdf" 140 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 77 0 0 } } { "top.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714502790805 "|top|pattern_generator:pattern_gen1|char_rom_b:chb|altsyncram:mem_rtl_0|altsyncram_isd1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pattern_generator:pattern_gen1\|char_rom_b:chb\|altsyncram:mem_rtl_0\|altsyncram_isd1:auto_generated\|ram_block1a6 " "Synthesized away node \"pattern_generator:pattern_gen1\|char_rom_b:chb\|altsyncram:mem_rtl_0\|altsyncram_isd1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_isd1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_isd1.tdf" 161 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 77 0 0 } } { "top.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714502790805 "|top|pattern_generator:pattern_gen1|char_rom_b:chb|altsyncram:mem_rtl_0|altsyncram_isd1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pattern_generator:pattern_gen1\|char_rom_b:chb\|altsyncram:mem_rtl_0\|altsyncram_isd1:auto_generated\|ram_block1a7 " "Synthesized away node \"pattern_generator:pattern_gen1\|char_rom_b:chb\|altsyncram:mem_rtl_0\|altsyncram_isd1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_isd1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_isd1.tdf" 182 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 77 0 0 } } { "top.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714502790805 "|top|pattern_generator:pattern_gen1|char_rom_b:chb|altsyncram:mem_rtl_0|altsyncram_isd1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pattern_generator:pattern_gen1\|pika_name_r:pknr\|altsyncram:mem_rtl_0\|altsyncram_2ud1:auto_generated\|ram_block1a4 " "Synthesized away node \"pattern_generator:pattern_gen1\|pika_name_r:pknr\|altsyncram:mem_rtl_0\|altsyncram_2ud1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_2ud1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_2ud1.tdf" 119 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 79 0 0 } } { "top.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714502790805 "|top|pattern_generator:pattern_gen1|pika_name_r:pknr|altsyncram:mem_rtl_0|altsyncram_2ud1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pattern_generator:pattern_gen1\|pika_name_r:pknr\|altsyncram:mem_rtl_0\|altsyncram_2ud1:auto_generated\|ram_block1a5 " "Synthesized away node \"pattern_generator:pattern_gen1\|pika_name_r:pknr\|altsyncram:mem_rtl_0\|altsyncram_2ud1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_2ud1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_2ud1.tdf" 140 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 79 0 0 } } { "top.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714502790805 "|top|pattern_generator:pattern_gen1|pika_name_r:pknr|altsyncram:mem_rtl_0|altsyncram_2ud1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pattern_generator:pattern_gen1\|pika_name_r:pknr\|altsyncram:mem_rtl_0\|altsyncram_2ud1:auto_generated\|ram_block1a6 " "Synthesized away node \"pattern_generator:pattern_gen1\|pika_name_r:pknr\|altsyncram:mem_rtl_0\|altsyncram_2ud1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_2ud1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_2ud1.tdf" 161 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 79 0 0 } } { "top.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714502790805 "|top|pattern_generator:pattern_gen1|pika_name_r:pknr|altsyncram:mem_rtl_0|altsyncram_2ud1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pattern_generator:pattern_gen1\|pika_name_r:pknr\|altsyncram:mem_rtl_0\|altsyncram_2ud1:auto_generated\|ram_block1a7 " "Synthesized away node \"pattern_generator:pattern_gen1\|pika_name_r:pknr\|altsyncram:mem_rtl_0\|altsyncram_2ud1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_2ud1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_2ud1.tdf" 182 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 79 0 0 } } { "top.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714502790805 "|top|pattern_generator:pattern_gen1|pika_name_r:pknr|altsyncram:mem_rtl_0|altsyncram_2ud1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pattern_generator:pattern_gen1\|pika_name_g:pkng\|altsyncram:mem_rtl_0\|altsyncram_3sd1:auto_generated\|ram_block1a4 " "Synthesized away node \"pattern_generator:pattern_gen1\|pika_name_g:pkng\|altsyncram:mem_rtl_0\|altsyncram_3sd1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_3sd1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_3sd1.tdf" 119 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 80 0 0 } } { "top.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714502790805 "|top|pattern_generator:pattern_gen1|pika_name_g:pkng|altsyncram:mem_rtl_0|altsyncram_3sd1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pattern_generator:pattern_gen1\|pika_name_g:pkng\|altsyncram:mem_rtl_0\|altsyncram_3sd1:auto_generated\|ram_block1a5 " "Synthesized away node \"pattern_generator:pattern_gen1\|pika_name_g:pkng\|altsyncram:mem_rtl_0\|altsyncram_3sd1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_3sd1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_3sd1.tdf" 140 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 80 0 0 } } { "top.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714502790805 "|top|pattern_generator:pattern_gen1|pika_name_g:pkng|altsyncram:mem_rtl_0|altsyncram_3sd1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pattern_generator:pattern_gen1\|pika_name_g:pkng\|altsyncram:mem_rtl_0\|altsyncram_3sd1:auto_generated\|ram_block1a6 " "Synthesized away node \"pattern_generator:pattern_gen1\|pika_name_g:pkng\|altsyncram:mem_rtl_0\|altsyncram_3sd1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_3sd1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_3sd1.tdf" 161 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 80 0 0 } } { "top.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714502790805 "|top|pattern_generator:pattern_gen1|pika_name_g:pkng|altsyncram:mem_rtl_0|altsyncram_3sd1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pattern_generator:pattern_gen1\|pika_name_g:pkng\|altsyncram:mem_rtl_0\|altsyncram_3sd1:auto_generated\|ram_block1a7 " "Synthesized away node \"pattern_generator:pattern_gen1\|pika_name_g:pkng\|altsyncram:mem_rtl_0\|altsyncram_3sd1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_3sd1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_3sd1.tdf" 182 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 80 0 0 } } { "top.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714502790805 "|top|pattern_generator:pattern_gen1|pika_name_g:pkng|altsyncram:mem_rtl_0|altsyncram_3sd1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pattern_generator:pattern_gen1\|pika_name_b:pknb\|altsyncram:mem_rtl_0\|altsyncram_jtd1:auto_generated\|ram_block1a4 " "Synthesized away node \"pattern_generator:pattern_gen1\|pika_name_b:pknb\|altsyncram:mem_rtl_0\|altsyncram_jtd1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_jtd1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_jtd1.tdf" 119 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 81 0 0 } } { "top.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714502790805 "|top|pattern_generator:pattern_gen1|pika_name_b:pknb|altsyncram:mem_rtl_0|altsyncram_jtd1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pattern_generator:pattern_gen1\|pika_name_b:pknb\|altsyncram:mem_rtl_0\|altsyncram_jtd1:auto_generated\|ram_block1a5 " "Synthesized away node \"pattern_generator:pattern_gen1\|pika_name_b:pknb\|altsyncram:mem_rtl_0\|altsyncram_jtd1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_jtd1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_jtd1.tdf" 140 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 81 0 0 } } { "top.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714502790805 "|top|pattern_generator:pattern_gen1|pika_name_b:pknb|altsyncram:mem_rtl_0|altsyncram_jtd1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pattern_generator:pattern_gen1\|pika_name_b:pknb\|altsyncram:mem_rtl_0\|altsyncram_jtd1:auto_generated\|ram_block1a6 " "Synthesized away node \"pattern_generator:pattern_gen1\|pika_name_b:pknb\|altsyncram:mem_rtl_0\|altsyncram_jtd1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_jtd1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_jtd1.tdf" 161 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 81 0 0 } } { "top.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714502790805 "|top|pattern_generator:pattern_gen1|pika_name_b:pknb|altsyncram:mem_rtl_0|altsyncram_jtd1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pattern_generator:pattern_gen1\|pika_name_b:pknb\|altsyncram:mem_rtl_0\|altsyncram_jtd1:auto_generated\|ram_block1a7 " "Synthesized away node \"pattern_generator:pattern_gen1\|pika_name_b:pknb\|altsyncram:mem_rtl_0\|altsyncram_jtd1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_jtd1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_jtd1.tdf" 182 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 81 0 0 } } { "top.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714502790805 "|top|pattern_generator:pattern_gen1|pika_name_b:pknb|altsyncram:mem_rtl_0|altsyncram_jtd1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pattern_generator:pattern_gen1\|dragon_rom_r:drgr\|altsyncram:mem_rtl_0\|altsyncram_v3e1:auto_generated\|ram_block1a4 " "Synthesized away node \"pattern_generator:pattern_gen1\|dragon_rom_r:drgr\|altsyncram:mem_rtl_0\|altsyncram_v3e1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_v3e1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_v3e1.tdf" 119 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 83 0 0 } } { "top.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714502790805 "|top|pattern_generator:pattern_gen1|dragon_rom_r:drgr|altsyncram:mem_rtl_0|altsyncram_v3e1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pattern_generator:pattern_gen1\|dragon_rom_r:drgr\|altsyncram:mem_rtl_0\|altsyncram_v3e1:auto_generated\|ram_block1a5 " "Synthesized away node \"pattern_generator:pattern_gen1\|dragon_rom_r:drgr\|altsyncram:mem_rtl_0\|altsyncram_v3e1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_v3e1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_v3e1.tdf" 140 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 83 0 0 } } { "top.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714502790805 "|top|pattern_generator:pattern_gen1|dragon_rom_r:drgr|altsyncram:mem_rtl_0|altsyncram_v3e1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pattern_generator:pattern_gen1\|dragon_rom_r:drgr\|altsyncram:mem_rtl_0\|altsyncram_v3e1:auto_generated\|ram_block1a6 " "Synthesized away node \"pattern_generator:pattern_gen1\|dragon_rom_r:drgr\|altsyncram:mem_rtl_0\|altsyncram_v3e1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_v3e1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_v3e1.tdf" 161 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 83 0 0 } } { "top.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714502790805 "|top|pattern_generator:pattern_gen1|dragon_rom_r:drgr|altsyncram:mem_rtl_0|altsyncram_v3e1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pattern_generator:pattern_gen1\|dragon_rom_r:drgr\|altsyncram:mem_rtl_0\|altsyncram_v3e1:auto_generated\|ram_block1a7 " "Synthesized away node \"pattern_generator:pattern_gen1\|dragon_rom_r:drgr\|altsyncram:mem_rtl_0\|altsyncram_v3e1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_v3e1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_v3e1.tdf" 182 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 83 0 0 } } { "top.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714502790805 "|top|pattern_generator:pattern_gen1|dragon_rom_r:drgr|altsyncram:mem_rtl_0|altsyncram_v3e1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pattern_generator:pattern_gen1\|dragon_rom_g:drgg\|altsyncram:mem_rtl_0\|altsyncram_92e1:auto_generated\|ram_block1a4 " "Synthesized away node \"pattern_generator:pattern_gen1\|dragon_rom_g:drgg\|altsyncram:mem_rtl_0\|altsyncram_92e1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_92e1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_92e1.tdf" 119 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 84 0 0 } } { "top.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714502790805 "|top|pattern_generator:pattern_gen1|dragon_rom_g:drgg|altsyncram:mem_rtl_0|altsyncram_92e1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pattern_generator:pattern_gen1\|dragon_rom_g:drgg\|altsyncram:mem_rtl_0\|altsyncram_92e1:auto_generated\|ram_block1a5 " "Synthesized away node \"pattern_generator:pattern_gen1\|dragon_rom_g:drgg\|altsyncram:mem_rtl_0\|altsyncram_92e1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_92e1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_92e1.tdf" 140 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 84 0 0 } } { "top.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714502790805 "|top|pattern_generator:pattern_gen1|dragon_rom_g:drgg|altsyncram:mem_rtl_0|altsyncram_92e1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pattern_generator:pattern_gen1\|dragon_rom_g:drgg\|altsyncram:mem_rtl_0\|altsyncram_92e1:auto_generated\|ram_block1a6 " "Synthesized away node \"pattern_generator:pattern_gen1\|dragon_rom_g:drgg\|altsyncram:mem_rtl_0\|altsyncram_92e1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_92e1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_92e1.tdf" 161 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 84 0 0 } } { "top.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714502790805 "|top|pattern_generator:pattern_gen1|dragon_rom_g:drgg|altsyncram:mem_rtl_0|altsyncram_92e1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pattern_generator:pattern_gen1\|dragon_rom_g:drgg\|altsyncram:mem_rtl_0\|altsyncram_92e1:auto_generated\|ram_block1a7 " "Synthesized away node \"pattern_generator:pattern_gen1\|dragon_rom_g:drgg\|altsyncram:mem_rtl_0\|altsyncram_92e1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_92e1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_92e1.tdf" 182 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 84 0 0 } } { "top.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714502790805 "|top|pattern_generator:pattern_gen1|dragon_rom_g:drgg|altsyncram:mem_rtl_0|altsyncram_92e1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pattern_generator:pattern_gen1\|dragon_rom_b:drgb\|altsyncram:mem_rtl_0\|altsyncram_m3e1:auto_generated\|ram_block1a4 " "Synthesized away node \"pattern_generator:pattern_gen1\|dragon_rom_b:drgb\|altsyncram:mem_rtl_0\|altsyncram_m3e1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_m3e1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_m3e1.tdf" 119 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 85 0 0 } } { "top.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714502790805 "|top|pattern_generator:pattern_gen1|dragon_rom_b:drgb|altsyncram:mem_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pattern_generator:pattern_gen1\|dragon_rom_b:drgb\|altsyncram:mem_rtl_0\|altsyncram_m3e1:auto_generated\|ram_block1a5 " "Synthesized away node \"pattern_generator:pattern_gen1\|dragon_rom_b:drgb\|altsyncram:mem_rtl_0\|altsyncram_m3e1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_m3e1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_m3e1.tdf" 140 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 85 0 0 } } { "top.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714502790805 "|top|pattern_generator:pattern_gen1|dragon_rom_b:drgb|altsyncram:mem_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pattern_generator:pattern_gen1\|dragon_rom_b:drgb\|altsyncram:mem_rtl_0\|altsyncram_m3e1:auto_generated\|ram_block1a6 " "Synthesized away node \"pattern_generator:pattern_gen1\|dragon_rom_b:drgb\|altsyncram:mem_rtl_0\|altsyncram_m3e1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_m3e1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_m3e1.tdf" 161 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 85 0 0 } } { "top.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714502790805 "|top|pattern_generator:pattern_gen1|dragon_rom_b:drgb|altsyncram:mem_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pattern_generator:pattern_gen1\|dragon_rom_b:drgb\|altsyncram:mem_rtl_0\|altsyncram_m3e1:auto_generated\|ram_block1a7 " "Synthesized away node \"pattern_generator:pattern_gen1\|dragon_rom_b:drgb\|altsyncram:mem_rtl_0\|altsyncram_m3e1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_m3e1.tdf" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_m3e1.tdf" 182 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pattern_generator.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv" 85 0 0 } } { "top.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714502790805 "|top|pattern_generator:pattern_gen1|dragon_rom_b:drgb|altsyncram:mem_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1714502790805 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1714502790805 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sync_n GND " "Pin \"sync_n\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714502791292 "|top|sync_n"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1714502791292 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1714502791378 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 " "9 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1714502792001 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "PLL_10 16 " "Ignored 16 assignments for entity \"PLL_10\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity PLL_10 -sip PLL_10.sip -library lib_PLL_10 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity PLL_10 -sip PLL_10.sip -library lib_PLL_10 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1714502792053 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 23.1 -entity PLL_10 -sip PLL_10.sip -library lib_PLL_10 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 23.1 -entity PLL_10 -sip PLL_10.sip -library lib_PLL_10 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1714502792053 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity PLL_10 -sip PLL_10.sip -library lib_PLL_10 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity PLL_10 -sip PLL_10.sip -library lib_PLL_10 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1714502792053 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1714502792053 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "PLL_10_0002 317 " "Ignored 317 assignments for entity \"PLL_10_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1714502792053 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "PLL_30 16 " "Ignored 16 assignments for entity \"PLL_30\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity PLL_30 -sip PLL_30.sip -library lib_PLL_30 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity PLL_30 -sip PLL_30.sip -library lib_PLL_30 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1714502792054 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 23.1 -entity PLL_30 -sip PLL_30.sip -library lib_PLL_30 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 23.1 -entity PLL_30 -sip PLL_30.sip -library lib_PLL_30 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1714502792054 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity PLL_30 -sip PLL_30.sip -library lib_PLL_30 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity PLL_30 -sip PLL_30.sip -library lib_PLL_30 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1714502792054 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1714502792054 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "PLL_30_0002 317 " "Ignored 317 assignments for entity \"PLL_30_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1714502792054 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/output_files/Project_VGA.map.smsg " "Generated suppressed messages file C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/output_files/Project_VGA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714502792124 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "7 0 1 0 0 " "Adding 7 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1714502792349 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714502792349 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "restart_n " "No output dependent on input pin \"restart_n\"" {  } { { "top.sv" "" { Text "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714502792513 "|top|restart_n"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1714502792513 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "896 " "Implemented 896 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1714502792516 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1714502792516 ""} { "Info" "ICUT_CUT_TM_LCELLS" "753 " "Implemented 753 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1714502792516 ""} { "Info" "ICUT_CUT_TM_RAMS" "108 " "Implemented 108 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1714502792516 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1714502792516 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1714502792516 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 282 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 282 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4947 " "Peak virtual memory: 4947 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714502792566 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 30 14:46:32 2024 " "Processing ended: Tue Apr 30 14:46:32 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714502792566 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714502792566 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714502792566 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1714502792566 ""}
