// Seed: 2056922248
module module_0;
endmodule
module module_1 #(
    parameter id_18 = 32'd60,
    parameter id_6  = 32'd26
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  output wand id_17;
  input wire id_16;
  output wire id_15;
  input wire id_14;
  output wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  output logic [7:0] id_9;
  output wire id_8;
  inout wire id_7;
  input wire _id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  module_0 modCall_1 ();
  output tri1 id_1;
  assign id_1 = -1;
  wire _id_18;
  assign id_9[id_6] = 1;
  wire id_19;
  assign id_17 = -1;
  logic [-1 'h0 !==  id_18 : id_18] id_20;
endmodule
