#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Wed Oct 13 21:36:55 2021
# Process ID: 100086
# Current directory: /home/user/lab3/adventures_with_ip/adventures_with_ip.runs/ip_design_led_controller_0_0_synth_1
# Command line: vivado -log ip_design_led_controller_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ip_design_led_controller_0_0.tcl
# Log file: /home/user/lab3/adventures_with_ip/adventures_with_ip.runs/ip_design_led_controller_0_0_synth_1/ip_design_led_controller_0_0.vds
# Journal file: /home/user/lab3/adventures_with_ip/adventures_with_ip.runs/ip_design_led_controller_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source ip_design_led_controller_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/software/digilent'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/user/lab3/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/software/Xilinx/Vivado/2021.1/data/ip'.
Command: synth_design -top ip_design_led_controller_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 100622
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2469.199 ; gain = 0.000 ; free physical = 2519 ; free virtual = 19412
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ip_design_led_controller_0_0' [/home/user/lab3/adventures_with_ip/adventures_with_ip.gen/sources_1/bd/ip_design/ip/ip_design_led_controller_0_0/synth/ip_design_led_controller_0_0.vhd:83]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'led_controller_v1_0' declared at '/home/user/lab3/adventures_with_ip/adventures_with_ip.gen/sources_1/bd/ip_design/ipshared/b028/hdl/led_controller_v1_0.vhd:5' bound to instance 'U0' of component 'led_controller_v1_0' [/home/user/lab3/adventures_with_ip/adventures_with_ip.gen/sources_1/bd/ip_design/ip/ip_design_led_controller_0_0/synth/ip_design_led_controller_0_0.vhd:148]
INFO: [Synth 8-638] synthesizing module 'led_controller_v1_0' [/home/user/lab3/adventures_with_ip/adventures_with_ip.gen/sources_1/bd/ip_design/ipshared/b028/hdl/led_controller_v1_0.vhd:49]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'led_controller_v1_0_S00_AXI' declared at '/home/user/lab3/adventures_with_ip/adventures_with_ip.gen/sources_1/bd/ip_design/ipshared/b028/hdl/led_controller_v1_0_S00_AXI.vhd:5' bound to instance 'led_controller_v1_0_S00_AXI_inst' of component 'led_controller_v1_0_S00_AXI' [/home/user/lab3/adventures_with_ip/adventures_with_ip.gen/sources_1/bd/ip_design/ipshared/b028/hdl/led_controller_v1_0.vhd:86]
INFO: [Synth 8-638] synthesizing module 'led_controller_v1_0_S00_AXI' [/home/user/lab3/adventures_with_ip/adventures_with_ip.gen/sources_1/bd/ip_design/ipshared/b028/hdl/led_controller_v1_0_S00_AXI.vhd:86]
INFO: [Synth 8-226] default block is never used [/home/user/lab3/adventures_with_ip/adventures_with_ip.gen/sources_1/bd/ip_design/ipshared/b028/hdl/led_controller_v1_0_S00_AXI.vhd:218]
INFO: [Synth 8-226] default block is never used [/home/user/lab3/adventures_with_ip/adventures_with_ip.gen/sources_1/bd/ip_design/ipshared/b028/hdl/led_controller_v1_0_S00_AXI.vhd:348]
INFO: [Synth 8-256] done synthesizing module 'led_controller_v1_0_S00_AXI' (1#1) [/home/user/lab3/adventures_with_ip/adventures_with_ip.gen/sources_1/bd/ip_design/ipshared/b028/hdl/led_controller_v1_0_S00_AXI.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'led_controller_v1_0' (2#1) [/home/user/lab3/adventures_with_ip/adventures_with_ip.gen/sources_1/bd/ip_design/ipshared/b028/hdl/led_controller_v1_0.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'ip_design_led_controller_0_0' (3#1) [/home/user/lab3/adventures_with_ip/adventures_with_ip.gen/sources_1/bd/ip_design/ip/ip_design_led_controller_0_0/synth/ip_design_led_controller_0_0.vhd:83]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2469.199 ; gain = 0.000 ; free physical = 154 ; free virtual = 16777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2469.199 ; gain = 0.000 ; free physical = 1729 ; free virtual = 18172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2469.199 ; gain = 0.000 ; free physical = 1729 ; free virtual = 18171
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2469.199 ; gain = 0.000 ; free physical = 1808 ; free virtual = 18251
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2533.102 ; gain = 0.000 ; free physical = 3087 ; free virtual = 19519
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2533.102 ; gain = 0.000 ; free physical = 3080 ; free virtual = 19512
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 2533.102 ; gain = 63.902 ; free physical = 3128 ; free virtual = 19563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 2533.102 ; gain = 63.902 ; free physical = 3126 ; free virtual = 19561
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 2533.102 ; gain = 63.902 ; free physical = 3125 ; free virtual = 19560
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2533.102 ; gain = 63.902 ; free physical = 3121 ; free virtual = 19557
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 4     
	   4 Input   32 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2533.102 ; gain = 63.902 ; free physical = 3050 ; free virtual = 19490
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 2533.102 ; gain = 63.902 ; free physical = 2728 ; free virtual = 19185
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 2533.102 ; gain = 63.902 ; free physical = 2721 ; free virtual = 19177
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 2533.102 ; gain = 63.902 ; free physical = 2706 ; free virtual = 19163
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 2533.102 ; gain = 63.902 ; free physical = 2412 ; free virtual = 18854
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 2533.102 ; gain = 63.902 ; free physical = 2411 ; free virtual = 18853
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 2533.102 ; gain = 63.902 ; free physical = 2411 ; free virtual = 18853
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 2533.102 ; gain = 63.902 ; free physical = 2411 ; free virtual = 18853
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 2533.102 ; gain = 63.902 ; free physical = 2411 ; free virtual = 18853
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 2533.102 ; gain = 63.902 ; free physical = 2411 ; free virtual = 18853
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     1|
|3     |LUT3 |     3|
|4     |LUT4 |    20|
|5     |LUT5 |     2|
|6     |LUT6 |    33|
|7     |FDRE |   167|
|8     |FDSE |     2|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 2533.102 ; gain = 63.902 ; free physical = 2411 ; free virtual = 18853
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 2533.102 ; gain = 0.000 ; free physical = 2462 ; free virtual = 18904
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 2533.102 ; gain = 63.902 ; free physical = 2462 ; free virtual = 18904
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2533.102 ; gain = 0.000 ; free physical = 2450 ; free virtual = 18893
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2533.102 ; gain = 0.000 ; free physical = 2520 ; free virtual = 18966
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 9b2812e8
INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:33 . Memory (MB): peak = 2533.102 ; gain = 64.031 ; free physical = 2665 ; free virtual = 19111
INFO: [Common 17-1381] The checkpoint '/home/user/lab3/adventures_with_ip/adventures_with_ip.runs/ip_design_led_controller_0_0_synth_1/ip_design_led_controller_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP ip_design_led_controller_0_0, cache-ID = eb1efb2ac75f23dd
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/user/lab3/adventures_with_ip/adventures_with_ip.runs/ip_design_led_controller_0_0_synth_1/ip_design_led_controller_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ip_design_led_controller_0_0_utilization_synth.rpt -pb ip_design_led_controller_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Oct 13 21:37:44 2021...
