
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source {D:/Google Drive/Projects/FPGA/ddr_sdram/ddr_hw_test/pa.fromHdl.tcl}
# create_project -name ddr_hw_test -dir "D:/Google Drive/Projects/FPGA/ddr_sdram/ddr_hw_test/planAhead_run_3" -part xc6slx9csg324-3
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "ddr_hw_test.ucf" [current_fileset -constrset]
Adding file 'D:/Google Drive/Projects/FPGA/ddr_sdram/ddr_hw_test/ddr_hw_test.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {../ipcore_dir/ddr_clk_mod.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../ddr_sdram.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {ddr_hw_test.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top ddr_hw_test $srcset
# add_files [list {ddr_hw_test.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx9csg324-3
Using Verific elaboration
Parsing VHDL file "D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "D:/Google Drive/Projects/FPGA/ddr_sdram/ipcore_dir/ddr_clk_mod.v" into library work
Analyzing Verilog file "D:/Google Drive/Projects/FPGA/ddr_sdram/ddr_sdram.v" into library work
Analyzing Verilog file "D:/Google Drive/Projects/FPGA/ddr_sdram/ddr_hw_test/ddr_hw_test.v" into library work
Loading clock regions from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockRegion.xml
Loading clock buffers from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockBuffers.xml
Loading package pin functions from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/csg324/Package.xml
Loading io standards from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : D:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [D:/Google Drive/Projects/FPGA/ddr_sdram/ddr_hw_test/ddr_hw_test.ucf]
CRITICAL WARNING: [Constraints 18-11] Could not find pin 'ddr_clocks/clkout1_buf.O' [D:/Google Drive/Projects/FPGA/ddr_sdram/ddr_hw_test/ddr_hw_test.ucf:18]
CRITICAL WARNING: [Constraints 18-10] Could not create constraint 'CLOCK_DEDICATED_ROUTE' [D:/Google Drive/Projects/FPGA/ddr_sdram/ddr_hw_test/ddr_hw_test.ucf:18]
Finished Parsing UCF File [D:/Google Drive/Projects/FPGA/ddr_sdram/ddr_hw_test/ddr_hw_test.ucf]
INFO: [Designutils 20-20] Invalid constraints found, use command 'write_ucf -constraints invalid <file>' to save all the invalid constraints to a file
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: e4bd2a26
open_rtl_design: Time (s): elapsed = 00:00:14 . Memory (MB): peak = 603.250 ; gain = 154.965
update_compile_order -fileset sim_1
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Mon Dec 28 01:03:49 2015...
INFO: [Common 17-83] Releasing license: PlanAhead
