// Seed: 4000641611
module module_0 (
    input supply1 id_0,
    input wor id_1,
    input wor id_2,
    input tri0 id_3,
    output wor id_4
);
endmodule
module module_1 (
    output logic id_0,
    output tri1 id_1,
    input supply1 id_2,
    output wand id_3,
    input tri1 id_4
);
  always @(posedge 1 or(id_2)) begin
    id_0 = 1;
    id_0 <= 1;
    case (1)
      ~id_4: id_0 <= 1'd0;
      id_4: id_0 = 1;
      1: id_3 = id_4;
    endcase
  end
  module_0(
      id_4, id_2, id_4, id_4, id_3
  );
  wire id_6;
  assign id_3 = 1;
endmodule
