# compile vhdl design source files
vhdl fifo_generator_v13_0_3  "../../../project_1.ip_user_files/ipstatic/fifo_generator_v13_0_3/simulation/fifo_generator_vhdl_beh.vhd"
vhdl fifo_generator_v13_0_3  "../../../project_1.ip_user_files/ipstatic/fifo_generator_v13_0_3/hdl/fifo_generator_v13_0_rfs.vhd"

# Do not sort compile order
nosort
