vendor_name = ModelSim
source_file = 1, C:/Users/Dizj/Documents/GIT/VHDL/Projekt 2/VHDL_clock/definitions_pkg.vhd
source_file = 1, C:/Users/Dizj/Documents/GIT/VHDL/Projekt 2/VHDL_clock/segment.vhd
source_file = 1, C:/Users/Dizj/Documents/GIT/VHDL/Projekt 2/VHDL_clock/Digital_clock.vhd
source_file = 1, C:/Users/Dizj/Documents/GIT/VHDL/Projekt 2/VHDL_clock/Digital_clock_tb.vht
source_file = 1, C:/Users/Dizj/Documents/GIT/VHDL/Projekt 2/VHDL_clock/SlowClock.vhd
source_file = 1, C:/Users/Dizj/Documents/GIT/VHDL/Projekt 2/VHDL_clock/ClockTop.vhd
source_file = 1, C:/Users/Dizj/Documents/GIT/VHDL/Projekt 2/VHDL_clock/doublesegment.vhd
source_file = 1, l:/programmering/quartus_prime/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, l:/programmering/quartus_prime/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, l:/programmering/quartus_prime/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, l:/programmering/quartus_prime/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, l:/programmering/quartus_prime/quartus/libraries/megafunctions/lpm_divide.tdf
source_file = 1, l:/programmering/quartus_prime/quartus/libraries/megafunctions/abs_divider.inc
source_file = 1, l:/programmering/quartus_prime/quartus/libraries/megafunctions/sign_div_unsign.inc
source_file = 1, l:/programmering/quartus_prime/quartus/libraries/megafunctions/aglobal181.inc
source_file = 1, l:/programmering/quartus_prime/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/Dizj/Documents/GIT/VHDL/Projekt 2/VHDL_clock/db/lpm_divide_vno.tdf
source_file = 1, C:/Users/Dizj/Documents/GIT/VHDL/Projekt 2/VHDL_clock/db/abs_divider_8ag.tdf
source_file = 1, C:/Users/Dizj/Documents/GIT/VHDL/Projekt 2/VHDL_clock/db/alt_u_div_0te.tdf
source_file = 1, C:/Users/Dizj/Documents/GIT/VHDL/Projekt 2/VHDL_clock/db/lpm_abs_kn9.tdf
source_file = 1, C:/Users/Dizj/Documents/GIT/VHDL/Projekt 2/VHDL_clock/db/lpm_abs_on9.tdf
source_file = 1, C:/Users/Dizj/Documents/GIT/VHDL/Projekt 2/VHDL_clock/db/lpm_divide_a2m.tdf
source_file = 1, C:/Users/Dizj/Documents/GIT/VHDL/Projekt 2/VHDL_clock/db/sign_div_unsign_dkh.tdf
source_file = 1, C:/Users/Dizj/Documents/GIT/VHDL/Projekt 2/VHDL_clock/db/alt_u_div_1te.tdf
design_name = ClockTop
instance = comp, \hex[5][0]~output\, hex[5][0]~output, ClockTop, 1
instance = comp, \hex[5][1]~output\, hex[5][1]~output, ClockTop, 1
instance = comp, \hex[5][2]~output\, hex[5][2]~output, ClockTop, 1
instance = comp, \hex[5][3]~output\, hex[5][3]~output, ClockTop, 1
instance = comp, \hex[5][4]~output\, hex[5][4]~output, ClockTop, 1
instance = comp, \hex[5][5]~output\, hex[5][5]~output, ClockTop, 1
instance = comp, \hex[5][6]~output\, hex[5][6]~output, ClockTop, 1
instance = comp, \hex[4][0]~output\, hex[4][0]~output, ClockTop, 1
instance = comp, \hex[4][1]~output\, hex[4][1]~output, ClockTop, 1
instance = comp, \hex[4][2]~output\, hex[4][2]~output, ClockTop, 1
instance = comp, \hex[4][3]~output\, hex[4][3]~output, ClockTop, 1
instance = comp, \hex[4][4]~output\, hex[4][4]~output, ClockTop, 1
instance = comp, \hex[4][5]~output\, hex[4][5]~output, ClockTop, 1
instance = comp, \hex[4][6]~output\, hex[4][6]~output, ClockTop, 1
instance = comp, \hex[3][0]~output\, hex[3][0]~output, ClockTop, 1
instance = comp, \hex[3][1]~output\, hex[3][1]~output, ClockTop, 1
instance = comp, \hex[3][2]~output\, hex[3][2]~output, ClockTop, 1
instance = comp, \hex[3][3]~output\, hex[3][3]~output, ClockTop, 1
instance = comp, \hex[3][4]~output\, hex[3][4]~output, ClockTop, 1
instance = comp, \hex[3][5]~output\, hex[3][5]~output, ClockTop, 1
instance = comp, \hex[3][6]~output\, hex[3][6]~output, ClockTop, 1
instance = comp, \hex[2][0]~output\, hex[2][0]~output, ClockTop, 1
instance = comp, \hex[2][1]~output\, hex[2][1]~output, ClockTop, 1
instance = comp, \hex[2][2]~output\, hex[2][2]~output, ClockTop, 1
instance = comp, \hex[2][3]~output\, hex[2][3]~output, ClockTop, 1
instance = comp, \hex[2][4]~output\, hex[2][4]~output, ClockTop, 1
instance = comp, \hex[2][5]~output\, hex[2][5]~output, ClockTop, 1
instance = comp, \hex[2][6]~output\, hex[2][6]~output, ClockTop, 1
instance = comp, \hex[1][0]~output\, hex[1][0]~output, ClockTop, 1
instance = comp, \hex[1][1]~output\, hex[1][1]~output, ClockTop, 1
instance = comp, \hex[1][2]~output\, hex[1][2]~output, ClockTop, 1
instance = comp, \hex[1][3]~output\, hex[1][3]~output, ClockTop, 1
instance = comp, \hex[1][4]~output\, hex[1][4]~output, ClockTop, 1
instance = comp, \hex[1][5]~output\, hex[1][5]~output, ClockTop, 1
instance = comp, \hex[1][6]~output\, hex[1][6]~output, ClockTop, 1
instance = comp, \hex[0][0]~output\, hex[0][0]~output, ClockTop, 1
instance = comp, \hex[0][1]~output\, hex[0][1]~output, ClockTop, 1
instance = comp, \hex[0][2]~output\, hex[0][2]~output, ClockTop, 1
instance = comp, \hex[0][3]~output\, hex[0][3]~output, ClockTop, 1
instance = comp, \hex[0][4]~output\, hex[0][4]~output, ClockTop, 1
instance = comp, \hex[0][5]~output\, hex[0][5]~output, ClockTop, 1
instance = comp, \hex[0][6]~output\, hex[0][6]~output, ClockTop, 1
instance = comp, \clk~input\, clk~input, ClockTop, 1
instance = comp, \clk~inputCLKENA0\, clk~inputCLKENA0, ClockTop, 1
instance = comp, \switch~input\, switch~input, ClockTop, 1
instance = comp, \rst_n~input\, rst_n~input, ClockTop, 1
instance = comp, \bigclock|rst_n_s[0]~0\, bigclock|rst_n_s[0]~0, ClockTop, 1
instance = comp, \bigclock|rst_n_s[0]\, bigclock|rst_n_s[0], ClockTop, 1
instance = comp, \bigclock|rst_n_s[1]\, bigclock|rst_n_s[1], ClockTop, 1
instance = comp, \bigclock|switch_s[0]\, bigclock|switch_s[0], ClockTop, 1
instance = comp, \bigclock|switch_s[1]\, bigclock|switch_s[1], ClockTop, 1
instance = comp, \key_n[1]~input\, key_n[1]~input, ClockTop, 1
instance = comp, \bigclock|key_n1_s[0]~0\, bigclock|key_n1_s[0]~0, ClockTop, 1
instance = comp, \bigclock|key_n1_s[0]\, bigclock|key_n1_s[0], ClockTop, 1
instance = comp, \bigclock|key_n1_s[1]\, bigclock|key_n1_s[1], ClockTop, 1
instance = comp, \bigclock|q1[1]\, bigclock|q1[1], ClockTop, 1
instance = comp, \switch_mode~input\, switch_mode~input, ClockTop, 1
instance = comp, \bigclock|switch_mode_s[0]\, bigclock|switch_mode_s[0], ClockTop, 1
instance = comp, \bigclock|switch_mode_s[1]\, bigclock|switch_mode_s[1], ClockTop, 1
instance = comp, \bigclock|timerhour_s~0\, bigclock|timerhour_s~0, ClockTop, 1
instance = comp, \bigclock|q1[1]~DUPLICATE\, bigclock|q1[1]~DUPLICATE, ClockTop, 1
instance = comp, \bigclock|counter24h~2\, bigclock|counter24h~2, ClockTop, 1
instance = comp, \key_n[2]~input\, key_n[2]~input, ClockTop, 1
instance = comp, \bigclock|key_n2_s[0]~0\, bigclock|key_n2_s[0]~0, ClockTop, 1
instance = comp, \bigclock|key_n2_s[0]\, bigclock|key_n2_s[0], ClockTop, 1
instance = comp, \bigclock|key_n2_s[1]\, bigclock|key_n2_s[1], ClockTop, 1
instance = comp, \bigclock|q1[2]\, bigclock|q1[2], ClockTop, 1
instance = comp, \bigclock|counter24h~4\, bigclock|counter24h~4, ClockTop, 1
instance = comp, \bigclock|Add7~1\, bigclock|Add7~1, ClockTop, 1
instance = comp, \bigclock|timerminute_s[2]~0\, bigclock|timerminute_s[2]~0, ClockTop, 1
instance = comp, \bigclock|counter24h~3\, bigclock|counter24h~3, ClockTop, 1
instance = comp, \bigclock|timerminute_s~1\, bigclock|timerminute_s~1, ClockTop, 1
instance = comp, \bigclock|Add7~13\, bigclock|Add7~13, ClockTop, 1
instance = comp, \bigclock|Add7~21\, bigclock|Add7~21, ClockTop, 1
instance = comp, \bigclock|Add7~17\, bigclock|Add7~17, ClockTop, 1
instance = comp, \bigclock|timerminute_s[5]\, bigclock|timerminute_s[5], ClockTop, 1
instance = comp, \key_n[0]~input\, key_n[0]~input, ClockTop, 1
instance = comp, \bigclock|key_n0_s[0]~0\, bigclock|key_n0_s[0]~0, ClockTop, 1
instance = comp, \bigclock|key_n0_s[0]\, bigclock|key_n0_s[0], ClockTop, 1
instance = comp, \bigclock|key_n0_s[1]\, bigclock|key_n0_s[1], ClockTop, 1
instance = comp, \bigclock|q1[0]\, bigclock|q1[0], ClockTop, 1
instance = comp, \bigclock|tmr_state_s.counting\, bigclock|tmr_state_s.counting, ClockTop, 1
instance = comp, \bigclock|tmr_state_s.counting~0\, bigclock|tmr_state_s.counting~0, ClockTop, 1
instance = comp, \bigclock|tmr_state_s.counting~DUPLICATE\, bigclock|tmr_state_s.counting~DUPLICATE, ClockTop, 1
instance = comp, \bigclock|Sec_Clock|Add0~121\, bigclock|Sec_Clock|Add0~121, ClockTop, 1
instance = comp, \bigclock|Sec_Clock|counter_s[0]\, bigclock|Sec_Clock|counter_s[0], ClockTop, 1
instance = comp, \bigclock|Sec_Clock|Add0~117\, bigclock|Sec_Clock|Add0~117, ClockTop, 1
instance = comp, \bigclock|Sec_Clock|counter_s[1]\, bigclock|Sec_Clock|counter_s[1], ClockTop, 1
instance = comp, \bigclock|Sec_Clock|Add0~113\, bigclock|Sec_Clock|Add0~113, ClockTop, 1
instance = comp, \bigclock|Sec_Clock|counter_s[2]\, bigclock|Sec_Clock|counter_s[2], ClockTop, 1
instance = comp, \bigclock|Sec_Clock|Add0~109\, bigclock|Sec_Clock|Add0~109, ClockTop, 1
instance = comp, \bigclock|Sec_Clock|counter_s[3]\, bigclock|Sec_Clock|counter_s[3], ClockTop, 1
instance = comp, \bigclock|Sec_Clock|Add0~105\, bigclock|Sec_Clock|Add0~105, ClockTop, 1
instance = comp, \bigclock|Sec_Clock|counter_s[4]\, bigclock|Sec_Clock|counter_s[4], ClockTop, 1
instance = comp, \bigclock|Sec_Clock|Add0~101\, bigclock|Sec_Clock|Add0~101, ClockTop, 1
instance = comp, \bigclock|Sec_Clock|counter_s[5]\, bigclock|Sec_Clock|counter_s[5], ClockTop, 1
instance = comp, \bigclock|Sec_Clock|Add0~97\, bigclock|Sec_Clock|Add0~97, ClockTop, 1
instance = comp, \bigclock|Sec_Clock|counter_s[6]\, bigclock|Sec_Clock|counter_s[6], ClockTop, 1
instance = comp, \bigclock|Sec_Clock|Add0~21\, bigclock|Sec_Clock|Add0~21, ClockTop, 1
instance = comp, \bigclock|Sec_Clock|counter_s[7]~DUPLICATE\, bigclock|Sec_Clock|counter_s[7]~DUPLICATE, ClockTop, 1
instance = comp, \bigclock|Sec_Clock|Add0~25\, bigclock|Sec_Clock|Add0~25, ClockTop, 1
instance = comp, \bigclock|Sec_Clock|counter_s[8]~DUPLICATE\, bigclock|Sec_Clock|counter_s[8]~DUPLICATE, ClockTop, 1
instance = comp, \bigclock|Sec_Clock|Add0~29\, bigclock|Sec_Clock|Add0~29, ClockTop, 1
instance = comp, \bigclock|Sec_Clock|counter_s[9]~DUPLICATE\, bigclock|Sec_Clock|counter_s[9]~DUPLICATE, ClockTop, 1
instance = comp, \bigclock|Sec_Clock|Add0~33\, bigclock|Sec_Clock|Add0~33, ClockTop, 1
instance = comp, \bigclock|Sec_Clock|counter_s[10]\, bigclock|Sec_Clock|counter_s[10], ClockTop, 1
instance = comp, \bigclock|Sec_Clock|Add0~37\, bigclock|Sec_Clock|Add0~37, ClockTop, 1
instance = comp, \bigclock|Sec_Clock|counter_s[11]\, bigclock|Sec_Clock|counter_s[11], ClockTop, 1
instance = comp, \bigclock|Sec_Clock|Add0~45\, bigclock|Sec_Clock|Add0~45, ClockTop, 1
instance = comp, \bigclock|Sec_Clock|counter_s[12]~DUPLICATE\, bigclock|Sec_Clock|counter_s[12]~DUPLICATE, ClockTop, 1
instance = comp, \bigclock|Sec_Clock|Add0~49\, bigclock|Sec_Clock|Add0~49, ClockTop, 1
instance = comp, \bigclock|Sec_Clock|counter_s[13]~DUPLICATE\, bigclock|Sec_Clock|counter_s[13]~DUPLICATE, ClockTop, 1
instance = comp, \bigclock|Sec_Clock|Add0~41\, bigclock|Sec_Clock|Add0~41, ClockTop, 1
instance = comp, \bigclock|Sec_Clock|counter_s[14]\, bigclock|Sec_Clock|counter_s[14], ClockTop, 1
instance = comp, \bigclock|Sec_Clock|Add0~53\, bigclock|Sec_Clock|Add0~53, ClockTop, 1
instance = comp, \bigclock|Sec_Clock|counter_s[15]\, bigclock|Sec_Clock|counter_s[15], ClockTop, 1
instance = comp, \bigclock|Sec_Clock|Add0~17\, bigclock|Sec_Clock|Add0~17, ClockTop, 1
instance = comp, \bigclock|Sec_Clock|counter_s[16]~DUPLICATE\, bigclock|Sec_Clock|counter_s[16]~DUPLICATE, ClockTop, 1
instance = comp, \bigclock|Sec_Clock|Add0~13\, bigclock|Sec_Clock|Add0~13, ClockTop, 1
instance = comp, \bigclock|Sec_Clock|counter_s[17]\, bigclock|Sec_Clock|counter_s[17], ClockTop, 1
instance = comp, \bigclock|Sec_Clock|Add0~9\, bigclock|Sec_Clock|Add0~9, ClockTop, 1
instance = comp, \bigclock|Sec_Clock|counter_s[18]~DUPLICATE\, bigclock|Sec_Clock|counter_s[18]~DUPLICATE, ClockTop, 1
instance = comp, \bigclock|Sec_Clock|Add0~57\, bigclock|Sec_Clock|Add0~57, ClockTop, 1
instance = comp, \bigclock|Sec_Clock|counter_s[19]~DUPLICATE\, bigclock|Sec_Clock|counter_s[19]~DUPLICATE, ClockTop, 1
instance = comp, \bigclock|Sec_Clock|Add0~61\, bigclock|Sec_Clock|Add0~61, ClockTop, 1
instance = comp, \bigclock|Sec_Clock|counter_s[20]\, bigclock|Sec_Clock|counter_s[20], ClockTop, 1
instance = comp, \bigclock|Sec_Clock|Add0~65\, bigclock|Sec_Clock|Add0~65, ClockTop, 1
instance = comp, \bigclock|Sec_Clock|counter_s[21]\, bigclock|Sec_Clock|counter_s[21], ClockTop, 1
instance = comp, \bigclock|Sec_Clock|Add0~69\, bigclock|Sec_Clock|Add0~69, ClockTop, 1
instance = comp, \bigclock|Sec_Clock|counter_s[22]\, bigclock|Sec_Clock|counter_s[22], ClockTop, 1
instance = comp, \bigclock|Sec_Clock|Add0~73\, bigclock|Sec_Clock|Add0~73, ClockTop, 1
instance = comp, \bigclock|Sec_Clock|counter_s[23]\, bigclock|Sec_Clock|counter_s[23], ClockTop, 1
instance = comp, \bigclock|Sec_Clock|Add0~5\, bigclock|Sec_Clock|Add0~5, ClockTop, 1
instance = comp, \bigclock|Sec_Clock|counter_s[24]~DUPLICATE\, bigclock|Sec_Clock|counter_s[24]~DUPLICATE, ClockTop, 1
instance = comp, \bigclock|Sec_Clock|Add0~1\, bigclock|Sec_Clock|Add0~1, ClockTop, 1
instance = comp, \bigclock|Sec_Clock|counter_s[25]~DUPLICATE\, bigclock|Sec_Clock|counter_s[25]~DUPLICATE, ClockTop, 1
instance = comp, \bigclock|Sec_Clock|Add0~77\, bigclock|Sec_Clock|Add0~77, ClockTop, 1
instance = comp, \bigclock|Sec_Clock|counter_s[26]\, bigclock|Sec_Clock|counter_s[26], ClockTop, 1
instance = comp, \bigclock|Sec_Clock|Add0~81\, bigclock|Sec_Clock|Add0~81, ClockTop, 1
instance = comp, \bigclock|Sec_Clock|counter_s[27]\, bigclock|Sec_Clock|counter_s[27], ClockTop, 1
instance = comp, \bigclock|Sec_Clock|Add0~85\, bigclock|Sec_Clock|Add0~85, ClockTop, 1
instance = comp, \bigclock|Sec_Clock|counter_s[28]\, bigclock|Sec_Clock|counter_s[28], ClockTop, 1
instance = comp, \bigclock|Sec_Clock|Add0~89\, bigclock|Sec_Clock|Add0~89, ClockTop, 1
instance = comp, \bigclock|Sec_Clock|counter_s[29]\, bigclock|Sec_Clock|counter_s[29], ClockTop, 1
instance = comp, \bigclock|Sec_Clock|Add0~93\, bigclock|Sec_Clock|Add0~93, ClockTop, 1
instance = comp, \bigclock|Sec_Clock|counter_s[30]\, bigclock|Sec_Clock|counter_s[30], ClockTop, 1
instance = comp, \bigclock|Sec_Clock|LessThan0~4\, bigclock|Sec_Clock|LessThan0~4, ClockTop, 1
instance = comp, \bigclock|Sec_Clock|counter_s[25]\, bigclock|Sec_Clock|counter_s[25], ClockTop, 1
instance = comp, \bigclock|Sec_Clock|counter_s[19]\, bigclock|Sec_Clock|counter_s[19], ClockTop, 1
instance = comp, \bigclock|Sec_Clock|LessThan0~3\, bigclock|Sec_Clock|LessThan0~3, ClockTop, 1
instance = comp, \bigclock|Sec_Clock|counter_s[24]\, bigclock|Sec_Clock|counter_s[24], ClockTop, 1
instance = comp, \bigclock|Sec_Clock|counter_s[16]\, bigclock|Sec_Clock|counter_s[16], ClockTop, 1
instance = comp, \bigclock|Sec_Clock|counter_s[18]\, bigclock|Sec_Clock|counter_s[18], ClockTop, 1
instance = comp, \bigclock|Sec_Clock|counter_s[15]~DUPLICATE\, bigclock|Sec_Clock|counter_s[15]~DUPLICATE, ClockTop, 1
instance = comp, \bigclock|Sec_Clock|counter_s[13]\, bigclock|Sec_Clock|counter_s[13], ClockTop, 1
instance = comp, \bigclock|Sec_Clock|counter_s[12]\, bigclock|Sec_Clock|counter_s[12], ClockTop, 1
instance = comp, \bigclock|Sec_Clock|LessThan0~1\, bigclock|Sec_Clock|LessThan0~1, ClockTop, 1
instance = comp, \bigclock|Sec_Clock|counter_s[8]\, bigclock|Sec_Clock|counter_s[8], ClockTop, 1
instance = comp, \bigclock|Sec_Clock|counter_s[7]\, bigclock|Sec_Clock|counter_s[7], ClockTop, 1
instance = comp, \bigclock|Sec_Clock|counter_s[9]\, bigclock|Sec_Clock|counter_s[9], ClockTop, 1
instance = comp, \bigclock|Sec_Clock|LessThan0~0\, bigclock|Sec_Clock|LessThan0~0, ClockTop, 1
instance = comp, \bigclock|Sec_Clock|LessThan0~2\, bigclock|Sec_Clock|LessThan0~2, ClockTop, 1
instance = comp, \bigclock|Sec_Clock|LessThan0~5\, bigclock|Sec_Clock|LessThan0~5, ClockTop, 1
instance = comp, \bigclock|Sec_Clock|slow_clk~feeder\, bigclock|Sec_Clock|slow_clk~feeder, ClockTop, 1
instance = comp, \bigclock|Sec_Clock|slow_clk\, bigclock|Sec_Clock|slow_clk, ClockTop, 1
instance = comp, \bigclock|timerhour_s[6]~3\, bigclock|timerhour_s[6]~3, ClockTop, 1
instance = comp, \bigclock|timerminute_s[2]~6\, bigclock|timerminute_s[2]~6, ClockTop, 1
instance = comp, \bigclock|timerminute_s[2]~7\, bigclock|timerminute_s[2]~7, ClockTop, 1
instance = comp, \bigclock|timerminute_s[4]\, bigclock|timerminute_s[4], ClockTop, 1
instance = comp, \bigclock|timerminute_s[2]~8\, bigclock|timerminute_s[2]~8, ClockTop, 1
instance = comp, \bigclock|timerminute_s[2]~4\, bigclock|timerminute_s[2]~4, ClockTop, 1
instance = comp, \bigclock|timerminute_s[2]~2\, bigclock|timerminute_s[2]~2, ClockTop, 1
instance = comp, \bigclock|timerminute_s[2]~3\, bigclock|timerminute_s[2]~3, ClockTop, 1
instance = comp, \bigclock|timerminute_s[2]~5\, bigclock|timerminute_s[2]~5, ClockTop, 1
instance = comp, \bigclock|timerminute_s[0]\, bigclock|timerminute_s[0], ClockTop, 1
instance = comp, \bigclock|Add7~5\, bigclock|Add7~5, ClockTop, 1
instance = comp, \bigclock|timerminute_s[1]\, bigclock|timerminute_s[1], ClockTop, 1
instance = comp, \bigclock|Add7~9\, bigclock|Add7~9, ClockTop, 1
instance = comp, \~GND\, ~GND, ClockTop, 1
instance = comp, \bigclock|timerminute_s[2]\, bigclock|timerminute_s[2], ClockTop, 1
instance = comp, \bigclock|timerminute_s[3]\, bigclock|timerminute_s[3], ClockTop, 1
instance = comp, \bigclock|Equal1~0\, bigclock|Equal1~0, ClockTop, 1
instance = comp, \bigclock|timersecond_s[3]~1\, bigclock|timersecond_s[3]~1, ClockTop, 1
instance = comp, \bigclock|timersecond_s[0]\, bigclock|timersecond_s[0], ClockTop, 1
instance = comp, \bigclock|timersecond_s~0\, bigclock|timersecond_s~0, ClockTop, 1
instance = comp, \bigclock|timersecond_s[0]~DUPLICATE\, bigclock|timersecond_s[0]~DUPLICATE, ClockTop, 1
instance = comp, \bigclock|timersecond_s~2\, bigclock|timersecond_s~2, ClockTop, 1
instance = comp, \bigclock|timersecond_s~3\, bigclock|timersecond_s~3, ClockTop, 1
instance = comp, \bigclock|timersecond_s[1]\, bigclock|timersecond_s[1], ClockTop, 1
instance = comp, \bigclock|Add2~0\, bigclock|Add2~0, ClockTop, 1
instance = comp, \bigclock|timersecond_s~4\, bigclock|timersecond_s~4, ClockTop, 1
instance = comp, \bigclock|timersecond_s[2]\, bigclock|timersecond_s[2], ClockTop, 1
instance = comp, \bigclock|Add2~1\, bigclock|Add2~1, ClockTop, 1
instance = comp, \bigclock|timersecond_s~5\, bigclock|timersecond_s~5, ClockTop, 1
instance = comp, \bigclock|timersecond_s~6\, bigclock|timersecond_s~6, ClockTop, 1
instance = comp, \bigclock|timersecond_s[3]\, bigclock|timersecond_s[3], ClockTop, 1
instance = comp, \bigclock|Add2~2\, bigclock|Add2~2, ClockTop, 1
instance = comp, \bigclock|timersecond_s~9\, bigclock|timersecond_s~9, ClockTop, 1
instance = comp, \bigclock|timersecond_s~10\, bigclock|timersecond_s~10, ClockTop, 1
instance = comp, \bigclock|timersecond_s[4]\, bigclock|timersecond_s[4], ClockTop, 1
instance = comp, \bigclock|timersecond_s[5]~DUPLICATE\, bigclock|timersecond_s[5]~DUPLICATE, ClockTop, 1
instance = comp, \bigclock|timersecond_s~7\, bigclock|timersecond_s~7, ClockTop, 1
instance = comp, \bigclock|timersecond_s~8\, bigclock|timersecond_s~8, ClockTop, 1
instance = comp, \bigclock|timersecond_s[5]\, bigclock|timersecond_s[5], ClockTop, 1
instance = comp, \bigclock|Equal2~0\, bigclock|Equal2~0, ClockTop, 1
instance = comp, \bigclock|timerhour_s[6]~1\, bigclock|timerhour_s[6]~1, ClockTop, 1
instance = comp, \bigclock|Add0~17\, bigclock|Add0~17, ClockTop, 1
instance = comp, \bigclock|Add0~25\, bigclock|Add0~25, ClockTop, 1
instance = comp, \bigclock|timerhour_s[6]~4\, bigclock|timerhour_s[6]~4, ClockTop, 1
instance = comp, \bigclock|timerhour_s[5]\, bigclock|timerhour_s[5], ClockTop, 1
instance = comp, \bigclock|timerhour_s[1]~DUPLICATE\, bigclock|timerhour_s[1]~DUPLICATE, ClockTop, 1
instance = comp, \bigclock|Add0~1\, bigclock|Add0~1, ClockTop, 1
instance = comp, \bigclock|Add6~1\, bigclock|Add6~1, ClockTop, 1
instance = comp, \bigclock|timerhour_s~2\, bigclock|timerhour_s~2, ClockTop, 1
instance = comp, \bigclock|timerhour_s[0]~DUPLICATE\, bigclock|timerhour_s[0]~DUPLICATE, ClockTop, 1
instance = comp, \bigclock|Add0~5\, bigclock|Add0~5, ClockTop, 1
instance = comp, \bigclock|Add6~5\, bigclock|Add6~5, ClockTop, 1
instance = comp, \bigclock|timerhour_s~5\, bigclock|timerhour_s~5, ClockTop, 1
instance = comp, \bigclock|timerhour_s[1]\, bigclock|timerhour_s[1], ClockTop, 1
instance = comp, \bigclock|timerhour_s[6]\, bigclock|timerhour_s[6], ClockTop, 1
instance = comp, \bigclock|timerhour_s[0]\, bigclock|timerhour_s[0], ClockTop, 1
instance = comp, \bigclock|Equal6~1\, bigclock|Equal6~1, ClockTop, 1
instance = comp, \bigclock|timerhour_s[6]~6\, bigclock|timerhour_s[6]~6, ClockTop, 1
instance = comp, \bigclock|Add0~9\, bigclock|Add0~9, ClockTop, 1
instance = comp, \bigclock|Add6~9\, bigclock|Add6~9, ClockTop, 1
instance = comp, \bigclock|timerhour_s~7\, bigclock|timerhour_s~7, ClockTop, 1
instance = comp, \bigclock|timerhour_s[2]\, bigclock|timerhour_s[2], ClockTop, 1
instance = comp, \bigclock|Add6~13\, bigclock|Add6~13, ClockTop, 1
instance = comp, \bigclock|Add6~17\, bigclock|Add6~17, ClockTop, 1
instance = comp, \bigclock|Add6~25\, bigclock|Add6~25, ClockTop, 1
instance = comp, \bigclock|timerhour_s~11\, bigclock|timerhour_s~11, ClockTop, 1
instance = comp, \bigclock|timerhour_s[5]~DUPLICATE\, bigclock|timerhour_s[5]~DUPLICATE, ClockTop, 1
instance = comp, \bigclock|counter24h~0\, bigclock|counter24h~0, ClockTop, 1
instance = comp, \bigclock|counter24h~1\, bigclock|counter24h~1, ClockTop, 1
instance = comp, \bigclock|Add0~13\, bigclock|Add0~13, ClockTop, 1
instance = comp, \bigclock|timerhour_s~8\, bigclock|timerhour_s~8, ClockTop, 1
instance = comp, \bigclock|timerhour_s[3]\, bigclock|timerhour_s[3], ClockTop, 1
instance = comp, \bigclock|timerhour_s~9\, bigclock|timerhour_s~9, ClockTop, 1
instance = comp, \bigclock|timerhour_s[4]\, bigclock|timerhour_s[4], ClockTop, 1
instance = comp, \bigclock|Equal6~0\, bigclock|Equal6~0, ClockTop, 1
instance = comp, \bigclock|Equal6~2\, bigclock|Equal6~2, ClockTop, 1
instance = comp, \bigclock|Add0~21\, bigclock|Add0~21, ClockTop, 1
instance = comp, \bigclock|Add6~21\, bigclock|Add6~21, ClockTop, 1
instance = comp, \bigclock|timerhour_s~10\, bigclock|timerhour_s~10, ClockTop, 1
instance = comp, \bigclock|timerhour_s[6]~DUPLICATE\, bigclock|timerhour_s[6]~DUPLICATE, ClockTop, 1
instance = comp, \bigclock|hour_s~0\, bigclock|hour_s~0, ClockTop, 1
instance = comp, \bigclock|hour_s[6]\, bigclock|hour_s[6], ClockTop, 1
instance = comp, \bigclock|hour_s~1\, bigclock|hour_s~1, ClockTop, 1
instance = comp, \bigclock|hour_s[5]\, bigclock|hour_s[5], ClockTop, 1
instance = comp, \bigclock|Add4~1\, bigclock|Add4~1, ClockTop, 1
instance = comp, \bigclock|clockhour_s[1]~0\, bigclock|clockhour_s[1]~0, ClockTop, 1
instance = comp, \bigclock|clk_state_s.counting~0\, bigclock|clk_state_s.counting~0, ClockTop, 1
instance = comp, \bigclock|clk_state_s.counting\, bigclock|clk_state_s.counting, ClockTop, 1
instance = comp, \bigclock|clockhour_s~4\, bigclock|clockhour_s~4, ClockTop, 1
instance = comp, \bigclock|clocksecond_s[1]\, bigclock|clocksecond_s[1], ClockTop, 1
instance = comp, \bigclock|clocksecond_s[0]\, bigclock|clocksecond_s[0], ClockTop, 1
instance = comp, \bigclock|clocksecond_s[0]~5\, bigclock|clocksecond_s[0]~5, ClockTop, 1
instance = comp, \bigclock|clocksecond_s[0]~DUPLICATE\, bigclock|clocksecond_s[0]~DUPLICATE, ClockTop, 1
instance = comp, \bigclock|clocksecond_s~0\, bigclock|clocksecond_s~0, ClockTop, 1
instance = comp, \bigclock|clocksecond_s[1]~DUPLICATE\, bigclock|clocksecond_s[1]~DUPLICATE, ClockTop, 1
instance = comp, \bigclock|clocksecond_s[4]\, bigclock|clocksecond_s[4], ClockTop, 1
instance = comp, \bigclock|clocksecond_s~1\, bigclock|clocksecond_s~1, ClockTop, 1
instance = comp, \bigclock|clocksecond_s[2]\, bigclock|clocksecond_s[2], ClockTop, 1
instance = comp, \bigclock|clocksecond_s~2\, bigclock|clocksecond_s~2, ClockTop, 1
instance = comp, \bigclock|clocksecond_s[3]\, bigclock|clocksecond_s[3], ClockTop, 1
instance = comp, \bigclock|clocksecond_s~3\, bigclock|clocksecond_s~3, ClockTop, 1
instance = comp, \bigclock|clocksecond_s[5]\, bigclock|clocksecond_s[5], ClockTop, 1
instance = comp, \bigclock|clocksecond_s~4\, bigclock|clocksecond_s~4, ClockTop, 1
instance = comp, \bigclock|clocksecond_s[4]~DUPLICATE\, bigclock|clocksecond_s[4]~DUPLICATE, ClockTop, 1
instance = comp, \bigclock|clocksecond_s[5]~DUPLICATE\, bigclock|clocksecond_s[5]~DUPLICATE, ClockTop, 1
instance = comp, \bigclock|Equal5~0\, bigclock|Equal5~0, ClockTop, 1
instance = comp, \bigclock|clockhour_s[1]~1\, bigclock|clockhour_s[1]~1, ClockTop, 1
instance = comp, \bigclock|clockhour_s~3\, bigclock|clockhour_s~3, ClockTop, 1
instance = comp, \bigclock|clockhour_s[1]~5\, bigclock|clockhour_s[1]~5, ClockTop, 1
instance = comp, \bigclock|clockhour_s[0]\, bigclock|clockhour_s[0], ClockTop, 1
instance = comp, \bigclock|clockhour_s[4]\, bigclock|clockhour_s[4], ClockTop, 1
instance = comp, \bigclock|Add3~0\, bigclock|Add3~0, ClockTop, 1
instance = comp, \bigclock|clockhour_s~6\, bigclock|clockhour_s~6, ClockTop, 1
instance = comp, \bigclock|clockhour_s[1]~DUPLICATE\, bigclock|clockhour_s[1]~DUPLICATE, ClockTop, 1
instance = comp, \bigclock|Add3~1\, bigclock|Add3~1, ClockTop, 1
instance = comp, \bigclock|Add3~2\, bigclock|Add3~2, ClockTop, 1
instance = comp, \bigclock|clockhour_s~7\, bigclock|clockhour_s~7, ClockTop, 1
instance = comp, \bigclock|clockhour_s[2]\, bigclock|clockhour_s[2], ClockTop, 1
instance = comp, \bigclock|clockhour_s[3]\, bigclock|clockhour_s[3], ClockTop, 1
instance = comp, \bigclock|Equal3~0\, bigclock|Equal3~0, ClockTop, 1
instance = comp, \bigclock|clockhour_s[1]~2\, bigclock|clockhour_s[1]~2, ClockTop, 1
instance = comp, \bigclock|clockhour_s[2]~DUPLICATE\, bigclock|clockhour_s[2]~DUPLICATE, ClockTop, 1
instance = comp, \bigclock|Add3~3\, bigclock|Add3~3, ClockTop, 1
instance = comp, \bigclock|clockhour_s~8\, bigclock|clockhour_s~8, ClockTop, 1
instance = comp, \bigclock|clockhour_s[3]~DUPLICATE\, bigclock|clockhour_s[3]~DUPLICATE, ClockTop, 1
instance = comp, \bigclock|Equal9~0\, bigclock|Equal9~0, ClockTop, 1
instance = comp, \bigclock|Equal8~0\, bigclock|Equal8~0, ClockTop, 1
instance = comp, \bigclock|clockminute_s[1]~0\, bigclock|clockminute_s[1]~0, ClockTop, 1
instance = comp, \bigclock|clockminute_s~1\, bigclock|clockminute_s~1, ClockTop, 1
instance = comp, \bigclock|clockminute_s[1]~2\, bigclock|clockminute_s[1]~2, ClockTop, 1
instance = comp, \bigclock|clockminute_s[1]~3\, bigclock|clockminute_s[1]~3, ClockTop, 1
instance = comp, \bigclock|clockminute_s[1]~4\, bigclock|clockminute_s[1]~4, ClockTop, 1
instance = comp, \bigclock|clockminute_s[1]~5\, bigclock|clockminute_s[1]~5, ClockTop, 1
instance = comp, \bigclock|clockminute_s[0]\, bigclock|clockminute_s[0], ClockTop, 1
instance = comp, \bigclock|Add4~5\, bigclock|Add4~5, ClockTop, 1
instance = comp, \bigclock|clockminute_s[1]\, bigclock|clockminute_s[1], ClockTop, 1
instance = comp, \bigclock|Add4~9\, bigclock|Add4~9, ClockTop, 1
instance = comp, \bigclock|clockminute_s[2]\, bigclock|clockminute_s[2], ClockTop, 1
instance = comp, \bigclock|Add4~13\, bigclock|Add4~13, ClockTop, 1
instance = comp, \bigclock|clockminute_s[3]\, bigclock|clockminute_s[3], ClockTop, 1
instance = comp, \bigclock|Add4~21\, bigclock|Add4~21, ClockTop, 1
instance = comp, \bigclock|clockminute_s[4]\, bigclock|clockminute_s[4], ClockTop, 1
instance = comp, \bigclock|Add4~17\, bigclock|Add4~17, ClockTop, 1
instance = comp, \bigclock|clockminute_s[5]\, bigclock|clockminute_s[5], ClockTop, 1
instance = comp, \bigclock|Equal4~0\, bigclock|Equal4~0, ClockTop, 1
instance = comp, \bigclock|Add3~4\, bigclock|Add3~4, ClockTop, 1
instance = comp, \bigclock|clockhour_s~9\, bigclock|clockhour_s~9, ClockTop, 1
instance = comp, \bigclock|clockhour_s[4]~DUPLICATE\, bigclock|clockhour_s[4]~DUPLICATE, ClockTop, 1
instance = comp, \bigclock|hour_s[4]~feeder\, bigclock|hour_s[4]~feeder, ClockTop, 1
instance = comp, \bigclock|hour_s[4]\, bigclock|hour_s[4], ClockTop, 1
instance = comp, \bigclock|hour_s[3]~feeder\, bigclock|hour_s[3]~feeder, ClockTop, 1
instance = comp, \bigclock|hour_s[3]\, bigclock|hour_s[3], ClockTop, 1
instance = comp, \bigclock|display01|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5\, bigclock|display01|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5, ClockTop, 1
instance = comp, \bigclock|display01|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~17\, bigclock|display01|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~17, ClockTop, 1
instance = comp, \bigclock|display01|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~13\, bigclock|display01|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~13, ClockTop, 1
instance = comp, \bigclock|display01|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~9\, bigclock|display01|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~9, ClockTop, 1
instance = comp, \bigclock|display01|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1\, bigclock|display01|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1, ClockTop, 1
instance = comp, \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[24]~10\, bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[24]~10, ClockTop, 1
instance = comp, \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[24]~11\, bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[24]~11, ClockTop, 1
instance = comp, \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[22]~23\, bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[22]~23, ClockTop, 1
instance = comp, \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[22]~22\, bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[22]~22, ClockTop, 1
instance = comp, \bigclock|hour_s[2]~feeder\, bigclock|hour_s[2]~feeder, ClockTop, 1
instance = comp, \bigclock|hour_s[2]\, bigclock|hour_s[2], ClockTop, 1
instance = comp, \bigclock|display01|Mod0|auto_generated|divider|divider|op_5~18\, bigclock|display01|Mod0|auto_generated|divider|divider|op_5~18, ClockTop, 1
instance = comp, \bigclock|display01|Mod0|auto_generated|divider|divider|op_5~5\, bigclock|display01|Mod0|auto_generated|divider|divider|op_5~5, ClockTop, 1
instance = comp, \bigclock|display01|Mod0|auto_generated|divider|divider|op_5~9\, bigclock|display01|Mod0|auto_generated|divider|divider|op_5~9, ClockTop, 1
instance = comp, \bigclock|display01|Mod0|auto_generated|divider|divider|op_5~25\, bigclock|display01|Mod0|auto_generated|divider|divider|op_5~25, ClockTop, 1
instance = comp, \bigclock|display01|Mod0|auto_generated|divider|divider|op_5~21\, bigclock|display01|Mod0|auto_generated|divider|divider|op_5~21, ClockTop, 1
instance = comp, \bigclock|display01|Mod0|auto_generated|divider|divider|op_5~13\, bigclock|display01|Mod0|auto_generated|divider|divider|op_5~13, ClockTop, 1
instance = comp, \bigclock|display01|Mod0|auto_generated|divider|divider|op_5~1\, bigclock|display01|Mod0|auto_generated|divider|divider|op_5~1, ClockTop, 1
instance = comp, \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[23]~14\, bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[23]~14, ClockTop, 1
instance = comp, \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[23]~15\, bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[23]~15, ClockTop, 1
instance = comp, \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[22]~19\, bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[22]~19, ClockTop, 1
instance = comp, \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[21]~6\, bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[21]~6, ClockTop, 1
instance = comp, \bigclock|clockhour_s[1]\, bigclock|clockhour_s[1], ClockTop, 1
instance = comp, \bigclock|hour_s[1]~feeder\, bigclock|hour_s[1]~feeder, ClockTop, 1
instance = comp, \bigclock|hour_s[1]\, bigclock|hour_s[1], ClockTop, 1
instance = comp, \bigclock|display01|Mod0|auto_generated|divider|divider|op_6~22\, bigclock|display01|Mod0|auto_generated|divider|divider|op_6~22, ClockTop, 1
instance = comp, \bigclock|display01|Mod0|auto_generated|divider|divider|op_6~5\, bigclock|display01|Mod0|auto_generated|divider|divider|op_6~5, ClockTop, 1
instance = comp, \bigclock|display01|Mod0|auto_generated|divider|divider|op_6~9\, bigclock|display01|Mod0|auto_generated|divider|divider|op_6~9, ClockTop, 1
instance = comp, \bigclock|display01|Mod0|auto_generated|divider|divider|op_6~13\, bigclock|display01|Mod0|auto_generated|divider|divider|op_6~13, ClockTop, 1
instance = comp, \bigclock|display01|Mod0|auto_generated|divider|divider|op_6~29\, bigclock|display01|Mod0|auto_generated|divider|divider|op_6~29, ClockTop, 1
instance = comp, \bigclock|display01|Mod0|auto_generated|divider|divider|op_6~25\, bigclock|display01|Mod0|auto_generated|divider|divider|op_6~25, ClockTop, 1
instance = comp, \bigclock|display01|Mod0|auto_generated|divider|divider|op_6~17\, bigclock|display01|Mod0|auto_generated|divider|divider|op_6~17, ClockTop, 1
instance = comp, \bigclock|display01|Mod0|auto_generated|divider|divider|op_6~1\, bigclock|display01|Mod0|auto_generated|divider|divider|op_6~1, ClockTop, 1
instance = comp, \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[32]~9\, bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[32]~9, ClockTop, 1
instance = comp, \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[32]~12\, bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[32]~12, ClockTop, 1
instance = comp, \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[31]~16\, bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[31]~16, ClockTop, 1
instance = comp, \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[30]~18\, bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[30]~18, ClockTop, 1
instance = comp, \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[30]~20\, bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[30]~20, ClockTop, 1
instance = comp, \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[29]~7\, bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[29]~7, ClockTop, 1
instance = comp, \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[28]~3\, bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[28]~3, ClockTop, 1
instance = comp, \bigclock|hour_s[0]~feeder\, bigclock|hour_s[0]~feeder, ClockTop, 1
instance = comp, \bigclock|hour_s[0]\, bigclock|hour_s[0], ClockTop, 1
instance = comp, \bigclock|display01|Mod0|auto_generated|divider|divider|op_7~26\, bigclock|display01|Mod0|auto_generated|divider|divider|op_7~26, ClockTop, 1
instance = comp, \bigclock|display01|Mod0|auto_generated|divider|divider|op_7~5\, bigclock|display01|Mod0|auto_generated|divider|divider|op_7~5, ClockTop, 1
instance = comp, \bigclock|display01|Mod0|auto_generated|divider|divider|op_7~9\, bigclock|display01|Mod0|auto_generated|divider|divider|op_7~9, ClockTop, 1
instance = comp, \bigclock|display01|Mod0|auto_generated|divider|divider|op_7~13\, bigclock|display01|Mod0|auto_generated|divider|divider|op_7~13, ClockTop, 1
instance = comp, \bigclock|display01|Mod0|auto_generated|divider|divider|op_7~17\, bigclock|display01|Mod0|auto_generated|divider|divider|op_7~17, ClockTop, 1
instance = comp, \bigclock|display01|Mod0|auto_generated|divider|divider|op_7~33\, bigclock|display01|Mod0|auto_generated|divider|divider|op_7~33, ClockTop, 1
instance = comp, \bigclock|display01|Mod0|auto_generated|divider|divider|op_7~29\, bigclock|display01|Mod0|auto_generated|divider|divider|op_7~29, ClockTop, 1
instance = comp, \bigclock|display01|Mod0|auto_generated|divider|divider|op_7~21\, bigclock|display01|Mod0|auto_generated|divider|divider|op_7~21, ClockTop, 1
instance = comp, \bigclock|display01|Mod0|auto_generated|divider|divider|op_7~1\, bigclock|display01|Mod0|auto_generated|divider|divider|op_7~1, ClockTop, 1
instance = comp, \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[40]~13\, bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[40]~13, ClockTop, 1
instance = comp, \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[47]~17\, bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[47]~17, ClockTop, 1
instance = comp, \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[38]~21\, bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[38]~21, ClockTop, 1
instance = comp, \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[45]~8\, bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[45]~8, ClockTop, 1
instance = comp, \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[36]~4\, bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[36]~4, ClockTop, 1
instance = comp, \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[35]~1\, bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[35]~1, ClockTop, 1
instance = comp, \bigclock|display01|Add0~29\, bigclock|display01|Add0~29, ClockTop, 1
instance = comp, \bigclock|display01|Add0~25\, bigclock|display01|Add0~25, ClockTop, 1
instance = comp, \bigclock|display01|Add0~21\, bigclock|display01|Add0~21, ClockTop, 1
instance = comp, \bigclock|display01|Add0~17\, bigclock|display01|Add0~17, ClockTop, 1
instance = comp, \bigclock|display01|Add0~13\, bigclock|display01|Add0~13, ClockTop, 1
instance = comp, \bigclock|display01|Add0~9\, bigclock|display01|Add0~9, ClockTop, 1
instance = comp, \bigclock|display01|Add0~5\, bigclock|display01|Add0~5, ClockTop, 1
instance = comp, \bigclock|display01|Add0~1\, bigclock|display01|Add0~1, ClockTop, 1
instance = comp, \bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~29\, bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~29, ClockTop, 1
instance = comp, \bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~25\, bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~25, ClockTop, 1
instance = comp, \bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~21\, bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~21, ClockTop, 1
instance = comp, \bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~17\, bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~17, ClockTop, 1
instance = comp, \bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~13\, bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~13, ClockTop, 1
instance = comp, \bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~1\, bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~1, ClockTop, 1
instance = comp, \bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~5\, bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~5, ClockTop, 1
instance = comp, \bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~9\, bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~9, ClockTop, 1
instance = comp, \bigclock|display01|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~5\, bigclock|display01|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~5, ClockTop, 1
instance = comp, \bigclock|display01|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~9\, bigclock|display01|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~9, ClockTop, 1
instance = comp, \bigclock|display01|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~13\, bigclock|display01|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~13, ClockTop, 1
instance = comp, \bigclock|display01|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~17\, bigclock|display01|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~17, ClockTop, 1
instance = comp, \bigclock|display01|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1\, bigclock|display01|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1, ClockTop, 1
instance = comp, \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[19]~21\, bigclock|display01|Div0|auto_generated|divider|divider|StageOut[19]~21, ClockTop, 1
instance = comp, \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[19]~22\, bigclock|display01|Div0|auto_generated|divider|divider|StageOut[19]~22, ClockTop, 1
instance = comp, \bigclock|display01|Div0|auto_generated|divider|divider|op_5~26\, bigclock|display01|Div0|auto_generated|divider|divider|op_5~26, ClockTop, 1
instance = comp, \bigclock|display01|Div0|auto_generated|divider|divider|op_5~21\, bigclock|display01|Div0|auto_generated|divider|divider|op_5~21, ClockTop, 1
instance = comp, \bigclock|display01|Div0|auto_generated|divider|divider|op_5~5\, bigclock|display01|Div0|auto_generated|divider|divider|op_5~5, ClockTop, 1
instance = comp, \bigclock|display01|Div0|auto_generated|divider|divider|op_5~9\, bigclock|display01|Div0|auto_generated|divider|divider|op_5~9, ClockTop, 1
instance = comp, \bigclock|display01|Div0|auto_generated|divider|divider|op_5~13\, bigclock|display01|Div0|auto_generated|divider|divider|op_5~13, ClockTop, 1
instance = comp, \bigclock|display01|Div0|auto_generated|divider|divider|op_5~17\, bigclock|display01|Div0|auto_generated|divider|divider|op_5~17, ClockTop, 1
instance = comp, \bigclock|display01|Div0|auto_generated|divider|divider|op_5~1\, bigclock|display01|Div0|auto_generated|divider|divider|op_5~1, ClockTop, 1
instance = comp, \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[20]~13\, bigclock|display01|Div0|auto_generated|divider|divider|StageOut[20]~13, ClockTop, 1
instance = comp, \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[20]~14\, bigclock|display01|Div0|auto_generated|divider|divider|StageOut[20]~14, ClockTop, 1
instance = comp, \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[19]~9\, bigclock|display01|Div0|auto_generated|divider|divider|StageOut[19]~9, ClockTop, 1
instance = comp, \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[18]~2\, bigclock|display01|Div0|auto_generated|divider|divider|StageOut[18]~2, ClockTop, 1
instance = comp, \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[18]~3\, bigclock|display01|Div0|auto_generated|divider|divider|StageOut[18]~3, ClockTop, 1
instance = comp, \bigclock|display01|Div0|auto_generated|divider|divider|op_6~30\, bigclock|display01|Div0|auto_generated|divider|divider|op_6~30, ClockTop, 1
instance = comp, \bigclock|display01|Div0|auto_generated|divider|divider|op_6~25\, bigclock|display01|Div0|auto_generated|divider|divider|op_6~25, ClockTop, 1
instance = comp, \bigclock|display01|Div0|auto_generated|divider|divider|op_6~21\, bigclock|display01|Div0|auto_generated|divider|divider|op_6~21, ClockTop, 1
instance = comp, \bigclock|display01|Div0|auto_generated|divider|divider|op_6~9\, bigclock|display01|Div0|auto_generated|divider|divider|op_6~9, ClockTop, 1
instance = comp, \bigclock|display01|Div0|auto_generated|divider|divider|op_6~13\, bigclock|display01|Div0|auto_generated|divider|divider|op_6~13, ClockTop, 1
instance = comp, \bigclock|display01|Div0|auto_generated|divider|divider|op_6~17\, bigclock|display01|Div0|auto_generated|divider|divider|op_6~17, ClockTop, 1
instance = comp, \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[27]~12\, bigclock|display01|Div0|auto_generated|divider|divider|StageOut[27]~12, ClockTop, 1
instance = comp, \bigclock|display01|Div0|auto_generated|divider|divider|op_6~6\, bigclock|display01|Div0|auto_generated|divider|divider|op_6~6, ClockTop, 1
instance = comp, \bigclock|display01|Div0|auto_generated|divider|divider|op_6~1\, bigclock|display01|Div0|auto_generated|divider|divider|op_6~1, ClockTop, 1
instance = comp, \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[27]~15\, bigclock|display01|Div0|auto_generated|divider|divider|StageOut[27]~15, ClockTop, 1
instance = comp, \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[26]~8\, bigclock|display01|Div0|auto_generated|divider|divider|StageOut[26]~8, ClockTop, 1
instance = comp, \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[26]~10\, bigclock|display01|Div0|auto_generated|divider|divider|StageOut[26]~10, ClockTop, 1
instance = comp, \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[25]~4\, bigclock|display01|Div0|auto_generated|divider|divider|StageOut[25]~4, ClockTop, 1
instance = comp, \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[24]~17\, bigclock|display01|Div0|auto_generated|divider|divider|StageOut[24]~17, ClockTop, 1
instance = comp, \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[24]~18\, bigclock|display01|Div0|auto_generated|divider|divider|StageOut[24]~18, ClockTop, 1
instance = comp, \bigclock|display01|Div0|auto_generated|divider|divider|op_7~30\, bigclock|display01|Div0|auto_generated|divider|divider|op_7~30, ClockTop, 1
instance = comp, \bigclock|display01|Div0|auto_generated|divider|divider|op_7~25\, bigclock|display01|Div0|auto_generated|divider|divider|op_7~25, ClockTop, 1
instance = comp, \bigclock|display01|Div0|auto_generated|divider|divider|op_7~21\, bigclock|display01|Div0|auto_generated|divider|divider|op_7~21, ClockTop, 1
instance = comp, \bigclock|display01|Div0|auto_generated|divider|divider|op_7~17\, bigclock|display01|Div0|auto_generated|divider|divider|op_7~17, ClockTop, 1
instance = comp, \bigclock|display01|Div0|auto_generated|divider|divider|op_7~9\, bigclock|display01|Div0|auto_generated|divider|divider|op_7~9, ClockTop, 1
instance = comp, \bigclock|display01|Div0|auto_generated|divider|divider|op_7~13\, bigclock|display01|Div0|auto_generated|divider|divider|op_7~13, ClockTop, 1
instance = comp, \bigclock|display01|Div0|auto_generated|divider|divider|op_7~6\, bigclock|display01|Div0|auto_generated|divider|divider|op_7~6, ClockTop, 1
instance = comp, \bigclock|display01|Div0|auto_generated|divider|divider|op_7~1\, bigclock|display01|Div0|auto_generated|divider|divider|op_7~1, ClockTop, 1
instance = comp, \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[39]~0\, bigclock|display01|Div0|auto_generated|divider|divider|StageOut[39]~0, ClockTop, 1
instance = comp, \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[32]~1\, bigclock|display01|Div0|auto_generated|divider|divider|StageOut[32]~1, ClockTop, 1
instance = comp, \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[32]~5\, bigclock|display01|Div0|auto_generated|divider|divider|StageOut[32]~5, ClockTop, 1
instance = comp, \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[31]~19\, bigclock|display01|Div0|auto_generated|divider|divider|StageOut[31]~19, ClockTop, 1
instance = comp, \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[30]~23\, bigclock|display01|Div0|auto_generated|divider|divider|StageOut[30]~23, ClockTop, 1
instance = comp, \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[30]~24\, bigclock|display01|Div0|auto_generated|divider|divider|StageOut[30]~24, ClockTop, 1
instance = comp, \bigclock|display01|Div0|auto_generated|divider|divider|op_8~30\, bigclock|display01|Div0|auto_generated|divider|divider|op_8~30, ClockTop, 1
instance = comp, \bigclock|display01|Div0|auto_generated|divider|divider|op_8~25\, bigclock|display01|Div0|auto_generated|divider|divider|op_8~25, ClockTop, 1
instance = comp, \bigclock|display01|Div0|auto_generated|divider|divider|op_8~21\, bigclock|display01|Div0|auto_generated|divider|divider|op_8~21, ClockTop, 1
instance = comp, \bigclock|display01|Div0|auto_generated|divider|divider|op_8~17\, bigclock|display01|Div0|auto_generated|divider|divider|op_8~17, ClockTop, 1
instance = comp, \bigclock|display01|Div0|auto_generated|divider|divider|op_8~13\, bigclock|display01|Div0|auto_generated|divider|divider|op_8~13, ClockTop, 1
instance = comp, \bigclock|display01|Div0|auto_generated|divider|divider|op_8~9\, bigclock|display01|Div0|auto_generated|divider|divider|op_8~9, ClockTop, 1
instance = comp, \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[33]~7\, bigclock|display01|Div0|auto_generated|divider|divider|StageOut[33]~7, ClockTop, 1
instance = comp, \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[33]~11\, bigclock|display01|Div0|auto_generated|divider|divider|StageOut[33]~11, ClockTop, 1
instance = comp, \bigclock|display01|Div0|auto_generated|divider|divider|op_8~6\, bigclock|display01|Div0|auto_generated|divider|divider|op_8~6, ClockTop, 1
instance = comp, \bigclock|display01|Div0|auto_generated|divider|divider|op_8~1\, bigclock|display01|Div0|auto_generated|divider|divider|op_8~1, ClockTop, 1
instance = comp, \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[39]~6\, bigclock|display01|Div0|auto_generated|divider|divider|StageOut[39]~6, ClockTop, 1
instance = comp, \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[38]~16\, bigclock|display01|Div0|auto_generated|divider|divider|StageOut[38]~16, ClockTop, 1
instance = comp, \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[38]~20\, bigclock|display01|Div0|auto_generated|divider|divider|StageOut[38]~20, ClockTop, 1
instance = comp, \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[37]~25\, bigclock|display01|Div0|auto_generated|divider|divider|StageOut[37]~25, ClockTop, 1
instance = comp, \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[36]~26\, bigclock|display01|Div0|auto_generated|divider|divider|StageOut[36]~26, ClockTop, 1
instance = comp, \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[36]~27\, bigclock|display01|Div0|auto_generated|divider|divider|StageOut[36]~27, ClockTop, 1
instance = comp, \bigclock|display01|Div0|auto_generated|divider|divider|op_9~30\, bigclock|display01|Div0|auto_generated|divider|divider|op_9~30, ClockTop, 1
instance = comp, \bigclock|display01|Div0|auto_generated|divider|divider|op_9~26\, bigclock|display01|Div0|auto_generated|divider|divider|op_9~26, ClockTop, 1
instance = comp, \bigclock|display01|Div0|auto_generated|divider|divider|op_9~22\, bigclock|display01|Div0|auto_generated|divider|divider|op_9~22, ClockTop, 1
instance = comp, \bigclock|display01|Div0|auto_generated|divider|divider|op_9~18\, bigclock|display01|Div0|auto_generated|divider|divider|op_9~18, ClockTop, 1
instance = comp, \bigclock|display01|Div0|auto_generated|divider|divider|op_9~14\, bigclock|display01|Div0|auto_generated|divider|divider|op_9~14, ClockTop, 1
instance = comp, \bigclock|display01|Div0|auto_generated|divider|divider|op_9~10\, bigclock|display01|Div0|auto_generated|divider|divider|op_9~10, ClockTop, 1
instance = comp, \bigclock|display01|Div0|auto_generated|divider|divider|op_9~6\, bigclock|display01|Div0|auto_generated|divider|divider|op_9~6, ClockTop, 1
instance = comp, \bigclock|display01|Div0|auto_generated|divider|divider|op_9~1\, bigclock|display01|Div0|auto_generated|divider|divider|op_9~1, ClockTop, 1
instance = comp, \bigclock|display01|Div0|auto_generated|divider|op_1~1\, bigclock|display01|Div0|auto_generated|divider|op_1~1, ClockTop, 1
instance = comp, \bigclock|display01|Div0|auto_generated|divider|quotient[0]~0\, bigclock|display01|Div0|auto_generated|divider|quotient[0]~0, ClockTop, 1
instance = comp, \bigclock|display01|Div0|auto_generated|divider|op_1~5\, bigclock|display01|Div0|auto_generated|divider|op_1~5, ClockTop, 1
instance = comp, \bigclock|display01|Div0|auto_generated|divider|op_1~9\, bigclock|display01|Div0|auto_generated|divider|op_1~9, ClockTop, 1
instance = comp, \bigclock|display01|Div0|auto_generated|divider|op_1~13\, bigclock|display01|Div0|auto_generated|divider|op_1~13, ClockTop, 1
instance = comp, \bigclock|display01|Div0|auto_generated|divider|quotient[3]~3\, bigclock|display01|Div0|auto_generated|divider|quotient[3]~3, ClockTop, 1
instance = comp, \bigclock|display01|Div0|auto_generated|divider|quotient[2]~2\, bigclock|display01|Div0|auto_generated|divider|quotient[2]~2, ClockTop, 1
instance = comp, \bigclock|display01|Div0|auto_generated|divider|quotient[1]~1\, bigclock|display01|Div0|auto_generated|divider|quotient[1]~1, ClockTop, 1
instance = comp, \bigclock|display01|display1|Mux6~0\, bigclock|display01|display1|Mux6~0, ClockTop, 1
instance = comp, \bigclock|display01|display1|Mux5~0\, bigclock|display01|display1|Mux5~0, ClockTop, 1
instance = comp, \bigclock|display01|display1|Mux4~0\, bigclock|display01|display1|Mux4~0, ClockTop, 1
instance = comp, \bigclock|display01|display1|Mux3~0\, bigclock|display01|display1|Mux3~0, ClockTop, 1
instance = comp, \bigclock|display01|display1|Mux2~0\, bigclock|display01|display1|Mux2~0, ClockTop, 1
instance = comp, \bigclock|display01|display1|Mux1~0\, bigclock|display01|display1|Mux1~0, ClockTop, 1
instance = comp, \bigclock|display01|display1|Mux0~0\, bigclock|display01|display1|Mux0~0, ClockTop, 1
instance = comp, \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[42]~0\, bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[42]~0, ClockTop, 1
instance = comp, \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[44]~5\, bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[44]~5, ClockTop, 1
instance = comp, \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[43]~2\, bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[43]~2, ClockTop, 1
instance = comp, \bigclock|display01|display2|Mux6~0\, bigclock|display01|display2|Mux6~0, ClockTop, 1
instance = comp, \bigclock|display01|display2|Mux5~0\, bigclock|display01|display2|Mux5~0, ClockTop, 1
instance = comp, \bigclock|display01|display2|Mux4~0\, bigclock|display01|display2|Mux4~0, ClockTop, 1
instance = comp, \bigclock|display01|display2|Mux3~0\, bigclock|display01|display2|Mux3~0, ClockTop, 1
instance = comp, \bigclock|display01|display2|Mux2~0\, bigclock|display01|display2|Mux2~0, ClockTop, 1
instance = comp, \bigclock|display01|display2|Mux1~0\, bigclock|display01|display2|Mux1~0, ClockTop, 1
instance = comp, \bigclock|display01|display2|Mux0~0\, bigclock|display01|display2|Mux0~0, ClockTop, 1
instance = comp, \bigclock|minute_s[5]~feeder\, bigclock|minute_s[5]~feeder, ClockTop, 1
instance = comp, \bigclock|minute_s[5]\, bigclock|minute_s[5], ClockTop, 1
instance = comp, \bigclock|minute_s[4]~feeder\, bigclock|minute_s[4]~feeder, ClockTop, 1
instance = comp, \bigclock|minute_s[4]\, bigclock|minute_s[4], ClockTop, 1
instance = comp, \bigclock|minute_s[3]~feeder\, bigclock|minute_s[3]~feeder, ClockTop, 1
instance = comp, \bigclock|minute_s[3]\, bigclock|minute_s[3], ClockTop, 1
instance = comp, \bigclock|display02|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5\, bigclock|display02|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5, ClockTop, 1
instance = comp, \bigclock|display02|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~17\, bigclock|display02|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~17, ClockTop, 1
instance = comp, \bigclock|display02|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~13\, bigclock|display02|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~13, ClockTop, 1
instance = comp, \bigclock|display02|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~9\, bigclock|display02|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~9, ClockTop, 1
instance = comp, \bigclock|display02|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1\, bigclock|display02|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1, ClockTop, 1
instance = comp, \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[22]~21\, bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[22]~21, ClockTop, 1
instance = comp, \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[22]~22\, bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[22]~22, ClockTop, 1
instance = comp, \bigclock|minute_s[2]~feeder\, bigclock|minute_s[2]~feeder, ClockTop, 1
instance = comp, \bigclock|minute_s[2]\, bigclock|minute_s[2], ClockTop, 1
instance = comp, \bigclock|display02|Mod0|auto_generated|divider|divider|op_5~18\, bigclock|display02|Mod0|auto_generated|divider|divider|op_5~18, ClockTop, 1
instance = comp, \bigclock|display02|Mod0|auto_generated|divider|divider|op_5~5\, bigclock|display02|Mod0|auto_generated|divider|divider|op_5~5, ClockTop, 1
instance = comp, \bigclock|display02|Mod0|auto_generated|divider|divider|op_5~9\, bigclock|display02|Mod0|auto_generated|divider|divider|op_5~9, ClockTop, 1
instance = comp, \bigclock|display02|Mod0|auto_generated|divider|divider|op_5~25\, bigclock|display02|Mod0|auto_generated|divider|divider|op_5~25, ClockTop, 1
instance = comp, \bigclock|display02|Mod0|auto_generated|divider|divider|op_5~21\, bigclock|display02|Mod0|auto_generated|divider|divider|op_5~21, ClockTop, 1
instance = comp, \bigclock|display02|Mod0|auto_generated|divider|divider|op_5~13\, bigclock|display02|Mod0|auto_generated|divider|divider|op_5~13, ClockTop, 1
instance = comp, \bigclock|display02|Mod0|auto_generated|divider|divider|op_5~1\, bigclock|display02|Mod0|auto_generated|divider|divider|op_5~1, ClockTop, 1
instance = comp, \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[23]~13\, bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[23]~13, ClockTop, 1
instance = comp, \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[23]~14\, bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[23]~14, ClockTop, 1
instance = comp, \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[22]~18\, bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[22]~18, ClockTop, 1
instance = comp, \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[21]~6\, bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[21]~6, ClockTop, 1
instance = comp, \bigclock|minute_s[1]~feeder\, bigclock|minute_s[1]~feeder, ClockTop, 1
instance = comp, \bigclock|minute_s[1]\, bigclock|minute_s[1], ClockTop, 1
instance = comp, \bigclock|display02|Mod0|auto_generated|divider|divider|op_6~22\, bigclock|display02|Mod0|auto_generated|divider|divider|op_6~22, ClockTop, 1
instance = comp, \bigclock|display02|Mod0|auto_generated|divider|divider|op_6~5\, bigclock|display02|Mod0|auto_generated|divider|divider|op_6~5, ClockTop, 1
instance = comp, \bigclock|display02|Mod0|auto_generated|divider|divider|op_6~9\, bigclock|display02|Mod0|auto_generated|divider|divider|op_6~9, ClockTop, 1
instance = comp, \bigclock|display02|Mod0|auto_generated|divider|divider|op_6~13\, bigclock|display02|Mod0|auto_generated|divider|divider|op_6~13, ClockTop, 1
instance = comp, \bigclock|display02|Mod0|auto_generated|divider|divider|op_6~29\, bigclock|display02|Mod0|auto_generated|divider|divider|op_6~29, ClockTop, 1
instance = comp, \bigclock|display02|Mod0|auto_generated|divider|divider|op_6~25\, bigclock|display02|Mod0|auto_generated|divider|divider|op_6~25, ClockTop, 1
instance = comp, \bigclock|display02|Mod0|auto_generated|divider|divider|op_6~17\, bigclock|display02|Mod0|auto_generated|divider|divider|op_6~17, ClockTop, 1
instance = comp, \bigclock|display02|Mod0|auto_generated|divider|divider|op_6~1\, bigclock|display02|Mod0|auto_generated|divider|divider|op_6~1, ClockTop, 1
instance = comp, \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[40]~12\, bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[40]~12, ClockTop, 1
instance = comp, \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[32]~9\, bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[32]~9, ClockTop, 1
instance = comp, \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[32]~10\, bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[32]~10, ClockTop, 1
instance = comp, \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[31]~15\, bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[31]~15, ClockTop, 1
instance = comp, \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[30]~17\, bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[30]~17, ClockTop, 1
instance = comp, \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[30]~19\, bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[30]~19, ClockTop, 1
instance = comp, \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[29]~7\, bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[29]~7, ClockTop, 1
instance = comp, \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[28]~3\, bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[28]~3, ClockTop, 1
instance = comp, \bigclock|minute_s[0]~feeder\, bigclock|minute_s[0]~feeder, ClockTop, 1
instance = comp, \bigclock|minute_s[0]\, bigclock|minute_s[0], ClockTop, 1
instance = comp, \bigclock|display02|Mod0|auto_generated|divider|divider|op_7~26\, bigclock|display02|Mod0|auto_generated|divider|divider|op_7~26, ClockTop, 1
instance = comp, \bigclock|display02|Mod0|auto_generated|divider|divider|op_7~5\, bigclock|display02|Mod0|auto_generated|divider|divider|op_7~5, ClockTop, 1
instance = comp, \bigclock|display02|Mod0|auto_generated|divider|divider|op_7~9\, bigclock|display02|Mod0|auto_generated|divider|divider|op_7~9, ClockTop, 1
instance = comp, \bigclock|display02|Mod0|auto_generated|divider|divider|op_7~13\, bigclock|display02|Mod0|auto_generated|divider|divider|op_7~13, ClockTop, 1
instance = comp, \bigclock|display02|Mod0|auto_generated|divider|divider|op_7~17\, bigclock|display02|Mod0|auto_generated|divider|divider|op_7~17, ClockTop, 1
instance = comp, \bigclock|display02|Mod0|auto_generated|divider|divider|op_7~33\, bigclock|display02|Mod0|auto_generated|divider|divider|op_7~33, ClockTop, 1
instance = comp, \bigclock|display02|Mod0|auto_generated|divider|divider|op_7~29\, bigclock|display02|Mod0|auto_generated|divider|divider|op_7~29, ClockTop, 1
instance = comp, \bigclock|display02|Mod0|auto_generated|divider|divider|op_7~21\, bigclock|display02|Mod0|auto_generated|divider|divider|op_7~21, ClockTop, 1
instance = comp, \bigclock|display02|Mod0|auto_generated|divider|divider|op_7~1\, bigclock|display02|Mod0|auto_generated|divider|divider|op_7~1, ClockTop, 1
instance = comp, \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[40]~11\, bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[40]~11, ClockTop, 1
instance = comp, \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[47]~16\, bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[47]~16, ClockTop, 1
instance = comp, \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[38]~20\, bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[38]~20, ClockTop, 1
instance = comp, \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[45]~8\, bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[45]~8, ClockTop, 1
instance = comp, \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[36]~4\, bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[36]~4, ClockTop, 1
instance = comp, \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[35]~1\, bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[35]~1, ClockTop, 1
instance = comp, \bigclock|display02|Add0~29\, bigclock|display02|Add0~29, ClockTop, 1
instance = comp, \bigclock|display02|Add0~25\, bigclock|display02|Add0~25, ClockTop, 1
instance = comp, \bigclock|display02|Add0~21\, bigclock|display02|Add0~21, ClockTop, 1
instance = comp, \bigclock|display02|Add0~17\, bigclock|display02|Add0~17, ClockTop, 1
instance = comp, \bigclock|display02|Add0~13\, bigclock|display02|Add0~13, ClockTop, 1
instance = comp, \bigclock|display02|Add0~9\, bigclock|display02|Add0~9, ClockTop, 1
instance = comp, \bigclock|display02|Add0~5\, bigclock|display02|Add0~5, ClockTop, 1
instance = comp, \bigclock|display02|Add0~1\, bigclock|display02|Add0~1, ClockTop, 1
instance = comp, \bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~29\, bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~29, ClockTop, 1
instance = comp, \bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~25\, bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~25, ClockTop, 1
instance = comp, \bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~21\, bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~21, ClockTop, 1
instance = comp, \bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~17\, bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~17, ClockTop, 1
instance = comp, \bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~13\, bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~13, ClockTop, 1
instance = comp, \bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~1\, bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~1, ClockTop, 1
instance = comp, \bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~5\, bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~5, ClockTop, 1
instance = comp, \bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~9\, bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~9, ClockTop, 1
instance = comp, \bigclock|display02|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~5\, bigclock|display02|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~5, ClockTop, 1
instance = comp, \bigclock|display02|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~9\, bigclock|display02|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~9, ClockTop, 1
instance = comp, \bigclock|display02|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~13\, bigclock|display02|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~13, ClockTop, 1
instance = comp, \bigclock|display02|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~17\, bigclock|display02|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~17, ClockTop, 1
instance = comp, \bigclock|display02|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1\, bigclock|display02|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1, ClockTop, 1
instance = comp, \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[19]~21\, bigclock|display02|Div0|auto_generated|divider|divider|StageOut[19]~21, ClockTop, 1
instance = comp, \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[19]~22\, bigclock|display02|Div0|auto_generated|divider|divider|StageOut[19]~22, ClockTop, 1
instance = comp, \bigclock|display02|Div0|auto_generated|divider|divider|op_5~26\, bigclock|display02|Div0|auto_generated|divider|divider|op_5~26, ClockTop, 1
instance = comp, \bigclock|display02|Div0|auto_generated|divider|divider|op_5~21\, bigclock|display02|Div0|auto_generated|divider|divider|op_5~21, ClockTop, 1
instance = comp, \bigclock|display02|Div0|auto_generated|divider|divider|op_5~5\, bigclock|display02|Div0|auto_generated|divider|divider|op_5~5, ClockTop, 1
instance = comp, \bigclock|display02|Div0|auto_generated|divider|divider|op_5~9\, bigclock|display02|Div0|auto_generated|divider|divider|op_5~9, ClockTop, 1
instance = comp, \bigclock|display02|Div0|auto_generated|divider|divider|op_5~13\, bigclock|display02|Div0|auto_generated|divider|divider|op_5~13, ClockTop, 1
instance = comp, \bigclock|display02|Div0|auto_generated|divider|divider|op_5~17\, bigclock|display02|Div0|auto_generated|divider|divider|op_5~17, ClockTop, 1
instance = comp, \bigclock|display02|Div0|auto_generated|divider|divider|op_5~1\, bigclock|display02|Div0|auto_generated|divider|divider|op_5~1, ClockTop, 1
instance = comp, \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[27]~12\, bigclock|display02|Div0|auto_generated|divider|divider|StageOut[27]~12, ClockTop, 1
instance = comp, \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[20]~13\, bigclock|display02|Div0|auto_generated|divider|divider|StageOut[20]~13, ClockTop, 1
instance = comp, \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[20]~14\, bigclock|display02|Div0|auto_generated|divider|divider|StageOut[20]~14, ClockTop, 1
instance = comp, \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[19]~9\, bigclock|display02|Div0|auto_generated|divider|divider|StageOut[19]~9, ClockTop, 1
instance = comp, \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[18]~2\, bigclock|display02|Div0|auto_generated|divider|divider|StageOut[18]~2, ClockTop, 1
instance = comp, \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[18]~3\, bigclock|display02|Div0|auto_generated|divider|divider|StageOut[18]~3, ClockTop, 1
instance = comp, \bigclock|display02|Div0|auto_generated|divider|divider|op_6~30\, bigclock|display02|Div0|auto_generated|divider|divider|op_6~30, ClockTop, 1
instance = comp, \bigclock|display02|Div0|auto_generated|divider|divider|op_6~25\, bigclock|display02|Div0|auto_generated|divider|divider|op_6~25, ClockTop, 1
instance = comp, \bigclock|display02|Div0|auto_generated|divider|divider|op_6~21\, bigclock|display02|Div0|auto_generated|divider|divider|op_6~21, ClockTop, 1
instance = comp, \bigclock|display02|Div0|auto_generated|divider|divider|op_6~9\, bigclock|display02|Div0|auto_generated|divider|divider|op_6~9, ClockTop, 1
instance = comp, \bigclock|display02|Div0|auto_generated|divider|divider|op_6~13\, bigclock|display02|Div0|auto_generated|divider|divider|op_6~13, ClockTop, 1
instance = comp, \bigclock|display02|Div0|auto_generated|divider|divider|op_6~17\, bigclock|display02|Div0|auto_generated|divider|divider|op_6~17, ClockTop, 1
instance = comp, \bigclock|display02|Div0|auto_generated|divider|divider|op_6~6\, bigclock|display02|Div0|auto_generated|divider|divider|op_6~6, ClockTop, 1
instance = comp, \bigclock|display02|Div0|auto_generated|divider|divider|op_6~1\, bigclock|display02|Div0|auto_generated|divider|divider|op_6~1, ClockTop, 1
instance = comp, \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[27]~15\, bigclock|display02|Div0|auto_generated|divider|divider|StageOut[27]~15, ClockTop, 1
instance = comp, \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[26]~8\, bigclock|display02|Div0|auto_generated|divider|divider|StageOut[26]~8, ClockTop, 1
instance = comp, \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[26]~10\, bigclock|display02|Div0|auto_generated|divider|divider|StageOut[26]~10, ClockTop, 1
instance = comp, \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[25]~4\, bigclock|display02|Div0|auto_generated|divider|divider|StageOut[25]~4, ClockTop, 1
instance = comp, \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[24]~17\, bigclock|display02|Div0|auto_generated|divider|divider|StageOut[24]~17, ClockTop, 1
instance = comp, \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[24]~18\, bigclock|display02|Div0|auto_generated|divider|divider|StageOut[24]~18, ClockTop, 1
instance = comp, \bigclock|display02|Div0|auto_generated|divider|divider|op_7~30\, bigclock|display02|Div0|auto_generated|divider|divider|op_7~30, ClockTop, 1
instance = comp, \bigclock|display02|Div0|auto_generated|divider|divider|op_7~25\, bigclock|display02|Div0|auto_generated|divider|divider|op_7~25, ClockTop, 1
instance = comp, \bigclock|display02|Div0|auto_generated|divider|divider|op_7~21\, bigclock|display02|Div0|auto_generated|divider|divider|op_7~21, ClockTop, 1
instance = comp, \bigclock|display02|Div0|auto_generated|divider|divider|op_7~17\, bigclock|display02|Div0|auto_generated|divider|divider|op_7~17, ClockTop, 1
instance = comp, \bigclock|display02|Div0|auto_generated|divider|divider|op_7~9\, bigclock|display02|Div0|auto_generated|divider|divider|op_7~9, ClockTop, 1
instance = comp, \bigclock|display02|Div0|auto_generated|divider|divider|op_7~13\, bigclock|display02|Div0|auto_generated|divider|divider|op_7~13, ClockTop, 1
instance = comp, \bigclock|display02|Div0|auto_generated|divider|divider|op_7~6\, bigclock|display02|Div0|auto_generated|divider|divider|op_7~6, ClockTop, 1
instance = comp, \bigclock|display02|Div0|auto_generated|divider|divider|op_7~1\, bigclock|display02|Div0|auto_generated|divider|divider|op_7~1, ClockTop, 1
instance = comp, \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[39]~0\, bigclock|display02|Div0|auto_generated|divider|divider|StageOut[39]~0, ClockTop, 1
instance = comp, \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[32]~1\, bigclock|display02|Div0|auto_generated|divider|divider|StageOut[32]~1, ClockTop, 1
instance = comp, \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[32]~5\, bigclock|display02|Div0|auto_generated|divider|divider|StageOut[32]~5, ClockTop, 1
instance = comp, \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[31]~19\, bigclock|display02|Div0|auto_generated|divider|divider|StageOut[31]~19, ClockTop, 1
instance = comp, \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[30]~23\, bigclock|display02|Div0|auto_generated|divider|divider|StageOut[30]~23, ClockTop, 1
instance = comp, \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[30]~24\, bigclock|display02|Div0|auto_generated|divider|divider|StageOut[30]~24, ClockTop, 1
instance = comp, \bigclock|display02|Div0|auto_generated|divider|divider|op_8~30\, bigclock|display02|Div0|auto_generated|divider|divider|op_8~30, ClockTop, 1
instance = comp, \bigclock|display02|Div0|auto_generated|divider|divider|op_8~25\, bigclock|display02|Div0|auto_generated|divider|divider|op_8~25, ClockTop, 1
instance = comp, \bigclock|display02|Div0|auto_generated|divider|divider|op_8~21\, bigclock|display02|Div0|auto_generated|divider|divider|op_8~21, ClockTop, 1
instance = comp, \bigclock|display02|Div0|auto_generated|divider|divider|op_8~17\, bigclock|display02|Div0|auto_generated|divider|divider|op_8~17, ClockTop, 1
instance = comp, \bigclock|display02|Div0|auto_generated|divider|divider|op_8~13\, bigclock|display02|Div0|auto_generated|divider|divider|op_8~13, ClockTop, 1
instance = comp, \bigclock|display02|Div0|auto_generated|divider|divider|op_8~9\, bigclock|display02|Div0|auto_generated|divider|divider|op_8~9, ClockTop, 1
instance = comp, \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[33]~7\, bigclock|display02|Div0|auto_generated|divider|divider|StageOut[33]~7, ClockTop, 1
instance = comp, \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[33]~11\, bigclock|display02|Div0|auto_generated|divider|divider|StageOut[33]~11, ClockTop, 1
instance = comp, \bigclock|display02|Div0|auto_generated|divider|divider|op_8~6\, bigclock|display02|Div0|auto_generated|divider|divider|op_8~6, ClockTop, 1
instance = comp, \bigclock|display02|Div0|auto_generated|divider|divider|op_8~1\, bigclock|display02|Div0|auto_generated|divider|divider|op_8~1, ClockTop, 1
instance = comp, \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[39]~6\, bigclock|display02|Div0|auto_generated|divider|divider|StageOut[39]~6, ClockTop, 1
instance = comp, \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[38]~16\, bigclock|display02|Div0|auto_generated|divider|divider|StageOut[38]~16, ClockTop, 1
instance = comp, \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[38]~20\, bigclock|display02|Div0|auto_generated|divider|divider|StageOut[38]~20, ClockTop, 1
instance = comp, \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[37]~25\, bigclock|display02|Div0|auto_generated|divider|divider|StageOut[37]~25, ClockTop, 1
instance = comp, \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[36]~26\, bigclock|display02|Div0|auto_generated|divider|divider|StageOut[36]~26, ClockTop, 1
instance = comp, \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[36]~27\, bigclock|display02|Div0|auto_generated|divider|divider|StageOut[36]~27, ClockTop, 1
instance = comp, \bigclock|display02|Div0|auto_generated|divider|divider|op_9~30\, bigclock|display02|Div0|auto_generated|divider|divider|op_9~30, ClockTop, 1
instance = comp, \bigclock|display02|Div0|auto_generated|divider|divider|op_9~26\, bigclock|display02|Div0|auto_generated|divider|divider|op_9~26, ClockTop, 1
instance = comp, \bigclock|display02|Div0|auto_generated|divider|divider|op_9~22\, bigclock|display02|Div0|auto_generated|divider|divider|op_9~22, ClockTop, 1
instance = comp, \bigclock|display02|Div0|auto_generated|divider|divider|op_9~18\, bigclock|display02|Div0|auto_generated|divider|divider|op_9~18, ClockTop, 1
instance = comp, \bigclock|display02|Div0|auto_generated|divider|divider|op_9~14\, bigclock|display02|Div0|auto_generated|divider|divider|op_9~14, ClockTop, 1
instance = comp, \bigclock|display02|Div0|auto_generated|divider|divider|op_9~10\, bigclock|display02|Div0|auto_generated|divider|divider|op_9~10, ClockTop, 1
instance = comp, \bigclock|display02|Div0|auto_generated|divider|divider|op_9~6\, bigclock|display02|Div0|auto_generated|divider|divider|op_9~6, ClockTop, 1
instance = comp, \bigclock|display02|Div0|auto_generated|divider|divider|op_9~1\, bigclock|display02|Div0|auto_generated|divider|divider|op_9~1, ClockTop, 1
instance = comp, \bigclock|display02|Div0|auto_generated|divider|op_1~1\, bigclock|display02|Div0|auto_generated|divider|op_1~1, ClockTop, 1
instance = comp, \bigclock|display02|Div0|auto_generated|divider|quotient[0]~0\, bigclock|display02|Div0|auto_generated|divider|quotient[0]~0, ClockTop, 1
instance = comp, \bigclock|display02|Div0|auto_generated|divider|op_1~5\, bigclock|display02|Div0|auto_generated|divider|op_1~5, ClockTop, 1
instance = comp, \bigclock|display02|Div0|auto_generated|divider|quotient[1]~1\, bigclock|display02|Div0|auto_generated|divider|quotient[1]~1, ClockTop, 1
instance = comp, \bigclock|display02|Div0|auto_generated|divider|op_1~9\, bigclock|display02|Div0|auto_generated|divider|op_1~9, ClockTop, 1
instance = comp, \bigclock|display02|Div0|auto_generated|divider|op_1~13\, bigclock|display02|Div0|auto_generated|divider|op_1~13, ClockTop, 1
instance = comp, \bigclock|display02|Div0|auto_generated|divider|quotient[3]~3\, bigclock|display02|Div0|auto_generated|divider|quotient[3]~3, ClockTop, 1
instance = comp, \bigclock|display02|Div0|auto_generated|divider|quotient[2]~2\, bigclock|display02|Div0|auto_generated|divider|quotient[2]~2, ClockTop, 1
instance = comp, \bigclock|display02|display1|Mux6~0\, bigclock|display02|display1|Mux6~0, ClockTop, 1
instance = comp, \bigclock|display02|display1|Mux5~0\, bigclock|display02|display1|Mux5~0, ClockTop, 1
instance = comp, \bigclock|display02|display1|Mux4~0\, bigclock|display02|display1|Mux4~0, ClockTop, 1
instance = comp, \bigclock|display02|display1|Mux3~0\, bigclock|display02|display1|Mux3~0, ClockTop, 1
instance = comp, \bigclock|display02|display1|Mux2~0\, bigclock|display02|display1|Mux2~0, ClockTop, 1
instance = comp, \bigclock|display02|display1|Mux1~0\, bigclock|display02|display1|Mux1~0, ClockTop, 1
instance = comp, \bigclock|display02|display1|Mux0~0\, bigclock|display02|display1|Mux0~0, ClockTop, 1
instance = comp, \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[43]~2\, bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[43]~2, ClockTop, 1
instance = comp, \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[44]~5\, bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[44]~5, ClockTop, 1
instance = comp, \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[42]~0\, bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[42]~0, ClockTop, 1
instance = comp, \bigclock|display02|display2|Mux6~0\, bigclock|display02|display2|Mux6~0, ClockTop, 1
instance = comp, \bigclock|display02|display2|Mux5~0\, bigclock|display02|display2|Mux5~0, ClockTop, 1
instance = comp, \bigclock|display02|display2|Mux4~0\, bigclock|display02|display2|Mux4~0, ClockTop, 1
instance = comp, \bigclock|display02|display2|Mux3~0\, bigclock|display02|display2|Mux3~0, ClockTop, 1
instance = comp, \bigclock|display02|display2|Mux2~0\, bigclock|display02|display2|Mux2~0, ClockTop, 1
instance = comp, \bigclock|display02|display2|Mux1~0\, bigclock|display02|display2|Mux1~0, ClockTop, 1
instance = comp, \bigclock|display02|display2|Mux0~0\, bigclock|display02|display2|Mux0~0, ClockTop, 1
instance = comp, \bigclock|second_s[5]~feeder\, bigclock|second_s[5]~feeder, ClockTop, 1
instance = comp, \bigclock|second_s[5]\, bigclock|second_s[5], ClockTop, 1
instance = comp, \bigclock|second_s[4]~feeder\, bigclock|second_s[4]~feeder, ClockTop, 1
instance = comp, \bigclock|second_s[4]\, bigclock|second_s[4], ClockTop, 1
instance = comp, \bigclock|second_s[3]~feeder\, bigclock|second_s[3]~feeder, ClockTop, 1
instance = comp, \bigclock|second_s[3]\, bigclock|second_s[3], ClockTop, 1
instance = comp, \bigclock|display03|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5\, bigclock|display03|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5, ClockTop, 1
instance = comp, \bigclock|display03|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~17\, bigclock|display03|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~17, ClockTop, 1
instance = comp, \bigclock|display03|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~13\, bigclock|display03|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~13, ClockTop, 1
instance = comp, \bigclock|display03|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~9\, bigclock|display03|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~9, ClockTop, 1
instance = comp, \bigclock|display03|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1\, bigclock|display03|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1, ClockTop, 1
instance = comp, \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[22]~21\, bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[22]~21, ClockTop, 1
instance = comp, \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[22]~22\, bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[22]~22, ClockTop, 1
instance = comp, \bigclock|clocksecond_s[2]~DUPLICATE\, bigclock|clocksecond_s[2]~DUPLICATE, ClockTop, 1
instance = comp, \bigclock|second_s[2]~feeder\, bigclock|second_s[2]~feeder, ClockTop, 1
instance = comp, \bigclock|second_s[2]\, bigclock|second_s[2], ClockTop, 1
instance = comp, \bigclock|display03|Mod0|auto_generated|divider|divider|op_5~18\, bigclock|display03|Mod0|auto_generated|divider|divider|op_5~18, ClockTop, 1
instance = comp, \bigclock|display03|Mod0|auto_generated|divider|divider|op_5~5\, bigclock|display03|Mod0|auto_generated|divider|divider|op_5~5, ClockTop, 1
instance = comp, \bigclock|display03|Mod0|auto_generated|divider|divider|op_5~9\, bigclock|display03|Mod0|auto_generated|divider|divider|op_5~9, ClockTop, 1
instance = comp, \bigclock|display03|Mod0|auto_generated|divider|divider|op_5~25\, bigclock|display03|Mod0|auto_generated|divider|divider|op_5~25, ClockTop, 1
instance = comp, \bigclock|display03|Mod0|auto_generated|divider|divider|op_5~21\, bigclock|display03|Mod0|auto_generated|divider|divider|op_5~21, ClockTop, 1
instance = comp, \bigclock|display03|Mod0|auto_generated|divider|divider|op_5~13\, bigclock|display03|Mod0|auto_generated|divider|divider|op_5~13, ClockTop, 1
instance = comp, \bigclock|display03|Mod0|auto_generated|divider|divider|op_5~1\, bigclock|display03|Mod0|auto_generated|divider|divider|op_5~1, ClockTop, 1
instance = comp, \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[23]~13\, bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[23]~13, ClockTop, 1
instance = comp, \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[23]~14\, bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[23]~14, ClockTop, 1
instance = comp, \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[22]~18\, bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[22]~18, ClockTop, 1
instance = comp, \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[21]~6\, bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[21]~6, ClockTop, 1
instance = comp, \bigclock|second_s[1]~feeder\, bigclock|second_s[1]~feeder, ClockTop, 1
instance = comp, \bigclock|second_s[1]\, bigclock|second_s[1], ClockTop, 1
instance = comp, \bigclock|display03|Mod0|auto_generated|divider|divider|op_6~22\, bigclock|display03|Mod0|auto_generated|divider|divider|op_6~22, ClockTop, 1
instance = comp, \bigclock|display03|Mod0|auto_generated|divider|divider|op_6~5\, bigclock|display03|Mod0|auto_generated|divider|divider|op_6~5, ClockTop, 1
instance = comp, \bigclock|display03|Mod0|auto_generated|divider|divider|op_6~9\, bigclock|display03|Mod0|auto_generated|divider|divider|op_6~9, ClockTop, 1
instance = comp, \bigclock|display03|Mod0|auto_generated|divider|divider|op_6~13\, bigclock|display03|Mod0|auto_generated|divider|divider|op_6~13, ClockTop, 1
instance = comp, \bigclock|display03|Mod0|auto_generated|divider|divider|op_6~29\, bigclock|display03|Mod0|auto_generated|divider|divider|op_6~29, ClockTop, 1
instance = comp, \bigclock|display03|Mod0|auto_generated|divider|divider|op_6~25\, bigclock|display03|Mod0|auto_generated|divider|divider|op_6~25, ClockTop, 1
instance = comp, \bigclock|display03|Mod0|auto_generated|divider|divider|op_6~17\, bigclock|display03|Mod0|auto_generated|divider|divider|op_6~17, ClockTop, 1
instance = comp, \bigclock|display03|Mod0|auto_generated|divider|divider|op_6~1\, bigclock|display03|Mod0|auto_generated|divider|divider|op_6~1, ClockTop, 1
instance = comp, \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[32]~9\, bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[32]~9, ClockTop, 1
instance = comp, \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[32]~10\, bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[32]~10, ClockTop, 1
instance = comp, \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[40]~11\, bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[40]~11, ClockTop, 1
instance = comp, \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[31]~15\, bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[31]~15, ClockTop, 1
instance = comp, \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[30]~17\, bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[30]~17, ClockTop, 1
instance = comp, \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[30]~19\, bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[30]~19, ClockTop, 1
instance = comp, \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[29]~7\, bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[29]~7, ClockTop, 1
instance = comp, \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[28]~3\, bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[28]~3, ClockTop, 1
instance = comp, \bigclock|second_s[0]~feeder\, bigclock|second_s[0]~feeder, ClockTop, 1
instance = comp, \bigclock|second_s[0]\, bigclock|second_s[0], ClockTop, 1
instance = comp, \bigclock|display03|Mod0|auto_generated|divider|divider|op_7~26\, bigclock|display03|Mod0|auto_generated|divider|divider|op_7~26, ClockTop, 1
instance = comp, \bigclock|display03|Mod0|auto_generated|divider|divider|op_7~5\, bigclock|display03|Mod0|auto_generated|divider|divider|op_7~5, ClockTop, 1
instance = comp, \bigclock|display03|Mod0|auto_generated|divider|divider|op_7~9\, bigclock|display03|Mod0|auto_generated|divider|divider|op_7~9, ClockTop, 1
instance = comp, \bigclock|display03|Mod0|auto_generated|divider|divider|op_7~13\, bigclock|display03|Mod0|auto_generated|divider|divider|op_7~13, ClockTop, 1
instance = comp, \bigclock|display03|Mod0|auto_generated|divider|divider|op_7~17\, bigclock|display03|Mod0|auto_generated|divider|divider|op_7~17, ClockTop, 1
instance = comp, \bigclock|display03|Mod0|auto_generated|divider|divider|op_7~33\, bigclock|display03|Mod0|auto_generated|divider|divider|op_7~33, ClockTop, 1
instance = comp, \bigclock|display03|Mod0|auto_generated|divider|divider|op_7~29\, bigclock|display03|Mod0|auto_generated|divider|divider|op_7~29, ClockTop, 1
instance = comp, \bigclock|display03|Mod0|auto_generated|divider|divider|op_7~21\, bigclock|display03|Mod0|auto_generated|divider|divider|op_7~21, ClockTop, 1
instance = comp, \bigclock|display03|Mod0|auto_generated|divider|divider|op_7~1\, bigclock|display03|Mod0|auto_generated|divider|divider|op_7~1, ClockTop, 1
instance = comp, \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[40]~12\, bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[40]~12, ClockTop, 1
instance = comp, \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[47]~16\, bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[47]~16, ClockTop, 1
instance = comp, \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[38]~20\, bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[38]~20, ClockTop, 1
instance = comp, \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[45]~8\, bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[45]~8, ClockTop, 1
instance = comp, \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[36]~4\, bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[36]~4, ClockTop, 1
instance = comp, \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[35]~1\, bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[35]~1, ClockTop, 1
instance = comp, \bigclock|display03|Add0~29\, bigclock|display03|Add0~29, ClockTop, 1
instance = comp, \bigclock|display03|Add0~25\, bigclock|display03|Add0~25, ClockTop, 1
instance = comp, \bigclock|display03|Add0~21\, bigclock|display03|Add0~21, ClockTop, 1
instance = comp, \bigclock|display03|Add0~17\, bigclock|display03|Add0~17, ClockTop, 1
instance = comp, \bigclock|display03|Add0~13\, bigclock|display03|Add0~13, ClockTop, 1
instance = comp, \bigclock|display03|Add0~9\, bigclock|display03|Add0~9, ClockTop, 1
instance = comp, \bigclock|display03|Add0~5\, bigclock|display03|Add0~5, ClockTop, 1
instance = comp, \bigclock|display03|Add0~1\, bigclock|display03|Add0~1, ClockTop, 1
instance = comp, \bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~29\, bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~29, ClockTop, 1
instance = comp, \bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~25\, bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~25, ClockTop, 1
instance = comp, \bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~21\, bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~21, ClockTop, 1
instance = comp, \bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~17\, bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~17, ClockTop, 1
instance = comp, \bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~13\, bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~13, ClockTop, 1
instance = comp, \bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~1\, bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~1, ClockTop, 1
instance = comp, \bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~5\, bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~5, ClockTop, 1
instance = comp, \bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~9\, bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~9, ClockTop, 1
instance = comp, \bigclock|display03|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~5\, bigclock|display03|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~5, ClockTop, 1
instance = comp, \bigclock|display03|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~9\, bigclock|display03|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~9, ClockTop, 1
instance = comp, \bigclock|display03|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~13\, bigclock|display03|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~13, ClockTop, 1
instance = comp, \bigclock|display03|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~17\, bigclock|display03|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~17, ClockTop, 1
instance = comp, \bigclock|display03|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1\, bigclock|display03|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1, ClockTop, 1
instance = comp, \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[19]~22\, bigclock|display03|Div0|auto_generated|divider|divider|StageOut[19]~22, ClockTop, 1
instance = comp, \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[19]~21\, bigclock|display03|Div0|auto_generated|divider|divider|StageOut[19]~21, ClockTop, 1
instance = comp, \bigclock|display03|Div0|auto_generated|divider|divider|op_5~26\, bigclock|display03|Div0|auto_generated|divider|divider|op_5~26, ClockTop, 1
instance = comp, \bigclock|display03|Div0|auto_generated|divider|divider|op_5~21\, bigclock|display03|Div0|auto_generated|divider|divider|op_5~21, ClockTop, 1
instance = comp, \bigclock|display03|Div0|auto_generated|divider|divider|op_5~5\, bigclock|display03|Div0|auto_generated|divider|divider|op_5~5, ClockTop, 1
instance = comp, \bigclock|display03|Div0|auto_generated|divider|divider|op_5~9\, bigclock|display03|Div0|auto_generated|divider|divider|op_5~9, ClockTop, 1
instance = comp, \bigclock|display03|Div0|auto_generated|divider|divider|op_5~13\, bigclock|display03|Div0|auto_generated|divider|divider|op_5~13, ClockTop, 1
instance = comp, \bigclock|display03|Div0|auto_generated|divider|divider|op_5~17\, bigclock|display03|Div0|auto_generated|divider|divider|op_5~17, ClockTop, 1
instance = comp, \bigclock|display03|Div0|auto_generated|divider|divider|op_5~1\, bigclock|display03|Div0|auto_generated|divider|divider|op_5~1, ClockTop, 1
instance = comp, \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[20]~13\, bigclock|display03|Div0|auto_generated|divider|divider|StageOut[20]~13, ClockTop, 1
instance = comp, \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[20]~14\, bigclock|display03|Div0|auto_generated|divider|divider|StageOut[20]~14, ClockTop, 1
instance = comp, \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[19]~9\, bigclock|display03|Div0|auto_generated|divider|divider|StageOut[19]~9, ClockTop, 1
instance = comp, \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[18]~2\, bigclock|display03|Div0|auto_generated|divider|divider|StageOut[18]~2, ClockTop, 1
instance = comp, \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[18]~3\, bigclock|display03|Div0|auto_generated|divider|divider|StageOut[18]~3, ClockTop, 1
instance = comp, \bigclock|display03|Div0|auto_generated|divider|divider|op_6~30\, bigclock|display03|Div0|auto_generated|divider|divider|op_6~30, ClockTop, 1
instance = comp, \bigclock|display03|Div0|auto_generated|divider|divider|op_6~25\, bigclock|display03|Div0|auto_generated|divider|divider|op_6~25, ClockTop, 1
instance = comp, \bigclock|display03|Div0|auto_generated|divider|divider|op_6~21\, bigclock|display03|Div0|auto_generated|divider|divider|op_6~21, ClockTop, 1
instance = comp, \bigclock|display03|Div0|auto_generated|divider|divider|op_6~9\, bigclock|display03|Div0|auto_generated|divider|divider|op_6~9, ClockTop, 1
instance = comp, \bigclock|display03|Div0|auto_generated|divider|divider|op_6~13\, bigclock|display03|Div0|auto_generated|divider|divider|op_6~13, ClockTop, 1
instance = comp, \bigclock|display03|Div0|auto_generated|divider|divider|op_6~17\, bigclock|display03|Div0|auto_generated|divider|divider|op_6~17, ClockTop, 1
instance = comp, \bigclock|display03|Div0|auto_generated|divider|divider|op_6~6\, bigclock|display03|Div0|auto_generated|divider|divider|op_6~6, ClockTop, 1
instance = comp, \bigclock|display03|Div0|auto_generated|divider|divider|op_6~1\, bigclock|display03|Div0|auto_generated|divider|divider|op_6~1, ClockTop, 1
instance = comp, \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[27]~12\, bigclock|display03|Div0|auto_generated|divider|divider|StageOut[27]~12, ClockTop, 1
instance = comp, \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[27]~15\, bigclock|display03|Div0|auto_generated|divider|divider|StageOut[27]~15, ClockTop, 1
instance = comp, \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[26]~8\, bigclock|display03|Div0|auto_generated|divider|divider|StageOut[26]~8, ClockTop, 1
instance = comp, \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[26]~10\, bigclock|display03|Div0|auto_generated|divider|divider|StageOut[26]~10, ClockTop, 1
instance = comp, \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[25]~4\, bigclock|display03|Div0|auto_generated|divider|divider|StageOut[25]~4, ClockTop, 1
instance = comp, \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[24]~17\, bigclock|display03|Div0|auto_generated|divider|divider|StageOut[24]~17, ClockTop, 1
instance = comp, \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[24]~18\, bigclock|display03|Div0|auto_generated|divider|divider|StageOut[24]~18, ClockTop, 1
instance = comp, \bigclock|display03|Div0|auto_generated|divider|divider|op_7~30\, bigclock|display03|Div0|auto_generated|divider|divider|op_7~30, ClockTop, 1
instance = comp, \bigclock|display03|Div0|auto_generated|divider|divider|op_7~25\, bigclock|display03|Div0|auto_generated|divider|divider|op_7~25, ClockTop, 1
instance = comp, \bigclock|display03|Div0|auto_generated|divider|divider|op_7~21\, bigclock|display03|Div0|auto_generated|divider|divider|op_7~21, ClockTop, 1
instance = comp, \bigclock|display03|Div0|auto_generated|divider|divider|op_7~17\, bigclock|display03|Div0|auto_generated|divider|divider|op_7~17, ClockTop, 1
instance = comp, \bigclock|display03|Div0|auto_generated|divider|divider|op_7~9\, bigclock|display03|Div0|auto_generated|divider|divider|op_7~9, ClockTop, 1
instance = comp, \bigclock|display03|Div0|auto_generated|divider|divider|op_7~13\, bigclock|display03|Div0|auto_generated|divider|divider|op_7~13, ClockTop, 1
instance = comp, \bigclock|display03|Div0|auto_generated|divider|divider|op_7~6\, bigclock|display03|Div0|auto_generated|divider|divider|op_7~6, ClockTop, 1
instance = comp, \bigclock|display03|Div0|auto_generated|divider|divider|op_7~1\, bigclock|display03|Div0|auto_generated|divider|divider|op_7~1, ClockTop, 1
instance = comp, \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[33]~7\, bigclock|display03|Div0|auto_generated|divider|divider|StageOut[33]~7, ClockTop, 1
instance = comp, \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[33]~11\, bigclock|display03|Div0|auto_generated|divider|divider|StageOut[33]~11, ClockTop, 1
instance = comp, \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[32]~1\, bigclock|display03|Div0|auto_generated|divider|divider|StageOut[32]~1, ClockTop, 1
instance = comp, \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[32]~5\, bigclock|display03|Div0|auto_generated|divider|divider|StageOut[32]~5, ClockTop, 1
instance = comp, \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[31]~19\, bigclock|display03|Div0|auto_generated|divider|divider|StageOut[31]~19, ClockTop, 1
instance = comp, \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[30]~23\, bigclock|display03|Div0|auto_generated|divider|divider|StageOut[30]~23, ClockTop, 1
instance = comp, \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[30]~24\, bigclock|display03|Div0|auto_generated|divider|divider|StageOut[30]~24, ClockTop, 1
instance = comp, \bigclock|display03|Div0|auto_generated|divider|divider|op_8~30\, bigclock|display03|Div0|auto_generated|divider|divider|op_8~30, ClockTop, 1
instance = comp, \bigclock|display03|Div0|auto_generated|divider|divider|op_8~25\, bigclock|display03|Div0|auto_generated|divider|divider|op_8~25, ClockTop, 1
instance = comp, \bigclock|display03|Div0|auto_generated|divider|divider|op_8~21\, bigclock|display03|Div0|auto_generated|divider|divider|op_8~21, ClockTop, 1
instance = comp, \bigclock|display03|Div0|auto_generated|divider|divider|op_8~17\, bigclock|display03|Div0|auto_generated|divider|divider|op_8~17, ClockTop, 1
instance = comp, \bigclock|display03|Div0|auto_generated|divider|divider|op_8~13\, bigclock|display03|Div0|auto_generated|divider|divider|op_8~13, ClockTop, 1
instance = comp, \bigclock|display03|Div0|auto_generated|divider|divider|op_8~9\, bigclock|display03|Div0|auto_generated|divider|divider|op_8~9, ClockTop, 1
instance = comp, \bigclock|display03|Div0|auto_generated|divider|divider|op_8~6\, bigclock|display03|Div0|auto_generated|divider|divider|op_8~6, ClockTop, 1
instance = comp, \bigclock|display03|Div0|auto_generated|divider|divider|op_8~1\, bigclock|display03|Div0|auto_generated|divider|divider|op_8~1, ClockTop, 1
instance = comp, \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[39]~0\, bigclock|display03|Div0|auto_generated|divider|divider|StageOut[39]~0, ClockTop, 1
instance = comp, \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[39]~6\, bigclock|display03|Div0|auto_generated|divider|divider|StageOut[39]~6, ClockTop, 1
instance = comp, \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[38]~16\, bigclock|display03|Div0|auto_generated|divider|divider|StageOut[38]~16, ClockTop, 1
instance = comp, \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[38]~20\, bigclock|display03|Div0|auto_generated|divider|divider|StageOut[38]~20, ClockTop, 1
instance = comp, \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[37]~25\, bigclock|display03|Div0|auto_generated|divider|divider|StageOut[37]~25, ClockTop, 1
instance = comp, \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[36]~26\, bigclock|display03|Div0|auto_generated|divider|divider|StageOut[36]~26, ClockTop, 1
instance = comp, \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[36]~27\, bigclock|display03|Div0|auto_generated|divider|divider|StageOut[36]~27, ClockTop, 1
instance = comp, \bigclock|display03|Div0|auto_generated|divider|divider|op_9~30\, bigclock|display03|Div0|auto_generated|divider|divider|op_9~30, ClockTop, 1
instance = comp, \bigclock|display03|Div0|auto_generated|divider|divider|op_9~26\, bigclock|display03|Div0|auto_generated|divider|divider|op_9~26, ClockTop, 1
instance = comp, \bigclock|display03|Div0|auto_generated|divider|divider|op_9~22\, bigclock|display03|Div0|auto_generated|divider|divider|op_9~22, ClockTop, 1
instance = comp, \bigclock|display03|Div0|auto_generated|divider|divider|op_9~18\, bigclock|display03|Div0|auto_generated|divider|divider|op_9~18, ClockTop, 1
instance = comp, \bigclock|display03|Div0|auto_generated|divider|divider|op_9~14\, bigclock|display03|Div0|auto_generated|divider|divider|op_9~14, ClockTop, 1
instance = comp, \bigclock|display03|Div0|auto_generated|divider|divider|op_9~10\, bigclock|display03|Div0|auto_generated|divider|divider|op_9~10, ClockTop, 1
instance = comp, \bigclock|display03|Div0|auto_generated|divider|divider|op_9~6\, bigclock|display03|Div0|auto_generated|divider|divider|op_9~6, ClockTop, 1
instance = comp, \bigclock|display03|Div0|auto_generated|divider|divider|op_9~1\, bigclock|display03|Div0|auto_generated|divider|divider|op_9~1, ClockTop, 1
instance = comp, \bigclock|display03|Div0|auto_generated|divider|op_1~1\, bigclock|display03|Div0|auto_generated|divider|op_1~1, ClockTop, 1
instance = comp, \bigclock|display03|Div0|auto_generated|divider|quotient[0]~0\, bigclock|display03|Div0|auto_generated|divider|quotient[0]~0, ClockTop, 1
instance = comp, \bigclock|display03|Div0|auto_generated|divider|op_1~5\, bigclock|display03|Div0|auto_generated|divider|op_1~5, ClockTop, 1
instance = comp, \bigclock|display03|Div0|auto_generated|divider|quotient[1]~1\, bigclock|display03|Div0|auto_generated|divider|quotient[1]~1, ClockTop, 1
instance = comp, \bigclock|display03|Div0|auto_generated|divider|op_1~9\, bigclock|display03|Div0|auto_generated|divider|op_1~9, ClockTop, 1
instance = comp, \bigclock|display03|Div0|auto_generated|divider|quotient[2]~2\, bigclock|display03|Div0|auto_generated|divider|quotient[2]~2, ClockTop, 1
instance = comp, \bigclock|display03|Div0|auto_generated|divider|op_1~13\, bigclock|display03|Div0|auto_generated|divider|op_1~13, ClockTop, 1
instance = comp, \bigclock|display03|Div0|auto_generated|divider|quotient[3]~3\, bigclock|display03|Div0|auto_generated|divider|quotient[3]~3, ClockTop, 1
instance = comp, \bigclock|display03|display1|Mux6~0\, bigclock|display03|display1|Mux6~0, ClockTop, 1
instance = comp, \bigclock|display03|display1|Mux5~0\, bigclock|display03|display1|Mux5~0, ClockTop, 1
instance = comp, \bigclock|display03|display1|Mux4~0\, bigclock|display03|display1|Mux4~0, ClockTop, 1
instance = comp, \bigclock|display03|display1|Mux3~0\, bigclock|display03|display1|Mux3~0, ClockTop, 1
instance = comp, \bigclock|display03|display1|Mux2~0\, bigclock|display03|display1|Mux2~0, ClockTop, 1
instance = comp, \bigclock|display03|display1|Mux1~0\, bigclock|display03|display1|Mux1~0, ClockTop, 1
instance = comp, \bigclock|display03|display1|Mux0~0\, bigclock|display03|display1|Mux0~0, ClockTop, 1
instance = comp, \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[42]~0\, bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[42]~0, ClockTop, 1
instance = comp, \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[44]~5\, bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[44]~5, ClockTop, 1
instance = comp, \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[43]~2\, bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[43]~2, ClockTop, 1
instance = comp, \bigclock|display03|display2|Mux6~0\, bigclock|display03|display2|Mux6~0, ClockTop, 1
instance = comp, \bigclock|display03|display2|Mux5~0\, bigclock|display03|display2|Mux5~0, ClockTop, 1
instance = comp, \bigclock|display03|display2|Mux4~0\, bigclock|display03|display2|Mux4~0, ClockTop, 1
instance = comp, \bigclock|display03|display2|Mux3~0\, bigclock|display03|display2|Mux3~0, ClockTop, 1
instance = comp, \bigclock|display03|display2|Mux2~0\, bigclock|display03|display2|Mux2~0, ClockTop, 1
instance = comp, \bigclock|display03|display2|Mux1~0\, bigclock|display03|display2|Mux1~0, ClockTop, 1
instance = comp, \bigclock|display03|display2|Mux0~0\, bigclock|display03|display2|Mux0~0, ClockTop, 1
