====================================================
Timestamp: Th·ª© b·∫£y, 28 Th√°ng 9 nƒÉm 2024 17:25:24 +07
Running rule: all_multiple

make[1]: Entering directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'
make[1]: 'update_test' is up to date.
[33m[MAKE] Updating RAM's content...[0m
cp "vmem/add-01.elf.vmem" "ram.vmem"

[33m[MAKE] Creating directory: /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mkdir -p "result_test"


[33m[MAKE] Running simulation...[0m
vsim -c -do " \
vsim -c work_test.tb_ibex_demo_system -voptargs=+acc; \
vcd file add-01.elf.vcd; \
vcd add -r /*; \
run 100000ns; \
vcd flush; \
vcd off; \
mem save -o add-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem; \
quit"
Reading pref.tcl

# 10.7c

#  vsim -c work_test.tb_ibex_demo_system -voptargs=+acc
# vsim -c work_test.tb_ibex_demo_system -voptargs="+acc" 
# Start time: 17:25:27 on Sep 28,2024
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_406853/linux_x86_64_gcc-11/export_tramp.so
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.ibex_pkg(fast)
# Loading work.tb_ibex_demo_system_sv_unit(fast)
# Loading work.tb_ibex_demo_system(fast)
# Loading work.ibex_demo_system(fast)
# Loading work.bus(fast)
# Loading work.core_ver2(fast)
# Loading work.pc_reg(fast)
# Loading work.pc_modifier(fast)
# Loading work.imem_interface(fast)
# Loading work.adder(fast)
# Loading work.mux_3to1(fast)
# Loading work.compressed_decoder(fast)
# Loading work.if_id_reg(fast)
# Loading work.control_unit(fast)
# Loading work.comparator(fast)
# Loading work.comparator_1bit(fast)
# Loading work.imm_decode(fast)
# Loading work.mux_4to1(fast)
# Loading work.id_exe_reg(fast)
# Loading work.alu(fast)
# Loading work.store_modifier(fast)
# Loading work.exe_mem_reg(fast)
# Loading work.dmem_interface(fast)
# Loading work.load_modifier(fast)
# Loading work.mem_wb_reg(fast)
# Loading work.regfile(fast)
# Loading work.ram_2p(fast)
# Loading work.prim_ram_2p_pkg(fast)
# Loading work.prim_ram_2p(fast)
# Loading work.prim_generic_ram_2p(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'test_en_i'. The port definition is at: rtl_test/core_ver2.v(13).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ram_cfg_i'. The port definition is at: rtl_test/core_ver2.v(14).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'data_req_o'. The port definition is at: rtl_test/dmem_interface.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (7) for port 'data_wdata_intg_o'. The port definition is at: rtl_test/dmem_interface.v(21).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# Compiling /tmp/luanle@luanle-ThinkPad-T450s_dpi_406853/linux_x86_64_gcc-11/exportwrapper.c
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_406853/linux_x86_64_gcc-11/vsim_auto_compile.so
#  vcd file add-01.elf.vcd
#  vcd add -r /*
#  run 100000ns
# Initializing memory tb_ibex_demo_system.u_ibex_demo_system_i.imem_dmem.u_ram.u_impl_generic.#ublk#190621856#57.gen_meminit from file 'ram.vmem'.
#  vcd flush
#  vcd off
#  mem save -o add-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem
#  quit
# End time: 17:25:31 on Sep 28,2024, Elapsed time: 0:00:04
# Errors: 0, Warnings: 4, Suppressed Warnings: 2

[33m[MAKE] Moving simulation results to /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mv -f "add-01.elf.mem" "result_test/"
mv -f "add-01.elf.vcd" "result_test/"
mv -f "transcript" "result_test/"


[32m[MAKE] Simulation completed![0m
[32m[MAKE] Simulation result saved to folder result_test/[0m
[33m[MAKE] See result with command: 'ls result_test'[0m
[33m[MAKE] See simulation wave with command: 'gtkwave result_test/add-01.elf.vcd'[0m

make[1]: Leaving directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'


====================================================
Timestamp: Th·ª© b·∫£y, 28 Th√°ng 9 nƒÉm 2024 17:25:24 +07
Running rule: all_multiple

make[1]: Entering directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'
make[1]: 'update_test' is up to date.
[33m[MAKE] Updating RAM's content...[0m
cp "vmem/addi-01.elf.vmem" "ram.vmem"

[33m[MAKE] Creating directory: /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mkdir -p "result_test"


[33m[MAKE] Running simulation...[0m
vsim -c -do " \
vsim -c work_test.tb_ibex_demo_system -voptargs=+acc; \
vcd file addi-01.elf.vcd; \
vcd add -r /*; \
run 100000ns; \
vcd flush; \
vcd off; \
mem save -o addi-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem; \
quit"
Reading pref.tcl

# 10.7c

#  vsim -c work_test.tb_ibex_demo_system -voptargs=+acc
# vsim -c work_test.tb_ibex_demo_system -voptargs="+acc" 
# Start time: 17:25:34 on Sep 28,2024
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_406993/linux_x86_64_gcc-11/export_tramp.so
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.ibex_pkg(fast)
# Loading work.tb_ibex_demo_system_sv_unit(fast)
# Loading work.tb_ibex_demo_system(fast)
# Loading work.ibex_demo_system(fast)
# Loading work.bus(fast)
# Loading work.core_ver2(fast)
# Loading work.pc_reg(fast)
# Loading work.pc_modifier(fast)
# Loading work.imem_interface(fast)
# Loading work.adder(fast)
# Loading work.mux_3to1(fast)
# Loading work.compressed_decoder(fast)
# Loading work.if_id_reg(fast)
# Loading work.control_unit(fast)
# Loading work.comparator(fast)
# Loading work.comparator_1bit(fast)
# Loading work.imm_decode(fast)
# Loading work.mux_4to1(fast)
# Loading work.id_exe_reg(fast)
# Loading work.alu(fast)
# Loading work.store_modifier(fast)
# Loading work.exe_mem_reg(fast)
# Loading work.dmem_interface(fast)
# Loading work.load_modifier(fast)
# Loading work.mem_wb_reg(fast)
# Loading work.regfile(fast)
# Loading work.ram_2p(fast)
# Loading work.prim_ram_2p_pkg(fast)
# Loading work.prim_ram_2p(fast)
# Loading work.prim_generic_ram_2p(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'test_en_i'. The port definition is at: rtl_test/core_ver2.v(13).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ram_cfg_i'. The port definition is at: rtl_test/core_ver2.v(14).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'data_req_o'. The port definition is at: rtl_test/dmem_interface.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (7) for port 'data_wdata_intg_o'. The port definition is at: rtl_test/dmem_interface.v(21).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# Compiling /tmp/luanle@luanle-ThinkPad-T450s_dpi_406993/linux_x86_64_gcc-11/exportwrapper.c
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_406993/linux_x86_64_gcc-11/vsim_auto_compile.so
#  vcd file addi-01.elf.vcd
#  vcd add -r /*
#  run 100000ns
# Initializing memory tb_ibex_demo_system.u_ibex_demo_system_i.imem_dmem.u_ram.u_impl_generic.#ublk#190621856#57.gen_meminit from file 'ram.vmem'.
#  vcd flush
#  vcd off
#  mem save -o addi-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem
#  quit
# End time: 17:25:37 on Sep 28,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 4

[33m[MAKE] Moving simulation results to /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mv -f "addi-01.elf.mem" "result_test/"
mv -f "addi-01.elf.vcd" "result_test/"
mv -f "transcript" "result_test/"


[32m[MAKE] Simulation completed![0m
[32m[MAKE] Simulation result saved to folder result_test/[0m
[33m[MAKE] See result with command: 'ls result_test'[0m
[33m[MAKE] See simulation wave with command: 'gtkwave result_test/addi-01.elf.vcd'[0m

make[1]: Leaving directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'


====================================================
Timestamp: Th·ª© b·∫£y, 28 Th√°ng 9 nƒÉm 2024 17:25:24 +07
Running rule: all_multiple

make[1]: Entering directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'
make[1]: 'update_test' is up to date.
[33m[MAKE] Updating RAM's content...[0m
cp "vmem/and-01.elf.vmem" "ram.vmem"

[33m[MAKE] Creating directory: /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mkdir -p "result_test"


[33m[MAKE] Running simulation...[0m
vsim -c -do " \
vsim -c work_test.tb_ibex_demo_system -voptargs=+acc; \
vcd file and-01.elf.vcd; \
vcd add -r /*; \
run 100000ns; \
vcd flush; \
vcd off; \
mem save -o and-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem; \
quit"
Reading pref.tcl

# 10.7c

#  vsim -c work_test.tb_ibex_demo_system -voptargs=+acc
# vsim -c work_test.tb_ibex_demo_system -voptargs="+acc" 
# Start time: 17:25:41 on Sep 28,2024
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_407127/linux_x86_64_gcc-11/export_tramp.so
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.ibex_pkg(fast)
# Loading work.tb_ibex_demo_system_sv_unit(fast)
# Loading work.tb_ibex_demo_system(fast)
# Loading work.ibex_demo_system(fast)
# Loading work.bus(fast)
# Loading work.core_ver2(fast)
# Loading work.pc_reg(fast)
# Loading work.pc_modifier(fast)
# Loading work.imem_interface(fast)
# Loading work.adder(fast)
# Loading work.mux_3to1(fast)
# Loading work.compressed_decoder(fast)
# Loading work.if_id_reg(fast)
# Loading work.control_unit(fast)
# Loading work.comparator(fast)
# Loading work.comparator_1bit(fast)
# Loading work.imm_decode(fast)
# Loading work.mux_4to1(fast)
# Loading work.id_exe_reg(fast)
# Loading work.alu(fast)
# Loading work.store_modifier(fast)
# Loading work.exe_mem_reg(fast)
# Loading work.dmem_interface(fast)
# Loading work.load_modifier(fast)
# Loading work.mem_wb_reg(fast)
# Loading work.regfile(fast)
# Loading work.ram_2p(fast)
# Loading work.prim_ram_2p_pkg(fast)
# Loading work.prim_ram_2p(fast)
# Loading work.prim_generic_ram_2p(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'test_en_i'. The port definition is at: rtl_test/core_ver2.v(13).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ram_cfg_i'. The port definition is at: rtl_test/core_ver2.v(14).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'data_req_o'. The port definition is at: rtl_test/dmem_interface.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (7) for port 'data_wdata_intg_o'. The port definition is at: rtl_test/dmem_interface.v(21).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# Compiling /tmp/luanle@luanle-ThinkPad-T450s_dpi_407127/linux_x86_64_gcc-11/exportwrapper.c
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_407127/linux_x86_64_gcc-11/vsim_auto_compile.so
#  vcd file and-01.elf.vcd
#  vcd add -r /*
#  run 100000ns
# Initializing memory tb_ibex_demo_system.u_ibex_demo_system_i.imem_dmem.u_ram.u_impl_generic.#ublk#190621856#57.gen_meminit from file 'ram.vmem'.
#  vcd flush
#  vcd off
#  mem save -o and-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem
#  quit
# End time: 17:25:45 on Sep 28,2024, Elapsed time: 0:00:04
# Errors: 0, Warnings: 4

[33m[MAKE] Moving simulation results to /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mv -f "and-01.elf.mem" "result_test/"
mv -f "and-01.elf.vcd" "result_test/"
mv -f "transcript" "result_test/"


[32m[MAKE] Simulation completed![0m
[32m[MAKE] Simulation result saved to folder result_test/[0m
[33m[MAKE] See result with command: 'ls result_test'[0m
[33m[MAKE] See simulation wave with command: 'gtkwave result_test/and-01.elf.vcd'[0m

make[1]: Leaving directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'


====================================================
Timestamp: Th·ª© b·∫£y, 28 Th√°ng 9 nƒÉm 2024 17:25:24 +07
Running rule: all_multiple

make[1]: Entering directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'
make[1]: 'update_test' is up to date.
[33m[MAKE] Updating RAM's content...[0m
cp "vmem/andi-01.elf.vmem" "ram.vmem"

[33m[MAKE] Creating directory: /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mkdir -p "result_test"


[33m[MAKE] Running simulation...[0m
vsim -c -do " \
vsim -c work_test.tb_ibex_demo_system -voptargs=+acc; \
vcd file andi-01.elf.vcd; \
vcd add -r /*; \
run 100000ns; \
vcd flush; \
vcd off; \
mem save -o andi-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem; \
quit"
Reading pref.tcl

# 10.7c

#  vsim -c work_test.tb_ibex_demo_system -voptargs=+acc
# vsim -c work_test.tb_ibex_demo_system -voptargs="+acc" 
# Start time: 17:25:48 on Sep 28,2024
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_407259/linux_x86_64_gcc-11/export_tramp.so
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.ibex_pkg(fast)
# Loading work.tb_ibex_demo_system_sv_unit(fast)
# Loading work.tb_ibex_demo_system(fast)
# Loading work.ibex_demo_system(fast)
# Loading work.bus(fast)
# Loading work.core_ver2(fast)
# Loading work.pc_reg(fast)
# Loading work.pc_modifier(fast)
# Loading work.imem_interface(fast)
# Loading work.adder(fast)
# Loading work.mux_3to1(fast)
# Loading work.compressed_decoder(fast)
# Loading work.if_id_reg(fast)
# Loading work.control_unit(fast)
# Loading work.comparator(fast)
# Loading work.comparator_1bit(fast)
# Loading work.imm_decode(fast)
# Loading work.mux_4to1(fast)
# Loading work.id_exe_reg(fast)
# Loading work.alu(fast)
# Loading work.store_modifier(fast)
# Loading work.exe_mem_reg(fast)
# Loading work.dmem_interface(fast)
# Loading work.load_modifier(fast)
# Loading work.mem_wb_reg(fast)
# Loading work.regfile(fast)
# Loading work.ram_2p(fast)
# Loading work.prim_ram_2p_pkg(fast)
# Loading work.prim_ram_2p(fast)
# Loading work.prim_generic_ram_2p(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'test_en_i'. The port definition is at: rtl_test/core_ver2.v(13).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ram_cfg_i'. The port definition is at: rtl_test/core_ver2.v(14).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'data_req_o'. The port definition is at: rtl_test/dmem_interface.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (7) for port 'data_wdata_intg_o'. The port definition is at: rtl_test/dmem_interface.v(21).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# Compiling /tmp/luanle@luanle-ThinkPad-T450s_dpi_407259/linux_x86_64_gcc-11/exportwrapper.c
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_407259/linux_x86_64_gcc-11/vsim_auto_compile.so
#  vcd file andi-01.elf.vcd
#  vcd add -r /*
#  run 100000ns
# Initializing memory tb_ibex_demo_system.u_ibex_demo_system_i.imem_dmem.u_ram.u_impl_generic.#ublk#190621856#57.gen_meminit from file 'ram.vmem'.
#  vcd flush
#  vcd off
#  mem save -o andi-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem
#  quit
# End time: 17:25:51 on Sep 28,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 4

[33m[MAKE] Moving simulation results to /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mv -f "andi-01.elf.mem" "result_test/"
mv -f "andi-01.elf.vcd" "result_test/"
mv -f "transcript" "result_test/"


[32m[MAKE] Simulation completed![0m
[32m[MAKE] Simulation result saved to folder result_test/[0m
[33m[MAKE] See result with command: 'ls result_test'[0m
[33m[MAKE] See simulation wave with command: 'gtkwave result_test/andi-01.elf.vcd'[0m

make[1]: Leaving directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'


====================================================
Timestamp: Th·ª© b·∫£y, 28 Th√°ng 9 nƒÉm 2024 17:25:24 +07
Running rule: all_multiple

make[1]: Entering directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'
make[1]: 'update_test' is up to date.
[33m[MAKE] Updating RAM's content...[0m
cp "vmem/auipc-01.elf.vmem" "ram.vmem"

[33m[MAKE] Creating directory: /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mkdir -p "result_test"


[33m[MAKE] Running simulation...[0m
vsim -c -do " \
vsim -c work_test.tb_ibex_demo_system -voptargs=+acc; \
vcd file auipc-01.elf.vcd; \
vcd add -r /*; \
run 100000ns; \
vcd flush; \
vcd off; \
mem save -o auipc-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem; \
quit"
Reading pref.tcl

# 10.7c

#  vsim -c work_test.tb_ibex_demo_system -voptargs=+acc
# vsim -c work_test.tb_ibex_demo_system -voptargs="+acc" 
# Start time: 17:25:54 on Sep 28,2024
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_407389/linux_x86_64_gcc-11/export_tramp.so
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.ibex_pkg(fast)
# Loading work.tb_ibex_demo_system_sv_unit(fast)
# Loading work.tb_ibex_demo_system(fast)
# Loading work.ibex_demo_system(fast)
# Loading work.bus(fast)
# Loading work.core_ver2(fast)
# Loading work.pc_reg(fast)
# Loading work.pc_modifier(fast)
# Loading work.imem_interface(fast)
# Loading work.adder(fast)
# Loading work.mux_3to1(fast)
# Loading work.compressed_decoder(fast)
# Loading work.if_id_reg(fast)
# Loading work.control_unit(fast)
# Loading work.comparator(fast)
# Loading work.comparator_1bit(fast)
# Loading work.imm_decode(fast)
# Loading work.mux_4to1(fast)
# Loading work.id_exe_reg(fast)
# Loading work.alu(fast)
# Loading work.store_modifier(fast)
# Loading work.exe_mem_reg(fast)
# Loading work.dmem_interface(fast)
# Loading work.load_modifier(fast)
# Loading work.mem_wb_reg(fast)
# Loading work.regfile(fast)
# Loading work.ram_2p(fast)
# Loading work.prim_ram_2p_pkg(fast)
# Loading work.prim_ram_2p(fast)
# Loading work.prim_generic_ram_2p(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'test_en_i'. The port definition is at: rtl_test/core_ver2.v(13).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ram_cfg_i'. The port definition is at: rtl_test/core_ver2.v(14).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'data_req_o'. The port definition is at: rtl_test/dmem_interface.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (7) for port 'data_wdata_intg_o'. The port definition is at: rtl_test/dmem_interface.v(21).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# Compiling /tmp/luanle@luanle-ThinkPad-T450s_dpi_407389/linux_x86_64_gcc-11/exportwrapper.c
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_407389/linux_x86_64_gcc-11/vsim_auto_compile.so
#  vcd file auipc-01.elf.vcd
#  vcd add -r /*
#  run 100000ns
# Initializing memory tb_ibex_demo_system.u_ibex_demo_system_i.imem_dmem.u_ram.u_impl_generic.#ublk#190621856#57.gen_meminit from file 'ram.vmem'.
#  vcd flush
#  vcd off
#  mem save -o auipc-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem
#  quit
# End time: 17:25:57 on Sep 28,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 4

[33m[MAKE] Moving simulation results to /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mv -f "auipc-01.elf.mem" "result_test/"
mv -f "auipc-01.elf.vcd" "result_test/"
mv -f "transcript" "result_test/"


[32m[MAKE] Simulation completed![0m
[32m[MAKE] Simulation result saved to folder result_test/[0m
[33m[MAKE] See result with command: 'ls result_test'[0m
[33m[MAKE] See simulation wave with command: 'gtkwave result_test/auipc-01.elf.vcd'[0m

make[1]: Leaving directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'


====================================================
Timestamp: Th·ª© b·∫£y, 28 Th√°ng 9 nƒÉm 2024 17:25:24 +07
Running rule: all_multiple

make[1]: Entering directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'
make[1]: 'update_test' is up to date.
[33m[MAKE] Updating RAM's content...[0m
cp "vmem/beq-01.elf.vmem" "ram.vmem"

[33m[MAKE] Creating directory: /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mkdir -p "result_test"


[33m[MAKE] Running simulation...[0m
vsim -c -do " \
vsim -c work_test.tb_ibex_demo_system -voptargs=+acc; \
vcd file beq-01.elf.vcd; \
vcd add -r /*; \
run 100000ns; \
vcd flush; \
vcd off; \
mem save -o beq-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem; \
quit"
Reading pref.tcl

# 10.7c

#  vsim -c work_test.tb_ibex_demo_system -voptargs=+acc
# vsim -c work_test.tb_ibex_demo_system -voptargs="+acc" 
# Start time: 17:26:00 on Sep 28,2024
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_407520/linux_x86_64_gcc-11/export_tramp.so
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.ibex_pkg(fast)
# Loading work.tb_ibex_demo_system_sv_unit(fast)
# Loading work.tb_ibex_demo_system(fast)
# Loading work.ibex_demo_system(fast)
# Loading work.bus(fast)
# Loading work.core_ver2(fast)
# Loading work.pc_reg(fast)
# Loading work.pc_modifier(fast)
# Loading work.imem_interface(fast)
# Loading work.adder(fast)
# Loading work.mux_3to1(fast)
# Loading work.compressed_decoder(fast)
# Loading work.if_id_reg(fast)
# Loading work.control_unit(fast)
# Loading work.comparator(fast)
# Loading work.comparator_1bit(fast)
# Loading work.imm_decode(fast)
# Loading work.mux_4to1(fast)
# Loading work.id_exe_reg(fast)
# Loading work.alu(fast)
# Loading work.store_modifier(fast)
# Loading work.exe_mem_reg(fast)
# Loading work.dmem_interface(fast)
# Loading work.load_modifier(fast)
# Loading work.mem_wb_reg(fast)
# Loading work.regfile(fast)
# Loading work.ram_2p(fast)
# Loading work.prim_ram_2p_pkg(fast)
# Loading work.prim_ram_2p(fast)
# Loading work.prim_generic_ram_2p(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'test_en_i'. The port definition is at: rtl_test/core_ver2.v(13).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ram_cfg_i'. The port definition is at: rtl_test/core_ver2.v(14).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'data_req_o'. The port definition is at: rtl_test/dmem_interface.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (7) for port 'data_wdata_intg_o'. The port definition is at: rtl_test/dmem_interface.v(21).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# Compiling /tmp/luanle@luanle-ThinkPad-T450s_dpi_407520/linux_x86_64_gcc-11/exportwrapper.c
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_407520/linux_x86_64_gcc-11/vsim_auto_compile.so
#  vcd file beq-01.elf.vcd
#  vcd add -r /*
#  run 100000ns
# Initializing memory tb_ibex_demo_system.u_ibex_demo_system_i.imem_dmem.u_ram.u_impl_generic.#ublk#190621856#57.gen_meminit from file 'ram.vmem'.
#  vcd flush
#  vcd off
#  mem save -o beq-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem
#  quit
# End time: 17:26:03 on Sep 28,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 4

[33m[MAKE] Moving simulation results to /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mv -f "beq-01.elf.mem" "result_test/"
mv -f "beq-01.elf.vcd" "result_test/"
mv -f "transcript" "result_test/"


[32m[MAKE] Simulation completed![0m
[32m[MAKE] Simulation result saved to folder result_test/[0m
[33m[MAKE] See result with command: 'ls result_test'[0m
[33m[MAKE] See simulation wave with command: 'gtkwave result_test/beq-01.elf.vcd'[0m

make[1]: Leaving directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'


====================================================
Timestamp: Th·ª© b·∫£y, 28 Th√°ng 9 nƒÉm 2024 17:25:24 +07
Running rule: all_multiple

make[1]: Entering directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'
make[1]: 'update_test' is up to date.
[33m[MAKE] Updating RAM's content...[0m
cp "vmem/bge-01.elf.vmem" "ram.vmem"

[33m[MAKE] Creating directory: /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mkdir -p "result_test"


[33m[MAKE] Running simulation...[0m
vsim -c -do " \
vsim -c work_test.tb_ibex_demo_system -voptargs=+acc; \
vcd file bge-01.elf.vcd; \
vcd add -r /*; \
run 100000ns; \
vcd flush; \
vcd off; \
mem save -o bge-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem; \
quit"
Reading pref.tcl

# 10.7c

#  vsim -c work_test.tb_ibex_demo_system -voptargs=+acc
# vsim -c work_test.tb_ibex_demo_system -voptargs="+acc" 
# Start time: 17:26:06 on Sep 28,2024
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_407650/linux_x86_64_gcc-11/export_tramp.so
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.ibex_pkg(fast)
# Loading work.tb_ibex_demo_system_sv_unit(fast)
# Loading work.tb_ibex_demo_system(fast)
# Loading work.ibex_demo_system(fast)
# Loading work.bus(fast)
# Loading work.core_ver2(fast)
# Loading work.pc_reg(fast)
# Loading work.pc_modifier(fast)
# Loading work.imem_interface(fast)
# Loading work.adder(fast)
# Loading work.mux_3to1(fast)
# Loading work.compressed_decoder(fast)
# Loading work.if_id_reg(fast)
# Loading work.control_unit(fast)
# Loading work.comparator(fast)
# Loading work.comparator_1bit(fast)
# Loading work.imm_decode(fast)
# Loading work.mux_4to1(fast)
# Loading work.id_exe_reg(fast)
# Loading work.alu(fast)
# Loading work.store_modifier(fast)
# Loading work.exe_mem_reg(fast)
# Loading work.dmem_interface(fast)
# Loading work.load_modifier(fast)
# Loading work.mem_wb_reg(fast)
# Loading work.regfile(fast)
# Loading work.ram_2p(fast)
# Loading work.prim_ram_2p_pkg(fast)
# Loading work.prim_ram_2p(fast)
# Loading work.prim_generic_ram_2p(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'test_en_i'. The port definition is at: rtl_test/core_ver2.v(13).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ram_cfg_i'. The port definition is at: rtl_test/core_ver2.v(14).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'data_req_o'. The port definition is at: rtl_test/dmem_interface.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (7) for port 'data_wdata_intg_o'. The port definition is at: rtl_test/dmem_interface.v(21).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# Compiling /tmp/luanle@luanle-ThinkPad-T450s_dpi_407650/linux_x86_64_gcc-11/exportwrapper.c
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_407650/linux_x86_64_gcc-11/vsim_auto_compile.so
#  vcd file bge-01.elf.vcd
#  vcd add -r /*
#  run 100000ns
# Initializing memory tb_ibex_demo_system.u_ibex_demo_system_i.imem_dmem.u_ram.u_impl_generic.#ublk#190621856#57.gen_meminit from file 'ram.vmem'.
#  vcd flush
#  vcd off
#  mem save -o bge-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem
#  quit
# End time: 17:26:09 on Sep 28,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 4

[33m[MAKE] Moving simulation results to /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mv -f "bge-01.elf.mem" "result_test/"
mv -f "bge-01.elf.vcd" "result_test/"
mv -f "transcript" "result_test/"


[32m[MAKE] Simulation completed![0m
[32m[MAKE] Simulation result saved to folder result_test/[0m
[33m[MAKE] See result with command: 'ls result_test'[0m
[33m[MAKE] See simulation wave with command: 'gtkwave result_test/bge-01.elf.vcd'[0m

make[1]: Leaving directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'


====================================================
Timestamp: Th·ª© b·∫£y, 28 Th√°ng 9 nƒÉm 2024 17:25:24 +07
Running rule: all_multiple

make[1]: Entering directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'
make[1]: 'update_test' is up to date.
[33m[MAKE] Updating RAM's content...[0m
cp "vmem/bgeu-01.elf.vmem" "ram.vmem"

[33m[MAKE] Creating directory: /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mkdir -p "result_test"


[33m[MAKE] Running simulation...[0m
vsim -c -do " \
vsim -c work_test.tb_ibex_demo_system -voptargs=+acc; \
vcd file bgeu-01.elf.vcd; \
vcd add -r /*; \
run 100000ns; \
vcd flush; \
vcd off; \
mem save -o bgeu-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem; \
quit"
Reading pref.tcl

# 10.7c

#  vsim -c work_test.tb_ibex_demo_system -voptargs=+acc
# vsim -c work_test.tb_ibex_demo_system -voptargs="+acc" 
# Start time: 17:26:12 on Sep 28,2024
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_407780/linux_x86_64_gcc-11/export_tramp.so
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.ibex_pkg(fast)
# Loading work.tb_ibex_demo_system_sv_unit(fast)
# Loading work.tb_ibex_demo_system(fast)
# Loading work.ibex_demo_system(fast)
# Loading work.bus(fast)
# Loading work.core_ver2(fast)
# Loading work.pc_reg(fast)
# Loading work.pc_modifier(fast)
# Loading work.imem_interface(fast)
# Loading work.adder(fast)
# Loading work.mux_3to1(fast)
# Loading work.compressed_decoder(fast)
# Loading work.if_id_reg(fast)
# Loading work.control_unit(fast)
# Loading work.comparator(fast)
# Loading work.comparator_1bit(fast)
# Loading work.imm_decode(fast)
# Loading work.mux_4to1(fast)
# Loading work.id_exe_reg(fast)
# Loading work.alu(fast)
# Loading work.store_modifier(fast)
# Loading work.exe_mem_reg(fast)
# Loading work.dmem_interface(fast)
# Loading work.load_modifier(fast)
# Loading work.mem_wb_reg(fast)
# Loading work.regfile(fast)
# Loading work.ram_2p(fast)
# Loading work.prim_ram_2p_pkg(fast)
# Loading work.prim_ram_2p(fast)
# Loading work.prim_generic_ram_2p(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'test_en_i'. The port definition is at: rtl_test/core_ver2.v(13).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ram_cfg_i'. The port definition is at: rtl_test/core_ver2.v(14).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'data_req_o'. The port definition is at: rtl_test/dmem_interface.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (7) for port 'data_wdata_intg_o'. The port definition is at: rtl_test/dmem_interface.v(21).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# Compiling /tmp/luanle@luanle-ThinkPad-T450s_dpi_407780/linux_x86_64_gcc-11/exportwrapper.c
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_407780/linux_x86_64_gcc-11/vsim_auto_compile.so
#  vcd file bgeu-01.elf.vcd
#  vcd add -r /*
#  run 100000ns
# Initializing memory tb_ibex_demo_system.u_ibex_demo_system_i.imem_dmem.u_ram.u_impl_generic.#ublk#190621856#57.gen_meminit from file 'ram.vmem'.
#  vcd flush
#  vcd off
#  mem save -o bgeu-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem
#  quit
# End time: 17:26:15 on Sep 28,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 4

[33m[MAKE] Moving simulation results to /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mv -f "bgeu-01.elf.mem" "result_test/"
mv -f "bgeu-01.elf.vcd" "result_test/"
mv -f "transcript" "result_test/"


[32m[MAKE] Simulation completed![0m
[32m[MAKE] Simulation result saved to folder result_test/[0m
[33m[MAKE] See result with command: 'ls result_test'[0m
[33m[MAKE] See simulation wave with command: 'gtkwave result_test/bgeu-01.elf.vcd'[0m

make[1]: Leaving directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'


====================================================
Timestamp: Th·ª© b·∫£y, 28 Th√°ng 9 nƒÉm 2024 17:25:24 +07
Running rule: all_multiple

make[1]: Entering directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'
make[1]: 'update_test' is up to date.
[33m[MAKE] Updating RAM's content...[0m
cp "vmem/blt-01.elf.vmem" "ram.vmem"

[33m[MAKE] Creating directory: /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mkdir -p "result_test"


[33m[MAKE] Running simulation...[0m
vsim -c -do " \
vsim -c work_test.tb_ibex_demo_system -voptargs=+acc; \
vcd file blt-01.elf.vcd; \
vcd add -r /*; \
run 100000ns; \
vcd flush; \
vcd off; \
mem save -o blt-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem; \
quit"
Reading pref.tcl

# 10.7c

#  vsim -c work_test.tb_ibex_demo_system -voptargs=+acc
# vsim -c work_test.tb_ibex_demo_system -voptargs="+acc" 
# Start time: 17:26:18 on Sep 28,2024
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_407913/linux_x86_64_gcc-11/export_tramp.so
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.ibex_pkg(fast)
# Loading work.tb_ibex_demo_system_sv_unit(fast)
# Loading work.tb_ibex_demo_system(fast)
# Loading work.ibex_demo_system(fast)
# Loading work.bus(fast)
# Loading work.core_ver2(fast)
# Loading work.pc_reg(fast)
# Loading work.pc_modifier(fast)
# Loading work.imem_interface(fast)
# Loading work.adder(fast)
# Loading work.mux_3to1(fast)
# Loading work.compressed_decoder(fast)
# Loading work.if_id_reg(fast)
# Loading work.control_unit(fast)
# Loading work.comparator(fast)
# Loading work.comparator_1bit(fast)
# Loading work.imm_decode(fast)
# Loading work.mux_4to1(fast)
# Loading work.id_exe_reg(fast)
# Loading work.alu(fast)
# Loading work.store_modifier(fast)
# Loading work.exe_mem_reg(fast)
# Loading work.dmem_interface(fast)
# Loading work.load_modifier(fast)
# Loading work.mem_wb_reg(fast)
# Loading work.regfile(fast)
# Loading work.ram_2p(fast)
# Loading work.prim_ram_2p_pkg(fast)
# Loading work.prim_ram_2p(fast)
# Loading work.prim_generic_ram_2p(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'test_en_i'. The port definition is at: rtl_test/core_ver2.v(13).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ram_cfg_i'. The port definition is at: rtl_test/core_ver2.v(14).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'data_req_o'. The port definition is at: rtl_test/dmem_interface.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (7) for port 'data_wdata_intg_o'. The port definition is at: rtl_test/dmem_interface.v(21).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# Compiling /tmp/luanle@luanle-ThinkPad-T450s_dpi_407913/linux_x86_64_gcc-11/exportwrapper.c
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_407913/linux_x86_64_gcc-11/vsim_auto_compile.so
#  vcd file blt-01.elf.vcd
#  vcd add -r /*
#  run 100000ns
# Initializing memory tb_ibex_demo_system.u_ibex_demo_system_i.imem_dmem.u_ram.u_impl_generic.#ublk#190621856#57.gen_meminit from file 'ram.vmem'.
#  vcd flush
#  vcd off
#  mem save -o blt-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem
#  quit
# End time: 17:26:21 on Sep 28,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 4

[33m[MAKE] Moving simulation results to /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mv -f "blt-01.elf.mem" "result_test/"
mv -f "blt-01.elf.vcd" "result_test/"
mv -f "transcript" "result_test/"


[32m[MAKE] Simulation completed![0m
[32m[MAKE] Simulation result saved to folder result_test/[0m
[33m[MAKE] See result with command: 'ls result_test'[0m
[33m[MAKE] See simulation wave with command: 'gtkwave result_test/blt-01.elf.vcd'[0m

make[1]: Leaving directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'


====================================================
Timestamp: Th·ª© b·∫£y, 28 Th√°ng 9 nƒÉm 2024 17:25:24 +07
Running rule: all_multiple

make[1]: Entering directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'
make[1]: 'update_test' is up to date.
[33m[MAKE] Updating RAM's content...[0m
cp "vmem/bltu-01.elf.vmem" "ram.vmem"

[33m[MAKE] Creating directory: /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mkdir -p "result_test"


[33m[MAKE] Running simulation...[0m
vsim -c -do " \
vsim -c work_test.tb_ibex_demo_system -voptargs=+acc; \
vcd file bltu-01.elf.vcd; \
vcd add -r /*; \
run 100000ns; \
vcd flush; \
vcd off; \
mem save -o bltu-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem; \
quit"
Reading pref.tcl

# 10.7c

#  vsim -c work_test.tb_ibex_demo_system -voptargs=+acc
# vsim -c work_test.tb_ibex_demo_system -voptargs="+acc" 
# Start time: 17:26:25 on Sep 28,2024
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_408046/linux_x86_64_gcc-11/export_tramp.so
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.ibex_pkg(fast)
# Loading work.tb_ibex_demo_system_sv_unit(fast)
# Loading work.tb_ibex_demo_system(fast)
# Loading work.ibex_demo_system(fast)
# Loading work.bus(fast)
# Loading work.core_ver2(fast)
# Loading work.pc_reg(fast)
# Loading work.pc_modifier(fast)
# Loading work.imem_interface(fast)
# Loading work.adder(fast)
# Loading work.mux_3to1(fast)
# Loading work.compressed_decoder(fast)
# Loading work.if_id_reg(fast)
# Loading work.control_unit(fast)
# Loading work.comparator(fast)
# Loading work.comparator_1bit(fast)
# Loading work.imm_decode(fast)
# Loading work.mux_4to1(fast)
# Loading work.id_exe_reg(fast)
# Loading work.alu(fast)
# Loading work.store_modifier(fast)
# Loading work.exe_mem_reg(fast)
# Loading work.dmem_interface(fast)
# Loading work.load_modifier(fast)
# Loading work.mem_wb_reg(fast)
# Loading work.regfile(fast)
# Loading work.ram_2p(fast)
# Loading work.prim_ram_2p_pkg(fast)
# Loading work.prim_ram_2p(fast)
# Loading work.prim_generic_ram_2p(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'test_en_i'. The port definition is at: rtl_test/core_ver2.v(13).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ram_cfg_i'. The port definition is at: rtl_test/core_ver2.v(14).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'data_req_o'. The port definition is at: rtl_test/dmem_interface.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (7) for port 'data_wdata_intg_o'. The port definition is at: rtl_test/dmem_interface.v(21).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# Compiling /tmp/luanle@luanle-ThinkPad-T450s_dpi_408046/linux_x86_64_gcc-11/exportwrapper.c
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_408046/linux_x86_64_gcc-11/vsim_auto_compile.so
#  vcd file bltu-01.elf.vcd
#  vcd add -r /*
#  run 100000ns
# Initializing memory tb_ibex_demo_system.u_ibex_demo_system_i.imem_dmem.u_ram.u_impl_generic.#ublk#190621856#57.gen_meminit from file 'ram.vmem'.
#  vcd flush
#  vcd off
#  mem save -o bltu-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem
#  quit
# End time: 17:26:28 on Sep 28,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 4

[33m[MAKE] Moving simulation results to /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mv -f "bltu-01.elf.mem" "result_test/"
mv -f "bltu-01.elf.vcd" "result_test/"
mv -f "transcript" "result_test/"


[32m[MAKE] Simulation completed![0m
[32m[MAKE] Simulation result saved to folder result_test/[0m
[33m[MAKE] See result with command: 'ls result_test'[0m
[33m[MAKE] See simulation wave with command: 'gtkwave result_test/bltu-01.elf.vcd'[0m

make[1]: Leaving directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'


====================================================
Timestamp: Th·ª© b·∫£y, 28 Th√°ng 9 nƒÉm 2024 17:25:24 +07
Running rule: all_multiple

make[1]: Entering directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'
make[1]: 'update_test' is up to date.
[33m[MAKE] Updating RAM's content...[0m
cp "vmem/bne-01.elf.vmem" "ram.vmem"

[33m[MAKE] Creating directory: /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mkdir -p "result_test"


[33m[MAKE] Running simulation...[0m
vsim -c -do " \
vsim -c work_test.tb_ibex_demo_system -voptargs=+acc; \
vcd file bne-01.elf.vcd; \
vcd add -r /*; \
run 100000ns; \
vcd flush; \
vcd off; \
mem save -o bne-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem; \
quit"
Reading pref.tcl

# 10.7c

#  vsim -c work_test.tb_ibex_demo_system -voptargs=+acc
# vsim -c work_test.tb_ibex_demo_system -voptargs="+acc" 
# Start time: 17:26:31 on Sep 28,2024
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_408176/linux_x86_64_gcc-11/export_tramp.so
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.ibex_pkg(fast)
# Loading work.tb_ibex_demo_system_sv_unit(fast)
# Loading work.tb_ibex_demo_system(fast)
# Loading work.ibex_demo_system(fast)
# Loading work.bus(fast)
# Loading work.core_ver2(fast)
# Loading work.pc_reg(fast)
# Loading work.pc_modifier(fast)
# Loading work.imem_interface(fast)
# Loading work.adder(fast)
# Loading work.mux_3to1(fast)
# Loading work.compressed_decoder(fast)
# Loading work.if_id_reg(fast)
# Loading work.control_unit(fast)
# Loading work.comparator(fast)
# Loading work.comparator_1bit(fast)
# Loading work.imm_decode(fast)
# Loading work.mux_4to1(fast)
# Loading work.id_exe_reg(fast)
# Loading work.alu(fast)
# Loading work.store_modifier(fast)
# Loading work.exe_mem_reg(fast)
# Loading work.dmem_interface(fast)
# Loading work.load_modifier(fast)
# Loading work.mem_wb_reg(fast)
# Loading work.regfile(fast)
# Loading work.ram_2p(fast)
# Loading work.prim_ram_2p_pkg(fast)
# Loading work.prim_ram_2p(fast)
# Loading work.prim_generic_ram_2p(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'test_en_i'. The port definition is at: rtl_test/core_ver2.v(13).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ram_cfg_i'. The port definition is at: rtl_test/core_ver2.v(14).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'data_req_o'. The port definition is at: rtl_test/dmem_interface.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (7) for port 'data_wdata_intg_o'. The port definition is at: rtl_test/dmem_interface.v(21).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# Compiling /tmp/luanle@luanle-ThinkPad-T450s_dpi_408176/linux_x86_64_gcc-11/exportwrapper.c
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_408176/linux_x86_64_gcc-11/vsim_auto_compile.so
#  vcd file bne-01.elf.vcd
#  vcd add -r /*
#  run 100000ns
# Initializing memory tb_ibex_demo_system.u_ibex_demo_system_i.imem_dmem.u_ram.u_impl_generic.#ublk#190621856#57.gen_meminit from file 'ram.vmem'.
#  vcd flush
#  vcd off
#  mem save -o bne-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem
#  quit
# End time: 17:26:34 on Sep 28,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 4

[33m[MAKE] Moving simulation results to /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mv -f "bne-01.elf.mem" "result_test/"
mv -f "bne-01.elf.vcd" "result_test/"
mv -f "transcript" "result_test/"


[32m[MAKE] Simulation completed![0m
[32m[MAKE] Simulation result saved to folder result_test/[0m
[33m[MAKE] See result with command: 'ls result_test'[0m
[33m[MAKE] See simulation wave with command: 'gtkwave result_test/bne-01.elf.vcd'[0m

make[1]: Leaving directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'


====================================================
Timestamp: Th·ª© b·∫£y, 28 Th√°ng 9 nƒÉm 2024 17:25:24 +07
Running rule: all_multiple

make[1]: Entering directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'
make[1]: 'update_test' is up to date.
[33m[MAKE] Updating RAM's content...[0m
cp "vmem/fence-01.elf.vmem" "ram.vmem"

[33m[MAKE] Creating directory: /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mkdir -p "result_test"


[33m[MAKE] Running simulation...[0m
vsim -c -do " \
vsim -c work_test.tb_ibex_demo_system -voptargs=+acc; \
vcd file fence-01.elf.vcd; \
vcd add -r /*; \
run 100000ns; \
vcd flush; \
vcd off; \
mem save -o fence-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem; \
quit"
Reading pref.tcl

# 10.7c

#  vsim -c work_test.tb_ibex_demo_system -voptargs=+acc
# vsim -c work_test.tb_ibex_demo_system -voptargs="+acc" 
# Start time: 17:26:38 on Sep 28,2024
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_408306/linux_x86_64_gcc-11/export_tramp.so
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.ibex_pkg(fast)
# Loading work.tb_ibex_demo_system_sv_unit(fast)
# Loading work.tb_ibex_demo_system(fast)
# Loading work.ibex_demo_system(fast)
# Loading work.bus(fast)
# Loading work.core_ver2(fast)
# Loading work.pc_reg(fast)
# Loading work.pc_modifier(fast)
# Loading work.imem_interface(fast)
# Loading work.adder(fast)
# Loading work.mux_3to1(fast)
# Loading work.compressed_decoder(fast)
# Loading work.if_id_reg(fast)
# Loading work.control_unit(fast)
# Loading work.comparator(fast)
# Loading work.comparator_1bit(fast)
# Loading work.imm_decode(fast)
# Loading work.mux_4to1(fast)
# Loading work.id_exe_reg(fast)
# Loading work.alu(fast)
# Loading work.store_modifier(fast)
# Loading work.exe_mem_reg(fast)
# Loading work.dmem_interface(fast)
# Loading work.load_modifier(fast)
# Loading work.mem_wb_reg(fast)
# Loading work.regfile(fast)
# Loading work.ram_2p(fast)
# Loading work.prim_ram_2p_pkg(fast)
# Loading work.prim_ram_2p(fast)
# Loading work.prim_generic_ram_2p(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'test_en_i'. The port definition is at: rtl_test/core_ver2.v(13).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ram_cfg_i'. The port definition is at: rtl_test/core_ver2.v(14).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'data_req_o'. The port definition is at: rtl_test/dmem_interface.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (7) for port 'data_wdata_intg_o'. The port definition is at: rtl_test/dmem_interface.v(21).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# Compiling /tmp/luanle@luanle-ThinkPad-T450s_dpi_408306/linux_x86_64_gcc-11/exportwrapper.c
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_408306/linux_x86_64_gcc-11/vsim_auto_compile.so
#  vcd file fence-01.elf.vcd
#  vcd add -r /*
#  run 100000ns
# Initializing memory tb_ibex_demo_system.u_ibex_demo_system_i.imem_dmem.u_ram.u_impl_generic.#ublk#190621856#57.gen_meminit from file 'ram.vmem'.
#  vcd flush
#  vcd off
#  mem save -o fence-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem
#  quit
# End time: 17:26:41 on Sep 28,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 4

[33m[MAKE] Moving simulation results to /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mv -f "fence-01.elf.mem" "result_test/"
mv -f "fence-01.elf.vcd" "result_test/"
mv -f "transcript" "result_test/"


[32m[MAKE] Simulation completed![0m
[32m[MAKE] Simulation result saved to folder result_test/[0m
[33m[MAKE] See result with command: 'ls result_test'[0m
[33m[MAKE] See simulation wave with command: 'gtkwave result_test/fence-01.elf.vcd'[0m

make[1]: Leaving directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'


====================================================
Timestamp: Th·ª© b·∫£y, 28 Th√°ng 9 nƒÉm 2024 17:25:24 +07
Running rule: all_multiple

make[1]: Entering directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'
make[1]: 'update_test' is up to date.
[33m[MAKE] Updating RAM's content...[0m
cp "vmem/jal-01.elf.vmem" "ram.vmem"

[33m[MAKE] Creating directory: /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mkdir -p "result_test"


[33m[MAKE] Running simulation...[0m
vsim -c -do " \
vsim -c work_test.tb_ibex_demo_system -voptargs=+acc; \
vcd file jal-01.elf.vcd; \
vcd add -r /*; \
run 100000ns; \
vcd flush; \
vcd off; \
mem save -o jal-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem; \
quit"
Reading pref.tcl

# 10.7c

#  vsim -c work_test.tb_ibex_demo_system -voptargs=+acc
# vsim -c work_test.tb_ibex_demo_system -voptargs="+acc" 
# Start time: 17:26:44 on Sep 28,2024
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_408436/linux_x86_64_gcc-11/export_tramp.so
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.ibex_pkg(fast)
# Loading work.tb_ibex_demo_system_sv_unit(fast)
# Loading work.tb_ibex_demo_system(fast)
# Loading work.ibex_demo_system(fast)
# Loading work.bus(fast)
# Loading work.core_ver2(fast)
# Loading work.pc_reg(fast)
# Loading work.pc_modifier(fast)
# Loading work.imem_interface(fast)
# Loading work.adder(fast)
# Loading work.mux_3to1(fast)
# Loading work.compressed_decoder(fast)
# Loading work.if_id_reg(fast)
# Loading work.control_unit(fast)
# Loading work.comparator(fast)
# Loading work.comparator_1bit(fast)
# Loading work.imm_decode(fast)
# Loading work.mux_4to1(fast)
# Loading work.id_exe_reg(fast)
# Loading work.alu(fast)
# Loading work.store_modifier(fast)
# Loading work.exe_mem_reg(fast)
# Loading work.dmem_interface(fast)
# Loading work.load_modifier(fast)
# Loading work.mem_wb_reg(fast)
# Loading work.regfile(fast)
# Loading work.ram_2p(fast)
# Loading work.prim_ram_2p_pkg(fast)
# Loading work.prim_ram_2p(fast)
# Loading work.prim_generic_ram_2p(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'test_en_i'. The port definition is at: rtl_test/core_ver2.v(13).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ram_cfg_i'. The port definition is at: rtl_test/core_ver2.v(14).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'data_req_o'. The port definition is at: rtl_test/dmem_interface.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (7) for port 'data_wdata_intg_o'. The port definition is at: rtl_test/dmem_interface.v(21).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# Compiling /tmp/luanle@luanle-ThinkPad-T450s_dpi_408436/linux_x86_64_gcc-11/exportwrapper.c
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_408436/linux_x86_64_gcc-11/vsim_auto_compile.so
#  vcd file jal-01.elf.vcd
#  vcd add -r /*
#  run 100000ns
# Initializing memory tb_ibex_demo_system.u_ibex_demo_system_i.imem_dmem.u_ram.u_impl_generic.#ublk#190621856#57.gen_meminit from file 'ram.vmem'.
#  vcd flush
#  vcd off
#  mem save -o jal-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem
#  quit
# End time: 17:26:48 on Sep 28,2024, Elapsed time: 0:00:04
# Errors: 0, Warnings: 4

[33m[MAKE] Moving simulation results to /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mv -f "jal-01.elf.mem" "result_test/"
mv -f "jal-01.elf.vcd" "result_test/"
mv -f "transcript" "result_test/"


[32m[MAKE] Simulation completed![0m
[32m[MAKE] Simulation result saved to folder result_test/[0m
[33m[MAKE] See result with command: 'ls result_test'[0m
[33m[MAKE] See simulation wave with command: 'gtkwave result_test/jal-01.elf.vcd'[0m

make[1]: Leaving directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'


====================================================
Timestamp: Th·ª© b·∫£y, 28 Th√°ng 9 nƒÉm 2024 17:25:24 +07
Running rule: all_multiple

make[1]: Entering directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'
make[1]: 'update_test' is up to date.
[33m[MAKE] Updating RAM's content...[0m
cp "vmem/jalr-01.elf.vmem" "ram.vmem"

[33m[MAKE] Creating directory: /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mkdir -p "result_test"


[33m[MAKE] Running simulation...[0m
vsim -c -do " \
vsim -c work_test.tb_ibex_demo_system -voptargs=+acc; \
vcd file jalr-01.elf.vcd; \
vcd add -r /*; \
run 100000ns; \
vcd flush; \
vcd off; \
mem save -o jalr-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem; \
quit"
Reading pref.tcl

# 10.7c

#  vsim -c work_test.tb_ibex_demo_system -voptargs=+acc
# vsim -c work_test.tb_ibex_demo_system -voptargs="+acc" 
# Start time: 17:26:51 on Sep 28,2024
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_408566/linux_x86_64_gcc-11/export_tramp.so
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.ibex_pkg(fast)
# Loading work.tb_ibex_demo_system_sv_unit(fast)
# Loading work.tb_ibex_demo_system(fast)
# Loading work.ibex_demo_system(fast)
# Loading work.bus(fast)
# Loading work.core_ver2(fast)
# Loading work.pc_reg(fast)
# Loading work.pc_modifier(fast)
# Loading work.imem_interface(fast)
# Loading work.adder(fast)
# Loading work.mux_3to1(fast)
# Loading work.compressed_decoder(fast)
# Loading work.if_id_reg(fast)
# Loading work.control_unit(fast)
# Loading work.comparator(fast)
# Loading work.comparator_1bit(fast)
# Loading work.imm_decode(fast)
# Loading work.mux_4to1(fast)
# Loading work.id_exe_reg(fast)
# Loading work.alu(fast)
# Loading work.store_modifier(fast)
# Loading work.exe_mem_reg(fast)
# Loading work.dmem_interface(fast)
# Loading work.load_modifier(fast)
# Loading work.mem_wb_reg(fast)
# Loading work.regfile(fast)
# Loading work.ram_2p(fast)
# Loading work.prim_ram_2p_pkg(fast)
# Loading work.prim_ram_2p(fast)
# Loading work.prim_generic_ram_2p(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'test_en_i'. The port definition is at: rtl_test/core_ver2.v(13).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ram_cfg_i'. The port definition is at: rtl_test/core_ver2.v(14).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'data_req_o'. The port definition is at: rtl_test/dmem_interface.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (7) for port 'data_wdata_intg_o'. The port definition is at: rtl_test/dmem_interface.v(21).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# Compiling /tmp/luanle@luanle-ThinkPad-T450s_dpi_408566/linux_x86_64_gcc-11/exportwrapper.c
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_408566/linux_x86_64_gcc-11/vsim_auto_compile.so
#  vcd file jalr-01.elf.vcd
#  vcd add -r /*
#  run 100000ns
# Initializing memory tb_ibex_demo_system.u_ibex_demo_system_i.imem_dmem.u_ram.u_impl_generic.#ublk#190621856#57.gen_meminit from file 'ram.vmem'.
#  vcd flush
#  vcd off
#  mem save -o jalr-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem
#  quit
# End time: 17:26:54 on Sep 28,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 4

[33m[MAKE] Moving simulation results to /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mv -f "jalr-01.elf.mem" "result_test/"
mv -f "jalr-01.elf.vcd" "result_test/"
mv -f "transcript" "result_test/"


[32m[MAKE] Simulation completed![0m
[32m[MAKE] Simulation result saved to folder result_test/[0m
[33m[MAKE] See result with command: 'ls result_test'[0m
[33m[MAKE] See simulation wave with command: 'gtkwave result_test/jalr-01.elf.vcd'[0m

make[1]: Leaving directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'


====================================================
Timestamp: Th·ª© b·∫£y, 28 Th√°ng 9 nƒÉm 2024 17:25:24 +07
Running rule: all_multiple

make[1]: Entering directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'
make[1]: 'update_test' is up to date.
[33m[MAKE] Updating RAM's content...[0m
cp "vmem/lb-align-01.elf.vmem" "ram.vmem"

[33m[MAKE] Creating directory: /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mkdir -p "result_test"


[33m[MAKE] Running simulation...[0m
vsim -c -do " \
vsim -c work_test.tb_ibex_demo_system -voptargs=+acc; \
vcd file lb-align-01.elf.vcd; \
vcd add -r /*; \
run 100000ns; \
vcd flush; \
vcd off; \
mem save -o lb-align-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem; \
quit"
Reading pref.tcl

# 10.7c

#  vsim -c work_test.tb_ibex_demo_system -voptargs=+acc
# vsim -c work_test.tb_ibex_demo_system -voptargs="+acc" 
# Start time: 17:26:58 on Sep 28,2024
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_408723/linux_x86_64_gcc-11/export_tramp.so
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.ibex_pkg(fast)
# Loading work.tb_ibex_demo_system_sv_unit(fast)
# Loading work.tb_ibex_demo_system(fast)
# Loading work.ibex_demo_system(fast)
# Loading work.bus(fast)
# Loading work.core_ver2(fast)
# Loading work.pc_reg(fast)
# Loading work.pc_modifier(fast)
# Loading work.imem_interface(fast)
# Loading work.adder(fast)
# Loading work.mux_3to1(fast)
# Loading work.compressed_decoder(fast)
# Loading work.if_id_reg(fast)
# Loading work.control_unit(fast)
# Loading work.comparator(fast)
# Loading work.comparator_1bit(fast)
# Loading work.imm_decode(fast)
# Loading work.mux_4to1(fast)
# Loading work.id_exe_reg(fast)
# Loading work.alu(fast)
# Loading work.store_modifier(fast)
# Loading work.exe_mem_reg(fast)
# Loading work.dmem_interface(fast)
# Loading work.load_modifier(fast)
# Loading work.mem_wb_reg(fast)
# Loading work.regfile(fast)
# Loading work.ram_2p(fast)
# Loading work.prim_ram_2p_pkg(fast)
# Loading work.prim_ram_2p(fast)
# Loading work.prim_generic_ram_2p(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'test_en_i'. The port definition is at: rtl_test/core_ver2.v(13).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ram_cfg_i'. The port definition is at: rtl_test/core_ver2.v(14).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'data_req_o'. The port definition is at: rtl_test/dmem_interface.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (7) for port 'data_wdata_intg_o'. The port definition is at: rtl_test/dmem_interface.v(21).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# Compiling /tmp/luanle@luanle-ThinkPad-T450s_dpi_408723/linux_x86_64_gcc-11/exportwrapper.c
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_408723/linux_x86_64_gcc-11/vsim_auto_compile.so
#  vcd file lb-align-01.elf.vcd
#  vcd add -r /*
#  run 100000ns
# Initializing memory tb_ibex_demo_system.u_ibex_demo_system_i.imem_dmem.u_ram.u_impl_generic.#ublk#190621856#57.gen_meminit from file 'ram.vmem'.
#  vcd flush
#  vcd off
#  mem save -o lb-align-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem
#  quit
# End time: 17:27:01 on Sep 28,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 4

[33m[MAKE] Moving simulation results to /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mv -f "lb-align-01.elf.mem" "result_test/"
mv -f "lb-align-01.elf.vcd" "result_test/"
mv -f "transcript" "result_test/"


[32m[MAKE] Simulation completed![0m
[32m[MAKE] Simulation result saved to folder result_test/[0m
[33m[MAKE] See result with command: 'ls result_test'[0m
[33m[MAKE] See simulation wave with command: 'gtkwave result_test/lb-align-01.elf.vcd'[0m

make[1]: Leaving directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'


====================================================
Timestamp: Th·ª© b·∫£y, 28 Th√°ng 9 nƒÉm 2024 17:25:24 +07
Running rule: all_multiple

make[1]: Entering directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'
make[1]: 'update_test' is up to date.
[33m[MAKE] Updating RAM's content...[0m
cp "vmem/lbu-align-01.elf.vmem" "ram.vmem"

[33m[MAKE] Creating directory: /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mkdir -p "result_test"


[33m[MAKE] Running simulation...[0m
vsim -c -do " \
vsim -c work_test.tb_ibex_demo_system -voptargs=+acc; \
vcd file lbu-align-01.elf.vcd; \
vcd add -r /*; \
run 100000ns; \
vcd flush; \
vcd off; \
mem save -o lbu-align-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem; \
quit"
Reading pref.tcl

# 10.7c

#  vsim -c work_test.tb_ibex_demo_system -voptargs=+acc
# vsim -c work_test.tb_ibex_demo_system -voptargs="+acc" 
# Start time: 17:27:05 on Sep 28,2024
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_408868/linux_x86_64_gcc-11/export_tramp.so
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.ibex_pkg(fast)
# Loading work.tb_ibex_demo_system_sv_unit(fast)
# Loading work.tb_ibex_demo_system(fast)
# Loading work.ibex_demo_system(fast)
# Loading work.bus(fast)
# Loading work.core_ver2(fast)
# Loading work.pc_reg(fast)
# Loading work.pc_modifier(fast)
# Loading work.imem_interface(fast)
# Loading work.adder(fast)
# Loading work.mux_3to1(fast)
# Loading work.compressed_decoder(fast)
# Loading work.if_id_reg(fast)
# Loading work.control_unit(fast)
# Loading work.comparator(fast)
# Loading work.comparator_1bit(fast)
# Loading work.imm_decode(fast)
# Loading work.mux_4to1(fast)
# Loading work.id_exe_reg(fast)
# Loading work.alu(fast)
# Loading work.store_modifier(fast)
# Loading work.exe_mem_reg(fast)
# Loading work.dmem_interface(fast)
# Loading work.load_modifier(fast)
# Loading work.mem_wb_reg(fast)
# Loading work.regfile(fast)
# Loading work.ram_2p(fast)
# Loading work.prim_ram_2p_pkg(fast)
# Loading work.prim_ram_2p(fast)
# Loading work.prim_generic_ram_2p(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'test_en_i'. The port definition is at: rtl_test/core_ver2.v(13).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ram_cfg_i'. The port definition is at: rtl_test/core_ver2.v(14).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'data_req_o'. The port definition is at: rtl_test/dmem_interface.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (7) for port 'data_wdata_intg_o'. The port definition is at: rtl_test/dmem_interface.v(21).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# Compiling /tmp/luanle@luanle-ThinkPad-T450s_dpi_408868/linux_x86_64_gcc-11/exportwrapper.c
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_408868/linux_x86_64_gcc-11/vsim_auto_compile.so
#  vcd file lbu-align-01.elf.vcd
#  vcd add -r /*
#  run 100000ns
# Initializing memory tb_ibex_demo_system.u_ibex_demo_system_i.imem_dmem.u_ram.u_impl_generic.#ublk#190621856#57.gen_meminit from file 'ram.vmem'.
#  vcd flush
#  vcd off
#  mem save -o lbu-align-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem
#  quit
# End time: 17:27:08 on Sep 28,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 4

[33m[MAKE] Moving simulation results to /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mv -f "lbu-align-01.elf.mem" "result_test/"
mv -f "lbu-align-01.elf.vcd" "result_test/"
mv -f "transcript" "result_test/"


[32m[MAKE] Simulation completed![0m
[32m[MAKE] Simulation result saved to folder result_test/[0m
[33m[MAKE] See result with command: 'ls result_test'[0m
[33m[MAKE] See simulation wave with command: 'gtkwave result_test/lbu-align-01.elf.vcd'[0m

make[1]: Leaving directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'


====================================================
Timestamp: Th·ª© b·∫£y, 28 Th√°ng 9 nƒÉm 2024 17:25:24 +07
Running rule: all_multiple

make[1]: Entering directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'
make[1]: 'update_test' is up to date.
[33m[MAKE] Updating RAM's content...[0m
cp "vmem/lh-align-01.elf.vmem" "ram.vmem"

[33m[MAKE] Creating directory: /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mkdir -p "result_test"


[33m[MAKE] Running simulation...[0m
vsim -c -do " \
vsim -c work_test.tb_ibex_demo_system -voptargs=+acc; \
vcd file lh-align-01.elf.vcd; \
vcd add -r /*; \
run 100000ns; \
vcd flush; \
vcd off; \
mem save -o lh-align-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem; \
quit"
Reading pref.tcl

# 10.7c

#  vsim -c work_test.tb_ibex_demo_system -voptargs=+acc
# vsim -c work_test.tb_ibex_demo_system -voptargs="+acc" 
# Start time: 17:27:11 on Sep 28,2024
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_409002/linux_x86_64_gcc-11/export_tramp.so
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.ibex_pkg(fast)
# Loading work.tb_ibex_demo_system_sv_unit(fast)
# Loading work.tb_ibex_demo_system(fast)
# Loading work.ibex_demo_system(fast)
# Loading work.bus(fast)
# Loading work.core_ver2(fast)
# Loading work.pc_reg(fast)
# Loading work.pc_modifier(fast)
# Loading work.imem_interface(fast)
# Loading work.adder(fast)
# Loading work.mux_3to1(fast)
# Loading work.compressed_decoder(fast)
# Loading work.if_id_reg(fast)
# Loading work.control_unit(fast)
# Loading work.comparator(fast)
# Loading work.comparator_1bit(fast)
# Loading work.imm_decode(fast)
# Loading work.mux_4to1(fast)
# Loading work.id_exe_reg(fast)
# Loading work.alu(fast)
# Loading work.store_modifier(fast)
# Loading work.exe_mem_reg(fast)
# Loading work.dmem_interface(fast)
# Loading work.load_modifier(fast)
# Loading work.mem_wb_reg(fast)
# Loading work.regfile(fast)
# Loading work.ram_2p(fast)
# Loading work.prim_ram_2p_pkg(fast)
# Loading work.prim_ram_2p(fast)
# Loading work.prim_generic_ram_2p(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'test_en_i'. The port definition is at: rtl_test/core_ver2.v(13).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ram_cfg_i'. The port definition is at: rtl_test/core_ver2.v(14).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'data_req_o'. The port definition is at: rtl_test/dmem_interface.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (7) for port 'data_wdata_intg_o'. The port definition is at: rtl_test/dmem_interface.v(21).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# Compiling /tmp/luanle@luanle-ThinkPad-T450s_dpi_409002/linux_x86_64_gcc-11/exportwrapper.c
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_409002/linux_x86_64_gcc-11/vsim_auto_compile.so
#  vcd file lh-align-01.elf.vcd
#  vcd add -r /*
#  run 100000ns
# Initializing memory tb_ibex_demo_system.u_ibex_demo_system_i.imem_dmem.u_ram.u_impl_generic.#ublk#190621856#57.gen_meminit from file 'ram.vmem'.
#  vcd flush
#  vcd off
#  mem save -o lh-align-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem
#  quit
# End time: 17:27:13 on Sep 28,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 4

[33m[MAKE] Moving simulation results to /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mv -f "lh-align-01.elf.mem" "result_test/"
mv -f "lh-align-01.elf.vcd" "result_test/"
mv -f "transcript" "result_test/"


[32m[MAKE] Simulation completed![0m
[32m[MAKE] Simulation result saved to folder result_test/[0m
[33m[MAKE] See result with command: 'ls result_test'[0m
[33m[MAKE] See simulation wave with command: 'gtkwave result_test/lh-align-01.elf.vcd'[0m

make[1]: Leaving directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'


====================================================
Timestamp: Th·ª© b·∫£y, 28 Th√°ng 9 nƒÉm 2024 17:25:24 +07
Running rule: all_multiple

make[1]: Entering directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'
make[1]: 'update_test' is up to date.
[33m[MAKE] Updating RAM's content...[0m
cp "vmem/lhu-align-01.elf.vmem" "ram.vmem"

[33m[MAKE] Creating directory: /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mkdir -p "result_test"


[33m[MAKE] Running simulation...[0m
vsim -c -do " \
vsim -c work_test.tb_ibex_demo_system -voptargs=+acc; \
vcd file lhu-align-01.elf.vcd; \
vcd add -r /*; \
run 100000ns; \
vcd flush; \
vcd off; \
mem save -o lhu-align-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem; \
quit"
Reading pref.tcl

# 10.7c

#  vsim -c work_test.tb_ibex_demo_system -voptargs=+acc
# vsim -c work_test.tb_ibex_demo_system -voptargs="+acc" 
# Start time: 17:27:16 on Sep 28,2024
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_409132/linux_x86_64_gcc-11/export_tramp.so
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.ibex_pkg(fast)
# Loading work.tb_ibex_demo_system_sv_unit(fast)
# Loading work.tb_ibex_demo_system(fast)
# Loading work.ibex_demo_system(fast)
# Loading work.bus(fast)
# Loading work.core_ver2(fast)
# Loading work.pc_reg(fast)
# Loading work.pc_modifier(fast)
# Loading work.imem_interface(fast)
# Loading work.adder(fast)
# Loading work.mux_3to1(fast)
# Loading work.compressed_decoder(fast)
# Loading work.if_id_reg(fast)
# Loading work.control_unit(fast)
# Loading work.comparator(fast)
# Loading work.comparator_1bit(fast)
# Loading work.imm_decode(fast)
# Loading work.mux_4to1(fast)
# Loading work.id_exe_reg(fast)
# Loading work.alu(fast)
# Loading work.store_modifier(fast)
# Loading work.exe_mem_reg(fast)
# Loading work.dmem_interface(fast)
# Loading work.load_modifier(fast)
# Loading work.mem_wb_reg(fast)
# Loading work.regfile(fast)
# Loading work.ram_2p(fast)
# Loading work.prim_ram_2p_pkg(fast)
# Loading work.prim_ram_2p(fast)
# Loading work.prim_generic_ram_2p(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'test_en_i'. The port definition is at: rtl_test/core_ver2.v(13).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ram_cfg_i'. The port definition is at: rtl_test/core_ver2.v(14).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'data_req_o'. The port definition is at: rtl_test/dmem_interface.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (7) for port 'data_wdata_intg_o'. The port definition is at: rtl_test/dmem_interface.v(21).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# Compiling /tmp/luanle@luanle-ThinkPad-T450s_dpi_409132/linux_x86_64_gcc-11/exportwrapper.c
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_409132/linux_x86_64_gcc-11/vsim_auto_compile.so
#  vcd file lhu-align-01.elf.vcd
#  vcd add -r /*
#  run 100000ns
# Initializing memory tb_ibex_demo_system.u_ibex_demo_system_i.imem_dmem.u_ram.u_impl_generic.#ublk#190621856#57.gen_meminit from file 'ram.vmem'.
#  vcd flush
#  vcd off
#  mem save -o lhu-align-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem
#  quit
# End time: 17:27:19 on Sep 28,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 4

[33m[MAKE] Moving simulation results to /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mv -f "lhu-align-01.elf.mem" "result_test/"
mv -f "lhu-align-01.elf.vcd" "result_test/"
mv -f "transcript" "result_test/"


[32m[MAKE] Simulation completed![0m
[32m[MAKE] Simulation result saved to folder result_test/[0m
[33m[MAKE] See result with command: 'ls result_test'[0m
[33m[MAKE] See simulation wave with command: 'gtkwave result_test/lhu-align-01.elf.vcd'[0m

make[1]: Leaving directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'


====================================================
Timestamp: Th·ª© b·∫£y, 28 Th√°ng 9 nƒÉm 2024 17:25:24 +07
Running rule: all_multiple

make[1]: Entering directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'
make[1]: 'update_test' is up to date.
[33m[MAKE] Updating RAM's content...[0m
cp "vmem/lui-01.elf.vmem" "ram.vmem"

[33m[MAKE] Creating directory: /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mkdir -p "result_test"


[33m[MAKE] Running simulation...[0m
vsim -c -do " \
vsim -c work_test.tb_ibex_demo_system -voptargs=+acc; \
vcd file lui-01.elf.vcd; \
vcd add -r /*; \
run 100000ns; \
vcd flush; \
vcd off; \
mem save -o lui-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem; \
quit"
Reading pref.tcl

# 10.7c

#  vsim -c work_test.tb_ibex_demo_system -voptargs=+acc
# vsim -c work_test.tb_ibex_demo_system -voptargs="+acc" 
# Start time: 17:27:22 on Sep 28,2024
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_409263/linux_x86_64_gcc-11/export_tramp.so
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.ibex_pkg(fast)
# Loading work.tb_ibex_demo_system_sv_unit(fast)
# Loading work.tb_ibex_demo_system(fast)
# Loading work.ibex_demo_system(fast)
# Loading work.bus(fast)
# Loading work.core_ver2(fast)
# Loading work.pc_reg(fast)
# Loading work.pc_modifier(fast)
# Loading work.imem_interface(fast)
# Loading work.adder(fast)
# Loading work.mux_3to1(fast)
# Loading work.compressed_decoder(fast)
# Loading work.if_id_reg(fast)
# Loading work.control_unit(fast)
# Loading work.comparator(fast)
# Loading work.comparator_1bit(fast)
# Loading work.imm_decode(fast)
# Loading work.mux_4to1(fast)
# Loading work.id_exe_reg(fast)
# Loading work.alu(fast)
# Loading work.store_modifier(fast)
# Loading work.exe_mem_reg(fast)
# Loading work.dmem_interface(fast)
# Loading work.load_modifier(fast)
# Loading work.mem_wb_reg(fast)
# Loading work.regfile(fast)
# Loading work.ram_2p(fast)
# Loading work.prim_ram_2p_pkg(fast)
# Loading work.prim_ram_2p(fast)
# Loading work.prim_generic_ram_2p(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'test_en_i'. The port definition is at: rtl_test/core_ver2.v(13).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ram_cfg_i'. The port definition is at: rtl_test/core_ver2.v(14).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'data_req_o'. The port definition is at: rtl_test/dmem_interface.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (7) for port 'data_wdata_intg_o'. The port definition is at: rtl_test/dmem_interface.v(21).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# Compiling /tmp/luanle@luanle-ThinkPad-T450s_dpi_409263/linux_x86_64_gcc-11/exportwrapper.c
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_409263/linux_x86_64_gcc-11/vsim_auto_compile.so
#  vcd file lui-01.elf.vcd
#  vcd add -r /*
#  run 100000ns
# Initializing memory tb_ibex_demo_system.u_ibex_demo_system_i.imem_dmem.u_ram.u_impl_generic.#ublk#190621856#57.gen_meminit from file 'ram.vmem'.
#  vcd flush
#  vcd off
#  mem save -o lui-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem
#  quit
# End time: 17:27:25 on Sep 28,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 4

[33m[MAKE] Moving simulation results to /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mv -f "lui-01.elf.mem" "result_test/"
mv -f "lui-01.elf.vcd" "result_test/"
mv -f "transcript" "result_test/"


[32m[MAKE] Simulation completed![0m
[32m[MAKE] Simulation result saved to folder result_test/[0m
[33m[MAKE] See result with command: 'ls result_test'[0m
[33m[MAKE] See simulation wave with command: 'gtkwave result_test/lui-01.elf.vcd'[0m

make[1]: Leaving directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'


====================================================
Timestamp: Th·ª© b·∫£y, 28 Th√°ng 9 nƒÉm 2024 17:25:24 +07
Running rule: all_multiple

make[1]: Entering directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'
make[1]: 'update_test' is up to date.
[33m[MAKE] Updating RAM's content...[0m
cp "vmem/lw-align-01.elf.vmem" "ram.vmem"

[33m[MAKE] Creating directory: /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mkdir -p "result_test"


[33m[MAKE] Running simulation...[0m
vsim -c -do " \
vsim -c work_test.tb_ibex_demo_system -voptargs=+acc; \
vcd file lw-align-01.elf.vcd; \
vcd add -r /*; \
run 100000ns; \
vcd flush; \
vcd off; \
mem save -o lw-align-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem; \
quit"
Reading pref.tcl

# 10.7c

#  vsim -c work_test.tb_ibex_demo_system -voptargs=+acc
# vsim -c work_test.tb_ibex_demo_system -voptargs="+acc" 
# Start time: 17:27:28 on Sep 28,2024
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_409396/linux_x86_64_gcc-11/export_tramp.so
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.ibex_pkg(fast)
# Loading work.tb_ibex_demo_system_sv_unit(fast)
# Loading work.tb_ibex_demo_system(fast)
# Loading work.ibex_demo_system(fast)
# Loading work.bus(fast)
# Loading work.core_ver2(fast)
# Loading work.pc_reg(fast)
# Loading work.pc_modifier(fast)
# Loading work.imem_interface(fast)
# Loading work.adder(fast)
# Loading work.mux_3to1(fast)
# Loading work.compressed_decoder(fast)
# Loading work.if_id_reg(fast)
# Loading work.control_unit(fast)
# Loading work.comparator(fast)
# Loading work.comparator_1bit(fast)
# Loading work.imm_decode(fast)
# Loading work.mux_4to1(fast)
# Loading work.id_exe_reg(fast)
# Loading work.alu(fast)
# Loading work.store_modifier(fast)
# Loading work.exe_mem_reg(fast)
# Loading work.dmem_interface(fast)
# Loading work.load_modifier(fast)
# Loading work.mem_wb_reg(fast)
# Loading work.regfile(fast)
# Loading work.ram_2p(fast)
# Loading work.prim_ram_2p_pkg(fast)
# Loading work.prim_ram_2p(fast)
# Loading work.prim_generic_ram_2p(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'test_en_i'. The port definition is at: rtl_test/core_ver2.v(13).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ram_cfg_i'. The port definition is at: rtl_test/core_ver2.v(14).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'data_req_o'. The port definition is at: rtl_test/dmem_interface.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (7) for port 'data_wdata_intg_o'. The port definition is at: rtl_test/dmem_interface.v(21).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# Compiling /tmp/luanle@luanle-ThinkPad-T450s_dpi_409396/linux_x86_64_gcc-11/exportwrapper.c
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_409396/linux_x86_64_gcc-11/vsim_auto_compile.so
#  vcd file lw-align-01.elf.vcd
#  vcd add -r /*
#  run 100000ns
# Initializing memory tb_ibex_demo_system.u_ibex_demo_system_i.imem_dmem.u_ram.u_impl_generic.#ublk#190621856#57.gen_meminit from file 'ram.vmem'.
#  vcd flush
#  vcd off
#  mem save -o lw-align-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem
#  quit
# End time: 17:27:31 on Sep 28,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 4

[33m[MAKE] Moving simulation results to /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mv -f "lw-align-01.elf.mem" "result_test/"
mv -f "lw-align-01.elf.vcd" "result_test/"
mv -f "transcript" "result_test/"


[32m[MAKE] Simulation completed![0m
[32m[MAKE] Simulation result saved to folder result_test/[0m
[33m[MAKE] See result with command: 'ls result_test'[0m
[33m[MAKE] See simulation wave with command: 'gtkwave result_test/lw-align-01.elf.vcd'[0m

make[1]: Leaving directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'


====================================================
Timestamp: Th·ª© b·∫£y, 28 Th√°ng 9 nƒÉm 2024 17:25:24 +07
Running rule: all_multiple

make[1]: Entering directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'
make[1]: 'update_test' is up to date.
[33m[MAKE] Updating RAM's content...[0m
cp "vmem/or-01.elf.vmem" "ram.vmem"

[33m[MAKE] Creating directory: /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mkdir -p "result_test"


[33m[MAKE] Running simulation...[0m
vsim -c -do " \
vsim -c work_test.tb_ibex_demo_system -voptargs=+acc; \
vcd file or-01.elf.vcd; \
vcd add -r /*; \
run 100000ns; \
vcd flush; \
vcd off; \
mem save -o or-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem; \
quit"
Reading pref.tcl

# 10.7c

#  vsim -c work_test.tb_ibex_demo_system -voptargs=+acc
# vsim -c work_test.tb_ibex_demo_system -voptargs="+acc" 
# Start time: 17:27:34 on Sep 28,2024
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_409530/linux_x86_64_gcc-11/export_tramp.so
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.ibex_pkg(fast)
# Loading work.tb_ibex_demo_system_sv_unit(fast)
# Loading work.tb_ibex_demo_system(fast)
# Loading work.ibex_demo_system(fast)
# Loading work.bus(fast)
# Loading work.core_ver2(fast)
# Loading work.pc_reg(fast)
# Loading work.pc_modifier(fast)
# Loading work.imem_interface(fast)
# Loading work.adder(fast)
# Loading work.mux_3to1(fast)
# Loading work.compressed_decoder(fast)
# Loading work.if_id_reg(fast)
# Loading work.control_unit(fast)
# Loading work.comparator(fast)
# Loading work.comparator_1bit(fast)
# Loading work.imm_decode(fast)
# Loading work.mux_4to1(fast)
# Loading work.id_exe_reg(fast)
# Loading work.alu(fast)
# Loading work.store_modifier(fast)
# Loading work.exe_mem_reg(fast)
# Loading work.dmem_interface(fast)
# Loading work.load_modifier(fast)
# Loading work.mem_wb_reg(fast)
# Loading work.regfile(fast)
# Loading work.ram_2p(fast)
# Loading work.prim_ram_2p_pkg(fast)
# Loading work.prim_ram_2p(fast)
# Loading work.prim_generic_ram_2p(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'test_en_i'. The port definition is at: rtl_test/core_ver2.v(13).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ram_cfg_i'. The port definition is at: rtl_test/core_ver2.v(14).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'data_req_o'. The port definition is at: rtl_test/dmem_interface.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (7) for port 'data_wdata_intg_o'. The port definition is at: rtl_test/dmem_interface.v(21).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# Compiling /tmp/luanle@luanle-ThinkPad-T450s_dpi_409530/linux_x86_64_gcc-11/exportwrapper.c
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_409530/linux_x86_64_gcc-11/vsim_auto_compile.so
#  vcd file or-01.elf.vcd
#  vcd add -r /*
#  run 100000ns
# Initializing memory tb_ibex_demo_system.u_ibex_demo_system_i.imem_dmem.u_ram.u_impl_generic.#ublk#190621856#57.gen_meminit from file 'ram.vmem'.
#  vcd flush
#  vcd off
#  mem save -o or-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem
#  quit
# End time: 17:27:38 on Sep 28,2024, Elapsed time: 0:00:04
# Errors: 0, Warnings: 4

[33m[MAKE] Moving simulation results to /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mv -f "or-01.elf.mem" "result_test/"
mv -f "or-01.elf.vcd" "result_test/"
mv -f "transcript" "result_test/"


[32m[MAKE] Simulation completed![0m
[32m[MAKE] Simulation result saved to folder result_test/[0m
[33m[MAKE] See result with command: 'ls result_test'[0m
[33m[MAKE] See simulation wave with command: 'gtkwave result_test/or-01.elf.vcd'[0m

make[1]: Leaving directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'


====================================================
Timestamp: Th·ª© b·∫£y, 28 Th√°ng 9 nƒÉm 2024 17:25:24 +07
Running rule: all_multiple

make[1]: Entering directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'
make[1]: 'update_test' is up to date.
[33m[MAKE] Updating RAM's content...[0m
cp "vmem/ori-01.elf.vmem" "ram.vmem"

[33m[MAKE] Creating directory: /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mkdir -p "result_test"


[33m[MAKE] Running simulation...[0m
vsim -c -do " \
vsim -c work_test.tb_ibex_demo_system -voptargs=+acc; \
vcd file ori-01.elf.vcd; \
vcd add -r /*; \
run 100000ns; \
vcd flush; \
vcd off; \
mem save -o ori-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem; \
quit"
Reading pref.tcl

# 10.7c

#  vsim -c work_test.tb_ibex_demo_system -voptargs=+acc
# vsim -c work_test.tb_ibex_demo_system -voptargs="+acc" 
# Start time: 17:27:41 on Sep 28,2024
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_409672/linux_x86_64_gcc-11/export_tramp.so
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.ibex_pkg(fast)
# Loading work.tb_ibex_demo_system_sv_unit(fast)
# Loading work.tb_ibex_demo_system(fast)
# Loading work.ibex_demo_system(fast)
# Loading work.bus(fast)
# Loading work.core_ver2(fast)
# Loading work.pc_reg(fast)
# Loading work.pc_modifier(fast)
# Loading work.imem_interface(fast)
# Loading work.adder(fast)
# Loading work.mux_3to1(fast)
# Loading work.compressed_decoder(fast)
# Loading work.if_id_reg(fast)
# Loading work.control_unit(fast)
# Loading work.comparator(fast)
# Loading work.comparator_1bit(fast)
# Loading work.imm_decode(fast)
# Loading work.mux_4to1(fast)
# Loading work.id_exe_reg(fast)
# Loading work.alu(fast)
# Loading work.store_modifier(fast)
# Loading work.exe_mem_reg(fast)
# Loading work.dmem_interface(fast)
# Loading work.load_modifier(fast)
# Loading work.mem_wb_reg(fast)
# Loading work.regfile(fast)
# Loading work.ram_2p(fast)
# Loading work.prim_ram_2p_pkg(fast)
# Loading work.prim_ram_2p(fast)
# Loading work.prim_generic_ram_2p(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'test_en_i'. The port definition is at: rtl_test/core_ver2.v(13).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ram_cfg_i'. The port definition is at: rtl_test/core_ver2.v(14).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'data_req_o'. The port definition is at: rtl_test/dmem_interface.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (7) for port 'data_wdata_intg_o'. The port definition is at: rtl_test/dmem_interface.v(21).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# Compiling /tmp/luanle@luanle-ThinkPad-T450s_dpi_409672/linux_x86_64_gcc-11/exportwrapper.c
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_409672/linux_x86_64_gcc-11/vsim_auto_compile.so
#  vcd file ori-01.elf.vcd
#  vcd add -r /*
#  run 100000ns
# Initializing memory tb_ibex_demo_system.u_ibex_demo_system_i.imem_dmem.u_ram.u_impl_generic.#ublk#190621856#57.gen_meminit from file 'ram.vmem'.
#  vcd flush
#  vcd off
#  mem save -o ori-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem
#  quit
# End time: 17:27:45 on Sep 28,2024, Elapsed time: 0:00:04
# Errors: 0, Warnings: 4

[33m[MAKE] Moving simulation results to /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mv -f "ori-01.elf.mem" "result_test/"
mv -f "ori-01.elf.vcd" "result_test/"
mv -f "transcript" "result_test/"


[32m[MAKE] Simulation completed![0m
[32m[MAKE] Simulation result saved to folder result_test/[0m
[33m[MAKE] See result with command: 'ls result_test'[0m
[33m[MAKE] See simulation wave with command: 'gtkwave result_test/ori-01.elf.vcd'[0m

make[1]: Leaving directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'


====================================================
Timestamp: Th·ª© b·∫£y, 28 Th√°ng 9 nƒÉm 2024 17:25:24 +07
Running rule: all_multiple

make[1]: Entering directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'
make[1]: 'update_test' is up to date.
[33m[MAKE] Updating RAM's content...[0m
cp "vmem/sb-align-01.elf.vmem" "ram.vmem"

[33m[MAKE] Creating directory: /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mkdir -p "result_test"


[33m[MAKE] Running simulation...[0m
vsim -c -do " \
vsim -c work_test.tb_ibex_demo_system -voptargs=+acc; \
vcd file sb-align-01.elf.vcd; \
vcd add -r /*; \
run 100000ns; \
vcd flush; \
vcd off; \
mem save -o sb-align-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem; \
quit"
Reading pref.tcl

# 10.7c

#  vsim -c work_test.tb_ibex_demo_system -voptargs=+acc
# vsim -c work_test.tb_ibex_demo_system -voptargs="+acc" 
# Start time: 17:27:48 on Sep 28,2024
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_409802/linux_x86_64_gcc-11/export_tramp.so
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.ibex_pkg(fast)
# Loading work.tb_ibex_demo_system_sv_unit(fast)
# Loading work.tb_ibex_demo_system(fast)
# Loading work.ibex_demo_system(fast)
# Loading work.bus(fast)
# Loading work.core_ver2(fast)
# Loading work.pc_reg(fast)
# Loading work.pc_modifier(fast)
# Loading work.imem_interface(fast)
# Loading work.adder(fast)
# Loading work.mux_3to1(fast)
# Loading work.compressed_decoder(fast)
# Loading work.if_id_reg(fast)
# Loading work.control_unit(fast)
# Loading work.comparator(fast)
# Loading work.comparator_1bit(fast)
# Loading work.imm_decode(fast)
# Loading work.mux_4to1(fast)
# Loading work.id_exe_reg(fast)
# Loading work.alu(fast)
# Loading work.store_modifier(fast)
# Loading work.exe_mem_reg(fast)
# Loading work.dmem_interface(fast)
# Loading work.load_modifier(fast)
# Loading work.mem_wb_reg(fast)
# Loading work.regfile(fast)
# Loading work.ram_2p(fast)
# Loading work.prim_ram_2p_pkg(fast)
# Loading work.prim_ram_2p(fast)
# Loading work.prim_generic_ram_2p(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'test_en_i'. The port definition is at: rtl_test/core_ver2.v(13).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ram_cfg_i'. The port definition is at: rtl_test/core_ver2.v(14).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'data_req_o'. The port definition is at: rtl_test/dmem_interface.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (7) for port 'data_wdata_intg_o'. The port definition is at: rtl_test/dmem_interface.v(21).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# Compiling /tmp/luanle@luanle-ThinkPad-T450s_dpi_409802/linux_x86_64_gcc-11/exportwrapper.c
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_409802/linux_x86_64_gcc-11/vsim_auto_compile.so
#  vcd file sb-align-01.elf.vcd
#  vcd add -r /*
#  run 100000ns
# Initializing memory tb_ibex_demo_system.u_ibex_demo_system_i.imem_dmem.u_ram.u_impl_generic.#ublk#190621856#57.gen_meminit from file 'ram.vmem'.
#  vcd flush
#  vcd off
#  mem save -o sb-align-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem
#  quit
# End time: 17:27:51 on Sep 28,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 4

[33m[MAKE] Moving simulation results to /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mv -f "sb-align-01.elf.mem" "result_test/"
mv -f "sb-align-01.elf.vcd" "result_test/"
mv -f "transcript" "result_test/"


[32m[MAKE] Simulation completed![0m
[32m[MAKE] Simulation result saved to folder result_test/[0m
[33m[MAKE] See result with command: 'ls result_test'[0m
[33m[MAKE] See simulation wave with command: 'gtkwave result_test/sb-align-01.elf.vcd'[0m

make[1]: Leaving directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'


====================================================
Timestamp: Th·ª© b·∫£y, 28 Th√°ng 9 nƒÉm 2024 17:25:24 +07
Running rule: all_multiple

make[1]: Entering directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'
make[1]: 'update_test' is up to date.
[33m[MAKE] Updating RAM's content...[0m
cp "vmem/sh-align-01.elf.vmem" "ram.vmem"

[33m[MAKE] Creating directory: /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mkdir -p "result_test"


[33m[MAKE] Running simulation...[0m
vsim -c -do " \
vsim -c work_test.tb_ibex_demo_system -voptargs=+acc; \
vcd file sh-align-01.elf.vcd; \
vcd add -r /*; \
run 100000ns; \
vcd flush; \
vcd off; \
mem save -o sh-align-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem; \
quit"
Reading pref.tcl

# 10.7c

#  vsim -c work_test.tb_ibex_demo_system -voptargs=+acc
# vsim -c work_test.tb_ibex_demo_system -voptargs="+acc" 
# Start time: 17:27:55 on Sep 28,2024
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_409934/linux_x86_64_gcc-11/export_tramp.so
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.ibex_pkg(fast)
# Loading work.tb_ibex_demo_system_sv_unit(fast)
# Loading work.tb_ibex_demo_system(fast)
# Loading work.ibex_demo_system(fast)
# Loading work.bus(fast)
# Loading work.core_ver2(fast)
# Loading work.pc_reg(fast)
# Loading work.pc_modifier(fast)
# Loading work.imem_interface(fast)
# Loading work.adder(fast)
# Loading work.mux_3to1(fast)
# Loading work.compressed_decoder(fast)
# Loading work.if_id_reg(fast)
# Loading work.control_unit(fast)
# Loading work.comparator(fast)
# Loading work.comparator_1bit(fast)
# Loading work.imm_decode(fast)
# Loading work.mux_4to1(fast)
# Loading work.id_exe_reg(fast)
# Loading work.alu(fast)
# Loading work.store_modifier(fast)
# Loading work.exe_mem_reg(fast)
# Loading work.dmem_interface(fast)
# Loading work.load_modifier(fast)
# Loading work.mem_wb_reg(fast)
# Loading work.regfile(fast)
# Loading work.ram_2p(fast)
# Loading work.prim_ram_2p_pkg(fast)
# Loading work.prim_ram_2p(fast)
# Loading work.prim_generic_ram_2p(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'test_en_i'. The port definition is at: rtl_test/core_ver2.v(13).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ram_cfg_i'. The port definition is at: rtl_test/core_ver2.v(14).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'data_req_o'. The port definition is at: rtl_test/dmem_interface.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (7) for port 'data_wdata_intg_o'. The port definition is at: rtl_test/dmem_interface.v(21).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# Compiling /tmp/luanle@luanle-ThinkPad-T450s_dpi_409934/linux_x86_64_gcc-11/exportwrapper.c
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_409934/linux_x86_64_gcc-11/vsim_auto_compile.so
#  vcd file sh-align-01.elf.vcd
#  vcd add -r /*
#  run 100000ns
# Initializing memory tb_ibex_demo_system.u_ibex_demo_system_i.imem_dmem.u_ram.u_impl_generic.#ublk#190621856#57.gen_meminit from file 'ram.vmem'.
#  vcd flush
#  vcd off
#  mem save -o sh-align-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem
#  quit
# End time: 17:27:58 on Sep 28,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 4

[33m[MAKE] Moving simulation results to /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mv -f "sh-align-01.elf.mem" "result_test/"
mv -f "sh-align-01.elf.vcd" "result_test/"
mv -f "transcript" "result_test/"


[32m[MAKE] Simulation completed![0m
[32m[MAKE] Simulation result saved to folder result_test/[0m
[33m[MAKE] See result with command: 'ls result_test'[0m
[33m[MAKE] See simulation wave with command: 'gtkwave result_test/sh-align-01.elf.vcd'[0m

make[1]: Leaving directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'


====================================================
Timestamp: Th·ª© b·∫£y, 28 Th√°ng 9 nƒÉm 2024 17:25:24 +07
Running rule: all_multiple

make[1]: Entering directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'
make[1]: 'update_test' is up to date.
[33m[MAKE] Updating RAM's content...[0m
cp "vmem/sll-01.elf.vmem" "ram.vmem"

[33m[MAKE] Creating directory: /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mkdir -p "result_test"


[33m[MAKE] Running simulation...[0m
vsim -c -do " \
vsim -c work_test.tb_ibex_demo_system -voptargs=+acc; \
vcd file sll-01.elf.vcd; \
vcd add -r /*; \
run 100000ns; \
vcd flush; \
vcd off; \
mem save -o sll-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem; \
quit"
Reading pref.tcl

# 10.7c

#  vsim -c work_test.tb_ibex_demo_system -voptargs=+acc
# vsim -c work_test.tb_ibex_demo_system -voptargs="+acc" 
# Start time: 17:28:01 on Sep 28,2024
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_410064/linux_x86_64_gcc-11/export_tramp.so
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.ibex_pkg(fast)
# Loading work.tb_ibex_demo_system_sv_unit(fast)
# Loading work.tb_ibex_demo_system(fast)
# Loading work.ibex_demo_system(fast)
# Loading work.bus(fast)
# Loading work.core_ver2(fast)
# Loading work.pc_reg(fast)
# Loading work.pc_modifier(fast)
# Loading work.imem_interface(fast)
# Loading work.adder(fast)
# Loading work.mux_3to1(fast)
# Loading work.compressed_decoder(fast)
# Loading work.if_id_reg(fast)
# Loading work.control_unit(fast)
# Loading work.comparator(fast)
# Loading work.comparator_1bit(fast)
# Loading work.imm_decode(fast)
# Loading work.mux_4to1(fast)
# Loading work.id_exe_reg(fast)
# Loading work.alu(fast)
# Loading work.store_modifier(fast)
# Loading work.exe_mem_reg(fast)
# Loading work.dmem_interface(fast)
# Loading work.load_modifier(fast)
# Loading work.mem_wb_reg(fast)
# Loading work.regfile(fast)
# Loading work.ram_2p(fast)
# Loading work.prim_ram_2p_pkg(fast)
# Loading work.prim_ram_2p(fast)
# Loading work.prim_generic_ram_2p(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'test_en_i'. The port definition is at: rtl_test/core_ver2.v(13).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ram_cfg_i'. The port definition is at: rtl_test/core_ver2.v(14).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'data_req_o'. The port definition is at: rtl_test/dmem_interface.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (7) for port 'data_wdata_intg_o'. The port definition is at: rtl_test/dmem_interface.v(21).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# Compiling /tmp/luanle@luanle-ThinkPad-T450s_dpi_410064/linux_x86_64_gcc-11/exportwrapper.c
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_410064/linux_x86_64_gcc-11/vsim_auto_compile.so
#  vcd file sll-01.elf.vcd
#  vcd add -r /*
#  run 100000ns
# Initializing memory tb_ibex_demo_system.u_ibex_demo_system_i.imem_dmem.u_ram.u_impl_generic.#ublk#190621856#57.gen_meminit from file 'ram.vmem'.
#  vcd flush
#  vcd off
#  mem save -o sll-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem
#  quit
# End time: 17:28:04 on Sep 28,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 4

[33m[MAKE] Moving simulation results to /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mv -f "sll-01.elf.mem" "result_test/"
mv -f "sll-01.elf.vcd" "result_test/"
mv -f "transcript" "result_test/"


[32m[MAKE] Simulation completed![0m
[32m[MAKE] Simulation result saved to folder result_test/[0m
[33m[MAKE] See result with command: 'ls result_test'[0m
[33m[MAKE] See simulation wave with command: 'gtkwave result_test/sll-01.elf.vcd'[0m

make[1]: Leaving directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'


====================================================
Timestamp: Th·ª© b·∫£y, 28 Th√°ng 9 nƒÉm 2024 17:25:24 +07
Running rule: all_multiple

make[1]: Entering directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'
make[1]: 'update_test' is up to date.
[33m[MAKE] Updating RAM's content...[0m
cp "vmem/slli-01.elf.vmem" "ram.vmem"

[33m[MAKE] Creating directory: /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mkdir -p "result_test"


[33m[MAKE] Running simulation...[0m
vsim -c -do " \
vsim -c work_test.tb_ibex_demo_system -voptargs=+acc; \
vcd file slli-01.elf.vcd; \
vcd add -r /*; \
run 100000ns; \
vcd flush; \
vcd off; \
mem save -o slli-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem; \
quit"
Reading pref.tcl

# 10.7c

#  vsim -c work_test.tb_ibex_demo_system -voptargs=+acc
# vsim -c work_test.tb_ibex_demo_system -voptargs="+acc" 
# Start time: 17:28:07 on Sep 28,2024
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_410194/linux_x86_64_gcc-11/export_tramp.so
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.ibex_pkg(fast)
# Loading work.tb_ibex_demo_system_sv_unit(fast)
# Loading work.tb_ibex_demo_system(fast)
# Loading work.ibex_demo_system(fast)
# Loading work.bus(fast)
# Loading work.core_ver2(fast)
# Loading work.pc_reg(fast)
# Loading work.pc_modifier(fast)
# Loading work.imem_interface(fast)
# Loading work.adder(fast)
# Loading work.mux_3to1(fast)
# Loading work.compressed_decoder(fast)
# Loading work.if_id_reg(fast)
# Loading work.control_unit(fast)
# Loading work.comparator(fast)
# Loading work.comparator_1bit(fast)
# Loading work.imm_decode(fast)
# Loading work.mux_4to1(fast)
# Loading work.id_exe_reg(fast)
# Loading work.alu(fast)
# Loading work.store_modifier(fast)
# Loading work.exe_mem_reg(fast)
# Loading work.dmem_interface(fast)
# Loading work.load_modifier(fast)
# Loading work.mem_wb_reg(fast)
# Loading work.regfile(fast)
# Loading work.ram_2p(fast)
# Loading work.prim_ram_2p_pkg(fast)
# Loading work.prim_ram_2p(fast)
# Loading work.prim_generic_ram_2p(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'test_en_i'. The port definition is at: rtl_test/core_ver2.v(13).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ram_cfg_i'. The port definition is at: rtl_test/core_ver2.v(14).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'data_req_o'. The port definition is at: rtl_test/dmem_interface.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (7) for port 'data_wdata_intg_o'. The port definition is at: rtl_test/dmem_interface.v(21).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# Compiling /tmp/luanle@luanle-ThinkPad-T450s_dpi_410194/linux_x86_64_gcc-11/exportwrapper.c
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_410194/linux_x86_64_gcc-11/vsim_auto_compile.so
#  vcd file slli-01.elf.vcd
#  vcd add -r /*
#  run 100000ns
# Initializing memory tb_ibex_demo_system.u_ibex_demo_system_i.imem_dmem.u_ram.u_impl_generic.#ublk#190621856#57.gen_meminit from file 'ram.vmem'.
#  vcd flush
#  vcd off
#  mem save -o slli-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem
#  quit
# End time: 17:28:10 on Sep 28,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 4

[33m[MAKE] Moving simulation results to /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mv -f "slli-01.elf.mem" "result_test/"
mv -f "slli-01.elf.vcd" "result_test/"
mv -f "transcript" "result_test/"


[32m[MAKE] Simulation completed![0m
[32m[MAKE] Simulation result saved to folder result_test/[0m
[33m[MAKE] See result with command: 'ls result_test'[0m
[33m[MAKE] See simulation wave with command: 'gtkwave result_test/slli-01.elf.vcd'[0m

make[1]: Leaving directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'


====================================================
Timestamp: Th·ª© b·∫£y, 28 Th√°ng 9 nƒÉm 2024 17:25:24 +07
Running rule: all_multiple

make[1]: Entering directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'
make[1]: 'update_test' is up to date.
[33m[MAKE] Updating RAM's content...[0m
cp "vmem/slt-01.elf.vmem" "ram.vmem"

[33m[MAKE] Creating directory: /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mkdir -p "result_test"


[33m[MAKE] Running simulation...[0m
vsim -c -do " \
vsim -c work_test.tb_ibex_demo_system -voptargs=+acc; \
vcd file slt-01.elf.vcd; \
vcd add -r /*; \
run 100000ns; \
vcd flush; \
vcd off; \
mem save -o slt-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem; \
quit"
Reading pref.tcl

# 10.7c

#  vsim -c work_test.tb_ibex_demo_system -voptargs=+acc
# vsim -c work_test.tb_ibex_demo_system -voptargs="+acc" 
# Start time: 17:28:13 on Sep 28,2024
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_410328/linux_x86_64_gcc-11/export_tramp.so
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.ibex_pkg(fast)
# Loading work.tb_ibex_demo_system_sv_unit(fast)
# Loading work.tb_ibex_demo_system(fast)
# Loading work.ibex_demo_system(fast)
# Loading work.bus(fast)
# Loading work.core_ver2(fast)
# Loading work.pc_reg(fast)
# Loading work.pc_modifier(fast)
# Loading work.imem_interface(fast)
# Loading work.adder(fast)
# Loading work.mux_3to1(fast)
# Loading work.compressed_decoder(fast)
# Loading work.if_id_reg(fast)
# Loading work.control_unit(fast)
# Loading work.comparator(fast)
# Loading work.comparator_1bit(fast)
# Loading work.imm_decode(fast)
# Loading work.mux_4to1(fast)
# Loading work.id_exe_reg(fast)
# Loading work.alu(fast)
# Loading work.store_modifier(fast)
# Loading work.exe_mem_reg(fast)
# Loading work.dmem_interface(fast)
# Loading work.load_modifier(fast)
# Loading work.mem_wb_reg(fast)
# Loading work.regfile(fast)
# Loading work.ram_2p(fast)
# Loading work.prim_ram_2p_pkg(fast)
# Loading work.prim_ram_2p(fast)
# Loading work.prim_generic_ram_2p(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'test_en_i'. The port definition is at: rtl_test/core_ver2.v(13).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ram_cfg_i'. The port definition is at: rtl_test/core_ver2.v(14).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'data_req_o'. The port definition is at: rtl_test/dmem_interface.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (7) for port 'data_wdata_intg_o'. The port definition is at: rtl_test/dmem_interface.v(21).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# Compiling /tmp/luanle@luanle-ThinkPad-T450s_dpi_410328/linux_x86_64_gcc-11/exportwrapper.c
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_410328/linux_x86_64_gcc-11/vsim_auto_compile.so
#  vcd file slt-01.elf.vcd
#  vcd add -r /*
#  run 100000ns
# Initializing memory tb_ibex_demo_system.u_ibex_demo_system_i.imem_dmem.u_ram.u_impl_generic.#ublk#190621856#57.gen_meminit from file 'ram.vmem'.
#  vcd flush
#  vcd off
#  mem save -o slt-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem
#  quit
# End time: 17:28:17 on Sep 28,2024, Elapsed time: 0:00:04
# Errors: 0, Warnings: 4

[33m[MAKE] Moving simulation results to /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mv -f "slt-01.elf.mem" "result_test/"
mv -f "slt-01.elf.vcd" "result_test/"
mv -f "transcript" "result_test/"


[32m[MAKE] Simulation completed![0m
[32m[MAKE] Simulation result saved to folder result_test/[0m
[33m[MAKE] See result with command: 'ls result_test'[0m
[33m[MAKE] See simulation wave with command: 'gtkwave result_test/slt-01.elf.vcd'[0m

make[1]: Leaving directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'


====================================================
Timestamp: Th·ª© b·∫£y, 28 Th√°ng 9 nƒÉm 2024 17:25:24 +07
Running rule: all_multiple

make[1]: Entering directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'
make[1]: 'update_test' is up to date.
[33m[MAKE] Updating RAM's content...[0m
cp "vmem/slti-01.elf.vmem" "ram.vmem"

[33m[MAKE] Creating directory: /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mkdir -p "result_test"


[33m[MAKE] Running simulation...[0m
vsim -c -do " \
vsim -c work_test.tb_ibex_demo_system -voptargs=+acc; \
vcd file slti-01.elf.vcd; \
vcd add -r /*; \
run 100000ns; \
vcd flush; \
vcd off; \
mem save -o slti-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem; \
quit"
Reading pref.tcl

# 10.7c

#  vsim -c work_test.tb_ibex_demo_system -voptargs=+acc
# vsim -c work_test.tb_ibex_demo_system -voptargs="+acc" 
# Start time: 17:28:20 on Sep 28,2024
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_410498/linux_x86_64_gcc-11/export_tramp.so
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.ibex_pkg(fast)
# Loading work.tb_ibex_demo_system_sv_unit(fast)
# Loading work.tb_ibex_demo_system(fast)
# Loading work.ibex_demo_system(fast)
# Loading work.bus(fast)
# Loading work.core_ver2(fast)
# Loading work.pc_reg(fast)
# Loading work.pc_modifier(fast)
# Loading work.imem_interface(fast)
# Loading work.adder(fast)
# Loading work.mux_3to1(fast)
# Loading work.compressed_decoder(fast)
# Loading work.if_id_reg(fast)
# Loading work.control_unit(fast)
# Loading work.comparator(fast)
# Loading work.comparator_1bit(fast)
# Loading work.imm_decode(fast)
# Loading work.mux_4to1(fast)
# Loading work.id_exe_reg(fast)
# Loading work.alu(fast)
# Loading work.store_modifier(fast)
# Loading work.exe_mem_reg(fast)
# Loading work.dmem_interface(fast)
# Loading work.load_modifier(fast)
# Loading work.mem_wb_reg(fast)
# Loading work.regfile(fast)
# Loading work.ram_2p(fast)
# Loading work.prim_ram_2p_pkg(fast)
# Loading work.prim_ram_2p(fast)
# Loading work.prim_generic_ram_2p(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'test_en_i'. The port definition is at: rtl_test/core_ver2.v(13).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ram_cfg_i'. The port definition is at: rtl_test/core_ver2.v(14).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'data_req_o'. The port definition is at: rtl_test/dmem_interface.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (7) for port 'data_wdata_intg_o'. The port definition is at: rtl_test/dmem_interface.v(21).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# Compiling /tmp/luanle@luanle-ThinkPad-T450s_dpi_410498/linux_x86_64_gcc-11/exportwrapper.c
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_410498/linux_x86_64_gcc-11/vsim_auto_compile.so
#  vcd file slti-01.elf.vcd
#  vcd add -r /*
#  run 100000ns
# Initializing memory tb_ibex_demo_system.u_ibex_demo_system_i.imem_dmem.u_ram.u_impl_generic.#ublk#190621856#57.gen_meminit from file 'ram.vmem'.
#  vcd flush
#  vcd off
#  mem save -o slti-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem
#  quit
# End time: 17:28:23 on Sep 28,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 4

[33m[MAKE] Moving simulation results to /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mv -f "slti-01.elf.mem" "result_test/"
mv -f "slti-01.elf.vcd" "result_test/"
mv -f "transcript" "result_test/"


[32m[MAKE] Simulation completed![0m
[32m[MAKE] Simulation result saved to folder result_test/[0m
[33m[MAKE] See result with command: 'ls result_test'[0m
[33m[MAKE] See simulation wave with command: 'gtkwave result_test/slti-01.elf.vcd'[0m

make[1]: Leaving directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'


====================================================
Timestamp: Th·ª© b·∫£y, 28 Th√°ng 9 nƒÉm 2024 17:25:24 +07
Running rule: all_multiple

make[1]: Entering directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'
make[1]: 'update_test' is up to date.
[33m[MAKE] Updating RAM's content...[0m
cp "vmem/sltiu-01.elf.vmem" "ram.vmem"

[33m[MAKE] Creating directory: /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mkdir -p "result_test"


[33m[MAKE] Running simulation...[0m
vsim -c -do " \
vsim -c work_test.tb_ibex_demo_system -voptargs=+acc; \
vcd file sltiu-01.elf.vcd; \
vcd add -r /*; \
run 100000ns; \
vcd flush; \
vcd off; \
mem save -o sltiu-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem; \
quit"
Reading pref.tcl

# 10.7c

#  vsim -c work_test.tb_ibex_demo_system -voptargs=+acc
# vsim -c work_test.tb_ibex_demo_system -voptargs="+acc" 
# Start time: 17:28:26 on Sep 28,2024
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_410643/linux_x86_64_gcc-11/export_tramp.so
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.ibex_pkg(fast)
# Loading work.tb_ibex_demo_system_sv_unit(fast)
# Loading work.tb_ibex_demo_system(fast)
# Loading work.ibex_demo_system(fast)
# Loading work.bus(fast)
# Loading work.core_ver2(fast)
# Loading work.pc_reg(fast)
# Loading work.pc_modifier(fast)
# Loading work.imem_interface(fast)
# Loading work.adder(fast)
# Loading work.mux_3to1(fast)
# Loading work.compressed_decoder(fast)
# Loading work.if_id_reg(fast)
# Loading work.control_unit(fast)
# Loading work.comparator(fast)
# Loading work.comparator_1bit(fast)
# Loading work.imm_decode(fast)
# Loading work.mux_4to1(fast)
# Loading work.id_exe_reg(fast)
# Loading work.alu(fast)
# Loading work.store_modifier(fast)
# Loading work.exe_mem_reg(fast)
# Loading work.dmem_interface(fast)
# Loading work.load_modifier(fast)
# Loading work.mem_wb_reg(fast)
# Loading work.regfile(fast)
# Loading work.ram_2p(fast)
# Loading work.prim_ram_2p_pkg(fast)
# Loading work.prim_ram_2p(fast)
# Loading work.prim_generic_ram_2p(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'test_en_i'. The port definition is at: rtl_test/core_ver2.v(13).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ram_cfg_i'. The port definition is at: rtl_test/core_ver2.v(14).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'data_req_o'. The port definition is at: rtl_test/dmem_interface.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (7) for port 'data_wdata_intg_o'. The port definition is at: rtl_test/dmem_interface.v(21).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# Compiling /tmp/luanle@luanle-ThinkPad-T450s_dpi_410643/linux_x86_64_gcc-11/exportwrapper.c
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_410643/linux_x86_64_gcc-11/vsim_auto_compile.so
#  vcd file sltiu-01.elf.vcd
#  vcd add -r /*
#  run 100000ns
# Initializing memory tb_ibex_demo_system.u_ibex_demo_system_i.imem_dmem.u_ram.u_impl_generic.#ublk#190621856#57.gen_meminit from file 'ram.vmem'.
#  vcd flush
#  vcd off
#  mem save -o sltiu-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem
#  quit
# End time: 17:28:30 on Sep 28,2024, Elapsed time: 0:00:04
# Errors: 0, Warnings: 4

[33m[MAKE] Moving simulation results to /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mv -f "sltiu-01.elf.mem" "result_test/"
mv -f "sltiu-01.elf.vcd" "result_test/"
mv -f "transcript" "result_test/"


[32m[MAKE] Simulation completed![0m
[32m[MAKE] Simulation result saved to folder result_test/[0m
[33m[MAKE] See result with command: 'ls result_test'[0m
[33m[MAKE] See simulation wave with command: 'gtkwave result_test/sltiu-01.elf.vcd'[0m

make[1]: Leaving directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'


====================================================
Timestamp: Th·ª© b·∫£y, 28 Th√°ng 9 nƒÉm 2024 17:25:24 +07
Running rule: all_multiple

make[1]: Entering directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'
make[1]: 'update_test' is up to date.
[33m[MAKE] Updating RAM's content...[0m
cp "vmem/sltu-01.elf.vmem" "ram.vmem"

[33m[MAKE] Creating directory: /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mkdir -p "result_test"


[33m[MAKE] Running simulation...[0m
vsim -c -do " \
vsim -c work_test.tb_ibex_demo_system -voptargs=+acc; \
vcd file sltu-01.elf.vcd; \
vcd add -r /*; \
run 100000ns; \
vcd flush; \
vcd off; \
mem save -o sltu-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem; \
quit"
Reading pref.tcl

# 10.7c

#  vsim -c work_test.tb_ibex_demo_system -voptargs=+acc
# vsim -c work_test.tb_ibex_demo_system -voptargs="+acc" 
# Start time: 17:28:33 on Sep 28,2024
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_410792/linux_x86_64_gcc-11/export_tramp.so
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.ibex_pkg(fast)
# Loading work.tb_ibex_demo_system_sv_unit(fast)
# Loading work.tb_ibex_demo_system(fast)
# Loading work.ibex_demo_system(fast)
# Loading work.bus(fast)
# Loading work.core_ver2(fast)
# Loading work.pc_reg(fast)
# Loading work.pc_modifier(fast)
# Loading work.imem_interface(fast)
# Loading work.adder(fast)
# Loading work.mux_3to1(fast)
# Loading work.compressed_decoder(fast)
# Loading work.if_id_reg(fast)
# Loading work.control_unit(fast)
# Loading work.comparator(fast)
# Loading work.comparator_1bit(fast)
# Loading work.imm_decode(fast)
# Loading work.mux_4to1(fast)
# Loading work.id_exe_reg(fast)
# Loading work.alu(fast)
# Loading work.store_modifier(fast)
# Loading work.exe_mem_reg(fast)
# Loading work.dmem_interface(fast)
# Loading work.load_modifier(fast)
# Loading work.mem_wb_reg(fast)
# Loading work.regfile(fast)
# Loading work.ram_2p(fast)
# Loading work.prim_ram_2p_pkg(fast)
# Loading work.prim_ram_2p(fast)
# Loading work.prim_generic_ram_2p(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'test_en_i'. The port definition is at: rtl_test/core_ver2.v(13).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ram_cfg_i'. The port definition is at: rtl_test/core_ver2.v(14).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'data_req_o'. The port definition is at: rtl_test/dmem_interface.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (7) for port 'data_wdata_intg_o'. The port definition is at: rtl_test/dmem_interface.v(21).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# Compiling /tmp/luanle@luanle-ThinkPad-T450s_dpi_410792/linux_x86_64_gcc-11/exportwrapper.c
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_410792/linux_x86_64_gcc-11/vsim_auto_compile.so
#  vcd file sltu-01.elf.vcd
#  vcd add -r /*
#  run 100000ns
# Initializing memory tb_ibex_demo_system.u_ibex_demo_system_i.imem_dmem.u_ram.u_impl_generic.#ublk#190621856#57.gen_meminit from file 'ram.vmem'.
#  vcd flush
#  vcd off
#  mem save -o sltu-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem
#  quit
# End time: 17:28:37 on Sep 28,2024, Elapsed time: 0:00:04
# Errors: 0, Warnings: 4

[33m[MAKE] Moving simulation results to /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mv -f "sltu-01.elf.mem" "result_test/"
mv -f "sltu-01.elf.vcd" "result_test/"
mv -f "transcript" "result_test/"


[32m[MAKE] Simulation completed![0m
[32m[MAKE] Simulation result saved to folder result_test/[0m
[33m[MAKE] See result with command: 'ls result_test'[0m
[33m[MAKE] See simulation wave with command: 'gtkwave result_test/sltu-01.elf.vcd'[0m

make[1]: Leaving directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'


====================================================
Timestamp: Th·ª© b·∫£y, 28 Th√°ng 9 nƒÉm 2024 17:25:24 +07
Running rule: all_multiple

make[1]: Entering directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'
make[1]: 'update_test' is up to date.
[33m[MAKE] Updating RAM's content...[0m
cp "vmem/sra-01.elf.vmem" "ram.vmem"

[33m[MAKE] Creating directory: /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mkdir -p "result_test"


[33m[MAKE] Running simulation...[0m
vsim -c -do " \
vsim -c work_test.tb_ibex_demo_system -voptargs=+acc; \
vcd file sra-01.elf.vcd; \
vcd add -r /*; \
run 100000ns; \
vcd flush; \
vcd off; \
mem save -o sra-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem; \
quit"
Reading pref.tcl

# 10.7c

#  vsim -c work_test.tb_ibex_demo_system -voptargs=+acc
# vsim -c work_test.tb_ibex_demo_system -voptargs="+acc" 
# Start time: 17:28:40 on Sep 28,2024
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_410922/linux_x86_64_gcc-11/export_tramp.so
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.ibex_pkg(fast)
# Loading work.tb_ibex_demo_system_sv_unit(fast)
# Loading work.tb_ibex_demo_system(fast)
# Loading work.ibex_demo_system(fast)
# Loading work.bus(fast)
# Loading work.core_ver2(fast)
# Loading work.pc_reg(fast)
# Loading work.pc_modifier(fast)
# Loading work.imem_interface(fast)
# Loading work.adder(fast)
# Loading work.mux_3to1(fast)
# Loading work.compressed_decoder(fast)
# Loading work.if_id_reg(fast)
# Loading work.control_unit(fast)
# Loading work.comparator(fast)
# Loading work.comparator_1bit(fast)
# Loading work.imm_decode(fast)
# Loading work.mux_4to1(fast)
# Loading work.id_exe_reg(fast)
# Loading work.alu(fast)
# Loading work.store_modifier(fast)
# Loading work.exe_mem_reg(fast)
# Loading work.dmem_interface(fast)
# Loading work.load_modifier(fast)
# Loading work.mem_wb_reg(fast)
# Loading work.regfile(fast)
# Loading work.ram_2p(fast)
# Loading work.prim_ram_2p_pkg(fast)
# Loading work.prim_ram_2p(fast)
# Loading work.prim_generic_ram_2p(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'test_en_i'. The port definition is at: rtl_test/core_ver2.v(13).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ram_cfg_i'. The port definition is at: rtl_test/core_ver2.v(14).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'data_req_o'. The port definition is at: rtl_test/dmem_interface.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (7) for port 'data_wdata_intg_o'. The port definition is at: rtl_test/dmem_interface.v(21).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# Compiling /tmp/luanle@luanle-ThinkPad-T450s_dpi_410922/linux_x86_64_gcc-11/exportwrapper.c
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_410922/linux_x86_64_gcc-11/vsim_auto_compile.so
#  vcd file sra-01.elf.vcd
#  vcd add -r /*
#  run 100000ns
# Initializing memory tb_ibex_demo_system.u_ibex_demo_system_i.imem_dmem.u_ram.u_impl_generic.#ublk#190621856#57.gen_meminit from file 'ram.vmem'.
#  vcd flush
#  vcd off
#  mem save -o sra-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem
#  quit
# End time: 17:28:43 on Sep 28,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 4

[33m[MAKE] Moving simulation results to /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mv -f "sra-01.elf.mem" "result_test/"
mv -f "sra-01.elf.vcd" "result_test/"
mv -f "transcript" "result_test/"


[32m[MAKE] Simulation completed![0m
[32m[MAKE] Simulation result saved to folder result_test/[0m
[33m[MAKE] See result with command: 'ls result_test'[0m
[33m[MAKE] See simulation wave with command: 'gtkwave result_test/sra-01.elf.vcd'[0m

make[1]: Leaving directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'


====================================================
Timestamp: Th·ª© b·∫£y, 28 Th√°ng 9 nƒÉm 2024 17:25:24 +07
Running rule: all_multiple

make[1]: Entering directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'
make[1]: 'update_test' is up to date.
[33m[MAKE] Updating RAM's content...[0m
cp "vmem/srai-01.elf.vmem" "ram.vmem"

[33m[MAKE] Creating directory: /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mkdir -p "result_test"


[33m[MAKE] Running simulation...[0m
vsim -c -do " \
vsim -c work_test.tb_ibex_demo_system -voptargs=+acc; \
vcd file srai-01.elf.vcd; \
vcd add -r /*; \
run 100000ns; \
vcd flush; \
vcd off; \
mem save -o srai-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem; \
quit"
Reading pref.tcl

# 10.7c

#  vsim -c work_test.tb_ibex_demo_system -voptargs=+acc
# vsim -c work_test.tb_ibex_demo_system -voptargs="+acc" 
# Start time: 17:28:46 on Sep 28,2024
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_411055/linux_x86_64_gcc-11/export_tramp.so
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.ibex_pkg(fast)
# Loading work.tb_ibex_demo_system_sv_unit(fast)
# Loading work.tb_ibex_demo_system(fast)
# Loading work.ibex_demo_system(fast)
# Loading work.bus(fast)
# Loading work.core_ver2(fast)
# Loading work.pc_reg(fast)
# Loading work.pc_modifier(fast)
# Loading work.imem_interface(fast)
# Loading work.adder(fast)
# Loading work.mux_3to1(fast)
# Loading work.compressed_decoder(fast)
# Loading work.if_id_reg(fast)
# Loading work.control_unit(fast)
# Loading work.comparator(fast)
# Loading work.comparator_1bit(fast)
# Loading work.imm_decode(fast)
# Loading work.mux_4to1(fast)
# Loading work.id_exe_reg(fast)
# Loading work.alu(fast)
# Loading work.store_modifier(fast)
# Loading work.exe_mem_reg(fast)
# Loading work.dmem_interface(fast)
# Loading work.load_modifier(fast)
# Loading work.mem_wb_reg(fast)
# Loading work.regfile(fast)
# Loading work.ram_2p(fast)
# Loading work.prim_ram_2p_pkg(fast)
# Loading work.prim_ram_2p(fast)
# Loading work.prim_generic_ram_2p(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'test_en_i'. The port definition is at: rtl_test/core_ver2.v(13).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ram_cfg_i'. The port definition is at: rtl_test/core_ver2.v(14).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'data_req_o'. The port definition is at: rtl_test/dmem_interface.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (7) for port 'data_wdata_intg_o'. The port definition is at: rtl_test/dmem_interface.v(21).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# Compiling /tmp/luanle@luanle-ThinkPad-T450s_dpi_411055/linux_x86_64_gcc-11/exportwrapper.c
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_411055/linux_x86_64_gcc-11/vsim_auto_compile.so
#  vcd file srai-01.elf.vcd
#  vcd add -r /*
#  run 100000ns
# Initializing memory tb_ibex_demo_system.u_ibex_demo_system_i.imem_dmem.u_ram.u_impl_generic.#ublk#190621856#57.gen_meminit from file 'ram.vmem'.
#  vcd flush
#  vcd off
#  mem save -o srai-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem
#  quit
# End time: 17:28:50 on Sep 28,2024, Elapsed time: 0:00:04
# Errors: 0, Warnings: 4

[33m[MAKE] Moving simulation results to /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mv -f "srai-01.elf.mem" "result_test/"
mv -f "srai-01.elf.vcd" "result_test/"
mv -f "transcript" "result_test/"


[32m[MAKE] Simulation completed![0m
[32m[MAKE] Simulation result saved to folder result_test/[0m
[33m[MAKE] See result with command: 'ls result_test'[0m
[33m[MAKE] See simulation wave with command: 'gtkwave result_test/srai-01.elf.vcd'[0m

make[1]: Leaving directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'


====================================================
Timestamp: Th·ª© b·∫£y, 28 Th√°ng 9 nƒÉm 2024 17:25:24 +07
Running rule: all_multiple

make[1]: Entering directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'
make[1]: 'update_test' is up to date.
[33m[MAKE] Updating RAM's content...[0m
cp "vmem/srl-01.elf.vmem" "ram.vmem"

[33m[MAKE] Creating directory: /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mkdir -p "result_test"


[33m[MAKE] Running simulation...[0m
vsim -c -do " \
vsim -c work_test.tb_ibex_demo_system -voptargs=+acc; \
vcd file srl-01.elf.vcd; \
vcd add -r /*; \
run 100000ns; \
vcd flush; \
vcd off; \
mem save -o srl-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem; \
quit"
Reading pref.tcl

# 10.7c

#  vsim -c work_test.tb_ibex_demo_system -voptargs=+acc
# vsim -c work_test.tb_ibex_demo_system -voptargs="+acc" 
# Start time: 17:28:53 on Sep 28,2024
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_411216/linux_x86_64_gcc-11/export_tramp.so
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.ibex_pkg(fast)
# Loading work.tb_ibex_demo_system_sv_unit(fast)
# Loading work.tb_ibex_demo_system(fast)
# Loading work.ibex_demo_system(fast)
# Loading work.bus(fast)
# Loading work.core_ver2(fast)
# Loading work.pc_reg(fast)
# Loading work.pc_modifier(fast)
# Loading work.imem_interface(fast)
# Loading work.adder(fast)
# Loading work.mux_3to1(fast)
# Loading work.compressed_decoder(fast)
# Loading work.if_id_reg(fast)
# Loading work.control_unit(fast)
# Loading work.comparator(fast)
# Loading work.comparator_1bit(fast)
# Loading work.imm_decode(fast)
# Loading work.mux_4to1(fast)
# Loading work.id_exe_reg(fast)
# Loading work.alu(fast)
# Loading work.store_modifier(fast)
# Loading work.exe_mem_reg(fast)
# Loading work.dmem_interface(fast)
# Loading work.load_modifier(fast)
# Loading work.mem_wb_reg(fast)
# Loading work.regfile(fast)
# Loading work.ram_2p(fast)
# Loading work.prim_ram_2p_pkg(fast)
# Loading work.prim_ram_2p(fast)
# Loading work.prim_generic_ram_2p(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'test_en_i'. The port definition is at: rtl_test/core_ver2.v(13).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ram_cfg_i'. The port definition is at: rtl_test/core_ver2.v(14).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'data_req_o'. The port definition is at: rtl_test/dmem_interface.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (7) for port 'data_wdata_intg_o'. The port definition is at: rtl_test/dmem_interface.v(21).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# Compiling /tmp/luanle@luanle-ThinkPad-T450s_dpi_411216/linux_x86_64_gcc-11/exportwrapper.c
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_411216/linux_x86_64_gcc-11/vsim_auto_compile.so
#  vcd file srl-01.elf.vcd
#  vcd add -r /*
#  run 100000ns
# Initializing memory tb_ibex_demo_system.u_ibex_demo_system_i.imem_dmem.u_ram.u_impl_generic.#ublk#190621856#57.gen_meminit from file 'ram.vmem'.
#  vcd flush
#  vcd off
#  mem save -o srl-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem
#  quit
# End time: 17:28:56 on Sep 28,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 4

[33m[MAKE] Moving simulation results to /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mv -f "srl-01.elf.mem" "result_test/"
mv -f "srl-01.elf.vcd" "result_test/"
mv -f "transcript" "result_test/"


[32m[MAKE] Simulation completed![0m
[32m[MAKE] Simulation result saved to folder result_test/[0m
[33m[MAKE] See result with command: 'ls result_test'[0m
[33m[MAKE] See simulation wave with command: 'gtkwave result_test/srl-01.elf.vcd'[0m

make[1]: Leaving directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'


====================================================
Timestamp: Th·ª© b·∫£y, 28 Th√°ng 9 nƒÉm 2024 17:25:24 +07
Running rule: all_multiple

make[1]: Entering directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'
make[1]: 'update_test' is up to date.
[33m[MAKE] Updating RAM's content...[0m
cp "vmem/srli-01.elf.vmem" "ram.vmem"

[33m[MAKE] Creating directory: /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mkdir -p "result_test"


[33m[MAKE] Running simulation...[0m
vsim -c -do " \
vsim -c work_test.tb_ibex_demo_system -voptargs=+acc; \
vcd file srli-01.elf.vcd; \
vcd add -r /*; \
run 100000ns; \
vcd flush; \
vcd off; \
mem save -o srli-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem; \
quit"
Reading pref.tcl

# 10.7c

#  vsim -c work_test.tb_ibex_demo_system -voptargs=+acc
# vsim -c work_test.tb_ibex_demo_system -voptargs="+acc" 
# Start time: 17:28:59 on Sep 28,2024
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_411361/linux_x86_64_gcc-11/export_tramp.so
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.ibex_pkg(fast)
# Loading work.tb_ibex_demo_system_sv_unit(fast)
# Loading work.tb_ibex_demo_system(fast)
# Loading work.ibex_demo_system(fast)
# Loading work.bus(fast)
# Loading work.core_ver2(fast)
# Loading work.pc_reg(fast)
# Loading work.pc_modifier(fast)
# Loading work.imem_interface(fast)
# Loading work.adder(fast)
# Loading work.mux_3to1(fast)
# Loading work.compressed_decoder(fast)
# Loading work.if_id_reg(fast)
# Loading work.control_unit(fast)
# Loading work.comparator(fast)
# Loading work.comparator_1bit(fast)
# Loading work.imm_decode(fast)
# Loading work.mux_4to1(fast)
# Loading work.id_exe_reg(fast)
# Loading work.alu(fast)
# Loading work.store_modifier(fast)
# Loading work.exe_mem_reg(fast)
# Loading work.dmem_interface(fast)
# Loading work.load_modifier(fast)
# Loading work.mem_wb_reg(fast)
# Loading work.regfile(fast)
# Loading work.ram_2p(fast)
# Loading work.prim_ram_2p_pkg(fast)
# Loading work.prim_ram_2p(fast)
# Loading work.prim_generic_ram_2p(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'test_en_i'. The port definition is at: rtl_test/core_ver2.v(13).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ram_cfg_i'. The port definition is at: rtl_test/core_ver2.v(14).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'data_req_o'. The port definition is at: rtl_test/dmem_interface.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (7) for port 'data_wdata_intg_o'. The port definition is at: rtl_test/dmem_interface.v(21).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# Compiling /tmp/luanle@luanle-ThinkPad-T450s_dpi_411361/linux_x86_64_gcc-11/exportwrapper.c
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_411361/linux_x86_64_gcc-11/vsim_auto_compile.so
#  vcd file srli-01.elf.vcd
#  vcd add -r /*
#  run 100000ns
# Initializing memory tb_ibex_demo_system.u_ibex_demo_system_i.imem_dmem.u_ram.u_impl_generic.#ublk#190621856#57.gen_meminit from file 'ram.vmem'.
#  vcd flush
#  vcd off
#  mem save -o srli-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem
#  quit
# End time: 17:29:02 on Sep 28,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 4

[33m[MAKE] Moving simulation results to /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mv -f "srli-01.elf.mem" "result_test/"
mv -f "srli-01.elf.vcd" "result_test/"
mv -f "transcript" "result_test/"


[32m[MAKE] Simulation completed![0m
[32m[MAKE] Simulation result saved to folder result_test/[0m
[33m[MAKE] See result with command: 'ls result_test'[0m
[33m[MAKE] See simulation wave with command: 'gtkwave result_test/srli-01.elf.vcd'[0m

make[1]: Leaving directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'


====================================================
Timestamp: Th·ª© b·∫£y, 28 Th√°ng 9 nƒÉm 2024 17:25:24 +07
Running rule: all_multiple

make[1]: Entering directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'
make[1]: 'update_test' is up to date.
[33m[MAKE] Updating RAM's content...[0m
cp "vmem/sub-01.elf.vmem" "ram.vmem"

[33m[MAKE] Creating directory: /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mkdir -p "result_test"


[33m[MAKE] Running simulation...[0m
vsim -c -do " \
vsim -c work_test.tb_ibex_demo_system -voptargs=+acc; \
vcd file sub-01.elf.vcd; \
vcd add -r /*; \
run 100000ns; \
vcd flush; \
vcd off; \
mem save -o sub-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem; \
quit"
Reading pref.tcl

# 10.7c

#  vsim -c work_test.tb_ibex_demo_system -voptargs=+acc
# vsim -c work_test.tb_ibex_demo_system -voptargs="+acc" 
# Start time: 17:29:05 on Sep 28,2024
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_411506/linux_x86_64_gcc-11/export_tramp.so
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.ibex_pkg(fast)
# Loading work.tb_ibex_demo_system_sv_unit(fast)
# Loading work.tb_ibex_demo_system(fast)
# Loading work.ibex_demo_system(fast)
# Loading work.bus(fast)
# Loading work.core_ver2(fast)
# Loading work.pc_reg(fast)
# Loading work.pc_modifier(fast)
# Loading work.imem_interface(fast)
# Loading work.adder(fast)
# Loading work.mux_3to1(fast)
# Loading work.compressed_decoder(fast)
# Loading work.if_id_reg(fast)
# Loading work.control_unit(fast)
# Loading work.comparator(fast)
# Loading work.comparator_1bit(fast)
# Loading work.imm_decode(fast)
# Loading work.mux_4to1(fast)
# Loading work.id_exe_reg(fast)
# Loading work.alu(fast)
# Loading work.store_modifier(fast)
# Loading work.exe_mem_reg(fast)
# Loading work.dmem_interface(fast)
# Loading work.load_modifier(fast)
# Loading work.mem_wb_reg(fast)
# Loading work.regfile(fast)
# Loading work.ram_2p(fast)
# Loading work.prim_ram_2p_pkg(fast)
# Loading work.prim_ram_2p(fast)
# Loading work.prim_generic_ram_2p(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'test_en_i'. The port definition is at: rtl_test/core_ver2.v(13).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ram_cfg_i'. The port definition is at: rtl_test/core_ver2.v(14).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'data_req_o'. The port definition is at: rtl_test/dmem_interface.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (7) for port 'data_wdata_intg_o'. The port definition is at: rtl_test/dmem_interface.v(21).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# Compiling /tmp/luanle@luanle-ThinkPad-T450s_dpi_411506/linux_x86_64_gcc-11/exportwrapper.c
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_411506/linux_x86_64_gcc-11/vsim_auto_compile.so
#  vcd file sub-01.elf.vcd
#  vcd add -r /*
#  run 100000ns
# Initializing memory tb_ibex_demo_system.u_ibex_demo_system_i.imem_dmem.u_ram.u_impl_generic.#ublk#190621856#57.gen_meminit from file 'ram.vmem'.
#  vcd flush
#  vcd off
#  mem save -o sub-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem
#  quit
# End time: 17:29:09 on Sep 28,2024, Elapsed time: 0:00:04
# Errors: 0, Warnings: 4

[33m[MAKE] Moving simulation results to /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mv -f "sub-01.elf.mem" "result_test/"
mv -f "sub-01.elf.vcd" "result_test/"
mv -f "transcript" "result_test/"


[32m[MAKE] Simulation completed![0m
[32m[MAKE] Simulation result saved to folder result_test/[0m
[33m[MAKE] See result with command: 'ls result_test'[0m
[33m[MAKE] See simulation wave with command: 'gtkwave result_test/sub-01.elf.vcd'[0m

make[1]: Leaving directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'


====================================================
Timestamp: Th·ª© b·∫£y, 28 Th√°ng 9 nƒÉm 2024 17:25:24 +07
Running rule: all_multiple

make[1]: Entering directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'
make[1]: 'update_test' is up to date.
[33m[MAKE] Updating RAM's content...[0m
cp "vmem/sw-align-01.elf.vmem" "ram.vmem"

[33m[MAKE] Creating directory: /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mkdir -p "result_test"


[33m[MAKE] Running simulation...[0m
vsim -c -do " \
vsim -c work_test.tb_ibex_demo_system -voptargs=+acc; \
vcd file sw-align-01.elf.vcd; \
vcd add -r /*; \
run 100000ns; \
vcd flush; \
vcd off; \
mem save -o sw-align-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem; \
quit"
Reading pref.tcl

# 10.7c

#  vsim -c work_test.tb_ibex_demo_system -voptargs=+acc
# vsim -c work_test.tb_ibex_demo_system -voptargs="+acc" 
# Start time: 17:29:12 on Sep 28,2024
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_411651/linux_x86_64_gcc-11/export_tramp.so
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.ibex_pkg(fast)
# Loading work.tb_ibex_demo_system_sv_unit(fast)
# Loading work.tb_ibex_demo_system(fast)
# Loading work.ibex_demo_system(fast)
# Loading work.bus(fast)
# Loading work.core_ver2(fast)
# Loading work.pc_reg(fast)
# Loading work.pc_modifier(fast)
# Loading work.imem_interface(fast)
# Loading work.adder(fast)
# Loading work.mux_3to1(fast)
# Loading work.compressed_decoder(fast)
# Loading work.if_id_reg(fast)
# Loading work.control_unit(fast)
# Loading work.comparator(fast)
# Loading work.comparator_1bit(fast)
# Loading work.imm_decode(fast)
# Loading work.mux_4to1(fast)
# Loading work.id_exe_reg(fast)
# Loading work.alu(fast)
# Loading work.store_modifier(fast)
# Loading work.exe_mem_reg(fast)
# Loading work.dmem_interface(fast)
# Loading work.load_modifier(fast)
# Loading work.mem_wb_reg(fast)
# Loading work.regfile(fast)
# Loading work.ram_2p(fast)
# Loading work.prim_ram_2p_pkg(fast)
# Loading work.prim_ram_2p(fast)
# Loading work.prim_generic_ram_2p(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'test_en_i'. The port definition is at: rtl_test/core_ver2.v(13).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ram_cfg_i'. The port definition is at: rtl_test/core_ver2.v(14).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'data_req_o'. The port definition is at: rtl_test/dmem_interface.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (7) for port 'data_wdata_intg_o'. The port definition is at: rtl_test/dmem_interface.v(21).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# Compiling /tmp/luanle@luanle-ThinkPad-T450s_dpi_411651/linux_x86_64_gcc-11/exportwrapper.c
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_411651/linux_x86_64_gcc-11/vsim_auto_compile.so
#  vcd file sw-align-01.elf.vcd
#  vcd add -r /*
#  run 100000ns
# Initializing memory tb_ibex_demo_system.u_ibex_demo_system_i.imem_dmem.u_ram.u_impl_generic.#ublk#190621856#57.gen_meminit from file 'ram.vmem'.
#  vcd flush
#  vcd off
#  mem save -o sw-align-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem
#  quit
# End time: 17:29:16 on Sep 28,2024, Elapsed time: 0:00:04
# Errors: 0, Warnings: 4

[33m[MAKE] Moving simulation results to /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mv -f "sw-align-01.elf.mem" "result_test/"
mv -f "sw-align-01.elf.vcd" "result_test/"
mv -f "transcript" "result_test/"


[32m[MAKE] Simulation completed![0m
[32m[MAKE] Simulation result saved to folder result_test/[0m
[33m[MAKE] See result with command: 'ls result_test'[0m
[33m[MAKE] See simulation wave with command: 'gtkwave result_test/sw-align-01.elf.vcd'[0m

make[1]: Leaving directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'


====================================================
Timestamp: Th·ª© b·∫£y, 28 Th√°ng 9 nƒÉm 2024 17:25:24 +07
Running rule: all_multiple

make[1]: Entering directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'
make[1]: 'update_test' is up to date.
[33m[MAKE] Updating RAM's content...[0m
cp "vmem/xor-01.elf.vmem" "ram.vmem"

[33m[MAKE] Creating directory: /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mkdir -p "result_test"


[33m[MAKE] Running simulation...[0m
vsim -c -do " \
vsim -c work_test.tb_ibex_demo_system -voptargs=+acc; \
vcd file xor-01.elf.vcd; \
vcd add -r /*; \
run 100000ns; \
vcd flush; \
vcd off; \
mem save -o xor-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem; \
quit"
Reading pref.tcl

# 10.7c

#  vsim -c work_test.tb_ibex_demo_system -voptargs=+acc
# vsim -c work_test.tb_ibex_demo_system -voptargs="+acc" 
# Start time: 17:29:19 on Sep 28,2024
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_411824/linux_x86_64_gcc-11/export_tramp.so
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.ibex_pkg(fast)
# Loading work.tb_ibex_demo_system_sv_unit(fast)
# Loading work.tb_ibex_demo_system(fast)
# Loading work.ibex_demo_system(fast)
# Loading work.bus(fast)
# Loading work.core_ver2(fast)
# Loading work.pc_reg(fast)
# Loading work.pc_modifier(fast)
# Loading work.imem_interface(fast)
# Loading work.adder(fast)
# Loading work.mux_3to1(fast)
# Loading work.compressed_decoder(fast)
# Loading work.if_id_reg(fast)
# Loading work.control_unit(fast)
# Loading work.comparator(fast)
# Loading work.comparator_1bit(fast)
# Loading work.imm_decode(fast)
# Loading work.mux_4to1(fast)
# Loading work.id_exe_reg(fast)
# Loading work.alu(fast)
# Loading work.store_modifier(fast)
# Loading work.exe_mem_reg(fast)
# Loading work.dmem_interface(fast)
# Loading work.load_modifier(fast)
# Loading work.mem_wb_reg(fast)
# Loading work.regfile(fast)
# Loading work.ram_2p(fast)
# Loading work.prim_ram_2p_pkg(fast)
# Loading work.prim_ram_2p(fast)
# Loading work.prim_generic_ram_2p(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'test_en_i'. The port definition is at: rtl_test/core_ver2.v(13).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ram_cfg_i'. The port definition is at: rtl_test/core_ver2.v(14).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'data_req_o'. The port definition is at: rtl_test/dmem_interface.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (7) for port 'data_wdata_intg_o'. The port definition is at: rtl_test/dmem_interface.v(21).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# Compiling /tmp/luanle@luanle-ThinkPad-T450s_dpi_411824/linux_x86_64_gcc-11/exportwrapper.c
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_411824/linux_x86_64_gcc-11/vsim_auto_compile.so
#  vcd file xor-01.elf.vcd
#  vcd add -r /*
#  run 100000ns
# Initializing memory tb_ibex_demo_system.u_ibex_demo_system_i.imem_dmem.u_ram.u_impl_generic.#ublk#190621856#57.gen_meminit from file 'ram.vmem'.
#  vcd flush
#  vcd off
#  mem save -o xor-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem
#  quit
# End time: 17:29:23 on Sep 28,2024, Elapsed time: 0:00:04
# Errors: 0, Warnings: 4

[33m[MAKE] Moving simulation results to /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mv -f "xor-01.elf.mem" "result_test/"
mv -f "xor-01.elf.vcd" "result_test/"
mv -f "transcript" "result_test/"


[32m[MAKE] Simulation completed![0m
[32m[MAKE] Simulation result saved to folder result_test/[0m
[33m[MAKE] See result with command: 'ls result_test'[0m
[33m[MAKE] See simulation wave with command: 'gtkwave result_test/xor-01.elf.vcd'[0m

make[1]: Leaving directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'


====================================================
Timestamp: Th·ª© b·∫£y, 28 Th√°ng 9 nƒÉm 2024 17:25:24 +07
Running rule: all_multiple

make[1]: Entering directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'
make[1]: 'update_test' is up to date.
[33m[MAKE] Updating RAM's content...[0m
cp "vmem/xori-01.elf.vmem" "ram.vmem"

[33m[MAKE] Creating directory: /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mkdir -p "result_test"


[33m[MAKE] Running simulation...[0m
vsim -c -do " \
vsim -c work_test.tb_ibex_demo_system -voptargs=+acc; \
vcd file xori-01.elf.vcd; \
vcd add -r /*; \
run 100000ns; \
vcd flush; \
vcd off; \
mem save -o xori-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem; \
quit"
Reading pref.tcl

# 10.7c

#  vsim -c work_test.tb_ibex_demo_system -voptargs=+acc
# vsim -c work_test.tb_ibex_demo_system -voptargs="+acc" 
# Start time: 17:29:26 on Sep 28,2024
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_411969/linux_x86_64_gcc-11/export_tramp.so
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.ibex_pkg(fast)
# Loading work.tb_ibex_demo_system_sv_unit(fast)
# Loading work.tb_ibex_demo_system(fast)
# Loading work.ibex_demo_system(fast)
# Loading work.bus(fast)
# Loading work.core_ver2(fast)
# Loading work.pc_reg(fast)
# Loading work.pc_modifier(fast)
# Loading work.imem_interface(fast)
# Loading work.adder(fast)
# Loading work.mux_3to1(fast)
# Loading work.compressed_decoder(fast)
# Loading work.if_id_reg(fast)
# Loading work.control_unit(fast)
# Loading work.comparator(fast)
# Loading work.comparator_1bit(fast)
# Loading work.imm_decode(fast)
# Loading work.mux_4to1(fast)
# Loading work.id_exe_reg(fast)
# Loading work.alu(fast)
# Loading work.store_modifier(fast)
# Loading work.exe_mem_reg(fast)
# Loading work.dmem_interface(fast)
# Loading work.load_modifier(fast)
# Loading work.mem_wb_reg(fast)
# Loading work.regfile(fast)
# Loading work.ram_2p(fast)
# Loading work.prim_ram_2p_pkg(fast)
# Loading work.prim_ram_2p(fast)
# Loading work.prim_generic_ram_2p(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'test_en_i'. The port definition is at: rtl_test/core_ver2.v(13).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ram_cfg_i'. The port definition is at: rtl_test/core_ver2.v(14).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'data_req_o'. The port definition is at: rtl_test/dmem_interface.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (7) for port 'data_wdata_intg_o'. The port definition is at: rtl_test/dmem_interface.v(21).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# Compiling /tmp/luanle@luanle-ThinkPad-T450s_dpi_411969/linux_x86_64_gcc-11/exportwrapper.c
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_411969/linux_x86_64_gcc-11/vsim_auto_compile.so
#  vcd file xori-01.elf.vcd
#  vcd add -r /*
#  run 100000ns
# Initializing memory tb_ibex_demo_system.u_ibex_demo_system_i.imem_dmem.u_ram.u_impl_generic.#ublk#190621856#57.gen_meminit from file 'ram.vmem'.
#  vcd flush
#  vcd off
#  mem save -o xori-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem
#  quit
# End time: 17:29:30 on Sep 28,2024, Elapsed time: 0:00:04
# Errors: 0, Warnings: 4

[33m[MAKE] Moving simulation results to /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mv -f "xori-01.elf.mem" "result_test/"
mv -f "xori-01.elf.vcd" "result_test/"
mv -f "transcript" "result_test/"


[32m[MAKE] Simulation completed![0m
[32m[MAKE] Simulation result saved to folder result_test/[0m
[33m[MAKE] See result with command: 'ls result_test'[0m
[33m[MAKE] See simulation wave with command: 'gtkwave result_test/xori-01.elf.vcd'[0m

make[1]: Leaving directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'


====================================================
Timestamp: Th·ª© b·∫£y, 28 Th√°ng 9 nƒÉm 2024 17:32:53 +07
Running rule: all_multiple

make[1]: Entering directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'
[33m[MAKE] Updating RAM's content...[0m
cp "vmem/add-01.elf.vmem" "ram.vmem"

[33m[MAKE] Creating directory: /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_ref[0m
mkdir -p "result_ref"


[33m[MAKE] Running simulation...[0m
vsim -c -do " \
vsim -c work_ref.tb_ibex_demo_system -voptargs=+acc; \
vcd file add-01.elf.vcd; \
vcd add -r /*; \
run 100000ns; \
vcd flush; \
vcd off; \
mem save -o add-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem; \
quit"
Reading pref.tcl

# 10.7c

#  vsim -c work_ref.tb_ibex_demo_system -voptargs=+acc
# vsim -c work_ref.tb_ibex_demo_system -voptargs="+acc" 
# Start time: 17:32:57 on Sep 28,2024
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_412620/linux_x86_64_gcc-11/export_tramp.so
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.ibex_pkg(fast)
# Loading work.tb_ibex_demo_system_sv_unit(fast)
# Loading work.tb_ibex_demo_system(fast)
# Loading work.ibex_demo_system(fast)
# Loading work.bus(fast)
# Loading work.prim_secded_pkg(fast)
# Loading work.prim_ram_1p_pkg(fast)
# Loading work.ibex_top_sv_unit(fast)
# Loading work.ibex_top(fast)
# Loading work.prim_pkg(fast)
# Loading work.prim_clock_gating_sv_unit(fast)
# Loading work.prim_clock_gating(fast)
# Loading work.prim_generic_clock_gating(fast)
# Loading work.prim_buf(fast)
# Loading work.prim_generic_buf(fast)
# Loading work.prim_buf(fast__1)
# Loading work.prim_generic_buf(fast__1)
# Loading work.ibex_core_sv_unit(fast)
# Loading work.ibex_core(fast)
# Loading work.ibex_if_stage_sv_unit(fast)
# Loading work.ibex_if_stage(fast)
# Loading work.ibex_prefetch_buffer(fast)
# Loading work.ibex_fetch_fifo(fast)
# Loading work.ibex_compressed_decoder_sv_unit(fast)
# Loading work.ibex_compressed_decoder(fast)
# Loading work.ibex_id_stage_sv_unit(fast)
# Loading work.ibex_id_stage(fast)
# Loading work.ibex_decoder(fast)
# Loading work.ibex_controller(fast)
# Loading work.ibex_ex_block_sv_unit(fast)
# Loading work.ibex_ex_block(fast)
# Loading work.ibex_alu_sv_unit(fast)
# Loading work.ibex_alu(fast)
# Loading work.ibex_multdiv_fast_sv_unit(fast)
# Loading work.ibex_multdiv_fast(fast)
# Loading work.ibex_load_store_unit(fast)
# Loading work.ibex_wb_stage_sv_unit(fast)
# Loading work.ibex_wb_stage(fast)
# Loading work.ibex_cs_registers(fast)
# Loading work.ibex_csr(fast)
# Loading work.ibex_csr(fast__1)
# Loading work.ibex_csr(fast__2)
# Loading work.ibex_csr(fast__3)
# Loading work.ibex_csr(fast__4)
# Loading work.ibex_csr(fast__5)
# Loading work.ibex_csr(fast__6)
# Loading work.ibex_counter(fast)
# Loading work.ibex_counter(fast__1)
# Loading work.ibex_counter(fast__2)
# Loading work.ibex_counter(fast__3)
# Loading work.ibex_csr(fast__7)
# Loading work.ibex_register_file_ff(fast)
# Loading work.ram_2p(fast)
# Loading work.prim_ram_2p_pkg(fast)
# Loading work.prim_ram_2p(fast)
# Loading work.prim_generic_ram_2p(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'test_en_i'. The port definition is at: rtl_ref/ibex_top.sv(54).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_ref/ibex_demo_system.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (32) for port 'ram_cfg_i'. The port definition is at: rtl_ref/ibex_top.sv(55).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_ref/ibex_demo_system.sv Line: 239
# Compiling /tmp/luanle@luanle-ThinkPad-T450s_dpi_412620/linux_x86_64_gcc-11/exportwrapper.c
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_412620/linux_x86_64_gcc-11/vsim_auto_compile.so
#  vcd file add-01.elf.vcd
#  vcd add -r /*
#  run 100000ns
# Initializing memory tb_ibex_demo_system.u_ibex_demo_system_i.imem_dmem.u_ram.u_impl_generic.#ublk#190621856#57.gen_meminit from file 'ram.vmem'.
#  vcd flush
#  vcd off
#  mem save -o add-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem
#  quit
# End time: 17:33:02 on Sep 28,2024, Elapsed time: 0:00:05
# Errors: 0, Warnings: 2, Suppressed Warnings: 15

[33m[MAKE] Moving simulation results to /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_ref[0m
mv -f "add-01.elf.mem" "result_ref/"
mv -f "add-01.elf.vcd" "result_ref/"
mv -f "transcript" "result_ref/"


[32m[MAKE] Simulation completed![0m
[32m[MAKE] Simulation result saved to folder result_ref/[0m
[33m[MAKE] See result with command: 'ls result_ref'[0m
[33m[MAKE] See simulation wave with command: 'gtkwave result_ref/add-01.elf.vcd'[0m

make[1]: Leaving directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'


====================================================
Timestamp: Th·ª© b·∫£y, 28 Th√°ng 9 nƒÉm 2024 17:32:53 +07
Running rule: all_multiple

make[1]: Entering directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'
[33m[MAKE] Updating RAM's content...[0m
cp "vmem/addi-01.elf.vmem" "ram.vmem"

[33m[MAKE] Creating directory: /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_ref[0m
mkdir -p "result_ref"


[33m[MAKE] Running simulation...[0m
vsim -c -do " \
vsim -c work_ref.tb_ibex_demo_system -voptargs=+acc; \
vcd file addi-01.elf.vcd; \
vcd add -r /*; \
run 100000ns; \
vcd flush; \
vcd off; \
mem save -o addi-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem; \
quit"
Reading pref.tcl

# 10.7c

#  vsim -c work_ref.tb_ibex_demo_system -voptargs=+acc
# vsim -c work_ref.tb_ibex_demo_system -voptargs="+acc" 
# Start time: 17:33:05 on Sep 28,2024
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_412771/linux_x86_64_gcc-11/export_tramp.so
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.ibex_pkg(fast)
# Loading work.tb_ibex_demo_system_sv_unit(fast)
# Loading work.tb_ibex_demo_system(fast)
# Loading work.ibex_demo_system(fast)
# Loading work.bus(fast)
# Loading work.prim_secded_pkg(fast)
# Loading work.prim_ram_1p_pkg(fast)
# Loading work.ibex_top_sv_unit(fast)
# Loading work.ibex_top(fast)
# Loading work.prim_pkg(fast)
# Loading work.prim_clock_gating_sv_unit(fast)
# Loading work.prim_clock_gating(fast)
# Loading work.prim_generic_clock_gating(fast)
# Loading work.prim_buf(fast)
# Loading work.prim_generic_buf(fast)
# Loading work.prim_buf(fast__1)
# Loading work.prim_generic_buf(fast__1)
# Loading work.ibex_core_sv_unit(fast)
# Loading work.ibex_core(fast)
# Loading work.ibex_if_stage_sv_unit(fast)
# Loading work.ibex_if_stage(fast)
# Loading work.ibex_prefetch_buffer(fast)
# Loading work.ibex_fetch_fifo(fast)
# Loading work.ibex_compressed_decoder_sv_unit(fast)
# Loading work.ibex_compressed_decoder(fast)
# Loading work.ibex_id_stage_sv_unit(fast)
# Loading work.ibex_id_stage(fast)
# Loading work.ibex_decoder(fast)
# Loading work.ibex_controller(fast)
# Loading work.ibex_ex_block_sv_unit(fast)
# Loading work.ibex_ex_block(fast)
# Loading work.ibex_alu_sv_unit(fast)
# Loading work.ibex_alu(fast)
# Loading work.ibex_multdiv_fast_sv_unit(fast)
# Loading work.ibex_multdiv_fast(fast)
# Loading work.ibex_load_store_unit(fast)
# Loading work.ibex_wb_stage_sv_unit(fast)
# Loading work.ibex_wb_stage(fast)
# Loading work.ibex_cs_registers(fast)
# Loading work.ibex_csr(fast)
# Loading work.ibex_csr(fast__1)
# Loading work.ibex_csr(fast__2)
# Loading work.ibex_csr(fast__3)
# Loading work.ibex_csr(fast__4)
# Loading work.ibex_csr(fast__5)
# Loading work.ibex_csr(fast__6)
# Loading work.ibex_counter(fast)
# Loading work.ibex_counter(fast__1)
# Loading work.ibex_counter(fast__2)
# Loading work.ibex_counter(fast__3)
# Loading work.ibex_csr(fast__7)
# Loading work.ibex_register_file_ff(fast)
# Loading work.ram_2p(fast)
# Loading work.prim_ram_2p_pkg(fast)
# Loading work.prim_ram_2p(fast)
# Loading work.prim_generic_ram_2p(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'test_en_i'. The port definition is at: rtl_ref/ibex_top.sv(54).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_ref/ibex_demo_system.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (32) for port 'ram_cfg_i'. The port definition is at: rtl_ref/ibex_top.sv(55).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_ref/ibex_demo_system.sv Line: 239
# Compiling /tmp/luanle@luanle-ThinkPad-T450s_dpi_412771/linux_x86_64_gcc-11/exportwrapper.c
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_412771/linux_x86_64_gcc-11/vsim_auto_compile.so
#  vcd file addi-01.elf.vcd
#  vcd add -r /*
#  run 100000ns
# Initializing memory tb_ibex_demo_system.u_ibex_demo_system_i.imem_dmem.u_ram.u_impl_generic.#ublk#190621856#57.gen_meminit from file 'ram.vmem'.
#  vcd flush
#  vcd off
#  mem save -o addi-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem
#  quit
# End time: 17:33:09 on Sep 28,2024, Elapsed time: 0:00:04
# Errors: 0, Warnings: 2

[33m[MAKE] Moving simulation results to /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_ref[0m
mv -f "addi-01.elf.mem" "result_ref/"
mv -f "addi-01.elf.vcd" "result_ref/"
mv -f "transcript" "result_ref/"


[32m[MAKE] Simulation completed![0m
[32m[MAKE] Simulation result saved to folder result_ref/[0m
[33m[MAKE] See result with command: 'ls result_ref'[0m
[33m[MAKE] See simulation wave with command: 'gtkwave result_ref/addi-01.elf.vcd'[0m

make[1]: Leaving directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'


====================================================
Timestamp: Th·ª© b·∫£y, 28 Th√°ng 9 nƒÉm 2024 17:32:53 +07
Running rule: all_multiple

make[1]: Entering directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'
[33m[MAKE] Updating RAM's content...[0m
cp "vmem/and-01.elf.vmem" "ram.vmem"

[33m[MAKE] Creating directory: /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_ref[0m
mkdir -p "result_ref"


[33m[MAKE] Running simulation...[0m
vsim -c -do " \
vsim -c work_ref.tb_ibex_demo_system -voptargs=+acc; \
vcd file and-01.elf.vcd; \
vcd add -r /*; \
run 100000ns; \
vcd flush; \
vcd off; \
mem save -o and-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem; \
quit"
Reading pref.tcl

# 10.7c

#  vsim -c work_ref.tb_ibex_demo_system -voptargs=+acc
# vsim -c work_ref.tb_ibex_demo_system -voptargs="+acc" 
# Start time: 17:33:12 on Sep 28,2024
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_412931/linux_x86_64_gcc-11/export_tramp.so
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.ibex_pkg(fast)
# Loading work.tb_ibex_demo_system_sv_unit(fast)
# Loading work.tb_ibex_demo_system(fast)
# Loading work.ibex_demo_system(fast)
# Loading work.bus(fast)
# Loading work.prim_secded_pkg(fast)
# Loading work.prim_ram_1p_pkg(fast)
# Loading work.ibex_top_sv_unit(fast)
# Loading work.ibex_top(fast)
# Loading work.prim_pkg(fast)
# Loading work.prim_clock_gating_sv_unit(fast)
# Loading work.prim_clock_gating(fast)
# Loading work.prim_generic_clock_gating(fast)
# Loading work.prim_buf(fast)
# Loading work.prim_generic_buf(fast)
# Loading work.prim_buf(fast__1)
# Loading work.prim_generic_buf(fast__1)
# Loading work.ibex_core_sv_unit(fast)
# Loading work.ibex_core(fast)
# Loading work.ibex_if_stage_sv_unit(fast)
# Loading work.ibex_if_stage(fast)
# Loading work.ibex_prefetch_buffer(fast)
# Loading work.ibex_fetch_fifo(fast)
# Loading work.ibex_compressed_decoder_sv_unit(fast)
# Loading work.ibex_compressed_decoder(fast)
# Loading work.ibex_id_stage_sv_unit(fast)
# Loading work.ibex_id_stage(fast)
# Loading work.ibex_decoder(fast)
# Loading work.ibex_controller(fast)
# Loading work.ibex_ex_block_sv_unit(fast)
# Loading work.ibex_ex_block(fast)
# Loading work.ibex_alu_sv_unit(fast)
# Loading work.ibex_alu(fast)
# Loading work.ibex_multdiv_fast_sv_unit(fast)
# Loading work.ibex_multdiv_fast(fast)
# Loading work.ibex_load_store_unit(fast)
# Loading work.ibex_wb_stage_sv_unit(fast)
# Loading work.ibex_wb_stage(fast)
# Loading work.ibex_cs_registers(fast)
# Loading work.ibex_csr(fast)
# Loading work.ibex_csr(fast__1)
# Loading work.ibex_csr(fast__2)
# Loading work.ibex_csr(fast__3)
# Loading work.ibex_csr(fast__4)
# Loading work.ibex_csr(fast__5)
# Loading work.ibex_csr(fast__6)
# Loading work.ibex_counter(fast)
# Loading work.ibex_counter(fast__1)
# Loading work.ibex_counter(fast__2)
# Loading work.ibex_counter(fast__3)
# Loading work.ibex_csr(fast__7)
# Loading work.ibex_register_file_ff(fast)
# Loading work.ram_2p(fast)
# Loading work.prim_ram_2p_pkg(fast)
# Loading work.prim_ram_2p(fast)
# Loading work.prim_generic_ram_2p(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'test_en_i'. The port definition is at: rtl_ref/ibex_top.sv(54).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_ref/ibex_demo_system.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (32) for port 'ram_cfg_i'. The port definition is at: rtl_ref/ibex_top.sv(55).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_ref/ibex_demo_system.sv Line: 239
# Compiling /tmp/luanle@luanle-ThinkPad-T450s_dpi_412931/linux_x86_64_gcc-11/exportwrapper.c
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_412931/linux_x86_64_gcc-11/vsim_auto_compile.so
#  vcd file and-01.elf.vcd
#  vcd add -r /*
#  run 100000ns
# Initializing memory tb_ibex_demo_system.u_ibex_demo_system_i.imem_dmem.u_ram.u_impl_generic.#ublk#190621856#57.gen_meminit from file 'ram.vmem'.
#  vcd flush
#  vcd off
#  mem save -o and-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem
#  quit
# End time: 17:33:17 on Sep 28,2024, Elapsed time: 0:00:05
# Errors: 0, Warnings: 2

[33m[MAKE] Moving simulation results to /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_ref[0m
mv -f "and-01.elf.mem" "result_ref/"
mv -f "and-01.elf.vcd" "result_ref/"
mv -f "transcript" "result_ref/"


[32m[MAKE] Simulation completed![0m
[32m[MAKE] Simulation result saved to folder result_ref/[0m
[33m[MAKE] See result with command: 'ls result_ref'[0m
[33m[MAKE] See simulation wave with command: 'gtkwave result_ref/and-01.elf.vcd'[0m

make[1]: Leaving directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'


====================================================
Timestamp: Th·ª© b·∫£y, 28 Th√°ng 9 nƒÉm 2024 17:32:53 +07
Running rule: all_multiple

make[1]: Entering directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'
[33m[MAKE] Updating RAM's content...[0m
cp "vmem/andi-01.elf.vmem" "ram.vmem"

[33m[MAKE] Creating directory: /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_ref[0m
mkdir -p "result_ref"


[33m[MAKE] Running simulation...[0m
vsim -c -do " \
vsim -c work_ref.tb_ibex_demo_system -voptargs=+acc; \
vcd file andi-01.elf.vcd; \
vcd add -r /*; \
run 100000ns; \
vcd flush; \
vcd off; \
mem save -o andi-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem; \
quit"
Reading pref.tcl

# 10.7c

#  vsim -c work_ref.tb_ibex_demo_system -voptargs=+acc
# vsim -c work_ref.tb_ibex_demo_system -voptargs="+acc" 
# Start time: 17:33:20 on Sep 28,2024
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_413076/linux_x86_64_gcc-11/export_tramp.so
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.ibex_pkg(fast)
# Loading work.tb_ibex_demo_system_sv_unit(fast)
# Loading work.tb_ibex_demo_system(fast)
# Loading work.ibex_demo_system(fast)
# Loading work.bus(fast)
# Loading work.prim_secded_pkg(fast)
# Loading work.prim_ram_1p_pkg(fast)
# Loading work.ibex_top_sv_unit(fast)
# Loading work.ibex_top(fast)
# Loading work.prim_pkg(fast)
# Loading work.prim_clock_gating_sv_unit(fast)
# Loading work.prim_clock_gating(fast)
# Loading work.prim_generic_clock_gating(fast)
# Loading work.prim_buf(fast)
# Loading work.prim_generic_buf(fast)
# Loading work.prim_buf(fast__1)
# Loading work.prim_generic_buf(fast__1)
# Loading work.ibex_core_sv_unit(fast)
# Loading work.ibex_core(fast)
# Loading work.ibex_if_stage_sv_unit(fast)
# Loading work.ibex_if_stage(fast)
# Loading work.ibex_prefetch_buffer(fast)
# Loading work.ibex_fetch_fifo(fast)
# Loading work.ibex_compressed_decoder_sv_unit(fast)
# Loading work.ibex_compressed_decoder(fast)
# Loading work.ibex_id_stage_sv_unit(fast)
# Loading work.ibex_id_stage(fast)
# Loading work.ibex_decoder(fast)
# Loading work.ibex_controller(fast)
# Loading work.ibex_ex_block_sv_unit(fast)
# Loading work.ibex_ex_block(fast)
# Loading work.ibex_alu_sv_unit(fast)
# Loading work.ibex_alu(fast)
# Loading work.ibex_multdiv_fast_sv_unit(fast)
# Loading work.ibex_multdiv_fast(fast)
# Loading work.ibex_load_store_unit(fast)
# Loading work.ibex_wb_stage_sv_unit(fast)
# Loading work.ibex_wb_stage(fast)
# Loading work.ibex_cs_registers(fast)
# Loading work.ibex_csr(fast)
# Loading work.ibex_csr(fast__1)
# Loading work.ibex_csr(fast__2)
# Loading work.ibex_csr(fast__3)
# Loading work.ibex_csr(fast__4)
# Loading work.ibex_csr(fast__5)
# Loading work.ibex_csr(fast__6)
# Loading work.ibex_counter(fast)
# Loading work.ibex_counter(fast__1)
# Loading work.ibex_counter(fast__2)
# Loading work.ibex_counter(fast__3)
# Loading work.ibex_csr(fast__7)
# Loading work.ibex_register_file_ff(fast)
# Loading work.ram_2p(fast)
# Loading work.prim_ram_2p_pkg(fast)
# Loading work.prim_ram_2p(fast)
# Loading work.prim_generic_ram_2p(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'test_en_i'. The port definition is at: rtl_ref/ibex_top.sv(54).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_ref/ibex_demo_system.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (32) for port 'ram_cfg_i'. The port definition is at: rtl_ref/ibex_top.sv(55).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_ref/ibex_demo_system.sv Line: 239
# Compiling /tmp/luanle@luanle-ThinkPad-T450s_dpi_413076/linux_x86_64_gcc-11/exportwrapper.c
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_413076/linux_x86_64_gcc-11/vsim_auto_compile.so
#  vcd file andi-01.elf.vcd
#  vcd add -r /*
#  run 100000ns
# Initializing memory tb_ibex_demo_system.u_ibex_demo_system_i.imem_dmem.u_ram.u_impl_generic.#ublk#190621856#57.gen_meminit from file 'ram.vmem'.
#  vcd flush
#  vcd off
#  mem save -o andi-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem
#  quit
# End time: 17:33:24 on Sep 28,2024, Elapsed time: 0:00:04
# Errors: 0, Warnings: 2

[33m[MAKE] Moving simulation results to /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_ref[0m
mv -f "andi-01.elf.mem" "result_ref/"
mv -f "andi-01.elf.vcd" "result_ref/"
mv -f "transcript" "result_ref/"


[32m[MAKE] Simulation completed![0m
[32m[MAKE] Simulation result saved to folder result_ref/[0m
[33m[MAKE] See result with command: 'ls result_ref'[0m
[33m[MAKE] See simulation wave with command: 'gtkwave result_ref/andi-01.elf.vcd'[0m

make[1]: Leaving directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'


====================================================
Timestamp: Th·ª© b·∫£y, 28 Th√°ng 9 nƒÉm 2024 17:32:53 +07
Running rule: all_multiple

make[1]: Entering directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'
[33m[MAKE] Updating RAM's content...[0m
cp "vmem/auipc-01.elf.vmem" "ram.vmem"

[33m[MAKE] Creating directory: /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_ref[0m
mkdir -p "result_ref"


[33m[MAKE] Running simulation...[0m
vsim -c -do " \
vsim -c work_ref.tb_ibex_demo_system -voptargs=+acc; \
vcd file auipc-01.elf.vcd; \
vcd add -r /*; \
run 100000ns; \
vcd flush; \
vcd off; \
mem save -o auipc-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem; \
quit"
Reading pref.tcl

# 10.7c

#  vsim -c work_ref.tb_ibex_demo_system -voptargs=+acc
# vsim -c work_ref.tb_ibex_demo_system -voptargs="+acc" 
# Start time: 17:33:28 on Sep 28,2024
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_413742/linux_x86_64_gcc-11/export_tramp.so
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.ibex_pkg(fast)
# Loading work.tb_ibex_demo_system_sv_unit(fast)
# Loading work.tb_ibex_demo_system(fast)
# Loading work.ibex_demo_system(fast)
# Loading work.bus(fast)
# Loading work.prim_secded_pkg(fast)
# Loading work.prim_ram_1p_pkg(fast)
# Loading work.ibex_top_sv_unit(fast)
# Loading work.ibex_top(fast)
# Loading work.prim_pkg(fast)
# Loading work.prim_clock_gating_sv_unit(fast)
# Loading work.prim_clock_gating(fast)
# Loading work.prim_generic_clock_gating(fast)
# Loading work.prim_buf(fast)
# Loading work.prim_generic_buf(fast)
# Loading work.prim_buf(fast__1)
# Loading work.prim_generic_buf(fast__1)
# Loading work.ibex_core_sv_unit(fast)
# Loading work.ibex_core(fast)
# Loading work.ibex_if_stage_sv_unit(fast)
# Loading work.ibex_if_stage(fast)
# Loading work.ibex_prefetch_buffer(fast)
# Loading work.ibex_fetch_fifo(fast)
# Loading work.ibex_compressed_decoder_sv_unit(fast)
# Loading work.ibex_compressed_decoder(fast)
# Loading work.ibex_id_stage_sv_unit(fast)
# Loading work.ibex_id_stage(fast)
# Loading work.ibex_decoder(fast)
# Loading work.ibex_controller(fast)
# Loading work.ibex_ex_block_sv_unit(fast)
# Loading work.ibex_ex_block(fast)
# Loading work.ibex_alu_sv_unit(fast)
# Loading work.ibex_alu(fast)
# Loading work.ibex_multdiv_fast_sv_unit(fast)
# Loading work.ibex_multdiv_fast(fast)
# Loading work.ibex_load_store_unit(fast)
# Loading work.ibex_wb_stage_sv_unit(fast)
# Loading work.ibex_wb_stage(fast)
# Loading work.ibex_cs_registers(fast)
# Loading work.ibex_csr(fast)
# Loading work.ibex_csr(fast__1)
# Loading work.ibex_csr(fast__2)
# Loading work.ibex_csr(fast__3)
# Loading work.ibex_csr(fast__4)
# Loading work.ibex_csr(fast__5)
# Loading work.ibex_csr(fast__6)
# Loading work.ibex_counter(fast)
# Loading work.ibex_counter(fast__1)
# Loading work.ibex_counter(fast__2)
# Loading work.ibex_counter(fast__3)
# Loading work.ibex_csr(fast__7)
# Loading work.ibex_register_file_ff(fast)
# Loading work.ram_2p(fast)
# Loading work.prim_ram_2p_pkg(fast)
# Loading work.prim_ram_2p(fast)
# Loading work.prim_generic_ram_2p(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'test_en_i'. The port definition is at: rtl_ref/ibex_top.sv(54).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_ref/ibex_demo_system.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (32) for port 'ram_cfg_i'. The port definition is at: rtl_ref/ibex_top.sv(55).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_ref/ibex_demo_system.sv Line: 239
# Compiling /tmp/luanle@luanle-ThinkPad-T450s_dpi_413742/linux_x86_64_gcc-11/exportwrapper.c
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_413742/linux_x86_64_gcc-11/vsim_auto_compile.so
#  vcd file auipc-01.elf.vcd
#  vcd add -r /*
#  run 100000ns
# Initializing memory tb_ibex_demo_system.u_ibex_demo_system_i.imem_dmem.u_ram.u_impl_generic.#ublk#190621856#57.gen_meminit from file 'ram.vmem'.
#  vcd flush
#  vcd off
#  mem save -o auipc-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem
#  quit
# End time: 17:33:31 on Sep 28,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 2

[33m[MAKE] Moving simulation results to /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_ref[0m
mv -f "auipc-01.elf.mem" "result_ref/"
mv -f "auipc-01.elf.vcd" "result_ref/"
mv -f "transcript" "result_ref/"


[32m[MAKE] Simulation completed![0m
[32m[MAKE] Simulation result saved to folder result_ref/[0m
[33m[MAKE] See result with command: 'ls result_ref'[0m
[33m[MAKE] See simulation wave with command: 'gtkwave result_ref/auipc-01.elf.vcd'[0m

make[1]: Leaving directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'


====================================================
Timestamp: Th·ª© b·∫£y, 28 Th√°ng 9 nƒÉm 2024 17:32:53 +07
Running rule: all_multiple

make[1]: Entering directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'
[33m[MAKE] Updating RAM's content...[0m
cp "vmem/beq-01.elf.vmem" "ram.vmem"

[33m[MAKE] Creating directory: /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_ref[0m
mkdir -p "result_ref"


[33m[MAKE] Running simulation...[0m
vsim -c -do " \
vsim -c work_ref.tb_ibex_demo_system -voptargs=+acc; \
vcd file beq-01.elf.vcd; \
vcd add -r /*; \
run 100000ns; \
vcd flush; \
vcd off; \
mem save -o beq-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem; \
quit"
Reading pref.tcl

# 10.7c

#  vsim -c work_ref.tb_ibex_demo_system -voptargs=+acc
# vsim -c work_ref.tb_ibex_demo_system -voptargs="+acc" 
# Start time: 17:33:35 on Sep 28,2024
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_414211/linux_x86_64_gcc-11/export_tramp.so
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.ibex_pkg(fast)
# Loading work.tb_ibex_demo_system_sv_unit(fast)
# Loading work.tb_ibex_demo_system(fast)
# Loading work.ibex_demo_system(fast)
# Loading work.bus(fast)
# Loading work.prim_secded_pkg(fast)
# Loading work.prim_ram_1p_pkg(fast)
# Loading work.ibex_top_sv_unit(fast)
# Loading work.ibex_top(fast)
# Loading work.prim_pkg(fast)
# Loading work.prim_clock_gating_sv_unit(fast)
# Loading work.prim_clock_gating(fast)
# Loading work.prim_generic_clock_gating(fast)
# Loading work.prim_buf(fast)
# Loading work.prim_generic_buf(fast)
# Loading work.prim_buf(fast__1)
# Loading work.prim_generic_buf(fast__1)
# Loading work.ibex_core_sv_unit(fast)
# Loading work.ibex_core(fast)
# Loading work.ibex_if_stage_sv_unit(fast)
# Loading work.ibex_if_stage(fast)
# Loading work.ibex_prefetch_buffer(fast)
# Loading work.ibex_fetch_fifo(fast)
# Loading work.ibex_compressed_decoder_sv_unit(fast)
# Loading work.ibex_compressed_decoder(fast)
# Loading work.ibex_id_stage_sv_unit(fast)
# Loading work.ibex_id_stage(fast)
# Loading work.ibex_decoder(fast)
# Loading work.ibex_controller(fast)
# Loading work.ibex_ex_block_sv_unit(fast)
# Loading work.ibex_ex_block(fast)
# Loading work.ibex_alu_sv_unit(fast)
# Loading work.ibex_alu(fast)
# Loading work.ibex_multdiv_fast_sv_unit(fast)
# Loading work.ibex_multdiv_fast(fast)
# Loading work.ibex_load_store_unit(fast)
# Loading work.ibex_wb_stage_sv_unit(fast)
# Loading work.ibex_wb_stage(fast)
# Loading work.ibex_cs_registers(fast)
# Loading work.ibex_csr(fast)
# Loading work.ibex_csr(fast__1)
# Loading work.ibex_csr(fast__2)
# Loading work.ibex_csr(fast__3)
# Loading work.ibex_csr(fast__4)
# Loading work.ibex_csr(fast__5)
# Loading work.ibex_csr(fast__6)
# Loading work.ibex_counter(fast)
# Loading work.ibex_counter(fast__1)
# Loading work.ibex_counter(fast__2)
# Loading work.ibex_counter(fast__3)
# Loading work.ibex_csr(fast__7)
# Loading work.ibex_register_file_ff(fast)
# Loading work.ram_2p(fast)
# Loading work.prim_ram_2p_pkg(fast)
# Loading work.prim_ram_2p(fast)
# Loading work.prim_generic_ram_2p(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'test_en_i'. The port definition is at: rtl_ref/ibex_top.sv(54).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_ref/ibex_demo_system.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (32) for port 'ram_cfg_i'. The port definition is at: rtl_ref/ibex_top.sv(55).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_ref/ibex_demo_system.sv Line: 239
# Compiling /tmp/luanle@luanle-ThinkPad-T450s_dpi_414211/linux_x86_64_gcc-11/exportwrapper.c
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_414211/linux_x86_64_gcc-11/vsim_auto_compile.so
#  vcd file beq-01.elf.vcd
#  vcd add -r /*
#  run 100000ns
# Initializing memory tb_ibex_demo_system.u_ibex_demo_system_i.imem_dmem.u_ram.u_impl_generic.#ublk#190621856#57.gen_meminit from file 'ram.vmem'.
#  vcd flush
#  vcd off
#  mem save -o beq-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem
#  quit
# End time: 17:33:41 on Sep 28,2024, Elapsed time: 0:00:06
# Errors: 0, Warnings: 2

[33m[MAKE] Moving simulation results to /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_ref[0m
mv -f "beq-01.elf.mem" "result_ref/"
mv -f "beq-01.elf.vcd" "result_ref/"
mv -f "transcript" "result_ref/"


[32m[MAKE] Simulation completed![0m
[32m[MAKE] Simulation result saved to folder result_ref/[0m
[33m[MAKE] See result with command: 'ls result_ref'[0m
[33m[MAKE] See simulation wave with command: 'gtkwave result_ref/beq-01.elf.vcd'[0m

make[1]: Leaving directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'


====================================================
Timestamp: Th·ª© b·∫£y, 28 Th√°ng 9 nƒÉm 2024 17:32:53 +07
Running rule: all_multiple

make[1]: Entering directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'
[33m[MAKE] Updating RAM's content...[0m
cp "vmem/bge-01.elf.vmem" "ram.vmem"

[33m[MAKE] Creating directory: /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_ref[0m
mkdir -p "result_ref"


[33m[MAKE] Running simulation...[0m
vsim -c -do " \
vsim -c work_ref.tb_ibex_demo_system -voptargs=+acc; \
vcd file bge-01.elf.vcd; \
vcd add -r /*; \
run 100000ns; \
vcd flush; \
vcd off; \
mem save -o bge-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem; \
quit"
Reading pref.tcl

# 10.7c

#  vsim -c work_ref.tb_ibex_demo_system -voptargs=+acc
# vsim -c work_ref.tb_ibex_demo_system -voptargs="+acc" 
# Start time: 17:33:44 on Sep 28,2024
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_414451/linux_x86_64_gcc-11/export_tramp.so
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.ibex_pkg(fast)
# Loading work.tb_ibex_demo_system_sv_unit(fast)
# Loading work.tb_ibex_demo_system(fast)
# Loading work.ibex_demo_system(fast)
# Loading work.bus(fast)
# Loading work.prim_secded_pkg(fast)
# Loading work.prim_ram_1p_pkg(fast)
# Loading work.ibex_top_sv_unit(fast)
# Loading work.ibex_top(fast)
# Loading work.prim_pkg(fast)
# Loading work.prim_clock_gating_sv_unit(fast)
# Loading work.prim_clock_gating(fast)
# Loading work.prim_generic_clock_gating(fast)
# Loading work.prim_buf(fast)
# Loading work.prim_generic_buf(fast)
# Loading work.prim_buf(fast__1)
# Loading work.prim_generic_buf(fast__1)
# Loading work.ibex_core_sv_unit(fast)
# Loading work.ibex_core(fast)
# Loading work.ibex_if_stage_sv_unit(fast)
# Loading work.ibex_if_stage(fast)
# Loading work.ibex_prefetch_buffer(fast)
# Loading work.ibex_fetch_fifo(fast)
# Loading work.ibex_compressed_decoder_sv_unit(fast)
# Loading work.ibex_compressed_decoder(fast)
# Loading work.ibex_id_stage_sv_unit(fast)
# Loading work.ibex_id_stage(fast)
# Loading work.ibex_decoder(fast)
# Loading work.ibex_controller(fast)
# Loading work.ibex_ex_block_sv_unit(fast)
# Loading work.ibex_ex_block(fast)
# Loading work.ibex_alu_sv_unit(fast)
# Loading work.ibex_alu(fast)
# Loading work.ibex_multdiv_fast_sv_unit(fast)
# Loading work.ibex_multdiv_fast(fast)
# Loading work.ibex_load_store_unit(fast)
# Loading work.ibex_wb_stage_sv_unit(fast)
# Loading work.ibex_wb_stage(fast)
# Loading work.ibex_cs_registers(fast)
# Loading work.ibex_csr(fast)
# Loading work.ibex_csr(fast__1)
# Loading work.ibex_csr(fast__2)
# Loading work.ibex_csr(fast__3)
# Loading work.ibex_csr(fast__4)
# Loading work.ibex_csr(fast__5)
# Loading work.ibex_csr(fast__6)
# Loading work.ibex_counter(fast)
# Loading work.ibex_counter(fast__1)
# Loading work.ibex_counter(fast__2)
# Loading work.ibex_counter(fast__3)
# Loading work.ibex_csr(fast__7)
# Loading work.ibex_register_file_ff(fast)
# Loading work.ram_2p(fast)
# Loading work.prim_ram_2p_pkg(fast)
# Loading work.prim_ram_2p(fast)
# Loading work.prim_generic_ram_2p(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'test_en_i'. The port definition is at: rtl_ref/ibex_top.sv(54).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_ref/ibex_demo_system.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (32) for port 'ram_cfg_i'. The port definition is at: rtl_ref/ibex_top.sv(55).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_ref/ibex_demo_system.sv Line: 239
# Compiling /tmp/luanle@luanle-ThinkPad-T450s_dpi_414451/linux_x86_64_gcc-11/exportwrapper.c
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_414451/linux_x86_64_gcc-11/vsim_auto_compile.so
#  vcd file bge-01.elf.vcd
#  vcd add -r /*
#  run 100000ns
# Initializing memory tb_ibex_demo_system.u_ibex_demo_system_i.imem_dmem.u_ram.u_impl_generic.#ublk#190621856#57.gen_meminit from file 'ram.vmem'.
#  vcd flush
#  vcd off
#  mem save -o bge-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem
#  quit
# End time: 17:33:50 on Sep 28,2024, Elapsed time: 0:00:06
# Errors: 0, Warnings: 2

[33m[MAKE] Moving simulation results to /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_ref[0m
mv -f "bge-01.elf.mem" "result_ref/"
mv -f "bge-01.elf.vcd" "result_ref/"
mv -f "transcript" "result_ref/"


[32m[MAKE] Simulation completed![0m
[32m[MAKE] Simulation result saved to folder result_ref/[0m
[33m[MAKE] See result with command: 'ls result_ref'[0m
[33m[MAKE] See simulation wave with command: 'gtkwave result_ref/bge-01.elf.vcd'[0m

make[1]: Leaving directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'


====================================================
Timestamp: Th·ª© b·∫£y, 28 Th√°ng 9 nƒÉm 2024 17:32:53 +07
Running rule: all_multiple

make[1]: Entering directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'
[33m[MAKE] Updating RAM's content...[0m
cp "vmem/bgeu-01.elf.vmem" "ram.vmem"

[33m[MAKE] Creating directory: /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_ref[0m
mkdir -p "result_ref"


[33m[MAKE] Running simulation...[0m
vsim -c -do " \
vsim -c work_ref.tb_ibex_demo_system -voptargs=+acc; \
vcd file bgeu-01.elf.vcd; \
vcd add -r /*; \
run 100000ns; \
vcd flush; \
vcd off; \
mem save -o bgeu-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem; \
quit"
Reading pref.tcl

# 10.7c

#  vsim -c work_ref.tb_ibex_demo_system -voptargs=+acc
# vsim -c work_ref.tb_ibex_demo_system -voptargs="+acc" 
# Start time: 17:33:55 on Sep 28,2024
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_414704/linux_x86_64_gcc-11/export_tramp.so
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.ibex_pkg(fast)
# Loading work.tb_ibex_demo_system_sv_unit(fast)
# Loading work.tb_ibex_demo_system(fast)
# Loading work.ibex_demo_system(fast)
# Loading work.bus(fast)
# Loading work.prim_secded_pkg(fast)
# Loading work.prim_ram_1p_pkg(fast)
# Loading work.ibex_top_sv_unit(fast)
# Loading work.ibex_top(fast)
# Loading work.prim_pkg(fast)
# Loading work.prim_clock_gating_sv_unit(fast)
# Loading work.prim_clock_gating(fast)
# Loading work.prim_generic_clock_gating(fast)
# Loading work.prim_buf(fast)
# Loading work.prim_generic_buf(fast)
# Loading work.prim_buf(fast__1)
# Loading work.prim_generic_buf(fast__1)
# Loading work.ibex_core_sv_unit(fast)
# Loading work.ibex_core(fast)
# Loading work.ibex_if_stage_sv_unit(fast)
# Loading work.ibex_if_stage(fast)
# Loading work.ibex_prefetch_buffer(fast)
# Loading work.ibex_fetch_fifo(fast)
# Loading work.ibex_compressed_decoder_sv_unit(fast)
# Loading work.ibex_compressed_decoder(fast)
# Loading work.ibex_id_stage_sv_unit(fast)
# Loading work.ibex_id_stage(fast)
# Loading work.ibex_decoder(fast)
# Loading work.ibex_controller(fast)
# Loading work.ibex_ex_block_sv_unit(fast)
# Loading work.ibex_ex_block(fast)
# Loading work.ibex_alu_sv_unit(fast)
# Loading work.ibex_alu(fast)
# Loading work.ibex_multdiv_fast_sv_unit(fast)
# Loading work.ibex_multdiv_fast(fast)
# Loading work.ibex_load_store_unit(fast)
# Loading work.ibex_wb_stage_sv_unit(fast)
# Loading work.ibex_wb_stage(fast)
# Loading work.ibex_cs_registers(fast)
# Loading work.ibex_csr(fast)
# Loading work.ibex_csr(fast__1)
# Loading work.ibex_csr(fast__2)
# Loading work.ibex_csr(fast__3)
# Loading work.ibex_csr(fast__4)
# Loading work.ibex_csr(fast__5)
# Loading work.ibex_csr(fast__6)
# Loading work.ibex_counter(fast)
# Loading work.ibex_counter(fast__1)
# Loading work.ibex_counter(fast__2)
# Loading work.ibex_counter(fast__3)
# Loading work.ibex_csr(fast__7)
# Loading work.ibex_register_file_ff(fast)
# Loading work.ram_2p(fast)
# Loading work.prim_ram_2p_pkg(fast)
# Loading work.prim_ram_2p(fast)
# Loading work.prim_generic_ram_2p(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'test_en_i'. The port definition is at: rtl_ref/ibex_top.sv(54).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_ref/ibex_demo_system.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (32) for port 'ram_cfg_i'. The port definition is at: rtl_ref/ibex_top.sv(55).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_ref/ibex_demo_system.sv Line: 239
# Compiling /tmp/luanle@luanle-ThinkPad-T450s_dpi_414704/linux_x86_64_gcc-11/exportwrapper.c
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_414704/linux_x86_64_gcc-11/vsim_auto_compile.so
#  vcd file bgeu-01.elf.vcd
#  vcd add -r /*
#  run 100000ns
# Initializing memory tb_ibex_demo_system.u_ibex_demo_system_i.imem_dmem.u_ram.u_impl_generic.#ublk#190621856#57.gen_meminit from file 'ram.vmem'.
#  vcd flush
#  vcd off
#  mem save -o bgeu-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem
#  quit
# End time: 17:34:03 on Sep 28,2024, Elapsed time: 0:00:08
# Errors: 0, Warnings: 2

[33m[MAKE] Moving simulation results to /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_ref[0m
mv -f "bgeu-01.elf.mem" "result_ref/"
mv -f "bgeu-01.elf.vcd" "result_ref/"
mv -f "transcript" "result_ref/"


[32m[MAKE] Simulation completed![0m
[32m[MAKE] Simulation result saved to folder result_ref/[0m
[33m[MAKE] See result with command: 'ls result_ref'[0m
[33m[MAKE] See simulation wave with command: 'gtkwave result_ref/bgeu-01.elf.vcd'[0m

make[1]: Leaving directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'


====================================================
Timestamp: Th·ª© b·∫£y, 28 Th√°ng 9 nƒÉm 2024 17:32:53 +07
Running rule: all_multiple

make[1]: Entering directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'
[33m[MAKE] Updating RAM's content...[0m
cp "vmem/blt-01.elf.vmem" "ram.vmem"

[33m[MAKE] Creating directory: /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_ref[0m
mkdir -p "result_ref"


[33m[MAKE] Running simulation...[0m
vsim -c -do " \
vsim -c work_ref.tb_ibex_demo_system -voptargs=+acc; \
vcd file blt-01.elf.vcd; \
vcd add -r /*; \
run 100000ns; \
vcd flush; \
vcd off; \
mem save -o blt-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem; \
quit"
Reading pref.tcl

# 10.7c

#  vsim -c work_ref.tb_ibex_demo_system -voptargs=+acc
# vsim -c work_ref.tb_ibex_demo_system -voptargs="+acc" 
# Start time: 17:34:09 on Sep 28,2024
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_414887/linux_x86_64_gcc-11/export_tramp.so
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.ibex_pkg(fast)
# Loading work.tb_ibex_demo_system_sv_unit(fast)
# Loading work.tb_ibex_demo_system(fast)
# Loading work.ibex_demo_system(fast)
# Loading work.bus(fast)
# Loading work.prim_secded_pkg(fast)
# Loading work.prim_ram_1p_pkg(fast)
# Loading work.ibex_top_sv_unit(fast)
# Loading work.ibex_top(fast)
# Loading work.prim_pkg(fast)
# Loading work.prim_clock_gating_sv_unit(fast)
# Loading work.prim_clock_gating(fast)
# Loading work.prim_generic_clock_gating(fast)
# Loading work.prim_buf(fast)
# Loading work.prim_generic_buf(fast)
# Loading work.prim_buf(fast__1)
# Loading work.prim_generic_buf(fast__1)
# Loading work.ibex_core_sv_unit(fast)
# Loading work.ibex_core(fast)
# Loading work.ibex_if_stage_sv_unit(fast)
# Loading work.ibex_if_stage(fast)
# Loading work.ibex_prefetch_buffer(fast)
# Loading work.ibex_fetch_fifo(fast)
# Loading work.ibex_compressed_decoder_sv_unit(fast)
# Loading work.ibex_compressed_decoder(fast)
# Loading work.ibex_id_stage_sv_unit(fast)
# Loading work.ibex_id_stage(fast)
# Loading work.ibex_decoder(fast)
# Loading work.ibex_controller(fast)
# Loading work.ibex_ex_block_sv_unit(fast)
# Loading work.ibex_ex_block(fast)
# Loading work.ibex_alu_sv_unit(fast)
# Loading work.ibex_alu(fast)
# Loading work.ibex_multdiv_fast_sv_unit(fast)
# Loading work.ibex_multdiv_fast(fast)
# Loading work.ibex_load_store_unit(fast)
# Loading work.ibex_wb_stage_sv_unit(fast)
# Loading work.ibex_wb_stage(fast)
# Loading work.ibex_cs_registers(fast)
# Loading work.ibex_csr(fast)
# Loading work.ibex_csr(fast__1)
# Loading work.ibex_csr(fast__2)
# Loading work.ibex_csr(fast__3)
# Loading work.ibex_csr(fast__4)
# Loading work.ibex_csr(fast__5)
# Loading work.ibex_csr(fast__6)
# Loading work.ibex_counter(fast)
# Loading work.ibex_counter(fast__1)
# Loading work.ibex_counter(fast__2)
# Loading work.ibex_counter(fast__3)
# Loading work.ibex_csr(fast__7)
# Loading work.ibex_register_file_ff(fast)
# Loading work.ram_2p(fast)
# Loading work.prim_ram_2p_pkg(fast)
# Loading work.prim_ram_2p(fast)
# Loading work.prim_generic_ram_2p(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'test_en_i'. The port definition is at: rtl_ref/ibex_top.sv(54).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_ref/ibex_demo_system.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (32) for port 'ram_cfg_i'. The port definition is at: rtl_ref/ibex_top.sv(55).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_ref/ibex_demo_system.sv Line: 239
# Compiling /tmp/luanle@luanle-ThinkPad-T450s_dpi_414887/linux_x86_64_gcc-11/exportwrapper.c
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_414887/linux_x86_64_gcc-11/vsim_auto_compile.so
#  vcd file blt-01.elf.vcd
#  vcd add -r /*
#  run 100000ns
# Initializing memory tb_ibex_demo_system.u_ibex_demo_system_i.imem_dmem.u_ram.u_impl_generic.#ublk#190621856#57.gen_meminit from file 'ram.vmem'.
#  vcd flush
#  vcd off
#  mem save -o blt-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem
#  quit
# End time: 17:34:13 on Sep 28,2024, Elapsed time: 0:00:04
# Errors: 0, Warnings: 2

[33m[MAKE] Moving simulation results to /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_ref[0m
mv -f "blt-01.elf.mem" "result_ref/"
mv -f "blt-01.elf.vcd" "result_ref/"
mv -f "transcript" "result_ref/"


[32m[MAKE] Simulation completed![0m
[32m[MAKE] Simulation result saved to folder result_ref/[0m
[33m[MAKE] See result with command: 'ls result_ref'[0m
[33m[MAKE] See simulation wave with command: 'gtkwave result_ref/blt-01.elf.vcd'[0m

make[1]: Leaving directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'


====================================================
Timestamp: Th·ª© b·∫£y, 28 Th√°ng 9 nƒÉm 2024 17:32:53 +07
Running rule: all_multiple

make[1]: Entering directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'
[33m[MAKE] Updating RAM's content...[0m
cp "vmem/bltu-01.elf.vmem" "ram.vmem"

[33m[MAKE] Creating directory: /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_ref[0m
mkdir -p "result_ref"


[33m[MAKE] Running simulation...[0m
vsim -c -do " \
vsim -c work_ref.tb_ibex_demo_system -voptargs=+acc; \
vcd file bltu-01.elf.vcd; \
vcd add -r /*; \
run 100000ns; \
vcd flush; \
vcd off; \
mem save -o bltu-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem; \
quit"
Reading pref.tcl

# 10.7c

#  vsim -c work_ref.tb_ibex_demo_system -voptargs=+acc
# vsim -c work_ref.tb_ibex_demo_system -voptargs="+acc" 
# Start time: 17:34:16 on Sep 28,2024
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_415017/linux_x86_64_gcc-11/export_tramp.so
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.ibex_pkg(fast)
# Loading work.tb_ibex_demo_system_sv_unit(fast)
# Loading work.tb_ibex_demo_system(fast)
# Loading work.ibex_demo_system(fast)
# Loading work.bus(fast)
# Loading work.prim_secded_pkg(fast)
# Loading work.prim_ram_1p_pkg(fast)
# Loading work.ibex_top_sv_unit(fast)
# Loading work.ibex_top(fast)
# Loading work.prim_pkg(fast)
# Loading work.prim_clock_gating_sv_unit(fast)
# Loading work.prim_clock_gating(fast)
# Loading work.prim_generic_clock_gating(fast)
# Loading work.prim_buf(fast)
# Loading work.prim_generic_buf(fast)
# Loading work.prim_buf(fast__1)
# Loading work.prim_generic_buf(fast__1)
# Loading work.ibex_core_sv_unit(fast)
# Loading work.ibex_core(fast)
# Loading work.ibex_if_stage_sv_unit(fast)
# Loading work.ibex_if_stage(fast)
# Loading work.ibex_prefetch_buffer(fast)
# Loading work.ibex_fetch_fifo(fast)
# Loading work.ibex_compressed_decoder_sv_unit(fast)
# Loading work.ibex_compressed_decoder(fast)
# Loading work.ibex_id_stage_sv_unit(fast)
# Loading work.ibex_id_stage(fast)
# Loading work.ibex_decoder(fast)
# Loading work.ibex_controller(fast)
# Loading work.ibex_ex_block_sv_unit(fast)
# Loading work.ibex_ex_block(fast)
# Loading work.ibex_alu_sv_unit(fast)
# Loading work.ibex_alu(fast)
# Loading work.ibex_multdiv_fast_sv_unit(fast)
# Loading work.ibex_multdiv_fast(fast)
# Loading work.ibex_load_store_unit(fast)
# Loading work.ibex_wb_stage_sv_unit(fast)
# Loading work.ibex_wb_stage(fast)
# Loading work.ibex_cs_registers(fast)
# Loading work.ibex_csr(fast)
# Loading work.ibex_csr(fast__1)
# Loading work.ibex_csr(fast__2)
# Loading work.ibex_csr(fast__3)
# Loading work.ibex_csr(fast__4)
# Loading work.ibex_csr(fast__5)
# Loading work.ibex_csr(fast__6)
# Loading work.ibex_counter(fast)
# Loading work.ibex_counter(fast__1)
# Loading work.ibex_counter(fast__2)
# Loading work.ibex_counter(fast__3)
# Loading work.ibex_csr(fast__7)
# Loading work.ibex_register_file_ff(fast)
# Loading work.ram_2p(fast)
# Loading work.prim_ram_2p_pkg(fast)
# Loading work.prim_ram_2p(fast)
# Loading work.prim_generic_ram_2p(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'test_en_i'. The port definition is at: rtl_ref/ibex_top.sv(54).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_ref/ibex_demo_system.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (32) for port 'ram_cfg_i'. The port definition is at: rtl_ref/ibex_top.sv(55).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_ref/ibex_demo_system.sv Line: 239
# Compiling /tmp/luanle@luanle-ThinkPad-T450s_dpi_415017/linux_x86_64_gcc-11/exportwrapper.c
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_415017/linux_x86_64_gcc-11/vsim_auto_compile.so
#  vcd file bltu-01.elf.vcd
#  vcd add -r /*
#  run 100000ns
# Initializing memory tb_ibex_demo_system.u_ibex_demo_system_i.imem_dmem.u_ram.u_impl_generic.#ublk#190621856#57.gen_meminit from file 'ram.vmem'.
#  vcd flush
#  vcd off
#  mem save -o bltu-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem
#  quit
# End time: 17:34:21 on Sep 28,2024, Elapsed time: 0:00:05
# Errors: 0, Warnings: 2

[33m[MAKE] Moving simulation results to /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_ref[0m
mv -f "bltu-01.elf.mem" "result_ref/"
mv -f "bltu-01.elf.vcd" "result_ref/"
mv -f "transcript" "result_ref/"


[32m[MAKE] Simulation completed![0m
[32m[MAKE] Simulation result saved to folder result_ref/[0m
[33m[MAKE] See result with command: 'ls result_ref'[0m
[33m[MAKE] See simulation wave with command: 'gtkwave result_ref/bltu-01.elf.vcd'[0m

make[1]: Leaving directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'


====================================================
Timestamp: Th·ª© b·∫£y, 28 Th√°ng 9 nƒÉm 2024 17:32:53 +07
Running rule: all_multiple

make[1]: Entering directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'
[33m[MAKE] Updating RAM's content...[0m
cp "vmem/bne-01.elf.vmem" "ram.vmem"

[33m[MAKE] Creating directory: /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_ref[0m
mkdir -p "result_ref"


[33m[MAKE] Running simulation...[0m
vsim -c -do " \
vsim -c work_ref.tb_ibex_demo_system -voptargs=+acc; \
vcd file bne-01.elf.vcd; \
vcd add -r /*; \
run 100000ns; \
vcd flush; \
vcd off; \
mem save -o bne-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem; \
quit"
Reading pref.tcl

# 10.7c

#  vsim -c work_ref.tb_ibex_demo_system -voptargs=+acc
# vsim -c work_ref.tb_ibex_demo_system -voptargs="+acc" 
# Start time: 17:34:24 on Sep 28,2024
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_415147/linux_x86_64_gcc-11/export_tramp.so
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.ibex_pkg(fast)
# Loading work.tb_ibex_demo_system_sv_unit(fast)
# Loading work.tb_ibex_demo_system(fast)
# Loading work.ibex_demo_system(fast)
# Loading work.bus(fast)
# Loading work.prim_secded_pkg(fast)
# Loading work.prim_ram_1p_pkg(fast)
# Loading work.ibex_top_sv_unit(fast)
# Loading work.ibex_top(fast)
# Loading work.prim_pkg(fast)
# Loading work.prim_clock_gating_sv_unit(fast)
# Loading work.prim_clock_gating(fast)
# Loading work.prim_generic_clock_gating(fast)
# Loading work.prim_buf(fast)
# Loading work.prim_generic_buf(fast)
# Loading work.prim_buf(fast__1)
# Loading work.prim_generic_buf(fast__1)
# Loading work.ibex_core_sv_unit(fast)
# Loading work.ibex_core(fast)
# Loading work.ibex_if_stage_sv_unit(fast)
# Loading work.ibex_if_stage(fast)
# Loading work.ibex_prefetch_buffer(fast)
# Loading work.ibex_fetch_fifo(fast)
# Loading work.ibex_compressed_decoder_sv_unit(fast)
# Loading work.ibex_compressed_decoder(fast)
# Loading work.ibex_id_stage_sv_unit(fast)
# Loading work.ibex_id_stage(fast)
# Loading work.ibex_decoder(fast)
# Loading work.ibex_controller(fast)
# Loading work.ibex_ex_block_sv_unit(fast)
# Loading work.ibex_ex_block(fast)
# Loading work.ibex_alu_sv_unit(fast)
# Loading work.ibex_alu(fast)
# Loading work.ibex_multdiv_fast_sv_unit(fast)
# Loading work.ibex_multdiv_fast(fast)
# Loading work.ibex_load_store_unit(fast)
# Loading work.ibex_wb_stage_sv_unit(fast)
# Loading work.ibex_wb_stage(fast)
# Loading work.ibex_cs_registers(fast)
# Loading work.ibex_csr(fast)
# Loading work.ibex_csr(fast__1)
# Loading work.ibex_csr(fast__2)
# Loading work.ibex_csr(fast__3)
# Loading work.ibex_csr(fast__4)
# Loading work.ibex_csr(fast__5)
# Loading work.ibex_csr(fast__6)
# Loading work.ibex_counter(fast)
# Loading work.ibex_counter(fast__1)
# Loading work.ibex_counter(fast__2)
# Loading work.ibex_counter(fast__3)
# Loading work.ibex_csr(fast__7)
# Loading work.ibex_register_file_ff(fast)
# Loading work.ram_2p(fast)
# Loading work.prim_ram_2p_pkg(fast)
# Loading work.prim_ram_2p(fast)
# Loading work.prim_generic_ram_2p(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'test_en_i'. The port definition is at: rtl_ref/ibex_top.sv(54).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_ref/ibex_demo_system.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (32) for port 'ram_cfg_i'. The port definition is at: rtl_ref/ibex_top.sv(55).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_ref/ibex_demo_system.sv Line: 239
# Compiling /tmp/luanle@luanle-ThinkPad-T450s_dpi_415147/linux_x86_64_gcc-11/exportwrapper.c
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_415147/linux_x86_64_gcc-11/vsim_auto_compile.so
#  vcd file bne-01.elf.vcd
#  vcd add -r /*
#  run 100000ns
# Initializing memory tb_ibex_demo_system.u_ibex_demo_system_i.imem_dmem.u_ram.u_impl_generic.#ublk#190621856#57.gen_meminit from file 'ram.vmem'.
#  vcd flush
#  vcd off
#  mem save -o bne-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem
#  quit
# End time: 17:34:28 on Sep 28,2024, Elapsed time: 0:00:04
# Errors: 0, Warnings: 2

[33m[MAKE] Moving simulation results to /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_ref[0m
mv -f "bne-01.elf.mem" "result_ref/"
mv -f "bne-01.elf.vcd" "result_ref/"
mv -f "transcript" "result_ref/"


[32m[MAKE] Simulation completed![0m
[32m[MAKE] Simulation result saved to folder result_ref/[0m
[33m[MAKE] See result with command: 'ls result_ref'[0m
[33m[MAKE] See simulation wave with command: 'gtkwave result_ref/bne-01.elf.vcd'[0m

make[1]: Leaving directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'


====================================================
Timestamp: Th·ª© b·∫£y, 28 Th√°ng 9 nƒÉm 2024 17:32:53 +07
Running rule: all_multiple

make[1]: Entering directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'
[33m[MAKE] Updating RAM's content...[0m
cp "vmem/fence-01.elf.vmem" "ram.vmem"

[33m[MAKE] Creating directory: /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_ref[0m
mkdir -p "result_ref"


[33m[MAKE] Running simulation...[0m
vsim -c -do " \
vsim -c work_ref.tb_ibex_demo_system -voptargs=+acc; \
vcd file fence-01.elf.vcd; \
vcd add -r /*; \
run 100000ns; \
vcd flush; \
vcd off; \
mem save -o fence-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem; \
quit"
Reading pref.tcl

# 10.7c

#  vsim -c work_ref.tb_ibex_demo_system -voptargs=+acc
# vsim -c work_ref.tb_ibex_demo_system -voptargs="+acc" 
# Start time: 17:34:31 on Sep 28,2024
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_415277/linux_x86_64_gcc-11/export_tramp.so
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.ibex_pkg(fast)
# Loading work.tb_ibex_demo_system_sv_unit(fast)
# Loading work.tb_ibex_demo_system(fast)
# Loading work.ibex_demo_system(fast)
# Loading work.bus(fast)
# Loading work.prim_secded_pkg(fast)
# Loading work.prim_ram_1p_pkg(fast)
# Loading work.ibex_top_sv_unit(fast)
# Loading work.ibex_top(fast)
# Loading work.prim_pkg(fast)
# Loading work.prim_clock_gating_sv_unit(fast)
# Loading work.prim_clock_gating(fast)
# Loading work.prim_generic_clock_gating(fast)
# Loading work.prim_buf(fast)
# Loading work.prim_generic_buf(fast)
# Loading work.prim_buf(fast__1)
# Loading work.prim_generic_buf(fast__1)
# Loading work.ibex_core_sv_unit(fast)
# Loading work.ibex_core(fast)
# Loading work.ibex_if_stage_sv_unit(fast)
# Loading work.ibex_if_stage(fast)
# Loading work.ibex_prefetch_buffer(fast)
# Loading work.ibex_fetch_fifo(fast)
# Loading work.ibex_compressed_decoder_sv_unit(fast)
# Loading work.ibex_compressed_decoder(fast)
# Loading work.ibex_id_stage_sv_unit(fast)
# Loading work.ibex_id_stage(fast)
# Loading work.ibex_decoder(fast)
# Loading work.ibex_controller(fast)
# Loading work.ibex_ex_block_sv_unit(fast)
# Loading work.ibex_ex_block(fast)
# Loading work.ibex_alu_sv_unit(fast)
# Loading work.ibex_alu(fast)
# Loading work.ibex_multdiv_fast_sv_unit(fast)
# Loading work.ibex_multdiv_fast(fast)
# Loading work.ibex_load_store_unit(fast)
# Loading work.ibex_wb_stage_sv_unit(fast)
# Loading work.ibex_wb_stage(fast)
# Loading work.ibex_cs_registers(fast)
# Loading work.ibex_csr(fast)
# Loading work.ibex_csr(fast__1)
# Loading work.ibex_csr(fast__2)
# Loading work.ibex_csr(fast__3)
# Loading work.ibex_csr(fast__4)
# Loading work.ibex_csr(fast__5)
# Loading work.ibex_csr(fast__6)
# Loading work.ibex_counter(fast)
# Loading work.ibex_counter(fast__1)
# Loading work.ibex_counter(fast__2)
# Loading work.ibex_counter(fast__3)
# Loading work.ibex_csr(fast__7)
# Loading work.ibex_register_file_ff(fast)
# Loading work.ram_2p(fast)
# Loading work.prim_ram_2p_pkg(fast)
# Loading work.prim_ram_2p(fast)
# Loading work.prim_generic_ram_2p(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'test_en_i'. The port definition is at: rtl_ref/ibex_top.sv(54).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_ref/ibex_demo_system.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (32) for port 'ram_cfg_i'. The port definition is at: rtl_ref/ibex_top.sv(55).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_ref/ibex_demo_system.sv Line: 239
# Compiling /tmp/luanle@luanle-ThinkPad-T450s_dpi_415277/linux_x86_64_gcc-11/exportwrapper.c
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_415277/linux_x86_64_gcc-11/vsim_auto_compile.so
#  vcd file fence-01.elf.vcd
#  vcd add -r /*
#  run 100000ns
# Initializing memory tb_ibex_demo_system.u_ibex_demo_system_i.imem_dmem.u_ram.u_impl_generic.#ublk#190621856#57.gen_meminit from file 'ram.vmem'.
#  vcd flush
#  vcd off
#  mem save -o fence-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem
#  quit
# End time: 17:34:34 on Sep 28,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 2

[33m[MAKE] Moving simulation results to /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_ref[0m
mv -f "fence-01.elf.mem" "result_ref/"
mv -f "fence-01.elf.vcd" "result_ref/"
mv -f "transcript" "result_ref/"


[32m[MAKE] Simulation completed![0m
[32m[MAKE] Simulation result saved to folder result_ref/[0m
[33m[MAKE] See result with command: 'ls result_ref'[0m
[33m[MAKE] See simulation wave with command: 'gtkwave result_ref/fence-01.elf.vcd'[0m

make[1]: Leaving directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'


====================================================
Timestamp: Th·ª© b·∫£y, 28 Th√°ng 9 nƒÉm 2024 17:32:53 +07
Running rule: all_multiple

make[1]: Entering directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'
[33m[MAKE] Updating RAM's content...[0m
cp "vmem/jal-01.elf.vmem" "ram.vmem"

[33m[MAKE] Creating directory: /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_ref[0m
mkdir -p "result_ref"


[33m[MAKE] Running simulation...[0m
vsim -c -do " \
vsim -c work_ref.tb_ibex_demo_system -voptargs=+acc; \
vcd file jal-01.elf.vcd; \
vcd add -r /*; \
run 100000ns; \
vcd flush; \
vcd off; \
mem save -o jal-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem; \
quit"
Reading pref.tcl

# 10.7c

#  vsim -c work_ref.tb_ibex_demo_system -voptargs=+acc
# vsim -c work_ref.tb_ibex_demo_system -voptargs="+acc" 
# Start time: 17:34:38 on Sep 28,2024
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_415413/linux_x86_64_gcc-11/export_tramp.so
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.ibex_pkg(fast)
# Loading work.tb_ibex_demo_system_sv_unit(fast)
# Loading work.tb_ibex_demo_system(fast)
# Loading work.ibex_demo_system(fast)
# Loading work.bus(fast)
# Loading work.prim_secded_pkg(fast)
# Loading work.prim_ram_1p_pkg(fast)
# Loading work.ibex_top_sv_unit(fast)
# Loading work.ibex_top(fast)
# Loading work.prim_pkg(fast)
# Loading work.prim_clock_gating_sv_unit(fast)
# Loading work.prim_clock_gating(fast)
# Loading work.prim_generic_clock_gating(fast)
# Loading work.prim_buf(fast)
# Loading work.prim_generic_buf(fast)
# Loading work.prim_buf(fast__1)
# Loading work.prim_generic_buf(fast__1)
# Loading work.ibex_core_sv_unit(fast)
# Loading work.ibex_core(fast)
# Loading work.ibex_if_stage_sv_unit(fast)
# Loading work.ibex_if_stage(fast)
# Loading work.ibex_prefetch_buffer(fast)
# Loading work.ibex_fetch_fifo(fast)
# Loading work.ibex_compressed_decoder_sv_unit(fast)
# Loading work.ibex_compressed_decoder(fast)
# Loading work.ibex_id_stage_sv_unit(fast)
# Loading work.ibex_id_stage(fast)
# Loading work.ibex_decoder(fast)
# Loading work.ibex_controller(fast)
# Loading work.ibex_ex_block_sv_unit(fast)
# Loading work.ibex_ex_block(fast)
# Loading work.ibex_alu_sv_unit(fast)
# Loading work.ibex_alu(fast)
# Loading work.ibex_multdiv_fast_sv_unit(fast)
# Loading work.ibex_multdiv_fast(fast)
# Loading work.ibex_load_store_unit(fast)
# Loading work.ibex_wb_stage_sv_unit(fast)
# Loading work.ibex_wb_stage(fast)
# Loading work.ibex_cs_registers(fast)
# Loading work.ibex_csr(fast)
# Loading work.ibex_csr(fast__1)
# Loading work.ibex_csr(fast__2)
# Loading work.ibex_csr(fast__3)
# Loading work.ibex_csr(fast__4)
# Loading work.ibex_csr(fast__5)
# Loading work.ibex_csr(fast__6)
# Loading work.ibex_counter(fast)
# Loading work.ibex_counter(fast__1)
# Loading work.ibex_counter(fast__2)
# Loading work.ibex_counter(fast__3)
# Loading work.ibex_csr(fast__7)
# Loading work.ibex_register_file_ff(fast)
# Loading work.ram_2p(fast)
# Loading work.prim_ram_2p_pkg(fast)
# Loading work.prim_ram_2p(fast)
# Loading work.prim_generic_ram_2p(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'test_en_i'. The port definition is at: rtl_ref/ibex_top.sv(54).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_ref/ibex_demo_system.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (32) for port 'ram_cfg_i'. The port definition is at: rtl_ref/ibex_top.sv(55).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_ref/ibex_demo_system.sv Line: 239
# Compiling /tmp/luanle@luanle-ThinkPad-T450s_dpi_415413/linux_x86_64_gcc-11/exportwrapper.c
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_415413/linux_x86_64_gcc-11/vsim_auto_compile.so
#  vcd file jal-01.elf.vcd
#  vcd add -r /*
#  run 100000ns
# Initializing memory tb_ibex_demo_system.u_ibex_demo_system_i.imem_dmem.u_ram.u_impl_generic.#ublk#190621856#57.gen_meminit from file 'ram.vmem'.
#  vcd flush
#  vcd off
#  mem save -o jal-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem
#  quit
# End time: 17:34:41 on Sep 28,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 2

[33m[MAKE] Moving simulation results to /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_ref[0m
mv -f "jal-01.elf.mem" "result_ref/"
mv -f "jal-01.elf.vcd" "result_ref/"
mv -f "transcript" "result_ref/"


[32m[MAKE] Simulation completed![0m
[32m[MAKE] Simulation result saved to folder result_ref/[0m
[33m[MAKE] See result with command: 'ls result_ref'[0m
[33m[MAKE] See simulation wave with command: 'gtkwave result_ref/jal-01.elf.vcd'[0m

make[1]: Leaving directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'


====================================================
Timestamp: Th·ª© b·∫£y, 28 Th√°ng 9 nƒÉm 2024 17:32:53 +07
Running rule: all_multiple

make[1]: Entering directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'
[33m[MAKE] Updating RAM's content...[0m
cp "vmem/jalr-01.elf.vmem" "ram.vmem"

[33m[MAKE] Creating directory: /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_ref[0m
mkdir -p "result_ref"


[33m[MAKE] Running simulation...[0m
vsim -c -do " \
vsim -c work_ref.tb_ibex_demo_system -voptargs=+acc; \
vcd file jalr-01.elf.vcd; \
vcd add -r /*; \
run 100000ns; \
vcd flush; \
vcd off; \
mem save -o jalr-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem; \
quit"
Reading pref.tcl

# 10.7c

#  vsim -c work_ref.tb_ibex_demo_system -voptargs=+acc
# vsim -c work_ref.tb_ibex_demo_system -voptargs="+acc" 
# Start time: 17:34:44 on Sep 28,2024
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_415543/linux_x86_64_gcc-11/export_tramp.so
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.ibex_pkg(fast)
# Loading work.tb_ibex_demo_system_sv_unit(fast)
# Loading work.tb_ibex_demo_system(fast)
# Loading work.ibex_demo_system(fast)
# Loading work.bus(fast)
# Loading work.prim_secded_pkg(fast)
# Loading work.prim_ram_1p_pkg(fast)
# Loading work.ibex_top_sv_unit(fast)
# Loading work.ibex_top(fast)
# Loading work.prim_pkg(fast)
# Loading work.prim_clock_gating_sv_unit(fast)
# Loading work.prim_clock_gating(fast)
# Loading work.prim_generic_clock_gating(fast)
# Loading work.prim_buf(fast)
# Loading work.prim_generic_buf(fast)
# Loading work.prim_buf(fast__1)
# Loading work.prim_generic_buf(fast__1)
# Loading work.ibex_core_sv_unit(fast)
# Loading work.ibex_core(fast)
# Loading work.ibex_if_stage_sv_unit(fast)
# Loading work.ibex_if_stage(fast)
# Loading work.ibex_prefetch_buffer(fast)
# Loading work.ibex_fetch_fifo(fast)
# Loading work.ibex_compressed_decoder_sv_unit(fast)
# Loading work.ibex_compressed_decoder(fast)
# Loading work.ibex_id_stage_sv_unit(fast)
# Loading work.ibex_id_stage(fast)
# Loading work.ibex_decoder(fast)
# Loading work.ibex_controller(fast)
# Loading work.ibex_ex_block_sv_unit(fast)
# Loading work.ibex_ex_block(fast)
# Loading work.ibex_alu_sv_unit(fast)
# Loading work.ibex_alu(fast)
# Loading work.ibex_multdiv_fast_sv_unit(fast)
# Loading work.ibex_multdiv_fast(fast)
# Loading work.ibex_load_store_unit(fast)
# Loading work.ibex_wb_stage_sv_unit(fast)
# Loading work.ibex_wb_stage(fast)
# Loading work.ibex_cs_registers(fast)
# Loading work.ibex_csr(fast)
# Loading work.ibex_csr(fast__1)
# Loading work.ibex_csr(fast__2)
# Loading work.ibex_csr(fast__3)
# Loading work.ibex_csr(fast__4)
# Loading work.ibex_csr(fast__5)
# Loading work.ibex_csr(fast__6)
# Loading work.ibex_counter(fast)
# Loading work.ibex_counter(fast__1)
# Loading work.ibex_counter(fast__2)
# Loading work.ibex_counter(fast__3)
# Loading work.ibex_csr(fast__7)
# Loading work.ibex_register_file_ff(fast)
# Loading work.ram_2p(fast)
# Loading work.prim_ram_2p_pkg(fast)
# Loading work.prim_ram_2p(fast)
# Loading work.prim_generic_ram_2p(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'test_en_i'. The port definition is at: rtl_ref/ibex_top.sv(54).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_ref/ibex_demo_system.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (32) for port 'ram_cfg_i'. The port definition is at: rtl_ref/ibex_top.sv(55).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_ref/ibex_demo_system.sv Line: 239
# Compiling /tmp/luanle@luanle-ThinkPad-T450s_dpi_415543/linux_x86_64_gcc-11/exportwrapper.c
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_415543/linux_x86_64_gcc-11/vsim_auto_compile.so
#  vcd file jalr-01.elf.vcd
#  vcd add -r /*
#  run 100000ns
# Initializing memory tb_ibex_demo_system.u_ibex_demo_system_i.imem_dmem.u_ram.u_impl_generic.#ublk#190621856#57.gen_meminit from file 'ram.vmem'.
#  vcd flush
#  vcd off
#  mem save -o jalr-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem
#  quit
# End time: 17:34:47 on Sep 28,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 2

[33m[MAKE] Moving simulation results to /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_ref[0m
mv -f "jalr-01.elf.mem" "result_ref/"
mv -f "jalr-01.elf.vcd" "result_ref/"
mv -f "transcript" "result_ref/"


[32m[MAKE] Simulation completed![0m
[32m[MAKE] Simulation result saved to folder result_ref/[0m
[33m[MAKE] See result with command: 'ls result_ref'[0m
[33m[MAKE] See simulation wave with command: 'gtkwave result_ref/jalr-01.elf.vcd'[0m

make[1]: Leaving directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'


====================================================
Timestamp: Th·ª© b·∫£y, 28 Th√°ng 9 nƒÉm 2024 17:32:53 +07
Running rule: all_multiple

make[1]: Entering directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'
[33m[MAKE] Updating RAM's content...[0m
cp "vmem/lb-align-01.elf.vmem" "ram.vmem"

[33m[MAKE] Creating directory: /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_ref[0m
mkdir -p "result_ref"


[33m[MAKE] Running simulation...[0m
vsim -c -do " \
vsim -c work_ref.tb_ibex_demo_system -voptargs=+acc; \
vcd file lb-align-01.elf.vcd; \
vcd add -r /*; \
run 100000ns; \
vcd flush; \
vcd off; \
mem save -o lb-align-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem; \
quit"
Reading pref.tcl

# 10.7c

#  vsim -c work_ref.tb_ibex_demo_system -voptargs=+acc
# vsim -c work_ref.tb_ibex_demo_system -voptargs="+acc" 
# Start time: 17:34:50 on Sep 28,2024
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_415673/linux_x86_64_gcc-11/export_tramp.so
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.ibex_pkg(fast)
# Loading work.tb_ibex_demo_system_sv_unit(fast)
# Loading work.tb_ibex_demo_system(fast)
# Loading work.ibex_demo_system(fast)
# Loading work.bus(fast)
# Loading work.prim_secded_pkg(fast)
# Loading work.prim_ram_1p_pkg(fast)
# Loading work.ibex_top_sv_unit(fast)
# Loading work.ibex_top(fast)
# Loading work.prim_pkg(fast)
# Loading work.prim_clock_gating_sv_unit(fast)
# Loading work.prim_clock_gating(fast)
# Loading work.prim_generic_clock_gating(fast)
# Loading work.prim_buf(fast)
# Loading work.prim_generic_buf(fast)
# Loading work.prim_buf(fast__1)
# Loading work.prim_generic_buf(fast__1)
# Loading work.ibex_core_sv_unit(fast)
# Loading work.ibex_core(fast)
# Loading work.ibex_if_stage_sv_unit(fast)
# Loading work.ibex_if_stage(fast)
# Loading work.ibex_prefetch_buffer(fast)
# Loading work.ibex_fetch_fifo(fast)
# Loading work.ibex_compressed_decoder_sv_unit(fast)
# Loading work.ibex_compressed_decoder(fast)
# Loading work.ibex_id_stage_sv_unit(fast)
# Loading work.ibex_id_stage(fast)
# Loading work.ibex_decoder(fast)
# Loading work.ibex_controller(fast)
# Loading work.ibex_ex_block_sv_unit(fast)
# Loading work.ibex_ex_block(fast)
# Loading work.ibex_alu_sv_unit(fast)
# Loading work.ibex_alu(fast)
# Loading work.ibex_multdiv_fast_sv_unit(fast)
# Loading work.ibex_multdiv_fast(fast)
# Loading work.ibex_load_store_unit(fast)
# Loading work.ibex_wb_stage_sv_unit(fast)
# Loading work.ibex_wb_stage(fast)
# Loading work.ibex_cs_registers(fast)
# Loading work.ibex_csr(fast)
# Loading work.ibex_csr(fast__1)
# Loading work.ibex_csr(fast__2)
# Loading work.ibex_csr(fast__3)
# Loading work.ibex_csr(fast__4)
# Loading work.ibex_csr(fast__5)
# Loading work.ibex_csr(fast__6)
# Loading work.ibex_counter(fast)
# Loading work.ibex_counter(fast__1)
# Loading work.ibex_counter(fast__2)
# Loading work.ibex_counter(fast__3)
# Loading work.ibex_csr(fast__7)
# Loading work.ibex_register_file_ff(fast)
# Loading work.ram_2p(fast)
# Loading work.prim_ram_2p_pkg(fast)
# Loading work.prim_ram_2p(fast)
# Loading work.prim_generic_ram_2p(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'test_en_i'. The port definition is at: rtl_ref/ibex_top.sv(54).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_ref/ibex_demo_system.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (32) for port 'ram_cfg_i'. The port definition is at: rtl_ref/ibex_top.sv(55).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_ref/ibex_demo_system.sv Line: 239
# Compiling /tmp/luanle@luanle-ThinkPad-T450s_dpi_415673/linux_x86_64_gcc-11/exportwrapper.c
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_415673/linux_x86_64_gcc-11/vsim_auto_compile.so
#  vcd file lb-align-01.elf.vcd
#  vcd add -r /*
#  run 100000ns
# Initializing memory tb_ibex_demo_system.u_ibex_demo_system_i.imem_dmem.u_ram.u_impl_generic.#ublk#190621856#57.gen_meminit from file 'ram.vmem'.
#  vcd flush
#  vcd off
#  mem save -o lb-align-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem
#  quit
# End time: 17:34:53 on Sep 28,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 2

[33m[MAKE] Moving simulation results to /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_ref[0m
mv -f "lb-align-01.elf.mem" "result_ref/"
mv -f "lb-align-01.elf.vcd" "result_ref/"
mv -f "transcript" "result_ref/"


[32m[MAKE] Simulation completed![0m
[32m[MAKE] Simulation result saved to folder result_ref/[0m
[33m[MAKE] See result with command: 'ls result_ref'[0m
[33m[MAKE] See simulation wave with command: 'gtkwave result_ref/lb-align-01.elf.vcd'[0m

make[1]: Leaving directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'


====================================================
Timestamp: Th·ª© b·∫£y, 28 Th√°ng 9 nƒÉm 2024 17:32:53 +07
Running rule: all_multiple

make[1]: Entering directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'
[33m[MAKE] Updating RAM's content...[0m
cp "vmem/lbu-align-01.elf.vmem" "ram.vmem"

[33m[MAKE] Creating directory: /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_ref[0m
mkdir -p "result_ref"


[33m[MAKE] Running simulation...[0m
vsim -c -do " \
vsim -c work_ref.tb_ibex_demo_system -voptargs=+acc; \
vcd file lbu-align-01.elf.vcd; \
vcd add -r /*; \
run 100000ns; \
vcd flush; \
vcd off; \
mem save -o lbu-align-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem; \
quit"
Reading pref.tcl

# 10.7c

#  vsim -c work_ref.tb_ibex_demo_system -voptargs=+acc
# vsim -c work_ref.tb_ibex_demo_system -voptargs="+acc" 
# Start time: 17:34:56 on Sep 28,2024
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_415803/linux_x86_64_gcc-11/export_tramp.so
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.ibex_pkg(fast)
# Loading work.tb_ibex_demo_system_sv_unit(fast)
# Loading work.tb_ibex_demo_system(fast)
# Loading work.ibex_demo_system(fast)
# Loading work.bus(fast)
# Loading work.prim_secded_pkg(fast)
# Loading work.prim_ram_1p_pkg(fast)
# Loading work.ibex_top_sv_unit(fast)
# Loading work.ibex_top(fast)
# Loading work.prim_pkg(fast)
# Loading work.prim_clock_gating_sv_unit(fast)
# Loading work.prim_clock_gating(fast)
# Loading work.prim_generic_clock_gating(fast)
# Loading work.prim_buf(fast)
# Loading work.prim_generic_buf(fast)
# Loading work.prim_buf(fast__1)
# Loading work.prim_generic_buf(fast__1)
# Loading work.ibex_core_sv_unit(fast)
# Loading work.ibex_core(fast)
# Loading work.ibex_if_stage_sv_unit(fast)
# Loading work.ibex_if_stage(fast)
# Loading work.ibex_prefetch_buffer(fast)
# Loading work.ibex_fetch_fifo(fast)
# Loading work.ibex_compressed_decoder_sv_unit(fast)
# Loading work.ibex_compressed_decoder(fast)
# Loading work.ibex_id_stage_sv_unit(fast)
# Loading work.ibex_id_stage(fast)
# Loading work.ibex_decoder(fast)
# Loading work.ibex_controller(fast)
# Loading work.ibex_ex_block_sv_unit(fast)
# Loading work.ibex_ex_block(fast)
# Loading work.ibex_alu_sv_unit(fast)
# Loading work.ibex_alu(fast)
# Loading work.ibex_multdiv_fast_sv_unit(fast)
# Loading work.ibex_multdiv_fast(fast)
# Loading work.ibex_load_store_unit(fast)
# Loading work.ibex_wb_stage_sv_unit(fast)
# Loading work.ibex_wb_stage(fast)
# Loading work.ibex_cs_registers(fast)
# Loading work.ibex_csr(fast)
# Loading work.ibex_csr(fast__1)
# Loading work.ibex_csr(fast__2)
# Loading work.ibex_csr(fast__3)
# Loading work.ibex_csr(fast__4)
# Loading work.ibex_csr(fast__5)
# Loading work.ibex_csr(fast__6)
# Loading work.ibex_counter(fast)
# Loading work.ibex_counter(fast__1)
# Loading work.ibex_counter(fast__2)
# Loading work.ibex_counter(fast__3)
# Loading work.ibex_csr(fast__7)
# Loading work.ibex_register_file_ff(fast)
# Loading work.ram_2p(fast)
# Loading work.prim_ram_2p_pkg(fast)
# Loading work.prim_ram_2p(fast)
# Loading work.prim_generic_ram_2p(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'test_en_i'. The port definition is at: rtl_ref/ibex_top.sv(54).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_ref/ibex_demo_system.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (32) for port 'ram_cfg_i'. The port definition is at: rtl_ref/ibex_top.sv(55).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_ref/ibex_demo_system.sv Line: 239
# Compiling /tmp/luanle@luanle-ThinkPad-T450s_dpi_415803/linux_x86_64_gcc-11/exportwrapper.c
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_415803/linux_x86_64_gcc-11/vsim_auto_compile.so
#  vcd file lbu-align-01.elf.vcd
#  vcd add -r /*
#  run 100000ns
# Initializing memory tb_ibex_demo_system.u_ibex_demo_system_i.imem_dmem.u_ram.u_impl_generic.#ublk#190621856#57.gen_meminit from file 'ram.vmem'.
#  vcd flush
#  vcd off
#  mem save -o lbu-align-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem
#  quit
# End time: 17:35:00 on Sep 28,2024, Elapsed time: 0:00:04
# Errors: 0, Warnings: 2

[33m[MAKE] Moving simulation results to /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_ref[0m
mv -f "lbu-align-01.elf.mem" "result_ref/"
mv -f "lbu-align-01.elf.vcd" "result_ref/"
mv -f "transcript" "result_ref/"


[32m[MAKE] Simulation completed![0m
[32m[MAKE] Simulation result saved to folder result_ref/[0m
[33m[MAKE] See result with command: 'ls result_ref'[0m
[33m[MAKE] See simulation wave with command: 'gtkwave result_ref/lbu-align-01.elf.vcd'[0m

make[1]: Leaving directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'


====================================================
Timestamp: Th·ª© b·∫£y, 28 Th√°ng 9 nƒÉm 2024 17:32:53 +07
Running rule: all_multiple

make[1]: Entering directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'
[33m[MAKE] Updating RAM's content...[0m
cp "vmem/lh-align-01.elf.vmem" "ram.vmem"

[33m[MAKE] Creating directory: /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_ref[0m
mkdir -p "result_ref"


[33m[MAKE] Running simulation...[0m
vsim -c -do " \
vsim -c work_ref.tb_ibex_demo_system -voptargs=+acc; \
vcd file lh-align-01.elf.vcd; \
vcd add -r /*; \
run 100000ns; \
vcd flush; \
vcd off; \
mem save -o lh-align-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem; \
quit"
Reading pref.tcl

# 10.7c

#  vsim -c work_ref.tb_ibex_demo_system -voptargs=+acc
# vsim -c work_ref.tb_ibex_demo_system -voptargs="+acc" 
# Start time: 17:35:03 on Sep 28,2024
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_415933/linux_x86_64_gcc-11/export_tramp.so
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.ibex_pkg(fast)
# Loading work.tb_ibex_demo_system_sv_unit(fast)
# Loading work.tb_ibex_demo_system(fast)
# Loading work.ibex_demo_system(fast)
# Loading work.bus(fast)
# Loading work.prim_secded_pkg(fast)
# Loading work.prim_ram_1p_pkg(fast)
# Loading work.ibex_top_sv_unit(fast)
# Loading work.ibex_top(fast)
# Loading work.prim_pkg(fast)
# Loading work.prim_clock_gating_sv_unit(fast)
# Loading work.prim_clock_gating(fast)
# Loading work.prim_generic_clock_gating(fast)
# Loading work.prim_buf(fast)
# Loading work.prim_generic_buf(fast)
# Loading work.prim_buf(fast__1)
# Loading work.prim_generic_buf(fast__1)
# Loading work.ibex_core_sv_unit(fast)
# Loading work.ibex_core(fast)
# Loading work.ibex_if_stage_sv_unit(fast)
# Loading work.ibex_if_stage(fast)
# Loading work.ibex_prefetch_buffer(fast)
# Loading work.ibex_fetch_fifo(fast)
# Loading work.ibex_compressed_decoder_sv_unit(fast)
# Loading work.ibex_compressed_decoder(fast)
# Loading work.ibex_id_stage_sv_unit(fast)
# Loading work.ibex_id_stage(fast)
# Loading work.ibex_decoder(fast)
# Loading work.ibex_controller(fast)
# Loading work.ibex_ex_block_sv_unit(fast)
# Loading work.ibex_ex_block(fast)
# Loading work.ibex_alu_sv_unit(fast)
# Loading work.ibex_alu(fast)
# Loading work.ibex_multdiv_fast_sv_unit(fast)
# Loading work.ibex_multdiv_fast(fast)
# Loading work.ibex_load_store_unit(fast)
# Loading work.ibex_wb_stage_sv_unit(fast)
# Loading work.ibex_wb_stage(fast)
# Loading work.ibex_cs_registers(fast)
# Loading work.ibex_csr(fast)
# Loading work.ibex_csr(fast__1)
# Loading work.ibex_csr(fast__2)
# Loading work.ibex_csr(fast__3)
# Loading work.ibex_csr(fast__4)
# Loading work.ibex_csr(fast__5)
# Loading work.ibex_csr(fast__6)
# Loading work.ibex_counter(fast)
# Loading work.ibex_counter(fast__1)
# Loading work.ibex_counter(fast__2)
# Loading work.ibex_counter(fast__3)
# Loading work.ibex_csr(fast__7)
# Loading work.ibex_register_file_ff(fast)
# Loading work.ram_2p(fast)
# Loading work.prim_ram_2p_pkg(fast)
# Loading work.prim_ram_2p(fast)
# Loading work.prim_generic_ram_2p(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'test_en_i'. The port definition is at: rtl_ref/ibex_top.sv(54).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_ref/ibex_demo_system.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (32) for port 'ram_cfg_i'. The port definition is at: rtl_ref/ibex_top.sv(55).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_ref/ibex_demo_system.sv Line: 239
# Compiling /tmp/luanle@luanle-ThinkPad-T450s_dpi_415933/linux_x86_64_gcc-11/exportwrapper.c
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_415933/linux_x86_64_gcc-11/vsim_auto_compile.so
#  vcd file lh-align-01.elf.vcd
#  vcd add -r /*
#  run 100000ns
# Initializing memory tb_ibex_demo_system.u_ibex_demo_system_i.imem_dmem.u_ram.u_impl_generic.#ublk#190621856#57.gen_meminit from file 'ram.vmem'.
#  vcd flush
#  vcd off
#  mem save -o lh-align-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem
#  quit
# End time: 17:35:06 on Sep 28,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 2

[33m[MAKE] Moving simulation results to /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_ref[0m
mv -f "lh-align-01.elf.mem" "result_ref/"
mv -f "lh-align-01.elf.vcd" "result_ref/"
mv -f "transcript" "result_ref/"


[32m[MAKE] Simulation completed![0m
[32m[MAKE] Simulation result saved to folder result_ref/[0m
[33m[MAKE] See result with command: 'ls result_ref'[0m
[33m[MAKE] See simulation wave with command: 'gtkwave result_ref/lh-align-01.elf.vcd'[0m

make[1]: Leaving directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'


====================================================
Timestamp: Th·ª© b·∫£y, 28 Th√°ng 9 nƒÉm 2024 17:32:53 +07
Running rule: all_multiple

make[1]: Entering directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'
[33m[MAKE] Updating RAM's content...[0m
cp "vmem/lhu-align-01.elf.vmem" "ram.vmem"

[33m[MAKE] Creating directory: /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_ref[0m
mkdir -p "result_ref"


[33m[MAKE] Running simulation...[0m
vsim -c -do " \
vsim -c work_ref.tb_ibex_demo_system -voptargs=+acc; \
vcd file lhu-align-01.elf.vcd; \
vcd add -r /*; \
run 100000ns; \
vcd flush; \
vcd off; \
mem save -o lhu-align-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem; \
quit"
Reading pref.tcl

# 10.7c

#  vsim -c work_ref.tb_ibex_demo_system -voptargs=+acc
# vsim -c work_ref.tb_ibex_demo_system -voptargs="+acc" 
# Start time: 17:35:09 on Sep 28,2024
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_416063/linux_x86_64_gcc-11/export_tramp.so
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.ibex_pkg(fast)
# Loading work.tb_ibex_demo_system_sv_unit(fast)
# Loading work.tb_ibex_demo_system(fast)
# Loading work.ibex_demo_system(fast)
# Loading work.bus(fast)
# Loading work.prim_secded_pkg(fast)
# Loading work.prim_ram_1p_pkg(fast)
# Loading work.ibex_top_sv_unit(fast)
# Loading work.ibex_top(fast)
# Loading work.prim_pkg(fast)
# Loading work.prim_clock_gating_sv_unit(fast)
# Loading work.prim_clock_gating(fast)
# Loading work.prim_generic_clock_gating(fast)
# Loading work.prim_buf(fast)
# Loading work.prim_generic_buf(fast)
# Loading work.prim_buf(fast__1)
# Loading work.prim_generic_buf(fast__1)
# Loading work.ibex_core_sv_unit(fast)
# Loading work.ibex_core(fast)
# Loading work.ibex_if_stage_sv_unit(fast)
# Loading work.ibex_if_stage(fast)
# Loading work.ibex_prefetch_buffer(fast)
# Loading work.ibex_fetch_fifo(fast)
# Loading work.ibex_compressed_decoder_sv_unit(fast)
# Loading work.ibex_compressed_decoder(fast)
# Loading work.ibex_id_stage_sv_unit(fast)
# Loading work.ibex_id_stage(fast)
# Loading work.ibex_decoder(fast)
# Loading work.ibex_controller(fast)
# Loading work.ibex_ex_block_sv_unit(fast)
# Loading work.ibex_ex_block(fast)
# Loading work.ibex_alu_sv_unit(fast)
# Loading work.ibex_alu(fast)
# Loading work.ibex_multdiv_fast_sv_unit(fast)
# Loading work.ibex_multdiv_fast(fast)
# Loading work.ibex_load_store_unit(fast)
# Loading work.ibex_wb_stage_sv_unit(fast)
# Loading work.ibex_wb_stage(fast)
# Loading work.ibex_cs_registers(fast)
# Loading work.ibex_csr(fast)
# Loading work.ibex_csr(fast__1)
# Loading work.ibex_csr(fast__2)
# Loading work.ibex_csr(fast__3)
# Loading work.ibex_csr(fast__4)
# Loading work.ibex_csr(fast__5)
# Loading work.ibex_csr(fast__6)
# Loading work.ibex_counter(fast)
# Loading work.ibex_counter(fast__1)
# Loading work.ibex_counter(fast__2)
# Loading work.ibex_counter(fast__3)
# Loading work.ibex_csr(fast__7)
# Loading work.ibex_register_file_ff(fast)
# Loading work.ram_2p(fast)
# Loading work.prim_ram_2p_pkg(fast)
# Loading work.prim_ram_2p(fast)
# Loading work.prim_generic_ram_2p(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'test_en_i'. The port definition is at: rtl_ref/ibex_top.sv(54).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_ref/ibex_demo_system.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (32) for port 'ram_cfg_i'. The port definition is at: rtl_ref/ibex_top.sv(55).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_ref/ibex_demo_system.sv Line: 239
# Compiling /tmp/luanle@luanle-ThinkPad-T450s_dpi_416063/linux_x86_64_gcc-11/exportwrapper.c
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_416063/linux_x86_64_gcc-11/vsim_auto_compile.so
#  vcd file lhu-align-01.elf.vcd
#  vcd add -r /*
#  run 100000ns
# Initializing memory tb_ibex_demo_system.u_ibex_demo_system_i.imem_dmem.u_ram.u_impl_generic.#ublk#190621856#57.gen_meminit from file 'ram.vmem'.
#  vcd flush
#  vcd off
#  mem save -o lhu-align-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem
#  quit
# End time: 17:35:12 on Sep 28,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 2

[33m[MAKE] Moving simulation results to /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_ref[0m
mv -f "lhu-align-01.elf.mem" "result_ref/"
mv -f "lhu-align-01.elf.vcd" "result_ref/"
mv -f "transcript" "result_ref/"


[32m[MAKE] Simulation completed![0m
[32m[MAKE] Simulation result saved to folder result_ref/[0m
[33m[MAKE] See result with command: 'ls result_ref'[0m
[33m[MAKE] See simulation wave with command: 'gtkwave result_ref/lhu-align-01.elf.vcd'[0m

make[1]: Leaving directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'


====================================================
Timestamp: Th·ª© b·∫£y, 28 Th√°ng 9 nƒÉm 2024 17:32:53 +07
Running rule: all_multiple

make[1]: Entering directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'
[33m[MAKE] Updating RAM's content...[0m
cp "vmem/lui-01.elf.vmem" "ram.vmem"

[33m[MAKE] Creating directory: /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_ref[0m
mkdir -p "result_ref"


[33m[MAKE] Running simulation...[0m
vsim -c -do " \
vsim -c work_ref.tb_ibex_demo_system -voptargs=+acc; \
vcd file lui-01.elf.vcd; \
vcd add -r /*; \
run 100000ns; \
vcd flush; \
vcd off; \
mem save -o lui-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem; \
quit"
Reading pref.tcl

# 10.7c

#  vsim -c work_ref.tb_ibex_demo_system -voptargs=+acc
# vsim -c work_ref.tb_ibex_demo_system -voptargs="+acc" 
# Start time: 17:35:15 on Sep 28,2024
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_416194/linux_x86_64_gcc-11/export_tramp.so
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.ibex_pkg(fast)
# Loading work.tb_ibex_demo_system_sv_unit(fast)
# Loading work.tb_ibex_demo_system(fast)
# Loading work.ibex_demo_system(fast)
# Loading work.bus(fast)
# Loading work.prim_secded_pkg(fast)
# Loading work.prim_ram_1p_pkg(fast)
# Loading work.ibex_top_sv_unit(fast)
# Loading work.ibex_top(fast)
# Loading work.prim_pkg(fast)
# Loading work.prim_clock_gating_sv_unit(fast)
# Loading work.prim_clock_gating(fast)
# Loading work.prim_generic_clock_gating(fast)
# Loading work.prim_buf(fast)
# Loading work.prim_generic_buf(fast)
# Loading work.prim_buf(fast__1)
# Loading work.prim_generic_buf(fast__1)
# Loading work.ibex_core_sv_unit(fast)
# Loading work.ibex_core(fast)
# Loading work.ibex_if_stage_sv_unit(fast)
# Loading work.ibex_if_stage(fast)
# Loading work.ibex_prefetch_buffer(fast)
# Loading work.ibex_fetch_fifo(fast)
# Loading work.ibex_compressed_decoder_sv_unit(fast)
# Loading work.ibex_compressed_decoder(fast)
# Loading work.ibex_id_stage_sv_unit(fast)
# Loading work.ibex_id_stage(fast)
# Loading work.ibex_decoder(fast)
# Loading work.ibex_controller(fast)
# Loading work.ibex_ex_block_sv_unit(fast)
# Loading work.ibex_ex_block(fast)
# Loading work.ibex_alu_sv_unit(fast)
# Loading work.ibex_alu(fast)
# Loading work.ibex_multdiv_fast_sv_unit(fast)
# Loading work.ibex_multdiv_fast(fast)
# Loading work.ibex_load_store_unit(fast)
# Loading work.ibex_wb_stage_sv_unit(fast)
# Loading work.ibex_wb_stage(fast)
# Loading work.ibex_cs_registers(fast)
# Loading work.ibex_csr(fast)
# Loading work.ibex_csr(fast__1)
# Loading work.ibex_csr(fast__2)
# Loading work.ibex_csr(fast__3)
# Loading work.ibex_csr(fast__4)
# Loading work.ibex_csr(fast__5)
# Loading work.ibex_csr(fast__6)
# Loading work.ibex_counter(fast)
# Loading work.ibex_counter(fast__1)
# Loading work.ibex_counter(fast__2)
# Loading work.ibex_counter(fast__3)
# Loading work.ibex_csr(fast__7)
# Loading work.ibex_register_file_ff(fast)
# Loading work.ram_2p(fast)
# Loading work.prim_ram_2p_pkg(fast)
# Loading work.prim_ram_2p(fast)
# Loading work.prim_generic_ram_2p(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'test_en_i'. The port definition is at: rtl_ref/ibex_top.sv(54).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_ref/ibex_demo_system.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (32) for port 'ram_cfg_i'. The port definition is at: rtl_ref/ibex_top.sv(55).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_ref/ibex_demo_system.sv Line: 239
# Compiling /tmp/luanle@luanle-ThinkPad-T450s_dpi_416194/linux_x86_64_gcc-11/exportwrapper.c
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_416194/linux_x86_64_gcc-11/vsim_auto_compile.so
#  vcd file lui-01.elf.vcd
#  vcd add -r /*
#  run 100000ns
# Initializing memory tb_ibex_demo_system.u_ibex_demo_system_i.imem_dmem.u_ram.u_impl_generic.#ublk#190621856#57.gen_meminit from file 'ram.vmem'.
#  vcd flush
#  vcd off
#  mem save -o lui-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem
#  quit
# End time: 17:35:18 on Sep 28,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 2

[33m[MAKE] Moving simulation results to /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_ref[0m
mv -f "lui-01.elf.mem" "result_ref/"
mv -f "lui-01.elf.vcd" "result_ref/"
mv -f "transcript" "result_ref/"


[32m[MAKE] Simulation completed![0m
[32m[MAKE] Simulation result saved to folder result_ref/[0m
[33m[MAKE] See result with command: 'ls result_ref'[0m
[33m[MAKE] See simulation wave with command: 'gtkwave result_ref/lui-01.elf.vcd'[0m

make[1]: Leaving directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'


====================================================
Timestamp: Th·ª© b·∫£y, 28 Th√°ng 9 nƒÉm 2024 17:32:53 +07
Running rule: all_multiple

make[1]: Entering directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'
[33m[MAKE] Updating RAM's content...[0m
cp "vmem/lw-align-01.elf.vmem" "ram.vmem"

[33m[MAKE] Creating directory: /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_ref[0m
mkdir -p "result_ref"


[33m[MAKE] Running simulation...[0m
vsim -c -do " \
vsim -c work_ref.tb_ibex_demo_system -voptargs=+acc; \
vcd file lw-align-01.elf.vcd; \
vcd add -r /*; \
run 100000ns; \
vcd flush; \
vcd off; \
mem save -o lw-align-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem; \
quit"
Reading pref.tcl

# 10.7c

#  vsim -c work_ref.tb_ibex_demo_system -voptargs=+acc
# vsim -c work_ref.tb_ibex_demo_system -voptargs="+acc" 
# Start time: 17:35:21 on Sep 28,2024
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_416324/linux_x86_64_gcc-11/export_tramp.so
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.ibex_pkg(fast)
# Loading work.tb_ibex_demo_system_sv_unit(fast)
# Loading work.tb_ibex_demo_system(fast)
# Loading work.ibex_demo_system(fast)
# Loading work.bus(fast)
# Loading work.prim_secded_pkg(fast)
# Loading work.prim_ram_1p_pkg(fast)
# Loading work.ibex_top_sv_unit(fast)
# Loading work.ibex_top(fast)
# Loading work.prim_pkg(fast)
# Loading work.prim_clock_gating_sv_unit(fast)
# Loading work.prim_clock_gating(fast)
# Loading work.prim_generic_clock_gating(fast)
# Loading work.prim_buf(fast)
# Loading work.prim_generic_buf(fast)
# Loading work.prim_buf(fast__1)
# Loading work.prim_generic_buf(fast__1)
# Loading work.ibex_core_sv_unit(fast)
# Loading work.ibex_core(fast)
# Loading work.ibex_if_stage_sv_unit(fast)
# Loading work.ibex_if_stage(fast)
# Loading work.ibex_prefetch_buffer(fast)
# Loading work.ibex_fetch_fifo(fast)
# Loading work.ibex_compressed_decoder_sv_unit(fast)
# Loading work.ibex_compressed_decoder(fast)
# Loading work.ibex_id_stage_sv_unit(fast)
# Loading work.ibex_id_stage(fast)
# Loading work.ibex_decoder(fast)
# Loading work.ibex_controller(fast)
# Loading work.ibex_ex_block_sv_unit(fast)
# Loading work.ibex_ex_block(fast)
# Loading work.ibex_alu_sv_unit(fast)
# Loading work.ibex_alu(fast)
# Loading work.ibex_multdiv_fast_sv_unit(fast)
# Loading work.ibex_multdiv_fast(fast)
# Loading work.ibex_load_store_unit(fast)
# Loading work.ibex_wb_stage_sv_unit(fast)
# Loading work.ibex_wb_stage(fast)
# Loading work.ibex_cs_registers(fast)
# Loading work.ibex_csr(fast)
# Loading work.ibex_csr(fast__1)
# Loading work.ibex_csr(fast__2)
# Loading work.ibex_csr(fast__3)
# Loading work.ibex_csr(fast__4)
# Loading work.ibex_csr(fast__5)
# Loading work.ibex_csr(fast__6)
# Loading work.ibex_counter(fast)
# Loading work.ibex_counter(fast__1)
# Loading work.ibex_counter(fast__2)
# Loading work.ibex_counter(fast__3)
# Loading work.ibex_csr(fast__7)
# Loading work.ibex_register_file_ff(fast)
# Loading work.ram_2p(fast)
# Loading work.prim_ram_2p_pkg(fast)
# Loading work.prim_ram_2p(fast)
# Loading work.prim_generic_ram_2p(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'test_en_i'. The port definition is at: rtl_ref/ibex_top.sv(54).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_ref/ibex_demo_system.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (32) for port 'ram_cfg_i'. The port definition is at: rtl_ref/ibex_top.sv(55).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_ref/ibex_demo_system.sv Line: 239
# Compiling /tmp/luanle@luanle-ThinkPad-T450s_dpi_416324/linux_x86_64_gcc-11/exportwrapper.c
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_416324/linux_x86_64_gcc-11/vsim_auto_compile.so
#  vcd file lw-align-01.elf.vcd
#  vcd add -r /*
#  run 100000ns
# Initializing memory tb_ibex_demo_system.u_ibex_demo_system_i.imem_dmem.u_ram.u_impl_generic.#ublk#190621856#57.gen_meminit from file 'ram.vmem'.
#  vcd flush
#  vcd off
#  mem save -o lw-align-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem
#  quit
# End time: 17:35:24 on Sep 28,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 2

[33m[MAKE] Moving simulation results to /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_ref[0m
mv -f "lw-align-01.elf.mem" "result_ref/"
mv -f "lw-align-01.elf.vcd" "result_ref/"
mv -f "transcript" "result_ref/"


[32m[MAKE] Simulation completed![0m
[32m[MAKE] Simulation result saved to folder result_ref/[0m
[33m[MAKE] See result with command: 'ls result_ref'[0m
[33m[MAKE] See simulation wave with command: 'gtkwave result_ref/lw-align-01.elf.vcd'[0m

make[1]: Leaving directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'


====================================================
Timestamp: Th·ª© b·∫£y, 28 Th√°ng 9 nƒÉm 2024 17:32:53 +07
Running rule: all_multiple

make[1]: Entering directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'
[33m[MAKE] Updating RAM's content...[0m
cp "vmem/or-01.elf.vmem" "ram.vmem"

[33m[MAKE] Creating directory: /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_ref[0m
mkdir -p "result_ref"


[33m[MAKE] Running simulation...[0m
vsim -c -do " \
vsim -c work_ref.tb_ibex_demo_system -voptargs=+acc; \
vcd file or-01.elf.vcd; \
vcd add -r /*; \
run 100000ns; \
vcd flush; \
vcd off; \
mem save -o or-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem; \
quit"
Reading pref.tcl

# 10.7c

#  vsim -c work_ref.tb_ibex_demo_system -voptargs=+acc
# vsim -c work_ref.tb_ibex_demo_system -voptargs="+acc" 
# Start time: 17:35:27 on Sep 28,2024
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_416454/linux_x86_64_gcc-11/export_tramp.so
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.ibex_pkg(fast)
# Loading work.tb_ibex_demo_system_sv_unit(fast)
# Loading work.tb_ibex_demo_system(fast)
# Loading work.ibex_demo_system(fast)
# Loading work.bus(fast)
# Loading work.prim_secded_pkg(fast)
# Loading work.prim_ram_1p_pkg(fast)
# Loading work.ibex_top_sv_unit(fast)
# Loading work.ibex_top(fast)
# Loading work.prim_pkg(fast)
# Loading work.prim_clock_gating_sv_unit(fast)
# Loading work.prim_clock_gating(fast)
# Loading work.prim_generic_clock_gating(fast)
# Loading work.prim_buf(fast)
# Loading work.prim_generic_buf(fast)
# Loading work.prim_buf(fast__1)
# Loading work.prim_generic_buf(fast__1)
# Loading work.ibex_core_sv_unit(fast)
# Loading work.ibex_core(fast)
# Loading work.ibex_if_stage_sv_unit(fast)
# Loading work.ibex_if_stage(fast)
# Loading work.ibex_prefetch_buffer(fast)
# Loading work.ibex_fetch_fifo(fast)
# Loading work.ibex_compressed_decoder_sv_unit(fast)
# Loading work.ibex_compressed_decoder(fast)
# Loading work.ibex_id_stage_sv_unit(fast)
# Loading work.ibex_id_stage(fast)
# Loading work.ibex_decoder(fast)
# Loading work.ibex_controller(fast)
# Loading work.ibex_ex_block_sv_unit(fast)
# Loading work.ibex_ex_block(fast)
# Loading work.ibex_alu_sv_unit(fast)
# Loading work.ibex_alu(fast)
# Loading work.ibex_multdiv_fast_sv_unit(fast)
# Loading work.ibex_multdiv_fast(fast)
# Loading work.ibex_load_store_unit(fast)
# Loading work.ibex_wb_stage_sv_unit(fast)
# Loading work.ibex_wb_stage(fast)
# Loading work.ibex_cs_registers(fast)
# Loading work.ibex_csr(fast)
# Loading work.ibex_csr(fast__1)
# Loading work.ibex_csr(fast__2)
# Loading work.ibex_csr(fast__3)
# Loading work.ibex_csr(fast__4)
# Loading work.ibex_csr(fast__5)
# Loading work.ibex_csr(fast__6)
# Loading work.ibex_counter(fast)
# Loading work.ibex_counter(fast__1)
# Loading work.ibex_counter(fast__2)
# Loading work.ibex_counter(fast__3)
# Loading work.ibex_csr(fast__7)
# Loading work.ibex_register_file_ff(fast)
# Loading work.ram_2p(fast)
# Loading work.prim_ram_2p_pkg(fast)
# Loading work.prim_ram_2p(fast)
# Loading work.prim_generic_ram_2p(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'test_en_i'. The port definition is at: rtl_ref/ibex_top.sv(54).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_ref/ibex_demo_system.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (32) for port 'ram_cfg_i'. The port definition is at: rtl_ref/ibex_top.sv(55).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_ref/ibex_demo_system.sv Line: 239
# Compiling /tmp/luanle@luanle-ThinkPad-T450s_dpi_416454/linux_x86_64_gcc-11/exportwrapper.c
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_416454/linux_x86_64_gcc-11/vsim_auto_compile.so
#  vcd file or-01.elf.vcd
#  vcd add -r /*
#  run 100000ns
# Initializing memory tb_ibex_demo_system.u_ibex_demo_system_i.imem_dmem.u_ram.u_impl_generic.#ublk#190621856#57.gen_meminit from file 'ram.vmem'.
#  vcd flush
#  vcd off
#  mem save -o or-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem
#  quit
# End time: 17:35:31 on Sep 28,2024, Elapsed time: 0:00:04
# Errors: 0, Warnings: 2

[33m[MAKE] Moving simulation results to /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_ref[0m
mv -f "or-01.elf.mem" "result_ref/"
mv -f "or-01.elf.vcd" "result_ref/"
mv -f "transcript" "result_ref/"


[32m[MAKE] Simulation completed![0m
[32m[MAKE] Simulation result saved to folder result_ref/[0m
[33m[MAKE] See result with command: 'ls result_ref'[0m
[33m[MAKE] See simulation wave with command: 'gtkwave result_ref/or-01.elf.vcd'[0m

make[1]: Leaving directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'


====================================================
Timestamp: Th·ª© b·∫£y, 28 Th√°ng 9 nƒÉm 2024 17:32:53 +07
Running rule: all_multiple

make[1]: Entering directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'
[33m[MAKE] Updating RAM's content...[0m
cp "vmem/ori-01.elf.vmem" "ram.vmem"

[33m[MAKE] Creating directory: /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_ref[0m
mkdir -p "result_ref"


[33m[MAKE] Running simulation...[0m
vsim -c -do " \
vsim -c work_ref.tb_ibex_demo_system -voptargs=+acc; \
vcd file ori-01.elf.vcd; \
vcd add -r /*; \
run 100000ns; \
vcd flush; \
vcd off; \
mem save -o ori-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem; \
quit"
Reading pref.tcl

# 10.7c

#  vsim -c work_ref.tb_ibex_demo_system -voptargs=+acc
# vsim -c work_ref.tb_ibex_demo_system -voptargs="+acc" 
# Start time: 17:35:34 on Sep 28,2024
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_416584/linux_x86_64_gcc-11/export_tramp.so
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.ibex_pkg(fast)
# Loading work.tb_ibex_demo_system_sv_unit(fast)
# Loading work.tb_ibex_demo_system(fast)
# Loading work.ibex_demo_system(fast)
# Loading work.bus(fast)
# Loading work.prim_secded_pkg(fast)
# Loading work.prim_ram_1p_pkg(fast)
# Loading work.ibex_top_sv_unit(fast)
# Loading work.ibex_top(fast)
# Loading work.prim_pkg(fast)
# Loading work.prim_clock_gating_sv_unit(fast)
# Loading work.prim_clock_gating(fast)
# Loading work.prim_generic_clock_gating(fast)
# Loading work.prim_buf(fast)
# Loading work.prim_generic_buf(fast)
# Loading work.prim_buf(fast__1)
# Loading work.prim_generic_buf(fast__1)
# Loading work.ibex_core_sv_unit(fast)
# Loading work.ibex_core(fast)
# Loading work.ibex_if_stage_sv_unit(fast)
# Loading work.ibex_if_stage(fast)
# Loading work.ibex_prefetch_buffer(fast)
# Loading work.ibex_fetch_fifo(fast)
# Loading work.ibex_compressed_decoder_sv_unit(fast)
# Loading work.ibex_compressed_decoder(fast)
# Loading work.ibex_id_stage_sv_unit(fast)
# Loading work.ibex_id_stage(fast)
# Loading work.ibex_decoder(fast)
# Loading work.ibex_controller(fast)
# Loading work.ibex_ex_block_sv_unit(fast)
# Loading work.ibex_ex_block(fast)
# Loading work.ibex_alu_sv_unit(fast)
# Loading work.ibex_alu(fast)
# Loading work.ibex_multdiv_fast_sv_unit(fast)
# Loading work.ibex_multdiv_fast(fast)
# Loading work.ibex_load_store_unit(fast)
# Loading work.ibex_wb_stage_sv_unit(fast)
# Loading work.ibex_wb_stage(fast)
# Loading work.ibex_cs_registers(fast)
# Loading work.ibex_csr(fast)
# Loading work.ibex_csr(fast__1)
# Loading work.ibex_csr(fast__2)
# Loading work.ibex_csr(fast__3)
# Loading work.ibex_csr(fast__4)
# Loading work.ibex_csr(fast__5)
# Loading work.ibex_csr(fast__6)
# Loading work.ibex_counter(fast)
# Loading work.ibex_counter(fast__1)
# Loading work.ibex_counter(fast__2)
# Loading work.ibex_counter(fast__3)
# Loading work.ibex_csr(fast__7)
# Loading work.ibex_register_file_ff(fast)
# Loading work.ram_2p(fast)
# Loading work.prim_ram_2p_pkg(fast)
# Loading work.prim_ram_2p(fast)
# Loading work.prim_generic_ram_2p(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'test_en_i'. The port definition is at: rtl_ref/ibex_top.sv(54).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_ref/ibex_demo_system.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (32) for port 'ram_cfg_i'. The port definition is at: rtl_ref/ibex_top.sv(55).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_ref/ibex_demo_system.sv Line: 239
# Compiling /tmp/luanle@luanle-ThinkPad-T450s_dpi_416584/linux_x86_64_gcc-11/exportwrapper.c
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_416584/linux_x86_64_gcc-11/vsim_auto_compile.so
#  vcd file ori-01.elf.vcd
#  vcd add -r /*
#  run 100000ns
# Initializing memory tb_ibex_demo_system.u_ibex_demo_system_i.imem_dmem.u_ram.u_impl_generic.#ublk#190621856#57.gen_meminit from file 'ram.vmem'.
#  vcd flush
#  vcd off
#  mem save -o ori-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem
#  quit
# End time: 17:35:38 on Sep 28,2024, Elapsed time: 0:00:04
# Errors: 0, Warnings: 2

[33m[MAKE] Moving simulation results to /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_ref[0m
mv -f "ori-01.elf.mem" "result_ref/"
mv -f "ori-01.elf.vcd" "result_ref/"
mv -f "transcript" "result_ref/"


[32m[MAKE] Simulation completed![0m
[32m[MAKE] Simulation result saved to folder result_ref/[0m
[33m[MAKE] See result with command: 'ls result_ref'[0m
[33m[MAKE] See simulation wave with command: 'gtkwave result_ref/ori-01.elf.vcd'[0m

make[1]: Leaving directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'


====================================================
Timestamp: Th·ª© b·∫£y, 28 Th√°ng 9 nƒÉm 2024 17:32:53 +07
Running rule: all_multiple

make[1]: Entering directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'
[33m[MAKE] Updating RAM's content...[0m
cp "vmem/sb-align-01.elf.vmem" "ram.vmem"

[33m[MAKE] Creating directory: /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_ref[0m
mkdir -p "result_ref"


[33m[MAKE] Running simulation...[0m
vsim -c -do " \
vsim -c work_ref.tb_ibex_demo_system -voptargs=+acc; \
vcd file sb-align-01.elf.vcd; \
vcd add -r /*; \
run 100000ns; \
vcd flush; \
vcd off; \
mem save -o sb-align-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem; \
quit"
Reading pref.tcl

# 10.7c

#  vsim -c work_ref.tb_ibex_demo_system -voptargs=+acc
# vsim -c work_ref.tb_ibex_demo_system -voptargs="+acc" 
# Start time: 17:35:41 on Sep 28,2024
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_416740/linux_x86_64_gcc-11/export_tramp.so
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.ibex_pkg(fast)
# Loading work.tb_ibex_demo_system_sv_unit(fast)
# Loading work.tb_ibex_demo_system(fast)
# Loading work.ibex_demo_system(fast)
# Loading work.bus(fast)
# Loading work.prim_secded_pkg(fast)
# Loading work.prim_ram_1p_pkg(fast)
# Loading work.ibex_top_sv_unit(fast)
# Loading work.ibex_top(fast)
# Loading work.prim_pkg(fast)
# Loading work.prim_clock_gating_sv_unit(fast)
# Loading work.prim_clock_gating(fast)
# Loading work.prim_generic_clock_gating(fast)
# Loading work.prim_buf(fast)
# Loading work.prim_generic_buf(fast)
# Loading work.prim_buf(fast__1)
# Loading work.prim_generic_buf(fast__1)
# Loading work.ibex_core_sv_unit(fast)
# Loading work.ibex_core(fast)
# Loading work.ibex_if_stage_sv_unit(fast)
# Loading work.ibex_if_stage(fast)
# Loading work.ibex_prefetch_buffer(fast)
# Loading work.ibex_fetch_fifo(fast)
# Loading work.ibex_compressed_decoder_sv_unit(fast)
# Loading work.ibex_compressed_decoder(fast)
# Loading work.ibex_id_stage_sv_unit(fast)
# Loading work.ibex_id_stage(fast)
# Loading work.ibex_decoder(fast)
# Loading work.ibex_controller(fast)
# Loading work.ibex_ex_block_sv_unit(fast)
# Loading work.ibex_ex_block(fast)
# Loading work.ibex_alu_sv_unit(fast)
# Loading work.ibex_alu(fast)
# Loading work.ibex_multdiv_fast_sv_unit(fast)
# Loading work.ibex_multdiv_fast(fast)
# Loading work.ibex_load_store_unit(fast)
# Loading work.ibex_wb_stage_sv_unit(fast)
# Loading work.ibex_wb_stage(fast)
# Loading work.ibex_cs_registers(fast)
# Loading work.ibex_csr(fast)
# Loading work.ibex_csr(fast__1)
# Loading work.ibex_csr(fast__2)
# Loading work.ibex_csr(fast__3)
# Loading work.ibex_csr(fast__4)
# Loading work.ibex_csr(fast__5)
# Loading work.ibex_csr(fast__6)
# Loading work.ibex_counter(fast)
# Loading work.ibex_counter(fast__1)
# Loading work.ibex_counter(fast__2)
# Loading work.ibex_counter(fast__3)
# Loading work.ibex_csr(fast__7)
# Loading work.ibex_register_file_ff(fast)
# Loading work.ram_2p(fast)
# Loading work.prim_ram_2p_pkg(fast)
# Loading work.prim_ram_2p(fast)
# Loading work.prim_generic_ram_2p(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'test_en_i'. The port definition is at: rtl_ref/ibex_top.sv(54).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_ref/ibex_demo_system.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (32) for port 'ram_cfg_i'. The port definition is at: rtl_ref/ibex_top.sv(55).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_ref/ibex_demo_system.sv Line: 239
# Compiling /tmp/luanle@luanle-ThinkPad-T450s_dpi_416740/linux_x86_64_gcc-11/exportwrapper.c
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_416740/linux_x86_64_gcc-11/vsim_auto_compile.so
#  vcd file sb-align-01.elf.vcd
#  vcd add -r /*
#  run 100000ns
# Initializing memory tb_ibex_demo_system.u_ibex_demo_system_i.imem_dmem.u_ram.u_impl_generic.#ublk#190621856#57.gen_meminit from file 'ram.vmem'.
#  vcd flush
#  vcd off
#  mem save -o sb-align-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem
#  quit
# End time: 17:35:45 on Sep 28,2024, Elapsed time: 0:00:04
# Errors: 0, Warnings: 2

[33m[MAKE] Moving simulation results to /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_ref[0m
mv -f "sb-align-01.elf.mem" "result_ref/"
mv -f "sb-align-01.elf.vcd" "result_ref/"
mv -f "transcript" "result_ref/"


[32m[MAKE] Simulation completed![0m
[32m[MAKE] Simulation result saved to folder result_ref/[0m
[33m[MAKE] See result with command: 'ls result_ref'[0m
[33m[MAKE] See simulation wave with command: 'gtkwave result_ref/sb-align-01.elf.vcd'[0m

make[1]: Leaving directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'


====================================================
Timestamp: Th·ª© b·∫£y, 28 Th√°ng 9 nƒÉm 2024 17:32:53 +07
Running rule: all_multiple

make[1]: Entering directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'
[33m[MAKE] Updating RAM's content...[0m
cp "vmem/sh-align-01.elf.vmem" "ram.vmem"

[33m[MAKE] Creating directory: /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_ref[0m
mkdir -p "result_ref"


[33m[MAKE] Running simulation...[0m
vsim -c -do " \
vsim -c work_ref.tb_ibex_demo_system -voptargs=+acc; \
vcd file sh-align-01.elf.vcd; \
vcd add -r /*; \
run 100000ns; \
vcd flush; \
vcd off; \
mem save -o sh-align-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem; \
quit"
Reading pref.tcl

# 10.7c

#  vsim -c work_ref.tb_ibex_demo_system -voptargs=+acc
# vsim -c work_ref.tb_ibex_demo_system -voptargs="+acc" 
# Start time: 17:35:48 on Sep 28,2024
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_416886/linux_x86_64_gcc-11/export_tramp.so
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.ibex_pkg(fast)
# Loading work.tb_ibex_demo_system_sv_unit(fast)
# Loading work.tb_ibex_demo_system(fast)
# Loading work.ibex_demo_system(fast)
# Loading work.bus(fast)
# Loading work.prim_secded_pkg(fast)
# Loading work.prim_ram_1p_pkg(fast)
# Loading work.ibex_top_sv_unit(fast)
# Loading work.ibex_top(fast)
# Loading work.prim_pkg(fast)
# Loading work.prim_clock_gating_sv_unit(fast)
# Loading work.prim_clock_gating(fast)
# Loading work.prim_generic_clock_gating(fast)
# Loading work.prim_buf(fast)
# Loading work.prim_generic_buf(fast)
# Loading work.prim_buf(fast__1)
# Loading work.prim_generic_buf(fast__1)
# Loading work.ibex_core_sv_unit(fast)
# Loading work.ibex_core(fast)
# Loading work.ibex_if_stage_sv_unit(fast)
# Loading work.ibex_if_stage(fast)
# Loading work.ibex_prefetch_buffer(fast)
# Loading work.ibex_fetch_fifo(fast)
# Loading work.ibex_compressed_decoder_sv_unit(fast)
# Loading work.ibex_compressed_decoder(fast)
# Loading work.ibex_id_stage_sv_unit(fast)
# Loading work.ibex_id_stage(fast)
# Loading work.ibex_decoder(fast)
# Loading work.ibex_controller(fast)
# Loading work.ibex_ex_block_sv_unit(fast)
# Loading work.ibex_ex_block(fast)
# Loading work.ibex_alu_sv_unit(fast)
# Loading work.ibex_alu(fast)
# Loading work.ibex_multdiv_fast_sv_unit(fast)
# Loading work.ibex_multdiv_fast(fast)
# Loading work.ibex_load_store_unit(fast)
# Loading work.ibex_wb_stage_sv_unit(fast)
# Loading work.ibex_wb_stage(fast)
# Loading work.ibex_cs_registers(fast)
# Loading work.ibex_csr(fast)
# Loading work.ibex_csr(fast__1)
# Loading work.ibex_csr(fast__2)
# Loading work.ibex_csr(fast__3)
# Loading work.ibex_csr(fast__4)
# Loading work.ibex_csr(fast__5)
# Loading work.ibex_csr(fast__6)
# Loading work.ibex_counter(fast)
# Loading work.ibex_counter(fast__1)
# Loading work.ibex_counter(fast__2)
# Loading work.ibex_counter(fast__3)
# Loading work.ibex_csr(fast__7)
# Loading work.ibex_register_file_ff(fast)
# Loading work.ram_2p(fast)
# Loading work.prim_ram_2p_pkg(fast)
# Loading work.prim_ram_2p(fast)
# Loading work.prim_generic_ram_2p(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'test_en_i'. The port definition is at: rtl_ref/ibex_top.sv(54).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_ref/ibex_demo_system.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (32) for port 'ram_cfg_i'. The port definition is at: rtl_ref/ibex_top.sv(55).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_ref/ibex_demo_system.sv Line: 239
# Compiling /tmp/luanle@luanle-ThinkPad-T450s_dpi_416886/linux_x86_64_gcc-11/exportwrapper.c
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_416886/linux_x86_64_gcc-11/vsim_auto_compile.so
#  vcd file sh-align-01.elf.vcd
#  vcd add -r /*
#  run 100000ns
# Initializing memory tb_ibex_demo_system.u_ibex_demo_system_i.imem_dmem.u_ram.u_impl_generic.#ublk#190621856#57.gen_meminit from file 'ram.vmem'.
#  vcd flush
#  vcd off
#  mem save -o sh-align-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem
#  quit
# End time: 17:35:51 on Sep 28,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 2

[33m[MAKE] Moving simulation results to /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_ref[0m
mv -f "sh-align-01.elf.mem" "result_ref/"
mv -f "sh-align-01.elf.vcd" "result_ref/"
mv -f "transcript" "result_ref/"


[32m[MAKE] Simulation completed![0m
[32m[MAKE] Simulation result saved to folder result_ref/[0m
[33m[MAKE] See result with command: 'ls result_ref'[0m
[33m[MAKE] See simulation wave with command: 'gtkwave result_ref/sh-align-01.elf.vcd'[0m

make[1]: Leaving directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'


====================================================
Timestamp: Th·ª© b·∫£y, 28 Th√°ng 9 nƒÉm 2024 17:32:53 +07
Running rule: all_multiple

make[1]: Entering directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'
[33m[MAKE] Updating RAM's content...[0m
cp "vmem/sll-01.elf.vmem" "ram.vmem"

[33m[MAKE] Creating directory: /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_ref[0m
mkdir -p "result_ref"


[33m[MAKE] Running simulation...[0m
vsim -c -do " \
vsim -c work_ref.tb_ibex_demo_system -voptargs=+acc; \
vcd file sll-01.elf.vcd; \
vcd add -r /*; \
run 100000ns; \
vcd flush; \
vcd off; \
mem save -o sll-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem; \
quit"
Reading pref.tcl

# 10.7c

#  vsim -c work_ref.tb_ibex_demo_system -voptargs=+acc
# vsim -c work_ref.tb_ibex_demo_system -voptargs="+acc" 
# Start time: 17:35:54 on Sep 28,2024
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_417032/linux_x86_64_gcc-11/export_tramp.so
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.ibex_pkg(fast)
# Loading work.tb_ibex_demo_system_sv_unit(fast)
# Loading work.tb_ibex_demo_system(fast)
# Loading work.ibex_demo_system(fast)
# Loading work.bus(fast)
# Loading work.prim_secded_pkg(fast)
# Loading work.prim_ram_1p_pkg(fast)
# Loading work.ibex_top_sv_unit(fast)
# Loading work.ibex_top(fast)
# Loading work.prim_pkg(fast)
# Loading work.prim_clock_gating_sv_unit(fast)
# Loading work.prim_clock_gating(fast)
# Loading work.prim_generic_clock_gating(fast)
# Loading work.prim_buf(fast)
# Loading work.prim_generic_buf(fast)
# Loading work.prim_buf(fast__1)
# Loading work.prim_generic_buf(fast__1)
# Loading work.ibex_core_sv_unit(fast)
# Loading work.ibex_core(fast)
# Loading work.ibex_if_stage_sv_unit(fast)
# Loading work.ibex_if_stage(fast)
# Loading work.ibex_prefetch_buffer(fast)
# Loading work.ibex_fetch_fifo(fast)
# Loading work.ibex_compressed_decoder_sv_unit(fast)
# Loading work.ibex_compressed_decoder(fast)
# Loading work.ibex_id_stage_sv_unit(fast)
# Loading work.ibex_id_stage(fast)
# Loading work.ibex_decoder(fast)
# Loading work.ibex_controller(fast)
# Loading work.ibex_ex_block_sv_unit(fast)
# Loading work.ibex_ex_block(fast)
# Loading work.ibex_alu_sv_unit(fast)
# Loading work.ibex_alu(fast)
# Loading work.ibex_multdiv_fast_sv_unit(fast)
# Loading work.ibex_multdiv_fast(fast)
# Loading work.ibex_load_store_unit(fast)
# Loading work.ibex_wb_stage_sv_unit(fast)
# Loading work.ibex_wb_stage(fast)
# Loading work.ibex_cs_registers(fast)
# Loading work.ibex_csr(fast)
# Loading work.ibex_csr(fast__1)
# Loading work.ibex_csr(fast__2)
# Loading work.ibex_csr(fast__3)
# Loading work.ibex_csr(fast__4)
# Loading work.ibex_csr(fast__5)
# Loading work.ibex_csr(fast__6)
# Loading work.ibex_counter(fast)
# Loading work.ibex_counter(fast__1)
# Loading work.ibex_counter(fast__2)
# Loading work.ibex_counter(fast__3)
# Loading work.ibex_csr(fast__7)
# Loading work.ibex_register_file_ff(fast)
# Loading work.ram_2p(fast)
# Loading work.prim_ram_2p_pkg(fast)
# Loading work.prim_ram_2p(fast)
# Loading work.prim_generic_ram_2p(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'test_en_i'. The port definition is at: rtl_ref/ibex_top.sv(54).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_ref/ibex_demo_system.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (32) for port 'ram_cfg_i'. The port definition is at: rtl_ref/ibex_top.sv(55).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_ref/ibex_demo_system.sv Line: 239
# Compiling /tmp/luanle@luanle-ThinkPad-T450s_dpi_417032/linux_x86_64_gcc-11/exportwrapper.c
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_417032/linux_x86_64_gcc-11/vsim_auto_compile.so
#  vcd file sll-01.elf.vcd
#  vcd add -r /*
#  run 100000ns
# Initializing memory tb_ibex_demo_system.u_ibex_demo_system_i.imem_dmem.u_ram.u_impl_generic.#ublk#190621856#57.gen_meminit from file 'ram.vmem'.
#  vcd flush
#  vcd off
#  mem save -o sll-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem
#  quit
# End time: 17:35:57 on Sep 28,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 2

[33m[MAKE] Moving simulation results to /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_ref[0m
mv -f "sll-01.elf.mem" "result_ref/"
mv -f "sll-01.elf.vcd" "result_ref/"
mv -f "transcript" "result_ref/"


[32m[MAKE] Simulation completed![0m
[32m[MAKE] Simulation result saved to folder result_ref/[0m
[33m[MAKE] See result with command: 'ls result_ref'[0m
[33m[MAKE] See simulation wave with command: 'gtkwave result_ref/sll-01.elf.vcd'[0m

make[1]: Leaving directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'


====================================================
Timestamp: Th·ª© b·∫£y, 28 Th√°ng 9 nƒÉm 2024 17:32:53 +07
Running rule: all_multiple

make[1]: Entering directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'
[33m[MAKE] Updating RAM's content...[0m
cp "vmem/slli-01.elf.vmem" "ram.vmem"

[33m[MAKE] Creating directory: /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_ref[0m
mkdir -p "result_ref"


[33m[MAKE] Running simulation...[0m
vsim -c -do " \
vsim -c work_ref.tb_ibex_demo_system -voptargs=+acc; \
vcd file slli-01.elf.vcd; \
vcd add -r /*; \
run 100000ns; \
vcd flush; \
vcd off; \
mem save -o slli-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem; \
quit"
Reading pref.tcl

# 10.7c

#  vsim -c work_ref.tb_ibex_demo_system -voptargs=+acc
# vsim -c work_ref.tb_ibex_demo_system -voptargs="+acc" 
# Start time: 17:36:01 on Sep 28,2024
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_417177/linux_x86_64_gcc-11/export_tramp.so
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.ibex_pkg(fast)
# Loading work.tb_ibex_demo_system_sv_unit(fast)
# Loading work.tb_ibex_demo_system(fast)
# Loading work.ibex_demo_system(fast)
# Loading work.bus(fast)
# Loading work.prim_secded_pkg(fast)
# Loading work.prim_ram_1p_pkg(fast)
# Loading work.ibex_top_sv_unit(fast)
# Loading work.ibex_top(fast)
# Loading work.prim_pkg(fast)
# Loading work.prim_clock_gating_sv_unit(fast)
# Loading work.prim_clock_gating(fast)
# Loading work.prim_generic_clock_gating(fast)
# Loading work.prim_buf(fast)
# Loading work.prim_generic_buf(fast)
# Loading work.prim_buf(fast__1)
# Loading work.prim_generic_buf(fast__1)
# Loading work.ibex_core_sv_unit(fast)
# Loading work.ibex_core(fast)
# Loading work.ibex_if_stage_sv_unit(fast)
# Loading work.ibex_if_stage(fast)
# Loading work.ibex_prefetch_buffer(fast)
# Loading work.ibex_fetch_fifo(fast)
# Loading work.ibex_compressed_decoder_sv_unit(fast)
# Loading work.ibex_compressed_decoder(fast)
# Loading work.ibex_id_stage_sv_unit(fast)
# Loading work.ibex_id_stage(fast)
# Loading work.ibex_decoder(fast)
# Loading work.ibex_controller(fast)
# Loading work.ibex_ex_block_sv_unit(fast)
# Loading work.ibex_ex_block(fast)
# Loading work.ibex_alu_sv_unit(fast)
# Loading work.ibex_alu(fast)
# Loading work.ibex_multdiv_fast_sv_unit(fast)
# Loading work.ibex_multdiv_fast(fast)
# Loading work.ibex_load_store_unit(fast)
# Loading work.ibex_wb_stage_sv_unit(fast)
# Loading work.ibex_wb_stage(fast)
# Loading work.ibex_cs_registers(fast)
# Loading work.ibex_csr(fast)
# Loading work.ibex_csr(fast__1)
# Loading work.ibex_csr(fast__2)
# Loading work.ibex_csr(fast__3)
# Loading work.ibex_csr(fast__4)
# Loading work.ibex_csr(fast__5)
# Loading work.ibex_csr(fast__6)
# Loading work.ibex_counter(fast)
# Loading work.ibex_counter(fast__1)
# Loading work.ibex_counter(fast__2)
# Loading work.ibex_counter(fast__3)
# Loading work.ibex_csr(fast__7)
# Loading work.ibex_register_file_ff(fast)
# Loading work.ram_2p(fast)
# Loading work.prim_ram_2p_pkg(fast)
# Loading work.prim_ram_2p(fast)
# Loading work.prim_generic_ram_2p(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'test_en_i'. The port definition is at: rtl_ref/ibex_top.sv(54).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_ref/ibex_demo_system.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (32) for port 'ram_cfg_i'. The port definition is at: rtl_ref/ibex_top.sv(55).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_ref/ibex_demo_system.sv Line: 239
# Compiling /tmp/luanle@luanle-ThinkPad-T450s_dpi_417177/linux_x86_64_gcc-11/exportwrapper.c
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_417177/linux_x86_64_gcc-11/vsim_auto_compile.so
#  vcd file slli-01.elf.vcd
#  vcd add -r /*
#  run 100000ns
# Initializing memory tb_ibex_demo_system.u_ibex_demo_system_i.imem_dmem.u_ram.u_impl_generic.#ublk#190621856#57.gen_meminit from file 'ram.vmem'.
#  vcd flush
#  vcd off
#  mem save -o slli-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem
#  quit
# End time: 17:36:04 on Sep 28,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 2

[33m[MAKE] Moving simulation results to /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_ref[0m
mv -f "slli-01.elf.mem" "result_ref/"
mv -f "slli-01.elf.vcd" "result_ref/"
mv -f "transcript" "result_ref/"


[32m[MAKE] Simulation completed![0m
[32m[MAKE] Simulation result saved to folder result_ref/[0m
[33m[MAKE] See result with command: 'ls result_ref'[0m
[33m[MAKE] See simulation wave with command: 'gtkwave result_ref/slli-01.elf.vcd'[0m

make[1]: Leaving directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'


====================================================
Timestamp: Th·ª© b·∫£y, 28 Th√°ng 9 nƒÉm 2024 17:32:53 +07
Running rule: all_multiple

make[1]: Entering directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'
[33m[MAKE] Updating RAM's content...[0m
cp "vmem/slt-01.elf.vmem" "ram.vmem"

[33m[MAKE] Creating directory: /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_ref[0m
mkdir -p "result_ref"


[33m[MAKE] Running simulation...[0m
vsim -c -do " \
vsim -c work_ref.tb_ibex_demo_system -voptargs=+acc; \
vcd file slt-01.elf.vcd; \
vcd add -r /*; \
run 100000ns; \
vcd flush; \
vcd off; \
mem save -o slt-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem; \
quit"
Reading pref.tcl

# 10.7c

#  vsim -c work_ref.tb_ibex_demo_system -voptargs=+acc
# vsim -c work_ref.tb_ibex_demo_system -voptargs="+acc" 
# Start time: 17:36:07 on Sep 28,2024
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_417322/linux_x86_64_gcc-11/export_tramp.so
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.ibex_pkg(fast)
# Loading work.tb_ibex_demo_system_sv_unit(fast)
# Loading work.tb_ibex_demo_system(fast)
# Loading work.ibex_demo_system(fast)
# Loading work.bus(fast)
# Loading work.prim_secded_pkg(fast)
# Loading work.prim_ram_1p_pkg(fast)
# Loading work.ibex_top_sv_unit(fast)
# Loading work.ibex_top(fast)
# Loading work.prim_pkg(fast)
# Loading work.prim_clock_gating_sv_unit(fast)
# Loading work.prim_clock_gating(fast)
# Loading work.prim_generic_clock_gating(fast)
# Loading work.prim_buf(fast)
# Loading work.prim_generic_buf(fast)
# Loading work.prim_buf(fast__1)
# Loading work.prim_generic_buf(fast__1)
# Loading work.ibex_core_sv_unit(fast)
# Loading work.ibex_core(fast)
# Loading work.ibex_if_stage_sv_unit(fast)
# Loading work.ibex_if_stage(fast)
# Loading work.ibex_prefetch_buffer(fast)
# Loading work.ibex_fetch_fifo(fast)
# Loading work.ibex_compressed_decoder_sv_unit(fast)
# Loading work.ibex_compressed_decoder(fast)
# Loading work.ibex_id_stage_sv_unit(fast)
# Loading work.ibex_id_stage(fast)
# Loading work.ibex_decoder(fast)
# Loading work.ibex_controller(fast)
# Loading work.ibex_ex_block_sv_unit(fast)
# Loading work.ibex_ex_block(fast)
# Loading work.ibex_alu_sv_unit(fast)
# Loading work.ibex_alu(fast)
# Loading work.ibex_multdiv_fast_sv_unit(fast)
# Loading work.ibex_multdiv_fast(fast)
# Loading work.ibex_load_store_unit(fast)
# Loading work.ibex_wb_stage_sv_unit(fast)
# Loading work.ibex_wb_stage(fast)
# Loading work.ibex_cs_registers(fast)
# Loading work.ibex_csr(fast)
# Loading work.ibex_csr(fast__1)
# Loading work.ibex_csr(fast__2)
# Loading work.ibex_csr(fast__3)
# Loading work.ibex_csr(fast__4)
# Loading work.ibex_csr(fast__5)
# Loading work.ibex_csr(fast__6)
# Loading work.ibex_counter(fast)
# Loading work.ibex_counter(fast__1)
# Loading work.ibex_counter(fast__2)
# Loading work.ibex_counter(fast__3)
# Loading work.ibex_csr(fast__7)
# Loading work.ibex_register_file_ff(fast)
# Loading work.ram_2p(fast)
# Loading work.prim_ram_2p_pkg(fast)
# Loading work.prim_ram_2p(fast)
# Loading work.prim_generic_ram_2p(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'test_en_i'. The port definition is at: rtl_ref/ibex_top.sv(54).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_ref/ibex_demo_system.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (32) for port 'ram_cfg_i'. The port definition is at: rtl_ref/ibex_top.sv(55).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_ref/ibex_demo_system.sv Line: 239
# Compiling /tmp/luanle@luanle-ThinkPad-T450s_dpi_417322/linux_x86_64_gcc-11/exportwrapper.c
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_417322/linux_x86_64_gcc-11/vsim_auto_compile.so
#  vcd file slt-01.elf.vcd
#  vcd add -r /*
#  run 100000ns
# Initializing memory tb_ibex_demo_system.u_ibex_demo_system_i.imem_dmem.u_ram.u_impl_generic.#ublk#190621856#57.gen_meminit from file 'ram.vmem'.
#  vcd flush
#  vcd off
#  mem save -o slt-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem
#  quit
# End time: 17:36:11 on Sep 28,2024, Elapsed time: 0:00:04
# Errors: 0, Warnings: 2

[33m[MAKE] Moving simulation results to /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_ref[0m
mv -f "slt-01.elf.mem" "result_ref/"
mv -f "slt-01.elf.vcd" "result_ref/"
mv -f "transcript" "result_ref/"


[32m[MAKE] Simulation completed![0m
[32m[MAKE] Simulation result saved to folder result_ref/[0m
[33m[MAKE] See result with command: 'ls result_ref'[0m
[33m[MAKE] See simulation wave with command: 'gtkwave result_ref/slt-01.elf.vcd'[0m

make[1]: Leaving directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'


====================================================
Timestamp: Th·ª© b·∫£y, 28 Th√°ng 9 nƒÉm 2024 17:32:53 +07
Running rule: all_multiple

make[1]: Entering directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'
[33m[MAKE] Updating RAM's content...[0m
cp "vmem/slti-01.elf.vmem" "ram.vmem"

[33m[MAKE] Creating directory: /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_ref[0m
mkdir -p "result_ref"


[33m[MAKE] Running simulation...[0m
vsim -c -do " \
vsim -c work_ref.tb_ibex_demo_system -voptargs=+acc; \
vcd file slti-01.elf.vcd; \
vcd add -r /*; \
run 100000ns; \
vcd flush; \
vcd off; \
mem save -o slti-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem; \
quit"
Reading pref.tcl

# 10.7c

#  vsim -c work_ref.tb_ibex_demo_system -voptargs=+acc
# vsim -c work_ref.tb_ibex_demo_system -voptargs="+acc" 
# Start time: 17:36:14 on Sep 28,2024
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_417479/linux_x86_64_gcc-11/export_tramp.so
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.ibex_pkg(fast)
# Loading work.tb_ibex_demo_system_sv_unit(fast)
# Loading work.tb_ibex_demo_system(fast)
# Loading work.ibex_demo_system(fast)
# Loading work.bus(fast)
# Loading work.prim_secded_pkg(fast)
# Loading work.prim_ram_1p_pkg(fast)
# Loading work.ibex_top_sv_unit(fast)
# Loading work.ibex_top(fast)
# Loading work.prim_pkg(fast)
# Loading work.prim_clock_gating_sv_unit(fast)
# Loading work.prim_clock_gating(fast)
# Loading work.prim_generic_clock_gating(fast)
# Loading work.prim_buf(fast)
# Loading work.prim_generic_buf(fast)
# Loading work.prim_buf(fast__1)
# Loading work.prim_generic_buf(fast__1)
# Loading work.ibex_core_sv_unit(fast)
# Loading work.ibex_core(fast)
# Loading work.ibex_if_stage_sv_unit(fast)
# Loading work.ibex_if_stage(fast)
# Loading work.ibex_prefetch_buffer(fast)
# Loading work.ibex_fetch_fifo(fast)
# Loading work.ibex_compressed_decoder_sv_unit(fast)
# Loading work.ibex_compressed_decoder(fast)
# Loading work.ibex_id_stage_sv_unit(fast)
# Loading work.ibex_id_stage(fast)
# Loading work.ibex_decoder(fast)
# Loading work.ibex_controller(fast)
# Loading work.ibex_ex_block_sv_unit(fast)
# Loading work.ibex_ex_block(fast)
# Loading work.ibex_alu_sv_unit(fast)
# Loading work.ibex_alu(fast)
# Loading work.ibex_multdiv_fast_sv_unit(fast)
# Loading work.ibex_multdiv_fast(fast)
# Loading work.ibex_load_store_unit(fast)
# Loading work.ibex_wb_stage_sv_unit(fast)
# Loading work.ibex_wb_stage(fast)
# Loading work.ibex_cs_registers(fast)
# Loading work.ibex_csr(fast)
# Loading work.ibex_csr(fast__1)
# Loading work.ibex_csr(fast__2)
# Loading work.ibex_csr(fast__3)
# Loading work.ibex_csr(fast__4)
# Loading work.ibex_csr(fast__5)
# Loading work.ibex_csr(fast__6)
# Loading work.ibex_counter(fast)
# Loading work.ibex_counter(fast__1)
# Loading work.ibex_counter(fast__2)
# Loading work.ibex_counter(fast__3)
# Loading work.ibex_csr(fast__7)
# Loading work.ibex_register_file_ff(fast)
# Loading work.ram_2p(fast)
# Loading work.prim_ram_2p_pkg(fast)
# Loading work.prim_ram_2p(fast)
# Loading work.prim_generic_ram_2p(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'test_en_i'. The port definition is at: rtl_ref/ibex_top.sv(54).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_ref/ibex_demo_system.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (32) for port 'ram_cfg_i'. The port definition is at: rtl_ref/ibex_top.sv(55).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_ref/ibex_demo_system.sv Line: 239
# Compiling /tmp/luanle@luanle-ThinkPad-T450s_dpi_417479/linux_x86_64_gcc-11/exportwrapper.c
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_417479/linux_x86_64_gcc-11/vsim_auto_compile.so
#  vcd file slti-01.elf.vcd
#  vcd add -r /*
#  run 100000ns
# Initializing memory tb_ibex_demo_system.u_ibex_demo_system_i.imem_dmem.u_ram.u_impl_generic.#ublk#190621856#57.gen_meminit from file 'ram.vmem'.
#  vcd flush
#  vcd off
#  mem save -o slti-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem
#  quit
# End time: 17:36:18 on Sep 28,2024, Elapsed time: 0:00:04
# Errors: 0, Warnings: 2

[33m[MAKE] Moving simulation results to /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_ref[0m
mv -f "slti-01.elf.mem" "result_ref/"
mv -f "slti-01.elf.vcd" "result_ref/"
mv -f "transcript" "result_ref/"


[32m[MAKE] Simulation completed![0m
[32m[MAKE] Simulation result saved to folder result_ref/[0m
[33m[MAKE] See result with command: 'ls result_ref'[0m
[33m[MAKE] See simulation wave with command: 'gtkwave result_ref/slti-01.elf.vcd'[0m

make[1]: Leaving directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'


====================================================
Timestamp: Th·ª© b·∫£y, 28 Th√°ng 9 nƒÉm 2024 17:32:53 +07
Running rule: all_multiple

make[1]: Entering directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'
[33m[MAKE] Updating RAM's content...[0m
cp "vmem/sltiu-01.elf.vmem" "ram.vmem"

[33m[MAKE] Creating directory: /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_ref[0m
mkdir -p "result_ref"


[33m[MAKE] Running simulation...[0m
vsim -c -do " \
vsim -c work_ref.tb_ibex_demo_system -voptargs=+acc; \
vcd file sltiu-01.elf.vcd; \
vcd add -r /*; \
run 100000ns; \
vcd flush; \
vcd off; \
mem save -o sltiu-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem; \
quit"
Reading pref.tcl

# 10.7c

#  vsim -c work_ref.tb_ibex_demo_system -voptargs=+acc
# vsim -c work_ref.tb_ibex_demo_system -voptargs="+acc" 
# Start time: 17:36:22 on Sep 28,2024
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_417609/linux_x86_64_gcc-11/export_tramp.so
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.ibex_pkg(fast)
# Loading work.tb_ibex_demo_system_sv_unit(fast)
# Loading work.tb_ibex_demo_system(fast)
# Loading work.ibex_demo_system(fast)
# Loading work.bus(fast)
# Loading work.prim_secded_pkg(fast)
# Loading work.prim_ram_1p_pkg(fast)
# Loading work.ibex_top_sv_unit(fast)
# Loading work.ibex_top(fast)
# Loading work.prim_pkg(fast)
# Loading work.prim_clock_gating_sv_unit(fast)
# Loading work.prim_clock_gating(fast)
# Loading work.prim_generic_clock_gating(fast)
# Loading work.prim_buf(fast)
# Loading work.prim_generic_buf(fast)
# Loading work.prim_buf(fast__1)
# Loading work.prim_generic_buf(fast__1)
# Loading work.ibex_core_sv_unit(fast)
# Loading work.ibex_core(fast)
# Loading work.ibex_if_stage_sv_unit(fast)
# Loading work.ibex_if_stage(fast)
# Loading work.ibex_prefetch_buffer(fast)
# Loading work.ibex_fetch_fifo(fast)
# Loading work.ibex_compressed_decoder_sv_unit(fast)
# Loading work.ibex_compressed_decoder(fast)
# Loading work.ibex_id_stage_sv_unit(fast)
# Loading work.ibex_id_stage(fast)
# Loading work.ibex_decoder(fast)
# Loading work.ibex_controller(fast)
# Loading work.ibex_ex_block_sv_unit(fast)
# Loading work.ibex_ex_block(fast)
# Loading work.ibex_alu_sv_unit(fast)
# Loading work.ibex_alu(fast)
# Loading work.ibex_multdiv_fast_sv_unit(fast)
# Loading work.ibex_multdiv_fast(fast)
# Loading work.ibex_load_store_unit(fast)
# Loading work.ibex_wb_stage_sv_unit(fast)
# Loading work.ibex_wb_stage(fast)
# Loading work.ibex_cs_registers(fast)
# Loading work.ibex_csr(fast)
# Loading work.ibex_csr(fast__1)
# Loading work.ibex_csr(fast__2)
# Loading work.ibex_csr(fast__3)
# Loading work.ibex_csr(fast__4)
# Loading work.ibex_csr(fast__5)
# Loading work.ibex_csr(fast__6)
# Loading work.ibex_counter(fast)
# Loading work.ibex_counter(fast__1)
# Loading work.ibex_counter(fast__2)
# Loading work.ibex_counter(fast__3)
# Loading work.ibex_csr(fast__7)
# Loading work.ibex_register_file_ff(fast)
# Loading work.ram_2p(fast)
# Loading work.prim_ram_2p_pkg(fast)
# Loading work.prim_ram_2p(fast)
# Loading work.prim_generic_ram_2p(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'test_en_i'. The port definition is at: rtl_ref/ibex_top.sv(54).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_ref/ibex_demo_system.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (32) for port 'ram_cfg_i'. The port definition is at: rtl_ref/ibex_top.sv(55).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_ref/ibex_demo_system.sv Line: 239
# Compiling /tmp/luanle@luanle-ThinkPad-T450s_dpi_417609/linux_x86_64_gcc-11/exportwrapper.c
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_417609/linux_x86_64_gcc-11/vsim_auto_compile.so
#  vcd file sltiu-01.elf.vcd
#  vcd add -r /*
#  run 100000ns
# Initializing memory tb_ibex_demo_system.u_ibex_demo_system_i.imem_dmem.u_ram.u_impl_generic.#ublk#190621856#57.gen_meminit from file 'ram.vmem'.
#  vcd flush
#  vcd off
#  mem save -o sltiu-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem
#  quit
# End time: 17:36:26 on Sep 28,2024, Elapsed time: 0:00:04
# Errors: 0, Warnings: 2

[33m[MAKE] Moving simulation results to /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_ref[0m
mv -f "sltiu-01.elf.mem" "result_ref/"
mv -f "sltiu-01.elf.vcd" "result_ref/"
mv -f "transcript" "result_ref/"


[32m[MAKE] Simulation completed![0m
[32m[MAKE] Simulation result saved to folder result_ref/[0m
[33m[MAKE] See result with command: 'ls result_ref'[0m
[33m[MAKE] See simulation wave with command: 'gtkwave result_ref/sltiu-01.elf.vcd'[0m

make[1]: Leaving directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'


====================================================
Timestamp: Th·ª© b·∫£y, 28 Th√°ng 9 nƒÉm 2024 17:32:53 +07
Running rule: all_multiple

make[1]: Entering directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'
[33m[MAKE] Updating RAM's content...[0m
cp "vmem/sltu-01.elf.vmem" "ram.vmem"

[33m[MAKE] Creating directory: /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_ref[0m
mkdir -p "result_ref"


[33m[MAKE] Running simulation...[0m
vsim -c -do " \
vsim -c work_ref.tb_ibex_demo_system -voptargs=+acc; \
vcd file sltu-01.elf.vcd; \
vcd add -r /*; \
run 100000ns; \
vcd flush; \
vcd off; \
mem save -o sltu-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem; \
quit"
Reading pref.tcl

# 10.7c

#  vsim -c work_ref.tb_ibex_demo_system -voptargs=+acc
# vsim -c work_ref.tb_ibex_demo_system -voptargs="+acc" 
# Start time: 17:36:29 on Sep 28,2024
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_417739/linux_x86_64_gcc-11/export_tramp.so
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.ibex_pkg(fast)
# Loading work.tb_ibex_demo_system_sv_unit(fast)
# Loading work.tb_ibex_demo_system(fast)
# Loading work.ibex_demo_system(fast)
# Loading work.bus(fast)
# Loading work.prim_secded_pkg(fast)
# Loading work.prim_ram_1p_pkg(fast)
# Loading work.ibex_top_sv_unit(fast)
# Loading work.ibex_top(fast)
# Loading work.prim_pkg(fast)
# Loading work.prim_clock_gating_sv_unit(fast)
# Loading work.prim_clock_gating(fast)
# Loading work.prim_generic_clock_gating(fast)
# Loading work.prim_buf(fast)
# Loading work.prim_generic_buf(fast)
# Loading work.prim_buf(fast__1)
# Loading work.prim_generic_buf(fast__1)
# Loading work.ibex_core_sv_unit(fast)
# Loading work.ibex_core(fast)
# Loading work.ibex_if_stage_sv_unit(fast)
# Loading work.ibex_if_stage(fast)
# Loading work.ibex_prefetch_buffer(fast)
# Loading work.ibex_fetch_fifo(fast)
# Loading work.ibex_compressed_decoder_sv_unit(fast)
# Loading work.ibex_compressed_decoder(fast)
# Loading work.ibex_id_stage_sv_unit(fast)
# Loading work.ibex_id_stage(fast)
# Loading work.ibex_decoder(fast)
# Loading work.ibex_controller(fast)
# Loading work.ibex_ex_block_sv_unit(fast)
# Loading work.ibex_ex_block(fast)
# Loading work.ibex_alu_sv_unit(fast)
# Loading work.ibex_alu(fast)
# Loading work.ibex_multdiv_fast_sv_unit(fast)
# Loading work.ibex_multdiv_fast(fast)
# Loading work.ibex_load_store_unit(fast)
# Loading work.ibex_wb_stage_sv_unit(fast)
# Loading work.ibex_wb_stage(fast)
# Loading work.ibex_cs_registers(fast)
# Loading work.ibex_csr(fast)
# Loading work.ibex_csr(fast__1)
# Loading work.ibex_csr(fast__2)
# Loading work.ibex_csr(fast__3)
# Loading work.ibex_csr(fast__4)
# Loading work.ibex_csr(fast__5)
# Loading work.ibex_csr(fast__6)
# Loading work.ibex_counter(fast)
# Loading work.ibex_counter(fast__1)
# Loading work.ibex_counter(fast__2)
# Loading work.ibex_counter(fast__3)
# Loading work.ibex_csr(fast__7)
# Loading work.ibex_register_file_ff(fast)
# Loading work.ram_2p(fast)
# Loading work.prim_ram_2p_pkg(fast)
# Loading work.prim_ram_2p(fast)
# Loading work.prim_generic_ram_2p(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'test_en_i'. The port definition is at: rtl_ref/ibex_top.sv(54).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_ref/ibex_demo_system.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (32) for port 'ram_cfg_i'. The port definition is at: rtl_ref/ibex_top.sv(55).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_ref/ibex_demo_system.sv Line: 239
# Compiling /tmp/luanle@luanle-ThinkPad-T450s_dpi_417739/linux_x86_64_gcc-11/exportwrapper.c
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_417739/linux_x86_64_gcc-11/vsim_auto_compile.so
#  vcd file sltu-01.elf.vcd
#  vcd add -r /*
#  run 100000ns
# Initializing memory tb_ibex_demo_system.u_ibex_demo_system_i.imem_dmem.u_ram.u_impl_generic.#ublk#190621856#57.gen_meminit from file 'ram.vmem'.
#  vcd flush
#  vcd off
#  mem save -o sltu-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem
#  quit
# End time: 17:36:34 on Sep 28,2024, Elapsed time: 0:00:05
# Errors: 0, Warnings: 2

[33m[MAKE] Moving simulation results to /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_ref[0m
mv -f "sltu-01.elf.mem" "result_ref/"
mv -f "sltu-01.elf.vcd" "result_ref/"
mv -f "transcript" "result_ref/"


[32m[MAKE] Simulation completed![0m
[32m[MAKE] Simulation result saved to folder result_ref/[0m
[33m[MAKE] See result with command: 'ls result_ref'[0m
[33m[MAKE] See simulation wave with command: 'gtkwave result_ref/sltu-01.elf.vcd'[0m

make[1]: Leaving directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'


====================================================
Timestamp: Th·ª© b·∫£y, 28 Th√°ng 9 nƒÉm 2024 17:32:53 +07
Running rule: all_multiple

make[1]: Entering directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'
[33m[MAKE] Updating RAM's content...[0m
cp "vmem/sra-01.elf.vmem" "ram.vmem"

[33m[MAKE] Creating directory: /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_ref[0m
mkdir -p "result_ref"


[33m[MAKE] Running simulation...[0m
vsim -c -do " \
vsim -c work_ref.tb_ibex_demo_system -voptargs=+acc; \
vcd file sra-01.elf.vcd; \
vcd add -r /*; \
run 100000ns; \
vcd flush; \
vcd off; \
mem save -o sra-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem; \
quit"
Reading pref.tcl

# 10.7c

#  vsim -c work_ref.tb_ibex_demo_system -voptargs=+acc
# vsim -c work_ref.tb_ibex_demo_system -voptargs="+acc" 
# Start time: 17:36:37 on Sep 28,2024
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_417875/linux_x86_64_gcc-11/export_tramp.so
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.ibex_pkg(fast)
# Loading work.tb_ibex_demo_system_sv_unit(fast)
# Loading work.tb_ibex_demo_system(fast)
# Loading work.ibex_demo_system(fast)
# Loading work.bus(fast)
# Loading work.prim_secded_pkg(fast)
# Loading work.prim_ram_1p_pkg(fast)
# Loading work.ibex_top_sv_unit(fast)
# Loading work.ibex_top(fast)
# Loading work.prim_pkg(fast)
# Loading work.prim_clock_gating_sv_unit(fast)
# Loading work.prim_clock_gating(fast)
# Loading work.prim_generic_clock_gating(fast)
# Loading work.prim_buf(fast)
# Loading work.prim_generic_buf(fast)
# Loading work.prim_buf(fast__1)
# Loading work.prim_generic_buf(fast__1)
# Loading work.ibex_core_sv_unit(fast)
# Loading work.ibex_core(fast)
# Loading work.ibex_if_stage_sv_unit(fast)
# Loading work.ibex_if_stage(fast)
# Loading work.ibex_prefetch_buffer(fast)
# Loading work.ibex_fetch_fifo(fast)
# Loading work.ibex_compressed_decoder_sv_unit(fast)
# Loading work.ibex_compressed_decoder(fast)
# Loading work.ibex_id_stage_sv_unit(fast)
# Loading work.ibex_id_stage(fast)
# Loading work.ibex_decoder(fast)
# Loading work.ibex_controller(fast)
# Loading work.ibex_ex_block_sv_unit(fast)
# Loading work.ibex_ex_block(fast)
# Loading work.ibex_alu_sv_unit(fast)
# Loading work.ibex_alu(fast)
# Loading work.ibex_multdiv_fast_sv_unit(fast)
# Loading work.ibex_multdiv_fast(fast)
# Loading work.ibex_load_store_unit(fast)
# Loading work.ibex_wb_stage_sv_unit(fast)
# Loading work.ibex_wb_stage(fast)
# Loading work.ibex_cs_registers(fast)
# Loading work.ibex_csr(fast)
# Loading work.ibex_csr(fast__1)
# Loading work.ibex_csr(fast__2)
# Loading work.ibex_csr(fast__3)
# Loading work.ibex_csr(fast__4)
# Loading work.ibex_csr(fast__5)
# Loading work.ibex_csr(fast__6)
# Loading work.ibex_counter(fast)
# Loading work.ibex_counter(fast__1)
# Loading work.ibex_counter(fast__2)
# Loading work.ibex_counter(fast__3)
# Loading work.ibex_csr(fast__7)
# Loading work.ibex_register_file_ff(fast)
# Loading work.ram_2p(fast)
# Loading work.prim_ram_2p_pkg(fast)
# Loading work.prim_ram_2p(fast)
# Loading work.prim_generic_ram_2p(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'test_en_i'. The port definition is at: rtl_ref/ibex_top.sv(54).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_ref/ibex_demo_system.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (32) for port 'ram_cfg_i'. The port definition is at: rtl_ref/ibex_top.sv(55).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_ref/ibex_demo_system.sv Line: 239
# Compiling /tmp/luanle@luanle-ThinkPad-T450s_dpi_417875/linux_x86_64_gcc-11/exportwrapper.c
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_417875/linux_x86_64_gcc-11/vsim_auto_compile.so
#  vcd file sra-01.elf.vcd
#  vcd add -r /*
#  run 100000ns
# Initializing memory tb_ibex_demo_system.u_ibex_demo_system_i.imem_dmem.u_ram.u_impl_generic.#ublk#190621856#57.gen_meminit from file 'ram.vmem'.
#  vcd flush
#  vcd off
#  mem save -o sra-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem
#  quit
# End time: 17:36:40 on Sep 28,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 2

[33m[MAKE] Moving simulation results to /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_ref[0m
mv -f "sra-01.elf.mem" "result_ref/"
mv -f "sra-01.elf.vcd" "result_ref/"
mv -f "transcript" "result_ref/"


[32m[MAKE] Simulation completed![0m
[32m[MAKE] Simulation result saved to folder result_ref/[0m
[33m[MAKE] See result with command: 'ls result_ref'[0m
[33m[MAKE] See simulation wave with command: 'gtkwave result_ref/sra-01.elf.vcd'[0m

make[1]: Leaving directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'


====================================================
Timestamp: Th·ª© b·∫£y, 28 Th√°ng 9 nƒÉm 2024 17:32:53 +07
Running rule: all_multiple

make[1]: Entering directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'
[33m[MAKE] Updating RAM's content...[0m
cp "vmem/srai-01.elf.vmem" "ram.vmem"

[33m[MAKE] Creating directory: /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_ref[0m
mkdir -p "result_ref"


[33m[MAKE] Running simulation...[0m
vsim -c -do " \
vsim -c work_ref.tb_ibex_demo_system -voptargs=+acc; \
vcd file srai-01.elf.vcd; \
vcd add -r /*; \
run 100000ns; \
vcd flush; \
vcd off; \
mem save -o srai-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem; \
quit"
Reading pref.tcl

# 10.7c

#  vsim -c work_ref.tb_ibex_demo_system -voptargs=+acc
# vsim -c work_ref.tb_ibex_demo_system -voptargs="+acc" 
# Start time: 17:36:43 on Sep 28,2024
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_418005/linux_x86_64_gcc-11/export_tramp.so
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.ibex_pkg(fast)
# Loading work.tb_ibex_demo_system_sv_unit(fast)
# Loading work.tb_ibex_demo_system(fast)
# Loading work.ibex_demo_system(fast)
# Loading work.bus(fast)
# Loading work.prim_secded_pkg(fast)
# Loading work.prim_ram_1p_pkg(fast)
# Loading work.ibex_top_sv_unit(fast)
# Loading work.ibex_top(fast)
# Loading work.prim_pkg(fast)
# Loading work.prim_clock_gating_sv_unit(fast)
# Loading work.prim_clock_gating(fast)
# Loading work.prim_generic_clock_gating(fast)
# Loading work.prim_buf(fast)
# Loading work.prim_generic_buf(fast)
# Loading work.prim_buf(fast__1)
# Loading work.prim_generic_buf(fast__1)
# Loading work.ibex_core_sv_unit(fast)
# Loading work.ibex_core(fast)
# Loading work.ibex_if_stage_sv_unit(fast)
# Loading work.ibex_if_stage(fast)
# Loading work.ibex_prefetch_buffer(fast)
# Loading work.ibex_fetch_fifo(fast)
# Loading work.ibex_compressed_decoder_sv_unit(fast)
# Loading work.ibex_compressed_decoder(fast)
# Loading work.ibex_id_stage_sv_unit(fast)
# Loading work.ibex_id_stage(fast)
# Loading work.ibex_decoder(fast)
# Loading work.ibex_controller(fast)
# Loading work.ibex_ex_block_sv_unit(fast)
# Loading work.ibex_ex_block(fast)
# Loading work.ibex_alu_sv_unit(fast)
# Loading work.ibex_alu(fast)
# Loading work.ibex_multdiv_fast_sv_unit(fast)
# Loading work.ibex_multdiv_fast(fast)
# Loading work.ibex_load_store_unit(fast)
# Loading work.ibex_wb_stage_sv_unit(fast)
# Loading work.ibex_wb_stage(fast)
# Loading work.ibex_cs_registers(fast)
# Loading work.ibex_csr(fast)
# Loading work.ibex_csr(fast__1)
# Loading work.ibex_csr(fast__2)
# Loading work.ibex_csr(fast__3)
# Loading work.ibex_csr(fast__4)
# Loading work.ibex_csr(fast__5)
# Loading work.ibex_csr(fast__6)
# Loading work.ibex_counter(fast)
# Loading work.ibex_counter(fast__1)
# Loading work.ibex_counter(fast__2)
# Loading work.ibex_counter(fast__3)
# Loading work.ibex_csr(fast__7)
# Loading work.ibex_register_file_ff(fast)
# Loading work.ram_2p(fast)
# Loading work.prim_ram_2p_pkg(fast)
# Loading work.prim_ram_2p(fast)
# Loading work.prim_generic_ram_2p(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'test_en_i'. The port definition is at: rtl_ref/ibex_top.sv(54).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_ref/ibex_demo_system.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (32) for port 'ram_cfg_i'. The port definition is at: rtl_ref/ibex_top.sv(55).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_ref/ibex_demo_system.sv Line: 239
# Compiling /tmp/luanle@luanle-ThinkPad-T450s_dpi_418005/linux_x86_64_gcc-11/exportwrapper.c
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_418005/linux_x86_64_gcc-11/vsim_auto_compile.so
#  vcd file srai-01.elf.vcd
#  vcd add -r /*
#  run 100000ns
# Initializing memory tb_ibex_demo_system.u_ibex_demo_system_i.imem_dmem.u_ram.u_impl_generic.#ublk#190621856#57.gen_meminit from file 'ram.vmem'.
#  vcd flush
#  vcd off
#  mem save -o srai-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem
#  quit
# End time: 17:36:47 on Sep 28,2024, Elapsed time: 0:00:04
# Errors: 0, Warnings: 2

[33m[MAKE] Moving simulation results to /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_ref[0m
mv -f "srai-01.elf.mem" "result_ref/"
mv -f "srai-01.elf.vcd" "result_ref/"
mv -f "transcript" "result_ref/"


[32m[MAKE] Simulation completed![0m
[32m[MAKE] Simulation result saved to folder result_ref/[0m
[33m[MAKE] See result with command: 'ls result_ref'[0m
[33m[MAKE] See simulation wave with command: 'gtkwave result_ref/srai-01.elf.vcd'[0m

make[1]: Leaving directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'


====================================================
Timestamp: Th·ª© b·∫£y, 28 Th√°ng 9 nƒÉm 2024 17:32:53 +07
Running rule: all_multiple

make[1]: Entering directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'
[33m[MAKE] Updating RAM's content...[0m
cp "vmem/srl-01.elf.vmem" "ram.vmem"

[33m[MAKE] Creating directory: /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_ref[0m
mkdir -p "result_ref"


[33m[MAKE] Running simulation...[0m
vsim -c -do " \
vsim -c work_ref.tb_ibex_demo_system -voptargs=+acc; \
vcd file srl-01.elf.vcd; \
vcd add -r /*; \
run 100000ns; \
vcd flush; \
vcd off; \
mem save -o srl-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem; \
quit"
Reading pref.tcl

# 10.7c

#  vsim -c work_ref.tb_ibex_demo_system -voptargs=+acc
# vsim -c work_ref.tb_ibex_demo_system -voptargs="+acc" 
# Start time: 17:36:49 on Sep 28,2024
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_418153/linux_x86_64_gcc-11/export_tramp.so
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.ibex_pkg(fast)
# Loading work.tb_ibex_demo_system_sv_unit(fast)
# Loading work.tb_ibex_demo_system(fast)
# Loading work.ibex_demo_system(fast)
# Loading work.bus(fast)
# Loading work.prim_secded_pkg(fast)
# Loading work.prim_ram_1p_pkg(fast)
# Loading work.ibex_top_sv_unit(fast)
# Loading work.ibex_top(fast)
# Loading work.prim_pkg(fast)
# Loading work.prim_clock_gating_sv_unit(fast)
# Loading work.prim_clock_gating(fast)
# Loading work.prim_generic_clock_gating(fast)
# Loading work.prim_buf(fast)
# Loading work.prim_generic_buf(fast)
# Loading work.prim_buf(fast__1)
# Loading work.prim_generic_buf(fast__1)
# Loading work.ibex_core_sv_unit(fast)
# Loading work.ibex_core(fast)
# Loading work.ibex_if_stage_sv_unit(fast)
# Loading work.ibex_if_stage(fast)
# Loading work.ibex_prefetch_buffer(fast)
# Loading work.ibex_fetch_fifo(fast)
# Loading work.ibex_compressed_decoder_sv_unit(fast)
# Loading work.ibex_compressed_decoder(fast)
# Loading work.ibex_id_stage_sv_unit(fast)
# Loading work.ibex_id_stage(fast)
# Loading work.ibex_decoder(fast)
# Loading work.ibex_controller(fast)
# Loading work.ibex_ex_block_sv_unit(fast)
# Loading work.ibex_ex_block(fast)
# Loading work.ibex_alu_sv_unit(fast)
# Loading work.ibex_alu(fast)
# Loading work.ibex_multdiv_fast_sv_unit(fast)
# Loading work.ibex_multdiv_fast(fast)
# Loading work.ibex_load_store_unit(fast)
# Loading work.ibex_wb_stage_sv_unit(fast)
# Loading work.ibex_wb_stage(fast)
# Loading work.ibex_cs_registers(fast)
# Loading work.ibex_csr(fast)
# Loading work.ibex_csr(fast__1)
# Loading work.ibex_csr(fast__2)
# Loading work.ibex_csr(fast__3)
# Loading work.ibex_csr(fast__4)
# Loading work.ibex_csr(fast__5)
# Loading work.ibex_csr(fast__6)
# Loading work.ibex_counter(fast)
# Loading work.ibex_counter(fast__1)
# Loading work.ibex_counter(fast__2)
# Loading work.ibex_counter(fast__3)
# Loading work.ibex_csr(fast__7)
# Loading work.ibex_register_file_ff(fast)
# Loading work.ram_2p(fast)
# Loading work.prim_ram_2p_pkg(fast)
# Loading work.prim_ram_2p(fast)
# Loading work.prim_generic_ram_2p(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'test_en_i'. The port definition is at: rtl_ref/ibex_top.sv(54).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_ref/ibex_demo_system.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (32) for port 'ram_cfg_i'. The port definition is at: rtl_ref/ibex_top.sv(55).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_ref/ibex_demo_system.sv Line: 239
# Compiling /tmp/luanle@luanle-ThinkPad-T450s_dpi_418153/linux_x86_64_gcc-11/exportwrapper.c
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_418153/linux_x86_64_gcc-11/vsim_auto_compile.so
#  vcd file srl-01.elf.vcd
#  vcd add -r /*
#  run 100000ns
# Initializing memory tb_ibex_demo_system.u_ibex_demo_system_i.imem_dmem.u_ram.u_impl_generic.#ublk#190621856#57.gen_meminit from file 'ram.vmem'.
#  vcd flush
#  vcd off
#  mem save -o srl-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem
#  quit
# End time: 17:36:52 on Sep 28,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 2

[33m[MAKE] Moving simulation results to /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_ref[0m
mv -f "srl-01.elf.mem" "result_ref/"
mv -f "srl-01.elf.vcd" "result_ref/"
mv -f "transcript" "result_ref/"


[32m[MAKE] Simulation completed![0m
[32m[MAKE] Simulation result saved to folder result_ref/[0m
[33m[MAKE] See result with command: 'ls result_ref'[0m
[33m[MAKE] See simulation wave with command: 'gtkwave result_ref/srl-01.elf.vcd'[0m

make[1]: Leaving directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'


====================================================
Timestamp: Th·ª© b·∫£y, 28 Th√°ng 9 nƒÉm 2024 17:32:53 +07
Running rule: all_multiple

make[1]: Entering directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'
[33m[MAKE] Updating RAM's content...[0m
cp "vmem/srli-01.elf.vmem" "ram.vmem"

[33m[MAKE] Creating directory: /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_ref[0m
mkdir -p "result_ref"


[33m[MAKE] Running simulation...[0m
vsim -c -do " \
vsim -c work_ref.tb_ibex_demo_system -voptargs=+acc; \
vcd file srli-01.elf.vcd; \
vcd add -r /*; \
run 100000ns; \
vcd flush; \
vcd off; \
mem save -o srli-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem; \
quit"
Reading pref.tcl

# 10.7c

#  vsim -c work_ref.tb_ibex_demo_system -voptargs=+acc
# vsim -c work_ref.tb_ibex_demo_system -voptargs="+acc" 
# Start time: 17:36:55 on Sep 28,2024
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_418283/linux_x86_64_gcc-11/export_tramp.so
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.ibex_pkg(fast)
# Loading work.tb_ibex_demo_system_sv_unit(fast)
# Loading work.tb_ibex_demo_system(fast)
# Loading work.ibex_demo_system(fast)
# Loading work.bus(fast)
# Loading work.prim_secded_pkg(fast)
# Loading work.prim_ram_1p_pkg(fast)
# Loading work.ibex_top_sv_unit(fast)
# Loading work.ibex_top(fast)
# Loading work.prim_pkg(fast)
# Loading work.prim_clock_gating_sv_unit(fast)
# Loading work.prim_clock_gating(fast)
# Loading work.prim_generic_clock_gating(fast)
# Loading work.prim_buf(fast)
# Loading work.prim_generic_buf(fast)
# Loading work.prim_buf(fast__1)
# Loading work.prim_generic_buf(fast__1)
# Loading work.ibex_core_sv_unit(fast)
# Loading work.ibex_core(fast)
# Loading work.ibex_if_stage_sv_unit(fast)
# Loading work.ibex_if_stage(fast)
# Loading work.ibex_prefetch_buffer(fast)
# Loading work.ibex_fetch_fifo(fast)
# Loading work.ibex_compressed_decoder_sv_unit(fast)
# Loading work.ibex_compressed_decoder(fast)
# Loading work.ibex_id_stage_sv_unit(fast)
# Loading work.ibex_id_stage(fast)
# Loading work.ibex_decoder(fast)
# Loading work.ibex_controller(fast)
# Loading work.ibex_ex_block_sv_unit(fast)
# Loading work.ibex_ex_block(fast)
# Loading work.ibex_alu_sv_unit(fast)
# Loading work.ibex_alu(fast)
# Loading work.ibex_multdiv_fast_sv_unit(fast)
# Loading work.ibex_multdiv_fast(fast)
# Loading work.ibex_load_store_unit(fast)
# Loading work.ibex_wb_stage_sv_unit(fast)
# Loading work.ibex_wb_stage(fast)
# Loading work.ibex_cs_registers(fast)
# Loading work.ibex_csr(fast)
# Loading work.ibex_csr(fast__1)
# Loading work.ibex_csr(fast__2)
# Loading work.ibex_csr(fast__3)
# Loading work.ibex_csr(fast__4)
# Loading work.ibex_csr(fast__5)
# Loading work.ibex_csr(fast__6)
# Loading work.ibex_counter(fast)
# Loading work.ibex_counter(fast__1)
# Loading work.ibex_counter(fast__2)
# Loading work.ibex_counter(fast__3)
# Loading work.ibex_csr(fast__7)
# Loading work.ibex_register_file_ff(fast)
# Loading work.ram_2p(fast)
# Loading work.prim_ram_2p_pkg(fast)
# Loading work.prim_ram_2p(fast)
# Loading work.prim_generic_ram_2p(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'test_en_i'. The port definition is at: rtl_ref/ibex_top.sv(54).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_ref/ibex_demo_system.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (32) for port 'ram_cfg_i'. The port definition is at: rtl_ref/ibex_top.sv(55).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_ref/ibex_demo_system.sv Line: 239
# Compiling /tmp/luanle@luanle-ThinkPad-T450s_dpi_418283/linux_x86_64_gcc-11/exportwrapper.c
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_418283/linux_x86_64_gcc-11/vsim_auto_compile.so
#  vcd file srli-01.elf.vcd
#  vcd add -r /*
#  run 100000ns
# Initializing memory tb_ibex_demo_system.u_ibex_demo_system_i.imem_dmem.u_ram.u_impl_generic.#ublk#190621856#57.gen_meminit from file 'ram.vmem'.
#  vcd flush
#  vcd off
#  mem save -o srli-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem
#  quit
# End time: 17:36:59 on Sep 28,2024, Elapsed time: 0:00:04
# Errors: 0, Warnings: 2

[33m[MAKE] Moving simulation results to /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_ref[0m
mv -f "srli-01.elf.mem" "result_ref/"
mv -f "srli-01.elf.vcd" "result_ref/"
mv -f "transcript" "result_ref/"


[32m[MAKE] Simulation completed![0m
[32m[MAKE] Simulation result saved to folder result_ref/[0m
[33m[MAKE] See result with command: 'ls result_ref'[0m
[33m[MAKE] See simulation wave with command: 'gtkwave result_ref/srli-01.elf.vcd'[0m

make[1]: Leaving directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'


====================================================
Timestamp: Th·ª© b·∫£y, 28 Th√°ng 9 nƒÉm 2024 17:32:53 +07
Running rule: all_multiple

make[1]: Entering directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'
[33m[MAKE] Updating RAM's content...[0m
cp "vmem/sub-01.elf.vmem" "ram.vmem"

[33m[MAKE] Creating directory: /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_ref[0m
mkdir -p "result_ref"


[33m[MAKE] Running simulation...[0m
vsim -c -do " \
vsim -c work_ref.tb_ibex_demo_system -voptargs=+acc; \
vcd file sub-01.elf.vcd; \
vcd add -r /*; \
run 100000ns; \
vcd flush; \
vcd off; \
mem save -o sub-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem; \
quit"
Reading pref.tcl

# 10.7c

#  vsim -c work_ref.tb_ibex_demo_system -voptargs=+acc
# vsim -c work_ref.tb_ibex_demo_system -voptargs="+acc" 
# Start time: 17:37:02 on Sep 28,2024
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_418413/linux_x86_64_gcc-11/export_tramp.so
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.ibex_pkg(fast)
# Loading work.tb_ibex_demo_system_sv_unit(fast)
# Loading work.tb_ibex_demo_system(fast)
# Loading work.ibex_demo_system(fast)
# Loading work.bus(fast)
# Loading work.prim_secded_pkg(fast)
# Loading work.prim_ram_1p_pkg(fast)
# Loading work.ibex_top_sv_unit(fast)
# Loading work.ibex_top(fast)
# Loading work.prim_pkg(fast)
# Loading work.prim_clock_gating_sv_unit(fast)
# Loading work.prim_clock_gating(fast)
# Loading work.prim_generic_clock_gating(fast)
# Loading work.prim_buf(fast)
# Loading work.prim_generic_buf(fast)
# Loading work.prim_buf(fast__1)
# Loading work.prim_generic_buf(fast__1)
# Loading work.ibex_core_sv_unit(fast)
# Loading work.ibex_core(fast)
# Loading work.ibex_if_stage_sv_unit(fast)
# Loading work.ibex_if_stage(fast)
# Loading work.ibex_prefetch_buffer(fast)
# Loading work.ibex_fetch_fifo(fast)
# Loading work.ibex_compressed_decoder_sv_unit(fast)
# Loading work.ibex_compressed_decoder(fast)
# Loading work.ibex_id_stage_sv_unit(fast)
# Loading work.ibex_id_stage(fast)
# Loading work.ibex_decoder(fast)
# Loading work.ibex_controller(fast)
# Loading work.ibex_ex_block_sv_unit(fast)
# Loading work.ibex_ex_block(fast)
# Loading work.ibex_alu_sv_unit(fast)
# Loading work.ibex_alu(fast)
# Loading work.ibex_multdiv_fast_sv_unit(fast)
# Loading work.ibex_multdiv_fast(fast)
# Loading work.ibex_load_store_unit(fast)
# Loading work.ibex_wb_stage_sv_unit(fast)
# Loading work.ibex_wb_stage(fast)
# Loading work.ibex_cs_registers(fast)
# Loading work.ibex_csr(fast)
# Loading work.ibex_csr(fast__1)
# Loading work.ibex_csr(fast__2)
# Loading work.ibex_csr(fast__3)
# Loading work.ibex_csr(fast__4)
# Loading work.ibex_csr(fast__5)
# Loading work.ibex_csr(fast__6)
# Loading work.ibex_counter(fast)
# Loading work.ibex_counter(fast__1)
# Loading work.ibex_counter(fast__2)
# Loading work.ibex_counter(fast__3)
# Loading work.ibex_csr(fast__7)
# Loading work.ibex_register_file_ff(fast)
# Loading work.ram_2p(fast)
# Loading work.prim_ram_2p_pkg(fast)
# Loading work.prim_ram_2p(fast)
# Loading work.prim_generic_ram_2p(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'test_en_i'. The port definition is at: rtl_ref/ibex_top.sv(54).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_ref/ibex_demo_system.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (32) for port 'ram_cfg_i'. The port definition is at: rtl_ref/ibex_top.sv(55).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_ref/ibex_demo_system.sv Line: 239
# Compiling /tmp/luanle@luanle-ThinkPad-T450s_dpi_418413/linux_x86_64_gcc-11/exportwrapper.c
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_418413/linux_x86_64_gcc-11/vsim_auto_compile.so
#  vcd file sub-01.elf.vcd
#  vcd add -r /*
#  run 100000ns
# Initializing memory tb_ibex_demo_system.u_ibex_demo_system_i.imem_dmem.u_ram.u_impl_generic.#ublk#190621856#57.gen_meminit from file 'ram.vmem'.
#  vcd flush
#  vcd off
#  mem save -o sub-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem
#  quit
# End time: 17:37:05 on Sep 28,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 2

[33m[MAKE] Moving simulation results to /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_ref[0m
mv -f "sub-01.elf.mem" "result_ref/"
mv -f "sub-01.elf.vcd" "result_ref/"
mv -f "transcript" "result_ref/"


[32m[MAKE] Simulation completed![0m
[32m[MAKE] Simulation result saved to folder result_ref/[0m
[33m[MAKE] See result with command: 'ls result_ref'[0m
[33m[MAKE] See simulation wave with command: 'gtkwave result_ref/sub-01.elf.vcd'[0m

make[1]: Leaving directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'


====================================================
Timestamp: Th·ª© b·∫£y, 28 Th√°ng 9 nƒÉm 2024 17:32:53 +07
Running rule: all_multiple

make[1]: Entering directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'
[33m[MAKE] Updating RAM's content...[0m
cp "vmem/sw-align-01.elf.vmem" "ram.vmem"

[33m[MAKE] Creating directory: /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_ref[0m
mkdir -p "result_ref"


[33m[MAKE] Running simulation...[0m
vsim -c -do " \
vsim -c work_ref.tb_ibex_demo_system -voptargs=+acc; \
vcd file sw-align-01.elf.vcd; \
vcd add -r /*; \
run 100000ns; \
vcd flush; \
vcd off; \
mem save -o sw-align-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem; \
quit"
Reading pref.tcl

# 10.7c

#  vsim -c work_ref.tb_ibex_demo_system -voptargs=+acc
# vsim -c work_ref.tb_ibex_demo_system -voptargs="+acc" 
# Start time: 17:37:08 on Sep 28,2024
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_418544/linux_x86_64_gcc-11/export_tramp.so
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.ibex_pkg(fast)
# Loading work.tb_ibex_demo_system_sv_unit(fast)
# Loading work.tb_ibex_demo_system(fast)
# Loading work.ibex_demo_system(fast)
# Loading work.bus(fast)
# Loading work.prim_secded_pkg(fast)
# Loading work.prim_ram_1p_pkg(fast)
# Loading work.ibex_top_sv_unit(fast)
# Loading work.ibex_top(fast)
# Loading work.prim_pkg(fast)
# Loading work.prim_clock_gating_sv_unit(fast)
# Loading work.prim_clock_gating(fast)
# Loading work.prim_generic_clock_gating(fast)
# Loading work.prim_buf(fast)
# Loading work.prim_generic_buf(fast)
# Loading work.prim_buf(fast__1)
# Loading work.prim_generic_buf(fast__1)
# Loading work.ibex_core_sv_unit(fast)
# Loading work.ibex_core(fast)
# Loading work.ibex_if_stage_sv_unit(fast)
# Loading work.ibex_if_stage(fast)
# Loading work.ibex_prefetch_buffer(fast)
# Loading work.ibex_fetch_fifo(fast)
# Loading work.ibex_compressed_decoder_sv_unit(fast)
# Loading work.ibex_compressed_decoder(fast)
# Loading work.ibex_id_stage_sv_unit(fast)
# Loading work.ibex_id_stage(fast)
# Loading work.ibex_decoder(fast)
# Loading work.ibex_controller(fast)
# Loading work.ibex_ex_block_sv_unit(fast)
# Loading work.ibex_ex_block(fast)
# Loading work.ibex_alu_sv_unit(fast)
# Loading work.ibex_alu(fast)
# Loading work.ibex_multdiv_fast_sv_unit(fast)
# Loading work.ibex_multdiv_fast(fast)
# Loading work.ibex_load_store_unit(fast)
# Loading work.ibex_wb_stage_sv_unit(fast)
# Loading work.ibex_wb_stage(fast)
# Loading work.ibex_cs_registers(fast)
# Loading work.ibex_csr(fast)
# Loading work.ibex_csr(fast__1)
# Loading work.ibex_csr(fast__2)
# Loading work.ibex_csr(fast__3)
# Loading work.ibex_csr(fast__4)
# Loading work.ibex_csr(fast__5)
# Loading work.ibex_csr(fast__6)
# Loading work.ibex_counter(fast)
# Loading work.ibex_counter(fast__1)
# Loading work.ibex_counter(fast__2)
# Loading work.ibex_counter(fast__3)
# Loading work.ibex_csr(fast__7)
# Loading work.ibex_register_file_ff(fast)
# Loading work.ram_2p(fast)
# Loading work.prim_ram_2p_pkg(fast)
# Loading work.prim_ram_2p(fast)
# Loading work.prim_generic_ram_2p(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'test_en_i'. The port definition is at: rtl_ref/ibex_top.sv(54).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_ref/ibex_demo_system.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (32) for port 'ram_cfg_i'. The port definition is at: rtl_ref/ibex_top.sv(55).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_ref/ibex_demo_system.sv Line: 239
# Compiling /tmp/luanle@luanle-ThinkPad-T450s_dpi_418544/linux_x86_64_gcc-11/exportwrapper.c
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_418544/linux_x86_64_gcc-11/vsim_auto_compile.so
#  vcd file sw-align-01.elf.vcd
#  vcd add -r /*
#  run 100000ns
# Initializing memory tb_ibex_demo_system.u_ibex_demo_system_i.imem_dmem.u_ram.u_impl_generic.#ublk#190621856#57.gen_meminit from file 'ram.vmem'.
#  vcd flush
#  vcd off
#  mem save -o sw-align-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem
#  quit
# End time: 17:37:12 on Sep 28,2024, Elapsed time: 0:00:04
# Errors: 0, Warnings: 2

[33m[MAKE] Moving simulation results to /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_ref[0m
mv -f "sw-align-01.elf.mem" "result_ref/"
mv -f "sw-align-01.elf.vcd" "result_ref/"
mv -f "transcript" "result_ref/"


[32m[MAKE] Simulation completed![0m
[32m[MAKE] Simulation result saved to folder result_ref/[0m
[33m[MAKE] See result with command: 'ls result_ref'[0m
[33m[MAKE] See simulation wave with command: 'gtkwave result_ref/sw-align-01.elf.vcd'[0m

make[1]: Leaving directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'


====================================================
Timestamp: Th·ª© b·∫£y, 28 Th√°ng 9 nƒÉm 2024 17:32:53 +07
Running rule: all_multiple

make[1]: Entering directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'
[33m[MAKE] Updating RAM's content...[0m
cp "vmem/xor-01.elf.vmem" "ram.vmem"

[33m[MAKE] Creating directory: /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_ref[0m
mkdir -p "result_ref"


[33m[MAKE] Running simulation...[0m
vsim -c -do " \
vsim -c work_ref.tb_ibex_demo_system -voptargs=+acc; \
vcd file xor-01.elf.vcd; \
vcd add -r /*; \
run 100000ns; \
vcd flush; \
vcd off; \
mem save -o xor-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem; \
quit"
Reading pref.tcl

# 10.7c

#  vsim -c work_ref.tb_ibex_demo_system -voptargs=+acc
# vsim -c work_ref.tb_ibex_demo_system -voptargs="+acc" 
# Start time: 17:37:15 on Sep 28,2024
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_418692/linux_x86_64_gcc-11/export_tramp.so
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.ibex_pkg(fast)
# Loading work.tb_ibex_demo_system_sv_unit(fast)
# Loading work.tb_ibex_demo_system(fast)
# Loading work.ibex_demo_system(fast)
# Loading work.bus(fast)
# Loading work.prim_secded_pkg(fast)
# Loading work.prim_ram_1p_pkg(fast)
# Loading work.ibex_top_sv_unit(fast)
# Loading work.ibex_top(fast)
# Loading work.prim_pkg(fast)
# Loading work.prim_clock_gating_sv_unit(fast)
# Loading work.prim_clock_gating(fast)
# Loading work.prim_generic_clock_gating(fast)
# Loading work.prim_buf(fast)
# Loading work.prim_generic_buf(fast)
# Loading work.prim_buf(fast__1)
# Loading work.prim_generic_buf(fast__1)
# Loading work.ibex_core_sv_unit(fast)
# Loading work.ibex_core(fast)
# Loading work.ibex_if_stage_sv_unit(fast)
# Loading work.ibex_if_stage(fast)
# Loading work.ibex_prefetch_buffer(fast)
# Loading work.ibex_fetch_fifo(fast)
# Loading work.ibex_compressed_decoder_sv_unit(fast)
# Loading work.ibex_compressed_decoder(fast)
# Loading work.ibex_id_stage_sv_unit(fast)
# Loading work.ibex_id_stage(fast)
# Loading work.ibex_decoder(fast)
# Loading work.ibex_controller(fast)
# Loading work.ibex_ex_block_sv_unit(fast)
# Loading work.ibex_ex_block(fast)
# Loading work.ibex_alu_sv_unit(fast)
# Loading work.ibex_alu(fast)
# Loading work.ibex_multdiv_fast_sv_unit(fast)
# Loading work.ibex_multdiv_fast(fast)
# Loading work.ibex_load_store_unit(fast)
# Loading work.ibex_wb_stage_sv_unit(fast)
# Loading work.ibex_wb_stage(fast)
# Loading work.ibex_cs_registers(fast)
# Loading work.ibex_csr(fast)
# Loading work.ibex_csr(fast__1)
# Loading work.ibex_csr(fast__2)
# Loading work.ibex_csr(fast__3)
# Loading work.ibex_csr(fast__4)
# Loading work.ibex_csr(fast__5)
# Loading work.ibex_csr(fast__6)
# Loading work.ibex_counter(fast)
# Loading work.ibex_counter(fast__1)
# Loading work.ibex_counter(fast__2)
# Loading work.ibex_counter(fast__3)
# Loading work.ibex_csr(fast__7)
# Loading work.ibex_register_file_ff(fast)
# Loading work.ram_2p(fast)
# Loading work.prim_ram_2p_pkg(fast)
# Loading work.prim_ram_2p(fast)
# Loading work.prim_generic_ram_2p(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'test_en_i'. The port definition is at: rtl_ref/ibex_top.sv(54).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_ref/ibex_demo_system.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (32) for port 'ram_cfg_i'. The port definition is at: rtl_ref/ibex_top.sv(55).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_ref/ibex_demo_system.sv Line: 239
# Compiling /tmp/luanle@luanle-ThinkPad-T450s_dpi_418692/linux_x86_64_gcc-11/exportwrapper.c
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_418692/linux_x86_64_gcc-11/vsim_auto_compile.so
#  vcd file xor-01.elf.vcd
#  vcd add -r /*
#  run 100000ns
# Initializing memory tb_ibex_demo_system.u_ibex_demo_system_i.imem_dmem.u_ram.u_impl_generic.#ublk#190621856#57.gen_meminit from file 'ram.vmem'.
#  vcd flush
#  vcd off
#  mem save -o xor-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem
#  quit
# End time: 17:37:20 on Sep 28,2024, Elapsed time: 0:00:05
# Errors: 0, Warnings: 2

[33m[MAKE] Moving simulation results to /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_ref[0m
mv -f "xor-01.elf.mem" "result_ref/"
mv -f "xor-01.elf.vcd" "result_ref/"
mv -f "transcript" "result_ref/"


[32m[MAKE] Simulation completed![0m
[32m[MAKE] Simulation result saved to folder result_ref/[0m
[33m[MAKE] See result with command: 'ls result_ref'[0m
[33m[MAKE] See simulation wave with command: 'gtkwave result_ref/xor-01.elf.vcd'[0m

make[1]: Leaving directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'


====================================================
Timestamp: Th·ª© b·∫£y, 28 Th√°ng 9 nƒÉm 2024 17:32:53 +07
Running rule: all_multiple

make[1]: Entering directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'
[33m[MAKE] Updating RAM's content...[0m
cp "vmem/xori-01.elf.vmem" "ram.vmem"

[33m[MAKE] Creating directory: /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_ref[0m
mkdir -p "result_ref"


[33m[MAKE] Running simulation...[0m
vsim -c -do " \
vsim -c work_ref.tb_ibex_demo_system -voptargs=+acc; \
vcd file xori-01.elf.vcd; \
vcd add -r /*; \
run 100000ns; \
vcd flush; \
vcd off; \
mem save -o xori-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem; \
quit"
Reading pref.tcl

# 10.7c

#  vsim -c work_ref.tb_ibex_demo_system -voptargs=+acc
# vsim -c work_ref.tb_ibex_demo_system -voptargs="+acc" 
# Start time: 17:37:23 on Sep 28,2024
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_418854/linux_x86_64_gcc-11/export_tramp.so
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.ibex_pkg(fast)
# Loading work.tb_ibex_demo_system_sv_unit(fast)
# Loading work.tb_ibex_demo_system(fast)
# Loading work.ibex_demo_system(fast)
# Loading work.bus(fast)
# Loading work.prim_secded_pkg(fast)
# Loading work.prim_ram_1p_pkg(fast)
# Loading work.ibex_top_sv_unit(fast)
# Loading work.ibex_top(fast)
# Loading work.prim_pkg(fast)
# Loading work.prim_clock_gating_sv_unit(fast)
# Loading work.prim_clock_gating(fast)
# Loading work.prim_generic_clock_gating(fast)
# Loading work.prim_buf(fast)
# Loading work.prim_generic_buf(fast)
# Loading work.prim_buf(fast__1)
# Loading work.prim_generic_buf(fast__1)
# Loading work.ibex_core_sv_unit(fast)
# Loading work.ibex_core(fast)
# Loading work.ibex_if_stage_sv_unit(fast)
# Loading work.ibex_if_stage(fast)
# Loading work.ibex_prefetch_buffer(fast)
# Loading work.ibex_fetch_fifo(fast)
# Loading work.ibex_compressed_decoder_sv_unit(fast)
# Loading work.ibex_compressed_decoder(fast)
# Loading work.ibex_id_stage_sv_unit(fast)
# Loading work.ibex_id_stage(fast)
# Loading work.ibex_decoder(fast)
# Loading work.ibex_controller(fast)
# Loading work.ibex_ex_block_sv_unit(fast)
# Loading work.ibex_ex_block(fast)
# Loading work.ibex_alu_sv_unit(fast)
# Loading work.ibex_alu(fast)
# Loading work.ibex_multdiv_fast_sv_unit(fast)
# Loading work.ibex_multdiv_fast(fast)
# Loading work.ibex_load_store_unit(fast)
# Loading work.ibex_wb_stage_sv_unit(fast)
# Loading work.ibex_wb_stage(fast)
# Loading work.ibex_cs_registers(fast)
# Loading work.ibex_csr(fast)
# Loading work.ibex_csr(fast__1)
# Loading work.ibex_csr(fast__2)
# Loading work.ibex_csr(fast__3)
# Loading work.ibex_csr(fast__4)
# Loading work.ibex_csr(fast__5)
# Loading work.ibex_csr(fast__6)
# Loading work.ibex_counter(fast)
# Loading work.ibex_counter(fast__1)
# Loading work.ibex_counter(fast__2)
# Loading work.ibex_counter(fast__3)
# Loading work.ibex_csr(fast__7)
# Loading work.ibex_register_file_ff(fast)
# Loading work.ram_2p(fast)
# Loading work.prim_ram_2p_pkg(fast)
# Loading work.prim_ram_2p(fast)
# Loading work.prim_generic_ram_2p(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'test_en_i'. The port definition is at: rtl_ref/ibex_top.sv(54).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_ref/ibex_demo_system.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (32) for port 'ram_cfg_i'. The port definition is at: rtl_ref/ibex_top.sv(55).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_ref/ibex_demo_system.sv Line: 239
# Compiling /tmp/luanle@luanle-ThinkPad-T450s_dpi_418854/linux_x86_64_gcc-11/exportwrapper.c
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_418854/linux_x86_64_gcc-11/vsim_auto_compile.so
#  vcd file xori-01.elf.vcd
#  vcd add -r /*
#  run 100000ns
# Initializing memory tb_ibex_demo_system.u_ibex_demo_system_i.imem_dmem.u_ram.u_impl_generic.#ublk#190621856#57.gen_meminit from file 'ram.vmem'.
#  vcd flush
#  vcd off
#  mem save -o xori-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem
#  quit
# End time: 17:37:27 on Sep 28,2024, Elapsed time: 0:00:04
# Errors: 0, Warnings: 2

[33m[MAKE] Moving simulation results to /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_ref[0m
mv -f "xori-01.elf.mem" "result_ref/"
mv -f "xori-01.elf.vcd" "result_ref/"
mv -f "transcript" "result_ref/"


[32m[MAKE] Simulation completed![0m
[32m[MAKE] Simulation result saved to folder result_ref/[0m
[33m[MAKE] See result with command: 'ls result_ref'[0m
[33m[MAKE] See simulation wave with command: 'gtkwave result_ref/xori-01.elf.vcd'[0m

make[1]: Leaving directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'


====================================================
Timestamp: Th·ª© b·∫£y, 28 Th√°ng 9 nƒÉm 2024 17:39:50 +07
Running rule: all_multiple

make[1]: Entering directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'
make[1]: 'update_test' is up to date.
[33m[MAKE] Updating RAM's content...[0m
cp "vmem/add-01.elf.vmem" "ram.vmem"

[33m[MAKE] Creating directory: /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mkdir -p "result_test"


[33m[MAKE] Running simulation...[0m
vsim -c -do " \
vsim -c work_test.tb_ibex_demo_system -voptargs=+acc; \
vcd file add-01.elf.vcd; \
vcd add -r /*; \
run 100000ns; \
vcd flush; \
vcd off; \
mem save -o add-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem; \
quit"
Reading pref.tcl

# 10.7c

#  vsim -c work_test.tb_ibex_demo_system -voptargs=+acc
# vsim -c work_test.tb_ibex_demo_system -voptargs="+acc" 
# Start time: 17:39:53 on Sep 28,2024
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_419230/linux_x86_64_gcc-11/export_tramp.so
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.ibex_pkg(fast)
# Loading work.tb_ibex_demo_system_sv_unit(fast)
# Loading work.tb_ibex_demo_system(fast)
# Loading work.ibex_demo_system(fast)
# Loading work.bus(fast)
# Loading work.core_ver2(fast)
# Loading work.pc_reg(fast)
# Loading work.pc_modifier(fast)
# Loading work.imem_interface(fast)
# Loading work.adder(fast)
# Loading work.mux_3to1(fast)
# Loading work.compressed_decoder(fast)
# Loading work.if_id_reg(fast)
# Loading work.control_unit(fast)
# Loading work.comparator(fast)
# Loading work.comparator_1bit(fast)
# Loading work.imm_decode(fast)
# Loading work.mux_4to1(fast)
# Loading work.id_exe_reg(fast)
# Loading work.alu(fast)
# Loading work.store_modifier(fast)
# Loading work.exe_mem_reg(fast)
# Loading work.dmem_interface(fast)
# Loading work.load_modifier(fast)
# Loading work.mem_wb_reg(fast)
# Loading work.regfile(fast)
# Loading work.ram_2p(fast)
# Loading work.prim_ram_2p_pkg(fast)
# Loading work.prim_ram_2p(fast)
# Loading work.prim_generic_ram_2p(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'test_en_i'. The port definition is at: rtl_test/core_ver2.v(13).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ram_cfg_i'. The port definition is at: rtl_test/core_ver2.v(14).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'data_req_o'. The port definition is at: rtl_test/dmem_interface.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (7) for port 'data_wdata_intg_o'. The port definition is at: rtl_test/dmem_interface.v(21).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# Compiling /tmp/luanle@luanle-ThinkPad-T450s_dpi_419230/linux_x86_64_gcc-11/exportwrapper.c
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_419230/linux_x86_64_gcc-11/vsim_auto_compile.so
#  vcd file add-01.elf.vcd
#  vcd add -r /*
#  run 100000ns
# Initializing memory tb_ibex_demo_system.u_ibex_demo_system_i.imem_dmem.u_ram.u_impl_generic.#ublk#190621856#57.gen_meminit from file 'ram.vmem'.
#  vcd flush
#  vcd off
#  mem save -o add-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem
#  quit
# End time: 17:39:57 on Sep 28,2024, Elapsed time: 0:00:04
# Errors: 0, Warnings: 4, Suppressed Warnings: 2

[33m[MAKE] Moving simulation results to /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mv -f "add-01.elf.mem" "result_test/"
mv -f "add-01.elf.vcd" "result_test/"
mv -f "transcript" "result_test/"


[32m[MAKE] Simulation completed![0m
[32m[MAKE] Simulation result saved to folder result_test/[0m
[33m[MAKE] See result with command: 'ls result_test'[0m
[33m[MAKE] See simulation wave with command: 'gtkwave result_test/add-01.elf.vcd'[0m

make[1]: Leaving directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'


====================================================
Timestamp: Th·ª© b·∫£y, 28 Th√°ng 9 nƒÉm 2024 17:39:50 +07
Running rule: all_multiple

make[1]: Entering directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'
make[1]: 'update_test' is up to date.
[33m[MAKE] Updating RAM's content...[0m
cp "vmem/addi-01.elf.vmem" "ram.vmem"

[33m[MAKE] Creating directory: /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mkdir -p "result_test"


[33m[MAKE] Running simulation...[0m
vsim -c -do " \
vsim -c work_test.tb_ibex_demo_system -voptargs=+acc; \
vcd file addi-01.elf.vcd; \
vcd add -r /*; \
run 100000ns; \
vcd flush; \
vcd off; \
mem save -o addi-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem; \
quit"
Reading pref.tcl

# 10.7c

#  vsim -c work_test.tb_ibex_demo_system -voptargs=+acc
# vsim -c work_test.tb_ibex_demo_system -voptargs="+acc" 
# Start time: 17:40:00 on Sep 28,2024
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_419371/linux_x86_64_gcc-11/export_tramp.so
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.ibex_pkg(fast)
# Loading work.tb_ibex_demo_system_sv_unit(fast)
# Loading work.tb_ibex_demo_system(fast)
# Loading work.ibex_demo_system(fast)
# Loading work.bus(fast)
# Loading work.core_ver2(fast)
# Loading work.pc_reg(fast)
# Loading work.pc_modifier(fast)
# Loading work.imem_interface(fast)
# Loading work.adder(fast)
# Loading work.mux_3to1(fast)
# Loading work.compressed_decoder(fast)
# Loading work.if_id_reg(fast)
# Loading work.control_unit(fast)
# Loading work.comparator(fast)
# Loading work.comparator_1bit(fast)
# Loading work.imm_decode(fast)
# Loading work.mux_4to1(fast)
# Loading work.id_exe_reg(fast)
# Loading work.alu(fast)
# Loading work.store_modifier(fast)
# Loading work.exe_mem_reg(fast)
# Loading work.dmem_interface(fast)
# Loading work.load_modifier(fast)
# Loading work.mem_wb_reg(fast)
# Loading work.regfile(fast)
# Loading work.ram_2p(fast)
# Loading work.prim_ram_2p_pkg(fast)
# Loading work.prim_ram_2p(fast)
# Loading work.prim_generic_ram_2p(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'test_en_i'. The port definition is at: rtl_test/core_ver2.v(13).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ram_cfg_i'. The port definition is at: rtl_test/core_ver2.v(14).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'data_req_o'. The port definition is at: rtl_test/dmem_interface.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (7) for port 'data_wdata_intg_o'. The port definition is at: rtl_test/dmem_interface.v(21).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# Compiling /tmp/luanle@luanle-ThinkPad-T450s_dpi_419371/linux_x86_64_gcc-11/exportwrapper.c
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_419371/linux_x86_64_gcc-11/vsim_auto_compile.so
#  vcd file addi-01.elf.vcd
#  vcd add -r /*
#  run 100000ns
# Initializing memory tb_ibex_demo_system.u_ibex_demo_system_i.imem_dmem.u_ram.u_impl_generic.#ublk#190621856#57.gen_meminit from file 'ram.vmem'.
#  vcd flush
#  vcd off
#  mem save -o addi-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem
#  quit
# End time: 17:40:03 on Sep 28,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 4

[33m[MAKE] Moving simulation results to /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mv -f "addi-01.elf.mem" "result_test/"
mv -f "addi-01.elf.vcd" "result_test/"
mv -f "transcript" "result_test/"


[32m[MAKE] Simulation completed![0m
[32m[MAKE] Simulation result saved to folder result_test/[0m
[33m[MAKE] See result with command: 'ls result_test'[0m
[33m[MAKE] See simulation wave with command: 'gtkwave result_test/addi-01.elf.vcd'[0m

make[1]: Leaving directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'


====================================================
Timestamp: Th·ª© b·∫£y, 28 Th√°ng 9 nƒÉm 2024 17:39:50 +07
Running rule: all_multiple

make[1]: Entering directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'
make[1]: 'update_test' is up to date.
[33m[MAKE] Updating RAM's content...[0m
cp "vmem/and-01.elf.vmem" "ram.vmem"

[33m[MAKE] Creating directory: /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mkdir -p "result_test"


[33m[MAKE] Running simulation...[0m
vsim -c -do " \
vsim -c work_test.tb_ibex_demo_system -voptargs=+acc; \
vcd file and-01.elf.vcd; \
vcd add -r /*; \
run 100000ns; \
vcd flush; \
vcd off; \
mem save -o and-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem; \
quit"
Reading pref.tcl

# 10.7c

#  vsim -c work_test.tb_ibex_demo_system -voptargs=+acc
# vsim -c work_test.tb_ibex_demo_system -voptargs="+acc" 
# Start time: 17:40:06 on Sep 28,2024
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_419502/linux_x86_64_gcc-11/export_tramp.so
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.ibex_pkg(fast)
# Loading work.tb_ibex_demo_system_sv_unit(fast)
# Loading work.tb_ibex_demo_system(fast)
# Loading work.ibex_demo_system(fast)
# Loading work.bus(fast)
# Loading work.core_ver2(fast)
# Loading work.pc_reg(fast)
# Loading work.pc_modifier(fast)
# Loading work.imem_interface(fast)
# Loading work.adder(fast)
# Loading work.mux_3to1(fast)
# Loading work.compressed_decoder(fast)
# Loading work.if_id_reg(fast)
# Loading work.control_unit(fast)
# Loading work.comparator(fast)
# Loading work.comparator_1bit(fast)
# Loading work.imm_decode(fast)
# Loading work.mux_4to1(fast)
# Loading work.id_exe_reg(fast)
# Loading work.alu(fast)
# Loading work.store_modifier(fast)
# Loading work.exe_mem_reg(fast)
# Loading work.dmem_interface(fast)
# Loading work.load_modifier(fast)
# Loading work.mem_wb_reg(fast)
# Loading work.regfile(fast)
# Loading work.ram_2p(fast)
# Loading work.prim_ram_2p_pkg(fast)
# Loading work.prim_ram_2p(fast)
# Loading work.prim_generic_ram_2p(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'test_en_i'. The port definition is at: rtl_test/core_ver2.v(13).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ram_cfg_i'. The port definition is at: rtl_test/core_ver2.v(14).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'data_req_o'. The port definition is at: rtl_test/dmem_interface.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (7) for port 'data_wdata_intg_o'. The port definition is at: rtl_test/dmem_interface.v(21).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# Compiling /tmp/luanle@luanle-ThinkPad-T450s_dpi_419502/linux_x86_64_gcc-11/exportwrapper.c
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_419502/linux_x86_64_gcc-11/vsim_auto_compile.so
#  vcd file and-01.elf.vcd
#  vcd add -r /*
#  run 100000ns
# Initializing memory tb_ibex_demo_system.u_ibex_demo_system_i.imem_dmem.u_ram.u_impl_generic.#ublk#190621856#57.gen_meminit from file 'ram.vmem'.
#  vcd flush
#  vcd off
#  mem save -o and-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem
#  quit
# End time: 17:40:10 on Sep 28,2024, Elapsed time: 0:00:04
# Errors: 0, Warnings: 4

[33m[MAKE] Moving simulation results to /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mv -f "and-01.elf.mem" "result_test/"
mv -f "and-01.elf.vcd" "result_test/"
mv -f "transcript" "result_test/"


[32m[MAKE] Simulation completed![0m
[32m[MAKE] Simulation result saved to folder result_test/[0m
[33m[MAKE] See result with command: 'ls result_test'[0m
[33m[MAKE] See simulation wave with command: 'gtkwave result_test/and-01.elf.vcd'[0m

make[1]: Leaving directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'


====================================================
Timestamp: Th·ª© b·∫£y, 28 Th√°ng 9 nƒÉm 2024 17:39:50 +07
Running rule: all_multiple

make[1]: Entering directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'
make[1]: 'update_test' is up to date.
[33m[MAKE] Updating RAM's content...[0m
cp "vmem/andi-01.elf.vmem" "ram.vmem"

[33m[MAKE] Creating directory: /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mkdir -p "result_test"


[33m[MAKE] Running simulation...[0m
vsim -c -do " \
vsim -c work_test.tb_ibex_demo_system -voptargs=+acc; \
vcd file andi-01.elf.vcd; \
vcd add -r /*; \
run 100000ns; \
vcd flush; \
vcd off; \
mem save -o andi-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem; \
quit"
Reading pref.tcl

# 10.7c

#  vsim -c work_test.tb_ibex_demo_system -voptargs=+acc
# vsim -c work_test.tb_ibex_demo_system -voptargs="+acc" 
# Start time: 17:40:13 on Sep 28,2024
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_419672/linux_x86_64_gcc-11/export_tramp.so
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.ibex_pkg(fast)
# Loading work.tb_ibex_demo_system_sv_unit(fast)
# Loading work.tb_ibex_demo_system(fast)
# Loading work.ibex_demo_system(fast)
# Loading work.bus(fast)
# Loading work.core_ver2(fast)
# Loading work.pc_reg(fast)
# Loading work.pc_modifier(fast)
# Loading work.imem_interface(fast)
# Loading work.adder(fast)
# Loading work.mux_3to1(fast)
# Loading work.compressed_decoder(fast)
# Loading work.if_id_reg(fast)
# Loading work.control_unit(fast)
# Loading work.comparator(fast)
# Loading work.comparator_1bit(fast)
# Loading work.imm_decode(fast)
# Loading work.mux_4to1(fast)
# Loading work.id_exe_reg(fast)
# Loading work.alu(fast)
# Loading work.store_modifier(fast)
# Loading work.exe_mem_reg(fast)
# Loading work.dmem_interface(fast)
# Loading work.load_modifier(fast)
# Loading work.mem_wb_reg(fast)
# Loading work.regfile(fast)
# Loading work.ram_2p(fast)
# Loading work.prim_ram_2p_pkg(fast)
# Loading work.prim_ram_2p(fast)
# Loading work.prim_generic_ram_2p(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'test_en_i'. The port definition is at: rtl_test/core_ver2.v(13).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ram_cfg_i'. The port definition is at: rtl_test/core_ver2.v(14).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'data_req_o'. The port definition is at: rtl_test/dmem_interface.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (7) for port 'data_wdata_intg_o'. The port definition is at: rtl_test/dmem_interface.v(21).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# Compiling /tmp/luanle@luanle-ThinkPad-T450s_dpi_419672/linux_x86_64_gcc-11/exportwrapper.c
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_419672/linux_x86_64_gcc-11/vsim_auto_compile.so
#  vcd file andi-01.elf.vcd
#  vcd add -r /*
#  run 100000ns
# Initializing memory tb_ibex_demo_system.u_ibex_demo_system_i.imem_dmem.u_ram.u_impl_generic.#ublk#190621856#57.gen_meminit from file 'ram.vmem'.
#  vcd flush
#  vcd off
#  mem save -o andi-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem
#  quit
# End time: 17:40:17 on Sep 28,2024, Elapsed time: 0:00:04
# Errors: 0, Warnings: 4

[33m[MAKE] Moving simulation results to /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mv -f "andi-01.elf.mem" "result_test/"
mv -f "andi-01.elf.vcd" "result_test/"
mv -f "transcript" "result_test/"


[32m[MAKE] Simulation completed![0m
[32m[MAKE] Simulation result saved to folder result_test/[0m
[33m[MAKE] See result with command: 'ls result_test'[0m
[33m[MAKE] See simulation wave with command: 'gtkwave result_test/andi-01.elf.vcd'[0m

make[1]: Leaving directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'


====================================================
Timestamp: Th·ª© b·∫£y, 28 Th√°ng 9 nƒÉm 2024 17:39:50 +07
Running rule: all_multiple

make[1]: Entering directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'
make[1]: 'update_test' is up to date.
[33m[MAKE] Updating RAM's content...[0m
cp "vmem/auipc-01.elf.vmem" "ram.vmem"

[33m[MAKE] Creating directory: /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mkdir -p "result_test"


[33m[MAKE] Running simulation...[0m
vsim -c -do " \
vsim -c work_test.tb_ibex_demo_system -voptargs=+acc; \
vcd file auipc-01.elf.vcd; \
vcd add -r /*; \
run 100000ns; \
vcd flush; \
vcd off; \
mem save -o auipc-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem; \
quit"
Reading pref.tcl

# 10.7c

#  vsim -c work_test.tb_ibex_demo_system -voptargs=+acc
# vsim -c work_test.tb_ibex_demo_system -voptargs="+acc" 
# Start time: 17:40:20 on Sep 28,2024
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_419802/linux_x86_64_gcc-11/export_tramp.so
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.ibex_pkg(fast)
# Loading work.tb_ibex_demo_system_sv_unit(fast)
# Loading work.tb_ibex_demo_system(fast)
# Loading work.ibex_demo_system(fast)
# Loading work.bus(fast)
# Loading work.core_ver2(fast)
# Loading work.pc_reg(fast)
# Loading work.pc_modifier(fast)
# Loading work.imem_interface(fast)
# Loading work.adder(fast)
# Loading work.mux_3to1(fast)
# Loading work.compressed_decoder(fast)
# Loading work.if_id_reg(fast)
# Loading work.control_unit(fast)
# Loading work.comparator(fast)
# Loading work.comparator_1bit(fast)
# Loading work.imm_decode(fast)
# Loading work.mux_4to1(fast)
# Loading work.id_exe_reg(fast)
# Loading work.alu(fast)
# Loading work.store_modifier(fast)
# Loading work.exe_mem_reg(fast)
# Loading work.dmem_interface(fast)
# Loading work.load_modifier(fast)
# Loading work.mem_wb_reg(fast)
# Loading work.regfile(fast)
# Loading work.ram_2p(fast)
# Loading work.prim_ram_2p_pkg(fast)
# Loading work.prim_ram_2p(fast)
# Loading work.prim_generic_ram_2p(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'test_en_i'. The port definition is at: rtl_test/core_ver2.v(13).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ram_cfg_i'. The port definition is at: rtl_test/core_ver2.v(14).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'data_req_o'. The port definition is at: rtl_test/dmem_interface.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (7) for port 'data_wdata_intg_o'. The port definition is at: rtl_test/dmem_interface.v(21).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# Compiling /tmp/luanle@luanle-ThinkPad-T450s_dpi_419802/linux_x86_64_gcc-11/exportwrapper.c
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_419802/linux_x86_64_gcc-11/vsim_auto_compile.so
#  vcd file auipc-01.elf.vcd
#  vcd add -r /*
#  run 100000ns
# Initializing memory tb_ibex_demo_system.u_ibex_demo_system_i.imem_dmem.u_ram.u_impl_generic.#ublk#190621856#57.gen_meminit from file 'ram.vmem'.
#  vcd flush
#  vcd off
#  mem save -o auipc-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem
#  quit
# End time: 17:40:23 on Sep 28,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 4

[33m[MAKE] Moving simulation results to /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mv -f "auipc-01.elf.mem" "result_test/"
mv -f "auipc-01.elf.vcd" "result_test/"
mv -f "transcript" "result_test/"


[32m[MAKE] Simulation completed![0m
[32m[MAKE] Simulation result saved to folder result_test/[0m
[33m[MAKE] See result with command: 'ls result_test'[0m
[33m[MAKE] See simulation wave with command: 'gtkwave result_test/auipc-01.elf.vcd'[0m

make[1]: Leaving directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'


====================================================
Timestamp: Th·ª© b·∫£y, 28 Th√°ng 9 nƒÉm 2024 17:39:50 +07
Running rule: all_multiple

make[1]: Entering directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'
make[1]: 'update_test' is up to date.
[33m[MAKE] Updating RAM's content...[0m
cp "vmem/beq-01.elf.vmem" "ram.vmem"

[33m[MAKE] Creating directory: /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mkdir -p "result_test"


[33m[MAKE] Running simulation...[0m
vsim -c -do " \
vsim -c work_test.tb_ibex_demo_system -voptargs=+acc; \
vcd file beq-01.elf.vcd; \
vcd add -r /*; \
run 100000ns; \
vcd flush; \
vcd off; \
mem save -o beq-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem; \
quit"
Reading pref.tcl

# 10.7c

#  vsim -c work_test.tb_ibex_demo_system -voptargs=+acc
# vsim -c work_test.tb_ibex_demo_system -voptargs="+acc" 
# Start time: 17:40:26 on Sep 28,2024
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_419950/linux_x86_64_gcc-11/export_tramp.so
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.ibex_pkg(fast)
# Loading work.tb_ibex_demo_system_sv_unit(fast)
# Loading work.tb_ibex_demo_system(fast)
# Loading work.ibex_demo_system(fast)
# Loading work.bus(fast)
# Loading work.core_ver2(fast)
# Loading work.pc_reg(fast)
# Loading work.pc_modifier(fast)
# Loading work.imem_interface(fast)
# Loading work.adder(fast)
# Loading work.mux_3to1(fast)
# Loading work.compressed_decoder(fast)
# Loading work.if_id_reg(fast)
# Loading work.control_unit(fast)
# Loading work.comparator(fast)
# Loading work.comparator_1bit(fast)
# Loading work.imm_decode(fast)
# Loading work.mux_4to1(fast)
# Loading work.id_exe_reg(fast)
# Loading work.alu(fast)
# Loading work.store_modifier(fast)
# Loading work.exe_mem_reg(fast)
# Loading work.dmem_interface(fast)
# Loading work.load_modifier(fast)
# Loading work.mem_wb_reg(fast)
# Loading work.regfile(fast)
# Loading work.ram_2p(fast)
# Loading work.prim_ram_2p_pkg(fast)
# Loading work.prim_ram_2p(fast)
# Loading work.prim_generic_ram_2p(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'test_en_i'. The port definition is at: rtl_test/core_ver2.v(13).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ram_cfg_i'. The port definition is at: rtl_test/core_ver2.v(14).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'data_req_o'. The port definition is at: rtl_test/dmem_interface.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (7) for port 'data_wdata_intg_o'. The port definition is at: rtl_test/dmem_interface.v(21).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# Compiling /tmp/luanle@luanle-ThinkPad-T450s_dpi_419950/linux_x86_64_gcc-11/exportwrapper.c
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_419950/linux_x86_64_gcc-11/vsim_auto_compile.so
#  vcd file beq-01.elf.vcd
#  vcd add -r /*
#  run 100000ns
# Initializing memory tb_ibex_demo_system.u_ibex_demo_system_i.imem_dmem.u_ram.u_impl_generic.#ublk#190621856#57.gen_meminit from file 'ram.vmem'.
#  vcd flush
#  vcd off
#  mem save -o beq-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem
#  quit
# End time: 17:40:29 on Sep 28,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 4

[33m[MAKE] Moving simulation results to /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mv -f "beq-01.elf.mem" "result_test/"
mv -f "beq-01.elf.vcd" "result_test/"
mv -f "transcript" "result_test/"


[32m[MAKE] Simulation completed![0m
[32m[MAKE] Simulation result saved to folder result_test/[0m
[33m[MAKE] See result with command: 'ls result_test'[0m
[33m[MAKE] See simulation wave with command: 'gtkwave result_test/beq-01.elf.vcd'[0m

make[1]: Leaving directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'


====================================================
Timestamp: Th·ª© b·∫£y, 28 Th√°ng 9 nƒÉm 2024 17:39:50 +07
Running rule: all_multiple

make[1]: Entering directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'
make[1]: 'update_test' is up to date.
[33m[MAKE] Updating RAM's content...[0m
cp "vmem/bge-01.elf.vmem" "ram.vmem"

[33m[MAKE] Creating directory: /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mkdir -p "result_test"


[33m[MAKE] Running simulation...[0m
vsim -c -do " \
vsim -c work_test.tb_ibex_demo_system -voptargs=+acc; \
vcd file bge-01.elf.vcd; \
vcd add -r /*; \
run 100000ns; \
vcd flush; \
vcd off; \
mem save -o bge-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem; \
quit"
Reading pref.tcl

# 10.7c

#  vsim -c work_test.tb_ibex_demo_system -voptargs=+acc
# vsim -c work_test.tb_ibex_demo_system -voptargs="+acc" 
# Start time: 17:40:33 on Sep 28,2024
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_420095/linux_x86_64_gcc-11/export_tramp.so
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.ibex_pkg(fast)
# Loading work.tb_ibex_demo_system_sv_unit(fast)
# Loading work.tb_ibex_demo_system(fast)
# Loading work.ibex_demo_system(fast)
# Loading work.bus(fast)
# Loading work.core_ver2(fast)
# Loading work.pc_reg(fast)
# Loading work.pc_modifier(fast)
# Loading work.imem_interface(fast)
# Loading work.adder(fast)
# Loading work.mux_3to1(fast)
# Loading work.compressed_decoder(fast)
# Loading work.if_id_reg(fast)
# Loading work.control_unit(fast)
# Loading work.comparator(fast)
# Loading work.comparator_1bit(fast)
# Loading work.imm_decode(fast)
# Loading work.mux_4to1(fast)
# Loading work.id_exe_reg(fast)
# Loading work.alu(fast)
# Loading work.store_modifier(fast)
# Loading work.exe_mem_reg(fast)
# Loading work.dmem_interface(fast)
# Loading work.load_modifier(fast)
# Loading work.mem_wb_reg(fast)
# Loading work.regfile(fast)
# Loading work.ram_2p(fast)
# Loading work.prim_ram_2p_pkg(fast)
# Loading work.prim_ram_2p(fast)
# Loading work.prim_generic_ram_2p(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'test_en_i'. The port definition is at: rtl_test/core_ver2.v(13).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ram_cfg_i'. The port definition is at: rtl_test/core_ver2.v(14).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'data_req_o'. The port definition is at: rtl_test/dmem_interface.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (7) for port 'data_wdata_intg_o'. The port definition is at: rtl_test/dmem_interface.v(21).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# Compiling /tmp/luanle@luanle-ThinkPad-T450s_dpi_420095/linux_x86_64_gcc-11/exportwrapper.c
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_420095/linux_x86_64_gcc-11/vsim_auto_compile.so
#  vcd file bge-01.elf.vcd
#  vcd add -r /*
#  run 100000ns
# Initializing memory tb_ibex_demo_system.u_ibex_demo_system_i.imem_dmem.u_ram.u_impl_generic.#ublk#190621856#57.gen_meminit from file 'ram.vmem'.
#  vcd flush
#  vcd off
#  mem save -o bge-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem
#  quit
# End time: 17:40:36 on Sep 28,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 4

[33m[MAKE] Moving simulation results to /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mv -f "bge-01.elf.mem" "result_test/"
mv -f "bge-01.elf.vcd" "result_test/"
mv -f "transcript" "result_test/"


[32m[MAKE] Simulation completed![0m
[32m[MAKE] Simulation result saved to folder result_test/[0m
[33m[MAKE] See result with command: 'ls result_test'[0m
[33m[MAKE] See simulation wave with command: 'gtkwave result_test/bge-01.elf.vcd'[0m

make[1]: Leaving directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'


====================================================
Timestamp: Th·ª© b·∫£y, 28 Th√°ng 9 nƒÉm 2024 17:39:50 +07
Running rule: all_multiple

make[1]: Entering directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'
make[1]: 'update_test' is up to date.
[33m[MAKE] Updating RAM's content...[0m
cp "vmem/bgeu-01.elf.vmem" "ram.vmem"

[33m[MAKE] Creating directory: /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mkdir -p "result_test"


[33m[MAKE] Running simulation...[0m
vsim -c -do " \
vsim -c work_test.tb_ibex_demo_system -voptargs=+acc; \
vcd file bgeu-01.elf.vcd; \
vcd add -r /*; \
run 100000ns; \
vcd flush; \
vcd off; \
mem save -o bgeu-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem; \
quit"
Reading pref.tcl

# 10.7c

#  vsim -c work_test.tb_ibex_demo_system -voptargs=+acc
# vsim -c work_test.tb_ibex_demo_system -voptargs="+acc" 
# Start time: 17:40:40 on Sep 28,2024
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_420242/linux_x86_64_gcc-11/export_tramp.so
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.ibex_pkg(fast)
# Loading work.tb_ibex_demo_system_sv_unit(fast)
# Loading work.tb_ibex_demo_system(fast)
# Loading work.ibex_demo_system(fast)
# Loading work.bus(fast)
# Loading work.core_ver2(fast)
# Loading work.pc_reg(fast)
# Loading work.pc_modifier(fast)
# Loading work.imem_interface(fast)
# Loading work.adder(fast)
# Loading work.mux_3to1(fast)
# Loading work.compressed_decoder(fast)
# Loading work.if_id_reg(fast)
# Loading work.control_unit(fast)
# Loading work.comparator(fast)
# Loading work.comparator_1bit(fast)
# Loading work.imm_decode(fast)
# Loading work.mux_4to1(fast)
# Loading work.id_exe_reg(fast)
# Loading work.alu(fast)
# Loading work.store_modifier(fast)
# Loading work.exe_mem_reg(fast)
# Loading work.dmem_interface(fast)
# Loading work.load_modifier(fast)
# Loading work.mem_wb_reg(fast)
# Loading work.regfile(fast)
# Loading work.ram_2p(fast)
# Loading work.prim_ram_2p_pkg(fast)
# Loading work.prim_ram_2p(fast)
# Loading work.prim_generic_ram_2p(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'test_en_i'. The port definition is at: rtl_test/core_ver2.v(13).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ram_cfg_i'. The port definition is at: rtl_test/core_ver2.v(14).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'data_req_o'. The port definition is at: rtl_test/dmem_interface.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (7) for port 'data_wdata_intg_o'. The port definition is at: rtl_test/dmem_interface.v(21).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# Compiling /tmp/luanle@luanle-ThinkPad-T450s_dpi_420242/linux_x86_64_gcc-11/exportwrapper.c
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_420242/linux_x86_64_gcc-11/vsim_auto_compile.so
#  vcd file bgeu-01.elf.vcd
#  vcd add -r /*
#  run 100000ns
# Initializing memory tb_ibex_demo_system.u_ibex_demo_system_i.imem_dmem.u_ram.u_impl_generic.#ublk#190621856#57.gen_meminit from file 'ram.vmem'.
#  vcd flush
#  vcd off
#  mem save -o bgeu-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem
#  quit
# End time: 17:40:43 on Sep 28,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 4

[33m[MAKE] Moving simulation results to /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mv -f "bgeu-01.elf.mem" "result_test/"
mv -f "bgeu-01.elf.vcd" "result_test/"
mv -f "transcript" "result_test/"


[32m[MAKE] Simulation completed![0m
[32m[MAKE] Simulation result saved to folder result_test/[0m
[33m[MAKE] See result with command: 'ls result_test'[0m
[33m[MAKE] See simulation wave with command: 'gtkwave result_test/bgeu-01.elf.vcd'[0m

make[1]: Leaving directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'


====================================================
Timestamp: Th·ª© b·∫£y, 28 Th√°ng 9 nƒÉm 2024 17:39:50 +07
Running rule: all_multiple

make[1]: Entering directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'
make[1]: 'update_test' is up to date.
[33m[MAKE] Updating RAM's content...[0m
cp "vmem/blt-01.elf.vmem" "ram.vmem"

[33m[MAKE] Creating directory: /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mkdir -p "result_test"


[33m[MAKE] Running simulation...[0m
vsim -c -do " \
vsim -c work_test.tb_ibex_demo_system -voptargs=+acc; \
vcd file blt-01.elf.vcd; \
vcd add -r /*; \
run 100000ns; \
vcd flush; \
vcd off; \
mem save -o blt-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem; \
quit"
Reading pref.tcl

# 10.7c

#  vsim -c work_test.tb_ibex_demo_system -voptargs=+acc
# vsim -c work_test.tb_ibex_demo_system -voptargs="+acc" 
# Start time: 17:40:46 on Sep 28,2024
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_420387/linux_x86_64_gcc-11/export_tramp.so
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.ibex_pkg(fast)
# Loading work.tb_ibex_demo_system_sv_unit(fast)
# Loading work.tb_ibex_demo_system(fast)
# Loading work.ibex_demo_system(fast)
# Loading work.bus(fast)
# Loading work.core_ver2(fast)
# Loading work.pc_reg(fast)
# Loading work.pc_modifier(fast)
# Loading work.imem_interface(fast)
# Loading work.adder(fast)
# Loading work.mux_3to1(fast)
# Loading work.compressed_decoder(fast)
# Loading work.if_id_reg(fast)
# Loading work.control_unit(fast)
# Loading work.comparator(fast)
# Loading work.comparator_1bit(fast)
# Loading work.imm_decode(fast)
# Loading work.mux_4to1(fast)
# Loading work.id_exe_reg(fast)
# Loading work.alu(fast)
# Loading work.store_modifier(fast)
# Loading work.exe_mem_reg(fast)
# Loading work.dmem_interface(fast)
# Loading work.load_modifier(fast)
# Loading work.mem_wb_reg(fast)
# Loading work.regfile(fast)
# Loading work.ram_2p(fast)
# Loading work.prim_ram_2p_pkg(fast)
# Loading work.prim_ram_2p(fast)
# Loading work.prim_generic_ram_2p(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'test_en_i'. The port definition is at: rtl_test/core_ver2.v(13).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ram_cfg_i'. The port definition is at: rtl_test/core_ver2.v(14).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'data_req_o'. The port definition is at: rtl_test/dmem_interface.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (7) for port 'data_wdata_intg_o'. The port definition is at: rtl_test/dmem_interface.v(21).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# Compiling /tmp/luanle@luanle-ThinkPad-T450s_dpi_420387/linux_x86_64_gcc-11/exportwrapper.c
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_420387/linux_x86_64_gcc-11/vsim_auto_compile.so
#  vcd file blt-01.elf.vcd
#  vcd add -r /*
#  run 100000ns
# Initializing memory tb_ibex_demo_system.u_ibex_demo_system_i.imem_dmem.u_ram.u_impl_generic.#ublk#190621856#57.gen_meminit from file 'ram.vmem'.
#  vcd flush
#  vcd off
#  mem save -o blt-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem
#  quit
# End time: 17:40:49 on Sep 28,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 4

[33m[MAKE] Moving simulation results to /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mv -f "blt-01.elf.mem" "result_test/"
mv -f "blt-01.elf.vcd" "result_test/"
mv -f "transcript" "result_test/"


[32m[MAKE] Simulation completed![0m
[32m[MAKE] Simulation result saved to folder result_test/[0m
[33m[MAKE] See result with command: 'ls result_test'[0m
[33m[MAKE] See simulation wave with command: 'gtkwave result_test/blt-01.elf.vcd'[0m

make[1]: Leaving directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'


====================================================
Timestamp: Th·ª© b·∫£y, 28 Th√°ng 9 nƒÉm 2024 17:39:50 +07
Running rule: all_multiple

make[1]: Entering directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'
make[1]: 'update_test' is up to date.
[33m[MAKE] Updating RAM's content...[0m
cp "vmem/bltu-01.elf.vmem" "ram.vmem"

[33m[MAKE] Creating directory: /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mkdir -p "result_test"


[33m[MAKE] Running simulation...[0m
vsim -c -do " \
vsim -c work_test.tb_ibex_demo_system -voptargs=+acc; \
vcd file bltu-01.elf.vcd; \
vcd add -r /*; \
run 100000ns; \
vcd flush; \
vcd off; \
mem save -o bltu-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem; \
quit"
Reading pref.tcl

# 10.7c

#  vsim -c work_test.tb_ibex_demo_system -voptargs=+acc
# vsim -c work_test.tb_ibex_demo_system -voptargs="+acc" 
# Start time: 17:40:52 on Sep 28,2024
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_420547/linux_x86_64_gcc-11/export_tramp.so
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.ibex_pkg(fast)
# Loading work.tb_ibex_demo_system_sv_unit(fast)
# Loading work.tb_ibex_demo_system(fast)
# Loading work.ibex_demo_system(fast)
# Loading work.bus(fast)
# Loading work.core_ver2(fast)
# Loading work.pc_reg(fast)
# Loading work.pc_modifier(fast)
# Loading work.imem_interface(fast)
# Loading work.adder(fast)
# Loading work.mux_3to1(fast)
# Loading work.compressed_decoder(fast)
# Loading work.if_id_reg(fast)
# Loading work.control_unit(fast)
# Loading work.comparator(fast)
# Loading work.comparator_1bit(fast)
# Loading work.imm_decode(fast)
# Loading work.mux_4to1(fast)
# Loading work.id_exe_reg(fast)
# Loading work.alu(fast)
# Loading work.store_modifier(fast)
# Loading work.exe_mem_reg(fast)
# Loading work.dmem_interface(fast)
# Loading work.load_modifier(fast)
# Loading work.mem_wb_reg(fast)
# Loading work.regfile(fast)
# Loading work.ram_2p(fast)
# Loading work.prim_ram_2p_pkg(fast)
# Loading work.prim_ram_2p(fast)
# Loading work.prim_generic_ram_2p(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'test_en_i'. The port definition is at: rtl_test/core_ver2.v(13).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ram_cfg_i'. The port definition is at: rtl_test/core_ver2.v(14).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'data_req_o'. The port definition is at: rtl_test/dmem_interface.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (7) for port 'data_wdata_intg_o'. The port definition is at: rtl_test/dmem_interface.v(21).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# Compiling /tmp/luanle@luanle-ThinkPad-T450s_dpi_420547/linux_x86_64_gcc-11/exportwrapper.c
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_420547/linux_x86_64_gcc-11/vsim_auto_compile.so
#  vcd file bltu-01.elf.vcd
#  vcd add -r /*
#  run 100000ns
# Initializing memory tb_ibex_demo_system.u_ibex_demo_system_i.imem_dmem.u_ram.u_impl_generic.#ublk#190621856#57.gen_meminit from file 'ram.vmem'.
#  vcd flush
#  vcd off
#  mem save -o bltu-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem
#  quit
# End time: 17:40:55 on Sep 28,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 4

[33m[MAKE] Moving simulation results to /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mv -f "bltu-01.elf.mem" "result_test/"
mv -f "bltu-01.elf.vcd" "result_test/"
mv -f "transcript" "result_test/"


[32m[MAKE] Simulation completed![0m
[32m[MAKE] Simulation result saved to folder result_test/[0m
[33m[MAKE] See result with command: 'ls result_test'[0m
[33m[MAKE] See simulation wave with command: 'gtkwave result_test/bltu-01.elf.vcd'[0m

make[1]: Leaving directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'


====================================================
Timestamp: Th·ª© b·∫£y, 28 Th√°ng 9 nƒÉm 2024 17:39:50 +07
Running rule: all_multiple

make[1]: Entering directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'
make[1]: 'update_test' is up to date.
[33m[MAKE] Updating RAM's content...[0m
cp "vmem/bne-01.elf.vmem" "ram.vmem"

[33m[MAKE] Creating directory: /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mkdir -p "result_test"


[33m[MAKE] Running simulation...[0m
vsim -c -do " \
vsim -c work_test.tb_ibex_demo_system -voptargs=+acc; \
vcd file bne-01.elf.vcd; \
vcd add -r /*; \
run 100000ns; \
vcd flush; \
vcd off; \
mem save -o bne-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem; \
quit"
Reading pref.tcl

# 10.7c

#  vsim -c work_test.tb_ibex_demo_system -voptargs=+acc
# vsim -c work_test.tb_ibex_demo_system -voptargs="+acc" 
# Start time: 17:40:59 on Sep 28,2024
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_420711/linux_x86_64_gcc-11/export_tramp.so
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.ibex_pkg(fast)
# Loading work.tb_ibex_demo_system_sv_unit(fast)
# Loading work.tb_ibex_demo_system(fast)
# Loading work.ibex_demo_system(fast)
# Loading work.bus(fast)
# Loading work.core_ver2(fast)
# Loading work.pc_reg(fast)
# Loading work.pc_modifier(fast)
# Loading work.imem_interface(fast)
# Loading work.adder(fast)
# Loading work.mux_3to1(fast)
# Loading work.compressed_decoder(fast)
# Loading work.if_id_reg(fast)
# Loading work.control_unit(fast)
# Loading work.comparator(fast)
# Loading work.comparator_1bit(fast)
# Loading work.imm_decode(fast)
# Loading work.mux_4to1(fast)
# Loading work.id_exe_reg(fast)
# Loading work.alu(fast)
# Loading work.store_modifier(fast)
# Loading work.exe_mem_reg(fast)
# Loading work.dmem_interface(fast)
# Loading work.load_modifier(fast)
# Loading work.mem_wb_reg(fast)
# Loading work.regfile(fast)
# Loading work.ram_2p(fast)
# Loading work.prim_ram_2p_pkg(fast)
# Loading work.prim_ram_2p(fast)
# Loading work.prim_generic_ram_2p(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'test_en_i'. The port definition is at: rtl_test/core_ver2.v(13).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ram_cfg_i'. The port definition is at: rtl_test/core_ver2.v(14).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'data_req_o'. The port definition is at: rtl_test/dmem_interface.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (7) for port 'data_wdata_intg_o'. The port definition is at: rtl_test/dmem_interface.v(21).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# Compiling /tmp/luanle@luanle-ThinkPad-T450s_dpi_420711/linux_x86_64_gcc-11/exportwrapper.c
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_420711/linux_x86_64_gcc-11/vsim_auto_compile.so
#  vcd file bne-01.elf.vcd
#  vcd add -r /*
#  run 100000ns
# Initializing memory tb_ibex_demo_system.u_ibex_demo_system_i.imem_dmem.u_ram.u_impl_generic.#ublk#190621856#57.gen_meminit from file 'ram.vmem'.
#  vcd flush
#  vcd off
#  mem save -o bne-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem
#  quit
# End time: 17:41:02 on Sep 28,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 4

[33m[MAKE] Moving simulation results to /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mv -f "bne-01.elf.mem" "result_test/"
mv -f "bne-01.elf.vcd" "result_test/"
mv -f "transcript" "result_test/"


[32m[MAKE] Simulation completed![0m
[32m[MAKE] Simulation result saved to folder result_test/[0m
[33m[MAKE] See result with command: 'ls result_test'[0m
[33m[MAKE] See simulation wave with command: 'gtkwave result_test/bne-01.elf.vcd'[0m

make[1]: Leaving directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'


====================================================
Timestamp: Th·ª© b·∫£y, 28 Th√°ng 9 nƒÉm 2024 17:39:50 +07
Running rule: all_multiple

make[1]: Entering directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'
make[1]: 'update_test' is up to date.
[33m[MAKE] Updating RAM's content...[0m
cp "vmem/fence-01.elf.vmem" "ram.vmem"

[33m[MAKE] Creating directory: /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mkdir -p "result_test"


[33m[MAKE] Running simulation...[0m
vsim -c -do " \
vsim -c work_test.tb_ibex_demo_system -voptargs=+acc; \
vcd file fence-01.elf.vcd; \
vcd add -r /*; \
run 100000ns; \
vcd flush; \
vcd off; \
mem save -o fence-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem; \
quit"
Reading pref.tcl

# 10.7c

#  vsim -c work_test.tb_ibex_demo_system -voptargs=+acc
# vsim -c work_test.tb_ibex_demo_system -voptargs="+acc" 
# Start time: 17:41:05 on Sep 28,2024
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_420886/linux_x86_64_gcc-11/export_tramp.so
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.ibex_pkg(fast)
# Loading work.tb_ibex_demo_system_sv_unit(fast)
# Loading work.tb_ibex_demo_system(fast)
# Loading work.ibex_demo_system(fast)
# Loading work.bus(fast)
# Loading work.core_ver2(fast)
# Loading work.pc_reg(fast)
# Loading work.pc_modifier(fast)
# Loading work.imem_interface(fast)
# Loading work.adder(fast)
# Loading work.mux_3to1(fast)
# Loading work.compressed_decoder(fast)
# Loading work.if_id_reg(fast)
# Loading work.control_unit(fast)
# Loading work.comparator(fast)
# Loading work.comparator_1bit(fast)
# Loading work.imm_decode(fast)
# Loading work.mux_4to1(fast)
# Loading work.id_exe_reg(fast)
# Loading work.alu(fast)
# Loading work.store_modifier(fast)
# Loading work.exe_mem_reg(fast)
# Loading work.dmem_interface(fast)
# Loading work.load_modifier(fast)
# Loading work.mem_wb_reg(fast)
# Loading work.regfile(fast)
# Loading work.ram_2p(fast)
# Loading work.prim_ram_2p_pkg(fast)
# Loading work.prim_ram_2p(fast)
# Loading work.prim_generic_ram_2p(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'test_en_i'. The port definition is at: rtl_test/core_ver2.v(13).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ram_cfg_i'. The port definition is at: rtl_test/core_ver2.v(14).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'data_req_o'. The port definition is at: rtl_test/dmem_interface.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (7) for port 'data_wdata_intg_o'. The port definition is at: rtl_test/dmem_interface.v(21).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# Compiling /tmp/luanle@luanle-ThinkPad-T450s_dpi_420886/linux_x86_64_gcc-11/exportwrapper.c
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_420886/linux_x86_64_gcc-11/vsim_auto_compile.so
#  vcd file fence-01.elf.vcd
#  vcd add -r /*
#  run 100000ns
# Initializing memory tb_ibex_demo_system.u_ibex_demo_system_i.imem_dmem.u_ram.u_impl_generic.#ublk#190621856#57.gen_meminit from file 'ram.vmem'.
#  vcd flush
#  vcd off
#  mem save -o fence-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem
#  quit
# End time: 17:41:08 on Sep 28,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 4

[33m[MAKE] Moving simulation results to /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mv -f "fence-01.elf.mem" "result_test/"
mv -f "fence-01.elf.vcd" "result_test/"
mv -f "transcript" "result_test/"


[32m[MAKE] Simulation completed![0m
[32m[MAKE] Simulation result saved to folder result_test/[0m
[33m[MAKE] See result with command: 'ls result_test'[0m
[33m[MAKE] See simulation wave with command: 'gtkwave result_test/fence-01.elf.vcd'[0m

make[1]: Leaving directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'


====================================================
Timestamp: Th·ª© b·∫£y, 28 Th√°ng 9 nƒÉm 2024 17:39:50 +07
Running rule: all_multiple

make[1]: Entering directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'
make[1]: 'update_test' is up to date.
[33m[MAKE] Updating RAM's content...[0m
cp "vmem/jal-01.elf.vmem" "ram.vmem"

[33m[MAKE] Creating directory: /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mkdir -p "result_test"


[33m[MAKE] Running simulation...[0m
vsim -c -do " \
vsim -c work_test.tb_ibex_demo_system -voptargs=+acc; \
vcd file jal-01.elf.vcd; \
vcd add -r /*; \
run 100000ns; \
vcd flush; \
vcd off; \
mem save -o jal-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem; \
quit"
Reading pref.tcl

# 10.7c

#  vsim -c work_test.tb_ibex_demo_system -voptargs=+acc
# vsim -c work_test.tb_ibex_demo_system -voptargs="+acc" 
# Start time: 17:41:11 on Sep 28,2024
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_421061/linux_x86_64_gcc-11/export_tramp.so
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.ibex_pkg(fast)
# Loading work.tb_ibex_demo_system_sv_unit(fast)
# Loading work.tb_ibex_demo_system(fast)
# Loading work.ibex_demo_system(fast)
# Loading work.bus(fast)
# Loading work.core_ver2(fast)
# Loading work.pc_reg(fast)
# Loading work.pc_modifier(fast)
# Loading work.imem_interface(fast)
# Loading work.adder(fast)
# Loading work.mux_3to1(fast)
# Loading work.compressed_decoder(fast)
# Loading work.if_id_reg(fast)
# Loading work.control_unit(fast)
# Loading work.comparator(fast)
# Loading work.comparator_1bit(fast)
# Loading work.imm_decode(fast)
# Loading work.mux_4to1(fast)
# Loading work.id_exe_reg(fast)
# Loading work.alu(fast)
# Loading work.store_modifier(fast)
# Loading work.exe_mem_reg(fast)
# Loading work.dmem_interface(fast)
# Loading work.load_modifier(fast)
# Loading work.mem_wb_reg(fast)
# Loading work.regfile(fast)
# Loading work.ram_2p(fast)
# Loading work.prim_ram_2p_pkg(fast)
# Loading work.prim_ram_2p(fast)
# Loading work.prim_generic_ram_2p(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'test_en_i'. The port definition is at: rtl_test/core_ver2.v(13).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ram_cfg_i'. The port definition is at: rtl_test/core_ver2.v(14).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'data_req_o'. The port definition is at: rtl_test/dmem_interface.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (7) for port 'data_wdata_intg_o'. The port definition is at: rtl_test/dmem_interface.v(21).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# Compiling /tmp/luanle@luanle-ThinkPad-T450s_dpi_421061/linux_x86_64_gcc-11/exportwrapper.c
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_421061/linux_x86_64_gcc-11/vsim_auto_compile.so
#  vcd file jal-01.elf.vcd
#  vcd add -r /*
#  run 100000ns
# Initializing memory tb_ibex_demo_system.u_ibex_demo_system_i.imem_dmem.u_ram.u_impl_generic.#ublk#190621856#57.gen_meminit from file 'ram.vmem'.
#  vcd flush
#  vcd off
#  mem save -o jal-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem
#  quit
# End time: 17:41:15 on Sep 28,2024, Elapsed time: 0:00:04
# Errors: 0, Warnings: 4

[33m[MAKE] Moving simulation results to /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mv -f "jal-01.elf.mem" "result_test/"
mv -f "jal-01.elf.vcd" "result_test/"
mv -f "transcript" "result_test/"


[32m[MAKE] Simulation completed![0m
[32m[MAKE] Simulation result saved to folder result_test/[0m
[33m[MAKE] See result with command: 'ls result_test'[0m
[33m[MAKE] See simulation wave with command: 'gtkwave result_test/jal-01.elf.vcd'[0m

make[1]: Leaving directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'


====================================================
Timestamp: Th·ª© b·∫£y, 28 Th√°ng 9 nƒÉm 2024 17:39:50 +07
Running rule: all_multiple

make[1]: Entering directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'
make[1]: 'update_test' is up to date.
[33m[MAKE] Updating RAM's content...[0m
cp "vmem/jalr-01.elf.vmem" "ram.vmem"

[33m[MAKE] Creating directory: /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mkdir -p "result_test"


[33m[MAKE] Running simulation...[0m
vsim -c -do " \
vsim -c work_test.tb_ibex_demo_system -voptargs=+acc; \
vcd file jalr-01.elf.vcd; \
vcd add -r /*; \
run 100000ns; \
vcd flush; \
vcd off; \
mem save -o jalr-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem; \
quit"
Reading pref.tcl

# 10.7c

#  vsim -c work_test.tb_ibex_demo_system -voptargs=+acc
# vsim -c work_test.tb_ibex_demo_system -voptargs="+acc" 
# Start time: 17:41:18 on Sep 28,2024
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_421228/linux_x86_64_gcc-11/export_tramp.so
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.ibex_pkg(fast)
# Loading work.tb_ibex_demo_system_sv_unit(fast)
# Loading work.tb_ibex_demo_system(fast)
# Loading work.ibex_demo_system(fast)
# Loading work.bus(fast)
# Loading work.core_ver2(fast)
# Loading work.pc_reg(fast)
# Loading work.pc_modifier(fast)
# Loading work.imem_interface(fast)
# Loading work.adder(fast)
# Loading work.mux_3to1(fast)
# Loading work.compressed_decoder(fast)
# Loading work.if_id_reg(fast)
# Loading work.control_unit(fast)
# Loading work.comparator(fast)
# Loading work.comparator_1bit(fast)
# Loading work.imm_decode(fast)
# Loading work.mux_4to1(fast)
# Loading work.id_exe_reg(fast)
# Loading work.alu(fast)
# Loading work.store_modifier(fast)
# Loading work.exe_mem_reg(fast)
# Loading work.dmem_interface(fast)
# Loading work.load_modifier(fast)
# Loading work.mem_wb_reg(fast)
# Loading work.regfile(fast)
# Loading work.ram_2p(fast)
# Loading work.prim_ram_2p_pkg(fast)
# Loading work.prim_ram_2p(fast)
# Loading work.prim_generic_ram_2p(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'test_en_i'. The port definition is at: rtl_test/core_ver2.v(13).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ram_cfg_i'. The port definition is at: rtl_test/core_ver2.v(14).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'data_req_o'. The port definition is at: rtl_test/dmem_interface.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (7) for port 'data_wdata_intg_o'. The port definition is at: rtl_test/dmem_interface.v(21).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# Compiling /tmp/luanle@luanle-ThinkPad-T450s_dpi_421228/linux_x86_64_gcc-11/exportwrapper.c
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_421228/linux_x86_64_gcc-11/vsim_auto_compile.so
#  vcd file jalr-01.elf.vcd
#  vcd add -r /*
#  run 100000ns
# Initializing memory tb_ibex_demo_system.u_ibex_demo_system_i.imem_dmem.u_ram.u_impl_generic.#ublk#190621856#57.gen_meminit from file 'ram.vmem'.
#  vcd flush
#  vcd off
#  mem save -o jalr-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem
#  quit
# End time: 17:41:22 on Sep 28,2024, Elapsed time: 0:00:04
# Errors: 0, Warnings: 4

[33m[MAKE] Moving simulation results to /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mv -f "jalr-01.elf.mem" "result_test/"
mv -f "jalr-01.elf.vcd" "result_test/"
mv -f "transcript" "result_test/"


[32m[MAKE] Simulation completed![0m
[32m[MAKE] Simulation result saved to folder result_test/[0m
[33m[MAKE] See result with command: 'ls result_test'[0m
[33m[MAKE] See simulation wave with command: 'gtkwave result_test/jalr-01.elf.vcd'[0m

make[1]: Leaving directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'


====================================================
Timestamp: Th·ª© b·∫£y, 28 Th√°ng 9 nƒÉm 2024 17:39:50 +07
Running rule: all_multiple

make[1]: Entering directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'
make[1]: 'update_test' is up to date.
[33m[MAKE] Updating RAM's content...[0m
cp "vmem/lb-align-01.elf.vmem" "ram.vmem"

[33m[MAKE] Creating directory: /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mkdir -p "result_test"


[33m[MAKE] Running simulation...[0m
vsim -c -do " \
vsim -c work_test.tb_ibex_demo_system -voptargs=+acc; \
vcd file lb-align-01.elf.vcd; \
vcd add -r /*; \
run 100000ns; \
vcd flush; \
vcd off; \
mem save -o lb-align-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem; \
quit"
Reading pref.tcl

# 10.7c

#  vsim -c work_test.tb_ibex_demo_system -voptargs=+acc
# vsim -c work_test.tb_ibex_demo_system -voptargs="+acc" 
# Start time: 17:41:25 on Sep 28,2024
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_421388/linux_x86_64_gcc-11/export_tramp.so
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.ibex_pkg(fast)
# Loading work.tb_ibex_demo_system_sv_unit(fast)
# Loading work.tb_ibex_demo_system(fast)
# Loading work.ibex_demo_system(fast)
# Loading work.bus(fast)
# Loading work.core_ver2(fast)
# Loading work.pc_reg(fast)
# Loading work.pc_modifier(fast)
# Loading work.imem_interface(fast)
# Loading work.adder(fast)
# Loading work.mux_3to1(fast)
# Loading work.compressed_decoder(fast)
# Loading work.if_id_reg(fast)
# Loading work.control_unit(fast)
# Loading work.comparator(fast)
# Loading work.comparator_1bit(fast)
# Loading work.imm_decode(fast)
# Loading work.mux_4to1(fast)
# Loading work.id_exe_reg(fast)
# Loading work.alu(fast)
# Loading work.store_modifier(fast)
# Loading work.exe_mem_reg(fast)
# Loading work.dmem_interface(fast)
# Loading work.load_modifier(fast)
# Loading work.mem_wb_reg(fast)
# Loading work.regfile(fast)
# Loading work.ram_2p(fast)
# Loading work.prim_ram_2p_pkg(fast)
# Loading work.prim_ram_2p(fast)
# Loading work.prim_generic_ram_2p(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'test_en_i'. The port definition is at: rtl_test/core_ver2.v(13).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ram_cfg_i'. The port definition is at: rtl_test/core_ver2.v(14).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'data_req_o'. The port definition is at: rtl_test/dmem_interface.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (7) for port 'data_wdata_intg_o'. The port definition is at: rtl_test/dmem_interface.v(21).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# Compiling /tmp/luanle@luanle-ThinkPad-T450s_dpi_421388/linux_x86_64_gcc-11/exportwrapper.c
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_421388/linux_x86_64_gcc-11/vsim_auto_compile.so
#  vcd file lb-align-01.elf.vcd
#  vcd add -r /*
#  run 100000ns
# Initializing memory tb_ibex_demo_system.u_ibex_demo_system_i.imem_dmem.u_ram.u_impl_generic.#ublk#190621856#57.gen_meminit from file 'ram.vmem'.
#  vcd flush
#  vcd off
#  mem save -o lb-align-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem
#  quit
# End time: 17:41:28 on Sep 28,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 4

[33m[MAKE] Moving simulation results to /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mv -f "lb-align-01.elf.mem" "result_test/"
mv -f "lb-align-01.elf.vcd" "result_test/"
mv -f "transcript" "result_test/"


[32m[MAKE] Simulation completed![0m
[32m[MAKE] Simulation result saved to folder result_test/[0m
[33m[MAKE] See result with command: 'ls result_test'[0m
[33m[MAKE] See simulation wave with command: 'gtkwave result_test/lb-align-01.elf.vcd'[0m

make[1]: Leaving directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'


====================================================
Timestamp: Th·ª© b·∫£y, 28 Th√°ng 9 nƒÉm 2024 17:39:50 +07
Running rule: all_multiple

make[1]: Entering directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'
make[1]: 'update_test' is up to date.
[33m[MAKE] Updating RAM's content...[0m
cp "vmem/lbu-align-01.elf.vmem" "ram.vmem"

[33m[MAKE] Creating directory: /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mkdir -p "result_test"


[33m[MAKE] Running simulation...[0m
vsim -c -do " \
vsim -c work_test.tb_ibex_demo_system -voptargs=+acc; \
vcd file lbu-align-01.elf.vcd; \
vcd add -r /*; \
run 100000ns; \
vcd flush; \
vcd off; \
mem save -o lbu-align-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem; \
quit"
Reading pref.tcl

# 10.7c

#  vsim -c work_test.tb_ibex_demo_system -voptargs=+acc
# vsim -c work_test.tb_ibex_demo_system -voptargs="+acc" 
# Start time: 17:41:31 on Sep 28,2024
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_421548/linux_x86_64_gcc-11/export_tramp.so
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.ibex_pkg(fast)
# Loading work.tb_ibex_demo_system_sv_unit(fast)
# Loading work.tb_ibex_demo_system(fast)
# Loading work.ibex_demo_system(fast)
# Loading work.bus(fast)
# Loading work.core_ver2(fast)
# Loading work.pc_reg(fast)
# Loading work.pc_modifier(fast)
# Loading work.imem_interface(fast)
# Loading work.adder(fast)
# Loading work.mux_3to1(fast)
# Loading work.compressed_decoder(fast)
# Loading work.if_id_reg(fast)
# Loading work.control_unit(fast)
# Loading work.comparator(fast)
# Loading work.comparator_1bit(fast)
# Loading work.imm_decode(fast)
# Loading work.mux_4to1(fast)
# Loading work.id_exe_reg(fast)
# Loading work.alu(fast)
# Loading work.store_modifier(fast)
# Loading work.exe_mem_reg(fast)
# Loading work.dmem_interface(fast)
# Loading work.load_modifier(fast)
# Loading work.mem_wb_reg(fast)
# Loading work.regfile(fast)
# Loading work.ram_2p(fast)
# Loading work.prim_ram_2p_pkg(fast)
# Loading work.prim_ram_2p(fast)
# Loading work.prim_generic_ram_2p(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'test_en_i'. The port definition is at: rtl_test/core_ver2.v(13).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ram_cfg_i'. The port definition is at: rtl_test/core_ver2.v(14).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'data_req_o'. The port definition is at: rtl_test/dmem_interface.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (7) for port 'data_wdata_intg_o'. The port definition is at: rtl_test/dmem_interface.v(21).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# Compiling /tmp/luanle@luanle-ThinkPad-T450s_dpi_421548/linux_x86_64_gcc-11/exportwrapper.c
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_421548/linux_x86_64_gcc-11/vsim_auto_compile.so
#  vcd file lbu-align-01.elf.vcd
#  vcd add -r /*
#  run 100000ns
# Initializing memory tb_ibex_demo_system.u_ibex_demo_system_i.imem_dmem.u_ram.u_impl_generic.#ublk#190621856#57.gen_meminit from file 'ram.vmem'.
#  vcd flush
#  vcd off
#  mem save -o lbu-align-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem
#  quit
# End time: 17:41:34 on Sep 28,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 4

[33m[MAKE] Moving simulation results to /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mv -f "lbu-align-01.elf.mem" "result_test/"
mv -f "lbu-align-01.elf.vcd" "result_test/"
mv -f "transcript" "result_test/"


[32m[MAKE] Simulation completed![0m
[32m[MAKE] Simulation result saved to folder result_test/[0m
[33m[MAKE] See result with command: 'ls result_test'[0m
[33m[MAKE] See simulation wave with command: 'gtkwave result_test/lbu-align-01.elf.vcd'[0m

make[1]: Leaving directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'


====================================================
Timestamp: Th·ª© b·∫£y, 28 Th√°ng 9 nƒÉm 2024 17:39:50 +07
Running rule: all_multiple

make[1]: Entering directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'
make[1]: 'update_test' is up to date.
[33m[MAKE] Updating RAM's content...[0m
cp "vmem/lh-align-01.elf.vmem" "ram.vmem"

[33m[MAKE] Creating directory: /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mkdir -p "result_test"


[33m[MAKE] Running simulation...[0m
vsim -c -do " \
vsim -c work_test.tb_ibex_demo_system -voptargs=+acc; \
vcd file lh-align-01.elf.vcd; \
vcd add -r /*; \
run 100000ns; \
vcd flush; \
vcd off; \
mem save -o lh-align-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem; \
quit"
Reading pref.tcl

# 10.7c

#  vsim -c work_test.tb_ibex_demo_system -voptargs=+acc
# vsim -c work_test.tb_ibex_demo_system -voptargs="+acc" 
# Start time: 17:41:38 on Sep 28,2024
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_421705/linux_x86_64_gcc-11/export_tramp.so
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.ibex_pkg(fast)
# Loading work.tb_ibex_demo_system_sv_unit(fast)
# Loading work.tb_ibex_demo_system(fast)
# Loading work.ibex_demo_system(fast)
# Loading work.bus(fast)
# Loading work.core_ver2(fast)
# Loading work.pc_reg(fast)
# Loading work.pc_modifier(fast)
# Loading work.imem_interface(fast)
# Loading work.adder(fast)
# Loading work.mux_3to1(fast)
# Loading work.compressed_decoder(fast)
# Loading work.if_id_reg(fast)
# Loading work.control_unit(fast)
# Loading work.comparator(fast)
# Loading work.comparator_1bit(fast)
# Loading work.imm_decode(fast)
# Loading work.mux_4to1(fast)
# Loading work.id_exe_reg(fast)
# Loading work.alu(fast)
# Loading work.store_modifier(fast)
# Loading work.exe_mem_reg(fast)
# Loading work.dmem_interface(fast)
# Loading work.load_modifier(fast)
# Loading work.mem_wb_reg(fast)
# Loading work.regfile(fast)
# Loading work.ram_2p(fast)
# Loading work.prim_ram_2p_pkg(fast)
# Loading work.prim_ram_2p(fast)
# Loading work.prim_generic_ram_2p(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'test_en_i'. The port definition is at: rtl_test/core_ver2.v(13).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ram_cfg_i'. The port definition is at: rtl_test/core_ver2.v(14).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'data_req_o'. The port definition is at: rtl_test/dmem_interface.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (7) for port 'data_wdata_intg_o'. The port definition is at: rtl_test/dmem_interface.v(21).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# Compiling /tmp/luanle@luanle-ThinkPad-T450s_dpi_421705/linux_x86_64_gcc-11/exportwrapper.c
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_421705/linux_x86_64_gcc-11/vsim_auto_compile.so
#  vcd file lh-align-01.elf.vcd
#  vcd add -r /*
#  run 100000ns
# Initializing memory tb_ibex_demo_system.u_ibex_demo_system_i.imem_dmem.u_ram.u_impl_generic.#ublk#190621856#57.gen_meminit from file 'ram.vmem'.
#  vcd flush
#  vcd off
#  mem save -o lh-align-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem
#  quit
# End time: 17:41:41 on Sep 28,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 4

[33m[MAKE] Moving simulation results to /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mv -f "lh-align-01.elf.mem" "result_test/"
mv -f "lh-align-01.elf.vcd" "result_test/"
mv -f "transcript" "result_test/"


[32m[MAKE] Simulation completed![0m
[32m[MAKE] Simulation result saved to folder result_test/[0m
[33m[MAKE] See result with command: 'ls result_test'[0m
[33m[MAKE] See simulation wave with command: 'gtkwave result_test/lh-align-01.elf.vcd'[0m

make[1]: Leaving directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'


====================================================
Timestamp: Th·ª© b·∫£y, 28 Th√°ng 9 nƒÉm 2024 17:39:50 +07
Running rule: all_multiple

make[1]: Entering directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'
make[1]: 'update_test' is up to date.
[33m[MAKE] Updating RAM's content...[0m
cp "vmem/lhu-align-01.elf.vmem" "ram.vmem"

[33m[MAKE] Creating directory: /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mkdir -p "result_test"


[33m[MAKE] Running simulation...[0m
vsim -c -do " \
vsim -c work_test.tb_ibex_demo_system -voptargs=+acc; \
vcd file lhu-align-01.elf.vcd; \
vcd add -r /*; \
run 100000ns; \
vcd flush; \
vcd off; \
mem save -o lhu-align-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem; \
quit"
Reading pref.tcl

# 10.7c

#  vsim -c work_test.tb_ibex_demo_system -voptargs=+acc
# vsim -c work_test.tb_ibex_demo_system -voptargs="+acc" 
# Start time: 17:41:44 on Sep 28,2024
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_421861/linux_x86_64_gcc-11/export_tramp.so
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.ibex_pkg(fast)
# Loading work.tb_ibex_demo_system_sv_unit(fast)
# Loading work.tb_ibex_demo_system(fast)
# Loading work.ibex_demo_system(fast)
# Loading work.bus(fast)
# Loading work.core_ver2(fast)
# Loading work.pc_reg(fast)
# Loading work.pc_modifier(fast)
# Loading work.imem_interface(fast)
# Loading work.adder(fast)
# Loading work.mux_3to1(fast)
# Loading work.compressed_decoder(fast)
# Loading work.if_id_reg(fast)
# Loading work.control_unit(fast)
# Loading work.comparator(fast)
# Loading work.comparator_1bit(fast)
# Loading work.imm_decode(fast)
# Loading work.mux_4to1(fast)
# Loading work.id_exe_reg(fast)
# Loading work.alu(fast)
# Loading work.store_modifier(fast)
# Loading work.exe_mem_reg(fast)
# Loading work.dmem_interface(fast)
# Loading work.load_modifier(fast)
# Loading work.mem_wb_reg(fast)
# Loading work.regfile(fast)
# Loading work.ram_2p(fast)
# Loading work.prim_ram_2p_pkg(fast)
# Loading work.prim_ram_2p(fast)
# Loading work.prim_generic_ram_2p(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'test_en_i'. The port definition is at: rtl_test/core_ver2.v(13).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ram_cfg_i'. The port definition is at: rtl_test/core_ver2.v(14).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'data_req_o'. The port definition is at: rtl_test/dmem_interface.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (7) for port 'data_wdata_intg_o'. The port definition is at: rtl_test/dmem_interface.v(21).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# Compiling /tmp/luanle@luanle-ThinkPad-T450s_dpi_421861/linux_x86_64_gcc-11/exportwrapper.c
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_421861/linux_x86_64_gcc-11/vsim_auto_compile.so
#  vcd file lhu-align-01.elf.vcd
#  vcd add -r /*
#  run 100000ns
# Initializing memory tb_ibex_demo_system.u_ibex_demo_system_i.imem_dmem.u_ram.u_impl_generic.#ublk#190621856#57.gen_meminit from file 'ram.vmem'.
#  vcd flush
#  vcd off
#  mem save -o lhu-align-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem
#  quit
# End time: 17:41:47 on Sep 28,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 4

[33m[MAKE] Moving simulation results to /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mv -f "lhu-align-01.elf.mem" "result_test/"
mv -f "lhu-align-01.elf.vcd" "result_test/"
mv -f "transcript" "result_test/"


[32m[MAKE] Simulation completed![0m
[32m[MAKE] Simulation result saved to folder result_test/[0m
[33m[MAKE] See result with command: 'ls result_test'[0m
[33m[MAKE] See simulation wave with command: 'gtkwave result_test/lhu-align-01.elf.vcd'[0m

make[1]: Leaving directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'


====================================================
Timestamp: Th·ª© b·∫£y, 28 Th√°ng 9 nƒÉm 2024 17:39:50 +07
Running rule: all_multiple

make[1]: Entering directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'
make[1]: 'update_test' is up to date.
[33m[MAKE] Updating RAM's content...[0m
cp "vmem/lui-01.elf.vmem" "ram.vmem"

[33m[MAKE] Creating directory: /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mkdir -p "result_test"


[33m[MAKE] Running simulation...[0m
vsim -c -do " \
vsim -c work_test.tb_ibex_demo_system -voptargs=+acc; \
vcd file lui-01.elf.vcd; \
vcd add -r /*; \
run 100000ns; \
vcd flush; \
vcd off; \
mem save -o lui-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem; \
quit"
Reading pref.tcl

# 10.7c

#  vsim -c work_test.tb_ibex_demo_system -voptargs=+acc
# vsim -c work_test.tb_ibex_demo_system -voptargs="+acc" 
# Start time: 17:41:51 on Sep 28,2024
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_422022/linux_x86_64_gcc-11/export_tramp.so
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.ibex_pkg(fast)
# Loading work.tb_ibex_demo_system_sv_unit(fast)
# Loading work.tb_ibex_demo_system(fast)
# Loading work.ibex_demo_system(fast)
# Loading work.bus(fast)
# Loading work.core_ver2(fast)
# Loading work.pc_reg(fast)
# Loading work.pc_modifier(fast)
# Loading work.imem_interface(fast)
# Loading work.adder(fast)
# Loading work.mux_3to1(fast)
# Loading work.compressed_decoder(fast)
# Loading work.if_id_reg(fast)
# Loading work.control_unit(fast)
# Loading work.comparator(fast)
# Loading work.comparator_1bit(fast)
# Loading work.imm_decode(fast)
# Loading work.mux_4to1(fast)
# Loading work.id_exe_reg(fast)
# Loading work.alu(fast)
# Loading work.store_modifier(fast)
# Loading work.exe_mem_reg(fast)
# Loading work.dmem_interface(fast)
# Loading work.load_modifier(fast)
# Loading work.mem_wb_reg(fast)
# Loading work.regfile(fast)
# Loading work.ram_2p(fast)
# Loading work.prim_ram_2p_pkg(fast)
# Loading work.prim_ram_2p(fast)
# Loading work.prim_generic_ram_2p(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'test_en_i'. The port definition is at: rtl_test/core_ver2.v(13).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ram_cfg_i'. The port definition is at: rtl_test/core_ver2.v(14).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'data_req_o'. The port definition is at: rtl_test/dmem_interface.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (7) for port 'data_wdata_intg_o'. The port definition is at: rtl_test/dmem_interface.v(21).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# Compiling /tmp/luanle@luanle-ThinkPad-T450s_dpi_422022/linux_x86_64_gcc-11/exportwrapper.c
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_422022/linux_x86_64_gcc-11/vsim_auto_compile.so
#  vcd file lui-01.elf.vcd
#  vcd add -r /*
#  run 100000ns
# Initializing memory tb_ibex_demo_system.u_ibex_demo_system_i.imem_dmem.u_ram.u_impl_generic.#ublk#190621856#57.gen_meminit from file 'ram.vmem'.
#  vcd flush
#  vcd off
#  mem save -o lui-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem
#  quit
# End time: 17:41:54 on Sep 28,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 4

[33m[MAKE] Moving simulation results to /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mv -f "lui-01.elf.mem" "result_test/"
mv -f "lui-01.elf.vcd" "result_test/"
mv -f "transcript" "result_test/"


[32m[MAKE] Simulation completed![0m
[32m[MAKE] Simulation result saved to folder result_test/[0m
[33m[MAKE] See result with command: 'ls result_test'[0m
[33m[MAKE] See simulation wave with command: 'gtkwave result_test/lui-01.elf.vcd'[0m

make[1]: Leaving directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'


====================================================
Timestamp: Th·ª© b·∫£y, 28 Th√°ng 9 nƒÉm 2024 17:39:50 +07
Running rule: all_multiple

make[1]: Entering directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'
make[1]: 'update_test' is up to date.
[33m[MAKE] Updating RAM's content...[0m
cp "vmem/lw-align-01.elf.vmem" "ram.vmem"

[33m[MAKE] Creating directory: /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mkdir -p "result_test"


[33m[MAKE] Running simulation...[0m
vsim -c -do " \
vsim -c work_test.tb_ibex_demo_system -voptargs=+acc; \
vcd file lw-align-01.elf.vcd; \
vcd add -r /*; \
run 100000ns; \
vcd flush; \
vcd off; \
mem save -o lw-align-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem; \
quit"
Reading pref.tcl

# 10.7c

#  vsim -c work_test.tb_ibex_demo_system -voptargs=+acc
# vsim -c work_test.tb_ibex_demo_system -voptargs="+acc" 
# Start time: 17:41:57 on Sep 28,2024
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_422197/linux_x86_64_gcc-11/export_tramp.so
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.ibex_pkg(fast)
# Loading work.tb_ibex_demo_system_sv_unit(fast)
# Loading work.tb_ibex_demo_system(fast)
# Loading work.ibex_demo_system(fast)
# Loading work.bus(fast)
# Loading work.core_ver2(fast)
# Loading work.pc_reg(fast)
# Loading work.pc_modifier(fast)
# Loading work.imem_interface(fast)
# Loading work.adder(fast)
# Loading work.mux_3to1(fast)
# Loading work.compressed_decoder(fast)
# Loading work.if_id_reg(fast)
# Loading work.control_unit(fast)
# Loading work.comparator(fast)
# Loading work.comparator_1bit(fast)
# Loading work.imm_decode(fast)
# Loading work.mux_4to1(fast)
# Loading work.id_exe_reg(fast)
# Loading work.alu(fast)
# Loading work.store_modifier(fast)
# Loading work.exe_mem_reg(fast)
# Loading work.dmem_interface(fast)
# Loading work.load_modifier(fast)
# Loading work.mem_wb_reg(fast)
# Loading work.regfile(fast)
# Loading work.ram_2p(fast)
# Loading work.prim_ram_2p_pkg(fast)
# Loading work.prim_ram_2p(fast)
# Loading work.prim_generic_ram_2p(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'test_en_i'. The port definition is at: rtl_test/core_ver2.v(13).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ram_cfg_i'. The port definition is at: rtl_test/core_ver2.v(14).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'data_req_o'. The port definition is at: rtl_test/dmem_interface.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (7) for port 'data_wdata_intg_o'. The port definition is at: rtl_test/dmem_interface.v(21).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# Compiling /tmp/luanle@luanle-ThinkPad-T450s_dpi_422197/linux_x86_64_gcc-11/exportwrapper.c
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_422197/linux_x86_64_gcc-11/vsim_auto_compile.so
#  vcd file lw-align-01.elf.vcd
#  vcd add -r /*
#  run 100000ns
# Initializing memory tb_ibex_demo_system.u_ibex_demo_system_i.imem_dmem.u_ram.u_impl_generic.#ublk#190621856#57.gen_meminit from file 'ram.vmem'.
#  vcd flush
#  vcd off
#  mem save -o lw-align-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem
#  quit
# End time: 17:42:00 on Sep 28,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 4

[33m[MAKE] Moving simulation results to /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mv -f "lw-align-01.elf.mem" "result_test/"
mv -f "lw-align-01.elf.vcd" "result_test/"
mv -f "transcript" "result_test/"


[32m[MAKE] Simulation completed![0m
[32m[MAKE] Simulation result saved to folder result_test/[0m
[33m[MAKE] See result with command: 'ls result_test'[0m
[33m[MAKE] See simulation wave with command: 'gtkwave result_test/lw-align-01.elf.vcd'[0m

make[1]: Leaving directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'


====================================================
Timestamp: Th·ª© b·∫£y, 28 Th√°ng 9 nƒÉm 2024 17:39:50 +07
Running rule: all_multiple

make[1]: Entering directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'
make[1]: 'update_test' is up to date.
[33m[MAKE] Updating RAM's content...[0m
cp "vmem/or-01.elf.vmem" "ram.vmem"

[33m[MAKE] Creating directory: /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mkdir -p "result_test"


[33m[MAKE] Running simulation...[0m
vsim -c -do " \
vsim -c work_test.tb_ibex_demo_system -voptargs=+acc; \
vcd file or-01.elf.vcd; \
vcd add -r /*; \
run 100000ns; \
vcd flush; \
vcd off; \
mem save -o or-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem; \
quit"
Reading pref.tcl

# 10.7c

#  vsim -c work_test.tb_ibex_demo_system -voptargs=+acc
# vsim -c work_test.tb_ibex_demo_system -voptargs="+acc" 
# Start time: 17:42:04 on Sep 28,2024
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_422348/linux_x86_64_gcc-11/export_tramp.so
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.ibex_pkg(fast)
# Loading work.tb_ibex_demo_system_sv_unit(fast)
# Loading work.tb_ibex_demo_system(fast)
# Loading work.ibex_demo_system(fast)
# Loading work.bus(fast)
# Loading work.core_ver2(fast)
# Loading work.pc_reg(fast)
# Loading work.pc_modifier(fast)
# Loading work.imem_interface(fast)
# Loading work.adder(fast)
# Loading work.mux_3to1(fast)
# Loading work.compressed_decoder(fast)
# Loading work.if_id_reg(fast)
# Loading work.control_unit(fast)
# Loading work.comparator(fast)
# Loading work.comparator_1bit(fast)
# Loading work.imm_decode(fast)
# Loading work.mux_4to1(fast)
# Loading work.id_exe_reg(fast)
# Loading work.alu(fast)
# Loading work.store_modifier(fast)
# Loading work.exe_mem_reg(fast)
# Loading work.dmem_interface(fast)
# Loading work.load_modifier(fast)
# Loading work.mem_wb_reg(fast)
# Loading work.regfile(fast)
# Loading work.ram_2p(fast)
# Loading work.prim_ram_2p_pkg(fast)
# Loading work.prim_ram_2p(fast)
# Loading work.prim_generic_ram_2p(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'test_en_i'. The port definition is at: rtl_test/core_ver2.v(13).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ram_cfg_i'. The port definition is at: rtl_test/core_ver2.v(14).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'data_req_o'. The port definition is at: rtl_test/dmem_interface.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (7) for port 'data_wdata_intg_o'. The port definition is at: rtl_test/dmem_interface.v(21).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# Compiling /tmp/luanle@luanle-ThinkPad-T450s_dpi_422348/linux_x86_64_gcc-11/exportwrapper.c
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_422348/linux_x86_64_gcc-11/vsim_auto_compile.so
#  vcd file or-01.elf.vcd
#  vcd add -r /*
#  run 100000ns
# Initializing memory tb_ibex_demo_system.u_ibex_demo_system_i.imem_dmem.u_ram.u_impl_generic.#ublk#190621856#57.gen_meminit from file 'ram.vmem'.
#  vcd flush
#  vcd off
#  mem save -o or-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem
#  quit
# End time: 17:42:07 on Sep 28,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 4

[33m[MAKE] Moving simulation results to /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mv -f "or-01.elf.mem" "result_test/"
mv -f "or-01.elf.vcd" "result_test/"
mv -f "transcript" "result_test/"


[32m[MAKE] Simulation completed![0m
[32m[MAKE] Simulation result saved to folder result_test/[0m
[33m[MAKE] See result with command: 'ls result_test'[0m
[33m[MAKE] See simulation wave with command: 'gtkwave result_test/or-01.elf.vcd'[0m

make[1]: Leaving directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'


====================================================
Timestamp: Th·ª© b·∫£y, 28 Th√°ng 9 nƒÉm 2024 17:39:50 +07
Running rule: all_multiple

make[1]: Entering directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'
make[1]: 'update_test' is up to date.
[33m[MAKE] Updating RAM's content...[0m
cp "vmem/ori-01.elf.vmem" "ram.vmem"

[33m[MAKE] Creating directory: /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mkdir -p "result_test"


[33m[MAKE] Running simulation...[0m
vsim -c -do " \
vsim -c work_test.tb_ibex_demo_system -voptargs=+acc; \
vcd file ori-01.elf.vcd; \
vcd add -r /*; \
run 100000ns; \
vcd flush; \
vcd off; \
mem save -o ori-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem; \
quit"
Reading pref.tcl

# 10.7c

#  vsim -c work_test.tb_ibex_demo_system -voptargs=+acc
# vsim -c work_test.tb_ibex_demo_system -voptargs="+acc" 
# Start time: 17:42:10 on Sep 28,2024
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_422503/linux_x86_64_gcc-11/export_tramp.so
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.ibex_pkg(fast)
# Loading work.tb_ibex_demo_system_sv_unit(fast)
# Loading work.tb_ibex_demo_system(fast)
# Loading work.ibex_demo_system(fast)
# Loading work.bus(fast)
# Loading work.core_ver2(fast)
# Loading work.pc_reg(fast)
# Loading work.pc_modifier(fast)
# Loading work.imem_interface(fast)
# Loading work.adder(fast)
# Loading work.mux_3to1(fast)
# Loading work.compressed_decoder(fast)
# Loading work.if_id_reg(fast)
# Loading work.control_unit(fast)
# Loading work.comparator(fast)
# Loading work.comparator_1bit(fast)
# Loading work.imm_decode(fast)
# Loading work.mux_4to1(fast)
# Loading work.id_exe_reg(fast)
# Loading work.alu(fast)
# Loading work.store_modifier(fast)
# Loading work.exe_mem_reg(fast)
# Loading work.dmem_interface(fast)
# Loading work.load_modifier(fast)
# Loading work.mem_wb_reg(fast)
# Loading work.regfile(fast)
# Loading work.ram_2p(fast)
# Loading work.prim_ram_2p_pkg(fast)
# Loading work.prim_ram_2p(fast)
# Loading work.prim_generic_ram_2p(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'test_en_i'. The port definition is at: rtl_test/core_ver2.v(13).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ram_cfg_i'. The port definition is at: rtl_test/core_ver2.v(14).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'data_req_o'. The port definition is at: rtl_test/dmem_interface.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (7) for port 'data_wdata_intg_o'. The port definition is at: rtl_test/dmem_interface.v(21).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# Compiling /tmp/luanle@luanle-ThinkPad-T450s_dpi_422503/linux_x86_64_gcc-11/exportwrapper.c
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_422503/linux_x86_64_gcc-11/vsim_auto_compile.so
#  vcd file ori-01.elf.vcd
#  vcd add -r /*
#  run 100000ns
# Initializing memory tb_ibex_demo_system.u_ibex_demo_system_i.imem_dmem.u_ram.u_impl_generic.#ublk#190621856#57.gen_meminit from file 'ram.vmem'.
#  vcd flush
#  vcd off
#  mem save -o ori-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem
#  quit
# End time: 17:42:14 on Sep 28,2024, Elapsed time: 0:00:04
# Errors: 0, Warnings: 4

[33m[MAKE] Moving simulation results to /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mv -f "ori-01.elf.mem" "result_test/"
mv -f "ori-01.elf.vcd" "result_test/"
mv -f "transcript" "result_test/"


[32m[MAKE] Simulation completed![0m
[32m[MAKE] Simulation result saved to folder result_test/[0m
[33m[MAKE] See result with command: 'ls result_test'[0m
[33m[MAKE] See simulation wave with command: 'gtkwave result_test/ori-01.elf.vcd'[0m

make[1]: Leaving directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'


====================================================
Timestamp: Th·ª© b·∫£y, 28 Th√°ng 9 nƒÉm 2024 17:39:50 +07
Running rule: all_multiple

make[1]: Entering directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'
make[1]: 'update_test' is up to date.
[33m[MAKE] Updating RAM's content...[0m
cp "vmem/sb-align-01.elf.vmem" "ram.vmem"

[33m[MAKE] Creating directory: /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mkdir -p "result_test"


[33m[MAKE] Running simulation...[0m
vsim -c -do " \
vsim -c work_test.tb_ibex_demo_system -voptargs=+acc; \
vcd file sb-align-01.elf.vcd; \
vcd add -r /*; \
run 100000ns; \
vcd flush; \
vcd off; \
mem save -o sb-align-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem; \
quit"
Reading pref.tcl

# 10.7c

#  vsim -c work_test.tb_ibex_demo_system -voptargs=+acc
# vsim -c work_test.tb_ibex_demo_system -voptargs="+acc" 
# Start time: 17:42:17 on Sep 28,2024
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_422656/linux_x86_64_gcc-11/export_tramp.so
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.ibex_pkg(fast)
# Loading work.tb_ibex_demo_system_sv_unit(fast)
# Loading work.tb_ibex_demo_system(fast)
# Loading work.ibex_demo_system(fast)
# Loading work.bus(fast)
# Loading work.core_ver2(fast)
# Loading work.pc_reg(fast)
# Loading work.pc_modifier(fast)
# Loading work.imem_interface(fast)
# Loading work.adder(fast)
# Loading work.mux_3to1(fast)
# Loading work.compressed_decoder(fast)
# Loading work.if_id_reg(fast)
# Loading work.control_unit(fast)
# Loading work.comparator(fast)
# Loading work.comparator_1bit(fast)
# Loading work.imm_decode(fast)
# Loading work.mux_4to1(fast)
# Loading work.id_exe_reg(fast)
# Loading work.alu(fast)
# Loading work.store_modifier(fast)
# Loading work.exe_mem_reg(fast)
# Loading work.dmem_interface(fast)
# Loading work.load_modifier(fast)
# Loading work.mem_wb_reg(fast)
# Loading work.regfile(fast)
# Loading work.ram_2p(fast)
# Loading work.prim_ram_2p_pkg(fast)
# Loading work.prim_ram_2p(fast)
# Loading work.prim_generic_ram_2p(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'test_en_i'. The port definition is at: rtl_test/core_ver2.v(13).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ram_cfg_i'. The port definition is at: rtl_test/core_ver2.v(14).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'data_req_o'. The port definition is at: rtl_test/dmem_interface.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (7) for port 'data_wdata_intg_o'. The port definition is at: rtl_test/dmem_interface.v(21).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# Compiling /tmp/luanle@luanle-ThinkPad-T450s_dpi_422656/linux_x86_64_gcc-11/exportwrapper.c
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_422656/linux_x86_64_gcc-11/vsim_auto_compile.so
#  vcd file sb-align-01.elf.vcd
#  vcd add -r /*
#  run 100000ns
# Initializing memory tb_ibex_demo_system.u_ibex_demo_system_i.imem_dmem.u_ram.u_impl_generic.#ublk#190621856#57.gen_meminit from file 'ram.vmem'.
#  vcd flush
#  vcd off
#  mem save -o sb-align-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem
#  quit
# End time: 17:42:20 on Sep 28,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 4

[33m[MAKE] Moving simulation results to /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mv -f "sb-align-01.elf.mem" "result_test/"
mv -f "sb-align-01.elf.vcd" "result_test/"
mv -f "transcript" "result_test/"


[32m[MAKE] Simulation completed![0m
[32m[MAKE] Simulation result saved to folder result_test/[0m
[33m[MAKE] See result with command: 'ls result_test'[0m
[33m[MAKE] See simulation wave with command: 'gtkwave result_test/sb-align-01.elf.vcd'[0m

make[1]: Leaving directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'


====================================================
Timestamp: Th·ª© b·∫£y, 28 Th√°ng 9 nƒÉm 2024 17:39:50 +07
Running rule: all_multiple

make[1]: Entering directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'
make[1]: 'update_test' is up to date.
[33m[MAKE] Updating RAM's content...[0m
cp "vmem/sh-align-01.elf.vmem" "ram.vmem"

[33m[MAKE] Creating directory: /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mkdir -p "result_test"


[33m[MAKE] Running simulation...[0m
vsim -c -do " \
vsim -c work_test.tb_ibex_demo_system -voptargs=+acc; \
vcd file sh-align-01.elf.vcd; \
vcd add -r /*; \
run 100000ns; \
vcd flush; \
vcd off; \
mem save -o sh-align-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem; \
quit"
Reading pref.tcl

# 10.7c

#  vsim -c work_test.tb_ibex_demo_system -voptargs=+acc
# vsim -c work_test.tb_ibex_demo_system -voptargs="+acc" 
# Start time: 17:42:24 on Sep 28,2024
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_422812/linux_x86_64_gcc-11/export_tramp.so
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.ibex_pkg(fast)
# Loading work.tb_ibex_demo_system_sv_unit(fast)
# Loading work.tb_ibex_demo_system(fast)
# Loading work.ibex_demo_system(fast)
# Loading work.bus(fast)
# Loading work.core_ver2(fast)
# Loading work.pc_reg(fast)
# Loading work.pc_modifier(fast)
# Loading work.imem_interface(fast)
# Loading work.adder(fast)
# Loading work.mux_3to1(fast)
# Loading work.compressed_decoder(fast)
# Loading work.if_id_reg(fast)
# Loading work.control_unit(fast)
# Loading work.comparator(fast)
# Loading work.comparator_1bit(fast)
# Loading work.imm_decode(fast)
# Loading work.mux_4to1(fast)
# Loading work.id_exe_reg(fast)
# Loading work.alu(fast)
# Loading work.store_modifier(fast)
# Loading work.exe_mem_reg(fast)
# Loading work.dmem_interface(fast)
# Loading work.load_modifier(fast)
# Loading work.mem_wb_reg(fast)
# Loading work.regfile(fast)
# Loading work.ram_2p(fast)
# Loading work.prim_ram_2p_pkg(fast)
# Loading work.prim_ram_2p(fast)
# Loading work.prim_generic_ram_2p(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'test_en_i'. The port definition is at: rtl_test/core_ver2.v(13).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ram_cfg_i'. The port definition is at: rtl_test/core_ver2.v(14).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'data_req_o'. The port definition is at: rtl_test/dmem_interface.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (7) for port 'data_wdata_intg_o'. The port definition is at: rtl_test/dmem_interface.v(21).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# Compiling /tmp/luanle@luanle-ThinkPad-T450s_dpi_422812/linux_x86_64_gcc-11/exportwrapper.c
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_422812/linux_x86_64_gcc-11/vsim_auto_compile.so
#  vcd file sh-align-01.elf.vcd
#  vcd add -r /*
#  run 100000ns
# Initializing memory tb_ibex_demo_system.u_ibex_demo_system_i.imem_dmem.u_ram.u_impl_generic.#ublk#190621856#57.gen_meminit from file 'ram.vmem'.
#  vcd flush
#  vcd off
#  mem save -o sh-align-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem
#  quit
# End time: 17:42:27 on Sep 28,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 4

[33m[MAKE] Moving simulation results to /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mv -f "sh-align-01.elf.mem" "result_test/"
mv -f "sh-align-01.elf.vcd" "result_test/"
mv -f "transcript" "result_test/"


[32m[MAKE] Simulation completed![0m
[32m[MAKE] Simulation result saved to folder result_test/[0m
[33m[MAKE] See result with command: 'ls result_test'[0m
[33m[MAKE] See simulation wave with command: 'gtkwave result_test/sh-align-01.elf.vcd'[0m

make[1]: Leaving directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'


====================================================
Timestamp: Th·ª© b·∫£y, 28 Th√°ng 9 nƒÉm 2024 17:39:50 +07
Running rule: all_multiple

make[1]: Entering directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'
make[1]: 'update_test' is up to date.
[33m[MAKE] Updating RAM's content...[0m
cp "vmem/sll-01.elf.vmem" "ram.vmem"

[33m[MAKE] Creating directory: /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mkdir -p "result_test"


[33m[MAKE] Running simulation...[0m
vsim -c -do " \
vsim -c work_test.tb_ibex_demo_system -voptargs=+acc; \
vcd file sll-01.elf.vcd; \
vcd add -r /*; \
run 100000ns; \
vcd flush; \
vcd off; \
mem save -o sll-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem; \
quit"
Reading pref.tcl

# 10.7c

#  vsim -c work_test.tb_ibex_demo_system -voptargs=+acc
# vsim -c work_test.tb_ibex_demo_system -voptargs="+acc" 
# Start time: 17:42:31 on Sep 28,2024
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_422983/linux_x86_64_gcc-11/export_tramp.so
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.ibex_pkg(fast)
# Loading work.tb_ibex_demo_system_sv_unit(fast)
# Loading work.tb_ibex_demo_system(fast)
# Loading work.ibex_demo_system(fast)
# Loading work.bus(fast)
# Loading work.core_ver2(fast)
# Loading work.pc_reg(fast)
# Loading work.pc_modifier(fast)
# Loading work.imem_interface(fast)
# Loading work.adder(fast)
# Loading work.mux_3to1(fast)
# Loading work.compressed_decoder(fast)
# Loading work.if_id_reg(fast)
# Loading work.control_unit(fast)
# Loading work.comparator(fast)
# Loading work.comparator_1bit(fast)
# Loading work.imm_decode(fast)
# Loading work.mux_4to1(fast)
# Loading work.id_exe_reg(fast)
# Loading work.alu(fast)
# Loading work.store_modifier(fast)
# Loading work.exe_mem_reg(fast)
# Loading work.dmem_interface(fast)
# Loading work.load_modifier(fast)
# Loading work.mem_wb_reg(fast)
# Loading work.regfile(fast)
# Loading work.ram_2p(fast)
# Loading work.prim_ram_2p_pkg(fast)
# Loading work.prim_ram_2p(fast)
# Loading work.prim_generic_ram_2p(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'test_en_i'. The port definition is at: rtl_test/core_ver2.v(13).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ram_cfg_i'. The port definition is at: rtl_test/core_ver2.v(14).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'data_req_o'. The port definition is at: rtl_test/dmem_interface.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (7) for port 'data_wdata_intg_o'. The port definition is at: rtl_test/dmem_interface.v(21).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# Compiling /tmp/luanle@luanle-ThinkPad-T450s_dpi_422983/linux_x86_64_gcc-11/exportwrapper.c
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_422983/linux_x86_64_gcc-11/vsim_auto_compile.so
#  vcd file sll-01.elf.vcd
#  vcd add -r /*
#  run 100000ns
# Initializing memory tb_ibex_demo_system.u_ibex_demo_system_i.imem_dmem.u_ram.u_impl_generic.#ublk#190621856#57.gen_meminit from file 'ram.vmem'.
#  vcd flush
#  vcd off
#  mem save -o sll-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem
#  quit
# End time: 17:42:34 on Sep 28,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 4

[33m[MAKE] Moving simulation results to /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mv -f "sll-01.elf.mem" "result_test/"
mv -f "sll-01.elf.vcd" "result_test/"
mv -f "transcript" "result_test/"


[32m[MAKE] Simulation completed![0m
[32m[MAKE] Simulation result saved to folder result_test/[0m
[33m[MAKE] See result with command: 'ls result_test'[0m
[33m[MAKE] See simulation wave with command: 'gtkwave result_test/sll-01.elf.vcd'[0m

make[1]: Leaving directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'


====================================================
Timestamp: Th·ª© b·∫£y, 28 Th√°ng 9 nƒÉm 2024 17:39:50 +07
Running rule: all_multiple

make[1]: Entering directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'
make[1]: 'update_test' is up to date.
[33m[MAKE] Updating RAM's content...[0m
cp "vmem/slli-01.elf.vmem" "ram.vmem"

[33m[MAKE] Creating directory: /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mkdir -p "result_test"


[33m[MAKE] Running simulation...[0m
vsim -c -do " \
vsim -c work_test.tb_ibex_demo_system -voptargs=+acc; \
vcd file slli-01.elf.vcd; \
vcd add -r /*; \
run 100000ns; \
vcd flush; \
vcd off; \
mem save -o slli-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem; \
quit"
Reading pref.tcl

# 10.7c

#  vsim -c work_test.tb_ibex_demo_system -voptargs=+acc
# vsim -c work_test.tb_ibex_demo_system -voptargs="+acc" 
# Start time: 17:42:37 on Sep 28,2024
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_423146/linux_x86_64_gcc-11/export_tramp.so
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.ibex_pkg(fast)
# Loading work.tb_ibex_demo_system_sv_unit(fast)
# Loading work.tb_ibex_demo_system(fast)
# Loading work.ibex_demo_system(fast)
# Loading work.bus(fast)
# Loading work.core_ver2(fast)
# Loading work.pc_reg(fast)
# Loading work.pc_modifier(fast)
# Loading work.imem_interface(fast)
# Loading work.adder(fast)
# Loading work.mux_3to1(fast)
# Loading work.compressed_decoder(fast)
# Loading work.if_id_reg(fast)
# Loading work.control_unit(fast)
# Loading work.comparator(fast)
# Loading work.comparator_1bit(fast)
# Loading work.imm_decode(fast)
# Loading work.mux_4to1(fast)
# Loading work.id_exe_reg(fast)
# Loading work.alu(fast)
# Loading work.store_modifier(fast)
# Loading work.exe_mem_reg(fast)
# Loading work.dmem_interface(fast)
# Loading work.load_modifier(fast)
# Loading work.mem_wb_reg(fast)
# Loading work.regfile(fast)
# Loading work.ram_2p(fast)
# Loading work.prim_ram_2p_pkg(fast)
# Loading work.prim_ram_2p(fast)
# Loading work.prim_generic_ram_2p(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'test_en_i'. The port definition is at: rtl_test/core_ver2.v(13).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ram_cfg_i'. The port definition is at: rtl_test/core_ver2.v(14).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'data_req_o'. The port definition is at: rtl_test/dmem_interface.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (7) for port 'data_wdata_intg_o'. The port definition is at: rtl_test/dmem_interface.v(21).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# Compiling /tmp/luanle@luanle-ThinkPad-T450s_dpi_423146/linux_x86_64_gcc-11/exportwrapper.c
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_423146/linux_x86_64_gcc-11/vsim_auto_compile.so
#  vcd file slli-01.elf.vcd
#  vcd add -r /*
#  run 100000ns
# Initializing memory tb_ibex_demo_system.u_ibex_demo_system_i.imem_dmem.u_ram.u_impl_generic.#ublk#190621856#57.gen_meminit from file 'ram.vmem'.
#  vcd flush
#  vcd off
#  mem save -o slli-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem
#  quit
# End time: 17:42:40 on Sep 28,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 4

[33m[MAKE] Moving simulation results to /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mv -f "slli-01.elf.mem" "result_test/"
mv -f "slli-01.elf.vcd" "result_test/"
mv -f "transcript" "result_test/"


[32m[MAKE] Simulation completed![0m
[32m[MAKE] Simulation result saved to folder result_test/[0m
[33m[MAKE] See result with command: 'ls result_test'[0m
[33m[MAKE] See simulation wave with command: 'gtkwave result_test/slli-01.elf.vcd'[0m

make[1]: Leaving directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'


====================================================
Timestamp: Th·ª© b·∫£y, 28 Th√°ng 9 nƒÉm 2024 17:39:50 +07
Running rule: all_multiple

make[1]: Entering directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'
make[1]: 'update_test' is up to date.
[33m[MAKE] Updating RAM's content...[0m
cp "vmem/slt-01.elf.vmem" "ram.vmem"

[33m[MAKE] Creating directory: /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mkdir -p "result_test"


[33m[MAKE] Running simulation...[0m
vsim -c -do " \
vsim -c work_test.tb_ibex_demo_system -voptargs=+acc; \
vcd file slt-01.elf.vcd; \
vcd add -r /*; \
run 100000ns; \
vcd flush; \
vcd off; \
mem save -o slt-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem; \
quit"
Reading pref.tcl

# 10.7c

#  vsim -c work_test.tb_ibex_demo_system -voptargs=+acc
# vsim -c work_test.tb_ibex_demo_system -voptargs="+acc" 
# Start time: 17:42:44 on Sep 28,2024
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_423278/linux_x86_64_gcc-11/export_tramp.so
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.ibex_pkg(fast)
# Loading work.tb_ibex_demo_system_sv_unit(fast)
# Loading work.tb_ibex_demo_system(fast)
# Loading work.ibex_demo_system(fast)
# Loading work.bus(fast)
# Loading work.core_ver2(fast)
# Loading work.pc_reg(fast)
# Loading work.pc_modifier(fast)
# Loading work.imem_interface(fast)
# Loading work.adder(fast)
# Loading work.mux_3to1(fast)
# Loading work.compressed_decoder(fast)
# Loading work.if_id_reg(fast)
# Loading work.control_unit(fast)
# Loading work.comparator(fast)
# Loading work.comparator_1bit(fast)
# Loading work.imm_decode(fast)
# Loading work.mux_4to1(fast)
# Loading work.id_exe_reg(fast)
# Loading work.alu(fast)
# Loading work.store_modifier(fast)
# Loading work.exe_mem_reg(fast)
# Loading work.dmem_interface(fast)
# Loading work.load_modifier(fast)
# Loading work.mem_wb_reg(fast)
# Loading work.regfile(fast)
# Loading work.ram_2p(fast)
# Loading work.prim_ram_2p_pkg(fast)
# Loading work.prim_ram_2p(fast)
# Loading work.prim_generic_ram_2p(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'test_en_i'. The port definition is at: rtl_test/core_ver2.v(13).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ram_cfg_i'. The port definition is at: rtl_test/core_ver2.v(14).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'data_req_o'. The port definition is at: rtl_test/dmem_interface.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (7) for port 'data_wdata_intg_o'. The port definition is at: rtl_test/dmem_interface.v(21).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# Compiling /tmp/luanle@luanle-ThinkPad-T450s_dpi_423278/linux_x86_64_gcc-11/exportwrapper.c
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_423278/linux_x86_64_gcc-11/vsim_auto_compile.so
#  vcd file slt-01.elf.vcd
#  vcd add -r /*
#  run 100000ns
# Initializing memory tb_ibex_demo_system.u_ibex_demo_system_i.imem_dmem.u_ram.u_impl_generic.#ublk#190621856#57.gen_meminit from file 'ram.vmem'.
#  vcd flush
#  vcd off
#  mem save -o slt-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem
#  quit
# End time: 17:42:47 on Sep 28,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 4

[33m[MAKE] Moving simulation results to /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mv -f "slt-01.elf.mem" "result_test/"
mv -f "slt-01.elf.vcd" "result_test/"
mv -f "transcript" "result_test/"


[32m[MAKE] Simulation completed![0m
[32m[MAKE] Simulation result saved to folder result_test/[0m
[33m[MAKE] See result with command: 'ls result_test'[0m
[33m[MAKE] See simulation wave with command: 'gtkwave result_test/slt-01.elf.vcd'[0m

make[1]: Leaving directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'


====================================================
Timestamp: Th·ª© b·∫£y, 28 Th√°ng 9 nƒÉm 2024 17:39:50 +07
Running rule: all_multiple

make[1]: Entering directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'
make[1]: 'update_test' is up to date.
[33m[MAKE] Updating RAM's content...[0m
cp "vmem/slti-01.elf.vmem" "ram.vmem"

[33m[MAKE] Creating directory: /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mkdir -p "result_test"


[33m[MAKE] Running simulation...[0m
vsim -c -do " \
vsim -c work_test.tb_ibex_demo_system -voptargs=+acc; \
vcd file slti-01.elf.vcd; \
vcd add -r /*; \
run 100000ns; \
vcd flush; \
vcd off; \
mem save -o slti-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem; \
quit"
Reading pref.tcl

# 10.7c

#  vsim -c work_test.tb_ibex_demo_system -voptargs=+acc
# vsim -c work_test.tb_ibex_demo_system -voptargs="+acc" 
# Start time: 17:42:51 on Sep 28,2024
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_423440/linux_x86_64_gcc-11/export_tramp.so
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.ibex_pkg(fast)
# Loading work.tb_ibex_demo_system_sv_unit(fast)
# Loading work.tb_ibex_demo_system(fast)
# Loading work.ibex_demo_system(fast)
# Loading work.bus(fast)
# Loading work.core_ver2(fast)
# Loading work.pc_reg(fast)
# Loading work.pc_modifier(fast)
# Loading work.imem_interface(fast)
# Loading work.adder(fast)
# Loading work.mux_3to1(fast)
# Loading work.compressed_decoder(fast)
# Loading work.if_id_reg(fast)
# Loading work.control_unit(fast)
# Loading work.comparator(fast)
# Loading work.comparator_1bit(fast)
# Loading work.imm_decode(fast)
# Loading work.mux_4to1(fast)
# Loading work.id_exe_reg(fast)
# Loading work.alu(fast)
# Loading work.store_modifier(fast)
# Loading work.exe_mem_reg(fast)
# Loading work.dmem_interface(fast)
# Loading work.load_modifier(fast)
# Loading work.mem_wb_reg(fast)
# Loading work.regfile(fast)
# Loading work.ram_2p(fast)
# Loading work.prim_ram_2p_pkg(fast)
# Loading work.prim_ram_2p(fast)
# Loading work.prim_generic_ram_2p(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'test_en_i'. The port definition is at: rtl_test/core_ver2.v(13).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ram_cfg_i'. The port definition is at: rtl_test/core_ver2.v(14).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'data_req_o'. The port definition is at: rtl_test/dmem_interface.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (7) for port 'data_wdata_intg_o'. The port definition is at: rtl_test/dmem_interface.v(21).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# Compiling /tmp/luanle@luanle-ThinkPad-T450s_dpi_423440/linux_x86_64_gcc-11/exportwrapper.c
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_423440/linux_x86_64_gcc-11/vsim_auto_compile.so
#  vcd file slti-01.elf.vcd
#  vcd add -r /*
#  run 100000ns
# Initializing memory tb_ibex_demo_system.u_ibex_demo_system_i.imem_dmem.u_ram.u_impl_generic.#ublk#190621856#57.gen_meminit from file 'ram.vmem'.
#  vcd flush
#  vcd off
#  mem save -o slti-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem
#  quit
# End time: 17:42:54 on Sep 28,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 4

[33m[MAKE] Moving simulation results to /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mv -f "slti-01.elf.mem" "result_test/"
mv -f "slti-01.elf.vcd" "result_test/"
mv -f "transcript" "result_test/"


[32m[MAKE] Simulation completed![0m
[32m[MAKE] Simulation result saved to folder result_test/[0m
[33m[MAKE] See result with command: 'ls result_test'[0m
[33m[MAKE] See simulation wave with command: 'gtkwave result_test/slti-01.elf.vcd'[0m

make[1]: Leaving directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'


====================================================
Timestamp: Th·ª© b·∫£y, 28 Th√°ng 9 nƒÉm 2024 17:39:50 +07
Running rule: all_multiple

make[1]: Entering directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'
make[1]: 'update_test' is up to date.
[33m[MAKE] Updating RAM's content...[0m
cp "vmem/sltiu-01.elf.vmem" "ram.vmem"

[33m[MAKE] Creating directory: /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mkdir -p "result_test"


[33m[MAKE] Running simulation...[0m
vsim -c -do " \
vsim -c work_test.tb_ibex_demo_system -voptargs=+acc; \
vcd file sltiu-01.elf.vcd; \
vcd add -r /*; \
run 100000ns; \
vcd flush; \
vcd off; \
mem save -o sltiu-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem; \
quit"
Reading pref.tcl

# 10.7c

#  vsim -c work_test.tb_ibex_demo_system -voptargs=+acc
# vsim -c work_test.tb_ibex_demo_system -voptargs="+acc" 
# Start time: 17:42:57 on Sep 28,2024
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_423586/linux_x86_64_gcc-11/export_tramp.so
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.ibex_pkg(fast)
# Loading work.tb_ibex_demo_system_sv_unit(fast)
# Loading work.tb_ibex_demo_system(fast)
# Loading work.ibex_demo_system(fast)
# Loading work.bus(fast)
# Loading work.core_ver2(fast)
# Loading work.pc_reg(fast)
# Loading work.pc_modifier(fast)
# Loading work.imem_interface(fast)
# Loading work.adder(fast)
# Loading work.mux_3to1(fast)
# Loading work.compressed_decoder(fast)
# Loading work.if_id_reg(fast)
# Loading work.control_unit(fast)
# Loading work.comparator(fast)
# Loading work.comparator_1bit(fast)
# Loading work.imm_decode(fast)
# Loading work.mux_4to1(fast)
# Loading work.id_exe_reg(fast)
# Loading work.alu(fast)
# Loading work.store_modifier(fast)
# Loading work.exe_mem_reg(fast)
# Loading work.dmem_interface(fast)
# Loading work.load_modifier(fast)
# Loading work.mem_wb_reg(fast)
# Loading work.regfile(fast)
# Loading work.ram_2p(fast)
# Loading work.prim_ram_2p_pkg(fast)
# Loading work.prim_ram_2p(fast)
# Loading work.prim_generic_ram_2p(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'test_en_i'. The port definition is at: rtl_test/core_ver2.v(13).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ram_cfg_i'. The port definition is at: rtl_test/core_ver2.v(14).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'data_req_o'. The port definition is at: rtl_test/dmem_interface.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (7) for port 'data_wdata_intg_o'. The port definition is at: rtl_test/dmem_interface.v(21).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# Compiling /tmp/luanle@luanle-ThinkPad-T450s_dpi_423586/linux_x86_64_gcc-11/exportwrapper.c
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_423586/linux_x86_64_gcc-11/vsim_auto_compile.so
#  vcd file sltiu-01.elf.vcd
#  vcd add -r /*
#  run 100000ns
# Initializing memory tb_ibex_demo_system.u_ibex_demo_system_i.imem_dmem.u_ram.u_impl_generic.#ublk#190621856#57.gen_meminit from file 'ram.vmem'.
#  vcd flush
#  vcd off
#  mem save -o sltiu-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem
#  quit
# End time: 17:43:01 on Sep 28,2024, Elapsed time: 0:00:04
# Errors: 0, Warnings: 4

[33m[MAKE] Moving simulation results to /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mv -f "sltiu-01.elf.mem" "result_test/"
mv -f "sltiu-01.elf.vcd" "result_test/"
mv -f "transcript" "result_test/"


[32m[MAKE] Simulation completed![0m
[32m[MAKE] Simulation result saved to folder result_test/[0m
[33m[MAKE] See result with command: 'ls result_test'[0m
[33m[MAKE] See simulation wave with command: 'gtkwave result_test/sltiu-01.elf.vcd'[0m

make[1]: Leaving directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'


====================================================
Timestamp: Th·ª© b·∫£y, 28 Th√°ng 9 nƒÉm 2024 17:39:50 +07
Running rule: all_multiple

make[1]: Entering directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'
make[1]: 'update_test' is up to date.
[33m[MAKE] Updating RAM's content...[0m
cp "vmem/sltu-01.elf.vmem" "ram.vmem"

[33m[MAKE] Creating directory: /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mkdir -p "result_test"


[33m[MAKE] Running simulation...[0m
vsim -c -do " \
vsim -c work_test.tb_ibex_demo_system -voptargs=+acc; \
vcd file sltu-01.elf.vcd; \
vcd add -r /*; \
run 100000ns; \
vcd flush; \
vcd off; \
mem save -o sltu-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem; \
quit"
Reading pref.tcl

# 10.7c

#  vsim -c work_test.tb_ibex_demo_system -voptargs=+acc
# vsim -c work_test.tb_ibex_demo_system -voptargs="+acc" 
# Start time: 17:43:04 on Sep 28,2024
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_423724/linux_x86_64_gcc-11/export_tramp.so
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.ibex_pkg(fast)
# Loading work.tb_ibex_demo_system_sv_unit(fast)
# Loading work.tb_ibex_demo_system(fast)
# Loading work.ibex_demo_system(fast)
# Loading work.bus(fast)
# Loading work.core_ver2(fast)
# Loading work.pc_reg(fast)
# Loading work.pc_modifier(fast)
# Loading work.imem_interface(fast)
# Loading work.adder(fast)
# Loading work.mux_3to1(fast)
# Loading work.compressed_decoder(fast)
# Loading work.if_id_reg(fast)
# Loading work.control_unit(fast)
# Loading work.comparator(fast)
# Loading work.comparator_1bit(fast)
# Loading work.imm_decode(fast)
# Loading work.mux_4to1(fast)
# Loading work.id_exe_reg(fast)
# Loading work.alu(fast)
# Loading work.store_modifier(fast)
# Loading work.exe_mem_reg(fast)
# Loading work.dmem_interface(fast)
# Loading work.load_modifier(fast)
# Loading work.mem_wb_reg(fast)
# Loading work.regfile(fast)
# Loading work.ram_2p(fast)
# Loading work.prim_ram_2p_pkg(fast)
# Loading work.prim_ram_2p(fast)
# Loading work.prim_generic_ram_2p(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'test_en_i'. The port definition is at: rtl_test/core_ver2.v(13).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ram_cfg_i'. The port definition is at: rtl_test/core_ver2.v(14).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'data_req_o'. The port definition is at: rtl_test/dmem_interface.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (7) for port 'data_wdata_intg_o'. The port definition is at: rtl_test/dmem_interface.v(21).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# Compiling /tmp/luanle@luanle-ThinkPad-T450s_dpi_423724/linux_x86_64_gcc-11/exportwrapper.c
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_423724/linux_x86_64_gcc-11/vsim_auto_compile.so
#  vcd file sltu-01.elf.vcd
#  vcd add -r /*
#  run 100000ns
# Initializing memory tb_ibex_demo_system.u_ibex_demo_system_i.imem_dmem.u_ram.u_impl_generic.#ublk#190621856#57.gen_meminit from file 'ram.vmem'.
#  vcd flush
#  vcd off
#  mem save -o sltu-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem
#  quit
# End time: 17:43:07 on Sep 28,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 4

[33m[MAKE] Moving simulation results to /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mv -f "sltu-01.elf.mem" "result_test/"
mv -f "sltu-01.elf.vcd" "result_test/"
mv -f "transcript" "result_test/"


[32m[MAKE] Simulation completed![0m
[32m[MAKE] Simulation result saved to folder result_test/[0m
[33m[MAKE] See result with command: 'ls result_test'[0m
[33m[MAKE] See simulation wave with command: 'gtkwave result_test/sltu-01.elf.vcd'[0m

make[1]: Leaving directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'


====================================================
Timestamp: Th·ª© b·∫£y, 28 Th√°ng 9 nƒÉm 2024 17:39:50 +07
Running rule: all_multiple

make[1]: Entering directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'
make[1]: 'update_test' is up to date.
[33m[MAKE] Updating RAM's content...[0m
cp "vmem/sra-01.elf.vmem" "ram.vmem"

[33m[MAKE] Creating directory: /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mkdir -p "result_test"


[33m[MAKE] Running simulation...[0m
vsim -c -do " \
vsim -c work_test.tb_ibex_demo_system -voptargs=+acc; \
vcd file sra-01.elf.vcd; \
vcd add -r /*; \
run 100000ns; \
vcd flush; \
vcd off; \
mem save -o sra-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem; \
quit"
Reading pref.tcl

# 10.7c

#  vsim -c work_test.tb_ibex_demo_system -voptargs=+acc
# vsim -c work_test.tb_ibex_demo_system -voptargs="+acc" 
# Start time: 17:43:10 on Sep 28,2024
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_423855/linux_x86_64_gcc-11/export_tramp.so
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.ibex_pkg(fast)
# Loading work.tb_ibex_demo_system_sv_unit(fast)
# Loading work.tb_ibex_demo_system(fast)
# Loading work.ibex_demo_system(fast)
# Loading work.bus(fast)
# Loading work.core_ver2(fast)
# Loading work.pc_reg(fast)
# Loading work.pc_modifier(fast)
# Loading work.imem_interface(fast)
# Loading work.adder(fast)
# Loading work.mux_3to1(fast)
# Loading work.compressed_decoder(fast)
# Loading work.if_id_reg(fast)
# Loading work.control_unit(fast)
# Loading work.comparator(fast)
# Loading work.comparator_1bit(fast)
# Loading work.imm_decode(fast)
# Loading work.mux_4to1(fast)
# Loading work.id_exe_reg(fast)
# Loading work.alu(fast)
# Loading work.store_modifier(fast)
# Loading work.exe_mem_reg(fast)
# Loading work.dmem_interface(fast)
# Loading work.load_modifier(fast)
# Loading work.mem_wb_reg(fast)
# Loading work.regfile(fast)
# Loading work.ram_2p(fast)
# Loading work.prim_ram_2p_pkg(fast)
# Loading work.prim_ram_2p(fast)
# Loading work.prim_generic_ram_2p(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'test_en_i'. The port definition is at: rtl_test/core_ver2.v(13).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ram_cfg_i'. The port definition is at: rtl_test/core_ver2.v(14).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'data_req_o'. The port definition is at: rtl_test/dmem_interface.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (7) for port 'data_wdata_intg_o'. The port definition is at: rtl_test/dmem_interface.v(21).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# Compiling /tmp/luanle@luanle-ThinkPad-T450s_dpi_423855/linux_x86_64_gcc-11/exportwrapper.c
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_423855/linux_x86_64_gcc-11/vsim_auto_compile.so
#  vcd file sra-01.elf.vcd
#  vcd add -r /*
#  run 100000ns
# Initializing memory tb_ibex_demo_system.u_ibex_demo_system_i.imem_dmem.u_ram.u_impl_generic.#ublk#190621856#57.gen_meminit from file 'ram.vmem'.
#  vcd flush
#  vcd off
#  mem save -o sra-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem
#  quit
# End time: 17:43:13 on Sep 28,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 4

[33m[MAKE] Moving simulation results to /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mv -f "sra-01.elf.mem" "result_test/"
mv -f "sra-01.elf.vcd" "result_test/"
mv -f "transcript" "result_test/"


[32m[MAKE] Simulation completed![0m
[32m[MAKE] Simulation result saved to folder result_test/[0m
[33m[MAKE] See result with command: 'ls result_test'[0m
[33m[MAKE] See simulation wave with command: 'gtkwave result_test/sra-01.elf.vcd'[0m

make[1]: Leaving directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'


====================================================
Timestamp: Th·ª© b·∫£y, 28 Th√°ng 9 nƒÉm 2024 17:39:50 +07
Running rule: all_multiple

make[1]: Entering directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'
make[1]: 'update_test' is up to date.
[33m[MAKE] Updating RAM's content...[0m
cp "vmem/srai-01.elf.vmem" "ram.vmem"

[33m[MAKE] Creating directory: /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mkdir -p "result_test"


[33m[MAKE] Running simulation...[0m
vsim -c -do " \
vsim -c work_test.tb_ibex_demo_system -voptargs=+acc; \
vcd file srai-01.elf.vcd; \
vcd add -r /*; \
run 100000ns; \
vcd flush; \
vcd off; \
mem save -o srai-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem; \
quit"
Reading pref.tcl

# 10.7c

#  vsim -c work_test.tb_ibex_demo_system -voptargs=+acc
# vsim -c work_test.tb_ibex_demo_system -voptargs="+acc" 
# Start time: 17:43:16 on Sep 28,2024
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_423985/linux_x86_64_gcc-11/export_tramp.so
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.ibex_pkg(fast)
# Loading work.tb_ibex_demo_system_sv_unit(fast)
# Loading work.tb_ibex_demo_system(fast)
# Loading work.ibex_demo_system(fast)
# Loading work.bus(fast)
# Loading work.core_ver2(fast)
# Loading work.pc_reg(fast)
# Loading work.pc_modifier(fast)
# Loading work.imem_interface(fast)
# Loading work.adder(fast)
# Loading work.mux_3to1(fast)
# Loading work.compressed_decoder(fast)
# Loading work.if_id_reg(fast)
# Loading work.control_unit(fast)
# Loading work.comparator(fast)
# Loading work.comparator_1bit(fast)
# Loading work.imm_decode(fast)
# Loading work.mux_4to1(fast)
# Loading work.id_exe_reg(fast)
# Loading work.alu(fast)
# Loading work.store_modifier(fast)
# Loading work.exe_mem_reg(fast)
# Loading work.dmem_interface(fast)
# Loading work.load_modifier(fast)
# Loading work.mem_wb_reg(fast)
# Loading work.regfile(fast)
# Loading work.ram_2p(fast)
# Loading work.prim_ram_2p_pkg(fast)
# Loading work.prim_ram_2p(fast)
# Loading work.prim_generic_ram_2p(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'test_en_i'. The port definition is at: rtl_test/core_ver2.v(13).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ram_cfg_i'. The port definition is at: rtl_test/core_ver2.v(14).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'data_req_o'. The port definition is at: rtl_test/dmem_interface.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (7) for port 'data_wdata_intg_o'. The port definition is at: rtl_test/dmem_interface.v(21).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# Compiling /tmp/luanle@luanle-ThinkPad-T450s_dpi_423985/linux_x86_64_gcc-11/exportwrapper.c
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_423985/linux_x86_64_gcc-11/vsim_auto_compile.so
#  vcd file srai-01.elf.vcd
#  vcd add -r /*
#  run 100000ns
# Initializing memory tb_ibex_demo_system.u_ibex_demo_system_i.imem_dmem.u_ram.u_impl_generic.#ublk#190621856#57.gen_meminit from file 'ram.vmem'.
#  vcd flush
#  vcd off
#  mem save -o srai-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem
#  quit
# End time: 17:43:19 on Sep 28,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 4

[33m[MAKE] Moving simulation results to /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mv -f "srai-01.elf.mem" "result_test/"
mv -f "srai-01.elf.vcd" "result_test/"
mv -f "transcript" "result_test/"


[32m[MAKE] Simulation completed![0m
[32m[MAKE] Simulation result saved to folder result_test/[0m
[33m[MAKE] See result with command: 'ls result_test'[0m
[33m[MAKE] See simulation wave with command: 'gtkwave result_test/srai-01.elf.vcd'[0m

make[1]: Leaving directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'


====================================================
Timestamp: Th·ª© b·∫£y, 28 Th√°ng 9 nƒÉm 2024 17:39:50 +07
Running rule: all_multiple

make[1]: Entering directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'
make[1]: 'update_test' is up to date.
[33m[MAKE] Updating RAM's content...[0m
cp "vmem/srl-01.elf.vmem" "ram.vmem"

[33m[MAKE] Creating directory: /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mkdir -p "result_test"


[33m[MAKE] Running simulation...[0m
vsim -c -do " \
vsim -c work_test.tb_ibex_demo_system -voptargs=+acc; \
vcd file srl-01.elf.vcd; \
vcd add -r /*; \
run 100000ns; \
vcd flush; \
vcd off; \
mem save -o srl-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem; \
quit"
Reading pref.tcl

# 10.7c

#  vsim -c work_test.tb_ibex_demo_system -voptargs=+acc
# vsim -c work_test.tb_ibex_demo_system -voptargs="+acc" 
# Start time: 17:43:22 on Sep 28,2024
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_424119/linux_x86_64_gcc-11/export_tramp.so
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.ibex_pkg(fast)
# Loading work.tb_ibex_demo_system_sv_unit(fast)
# Loading work.tb_ibex_demo_system(fast)
# Loading work.ibex_demo_system(fast)
# Loading work.bus(fast)
# Loading work.core_ver2(fast)
# Loading work.pc_reg(fast)
# Loading work.pc_modifier(fast)
# Loading work.imem_interface(fast)
# Loading work.adder(fast)
# Loading work.mux_3to1(fast)
# Loading work.compressed_decoder(fast)
# Loading work.if_id_reg(fast)
# Loading work.control_unit(fast)
# Loading work.comparator(fast)
# Loading work.comparator_1bit(fast)
# Loading work.imm_decode(fast)
# Loading work.mux_4to1(fast)
# Loading work.id_exe_reg(fast)
# Loading work.alu(fast)
# Loading work.store_modifier(fast)
# Loading work.exe_mem_reg(fast)
# Loading work.dmem_interface(fast)
# Loading work.load_modifier(fast)
# Loading work.mem_wb_reg(fast)
# Loading work.regfile(fast)
# Loading work.ram_2p(fast)
# Loading work.prim_ram_2p_pkg(fast)
# Loading work.prim_ram_2p(fast)
# Loading work.prim_generic_ram_2p(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'test_en_i'. The port definition is at: rtl_test/core_ver2.v(13).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ram_cfg_i'. The port definition is at: rtl_test/core_ver2.v(14).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'data_req_o'. The port definition is at: rtl_test/dmem_interface.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (7) for port 'data_wdata_intg_o'. The port definition is at: rtl_test/dmem_interface.v(21).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# Compiling /tmp/luanle@luanle-ThinkPad-T450s_dpi_424119/linux_x86_64_gcc-11/exportwrapper.c
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_424119/linux_x86_64_gcc-11/vsim_auto_compile.so
#  vcd file srl-01.elf.vcd
#  vcd add -r /*
#  run 100000ns
# Initializing memory tb_ibex_demo_system.u_ibex_demo_system_i.imem_dmem.u_ram.u_impl_generic.#ublk#190621856#57.gen_meminit from file 'ram.vmem'.
#  vcd flush
#  vcd off
#  mem save -o srl-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem
#  quit
# End time: 17:43:25 on Sep 28,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 4

[33m[MAKE] Moving simulation results to /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mv -f "srl-01.elf.mem" "result_test/"
mv -f "srl-01.elf.vcd" "result_test/"
mv -f "transcript" "result_test/"


[32m[MAKE] Simulation completed![0m
[32m[MAKE] Simulation result saved to folder result_test/[0m
[33m[MAKE] See result with command: 'ls result_test'[0m
[33m[MAKE] See simulation wave with command: 'gtkwave result_test/srl-01.elf.vcd'[0m

make[1]: Leaving directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'


====================================================
Timestamp: Th·ª© b·∫£y, 28 Th√°ng 9 nƒÉm 2024 17:39:50 +07
Running rule: all_multiple

make[1]: Entering directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'
make[1]: 'update_test' is up to date.
[33m[MAKE] Updating RAM's content...[0m
cp "vmem/srli-01.elf.vmem" "ram.vmem"

[33m[MAKE] Creating directory: /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mkdir -p "result_test"


[33m[MAKE] Running simulation...[0m
vsim -c -do " \
vsim -c work_test.tb_ibex_demo_system -voptargs=+acc; \
vcd file srli-01.elf.vcd; \
vcd add -r /*; \
run 100000ns; \
vcd flush; \
vcd off; \
mem save -o srli-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem; \
quit"
Reading pref.tcl

# 10.7c

#  vsim -c work_test.tb_ibex_demo_system -voptargs=+acc
# vsim -c work_test.tb_ibex_demo_system -voptargs="+acc" 
# Start time: 17:43:29 on Sep 28,2024
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_424257/linux_x86_64_gcc-11/export_tramp.so
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.ibex_pkg(fast)
# Loading work.tb_ibex_demo_system_sv_unit(fast)
# Loading work.tb_ibex_demo_system(fast)
# Loading work.ibex_demo_system(fast)
# Loading work.bus(fast)
# Loading work.core_ver2(fast)
# Loading work.pc_reg(fast)
# Loading work.pc_modifier(fast)
# Loading work.imem_interface(fast)
# Loading work.adder(fast)
# Loading work.mux_3to1(fast)
# Loading work.compressed_decoder(fast)
# Loading work.if_id_reg(fast)
# Loading work.control_unit(fast)
# Loading work.comparator(fast)
# Loading work.comparator_1bit(fast)
# Loading work.imm_decode(fast)
# Loading work.mux_4to1(fast)
# Loading work.id_exe_reg(fast)
# Loading work.alu(fast)
# Loading work.store_modifier(fast)
# Loading work.exe_mem_reg(fast)
# Loading work.dmem_interface(fast)
# Loading work.load_modifier(fast)
# Loading work.mem_wb_reg(fast)
# Loading work.regfile(fast)
# Loading work.ram_2p(fast)
# Loading work.prim_ram_2p_pkg(fast)
# Loading work.prim_ram_2p(fast)
# Loading work.prim_generic_ram_2p(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'test_en_i'. The port definition is at: rtl_test/core_ver2.v(13).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ram_cfg_i'. The port definition is at: rtl_test/core_ver2.v(14).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'data_req_o'. The port definition is at: rtl_test/dmem_interface.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (7) for port 'data_wdata_intg_o'. The port definition is at: rtl_test/dmem_interface.v(21).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# Compiling /tmp/luanle@luanle-ThinkPad-T450s_dpi_424257/linux_x86_64_gcc-11/exportwrapper.c
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_424257/linux_x86_64_gcc-11/vsim_auto_compile.so
#  vcd file srli-01.elf.vcd
#  vcd add -r /*
#  run 100000ns
# Initializing memory tb_ibex_demo_system.u_ibex_demo_system_i.imem_dmem.u_ram.u_impl_generic.#ublk#190621856#57.gen_meminit from file 'ram.vmem'.
#  vcd flush
#  vcd off
#  mem save -o srli-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem
#  quit
# End time: 17:43:32 on Sep 28,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 4

[33m[MAKE] Moving simulation results to /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mv -f "srli-01.elf.mem" "result_test/"
mv -f "srli-01.elf.vcd" "result_test/"
mv -f "transcript" "result_test/"


[32m[MAKE] Simulation completed![0m
[32m[MAKE] Simulation result saved to folder result_test/[0m
[33m[MAKE] See result with command: 'ls result_test'[0m
[33m[MAKE] See simulation wave with command: 'gtkwave result_test/srli-01.elf.vcd'[0m

make[1]: Leaving directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'


====================================================
Timestamp: Th·ª© b·∫£y, 28 Th√°ng 9 nƒÉm 2024 17:39:50 +07
Running rule: all_multiple

make[1]: Entering directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'
make[1]: 'update_test' is up to date.
[33m[MAKE] Updating RAM's content...[0m
cp "vmem/sub-01.elf.vmem" "ram.vmem"

[33m[MAKE] Creating directory: /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mkdir -p "result_test"


[33m[MAKE] Running simulation...[0m
vsim -c -do " \
vsim -c work_test.tb_ibex_demo_system -voptargs=+acc; \
vcd file sub-01.elf.vcd; \
vcd add -r /*; \
run 100000ns; \
vcd flush; \
vcd off; \
mem save -o sub-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem; \
quit"
Reading pref.tcl

# 10.7c

#  vsim -c work_test.tb_ibex_demo_system -voptargs=+acc
# vsim -c work_test.tb_ibex_demo_system -voptargs="+acc" 
# Start time: 17:43:35 on Sep 28,2024
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_424392/linux_x86_64_gcc-11/export_tramp.so
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.ibex_pkg(fast)
# Loading work.tb_ibex_demo_system_sv_unit(fast)
# Loading work.tb_ibex_demo_system(fast)
# Loading work.ibex_demo_system(fast)
# Loading work.bus(fast)
# Loading work.core_ver2(fast)
# Loading work.pc_reg(fast)
# Loading work.pc_modifier(fast)
# Loading work.imem_interface(fast)
# Loading work.adder(fast)
# Loading work.mux_3to1(fast)
# Loading work.compressed_decoder(fast)
# Loading work.if_id_reg(fast)
# Loading work.control_unit(fast)
# Loading work.comparator(fast)
# Loading work.comparator_1bit(fast)
# Loading work.imm_decode(fast)
# Loading work.mux_4to1(fast)
# Loading work.id_exe_reg(fast)
# Loading work.alu(fast)
# Loading work.store_modifier(fast)
# Loading work.exe_mem_reg(fast)
# Loading work.dmem_interface(fast)
# Loading work.load_modifier(fast)
# Loading work.mem_wb_reg(fast)
# Loading work.regfile(fast)
# Loading work.ram_2p(fast)
# Loading work.prim_ram_2p_pkg(fast)
# Loading work.prim_ram_2p(fast)
# Loading work.prim_generic_ram_2p(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'test_en_i'. The port definition is at: rtl_test/core_ver2.v(13).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ram_cfg_i'. The port definition is at: rtl_test/core_ver2.v(14).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'data_req_o'. The port definition is at: rtl_test/dmem_interface.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (7) for port 'data_wdata_intg_o'. The port definition is at: rtl_test/dmem_interface.v(21).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# Compiling /tmp/luanle@luanle-ThinkPad-T450s_dpi_424392/linux_x86_64_gcc-11/exportwrapper.c
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_424392/linux_x86_64_gcc-11/vsim_auto_compile.so
#  vcd file sub-01.elf.vcd
#  vcd add -r /*
#  run 100000ns
# Initializing memory tb_ibex_demo_system.u_ibex_demo_system_i.imem_dmem.u_ram.u_impl_generic.#ublk#190621856#57.gen_meminit from file 'ram.vmem'.
#  vcd flush
#  vcd off
#  mem save -o sub-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem
#  quit
# End time: 17:43:38 on Sep 28,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 4

[33m[MAKE] Moving simulation results to /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mv -f "sub-01.elf.mem" "result_test/"
mv -f "sub-01.elf.vcd" "result_test/"
mv -f "transcript" "result_test/"


[32m[MAKE] Simulation completed![0m
[32m[MAKE] Simulation result saved to folder result_test/[0m
[33m[MAKE] See result with command: 'ls result_test'[0m
[33m[MAKE] See simulation wave with command: 'gtkwave result_test/sub-01.elf.vcd'[0m

make[1]: Leaving directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'


====================================================
Timestamp: Th·ª© b·∫£y, 28 Th√°ng 9 nƒÉm 2024 17:39:50 +07
Running rule: all_multiple

make[1]: Entering directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'
make[1]: 'update_test' is up to date.
[33m[MAKE] Updating RAM's content...[0m
cp "vmem/sw-align-01.elf.vmem" "ram.vmem"

[33m[MAKE] Creating directory: /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mkdir -p "result_test"


[33m[MAKE] Running simulation...[0m
vsim -c -do " \
vsim -c work_test.tb_ibex_demo_system -voptargs=+acc; \
vcd file sw-align-01.elf.vcd; \
vcd add -r /*; \
run 100000ns; \
vcd flush; \
vcd off; \
mem save -o sw-align-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem; \
quit"
Reading pref.tcl

# 10.7c

#  vsim -c work_test.tb_ibex_demo_system -voptargs=+acc
# vsim -c work_test.tb_ibex_demo_system -voptargs="+acc" 
# Start time: 17:43:41 on Sep 28,2024
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_424533/linux_x86_64_gcc-11/export_tramp.so
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.ibex_pkg(fast)
# Loading work.tb_ibex_demo_system_sv_unit(fast)
# Loading work.tb_ibex_demo_system(fast)
# Loading work.ibex_demo_system(fast)
# Loading work.bus(fast)
# Loading work.core_ver2(fast)
# Loading work.pc_reg(fast)
# Loading work.pc_modifier(fast)
# Loading work.imem_interface(fast)
# Loading work.adder(fast)
# Loading work.mux_3to1(fast)
# Loading work.compressed_decoder(fast)
# Loading work.if_id_reg(fast)
# Loading work.control_unit(fast)
# Loading work.comparator(fast)
# Loading work.comparator_1bit(fast)
# Loading work.imm_decode(fast)
# Loading work.mux_4to1(fast)
# Loading work.id_exe_reg(fast)
# Loading work.alu(fast)
# Loading work.store_modifier(fast)
# Loading work.exe_mem_reg(fast)
# Loading work.dmem_interface(fast)
# Loading work.load_modifier(fast)
# Loading work.mem_wb_reg(fast)
# Loading work.regfile(fast)
# Loading work.ram_2p(fast)
# Loading work.prim_ram_2p_pkg(fast)
# Loading work.prim_ram_2p(fast)
# Loading work.prim_generic_ram_2p(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'test_en_i'. The port definition is at: rtl_test/core_ver2.v(13).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ram_cfg_i'. The port definition is at: rtl_test/core_ver2.v(14).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'data_req_o'. The port definition is at: rtl_test/dmem_interface.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (7) for port 'data_wdata_intg_o'. The port definition is at: rtl_test/dmem_interface.v(21).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# Compiling /tmp/luanle@luanle-ThinkPad-T450s_dpi_424533/linux_x86_64_gcc-11/exportwrapper.c
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_424533/linux_x86_64_gcc-11/vsim_auto_compile.so
#  vcd file sw-align-01.elf.vcd
#  vcd add -r /*
#  run 100000ns
# Initializing memory tb_ibex_demo_system.u_ibex_demo_system_i.imem_dmem.u_ram.u_impl_generic.#ublk#190621856#57.gen_meminit from file 'ram.vmem'.
#  vcd flush
#  vcd off
#  mem save -o sw-align-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem
#  quit
# End time: 17:43:44 on Sep 28,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 4

[33m[MAKE] Moving simulation results to /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mv -f "sw-align-01.elf.mem" "result_test/"
mv -f "sw-align-01.elf.vcd" "result_test/"
mv -f "transcript" "result_test/"


[32m[MAKE] Simulation completed![0m
[32m[MAKE] Simulation result saved to folder result_test/[0m
[33m[MAKE] See result with command: 'ls result_test'[0m
[33m[MAKE] See simulation wave with command: 'gtkwave result_test/sw-align-01.elf.vcd'[0m

make[1]: Leaving directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'


====================================================
Timestamp: Th·ª© b·∫£y, 28 Th√°ng 9 nƒÉm 2024 17:39:50 +07
Running rule: all_multiple

make[1]: Entering directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'
make[1]: 'update_test' is up to date.
[33m[MAKE] Updating RAM's content...[0m
cp "vmem/xor-01.elf.vmem" "ram.vmem"

[33m[MAKE] Creating directory: /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mkdir -p "result_test"


[33m[MAKE] Running simulation...[0m
vsim -c -do " \
vsim -c work_test.tb_ibex_demo_system -voptargs=+acc; \
vcd file xor-01.elf.vcd; \
vcd add -r /*; \
run 100000ns; \
vcd flush; \
vcd off; \
mem save -o xor-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem; \
quit"
Reading pref.tcl

# 10.7c

#  vsim -c work_test.tb_ibex_demo_system -voptargs=+acc
# vsim -c work_test.tb_ibex_demo_system -voptargs="+acc" 
# Start time: 17:43:47 on Sep 28,2024
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_424663/linux_x86_64_gcc-11/export_tramp.so
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.ibex_pkg(fast)
# Loading work.tb_ibex_demo_system_sv_unit(fast)
# Loading work.tb_ibex_demo_system(fast)
# Loading work.ibex_demo_system(fast)
# Loading work.bus(fast)
# Loading work.core_ver2(fast)
# Loading work.pc_reg(fast)
# Loading work.pc_modifier(fast)
# Loading work.imem_interface(fast)
# Loading work.adder(fast)
# Loading work.mux_3to1(fast)
# Loading work.compressed_decoder(fast)
# Loading work.if_id_reg(fast)
# Loading work.control_unit(fast)
# Loading work.comparator(fast)
# Loading work.comparator_1bit(fast)
# Loading work.imm_decode(fast)
# Loading work.mux_4to1(fast)
# Loading work.id_exe_reg(fast)
# Loading work.alu(fast)
# Loading work.store_modifier(fast)
# Loading work.exe_mem_reg(fast)
# Loading work.dmem_interface(fast)
# Loading work.load_modifier(fast)
# Loading work.mem_wb_reg(fast)
# Loading work.regfile(fast)
# Loading work.ram_2p(fast)
# Loading work.prim_ram_2p_pkg(fast)
# Loading work.prim_ram_2p(fast)
# Loading work.prim_generic_ram_2p(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'test_en_i'. The port definition is at: rtl_test/core_ver2.v(13).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ram_cfg_i'. The port definition is at: rtl_test/core_ver2.v(14).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'data_req_o'. The port definition is at: rtl_test/dmem_interface.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (7) for port 'data_wdata_intg_o'. The port definition is at: rtl_test/dmem_interface.v(21).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# Compiling /tmp/luanle@luanle-ThinkPad-T450s_dpi_424663/linux_x86_64_gcc-11/exportwrapper.c
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_424663/linux_x86_64_gcc-11/vsim_auto_compile.so
#  vcd file xor-01.elf.vcd
#  vcd add -r /*
#  run 100000ns
# Initializing memory tb_ibex_demo_system.u_ibex_demo_system_i.imem_dmem.u_ram.u_impl_generic.#ublk#190621856#57.gen_meminit from file 'ram.vmem'.
#  vcd flush
#  vcd off
#  mem save -o xor-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem
#  quit
# End time: 17:43:50 on Sep 28,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 4

[33m[MAKE] Moving simulation results to /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mv -f "xor-01.elf.mem" "result_test/"
mv -f "xor-01.elf.vcd" "result_test/"
mv -f "transcript" "result_test/"


[32m[MAKE] Simulation completed![0m
[32m[MAKE] Simulation result saved to folder result_test/[0m
[33m[MAKE] See result with command: 'ls result_test'[0m
[33m[MAKE] See simulation wave with command: 'gtkwave result_test/xor-01.elf.vcd'[0m

make[1]: Leaving directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'


====================================================
Timestamp: Th·ª© b·∫£y, 28 Th√°ng 9 nƒÉm 2024 17:39:50 +07
Running rule: all_multiple

make[1]: Entering directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'
make[1]: 'update_test' is up to date.
[33m[MAKE] Updating RAM's content...[0m
cp "vmem/xori-01.elf.vmem" "ram.vmem"

[33m[MAKE] Creating directory: /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mkdir -p "result_test"


[33m[MAKE] Running simulation...[0m
vsim -c -do " \
vsim -c work_test.tb_ibex_demo_system -voptargs=+acc; \
vcd file xori-01.elf.vcd; \
vcd add -r /*; \
run 100000ns; \
vcd flush; \
vcd off; \
mem save -o xori-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem; \
quit"
Reading pref.tcl

# 10.7c

#  vsim -c work_test.tb_ibex_demo_system -voptargs=+acc
# vsim -c work_test.tb_ibex_demo_system -voptargs="+acc" 
# Start time: 17:43:53 on Sep 28,2024
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_424794/linux_x86_64_gcc-11/export_tramp.so
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.ibex_pkg(fast)
# Loading work.tb_ibex_demo_system_sv_unit(fast)
# Loading work.tb_ibex_demo_system(fast)
# Loading work.ibex_demo_system(fast)
# Loading work.bus(fast)
# Loading work.core_ver2(fast)
# Loading work.pc_reg(fast)
# Loading work.pc_modifier(fast)
# Loading work.imem_interface(fast)
# Loading work.adder(fast)
# Loading work.mux_3to1(fast)
# Loading work.compressed_decoder(fast)
# Loading work.if_id_reg(fast)
# Loading work.control_unit(fast)
# Loading work.comparator(fast)
# Loading work.comparator_1bit(fast)
# Loading work.imm_decode(fast)
# Loading work.mux_4to1(fast)
# Loading work.id_exe_reg(fast)
# Loading work.alu(fast)
# Loading work.store_modifier(fast)
# Loading work.exe_mem_reg(fast)
# Loading work.dmem_interface(fast)
# Loading work.load_modifier(fast)
# Loading work.mem_wb_reg(fast)
# Loading work.regfile(fast)
# Loading work.ram_2p(fast)
# Loading work.prim_ram_2p_pkg(fast)
# Loading work.prim_ram_2p(fast)
# Loading work.prim_generic_ram_2p(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'test_en_i'. The port definition is at: rtl_test/core_ver2.v(13).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ram_cfg_i'. The port definition is at: rtl_test/core_ver2.v(14).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_test/ibex_demo_system.sv Line: 236
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'data_req_o'. The port definition is at: rtl_test/dmem_interface.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (7) for port 'data_wdata_intg_o'. The port definition is at: rtl_test/dmem_interface.v(21).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top/dmem_interface File: rtl_test/core_ver2.v Line: 340
# Compiling /tmp/luanle@luanle-ThinkPad-T450s_dpi_424794/linux_x86_64_gcc-11/exportwrapper.c
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_424794/linux_x86_64_gcc-11/vsim_auto_compile.so
#  vcd file xori-01.elf.vcd
#  vcd add -r /*
#  run 100000ns
# Initializing memory tb_ibex_demo_system.u_ibex_demo_system_i.imem_dmem.u_ram.u_impl_generic.#ublk#190621856#57.gen_meminit from file 'ram.vmem'.
#  vcd flush
#  vcd off
#  mem save -o xori-01.elf.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem
#  quit
# End time: 17:43:56 on Sep 28,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 4

[33m[MAKE] Moving simulation results to /home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation/result_test[0m
mv -f "xori-01.elf.mem" "result_test/"
mv -f "xori-01.elf.vcd" "result_test/"
mv -f "transcript" "result_test/"


[32m[MAKE] Simulation completed![0m
[32m[MAKE] Simulation result saved to folder result_test/[0m
[33m[MAKE] See result with command: 'ls result_test'[0m
[33m[MAKE] See simulation wave with command: 'gtkwave result_test/xori-01.elf.vcd'[0m

make[1]: Leaving directory '/home/luanle/DigitalDesign/IbexDemoSystemQuestasimSimulation'


