$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $scope module mem_tb $end
   $var wire 1 # clk $end
   $var wire 1 $ reset $end
   $var wire 1 % en $end
   $var wire 4 & address [3:0] $end
   $var wire 8 ' out [7:0] $end
   $scope module uut $end
    $var wire 1 # clk $end
    $var wire 1 $ reset $end
    $var wire 1 % en $end
    $var wire 4 & address [3:0] $end
    $var wire 8 ' out [7:0] $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
1$
0%
b0000 &
b00000000 '
#5000
1#
#10000
0#
#15000
1#
#20000
0#
0$
b10000000 '
#25000
1#
#30000
0#
#35000
1#
#40000
0#
1$
#45000
1#
#50000
0#
#55000
1#
#60000
0#
#65000
1#
#70000
0#
#75000
1#
#80000
0#
#85000
1#
#90000
0#
#95000
1#
#100000
0#
#105000
1#
#107000
#110000
0#
#112000
#115000
1#
#117000
1%
b0001 &
#120000
0#
#122000
#125000
1#
b00000001 '
#127000
b1111 &
#130000
0#
#132000
#135000
1#
b00001111 '
#137000
b1010 &
#140000
0#
#142000
#145000
1#
b11111111 '
#150000
0#
#152000
