/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire [18:0] _07_;
  wire [14:0] _08_;
  wire [5:0] _09_;
  wire [6:0] _10_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [6:0] celloutsig_0_12z;
  wire [8:0] celloutsig_0_13z;
  wire [8:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [11:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [9:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [7:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [6:0] celloutsig_0_25z;
  wire [13:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [13:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_32z;
  reg [9:0] celloutsig_0_33z;
  wire [3:0] celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire [2:0] celloutsig_0_3z;
  wire [7:0] celloutsig_0_40z;
  wire [3:0] celloutsig_0_42z;
  wire celloutsig_0_45z;
  wire celloutsig_0_4z;
  wire [3:0] celloutsig_0_51z;
  wire [18:0] celloutsig_0_52z;
  wire celloutsig_0_5z;
  wire celloutsig_0_68z;
  wire [7:0] celloutsig_0_6z;
  wire [23:0] celloutsig_0_7z;
  wire [12:0] celloutsig_0_82z;
  wire [5:0] celloutsig_0_84z;
  wire [6:0] celloutsig_0_8z;
  wire [11:0] celloutsig_0_95z;
  reg [11:0] celloutsig_0_96z;
  wire [4:0] celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire [18:0] celloutsig_1_10z;
  wire [9:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [6:0] celloutsig_1_14z;
  wire [13:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [6:0] celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = !(in_data[56] ? in_data[80] : in_data[71]);
  assign celloutsig_0_36z = !(celloutsig_0_16z ? celloutsig_0_27z[5] : celloutsig_0_12z[0]);
  assign celloutsig_0_45z = !(celloutsig_0_33z[5] ? celloutsig_0_32z : celloutsig_0_2z);
  assign celloutsig_0_10z = !(celloutsig_0_2z ? celloutsig_0_1z : celloutsig_0_6z[1]);
  assign celloutsig_1_2z = !(_03_ ? _02_ : in_data[123]);
  assign celloutsig_1_3z = !(_05_ ? _04_ : celloutsig_1_2z);
  assign celloutsig_1_7z = !(celloutsig_1_6z[1] ? celloutsig_1_6z[1] : celloutsig_1_4z[4]);
  assign celloutsig_0_11z = !(celloutsig_0_5z ? celloutsig_0_5z : in_data[88]);
  assign celloutsig_1_13z = !(celloutsig_1_11z[0] ? celloutsig_1_12z : _06_);
  assign celloutsig_1_19z = !(celloutsig_1_13z ? _04_ : celloutsig_1_8z[1]);
  assign celloutsig_0_15z = !(celloutsig_0_12z[5] ? celloutsig_0_2z : celloutsig_0_13z[6]);
  assign celloutsig_0_1z = !(celloutsig_0_0z ? in_data[68] : celloutsig_0_0z);
  assign celloutsig_0_16z = !(celloutsig_0_11z ? celloutsig_0_7z[12] : celloutsig_0_2z);
  assign celloutsig_0_17z = !(celloutsig_0_16z ? celloutsig_0_13z[3] : celloutsig_0_6z[5]);
  assign celloutsig_0_21z = !(celloutsig_0_16z ? celloutsig_0_4z : celloutsig_0_15z);
  assign celloutsig_0_23z = !(celloutsig_0_17z ? celloutsig_0_0z : celloutsig_0_11z);
  assign celloutsig_0_24z = !(celloutsig_0_0z ? celloutsig_0_12z[2] : celloutsig_0_13z[4]);
  assign celloutsig_0_2z = !(in_data[74] ? in_data[34] : celloutsig_0_0z);
  assign celloutsig_0_28z = !(in_data[47] ? celloutsig_0_8z[1] : celloutsig_0_10z);
  assign celloutsig_0_3z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z } + in_data[41:39];
  assign celloutsig_0_52z = { _07_[18:16], _00_, _07_[14:8], celloutsig_0_45z, celloutsig_0_8z } + { celloutsig_0_29z[9:6], celloutsig_0_5z, celloutsig_0_35z, celloutsig_0_11z, celloutsig_0_14z };
  assign celloutsig_0_6z = { celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_3z } + { in_data[25:22], celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_8z = celloutsig_0_6z[6:0] + in_data[89:83];
  assign celloutsig_1_14z = { in_data[116], celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_7z } + celloutsig_1_10z[7:1];
  assign celloutsig_1_18z = { celloutsig_1_10z[15:10], celloutsig_1_14z, celloutsig_1_3z } + { in_data[157:154], celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_0_19z = { celloutsig_0_9z[2:1], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_15z } + { celloutsig_0_6z[4:3], celloutsig_0_15z, celloutsig_0_18z, celloutsig_0_12z, celloutsig_0_2z };
  assign celloutsig_0_27z = { celloutsig_0_14z[8:4], celloutsig_0_14z } + { celloutsig_0_20z[5], celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_17z, celloutsig_0_16z };
  reg [12:0] _38_;
  always_ff @(negedge clkin_data[128], negedge clkin_data[32])
    if (!clkin_data[32]) _38_ <= 13'h0000;
    else _38_ <= { celloutsig_0_27z[6:0], celloutsig_0_17z, celloutsig_0_42z, celloutsig_0_11z };
  assign { _07_[18:16], _00_, _07_[14:8], _08_[1:0] } = _38_;
  reg [5:0] _39_;
  always_ff @(negedge clkin_data[128], posedge clkin_data[32])
    if (clkin_data[32]) _39_ <= 6'h00;
    else _39_ <= { celloutsig_0_22z[3], celloutsig_0_51z, celloutsig_0_24z };
  assign { _09_[5:1], _01_ } = _39_;
  reg [6:0] _40_;
  always_ff @(posedge clkin_data[160], posedge clkin_data[96])
    if (clkin_data[96]) _40_ <= 7'h00;
    else _40_ <= { celloutsig_1_0z[0], celloutsig_1_0z, celloutsig_1_0z };
  assign { _10_[6], _04_, _10_[4], _06_, _05_, _02_, _03_ } = _40_;
  assign celloutsig_0_35z = { celloutsig_0_33z[1:0], celloutsig_0_0z, celloutsig_0_1z } & celloutsig_0_14z[3:0];
  assign celloutsig_0_42z = celloutsig_0_7z[4:1] & { celloutsig_0_8z[4:3], celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_1_0z = in_data[159:157] & in_data[104:102];
  assign celloutsig_1_11z = { celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_9z } & { celloutsig_1_4z[5:0], celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_3z };
  assign celloutsig_0_14z = { in_data[36], celloutsig_0_8z, celloutsig_0_2z } & { celloutsig_0_12z[0], celloutsig_0_6z };
  assign celloutsig_0_22z = { celloutsig_0_13z[7:6], celloutsig_0_2z, celloutsig_0_9z } & celloutsig_0_20z[8:1];
  assign celloutsig_0_25z = celloutsig_0_8z & { celloutsig_0_8z[6:2], celloutsig_0_18z, celloutsig_0_23z };
  assign celloutsig_0_51z = celloutsig_0_6z[7:4] % { 1'h1, celloutsig_0_25z[1:0], celloutsig_0_45z };
  assign celloutsig_0_82z = { celloutsig_0_40z[7:2], _09_[5:1], _01_, celloutsig_0_21z } % { 1'h1, celloutsig_0_27z[10:0], celloutsig_0_36z };
  assign celloutsig_0_84z = { _09_[5:1], celloutsig_0_24z } % { 1'h1, celloutsig_0_82z[7:3] };
  assign celloutsig_0_9z = { celloutsig_0_7z[20:17], celloutsig_0_5z } % { 1'h1, in_data[40:39], celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_95z = { _07_[17:16], _00_, _07_[14:8], _08_[1:0] } % { 1'h1, celloutsig_0_52z[10:0] };
  assign celloutsig_1_4z = { _10_[6], _04_, _10_[4], _06_, _05_, _02_, celloutsig_1_3z } % { 1'h1, _10_[4], _06_, _05_, _02_, _03_, celloutsig_1_2z };
  assign celloutsig_1_6z = celloutsig_1_4z[3:1] % { 1'h1, celloutsig_1_0z[0], celloutsig_1_3z };
  assign celloutsig_1_10z = { in_data[109:104], _10_[6], _04_, _10_[4], _06_, _05_, _02_, _03_, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_5z } % { 1'h1, celloutsig_1_4z[5:1], celloutsig_1_6z, _10_[6], _04_, _10_[4], _06_, _05_, _02_, _03_, celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_9z };
  assign celloutsig_0_20z = { celloutsig_0_7z[11:10], celloutsig_0_0z, celloutsig_0_12z } % { 1'h1, celloutsig_0_14z[7:1], celloutsig_0_11z, celloutsig_0_0z };
  assign celloutsig_1_5z = ~ { celloutsig_1_4z[5:3], celloutsig_1_3z };
  assign celloutsig_1_8z = ~ { celloutsig_1_4z[2:1], celloutsig_1_3z };
  assign celloutsig_0_12z = ~ in_data[69:63];
  assign celloutsig_0_13z = ~ { celloutsig_0_6z[6:0], celloutsig_0_5z, celloutsig_0_11z };
  assign celloutsig_0_32z = celloutsig_0_11z & celloutsig_0_27z[9];
  assign celloutsig_0_4z = celloutsig_0_3z[2] & celloutsig_0_1z;
  assign celloutsig_0_5z = in_data[9] & celloutsig_0_2z;
  assign celloutsig_0_68z = celloutsig_0_19z[7] & celloutsig_0_36z;
  assign celloutsig_1_9z = celloutsig_1_4z[4] & in_data[122];
  assign celloutsig_1_12z = celloutsig_1_10z[5] & celloutsig_1_9z;
  assign celloutsig_0_18z = celloutsig_0_12z[0] & celloutsig_0_9z[4];
  always_latch
    if (!clkin_data[32]) celloutsig_0_33z = 10'h000;
    else if (!clkin_data[0]) celloutsig_0_33z = celloutsig_0_27z[9:0];
  always_latch
    if (!clkin_data[64]) celloutsig_0_96z = 12'h000;
    else if (!celloutsig_1_18z[0]) celloutsig_0_96z = { celloutsig_0_84z, celloutsig_0_68z, celloutsig_0_9z };
  assign { celloutsig_0_7z[8:1], celloutsig_0_7z[12:9], celloutsig_0_7z[13], celloutsig_0_7z[23:14] } = ~ { celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_2z, in_data[91:82] };
  assign { celloutsig_0_29z[7:0], celloutsig_0_29z[12], celloutsig_0_29z[10:8], celloutsig_0_29z[13] } = ~ { celloutsig_0_22z, celloutsig_0_15z, celloutsig_0_3z, celloutsig_0_0z };
  assign { celloutsig_0_40z[1], celloutsig_0_40z[7:2] } = ~ { celloutsig_0_28z, celloutsig_0_20z[5:1], celloutsig_0_11z };
  assign { _07_[15], _07_[7:0] } = { _00_, celloutsig_0_45z, celloutsig_0_8z };
  assign _08_[13:2] = { celloutsig_0_32z, _07_[18:16], _00_, _07_[14:8] };
  assign _09_[0] = _01_;
  assign { _10_[5], _10_[3:0] } = { _04_, _06_, _05_, _02_, _03_ };
  assign celloutsig_0_29z[11] = celloutsig_0_29z[12];
  assign celloutsig_0_40z[0] = celloutsig_0_40z[2];
  assign celloutsig_0_7z[0] = celloutsig_0_7z[12];
  assign { out_data[141:128], out_data[96], out_data[43:32], out_data[11:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_95z, celloutsig_0_96z };
endmodule
