#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Wed Mar 20 13:15:54 2024
# Process ID: 6968
# Current directory: C:/Temp/xsvece00/PLD/CV6
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2752 C:\Temp\xsvece00\PLD\CV6\PC_06_UART.xpr
# Log file: C:/Temp/xsvece00/PLD/CV6/vivado.log
# Journal file: C:/Temp/xsvece00/PLD/CV6\vivado.jou
# Running On: PC-079, OS: Windows, CPU Frequency: 3300 MHz, CPU Physical cores: 4, Host memory: 8538 MB
#-----------------------------------------------------------
start_gui
open_project C:/Temp/xsvece00/PLD/CV6/PC_06_UART.xpr
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top uart_tx [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
launch_simulation
launch_simulation
source uart_tx_tb.tcl
close_sim
launch_simulation
source uart_tx_tb.tcl
close_sim
launch_simulation
source uart_tx_tb.tcl
close_sim
launch_simulation
launch_simulation
launch_simulation
source uart_tx_tb.tcl
run all
close_sim
launch_simulation
source uart_tx_tb.tcl
close_sim
launch_simulation
source uart_tx_tb.tcl
run all
close_sim
launch_simulation
source uart_tx_tb.tcl
close_sim
launch_simulation
source uart_tx_tb.tcl
close_sim
launch_simulation
source uart_tx_tb.tcl
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
open_run impl_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top rp_top [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Temp/xsvece00/PLD/CV6/PC_06_UART.runs/impl_1/rp_top.bit} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z010_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Temp/xsvece00/PLD/CV6/PC_06_UART.runs/impl_1/rp_top.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
close_sim
launch_simulation
close_project
open_project C:/Temp/xsvece00/PLD/CV6/PC_06_UART.xpr
update_compile_order -fileset sources_1
launch_simulation
reset_simulation -simset sim_1 -mode behavioral
launch_simulation
launch_simulation
reset_simulation -simset sim_1 -mode post-synthesis -type functional
reset_simulation -simset sim_1 -mode post-implementation -type timing
launch_simulation
launch_simulation
