
Loading design for application trce from file key00_key0.ncd.
Design name: topkey00
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 5
Loading device for application trce from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.11.0.396.4
Thu Sep 19 11:17:01 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o key00_key0.twr -gui -msgset C:/Users/martin/Desktop/Arqui3cm2/PrimerParcial/project3CM2/key00/promote.xml key00_key0.ncd key00_key0.prf 
Design file:     key00_key0.ncd
Preference file: key00_key0.prf
Device,speed:    LCMXO2-7000HE,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

1 potential circuit loop found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "K00/sclk" 2.080000 MHz ;
            3165 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 468.157ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              K00/D01/sdiv[18]  (from K00/sclk +)
   Destination:    FF         Data in        K00/D01/sdiv[21]  (to K00/sclk +)

   Delay:              12.462ns  (44.5% logic, 55.5% route), 18 logic levels.

 Constraint Details:

     12.462ns physical path delay K00/D01/SLICE_3 to K00/D01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 468.157ns

 Physical Path Details:

      Data path K00/D01/SLICE_3 to K00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C20B.CLK to     R18C20B.Q1 K00/D01/SLICE_3 (from K00/sclk)
ROUTE         6     2.008     R18C20B.Q1 to     R19C20D.A1 K00/D01/sdiv[18]
CTOF_DEL    ---     0.452     R19C20D.A1 to     R19C20D.F1 K00/D01/SLICE_34
ROUTE         4     0.900     R19C20D.F1 to     R19C20D.B0 K00/D01/sdiv_RNI0221[20]
CTOF_DEL    ---     0.452     R19C20D.B0 to     R19C20D.F0 K00/D01/SLICE_34
ROUTE         1     0.541     R19C20D.F0 to     R19C21B.D1 K00/D01/sdiv8lto20_i_a2_15_0_a2_1_RNI80C91
CTOF_DEL    ---     0.452     R19C21B.D1 to     R19C21B.F1 K00/D01/SLICE_30
ROUTE         1     0.904     R19C21B.F1 to     R19C19B.B0 K00/D01/sdiv_RNINOPC2[14]
CTOF_DEL    ---     0.452     R19C19B.B0 to     R19C19B.F0 K00/D01/SLICE_33
ROUTE         2     1.220     R19C19B.F0 to     R21C20C.A0 K00/D01/sdiv15lto19_i_a2_18_0_a2_0_RNIM4JE8
CTOF_DEL    ---     0.452     R21C20C.A0 to     R21C20C.F0 K00/D01/SLICE_32
ROUTE         1     1.338     R21C20C.F0 to     R18C18A.A0 K00/D01/N_9_i
C0TOFCO_DE  ---     0.905     R18C18A.A0 to    R18C18A.FCO K00/D01/SLICE_0
ROUTE         1     0.000    R18C18A.FCO to    R18C18B.FCI K00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R18C18B.FCI to    R18C18B.FCO K00/D01/SLICE_11
ROUTE         1     0.000    R18C18B.FCO to    R18C18C.FCI K00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R18C18C.FCI to    R18C18C.FCO K00/D01/SLICE_10
ROUTE         1     0.000    R18C18C.FCO to    R18C18D.FCI K00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R18C18D.FCI to    R18C18D.FCO K00/D01/SLICE_9
ROUTE         1     0.000    R18C18D.FCO to    R18C19A.FCI K00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R18C19A.FCI to    R18C19A.FCO K00/D01/SLICE_8
ROUTE         1     0.000    R18C19A.FCO to    R18C19B.FCI K00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R18C19B.FCI to    R18C19B.FCO K00/D01/SLICE_7
ROUTE         1     0.000    R18C19B.FCO to    R18C19C.FCI K00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R18C19C.FCI to    R18C19C.FCO K00/D01/SLICE_6
ROUTE         1     0.000    R18C19C.FCO to    R18C19D.FCI K00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R18C19D.FCI to    R18C19D.FCO K00/D01/SLICE_5
ROUTE         1     0.000    R18C19D.FCO to    R18C20A.FCI K00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R18C20A.FCI to    R18C20A.FCO K00/D01/SLICE_4
ROUTE         1     0.000    R18C20A.FCO to    R18C20B.FCI K00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R18C20B.FCI to    R18C20B.FCO K00/D01/SLICE_3
ROUTE         1     0.000    R18C20B.FCO to    R18C20C.FCI K00/D01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R18C20C.FCI to    R18C20C.FCO K00/D01/SLICE_2
ROUTE         1     0.000    R18C20C.FCO to    R18C20D.FCI K00/D01/un1_sdiv_cry_20
FCITOF0_DE  ---     0.517    R18C20D.FCI to     R18C20D.F0 K00/D01/SLICE_1
ROUTE         1     0.000     R18C20D.F0 to    R18C20D.DI0 K00/D01/un1_sdiv[22] (to K00/sclk)
                  --------
                   12.462   (44.5% logic, 55.5% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path K00/D00/OSCInst0 to K00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R18C20B.CLK K00/sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path K00/D00/OSCInst0 to K00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R18C20D.CLK K00/sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 468.214ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              K00/D01/sdiv[18]  (from K00/sclk +)
   Destination:    FF         Data in        K00/D01/sdiv[21]  (to K00/sclk +)

   Delay:              12.405ns  (44.7% logic, 55.3% route), 18 logic levels.

 Constraint Details:

     12.405ns physical path delay K00/D01/SLICE_3 to K00/D01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 468.214ns

 Physical Path Details:

      Data path K00/D01/SLICE_3 to K00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C20B.CLK to     R18C20B.Q1 K00/D01/SLICE_3 (from K00/sclk)
ROUTE         6     2.008     R18C20B.Q1 to     R19C20D.A1 K00/D01/sdiv[18]
CTOF_DEL    ---     0.452     R19C20D.A1 to     R19C20D.F1 K00/D01/SLICE_34
ROUTE         4     1.050     R19C20D.F1 to     R19C19D.C1 K00/D01/sdiv_RNI0221[20]
CTOF_DEL    ---     0.452     R19C19D.C1 to     R19C19D.F1 K00/D01/SLICE_23
ROUTE         1     0.384     R19C19D.F1 to     R19C19D.C0 K00/D01/un1_sdiv77_i_i_o2_0_0
CTOF_DEL    ---     0.452     R19C19D.C0 to     R19C19D.F0 K00/D01/SLICE_23
ROUTE         1     0.854     R19C19D.F0 to     R19C19B.A0 K00/D01/un1_sdiv77_i_i_o2_2
CTOF_DEL    ---     0.452     R19C19B.A0 to     R19C19B.F0 K00/D01/SLICE_33
ROUTE         2     1.220     R19C19B.F0 to     R21C20C.A0 K00/D01/sdiv15lto19_i_a2_18_0_a2_0_RNIM4JE8
CTOF_DEL    ---     0.452     R21C20C.A0 to     R21C20C.F0 K00/D01/SLICE_32
ROUTE         1     1.338     R21C20C.F0 to     R18C18A.A0 K00/D01/N_9_i
C0TOFCO_DE  ---     0.905     R18C18A.A0 to    R18C18A.FCO K00/D01/SLICE_0
ROUTE         1     0.000    R18C18A.FCO to    R18C18B.FCI K00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R18C18B.FCI to    R18C18B.FCO K00/D01/SLICE_11
ROUTE         1     0.000    R18C18B.FCO to    R18C18C.FCI K00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R18C18C.FCI to    R18C18C.FCO K00/D01/SLICE_10
ROUTE         1     0.000    R18C18C.FCO to    R18C18D.FCI K00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R18C18D.FCI to    R18C18D.FCO K00/D01/SLICE_9
ROUTE         1     0.000    R18C18D.FCO to    R18C19A.FCI K00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R18C19A.FCI to    R18C19A.FCO K00/D01/SLICE_8
ROUTE         1     0.000    R18C19A.FCO to    R18C19B.FCI K00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R18C19B.FCI to    R18C19B.FCO K00/D01/SLICE_7
ROUTE         1     0.000    R18C19B.FCO to    R18C19C.FCI K00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R18C19C.FCI to    R18C19C.FCO K00/D01/SLICE_6
ROUTE         1     0.000    R18C19C.FCO to    R18C19D.FCI K00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R18C19D.FCI to    R18C19D.FCO K00/D01/SLICE_5
ROUTE         1     0.000    R18C19D.FCO to    R18C20A.FCI K00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R18C20A.FCI to    R18C20A.FCO K00/D01/SLICE_4
ROUTE         1     0.000    R18C20A.FCO to    R18C20B.FCI K00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R18C20B.FCI to    R18C20B.FCO K00/D01/SLICE_3
ROUTE         1     0.000    R18C20B.FCO to    R18C20C.FCI K00/D01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R18C20C.FCI to    R18C20C.FCO K00/D01/SLICE_2
ROUTE         1     0.000    R18C20C.FCO to    R18C20D.FCI K00/D01/un1_sdiv_cry_20
FCITOF0_DE  ---     0.517    R18C20D.FCI to     R18C20D.F0 K00/D01/SLICE_1
ROUTE         1     0.000     R18C20D.F0 to    R18C20D.DI0 K00/D01/un1_sdiv[22] (to K00/sclk)
                  --------
                   12.405   (44.7% logic, 55.3% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path K00/D00/OSCInst0 to K00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R18C20B.CLK K00/sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path K00/D00/OSCInst0 to K00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R18C20D.CLK K00/sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 468.251ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              K00/D01/sdiv[18]  (from K00/sclk +)
   Destination:    FF         Data in        K00/D01/sdiv[20]  (to K00/sclk +)

   Delay:              12.368ns  (44.1% logic, 55.9% route), 17 logic levels.

 Constraint Details:

     12.368ns physical path delay K00/D01/SLICE_3 to K00/D01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 468.251ns

 Physical Path Details:

      Data path K00/D01/SLICE_3 to K00/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C20B.CLK to     R18C20B.Q1 K00/D01/SLICE_3 (from K00/sclk)
ROUTE         6     2.008     R18C20B.Q1 to     R19C20D.A1 K00/D01/sdiv[18]
CTOF_DEL    ---     0.452     R19C20D.A1 to     R19C20D.F1 K00/D01/SLICE_34
ROUTE         4     0.900     R19C20D.F1 to     R19C20D.B0 K00/D01/sdiv_RNI0221[20]
CTOF_DEL    ---     0.452     R19C20D.B0 to     R19C20D.F0 K00/D01/SLICE_34
ROUTE         1     0.541     R19C20D.F0 to     R19C21B.D1 K00/D01/sdiv8lto20_i_a2_15_0_a2_1_RNI80C91
CTOF_DEL    ---     0.452     R19C21B.D1 to     R19C21B.F1 K00/D01/SLICE_30
ROUTE         1     0.904     R19C21B.F1 to     R19C19B.B0 K00/D01/sdiv_RNINOPC2[14]
CTOF_DEL    ---     0.452     R19C19B.B0 to     R19C19B.F0 K00/D01/SLICE_33
ROUTE         2     1.220     R19C19B.F0 to     R21C20C.A0 K00/D01/sdiv15lto19_i_a2_18_0_a2_0_RNIM4JE8
CTOF_DEL    ---     0.452     R21C20C.A0 to     R21C20C.F0 K00/D01/SLICE_32
ROUTE         1     1.338     R21C20C.F0 to     R18C18A.A0 K00/D01/N_9_i
C0TOFCO_DE  ---     0.905     R18C18A.A0 to    R18C18A.FCO K00/D01/SLICE_0
ROUTE         1     0.000    R18C18A.FCO to    R18C18B.FCI K00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R18C18B.FCI to    R18C18B.FCO K00/D01/SLICE_11
ROUTE         1     0.000    R18C18B.FCO to    R18C18C.FCI K00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R18C18C.FCI to    R18C18C.FCO K00/D01/SLICE_10
ROUTE         1     0.000    R18C18C.FCO to    R18C18D.FCI K00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R18C18D.FCI to    R18C18D.FCO K00/D01/SLICE_9
ROUTE         1     0.000    R18C18D.FCO to    R18C19A.FCI K00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R18C19A.FCI to    R18C19A.FCO K00/D01/SLICE_8
ROUTE         1     0.000    R18C19A.FCO to    R18C19B.FCI K00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R18C19B.FCI to    R18C19B.FCO K00/D01/SLICE_7
ROUTE         1     0.000    R18C19B.FCO to    R18C19C.FCI K00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R18C19C.FCI to    R18C19C.FCO K00/D01/SLICE_6
ROUTE         1     0.000    R18C19C.FCO to    R18C19D.FCI K00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R18C19D.FCI to    R18C19D.FCO K00/D01/SLICE_5
ROUTE         1     0.000    R18C19D.FCO to    R18C20A.FCI K00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R18C20A.FCI to    R18C20A.FCO K00/D01/SLICE_4
ROUTE         1     0.000    R18C20A.FCO to    R18C20B.FCI K00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R18C20B.FCI to    R18C20B.FCO K00/D01/SLICE_3
ROUTE         1     0.000    R18C20B.FCO to    R18C20C.FCI K00/D01/un1_sdiv_cry_18
FCITOF1_DE  ---     0.569    R18C20C.FCI to     R18C20C.F1 K00/D01/SLICE_2
ROUTE         1     0.000     R18C20C.F1 to    R18C20C.DI1 K00/D01/un1_sdiv[21] (to K00/sclk)
                  --------
                   12.368   (44.1% logic, 55.9% route), 17 logic levels.

 Clock Skew Details: 

      Source Clock Path K00/D00/OSCInst0 to K00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R18C20B.CLK K00/sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path K00/D00/OSCInst0 to K00/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R18C20C.CLK K00/sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 468.284ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              K00/D01/sdiv[8]  (from K00/sclk +)
   Destination:    FF         Data in        K00/D01/sdiv[21]  (to K00/sclk +)

   Delay:              12.335ns  (45.0% logic, 55.0% route), 18 logic levels.

 Constraint Details:

     12.335ns physical path delay K00/D01/SLICE_8 to K00/D01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 468.284ns

 Physical Path Details:

      Data path K00/D01/SLICE_8 to K00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C19A.CLK to     R18C19A.Q1 K00/D01/SLICE_8 (from K00/sclk)
ROUTE         2     1.640     R18C19A.Q1 to     R19C18D.B1 K00/D01/sdiv[8]
CTOF_DEL    ---     0.452     R19C18D.B1 to     R19C18D.F1 K00/D01/SLICE_44
ROUTE         1     0.854     R19C18D.F1 to     R19C18B.A1 K00/D01/sdiv15lto19_i_a2_18_0_a2_0_8
CTOF_DEL    ---     0.452     R19C18B.A1 to     R19C18B.F1 K00/D01/SLICE_38
ROUTE         3     0.878     R19C18B.F1 to     R19C19D.A0 K00/D01/sdiv15lto19_i_a2_18_0_a2_0
CTOF_DEL    ---     0.452     R19C19D.A0 to     R19C19D.F0 K00/D01/SLICE_23
ROUTE         1     0.854     R19C19D.F0 to     R19C19B.A0 K00/D01/un1_sdiv77_i_i_o2_2
CTOF_DEL    ---     0.452     R19C19B.A0 to     R19C19B.F0 K00/D01/SLICE_33
ROUTE         2     1.220     R19C19B.F0 to     R21C20C.A0 K00/D01/sdiv15lto19_i_a2_18_0_a2_0_RNIM4JE8
CTOF_DEL    ---     0.452     R21C20C.A0 to     R21C20C.F0 K00/D01/SLICE_32
ROUTE         1     1.338     R21C20C.F0 to     R18C18A.A0 K00/D01/N_9_i
C0TOFCO_DE  ---     0.905     R18C18A.A0 to    R18C18A.FCO K00/D01/SLICE_0
ROUTE         1     0.000    R18C18A.FCO to    R18C18B.FCI K00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R18C18B.FCI to    R18C18B.FCO K00/D01/SLICE_11
ROUTE         1     0.000    R18C18B.FCO to    R18C18C.FCI K00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R18C18C.FCI to    R18C18C.FCO K00/D01/SLICE_10
ROUTE         1     0.000    R18C18C.FCO to    R18C18D.FCI K00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R18C18D.FCI to    R18C18D.FCO K00/D01/SLICE_9
ROUTE         1     0.000    R18C18D.FCO to    R18C19A.FCI K00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R18C19A.FCI to    R18C19A.FCO K00/D01/SLICE_8
ROUTE         1     0.000    R18C19A.FCO to    R18C19B.FCI K00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R18C19B.FCI to    R18C19B.FCO K00/D01/SLICE_7
ROUTE         1     0.000    R18C19B.FCO to    R18C19C.FCI K00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R18C19C.FCI to    R18C19C.FCO K00/D01/SLICE_6
ROUTE         1     0.000    R18C19C.FCO to    R18C19D.FCI K00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R18C19D.FCI to    R18C19D.FCO K00/D01/SLICE_5
ROUTE         1     0.000    R18C19D.FCO to    R18C20A.FCI K00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R18C20A.FCI to    R18C20A.FCO K00/D01/SLICE_4
ROUTE         1     0.000    R18C20A.FCO to    R18C20B.FCI K00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R18C20B.FCI to    R18C20B.FCO K00/D01/SLICE_3
ROUTE         1     0.000    R18C20B.FCO to    R18C20C.FCI K00/D01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R18C20C.FCI to    R18C20C.FCO K00/D01/SLICE_2
ROUTE         1     0.000    R18C20C.FCO to    R18C20D.FCI K00/D01/un1_sdiv_cry_20
FCITOF0_DE  ---     0.517    R18C20D.FCI to     R18C20D.F0 K00/D01/SLICE_1
ROUTE         1     0.000     R18C20D.F0 to    R18C20D.DI0 K00/D01/un1_sdiv[22] (to K00/sclk)
                  --------
                   12.335   (45.0% logic, 55.0% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path K00/D00/OSCInst0 to K00/D01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R18C19A.CLK K00/sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path K00/D00/OSCInst0 to K00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R18C20D.CLK K00/sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 468.303ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              K00/D01/sdiv[18]  (from K00/sclk +)
   Destination:    FF         Data in        K00/D01/sdiv[19]  (to K00/sclk +)

   Delay:              12.316ns  (43.9% logic, 56.1% route), 17 logic levels.

 Constraint Details:

     12.316ns physical path delay K00/D01/SLICE_3 to K00/D01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 468.303ns

 Physical Path Details:

      Data path K00/D01/SLICE_3 to K00/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C20B.CLK to     R18C20B.Q1 K00/D01/SLICE_3 (from K00/sclk)
ROUTE         6     2.008     R18C20B.Q1 to     R19C20D.A1 K00/D01/sdiv[18]
CTOF_DEL    ---     0.452     R19C20D.A1 to     R19C20D.F1 K00/D01/SLICE_34
ROUTE         4     0.900     R19C20D.F1 to     R19C20D.B0 K00/D01/sdiv_RNI0221[20]
CTOF_DEL    ---     0.452     R19C20D.B0 to     R19C20D.F0 K00/D01/SLICE_34
ROUTE         1     0.541     R19C20D.F0 to     R19C21B.D1 K00/D01/sdiv8lto20_i_a2_15_0_a2_1_RNI80C91
CTOF_DEL    ---     0.452     R19C21B.D1 to     R19C21B.F1 K00/D01/SLICE_30
ROUTE         1     0.904     R19C21B.F1 to     R19C19B.B0 K00/D01/sdiv_RNINOPC2[14]
CTOF_DEL    ---     0.452     R19C19B.B0 to     R19C19B.F0 K00/D01/SLICE_33
ROUTE         2     1.220     R19C19B.F0 to     R21C20C.A0 K00/D01/sdiv15lto19_i_a2_18_0_a2_0_RNIM4JE8
CTOF_DEL    ---     0.452     R21C20C.A0 to     R21C20C.F0 K00/D01/SLICE_32
ROUTE         1     1.338     R21C20C.F0 to     R18C18A.A0 K00/D01/N_9_i
C0TOFCO_DE  ---     0.905     R18C18A.A0 to    R18C18A.FCO K00/D01/SLICE_0
ROUTE         1     0.000    R18C18A.FCO to    R18C18B.FCI K00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R18C18B.FCI to    R18C18B.FCO K00/D01/SLICE_11
ROUTE         1     0.000    R18C18B.FCO to    R18C18C.FCI K00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R18C18C.FCI to    R18C18C.FCO K00/D01/SLICE_10
ROUTE         1     0.000    R18C18C.FCO to    R18C18D.FCI K00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R18C18D.FCI to    R18C18D.FCO K00/D01/SLICE_9
ROUTE         1     0.000    R18C18D.FCO to    R18C19A.FCI K00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R18C19A.FCI to    R18C19A.FCO K00/D01/SLICE_8
ROUTE         1     0.000    R18C19A.FCO to    R18C19B.FCI K00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R18C19B.FCI to    R18C19B.FCO K00/D01/SLICE_7
ROUTE         1     0.000    R18C19B.FCO to    R18C19C.FCI K00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R18C19C.FCI to    R18C19C.FCO K00/D01/SLICE_6
ROUTE         1     0.000    R18C19C.FCO to    R18C19D.FCI K00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R18C19D.FCI to    R18C19D.FCO K00/D01/SLICE_5
ROUTE         1     0.000    R18C19D.FCO to    R18C20A.FCI K00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R18C20A.FCI to    R18C20A.FCO K00/D01/SLICE_4
ROUTE         1     0.000    R18C20A.FCO to    R18C20B.FCI K00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R18C20B.FCI to    R18C20B.FCO K00/D01/SLICE_3
ROUTE         1     0.000    R18C20B.FCO to    R18C20C.FCI K00/D01/un1_sdiv_cry_18
FCITOF0_DE  ---     0.517    R18C20C.FCI to     R18C20C.F0 K00/D01/SLICE_2
ROUTE         1     0.000     R18C20C.F0 to    R18C20C.DI0 K00/D01/un1_sdiv[20] (to K00/sclk)
                  --------
                   12.316   (43.9% logic, 56.1% route), 17 logic levels.

 Clock Skew Details: 

      Source Clock Path K00/D00/OSCInst0 to K00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R18C20B.CLK K00/sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path K00/D00/OSCInst0 to K00/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R18C20C.CLK K00/sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 468.308ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              K00/D01/sdiv[18]  (from K00/sclk +)
   Destination:    FF         Data in        K00/D01/sdiv[20]  (to K00/sclk +)

   Delay:              12.311ns  (44.3% logic, 55.7% route), 17 logic levels.

 Constraint Details:

     12.311ns physical path delay K00/D01/SLICE_3 to K00/D01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 468.308ns

 Physical Path Details:

      Data path K00/D01/SLICE_3 to K00/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C20B.CLK to     R18C20B.Q1 K00/D01/SLICE_3 (from K00/sclk)
ROUTE         6     2.008     R18C20B.Q1 to     R19C20D.A1 K00/D01/sdiv[18]
CTOF_DEL    ---     0.452     R19C20D.A1 to     R19C20D.F1 K00/D01/SLICE_34
ROUTE         4     1.050     R19C20D.F1 to     R19C19D.C1 K00/D01/sdiv_RNI0221[20]
CTOF_DEL    ---     0.452     R19C19D.C1 to     R19C19D.F1 K00/D01/SLICE_23
ROUTE         1     0.384     R19C19D.F1 to     R19C19D.C0 K00/D01/un1_sdiv77_i_i_o2_0_0
CTOF_DEL    ---     0.452     R19C19D.C0 to     R19C19D.F0 K00/D01/SLICE_23
ROUTE         1     0.854     R19C19D.F0 to     R19C19B.A0 K00/D01/un1_sdiv77_i_i_o2_2
CTOF_DEL    ---     0.452     R19C19B.A0 to     R19C19B.F0 K00/D01/SLICE_33
ROUTE         2     1.220     R19C19B.F0 to     R21C20C.A0 K00/D01/sdiv15lto19_i_a2_18_0_a2_0_RNIM4JE8
CTOF_DEL    ---     0.452     R21C20C.A0 to     R21C20C.F0 K00/D01/SLICE_32
ROUTE         1     1.338     R21C20C.F0 to     R18C18A.A0 K00/D01/N_9_i
C0TOFCO_DE  ---     0.905     R18C18A.A0 to    R18C18A.FCO K00/D01/SLICE_0
ROUTE         1     0.000    R18C18A.FCO to    R18C18B.FCI K00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R18C18B.FCI to    R18C18B.FCO K00/D01/SLICE_11
ROUTE         1     0.000    R18C18B.FCO to    R18C18C.FCI K00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R18C18C.FCI to    R18C18C.FCO K00/D01/SLICE_10
ROUTE         1     0.000    R18C18C.FCO to    R18C18D.FCI K00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R18C18D.FCI to    R18C18D.FCO K00/D01/SLICE_9
ROUTE         1     0.000    R18C18D.FCO to    R18C19A.FCI K00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R18C19A.FCI to    R18C19A.FCO K00/D01/SLICE_8
ROUTE         1     0.000    R18C19A.FCO to    R18C19B.FCI K00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R18C19B.FCI to    R18C19B.FCO K00/D01/SLICE_7
ROUTE         1     0.000    R18C19B.FCO to    R18C19C.FCI K00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R18C19C.FCI to    R18C19C.FCO K00/D01/SLICE_6
ROUTE         1     0.000    R18C19C.FCO to    R18C19D.FCI K00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R18C19D.FCI to    R18C19D.FCO K00/D01/SLICE_5
ROUTE         1     0.000    R18C19D.FCO to    R18C20A.FCI K00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R18C20A.FCI to    R18C20A.FCO K00/D01/SLICE_4
ROUTE         1     0.000    R18C20A.FCO to    R18C20B.FCI K00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R18C20B.FCI to    R18C20B.FCO K00/D01/SLICE_3
ROUTE         1     0.000    R18C20B.FCO to    R18C20C.FCI K00/D01/un1_sdiv_cry_18
FCITOF1_DE  ---     0.569    R18C20C.FCI to     R18C20C.F1 K00/D01/SLICE_2
ROUTE         1     0.000     R18C20C.F1 to    R18C20C.DI1 K00/D01/un1_sdiv[21] (to K00/sclk)
                  --------
                   12.311   (44.3% logic, 55.7% route), 17 logic levels.

 Clock Skew Details: 

      Source Clock Path K00/D00/OSCInst0 to K00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R18C20B.CLK K00/sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path K00/D00/OSCInst0 to K00/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R18C20C.CLK K00/sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 468.360ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              K00/D01/sdiv[18]  (from K00/sclk +)
   Destination:    FF         Data in        K00/D01/sdiv[19]  (to K00/sclk +)

   Delay:              12.259ns  (44.1% logic, 55.9% route), 17 logic levels.

 Constraint Details:

     12.259ns physical path delay K00/D01/SLICE_3 to K00/D01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 468.360ns

 Physical Path Details:

      Data path K00/D01/SLICE_3 to K00/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C20B.CLK to     R18C20B.Q1 K00/D01/SLICE_3 (from K00/sclk)
ROUTE         6     2.008     R18C20B.Q1 to     R19C20D.A1 K00/D01/sdiv[18]
CTOF_DEL    ---     0.452     R19C20D.A1 to     R19C20D.F1 K00/D01/SLICE_34
ROUTE         4     1.050     R19C20D.F1 to     R19C19D.C1 K00/D01/sdiv_RNI0221[20]
CTOF_DEL    ---     0.452     R19C19D.C1 to     R19C19D.F1 K00/D01/SLICE_23
ROUTE         1     0.384     R19C19D.F1 to     R19C19D.C0 K00/D01/un1_sdiv77_i_i_o2_0_0
CTOF_DEL    ---     0.452     R19C19D.C0 to     R19C19D.F0 K00/D01/SLICE_23
ROUTE         1     0.854     R19C19D.F0 to     R19C19B.A0 K00/D01/un1_sdiv77_i_i_o2_2
CTOF_DEL    ---     0.452     R19C19B.A0 to     R19C19B.F0 K00/D01/SLICE_33
ROUTE         2     1.220     R19C19B.F0 to     R21C20C.A0 K00/D01/sdiv15lto19_i_a2_18_0_a2_0_RNIM4JE8
CTOF_DEL    ---     0.452     R21C20C.A0 to     R21C20C.F0 K00/D01/SLICE_32
ROUTE         1     1.338     R21C20C.F0 to     R18C18A.A0 K00/D01/N_9_i
C0TOFCO_DE  ---     0.905     R18C18A.A0 to    R18C18A.FCO K00/D01/SLICE_0
ROUTE         1     0.000    R18C18A.FCO to    R18C18B.FCI K00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R18C18B.FCI to    R18C18B.FCO K00/D01/SLICE_11
ROUTE         1     0.000    R18C18B.FCO to    R18C18C.FCI K00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R18C18C.FCI to    R18C18C.FCO K00/D01/SLICE_10
ROUTE         1     0.000    R18C18C.FCO to    R18C18D.FCI K00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R18C18D.FCI to    R18C18D.FCO K00/D01/SLICE_9
ROUTE         1     0.000    R18C18D.FCO to    R18C19A.FCI K00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R18C19A.FCI to    R18C19A.FCO K00/D01/SLICE_8
ROUTE         1     0.000    R18C19A.FCO to    R18C19B.FCI K00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R18C19B.FCI to    R18C19B.FCO K00/D01/SLICE_7
ROUTE         1     0.000    R18C19B.FCO to    R18C19C.FCI K00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R18C19C.FCI to    R18C19C.FCO K00/D01/SLICE_6
ROUTE         1     0.000    R18C19C.FCO to    R18C19D.FCI K00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R18C19D.FCI to    R18C19D.FCO K00/D01/SLICE_5
ROUTE         1     0.000    R18C19D.FCO to    R18C20A.FCI K00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R18C20A.FCI to    R18C20A.FCO K00/D01/SLICE_4
ROUTE         1     0.000    R18C20A.FCO to    R18C20B.FCI K00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R18C20B.FCI to    R18C20B.FCO K00/D01/SLICE_3
ROUTE         1     0.000    R18C20B.FCO to    R18C20C.FCI K00/D01/un1_sdiv_cry_18
FCITOF0_DE  ---     0.517    R18C20C.FCI to     R18C20C.F0 K00/D01/SLICE_2
ROUTE         1     0.000     R18C20C.F0 to    R18C20C.DI0 K00/D01/un1_sdiv[20] (to K00/sclk)
                  --------
                   12.259   (44.1% logic, 55.9% route), 17 logic levels.

 Clock Skew Details: 

      Source Clock Path K00/D00/OSCInst0 to K00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R18C20B.CLK K00/sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path K00/D00/OSCInst0 to K00/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R18C20C.CLK K00/sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 468.378ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              K00/D01/sdiv[8]  (from K00/sclk +)
   Destination:    FF         Data in        K00/D01/sdiv[20]  (to K00/sclk +)

   Delay:              12.241ns  (44.6% logic, 55.4% route), 17 logic levels.

 Constraint Details:

     12.241ns physical path delay K00/D01/SLICE_8 to K00/D01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 468.378ns

 Physical Path Details:

      Data path K00/D01/SLICE_8 to K00/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C19A.CLK to     R18C19A.Q1 K00/D01/SLICE_8 (from K00/sclk)
ROUTE         2     1.640     R18C19A.Q1 to     R19C18D.B1 K00/D01/sdiv[8]
CTOF_DEL    ---     0.452     R19C18D.B1 to     R19C18D.F1 K00/D01/SLICE_44
ROUTE         1     0.854     R19C18D.F1 to     R19C18B.A1 K00/D01/sdiv15lto19_i_a2_18_0_a2_0_8
CTOF_DEL    ---     0.452     R19C18B.A1 to     R19C18B.F1 K00/D01/SLICE_38
ROUTE         3     0.878     R19C18B.F1 to     R19C19D.A0 K00/D01/sdiv15lto19_i_a2_18_0_a2_0
CTOF_DEL    ---     0.452     R19C19D.A0 to     R19C19D.F0 K00/D01/SLICE_23
ROUTE         1     0.854     R19C19D.F0 to     R19C19B.A0 K00/D01/un1_sdiv77_i_i_o2_2
CTOF_DEL    ---     0.452     R19C19B.A0 to     R19C19B.F0 K00/D01/SLICE_33
ROUTE         2     1.220     R19C19B.F0 to     R21C20C.A0 K00/D01/sdiv15lto19_i_a2_18_0_a2_0_RNIM4JE8
CTOF_DEL    ---     0.452     R21C20C.A0 to     R21C20C.F0 K00/D01/SLICE_32
ROUTE         1     1.338     R21C20C.F0 to     R18C18A.A0 K00/D01/N_9_i
C0TOFCO_DE  ---     0.905     R18C18A.A0 to    R18C18A.FCO K00/D01/SLICE_0
ROUTE         1     0.000    R18C18A.FCO to    R18C18B.FCI K00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R18C18B.FCI to    R18C18B.FCO K00/D01/SLICE_11
ROUTE         1     0.000    R18C18B.FCO to    R18C18C.FCI K00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R18C18C.FCI to    R18C18C.FCO K00/D01/SLICE_10
ROUTE         1     0.000    R18C18C.FCO to    R18C18D.FCI K00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R18C18D.FCI to    R18C18D.FCO K00/D01/SLICE_9
ROUTE         1     0.000    R18C18D.FCO to    R18C19A.FCI K00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R18C19A.FCI to    R18C19A.FCO K00/D01/SLICE_8
ROUTE         1     0.000    R18C19A.FCO to    R18C19B.FCI K00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R18C19B.FCI to    R18C19B.FCO K00/D01/SLICE_7
ROUTE         1     0.000    R18C19B.FCO to    R18C19C.FCI K00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R18C19C.FCI to    R18C19C.FCO K00/D01/SLICE_6
ROUTE         1     0.000    R18C19C.FCO to    R18C19D.FCI K00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R18C19D.FCI to    R18C19D.FCO K00/D01/SLICE_5
ROUTE         1     0.000    R18C19D.FCO to    R18C20A.FCI K00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R18C20A.FCI to    R18C20A.FCO K00/D01/SLICE_4
ROUTE         1     0.000    R18C20A.FCO to    R18C20B.FCI K00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R18C20B.FCI to    R18C20B.FCO K00/D01/SLICE_3
ROUTE         1     0.000    R18C20B.FCO to    R18C20C.FCI K00/D01/un1_sdiv_cry_18
FCITOF1_DE  ---     0.569    R18C20C.FCI to     R18C20C.F1 K00/D01/SLICE_2
ROUTE         1     0.000     R18C20C.F1 to    R18C20C.DI1 K00/D01/un1_sdiv[21] (to K00/sclk)
                  --------
                   12.241   (44.6% logic, 55.4% route), 17 logic levels.

 Clock Skew Details: 

      Source Clock Path K00/D00/OSCInst0 to K00/D01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R18C19A.CLK K00/sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path K00/D00/OSCInst0 to K00/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R18C20C.CLK K00/sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 468.397ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              K00/D01/sdiv[18]  (from K00/sclk +)
   Destination:    FF         Data in        K00/D01/sdiv[18]  (to K00/sclk +)

   Delay:              12.222ns  (43.5% logic, 56.5% route), 16 logic levels.

 Constraint Details:

     12.222ns physical path delay K00/D01/SLICE_3 to K00/D01/SLICE_3 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 468.397ns

 Physical Path Details:

      Data path K00/D01/SLICE_3 to K00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C20B.CLK to     R18C20B.Q1 K00/D01/SLICE_3 (from K00/sclk)
ROUTE         6     2.008     R18C20B.Q1 to     R19C20D.A1 K00/D01/sdiv[18]
CTOF_DEL    ---     0.452     R19C20D.A1 to     R19C20D.F1 K00/D01/SLICE_34
ROUTE         4     0.900     R19C20D.F1 to     R19C20D.B0 K00/D01/sdiv_RNI0221[20]
CTOF_DEL    ---     0.452     R19C20D.B0 to     R19C20D.F0 K00/D01/SLICE_34
ROUTE         1     0.541     R19C20D.F0 to     R19C21B.D1 K00/D01/sdiv8lto20_i_a2_15_0_a2_1_RNI80C91
CTOF_DEL    ---     0.452     R19C21B.D1 to     R19C21B.F1 K00/D01/SLICE_30
ROUTE         1     0.904     R19C21B.F1 to     R19C19B.B0 K00/D01/sdiv_RNINOPC2[14]
CTOF_DEL    ---     0.452     R19C19B.B0 to     R19C19B.F0 K00/D01/SLICE_33
ROUTE         2     1.220     R19C19B.F0 to     R21C20C.A0 K00/D01/sdiv15lto19_i_a2_18_0_a2_0_RNIM4JE8
CTOF_DEL    ---     0.452     R21C20C.A0 to     R21C20C.F0 K00/D01/SLICE_32
ROUTE         1     1.338     R21C20C.F0 to     R18C18A.A0 K00/D01/N_9_i
C0TOFCO_DE  ---     0.905     R18C18A.A0 to    R18C18A.FCO K00/D01/SLICE_0
ROUTE         1     0.000    R18C18A.FCO to    R18C18B.FCI K00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R18C18B.FCI to    R18C18B.FCO K00/D01/SLICE_11
ROUTE         1     0.000    R18C18B.FCO to    R18C18C.FCI K00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R18C18C.FCI to    R18C18C.FCO K00/D01/SLICE_10
ROUTE         1     0.000    R18C18C.FCO to    R18C18D.FCI K00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R18C18D.FCI to    R18C18D.FCO K00/D01/SLICE_9
ROUTE         1     0.000    R18C18D.FCO to    R18C19A.FCI K00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R18C19A.FCI to    R18C19A.FCO K00/D01/SLICE_8
ROUTE         1     0.000    R18C19A.FCO to    R18C19B.FCI K00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R18C19B.FCI to    R18C19B.FCO K00/D01/SLICE_7
ROUTE         1     0.000    R18C19B.FCO to    R18C19C.FCI K00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R18C19C.FCI to    R18C19C.FCO K00/D01/SLICE_6
ROUTE         1     0.000    R18C19C.FCO to    R18C19D.FCI K00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R18C19D.FCI to    R18C19D.FCO K00/D01/SLICE_5
ROUTE         1     0.000    R18C19D.FCO to    R18C20A.FCI K00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R18C20A.FCI to    R18C20A.FCO K00/D01/SLICE_4
ROUTE         1     0.000    R18C20A.FCO to    R18C20B.FCI K00/D01/un1_sdiv_cry_16
FCITOF1_DE  ---     0.569    R18C20B.FCI to     R18C20B.F1 K00/D01/SLICE_3
ROUTE         1     0.000     R18C20B.F1 to    R18C20B.DI1 K00/D01/un1_sdiv[19] (to K00/sclk)
                  --------
                   12.222   (43.5% logic, 56.5% route), 16 logic levels.

 Clock Skew Details: 

      Source Clock Path K00/D00/OSCInst0 to K00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R18C20B.CLK K00/sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path K00/D00/OSCInst0 to K00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R18C20B.CLK K00/sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 468.430ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              K00/D01/sdiv[8]  (from K00/sclk +)
   Destination:    FF         Data in        K00/D01/sdiv[19]  (to K00/sclk +)

   Delay:              12.189ns  (44.3% logic, 55.7% route), 17 logic levels.

 Constraint Details:

     12.189ns physical path delay K00/D01/SLICE_8 to K00/D01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 468.430ns

 Physical Path Details:

      Data path K00/D01/SLICE_8 to K00/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C19A.CLK to     R18C19A.Q1 K00/D01/SLICE_8 (from K00/sclk)
ROUTE         2     1.640     R18C19A.Q1 to     R19C18D.B1 K00/D01/sdiv[8]
CTOF_DEL    ---     0.452     R19C18D.B1 to     R19C18D.F1 K00/D01/SLICE_44
ROUTE         1     0.854     R19C18D.F1 to     R19C18B.A1 K00/D01/sdiv15lto19_i_a2_18_0_a2_0_8
CTOF_DEL    ---     0.452     R19C18B.A1 to     R19C18B.F1 K00/D01/SLICE_38
ROUTE         3     0.878     R19C18B.F1 to     R19C19D.A0 K00/D01/sdiv15lto19_i_a2_18_0_a2_0
CTOF_DEL    ---     0.452     R19C19D.A0 to     R19C19D.F0 K00/D01/SLICE_23
ROUTE         1     0.854     R19C19D.F0 to     R19C19B.A0 K00/D01/un1_sdiv77_i_i_o2_2
CTOF_DEL    ---     0.452     R19C19B.A0 to     R19C19B.F0 K00/D01/SLICE_33
ROUTE         2     1.220     R19C19B.F0 to     R21C20C.A0 K00/D01/sdiv15lto19_i_a2_18_0_a2_0_RNIM4JE8
CTOF_DEL    ---     0.452     R21C20C.A0 to     R21C20C.F0 K00/D01/SLICE_32
ROUTE         1     1.338     R21C20C.F0 to     R18C18A.A0 K00/D01/N_9_i
C0TOFCO_DE  ---     0.905     R18C18A.A0 to    R18C18A.FCO K00/D01/SLICE_0
ROUTE         1     0.000    R18C18A.FCO to    R18C18B.FCI K00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R18C18B.FCI to    R18C18B.FCO K00/D01/SLICE_11
ROUTE         1     0.000    R18C18B.FCO to    R18C18C.FCI K00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R18C18C.FCI to    R18C18C.FCO K00/D01/SLICE_10
ROUTE         1     0.000    R18C18C.FCO to    R18C18D.FCI K00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R18C18D.FCI to    R18C18D.FCO K00/D01/SLICE_9
ROUTE         1     0.000    R18C18D.FCO to    R18C19A.FCI K00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R18C19A.FCI to    R18C19A.FCO K00/D01/SLICE_8
ROUTE         1     0.000    R18C19A.FCO to    R18C19B.FCI K00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R18C19B.FCI to    R18C19B.FCO K00/D01/SLICE_7
ROUTE         1     0.000    R18C19B.FCO to    R18C19C.FCI K00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R18C19C.FCI to    R18C19C.FCO K00/D01/SLICE_6
ROUTE         1     0.000    R18C19C.FCO to    R18C19D.FCI K00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R18C19D.FCI to    R18C19D.FCO K00/D01/SLICE_5
ROUTE         1     0.000    R18C19D.FCO to    R18C20A.FCI K00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R18C20A.FCI to    R18C20A.FCO K00/D01/SLICE_4
ROUTE         1     0.000    R18C20A.FCO to    R18C20B.FCI K00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R18C20B.FCI to    R18C20B.FCO K00/D01/SLICE_3
ROUTE         1     0.000    R18C20B.FCO to    R18C20C.FCI K00/D01/un1_sdiv_cry_18
FCITOF0_DE  ---     0.517    R18C20C.FCI to     R18C20C.F0 K00/D01/SLICE_2
ROUTE         1     0.000     R18C20C.F0 to    R18C20C.DI0 K00/D01/un1_sdiv[20] (to K00/sclk)
                  --------
                   12.189   (44.3% logic, 55.7% route), 17 logic levels.

 Clock Skew Details: 

      Source Clock Path K00/D00/OSCInst0 to K00/D01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R18C19A.CLK K00/sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path K00/D00/OSCInst0 to K00/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R18C20C.CLK K00/sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

Report:   79.290MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "K00/sclk" 2.080000 MHz ; |    2.080 MHz|   79.290 MHz|  18  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 4 clocks:

Clock Domain: clk0_c   Source: K00/D01/SLICE_14.Q0   Loads: 5
   No transfer within this clock domain is found

Clock Domain: K02/un1_aux88_i   Source: K02/SLICE_25.F0   Loads: 1
   No transfer within this clock domain is found

Clock Domain: K02/aux_0_sqmuxa   Source: K02/SLICE_13.F0   Loads: 5
   No transfer within this clock domain is found

Clock Domain: K00/sclk   Source: K00/D00/OSCInst0.OSC   Loads: 13
   Covered under: FREQUENCY NET "K00/sclk" 2.080000 MHz ;


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 3165 paths, 1 nets, and 237 connections (68.90% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.11.0.396.4
Thu Sep 19 11:17:01 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o key00_key0.twr -gui -msgset C:/Users/martin/Desktop/Arqui3cm2/PrimerParcial/project3CM2/key00/promote.xml key00_key0.ncd key00_key0.prf 
Design file:     key00_key0.ncd
Preference file: key00_key0.prf
Device,speed:    LCMXO2-7000HE,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

1 potential circuit loop found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "K00/sclk" 2.080000 MHz ;
            3165 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              K00/D01/sdiv[20]  (from K00/sclk +)
   Destination:    FF         Data in        K00/D01/sdiv[20]  (to K00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay K00/D01/SLICE_2 to K00/D01/SLICE_2 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path K00/D01/SLICE_2 to K00/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C20C.CLK to     R18C20C.Q1 K00/D01/SLICE_2 (from K00/sclk)
ROUTE         4     0.132     R18C20C.Q1 to     R18C20C.A1 K00/D01/sdiv[20]
CTOF_DEL    ---     0.101     R18C20C.A1 to     R18C20C.F1 K00/D01/SLICE_2
ROUTE         1     0.000     R18C20C.F1 to    R18C20C.DI1 K00/D01/un1_sdiv[21] (to K00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path K00/D00/OSCInst0 to K00/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R18C20C.CLK K00/sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path K00/D00/OSCInst0 to K00/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R18C20C.CLK K00/sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              K00/D01/sdiv[1]  (from K00/sclk +)
   Destination:    FF         Data in        K00/D01/sdiv[1]  (to K00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay K00/D01/SLICE_11 to K00/D01/SLICE_11 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path K00/D01/SLICE_11 to K00/D01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C18B.CLK to     R18C18B.Q0 K00/D01/SLICE_11 (from K00/sclk)
ROUTE         2     0.132     R18C18B.Q0 to     R18C18B.A0 K00/D01/sdiv[1]
CTOF_DEL    ---     0.101     R18C18B.A0 to     R18C18B.F0 K00/D01/SLICE_11
ROUTE         1     0.000     R18C18B.F0 to    R18C18B.DI0 K00/D01/un1_sdiv[2] (to K00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path K00/D00/OSCInst0 to K00/D01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R18C18B.CLK K00/sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path K00/D00/OSCInst0 to K00/D01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R18C18B.CLK K00/sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              K00/D01/sdiv[8]  (from K00/sclk +)
   Destination:    FF         Data in        K00/D01/sdiv[8]  (to K00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay K00/D01/SLICE_8 to K00/D01/SLICE_8 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path K00/D01/SLICE_8 to K00/D01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C19A.CLK to     R18C19A.Q1 K00/D01/SLICE_8 (from K00/sclk)
ROUTE         2     0.132     R18C19A.Q1 to     R18C19A.A1 K00/D01/sdiv[8]
CTOF_DEL    ---     0.101     R18C19A.A1 to     R18C19A.F1 K00/D01/SLICE_8
ROUTE         1     0.000     R18C19A.F1 to    R18C19A.DI1 K00/D01/un1_sdiv[9] (to K00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path K00/D00/OSCInst0 to K00/D01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R18C19A.CLK K00/sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path K00/D00/OSCInst0 to K00/D01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R18C19A.CLK K00/sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              K00/D01/sdiv[12]  (from K00/sclk +)
   Destination:    FF         Data in        K00/D01/sdiv[12]  (to K00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay K00/D01/SLICE_6 to K00/D01/SLICE_6 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path K00/D01/SLICE_6 to K00/D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C19C.CLK to     R18C19C.Q1 K00/D01/SLICE_6 (from K00/sclk)
ROUTE         2     0.132     R18C19C.Q1 to     R18C19C.A1 K00/D01/sdiv[12]
CTOF_DEL    ---     0.101     R18C19C.A1 to     R18C19C.F1 K00/D01/SLICE_6
ROUTE         1     0.000     R18C19C.F1 to    R18C19C.DI1 K00/D01/un1_sdiv[13] (to K00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path K00/D00/OSCInst0 to K00/D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R18C19C.CLK K00/sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path K00/D00/OSCInst0 to K00/D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R18C19C.CLK K00/sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              K00/D01/sdiv[13]  (from K00/sclk +)
   Destination:    FF         Data in        K00/D01/sdiv[13]  (to K00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay K00/D01/SLICE_5 to K00/D01/SLICE_5 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path K00/D01/SLICE_5 to K00/D01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C19D.CLK to     R18C19D.Q0 K00/D01/SLICE_5 (from K00/sclk)
ROUTE         5     0.132     R18C19D.Q0 to     R18C19D.A0 K00/D01/sdiv[13]
CTOF_DEL    ---     0.101     R18C19D.A0 to     R18C19D.F0 K00/D01/SLICE_5
ROUTE         1     0.000     R18C19D.F0 to    R18C19D.DI0 K00/D01/un1_sdiv[14] (to K00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path K00/D00/OSCInst0 to K00/D01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R18C19D.CLK K00/sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path K00/D00/OSCInst0 to K00/D01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R18C19D.CLK K00/sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              K00/D01/sdiv[14]  (from K00/sclk +)
   Destination:    FF         Data in        K00/D01/sdiv[14]  (to K00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay K00/D01/SLICE_5 to K00/D01/SLICE_5 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path K00/D01/SLICE_5 to K00/D01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C19D.CLK to     R18C19D.Q1 K00/D01/SLICE_5 (from K00/sclk)
ROUTE         6     0.132     R18C19D.Q1 to     R18C19D.A1 K00/D01/sdiv[14]
CTOF_DEL    ---     0.101     R18C19D.A1 to     R18C19D.F1 K00/D01/SLICE_5
ROUTE         1     0.000     R18C19D.F1 to    R18C19D.DI1 K00/D01/un1_sdiv[15] (to K00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path K00/D00/OSCInst0 to K00/D01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R18C19D.CLK K00/sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path K00/D00/OSCInst0 to K00/D01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R18C19D.CLK K00/sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              K00/D01/sdiv[10]  (from K00/sclk +)
   Destination:    FF         Data in        K00/D01/sdiv[10]  (to K00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay K00/D01/SLICE_7 to K00/D01/SLICE_7 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path K00/D01/SLICE_7 to K00/D01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C19B.CLK to     R18C19B.Q1 K00/D01/SLICE_7 (from K00/sclk)
ROUTE         2     0.132     R18C19B.Q1 to     R18C19B.A1 K00/D01/sdiv[10]
CTOF_DEL    ---     0.101     R18C19B.A1 to     R18C19B.F1 K00/D01/SLICE_7
ROUTE         1     0.000     R18C19B.F1 to    R18C19B.DI1 K00/D01/un1_sdiv[11] (to K00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path K00/D00/OSCInst0 to K00/D01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R18C19B.CLK K00/sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path K00/D00/OSCInst0 to K00/D01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R18C19B.CLK K00/sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              K00/D01/oscout  (from K00/sclk +)
   Destination:    FF         Data in        K00/D01/oscout  (to K00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay K00/D01/SLICE_14 to K00/D01/SLICE_14 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path K00/D01/SLICE_14 to K00/D01/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C20B.CLK to     R21C20B.Q0 K00/D01/SLICE_14 (from K00/sclk)
ROUTE         5     0.132     R21C20B.Q0 to     R21C20B.A0 clk0_c
CTOF_DEL    ---     0.101     R21C20B.A0 to     R21C20B.F0 K00/D01/SLICE_14
ROUTE         1     0.000     R21C20B.F0 to    R21C20B.DI0 K00/D01/oscout_0 (to K00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path K00/D00/OSCInst0 to K00/D01/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R21C20B.CLK K00/sclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path K00/D00/OSCInst0 to K00/D01/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R21C20B.CLK K00/sclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              K00/D01/sdiv[4]  (from K00/sclk +)
   Destination:    FF         Data in        K00/D01/sdiv[4]  (to K00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay K00/D01/SLICE_10 to K00/D01/SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path K00/D01/SLICE_10 to K00/D01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C18C.CLK to     R18C18C.Q1 K00/D01/SLICE_10 (from K00/sclk)
ROUTE         2     0.132     R18C18C.Q1 to     R18C18C.A1 K00/D01/sdiv[4]
CTOF_DEL    ---     0.101     R18C18C.A1 to     R18C18C.F1 K00/D01/SLICE_10
ROUTE         1     0.000     R18C18C.F1 to    R18C18C.DI1 K00/D01/un1_sdiv[5] (to K00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path K00/D00/OSCInst0 to K00/D01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R18C18C.CLK K00/sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path K00/D00/OSCInst0 to K00/D01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R18C18C.CLK K00/sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              K00/D01/sdiv[15]  (from K00/sclk +)
   Destination:    FF         Data in        K00/D01/sdiv[15]  (to K00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay K00/D01/SLICE_4 to K00/D01/SLICE_4 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path K00/D01/SLICE_4 to K00/D01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C20A.CLK to     R18C20A.Q0 K00/D01/SLICE_4 (from K00/sclk)
ROUTE         5     0.132     R18C20A.Q0 to     R18C20A.A0 K00/D01/sdiv[15]
CTOF_DEL    ---     0.101     R18C20A.A0 to     R18C20A.F0 K00/D01/SLICE_4
ROUTE         1     0.000     R18C20A.F0 to    R18C20A.DI0 K00/D01/un1_sdiv[16] (to K00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path K00/D00/OSCInst0 to K00/D01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R18C20A.CLK K00/sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path K00/D00/OSCInst0 to K00/D01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R18C20A.CLK K00/sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "K00/sclk" 2.080000 MHz ; |     0.000 ns|     0.379 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 4 clocks:

Clock Domain: clk0_c   Source: K00/D01/SLICE_14.Q0   Loads: 5
   No transfer within this clock domain is found

Clock Domain: K02/un1_aux88_i   Source: K02/SLICE_25.F0   Loads: 1
   No transfer within this clock domain is found

Clock Domain: K02/aux_0_sqmuxa   Source: K02/SLICE_13.F0   Loads: 5
   No transfer within this clock domain is found

Clock Domain: K00/sclk   Source: K00/D00/OSCInst0.OSC   Loads: 13
   Covered under: FREQUENCY NET "K00/sclk" 2.080000 MHz ;


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 3165 paths, 1 nets, and 237 connections (68.90% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

