

Implementation tool: Xilinx Vivado v.2023.2
Project:             BACKPROP
Solution:            solution0
Device target:       xcu50-fsvh2104-2-e
Report date:         Wed Jul 02 18:15:48 -03 2025

#=== Post-Implementation Resource usage ===
SLICE:            0
LUT:          14779
FF:           11292
DSP:             48
BRAM:             6
URAM:             1
LATCH:            0
SRL:            220
CLB:           2958

#=== Final timing ===
CP required:                     8.000
CP achieved post-synthesis:      5.022
CP achieved post-implementation: 6.399
Timing met
