{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 10 23:28:29 2009 " "Info: Processing started: Tue Nov 10 23:28:29 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off E2PROM -c E2PROM --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off E2PROM -c E2PROM --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "sys_clk " "Info: Assuming node \"sys_clk\" is an undefined clock" {  } { { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/75_read/RTL/E2PROM.v" 47 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "sys_clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "21 " "Warning: Found 21 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clk_25m " "Info: Detected ripple clock \"clk_25m\" as buffer" {  } { { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/75_read/RTL/E2PROM.v" 89 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_25m" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "clk_25m_2 " "Info: Detected ripple clock \"clk_25m_2\" as buffer" {  } { { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/75_read/RTL/E2PROM.v" 90 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_25m_2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "clk_25m_4 " "Info: Detected ripple clock \"clk_25m_4\" as buffer" {  } { { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/75_read/RTL/E2PROM.v" 91 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_25m_4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "clk_25m_8 " "Info: Detected ripple clock \"clk_25m_8\" as buffer" {  } { { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/75_read/RTL/E2PROM.v" 92 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_25m_8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "clk_25m_16~reg0 " "Info: Detected ripple clock \"clk_25m_16~reg0\" as buffer" {  } { { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/75_read/RTL/E2PROM.v" 185 0 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_25m_16~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "LessThan4~94 " "Info: Detected gated clock \"LessThan4~94\" as buffer" {  } { { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/75_read/RTL/E2PROM.v" 214 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "LessThan4~94" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "LessThan4~95 " "Info: Detected gated clock \"LessThan4~95\" as buffer" {  } { { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/75_read/RTL/E2PROM.v" 214 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "LessThan4~95" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "LessThan3~66 " "Info: Detected gated clock \"LessThan3~66\" as buffer" {  } { { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/75_read/RTL/E2PROM.v" 214 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "LessThan3~66" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "clk_50k " "Info: Detected ripple clock \"clk_50k\" as buffer" {  } { { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/75_read/RTL/E2PROM.v" 72 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_50k" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "clk_sclk~25 " "Info: Detected gated clock \"clk_sclk~25\" as buffer" {  } { { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/75_read/RTL/E2PROM.v" 53 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_sclk~25" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "clk_sclk~0 " "Info: Detected gated clock \"clk_sclk~0\" as buffer" {  } { { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/75_read/RTL/E2PROM.v" 53 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_sclk~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "LessThan3~65 " "Info: Detected gated clock \"LessThan3~65\" as buffer" {  } { { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/75_read/RTL/E2PROM.v" 214 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "LessThan3~65" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "counter\[0\] " "Info: Detected ripple clock \"counter\[0\]\" as buffer" {  } { { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/75_read/RTL/E2PROM.v" 286 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "counter\[1\] " "Info: Detected ripple clock \"counter\[1\]\" as buffer" {  } { { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/75_read/RTL/E2PROM.v" 286 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "counter\[2\] " "Info: Detected ripple clock \"counter\[2\]\" as buffer" {  } { { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/75_read/RTL/E2PROM.v" 286 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "counter\[5\] " "Info: Detected ripple clock \"counter\[5\]\" as buffer" {  } { { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/75_read/RTL/E2PROM.v" 286 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "counter\[3\] " "Info: Detected ripple clock \"counter\[3\]\" as buffer" {  } { { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/75_read/RTL/E2PROM.v" 286 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "counter\[6\] " "Info: Detected ripple clock \"counter\[6\]\" as buffer" {  } { { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/75_read/RTL/E2PROM.v" 286 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "counter\[7\] " "Info: Detected ripple clock \"counter\[7\]\" as buffer" {  } { { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/75_read/RTL/E2PROM.v" 286 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "clk_200k " "Info: Detected ripple clock \"clk_200k\" as buffer" {  } { { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/75_read/RTL/E2PROM.v" 74 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_200k" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "counter\[4\] " "Info: Detected ripple clock \"counter\[4\]\" as buffer" {  } { { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/75_read/RTL/E2PROM.v" 286 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "sys_clk register counter\[3\] register ack_2~reg0 134.03 MHz 7.461 ns Internal " "Info: Clock \"sys_clk\" has Internal fmax of 134.03 MHz between source register \"counter\[3\]\" and destination register \"ack_2~reg0\" (period= 7.461 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.719 ns + Longest register register " "Info: + Longest register to register delay is 4.719 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter\[3\] 1 REG LCFF_X8_Y3_N11 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X8_Y3_N11; Fanout = 15; REG Node = 'counter\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[3] } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/75_read/RTL/E2PROM.v" 286 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.539 ns) + CELL(0.651 ns) 1.190 ns WideOr6~847 2 COMB LCCOMB_X8_Y3_N24 2 " "Info: 2: + IC(0.539 ns) + CELL(0.651 ns) = 1.190 ns; Loc. = LCCOMB_X8_Y3_N24; Fanout = 2; COMB Node = 'WideOr6~847'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.190 ns" { counter[3] WideOr6~847 } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/75_read/RTL/E2PROM.v" 477 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.706 ns) + CELL(0.615 ns) 2.511 ns WideOr6~849 3 COMB LCCOMB_X7_Y3_N8 1 " "Info: 3: + IC(0.706 ns) + CELL(0.615 ns) = 2.511 ns; Loc. = LCCOMB_X7_Y3_N8; Fanout = 1; COMB Node = 'WideOr6~849'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.321 ns" { WideOr6~847 WideOr6~849 } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/75_read/RTL/E2PROM.v" 477 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(0.370 ns) 3.258 ns altera_auto_signaltap_0_enable_signaltap_lcell 4 COMB LCCOMB_X7_Y3_N16 6 " "Info: 4: + IC(0.377 ns) + CELL(0.370 ns) = 3.258 ns; Loc. = LCCOMB_X7_Y3_N16; Fanout = 6; COMB Node = 'altera_auto_signaltap_0_enable_signaltap_lcell'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.747 ns" { WideOr6~849 altera_auto_signaltap_0_enable_signaltap_lcell } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.383 ns) + CELL(0.366 ns) 4.007 ns altera_auto_signaltap_0_sda_port_signaltap_lcell 5 COMB LCCOMB_X7_Y3_N22 8 " "Info: 5: + IC(0.383 ns) + CELL(0.366 ns) = 4.007 ns; Loc. = LCCOMB_X7_Y3_N22; Fanout = 8; COMB Node = 'altera_auto_signaltap_0_sda_port_signaltap_lcell'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.749 ns" { altera_auto_signaltap_0_enable_signaltap_lcell altera_auto_signaltap_0_sda_port_signaltap_lcell } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.398 ns) + CELL(0.206 ns) 4.611 ns ack_2~89 6 COMB LCCOMB_X7_Y3_N10 1 " "Info: 6: + IC(0.398 ns) + CELL(0.206 ns) = 4.611 ns; Loc. = LCCOMB_X7_Y3_N10; Fanout = 1; COMB Node = 'ack_2~89'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.604 ns" { altera_auto_signaltap_0_sda_port_signaltap_lcell ack_2~89 } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/75_read/RTL/E2PROM.v" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.719 ns ack_2~reg0 7 REG LCFF_X7_Y3_N11 3 " "Info: 7: + IC(0.000 ns) + CELL(0.108 ns) = 4.719 ns; Loc. = LCFF_X7_Y3_N11; Fanout = 3; REG Node = 'ack_2~reg0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ack_2~89 ack_2~reg0 } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/75_read/RTL/E2PROM.v" 563 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.316 ns ( 49.08 % ) " "Info: Total cell delay = 2.316 ns ( 49.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.403 ns ( 50.92 % ) " "Info: Total interconnect delay = 2.403 ns ( 50.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.719 ns" { counter[3] WideOr6~847 WideOr6~849 altera_auto_signaltap_0_enable_signaltap_lcell altera_auto_signaltap_0_sda_port_signaltap_lcell ack_2~89 ack_2~reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.719 ns" { counter[3] {} WideOr6~847 {} WideOr6~849 {} altera_auto_signaltap_0_enable_signaltap_lcell {} altera_auto_signaltap_0_sda_port_signaltap_lcell {} ack_2~89 {} ack_2~reg0 {} } { 0.000ns 0.539ns 0.706ns 0.377ns 0.383ns 0.398ns 0.000ns } { 0.000ns 0.651ns 0.615ns 0.370ns 0.366ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.478 ns - Smallest " "Info: - Smallest clock skew is -2.478 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sys_clk destination 2.746 ns + Shortest register " "Info: + Shortest clock path from clock \"sys_clk\" to destination register is 2.746 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns sys_clk 1 CLK PIN_17 4 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 4; CLK Node = 'sys_clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/75_read/RTL/E2PROM.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns sys_clk~clkctrl 2 COMB CLKCTRL_G2 46 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 46; COMB Node = 'sys_clk~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { sys_clk sys_clk~clkctrl } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/75_read/RTL/E2PROM.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.666 ns) 2.746 ns ack_2~reg0 3 REG LCFF_X7_Y3_N11 3 " "Info: 3: + IC(0.837 ns) + CELL(0.666 ns) = 2.746 ns; Loc. = LCFF_X7_Y3_N11; Fanout = 3; REG Node = 'ack_2~reg0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.503 ns" { sys_clk~clkctrl ack_2~reg0 } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/75_read/RTL/E2PROM.v" 563 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.31 % ) " "Info: Total cell delay = 1.766 ns ( 64.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.980 ns ( 35.69 % ) " "Info: Total interconnect delay = 0.980 ns ( 35.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.746 ns" { sys_clk sys_clk~clkctrl ack_2~reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.746 ns" { sys_clk {} sys_clk~combout {} sys_clk~clkctrl {} ack_2~reg0 {} } { 0.000ns 0.000ns 0.143ns 0.837ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sys_clk source 5.224 ns - Longest register " "Info: - Longest clock path from clock \"sys_clk\" to source register is 5.224 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns sys_clk 1 CLK PIN_17 4 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 4; CLK Node = 'sys_clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/75_read/RTL/E2PROM.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.429 ns) + CELL(0.970 ns) 3.499 ns clk_200k 2 REG LCFF_X10_Y3_N9 11 " "Info: 2: + IC(1.429 ns) + CELL(0.970 ns) = 3.499 ns; Loc. = LCFF_X10_Y3_N9; Fanout = 11; REG Node = 'clk_200k'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.399 ns" { sys_clk clk_200k } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/75_read/RTL/E2PROM.v" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.059 ns) + CELL(0.666 ns) 5.224 ns counter\[3\] 3 REG LCFF_X8_Y3_N11 15 " "Info: 3: + IC(1.059 ns) + CELL(0.666 ns) = 5.224 ns; Loc. = LCFF_X8_Y3_N11; Fanout = 15; REG Node = 'counter\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.725 ns" { clk_200k counter[3] } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/75_read/RTL/E2PROM.v" 286 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 52.37 % ) " "Info: Total cell delay = 2.736 ns ( 52.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.488 ns ( 47.63 % ) " "Info: Total interconnect delay = 2.488 ns ( 47.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.224 ns" { sys_clk clk_200k counter[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.224 ns" { sys_clk {} sys_clk~combout {} clk_200k {} counter[3] {} } { 0.000ns 0.000ns 1.429ns 1.059ns } { 0.000ns 1.100ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.746 ns" { sys_clk sys_clk~clkctrl ack_2~reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.746 ns" { sys_clk {} sys_clk~combout {} sys_clk~clkctrl {} ack_2~reg0 {} } { 0.000ns 0.000ns 0.143ns 0.837ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.224 ns" { sys_clk clk_200k counter[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.224 ns" { sys_clk {} sys_clk~combout {} clk_200k {} counter[3] {} } { 0.000ns 0.000ns 1.429ns 1.059ns } { 0.000ns 1.100ns 0.970ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/75_read/RTL/E2PROM.v" 286 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/75_read/RTL/E2PROM.v" 563 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.719 ns" { counter[3] WideOr6~847 WideOr6~849 altera_auto_signaltap_0_enable_signaltap_lcell altera_auto_signaltap_0_sda_port_signaltap_lcell ack_2~89 ack_2~reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.719 ns" { counter[3] {} WideOr6~847 {} WideOr6~849 {} altera_auto_signaltap_0_enable_signaltap_lcell {} altera_auto_signaltap_0_sda_port_signaltap_lcell {} ack_2~89 {} ack_2~reg0 {} } { 0.000ns 0.539ns 0.706ns 0.377ns 0.383ns 0.398ns 0.000ns } { 0.000ns 0.651ns 0.615ns 0.370ns 0.366ns 0.206ns 0.108ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.746 ns" { sys_clk sys_clk~clkctrl ack_2~reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.746 ns" { sys_clk {} sys_clk~combout {} sys_clk~clkctrl {} ack_2~reg0 {} } { 0.000ns 0.000ns 0.143ns 0.837ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.224 ns" { sys_clk clk_200k counter[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.224 ns" { sys_clk {} sys_clk~combout {} clk_200k {} counter[3] {} } { 0.000ns 0.000ns 1.429ns 1.059ns } { 0.000ns 1.100ns 0.970ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "altera_internal_jtag~TCKUTAP register sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[3\] register sld_hub:sld_hub_inst\|hub_tdo_reg 96.67 MHz 10.344 ns Internal " "Info: Clock \"altera_internal_jtag~TCKUTAP\" has Internal fmax of 96.67 MHz between source register \"sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[3\]\" and destination register \"sld_hub:sld_hub_inst\|hub_tdo_reg\" (period= 10.344 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.889 ns + Longest register register " "Info: + Longest register to register delay is 4.889 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[3\] 1 REG LCFF_X12_Y13_N9 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X12_Y13_N9; Fanout = 10; REG Node = 'sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[3] } "NODE_NAME" } } { "../../../../../altera/72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" 1163 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.255 ns) + CELL(0.615 ns) 1.870 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|crc_rom_sr_ena~31 2 COMB LCCOMB_X13_Y10_N2 4 " "Info: 2: + IC(1.255 ns) + CELL(0.615 ns) = 1.870 ns; Loc. = LCCOMB_X13_Y10_N2; Fanout = 4; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|crc_rom_sr_ena~31'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.870 ns" { sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[3] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|crc_rom_sr_ena~31 } "NODE_NAME" } } { "../../../../../altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "C:/altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" 803 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.392 ns) + CELL(0.206 ns) 2.468 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|status_shift_enable~55 3 COMB LCCOMB_X13_Y10_N10 18 " "Info: 3: + IC(0.392 ns) + CELL(0.206 ns) = 2.468 ns; Loc. = LCCOMB_X13_Y10_N10; Fanout = 18; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|status_shift_enable~55'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.598 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|crc_rom_sr_ena~31 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~55 } "NODE_NAME" } } { "../../../../../altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "C:/altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" 831 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.206 ns) 3.044 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~425 4 COMB LCCOMB_X13_Y10_N22 1 " "Info: 4: + IC(0.370 ns) + CELL(0.206 ns) = 3.044 ns; Loc. = LCCOMB_X13_Y10_N22; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~425'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.576 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~55 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~425 } "NODE_NAME" } } { "../../../../../altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "C:/altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" 512 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.378 ns) + CELL(0.206 ns) 3.628 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~428 5 COMB LCCOMB_X13_Y10_N6 1 " "Info: 5: + IC(0.378 ns) + CELL(0.206 ns) = 3.628 ns; Loc. = LCCOMB_X13_Y10_N6; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~428'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.584 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~425 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~428 } "NODE_NAME" } } { "../../../../../altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "C:/altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" 512 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.206 ns) 4.197 ns sld_hub:sld_hub_inst\|hub_tdo_reg~294 6 COMB LCCOMB_X13_Y10_N18 1 " "Info: 6: + IC(0.363 ns) + CELL(0.206 ns) = 4.197 ns; Loc. = LCCOMB_X13_Y10_N18; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg~294'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.569 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~428 sld_hub:sld_hub_inst|hub_tdo_reg~294 } "NODE_NAME" } } { "../../../../../altera/72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.378 ns) + CELL(0.206 ns) 4.781 ns sld_hub:sld_hub_inst\|hub_tdo_reg~295 7 COMB LCCOMB_X13_Y10_N8 1 " "Info: 7: + IC(0.378 ns) + CELL(0.206 ns) = 4.781 ns; Loc. = LCCOMB_X13_Y10_N8; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg~295'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.584 ns" { sld_hub:sld_hub_inst|hub_tdo_reg~294 sld_hub:sld_hub_inst|hub_tdo_reg~295 } "NODE_NAME" } } { "../../../../../altera/72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.889 ns sld_hub:sld_hub_inst\|hub_tdo_reg 8 REG LCFF_X13_Y10_N9 2 " "Info: 8: + IC(0.000 ns) + CELL(0.108 ns) = 4.889 ns; Loc. = LCFF_X13_Y10_N9; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { sld_hub:sld_hub_inst|hub_tdo_reg~295 sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "../../../../../altera/72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.753 ns ( 35.86 % ) " "Info: Total cell delay = 1.753 ns ( 35.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.136 ns ( 64.14 % ) " "Info: Total interconnect delay = 3.136 ns ( 64.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.889 ns" { sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[3] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|crc_rom_sr_ena~31 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~55 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~425 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~428 sld_hub:sld_hub_inst|hub_tdo_reg~294 sld_hub:sld_hub_inst|hub_tdo_reg~295 sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.889 ns" { sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[3] {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|crc_rom_sr_ena~31 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~55 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~425 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~428 {} sld_hub:sld_hub_inst|hub_tdo_reg~294 {} sld_hub:sld_hub_inst|hub_tdo_reg~295 {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 1.255ns 0.392ns 0.370ns 0.378ns 0.363ns 0.378ns 0.000ns } { 0.000ns 0.615ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.019 ns - Smallest " "Info: - Smallest clock skew is -0.019 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 5.316 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 5.316 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y7_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y7_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.811 ns) + CELL(0.000 ns) 3.811 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G1 734 " "Info: 2: + IC(3.811 ns) + CELL(0.000 ns) = 3.811 ns; Loc. = CLKCTRL_G1; Fanout = 734; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.811 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.839 ns) + CELL(0.666 ns) 5.316 ns sld_hub:sld_hub_inst\|hub_tdo_reg 3 REG LCFF_X13_Y10_N9 2 " "Info: 3: + IC(0.839 ns) + CELL(0.666 ns) = 5.316 ns; Loc. = LCFF_X13_Y10_N9; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.505 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "../../../../../altera/72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 12.53 % ) " "Info: Total cell delay = 0.666 ns ( 12.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.650 ns ( 87.47 % ) " "Info: Total interconnect delay = 4.650 ns ( 87.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.316 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.316 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 3.811ns 0.839ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 5.335 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 5.335 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y7_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y7_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.811 ns) + CELL(0.000 ns) 3.811 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G1 734 " "Info: 2: + IC(3.811 ns) + CELL(0.000 ns) = 3.811 ns; Loc. = CLKCTRL_G1; Fanout = 734; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.811 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.858 ns) + CELL(0.666 ns) 5.335 ns sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[3\] 3 REG LCFF_X12_Y13_N9 10 " "Info: 3: + IC(0.858 ns) + CELL(0.666 ns) = 5.335 ns; Loc. = LCFF_X12_Y13_N9; Fanout = 10; REG Node = 'sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.524 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[3] } "NODE_NAME" } } { "../../../../../altera/72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" 1163 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 12.48 % ) " "Info: Total cell delay = 0.666 ns ( 12.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.669 ns ( 87.52 % ) " "Info: Total interconnect delay = 4.669 ns ( 87.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.335 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.335 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[3] {} } { 0.000ns 3.811ns 0.858ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.316 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.316 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 3.811ns 0.839ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.335 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.335 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[3] {} } { 0.000ns 3.811ns 0.858ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "../../../../../altera/72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" 1163 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "../../../../../altera/72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "../../../../../altera/72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" 1163 -1 0 } } { "../../../../../altera/72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.889 ns" { sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[3] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|crc_rom_sr_ena~31 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~55 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~425 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~428 sld_hub:sld_hub_inst|hub_tdo_reg~294 sld_hub:sld_hub_inst|hub_tdo_reg~295 sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.889 ns" { sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[3] {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|crc_rom_sr_ena~31 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~55 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~425 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~428 {} sld_hub:sld_hub_inst|hub_tdo_reg~294 {} sld_hub:sld_hub_inst|hub_tdo_reg~295 {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 1.255ns 0.392ns 0.370ns 0.378ns 0.363ns 0.378ns 0.000ns } { 0.000ns 0.615ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.316 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.316 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 3.811ns 0.839ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.335 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.335 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[3] {} } { 0.000ns 3.811ns 0.858ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "sys_clk 198 " "Warning: Circuit may not operate. Detected 198 non-operational path(s) clocked by clock \"sys_clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "counter_enable\[16\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[38\] sys_clk 9.57 ns " "Info: Found hold time violation between source  pin or register \"counter_enable\[16\]\" and destination pin or register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[38\]\" for clock \"sys_clk\" (Hold time is 9.57 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "11.016 ns + Largest " "Info: + Largest clock skew is 11.016 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sys_clk destination 13.753 ns + Longest register " "Info: + Longest clock path from clock \"sys_clk\" to destination register is 13.753 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns sys_clk 1 CLK PIN_17 4 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 4; CLK Node = 'sys_clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/75_read/RTL/E2PROM.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.500 ns) + CELL(0.970 ns) 3.570 ns clk_25m 2 REG LCFF_X12_Y3_N1 2 " "Info: 2: + IC(1.500 ns) + CELL(0.970 ns) = 3.570 ns; Loc. = LCFF_X12_Y3_N1; Fanout = 2; REG Node = 'clk_25m'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { sys_clk clk_25m } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/75_read/RTL/E2PROM.v" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.790 ns) + CELL(0.970 ns) 6.330 ns clk_25m_2 3 REG LCFF_X24_Y3_N1 2 " "Info: 3: + IC(1.790 ns) + CELL(0.970 ns) = 6.330 ns; Loc. = LCFF_X24_Y3_N1; Fanout = 2; REG Node = 'clk_25m_2'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.760 ns" { clk_25m clk_25m_2 } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/75_read/RTL/E2PROM.v" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.970 ns) 7.687 ns clk_25m_4 4 REG LCFF_X24_Y3_N17 2 " "Info: 4: + IC(0.387 ns) + CELL(0.970 ns) = 7.687 ns; Loc. = LCFF_X24_Y3_N17; Fanout = 2; REG Node = 'clk_25m_4'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.357 ns" { clk_25m_2 clk_25m_4 } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/75_read/RTL/E2PROM.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.464 ns) + CELL(0.970 ns) 10.121 ns clk_25m_8 5 REG LCFF_X27_Y7_N13 2 " "Info: 5: + IC(1.464 ns) + CELL(0.970 ns) = 10.121 ns; Loc. = LCFF_X27_Y7_N13; Fanout = 2; REG Node = 'clk_25m_8'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.434 ns" { clk_25m_4 clk_25m_8 } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/75_read/RTL/E2PROM.v" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.389 ns) + CELL(0.970 ns) 11.480 ns clk_25m_16~reg0 6 REG LCFF_X27_Y7_N7 4 " "Info: 6: + IC(0.389 ns) + CELL(0.970 ns) = 11.480 ns; Loc. = LCFF_X27_Y7_N7; Fanout = 4; REG Node = 'clk_25m_16~reg0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.359 ns" { clk_25m_8 clk_25m_16~reg0 } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/75_read/RTL/E2PROM.v" 185 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.775 ns) + CELL(0.000 ns) 12.255 ns clk_25m_16~reg0clkctrl 7 COMB CLKCTRL_G4 1051 " "Info: 7: + IC(0.775 ns) + CELL(0.000 ns) = 12.255 ns; Loc. = CLKCTRL_G4; Fanout = 1051; COMB Node = 'clk_25m_16~reg0clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.775 ns" { clk_25m_16~reg0 clk_25m_16~reg0clkctrl } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/75_read/RTL/E2PROM.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 13.753 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[38\] 8 REG LCFF_X14_Y4_N7 1 " "Info: 8: + IC(0.832 ns) + CELL(0.666 ns) = 13.753 ns; Loc. = LCFF_X14_Y4_N7; Fanout = 1; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[38\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { clk_25m_16~reg0clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[38] } "NODE_NAME" } } { "../../../../../altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "C:/altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" 939 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.616 ns ( 48.11 % ) " "Info: Total cell delay = 6.616 ns ( 48.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.137 ns ( 51.89 % ) " "Info: Total interconnect delay = 7.137 ns ( 51.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "13.753 ns" { sys_clk clk_25m clk_25m_2 clk_25m_4 clk_25m_8 clk_25m_16~reg0 clk_25m_16~reg0clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[38] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "13.753 ns" { sys_clk {} sys_clk~combout {} clk_25m {} clk_25m_2 {} clk_25m_4 {} clk_25m_8 {} clk_25m_16~reg0 {} clk_25m_16~reg0clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[38] {} } { 0.000ns 0.000ns 1.500ns 1.790ns 0.387ns 1.464ns 0.389ns 0.775ns 0.832ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sys_clk source 2.737 ns - Shortest register " "Info: - Shortest clock path from clock \"sys_clk\" to source register is 2.737 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns sys_clk 1 CLK PIN_17 4 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 4; CLK Node = 'sys_clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/75_read/RTL/E2PROM.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns sys_clk~clkctrl 2 COMB CLKCTRL_G2 46 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 46; COMB Node = 'sys_clk~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { sys_clk sys_clk~clkctrl } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/75_read/RTL/E2PROM.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.828 ns) + CELL(0.666 ns) 2.737 ns counter_enable\[16\] 3 REG LCFF_X15_Y4_N1 6 " "Info: 3: + IC(0.828 ns) + CELL(0.666 ns) = 2.737 ns; Loc. = LCFF_X15_Y4_N1; Fanout = 6; REG Node = 'counter_enable\[16\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { sys_clk~clkctrl counter_enable[16] } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/75_read/RTL/E2PROM.v" 262 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.52 % ) " "Info: Total cell delay = 1.766 ns ( 64.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.971 ns ( 35.48 % ) " "Info: Total interconnect delay = 0.971 ns ( 35.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.737 ns" { sys_clk sys_clk~clkctrl counter_enable[16] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.737 ns" { sys_clk {} sys_clk~combout {} sys_clk~clkctrl {} counter_enable[16] {} } { 0.000ns 0.000ns 0.143ns 0.828ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "13.753 ns" { sys_clk clk_25m clk_25m_2 clk_25m_4 clk_25m_8 clk_25m_16~reg0 clk_25m_16~reg0clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[38] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "13.753 ns" { sys_clk {} sys_clk~combout {} clk_25m {} clk_25m_2 {} clk_25m_4 {} clk_25m_8 {} clk_25m_16~reg0 {} clk_25m_16~reg0clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[38] {} } { 0.000ns 0.000ns 1.500ns 1.790ns 0.387ns 1.464ns 0.389ns 0.775ns 0.832ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.737 ns" { sys_clk sys_clk~clkctrl counter_enable[16] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.737 ns" { sys_clk {} sys_clk~combout {} sys_clk~clkctrl {} counter_enable[16] {} } { 0.000ns 0.000ns 0.143ns 0.828ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/75_read/RTL/E2PROM.v" 262 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.448 ns - Shortest register register " "Info: - Shortest register to register delay is 1.448 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter_enable\[16\] 1 REG LCFF_X15_Y4_N1 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y4_N1; Fanout = 6; REG Node = 'counter_enable\[16\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_enable[16] } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/75_read/RTL/E2PROM.v" 262 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.134 ns) + CELL(0.206 ns) 1.340 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[38\]~feeder 2 COMB LCCOMB_X14_Y4_N6 1 " "Info: 2: + IC(1.134 ns) + CELL(0.206 ns) = 1.340 ns; Loc. = LCCOMB_X14_Y4_N6; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[38\]~feeder'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.340 ns" { counter_enable[16] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[38]~feeder } "NODE_NAME" } } { "../../../../../altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "C:/altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" 939 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.448 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[38\] 3 REG LCFF_X14_Y4_N7 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.448 ns; Loc. = LCFF_X14_Y4_N7; Fanout = 1; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[38\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[38]~feeder sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[38] } "NODE_NAME" } } { "../../../../../altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "C:/altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" 939 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.314 ns ( 21.69 % ) " "Info: Total cell delay = 0.314 ns ( 21.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.134 ns ( 78.31 % ) " "Info: Total interconnect delay = 1.134 ns ( 78.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.448 ns" { counter_enable[16] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[38]~feeder sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[38] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "1.448 ns" { counter_enable[16] {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[38]~feeder {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[38] {} } { 0.000ns 1.134ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "../../../../../altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "C:/altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" 939 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "13.753 ns" { sys_clk clk_25m clk_25m_2 clk_25m_4 clk_25m_8 clk_25m_16~reg0 clk_25m_16~reg0clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[38] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "13.753 ns" { sys_clk {} sys_clk~combout {} clk_25m {} clk_25m_2 {} clk_25m_4 {} clk_25m_8 {} clk_25m_16~reg0 {} clk_25m_16~reg0clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[38] {} } { 0.000ns 0.000ns 1.500ns 1.790ns 0.387ns 1.464ns 0.389ns 0.775ns 0.832ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.737 ns" { sys_clk sys_clk~clkctrl counter_enable[16] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.737 ns" { sys_clk {} sys_clk~combout {} sys_clk~clkctrl {} counter_enable[16] {} } { 0.000ns 0.000ns 0.143ns 0.828ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.448 ns" { counter_enable[16] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[38]~feeder sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[38] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "1.448 ns" { counter_enable[16] {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[38]~feeder {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[38] {} } { 0.000ns 1.134ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "counter_enable\[0\] enable_cnt sys_clk 5.674 ns register " "Info: tsu for register \"counter_enable\[0\]\" (data pin = \"enable_cnt\", clock pin = \"sys_clk\") is 5.674 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.434 ns + Longest pin register " "Info: + Longest pin to register delay is 8.434 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns enable_cnt 1 PIN PIN_63 35 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_63; Fanout = 35; PIN Node = 'enable_cnt'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { enable_cnt } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/75_read/RTL/E2PROM.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(6.731 ns) + CELL(0.651 ns) 8.326 ns counter_enable\[0\]~1106 2 COMB LCCOMB_X15_Y6_N16 1 " "Info: 2: + IC(6.731 ns) + CELL(0.651 ns) = 8.326 ns; Loc. = LCCOMB_X15_Y6_N16; Fanout = 1; COMB Node = 'counter_enable\[0\]~1106'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.382 ns" { enable_cnt counter_enable[0]~1106 } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/75_read/RTL/E2PROM.v" 262 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.434 ns counter_enable\[0\] 3 REG LCFF_X15_Y6_N17 7 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 8.434 ns; Loc. = LCFF_X15_Y6_N17; Fanout = 7; REG Node = 'counter_enable\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { counter_enable[0]~1106 counter_enable[0] } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/75_read/RTL/E2PROM.v" 262 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.703 ns ( 20.19 % ) " "Info: Total cell delay = 1.703 ns ( 20.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.731 ns ( 79.81 % ) " "Info: Total interconnect delay = 6.731 ns ( 79.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.434 ns" { enable_cnt counter_enable[0]~1106 counter_enable[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.434 ns" { enable_cnt {} enable_cnt~combout {} counter_enable[0]~1106 {} counter_enable[0] {} } { 0.000ns 0.000ns 6.731ns 0.000ns } { 0.000ns 0.944ns 0.651ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/75_read/RTL/E2PROM.v" 262 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sys_clk destination 2.720 ns - Shortest register " "Info: - Shortest clock path from clock \"sys_clk\" to destination register is 2.720 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns sys_clk 1 CLK PIN_17 4 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 4; CLK Node = 'sys_clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/75_read/RTL/E2PROM.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns sys_clk~clkctrl 2 COMB CLKCTRL_G2 46 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 46; COMB Node = 'sys_clk~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { sys_clk sys_clk~clkctrl } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/75_read/RTL/E2PROM.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.811 ns) + CELL(0.666 ns) 2.720 ns counter_enable\[0\] 3 REG LCFF_X15_Y6_N17 7 " "Info: 3: + IC(0.811 ns) + CELL(0.666 ns) = 2.720 ns; Loc. = LCFF_X15_Y6_N17; Fanout = 7; REG Node = 'counter_enable\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.477 ns" { sys_clk~clkctrl counter_enable[0] } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/75_read/RTL/E2PROM.v" 262 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.93 % ) " "Info: Total cell delay = 1.766 ns ( 64.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.954 ns ( 35.07 % ) " "Info: Total interconnect delay = 0.954 ns ( 35.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.720 ns" { sys_clk sys_clk~clkctrl counter_enable[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.720 ns" { sys_clk {} sys_clk~combout {} sys_clk~clkctrl {} counter_enable[0] {} } { 0.000ns 0.000ns 0.143ns 0.811ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.434 ns" { enable_cnt counter_enable[0]~1106 counter_enable[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.434 ns" { enable_cnt {} enable_cnt~combout {} counter_enable[0]~1106 {} counter_enable[0] {} } { 0.000ns 0.000ns 6.731ns 0.000ns } { 0.000ns 0.944ns 0.651ns 0.108ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.720 ns" { sys_clk sys_clk~clkctrl counter_enable[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.720 ns" { sys_clk {} sys_clk~combout {} sys_clk~clkctrl {} counter_enable[0] {} } { 0.000ns 0.000ns 0.143ns 0.811ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "sys_clk sda_sample sda_sample~reg0 18.300 ns register " "Info: tco from clock \"sys_clk\" to destination pin \"sda_sample\" through register \"sda_sample~reg0\" is 18.300 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sys_clk source 12.578 ns + Longest register " "Info: + Longest clock path from clock \"sys_clk\" to source register is 12.578 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns sys_clk 1 CLK PIN_17 4 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 4; CLK Node = 'sys_clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/75_read/RTL/E2PROM.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.429 ns) + CELL(0.970 ns) 3.499 ns clk_200k 2 REG LCFF_X10_Y3_N9 11 " "Info: 2: + IC(1.429 ns) + CELL(0.970 ns) = 3.499 ns; Loc. = LCFF_X10_Y3_N9; Fanout = 11; REG Node = 'clk_200k'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.399 ns" { sys_clk clk_200k } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/75_read/RTL/E2PROM.v" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.059 ns) + CELL(0.970 ns) 5.528 ns counter\[3\] 3 REG LCFF_X8_Y3_N11 15 " "Info: 3: + IC(1.059 ns) + CELL(0.970 ns) = 5.528 ns; Loc. = LCFF_X8_Y3_N11; Fanout = 15; REG Node = 'counter\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.029 ns" { clk_200k counter[3] } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/75_read/RTL/E2PROM.v" 286 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.773 ns) + CELL(0.370 ns) 6.671 ns LessThan3~65 4 COMB LCCOMB_X8_Y3_N0 2 " "Info: 4: + IC(0.773 ns) + CELL(0.370 ns) = 6.671 ns; Loc. = LCCOMB_X8_Y3_N0; Fanout = 2; COMB Node = 'LessThan3~65'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.143 ns" { counter[3] LessThan3~65 } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/75_read/RTL/E2PROM.v" 214 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(0.366 ns) 7.706 ns LessThan3~66 5 COMB LCCOMB_X9_Y3_N4 1 " "Info: 5: + IC(0.669 ns) + CELL(0.366 ns) = 7.706 ns; Loc. = LCCOMB_X9_Y3_N4; Fanout = 1; COMB Node = 'LessThan3~66'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.035 ns" { LessThan3~65 LessThan3~66 } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/75_read/RTL/E2PROM.v" 214 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.370 ns) 8.450 ns clk_sclk~25 6 COMB LCCOMB_X9_Y3_N8 1 " "Info: 6: + IC(0.374 ns) + CELL(0.370 ns) = 8.450 ns; Loc. = LCCOMB_X9_Y3_N8; Fanout = 1; COMB Node = 'clk_sclk~25'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.744 ns" { LessThan3~66 clk_sclk~25 } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/75_read/RTL/E2PROM.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(0.370 ns) 9.197 ns clk_sclk~0 7 COMB LCCOMB_X9_Y3_N18 3 " "Info: 7: + IC(0.377 ns) + CELL(0.370 ns) = 9.197 ns; Loc. = LCCOMB_X9_Y3_N18; Fanout = 3; COMB Node = 'clk_sclk~0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.747 ns" { clk_sclk~25 clk_sclk~0 } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/75_read/RTL/E2PROM.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.878 ns) + CELL(0.000 ns) 11.075 ns clk_sclk~0clkctrl 8 COMB CLKCTRL_G3 2 " "Info: 8: + IC(1.878 ns) + CELL(0.000 ns) = 11.075 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = 'clk_sclk~0clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.878 ns" { clk_sclk~0 clk_sclk~0clkctrl } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/75_read/RTL/E2PROM.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.666 ns) 12.578 ns sda_sample~reg0 9 REG LCFF_X7_Y3_N3 2 " "Info: 9: + IC(0.837 ns) + CELL(0.666 ns) = 12.578 ns; Loc. = LCFF_X7_Y3_N3; Fanout = 2; REG Node = 'sda_sample~reg0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.503 ns" { clk_sclk~0clkctrl sda_sample~reg0 } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/75_read/RTL/E2PROM.v" 580 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.182 ns ( 41.20 % ) " "Info: Total cell delay = 5.182 ns ( 41.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.396 ns ( 58.80 % ) " "Info: Total interconnect delay = 7.396 ns ( 58.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "12.578 ns" { sys_clk clk_200k counter[3] LessThan3~65 LessThan3~66 clk_sclk~25 clk_sclk~0 clk_sclk~0clkctrl sda_sample~reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "12.578 ns" { sys_clk {} sys_clk~combout {} clk_200k {} counter[3] {} LessThan3~65 {} LessThan3~66 {} clk_sclk~25 {} clk_sclk~0 {} clk_sclk~0clkctrl {} sda_sample~reg0 {} } { 0.000ns 0.000ns 1.429ns 1.059ns 0.773ns 0.669ns 0.374ns 0.377ns 1.878ns 0.837ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.370ns 0.366ns 0.370ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/75_read/RTL/E2PROM.v" 580 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.418 ns + Longest register pin " "Info: + Longest register to pin delay is 5.418 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sda_sample~reg0 1 REG LCFF_X7_Y3_N3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y3_N3; Fanout = 2; REG Node = 'sda_sample~reg0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sda_sample~reg0 } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/75_read/RTL/E2PROM.v" 580 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.182 ns) + CELL(3.236 ns) 5.418 ns sda_sample 2 PIN PIN_133 0 " "Info: 2: + IC(2.182 ns) + CELL(3.236 ns) = 5.418 ns; Loc. = PIN_133; Fanout = 0; PIN Node = 'sda_sample'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.418 ns" { sda_sample~reg0 sda_sample } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/75_read/RTL/E2PROM.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.236 ns ( 59.73 % ) " "Info: Total cell delay = 3.236 ns ( 59.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.182 ns ( 40.27 % ) " "Info: Total interconnect delay = 2.182 ns ( 40.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.418 ns" { sda_sample~reg0 sda_sample } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.418 ns" { sda_sample~reg0 {} sda_sample {} } { 0.000ns 2.182ns } { 0.000ns 3.236ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "12.578 ns" { sys_clk clk_200k counter[3] LessThan3~65 LessThan3~66 clk_sclk~25 clk_sclk~0 clk_sclk~0clkctrl sda_sample~reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "12.578 ns" { sys_clk {} sys_clk~combout {} clk_200k {} counter[3] {} LessThan3~65 {} LessThan3~66 {} clk_sclk~25 {} clk_sclk~0 {} clk_sclk~0clkctrl {} sda_sample~reg0 {} } { 0.000ns 0.000ns 1.429ns 1.059ns 0.773ns 0.669ns 0.374ns 0.377ns 1.878ns 0.837ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.370ns 0.366ns 0.370ns 0.370ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.418 ns" { sda_sample~reg0 sda_sample } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.418 ns" { sda_sample~reg0 {} sda_sample {} } { 0.000ns 2.182ns } { 0.000ns 3.236ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "sys_rst_n altera_auto_signaltap_0_sys_rst_n_ae 8.877 ns Longest " "Info: Longest tpd from source pin \"sys_rst_n\" to destination pin \"altera_auto_signaltap_0_sys_rst_n_ae\" is 8.877 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns sys_rst_n 1 PIN PIN_40 66 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_40; Fanout = 66; PIN Node = 'sys_rst_n'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sys_rst_n } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/75_read/RTL/E2PROM.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(6.952 ns) + CELL(0.319 ns) 8.215 ns altera_auto_signaltap_0_sys_rst_n_signaltap_lcell 2 COMB LCCOMB_X27_Y7_N0 1 " "Info: 2: + IC(6.952 ns) + CELL(0.319 ns) = 8.215 ns; Loc. = LCCOMB_X27_Y7_N0; Fanout = 1; COMB Node = 'altera_auto_signaltap_0_sys_rst_n_signaltap_lcell'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.271 ns" { sys_rst_n altera_auto_signaltap_0_sys_rst_n_signaltap_lcell } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.662 ns) + CELL(0.000 ns) 8.877 ns altera_auto_signaltap_0_sys_rst_n_ae 3 PIN LCCOMB_X27_Y8_N0 0 " "Info: 3: + IC(0.662 ns) + CELL(0.000 ns) = 8.877 ns; Loc. = LCCOMB_X27_Y8_N0; Fanout = 0; PIN Node = 'altera_auto_signaltap_0_sys_rst_n_ae'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.662 ns" { altera_auto_signaltap_0_sys_rst_n_signaltap_lcell altera_auto_signaltap_0_sys_rst_n_ae } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.263 ns ( 14.23 % ) " "Info: Total cell delay = 1.263 ns ( 14.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.614 ns ( 85.77 % ) " "Info: Total interconnect delay = 7.614 ns ( 85.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.877 ns" { sys_rst_n altera_auto_signaltap_0_sys_rst_n_signaltap_lcell altera_auto_signaltap_0_sys_rst_n_ae } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.877 ns" { sys_rst_n {} sys_rst_n~combout {} altera_auto_signaltap_0_sys_rst_n_signaltap_lcell {} altera_auto_signaltap_0_sys_rst_n_ae {} } { 0.000ns 0.000ns 6.952ns 0.662ns } { 0.000ns 0.944ns 0.319ns 0.000ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[78\] sys_rst_n sys_clk 7.024 ns register " "Info: th for register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[78\]\" (data pin = \"sys_rst_n\", clock pin = \"sys_clk\") is 7.024 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sys_clk destination 13.756 ns + Longest register " "Info: + Longest clock path from clock \"sys_clk\" to destination register is 13.756 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns sys_clk 1 CLK PIN_17 4 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 4; CLK Node = 'sys_clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/75_read/RTL/E2PROM.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.500 ns) + CELL(0.970 ns) 3.570 ns clk_25m 2 REG LCFF_X12_Y3_N1 2 " "Info: 2: + IC(1.500 ns) + CELL(0.970 ns) = 3.570 ns; Loc. = LCFF_X12_Y3_N1; Fanout = 2; REG Node = 'clk_25m'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { sys_clk clk_25m } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/75_read/RTL/E2PROM.v" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.790 ns) + CELL(0.970 ns) 6.330 ns clk_25m_2 3 REG LCFF_X24_Y3_N1 2 " "Info: 3: + IC(1.790 ns) + CELL(0.970 ns) = 6.330 ns; Loc. = LCFF_X24_Y3_N1; Fanout = 2; REG Node = 'clk_25m_2'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.760 ns" { clk_25m clk_25m_2 } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/75_read/RTL/E2PROM.v" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.970 ns) 7.687 ns clk_25m_4 4 REG LCFF_X24_Y3_N17 2 " "Info: 4: + IC(0.387 ns) + CELL(0.970 ns) = 7.687 ns; Loc. = LCFF_X24_Y3_N17; Fanout = 2; REG Node = 'clk_25m_4'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.357 ns" { clk_25m_2 clk_25m_4 } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/75_read/RTL/E2PROM.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.464 ns) + CELL(0.970 ns) 10.121 ns clk_25m_8 5 REG LCFF_X27_Y7_N13 2 " "Info: 5: + IC(1.464 ns) + CELL(0.970 ns) = 10.121 ns; Loc. = LCFF_X27_Y7_N13; Fanout = 2; REG Node = 'clk_25m_8'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.434 ns" { clk_25m_4 clk_25m_8 } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/75_read/RTL/E2PROM.v" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.389 ns) + CELL(0.970 ns) 11.480 ns clk_25m_16~reg0 6 REG LCFF_X27_Y7_N7 4 " "Info: 6: + IC(0.389 ns) + CELL(0.970 ns) = 11.480 ns; Loc. = LCFF_X27_Y7_N7; Fanout = 4; REG Node = 'clk_25m_16~reg0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.359 ns" { clk_25m_8 clk_25m_16~reg0 } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/75_read/RTL/E2PROM.v" 185 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.775 ns) + CELL(0.000 ns) 12.255 ns clk_25m_16~reg0clkctrl 7 COMB CLKCTRL_G4 1051 " "Info: 7: + IC(0.775 ns) + CELL(0.000 ns) = 12.255 ns; Loc. = CLKCTRL_G4; Fanout = 1051; COMB Node = 'clk_25m_16~reg0clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.775 ns" { clk_25m_16~reg0 clk_25m_16~reg0clkctrl } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/75_read/RTL/E2PROM.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.835 ns) + CELL(0.666 ns) 13.756 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[78\] 8 REG LCFF_X2_Y3_N7 1 " "Info: 8: + IC(0.835 ns) + CELL(0.666 ns) = 13.756 ns; Loc. = LCFF_X2_Y3_N7; Fanout = 1; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[78\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.501 ns" { clk_25m_16~reg0clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[78] } "NODE_NAME" } } { "../../../../../altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "C:/altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" 939 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.616 ns ( 48.10 % ) " "Info: Total cell delay = 6.616 ns ( 48.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.140 ns ( 51.90 % ) " "Info: Total interconnect delay = 7.140 ns ( 51.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "13.756 ns" { sys_clk clk_25m clk_25m_2 clk_25m_4 clk_25m_8 clk_25m_16~reg0 clk_25m_16~reg0clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[78] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "13.756 ns" { sys_clk {} sys_clk~combout {} clk_25m {} clk_25m_2 {} clk_25m_4 {} clk_25m_8 {} clk_25m_16~reg0 {} clk_25m_16~reg0clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[78] {} } { 0.000ns 0.000ns 1.500ns 1.790ns 0.387ns 1.464ns 0.389ns 0.775ns 0.835ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "../../../../../altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "C:/altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" 939 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.038 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.038 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns sys_rst_n 1 PIN PIN_40 66 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_40; Fanout = 66; PIN Node = 'sys_rst_n'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sys_rst_n } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/75_read/RTL/E2PROM.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.780 ns) + CELL(0.206 ns) 6.930 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[78\]~feeder 2 COMB LCCOMB_X2_Y3_N6 1 " "Info: 2: + IC(5.780 ns) + CELL(0.206 ns) = 6.930 ns; Loc. = LCCOMB_X2_Y3_N6; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[78\]~feeder'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.986 ns" { sys_rst_n sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[78]~feeder } "NODE_NAME" } } { "../../../../../altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "C:/altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" 939 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.038 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[78\] 3 REG LCFF_X2_Y3_N7 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.038 ns; Loc. = LCFF_X2_Y3_N7; Fanout = 1; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[78\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[78]~feeder sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[78] } "NODE_NAME" } } { "../../../../../altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "C:/altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" 939 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.258 ns ( 17.87 % ) " "Info: Total cell delay = 1.258 ns ( 17.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.780 ns ( 82.13 % ) " "Info: Total interconnect delay = 5.780 ns ( 82.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.038 ns" { sys_rst_n sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[78]~feeder sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[78] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.038 ns" { sys_rst_n {} sys_rst_n~combout {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[78]~feeder {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[78] {} } { 0.000ns 0.000ns 5.780ns 0.000ns } { 0.000ns 0.944ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "13.756 ns" { sys_clk clk_25m clk_25m_2 clk_25m_4 clk_25m_8 clk_25m_16~reg0 clk_25m_16~reg0clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[78] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "13.756 ns" { sys_clk {} sys_clk~combout {} clk_25m {} clk_25m_2 {} clk_25m_4 {} clk_25m_8 {} clk_25m_16~reg0 {} clk_25m_16~reg0clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[78] {} } { 0.000ns 0.000ns 1.500ns 1.790ns 0.387ns 1.464ns 0.389ns 0.775ns 0.835ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.038 ns" { sys_rst_n sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[78]~feeder sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[78] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.038 ns" { sys_rst_n {} sys_rst_n~combout {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[78]~feeder {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[78] {} } { 0.000ns 0.000ns 5.780ns 0.000ns } { 0.000ns 0.944ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "125 " "Info: Allocated 125 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 10 23:28:33 2009 " "Info: Processing ended: Tue Nov 10 23:28:33 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
