Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto e2ebc988673b43d1b3e7982bc941e8d0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_mips_behav xil_defaultlib.tb_mips -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture rtl of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture rtl of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture rtl of entity xil_defaultlib.mem [mem_default]
Compiling architecture rtl of entity xil_defaultlib.MIPs [mips_default]
Compiling architecture tb_mips of entity xil_defaultlib.tb_mips
Built simulation snapshot tb_mips_behav
