// Seed: 2401393486
`timescale 1ps / 1ps `timescale 1ps / 1ps
module module_0 (
    input id_0,
    input id_1,
    input id_2,
    input id_3,
    output logic id_4,
    input logic id_5,
    output logic id_6,
    output logic id_7,
    output logic id_8,
    output id_9
    , id_16,
    input id_10,
    input logic id_11,
    input logic id_12,
    inout id_13,
    output id_14,
    output id_15
);
  assign id_6 = 1 ? id_0 - id_11 : 1;
  assign id_9[1'b0] = id_2;
endmodule
