# QK
SIMD processor based on verilog
HKUST EESM5020 Digital VLSI System Design and Design Automation    course project
QIAN Kun, DING Yayi     19fall ICDE program 

request.pdf : project request
report.pdf  : summary report
SIMD.v      : the top level
  addition---------------add.v  \n
  subtraction------------sub.v
  mux--------------------multi.v
  MAC--------------------multi.v
  arithmetic shifter-----am_shifter.v
  logic shifter----------lg_shifter.v
  bitwise AND------------and.v
  bitwise OR-------------and.v
  bitwise XOR------------and.v
  bitwise NOT------------and.v
testbench.v  : test file
