Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Tue Feb 27 21:02:55 2018
| Host         : xarez-Aspire-V3-372 running 64-bit elementary OS 0.4.1 Loki
| Command      : report_timing_summary -max_paths 10 -file ClockDividerDemo_timing_summary_routed.rpt -rpx ClockDividerDemo_timing_summary_routed.rpx -warn_on_violation
| Design       : ClockDividerDemo
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.653        0.000                      0                   65        0.262        0.000                      0                   65        4.500        0.000                       0                    33  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.653        0.000                      0                   65        0.262        0.000                      0                   65        4.500        0.000                       0                    33  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.653ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.653ns  (required time - arrival time)
  Source:                 clockdivider/s_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockdivider/s_counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.857ns  (logic 0.704ns (18.254%)  route 3.153ns (81.746%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.732     5.335    clockdivider/clkIn
    SLICE_X89Y53         FDRE                                         r  clockdivider/s_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y53         FDRE (Prop_fdre_C_Q)         0.456     5.791 f  clockdivider/s_counter_reg[8]/Q
                         net (fo=3, routed)           1.012     6.803    clockdivider/s_counter_reg[8]
    SLICE_X88Y53         LUT6 (Prop_lut6_I3_O)        0.124     6.927 r  clockdivider/clkOut_i_6/O
                         net (fo=1, routed)           1.109     8.036    clockdivider/clkOut_i_6_n_0
    SLICE_X88Y54         LUT6 (Prop_lut6_I3_O)        0.124     8.160 r  clockdivider/clkOut_i_1/O
                         net (fo=32, routed)          1.031     9.191    clockdivider/clkOut_i_1_n_0
    SLICE_X89Y58         FDRE                                         r  clockdivider/s_counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.611    15.034    clockdivider/clkIn
    SLICE_X89Y58         FDRE                                         r  clockdivider/s_counter_reg[28]/C
                         clock pessimism              0.275    15.309    
                         clock uncertainty           -0.035    15.273    
    SLICE_X89Y58         FDRE (Setup_fdre_C_R)       -0.429    14.844    clockdivider/s_counter_reg[28]
  -------------------------------------------------------------------
                         required time                         14.844    
                         arrival time                          -9.191    
  -------------------------------------------------------------------
                         slack                                  5.653    

Slack (MET) :             5.653ns  (required time - arrival time)
  Source:                 clockdivider/s_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockdivider/s_counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.857ns  (logic 0.704ns (18.254%)  route 3.153ns (81.746%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.732     5.335    clockdivider/clkIn
    SLICE_X89Y53         FDRE                                         r  clockdivider/s_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y53         FDRE (Prop_fdre_C_Q)         0.456     5.791 f  clockdivider/s_counter_reg[8]/Q
                         net (fo=3, routed)           1.012     6.803    clockdivider/s_counter_reg[8]
    SLICE_X88Y53         LUT6 (Prop_lut6_I3_O)        0.124     6.927 r  clockdivider/clkOut_i_6/O
                         net (fo=1, routed)           1.109     8.036    clockdivider/clkOut_i_6_n_0
    SLICE_X88Y54         LUT6 (Prop_lut6_I3_O)        0.124     8.160 r  clockdivider/clkOut_i_1/O
                         net (fo=32, routed)          1.031     9.191    clockdivider/clkOut_i_1_n_0
    SLICE_X89Y58         FDRE                                         r  clockdivider/s_counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.611    15.034    clockdivider/clkIn
    SLICE_X89Y58         FDRE                                         r  clockdivider/s_counter_reg[29]/C
                         clock pessimism              0.275    15.309    
                         clock uncertainty           -0.035    15.273    
    SLICE_X89Y58         FDRE (Setup_fdre_C_R)       -0.429    14.844    clockdivider/s_counter_reg[29]
  -------------------------------------------------------------------
                         required time                         14.844    
                         arrival time                          -9.191    
  -------------------------------------------------------------------
                         slack                                  5.653    

Slack (MET) :             5.653ns  (required time - arrival time)
  Source:                 clockdivider/s_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockdivider/s_counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.857ns  (logic 0.704ns (18.254%)  route 3.153ns (81.746%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.732     5.335    clockdivider/clkIn
    SLICE_X89Y53         FDRE                                         r  clockdivider/s_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y53         FDRE (Prop_fdre_C_Q)         0.456     5.791 f  clockdivider/s_counter_reg[8]/Q
                         net (fo=3, routed)           1.012     6.803    clockdivider/s_counter_reg[8]
    SLICE_X88Y53         LUT6 (Prop_lut6_I3_O)        0.124     6.927 r  clockdivider/clkOut_i_6/O
                         net (fo=1, routed)           1.109     8.036    clockdivider/clkOut_i_6_n_0
    SLICE_X88Y54         LUT6 (Prop_lut6_I3_O)        0.124     8.160 r  clockdivider/clkOut_i_1/O
                         net (fo=32, routed)          1.031     9.191    clockdivider/clkOut_i_1_n_0
    SLICE_X89Y58         FDRE                                         r  clockdivider/s_counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.611    15.034    clockdivider/clkIn
    SLICE_X89Y58         FDRE                                         r  clockdivider/s_counter_reg[30]/C
                         clock pessimism              0.275    15.309    
                         clock uncertainty           -0.035    15.273    
    SLICE_X89Y58         FDRE (Setup_fdre_C_R)       -0.429    14.844    clockdivider/s_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         14.844    
                         arrival time                          -9.191    
  -------------------------------------------------------------------
                         slack                                  5.653    

Slack (MET) :             5.791ns  (required time - arrival time)
  Source:                 clockdivider/s_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockdivider/s_counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.718ns  (logic 0.704ns (18.934%)  route 3.014ns (81.066%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.732     5.335    clockdivider/clkIn
    SLICE_X89Y53         FDRE                                         r  clockdivider/s_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y53         FDRE (Prop_fdre_C_Q)         0.456     5.791 f  clockdivider/s_counter_reg[8]/Q
                         net (fo=3, routed)           1.012     6.803    clockdivider/s_counter_reg[8]
    SLICE_X88Y53         LUT6 (Prop_lut6_I3_O)        0.124     6.927 r  clockdivider/clkOut_i_6/O
                         net (fo=1, routed)           1.109     8.036    clockdivider/clkOut_i_6_n_0
    SLICE_X88Y54         LUT6 (Prop_lut6_I3_O)        0.124     8.160 r  clockdivider/clkOut_i_1/O
                         net (fo=32, routed)          0.893     9.053    clockdivider/clkOut_i_1_n_0
    SLICE_X89Y57         FDRE                                         r  clockdivider/s_counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.611    15.034    clockdivider/clkIn
    SLICE_X89Y57         FDRE                                         r  clockdivider/s_counter_reg[24]/C
                         clock pessimism              0.275    15.309    
                         clock uncertainty           -0.035    15.273    
    SLICE_X89Y57         FDRE (Setup_fdre_C_R)       -0.429    14.844    clockdivider/s_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.844    
                         arrival time                          -9.053    
  -------------------------------------------------------------------
                         slack                                  5.791    

Slack (MET) :             5.791ns  (required time - arrival time)
  Source:                 clockdivider/s_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockdivider/s_counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.718ns  (logic 0.704ns (18.934%)  route 3.014ns (81.066%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.732     5.335    clockdivider/clkIn
    SLICE_X89Y53         FDRE                                         r  clockdivider/s_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y53         FDRE (Prop_fdre_C_Q)         0.456     5.791 f  clockdivider/s_counter_reg[8]/Q
                         net (fo=3, routed)           1.012     6.803    clockdivider/s_counter_reg[8]
    SLICE_X88Y53         LUT6 (Prop_lut6_I3_O)        0.124     6.927 r  clockdivider/clkOut_i_6/O
                         net (fo=1, routed)           1.109     8.036    clockdivider/clkOut_i_6_n_0
    SLICE_X88Y54         LUT6 (Prop_lut6_I3_O)        0.124     8.160 r  clockdivider/clkOut_i_1/O
                         net (fo=32, routed)          0.893     9.053    clockdivider/clkOut_i_1_n_0
    SLICE_X89Y57         FDRE                                         r  clockdivider/s_counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.611    15.034    clockdivider/clkIn
    SLICE_X89Y57         FDRE                                         r  clockdivider/s_counter_reg[25]/C
                         clock pessimism              0.275    15.309    
                         clock uncertainty           -0.035    15.273    
    SLICE_X89Y57         FDRE (Setup_fdre_C_R)       -0.429    14.844    clockdivider/s_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.844    
                         arrival time                          -9.053    
  -------------------------------------------------------------------
                         slack                                  5.791    

Slack (MET) :             5.791ns  (required time - arrival time)
  Source:                 clockdivider/s_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockdivider/s_counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.718ns  (logic 0.704ns (18.934%)  route 3.014ns (81.066%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.732     5.335    clockdivider/clkIn
    SLICE_X89Y53         FDRE                                         r  clockdivider/s_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y53         FDRE (Prop_fdre_C_Q)         0.456     5.791 f  clockdivider/s_counter_reg[8]/Q
                         net (fo=3, routed)           1.012     6.803    clockdivider/s_counter_reg[8]
    SLICE_X88Y53         LUT6 (Prop_lut6_I3_O)        0.124     6.927 r  clockdivider/clkOut_i_6/O
                         net (fo=1, routed)           1.109     8.036    clockdivider/clkOut_i_6_n_0
    SLICE_X88Y54         LUT6 (Prop_lut6_I3_O)        0.124     8.160 r  clockdivider/clkOut_i_1/O
                         net (fo=32, routed)          0.893     9.053    clockdivider/clkOut_i_1_n_0
    SLICE_X89Y57         FDRE                                         r  clockdivider/s_counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.611    15.034    clockdivider/clkIn
    SLICE_X89Y57         FDRE                                         r  clockdivider/s_counter_reg[26]/C
                         clock pessimism              0.275    15.309    
                         clock uncertainty           -0.035    15.273    
    SLICE_X89Y57         FDRE (Setup_fdre_C_R)       -0.429    14.844    clockdivider/s_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.844    
                         arrival time                          -9.053    
  -------------------------------------------------------------------
                         slack                                  5.791    

Slack (MET) :             5.791ns  (required time - arrival time)
  Source:                 clockdivider/s_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockdivider/s_counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.718ns  (logic 0.704ns (18.934%)  route 3.014ns (81.066%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.732     5.335    clockdivider/clkIn
    SLICE_X89Y53         FDRE                                         r  clockdivider/s_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y53         FDRE (Prop_fdre_C_Q)         0.456     5.791 f  clockdivider/s_counter_reg[8]/Q
                         net (fo=3, routed)           1.012     6.803    clockdivider/s_counter_reg[8]
    SLICE_X88Y53         LUT6 (Prop_lut6_I3_O)        0.124     6.927 r  clockdivider/clkOut_i_6/O
                         net (fo=1, routed)           1.109     8.036    clockdivider/clkOut_i_6_n_0
    SLICE_X88Y54         LUT6 (Prop_lut6_I3_O)        0.124     8.160 r  clockdivider/clkOut_i_1/O
                         net (fo=32, routed)          0.893     9.053    clockdivider/clkOut_i_1_n_0
    SLICE_X89Y57         FDRE                                         r  clockdivider/s_counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.611    15.034    clockdivider/clkIn
    SLICE_X89Y57         FDRE                                         r  clockdivider/s_counter_reg[27]/C
                         clock pessimism              0.275    15.309    
                         clock uncertainty           -0.035    15.273    
    SLICE_X89Y57         FDRE (Setup_fdre_C_R)       -0.429    14.844    clockdivider/s_counter_reg[27]
  -------------------------------------------------------------------
                         required time                         14.844    
                         arrival time                          -9.053    
  -------------------------------------------------------------------
                         slack                                  5.791    

Slack (MET) :             5.925ns  (required time - arrival time)
  Source:                 clockdivider/s_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockdivider/clkOut_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.490ns  (logic 0.704ns (20.170%)  route 2.786ns (79.830%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.732     5.335    clockdivider/clkIn
    SLICE_X89Y53         FDRE                                         r  clockdivider/s_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y53         FDRE (Prop_fdre_C_Q)         0.456     5.791 f  clockdivider/s_counter_reg[8]/Q
                         net (fo=3, routed)           1.012     6.803    clockdivider/s_counter_reg[8]
    SLICE_X88Y53         LUT6 (Prop_lut6_I3_O)        0.124     6.927 r  clockdivider/clkOut_i_6/O
                         net (fo=1, routed)           1.109     8.036    clockdivider/clkOut_i_6_n_0
    SLICE_X88Y54         LUT6 (Prop_lut6_I3_O)        0.124     8.160 r  clockdivider/clkOut_i_1/O
                         net (fo=32, routed)          0.665     8.825    clockdivider/clkOut_i_1_n_0
    SLICE_X88Y54         FDRE                                         r  clockdivider/clkOut_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.612    15.035    clockdivider/clkIn
    SLICE_X88Y54         FDRE                                         r  clockdivider/clkOut_reg/C
                         clock pessimism              0.275    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X88Y54         FDRE (Setup_fdre_C_R)       -0.524    14.750    clockdivider/clkOut_reg
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                          -8.825    
  -------------------------------------------------------------------
                         slack                                  5.925    

Slack (MET) :             5.941ns  (required time - arrival time)
  Source:                 clockdivider/s_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockdivider/s_counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.570ns  (logic 0.704ns (19.720%)  route 2.866ns (80.280%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.732     5.335    clockdivider/clkIn
    SLICE_X89Y53         FDRE                                         r  clockdivider/s_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y53         FDRE (Prop_fdre_C_Q)         0.456     5.791 f  clockdivider/s_counter_reg[8]/Q
                         net (fo=3, routed)           1.012     6.803    clockdivider/s_counter_reg[8]
    SLICE_X88Y53         LUT6 (Prop_lut6_I3_O)        0.124     6.927 r  clockdivider/clkOut_i_6/O
                         net (fo=1, routed)           1.109     8.036    clockdivider/clkOut_i_6_n_0
    SLICE_X88Y54         LUT6 (Prop_lut6_I3_O)        0.124     8.160 r  clockdivider/clkOut_i_1/O
                         net (fo=32, routed)          0.745     8.905    clockdivider/clkOut_i_1_n_0
    SLICE_X89Y56         FDRE                                         r  clockdivider/s_counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.612    15.035    clockdivider/clkIn
    SLICE_X89Y56         FDRE                                         r  clockdivider/s_counter_reg[20]/C
                         clock pessimism              0.275    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X89Y56         FDRE (Setup_fdre_C_R)       -0.429    14.845    clockdivider/s_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         14.845    
                         arrival time                          -8.905    
  -------------------------------------------------------------------
                         slack                                  5.941    

Slack (MET) :             5.941ns  (required time - arrival time)
  Source:                 clockdivider/s_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockdivider/s_counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.570ns  (logic 0.704ns (19.720%)  route 2.866ns (80.280%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.732     5.335    clockdivider/clkIn
    SLICE_X89Y53         FDRE                                         r  clockdivider/s_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y53         FDRE (Prop_fdre_C_Q)         0.456     5.791 f  clockdivider/s_counter_reg[8]/Q
                         net (fo=3, routed)           1.012     6.803    clockdivider/s_counter_reg[8]
    SLICE_X88Y53         LUT6 (Prop_lut6_I3_O)        0.124     6.927 r  clockdivider/clkOut_i_6/O
                         net (fo=1, routed)           1.109     8.036    clockdivider/clkOut_i_6_n_0
    SLICE_X88Y54         LUT6 (Prop_lut6_I3_O)        0.124     8.160 r  clockdivider/clkOut_i_1/O
                         net (fo=32, routed)          0.745     8.905    clockdivider/clkOut_i_1_n_0
    SLICE_X89Y56         FDRE                                         r  clockdivider/s_counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.612    15.035    clockdivider/clkIn
    SLICE_X89Y56         FDRE                                         r  clockdivider/s_counter_reg[21]/C
                         clock pessimism              0.275    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X89Y56         FDRE (Setup_fdre_C_R)       -0.429    14.845    clockdivider/s_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.845    
                         arrival time                          -8.905    
  -------------------------------------------------------------------
                         slack                                  5.941    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 clockdivider/s_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockdivider/s_counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.607     1.526    clockdivider/clkIn
    SLICE_X89Y56         FDRE                                         r  clockdivider/s_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y56         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  clockdivider/s_counter_reg[23]/Q
                         net (fo=3, routed)           0.118     1.785    clockdivider/s_counter_reg[23]
    SLICE_X89Y56         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.893 r  clockdivider/s_counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.893    clockdivider/s_counter_reg[20]_i_1_n_4
    SLICE_X89Y56         FDRE                                         r  clockdivider/s_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.879     2.044    clockdivider/clkIn
    SLICE_X89Y56         FDRE                                         r  clockdivider/s_counter_reg[23]/C
                         clock pessimism             -0.517     1.526    
    SLICE_X89Y56         FDRE (Hold_fdre_C_D)         0.105     1.631    clockdivider/s_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clockdivider/s_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockdivider/s_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.608     1.527    clockdivider/clkIn
    SLICE_X89Y51         FDRE                                         r  clockdivider/s_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y51         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  clockdivider/s_counter_reg[3]/Q
                         net (fo=2, routed)           0.120     1.789    clockdivider/s_counter_reg[3]
    SLICE_X89Y51         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.897 r  clockdivider/s_counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.897    clockdivider/s_counter_reg[0]_i_1_n_4
    SLICE_X89Y51         FDRE                                         r  clockdivider/s_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.880     2.045    clockdivider/clkIn
    SLICE_X89Y51         FDRE                                         r  clockdivider/s_counter_reg[3]/C
                         clock pessimism             -0.517     1.527    
    SLICE_X89Y51         FDRE (Hold_fdre_C_D)         0.105     1.632    clockdivider/s_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clockdivider/s_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockdivider/s_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.608     1.527    clockdivider/clkIn
    SLICE_X89Y52         FDRE                                         r  clockdivider/s_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y52         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  clockdivider/s_counter_reg[7]/Q
                         net (fo=3, routed)           0.120     1.789    clockdivider/s_counter_reg[7]
    SLICE_X89Y52         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.897 r  clockdivider/s_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.897    clockdivider/s_counter_reg[4]_i_1_n_4
    SLICE_X89Y52         FDRE                                         r  clockdivider/s_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.880     2.045    clockdivider/clkIn
    SLICE_X89Y52         FDRE                                         r  clockdivider/s_counter_reg[7]/C
                         clock pessimism             -0.517     1.527    
    SLICE_X89Y52         FDRE (Hold_fdre_C_D)         0.105     1.632    clockdivider/s_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clockdivider/s_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockdivider/s_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.181%)  route 0.114ns (30.819%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.608     1.527    clockdivider/clkIn
    SLICE_X89Y52         FDRE                                         r  clockdivider/s_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y52         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  clockdivider/s_counter_reg[4]/Q
                         net (fo=2, routed)           0.114     1.782    clockdivider/s_counter_reg[4]
    SLICE_X89Y52         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.897 r  clockdivider/s_counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.897    clockdivider/s_counter_reg[4]_i_1_n_7
    SLICE_X89Y52         FDRE                                         r  clockdivider/s_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.880     2.045    clockdivider/clkIn
    SLICE_X89Y52         FDRE                                         r  clockdivider/s_counter_reg[4]/C
                         clock pessimism             -0.517     1.527    
    SLICE_X89Y52         FDRE (Hold_fdre_C_D)         0.105     1.632    clockdivider/s_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clockdivider/s_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockdivider/s_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.181%)  route 0.114ns (30.819%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.607     1.526    clockdivider/clkIn
    SLICE_X89Y53         FDRE                                         r  clockdivider/s_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y53         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  clockdivider/s_counter_reg[8]/Q
                         net (fo=3, routed)           0.114     1.781    clockdivider/s_counter_reg[8]
    SLICE_X89Y53         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.896 r  clockdivider/s_counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.896    clockdivider/s_counter_reg[8]_i_1_n_7
    SLICE_X89Y53         FDRE                                         r  clockdivider/s_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.879     2.044    clockdivider/clkIn
    SLICE_X89Y53         FDRE                                         r  clockdivider/s_counter_reg[8]/C
                         clock pessimism             -0.517     1.526    
    SLICE_X89Y53         FDRE (Hold_fdre_C_D)         0.105     1.631    clockdivider/s_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clockdivider/s_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockdivider/s_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.608     1.527    clockdivider/clkIn
    SLICE_X89Y52         FDRE                                         r  clockdivider/s_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y52         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  clockdivider/s_counter_reg[6]/Q
                         net (fo=2, routed)           0.120     1.789    clockdivider/s_counter_reg[6]
    SLICE_X89Y52         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.900 r  clockdivider/s_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.900    clockdivider/s_counter_reg[4]_i_1_n_5
    SLICE_X89Y52         FDRE                                         r  clockdivider/s_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.880     2.045    clockdivider/clkIn
    SLICE_X89Y52         FDRE                                         r  clockdivider/s_counter_reg[6]/C
                         clock pessimism             -0.517     1.527    
    SLICE_X89Y52         FDRE (Hold_fdre_C_D)         0.105     1.632    clockdivider/s_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 clockdivider/s_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockdivider/s_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.607     1.526    clockdivider/clkIn
    SLICE_X89Y54         FDRE                                         r  clockdivider/s_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y54         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  clockdivider/s_counter_reg[12]/Q
                         net (fo=3, routed)           0.117     1.785    clockdivider/s_counter_reg[12]
    SLICE_X89Y54         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.900 r  clockdivider/s_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.900    clockdivider/s_counter_reg[12]_i_1_n_7
    SLICE_X89Y54         FDRE                                         r  clockdivider/s_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.879     2.044    clockdivider/clkIn
    SLICE_X89Y54         FDRE                                         r  clockdivider/s_counter_reg[12]/C
                         clock pessimism             -0.517     1.526    
    SLICE_X89Y54         FDRE (Hold_fdre_C_D)         0.105     1.631    clockdivider/s_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 clockdivider/s_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockdivider/s_counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.607     1.526    clockdivider/clkIn
    SLICE_X89Y55         FDRE                                         r  clockdivider/s_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y55         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  clockdivider/s_counter_reg[16]/Q
                         net (fo=3, routed)           0.117     1.785    clockdivider/s_counter_reg[16]
    SLICE_X89Y55         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.900 r  clockdivider/s_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.900    clockdivider/s_counter_reg[16]_i_1_n_7
    SLICE_X89Y55         FDRE                                         r  clockdivider/s_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.879     2.044    clockdivider/clkIn
    SLICE_X89Y55         FDRE                                         r  clockdivider/s_counter_reg[16]/C
                         clock pessimism             -0.517     1.526    
    SLICE_X89Y55         FDRE (Hold_fdre_C_D)         0.105     1.631    clockdivider/s_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 clockdivider/s_counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockdivider/s_counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.607     1.526    clockdivider/clkIn
    SLICE_X89Y56         FDRE                                         r  clockdivider/s_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y56         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  clockdivider/s_counter_reg[20]/Q
                         net (fo=3, routed)           0.117     1.785    clockdivider/s_counter_reg[20]
    SLICE_X89Y56         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.900 r  clockdivider/s_counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.900    clockdivider/s_counter_reg[20]_i_1_n_7
    SLICE_X89Y56         FDRE                                         r  clockdivider/s_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.879     2.044    clockdivider/clkIn
    SLICE_X89Y56         FDRE                                         r  clockdivider/s_counter_reg[20]/C
                         clock pessimism             -0.517     1.526    
    SLICE_X89Y56         FDRE (Hold_fdre_C_D)         0.105     1.631    clockdivider/s_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 clockdivider/s_counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockdivider/s_counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.606     1.525    clockdivider/clkIn
    SLICE_X89Y58         FDRE                                         r  clockdivider/s_counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y58         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  clockdivider/s_counter_reg[28]/Q
                         net (fo=3, routed)           0.117     1.784    clockdivider/s_counter_reg[28]
    SLICE_X89Y58         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.899 r  clockdivider/s_counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.899    clockdivider/s_counter_reg[28]_i_1_n_7
    SLICE_X89Y58         FDRE                                         r  clockdivider/s_counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.878     2.043    clockdivider/clkIn
    SLICE_X89Y58         FDRE                                         r  clockdivider/s_counter_reg[28]/C
                         clock pessimism             -0.517     1.525    
    SLICE_X89Y58         FDRE (Hold_fdre_C_D)         0.105     1.630    clockdivider/s_counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y54    clockdivider/clkOut_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y51    clockdivider/s_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y53    clockdivider/s_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y53    clockdivider/s_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y54    clockdivider/s_counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y54    clockdivider/s_counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y54    clockdivider/s_counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y54    clockdivider/s_counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y55    clockdivider/s_counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y57    clockdivider/s_counter_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y57    clockdivider/s_counter_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y57    clockdivider/s_counter_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y57    clockdivider/s_counter_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y58    clockdivider/s_counter_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y58    clockdivider/s_counter_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y58    clockdivider/s_counter_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y54    clockdivider/clkOut_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y51    clockdivider/s_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y53    clockdivider/s_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y54    clockdivider/clkOut_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y54    clockdivider/clkOut_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y51    clockdivider/s_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y51    clockdivider/s_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y53    clockdivider/s_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y53    clockdivider/s_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y53    clockdivider/s_counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y53    clockdivider/s_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y54    clockdivider/s_counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y54    clockdivider/s_counter_reg[12]/C



