read_verilog -I../../ram async_fifo.v
hierarchy
proc;;
write_ilang synth.ilang
