Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Sun Jun 11 20:35:14 2023
| Host         : LAPTOP-1EAF4SHT running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Register_Bank_control_sets_placed.rpt
| Design       : Register_Bank
| Device       : xc7a35t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    28 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            7 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              28 |           14 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+------------------------------+------------------+------------------+----------------+
|   Clock Signal   |         Enable Signal        | Set/Reset Signal | Slice Load Count | Bel Load Count |
+------------------+------------------------------+------------------+------------------+----------------+
|  Clock_IBUF_BUFG | decoder/Decode_2_to_4_1/y[2] | Reset_IBUF       |                2 |              4 |
|  Clock_IBUF_BUFG | decoder/Decode_2_to_4_1/y[0] | Reset_IBUF       |                2 |              4 |
|  Clock_IBUF_BUFG | decoder/Decode_2_to_4_0/y[2] | Reset_IBUF       |                2 |              4 |
|  Clock_IBUF_BUFG | decoder/Decode_2_to_4_0/y[0] | Reset_IBUF       |                2 |              4 |
|  Clock_IBUF_BUFG | decoder/Decode_2_to_4_1/y[1] | Reset_IBUF       |                3 |              4 |
|  Clock_IBUF_BUFG | decoder/Decode_2_to_4_0/y[1] | Reset_IBUF       |                1 |              4 |
|  Clock_IBUF_BUFG | decoder/Decode_2_to_4_1/y[3] | Reset_IBUF       |                2 |              4 |
+------------------+------------------------------+------------------+------------------+----------------+


