;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-128
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB -0, -0
	SUB <0, @2
	SLT 10, 30
	JMN 0, <2
	ADD 870, 60
	SPL 0, -33
	SLT -1, <-20
	JMN @12, #200
	JMN 12, #19
	SUB 12, @19
	JMN @12, #9
	MOV -1, <-20
	CMP @0, @2
	SUB @0, @2
	SLT <6, 90
	DJN 6, 90
	SPL 0, <332
	SPL 100, 302
	JMN <-127, 100
	SPL 0, <332
	ADD 270, 60
	JMN -207, @-128
	DJN @-1, @-20
	ADD 270, 60
	JMN -207, @-128
	JMN <-127, 100
	ADD 10, 30
	SUB #0, -33
	ADD <-30, 9
	ADD -0, -0
	SLT -1, <-20
	DJN -1, @-20
	SUB <0, @2
	DJN @300, 398
	CMP -207, <-128
	SUB <0, @2
	MOV -7, <-20
	DJN 300, 90
	CMP -207, <-128
	SPL 0, <332
	DJN @300, 398
	CMP -207, <-128
	SPL 0, <332
	MOV -7, <-20
	MOV -1, <-20
	SUB @121, 106
