

================================================================
== Vivado HLS Report for 'Conv1DMac_new'
================================================================
* Date:           Fri Apr 28 22:20:29 2023

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        S4_1
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.198|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +----------+----------+----------+----------+---------+
    |       Latency       |       Interval      | Pipeline|
    |    min   |    max   |    min   |    max   |   Type  |
    +----------+----------+----------+----------+---------+
    |  16777221|  16777221|  16777221|  16777221|   none  |
    +----------+----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------------------+----------+----------+----------+-----------+-----------+----------+----------+
        |                                                     |       Latency       | Iteration|  Initiation Interval  |   Trip   |          |
        |                      Loop Name                      |    min   |    max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +-----------------------------------------------------+----------+----------+----------+-----------+-----------+----------+----------+
        |- loop_ofmChannels_loop_neuronFold_loop_synapseFold  |  16777219|  16777219|         5|          1|          1|  16777216|    yes   |
        +-----------------------------------------------------+----------+----------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	7  / (exitcond_flatten2)
	3  / (!exitcond_flatten2)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	2  / true
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.30>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%macRegisters_0_V_2 = alloca i8"   --->   Operation 8 'alloca' 'macRegisters_0_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%macRegisters_1_V_2 = alloca i8"   --->   Operation 9 'alloca' 'macRegisters_1_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%macRegisters_2_V_2 = alloca i8"   --->   Operation 10 'alloca' 'macRegisters_2_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%macRegisters_3_V_2 = alloca i8"   --->   Operation 11 'alloca' 'macRegisters_3_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str90, i32 0, i32 0, [1 x i8]* @p_str91, [1 x i8]* @p_str92, [1 x i8]* @p_str93, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str94, [1 x i8]* @p_str95)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str83, i32 0, i32 0, [1 x i8]* @p_str84, [1 x i8]* @p_str85, [1 x i8]* @p_str86, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str87, [1 x i8]* @p_str88)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_3_V_2"   --->   Operation 14 'store' <Predicate = true> <Delay = 1.30>
ST_1 : Operation 15 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_2_V_2"   --->   Operation 15 'store' <Predicate = true> <Delay = 1.30>
ST_1 : Operation 16 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_1_V_2"   --->   Operation 16 'store' <Predicate = true> <Delay = 1.30>
ST_1 : Operation 17 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_0_V_2"   --->   Operation 17 'store' <Predicate = true> <Delay = 1.30>
ST_1 : Operation 18 [1/1] (1.30ns)   --->   "br label %0" [S4_1/conv1d.h:791]   --->   Operation 18 'br' <Predicate = true> <Delay = 1.30>

State 2 <SV = 1> <Delay = 6.12>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten2 = phi i25 [ 0, %.preheader177.preheader ], [ %indvar_flatten_next2, %._crit_edge ]"   --->   Operation 19 'phi' 'indvar_flatten2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i17 [ 0, %.preheader177.preheader ], [ %indvar_flatten_next, %._crit_edge ]"   --->   Operation 20 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%nm = phi i7 [ 0, %.preheader177.preheader ], [ %nm_mid2, %._crit_edge ]" [S4_1/conv1d.h:793]   --->   Operation 21 'phi' 'nm' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%sf = phi i10 [ 0, %.preheader177.preheader ], [ %sf_1, %._crit_edge ]"   --->   Operation 22 'phi' 'sf' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp = trunc i7 %nm to i6" [S4_1/conv1d.h:793]   --->   Operation 23 'trunc' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_3 = call i15 @_ssdm_op_BitConcatenate.i15.i6.i9(i6 %tmp, i9 0)" [S4_1/conv1d.h:817]   --->   Operation 24 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (2.05ns)   --->   "%exitcond_flatten2 = icmp eq i25 %indvar_flatten2, -16777216"   --->   Operation 25 'icmp' 'exitcond_flatten2' <Predicate = true> <Delay = 2.05> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (2.01ns)   --->   "%indvar_flatten_next2 = add i25 1, %indvar_flatten2"   --->   Operation 26 'add' 'indvar_flatten_next2' <Predicate = true> <Delay = 2.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten2, label %1, label %.preheader177"   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.94ns)   --->   "%exitcond_flatten = icmp eq i17 %indvar_flatten, 32768"   --->   Operation 28 'icmp' 'exitcond_flatten' <Predicate = (!exitcond_flatten2)> <Delay = 1.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.80ns)   --->   "%nm_mid = select i1 %exitcond_flatten, i7 0, i7 %nm" [S4_1/conv1d.h:793]   --->   Operation 29 'select' 'nm_mid' <Predicate = (!exitcond_flatten2)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node tmp_6)   --->   "%tmp_3_mid = select i1 %exitcond_flatten, i15 0, i15 %tmp_3" [S4_1/conv1d.h:817]   --->   Operation 30 'select' 'tmp_3_mid' <Predicate = (!exitcond_flatten2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node nm_t_mid2)   --->   "%nm_t_mid = select i1 %exitcond_flatten, i6 0, i6 %tmp" [S4_1/conv1d.h:793]   --->   Operation 31 'select' 'nm_t_mid' <Predicate = (!exitcond_flatten2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node tmp_5_mid)   --->   "%not_exitcond_flatten = xor i1 %exitcond_flatten, true" [S4_1/conv1d.h:793]   --->   Operation 32 'xor' 'not_exitcond_flatten' <Predicate = (!exitcond_flatten2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.44ns)   --->   "%tmp_40 = icmp eq i10 %sf, -512" [S4_1/conv1d.h:793]   --->   Operation 33 'icmp' 'tmp_40' <Predicate = (!exitcond_flatten2)> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_5_mid = and i1 %tmp_40, %not_exitcond_flatten" [S4_1/conv1d.h:793]   --->   Operation 34 'and' 'tmp_5_mid' <Predicate = (!exitcond_flatten2)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (1.65ns)   --->   "%nm_1 = add i7 1, %nm_mid" [S4_1/conv1d.h:792]   --->   Operation 35 'add' 'nm_1' <Predicate = (!exitcond_flatten2)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node sf_mid2)   --->   "%tmp_8 = or i1 %tmp_5_mid, %exitcond_flatten" [S4_1/conv1d.h:793]   --->   Operation 36 'or' 'tmp_8' <Predicate = (!exitcond_flatten2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.99ns) (out node of the LUT)   --->   "%sf_mid2 = select i1 %tmp_8, i10 0, i10 %sf" [S4_1/conv1d.h:793]   --->   Operation 37 'select' 'sf_mid2' <Predicate = (!exitcond_flatten2)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_46 = trunc i7 %nm_1 to i6" [S4_1/conv1d.h:792]   --->   Operation 38 'trunc' 'tmp_46' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node tmp_6)   --->   "%tmp_3_mid1 = call i15 @_ssdm_op_BitConcatenate.i15.i6.i9(i6 %tmp_46, i9 0)" [S4_1/conv1d.h:817]   --->   Operation 39 'bitconcatenate' 'tmp_3_mid1' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node tmp_6)   --->   "%tmp_3_mid2 = select i1 %tmp_5_mid, i15 %tmp_3_mid1, i15 %tmp_3_mid" [S4_1/conv1d.h:817]   --->   Operation 40 'select' 'tmp_3_mid2' <Predicate = (!exitcond_flatten2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.97ns) (out node of the LUT)   --->   "%nm_t_mid2 = select i1 %tmp_5_mid, i6 %tmp_46, i6 %nm_t_mid" [S4_1/conv1d.h:793]   --->   Operation 41 'select' 'nm_t_mid2' <Predicate = (!exitcond_flatten2)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.80ns)   --->   "%nm_mid2 = select i1 %tmp_5_mid, i7 %nm_1, i7 %nm_mid" [S4_1/conv1d.h:793]   --->   Operation 42 'select' 'nm_mid2' <Predicate = (!exitcond_flatten2)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node tmp_6)   --->   "%sf_cast = zext i10 %sf_mid2 to i15" [S4_1/conv1d.h:793]   --->   Operation 43 'zext' 'sf_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.72ns) (out node of the LUT)   --->   "%tmp_6 = add i15 %sf_cast, %tmp_3_mid2" [S4_1/conv1d.h:817]   --->   Operation 44 'add' 'tmp_6' <Predicate = (!exitcond_flatten2)> <Delay = 1.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (1.44ns)   --->   "%tmp_9 = icmp eq i10 %sf_mid2, 511" [S4_1/conv1d.h:847]   --->   Operation 45 'icmp' 'tmp_9' <Predicate = (!exitcond_flatten2)> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "br i1 %tmp_9, label %.preheader.0, label %.preheader177.._crit_edge_crit_edge" [S4_1/conv1d.h:847]   --->   Operation 46 'br' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.70ns)   --->   "%sf_1 = add i10 %sf_mid2, 1" [S4_1/conv1d.h:793]   --->   Operation 47 'add' 'sf_1' <Predicate = (!exitcond_flatten2)> <Delay = 1.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.75ns)   --->   "%indvar_flatten_op = add i17 %indvar_flatten, 1"   --->   Operation 48 'add' 'indvar_flatten_op' <Predicate = (!exitcond_flatten2)> <Delay = 1.75> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.62ns)   --->   "%indvar_flatten_next = select i1 %exitcond_flatten, i17 1, i17 %indvar_flatten_op"   --->   Operation 49 'select' 'indvar_flatten_next' <Predicate = (!exitcond_flatten2)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.77>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_7 = zext i15 %tmp_6 to i64" [S4_1/conv1d.h:817]   --->   Operation 50 'zext' 'tmp_7' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%weights20_m_weights_4 = getelementptr [32768 x i6]* @weights20_m_weights_3, i64 0, i64 %tmp_7" [S4_1/conv1d.h:817]   --->   Operation 51 'getelementptr' 'weights20_m_weights_4' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_3 : Operation 52 [2/2] (2.77ns)   --->   "%weights20_m_weights_5 = load i6* %weights20_m_weights_4, align 1" [S4_1/conv1d.h:817]   --->   Operation 52 'load' 'weights20_m_weights_5' <Predicate = (!exitcond_flatten2)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 32768> <ROM>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%weights20_m_weights_6 = getelementptr [32768 x i7]* @weights20_m_weights_2, i64 0, i64 %tmp_7" [S4_1/conv1d.h:817]   --->   Operation 53 'getelementptr' 'weights20_m_weights_6' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_3 : Operation 54 [2/2] (2.77ns)   --->   "%weights20_m_weights_7 = load i7* %weights20_m_weights_6, align 1" [S4_1/conv1d.h:817]   --->   Operation 54 'load' 'weights20_m_weights_7' <Predicate = (!exitcond_flatten2)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 32768> <ROM>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%weights20_m_weights_8 = getelementptr [32768 x i7]* @weights20_m_weights_1, i64 0, i64 %tmp_7" [S4_1/conv1d.h:817]   --->   Operation 55 'getelementptr' 'weights20_m_weights_8' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_3 : Operation 56 [2/2] (2.77ns)   --->   "%weights20_m_weights_9 = load i7* %weights20_m_weights_8, align 1" [S4_1/conv1d.h:817]   --->   Operation 56 'load' 'weights20_m_weights_9' <Predicate = (!exitcond_flatten2)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 32768> <ROM>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%weights20_m_weights_10 = getelementptr [32768 x i7]* @weights20_m_weights_s, i64 0, i64 %tmp_7" [S4_1/conv1d.h:817]   --->   Operation 57 'getelementptr' 'weights20_m_weights_10' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_3 : Operation 58 [2/2] (2.77ns)   --->   "%weights20_m_weights_11 = load i7* %weights20_m_weights_10, align 1" [S4_1/conv1d.h:817]   --->   Operation 58 'load' 'weights20_m_weights_11' <Predicate = (!exitcond_flatten2)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 32768> <ROM>

State 4 <SV = 3> <Delay = 8.19>
ST_4 : Operation 59 [1/1] (3.40ns)   --->   "%tmp_V = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %in_V_V)" [S4_1/conv1d.h:796]   --->   Operation 59 'read' 'tmp_V' <Predicate = (!exitcond_flatten2)> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 60 [1/2] (2.77ns)   --->   "%weights20_m_weights_5 = load i6* %weights20_m_weights_4, align 1" [S4_1/conv1d.h:817]   --->   Operation 60 'load' 'weights20_m_weights_5' <Predicate = (!exitcond_flatten2)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 32768> <ROM>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%p_08_cast = sext i8 %tmp_V to i15" [S4_1/conv1d.h:823]   --->   Operation 61 'sext' 'p_08_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%p_08_cast_cast = sext i8 %tmp_V to i14" [S4_1/conv1d.h:823]   --->   Operation 62 'sext' 'p_08_cast_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%p_0132_cast_cast = sext i6 %weights20_m_weights_5 to i14" [S4_1/conv1d.h:823]   --->   Operation 63 'sext' 'p_0132_cast_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (3.61ns)   --->   "%p_Val2_s = mul i14 %p_0132_cast_cast, %p_08_cast_cast" [S4_1/conv1d.h:823]   --->   Operation 64 'mul' 'p_Val2_s' <Predicate = (!exitcond_flatten2)> <Delay = 3.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node tmp_14)   --->   "%tmp_47 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %p_Val2_s, i32 13)" [S4_1/conv1d.h:823]   --->   Operation 65 'bitselect' 'tmp_47' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_28 = call i7 @_ssdm_op_PartSelect.i7.i14.i32.i32(i14 %p_Val2_s, i32 7, i32 13)" [S4_1/conv1d.h:823]   --->   Operation 66 'partselect' 'tmp_28' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_48 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %p_Val2_s, i32 6)" [S4_1/conv1d.h:823]   --->   Operation 67 'bitselect' 'tmp_48' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node tmp_14)   --->   "%tmp_49 = trunc i14 %p_Val2_s to i1" [S4_1/conv1d.h:823]   --->   Operation 68 'trunc' 'tmp_49' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node tmp_14)   --->   "%tmp_11 = or i1 %tmp_49, %tmp_47" [S4_1/conv1d.h:823]   --->   Operation 69 'or' 'tmp_11' <Predicate = (!exitcond_flatten2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node tmp_14)   --->   "%tmp_12 = call i5 @_ssdm_op_PartSelect.i5.i14.i32.i32(i14 %p_Val2_s, i32 1, i32 5)" [S4_1/conv1d.h:823]   --->   Operation 70 'partselect' 'tmp_12' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node tmp_14)   --->   "%tmp_13 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_12, i1 %tmp_11)" [S4_1/conv1d.h:823]   --->   Operation 71 'bitconcatenate' 'tmp_13' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (1.18ns) (out node of the LUT)   --->   "%tmp_14 = icmp ne i6 %tmp_13, 0" [S4_1/conv1d.h:823]   --->   Operation 72 'icmp' 'tmp_14' <Predicate = (!exitcond_flatten2)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/2] (2.77ns)   --->   "%weights20_m_weights_7 = load i7* %weights20_m_weights_6, align 1" [S4_1/conv1d.h:817]   --->   Operation 73 'load' 'weights20_m_weights_7' <Predicate = (!exitcond_flatten2)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 32768> <ROM>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%p_0132_1_cast = sext i7 %weights20_m_weights_7 to i15" [S4_1/conv1d.h:823]   --->   Operation 74 'sext' 'p_0132_1_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (3.61ns)   --->   "%p_Val2_s_57 = mul i15 %p_0132_1_cast, %p_08_cast" [S4_1/conv1d.h:823]   --->   Operation 75 'mul' 'p_Val2_s_57' <Predicate = (!exitcond_flatten2)> <Delay = 3.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_1)   --->   "%tmp_50 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %p_Val2_s_57, i32 14)" [S4_1/conv1d.h:823]   --->   Operation 76 'bitselect' 'tmp_50' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_31 = call i8 @_ssdm_op_PartSelect.i8.i15.i32.i32(i15 %p_Val2_s_57, i32 7, i32 14)" [S4_1/conv1d.h:823]   --->   Operation 77 'partselect' 'tmp_31' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_51 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %p_Val2_s_57, i32 6)" [S4_1/conv1d.h:823]   --->   Operation 78 'bitselect' 'tmp_51' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_1)   --->   "%tmp_52 = trunc i15 %p_Val2_s_57 to i1" [S4_1/conv1d.h:823]   --->   Operation 79 'trunc' 'tmp_52' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_1)   --->   "%tmp_17 = or i1 %tmp_52, %tmp_50" [S4_1/conv1d.h:823]   --->   Operation 80 'or' 'tmp_17' <Predicate = (!exitcond_flatten2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_1)   --->   "%tmp_18 = call i5 @_ssdm_op_PartSelect.i5.i15.i32.i32(i15 %p_Val2_s_57, i32 1, i32 5)" [S4_1/conv1d.h:823]   --->   Operation 81 'partselect' 'tmp_18' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_1)   --->   "%tmp_19 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_18, i1 %tmp_17)" [S4_1/conv1d.h:823]   --->   Operation 82 'bitconcatenate' 'tmp_19' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (1.18ns) (out node of the LUT)   --->   "%tmp_16_1 = icmp ne i6 %tmp_19, 0" [S4_1/conv1d.h:823]   --->   Operation 83 'icmp' 'tmp_16_1' <Predicate = (!exitcond_flatten2)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/2] (2.77ns)   --->   "%weights20_m_weights_9 = load i7* %weights20_m_weights_8, align 1" [S4_1/conv1d.h:817]   --->   Operation 84 'load' 'weights20_m_weights_9' <Predicate = (!exitcond_flatten2)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 32768> <ROM>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%p_0132_2_cast = sext i7 %weights20_m_weights_9 to i15" [S4_1/conv1d.h:823]   --->   Operation 85 'sext' 'p_0132_2_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (3.61ns)   --->   "%p_Val2_3 = mul i15 %p_0132_2_cast, %p_08_cast" [S4_1/conv1d.h:823]   --->   Operation 86 'mul' 'p_Val2_3' <Predicate = (!exitcond_flatten2)> <Delay = 3.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_2)   --->   "%tmp_53 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %p_Val2_3, i32 14)" [S4_1/conv1d.h:823]   --->   Operation 87 'bitselect' 'tmp_53' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_33 = call i8 @_ssdm_op_PartSelect.i8.i15.i32.i32(i15 %p_Val2_3, i32 7, i32 14)" [S4_1/conv1d.h:823]   --->   Operation 88 'partselect' 'tmp_33' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_54 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %p_Val2_3, i32 6)" [S4_1/conv1d.h:823]   --->   Operation 89 'bitselect' 'tmp_54' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_2)   --->   "%tmp_55 = trunc i15 %p_Val2_3 to i1" [S4_1/conv1d.h:823]   --->   Operation 90 'trunc' 'tmp_55' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_2)   --->   "%tmp_21 = or i1 %tmp_55, %tmp_53" [S4_1/conv1d.h:823]   --->   Operation 91 'or' 'tmp_21' <Predicate = (!exitcond_flatten2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_2)   --->   "%tmp_22 = call i5 @_ssdm_op_PartSelect.i5.i15.i32.i32(i15 %p_Val2_3, i32 1, i32 5)" [S4_1/conv1d.h:823]   --->   Operation 92 'partselect' 'tmp_22' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_2)   --->   "%tmp_23 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_22, i1 %tmp_21)" [S4_1/conv1d.h:823]   --->   Operation 93 'bitconcatenate' 'tmp_23' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (1.18ns) (out node of the LUT)   --->   "%tmp_16_2 = icmp ne i6 %tmp_23, 0" [S4_1/conv1d.h:823]   --->   Operation 94 'icmp' 'tmp_16_2' <Predicate = (!exitcond_flatten2)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/2] (2.77ns)   --->   "%weights20_m_weights_11 = load i7* %weights20_m_weights_10, align 1" [S4_1/conv1d.h:817]   --->   Operation 95 'load' 'weights20_m_weights_11' <Predicate = (!exitcond_flatten2)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 32768> <ROM>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%p_0132_3_cast = sext i7 %weights20_m_weights_11 to i15" [S4_1/conv1d.h:823]   --->   Operation 96 'sext' 'p_0132_3_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (3.61ns)   --->   "%p_Val2_4 = mul i15 %p_0132_3_cast, %p_08_cast" [S4_1/conv1d.h:823]   --->   Operation 97 'mul' 'p_Val2_4' <Predicate = (!exitcond_flatten2)> <Delay = 3.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_3)   --->   "%tmp_56 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %p_Val2_4, i32 14)" [S4_1/conv1d.h:823]   --->   Operation 98 'bitselect' 'tmp_56' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_35 = call i8 @_ssdm_op_PartSelect.i8.i15.i32.i32(i15 %p_Val2_4, i32 7, i32 14)" [S4_1/conv1d.h:823]   --->   Operation 99 'partselect' 'tmp_35' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_57 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %p_Val2_4, i32 6)" [S4_1/conv1d.h:823]   --->   Operation 100 'bitselect' 'tmp_57' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_3)   --->   "%tmp_58 = trunc i15 %p_Val2_4 to i1" [S4_1/conv1d.h:823]   --->   Operation 101 'trunc' 'tmp_58' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_3)   --->   "%tmp_25 = or i1 %tmp_58, %tmp_56" [S4_1/conv1d.h:823]   --->   Operation 102 'or' 'tmp_25' <Predicate = (!exitcond_flatten2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_3)   --->   "%tmp_26 = call i5 @_ssdm_op_PartSelect.i5.i15.i32.i32(i15 %p_Val2_4, i32 1, i32 5)" [S4_1/conv1d.h:823]   --->   Operation 103 'partselect' 'tmp_26' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_3)   --->   "%tmp_27 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_26, i1 %tmp_25)" [S4_1/conv1d.h:823]   --->   Operation 104 'bitconcatenate' 'tmp_27' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (1.18ns) (out node of the LUT)   --->   "%tmp_16_3 = icmp ne i6 %tmp_27, 0" [S4_1/conv1d.h:823]   --->   Operation 105 'icmp' 'tmp_16_3' <Predicate = (!exitcond_flatten2)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.29>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%macRegisters_0_V_2_s = load i8* %macRegisters_0_V_2" [S4_1/conv1d.h:836]   --->   Operation 106 'load' 'macRegisters_0_V_2_s' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%macRegisters_1_V_2_s = load i8* %macRegisters_1_V_2" [S4_1/conv1d.h:836]   --->   Operation 107 'load' 'macRegisters_1_V_2_s' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%macRegisters_2_V_2_s = load i8* %macRegisters_2_V_2" [S4_1/conv1d.h:836]   --->   Operation 108 'load' 'macRegisters_2_V_2_s' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%macRegisters_3_V_2_s = load i8* %macRegisters_3_V_2" [S4_1/conv1d.h:836]   --->   Operation 109 'load' 'macRegisters_3_V_2_s' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_29 = sext i7 %tmp_28 to i8" [S4_1/conv1d.h:823]   --->   Operation 110 'sext' 'tmp_29' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.80ns)   --->   "%qb_assign_1 = and i1 %tmp_14, %tmp_48" [S4_1/conv1d.h:823]   --->   Operation 111 'and' 'qb_assign_1' <Predicate = (!exitcond_flatten2)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_15 = zext i1 %qb_assign_1 to i8" [S4_1/conv1d.h:823]   --->   Operation 112 'zext' 'tmp_15' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1 = add i8 %tmp_15, %macRegisters_0_V_2_s" [S4_1/conv1d.h:836]   --->   Operation 113 'add' 'tmp1' <Predicate = (!exitcond_flatten2)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 114 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%macRegisters_0_V = add i8 %tmp_29, %tmp1" [S4_1/conv1d.h:836]   --->   Operation 114 'add' 'macRegisters_0_V' <Predicate = (!exitcond_flatten2)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 115 [1/1] (0.80ns)   --->   "%qb_assign_1_1 = and i1 %tmp_16_1, %tmp_51" [S4_1/conv1d.h:823]   --->   Operation 115 'and' 'qb_assign_1_1' <Predicate = (!exitcond_flatten2)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_17_1 = zext i1 %qb_assign_1_1 to i8" [S4_1/conv1d.h:823]   --->   Operation 116 'zext' 'tmp_17_1' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp2 = add i8 %tmp_17_1, %macRegisters_1_V_2_s" [S4_1/conv1d.h:836]   --->   Operation 117 'add' 'tmp2' <Predicate = (!exitcond_flatten2)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 118 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%macRegisters_1_V = add i8 %tmp_31, %tmp2" [S4_1/conv1d.h:836]   --->   Operation 118 'add' 'macRegisters_1_V' <Predicate = (!exitcond_flatten2)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 119 [1/1] (0.80ns)   --->   "%qb_assign_1_2 = and i1 %tmp_16_2, %tmp_54" [S4_1/conv1d.h:823]   --->   Operation 119 'and' 'qb_assign_1_2' <Predicate = (!exitcond_flatten2)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_17_2 = zext i1 %qb_assign_1_2 to i8" [S4_1/conv1d.h:823]   --->   Operation 120 'zext' 'tmp_17_2' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp3 = add i8 %tmp_17_2, %macRegisters_2_V_2_s" [S4_1/conv1d.h:836]   --->   Operation 121 'add' 'tmp3' <Predicate = (!exitcond_flatten2)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 122 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%macRegisters_2_V = add i8 %tmp_33, %tmp3" [S4_1/conv1d.h:836]   --->   Operation 122 'add' 'macRegisters_2_V' <Predicate = (!exitcond_flatten2)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 123 [1/1] (0.80ns)   --->   "%qb_assign_1_3 = and i1 %tmp_16_3, %tmp_57" [S4_1/conv1d.h:823]   --->   Operation 123 'and' 'qb_assign_1_3' <Predicate = (!exitcond_flatten2)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_17_3 = zext i1 %qb_assign_1_3 to i8" [S4_1/conv1d.h:823]   --->   Operation 124 'zext' 'tmp_17_3' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp4 = add i8 %tmp_17_3, %macRegisters_3_V_2_s" [S4_1/conv1d.h:836]   --->   Operation 125 'add' 'tmp4' <Predicate = (!exitcond_flatten2)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 126 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%macRegisters_3_V = add i8 %tmp_35, %tmp4" [S4_1/conv1d.h:836]   --->   Operation 126 'add' 'macRegisters_3_V' <Predicate = (!exitcond_flatten2)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 127 [1/1] (1.30ns)   --->   "store i8 %macRegisters_3_V, i8* %macRegisters_3_V_2" [S4_1/conv1d.h:844]   --->   Operation 127 'store' <Predicate = (!tmp_9)> <Delay = 1.30>
ST_5 : Operation 128 [1/1] (1.30ns)   --->   "store i8 %macRegisters_2_V, i8* %macRegisters_2_V_2" [S4_1/conv1d.h:844]   --->   Operation 128 'store' <Predicate = (!tmp_9)> <Delay = 1.30>
ST_5 : Operation 129 [1/1] (1.30ns)   --->   "store i8 %macRegisters_1_V, i8* %macRegisters_1_V_2" [S4_1/conv1d.h:844]   --->   Operation 129 'store' <Predicate = (!tmp_9)> <Delay = 1.30>
ST_5 : Operation 130 [1/1] (1.30ns)   --->   "store i8 %macRegisters_0_V, i8* %macRegisters_0_V_2" [S4_1/conv1d.h:844]   --->   Operation 130 'store' <Predicate = (!tmp_9)> <Delay = 1.30>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "br label %._crit_edge" [S4_1/conv1d.h:847]   --->   Operation 131 'br' <Predicate = (!tmp_9)> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_7)   --->   "%tmp_36 = call i8 @_ssdm_op_Mux.ap_auto.64i8.i6(i8 12, i8 6, i8 7, i8 6, i8 6, i8 3, i8 11, i8 4, i8 7, i8 6, i8 0, i8 -2, i8 1, i8 6, i8 0, i8 -12, i8 10, i8 -6, i8 3, i8 8, i8 6, i8 -9, i8 28, i8 -2, i8 -5, i8 -7, i8 11, i8 0, i8 4, i8 -1, i8 -3, i8 0, i8 -1, i8 -3, i8 7, i8 -13, i8 20, i8 -6, i8 -12, i8 10, i8 -1, i8 14, i8 12, i8 -28, i8 -17, i8 -1, i8 10, i8 14, i8 -3, i8 -8, i8 24, i8 -14, i8 8, i8 -2, i8 -9, i8 -4, i8 11, i8 -4, i8 -11, i8 2, i8 7, i8 15, i8 -2, i8 11, i6 %nm_t_mid2)" [S4_1/conv1d.h:793]   --->   Operation 132 'mux' 'tmp_36' <Predicate = (tmp_9)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.53> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (2.53ns) (out node of the LUT)   --->   "%p_Val2_7 = add i8 %macRegisters_0_V, %tmp_36" [S4_1/conv1d.h:859]   --->   Operation 133 'add' 'p_Val2_7' <Predicate = (tmp_9)> <Delay = 2.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_7_1)   --->   "%tmp_37 = call i8 @_ssdm_op_Mux.ap_auto.64i8.i6(i8 -4, i8 12, i8 14, i8 -19, i8 2, i8 7, i8 16, i8 15, i8 -9, i8 6, i8 11, i8 -7, i8 19, i8 13, i8 -20, i8 27, i8 -16, i8 -2, i8 4, i8 -6, i8 -9, i8 9, i8 -18, i8 -1, i8 19, i8 2, i8 24, i8 2, i8 -5, i8 -8, i8 -1, i8 12, i8 8, i8 3, i8 -6, i8 -10, i8 8, i8 26, i8 7, i8 10, i8 9, i8 3, i8 -11, i8 2, i8 -2, i8 5, i8 -18, i8 14, i8 10, i8 -2, i8 9, i8 4, i8 -25, i8 -1, i8 9, i8 6, i8 7, i8 17, i8 -7, i8 -3, i8 9, i8 1, i8 4, i8 26, i6 %nm_t_mid2)" [S4_1/conv1d.h:793]   --->   Operation 134 'mux' 'tmp_37' <Predicate = (tmp_9)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.53> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 135 [1/1] (2.53ns) (out node of the LUT)   --->   "%p_Val2_7_1 = add i8 %macRegisters_1_V, %tmp_37" [S4_1/conv1d.h:859]   --->   Operation 135 'add' 'p_Val2_7_1' <Predicate = (tmp_9)> <Delay = 2.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_7_2)   --->   "%tmp_38 = call i8 @_ssdm_op_Mux.ap_auto.64i8.i6(i8 21, i8 -6, i8 19, i8 -8, i8 2, i8 3, i8 -6, i8 -5, i8 1, i8 16, i8 1, i8 9, i8 2, i8 -7, i8 -6, i8 7, i8 14, i8 35, i8 23, i8 -6, i8 16, i8 18, i8 6, i8 -19, i8 6, i8 4, i8 -1, i8 3, i8 26, i8 -4, i8 -36, i8 -2, i8 31, i8 0, i8 -6, i8 3, i8 -3, i8 -6, i8 -7, i8 0, i8 -3, i8 5, i8 20, i8 30, i8 -3, i8 -11, i8 2, i8 -24, i8 -7, i8 2, i8 -3, i8 4, i8 19, i8 3, i8 12, i8 -12, i8 -21, i8 7, i8 6, i8 -4, i8 -15, i8 6, i8 -2, i8 15, i6 %nm_t_mid2)" [S4_1/conv1d.h:793]   --->   Operation 136 'mux' 'tmp_38' <Predicate = (tmp_9)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.53> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (2.53ns) (out node of the LUT)   --->   "%p_Val2_7_2 = add i8 %macRegisters_2_V, %tmp_38" [S4_1/conv1d.h:859]   --->   Operation 137 'add' 'p_Val2_7_2' <Predicate = (tmp_9)> <Delay = 2.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_7_3)   --->   "%tmp_39 = call i8 @_ssdm_op_Mux.ap_auto.64i8.i6(i8 11, i8 3, i8 2, i8 22, i8 14, i8 0, i8 25, i8 15, i8 2, i8 -30, i8 21, i8 -12, i8 -1, i8 5, i8 -1, i8 -4, i8 5, i8 20, i8 10, i8 -11, i8 7, i8 16, i8 3, i8 6, i8 3, i8 -4, i8 7, i8 -1, i8 0, i8 0, i8 16, i8 10, i8 8, i8 17, i8 11, i8 -6, i8 -4, i8 3, i8 18, i8 13, i8 8, i8 -26, i8 15, i8 5, i8 -34, i8 6, i8 4, i8 12, i8 -8, i8 16, i8 22, i8 13, i8 14, i8 29, i8 2, i8 -8, i8 1, i8 9, i8 8, i8 -9, i8 9, i8 2, i8 5, i8 5, i6 %nm_t_mid2)" [S4_1/conv1d.h:793]   --->   Operation 138 'mux' 'tmp_39' <Predicate = (tmp_9)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.53> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 139 [1/1] (2.53ns) (out node of the LUT)   --->   "%p_Val2_7_3 = add i8 %macRegisters_3_V, %tmp_39" [S4_1/conv1d.h:859]   --->   Operation 139 'add' 'p_Val2_7_3' <Predicate = (tmp_9)> <Delay = 2.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 140 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_3_V_2"   --->   Operation 140 'store' <Predicate = (tmp_9)> <Delay = 1.30>
ST_5 : Operation 141 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_2_V_2"   --->   Operation 141 'store' <Predicate = (tmp_9)> <Delay = 1.30>
ST_5 : Operation 142 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_1_V_2"   --->   Operation 142 'store' <Predicate = (tmp_9)> <Delay = 1.30>
ST_5 : Operation 143 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_0_V_2"   --->   Operation 143 'store' <Predicate = (tmp_9)> <Delay = 1.30>

State 6 <SV = 5> <Delay = 3.40>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([50 x i8]* @loop_ofmChannels_loo)"   --->   Operation 144 'specloopname' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([33 x i8]* @loop_neuronFold_loop)"   --->   Operation 145 'specloopname' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str28) nounwind" [S4_1/conv1d.h:793]   --->   Operation 146 'specloopname' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str28)" [S4_1/conv1d.h:793]   --->   Operation 147 'specregionbegin' 'tmp_s' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_6 : Operation 148 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str8) nounwind" [S4_1/conv1d.h:794]   --->   Operation 148 'specpipeline' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_6 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_V_8 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %p_Val2_7_3, i8 %p_Val2_7_2, i8 %p_Val2_7_1, i8 %p_Val2_7)" [S4_1/conv1d.h:870]   --->   Operation 149 'bitconcatenate' 'tmp_V_8' <Predicate = (tmp_9)> <Delay = 0.00>
ST_6 : Operation 150 [1/1] (3.40ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_8)" [S4_1/conv1d.h:876]   --->   Operation 150 'write' <Predicate = (tmp_9)> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 151 [1/1] (0.00ns)   --->   "br label %._crit_edge" [S4_1/conv1d.h:877]   --->   Operation 151 'br' <Predicate = (tmp_9)> <Delay = 0.00>
ST_6 : Operation 152 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str28, i32 %tmp_s)" [S4_1/conv1d.h:878]   --->   Operation 152 'specregionend' 'empty' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_6 : Operation 153 [1/1] (0.00ns)   --->   "br label %0"   --->   Operation 153 'br' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>

State 7 <SV = 2> <Delay = 0.00>
ST_7 : Operation 154 [1/1] (0.00ns)   --->   "ret void" [S4_1/conv1d.h:884]   --->   Operation 154 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights20_m_weights_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights20_m_weights_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights20_m_weights_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights20_m_weights_s]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
macRegisters_0_V_2     (alloca         ) [ 01111110]
macRegisters_1_V_2     (alloca         ) [ 01111110]
macRegisters_2_V_2     (alloca         ) [ 01111110]
macRegisters_3_V_2     (alloca         ) [ 01111110]
StgValue_12            (specinterface  ) [ 00000000]
StgValue_13            (specinterface  ) [ 00000000]
StgValue_14            (store          ) [ 00000000]
StgValue_15            (store          ) [ 00000000]
StgValue_16            (store          ) [ 00000000]
StgValue_17            (store          ) [ 00000000]
StgValue_18            (br             ) [ 01111110]
indvar_flatten2        (phi            ) [ 00100000]
indvar_flatten         (phi            ) [ 00100000]
nm                     (phi            ) [ 00100000]
sf                     (phi            ) [ 00100000]
tmp                    (trunc          ) [ 00000000]
tmp_3                  (bitconcatenate ) [ 00000000]
exitcond_flatten2      (icmp           ) [ 00111110]
indvar_flatten_next2   (add            ) [ 01111110]
StgValue_27            (br             ) [ 00000000]
exitcond_flatten       (icmp           ) [ 00000000]
nm_mid                 (select         ) [ 00000000]
tmp_3_mid              (select         ) [ 00000000]
nm_t_mid               (select         ) [ 00000000]
not_exitcond_flatten   (xor            ) [ 00000000]
tmp_40                 (icmp           ) [ 00000000]
tmp_5_mid              (and            ) [ 00000000]
nm_1                   (add            ) [ 00000000]
tmp_8                  (or             ) [ 00000000]
sf_mid2                (select         ) [ 00000000]
tmp_46                 (trunc          ) [ 00000000]
tmp_3_mid1             (bitconcatenate ) [ 00000000]
tmp_3_mid2             (select         ) [ 00000000]
nm_t_mid2              (select         ) [ 00111100]
nm_mid2                (select         ) [ 01111110]
sf_cast                (zext           ) [ 00000000]
tmp_6                  (add            ) [ 00110000]
tmp_9                  (icmp           ) [ 00111110]
StgValue_46            (br             ) [ 00000000]
sf_1                   (add            ) [ 01111110]
indvar_flatten_op      (add            ) [ 00000000]
indvar_flatten_next    (select         ) [ 01111110]
tmp_7                  (zext           ) [ 00000000]
weights20_m_weights_4  (getelementptr  ) [ 00101000]
weights20_m_weights_6  (getelementptr  ) [ 00101000]
weights20_m_weights_8  (getelementptr  ) [ 00101000]
weights20_m_weights_10 (getelementptr  ) [ 00101000]
tmp_V                  (read           ) [ 00000000]
weights20_m_weights_5  (load           ) [ 00000000]
p_08_cast              (sext           ) [ 00000000]
p_08_cast_cast         (sext           ) [ 00000000]
p_0132_cast_cast       (sext           ) [ 00000000]
p_Val2_s               (mul            ) [ 00000000]
tmp_47                 (bitselect      ) [ 00000000]
tmp_28                 (partselect     ) [ 00100100]
tmp_48                 (bitselect      ) [ 00100100]
tmp_49                 (trunc          ) [ 00000000]
tmp_11                 (or             ) [ 00000000]
tmp_12                 (partselect     ) [ 00000000]
tmp_13                 (bitconcatenate ) [ 00000000]
tmp_14                 (icmp           ) [ 00100100]
weights20_m_weights_7  (load           ) [ 00000000]
p_0132_1_cast          (sext           ) [ 00000000]
p_Val2_s_57            (mul            ) [ 00000000]
tmp_50                 (bitselect      ) [ 00000000]
tmp_31                 (partselect     ) [ 00100100]
tmp_51                 (bitselect      ) [ 00100100]
tmp_52                 (trunc          ) [ 00000000]
tmp_17                 (or             ) [ 00000000]
tmp_18                 (partselect     ) [ 00000000]
tmp_19                 (bitconcatenate ) [ 00000000]
tmp_16_1               (icmp           ) [ 00100100]
weights20_m_weights_9  (load           ) [ 00000000]
p_0132_2_cast          (sext           ) [ 00000000]
p_Val2_3               (mul            ) [ 00000000]
tmp_53                 (bitselect      ) [ 00000000]
tmp_33                 (partselect     ) [ 00100100]
tmp_54                 (bitselect      ) [ 00100100]
tmp_55                 (trunc          ) [ 00000000]
tmp_21                 (or             ) [ 00000000]
tmp_22                 (partselect     ) [ 00000000]
tmp_23                 (bitconcatenate ) [ 00000000]
tmp_16_2               (icmp           ) [ 00100100]
weights20_m_weights_11 (load           ) [ 00000000]
p_0132_3_cast          (sext           ) [ 00000000]
p_Val2_4               (mul            ) [ 00000000]
tmp_56                 (bitselect      ) [ 00000000]
tmp_35                 (partselect     ) [ 00100100]
tmp_57                 (bitselect      ) [ 00100100]
tmp_58                 (trunc          ) [ 00000000]
tmp_25                 (or             ) [ 00000000]
tmp_26                 (partselect     ) [ 00000000]
tmp_27                 (bitconcatenate ) [ 00000000]
tmp_16_3               (icmp           ) [ 00100100]
macRegisters_0_V_2_s   (load           ) [ 00000000]
macRegisters_1_V_2_s   (load           ) [ 00000000]
macRegisters_2_V_2_s   (load           ) [ 00000000]
macRegisters_3_V_2_s   (load           ) [ 00000000]
tmp_29                 (sext           ) [ 00000000]
qb_assign_1            (and            ) [ 00000000]
tmp_15                 (zext           ) [ 00000000]
tmp1                   (add            ) [ 00000000]
macRegisters_0_V       (add            ) [ 00000000]
qb_assign_1_1          (and            ) [ 00000000]
tmp_17_1               (zext           ) [ 00000000]
tmp2                   (add            ) [ 00000000]
macRegisters_1_V       (add            ) [ 00000000]
qb_assign_1_2          (and            ) [ 00000000]
tmp_17_2               (zext           ) [ 00000000]
tmp3                   (add            ) [ 00000000]
macRegisters_2_V       (add            ) [ 00000000]
qb_assign_1_3          (and            ) [ 00000000]
tmp_17_3               (zext           ) [ 00000000]
tmp4                   (add            ) [ 00000000]
macRegisters_3_V       (add            ) [ 00000000]
StgValue_127           (store          ) [ 00000000]
StgValue_128           (store          ) [ 00000000]
StgValue_129           (store          ) [ 00000000]
StgValue_130           (store          ) [ 00000000]
StgValue_131           (br             ) [ 00000000]
tmp_36                 (mux            ) [ 00000000]
p_Val2_7               (add            ) [ 00100010]
tmp_37                 (mux            ) [ 00000000]
p_Val2_7_1             (add            ) [ 00100010]
tmp_38                 (mux            ) [ 00000000]
p_Val2_7_2             (add            ) [ 00100010]
tmp_39                 (mux            ) [ 00000000]
p_Val2_7_3             (add            ) [ 00100010]
StgValue_140           (store          ) [ 00000000]
StgValue_141           (store          ) [ 00000000]
StgValue_142           (store          ) [ 00000000]
StgValue_143           (store          ) [ 00000000]
StgValue_144           (specloopname   ) [ 00000000]
StgValue_145           (specloopname   ) [ 00000000]
StgValue_146           (specloopname   ) [ 00000000]
tmp_s                  (specregionbegin) [ 00000000]
StgValue_148           (specpipeline   ) [ 00000000]
tmp_V_8                (bitconcatenate ) [ 00000000]
StgValue_150           (write          ) [ 00000000]
StgValue_151           (br             ) [ 00000000]
empty                  (specregionend  ) [ 00000000]
StgValue_153           (br             ) [ 01111110]
StgValue_154           (ret            ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="weights20_m_weights_3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights20_m_weights_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="weights20_m_weights_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights20_m_weights_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="weights20_m_weights_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights20_m_weights_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="weights20_m_weights_s">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights20_m_weights_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str90"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str91"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str92"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str93"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str94"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str95"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str83"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str84"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str85"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str86"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str87"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str88"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i6.i9"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i14.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i14.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i14.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i15.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i15.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i15.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.64i8.i6"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="loop_ofmChannels_loo"/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="loop_neuronFold_loop"/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str28"/></StgValue>
</bind>
</comp>

<comp id="242" class="1001" name="const_242">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="244" class="1001" name="const_244">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="246" class="1001" name="const_246">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="248" class="1001" name="const_248">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="250" class="1001" name="const_250">
<pin_list>
<pin id="251" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="252" class="1001" name="const_252">
<pin_list>
<pin id="253" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="254" class="1004" name="macRegisters_0_V_2_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="macRegisters_0_V_2/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="macRegisters_1_V_2_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="macRegisters_1_V_2/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="macRegisters_2_V_2_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="macRegisters_2_V_2/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="macRegisters_3_V_2_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="macRegisters_3_V_2/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="tmp_V_read_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="8" slack="0"/>
<pin id="272" dir="0" index="1" bw="8" slack="0"/>
<pin id="273" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/4 "/>
</bind>
</comp>

<comp id="276" class="1004" name="StgValue_150_write_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="0" slack="0"/>
<pin id="278" dir="0" index="1" bw="32" slack="0"/>
<pin id="279" dir="0" index="2" bw="32" slack="0"/>
<pin id="280" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_150/6 "/>
</bind>
</comp>

<comp id="283" class="1004" name="weights20_m_weights_4_gep_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="6" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="0" index="2" bw="15" slack="0"/>
<pin id="287" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights20_m_weights_4/3 "/>
</bind>
</comp>

<comp id="290" class="1004" name="grp_access_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="15" slack="0"/>
<pin id="292" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="293" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="294" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights20_m_weights_5/3 "/>
</bind>
</comp>

<comp id="296" class="1004" name="weights20_m_weights_6_gep_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="7" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="0" index="2" bw="15" slack="0"/>
<pin id="300" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights20_m_weights_6/3 "/>
</bind>
</comp>

<comp id="303" class="1004" name="grp_access_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="15" slack="0"/>
<pin id="305" dir="0" index="1" bw="7" slack="2147483647"/>
<pin id="306" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="307" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights20_m_weights_7/3 "/>
</bind>
</comp>

<comp id="309" class="1004" name="weights20_m_weights_8_gep_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="7" slack="0"/>
<pin id="311" dir="0" index="1" bw="1" slack="0"/>
<pin id="312" dir="0" index="2" bw="15" slack="0"/>
<pin id="313" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights20_m_weights_8/3 "/>
</bind>
</comp>

<comp id="316" class="1004" name="grp_access_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="15" slack="0"/>
<pin id="318" dir="0" index="1" bw="7" slack="2147483647"/>
<pin id="319" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="320" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights20_m_weights_9/3 "/>
</bind>
</comp>

<comp id="322" class="1004" name="weights20_m_weights_10_gep_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="7" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="0" index="2" bw="15" slack="0"/>
<pin id="326" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights20_m_weights_10/3 "/>
</bind>
</comp>

<comp id="329" class="1004" name="grp_access_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="15" slack="0"/>
<pin id="331" dir="0" index="1" bw="7" slack="2147483647"/>
<pin id="332" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="333" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights20_m_weights_11/3 "/>
</bind>
</comp>

<comp id="335" class="1005" name="indvar_flatten2_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="25" slack="1"/>
<pin id="337" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten2 (phireg) "/>
</bind>
</comp>

<comp id="339" class="1004" name="indvar_flatten2_phi_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="1"/>
<pin id="341" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="342" dir="0" index="2" bw="25" slack="0"/>
<pin id="343" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="344" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten2/2 "/>
</bind>
</comp>

<comp id="346" class="1005" name="indvar_flatten_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="17" slack="1"/>
<pin id="348" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="350" class="1004" name="indvar_flatten_phi_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="1"/>
<pin id="352" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="353" dir="0" index="2" bw="17" slack="0"/>
<pin id="354" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="355" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="357" class="1005" name="nm_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="7" slack="1"/>
<pin id="359" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="nm (phireg) "/>
</bind>
</comp>

<comp id="361" class="1004" name="nm_phi_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="1" slack="1"/>
<pin id="363" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="364" dir="0" index="2" bw="7" slack="0"/>
<pin id="365" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="366" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="nm/2 "/>
</bind>
</comp>

<comp id="368" class="1005" name="sf_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="10" slack="1"/>
<pin id="370" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="sf (phireg) "/>
</bind>
</comp>

<comp id="372" class="1004" name="sf_phi_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="1"/>
<pin id="374" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="375" dir="0" index="2" bw="10" slack="0"/>
<pin id="376" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="377" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sf/2 "/>
</bind>
</comp>

<comp id="379" class="1004" name="grp_store_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="0"/>
<pin id="381" dir="0" index="1" bw="8" slack="0"/>
<pin id="382" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_14/1 StgValue_140/5 "/>
</bind>
</comp>

<comp id="384" class="1004" name="grp_store_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="0"/>
<pin id="386" dir="0" index="1" bw="8" slack="0"/>
<pin id="387" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_15/1 StgValue_141/5 "/>
</bind>
</comp>

<comp id="389" class="1004" name="grp_store_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="0"/>
<pin id="391" dir="0" index="1" bw="8" slack="0"/>
<pin id="392" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_16/1 StgValue_142/5 "/>
</bind>
</comp>

<comp id="394" class="1004" name="grp_store_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="0"/>
<pin id="396" dir="0" index="1" bw="8" slack="0"/>
<pin id="397" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_17/1 StgValue_143/5 "/>
</bind>
</comp>

<comp id="399" class="1004" name="tmp_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="7" slack="0"/>
<pin id="401" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="403" class="1004" name="tmp_3_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="15" slack="0"/>
<pin id="405" dir="0" index="1" bw="6" slack="0"/>
<pin id="406" dir="0" index="2" bw="1" slack="0"/>
<pin id="407" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="411" class="1004" name="exitcond_flatten2_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="25" slack="0"/>
<pin id="413" dir="0" index="1" bw="25" slack="0"/>
<pin id="414" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten2/2 "/>
</bind>
</comp>

<comp id="417" class="1004" name="indvar_flatten_next2_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="1" slack="0"/>
<pin id="419" dir="0" index="1" bw="25" slack="0"/>
<pin id="420" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next2/2 "/>
</bind>
</comp>

<comp id="423" class="1004" name="exitcond_flatten_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="17" slack="0"/>
<pin id="425" dir="0" index="1" bw="17" slack="0"/>
<pin id="426" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="429" class="1004" name="nm_mid_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="0"/>
<pin id="431" dir="0" index="1" bw="1" slack="0"/>
<pin id="432" dir="0" index="2" bw="7" slack="0"/>
<pin id="433" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nm_mid/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="tmp_3_mid_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="1" slack="0"/>
<pin id="439" dir="0" index="1" bw="1" slack="0"/>
<pin id="440" dir="0" index="2" bw="15" slack="0"/>
<pin id="441" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_3_mid/2 "/>
</bind>
</comp>

<comp id="445" class="1004" name="nm_t_mid_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="1" slack="0"/>
<pin id="447" dir="0" index="1" bw="1" slack="0"/>
<pin id="448" dir="0" index="2" bw="6" slack="0"/>
<pin id="449" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nm_t_mid/2 "/>
</bind>
</comp>

<comp id="453" class="1004" name="not_exitcond_flatten_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="1" slack="0"/>
<pin id="455" dir="0" index="1" bw="1" slack="0"/>
<pin id="456" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="459" class="1004" name="tmp_40_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="10" slack="0"/>
<pin id="461" dir="0" index="1" bw="10" slack="0"/>
<pin id="462" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_40/2 "/>
</bind>
</comp>

<comp id="465" class="1004" name="tmp_5_mid_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="1" slack="0"/>
<pin id="467" dir="0" index="1" bw="1" slack="0"/>
<pin id="468" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_5_mid/2 "/>
</bind>
</comp>

<comp id="471" class="1004" name="nm_1_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="1" slack="0"/>
<pin id="473" dir="0" index="1" bw="7" slack="0"/>
<pin id="474" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="nm_1/2 "/>
</bind>
</comp>

<comp id="477" class="1004" name="tmp_8_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="1" slack="0"/>
<pin id="479" dir="0" index="1" bw="1" slack="0"/>
<pin id="480" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="483" class="1004" name="sf_mid2_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="1" slack="0"/>
<pin id="485" dir="0" index="1" bw="1" slack="0"/>
<pin id="486" dir="0" index="2" bw="10" slack="0"/>
<pin id="487" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sf_mid2/2 "/>
</bind>
</comp>

<comp id="491" class="1004" name="tmp_46_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="7" slack="0"/>
<pin id="493" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_46/2 "/>
</bind>
</comp>

<comp id="495" class="1004" name="tmp_3_mid1_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="15" slack="0"/>
<pin id="497" dir="0" index="1" bw="6" slack="0"/>
<pin id="498" dir="0" index="2" bw="1" slack="0"/>
<pin id="499" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3_mid1/2 "/>
</bind>
</comp>

<comp id="503" class="1004" name="tmp_3_mid2_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="1" slack="0"/>
<pin id="505" dir="0" index="1" bw="15" slack="0"/>
<pin id="506" dir="0" index="2" bw="15" slack="0"/>
<pin id="507" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_3_mid2/2 "/>
</bind>
</comp>

<comp id="511" class="1004" name="nm_t_mid2_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="1" slack="0"/>
<pin id="513" dir="0" index="1" bw="6" slack="0"/>
<pin id="514" dir="0" index="2" bw="6" slack="0"/>
<pin id="515" dir="1" index="3" bw="6" slack="3"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nm_t_mid2/2 "/>
</bind>
</comp>

<comp id="519" class="1004" name="nm_mid2_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="1" slack="0"/>
<pin id="521" dir="0" index="1" bw="7" slack="0"/>
<pin id="522" dir="0" index="2" bw="7" slack="0"/>
<pin id="523" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nm_mid2/2 "/>
</bind>
</comp>

<comp id="527" class="1004" name="sf_cast_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="10" slack="0"/>
<pin id="529" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sf_cast/2 "/>
</bind>
</comp>

<comp id="531" class="1004" name="tmp_6_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="10" slack="0"/>
<pin id="533" dir="0" index="1" bw="15" slack="0"/>
<pin id="534" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="537" class="1004" name="tmp_9_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="10" slack="0"/>
<pin id="539" dir="0" index="1" bw="10" slack="0"/>
<pin id="540" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="543" class="1004" name="sf_1_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="10" slack="0"/>
<pin id="545" dir="0" index="1" bw="1" slack="0"/>
<pin id="546" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sf_1/2 "/>
</bind>
</comp>

<comp id="549" class="1004" name="indvar_flatten_op_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="17" slack="0"/>
<pin id="551" dir="0" index="1" bw="1" slack="0"/>
<pin id="552" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_op/2 "/>
</bind>
</comp>

<comp id="555" class="1004" name="indvar_flatten_next_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="1" slack="0"/>
<pin id="557" dir="0" index="1" bw="1" slack="0"/>
<pin id="558" dir="0" index="2" bw="17" slack="0"/>
<pin id="559" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="563" class="1004" name="tmp_7_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="15" slack="1"/>
<pin id="565" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="570" class="1004" name="p_08_cast_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="8" slack="0"/>
<pin id="572" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_08_cast/4 "/>
</bind>
</comp>

<comp id="574" class="1004" name="p_08_cast_cast_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="8" slack="0"/>
<pin id="576" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_08_cast_cast/4 "/>
</bind>
</comp>

<comp id="578" class="1004" name="p_0132_cast_cast_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="6" slack="0"/>
<pin id="580" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_0132_cast_cast/4 "/>
</bind>
</comp>

<comp id="582" class="1004" name="p_Val2_s_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="6" slack="0"/>
<pin id="584" dir="0" index="1" bw="8" slack="0"/>
<pin id="585" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_s/4 "/>
</bind>
</comp>

<comp id="588" class="1004" name="tmp_47_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="1" slack="0"/>
<pin id="590" dir="0" index="1" bw="14" slack="0"/>
<pin id="591" dir="0" index="2" bw="5" slack="0"/>
<pin id="592" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_47/4 "/>
</bind>
</comp>

<comp id="596" class="1004" name="tmp_28_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="7" slack="0"/>
<pin id="598" dir="0" index="1" bw="14" slack="0"/>
<pin id="599" dir="0" index="2" bw="4" slack="0"/>
<pin id="600" dir="0" index="3" bw="5" slack="0"/>
<pin id="601" dir="1" index="4" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_28/4 "/>
</bind>
</comp>

<comp id="606" class="1004" name="tmp_48_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="1" slack="0"/>
<pin id="608" dir="0" index="1" bw="14" slack="0"/>
<pin id="609" dir="0" index="2" bw="4" slack="0"/>
<pin id="610" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_48/4 "/>
</bind>
</comp>

<comp id="614" class="1004" name="tmp_49_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="14" slack="0"/>
<pin id="616" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_49/4 "/>
</bind>
</comp>

<comp id="618" class="1004" name="tmp_11_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="1" slack="0"/>
<pin id="620" dir="0" index="1" bw="1" slack="0"/>
<pin id="621" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_11/4 "/>
</bind>
</comp>

<comp id="624" class="1004" name="tmp_12_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="5" slack="0"/>
<pin id="626" dir="0" index="1" bw="14" slack="0"/>
<pin id="627" dir="0" index="2" bw="1" slack="0"/>
<pin id="628" dir="0" index="3" bw="4" slack="0"/>
<pin id="629" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/4 "/>
</bind>
</comp>

<comp id="634" class="1004" name="tmp_13_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="6" slack="0"/>
<pin id="636" dir="0" index="1" bw="5" slack="0"/>
<pin id="637" dir="0" index="2" bw="1" slack="0"/>
<pin id="638" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_13/4 "/>
</bind>
</comp>

<comp id="642" class="1004" name="tmp_14_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="6" slack="0"/>
<pin id="644" dir="0" index="1" bw="1" slack="0"/>
<pin id="645" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_14/4 "/>
</bind>
</comp>

<comp id="648" class="1004" name="p_0132_1_cast_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="7" slack="0"/>
<pin id="650" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_0132_1_cast/4 "/>
</bind>
</comp>

<comp id="652" class="1004" name="p_Val2_s_57_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="7" slack="0"/>
<pin id="654" dir="0" index="1" bw="8" slack="0"/>
<pin id="655" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_s_57/4 "/>
</bind>
</comp>

<comp id="658" class="1004" name="tmp_50_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="1" slack="0"/>
<pin id="660" dir="0" index="1" bw="15" slack="0"/>
<pin id="661" dir="0" index="2" bw="5" slack="0"/>
<pin id="662" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_50/4 "/>
</bind>
</comp>

<comp id="666" class="1004" name="tmp_31_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="8" slack="0"/>
<pin id="668" dir="0" index="1" bw="15" slack="0"/>
<pin id="669" dir="0" index="2" bw="4" slack="0"/>
<pin id="670" dir="0" index="3" bw="5" slack="0"/>
<pin id="671" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_31/4 "/>
</bind>
</comp>

<comp id="676" class="1004" name="tmp_51_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="1" slack="0"/>
<pin id="678" dir="0" index="1" bw="15" slack="0"/>
<pin id="679" dir="0" index="2" bw="4" slack="0"/>
<pin id="680" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_51/4 "/>
</bind>
</comp>

<comp id="684" class="1004" name="tmp_52_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="15" slack="0"/>
<pin id="686" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_52/4 "/>
</bind>
</comp>

<comp id="688" class="1004" name="tmp_17_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="1" slack="0"/>
<pin id="690" dir="0" index="1" bw="1" slack="0"/>
<pin id="691" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_17/4 "/>
</bind>
</comp>

<comp id="694" class="1004" name="tmp_18_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="5" slack="0"/>
<pin id="696" dir="0" index="1" bw="15" slack="0"/>
<pin id="697" dir="0" index="2" bw="1" slack="0"/>
<pin id="698" dir="0" index="3" bw="4" slack="0"/>
<pin id="699" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_18/4 "/>
</bind>
</comp>

<comp id="704" class="1004" name="tmp_19_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="6" slack="0"/>
<pin id="706" dir="0" index="1" bw="5" slack="0"/>
<pin id="707" dir="0" index="2" bw="1" slack="0"/>
<pin id="708" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_19/4 "/>
</bind>
</comp>

<comp id="712" class="1004" name="tmp_16_1_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="6" slack="0"/>
<pin id="714" dir="0" index="1" bw="1" slack="0"/>
<pin id="715" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_16_1/4 "/>
</bind>
</comp>

<comp id="718" class="1004" name="p_0132_2_cast_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="7" slack="0"/>
<pin id="720" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_0132_2_cast/4 "/>
</bind>
</comp>

<comp id="722" class="1004" name="p_Val2_3_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="7" slack="0"/>
<pin id="724" dir="0" index="1" bw="8" slack="0"/>
<pin id="725" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_3/4 "/>
</bind>
</comp>

<comp id="728" class="1004" name="tmp_53_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="1" slack="0"/>
<pin id="730" dir="0" index="1" bw="15" slack="0"/>
<pin id="731" dir="0" index="2" bw="5" slack="0"/>
<pin id="732" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_53/4 "/>
</bind>
</comp>

<comp id="736" class="1004" name="tmp_33_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="8" slack="0"/>
<pin id="738" dir="0" index="1" bw="15" slack="0"/>
<pin id="739" dir="0" index="2" bw="4" slack="0"/>
<pin id="740" dir="0" index="3" bw="5" slack="0"/>
<pin id="741" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_33/4 "/>
</bind>
</comp>

<comp id="746" class="1004" name="tmp_54_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="1" slack="0"/>
<pin id="748" dir="0" index="1" bw="15" slack="0"/>
<pin id="749" dir="0" index="2" bw="4" slack="0"/>
<pin id="750" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_54/4 "/>
</bind>
</comp>

<comp id="754" class="1004" name="tmp_55_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="15" slack="0"/>
<pin id="756" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_55/4 "/>
</bind>
</comp>

<comp id="758" class="1004" name="tmp_21_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="1" slack="0"/>
<pin id="760" dir="0" index="1" bw="1" slack="0"/>
<pin id="761" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_21/4 "/>
</bind>
</comp>

<comp id="764" class="1004" name="tmp_22_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="5" slack="0"/>
<pin id="766" dir="0" index="1" bw="15" slack="0"/>
<pin id="767" dir="0" index="2" bw="1" slack="0"/>
<pin id="768" dir="0" index="3" bw="4" slack="0"/>
<pin id="769" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_22/4 "/>
</bind>
</comp>

<comp id="774" class="1004" name="tmp_23_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="6" slack="0"/>
<pin id="776" dir="0" index="1" bw="5" slack="0"/>
<pin id="777" dir="0" index="2" bw="1" slack="0"/>
<pin id="778" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_23/4 "/>
</bind>
</comp>

<comp id="782" class="1004" name="tmp_16_2_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="6" slack="0"/>
<pin id="784" dir="0" index="1" bw="1" slack="0"/>
<pin id="785" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_16_2/4 "/>
</bind>
</comp>

<comp id="788" class="1004" name="p_0132_3_cast_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="7" slack="0"/>
<pin id="790" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_0132_3_cast/4 "/>
</bind>
</comp>

<comp id="792" class="1004" name="p_Val2_4_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="7" slack="0"/>
<pin id="794" dir="0" index="1" bw="8" slack="0"/>
<pin id="795" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_4/4 "/>
</bind>
</comp>

<comp id="798" class="1004" name="tmp_56_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="1" slack="0"/>
<pin id="800" dir="0" index="1" bw="15" slack="0"/>
<pin id="801" dir="0" index="2" bw="5" slack="0"/>
<pin id="802" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_56/4 "/>
</bind>
</comp>

<comp id="806" class="1004" name="tmp_35_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="8" slack="0"/>
<pin id="808" dir="0" index="1" bw="15" slack="0"/>
<pin id="809" dir="0" index="2" bw="4" slack="0"/>
<pin id="810" dir="0" index="3" bw="5" slack="0"/>
<pin id="811" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_35/4 "/>
</bind>
</comp>

<comp id="816" class="1004" name="tmp_57_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="1" slack="0"/>
<pin id="818" dir="0" index="1" bw="15" slack="0"/>
<pin id="819" dir="0" index="2" bw="4" slack="0"/>
<pin id="820" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_57/4 "/>
</bind>
</comp>

<comp id="824" class="1004" name="tmp_58_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="15" slack="0"/>
<pin id="826" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_58/4 "/>
</bind>
</comp>

<comp id="828" class="1004" name="tmp_25_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="1" slack="0"/>
<pin id="830" dir="0" index="1" bw="1" slack="0"/>
<pin id="831" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_25/4 "/>
</bind>
</comp>

<comp id="834" class="1004" name="tmp_26_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="5" slack="0"/>
<pin id="836" dir="0" index="1" bw="15" slack="0"/>
<pin id="837" dir="0" index="2" bw="1" slack="0"/>
<pin id="838" dir="0" index="3" bw="4" slack="0"/>
<pin id="839" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_26/4 "/>
</bind>
</comp>

<comp id="844" class="1004" name="tmp_27_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="6" slack="0"/>
<pin id="846" dir="0" index="1" bw="5" slack="0"/>
<pin id="847" dir="0" index="2" bw="1" slack="0"/>
<pin id="848" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_27/4 "/>
</bind>
</comp>

<comp id="852" class="1004" name="tmp_16_3_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="6" slack="0"/>
<pin id="854" dir="0" index="1" bw="1" slack="0"/>
<pin id="855" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_16_3/4 "/>
</bind>
</comp>

<comp id="858" class="1004" name="macRegisters_0_V_2_s_load_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="8" slack="4"/>
<pin id="860" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="macRegisters_0_V_2_s/5 "/>
</bind>
</comp>

<comp id="861" class="1004" name="macRegisters_1_V_2_s_load_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="8" slack="4"/>
<pin id="863" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="macRegisters_1_V_2_s/5 "/>
</bind>
</comp>

<comp id="864" class="1004" name="macRegisters_2_V_2_s_load_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="8" slack="4"/>
<pin id="866" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="macRegisters_2_V_2_s/5 "/>
</bind>
</comp>

<comp id="867" class="1004" name="macRegisters_3_V_2_s_load_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="8" slack="4"/>
<pin id="869" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="macRegisters_3_V_2_s/5 "/>
</bind>
</comp>

<comp id="870" class="1004" name="tmp_29_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="7" slack="1"/>
<pin id="872" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_29/5 "/>
</bind>
</comp>

<comp id="873" class="1004" name="qb_assign_1_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="1" slack="1"/>
<pin id="875" dir="0" index="1" bw="1" slack="1"/>
<pin id="876" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="qb_assign_1/5 "/>
</bind>
</comp>

<comp id="877" class="1004" name="tmp_15_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="1" slack="0"/>
<pin id="879" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_15/5 "/>
</bind>
</comp>

<comp id="881" class="1004" name="tmp1_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="1" slack="0"/>
<pin id="883" dir="0" index="1" bw="8" slack="0"/>
<pin id="884" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/5 "/>
</bind>
</comp>

<comp id="887" class="1004" name="macRegisters_0_V_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="7" slack="0"/>
<pin id="889" dir="0" index="1" bw="8" slack="0"/>
<pin id="890" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="macRegisters_0_V/5 "/>
</bind>
</comp>

<comp id="893" class="1004" name="qb_assign_1_1_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="1" slack="1"/>
<pin id="895" dir="0" index="1" bw="1" slack="1"/>
<pin id="896" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="qb_assign_1_1/5 "/>
</bind>
</comp>

<comp id="897" class="1004" name="tmp_17_1_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="1" slack="0"/>
<pin id="899" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_17_1/5 "/>
</bind>
</comp>

<comp id="901" class="1004" name="tmp2_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="1" slack="0"/>
<pin id="903" dir="0" index="1" bw="8" slack="0"/>
<pin id="904" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/5 "/>
</bind>
</comp>

<comp id="907" class="1004" name="macRegisters_1_V_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="8" slack="1"/>
<pin id="909" dir="0" index="1" bw="8" slack="0"/>
<pin id="910" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="macRegisters_1_V/5 "/>
</bind>
</comp>

<comp id="912" class="1004" name="qb_assign_1_2_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="1" slack="1"/>
<pin id="914" dir="0" index="1" bw="1" slack="1"/>
<pin id="915" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="qb_assign_1_2/5 "/>
</bind>
</comp>

<comp id="916" class="1004" name="tmp_17_2_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="1" slack="0"/>
<pin id="918" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_17_2/5 "/>
</bind>
</comp>

<comp id="920" class="1004" name="tmp3_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="1" slack="0"/>
<pin id="922" dir="0" index="1" bw="8" slack="0"/>
<pin id="923" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/5 "/>
</bind>
</comp>

<comp id="926" class="1004" name="macRegisters_2_V_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="8" slack="1"/>
<pin id="928" dir="0" index="1" bw="8" slack="0"/>
<pin id="929" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="macRegisters_2_V/5 "/>
</bind>
</comp>

<comp id="931" class="1004" name="qb_assign_1_3_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="1" slack="1"/>
<pin id="933" dir="0" index="1" bw="1" slack="1"/>
<pin id="934" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="qb_assign_1_3/5 "/>
</bind>
</comp>

<comp id="935" class="1004" name="tmp_17_3_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="1" slack="0"/>
<pin id="937" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_17_3/5 "/>
</bind>
</comp>

<comp id="939" class="1004" name="tmp4_fu_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="1" slack="0"/>
<pin id="941" dir="0" index="1" bw="8" slack="0"/>
<pin id="942" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/5 "/>
</bind>
</comp>

<comp id="945" class="1004" name="macRegisters_3_V_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="8" slack="1"/>
<pin id="947" dir="0" index="1" bw="8" slack="0"/>
<pin id="948" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="macRegisters_3_V/5 "/>
</bind>
</comp>

<comp id="950" class="1004" name="StgValue_127_store_fu_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="8" slack="0"/>
<pin id="952" dir="0" index="1" bw="8" slack="4"/>
<pin id="953" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_127/5 "/>
</bind>
</comp>

<comp id="955" class="1004" name="StgValue_128_store_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="8" slack="0"/>
<pin id="957" dir="0" index="1" bw="8" slack="4"/>
<pin id="958" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_128/5 "/>
</bind>
</comp>

<comp id="960" class="1004" name="StgValue_129_store_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="8" slack="0"/>
<pin id="962" dir="0" index="1" bw="8" slack="4"/>
<pin id="963" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_129/5 "/>
</bind>
</comp>

<comp id="965" class="1004" name="StgValue_130_store_fu_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="8" slack="0"/>
<pin id="967" dir="0" index="1" bw="8" slack="4"/>
<pin id="968" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_130/5 "/>
</bind>
</comp>

<comp id="970" class="1004" name="tmp_36_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="8" slack="0"/>
<pin id="972" dir="0" index="1" bw="5" slack="0"/>
<pin id="973" dir="0" index="2" bw="4" slack="0"/>
<pin id="974" dir="0" index="3" bw="4" slack="0"/>
<pin id="975" dir="0" index="4" bw="4" slack="0"/>
<pin id="976" dir="0" index="5" bw="4" slack="0"/>
<pin id="977" dir="0" index="6" bw="3" slack="0"/>
<pin id="978" dir="0" index="7" bw="5" slack="0"/>
<pin id="979" dir="0" index="8" bw="4" slack="0"/>
<pin id="980" dir="0" index="9" bw="4" slack="0"/>
<pin id="981" dir="0" index="10" bw="4" slack="0"/>
<pin id="982" dir="0" index="11" bw="1" slack="0"/>
<pin id="983" dir="0" index="12" bw="2" slack="0"/>
<pin id="984" dir="0" index="13" bw="1" slack="0"/>
<pin id="985" dir="0" index="14" bw="4" slack="0"/>
<pin id="986" dir="0" index="15" bw="1" slack="0"/>
<pin id="987" dir="0" index="16" bw="5" slack="0"/>
<pin id="988" dir="0" index="17" bw="5" slack="0"/>
<pin id="989" dir="0" index="18" bw="4" slack="0"/>
<pin id="990" dir="0" index="19" bw="3" slack="0"/>
<pin id="991" dir="0" index="20" bw="5" slack="0"/>
<pin id="992" dir="0" index="21" bw="4" slack="0"/>
<pin id="993" dir="0" index="22" bw="5" slack="0"/>
<pin id="994" dir="0" index="23" bw="6" slack="0"/>
<pin id="995" dir="0" index="24" bw="2" slack="0"/>
<pin id="996" dir="0" index="25" bw="4" slack="0"/>
<pin id="997" dir="0" index="26" bw="4" slack="0"/>
<pin id="998" dir="0" index="27" bw="5" slack="0"/>
<pin id="999" dir="0" index="28" bw="1" slack="0"/>
<pin id="1000" dir="0" index="29" bw="4" slack="0"/>
<pin id="1001" dir="0" index="30" bw="1" slack="0"/>
<pin id="1002" dir="0" index="31" bw="3" slack="0"/>
<pin id="1003" dir="0" index="32" bw="1" slack="0"/>
<pin id="1004" dir="0" index="33" bw="1" slack="0"/>
<pin id="1005" dir="0" index="34" bw="3" slack="0"/>
<pin id="1006" dir="0" index="35" bw="4" slack="0"/>
<pin id="1007" dir="0" index="36" bw="5" slack="0"/>
<pin id="1008" dir="0" index="37" bw="6" slack="0"/>
<pin id="1009" dir="0" index="38" bw="4" slack="0"/>
<pin id="1010" dir="0" index="39" bw="5" slack="0"/>
<pin id="1011" dir="0" index="40" bw="5" slack="0"/>
<pin id="1012" dir="0" index="41" bw="1" slack="0"/>
<pin id="1013" dir="0" index="42" bw="5" slack="0"/>
<pin id="1014" dir="0" index="43" bw="5" slack="0"/>
<pin id="1015" dir="0" index="44" bw="6" slack="0"/>
<pin id="1016" dir="0" index="45" bw="6" slack="0"/>
<pin id="1017" dir="0" index="46" bw="1" slack="0"/>
<pin id="1018" dir="0" index="47" bw="5" slack="0"/>
<pin id="1019" dir="0" index="48" bw="5" slack="0"/>
<pin id="1020" dir="0" index="49" bw="3" slack="0"/>
<pin id="1021" dir="0" index="50" bw="4" slack="0"/>
<pin id="1022" dir="0" index="51" bw="6" slack="0"/>
<pin id="1023" dir="0" index="52" bw="5" slack="0"/>
<pin id="1024" dir="0" index="53" bw="5" slack="0"/>
<pin id="1025" dir="0" index="54" bw="2" slack="0"/>
<pin id="1026" dir="0" index="55" bw="5" slack="0"/>
<pin id="1027" dir="0" index="56" bw="3" slack="0"/>
<pin id="1028" dir="0" index="57" bw="5" slack="0"/>
<pin id="1029" dir="0" index="58" bw="3" slack="0"/>
<pin id="1030" dir="0" index="59" bw="5" slack="0"/>
<pin id="1031" dir="0" index="60" bw="3" slack="0"/>
<pin id="1032" dir="0" index="61" bw="4" slack="0"/>
<pin id="1033" dir="0" index="62" bw="5" slack="0"/>
<pin id="1034" dir="0" index="63" bw="2" slack="0"/>
<pin id="1035" dir="0" index="64" bw="5" slack="0"/>
<pin id="1036" dir="0" index="65" bw="6" slack="3"/>
<pin id="1037" dir="1" index="66" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_36/5 "/>
</bind>
</comp>

<comp id="1103" class="1004" name="p_Val2_7_fu_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="8" slack="0"/>
<pin id="1105" dir="0" index="1" bw="8" slack="0"/>
<pin id="1106" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_7/5 "/>
</bind>
</comp>

<comp id="1109" class="1004" name="tmp_37_fu_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="8" slack="0"/>
<pin id="1111" dir="0" index="1" bw="3" slack="0"/>
<pin id="1112" dir="0" index="2" bw="5" slack="0"/>
<pin id="1113" dir="0" index="3" bw="5" slack="0"/>
<pin id="1114" dir="0" index="4" bw="6" slack="0"/>
<pin id="1115" dir="0" index="5" bw="3" slack="0"/>
<pin id="1116" dir="0" index="6" bw="4" slack="0"/>
<pin id="1117" dir="0" index="7" bw="6" slack="0"/>
<pin id="1118" dir="0" index="8" bw="5" slack="0"/>
<pin id="1119" dir="0" index="9" bw="5" slack="0"/>
<pin id="1120" dir="0" index="10" bw="4" slack="0"/>
<pin id="1121" dir="0" index="11" bw="5" slack="0"/>
<pin id="1122" dir="0" index="12" bw="4" slack="0"/>
<pin id="1123" dir="0" index="13" bw="6" slack="0"/>
<pin id="1124" dir="0" index="14" bw="5" slack="0"/>
<pin id="1125" dir="0" index="15" bw="6" slack="0"/>
<pin id="1126" dir="0" index="16" bw="6" slack="0"/>
<pin id="1127" dir="0" index="17" bw="5" slack="0"/>
<pin id="1128" dir="0" index="18" bw="2" slack="0"/>
<pin id="1129" dir="0" index="19" bw="4" slack="0"/>
<pin id="1130" dir="0" index="20" bw="4" slack="0"/>
<pin id="1131" dir="0" index="21" bw="5" slack="0"/>
<pin id="1132" dir="0" index="22" bw="5" slack="0"/>
<pin id="1133" dir="0" index="23" bw="6" slack="0"/>
<pin id="1134" dir="0" index="24" bw="1" slack="0"/>
<pin id="1135" dir="0" index="25" bw="6" slack="0"/>
<pin id="1136" dir="0" index="26" bw="3" slack="0"/>
<pin id="1137" dir="0" index="27" bw="6" slack="0"/>
<pin id="1138" dir="0" index="28" bw="3" slack="0"/>
<pin id="1139" dir="0" index="29" bw="4" slack="0"/>
<pin id="1140" dir="0" index="30" bw="4" slack="0"/>
<pin id="1141" dir="0" index="31" bw="1" slack="0"/>
<pin id="1142" dir="0" index="32" bw="5" slack="0"/>
<pin id="1143" dir="0" index="33" bw="5" slack="0"/>
<pin id="1144" dir="0" index="34" bw="3" slack="0"/>
<pin id="1145" dir="0" index="35" bw="4" slack="0"/>
<pin id="1146" dir="0" index="36" bw="5" slack="0"/>
<pin id="1147" dir="0" index="37" bw="5" slack="0"/>
<pin id="1148" dir="0" index="38" bw="6" slack="0"/>
<pin id="1149" dir="0" index="39" bw="4" slack="0"/>
<pin id="1150" dir="0" index="40" bw="5" slack="0"/>
<pin id="1151" dir="0" index="41" bw="5" slack="0"/>
<pin id="1152" dir="0" index="42" bw="3" slack="0"/>
<pin id="1153" dir="0" index="43" bw="5" slack="0"/>
<pin id="1154" dir="0" index="44" bw="3" slack="0"/>
<pin id="1155" dir="0" index="45" bw="2" slack="0"/>
<pin id="1156" dir="0" index="46" bw="4" slack="0"/>
<pin id="1157" dir="0" index="47" bw="6" slack="0"/>
<pin id="1158" dir="0" index="48" bw="5" slack="0"/>
<pin id="1159" dir="0" index="49" bw="5" slack="0"/>
<pin id="1160" dir="0" index="50" bw="2" slack="0"/>
<pin id="1161" dir="0" index="51" bw="5" slack="0"/>
<pin id="1162" dir="0" index="52" bw="4" slack="0"/>
<pin id="1163" dir="0" index="53" bw="6" slack="0"/>
<pin id="1164" dir="0" index="54" bw="1" slack="0"/>
<pin id="1165" dir="0" index="55" bw="5" slack="0"/>
<pin id="1166" dir="0" index="56" bw="4" slack="0"/>
<pin id="1167" dir="0" index="57" bw="4" slack="0"/>
<pin id="1168" dir="0" index="58" bw="6" slack="0"/>
<pin id="1169" dir="0" index="59" bw="4" slack="0"/>
<pin id="1170" dir="0" index="60" bw="3" slack="0"/>
<pin id="1171" dir="0" index="61" bw="5" slack="0"/>
<pin id="1172" dir="0" index="62" bw="1" slack="0"/>
<pin id="1173" dir="0" index="63" bw="4" slack="0"/>
<pin id="1174" dir="0" index="64" bw="6" slack="0"/>
<pin id="1175" dir="0" index="65" bw="6" slack="3"/>
<pin id="1176" dir="1" index="66" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_37/5 "/>
</bind>
</comp>

<comp id="1242" class="1004" name="p_Val2_7_1_fu_1242">
<pin_list>
<pin id="1243" dir="0" index="0" bw="8" slack="0"/>
<pin id="1244" dir="0" index="1" bw="8" slack="0"/>
<pin id="1245" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_7_1/5 "/>
</bind>
</comp>

<comp id="1248" class="1004" name="tmp_38_fu_1248">
<pin_list>
<pin id="1249" dir="0" index="0" bw="8" slack="0"/>
<pin id="1250" dir="0" index="1" bw="6" slack="0"/>
<pin id="1251" dir="0" index="2" bw="4" slack="0"/>
<pin id="1252" dir="0" index="3" bw="6" slack="0"/>
<pin id="1253" dir="0" index="4" bw="4" slack="0"/>
<pin id="1254" dir="0" index="5" bw="3" slack="0"/>
<pin id="1255" dir="0" index="6" bw="3" slack="0"/>
<pin id="1256" dir="0" index="7" bw="4" slack="0"/>
<pin id="1257" dir="0" index="8" bw="4" slack="0"/>
<pin id="1258" dir="0" index="9" bw="1" slack="0"/>
<pin id="1259" dir="0" index="10" bw="6" slack="0"/>
<pin id="1260" dir="0" index="11" bw="1" slack="0"/>
<pin id="1261" dir="0" index="12" bw="5" slack="0"/>
<pin id="1262" dir="0" index="13" bw="3" slack="0"/>
<pin id="1263" dir="0" index="14" bw="4" slack="0"/>
<pin id="1264" dir="0" index="15" bw="4" slack="0"/>
<pin id="1265" dir="0" index="16" bw="4" slack="0"/>
<pin id="1266" dir="0" index="17" bw="5" slack="0"/>
<pin id="1267" dir="0" index="18" bw="7" slack="0"/>
<pin id="1268" dir="0" index="19" bw="6" slack="0"/>
<pin id="1269" dir="0" index="20" bw="4" slack="0"/>
<pin id="1270" dir="0" index="21" bw="6" slack="0"/>
<pin id="1271" dir="0" index="22" bw="6" slack="0"/>
<pin id="1272" dir="0" index="23" bw="4" slack="0"/>
<pin id="1273" dir="0" index="24" bw="6" slack="0"/>
<pin id="1274" dir="0" index="25" bw="4" slack="0"/>
<pin id="1275" dir="0" index="26" bw="4" slack="0"/>
<pin id="1276" dir="0" index="27" bw="1" slack="0"/>
<pin id="1277" dir="0" index="28" bw="3" slack="0"/>
<pin id="1278" dir="0" index="29" bw="6" slack="0"/>
<pin id="1279" dir="0" index="30" bw="3" slack="0"/>
<pin id="1280" dir="0" index="31" bw="7" slack="0"/>
<pin id="1281" dir="0" index="32" bw="2" slack="0"/>
<pin id="1282" dir="0" index="33" bw="6" slack="0"/>
<pin id="1283" dir="0" index="34" bw="1" slack="0"/>
<pin id="1284" dir="0" index="35" bw="4" slack="0"/>
<pin id="1285" dir="0" index="36" bw="3" slack="0"/>
<pin id="1286" dir="0" index="37" bw="3" slack="0"/>
<pin id="1287" dir="0" index="38" bw="4" slack="0"/>
<pin id="1288" dir="0" index="39" bw="4" slack="0"/>
<pin id="1289" dir="0" index="40" bw="1" slack="0"/>
<pin id="1290" dir="0" index="41" bw="3" slack="0"/>
<pin id="1291" dir="0" index="42" bw="4" slack="0"/>
<pin id="1292" dir="0" index="43" bw="6" slack="0"/>
<pin id="1293" dir="0" index="44" bw="6" slack="0"/>
<pin id="1294" dir="0" index="45" bw="3" slack="0"/>
<pin id="1295" dir="0" index="46" bw="5" slack="0"/>
<pin id="1296" dir="0" index="47" bw="3" slack="0"/>
<pin id="1297" dir="0" index="48" bw="6" slack="0"/>
<pin id="1298" dir="0" index="49" bw="4" slack="0"/>
<pin id="1299" dir="0" index="50" bw="3" slack="0"/>
<pin id="1300" dir="0" index="51" bw="3" slack="0"/>
<pin id="1301" dir="0" index="52" bw="4" slack="0"/>
<pin id="1302" dir="0" index="53" bw="6" slack="0"/>
<pin id="1303" dir="0" index="54" bw="3" slack="0"/>
<pin id="1304" dir="0" index="55" bw="5" slack="0"/>
<pin id="1305" dir="0" index="56" bw="5" slack="0"/>
<pin id="1306" dir="0" index="57" bw="6" slack="0"/>
<pin id="1307" dir="0" index="58" bw="4" slack="0"/>
<pin id="1308" dir="0" index="59" bw="4" slack="0"/>
<pin id="1309" dir="0" index="60" bw="3" slack="0"/>
<pin id="1310" dir="0" index="61" bw="5" slack="0"/>
<pin id="1311" dir="0" index="62" bw="4" slack="0"/>
<pin id="1312" dir="0" index="63" bw="2" slack="0"/>
<pin id="1313" dir="0" index="64" bw="5" slack="0"/>
<pin id="1314" dir="0" index="65" bw="6" slack="3"/>
<pin id="1315" dir="1" index="66" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_38/5 "/>
</bind>
</comp>

<comp id="1381" class="1004" name="p_Val2_7_2_fu_1381">
<pin_list>
<pin id="1382" dir="0" index="0" bw="8" slack="0"/>
<pin id="1383" dir="0" index="1" bw="8" slack="0"/>
<pin id="1384" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_7_2/5 "/>
</bind>
</comp>

<comp id="1387" class="1004" name="tmp_39_fu_1387">
<pin_list>
<pin id="1388" dir="0" index="0" bw="8" slack="0"/>
<pin id="1389" dir="0" index="1" bw="5" slack="0"/>
<pin id="1390" dir="0" index="2" bw="3" slack="0"/>
<pin id="1391" dir="0" index="3" bw="3" slack="0"/>
<pin id="1392" dir="0" index="4" bw="6" slack="0"/>
<pin id="1393" dir="0" index="5" bw="5" slack="0"/>
<pin id="1394" dir="0" index="6" bw="1" slack="0"/>
<pin id="1395" dir="0" index="7" bw="6" slack="0"/>
<pin id="1396" dir="0" index="8" bw="5" slack="0"/>
<pin id="1397" dir="0" index="9" bw="3" slack="0"/>
<pin id="1398" dir="0" index="10" bw="6" slack="0"/>
<pin id="1399" dir="0" index="11" bw="6" slack="0"/>
<pin id="1400" dir="0" index="12" bw="5" slack="0"/>
<pin id="1401" dir="0" index="13" bw="1" slack="0"/>
<pin id="1402" dir="0" index="14" bw="4" slack="0"/>
<pin id="1403" dir="0" index="15" bw="1" slack="0"/>
<pin id="1404" dir="0" index="16" bw="3" slack="0"/>
<pin id="1405" dir="0" index="17" bw="4" slack="0"/>
<pin id="1406" dir="0" index="18" bw="6" slack="0"/>
<pin id="1407" dir="0" index="19" bw="5" slack="0"/>
<pin id="1408" dir="0" index="20" bw="5" slack="0"/>
<pin id="1409" dir="0" index="21" bw="4" slack="0"/>
<pin id="1410" dir="0" index="22" bw="6" slack="0"/>
<pin id="1411" dir="0" index="23" bw="3" slack="0"/>
<pin id="1412" dir="0" index="24" bw="4" slack="0"/>
<pin id="1413" dir="0" index="25" bw="3" slack="0"/>
<pin id="1414" dir="0" index="26" bw="3" slack="0"/>
<pin id="1415" dir="0" index="27" bw="4" slack="0"/>
<pin id="1416" dir="0" index="28" bw="1" slack="0"/>
<pin id="1417" dir="0" index="29" bw="1" slack="0"/>
<pin id="1418" dir="0" index="30" bw="1" slack="0"/>
<pin id="1419" dir="0" index="31" bw="6" slack="0"/>
<pin id="1420" dir="0" index="32" bw="5" slack="0"/>
<pin id="1421" dir="0" index="33" bw="5" slack="0"/>
<pin id="1422" dir="0" index="34" bw="6" slack="0"/>
<pin id="1423" dir="0" index="35" bw="5" slack="0"/>
<pin id="1424" dir="0" index="36" bw="4" slack="0"/>
<pin id="1425" dir="0" index="37" bw="3" slack="0"/>
<pin id="1426" dir="0" index="38" bw="3" slack="0"/>
<pin id="1427" dir="0" index="39" bw="6" slack="0"/>
<pin id="1428" dir="0" index="40" bw="5" slack="0"/>
<pin id="1429" dir="0" index="41" bw="5" slack="0"/>
<pin id="1430" dir="0" index="42" bw="6" slack="0"/>
<pin id="1431" dir="0" index="43" bw="5" slack="0"/>
<pin id="1432" dir="0" index="44" bw="4" slack="0"/>
<pin id="1433" dir="0" index="45" bw="7" slack="0"/>
<pin id="1434" dir="0" index="46" bw="4" slack="0"/>
<pin id="1435" dir="0" index="47" bw="4" slack="0"/>
<pin id="1436" dir="0" index="48" bw="5" slack="0"/>
<pin id="1437" dir="0" index="49" bw="4" slack="0"/>
<pin id="1438" dir="0" index="50" bw="6" slack="0"/>
<pin id="1439" dir="0" index="51" bw="6" slack="0"/>
<pin id="1440" dir="0" index="52" bw="5" slack="0"/>
<pin id="1441" dir="0" index="53" bw="5" slack="0"/>
<pin id="1442" dir="0" index="54" bw="6" slack="0"/>
<pin id="1443" dir="0" index="55" bw="3" slack="0"/>
<pin id="1444" dir="0" index="56" bw="4" slack="0"/>
<pin id="1445" dir="0" index="57" bw="1" slack="0"/>
<pin id="1446" dir="0" index="58" bw="5" slack="0"/>
<pin id="1447" dir="0" index="59" bw="5" slack="0"/>
<pin id="1448" dir="0" index="60" bw="5" slack="0"/>
<pin id="1449" dir="0" index="61" bw="5" slack="0"/>
<pin id="1450" dir="0" index="62" bw="3" slack="0"/>
<pin id="1451" dir="0" index="63" bw="4" slack="0"/>
<pin id="1452" dir="0" index="64" bw="4" slack="0"/>
<pin id="1453" dir="0" index="65" bw="6" slack="3"/>
<pin id="1454" dir="1" index="66" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_39/5 "/>
</bind>
</comp>

<comp id="1520" class="1004" name="p_Val2_7_3_fu_1520">
<pin_list>
<pin id="1521" dir="0" index="0" bw="8" slack="0"/>
<pin id="1522" dir="0" index="1" bw="8" slack="0"/>
<pin id="1523" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_7_3/5 "/>
</bind>
</comp>

<comp id="1526" class="1004" name="tmp_V_8_fu_1526">
<pin_list>
<pin id="1527" dir="0" index="0" bw="32" slack="0"/>
<pin id="1528" dir="0" index="1" bw="8" slack="1"/>
<pin id="1529" dir="0" index="2" bw="8" slack="1"/>
<pin id="1530" dir="0" index="3" bw="8" slack="1"/>
<pin id="1531" dir="0" index="4" bw="8" slack="1"/>
<pin id="1532" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_V_8/6 "/>
</bind>
</comp>

<comp id="1535" class="1005" name="macRegisters_0_V_2_reg_1535">
<pin_list>
<pin id="1536" dir="0" index="0" bw="8" slack="0"/>
<pin id="1537" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="macRegisters_0_V_2 "/>
</bind>
</comp>

<comp id="1542" class="1005" name="macRegisters_1_V_2_reg_1542">
<pin_list>
<pin id="1543" dir="0" index="0" bw="8" slack="0"/>
<pin id="1544" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="macRegisters_1_V_2 "/>
</bind>
</comp>

<comp id="1549" class="1005" name="macRegisters_2_V_2_reg_1549">
<pin_list>
<pin id="1550" dir="0" index="0" bw="8" slack="0"/>
<pin id="1551" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="macRegisters_2_V_2 "/>
</bind>
</comp>

<comp id="1556" class="1005" name="macRegisters_3_V_2_reg_1556">
<pin_list>
<pin id="1557" dir="0" index="0" bw="8" slack="0"/>
<pin id="1558" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="macRegisters_3_V_2 "/>
</bind>
</comp>

<comp id="1563" class="1005" name="exitcond_flatten2_reg_1563">
<pin_list>
<pin id="1564" dir="0" index="0" bw="1" slack="1"/>
<pin id="1565" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten2 "/>
</bind>
</comp>

<comp id="1567" class="1005" name="indvar_flatten_next2_reg_1567">
<pin_list>
<pin id="1568" dir="0" index="0" bw="25" slack="0"/>
<pin id="1569" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next2 "/>
</bind>
</comp>

<comp id="1572" class="1005" name="nm_t_mid2_reg_1572">
<pin_list>
<pin id="1573" dir="0" index="0" bw="6" slack="3"/>
<pin id="1574" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opset="nm_t_mid2 "/>
</bind>
</comp>

<comp id="1580" class="1005" name="nm_mid2_reg_1580">
<pin_list>
<pin id="1581" dir="0" index="0" bw="7" slack="0"/>
<pin id="1582" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="nm_mid2 "/>
</bind>
</comp>

<comp id="1585" class="1005" name="tmp_6_reg_1585">
<pin_list>
<pin id="1586" dir="0" index="0" bw="15" slack="1"/>
<pin id="1587" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="1590" class="1005" name="tmp_9_reg_1590">
<pin_list>
<pin id="1591" dir="0" index="0" bw="1" slack="3"/>
<pin id="1592" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="1594" class="1005" name="sf_1_reg_1594">
<pin_list>
<pin id="1595" dir="0" index="0" bw="10" slack="0"/>
<pin id="1596" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="sf_1 "/>
</bind>
</comp>

<comp id="1599" class="1005" name="indvar_flatten_next_reg_1599">
<pin_list>
<pin id="1600" dir="0" index="0" bw="17" slack="0"/>
<pin id="1601" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="1604" class="1005" name="weights20_m_weights_4_reg_1604">
<pin_list>
<pin id="1605" dir="0" index="0" bw="15" slack="1"/>
<pin id="1606" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="weights20_m_weights_4 "/>
</bind>
</comp>

<comp id="1609" class="1005" name="weights20_m_weights_6_reg_1609">
<pin_list>
<pin id="1610" dir="0" index="0" bw="15" slack="1"/>
<pin id="1611" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="weights20_m_weights_6 "/>
</bind>
</comp>

<comp id="1614" class="1005" name="weights20_m_weights_8_reg_1614">
<pin_list>
<pin id="1615" dir="0" index="0" bw="15" slack="1"/>
<pin id="1616" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="weights20_m_weights_8 "/>
</bind>
</comp>

<comp id="1619" class="1005" name="weights20_m_weights_10_reg_1619">
<pin_list>
<pin id="1620" dir="0" index="0" bw="15" slack="1"/>
<pin id="1621" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="weights20_m_weights_10 "/>
</bind>
</comp>

<comp id="1624" class="1005" name="tmp_28_reg_1624">
<pin_list>
<pin id="1625" dir="0" index="0" bw="7" slack="1"/>
<pin id="1626" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_28 "/>
</bind>
</comp>

<comp id="1629" class="1005" name="tmp_48_reg_1629">
<pin_list>
<pin id="1630" dir="0" index="0" bw="1" slack="1"/>
<pin id="1631" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_48 "/>
</bind>
</comp>

<comp id="1634" class="1005" name="tmp_14_reg_1634">
<pin_list>
<pin id="1635" dir="0" index="0" bw="1" slack="1"/>
<pin id="1636" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="1639" class="1005" name="tmp_31_reg_1639">
<pin_list>
<pin id="1640" dir="0" index="0" bw="8" slack="1"/>
<pin id="1641" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_31 "/>
</bind>
</comp>

<comp id="1644" class="1005" name="tmp_51_reg_1644">
<pin_list>
<pin id="1645" dir="0" index="0" bw="1" slack="1"/>
<pin id="1646" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_51 "/>
</bind>
</comp>

<comp id="1649" class="1005" name="tmp_16_1_reg_1649">
<pin_list>
<pin id="1650" dir="0" index="0" bw="1" slack="1"/>
<pin id="1651" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16_1 "/>
</bind>
</comp>

<comp id="1654" class="1005" name="tmp_33_reg_1654">
<pin_list>
<pin id="1655" dir="0" index="0" bw="8" slack="1"/>
<pin id="1656" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_33 "/>
</bind>
</comp>

<comp id="1659" class="1005" name="tmp_54_reg_1659">
<pin_list>
<pin id="1660" dir="0" index="0" bw="1" slack="1"/>
<pin id="1661" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_54 "/>
</bind>
</comp>

<comp id="1664" class="1005" name="tmp_16_2_reg_1664">
<pin_list>
<pin id="1665" dir="0" index="0" bw="1" slack="1"/>
<pin id="1666" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16_2 "/>
</bind>
</comp>

<comp id="1669" class="1005" name="tmp_35_reg_1669">
<pin_list>
<pin id="1670" dir="0" index="0" bw="8" slack="1"/>
<pin id="1671" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_35 "/>
</bind>
</comp>

<comp id="1674" class="1005" name="tmp_57_reg_1674">
<pin_list>
<pin id="1675" dir="0" index="0" bw="1" slack="1"/>
<pin id="1676" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_57 "/>
</bind>
</comp>

<comp id="1679" class="1005" name="tmp_16_3_reg_1679">
<pin_list>
<pin id="1680" dir="0" index="0" bw="1" slack="1"/>
<pin id="1681" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16_3 "/>
</bind>
</comp>

<comp id="1684" class="1005" name="p_Val2_7_reg_1684">
<pin_list>
<pin id="1685" dir="0" index="0" bw="8" slack="1"/>
<pin id="1686" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_7 "/>
</bind>
</comp>

<comp id="1689" class="1005" name="p_Val2_7_1_reg_1689">
<pin_list>
<pin id="1690" dir="0" index="0" bw="8" slack="1"/>
<pin id="1691" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_7_1 "/>
</bind>
</comp>

<comp id="1694" class="1005" name="p_Val2_7_2_reg_1694">
<pin_list>
<pin id="1695" dir="0" index="0" bw="8" slack="1"/>
<pin id="1696" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_7_2 "/>
</bind>
</comp>

<comp id="1699" class="1005" name="p_Val2_7_3_reg_1699">
<pin_list>
<pin id="1700" dir="0" index="0" bw="8" slack="1"/>
<pin id="1701" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_7_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="257"><net_src comp="12" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="12" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="12" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="269"><net_src comp="12" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="274"><net_src comp="86" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="0" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="281"><net_src comp="250" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="282"><net_src comp="2" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="288"><net_src comp="4" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="289"><net_src comp="84" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="295"><net_src comp="283" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="301"><net_src comp="6" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="84" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="308"><net_src comp="296" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="314"><net_src comp="8" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="315"><net_src comp="84" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="321"><net_src comp="309" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="327"><net_src comp="10" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="84" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="334"><net_src comp="322" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="338"><net_src comp="50" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="345"><net_src comp="335" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="349"><net_src comp="52" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="356"><net_src comp="346" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="360"><net_src comp="54" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="367"><net_src comp="357" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="371"><net_src comp="56" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="378"><net_src comp="368" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="383"><net_src comp="48" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="388"><net_src comp="48" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="393"><net_src comp="48" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="398"><net_src comp="48" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="402"><net_src comp="361" pin="4"/><net_sink comp="399" pin=0"/></net>

<net id="408"><net_src comp="58" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="409"><net_src comp="399" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="410"><net_src comp="60" pin="0"/><net_sink comp="403" pin=2"/></net>

<net id="415"><net_src comp="339" pin="4"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="62" pin="0"/><net_sink comp="411" pin=1"/></net>

<net id="421"><net_src comp="64" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="339" pin="4"/><net_sink comp="417" pin=1"/></net>

<net id="427"><net_src comp="350" pin="4"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="66" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="434"><net_src comp="423" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="435"><net_src comp="54" pin="0"/><net_sink comp="429" pin=1"/></net>

<net id="436"><net_src comp="361" pin="4"/><net_sink comp="429" pin=2"/></net>

<net id="442"><net_src comp="423" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="443"><net_src comp="68" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="444"><net_src comp="403" pin="3"/><net_sink comp="437" pin=2"/></net>

<net id="450"><net_src comp="423" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="451"><net_src comp="70" pin="0"/><net_sink comp="445" pin=1"/></net>

<net id="452"><net_src comp="399" pin="1"/><net_sink comp="445" pin=2"/></net>

<net id="457"><net_src comp="423" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="72" pin="0"/><net_sink comp="453" pin=1"/></net>

<net id="463"><net_src comp="372" pin="4"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="74" pin="0"/><net_sink comp="459" pin=1"/></net>

<net id="469"><net_src comp="459" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="453" pin="2"/><net_sink comp="465" pin=1"/></net>

<net id="475"><net_src comp="76" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="476"><net_src comp="429" pin="3"/><net_sink comp="471" pin=1"/></net>

<net id="481"><net_src comp="465" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="482"><net_src comp="423" pin="2"/><net_sink comp="477" pin=1"/></net>

<net id="488"><net_src comp="477" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="489"><net_src comp="56" pin="0"/><net_sink comp="483" pin=1"/></net>

<net id="490"><net_src comp="372" pin="4"/><net_sink comp="483" pin=2"/></net>

<net id="494"><net_src comp="471" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="500"><net_src comp="58" pin="0"/><net_sink comp="495" pin=0"/></net>

<net id="501"><net_src comp="491" pin="1"/><net_sink comp="495" pin=1"/></net>

<net id="502"><net_src comp="60" pin="0"/><net_sink comp="495" pin=2"/></net>

<net id="508"><net_src comp="465" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="509"><net_src comp="495" pin="3"/><net_sink comp="503" pin=1"/></net>

<net id="510"><net_src comp="437" pin="3"/><net_sink comp="503" pin=2"/></net>

<net id="516"><net_src comp="465" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="517"><net_src comp="491" pin="1"/><net_sink comp="511" pin=1"/></net>

<net id="518"><net_src comp="445" pin="3"/><net_sink comp="511" pin=2"/></net>

<net id="524"><net_src comp="465" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="525"><net_src comp="471" pin="2"/><net_sink comp="519" pin=1"/></net>

<net id="526"><net_src comp="429" pin="3"/><net_sink comp="519" pin=2"/></net>

<net id="530"><net_src comp="483" pin="3"/><net_sink comp="527" pin=0"/></net>

<net id="535"><net_src comp="527" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="503" pin="3"/><net_sink comp="531" pin=1"/></net>

<net id="541"><net_src comp="483" pin="3"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="78" pin="0"/><net_sink comp="537" pin=1"/></net>

<net id="547"><net_src comp="483" pin="3"/><net_sink comp="543" pin=0"/></net>

<net id="548"><net_src comp="80" pin="0"/><net_sink comp="543" pin=1"/></net>

<net id="553"><net_src comp="350" pin="4"/><net_sink comp="549" pin=0"/></net>

<net id="554"><net_src comp="82" pin="0"/><net_sink comp="549" pin=1"/></net>

<net id="560"><net_src comp="423" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="561"><net_src comp="82" pin="0"/><net_sink comp="555" pin=1"/></net>

<net id="562"><net_src comp="549" pin="2"/><net_sink comp="555" pin=2"/></net>

<net id="566"><net_src comp="563" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="568"><net_src comp="563" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="569"><net_src comp="563" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="573"><net_src comp="270" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="577"><net_src comp="270" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="581"><net_src comp="290" pin="3"/><net_sink comp="578" pin=0"/></net>

<net id="586"><net_src comp="578" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="587"><net_src comp="574" pin="1"/><net_sink comp="582" pin=1"/></net>

<net id="593"><net_src comp="88" pin="0"/><net_sink comp="588" pin=0"/></net>

<net id="594"><net_src comp="582" pin="2"/><net_sink comp="588" pin=1"/></net>

<net id="595"><net_src comp="90" pin="0"/><net_sink comp="588" pin=2"/></net>

<net id="602"><net_src comp="92" pin="0"/><net_sink comp="596" pin=0"/></net>

<net id="603"><net_src comp="582" pin="2"/><net_sink comp="596" pin=1"/></net>

<net id="604"><net_src comp="94" pin="0"/><net_sink comp="596" pin=2"/></net>

<net id="605"><net_src comp="90" pin="0"/><net_sink comp="596" pin=3"/></net>

<net id="611"><net_src comp="88" pin="0"/><net_sink comp="606" pin=0"/></net>

<net id="612"><net_src comp="582" pin="2"/><net_sink comp="606" pin=1"/></net>

<net id="613"><net_src comp="96" pin="0"/><net_sink comp="606" pin=2"/></net>

<net id="617"><net_src comp="582" pin="2"/><net_sink comp="614" pin=0"/></net>

<net id="622"><net_src comp="614" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="623"><net_src comp="588" pin="3"/><net_sink comp="618" pin=1"/></net>

<net id="630"><net_src comp="98" pin="0"/><net_sink comp="624" pin=0"/></net>

<net id="631"><net_src comp="582" pin="2"/><net_sink comp="624" pin=1"/></net>

<net id="632"><net_src comp="12" pin="0"/><net_sink comp="624" pin=2"/></net>

<net id="633"><net_src comp="100" pin="0"/><net_sink comp="624" pin=3"/></net>

<net id="639"><net_src comp="102" pin="0"/><net_sink comp="634" pin=0"/></net>

<net id="640"><net_src comp="624" pin="4"/><net_sink comp="634" pin=1"/></net>

<net id="641"><net_src comp="618" pin="2"/><net_sink comp="634" pin=2"/></net>

<net id="646"><net_src comp="634" pin="3"/><net_sink comp="642" pin=0"/></net>

<net id="647"><net_src comp="70" pin="0"/><net_sink comp="642" pin=1"/></net>

<net id="651"><net_src comp="303" pin="3"/><net_sink comp="648" pin=0"/></net>

<net id="656"><net_src comp="648" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="657"><net_src comp="570" pin="1"/><net_sink comp="652" pin=1"/></net>

<net id="663"><net_src comp="104" pin="0"/><net_sink comp="658" pin=0"/></net>

<net id="664"><net_src comp="652" pin="2"/><net_sink comp="658" pin=1"/></net>

<net id="665"><net_src comp="106" pin="0"/><net_sink comp="658" pin=2"/></net>

<net id="672"><net_src comp="108" pin="0"/><net_sink comp="666" pin=0"/></net>

<net id="673"><net_src comp="652" pin="2"/><net_sink comp="666" pin=1"/></net>

<net id="674"><net_src comp="94" pin="0"/><net_sink comp="666" pin=2"/></net>

<net id="675"><net_src comp="106" pin="0"/><net_sink comp="666" pin=3"/></net>

<net id="681"><net_src comp="104" pin="0"/><net_sink comp="676" pin=0"/></net>

<net id="682"><net_src comp="652" pin="2"/><net_sink comp="676" pin=1"/></net>

<net id="683"><net_src comp="96" pin="0"/><net_sink comp="676" pin=2"/></net>

<net id="687"><net_src comp="652" pin="2"/><net_sink comp="684" pin=0"/></net>

<net id="692"><net_src comp="684" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="693"><net_src comp="658" pin="3"/><net_sink comp="688" pin=1"/></net>

<net id="700"><net_src comp="110" pin="0"/><net_sink comp="694" pin=0"/></net>

<net id="701"><net_src comp="652" pin="2"/><net_sink comp="694" pin=1"/></net>

<net id="702"><net_src comp="12" pin="0"/><net_sink comp="694" pin=2"/></net>

<net id="703"><net_src comp="100" pin="0"/><net_sink comp="694" pin=3"/></net>

<net id="709"><net_src comp="102" pin="0"/><net_sink comp="704" pin=0"/></net>

<net id="710"><net_src comp="694" pin="4"/><net_sink comp="704" pin=1"/></net>

<net id="711"><net_src comp="688" pin="2"/><net_sink comp="704" pin=2"/></net>

<net id="716"><net_src comp="704" pin="3"/><net_sink comp="712" pin=0"/></net>

<net id="717"><net_src comp="70" pin="0"/><net_sink comp="712" pin=1"/></net>

<net id="721"><net_src comp="316" pin="3"/><net_sink comp="718" pin=0"/></net>

<net id="726"><net_src comp="718" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="727"><net_src comp="570" pin="1"/><net_sink comp="722" pin=1"/></net>

<net id="733"><net_src comp="104" pin="0"/><net_sink comp="728" pin=0"/></net>

<net id="734"><net_src comp="722" pin="2"/><net_sink comp="728" pin=1"/></net>

<net id="735"><net_src comp="106" pin="0"/><net_sink comp="728" pin=2"/></net>

<net id="742"><net_src comp="108" pin="0"/><net_sink comp="736" pin=0"/></net>

<net id="743"><net_src comp="722" pin="2"/><net_sink comp="736" pin=1"/></net>

<net id="744"><net_src comp="94" pin="0"/><net_sink comp="736" pin=2"/></net>

<net id="745"><net_src comp="106" pin="0"/><net_sink comp="736" pin=3"/></net>

<net id="751"><net_src comp="104" pin="0"/><net_sink comp="746" pin=0"/></net>

<net id="752"><net_src comp="722" pin="2"/><net_sink comp="746" pin=1"/></net>

<net id="753"><net_src comp="96" pin="0"/><net_sink comp="746" pin=2"/></net>

<net id="757"><net_src comp="722" pin="2"/><net_sink comp="754" pin=0"/></net>

<net id="762"><net_src comp="754" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="763"><net_src comp="728" pin="3"/><net_sink comp="758" pin=1"/></net>

<net id="770"><net_src comp="110" pin="0"/><net_sink comp="764" pin=0"/></net>

<net id="771"><net_src comp="722" pin="2"/><net_sink comp="764" pin=1"/></net>

<net id="772"><net_src comp="12" pin="0"/><net_sink comp="764" pin=2"/></net>

<net id="773"><net_src comp="100" pin="0"/><net_sink comp="764" pin=3"/></net>

<net id="779"><net_src comp="102" pin="0"/><net_sink comp="774" pin=0"/></net>

<net id="780"><net_src comp="764" pin="4"/><net_sink comp="774" pin=1"/></net>

<net id="781"><net_src comp="758" pin="2"/><net_sink comp="774" pin=2"/></net>

<net id="786"><net_src comp="774" pin="3"/><net_sink comp="782" pin=0"/></net>

<net id="787"><net_src comp="70" pin="0"/><net_sink comp="782" pin=1"/></net>

<net id="791"><net_src comp="329" pin="3"/><net_sink comp="788" pin=0"/></net>

<net id="796"><net_src comp="788" pin="1"/><net_sink comp="792" pin=0"/></net>

<net id="797"><net_src comp="570" pin="1"/><net_sink comp="792" pin=1"/></net>

<net id="803"><net_src comp="104" pin="0"/><net_sink comp="798" pin=0"/></net>

<net id="804"><net_src comp="792" pin="2"/><net_sink comp="798" pin=1"/></net>

<net id="805"><net_src comp="106" pin="0"/><net_sink comp="798" pin=2"/></net>

<net id="812"><net_src comp="108" pin="0"/><net_sink comp="806" pin=0"/></net>

<net id="813"><net_src comp="792" pin="2"/><net_sink comp="806" pin=1"/></net>

<net id="814"><net_src comp="94" pin="0"/><net_sink comp="806" pin=2"/></net>

<net id="815"><net_src comp="106" pin="0"/><net_sink comp="806" pin=3"/></net>

<net id="821"><net_src comp="104" pin="0"/><net_sink comp="816" pin=0"/></net>

<net id="822"><net_src comp="792" pin="2"/><net_sink comp="816" pin=1"/></net>

<net id="823"><net_src comp="96" pin="0"/><net_sink comp="816" pin=2"/></net>

<net id="827"><net_src comp="792" pin="2"/><net_sink comp="824" pin=0"/></net>

<net id="832"><net_src comp="824" pin="1"/><net_sink comp="828" pin=0"/></net>

<net id="833"><net_src comp="798" pin="3"/><net_sink comp="828" pin=1"/></net>

<net id="840"><net_src comp="110" pin="0"/><net_sink comp="834" pin=0"/></net>

<net id="841"><net_src comp="792" pin="2"/><net_sink comp="834" pin=1"/></net>

<net id="842"><net_src comp="12" pin="0"/><net_sink comp="834" pin=2"/></net>

<net id="843"><net_src comp="100" pin="0"/><net_sink comp="834" pin=3"/></net>

<net id="849"><net_src comp="102" pin="0"/><net_sink comp="844" pin=0"/></net>

<net id="850"><net_src comp="834" pin="4"/><net_sink comp="844" pin=1"/></net>

<net id="851"><net_src comp="828" pin="2"/><net_sink comp="844" pin=2"/></net>

<net id="856"><net_src comp="844" pin="3"/><net_sink comp="852" pin=0"/></net>

<net id="857"><net_src comp="70" pin="0"/><net_sink comp="852" pin=1"/></net>

<net id="880"><net_src comp="873" pin="2"/><net_sink comp="877" pin=0"/></net>

<net id="885"><net_src comp="877" pin="1"/><net_sink comp="881" pin=0"/></net>

<net id="886"><net_src comp="858" pin="1"/><net_sink comp="881" pin=1"/></net>

<net id="891"><net_src comp="870" pin="1"/><net_sink comp="887" pin=0"/></net>

<net id="892"><net_src comp="881" pin="2"/><net_sink comp="887" pin=1"/></net>

<net id="900"><net_src comp="893" pin="2"/><net_sink comp="897" pin=0"/></net>

<net id="905"><net_src comp="897" pin="1"/><net_sink comp="901" pin=0"/></net>

<net id="906"><net_src comp="861" pin="1"/><net_sink comp="901" pin=1"/></net>

<net id="911"><net_src comp="901" pin="2"/><net_sink comp="907" pin=1"/></net>

<net id="919"><net_src comp="912" pin="2"/><net_sink comp="916" pin=0"/></net>

<net id="924"><net_src comp="916" pin="1"/><net_sink comp="920" pin=0"/></net>

<net id="925"><net_src comp="864" pin="1"/><net_sink comp="920" pin=1"/></net>

<net id="930"><net_src comp="920" pin="2"/><net_sink comp="926" pin=1"/></net>

<net id="938"><net_src comp="931" pin="2"/><net_sink comp="935" pin=0"/></net>

<net id="943"><net_src comp="935" pin="1"/><net_sink comp="939" pin=0"/></net>

<net id="944"><net_src comp="867" pin="1"/><net_sink comp="939" pin=1"/></net>

<net id="949"><net_src comp="939" pin="2"/><net_sink comp="945" pin=1"/></net>

<net id="954"><net_src comp="945" pin="2"/><net_sink comp="950" pin=0"/></net>

<net id="959"><net_src comp="926" pin="2"/><net_sink comp="955" pin=0"/></net>

<net id="964"><net_src comp="907" pin="2"/><net_sink comp="960" pin=0"/></net>

<net id="969"><net_src comp="887" pin="2"/><net_sink comp="965" pin=0"/></net>

<net id="1038"><net_src comp="112" pin="0"/><net_sink comp="970" pin=0"/></net>

<net id="1039"><net_src comp="114" pin="0"/><net_sink comp="970" pin=1"/></net>

<net id="1040"><net_src comp="116" pin="0"/><net_sink comp="970" pin=2"/></net>

<net id="1041"><net_src comp="118" pin="0"/><net_sink comp="970" pin=3"/></net>

<net id="1042"><net_src comp="116" pin="0"/><net_sink comp="970" pin=4"/></net>

<net id="1043"><net_src comp="116" pin="0"/><net_sink comp="970" pin=5"/></net>

<net id="1044"><net_src comp="120" pin="0"/><net_sink comp="970" pin=6"/></net>

<net id="1045"><net_src comp="122" pin="0"/><net_sink comp="970" pin=7"/></net>

<net id="1046"><net_src comp="124" pin="0"/><net_sink comp="970" pin=8"/></net>

<net id="1047"><net_src comp="118" pin="0"/><net_sink comp="970" pin=9"/></net>

<net id="1048"><net_src comp="116" pin="0"/><net_sink comp="970" pin=10"/></net>

<net id="1049"><net_src comp="48" pin="0"/><net_sink comp="970" pin=11"/></net>

<net id="1050"><net_src comp="126" pin="0"/><net_sink comp="970" pin=12"/></net>

<net id="1051"><net_src comp="128" pin="0"/><net_sink comp="970" pin=13"/></net>

<net id="1052"><net_src comp="116" pin="0"/><net_sink comp="970" pin=14"/></net>

<net id="1053"><net_src comp="48" pin="0"/><net_sink comp="970" pin=15"/></net>

<net id="1054"><net_src comp="130" pin="0"/><net_sink comp="970" pin=16"/></net>

<net id="1055"><net_src comp="132" pin="0"/><net_sink comp="970" pin=17"/></net>

<net id="1056"><net_src comp="134" pin="0"/><net_sink comp="970" pin=18"/></net>

<net id="1057"><net_src comp="120" pin="0"/><net_sink comp="970" pin=19"/></net>

<net id="1058"><net_src comp="136" pin="0"/><net_sink comp="970" pin=20"/></net>

<net id="1059"><net_src comp="116" pin="0"/><net_sink comp="970" pin=21"/></net>

<net id="1060"><net_src comp="138" pin="0"/><net_sink comp="970" pin=22"/></net>

<net id="1061"><net_src comp="140" pin="0"/><net_sink comp="970" pin=23"/></net>

<net id="1062"><net_src comp="126" pin="0"/><net_sink comp="970" pin=24"/></net>

<net id="1063"><net_src comp="142" pin="0"/><net_sink comp="970" pin=25"/></net>

<net id="1064"><net_src comp="144" pin="0"/><net_sink comp="970" pin=26"/></net>

<net id="1065"><net_src comp="122" pin="0"/><net_sink comp="970" pin=27"/></net>

<net id="1066"><net_src comp="48" pin="0"/><net_sink comp="970" pin=28"/></net>

<net id="1067"><net_src comp="124" pin="0"/><net_sink comp="970" pin=29"/></net>

<net id="1068"><net_src comp="146" pin="0"/><net_sink comp="970" pin=30"/></net>

<net id="1069"><net_src comp="148" pin="0"/><net_sink comp="970" pin=31"/></net>

<net id="1070"><net_src comp="48" pin="0"/><net_sink comp="970" pin=32"/></net>

<net id="1071"><net_src comp="146" pin="0"/><net_sink comp="970" pin=33"/></net>

<net id="1072"><net_src comp="148" pin="0"/><net_sink comp="970" pin=34"/></net>

<net id="1073"><net_src comp="118" pin="0"/><net_sink comp="970" pin=35"/></net>

<net id="1074"><net_src comp="150" pin="0"/><net_sink comp="970" pin=36"/></net>

<net id="1075"><net_src comp="152" pin="0"/><net_sink comp="970" pin=37"/></net>

<net id="1076"><net_src comp="134" pin="0"/><net_sink comp="970" pin=38"/></net>

<net id="1077"><net_src comp="130" pin="0"/><net_sink comp="970" pin=39"/></net>

<net id="1078"><net_src comp="132" pin="0"/><net_sink comp="970" pin=40"/></net>

<net id="1079"><net_src comp="146" pin="0"/><net_sink comp="970" pin=41"/></net>

<net id="1080"><net_src comp="154" pin="0"/><net_sink comp="970" pin=42"/></net>

<net id="1081"><net_src comp="114" pin="0"/><net_sink comp="970" pin=43"/></net>

<net id="1082"><net_src comp="156" pin="0"/><net_sink comp="970" pin=44"/></net>

<net id="1083"><net_src comp="158" pin="0"/><net_sink comp="970" pin=45"/></net>

<net id="1084"><net_src comp="146" pin="0"/><net_sink comp="970" pin=46"/></net>

<net id="1085"><net_src comp="132" pin="0"/><net_sink comp="970" pin=47"/></net>

<net id="1086"><net_src comp="154" pin="0"/><net_sink comp="970" pin=48"/></net>

<net id="1087"><net_src comp="148" pin="0"/><net_sink comp="970" pin=49"/></net>

<net id="1088"><net_src comp="160" pin="0"/><net_sink comp="970" pin=50"/></net>

<net id="1089"><net_src comp="162" pin="0"/><net_sink comp="970" pin=51"/></net>

<net id="1090"><net_src comp="164" pin="0"/><net_sink comp="970" pin=52"/></net>

<net id="1091"><net_src comp="136" pin="0"/><net_sink comp="970" pin=53"/></net>

<net id="1092"><net_src comp="126" pin="0"/><net_sink comp="970" pin=54"/></net>

<net id="1093"><net_src comp="138" pin="0"/><net_sink comp="970" pin=55"/></net>

<net id="1094"><net_src comp="166" pin="0"/><net_sink comp="970" pin=56"/></net>

<net id="1095"><net_src comp="122" pin="0"/><net_sink comp="970" pin=57"/></net>

<net id="1096"><net_src comp="166" pin="0"/><net_sink comp="970" pin=58"/></net>

<net id="1097"><net_src comp="168" pin="0"/><net_sink comp="970" pin=59"/></net>

<net id="1098"><net_src comp="170" pin="0"/><net_sink comp="970" pin=60"/></net>

<net id="1099"><net_src comp="118" pin="0"/><net_sink comp="970" pin=61"/></net>

<net id="1100"><net_src comp="172" pin="0"/><net_sink comp="970" pin=62"/></net>

<net id="1101"><net_src comp="126" pin="0"/><net_sink comp="970" pin=63"/></net>

<net id="1102"><net_src comp="122" pin="0"/><net_sink comp="970" pin=64"/></net>

<net id="1107"><net_src comp="887" pin="2"/><net_sink comp="1103" pin=0"/></net>

<net id="1108"><net_src comp="970" pin="66"/><net_sink comp="1103" pin=1"/></net>

<net id="1177"><net_src comp="112" pin="0"/><net_sink comp="1109" pin=0"/></net>

<net id="1178"><net_src comp="166" pin="0"/><net_sink comp="1109" pin=1"/></net>

<net id="1179"><net_src comp="114" pin="0"/><net_sink comp="1109" pin=2"/></net>

<net id="1180"><net_src comp="154" pin="0"/><net_sink comp="1109" pin=3"/></net>

<net id="1181"><net_src comp="174" pin="0"/><net_sink comp="1109" pin=4"/></net>

<net id="1182"><net_src comp="170" pin="0"/><net_sink comp="1109" pin=5"/></net>

<net id="1183"><net_src comp="118" pin="0"/><net_sink comp="1109" pin=6"/></net>

<net id="1184"><net_src comp="176" pin="0"/><net_sink comp="1109" pin=7"/></net>

<net id="1185"><net_src comp="172" pin="0"/><net_sink comp="1109" pin=8"/></net>

<net id="1186"><net_src comp="138" pin="0"/><net_sink comp="1109" pin=9"/></net>

<net id="1187"><net_src comp="116" pin="0"/><net_sink comp="1109" pin=10"/></net>

<net id="1188"><net_src comp="122" pin="0"/><net_sink comp="1109" pin=11"/></net>

<net id="1189"><net_src comp="144" pin="0"/><net_sink comp="1109" pin=12"/></net>

<net id="1190"><net_src comp="178" pin="0"/><net_sink comp="1109" pin=13"/></net>

<net id="1191"><net_src comp="180" pin="0"/><net_sink comp="1109" pin=14"/></net>

<net id="1192"><net_src comp="182" pin="0"/><net_sink comp="1109" pin=15"/></net>

<net id="1193"><net_src comp="184" pin="0"/><net_sink comp="1109" pin=16"/></net>

<net id="1194"><net_src comp="186" pin="0"/><net_sink comp="1109" pin=17"/></net>

<net id="1195"><net_src comp="126" pin="0"/><net_sink comp="1109" pin=18"/></net>

<net id="1196"><net_src comp="124" pin="0"/><net_sink comp="1109" pin=19"/></net>

<net id="1197"><net_src comp="134" pin="0"/><net_sink comp="1109" pin=20"/></net>

<net id="1198"><net_src comp="138" pin="0"/><net_sink comp="1109" pin=21"/></net>

<net id="1199"><net_src comp="188" pin="0"/><net_sink comp="1109" pin=22"/></net>

<net id="1200"><net_src comp="190" pin="0"/><net_sink comp="1109" pin=23"/></net>

<net id="1201"><net_src comp="146" pin="0"/><net_sink comp="1109" pin=24"/></net>

<net id="1202"><net_src comp="178" pin="0"/><net_sink comp="1109" pin=25"/></net>

<net id="1203"><net_src comp="170" pin="0"/><net_sink comp="1109" pin=26"/></net>

<net id="1204"><net_src comp="162" pin="0"/><net_sink comp="1109" pin=27"/></net>

<net id="1205"><net_src comp="170" pin="0"/><net_sink comp="1109" pin=28"/></net>

<net id="1206"><net_src comp="142" pin="0"/><net_sink comp="1109" pin=29"/></net>

<net id="1207"><net_src comp="160" pin="0"/><net_sink comp="1109" pin=30"/></net>

<net id="1208"><net_src comp="146" pin="0"/><net_sink comp="1109" pin=31"/></net>

<net id="1209"><net_src comp="114" pin="0"/><net_sink comp="1109" pin=32"/></net>

<net id="1210"><net_src comp="136" pin="0"/><net_sink comp="1109" pin=33"/></net>

<net id="1211"><net_src comp="120" pin="0"/><net_sink comp="1109" pin=34"/></net>

<net id="1212"><net_src comp="134" pin="0"/><net_sink comp="1109" pin=35"/></net>

<net id="1213"><net_src comp="192" pin="0"/><net_sink comp="1109" pin=36"/></net>

<net id="1214"><net_src comp="136" pin="0"/><net_sink comp="1109" pin=37"/></net>

<net id="1215"><net_src comp="194" pin="0"/><net_sink comp="1109" pin=38"/></net>

<net id="1216"><net_src comp="118" pin="0"/><net_sink comp="1109" pin=39"/></net>

<net id="1217"><net_src comp="132" pin="0"/><net_sink comp="1109" pin=40"/></net>

<net id="1218"><net_src comp="188" pin="0"/><net_sink comp="1109" pin=41"/></net>

<net id="1219"><net_src comp="120" pin="0"/><net_sink comp="1109" pin=42"/></net>

<net id="1220"><net_src comp="168" pin="0"/><net_sink comp="1109" pin=43"/></net>

<net id="1221"><net_src comp="170" pin="0"/><net_sink comp="1109" pin=44"/></net>

<net id="1222"><net_src comp="126" pin="0"/><net_sink comp="1109" pin=45"/></net>

<net id="1223"><net_src comp="196" pin="0"/><net_sink comp="1109" pin=46"/></net>

<net id="1224"><net_src comp="190" pin="0"/><net_sink comp="1109" pin=47"/></net>

<net id="1225"><net_src comp="154" pin="0"/><net_sink comp="1109" pin=48"/></net>

<net id="1226"><net_src comp="132" pin="0"/><net_sink comp="1109" pin=49"/></net>

<net id="1227"><net_src comp="126" pin="0"/><net_sink comp="1109" pin=50"/></net>

<net id="1228"><net_src comp="188" pin="0"/><net_sink comp="1109" pin=51"/></net>

<net id="1229"><net_src comp="124" pin="0"/><net_sink comp="1109" pin=52"/></net>

<net id="1230"><net_src comp="198" pin="0"/><net_sink comp="1109" pin=53"/></net>

<net id="1231"><net_src comp="146" pin="0"/><net_sink comp="1109" pin=54"/></net>

<net id="1232"><net_src comp="188" pin="0"/><net_sink comp="1109" pin=55"/></net>

<net id="1233"><net_src comp="116" pin="0"/><net_sink comp="1109" pin=56"/></net>

<net id="1234"><net_src comp="118" pin="0"/><net_sink comp="1109" pin=57"/></net>

<net id="1235"><net_src comp="200" pin="0"/><net_sink comp="1109" pin=58"/></net>

<net id="1236"><net_src comp="144" pin="0"/><net_sink comp="1109" pin=59"/></net>

<net id="1237"><net_src comp="148" pin="0"/><net_sink comp="1109" pin=60"/></net>

<net id="1238"><net_src comp="188" pin="0"/><net_sink comp="1109" pin=61"/></net>

<net id="1239"><net_src comp="128" pin="0"/><net_sink comp="1109" pin=62"/></net>

<net id="1240"><net_src comp="124" pin="0"/><net_sink comp="1109" pin=63"/></net>

<net id="1241"><net_src comp="194" pin="0"/><net_sink comp="1109" pin=64"/></net>

<net id="1246"><net_src comp="907" pin="2"/><net_sink comp="1242" pin=0"/></net>

<net id="1247"><net_src comp="1109" pin="66"/><net_sink comp="1242" pin=1"/></net>

<net id="1316"><net_src comp="112" pin="0"/><net_sink comp="1248" pin=0"/></net>

<net id="1317"><net_src comp="202" pin="0"/><net_sink comp="1248" pin=1"/></net>

<net id="1318"><net_src comp="134" pin="0"/><net_sink comp="1248" pin=2"/></net>

<net id="1319"><net_src comp="178" pin="0"/><net_sink comp="1248" pin=3"/></net>

<net id="1320"><net_src comp="160" pin="0"/><net_sink comp="1248" pin=4"/></net>

<net id="1321"><net_src comp="170" pin="0"/><net_sink comp="1248" pin=5"/></net>

<net id="1322"><net_src comp="120" pin="0"/><net_sink comp="1248" pin=6"/></net>

<net id="1323"><net_src comp="134" pin="0"/><net_sink comp="1248" pin=7"/></net>

<net id="1324"><net_src comp="142" pin="0"/><net_sink comp="1248" pin=8"/></net>

<net id="1325"><net_src comp="128" pin="0"/><net_sink comp="1248" pin=9"/></net>

<net id="1326"><net_src comp="176" pin="0"/><net_sink comp="1248" pin=10"/></net>

<net id="1327"><net_src comp="128" pin="0"/><net_sink comp="1248" pin=11"/></net>

<net id="1328"><net_src comp="188" pin="0"/><net_sink comp="1248" pin=12"/></net>

<net id="1329"><net_src comp="170" pin="0"/><net_sink comp="1248" pin=13"/></net>

<net id="1330"><net_src comp="144" pin="0"/><net_sink comp="1248" pin=14"/></net>

<net id="1331"><net_src comp="134" pin="0"/><net_sink comp="1248" pin=15"/></net>

<net id="1332"><net_src comp="118" pin="0"/><net_sink comp="1248" pin=16"/></net>

<net id="1333"><net_src comp="154" pin="0"/><net_sink comp="1248" pin=17"/></net>

<net id="1334"><net_src comp="204" pin="0"/><net_sink comp="1248" pin=18"/></net>

<net id="1335"><net_src comp="206" pin="0"/><net_sink comp="1248" pin=19"/></net>

<net id="1336"><net_src comp="134" pin="0"/><net_sink comp="1248" pin=20"/></net>

<net id="1337"><net_src comp="176" pin="0"/><net_sink comp="1248" pin=21"/></net>

<net id="1338"><net_src comp="208" pin="0"/><net_sink comp="1248" pin=22"/></net>

<net id="1339"><net_src comp="116" pin="0"/><net_sink comp="1248" pin=23"/></net>

<net id="1340"><net_src comp="174" pin="0"/><net_sink comp="1248" pin=24"/></net>

<net id="1341"><net_src comp="116" pin="0"/><net_sink comp="1248" pin=25"/></net>

<net id="1342"><net_src comp="124" pin="0"/><net_sink comp="1248" pin=26"/></net>

<net id="1343"><net_src comp="146" pin="0"/><net_sink comp="1248" pin=27"/></net>

<net id="1344"><net_src comp="120" pin="0"/><net_sink comp="1248" pin=28"/></net>

<net id="1345"><net_src comp="194" pin="0"/><net_sink comp="1248" pin=29"/></net>

<net id="1346"><net_src comp="166" pin="0"/><net_sink comp="1248" pin=30"/></net>

<net id="1347"><net_src comp="210" pin="0"/><net_sink comp="1248" pin=31"/></net>

<net id="1348"><net_src comp="126" pin="0"/><net_sink comp="1248" pin=32"/></net>

<net id="1349"><net_src comp="212" pin="0"/><net_sink comp="1248" pin=33"/></net>

<net id="1350"><net_src comp="48" pin="0"/><net_sink comp="1248" pin=34"/></net>

<net id="1351"><net_src comp="134" pin="0"/><net_sink comp="1248" pin=35"/></net>

<net id="1352"><net_src comp="120" pin="0"/><net_sink comp="1248" pin=36"/></net>

<net id="1353"><net_src comp="148" pin="0"/><net_sink comp="1248" pin=37"/></net>

<net id="1354"><net_src comp="134" pin="0"/><net_sink comp="1248" pin=38"/></net>

<net id="1355"><net_src comp="144" pin="0"/><net_sink comp="1248" pin=39"/></net>

<net id="1356"><net_src comp="48" pin="0"/><net_sink comp="1248" pin=40"/></net>

<net id="1357"><net_src comp="148" pin="0"/><net_sink comp="1248" pin=41"/></net>

<net id="1358"><net_src comp="196" pin="0"/><net_sink comp="1248" pin=42"/></net>

<net id="1359"><net_src comp="152" pin="0"/><net_sink comp="1248" pin=43"/></net>

<net id="1360"><net_src comp="214" pin="0"/><net_sink comp="1248" pin=44"/></net>

<net id="1361"><net_src comp="148" pin="0"/><net_sink comp="1248" pin=45"/></net>

<net id="1362"><net_src comp="168" pin="0"/><net_sink comp="1248" pin=46"/></net>

<net id="1363"><net_src comp="170" pin="0"/><net_sink comp="1248" pin=47"/></net>

<net id="1364"><net_src comp="216" pin="0"/><net_sink comp="1248" pin=48"/></net>

<net id="1365"><net_src comp="144" pin="0"/><net_sink comp="1248" pin=49"/></net>

<net id="1366"><net_src comp="170" pin="0"/><net_sink comp="1248" pin=50"/></net>

<net id="1367"><net_src comp="148" pin="0"/><net_sink comp="1248" pin=51"/></net>

<net id="1368"><net_src comp="124" pin="0"/><net_sink comp="1248" pin=52"/></net>

<net id="1369"><net_src comp="178" pin="0"/><net_sink comp="1248" pin=53"/></net>

<net id="1370"><net_src comp="120" pin="0"/><net_sink comp="1248" pin=54"/></net>

<net id="1371"><net_src comp="114" pin="0"/><net_sink comp="1248" pin=55"/></net>

<net id="1372"><net_src comp="130" pin="0"/><net_sink comp="1248" pin=56"/></net>

<net id="1373"><net_src comp="218" pin="0"/><net_sink comp="1248" pin=57"/></net>

<net id="1374"><net_src comp="118" pin="0"/><net_sink comp="1248" pin=58"/></net>

<net id="1375"><net_src comp="116" pin="0"/><net_sink comp="1248" pin=59"/></net>

<net id="1376"><net_src comp="166" pin="0"/><net_sink comp="1248" pin=60"/></net>

<net id="1377"><net_src comp="220" pin="0"/><net_sink comp="1248" pin=61"/></net>

<net id="1378"><net_src comp="116" pin="0"/><net_sink comp="1248" pin=62"/></net>

<net id="1379"><net_src comp="126" pin="0"/><net_sink comp="1248" pin=63"/></net>

<net id="1380"><net_src comp="172" pin="0"/><net_sink comp="1248" pin=64"/></net>

<net id="1385"><net_src comp="926" pin="2"/><net_sink comp="1381" pin=0"/></net>

<net id="1386"><net_src comp="1248" pin="66"/><net_sink comp="1381" pin=1"/></net>

<net id="1455"><net_src comp="112" pin="0"/><net_sink comp="1387" pin=0"/></net>

<net id="1456"><net_src comp="122" pin="0"/><net_sink comp="1387" pin=1"/></net>

<net id="1457"><net_src comp="120" pin="0"/><net_sink comp="1387" pin=2"/></net>

<net id="1458"><net_src comp="170" pin="0"/><net_sink comp="1387" pin=3"/></net>

<net id="1459"><net_src comp="222" pin="0"/><net_sink comp="1387" pin=4"/></net>

<net id="1460"><net_src comp="154" pin="0"/><net_sink comp="1387" pin=5"/></net>

<net id="1461"><net_src comp="48" pin="0"/><net_sink comp="1387" pin=6"/></net>

<net id="1462"><net_src comp="224" pin="0"/><net_sink comp="1387" pin=7"/></net>

<net id="1463"><net_src comp="172" pin="0"/><net_sink comp="1387" pin=8"/></net>

<net id="1464"><net_src comp="170" pin="0"/><net_sink comp="1387" pin=9"/></net>

<net id="1465"><net_src comp="226" pin="0"/><net_sink comp="1387" pin=10"/></net>

<net id="1466"><net_src comp="202" pin="0"/><net_sink comp="1387" pin=11"/></net>

<net id="1467"><net_src comp="130" pin="0"/><net_sink comp="1387" pin=12"/></net>

<net id="1468"><net_src comp="146" pin="0"/><net_sink comp="1387" pin=13"/></net>

<net id="1469"><net_src comp="196" pin="0"/><net_sink comp="1387" pin=14"/></net>

<net id="1470"><net_src comp="146" pin="0"/><net_sink comp="1387" pin=15"/></net>

<net id="1471"><net_src comp="166" pin="0"/><net_sink comp="1387" pin=16"/></net>

<net id="1472"><net_src comp="196" pin="0"/><net_sink comp="1387" pin=17"/></net>

<net id="1473"><net_src comp="152" pin="0"/><net_sink comp="1387" pin=18"/></net>

<net id="1474"><net_src comp="132" pin="0"/><net_sink comp="1387" pin=19"/></net>

<net id="1475"><net_src comp="168" pin="0"/><net_sink comp="1387" pin=20"/></net>

<net id="1476"><net_src comp="118" pin="0"/><net_sink comp="1387" pin=21"/></net>

<net id="1477"><net_src comp="176" pin="0"/><net_sink comp="1387" pin=22"/></net>

<net id="1478"><net_src comp="120" pin="0"/><net_sink comp="1387" pin=23"/></net>

<net id="1479"><net_src comp="116" pin="0"/><net_sink comp="1387" pin=24"/></net>

<net id="1480"><net_src comp="120" pin="0"/><net_sink comp="1387" pin=25"/></net>

<net id="1481"><net_src comp="166" pin="0"/><net_sink comp="1387" pin=26"/></net>

<net id="1482"><net_src comp="118" pin="0"/><net_sink comp="1387" pin=27"/></net>

<net id="1483"><net_src comp="146" pin="0"/><net_sink comp="1387" pin=28"/></net>

<net id="1484"><net_src comp="48" pin="0"/><net_sink comp="1387" pin=29"/></net>

<net id="1485"><net_src comp="48" pin="0"/><net_sink comp="1387" pin=30"/></net>

<net id="1486"><net_src comp="176" pin="0"/><net_sink comp="1387" pin=31"/></net>

<net id="1487"><net_src comp="132" pin="0"/><net_sink comp="1387" pin=32"/></net>

<net id="1488"><net_src comp="136" pin="0"/><net_sink comp="1387" pin=33"/></net>

<net id="1489"><net_src comp="200" pin="0"/><net_sink comp="1387" pin=34"/></net>

<net id="1490"><net_src comp="122" pin="0"/><net_sink comp="1387" pin=35"/></net>

<net id="1491"><net_src comp="134" pin="0"/><net_sink comp="1387" pin=36"/></net>

<net id="1492"><net_src comp="166" pin="0"/><net_sink comp="1387" pin=37"/></net>

<net id="1493"><net_src comp="120" pin="0"/><net_sink comp="1387" pin=38"/></net>

<net id="1494"><net_src comp="208" pin="0"/><net_sink comp="1387" pin=39"/></net>

<net id="1495"><net_src comp="180" pin="0"/><net_sink comp="1387" pin=40"/></net>

<net id="1496"><net_src comp="136" pin="0"/><net_sink comp="1387" pin=41"/></net>

<net id="1497"><net_src comp="228" pin="0"/><net_sink comp="1387" pin=42"/></net>

<net id="1498"><net_src comp="172" pin="0"/><net_sink comp="1387" pin=43"/></net>

<net id="1499"><net_src comp="196" pin="0"/><net_sink comp="1387" pin=44"/></net>

<net id="1500"><net_src comp="230" pin="0"/><net_sink comp="1387" pin=45"/></net>

<net id="1501"><net_src comp="116" pin="0"/><net_sink comp="1387" pin=46"/></net>

<net id="1502"><net_src comp="124" pin="0"/><net_sink comp="1387" pin=47"/></net>

<net id="1503"><net_src comp="114" pin="0"/><net_sink comp="1387" pin=48"/></net>

<net id="1504"><net_src comp="160" pin="0"/><net_sink comp="1387" pin=49"/></net>

<net id="1505"><net_src comp="176" pin="0"/><net_sink comp="1387" pin=50"/></net>

<net id="1506"><net_src comp="222" pin="0"/><net_sink comp="1387" pin=51"/></net>

<net id="1507"><net_src comp="180" pin="0"/><net_sink comp="1387" pin=52"/></net>

<net id="1508"><net_src comp="154" pin="0"/><net_sink comp="1387" pin=53"/></net>

<net id="1509"><net_src comp="232" pin="0"/><net_sink comp="1387" pin=54"/></net>

<net id="1510"><net_src comp="170" pin="0"/><net_sink comp="1387" pin=55"/></net>

<net id="1511"><net_src comp="160" pin="0"/><net_sink comp="1387" pin=56"/></net>

<net id="1512"><net_src comp="128" pin="0"/><net_sink comp="1387" pin=57"/></net>

<net id="1513"><net_src comp="188" pin="0"/><net_sink comp="1387" pin=58"/></net>

<net id="1514"><net_src comp="136" pin="0"/><net_sink comp="1387" pin=59"/></net>

<net id="1515"><net_src comp="138" pin="0"/><net_sink comp="1387" pin=60"/></net>

<net id="1516"><net_src comp="188" pin="0"/><net_sink comp="1387" pin=61"/></net>

<net id="1517"><net_src comp="170" pin="0"/><net_sink comp="1387" pin=62"/></net>

<net id="1518"><net_src comp="196" pin="0"/><net_sink comp="1387" pin=63"/></net>

<net id="1519"><net_src comp="196" pin="0"/><net_sink comp="1387" pin=64"/></net>

<net id="1524"><net_src comp="945" pin="2"/><net_sink comp="1520" pin=0"/></net>

<net id="1525"><net_src comp="1387" pin="66"/><net_sink comp="1520" pin=1"/></net>

<net id="1533"><net_src comp="248" pin="0"/><net_sink comp="1526" pin=0"/></net>

<net id="1534"><net_src comp="1526" pin="5"/><net_sink comp="276" pin=2"/></net>

<net id="1538"><net_src comp="254" pin="1"/><net_sink comp="1535" pin=0"/></net>

<net id="1539"><net_src comp="1535" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="1540"><net_src comp="1535" pin="1"/><net_sink comp="858" pin=0"/></net>

<net id="1541"><net_src comp="1535" pin="1"/><net_sink comp="965" pin=1"/></net>

<net id="1545"><net_src comp="258" pin="1"/><net_sink comp="1542" pin=0"/></net>

<net id="1546"><net_src comp="1542" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="1547"><net_src comp="1542" pin="1"/><net_sink comp="861" pin=0"/></net>

<net id="1548"><net_src comp="1542" pin="1"/><net_sink comp="960" pin=1"/></net>

<net id="1552"><net_src comp="262" pin="1"/><net_sink comp="1549" pin=0"/></net>

<net id="1553"><net_src comp="1549" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="1554"><net_src comp="1549" pin="1"/><net_sink comp="864" pin=0"/></net>

<net id="1555"><net_src comp="1549" pin="1"/><net_sink comp="955" pin=1"/></net>

<net id="1559"><net_src comp="266" pin="1"/><net_sink comp="1556" pin=0"/></net>

<net id="1560"><net_src comp="1556" pin="1"/><net_sink comp="379" pin=1"/></net>

<net id="1561"><net_src comp="1556" pin="1"/><net_sink comp="867" pin=0"/></net>

<net id="1562"><net_src comp="1556" pin="1"/><net_sink comp="950" pin=1"/></net>

<net id="1566"><net_src comp="411" pin="2"/><net_sink comp="1563" pin=0"/></net>

<net id="1570"><net_src comp="417" pin="2"/><net_sink comp="1567" pin=0"/></net>

<net id="1571"><net_src comp="1567" pin="1"/><net_sink comp="339" pin=2"/></net>

<net id="1575"><net_src comp="511" pin="3"/><net_sink comp="1572" pin=0"/></net>

<net id="1576"><net_src comp="1572" pin="1"/><net_sink comp="970" pin=65"/></net>

<net id="1577"><net_src comp="1572" pin="1"/><net_sink comp="1109" pin=65"/></net>

<net id="1578"><net_src comp="1572" pin="1"/><net_sink comp="1248" pin=65"/></net>

<net id="1579"><net_src comp="1572" pin="1"/><net_sink comp="1387" pin=65"/></net>

<net id="1583"><net_src comp="519" pin="3"/><net_sink comp="1580" pin=0"/></net>

<net id="1584"><net_src comp="1580" pin="1"/><net_sink comp="361" pin=2"/></net>

<net id="1588"><net_src comp="531" pin="2"/><net_sink comp="1585" pin=0"/></net>

<net id="1589"><net_src comp="1585" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="1593"><net_src comp="537" pin="2"/><net_sink comp="1590" pin=0"/></net>

<net id="1597"><net_src comp="543" pin="2"/><net_sink comp="1594" pin=0"/></net>

<net id="1598"><net_src comp="1594" pin="1"/><net_sink comp="372" pin=2"/></net>

<net id="1602"><net_src comp="555" pin="3"/><net_sink comp="1599" pin=0"/></net>

<net id="1603"><net_src comp="1599" pin="1"/><net_sink comp="350" pin=2"/></net>

<net id="1607"><net_src comp="283" pin="3"/><net_sink comp="1604" pin=0"/></net>

<net id="1608"><net_src comp="1604" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="1612"><net_src comp="296" pin="3"/><net_sink comp="1609" pin=0"/></net>

<net id="1613"><net_src comp="1609" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="1617"><net_src comp="309" pin="3"/><net_sink comp="1614" pin=0"/></net>

<net id="1618"><net_src comp="1614" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="1622"><net_src comp="322" pin="3"/><net_sink comp="1619" pin=0"/></net>

<net id="1623"><net_src comp="1619" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="1627"><net_src comp="596" pin="4"/><net_sink comp="1624" pin=0"/></net>

<net id="1628"><net_src comp="1624" pin="1"/><net_sink comp="870" pin=0"/></net>

<net id="1632"><net_src comp="606" pin="3"/><net_sink comp="1629" pin=0"/></net>

<net id="1633"><net_src comp="1629" pin="1"/><net_sink comp="873" pin=1"/></net>

<net id="1637"><net_src comp="642" pin="2"/><net_sink comp="1634" pin=0"/></net>

<net id="1638"><net_src comp="1634" pin="1"/><net_sink comp="873" pin=0"/></net>

<net id="1642"><net_src comp="666" pin="4"/><net_sink comp="1639" pin=0"/></net>

<net id="1643"><net_src comp="1639" pin="1"/><net_sink comp="907" pin=0"/></net>

<net id="1647"><net_src comp="676" pin="3"/><net_sink comp="1644" pin=0"/></net>

<net id="1648"><net_src comp="1644" pin="1"/><net_sink comp="893" pin=1"/></net>

<net id="1652"><net_src comp="712" pin="2"/><net_sink comp="1649" pin=0"/></net>

<net id="1653"><net_src comp="1649" pin="1"/><net_sink comp="893" pin=0"/></net>

<net id="1657"><net_src comp="736" pin="4"/><net_sink comp="1654" pin=0"/></net>

<net id="1658"><net_src comp="1654" pin="1"/><net_sink comp="926" pin=0"/></net>

<net id="1662"><net_src comp="746" pin="3"/><net_sink comp="1659" pin=0"/></net>

<net id="1663"><net_src comp="1659" pin="1"/><net_sink comp="912" pin=1"/></net>

<net id="1667"><net_src comp="782" pin="2"/><net_sink comp="1664" pin=0"/></net>

<net id="1668"><net_src comp="1664" pin="1"/><net_sink comp="912" pin=0"/></net>

<net id="1672"><net_src comp="806" pin="4"/><net_sink comp="1669" pin=0"/></net>

<net id="1673"><net_src comp="1669" pin="1"/><net_sink comp="945" pin=0"/></net>

<net id="1677"><net_src comp="816" pin="3"/><net_sink comp="1674" pin=0"/></net>

<net id="1678"><net_src comp="1674" pin="1"/><net_sink comp="931" pin=1"/></net>

<net id="1682"><net_src comp="852" pin="2"/><net_sink comp="1679" pin=0"/></net>

<net id="1683"><net_src comp="1679" pin="1"/><net_sink comp="931" pin=0"/></net>

<net id="1687"><net_src comp="1103" pin="2"/><net_sink comp="1684" pin=0"/></net>

<net id="1688"><net_src comp="1684" pin="1"/><net_sink comp="1526" pin=4"/></net>

<net id="1692"><net_src comp="1242" pin="2"/><net_sink comp="1689" pin=0"/></net>

<net id="1693"><net_src comp="1689" pin="1"/><net_sink comp="1526" pin=3"/></net>

<net id="1697"><net_src comp="1381" pin="2"/><net_sink comp="1694" pin=0"/></net>

<net id="1698"><net_src comp="1694" pin="1"/><net_sink comp="1526" pin=2"/></net>

<net id="1702"><net_src comp="1520" pin="2"/><net_sink comp="1699" pin=0"/></net>

<net id="1703"><net_src comp="1699" pin="1"/><net_sink comp="1526" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V_V | {6 }
 - Input state : 
	Port: Conv1DMac_new : in_V_V | {4 }
	Port: Conv1DMac_new : weights20_m_weights_3 | {3 4 }
	Port: Conv1DMac_new : weights20_m_weights_2 | {3 4 }
	Port: Conv1DMac_new : weights20_m_weights_1 | {3 4 }
	Port: Conv1DMac_new : weights20_m_weights_s | {3 4 }
  - Chain level:
	State 1
		StgValue_14 : 1
		StgValue_15 : 1
		StgValue_16 : 1
		StgValue_17 : 1
	State 2
		tmp : 1
		tmp_3 : 2
		exitcond_flatten2 : 1
		indvar_flatten_next2 : 1
		StgValue_27 : 2
		exitcond_flatten : 1
		nm_mid : 2
		tmp_3_mid : 3
		nm_t_mid : 2
		not_exitcond_flatten : 2
		tmp_40 : 1
		tmp_5_mid : 2
		nm_1 : 3
		tmp_8 : 2
		sf_mid2 : 2
		tmp_46 : 4
		tmp_3_mid1 : 5
		tmp_3_mid2 : 6
		nm_t_mid2 : 5
		nm_mid2 : 2
		sf_cast : 3
		tmp_6 : 4
		tmp_9 : 3
		StgValue_46 : 4
		sf_1 : 3
		indvar_flatten_op : 1
		indvar_flatten_next : 2
	State 3
		weights20_m_weights_4 : 1
		weights20_m_weights_5 : 2
		weights20_m_weights_6 : 1
		weights20_m_weights_7 : 2
		weights20_m_weights_8 : 1
		weights20_m_weights_9 : 2
		weights20_m_weights_10 : 1
		weights20_m_weights_11 : 2
	State 4
		p_0132_cast_cast : 1
		p_Val2_s : 2
		tmp_47 : 3
		tmp_28 : 3
		tmp_48 : 3
		tmp_49 : 3
		tmp_11 : 4
		tmp_12 : 3
		tmp_13 : 4
		tmp_14 : 5
		p_0132_1_cast : 1
		p_Val2_s_57 : 2
		tmp_50 : 3
		tmp_31 : 3
		tmp_51 : 3
		tmp_52 : 3
		tmp_17 : 4
		tmp_18 : 3
		tmp_19 : 4
		tmp_16_1 : 5
		p_0132_2_cast : 1
		p_Val2_3 : 2
		tmp_53 : 3
		tmp_33 : 3
		tmp_54 : 3
		tmp_55 : 3
		tmp_21 : 4
		tmp_22 : 3
		tmp_23 : 4
		tmp_16_2 : 5
		p_0132_3_cast : 1
		p_Val2_4 : 2
		tmp_56 : 3
		tmp_35 : 3
		tmp_57 : 3
		tmp_58 : 3
		tmp_25 : 4
		tmp_26 : 3
		tmp_27 : 4
		tmp_16_3 : 5
	State 5
		tmp1 : 1
		macRegisters_0_V : 2
		tmp2 : 1
		macRegisters_1_V : 2
		tmp3 : 1
		macRegisters_2_V : 2
		tmp4 : 1
		macRegisters_3_V : 2
		StgValue_127 : 3
		StgValue_128 : 3
		StgValue_129 : 3
		StgValue_130 : 3
		p_Val2_7 : 3
		p_Val2_7_1 : 3
		p_Val2_7_2 : 3
		p_Val2_7_3 : 3
	State 6
		StgValue_150 : 1
		empty : 1
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_36_fu_970        |    0    |    0    |   273   |
|    mux   |        tmp_37_fu_1109       |    0    |    0    |   273   |
|          |        tmp_38_fu_1248       |    0    |    0    |   273   |
|          |        tmp_39_fu_1387       |    0    |    0    |   273   |
|----------|-----------------------------|---------|---------|---------|
|          | indvar_flatten_next2_fu_417 |    0    |    0    |    32   |
|          |         nm_1_fu_471         |    0    |    0    |    15   |
|          |         tmp_6_fu_531        |    0    |    0    |    22   |
|          |         sf_1_fu_543         |    0    |    0    |    17   |
|          |   indvar_flatten_op_fu_549  |    0    |    0    |    24   |
|          |         tmp1_fu_881         |    0    |    0    |    8    |
|          |   macRegisters_0_V_fu_887   |    0    |    0    |    8    |
|          |         tmp2_fu_901         |    0    |    0    |    8    |
|    add   |   macRegisters_1_V_fu_907   |    0    |    0    |    8    |
|          |         tmp3_fu_920         |    0    |    0    |    8    |
|          |   macRegisters_2_V_fu_926   |    0    |    0    |    8    |
|          |         tmp4_fu_939         |    0    |    0    |    8    |
|          |   macRegisters_3_V_fu_945   |    0    |    0    |    8    |
|          |       p_Val2_7_fu_1103      |    0    |    0    |    15   |
|          |      p_Val2_7_1_fu_1242     |    0    |    0    |    15   |
|          |      p_Val2_7_2_fu_1381     |    0    |    0    |    15   |
|          |      p_Val2_7_3_fu_1520     |    0    |    0    |    15   |
|----------|-----------------------------|---------|---------|---------|
|          |       p_Val2_s_fu_582       |    0    |    0    |    41   |
|    mul   |      p_Val2_s_57_fu_652     |    0    |    0    |    41   |
|          |       p_Val2_3_fu_722       |    0    |    0    |    41   |
|          |       p_Val2_4_fu_792       |    0    |    0    |    41   |
|----------|-----------------------------|---------|---------|---------|
|          |   exitcond_flatten2_fu_411  |    0    |    0    |    18   |
|          |   exitcond_flatten_fu_423   |    0    |    0    |    18   |
|          |        tmp_40_fu_459        |    0    |    0    |    13   |
|   icmp   |         tmp_9_fu_537        |    0    |    0    |    13   |
|          |        tmp_14_fu_642        |    0    |    0    |    11   |
|          |       tmp_16_1_fu_712       |    0    |    0    |    11   |
|          |       tmp_16_2_fu_782       |    0    |    0    |    11   |
|          |       tmp_16_3_fu_852       |    0    |    0    |    11   |
|----------|-----------------------------|---------|---------|---------|
|          |        nm_mid_fu_429        |    0    |    0    |    7    |
|          |       tmp_3_mid_fu_437      |    0    |    0    |    15   |
|          |       nm_t_mid_fu_445       |    0    |    0    |    6    |
|  select  |        sf_mid2_fu_483       |    0    |    0    |    10   |
|          |      tmp_3_mid2_fu_503      |    0    |    0    |    15   |
|          |       nm_t_mid2_fu_511      |    0    |    0    |    6    |
|          |        nm_mid2_fu_519       |    0    |    0    |    7    |
|          |  indvar_flatten_next_fu_555 |    0    |    0    |    17   |
|----------|-----------------------------|---------|---------|---------|
|          |       tmp_5_mid_fu_465      |    0    |    0    |    2    |
|          |      qb_assign_1_fu_873     |    0    |    0    |    2    |
|    and   |     qb_assign_1_1_fu_893    |    0    |    0    |    2    |
|          |     qb_assign_1_2_fu_912    |    0    |    0    |    2    |
|          |     qb_assign_1_3_fu_931    |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_8_fu_477        |    0    |    0    |    2    |
|          |        tmp_11_fu_618        |    0    |    0    |    2    |
|    or    |        tmp_17_fu_688        |    0    |    0    |    2    |
|          |        tmp_21_fu_758        |    0    |    0    |    2    |
|          |        tmp_25_fu_828        |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|    xor   | not_exitcond_flatten_fu_453 |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|   read   |      tmp_V_read_fu_270      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   write  |  StgValue_150_write_fu_276  |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |          tmp_fu_399         |    0    |    0    |    0    |
|          |        tmp_46_fu_491        |    0    |    0    |    0    |
|   trunc  |        tmp_49_fu_614        |    0    |    0    |    0    |
|          |        tmp_52_fu_684        |    0    |    0    |    0    |
|          |        tmp_55_fu_754        |    0    |    0    |    0    |
|          |        tmp_58_fu_824        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_3_fu_403        |    0    |    0    |    0    |
|          |      tmp_3_mid1_fu_495      |    0    |    0    |    0    |
|          |        tmp_13_fu_634        |    0    |    0    |    0    |
|bitconcatenate|        tmp_19_fu_704        |    0    |    0    |    0    |
|          |        tmp_23_fu_774        |    0    |    0    |    0    |
|          |        tmp_27_fu_844        |    0    |    0    |    0    |
|          |       tmp_V_8_fu_1526       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        sf_cast_fu_527       |    0    |    0    |    0    |
|          |         tmp_7_fu_563        |    0    |    0    |    0    |
|   zext   |        tmp_15_fu_877        |    0    |    0    |    0    |
|          |       tmp_17_1_fu_897       |    0    |    0    |    0    |
|          |       tmp_17_2_fu_916       |    0    |    0    |    0    |
|          |       tmp_17_3_fu_935       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       p_08_cast_fu_570      |    0    |    0    |    0    |
|          |    p_08_cast_cast_fu_574    |    0    |    0    |    0    |
|          |   p_0132_cast_cast_fu_578   |    0    |    0    |    0    |
|   sext   |     p_0132_1_cast_fu_648    |    0    |    0    |    0    |
|          |     p_0132_2_cast_fu_718    |    0    |    0    |    0    |
|          |     p_0132_3_cast_fu_788    |    0    |    0    |    0    |
|          |        tmp_29_fu_870        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_47_fu_588        |    0    |    0    |    0    |
|          |        tmp_48_fu_606        |    0    |    0    |    0    |
|          |        tmp_50_fu_658        |    0    |    0    |    0    |
| bitselect|        tmp_51_fu_676        |    0    |    0    |    0    |
|          |        tmp_53_fu_728        |    0    |    0    |    0    |
|          |        tmp_54_fu_746        |    0    |    0    |    0    |
|          |        tmp_56_fu_798        |    0    |    0    |    0    |
|          |        tmp_57_fu_816        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_28_fu_596        |    0    |    0    |    0    |
|          |        tmp_12_fu_624        |    0    |    0    |    0    |
|          |        tmp_31_fu_666        |    0    |    0    |    0    |
|partselect|        tmp_18_fu_694        |    0    |    0    |    0    |
|          |        tmp_33_fu_736        |    0    |    0    |    0    |
|          |        tmp_22_fu_764        |    0    |    0    |    0    |
|          |        tmp_35_fu_806        |    0    |    0    |    0    |
|          |        tmp_26_fu_834        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    0    |    0    |   1701  |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|   exitcond_flatten2_reg_1563  |    1   |
|    indvar_flatten2_reg_335    |   25   |
| indvar_flatten_next2_reg_1567 |   25   |
|  indvar_flatten_next_reg_1599 |   17   |
|     indvar_flatten_reg_346    |   17   |
|  macRegisters_0_V_2_reg_1535  |    8   |
|  macRegisters_1_V_2_reg_1542  |    8   |
|  macRegisters_2_V_2_reg_1549  |    8   |
|  macRegisters_3_V_2_reg_1556  |    8   |
|        nm_mid2_reg_1580       |    7   |
|           nm_reg_357          |    7   |
|       nm_t_mid2_reg_1572      |    6   |
|      p_Val2_7_1_reg_1689      |    8   |
|      p_Val2_7_2_reg_1694      |    8   |
|      p_Val2_7_3_reg_1699      |    8   |
|       p_Val2_7_reg_1684       |    8   |
|         sf_1_reg_1594         |   10   |
|           sf_reg_368          |   10   |
|        tmp_14_reg_1634        |    1   |
|       tmp_16_1_reg_1649       |    1   |
|       tmp_16_2_reg_1664       |    1   |
|       tmp_16_3_reg_1679       |    1   |
|        tmp_28_reg_1624        |    7   |
|        tmp_31_reg_1639        |    8   |
|        tmp_33_reg_1654        |    8   |
|        tmp_35_reg_1669        |    8   |
|        tmp_48_reg_1629        |    1   |
|        tmp_51_reg_1644        |    1   |
|        tmp_54_reg_1659        |    1   |
|        tmp_57_reg_1674        |    1   |
|         tmp_6_reg_1585        |   15   |
|         tmp_9_reg_1590        |    1   |
|weights20_m_weights_10_reg_1619|   15   |
| weights20_m_weights_4_reg_1604|   15   |
| weights20_m_weights_6_reg_1609|   15   |
| weights20_m_weights_8_reg_1614|   15   |
+-------------------------------+--------+
|             Total             |   304  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_290 |  p0  |   2  |  15  |   30   ||    9    |
| grp_access_fu_303 |  p0  |   2  |  15  |   30   ||    9    |
| grp_access_fu_316 |  p0  |   2  |  15  |   30   ||    9    |
| grp_access_fu_329 |  p0  |   2  |  15  |   30   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   120  ||  5.216  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |  1701  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   36   |
|  Register |    -   |    -   |   304  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    5   |   304  |  1737  |
+-----------+--------+--------+--------+--------+
