###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Wed Aug 28 22:24:14 2024
#  Command:           timeDesign -preCTS -idealClock -pathReports -drvReport...
###############################################################
Path 1: MET Setup Check with Pin alu/\alu_out_reg[15] /CK 
Endpoint:   alu/\alu_out_reg[15] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: SCAN_RST                 (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.382
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.418
- Arrival Time                  2.232
= Slack Time                    7.186
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |    7.186 | 
     | scan_rst1_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 1.094 | 0.737 |   0.737 |    7.923 | 
     | FE_OFC0_scan_rst_sync1_mux_out | A ^ -> Y v  | CLKINVX1M | 0.737 | 0.672 |   1.409 |    8.596 | 
     | FE_OFC3_scan_rst_sync1_mux_out | A v -> Y ^  | CLKINVX8M | 1.062 | 0.760 |   2.169 |    9.356 | 
     | alu/\alu_out_reg[15]           | RN ^        | SDFFRQX2M | 1.067 | 0.062 |   2.232 |    9.418 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.000 |       |   0.000 |   -7.186 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.000 |   -7.186 | 
     | alu/\alu_out_reg[15]   | CK ^        | SDFFRQX2M    | 0.000 | 0.000 |   0.000 |   -7.186 | 
     +------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin alu/\alu_out_reg[13] /CK 
Endpoint:   alu/\alu_out_reg[13] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: SCAN_RST                 (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.382
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.418
- Arrival Time                  2.229
= Slack Time                    7.190
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |    7.189 | 
     | scan_rst1_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 1.094 | 0.737 |   0.737 |    7.926 | 
     | FE_OFC0_scan_rst_sync1_mux_out | A ^ -> Y v  | CLKINVX1M | 0.737 | 0.672 |   1.409 |    8.599 | 
     | FE_OFC3_scan_rst_sync1_mux_out | A v -> Y ^  | CLKINVX8M | 1.062 | 0.760 |   2.169 |    9.359 | 
     | alu/\alu_out_reg[13]           | RN ^        | SDFFRQX2M | 1.067 | 0.059 |   2.229 |    9.418 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.000 |       |   0.000 |   -7.190 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.000 |   -7.190 | 
     | alu/\alu_out_reg[13]   | CK ^        | SDFFRQX2M    | 0.000 | 0.000 |   0.000 |   -7.190 | 
     +------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin alu/\alu_out_reg[12] /CK 
Endpoint:   alu/\alu_out_reg[12] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: SCAN_RST                 (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.382
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.418
- Arrival Time                  2.227
= Slack Time                    7.191
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |    7.191 | 
     | scan_rst1_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 1.094 | 0.737 |   0.737 |    7.928 | 
     | FE_OFC0_scan_rst_sync1_mux_out | A ^ -> Y v  | CLKINVX1M | 0.737 | 0.672 |   1.409 |    8.600 | 
     | FE_OFC3_scan_rst_sync1_mux_out | A v -> Y ^  | CLKINVX8M | 1.062 | 0.760 |   2.169 |    9.360 | 
     | alu/\alu_out_reg[12]           | RN ^        | SDFFRQX2M | 1.066 | 0.058 |   2.227 |    9.418 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.000 |       |   0.000 |   -7.191 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.000 |   -7.191 | 
     | alu/\alu_out_reg[12]   | CK ^        | SDFFRQX2M    | 0.000 | 0.000 |   0.000 |   -7.191 | 
     +------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin alu/\alu_out_reg[11] /CK 
Endpoint:   alu/\alu_out_reg[11] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: SCAN_RST                 (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.382
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.418
- Arrival Time                  2.216
= Slack Time                    7.202
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |    7.202 | 
     | scan_rst1_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 1.094 | 0.737 |   0.737 |    7.938 | 
     | FE_OFC0_scan_rst_sync1_mux_out | A ^ -> Y v  | CLKINVX1M | 0.737 | 0.672 |   1.409 |    8.611 | 
     | FE_OFC3_scan_rst_sync1_mux_out | A v -> Y ^  | CLKINVX8M | 1.062 | 0.760 |   2.169 |    9.371 | 
     | alu/\alu_out_reg[11]           | RN ^        | SDFFRQX2M | 1.066 | 0.047 |   2.216 |    9.418 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.000 |       |   0.000 |   -7.202 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.000 |   -7.202 | 
     | alu/\alu_out_reg[11]   | CK ^        | SDFFRQX2M    | 0.000 | 0.000 |   0.000 |   -7.202 | 
     +------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin alu/\alu_out_reg[10] /CK 
Endpoint:   alu/\alu_out_reg[10] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: SCAN_RST                 (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.382
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.418
- Arrival Time                  2.215
= Slack Time                    7.203
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |    7.203 | 
     | scan_rst1_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 1.094 | 0.737 |   0.737 |    7.940 | 
     | FE_OFC0_scan_rst_sync1_mux_out | A ^ -> Y v  | CLKINVX1M | 0.737 | 0.672 |   1.409 |    8.612 | 
     | FE_OFC3_scan_rst_sync1_mux_out | A v -> Y ^  | CLKINVX8M | 1.062 | 0.760 |   2.169 |    9.372 | 
     | alu/\alu_out_reg[10]           | RN ^        | SDFFRQX2M | 1.066 | 0.046 |   2.215 |    9.418 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.000 |       |   0.000 |   -7.203 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.000 |   -7.203 | 
     | alu/\alu_out_reg[10]   | CK ^        | SDFFRQX2M    | 0.000 | 0.000 |   0.000 |   -7.203 | 
     +------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin alu/\alu_out_reg[14] /CK 
Endpoint:   alu/\alu_out_reg[14] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: SCAN_RST                 (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.382
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.418
- Arrival Time                  2.215
= Slack Time                    7.203
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |    7.203 | 
     | scan_rst1_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 1.094 | 0.737 |   0.737 |    7.940 | 
     | FE_OFC0_scan_rst_sync1_mux_out | A ^ -> Y v  | CLKINVX1M | 0.737 | 0.672 |   1.409 |    8.612 | 
     | FE_OFC3_scan_rst_sync1_mux_out | A v -> Y ^  | CLKINVX8M | 1.062 | 0.760 |   2.169 |    9.372 | 
     | alu/\alu_out_reg[14]           | RN ^        | SDFFRQX2M | 1.066 | 0.046 |   2.215 |    9.418 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.000 |       |   0.000 |   -7.203 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.000 |   -7.203 | 
     | alu/\alu_out_reg[14]   | CK ^        | SDFFRQX2M    | 0.000 | 0.000 |   0.000 |   -7.203 | 
     +------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin alu/\alu_out_reg[5] /CK 
Endpoint:   alu/\alu_out_reg[5] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: SCAN_RST                (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.382
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.418
- Arrival Time                  2.211
= Slack Time                    7.207
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |    7.207 | 
     | scan_rst1_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 1.094 | 0.737 |   0.737 |    7.944 | 
     | FE_OFC0_scan_rst_sync1_mux_out | A ^ -> Y v  | CLKINVX1M | 0.737 | 0.672 |   1.409 |    8.616 | 
     | FE_OFC3_scan_rst_sync1_mux_out | A v -> Y ^  | CLKINVX8M | 1.062 | 0.760 |   2.169 |    9.376 | 
     | alu/\alu_out_reg[5]            | RN ^        | SDFFRQX2M | 1.066 | 0.042 |   2.211 |    9.418 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.000 |       |   0.000 |   -7.207 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.000 |   -7.207 | 
     | alu/\alu_out_reg[5]    | CK ^        | SDFFRQX2M    | 0.000 | 0.000 |   0.000 |   -7.207 | 
     +------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin alu/\alu_out_reg[4] /CK 
Endpoint:   alu/\alu_out_reg[4] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: SCAN_RST                (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.382
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.418
- Arrival Time                  2.211
= Slack Time                    7.207
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |    7.207 | 
     | scan_rst1_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 1.094 | 0.737 |   0.737 |    7.944 | 
     | FE_OFC0_scan_rst_sync1_mux_out | A ^ -> Y v  | CLKINVX1M | 0.737 | 0.672 |   1.409 |    8.616 | 
     | FE_OFC3_scan_rst_sync1_mux_out | A v -> Y ^  | CLKINVX8M | 1.062 | 0.760 |   2.169 |    9.377 | 
     | alu/\alu_out_reg[4]            | RN ^        | SDFFRQX2M | 1.066 | 0.042 |   2.211 |    9.418 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.000 |       |   0.000 |   -7.207 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.000 |   -7.207 | 
     | alu/\alu_out_reg[4]    | CK ^        | SDFFRQX2M    | 0.000 | 0.000 |   0.000 |   -7.207 | 
     +------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin alu/\alu_out_reg[6] /CK 
Endpoint:   alu/\alu_out_reg[6] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: SCAN_RST                (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.382
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.418
- Arrival Time                  2.209
= Slack Time                    7.209
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |    7.209 | 
     | scan_rst1_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 1.094 | 0.737 |   0.737 |    7.946 | 
     | FE_OFC0_scan_rst_sync1_mux_out | A ^ -> Y v  | CLKINVX1M | 0.737 | 0.672 |   1.409 |    8.618 | 
     | FE_OFC3_scan_rst_sync1_mux_out | A v -> Y ^  | CLKINVX8M | 1.062 | 0.760 |   2.169 |    9.378 | 
     | alu/\alu_out_reg[6]            | RN ^        | SDFFRQX2M | 1.066 | 0.040 |   2.209 |    9.418 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.000 |       |   0.000 |   -7.209 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.000 |   -7.209 | 
     | alu/\alu_out_reg[6]    | CK ^        | SDFFRQX2M    | 0.000 | 0.000 |   0.000 |   -7.209 | 
     +------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin alu/\alu_out_reg[3] /CK 
Endpoint:   alu/\alu_out_reg[3] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: SCAN_RST                (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.382
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.418
- Arrival Time                  2.205
= Slack Time                    7.213
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |    7.213 | 
     | scan_rst1_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 1.094 | 0.737 |   0.737 |    7.949 | 
     | FE_OFC0_scan_rst_sync1_mux_out | A ^ -> Y v  | CLKINVX1M | 0.737 | 0.672 |   1.409 |    8.622 | 
     | FE_OFC3_scan_rst_sync1_mux_out | A v -> Y ^  | CLKINVX8M | 1.062 | 0.760 |   2.169 |    9.382 | 
     | alu/\alu_out_reg[3]            | RN ^        | SDFFRQX2M | 1.065 | 0.036 |   2.205 |    9.418 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.000 |       |   0.000 |   -7.213 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.000 |   -7.213 | 
     | alu/\alu_out_reg[3]    | CK ^        | SDFFRQX2M    | 0.000 | 0.000 |   0.000 |   -7.213 | 
     +------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin alu/\alu_out_reg[8] /CK 
Endpoint:   alu/\alu_out_reg[8] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: SCAN_RST                (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.390
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.410
- Arrival Time                  2.190
= Slack Time                    7.220
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |    7.220 | 
     | scan_rst1_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 1.094 | 0.737 |   0.737 |    7.956 | 
     | FE_OFC0_scan_rst_sync1_mux_out | A ^ -> Y v  | CLKINVX1M | 0.737 | 0.672 |   1.409 |    8.629 | 
     | FE_OFC3_scan_rst_sync1_mux_out | A v -> Y ^  | CLKINVX8M | 1.062 | 0.760 |   2.169 |    9.389 | 
     | alu/\alu_out_reg[8]            | RN ^        | SDFFRQX1M | 1.065 | 0.021 |   2.190 |    9.410 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.000 |       |   0.000 |   -7.220 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.000 |   -7.220 | 
     | alu/\alu_out_reg[8]    | CK ^        | SDFFRQX1M    | 0.000 | 0.000 |   0.000 |   -7.220 | 
     +------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin alu/\alu_out_reg[9] /CK 
Endpoint:   alu/\alu_out_reg[9] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: SCAN_RST                (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.382
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.418
- Arrival Time                  2.196
= Slack Time                    7.222
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |    7.222 | 
     | scan_rst1_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 1.094 | 0.737 |   0.737 |    7.958 | 
     | FE_OFC0_scan_rst_sync1_mux_out | A ^ -> Y v  | CLKINVX1M | 0.737 | 0.672 |   1.409 |    8.631 | 
     | FE_OFC3_scan_rst_sync1_mux_out | A v -> Y ^  | CLKINVX8M | 1.062 | 0.760 |   2.169 |    9.391 | 
     | alu/\alu_out_reg[9]            | RN ^        | SDFFRQX2M | 1.065 | 0.027 |   2.196 |    9.418 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.000 |       |   0.000 |   -7.222 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.000 |   -7.222 | 
     | alu/\alu_out_reg[9]    | CK ^        | SDFFRQX2M    | 0.000 | 0.000 |   0.000 |   -7.222 | 
     +------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin alu/\alu_out_reg[7] /CK 
Endpoint:   alu/\alu_out_reg[7] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: SCAN_RST                (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.382
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.418
- Arrival Time                  2.193
= Slack Time                    7.225
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |    7.225 | 
     | scan_rst1_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 1.094 | 0.737 |   0.737 |    7.962 | 
     | FE_OFC0_scan_rst_sync1_mux_out | A ^ -> Y v  | CLKINVX1M | 0.737 | 0.672 |   1.409 |    8.634 | 
     | FE_OFC3_scan_rst_sync1_mux_out | A v -> Y ^  | CLKINVX8M | 1.062 | 0.760 |   2.169 |    9.394 | 
     | alu/\alu_out_reg[7]            | RN ^        | SDFFRQX2M | 1.065 | 0.024 |   2.193 |    9.418 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.000 |       |   0.000 |   -7.225 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.000 |   -7.225 | 
     | alu/\alu_out_reg[7]    | CK ^        | SDFFRQX2M    | 0.000 | 0.000 |   0.000 |   -7.225 | 
     +------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin alu/out_valid_reg/CK 
Endpoint:   alu/out_valid_reg/RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: SCAN_RST             (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.381
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.419
- Arrival Time                  2.180
= Slack Time                    7.239
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |    7.239 | 
     | scan_rst1_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 1.094 | 0.737 |   0.737 |    7.976 | 
     | FE_OFC0_scan_rst_sync1_mux_out | A ^ -> Y v  | CLKINVX1M | 0.737 | 0.672 |   1.409 |    8.648 | 
     | FE_OFC4_scan_rst_sync1_mux_out | A v -> Y ^  | CLKINVX8M | 1.044 | 0.752 |   2.161 |    9.401 | 
     | alu/out_valid_reg              | RN ^        | SDFFRQX2M | 1.047 | 0.019 |   2.180 |    9.419 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.000 |       |   0.000 |   -7.239 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.000 |   -7.239 | 
     | alu/out_valid_reg      | CK ^        | SDFFRQX2M    | 0.000 | 0.000 |   0.000 |   -7.239 | 
     +------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin alu/\alu_out_reg[1] /CK 
Endpoint:   alu/\alu_out_reg[1] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: SCAN_RST                (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.060
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.740
- Arrival Time                  2.195
= Slack Time                    7.545
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |            | 0.000 |       |   0.000 |    7.545 | 
     | scan_rst1_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M   | 1.094 | 0.737 |   0.737 |    8.282 | 
     | FE_OFC0_scan_rst_sync1_mux_out | A ^ -> Y v  | CLKINVX1M  | 0.737 | 0.672 |   1.409 |    8.954 | 
     | FE_OFC2_scan_rst_sync1_mux_out | A v -> Y ^  | CLKINVX8M  | 1.056 | 0.774 |   2.183 |    9.728 | 
     | alu/\alu_out_reg[1]            | RN ^        | SDFFRHQX1M | 1.057 | 0.012 |   2.195 |    9.740 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.000 |       |   0.000 |   -7.545 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.000 |   -7.545 | 
     | alu/\alu_out_reg[1]    | CK ^        | SDFFRHQX1M   | 0.000 | 0.000 |   0.000 |   -7.545 | 
     +------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin alu/\alu_out_reg[2] /CK 
Endpoint:   alu/\alu_out_reg[2] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: SCAN_RST                (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.060
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.740
- Arrival Time                  2.195
= Slack Time                    7.545
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |            | 0.000 |       |   0.000 |    7.545 | 
     | scan_rst1_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M   | 1.094 | 0.737 |   0.737 |    8.282 | 
     | FE_OFC0_scan_rst_sync1_mux_out | A ^ -> Y v  | CLKINVX1M  | 0.737 | 0.672 |   1.409 |    8.954 | 
     | FE_OFC2_scan_rst_sync1_mux_out | A v -> Y ^  | CLKINVX8M  | 1.056 | 0.774 |   2.183 |    9.728 | 
     | alu/\alu_out_reg[2]            | RN ^        | SDFFRHQX1M | 1.057 | 0.012 |   2.195 |    9.740 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.000 |       |   0.000 |   -7.545 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.000 |   -7.545 | 
     | alu/\alu_out_reg[2]    | CK ^        | SDFFRHQX1M   | 0.000 | 0.000 |   0.000 |   -7.545 | 
     +------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin alu/\alu_out_reg[0] /CK 
Endpoint:   alu/\alu_out_reg[0] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: SCAN_RST                (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.060
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.740
- Arrival Time                  2.195
= Slack Time                    7.545
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |            | 0.000 |       |   0.000 |    7.545 | 
     | scan_rst1_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M   | 1.094 | 0.737 |   0.737 |    8.282 | 
     | FE_OFC0_scan_rst_sync1_mux_out | A ^ -> Y v  | CLKINVX1M  | 0.737 | 0.672 |   1.409 |    8.954 | 
     | FE_OFC2_scan_rst_sync1_mux_out | A v -> Y ^  | CLKINVX8M  | 1.056 | 0.774 |   2.183 |    9.728 | 
     | alu/\alu_out_reg[0]            | RN ^        | SDFFRHQX1M | 1.057 | 0.012 |   2.195 |    9.740 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.000 |       |   0.000 |   -7.545 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.000 |   -7.545 | 
     | alu/\alu_out_reg[0]    | CK ^        | SDFFRHQX1M   | 0.000 | 0.000 |   0.000 |   -7.545 | 
     +------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin ref_clk_rst_sync/\syn_rst_reg_reg[1] /CK 
Endpoint:   ref_clk_rst_sync/\syn_rst_reg_reg[1] /RN (^) checked with  leading 
edge of 'REF_CLK'
Beginpoint: rst_n                                    (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.347
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.453
- Arrival Time                  0.314
= Slack Time                    9.139
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |           |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                      | rst_n ^     |           | 0.000 |       |   0.000 |    9.139 | 
     | scan_rst_mux/U1                      | A0 ^ -> Y ^ | AO2B2X2M  | 0.393 | 0.312 |   0.312 |    9.451 | 
     | ref_clk_rst_sync/\syn_rst_reg_reg[1] | RN ^        | SDFFRQX1M | 0.393 | 0.002 |   0.314 |    9.453 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |           |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                      | Ref_clk ^   |           | 0.000 |       |   0.000 |   -9.139 | 
     | scan_clk_ref_clk_mux/U1              | A0 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |   -9.139 | 
     | ref_clk_rst_sync/\syn_rst_reg_reg[1] | CK ^        | SDFFRQX1M | 0.000 | 0.000 |   0.000 |   -9.139 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin ref_clk_rst_sync/\syn_rst_reg_reg[2] /CK 
Endpoint:   ref_clk_rst_sync/\syn_rst_reg_reg[2] /RN (^) checked with  leading 
edge of 'REF_CLK'
Beginpoint: rst_n                                    (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.339
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.461
- Arrival Time                  0.314
= Slack Time                    9.147
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |           |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                      | rst_n ^     |           | 0.000 |       |   0.000 |    9.147 | 
     | scan_rst_mux/U1                      | A0 ^ -> Y ^ | AO2B2X2M  | 0.393 | 0.312 |   0.312 |    9.459 | 
     | ref_clk_rst_sync/\syn_rst_reg_reg[2] | RN ^        | SDFFRQX2M | 0.393 | 0.002 |   0.314 |    9.461 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |           |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                      | Ref_clk ^   |           | 0.000 |       |   0.000 |   -9.147 | 
     | scan_clk_ref_clk_mux/U1              | A0 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |   -9.147 | 
     | ref_clk_rst_sync/\syn_rst_reg_reg[2] | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -9.147 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin ref_clk_rst_sync/\syn_rst_reg_reg[0] /CK 
Endpoint:   ref_clk_rst_sync/\syn_rst_reg_reg[0] /RN (^) checked with  leading 
edge of 'REF_CLK'
Beginpoint: rst_n                                    (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.339
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.461
- Arrival Time                  0.314
= Slack Time                    9.147
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |           |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                      | rst_n ^     |           | 0.000 |       |   0.000 |    9.147 | 
     | scan_rst_mux/U1                      | A0 ^ -> Y ^ | AO2B2X2M  | 0.393 | 0.312 |   0.312 |    9.459 | 
     | ref_clk_rst_sync/\syn_rst_reg_reg[0] | RN ^        | SDFFRQX2M | 0.393 | 0.002 |   0.314 |    9.461 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |           |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                      | Ref_clk ^   |           | 0.000 |       |   0.000 |   -9.147 | 
     | scan_clk_ref_clk_mux/U1              | A0 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |   -9.147 | 
     | ref_clk_rst_sync/\syn_rst_reg_reg[0] | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -9.147 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin async_fifo/dut2/\fifo_reg[15][3] /CK 
Endpoint:   async_fifo/dut2/\fifo_reg[15][3] /SI (v) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: SI[2]                                (v) triggered by  leading edge 
of 'SCAN_CLK'
Path Groups:  {in2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          0.000
- Setup                         0.527
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.273
- Arrival Time                 20.074
= Slack Time                   79.199
     Clock Rise Edge                      0.000
     + Input Delay                       20.000
     + Drive Adjustment                   0.072
     = Beginpoint Arrival Time           20.072
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Instance             |   Arc   |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |         |           |       |       |  Time   |   Time   | 
     |----------------------------------+---------+-----------+-------+-------+---------+----------| 
     |                                  | SI[2] v |           | 0.125 |       |  20.072 |   99.271 | 
     | async_fifo/dut2/\fifo_reg[15][3] | SI v    | SDFFRQX2M | 0.125 | 0.002 |  20.074 |   99.273 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |           |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                  | SCAN_CLK ^  |           | 0.000 |       |   0.000 |  -79.199 | 
     | scan_clk_ref_clk_mux/U1          | B1 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |  -79.199 | 
     | async_fifo/dut2/\fifo_reg[15][3] | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -79.199 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin async_fifo/dut2/\fifo_reg[5][1] /CK 
Endpoint:   async_fifo/dut2/\fifo_reg[5][1] /SI (v) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: SI[3]                               (v) triggered by  leading edge 
of 'SCAN_CLK'
Path Groups:  {in2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          0.000
- Setup                         0.525
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.275
- Arrival Time                 20.066
= Slack Time                   79.209
     Clock Rise Edge                      0.000
     + Input Delay                       20.000
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time           20.064
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Instance             |   Arc   |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |         |           |       |       |  Time   |   Time   | 
     |---------------------------------+---------+-----------+-------+-------+---------+----------| 
     |                                 | SI[3] v |           | 0.114 |       |  20.064 |   99.273 | 
     | async_fifo/dut2/\fifo_reg[5][1] | SI v    | SDFFRQX2M | 0.114 | 0.002 |  20.066 |   99.275 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |           |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                 | SCAN_CLK ^  |           | 0.000 |       |   0.000 |  -79.209 | 
     | scan_clk_ref_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |  -79.209 | 
     | async_fifo/dut2/\fifo_reg[5][1] | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -79.209 | 
     +------------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin register_file/\reg_file_reg[12][6] /CK 
Endpoint:   register_file/\reg_file_reg[12][6] /SI (v) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SI[0]                                  (v) triggered by  leading 
edge of 'SCAN_CLK'
Path Groups:  {in2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          0.000
- Setup                         0.525
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.275
- Arrival Time                 20.064
= Slack Time                   79.212
     Clock Rise Edge                      0.000
     + Input Delay                       20.000
     + Drive Adjustment                   0.062
     = Beginpoint Arrival Time           20.062
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |              Instance              |   Arc   |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |         |           |       |       |  Time   |   Time   | 
     |------------------------------------+---------+-----------+-------+-------+---------+----------| 
     |                                    | SI[0] v |           | 0.111 |       |  20.062 |   99.274 | 
     | register_file/\reg_file_reg[12][6] | SI v    | SDFFRQX2M | 0.111 | 0.001 |  20.064 |   99.275 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |           |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                    | SCAN_CLK ^  |           | 0.000 |       |   0.000 |  -79.212 | 
     | scan_clk_ref_clk_mux/U1            | B1 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |  -79.212 | 
     | register_file/\reg_file_reg[12][6] | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -79.212 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin register_file/\reg_file_reg[2][4] /CK 
Endpoint:   register_file/\reg_file_reg[2][4] /SI (v) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SI[1]                                 (v) triggered by  leading 
edge of 'SCAN_CLK'
Path Groups:  {in2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          0.000
- Setup                         0.522
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.278
- Arrival Time                 20.054
= Slack Time                   79.224
     Clock Rise Edge                      0.000
     + Input Delay                       20.000
     + Drive Adjustment                   0.053
     = Beginpoint Arrival Time           20.053
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |             Instance              |   Arc   |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |         |           |       |       |  Time   |   Time   | 
     |-----------------------------------+---------+-----------+-------+-------+---------+----------| 
     |                                   | SI[1] v |           | 0.098 |       |  20.053 |   99.277 | 
     | register_file/\reg_file_reg[2][4] | SI v    | SDFFRQX2M | 0.098 | 0.001 |  20.054 |   99.278 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | SCAN_CLK ^  |           | 0.000 |       |   0.000 |  -79.224 | 
     | scan_clk_ref_clk_mux/U1           | B1 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |  -79.224 | 
     | register_file/\reg_file_reg[2][4] | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -79.224 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin UART_tx/uut0/\current_state_reg[0] /CK 
Endpoint:   UART_tx/uut0/\current_state_reg[0] /SI (v) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SI[4]                                  (v) triggered by  leading 
edge of 'SCAN_CLK'
Path Groups:  {in2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          0.000
- Setup                         0.519
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.281
- Arrival Time                 20.042
= Slack Time                   79.239
     Clock Rise Edge                      0.000
     + Input Delay                       20.000
     + Drive Adjustment                   0.042
     = Beginpoint Arrival Time           20.042
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |              Instance              |   Arc   |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |         |           |       |       |  Time   |   Time   | 
     |------------------------------------+---------+-----------+-------+-------+---------+----------| 
     |                                    | SI[4] v |           | 0.083 |       |  20.042 |   99.280 | 
     | UART_tx/uut0/\current_state_reg[0] | SI v    | SDFFRQX2M | 0.083 | 0.001 |  20.042 |   99.281 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |           |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                    | SCAN_CLK ^  |           | 0.000 |       |   0.000 |  -79.239 | 
     | scan_clk_uart_tx_clk_mux/U1        | B1 ^ -> Y ^ | AO2B2X2M  | 0.000 | 0.000 |   0.000 |  -79.239 | 
     | UART_tx/uut0/\current_state_reg[0] | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -79.239 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin register_file/\reg_file_reg[9][2] /CK 
Endpoint:   register_file/\reg_file_reg[9][2] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                              (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.377
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.423
- Arrival Time                  2.995
= Slack Time                   96.428
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                              | SCAN_RST ^  |           | 0.000 |       |   0.000 |   96.428 | 
     | scan_rst1_mux/U1                             | B1 ^ -> Y ^ | AO2B2X2M  | 1.094 | 0.737 |   0.737 |   97.165 | 
     | FE_OFC0_scan_rst_sync1_mux_out               | A ^ -> Y v  | CLKINVX1M | 0.737 | 0.672 |   1.409 |   97.837 | 
     | register_file/FE_OFC1_scan_rst_sync1_mux_out | A v -> Y ^  | INVX6M    | 1.132 | 0.813 |   2.222 |   98.650 | 
     | register_file/FE_OFC5_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M    | 0.985 | 0.766 |   2.989 |   99.417 | 
     | register_file/\reg_file_reg[9][2]            | RN ^        | SDFFRQX2M | 0.985 | 0.007 |   2.995 |   99.423 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | SCAN_CLK ^  |           | 0.000 |       |   0.000 |  -96.428 | 
     | scan_clk_ref_clk_mux/U1           | B1 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |  -96.428 | 
     | register_file/\reg_file_reg[9][2] | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.428 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin register_file/\reg_file_reg[0][2] /CK 
Endpoint:   register_file/\reg_file_reg[0][2] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                              (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.377
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.423
- Arrival Time                  2.995
= Slack Time                   96.428
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                              | SCAN_RST ^  |           | 0.000 |       |   0.000 |   96.428 | 
     | scan_rst1_mux/U1                             | B1 ^ -> Y ^ | AO2B2X2M  | 1.094 | 0.737 |   0.737 |   97.165 | 
     | FE_OFC0_scan_rst_sync1_mux_out               | A ^ -> Y v  | CLKINVX1M | 0.737 | 0.672 |   1.409 |   97.837 | 
     | register_file/FE_OFC1_scan_rst_sync1_mux_out | A v -> Y ^  | INVX6M    | 1.132 | 0.813 |   2.222 |   98.651 | 
     | register_file/FE_OFC5_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M    | 0.985 | 0.766 |   2.989 |   99.417 | 
     | register_file/\reg_file_reg[0][2]            | RN ^        | SDFFRQX2M | 0.985 | 0.006 |   2.995 |   99.423 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | SCAN_CLK ^  |           | 0.000 |       |   0.000 |  -96.428 | 
     | scan_clk_ref_clk_mux/U1           | B1 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |  -96.428 | 
     | register_file/\reg_file_reg[0][2] | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.428 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin register_file/\reg_file_reg[10][2] /CK 
Endpoint:   register_file/\reg_file_reg[10][2] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                               (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.377
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.423
- Arrival Time                  2.995
= Slack Time                   96.428
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                              | SCAN_RST ^  |           | 0.000 |       |   0.000 |   96.428 | 
     | scan_rst1_mux/U1                             | B1 ^ -> Y ^ | AO2B2X2M  | 1.094 | 0.737 |   0.737 |   97.165 | 
     | FE_OFC0_scan_rst_sync1_mux_out               | A ^ -> Y v  | CLKINVX1M | 0.737 | 0.672 |   1.409 |   97.837 | 
     | register_file/FE_OFC1_scan_rst_sync1_mux_out | A v -> Y ^  | INVX6M    | 1.132 | 0.813 |   2.222 |   98.651 | 
     | register_file/FE_OFC5_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M    | 0.985 | 0.766 |   2.989 |   99.417 | 
     | register_file/\reg_file_reg[10][2]           | RN ^        | SDFFRQX2M | 0.985 | 0.006 |   2.995 |   99.423 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |           |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                    | SCAN_CLK ^  |           | 0.000 |       |   0.000 |  -96.428 | 
     | scan_clk_ref_clk_mux/U1            | B1 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |  -96.428 | 
     | register_file/\reg_file_reg[10][2] | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.428 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin register_file/\reg_file_reg[9][1] /CK 
Endpoint:   register_file/\reg_file_reg[9][1] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                              (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.377
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.423
- Arrival Time                  2.995
= Slack Time                   96.428
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                              | SCAN_RST ^  |           | 0.000 |       |   0.000 |   96.428 | 
     | scan_rst1_mux/U1                             | B1 ^ -> Y ^ | AO2B2X2M  | 1.094 | 0.737 |   0.737 |   97.165 | 
     | FE_OFC0_scan_rst_sync1_mux_out               | A ^ -> Y v  | CLKINVX1M | 0.737 | 0.672 |   1.409 |   97.837 | 
     | register_file/FE_OFC1_scan_rst_sync1_mux_out | A v -> Y ^  | INVX6M    | 1.132 | 0.813 |   2.222 |   98.651 | 
     | register_file/FE_OFC5_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M    | 0.985 | 0.766 |   2.989 |   99.417 | 
     | register_file/\reg_file_reg[9][1]            | RN ^        | SDFFRQX2M | 0.985 | 0.006 |   2.995 |   99.423 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | SCAN_CLK ^  |           | 0.000 |       |   0.000 |  -96.428 | 
     | scan_clk_ref_clk_mux/U1           | B1 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |  -96.428 | 
     | register_file/\reg_file_reg[9][1] | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.428 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin register_file/\reg_file_reg[10][1] /CK 
Endpoint:   register_file/\reg_file_reg[10][1] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                               (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.377
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.423
- Arrival Time                  2.994
= Slack Time                   96.429
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                              | SCAN_RST ^  |           | 0.000 |       |   0.000 |   96.429 | 
     | scan_rst1_mux/U1                             | B1 ^ -> Y ^ | AO2B2X2M  | 1.094 | 0.737 |   0.737 |   97.166 | 
     | FE_OFC0_scan_rst_sync1_mux_out               | A ^ -> Y v  | CLKINVX1M | 0.737 | 0.672 |   1.409 |   97.838 | 
     | register_file/FE_OFC1_scan_rst_sync1_mux_out | A v -> Y ^  | INVX6M    | 1.132 | 0.813 |   2.222 |   98.651 | 
     | register_file/FE_OFC5_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M    | 0.985 | 0.766 |   2.989 |   99.418 | 
     | register_file/\reg_file_reg[10][1]           | RN ^        | SDFFRQX2M | 0.985 | 0.006 |   2.994 |   99.423 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |           |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                    | SCAN_CLK ^  |           | 0.000 |       |   0.000 |  -96.429 | 
     | scan_clk_ref_clk_mux/U1            | B1 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |  -96.429 | 
     | register_file/\reg_file_reg[10][1] | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.429 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin register_file/\reg_file_reg[0][1] /CK 
Endpoint:   register_file/\reg_file_reg[0][1] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                              (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.377
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.423
- Arrival Time                  2.994
= Slack Time                   96.429
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                              | SCAN_RST ^  |           | 0.000 |       |   0.000 |   96.429 | 
     | scan_rst1_mux/U1                             | B1 ^ -> Y ^ | AO2B2X2M  | 1.094 | 0.737 |   0.737 |   97.166 | 
     | FE_OFC0_scan_rst_sync1_mux_out               | A ^ -> Y v  | CLKINVX1M | 0.737 | 0.672 |   1.409 |   97.839 | 
     | register_file/FE_OFC1_scan_rst_sync1_mux_out | A v -> Y ^  | INVX6M    | 1.132 | 0.813 |   2.222 |   98.652 | 
     | register_file/FE_OFC5_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M    | 0.985 | 0.766 |   2.989 |   99.418 | 
     | register_file/\reg_file_reg[0][1]            | RN ^        | SDFFRQX2M | 0.985 | 0.005 |   2.994 |   99.423 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | SCAN_CLK ^  |           | 0.000 |       |   0.000 |  -96.429 | 
     | scan_clk_ref_clk_mux/U1           | B1 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |  -96.429 | 
     | register_file/\reg_file_reg[0][1] | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.429 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin register_file/\reg_file_reg[9][5] /CK 
Endpoint:   register_file/\reg_file_reg[9][5] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                              (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.377
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.423
- Arrival Time                  2.994
= Slack Time                   96.429
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                              | SCAN_RST ^  |           | 0.000 |       |   0.000 |   96.429 | 
     | scan_rst1_mux/U1                             | B1 ^ -> Y ^ | AO2B2X2M  | 1.094 | 0.737 |   0.737 |   97.166 | 
     | FE_OFC0_scan_rst_sync1_mux_out               | A ^ -> Y v  | CLKINVX1M | 0.737 | 0.672 |   1.409 |   97.839 | 
     | register_file/FE_OFC1_scan_rst_sync1_mux_out | A v -> Y ^  | INVX6M    | 1.132 | 0.813 |   2.222 |   98.652 | 
     | register_file/FE_OFC5_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M    | 0.985 | 0.766 |   2.989 |   99.418 | 
     | register_file/\reg_file_reg[9][5]            | RN ^        | SDFFRQX2M | 0.985 | 0.005 |   2.994 |   99.423 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | SCAN_CLK ^  |           | 0.000 |       |   0.000 |  -96.429 | 
     | scan_clk_ref_clk_mux/U1           | B1 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |  -96.429 | 
     | register_file/\reg_file_reg[9][5] | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.429 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin register_file/\reg_file_reg[8][4] /CK 
Endpoint:   register_file/\reg_file_reg[8][4] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                              (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.377
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.423
- Arrival Time                  2.994
= Slack Time                   96.429
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                              | SCAN_RST ^  |           | 0.000 |       |   0.000 |   96.429 | 
     | scan_rst1_mux/U1                             | B1 ^ -> Y ^ | AO2B2X2M  | 1.094 | 0.737 |   0.737 |   97.166 | 
     | FE_OFC0_scan_rst_sync1_mux_out               | A ^ -> Y v  | CLKINVX1M | 0.737 | 0.672 |   1.409 |   97.839 | 
     | register_file/FE_OFC1_scan_rst_sync1_mux_out | A v -> Y ^  | INVX6M    | 1.132 | 0.813 |   2.222 |   98.652 | 
     | register_file/FE_OFC5_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M    | 0.985 | 0.766 |   2.989 |   99.418 | 
     | register_file/\reg_file_reg[8][4]            | RN ^        | SDFFRQX2M | 0.985 | 0.005 |   2.994 |   99.423 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | SCAN_CLK ^  |           | 0.000 |       |   0.000 |  -96.429 | 
     | scan_clk_ref_clk_mux/U1           | B1 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |  -96.429 | 
     | register_file/\reg_file_reg[8][4] | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.429 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin register_file/\reg_file_reg[14][2] /CK 
Endpoint:   register_file/\reg_file_reg[14][2] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                               (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.377
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.423
- Arrival Time                  2.994
= Slack Time                   96.429
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                              | SCAN_RST ^  |           | 0.000 |       |   0.000 |   96.429 | 
     | scan_rst1_mux/U1                             | B1 ^ -> Y ^ | AO2B2X2M  | 1.094 | 0.737 |   0.737 |   97.166 | 
     | FE_OFC0_scan_rst_sync1_mux_out               | A ^ -> Y v  | CLKINVX1M | 0.737 | 0.672 |   1.409 |   97.839 | 
     | register_file/FE_OFC1_scan_rst_sync1_mux_out | A v -> Y ^  | INVX6M    | 1.132 | 0.813 |   2.222 |   98.652 | 
     | register_file/FE_OFC5_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M    | 0.985 | 0.766 |   2.989 |   99.418 | 
     | register_file/\reg_file_reg[14][2]           | RN ^        | SDFFRQX2M | 0.985 | 0.005 |   2.994 |   99.423 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |           |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                    | SCAN_CLK ^  |           | 0.000 |       |   0.000 |  -96.429 | 
     | scan_clk_ref_clk_mux/U1            | B1 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |  -96.429 | 
     | register_file/\reg_file_reg[14][2] | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.429 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin register_file/\reg_file_reg[12][2] /CK 
Endpoint:   register_file/\reg_file_reg[12][2] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                               (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.377
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.423
- Arrival Time                  2.994
= Slack Time                   96.430
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                              | SCAN_RST ^  |           | 0.000 |       |   0.000 |   96.430 | 
     | scan_rst1_mux/U1                             | B1 ^ -> Y ^ | AO2B2X2M  | 1.094 | 0.737 |   0.737 |   97.166 | 
     | FE_OFC0_scan_rst_sync1_mux_out               | A ^ -> Y v  | CLKINVX1M | 0.737 | 0.672 |   1.409 |   97.839 | 
     | register_file/FE_OFC1_scan_rst_sync1_mux_out | A v -> Y ^  | INVX6M    | 1.132 | 0.813 |   2.222 |   98.652 | 
     | register_file/FE_OFC5_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M    | 0.985 | 0.766 |   2.989 |   99.418 | 
     | register_file/\reg_file_reg[12][2]           | RN ^        | SDFFRQX2M | 0.985 | 0.005 |   2.994 |   99.423 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |           |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                    | SCAN_CLK ^  |           | 0.000 |       |   0.000 |  -96.430 | 
     | scan_clk_ref_clk_mux/U1            | B1 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |  -96.430 | 
     | register_file/\reg_file_reg[12][2] | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.430 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin register_file/\reg_file_reg[10][4] /CK 
Endpoint:   register_file/\reg_file_reg[10][4] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                               (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.377
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.423
- Arrival Time                  2.994
= Slack Time                   96.430
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                              | SCAN_RST ^  |           | 0.000 |       |   0.000 |   96.430 | 
     | scan_rst1_mux/U1                             | B1 ^ -> Y ^ | AO2B2X2M  | 1.094 | 0.737 |   0.737 |   97.166 | 
     | FE_OFC0_scan_rst_sync1_mux_out               | A ^ -> Y v  | CLKINVX1M | 0.737 | 0.672 |   1.409 |   97.839 | 
     | register_file/FE_OFC1_scan_rst_sync1_mux_out | A v -> Y ^  | INVX6M    | 1.132 | 0.813 |   2.222 |   98.652 | 
     | register_file/FE_OFC5_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M    | 0.985 | 0.766 |   2.989 |   99.418 | 
     | register_file/\reg_file_reg[10][4]           | RN ^        | SDFFRQX2M | 0.985 | 0.005 |   2.994 |   99.423 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |           |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                    | SCAN_CLK ^  |           | 0.000 |       |   0.000 |  -96.430 | 
     | scan_clk_ref_clk_mux/U1            | B1 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |  -96.430 | 
     | register_file/\reg_file_reg[10][4] | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.430 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin register_file/\reg_file_reg[9][4] /CK 
Endpoint:   register_file/\reg_file_reg[9][4] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                              (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.377
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.423
- Arrival Time                  2.993
= Slack Time                   96.430
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                              | SCAN_RST ^  |           | 0.000 |       |   0.000 |   96.430 | 
     | scan_rst1_mux/U1                             | B1 ^ -> Y ^ | AO2B2X2M  | 1.094 | 0.737 |   0.737 |   97.167 | 
     | FE_OFC0_scan_rst_sync1_mux_out               | A ^ -> Y v  | CLKINVX1M | 0.737 | 0.672 |   1.409 |   97.839 | 
     | register_file/FE_OFC1_scan_rst_sync1_mux_out | A v -> Y ^  | INVX6M    | 1.132 | 0.813 |   2.222 |   98.652 | 
     | register_file/FE_OFC5_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M    | 0.985 | 0.766 |   2.989 |   99.419 | 
     | register_file/\reg_file_reg[9][4]            | RN ^        | SDFFRQX2M | 0.985 | 0.005 |   2.993 |   99.423 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | SCAN_CLK ^  |           | 0.000 |       |   0.000 |  -96.430 | 
     | scan_clk_ref_clk_mux/U1           | B1 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |  -96.430 | 
     | register_file/\reg_file_reg[9][4] | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.430 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin register_file/\reg_file_reg[10][3] /CK 
Endpoint:   register_file/\reg_file_reg[10][3] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                               (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.377
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.423
- Arrival Time                  2.993
= Slack Time                   96.430
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                              | SCAN_RST ^  |           | 0.000 |       |   0.000 |   96.430 | 
     | scan_rst1_mux/U1                             | B1 ^ -> Y ^ | AO2B2X2M  | 1.094 | 0.737 |   0.737 |   97.167 | 
     | FE_OFC0_scan_rst_sync1_mux_out               | A ^ -> Y v  | CLKINVX1M | 0.737 | 0.672 |   1.409 |   97.840 | 
     | register_file/FE_OFC1_scan_rst_sync1_mux_out | A v -> Y ^  | INVX6M    | 1.132 | 0.813 |   2.222 |   98.653 | 
     | register_file/FE_OFC5_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M    | 0.985 | 0.766 |   2.989 |   99.419 | 
     | register_file/\reg_file_reg[10][3]           | RN ^        | SDFFRQX2M | 0.985 | 0.004 |   2.993 |   99.423 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |           |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                    | SCAN_CLK ^  |           | 0.000 |       |   0.000 |  -96.430 | 
     | scan_clk_ref_clk_mux/U1            | B1 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |  -96.430 | 
     | register_file/\reg_file_reg[10][3] | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.430 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin register_file/\reg_file_reg[9][3] /CK 
Endpoint:   register_file/\reg_file_reg[9][3] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                              (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.377
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.423
- Arrival Time                  2.993
= Slack Time                   96.430
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                              | SCAN_RST ^  |           | 0.000 |       |   0.000 |   96.430 | 
     | scan_rst1_mux/U1                             | B1 ^ -> Y ^ | AO2B2X2M  | 1.094 | 0.737 |   0.737 |   97.167 | 
     | FE_OFC0_scan_rst_sync1_mux_out               | A ^ -> Y v  | CLKINVX1M | 0.737 | 0.672 |   1.409 |   97.840 | 
     | register_file/FE_OFC1_scan_rst_sync1_mux_out | A v -> Y ^  | INVX6M    | 1.132 | 0.813 |   2.222 |   98.653 | 
     | register_file/FE_OFC5_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M    | 0.985 | 0.766 |   2.989 |   99.419 | 
     | register_file/\reg_file_reg[9][3]            | RN ^        | SDFFRQX2M | 0.985 | 0.004 |   2.993 |   99.423 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | SCAN_CLK ^  |           | 0.000 |       |   0.000 |  -96.430 | 
     | scan_clk_ref_clk_mux/U1           | B1 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |  -96.430 | 
     | register_file/\reg_file_reg[9][3] | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.430 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin register_file/\reg_file_reg[8][3] /CK 
Endpoint:   register_file/\reg_file_reg[8][3] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                              (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.377
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.423
- Arrival Time                  2.993
= Slack Time                   96.431
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                              | SCAN_RST ^  |           | 0.000 |       |   0.000 |   96.431 | 
     | scan_rst1_mux/U1                             | B1 ^ -> Y ^ | AO2B2X2M  | 1.094 | 0.737 |   0.737 |   97.168 | 
     | FE_OFC0_scan_rst_sync1_mux_out               | A ^ -> Y v  | CLKINVX1M | 0.737 | 0.672 |   1.409 |   97.840 | 
     | register_file/FE_OFC1_scan_rst_sync1_mux_out | A v -> Y ^  | INVX6M    | 1.132 | 0.813 |   2.222 |   98.653 | 
     | register_file/FE_OFC5_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M    | 0.985 | 0.766 |   2.989 |   99.420 | 
     | register_file/\reg_file_reg[8][3]            | RN ^        | SDFFRQX2M | 0.985 | 0.004 |   2.993 |   99.423 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | SCAN_CLK ^  |           | 0.000 |       |   0.000 |  -96.431 | 
     | scan_clk_ref_clk_mux/U1           | B1 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |  -96.431 | 
     | register_file/\reg_file_reg[8][3] | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.431 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin register_file/\reg_file_reg[12][1] /CK 
Endpoint:   register_file/\reg_file_reg[12][1] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                               (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.377
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.423
- Arrival Time                  2.992
= Slack Time                   96.431
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                              | SCAN_RST ^  |           | 0.000 |       |   0.000 |   96.431 | 
     | scan_rst1_mux/U1                             | B1 ^ -> Y ^ | AO2B2X2M  | 1.094 | 0.737 |   0.737 |   97.168 | 
     | FE_OFC0_scan_rst_sync1_mux_out               | A ^ -> Y v  | CLKINVX1M | 0.737 | 0.672 |   1.409 |   97.840 | 
     | register_file/FE_OFC1_scan_rst_sync1_mux_out | A v -> Y ^  | INVX6M    | 1.132 | 0.813 |   2.222 |   98.653 | 
     | register_file/FE_OFC5_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M    | 0.985 | 0.766 |   2.989 |   99.420 | 
     | register_file/\reg_file_reg[12][1]           | RN ^        | SDFFRQX2M | 0.985 | 0.003 |   2.992 |   99.423 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |           |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                    | SCAN_CLK ^  |           | 0.000 |       |   0.000 |  -96.431 | 
     | scan_clk_ref_clk_mux/U1            | B1 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |  -96.431 | 
     | register_file/\reg_file_reg[12][1] | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.431 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin register_file/\reg_file_reg[11][3] /CK 
Endpoint:   register_file/\reg_file_reg[11][3] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                               (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.377
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.423
- Arrival Time                  2.992
= Slack Time                   96.431
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                              | SCAN_RST ^  |           | 0.000 |       |   0.000 |   96.431 | 
     | scan_rst1_mux/U1                             | B1 ^ -> Y ^ | AO2B2X2M  | 1.094 | 0.737 |   0.737 |   97.168 | 
     | FE_OFC0_scan_rst_sync1_mux_out               | A ^ -> Y v  | CLKINVX1M | 0.737 | 0.672 |   1.409 |   97.840 | 
     | register_file/FE_OFC1_scan_rst_sync1_mux_out | A v -> Y ^  | INVX6M    | 1.132 | 0.813 |   2.222 |   98.654 | 
     | register_file/FE_OFC5_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M    | 0.985 | 0.766 |   2.989 |   99.420 | 
     | register_file/\reg_file_reg[11][3]           | RN ^        | SDFFRQX2M | 0.985 | 0.003 |   2.992 |   99.423 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |           |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                    | SCAN_CLK ^  |           | 0.000 |       |   0.000 |  -96.431 | 
     | scan_clk_ref_clk_mux/U1            | B1 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |  -96.431 | 
     | register_file/\reg_file_reg[11][3] | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.431 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin register_file/\reg_file_reg[8][2] /CK 
Endpoint:   register_file/\reg_file_reg[8][2] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                              (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.377
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.423
- Arrival Time                  2.992
= Slack Time                   96.432
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                              | SCAN_RST ^  |           | 0.000 |       |   0.000 |   96.432 | 
     | scan_rst1_mux/U1                             | B1 ^ -> Y ^ | AO2B2X2M  | 1.094 | 0.737 |   0.737 |   97.168 | 
     | FE_OFC0_scan_rst_sync1_mux_out               | A ^ -> Y v  | CLKINVX1M | 0.737 | 0.672 |   1.409 |   97.841 | 
     | register_file/FE_OFC1_scan_rst_sync1_mux_out | A v -> Y ^  | INVX6M    | 1.132 | 0.813 |   2.222 |   98.654 | 
     | register_file/FE_OFC5_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M    | 0.985 | 0.766 |   2.989 |   99.420 | 
     | register_file/\reg_file_reg[8][2]            | RN ^        | SDFFRQX2M | 0.985 | 0.003 |   2.992 |   99.423 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | SCAN_CLK ^  |           | 0.000 |       |   0.000 |  -96.432 | 
     | scan_clk_ref_clk_mux/U1           | B1 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |  -96.432 | 
     | register_file/\reg_file_reg[8][2] | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.432 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin register_file/\reg_file_reg[8][1] /CK 
Endpoint:   register_file/\reg_file_reg[8][1] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                              (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.377
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.423
- Arrival Time                  2.992
= Slack Time                   96.432
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                              | SCAN_RST ^  |           | 0.000 |       |   0.000 |   96.432 | 
     | scan_rst1_mux/U1                             | B1 ^ -> Y ^ | AO2B2X2M  | 1.094 | 0.737 |   0.737 |   97.168 | 
     | FE_OFC0_scan_rst_sync1_mux_out               | A ^ -> Y v  | CLKINVX1M | 0.737 | 0.672 |   1.409 |   97.841 | 
     | register_file/FE_OFC1_scan_rst_sync1_mux_out | A v -> Y ^  | INVX6M    | 1.132 | 0.813 |   2.222 |   98.654 | 
     | register_file/FE_OFC5_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M    | 0.985 | 0.766 |   2.989 |   99.420 | 
     | register_file/\reg_file_reg[8][1]            | RN ^        | SDFFRQX2M | 0.985 | 0.003 |   2.992 |   99.423 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | SCAN_CLK ^  |           | 0.000 |       |   0.000 |  -96.432 | 
     | scan_clk_ref_clk_mux/U1           | B1 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |  -96.432 | 
     | register_file/\reg_file_reg[8][1] | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.432 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin register_file/\reg_file_reg[11][2] /CK 
Endpoint:   register_file/\reg_file_reg[11][2] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                               (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.377
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.423
- Arrival Time                  2.992
= Slack Time                   96.432
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                              | SCAN_RST ^  |           | 0.000 |       |   0.000 |   96.432 | 
     | scan_rst1_mux/U1                             | B1 ^ -> Y ^ | AO2B2X2M  | 1.094 | 0.737 |   0.737 |   97.169 | 
     | FE_OFC0_scan_rst_sync1_mux_out               | A ^ -> Y v  | CLKINVX1M | 0.737 | 0.672 |   1.409 |   97.841 | 
     | register_file/FE_OFC1_scan_rst_sync1_mux_out | A v -> Y ^  | INVX6M    | 1.132 | 0.813 |   2.222 |   98.654 | 
     | register_file/FE_OFC5_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M    | 0.985 | 0.766 |   2.989 |   99.421 | 
     | register_file/\reg_file_reg[11][2]           | RN ^        | SDFFRQX2M | 0.985 | 0.003 |   2.992 |   99.423 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |           |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                    | SCAN_CLK ^  |           | 0.000 |       |   0.000 |  -96.432 | 
     | scan_clk_ref_clk_mux/U1            | B1 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |  -96.432 | 
     | register_file/\reg_file_reg[11][2] | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.432 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin register_file/\reg_file_reg[14][1] /CK 
Endpoint:   register_file/\reg_file_reg[14][1] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                               (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.377
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.423
- Arrival Time                  2.991
= Slack Time                   96.432
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                              | SCAN_RST ^  |           | 0.000 |       |   0.000 |   96.432 | 
     | scan_rst1_mux/U1                             | B1 ^ -> Y ^ | AO2B2X2M  | 1.094 | 0.737 |   0.737 |   97.169 | 
     | FE_OFC0_scan_rst_sync1_mux_out               | A ^ -> Y v  | CLKINVX1M | 0.737 | 0.672 |   1.409 |   97.841 | 
     | register_file/FE_OFC1_scan_rst_sync1_mux_out | A v -> Y ^  | INVX6M    | 1.132 | 0.813 |   2.222 |   98.655 | 
     | register_file/FE_OFC5_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M    | 0.985 | 0.766 |   2.989 |   99.421 | 
     | register_file/\reg_file_reg[14][1]           | RN ^        | SDFFRQX2M | 0.985 | 0.002 |   2.991 |   99.423 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |           |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                    | SCAN_CLK ^  |           | 0.000 |       |   0.000 |  -96.432 | 
     | scan_clk_ref_clk_mux/U1            | B1 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |  -96.432 | 
     | register_file/\reg_file_reg[14][1] | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.432 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin register_file/\reg_file_reg[12][0] /CK 
Endpoint:   register_file/\reg_file_reg[12][0] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                               (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.377
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.423
- Arrival Time                  2.991
= Slack Time                   96.432
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                              | SCAN_RST ^  |           | 0.000 |       |   0.000 |   96.432 | 
     | scan_rst1_mux/U1                             | B1 ^ -> Y ^ | AO2B2X2M  | 1.094 | 0.737 |   0.737 |   97.169 | 
     | FE_OFC0_scan_rst_sync1_mux_out               | A ^ -> Y v  | CLKINVX1M | 0.737 | 0.672 |   1.409 |   97.842 | 
     | register_file/FE_OFC1_scan_rst_sync1_mux_out | A v -> Y ^  | INVX6M    | 1.132 | 0.813 |   2.222 |   98.655 | 
     | register_file/FE_OFC5_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M    | 0.985 | 0.766 |   2.989 |   99.421 | 
     | register_file/\reg_file_reg[12][0]           | RN ^        | SDFFRQX2M | 0.985 | 0.002 |   2.991 |   99.423 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |           |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                    | SCAN_CLK ^  |           | 0.000 |       |   0.000 |  -96.432 | 
     | scan_clk_ref_clk_mux/U1            | B1 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |  -96.432 | 
     | register_file/\reg_file_reg[12][0] | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.432 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin register_file/\reg_file_reg[11][1] /CK 
Endpoint:   register_file/\reg_file_reg[11][1] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                               (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.377
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.423
- Arrival Time                  2.991
= Slack Time                   96.432
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                              | SCAN_RST ^  |           | 0.000 |       |   0.000 |   96.432 | 
     | scan_rst1_mux/U1                             | B1 ^ -> Y ^ | AO2B2X2M  | 1.094 | 0.737 |   0.737 |   97.169 | 
     | FE_OFC0_scan_rst_sync1_mux_out               | A ^ -> Y v  | CLKINVX1M | 0.737 | 0.672 |   1.409 |   97.842 | 
     | register_file/FE_OFC1_scan_rst_sync1_mux_out | A v -> Y ^  | INVX6M    | 1.132 | 0.813 |   2.222 |   98.655 | 
     | register_file/FE_OFC5_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M    | 0.985 | 0.766 |   2.989 |   99.421 | 
     | register_file/\reg_file_reg[11][1]           | RN ^        | SDFFRQX2M | 0.985 | 0.002 |   2.991 |   99.423 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |           |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                    | SCAN_CLK ^  |           | 0.000 |       |   0.000 |  -96.432 | 
     | scan_clk_ref_clk_mux/U1            | B1 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |  -96.432 | 
     | register_file/\reg_file_reg[11][1] | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.432 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin register_file/\reg_file_reg[11][0] /CK 
Endpoint:   register_file/\reg_file_reg[11][0] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                               (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.377
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.423
- Arrival Time                  2.991
= Slack Time                   96.433
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                              | SCAN_RST ^  |           | 0.000 |       |   0.000 |   96.433 | 
     | scan_rst1_mux/U1                             | B1 ^ -> Y ^ | AO2B2X2M  | 1.094 | 0.737 |   0.737 |   97.169 | 
     | FE_OFC0_scan_rst_sync1_mux_out               | A ^ -> Y v  | CLKINVX1M | 0.737 | 0.672 |   1.409 |   97.842 | 
     | register_file/FE_OFC1_scan_rst_sync1_mux_out | A v -> Y ^  | INVX6M    | 1.132 | 0.813 |   2.222 |   98.655 | 
     | register_file/FE_OFC5_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M    | 0.985 | 0.766 |   2.989 |   99.421 | 
     | register_file/\reg_file_reg[11][0]           | RN ^        | SDFFRQX2M | 0.985 | 0.002 |   2.991 |   99.423 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |           |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                    | SCAN_CLK ^  |           | 0.000 |       |   0.000 |  -96.433 | 
     | scan_clk_ref_clk_mux/U1            | B1 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |  -96.433 | 
     | register_file/\reg_file_reg[11][0] | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.433 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin register_file/\reg_file_reg[1][4] /CK 
Endpoint:   register_file/\reg_file_reg[1][4] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                              (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.087
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.714
- Arrival Time                  2.995
= Slack Time                   96.719
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                              | SCAN_RST ^  |            | 0.000 |       |   0.000 |   96.719 | 
     | scan_rst1_mux/U1                             | B1 ^ -> Y ^ | AO2B2X2M   | 1.094 | 0.737 |   0.737 |   97.455 | 
     | FE_OFC0_scan_rst_sync1_mux_out               | A ^ -> Y v  | CLKINVX1M  | 0.737 | 0.672 |   1.409 |   98.128 | 
     | register_file/FE_OFC1_scan_rst_sync1_mux_out | A v -> Y ^  | INVX6M     | 1.132 | 0.813 |   2.222 |   98.941 | 
     | register_file/FE_OFC5_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M     | 0.985 | 0.766 |   2.989 |   99.707 | 
     | register_file/\reg_file_reg[1][4]            | RN ^        | SDFFRHQX4M | 0.985 | 0.006 |   2.995 |   99.714 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | SCAN_CLK ^  |            | 0.000 |       |   0.000 |  -96.719 | 
     | scan_clk_ref_clk_mux/U1           | B1 ^ -> Y ^ | AO2B2X4M   | 0.000 | 0.000 |   0.000 |  -96.719 | 
     | register_file/\reg_file_reg[1][4] | CK ^        | SDFFRHQX4M | 0.000 | 0.000 |   0.000 |  -96.719 | 
     +---------------------------------------------------------------------------------------------------+ 

