<profile>

<section name = "Vitis HLS Report for 'process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10'" level="0">
<item name = "Date">Fri May 16 00:07:42 2025
</item>
<item name = "Version">2024.2 (Build 5238294 on Nov  8 2024)</item>
<item name = "Project">HLSEindoefening</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">8.00 ns, 5.837 ns, 2.16 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, 0, 0, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_82_9_VITIS_LOOP_83_10">?, ?, 5, 1, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 422, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 81, -</column>
<column name="Register">-, -, 265, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln82_1_fu_175_p2">+, 0, 0, 69, 62, 1</column>
<column name="add_ln82_fu_227_p2">+, 0, 0, 38, 31, 1</column>
<column name="add_ln83_fu_214_p2">+, 0, 0, 38, 31, 1</column>
<column name="add_ln86_fu_261_p2">+, 0, 0, 23, 16, 16</column>
<column name="ap_block_pp0_stage0_01001_grp1">and, 0, 0, 2, 1, 1</column>
<column name="p_last_fu_279_p2">and, 0, 0, 2, 1, 1</column>
<column name="cmp177_fu_256_p2">icmp, 0, 0, 39, 32, 32</column>
<column name="icmp_ln82_fu_170_p2">icmp, 0, 0, 69, 62, 62</column>
<column name="icmp_ln83_fu_188_p2">icmp, 0, 0, 39, 32, 32</column>
<column name="icmp_ln89_fu_209_p2">icmp, 0, 0, 39, 32, 32</column>
<column name="select_ln82_1_fu_233_p3">select, 0, 0, 31, 1, 31</column>
<column name="select_ln82_fu_193_p3">select, 0, 0, 31, 1, 31</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter3">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_indvar_flatten36_load">9, 2, 62, 124</column>
<column name="ap_sig_allocacmp_x_2">9, 2, 31, 62</column>
<column name="conv_out_TDATA_blk_n">9, 2, 1, 2</column>
<column name="indvar_flatten36_fu_80">9, 2, 62, 124</column>
<column name="x_fu_72">9, 2, 31, 62</column>
<column name="y_fu_76">9, 2, 31, 62</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln82_1_reg_328">62, 0, 62, 0</column>
<column name="add_ln83_reg_348">31, 0, 31, 0</column>
<column name="add_ln86_reg_358">16, 0, 16, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="cmp177_reg_353">1, 0, 1, 0</column>
<column name="icmp_ln82_reg_324">1, 0, 1, 0</column>
<column name="icmp_ln83_reg_333">1, 0, 1, 0</column>
<column name="icmp_ln89_reg_343">1, 0, 1, 0</column>
<column name="icmp_ln89_reg_343_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="indvar_flatten36_fu_80">62, 0, 62, 0</column>
<column name="p_last_reg_368">1, 0, 1, 0</column>
<column name="trunc_ln86_reg_338">16, 0, 16, 0</column>
<column name="x_fu_72">31, 0, 31, 0</column>
<column name="y_fu_76">31, 0, 31, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10, return value</column>
<column name="conv_out_TREADY">in, 1, axis, conv_out_V_data_V, pointer</column>
<column name="conv_out_TDATA">out, 8, axis, conv_out_V_data_V, pointer</column>
<column name="img_width">in, 32, ap_none, img_width, scalar</column>
<column name="mul_ln3">in, 62, ap_none, mul_ln3, scalar</column>
<column name="sub">in, 32, ap_none, sub, scalar</column>
<column name="conv_result_address0">out, 16, ap_memory, conv_result, array</column>
<column name="conv_result_ce0">out, 1, ap_memory, conv_result, array</column>
<column name="conv_result_q0">in, 8, ap_memory, conv_result, array</column>
<column name="sub17">in, 32, ap_none, sub17, scalar</column>
<column name="conv_out_TVALID">out, 1, axis, conv_out_V_dest_V, pointer</column>
<column name="conv_out_TDEST">out, 1, axis, conv_out_V_dest_V, pointer</column>
<column name="conv_out_TKEEP">out, 1, axis, conv_out_V_keep_V, pointer</column>
<column name="conv_out_TSTRB">out, 1, axis, conv_out_V_strb_V, pointer</column>
<column name="conv_out_TUSER">out, 1, axis, conv_out_V_user_V, pointer</column>
<column name="conv_out_TLAST">out, 1, axis, conv_out_V_last_V, pointer</column>
<column name="conv_out_TID">out, 1, axis, conv_out_V_id_V, pointer</column>
</table>
</item>
</section>
</profile>
