<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'kernel_2mm_Pipeline_VITIS_LOOP_15_4_VITIS_LOOP_16_5' (loop 'VITIS_LOOP_15_4_VITIS_LOOP_16_5'): Unable to schedule 'load' operation ('C_load_7', ../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19) on array 'C' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'C'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html" projectName="kernel_2mm" solutionName="solution1" date="2023-04-05T23:01:29.955+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'kernel_2mm_Pipeline_VITIS_LOOP_15_4_VITIS_LOOP_16_5' (loop 'VITIS_LOOP_15_4_VITIS_LOOP_16_5'): Unable to schedule 'load' operation ('C_load_3', ../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19) on array 'C' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'C'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html" projectName="kernel_2mm" solutionName="solution1" date="2023-04-05T23:01:29.897+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'kernel_2mm_Pipeline_VITIS_LOOP_15_4_VITIS_LOOP_16_5' (loop 'VITIS_LOOP_15_4_VITIS_LOOP_16_5'): Unable to schedule 'load' operation ('C_load_1', ../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19) on array 'C' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'C'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html" projectName="kernel_2mm" solutionName="solution1" date="2023-04-05T23:01:29.881+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'kernel_2mm_Pipeline_VITIS_LOOP_15_4_VITIS_LOOP_16_5' (loop 'VITIS_LOOP_15_4_VITIS_LOOP_16_5'): Unable to schedule 'load' operation ('empty_14', ../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:15) on array 'tmp' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'tmp'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html" projectName="kernel_2mm" solutionName="solution1" date="2023-04-05T23:01:29.869+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'kernel_2mm_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2' (loop 'VITIS_LOOP_7_1_VITIS_LOOP_8_2'): Unable to schedule 'load' operation ('B_load_7', ../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11) on array 'B' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'B'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html" projectName="kernel_2mm" solutionName="solution1" date="2023-04-05T23:01:29.249+0200" type="Warning"/>
      </synLog>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
