\doxysubsubsubsection{ADC Clock Prescaler}
\hypertarget{group___a_d_c___clock_prescaler}{}\label{group___a_d_c___clock_prescaler}\index{ADC Clock Prescaler@{ADC Clock Prescaler}}
\doxysubsubsubsubsubsection*{defines}
\begin{DoxyCompactItemize}
\item 
\Hypertarget{group___a_d_c___clock_prescaler_ga71571b183aa6d0ddbaeef8a1da11d00a}\label{group___a_d_c___clock_prescaler_ga71571b183aa6d0ddbaeef8a1da11d00a} 
\#define {\bfseries ADC\+\_\+\+CLOCK\+\_\+\+SYNC\+\_\+\+PCLK\+\_\+\+DIV2}~0x00000000U
\item 
\Hypertarget{group___a_d_c___clock_prescaler_ga41b6a6d1cdf7806ec1e5790fc7fdc651}\label{group___a_d_c___clock_prescaler_ga41b6a6d1cdf7806ec1e5790fc7fdc651} 
\#define {\bfseries ADC\+\_\+\+CLOCK\+\_\+\+SYNC\+\_\+\+PCLK\+\_\+\+DIV4}~((uint32\+\_\+t)ADC\+\_\+\+CCR\+\_\+\+ADCPRE\+\_\+0)
\item 
\Hypertarget{group___a_d_c___clock_prescaler_ga0da8cf05586963080a721928cae18913}\label{group___a_d_c___clock_prescaler_ga0da8cf05586963080a721928cae18913} 
\#define {\bfseries ADC\+\_\+\+CLOCK\+\_\+\+SYNC\+\_\+\+PCLK\+\_\+\+DIV6}~((uint32\+\_\+t)ADC\+\_\+\+CCR\+\_\+\+ADCPRE\+\_\+1)
\item 
\Hypertarget{group___a_d_c___clock_prescaler_gadc0676c90087e9cd3acc3ee1256f3cd0}\label{group___a_d_c___clock_prescaler_gadc0676c90087e9cd3acc3ee1256f3cd0} 
\#define {\bfseries ADC\+\_\+\+CLOCK\+\_\+\+SYNC\+\_\+\+PCLK\+\_\+\+DIV8}~((uint32\+\_\+t)ADC\+\_\+\+CCR\+\_\+\+ADCPRE)
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Descripci√≥n detallada}
