[submodule "fpga/async_fifo"]
	path = fpga/async_fifo
	url = https://github.com/dpretet/async_fifo.git
