/* IBM_PROLOG_BEGIN_TAG                                                   */
/* This is an automatically generated prolog.                             */
/*                                                                        */
/* $Source: import/chips/p10/common/include/p10_oci_proc_0_unused.H $     */
/*                                                                        */
/* OpenPOWER EKB Project                                                  */
/*                                                                        */
/* COPYRIGHT 2019,2020                                                    */
/* [+] International Business Machines Corp.                              */
/*                                                                        */
/*                                                                        */
/* Licensed under the Apache License, Version 2.0 (the "License");        */
/* you may not use this file except in compliance with the License.       */
/* You may obtain a copy of the License at                                */
/*                                                                        */
/*     http://www.apache.org/licenses/LICENSE-2.0                         */
/*                                                                        */
/* Unless required by applicable law or agreed to in writing, software    */
/* distributed under the License is distributed on an "AS IS" BASIS,      */
/* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        */
/* implied. See the License for the specific language governing           */
/* permissions and limitations under the License.                         */
/*                                                                        */
/* IBM_PROLOG_END_TAG                                                     */

#ifndef __PPE_HCODE__
    #include "proc_scomt.H"
#endif

#ifndef __p10_oci_proc_0_H_UNUSED__
#define __p10_oci_proc_0_H_UNUSED__


#ifndef __PPE_HCODE__
namespace scomt
{
namespace oci_proc
{
#endif


//>> [TP_TPBR_PBA_PBAO_PBAOCR1]
static const uint32_t TP_TPBR_PBA_PBAO_PBAOCR1 = 0xc00400d8ull;

static const uint32_t TP_TPBR_PBA_PBAO_PBAOCR1_PBAOCR1_COUNT = 44;
static const uint32_t TP_TPBR_PBA_PBAO_PBAOCR1_PBAOCR1_COUNT_LEN = 20;
//<< [TP_TPBR_PBA_PBAO_PBAOCR1]
// oci_proc/reg00000.H

//>> [TP_TPBR_PBA_PBAO_PBAXISHINC0]
static const uint32_t TP_TPBR_PBA_PBAO_PBAXISHINC0 = 0xc00401c0ull;
//<< [TP_TPBR_PBA_PBAO_PBAXISHINC0]
// oci_proc/reg00000.H

//>> [TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIGPR29]
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIGPR29 = 0xc0000268ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIGPR29_OCB_OCI_GPEXIVDR28_GPR29 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIGPR29_OCB_OCI_GPEXIVDR28_GPR29_LEN = 32;
//<< [TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIGPR29]
// oci_proc/reg00000.H

//>> [TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIGPR9]
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIGPR9 = 0xc0000248ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIGPR9_OCB_OCI_GPEXIVDR8_GPR9 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIGPR9_OCB_OCI_GPEXIVDR8_GPR9_LEN = 32;
//<< [TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIGPR9]
// oci_proc/reg00000.H

//>> [TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXILR]
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXILR = 0xc0000188ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXILR_OCB_OCI_GPEXIDBGINF_LR = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXILR_OCB_OCI_GPEXIDBGINF_LR_LEN = 32;
//<< [TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXILR]
// oci_proc/reg00000.H

//>> [TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIMEM]
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIMEM = 0xc00000b8ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIMEM_ADDR = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIMEM_ADDR_LEN = 32;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIMEM_R_NW = 32;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIMEM_BUSY = 33;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIMEM_IMPRECISE_ERROR_PENDING = 34;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIMEM_BYTE_ENABLE = 35;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIMEM_BYTE_ENABLE_LEN = 8;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIMEM_LINE_MODE = 43;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIMEM_ERROR = 49;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIMEM_ERROR_LEN = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIMEM_IFETCH_PENDING = 62;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIMEM_DATAOP_PENDING = 63;
//<< [TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIMEM]
// oci_proc/reg00000.H

//>> [TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIVDR8]
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIVDR8 = 0xc0000420ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIVDR8_8 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIVDR8_8_LEN = 32;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIVDR8_9 = 32;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIVDR8_9_LEN = 32;
//<< [TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIVDR8]
// oci_proc/reg00000.H

//>> [TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIDBGINF]
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIDBGINF = 0xc00100f8ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIDBGINF_SRR0 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIDBGINF_SRR0_LEN = 30;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIDBGINF_LR = 32;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIDBGINF_LR_LEN = 32;
//<< [TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIDBGINF]
// oci_proc/reg00000.H

//>> [TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIGPR2]
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIGPR2 = 0xc0010210ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIGPR2_OCB_OCI_GPEXIVDR2_GPR2 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIGPR2_OCB_OCI_GPEXIVDR2_GPR2_LEN = 32;
//<< [TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIGPR2]
// oci_proc/reg00000.H

//>> [TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIGPR28]
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIGPR28 = 0xc0010260ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIGPR28_OCB_OCI_GPEXIVDR28_GPR28 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIGPR28_OCB_OCI_GPEXIVDR28_GPR28_LEN = 32;
//<< [TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIGPR28]
// oci_proc/reg00000.H

//>> [TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIVDRX]
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIVDRX = 0xc0010428ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIVDRX_0 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIVDRX_0_LEN = 32;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIVDRX_3 = 32;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIVDRX_3_LEN = 32;
static const uint32_t P10_20_TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIVDRX_3_11 = 32; // p10:20,
static const uint32_t P10_20_TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIVDRX_3_11_LEN = 32;
//<< [TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIVDRX]
// oci_proc/reg00000.H

//>> [TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIGPR6]
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIGPR6 = 0xc0020230ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIGPR6_OCB_OCI_GPEXIVDR6_GPR6 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIGPR6_OCB_OCI_GPEXIVDR6_GPR6_LEN = 32;
//<< [TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIGPR6]
// oci_proc/reg00000.H

//>> [TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIRAMRA]
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIRAMRA = 0xc0020088ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIRAMRA_OCB_OCI_GPEOXIXCR_XCR = 1;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIRAMRA_OCB_OCI_GPEOXIXCR_XCR_LEN = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIRAMRA_SPRG0 = 32;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIRAMRA_SPRG0_LEN = 32;
//<< [TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIRAMRA]
// oci_proc/reg00000.H

//>> [TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIVDR28]
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIVDR28 = 0xc0020430ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIVDR28_8 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIVDR28_8_LEN = 32;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIVDR28_9 = 32;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIVDR28_9_LEN = 32;
//<< [TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIVDR28]
// oci_proc/reg00000.H

//>> [TP_TPCHIP_OCC_OCI_OCB_DERP0]
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_DERP0 = 0xc0060c00ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_DERP0_DEND = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_DERP0_DEND_LEN = 32;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_DERP0_SOR = 32;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_DERP0_SOR_LEN = 32;
//<< [TP_TPCHIP_OCC_OCI_OCB_DERP0]
// oci_proc/reg00000.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OCISR1]
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCISR1 = 0xc0060388ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCISR1_INTERRUPT_CRIT_STATUS_1 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCISR1_INTERRUPT_CRIT_STATUS_1_LEN = 32;
//<< [TP_TPCHIP_OCC_OCI_OCB_OCISR1]
// oci_proc/reg00000.H

//>> [TP_TPCHIP_OCC_OCI_OCB_ODISR1]
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ODISR1 = 0xc0060398ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ODISR1_INTERRUPT_DEBUG_STATUS_1 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ODISR1_INTERRUPT_DEBUG_STATUS_1_LEN = 32;
//<< [TP_TPCHIP_OCC_OCI_OCB_ODISR1]
// oci_proc/reg00000.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OPIT0Q7RR]
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT0Q7RR = 0xc0062838ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT0Q7RR_OCB_OCI_OPIT0Q7RR_PCB_INTR_PAYLOAD = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT0Q7RR_OCB_OCI_OPIT0Q7RR_PCB_INTR_PAYLOAD_LEN = 19;
//<< [TP_TPCHIP_OCC_OCI_OCB_OPIT0Q7RR]
// oci_proc/reg00000.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OPIT1Q5]
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT1Q5 = 0xc0062068ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT1Q5_OCB_OCI_OPIT1Q5RR_PCB_INTR_PAYLOAD = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT1Q5_OCB_OCI_OPIT1Q5RR_PCB_INTR_PAYLOAD_LEN = 19;
//<< [TP_TPCHIP_OCC_OCI_OCB_OPIT1Q5]
// oci_proc/reg00000.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OPIT1Q7RR]
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT1Q7RR = 0xc0062878ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT1Q7RR_OCB_OCI_OPIT1Q7RR_PCB_INTR_PAYLOAD = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT1Q7RR_OCB_OCI_OPIT1Q7RR_PCB_INTR_PAYLOAD_LEN = 19;
//<< [TP_TPCHIP_OCC_OCI_OCB_OPIT1Q7RR]
// oci_proc/reg00000.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OPIT2Q1]
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT2Q1 = 0xc0062088ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT2Q1_OCB_OCI_OPIT2Q1RR_PCB_INTR_PAYLOAD = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT2Q1_OCB_OCI_OPIT2Q1RR_PCB_INTR_PAYLOAD_LEN = 19;
//<< [TP_TPCHIP_OCC_OCI_OCB_OPIT2Q1]
// oci_proc/reg00000.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OPIT2Q7RR]
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT2Q7RR = 0xc00628b8ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT2Q7RR_OCB_OCI_OPIT2Q7RR_PCB_INTR_PAYLOAD = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT2Q7RR_OCB_OCI_OPIT2Q7RR_PCB_INTR_PAYLOAD_LEN = 19;
//<< [TP_TPCHIP_OCC_OCI_OCB_OPIT2Q7RR]
// oci_proc/reg00000.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OPIT3Q7RR]
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT3Q7RR = 0xc00628f8ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT3Q7RR_OCB_OCI_OPIT3Q7RR_PCB_INTR_PAYLOAD = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT3Q7RR_OCB_OCI_OPIT3Q7RR_PCB_INTR_PAYLOAD_LEN = 19;
//<< [TP_TPCHIP_OCC_OCI_OCB_OPIT3Q7RR]
// oci_proc/reg00000.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OPIT4Q7RR]
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT4Q7RR = 0xc0062938ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT4Q7RR_OCB_OCI_OPIT4Q7RR_PCB_INTR_PAYLOAD = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT4Q7RR_OCB_OCI_OPIT4Q7RR_PCB_INTR_PAYLOAD_LEN = 19;
//<< [TP_TPCHIP_OCC_OCI_OCB_OPIT4Q7RR]
// oci_proc/reg00000.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OPIT5Q7]
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT5Q7 = 0xc0062178ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT5Q7_OCB_OCI_OPIT5Q7RR_PCB_INTR_PAYLOAD = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT5Q7_OCB_OCI_OPIT5Q7RR_PCB_INTR_PAYLOAD_LEN = 19;
//<< [TP_TPCHIP_OCC_OCI_OCB_OPIT5Q7]
// oci_proc/reg00000.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OPIT5Q7RR]
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT5Q7RR = 0xc0062978ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT5Q7RR_OCB_OCI_OPIT5Q7RR_PCB_INTR_PAYLOAD = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT5Q7RR_OCB_OCI_OPIT5Q7RR_PCB_INTR_PAYLOAD_LEN = 19;
//<< [TP_TPCHIP_OCC_OCI_OCB_OPIT5Q7RR]
// oci_proc/reg00000.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OPIT6Q3]
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT6Q3 = 0xc0062198ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT6Q3_OCB_OCI_OPIT6Q3RR_PCB_INTR_PAYLOAD = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT6Q3_OCB_OCI_OPIT6Q3RR_PCB_INTR_PAYLOAD_LEN = 19;
//<< [TP_TPCHIP_OCC_OCI_OCB_OPIT6Q3]
// oci_proc/reg00000.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OPIT6Q7RR]
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT6Q7RR = 0xc00629b8ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT6Q7RR_OCB_OCI_OPIT6Q7RR_PCB_INTR_PAYLOAD = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT6Q7RR_OCB_OCI_OPIT6Q7RR_PCB_INTR_PAYLOAD_LEN = 19;
//<< [TP_TPCHIP_OCC_OCI_OCB_OPIT6Q7RR]
// oci_proc/reg00000.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OPIT7Q7RR]
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT7Q7RR = 0xc00629f8ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT7Q7RR_OCB_OCI_OPIT7Q7RR_PCB_INTR_PAYLOAD = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT7Q7RR_OCB_OCI_OPIT7Q7RR_PCB_INTR_PAYLOAD_LEN = 19;
//<< [TP_TPCHIP_OCC_OCI_OCB_OPIT7Q7RR]
// oci_proc/reg00000.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OPIT8C0RR]
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C0RR = 0xc0062a00ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C0RR_SOURCE_CORE = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C0RR_SOURCE_CORE_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C0RR_PAYLOAD = 15;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C0RR_PAYLOAD_LEN = 17;
//<< [TP_TPCHIP_OCC_OCI_OCB_OPIT8C0RR]
// oci_proc/reg00000.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OPIT8C29]
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C29 = 0xc00622e8ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C29_SOURCE_CORE = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C29_SOURCE_CORE_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C29_PAYLOAD = 15;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C29_PAYLOAD_LEN = 17;
//<< [TP_TPCHIP_OCC_OCI_OCB_OPIT8C29]
// oci_proc/reg00000.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OPIT8C7]
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C7 = 0xc0062238ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C7_SOURCE_CORE = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C7_SOURCE_CORE_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C7_PAYLOAD = 15;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C7_PAYLOAD_LEN = 17;
//<< [TP_TPCHIP_OCC_OCI_OCB_OPIT8C7]
// oci_proc/reg00000.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OPIT9C0RR]
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C0RR = 0xc0062b00ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C0RR_SOURCE_CORE = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C0RR_SOURCE_CORE_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C0RR_PAYLOAD = 15;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C0RR_PAYLOAD_LEN = 17;
//<< [TP_TPCHIP_OCC_OCI_OCB_OPIT9C0RR]
// oci_proc/reg00000.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OPIT9C18]
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C18 = 0xc0062390ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C18_SOURCE_CORE = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C18_SOURCE_CORE_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C18_PAYLOAD = 15;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C18_PAYLOAD_LEN = 17;
//<< [TP_TPCHIP_OCC_OCI_OCB_OPIT9C18]
// oci_proc/reg00000.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OPIT9C18RR]
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C18RR = 0xc0062b90ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C18RR_SOURCE_CORE = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C18RR_SOURCE_CORE_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C18RR_PAYLOAD = 15;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C18RR_PAYLOAD_LEN = 17;
//<< [TP_TPCHIP_OCC_OCI_OCB_OPIT9C18RR]
// oci_proc/reg00000.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OPIT9C30]
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C30 = 0xc00623f0ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C30_SOURCE_CORE = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C30_SOURCE_CORE_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C30_PAYLOAD = 15;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C30_PAYLOAD_LEN = 17;
//<< [TP_TPCHIP_OCC_OCI_OCB_OPIT9C30]
// oci_proc/reg00000.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OPIT9C9]
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C9 = 0xc0062348ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C9_SOURCE_CORE = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C9_SOURCE_CORE_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C9_PAYLOAD = 15;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C9_PAYLOAD_LEN = 17;
//<< [TP_TPCHIP_OCC_OCI_OCB_OPIT9C9]
// oci_proc/reg00000.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OPITFPRD]
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITFPRD_RO = 0xc00634a0ull;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITFPRD_WO_CLEAR = 0xc00634a8ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITFPRD_0 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITFPRD_1 = 1;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITFPRD_2 = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITFPRD_3 = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITFPRD_4 = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITFPRD_5 = 5;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITFPRD_6 = 6;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITFPRD_7 = 7;
//<< [TP_TPCHIP_OCC_OCI_OCB_OPITFPRD]
// oci_proc/reg00000.H

//>> [TP_TPCHIP_OCC_OCI_OCB_WOFICDCM1]
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_WOFICDCM1 = 0xc0063c28ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_WOFICDCM1_OCB_OCI_WOFICDCM1_DCM_MESSAGE = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_WOFICDCM1_OCB_OCI_WOFICDCM1_DCM_MESSAGE_LEN = 64;
//<< [TP_TPCHIP_OCC_OCI_OCB_WOFICDCM1]
// oci_proc/reg00001.H

//>>THE END<<

#ifndef __PPE_HCODE__
}
}
#include "oci_proc/reg00000_unused.H"
#include "oci_proc/reg00001_unused.H"
#endif
#endif
