/home/shuang/project/course5/substrate-node-template-transfer-claim/pallets/template/target/rls/debug/build/parity-util-mem-48bac377c88b3235/out