<?xml version="1.0" encoding="UTF-8"?>
<BaliMessageLog>
    <Task name="Map">
        <Message>
            <ID>51001030</ID>
            <Severity>Warning</Severity>
            <Dynamic>nRESET_c</Dynamic>
        </Message>
        <Message>
            <ID>51001046</ID>
            <Severity>Warning</Severity>
            <Dynamic>RxD</Dynamic>
        </Message>
    </Task>
    <Task name="PAR">
        <Message>
            <ID>61061008</ID>
            <Severity>Warning</Severity>
            <Dynamic>CLOCK50_c</Dynamic>
            <Dynamic>Primary</Dynamic>
            <Dynamic>CLOCK50</Dynamic>
            <Dynamic>105</Dynamic>
            <Dynamic>Primary</Dynamic>
        </Message>
    </Task>
    <Task name="Translate">
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>SC_SIZE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DIVIDER_WIDTH</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>TRANSMISSION_DIVIDER</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>START_DIVIDER</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>LEN_WIDTH</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ADDR_WIDTH</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>BITS_TOTAL</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DIV_C</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>CLK_MHZ</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>CLK_MHZ</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>START_DIVIDER</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>BURST_SIZE</Dynamic>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>RxD</Dynamic>
            <Navigation>RxD</Navigation>
        </Message>
        <Message>
            <ID>1163101</ID>
            <Severity>Warning</Severity>
            <Dynamic>1</Dynamic>
        </Message>
    </Task>
    <Task name="Synplify_Synthesis">
        <Message>
            <ID>2011000</ID>
            <Severity>Info</Severity>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL265 :&quot;E:\GIT\my_projects\FPGA\Verilog\tester_module\dev_uart_rx.v&quot;:42:0:42:5|Removing unused bit 0 of rxreg[9:0]. Either assign all bits or reduce the width of the signal.</Dynamic>
            <Navigation>CL265</Navigation>
            <Navigation>E:\GIT\my_projects\FPGA\Verilog\tester_module\dev_uart_rx.v</Navigation>
            <Navigation>42</Navigation>
            <Navigation>0</Navigation>
            <Navigation>42</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Removing unused bit 0 of rxreg[9:0]. Either assign all bits or reduce the width of the signal.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;E:\GIT\my_projects\FPGA\Verilog\tester_module\dev_uart_tx.v&quot;:41:0:41:5|Optimizing register bit txreg[9] to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>E:\GIT\my_projects\FPGA\Verilog\tester_module\dev_uart_tx.v</Navigation>
            <Navigation>41</Navigation>
            <Navigation>0</Navigation>
            <Navigation>41</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Optimizing register bit txreg[9] to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL260 :&quot;E:\GIT\my_projects\FPGA\Verilog\tester_module\dev_uart_tx.v&quot;:41:0:41:5|Pruning register bit 9 of txreg[9:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Dynamic>
            <Navigation>CL260</Navigation>
            <Navigation>E:\GIT\my_projects\FPGA\Verilog\tester_module\dev_uart_tx.v</Navigation>
            <Navigation>41</Navigation>
            <Navigation>0</Navigation>
            <Navigation>41</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Pruning register bit 9 of txreg[9:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CS263 :&quot;E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v&quot;:245:11:245:19|Port-width mismatch for port WR_LENGTH. The port definition is 24 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.</Dynamic>
            <Navigation>CS263</Navigation>
            <Navigation>E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v</Navigation>
            <Navigation>245</Navigation>
            <Navigation>11</Navigation>
            <Navigation>245</Navigation>
            <Navigation>19</Navigation>
            <Navigation>Port-width mismatch for port WR_LENGTH. The port definition is 24 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CS263 :&quot;E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v&quot;:254:11:254:19|Port-width mismatch for port RD_LENGTH. The port definition is 24 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.</Dynamic>
            <Navigation>CS263</Navigation>
            <Navigation>E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v</Navigation>
            <Navigation>254</Navigation>
            <Navigation>11</Navigation>
            <Navigation>254</Navigation>
            <Navigation>19</Navigation>
            <Navigation>Port-width mismatch for port RD_LENGTH. The port definition is 24 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v&quot;:53:12:53:16|Removing wire r_stb, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v</Navigation>
            <Navigation>53</Navigation>
            <Navigation>12</Navigation>
            <Navigation>53</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Removing wire r_stb, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v&quot;:54:12:54:16|Removing wire r_dat, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v</Navigation>
            <Navigation>54</Navigation>
            <Navigation>12</Navigation>
            <Navigation>54</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Removing wire r_dat, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v&quot;:55:12:55:16|Removing wire r_ack, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v</Navigation>
            <Navigation>55</Navigation>
            <Navigation>12</Navigation>
            <Navigation>55</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Removing wire r_ack, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v&quot;:97:4:97:11|Object INT_SCLK is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v</Navigation>
            <Navigation>97</Navigation>
            <Navigation>4</Navigation>
            <Navigation>97</Navigation>
            <Navigation>11</Navigation>
            <Navigation>Object INT_SCLK is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL271 :&quot;E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v&quot;:205:0:205:5|Pruning unused bits 31 to 24 of WR_LENGTH[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Dynamic>
            <Navigation>CL271</Navigation>
            <Navigation>E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v</Navigation>
            <Navigation>205</Navigation>
            <Navigation>0</Navigation>
            <Navigation>205</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Pruning unused bits 31 to 24 of WR_LENGTH[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL271 :&quot;E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v&quot;:205:0:205:5|Pruning unused bits 31 to 24 of RD_LENGTH[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Dynamic>
            <Navigation>CL271</Navigation>
            <Navigation>E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v</Navigation>
            <Navigation>205</Navigation>
            <Navigation>0</Navigation>
            <Navigation>205</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Pruning unused bits 31 to 24 of RD_LENGTH[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL113 :&quot;E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v&quot;:205:0:205:5|Feedback mux created for signal WR_LENGTH[23:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</Dynamic>
            <Navigation>CL113</Navigation>
            <Navigation>E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v</Navigation>
            <Navigation>205</Navigation>
            <Navigation>0</Navigation>
            <Navigation>205</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Feedback mux created for signal WR_LENGTH[23:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL113 :&quot;E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v&quot;:205:0:205:5|Feedback mux created for signal WR_STB. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</Dynamic>
            <Navigation>CL113</Navigation>
            <Navigation>E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v</Navigation>
            <Navigation>205</Navigation>
            <Navigation>0</Navigation>
            <Navigation>205</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Feedback mux created for signal WR_STB. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL113 :&quot;E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v&quot;:205:0:205:5|Feedback mux created for signal WR_ADDR[31:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</Dynamic>
            <Navigation>CL113</Navigation>
            <Navigation>E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v</Navigation>
            <Navigation>205</Navigation>
            <Navigation>0</Navigation>
            <Navigation>205</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Feedback mux created for signal WR_ADDR[31:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL113 :&quot;E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v&quot;:138:0:138:5|Feedback mux created for signal WD_STB. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</Dynamic>
            <Navigation>CL113</Navigation>
            <Navigation>E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v</Navigation>
            <Navigation>138</Navigation>
            <Navigation>0</Navigation>
            <Navigation>138</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Feedback mux created for signal WD_STB. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL251 :&quot;E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v&quot;:138:0:138:5|All reachable assignments to WD_STB assign 1, register removed by optimization</Dynamic>
            <Navigation>CL251</Navigation>
            <Navigation>E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v</Navigation>
            <Navigation>138</Navigation>
            <Navigation>0</Navigation>
            <Navigation>138</Navigation>
            <Navigation>5</Navigation>
            <Navigation>All reachable assignments to WD_STB assign 1, register removed by optimization</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL250 :&quot;E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v&quot;:205:0:205:5|All reachable assignments to WR_ADDR[31:0] assign 0, register removed by optimization</Dynamic>
            <Navigation>CL250</Navigation>
            <Navigation>E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v</Navigation>
            <Navigation>205</Navigation>
            <Navigation>0</Navigation>
            <Navigation>205</Navigation>
            <Navigation>5</Navigation>
            <Navigation>All reachable assignments to WR_ADDR[31:0] assign 0, register removed by optimization</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL250 :&quot;E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v&quot;:205:0:205:5|All reachable assignments to WR_STB assign 0, register removed by optimization</Dynamic>
            <Navigation>CL250</Navigation>
            <Navigation>E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v</Navigation>
            <Navigation>205</Navigation>
            <Navigation>0</Navigation>
            <Navigation>205</Navigation>
            <Navigation>5</Navigation>
            <Navigation>All reachable assignments to WR_STB assign 0, register removed by optimization</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL250 :&quot;E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v&quot;:205:0:205:5|All reachable assignments to WR_LENGTH[23:14] assign 0, register removed by optimization</Dynamic>
            <Navigation>CL250</Navigation>
            <Navigation>E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v</Navigation>
            <Navigation>205</Navigation>
            <Navigation>0</Navigation>
            <Navigation>205</Navigation>
            <Navigation>5</Navigation>
            <Navigation>All reachable assignments to WR_LENGTH[23:14] assign 0, register removed by optimization</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL251 :&quot;E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v&quot;:205:0:205:5|All reachable assignments to WR_LENGTH[13] assign 1, register removed by optimization</Dynamic>
            <Navigation>CL251</Navigation>
            <Navigation>E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v</Navigation>
            <Navigation>205</Navigation>
            <Navigation>0</Navigation>
            <Navigation>205</Navigation>
            <Navigation>5</Navigation>
            <Navigation>All reachable assignments to WR_LENGTH[13] assign 1, register removed by optimization</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL250 :&quot;E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v&quot;:205:0:205:5|All reachable assignments to WR_LENGTH[12:11] assign 0, register removed by optimization</Dynamic>
            <Navigation>CL250</Navigation>
            <Navigation>E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v</Navigation>
            <Navigation>205</Navigation>
            <Navigation>0</Navigation>
            <Navigation>205</Navigation>
            <Navigation>5</Navigation>
            <Navigation>All reachable assignments to WR_LENGTH[12:11] assign 0, register removed by optimization</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL251 :&quot;E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v&quot;:205:0:205:5|All reachable assignments to WR_LENGTH[10:8] assign 1, register removed by optimization</Dynamic>
            <Navigation>CL251</Navigation>
            <Navigation>E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v</Navigation>
            <Navigation>205</Navigation>
            <Navigation>0</Navigation>
            <Navigation>205</Navigation>
            <Navigation>5</Navigation>
            <Navigation>All reachable assignments to WR_LENGTH[10:8] assign 1, register removed by optimization</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL250 :&quot;E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v&quot;:205:0:205:5|All reachable assignments to WR_LENGTH[7:5] assign 0, register removed by optimization</Dynamic>
            <Navigation>CL250</Navigation>
            <Navigation>E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v</Navigation>
            <Navigation>205</Navigation>
            <Navigation>0</Navigation>
            <Navigation>205</Navigation>
            <Navigation>5</Navigation>
            <Navigation>All reachable assignments to WR_LENGTH[7:5] assign 0, register removed by optimization</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL251 :&quot;E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v&quot;:205:0:205:5|All reachable assignments to WR_LENGTH[4] assign 1, register removed by optimization</Dynamic>
            <Navigation>CL251</Navigation>
            <Navigation>E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v</Navigation>
            <Navigation>205</Navigation>
            <Navigation>0</Navigation>
            <Navigation>205</Navigation>
            <Navigation>5</Navigation>
            <Navigation>All reachable assignments to WR_LENGTH[4] assign 1, register removed by optimization</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL250 :&quot;E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v&quot;:205:0:205:5|All reachable assignments to WR_LENGTH[3:0] assign 0, register removed by optimization</Dynamic>
            <Navigation>CL250</Navigation>
            <Navigation>E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v</Navigation>
            <Navigation>205</Navigation>
            <Navigation>0</Navigation>
            <Navigation>205</Navigation>
            <Navigation>5</Navigation>
            <Navigation>All reachable assignments to WR_LENGTH[3:0] assign 0, register removed by optimization</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v&quot;:205:0:205:5|Optimizing register bit RD_ADDR[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v</Navigation>
            <Navigation>205</Navigation>
            <Navigation>0</Navigation>
            <Navigation>205</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Optimizing register bit RD_ADDR[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v&quot;:205:0:205:5|Optimizing register bit RD_ADDR[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v</Navigation>
            <Navigation>205</Navigation>
            <Navigation>0</Navigation>
            <Navigation>205</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Optimizing register bit RD_ADDR[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v&quot;:205:0:205:5|Optimizing register bit RD_ADDR[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v</Navigation>
            <Navigation>205</Navigation>
            <Navigation>0</Navigation>
            <Navigation>205</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Optimizing register bit RD_ADDR[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v&quot;:205:0:205:5|Optimizing register bit RD_ADDR[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v</Navigation>
            <Navigation>205</Navigation>
            <Navigation>0</Navigation>
            <Navigation>205</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Optimizing register bit RD_ADDR[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL279 :&quot;E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v&quot;:205:0:205:5|Pruning register bits 3 to 0 of RD_ADDR[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Dynamic>
            <Navigation>CL279</Navigation>
            <Navigation>E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v</Navigation>
            <Navigation>205</Navigation>
            <Navigation>0</Navigation>
            <Navigation>205</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Pruning register bits 3 to 0 of RD_ADDR[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT529 :&quot;e:\git\my_projects\fpga\verilog\tester_module\dev_uart_rx.v&quot;:42:0:42:5|Found inferred clock tester_module|CLOCK50 which controls 354 sequential elements including uart.rx.rxstate[12:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance.</Dynamic>
            <Navigation>MT529</Navigation>
            <Navigation>e:\git\my_projects\fpga\verilog\tester_module\dev_uart_rx.v</Navigation>
            <Navigation>42</Navigation>
            <Navigation>0</Navigation>
            <Navigation>42</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Found inferred clock tester_module|CLOCK50 which controls 354 sequential elements including uart.rx.rxstate[12:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;e:\git\my_projects\fpga\verilog\tester_module\tester_module.v&quot;:205:0:205:5|Removing instance RD_LENGTH[23] because it is equivalent to instance RD_LENGTH[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>e:\git\my_projects\fpga\verilog\tester_module\tester_module.v</Navigation>
            <Navigation>205</Navigation>
            <Navigation>0</Navigation>
            <Navigation>205</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Removing instance RD_LENGTH[23] because it is equivalent to instance RD_LENGTH[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;e:\git\my_projects\fpga\verilog\tester_module\tester_module.v&quot;:205:0:205:5|Removing instance RD_LENGTH[22] because it is equivalent to instance RD_LENGTH[21]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>e:\git\my_projects\fpga\verilog\tester_module\tester_module.v</Navigation>
            <Navigation>205</Navigation>
            <Navigation>0</Navigation>
            <Navigation>205</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Removing instance RD_LENGTH[22] because it is equivalent to instance RD_LENGTH[21]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;e:\git\my_projects\fpga\verilog\tester_module\tester_module.v&quot;:205:0:205:5|Removing instance RD_LENGTH[21] because it is equivalent to instance RD_LENGTH[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>e:\git\my_projects\fpga\verilog\tester_module\tester_module.v</Navigation>
            <Navigation>205</Navigation>
            <Navigation>0</Navigation>
            <Navigation>205</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Removing instance RD_LENGTH[21] because it is equivalent to instance RD_LENGTH[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;e:\git\my_projects\fpga\verilog\tester_module\tester_module.v&quot;:205:0:205:5|Removing instance RD_LENGTH[20] because it is equivalent to instance RD_LENGTH[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>e:\git\my_projects\fpga\verilog\tester_module\tester_module.v</Navigation>
            <Navigation>205</Navigation>
            <Navigation>0</Navigation>
            <Navigation>205</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Removing instance RD_LENGTH[20] because it is equivalent to instance RD_LENGTH[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;e:\git\my_projects\fpga\verilog\tester_module\tester_module.v&quot;:205:0:205:5|Removing instance RD_LENGTH[19] because it is equivalent to instance RD_LENGTH[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>e:\git\my_projects\fpga\verilog\tester_module\tester_module.v</Navigation>
            <Navigation>205</Navigation>
            <Navigation>0</Navigation>
            <Navigation>205</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Removing instance RD_LENGTH[19] because it is equivalent to instance RD_LENGTH[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;e:\git\my_projects\fpga\verilog\tester_module\tester_module.v&quot;:205:0:205:5|Removing instance RD_LENGTH[18] because it is equivalent to instance RD_LENGTH[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>e:\git\my_projects\fpga\verilog\tester_module\tester_module.v</Navigation>
            <Navigation>205</Navigation>
            <Navigation>0</Navigation>
            <Navigation>205</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Removing instance RD_LENGTH[18] because it is equivalent to instance RD_LENGTH[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;e:\git\my_projects\fpga\verilog\tester_module\tester_module.v&quot;:205:0:205:5|Removing instance RD_LENGTH[17] because it is equivalent to instance RD_LENGTH[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>e:\git\my_projects\fpga\verilog\tester_module\tester_module.v</Navigation>
            <Navigation>205</Navigation>
            <Navigation>0</Navigation>
            <Navigation>205</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Removing instance RD_LENGTH[17] because it is equivalent to instance RD_LENGTH[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;e:\git\my_projects\fpga\verilog\tester_module\tester_module.v&quot;:205:0:205:5|Removing instance RD_LENGTH[16] because it is equivalent to instance RD_LENGTH[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>e:\git\my_projects\fpga\verilog\tester_module\tester_module.v</Navigation>
            <Navigation>205</Navigation>
            <Navigation>0</Navigation>
            <Navigation>205</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Removing instance RD_LENGTH[16] because it is equivalent to instance RD_LENGTH[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;e:\git\my_projects\fpga\verilog\tester_module\tester_module.v&quot;:205:0:205:5|Removing instance RD_LENGTH[15] because it is equivalent to instance RD_LENGTH[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>e:\git\my_projects\fpga\verilog\tester_module\tester_module.v</Navigation>
            <Navigation>205</Navigation>
            <Navigation>0</Navigation>
            <Navigation>205</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Removing instance RD_LENGTH[15] because it is equivalent to instance RD_LENGTH[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;e:\git\my_projects\fpga\verilog\tester_module\tester_module.v&quot;:205:0:205:5|Removing instance RD_LENGTH[14] because it is equivalent to instance RD_LENGTH[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>e:\git\my_projects\fpga\verilog\tester_module\tester_module.v</Navigation>
            <Navigation>205</Navigation>
            <Navigation>0</Navigation>
            <Navigation>205</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Removing instance RD_LENGTH[14] because it is equivalent to instance RD_LENGTH[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT246 :&quot;e:\git\my_projects\fpga\verilog\tester_module\fifo_dc.v&quot;:46:12:46:22|Blackbox FIFO8KB is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Dynamic>
            <Navigation>MT246</Navigation>
            <Navigation>e:\git\my_projects\fpga\verilog\tester_module\fifo_dc.v</Navigation>
            <Navigation>46</Navigation>
            <Navigation>12</Navigation>
            <Navigation>46</Navigation>
            <Navigation>22</Navigation>
            <Navigation>Blackbox FIFO8KB is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) </Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT420 |Found inferred clock tester_module|CLOCK50 with period 1000.00ns. Please declare a user-defined clock on object &quot;p:CLOCK50&quot;</Dynamic>
            <Navigation>MT420</Navigation>
            <Navigation>Found inferred clock tester_module|CLOCK50 with period 1000.00ns. Please declare a user-defined clock on object &quot;p:CLOCK50&quot;</Navigation>
        </Message>
    </Task>
</BaliMessageLog>