
           Lattice Mapping Report File for Design Module 'counter'


Design Information
------------------

Command line:   map -a MachXO3LF -p LCMXO3LF-9400C -t CABGA484 -s 6 -oc
     Commercial counter_impl1.ngd -o counter_impl1_map.ncd -pr counter_impl1.prf
     -mp counter_impl1.mrp -lpf C:/Users/fcolumbu/Documents/Lattice
     Semiconductor/Counter/impl1/counter_impl1.lpf -lpf
     C:/Users/fcolumbu/Documents/Lattice Semiconductor/Counter/counter.lpf -c 0
     -gui -msgset C:/Users/fcolumbu/Documents/Lattice
     Semiconductor/Counter/promote.xml 
Target Vendor:  LATTICE
Target Device:  LCMXO3LF-9400CCABGA484
Target Performance:   6
Mapper:  xo3c00f,  version:  Diamond (64-bit) 3.10.2.115
Mapped on:  05/26/18  22:58:39

Design Summary
--------------

   Number of registers:     38 out of 10552 (0%)
      PFU registers:           38 out of  9400 (0%)
      PIO registers:            0 out of  1152 (0%)
   Number of SLICEs:        21 out of  4700 (0%)
      SLICEs as Logic/ROM:     21 out of  4700 (0%)
      SLICEs as RAM:            0 out of  3525 (0%)
      SLICEs as Carry:         16 out of  4700 (0%)
   Number of LUT4s:         41 out of  9400 (0%)
      Number used as logic LUTs:          9
      Number used as distributed RAM:     0
      Number used as ripple logic:       32
      Number used as shift registers:     0
   Number of PIO sites used: 12 + 4(JTAG) out of 384 (4%)
   Number of block RAMs:  0 out of 48 (0%)
   Number of GSRs:  0 out of 1 (0%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  1
     Net clk: 19 loads, 19 rising, 0 falling (Driver: clk_sma_I_0_3_lut )

                                    Page 1




Design:  counter                                       Date:  05/26/18  22:58:39

Design Summary (cont)
---------------------
   Number of Clock Enables:  0
   Number of LSRs:  0
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net SW2_c: 8 loads
     Net led_22: 3 loads
     Net led_23: 3 loads
     Net led_24: 3 loads
     Net led_25: 3 loads
     Net led_26: 3 loads
     Net led_27: 3 loads
     Net led_20: 2 loads
     Net led_21: 2 loads
     Net led_28: 2 loads




   Number of warnings:  1
   Number of errors:    0
     

Design Errors/Warnings
----------------------

WARNING - map: C:/Users/fcolumbu/Documents/Lattice
     Semiconductor/Counter/counter.lpf(3): Semantic error in "IOBUF PORT "clk"
     IO_TYPE=LVCMOS33 PULLMODE=NONE ;": Port "clk" does not exist in the design.
     This preference has been disabled.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| LED[0]              | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| LED[6]              | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| LED[7]              | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| LED[3]              | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| LED[4]              | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| LED[1]              | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| LED[2]              | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| LED[5]              | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| clk_12              | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| clk_sma             | INPUT     | LVCMOS33  |            |

                                    Page 2




Design:  counter                                       Date:  05/26/18  22:58:39

IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+------------+
| SW2                 | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| DIP_SW1_4           | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block GSR_INST undriven or does not drive anything - clipped.
Signal GND_net undriven or does not drive anything - clipped.
Signal VCC_net undriven or does not drive anything - clipped.
Signal count32_inst/cnt_14/CO undriven or does not drive anything - clipped.
Signal count32_inst/cnt_cia/S1 undriven or does not drive anything - clipped.
Signal count32_inst/cnt_cia/S0 undriven or does not drive anything - clipped.
Block i1 was optimized away.
Block i2 was optimized away.

Memory Usage
------------


     

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 64 MB
        


























                                    Page 3


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights
     reserved.
