

================================================================
== Vitis HLS Report for 'estimate_motion_Pipeline_6'
================================================================
* Date:           Sun Feb  5 16:51:49 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  60.00 ns|  4.821 ns|    16.20 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+--------+--------+---------+
    |  Latency (cycles) |   Latency (absolute)  |     Interval    | Pipeline|
    |   min   |   max   |    min    |    max    |   min  |   max  |   Type  |
    +---------+---------+-----------+-----------+--------+--------+---------+
    |   933235|   933235|  55.994 ms|  55.994 ms|  933235|  933235|       no|
    +---------+---------+-----------+-----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |- Loop 1  |   933233|   933233|         2|          1|          1|  933232|       yes|
        +----------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     241|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      45|    -|
|Register             |        -|     -|       44|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|       44|     286|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+-----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+-----+------------+------------+
    |empty_1368_fu_100_p2   |         +|   0|  0|   27|          20|           1|
    |exitcond127_fu_106_p2  |      icmp|   0|  0|   14|          20|          18|
    |depth_d0               |       shl|   0|  0|  182|          64|          64|
    |empty_1366_fu_132_p2   |       shl|   0|  0|   16|           4|           8|
    |ap_enable_pp0          |       xor|   0|  0|    2|           1|           2|
    +-----------------------+----------+----+---+-----+------------+------------+
    |Total                  |          |   0|  0|  241|         109|          93|
    +-----------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg      |   9|          2|    1|          2|
    |ap_sig_allocacmp_loop_index_i54_load  |   9|          2|   20|         40|
    |depth_we0                             |   9|          2|    8|         16|
    |loop_index_i54_fu_44                  |   9|          2|   20|         40|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  45|         10|   50|        100|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |empty_reg_173                     |   1|   0|    1|          0|
    |loop_index_i54_fu_44              |  20|   0|   20|          0|
    |tmp_1592_reg_179                  |  19|   0|   19|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  44|   0|   44|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+-------------------+-----+-----+------------+----------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  estimate_motion_Pipeline_6|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  estimate_motion_Pipeline_6|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  estimate_motion_Pipeline_6|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  estimate_motion_Pipeline_6|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  estimate_motion_Pipeline_6|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  estimate_motion_Pipeline_6|  return value|
|depth_address0     |  out|   19|   ap_memory|                       depth|         array|
|depth_ce0          |  out|    1|   ap_memory|                       depth|         array|
|depth_we0          |  out|    8|   ap_memory|                       depth|         array|
|depth_d0           |  out|   64|   ap_memory|                       depth|         array|
|tmpArray_address0  |  out|   19|   ap_memory|                    tmpArray|         array|
|tmpArray_ce0       |  out|    1|   ap_memory|                    tmpArray|         array|
|tmpArray_q0        |   in|    1|   ap_memory|                    tmpArray|         array|
+-------------------+-----+-----+------------+----------------------------+--------------+

