/* 
* ******************************************************************************
* *                                                                            *
* *                   Copyright (C) 1984-2024 Silvaco, Inc.                    *
* *                           All rights reserved.                             *
* *                                                                            *
* * The Silvaco name and the Silvaco logo are trademarks of Silvaco, Inc.      *
* * and/or its affiliates ("Silvaco"). All trademarks, logos, software marks,  *
* * and trade names (collectively, the "Marks") in this program are            *
* * proprietary to Silvaco or other respective owners that have granted        *
* * Silvaco the right and license to use such Marks. You are not permitted to  *
* * use the Marks without the prior written consent of Silvaco or such third   *
* * party that may own the Marks.                                              *
* *                                                                            *
* * This file has been provided pursuant to a license agreement containing     *
* * restrictions on its use. This file contains valuable trade secrets and     *
* * proprietary information of Silvaco and is protected by U.S. and            *
* * international laws.                                                        *
* *                                                                            *
* * The copyright notice(s) in this file do not indicate actual or intended    *
* * publication of this file.                                                  *
* *                                                                            *
* *                   Viola, 2024.0.0.C - build 202402091636                   *
* *                                                                            *
* ******************************************************************************
* 
* 
* Running on cafipdev for user Rodrigo Boesche (rodrigb).
* Local time is now Tue, 6 Aug 2024, 18:19:12.
* Main process id is 18116.
*
* Spice engine            : SmartSpice 5.5.2.C
* Liberty export type     : conditional
*
* Characterization Corner : SlowSlow_0p63_100
* Process                 : SlowSlow
* Temperature             : 100C
* Voltage                 : 0.63V
*
****************************************************************************/

library (asap7sc7p5t_LVT_SlowSlow_0p63_100) {

  /* Documentation Attributes */
  date                    		: "Tue, 6 Aug 2024, 18:19:12";
  revision                		: "revision 1.0";
  comment                 		: "Copyright (C) 1984-2024 Silvaco, Inc. All rights reserved.";

  /* General Attributes */
  technology              		  (cmos);
  delay_model             		: table_lookup;
  in_place_swap_mode      		: match_footprint;
  library_features        		  (report_delay_calculation,report_power_calculation);

  /* Units Attributes */
  time_unit               		: "1ns";
  leakage_power_unit      		: "1pW";
  voltage_unit            		: "1V";
  current_unit            		: "1uA";
  pulling_resistance_unit 		: "1kohm";
  capacitive_load_unit    		  (1,pf);

  /* Operation Conditions */
  nom_process             		: 1.00;
  nom_temperature         		: 100.00;
  nom_voltage             		: 0.630;

  voltage_map (VDD,0.630);
  voltage_map (VSS,0.000);

  define(process_corner, operating_conditions, string);
  operating_conditions (SlowSlow_0p63_100) {
    process_corner	: "SlowSlow";
    process       	: 1.00;
    voltage       	: 0.630;
    temperature   	: 100.00;
    tree_type     	: balanced_tree;
  }
  default_operating_conditions : SlowSlow_0p63_100;

  /* Threshold Definitions */
  slew_lower_threshold_pct_fall 	: 30.00 ;
  slew_lower_threshold_pct_rise 	: 30.00 ;
  slew_upper_threshold_pct_fall 	: 70.00 ;
  slew_upper_threshold_pct_rise 	: 70.00 ;
  slew_derate_from_library      	: 0.50 ;
  input_threshold_pct_fall      	: 50.00 ;
  input_threshold_pct_rise      	: 50.00 ;
  output_threshold_pct_fall     	: 50.00 ;
  output_threshold_pct_rise     	: 50.00 ;
  default_leakage_power_density 	: 0.00 ;
  default_cell_leakage_power    	: 0.00 ;

  /* Default Pin Attributes */
  default_inout_pin_cap       		: 1.000000;
  default_input_pin_cap       		: 1.000000;
  default_output_pin_cap      		: 0.000000;
  default_fanout_load         		: 1.000000;
  default_max_transition      		: 0.320000;

  define(drive_strength, cell, float);
  define(ng_base_cell, cell, string);
  define(ng_basename, cell, string);
  define(ng_build_equation, cell, string);
  define(ng_nominal_skew, cell, float);
  define(ng_nominal_strength, cell, float);
  define(ng_variant_type, cell, string);

  /* Model Cards Information
   * /main/foundry/asu/asap7/source/asap7PDK_r1p7/models/hspice//7nm_SS.pm
   *  Last Modified: Mon Mar 20 10:31:34 2023
   */

  /* Silvaco Characterization Settings */
  define_group(char_settings, library);
  define_group(char_settings, cell);
  define(add_pin_cap_to_lut_indexes, char_settings, boolean);
  define(spice_version, char_settings, string);
  define(constrained_measure_capacitance, char_settings, string);
  define(input_slope_fall_level, char_settings, string);
  define(input_slope_fall_time, char_settings, string);
  define(input_slope_rise_level, char_settings, string);
  define(input_slope_rise_time, char_settings, string);
  define(power_integration_threshold, char_settings, string);
  define(arc_sensitization_reduction_threshold, char_settings, integer);
  define(bisect_targ, char_settings, string);
  define(bisect_targ_err, char_settings, string);
  define(bisection_itr_cnt, char_settings, integer);
  define(clear_preset_pw_char_settings, char_settings, string);
  define(delay, char_settings, string);
  define(enable_comb_hidden_power, char_settings, boolean);
  define(enable_comb_leakage, char_settings, boolean);
  define(enable_comb_onehot_daat_timing_power, char_settings, boolean);
  define(enable_comb_onehot_ts_timing_power, char_settings, boolean);
  define(enable_comb_timing_power, char_settings, boolean);
  define(enable_comb_tristate, char_settings, boolean);
  define(enable_hot_setup_gated, char_settings, boolean);
  define(enable_pulse_width, char_settings, boolean);
  define(enable_recovery_removal, char_settings, boolean);
  define(enable_seq_hidden_power, char_settings, boolean);
  define(enable_seq_input_cap, char_settings, boolean);
  define(enable_seq_leakage, char_settings, boolean);
  define(enable_seq_timing_power, char_settings, boolean);
  define(enable_setup_hold, char_settings, boolean);
  define(export_conditional_constrained_timing, char_settings, boolean);
  define(headroom, char_settings, string);
  define(max_no_of_hidden_power_states, char_settings, integer);
  define(max_no_of_state_dependent_leakage_states_in_export, char_settings, integer);
  define(nldm_input_cap_method, char_settings, integer);
  define(nldm_input_cap_rel_target_fall, char_settings, string);
  define(nldm_input_cap_rel_target_rise, char_settings, string);
  define(nldm_input_cap_rel_trigger_fall, char_settings, string);
  define(nldm_input_cap_rel_trigger_rise, char_settings, string);
  define(random_state_dependent_leakage_amount, char_settings, integer);
  define(random_state_dependent_leakage_select, char_settings, boolean);
  define(ripple_targ, char_settings, string);
  define(ripple_targ_err, char_settings, string);
  define(sensitization_timing_power, char_settings, string);
  define(subtract_switching_power_method, char_settings, string);
  define(tran_based_leakage_pw, char_settings, string);
  define(tran_based_leakage_step_size, char_settings, string);
  define(tristate_pulling_resistance_scaling, char_settings, string);
  define(use_bisect_targ_as_abs_value, char_settings, boolean);
  define(use_pwl_supplies_for_cmb, char_settings, boolean);
  define(use_pwl_supplies_for_seq, char_settings, boolean);
  define(worst_case_settling_time, char_settings, string);
  define(accuracy_leak_tran, char_settings, string);
  define(accuracy_opt, char_settings, string);
  define(accuracy_tran, char_settings, string);
  define(ccs_timing, char_settings, boolean);
  define(custom_step_size_leak_tran, char_settings, string);
  define(custom_step_size_opt, char_settings, string);
  define(custom_step_size_tran, char_settings, string);
  define(ecsm_timing, char_settings, boolean);
  define(enable_3d_power, char_settings, boolean);
  define(enable_3d_timing, char_settings, boolean);
  define(modelcards_md5, char_settings, string);
  define(omit_dont_care_from_sensitization, char_settings, boolean);
  define(spice_tool, char_settings, string);
  define(bisection_hspice_options, char_settings, string);
  define(bisection_spectre_tolerance, char_settings, string);
  define(custom, char_settings, string);

  char_settings("export_liberty_template") {
	add_pin_cap_to_lut_indexes : "true";
  }

  char_settings("spice_execution_template") {
	spice_version : "5.5.2.C";
  }

  char_settings("spice_lookup_tables_template") {
	constrained_measure_capacitance : "min";
	input_slope_fall_level : "";
	input_slope_fall_time : "";
	input_slope_rise_level : "";
	input_slope_rise_time : "";
	power_integration_threshold : "90";
  }

  char_settings("spice_measure_template") {
	arc_sensitization_reduction_threshold : 4;
	bisect_targ : "0.05";
	bisect_targ_err : "0.001";
	bisection_itr_cnt : 20;
	clear_preset_pw_char_settings : "0,1";
	delay : "3e-09";
	enable_comb_hidden_power : "true";
	enable_comb_leakage : "true";
	enable_comb_onehot_daat_timing_power : "true";
	enable_comb_onehot_ts_timing_power : "false";
	enable_comb_timing_power : "true";
	enable_comb_tristate : "true";
	enable_hot_setup_gated : "false";
	enable_pulse_width : "false";
	enable_recovery_removal : "true";
	enable_seq_hidden_power : "true";
	enable_seq_input_cap : "true";
	enable_seq_leakage : "true";
	enable_seq_timing_power : "true";
	enable_setup_hold : "true";
	export_conditional_constrained_timing : "false";
	headroom : "1e-09";
	max_no_of_hidden_power_states : 32;
	max_no_of_state_dependent_leakage_states_in_export : 1600;
	nldm_input_cap_method : 2;
	nldm_input_cap_rel_target_fall : "50";
	nldm_input_cap_rel_target_rise : "50";
	nldm_input_cap_rel_trigger_fall : "99";
	nldm_input_cap_rel_trigger_rise : "1";
	random_state_dependent_leakage_amount : 512;
	random_state_dependent_leakage_select : "true";
	ripple_targ : "0.1";
	ripple_targ_err : "0.025";
	sensitization_timing_power : "state_binning";
	subtract_switching_power_method : "rise_cycle";
	tran_based_leakage_pw : "0.005";
	tran_based_leakage_step_size : "tPW/100";
	tristate_pulling_resistance_scaling : "20";
	use_bisect_targ_as_abs_value : "false";
	use_pwl_supplies_for_cmb : "false";
	use_pwl_supplies_for_seq : "false";
	worst_case_settling_time : "1e-08";
  }

  char_settings("spice_template") {
	accuracy_leak_tran : "standard";
	accuracy_opt : "high";
	accuracy_tran : "high";
	ccs_timing : "false";
	custom_step_size_leak_tran : "0.5*tST";
	custom_step_size_opt : "10 ps";
	custom_step_size_tran : "1 ps";
	ecsm_timing : "false";
	enable_3d_power : "false";
	enable_3d_timing : "false";
	modelcards_md5 : "7nm_SS.pm,8d9f5b3f157054e98a0770f4a1039ef5";
	omit_dont_care_from_sensitization : "true";
	spice_tool : "Smartspice";
  }

  char_settings("spice_user_string_template") {
	bisection_hspice_options : "relin=10m relout=BISECT_TARG_ERR itropt=BISECT_ITR_CNT";
	bisection_spectre_tolerance : "tol = 10e-15";
	custom : "";
  }


  char_config() {
	internal_power_calculation : exclude_switching_on_rise;
	driver_waveform (all, "input_driver:rise");
	driver_waveform_rise : "input_driver:rise";
	driver_waveform_fall : "input_driver:fall";
	default_value_selection_method (all, max);
	default_value_selection_method (capacitance, average);
	capacitance_voltage_lower_threshold_pct_fall : 50.000000;
	capacitance_voltage_upper_threshold_pct_fall : 99.000000;
	capacitance_voltage_lower_threshold_pct_rise : 1.000000;
	capacitance_voltage_upper_threshold_pct_rise : 50.000000;
  }

  lu_table_template(waveform_template) {
	variable_1 : input_net_transition;
	variable_2 : normalized_voltage;
	index_1 ("0.1, 0.2, 0.3, 0.4, 0.5, 0.6, 0.7, 0.8, 0.9, 1.0");
	index_2 ("0.1, 0.2, 0.3, 0.4, 0.5, 0.6, 0.7, 0.8, 0.9, 1.0");
  }

  normalized_driver_waveform (waveform_template) {
	driver_waveform_name : "input_driver:rise";
	index_1 ("0.000500, 0.003906, 0.007812, 0.015625, 0.031250, 0.062500, 0.125000, 0.250000");
	index_2 ("0, 1");
	values ( \
	  "0.000000, 0.000500", \
	  "0.000000, 0.003906", \
	  "0.000000, 0.007812", \
	  "0.000000, 0.015625", \
	  "0.000000, 0.031250", \
	  "0.000000, 0.062500", \
	  "0.000000, 0.125000", \
	  "0.000000, 0.250000" \
	);
  }

  normalized_driver_waveform (waveform_template) {
	driver_waveform_name : "input_driver:fall";
	index_1 ("0.000500, 0.003906, 0.007812, 0.015625, 0.031250, 0.062500, 0.125000, 0.250000");
	index_2 ("0, 1");
	values ( \
	  "0.000000, 0.000500", \
	  "0.000000, 0.003906", \
	  "0.000000, 0.007812", \
	  "0.000000, 0.015625", \
	  "0.000000, 0.031250", \
	  "0.000000, 0.062500", \
	  "0.000000, 0.125000", \
	  "0.000000, 0.250000" \
	);
  }

  normalized_driver_waveform (waveform_template) {
	index_1 ("0.000500, 0.003906, 0.007812, 0.015625, 0.031250, 0.062500, 0.125000, 0.250000");
	index_2 ("0, 1");
	values ( \
	  "0.000000, 0.000500", \
	  "0.000000, 0.003906", \
	  "0.000000, 0.007812", \
	  "0.000000, 0.015625", \
	  "0.000000, 0.031250", \
	  "0.000000, 0.062500", \
	  "0.000000, 0.125000", \
	  "0.000000, 0.250000" \
	);
  }



  power_lut_template (Hidden_power_clock_fall_7) {
	variable_1 : input_transition_time;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  power_lut_template (Hidden_power_clock_rise_7) {
	variable_1 : input_transition_time;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  power_lut_template (Hidden_power_data_fall_7) {
	variable_1 : input_transition_time;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  power_lut_template (Hidden_power_data_rise_7) {
	variable_1 : input_transition_time;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  power_lut_template (Hidden_power_set_reset_fall_7) {
	variable_1 : input_transition_time;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  power_lut_template (Hidden_power_set_reset_rise_7) {
	variable_1 : input_transition_time;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  lu_table_template (Hold_fall_fall_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Hold_fall_rise_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Hold_rise_fall_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Hold_rise_rise_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  power_lut_template (Power_clock_fall_7_7) {
	variable_1 : input_transition_time;
	variable_2 : total_output_net_capacitance;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
	index_2 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  power_lut_template (Power_clock_rise_7_7) {
	variable_1 : input_transition_time;
	variable_2 : total_output_net_capacitance;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
	index_2 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  power_lut_template (Power_data_fall_7_7) {
	variable_1 : input_transition_time;
	variable_2 : total_output_net_capacitance;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
	index_2 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  power_lut_template (Power_data_rise_7_7) {
	variable_1 : input_transition_time;
	variable_2 : total_output_net_capacitance;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
	index_2 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  power_lut_template (Power_set_reset_fall_7_7) {
	variable_1 : input_transition_time;
	variable_2 : total_output_net_capacitance;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
	index_2 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  power_lut_template (Power_set_reset_rise_7_7) {
	variable_1 : input_transition_time;
	variable_2 : total_output_net_capacitance;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
	index_2 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  lu_table_template (Pulse_width_clock_fall_4) {
	variable_1 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Pulse_width_clock_rise_4) {
	variable_1 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Pulse_width_set_reset_fall_4) {
	variable_1 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Pulse_width_set_reset_rise_4) {
	variable_1 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Recovery_fall_fall_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Recovery_fall_rise_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Recovery_rise_fall_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Recovery_rise_rise_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Removal_fall_fall_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Removal_fall_rise_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Removal_rise_fall_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Removal_rise_rise_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Setup_fall_fall_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Setup_fall_rise_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Setup_rise_fall_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Setup_rise_rise_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Sr_hold_fall_fall_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Sr_hold_fall_rise_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Sr_hold_rise_fall_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Sr_hold_rise_rise_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Sr_setup_fall_fall_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Sr_setup_fall_rise_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Sr_setup_rise_fall_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Sr_setup_rise_rise_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Timing_clock_fall_7_7) {
	variable_1 : input_net_transition;
	variable_2 : total_output_net_capacitance;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
	index_2 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  lu_table_template (Timing_clock_rise_7_7) {
	variable_1 : input_net_transition;
	variable_2 : total_output_net_capacitance;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
	index_2 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  lu_table_template (Timing_data_fall_7_7) {
	variable_1 : input_net_transition;
	variable_2 : total_output_net_capacitance;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
	index_2 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  lu_table_template (Timing_data_rise_7_7) {
	variable_1 : input_net_transition;
	variable_2 : total_output_net_capacitance;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
	index_2 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  lu_table_template (Timing_set_reset_fall_7_7) {
	variable_1 : input_net_transition;
	variable_2 : total_output_net_capacitance;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
	index_2 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  lu_table_template (Timing_set_reset_rise_7_7) {
	variable_1 : input_net_transition;
	variable_2 : total_output_net_capacitance;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
	index_2 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  lu_table_template (Tristate_disable_fall_7) {
	variable_1 : input_net_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  lu_table_template (Tristate_disable_rise_7) {
	variable_1 : input_net_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  /******************************************************************************************
   Module          	: C2MOS
   Cell Description	: Pos. edge D-Flip-Flop with drive strength X1
  *******************************************************************************************/

  cell (C2MOS) {

	ff ("IQ" , "IQN") {
		next_state         	: "D";
		clocked_on         	: "CLK";
		power_down_function	: "(!VDD | VSS)";
	}

	drive_strength	: 1;

	area               	: 0.364500;
	pg_pin(VDD) {
		voltage_name : VDD;
		pg_type      : primary_power;
	}
	pg_pin(VSS) {
		voltage_name : VSS;
		pg_type      : primary_ground;
	}

	leakage_power () {
		related_pg_pin : "VDD";
		value          : 22051.915028;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & !D & !Q";
		value          : 22485.010878;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & !D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & !D & Q";
		value          : 20276.556447;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & !D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & D & !Q";
		value          : 25729.814182;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & D & Q";
		value          : 21525.076802;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & !D & !Q";
		value          : 21125.449864;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & !D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & !D & Q";
		value          : 22941.451127;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & !D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & D & !Q";
		value          : 23257.362259;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & D & Q";
		value          : 19074.598666;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & D & Q";
		value          : 0.000000;
	}

	pin (D) {
		direction		: input;
		input_signal_level		: VDD;
		input_voltage		: default_VDD_VSS_input;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		capacitance		: 0.000247;
		fall_capacitance	: 0.000245;
		rise_capacitance	: 0.000248;

		timing () {

			related_pin        : "CLK";
			timing_type        : hold_rising;
			fall_constraint(Hold_fall_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.000664,0.008442,0.011213,0.013856", \
				        "-0.006745,0.003109,0.007709,0.012371", \
				        "-0.010867,-0.001378,0.004191,0.010166", \
				        "-0.017226,-0.008305,-0.001516,0.006729");
			}
			rise_constraint(Hold_rise_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("-0.002840,-0.002399,-0.003090,-0.004714", \
				        "-0.008822,-0.006042,-0.006314,-0.007844", \
				        "-0.009943,-0.007449,-0.007994,-0.010044", \
				        "-0.009019,-0.007079,-0.008141,-0.010978");
			}
		}

		timing () {

			related_pin        : "CLK";
			timing_type        : setup_rising;
			fall_constraint(Setup_fall_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.002692,-0.005729,0.003286,0.008445", \
				        "0.015476,0.005872,0.001320,0.011898", \
				        "0.023111,0.013147,0.008032,0.002831", \
				        "0.034964,0.023961,0.017910,0.011089");
			}
			rise_constraint(Setup_rise_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.004749,0.003076,0.003426,0.005062", \
				        "0.012592,0.007446,0.007058,0.008133", \
				        "0.015296,0.009640,0.009096,0.010366", \
				        "0.017034,0.010850,0.010293,0.011690");
			}
		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!CLK & !Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000206,0.000202,0.000217,0.000262,0.000364,0.000578,0.001014");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000081,0.000078,0.000093,0.000135,0.000235,0.000448,0.000883");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!CLK & Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000205,0.000201,0.000216,0.000261,0.000363,0.000577,0.001013");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000082,0.000079,0.000093,0.000136,0.000236,0.000449,0.000884");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "CLK & !Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000056,0.000052,0.000052,0.000052,0.000052,0.000052,0.000053");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("-0.000050,-0.000050,-0.000050,-0.000050,-0.000050,-0.000050,-0.000050");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "CLK & Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000050,0.000050,0.000050,0.000050,0.000050,0.000050,0.000050");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("-0.000042,-0.000047,-0.000047,-0.000048,-0.000048,-0.000048,-0.000047");
			}

		}
	}

	pin (CLK) {
		direction		: input;
		input_signal_level		: VDD;
		input_voltage		: default_VDD_VSS_input;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		clock   		: true;
		capacitance		: 0.000160;
		fall_capacitance	: 0.000159;
		rise_capacitance	: 0.000161;

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!D & !Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000202,0.000198,0.000203,0.000220,0.000259,0.000339,0.000506");
			}
			rise_power(Hidden_power_clock_rise_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000084,0.000081,0.000085,0.000099,0.000135,0.000214,0.000380");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!D & Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000312,0.000308,0.000314,0.000331,0.000369,0.000451,0.000616");
			}
			rise_power(scalar) {values ("0.0");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "D & !Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000283,0.000278,0.000284,0.000304,0.000347,0.000437,0.000620");
			}
			rise_power(scalar) {values ("0.0");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "D & Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000189,0.000185,0.000191,0.000208,0.000247,0.000328,0.000495");
			}
			rise_power(Hidden_power_clock_rise_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000094,0.000091,0.000095,0.000110,0.000145,0.000223,0.000388");
			}

		}
	}

	pin (Q) {
		direction		: output;
		output_voltage		: default_VDD_VSS_output;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		max_capacitance		: 0.032119;
		function		: "IQ";
		power_down_function	: "(!VDD | VSS)";

		timing () {

			related_pin        : "CLK";
			timing_type        : rising_edge;
			timing_sense       : non_unate;

			cell_fall(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.023720,0.037947,0.050080,0.074212,0.122698,0.219224,0.411829", \
				        "0.025320,0.039535,0.051696,0.075915,0.124329,0.220953,0.414553", \
				        "0.026875,0.041094,0.053245,0.077418,0.125632,0.221975,0.415396", \
				        "0.028896,0.043122,0.055280,0.079486,0.127795,0.224277,0.417825", \
				        "0.031538,0.045751,0.057903,0.082086,0.130441,0.227563,0.420988", \
				        "0.034573,0.048800,0.060965,0.085037,0.133492,0.230619,0.422658", \
				        "0.037580,0.051817,0.063955,0.088192,0.136596,0.232877,0.425861");
			}
			cell_rise(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.020253,0.037138,0.053096,0.084940,0.148692,0.275896,0.530162", \
				        "0.021838,0.038724,0.054682,0.086488,0.150242,0.277409,0.531464", \
				        "0.023539,0.040398,0.056298,0.088129,0.151427,0.278240,0.532422", \
				        "0.025895,0.042787,0.058746,0.090550,0.154309,0.281483,0.535583", \
				        "0.028959,0.045840,0.061804,0.093576,0.157365,0.284551,0.538654", \
				        "0.032677,0.049547,0.065504,0.097067,0.160434,0.288241,0.541510", \
				        "0.036764,0.053624,0.069585,0.101392,0.164409,0.291417,0.545115");
			}
			fall_transition(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.003910,0.023636,0.045258,0.089502,0.178053,0.354682,0.708025", \
				        "0.003948,0.023616,0.045395,0.088927,0.178148,0.354274,0.705667", \
				        "0.003945,0.023655,0.045371,0.089270,0.178279,0.354774,0.707244", \
				        "0.003954,0.023625,0.045395,0.089064,0.178240,0.354603,0.706600", \
				        "0.003939,0.023618,0.045123,0.089218,0.178190,0.351943,0.704596", \
				        "0.003962,0.023706,0.045253,0.088983,0.177567,0.351797,0.707915", \
				        "0.003918,0.023675,0.045301,0.088773,0.175590,0.349997,0.708085");
			}
			rise_transition(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.003907,0.032305,0.062548,0.124538,0.245764,0.490045,0.982415", \
				        "0.003900,0.032299,0.062674,0.124934,0.246844,0.492329,0.986776", \
				        "0.003878,0.031947,0.063470,0.125255,0.249423,0.497269,0.991050", \
				        "0.003901,0.032274,0.062772,0.124971,0.246816,0.492118,0.986172", \
				        "0.003952,0.032345,0.062564,0.125048,0.246814,0.491979,0.985925", \
				        "0.003975,0.032273,0.062283,0.123801,0.249895,0.493598,0.992022", \
				        "0.004024,0.032322,0.062737,0.124617,0.245083,0.495826,0.992684");
			}
		}

		internal_power () {

			related_pin	         : "CLK";
			related_pg_pin : "VDD";
			fall_power(Power_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.000218,0.000251,0.000254,0.000255,0.000256,0.000255,0.000254", \
				        "0.000215,0.000248,0.000250,0.000251,0.000252,0.000251,0.000250", \
				        "0.000219,0.000252,0.000254,0.000256,0.000256,0.000256,0.000255", \
				        "0.000234,0.000266,0.000269,0.000270,0.000270,0.000270,0.000269", \
				        "0.000270,0.000301,0.000304,0.000305,0.000306,0.000305,0.000305", \
				        "0.000345,0.000381,0.000383,0.000384,0.000385,0.000387,0.000384", \
				        "0.000476,0.000538,0.000548,0.000549,0.000550,0.000550,0.000549");
			}
			rise_power(Power_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.000218,0.000251,0.000257,0.000268,0.000290,0.000325,0.000390", \
				        "0.000215,0.000248,0.000254,0.000265,0.000287,0.000321,0.000384", \
				        "0.000220,0.000252,0.000256,0.000268,0.000280,0.000309,0.000384", \
				        "0.000234,0.000267,0.000273,0.000284,0.000306,0.000340,0.000404", \
				        "0.000270,0.000301,0.000309,0.000319,0.000342,0.000376,0.000439", \
				        "0.000348,0.000382,0.000388,0.000394,0.000411,0.000462,0.000514", \
				        "0.000486,0.000550,0.000561,0.000577,0.000560,0.000600,0.000672");
			}
		}
	}

  }


  /******************************************************************************************
   Module          	: mC2MOS_ASAP7
   Cell Description	: Pos. edge D-Flip-Flop with drive strength X1
  *******************************************************************************************/

  cell (mC2MOS_ASAP7) {

	ff ("IQ" , "IQN") {
		next_state         	: "D";
		clocked_on         	: "CLK";
		power_down_function	: "(!VDD | VSS)";
	}

	drive_strength	: 1;

	area               	: 0.364500;
	pg_pin(VDD) {
		voltage_name : VDD;
		pg_type      : primary_power;
	}
	pg_pin(VSS) {
		voltage_name : VSS;
		pg_type      : primary_ground;
	}

	leakage_power () {
		related_pg_pin : "VDD";
		value          : 21513.170541;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & !D & !Q";
		value          : 21719.970297;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & !D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & !D & Q";
		value          : 22322.320451;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & !D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & D & !Q";
		value          : 26893.677161;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & D & Q";
		value          : 21065.981541;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & !D & !Q";
		value          : 19129.491929;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & !D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & !D & Q";
		value          : 21790.362094;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & !D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & D & !Q";
		value          : 21257.090546;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & D & Q";
		value          : 17926.470306;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & D & Q";
		value          : 0.000000;
	}

	pin (D) {
		direction		: input;
		input_signal_level		: VDD;
		input_voltage		: default_VDD_VSS_input;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		capacitance		: 0.000439;
		fall_capacitance	: 0.000436;
		rise_capacitance	: 0.000442;

		timing () {

			related_pin        : "CLK";
			timing_type        : hold_rising;
			fall_constraint(Hold_fall_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.010220,0.021640,0.027778,0.035153", \
				        "0.007149,0.020901,0.028537,0.037351", \
				        "0.006789,0.022271,0.031374,0.041537", \
				        "0.007243,0.025164,0.037303,0.049797");
			}
			rise_constraint(Hold_rise_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("-0.003651,0.000822,0.002158,0.003097", \
				        "-0.011983,-0.005621,-0.004011,-0.003103", \
				        "-0.015506,-0.008899,-0.007326,-0.006517", \
				        "-0.018305,-0.011926,-0.010770,-0.010719");
			}
		}

		timing () {

			related_pin        : "CLK";
			timing_type        : setup_rising;
			fall_constraint(Setup_fall_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.003564,-0.010350,-0.017804,-0.026362", \
				        "0.020068,0.005835,-0.003177,-0.014323", \
				        "0.030968,0.016434,0.006945,-0.005610", \
				        "0.047250,0.032043,0.021891,0.007303");
			}
			rise_constraint(Setup_rise_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.012128,0.004100,0.002314,0.000972", \
				        "0.023558,0.012886,0.009766,0.007718", \
				        "0.029680,0.018683,0.015009,0.012392", \
				        "0.037178,0.026391,0.022526,0.019682");
			}
		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!CLK & !Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000394,0.000384,0.000392,0.000427,0.000519,0.000723,0.001151");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000212,0.000205,0.000210,0.000238,0.000321,0.000521,0.000946");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!CLK & Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000397,0.000387,0.000395,0.000430,0.000521,0.000726,0.001152");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000209,0.000201,0.000207,0.000235,0.000318,0.000519,0.000945");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "CLK & !Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000080,0.000072,0.000071,0.000071,0.000071,0.000071,0.000071");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("-0.000064,-0.000064,-0.000064,-0.000064,-0.000065,-0.000065,-0.000065");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "CLK & Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000066,0.000066,0.000066,0.000067,0.000067,0.000066,0.000066");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("-0.000054,-0.000061,-0.000062,-0.000062,-0.000062,-0.000062,-0.000062");
			}

		}
	}

	pin (CLK) {
		direction		: input;
		input_signal_level		: VDD;
		input_voltage		: default_VDD_VSS_input;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		clock   		: true;
		capacitance		: 0.000319;
		fall_capacitance	: 0.000318;
		rise_capacitance	: 0.000320;

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!D & !Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000587,0.000577,0.000575,0.000582,0.000610,0.000682,0.000837");
			}
			rise_power(Hidden_power_clock_rise_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000372,0.000364,0.000362,0.000365,0.000388,0.000452,0.000605");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!D & Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000921,0.000911,0.000909,0.000916,0.000941,0.001011,0.001165");
			}
			rise_power(scalar) {values ("0.0");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "D & !Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000775,0.000765,0.000761,0.000768,0.000802,0.000886,0.001062");
			}
			rise_power(scalar) {values ("0.0");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "D & Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000559,0.000549,0.000547,0.000554,0.000582,0.000654,0.000807");
			}
			rise_power(Hidden_power_clock_rise_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000390,0.000383,0.000381,0.000384,0.000408,0.000471,0.000621");
			}

		}
	}

	pin (Q) {
		direction		: output;
		output_voltage		: default_VDD_VSS_output;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		max_capacitance		: 0.031849;
		function		: "IQ";
		power_down_function	: "(!VDD | VSS)";

		timing () {

			related_pin        : "CLK";
			timing_type        : rising_edge;
			timing_sense       : non_unate;

			cell_fall(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.055114,0.072062,0.084964,0.109380,0.157936,0.255420,0.449520", \
				        "0.056624,0.073568,0.086466,0.110907,0.159295,0.256373,0.450314", \
				        "0.058508,0.075445,0.088339,0.112774,0.161125,0.258081,0.451277", \
				        "0.062048,0.079008,0.091909,0.116335,0.164871,0.262347,0.456589", \
				        "0.067377,0.084304,0.097195,0.121639,0.170067,0.267034,0.460321", \
				        "0.074372,0.091314,0.104219,0.128633,0.177179,0.274664,0.468785", \
				        "0.083045,0.100014,0.112896,0.137340,0.185629,0.283082,0.477424");
			}
			cell_rise(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.046802,0.065427,0.081547,0.113450,0.176890,0.304523,0.559466", \
				        "0.048328,0.066943,0.083078,0.114905,0.178749,0.306240,0.560312", \
				        "0.050197,0.068836,0.084942,0.116851,0.180284,0.307957,0.562910", \
				        "0.053777,0.072402,0.088523,0.120425,0.183874,0.311512,0.566457", \
				        "0.059200,0.077830,0.093960,0.125848,0.189528,0.317197,0.571954", \
				        "0.066296,0.084878,0.101020,0.132778,0.196609,0.323655,0.576817", \
				        "0.075126,0.093751,0.109885,0.141797,0.205102,0.331950,0.585279");
			}
			fall_transition(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.009209,0.028581,0.049081,0.092284,0.180516,0.357489,0.712004", \
				        "0.009208,0.028747,0.048977,0.091851,0.180869,0.359625,0.714814", \
				        "0.009246,0.028708,0.049082,0.091549,0.180234,0.359703,0.715139", \
				        "0.009264,0.028673,0.049025,0.092269,0.180921,0.356436,0.710716", \
				        "0.009217,0.028624,0.049112,0.092233,0.180075,0.359664,0.715058", \
				        "0.009196,0.028705,0.049019,0.092282,0.180674,0.357280,0.711839", \
				        "0.009219,0.028737,0.049114,0.091433,0.180732,0.356436,0.712428");
			}
			rise_transition(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.008661,0.035740,0.065973,0.127156,0.252453,0.498678,0.988467", \
				        "0.008697,0.035827,0.065605,0.127842,0.248634,0.495419,0.994004", \
				        "0.008609,0.035602,0.065962,0.126988,0.252493,0.498461,0.987690", \
				        "0.008656,0.035744,0.065972,0.127176,0.252409,0.498574,0.988169", \
				        "0.008574,0.035792,0.065915,0.127679,0.250863,0.495350,0.983035", \
				        "0.008686,0.035790,0.065404,0.127338,0.250432,0.500258,0.999596", \
				        "0.008770,0.035818,0.065973,0.125876,0.250758,0.502034,0.999791");
			}
		}

		internal_power () {

			related_pin	         : "CLK";
			related_pg_pin : "VDD";
			fall_power(Power_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.000722,0.000787,0.000794,0.000798,0.000800,0.000801,0.000801", \
				        "0.000715,0.000779,0.000787,0.000791,0.000793,0.000793,0.000793", \
				        "0.000712,0.000777,0.000784,0.000788,0.000790,0.000791,0.000791", \
				        "0.000717,0.000781,0.000789,0.000793,0.000795,0.000796,0.000796", \
				        "0.000741,0.000807,0.000814,0.000817,0.000820,0.000820,0.000820", \
				        "0.000807,0.000876,0.000881,0.000887,0.000889,0.000890,0.000890", \
				        "0.000963,0.001030,0.001040,0.001043,0.001044,0.001046,0.001045");
			}
			rise_power(Power_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.000694,0.000747,0.000757,0.000763,0.000785,0.000830,0.000904", \
				        "0.000688,0.000743,0.000752,0.000762,0.000782,0.000820,0.000873", \
				        "0.000686,0.000739,0.000748,0.000755,0.000777,0.000822,0.000896", \
				        "0.000689,0.000742,0.000752,0.000758,0.000781,0.000825,0.000899", \
				        "0.000713,0.000766,0.000776,0.000780,0.000809,0.000849,0.000914", \
				        "0.000779,0.000832,0.000840,0.000854,0.000865,0.000901,0.000946", \
				        "0.000926,0.000985,0.000991,0.001002,0.001014,0.001048,0.001089");
			}
		}
	}

  }


  /******************************************************************************************
   Module          	: mC2MOS
   Cell Description	: Pos. edge D-Flip-Flop with drive strength X1
  *******************************************************************************************/

  cell (mC2MOS) {

	ff ("IQ" , "IQN") {
		next_state         	: "D";
		clocked_on         	: "CLK";
		power_down_function	: "(!VDD | VSS)";
	}

	drive_strength	: 1;

	area               	: 0.364500;
	pg_pin(VDD) {
		voltage_name : VDD;
		pg_type      : primary_power;
	}
	pg_pin(VSS) {
		voltage_name : VSS;
		pg_type      : primary_ground;
	}

	leakage_power () {
		related_pg_pin : "VDD";
		value          : 21513.184718;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & !D & !Q";
		value          : 21719.970690;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & !D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & !D & Q";
		value          : 22322.329389;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & !D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & D & !Q";
		value          : 26893.697302;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & D & Q";
		value          : 21066.025404;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & !D & !Q";
		value          : 19129.502189;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & !D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & !D & Q";
		value          : 21790.388561;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & !D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & D & !Q";
		value          : 21257.084031;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & D & Q";
		value          : 17926.480180;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & D & Q";
		value          : 0.000000;
	}

	pin (D) {
		direction		: input;
		input_signal_level		: VDD;
		input_voltage		: default_VDD_VSS_input;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		capacitance		: 0.000416;
		fall_capacitance	: 0.000414;
		rise_capacitance	: 0.000419;

		timing () {

			related_pin        : "CLK";
			timing_type        : hold_rising;
			fall_constraint(Hold_fall_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.007925,0.020091,0.026647,0.034552", \
				        "0.001930,0.016287,0.024471,0.033789", \
				        "-0.001373,0.013935,0.023648,0.034717", \
				        "-0.005933,0.010622,0.022881,0.037084");
			}
			rise_constraint(Hold_rise_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("-0.004202,0.000970,0.002679,0.003999", \
				        "-0.012608,-0.005807,-0.003928,-0.002594", \
				        "-0.016129,-0.009069,-0.007219,-0.006071", \
				        "-0.018942,-0.012128,-0.010755,-0.010314");
			}
		}

		timing () {

			related_pin        : "CLK";
			timing_type        : setup_rising;
			fall_constraint(Setup_fall_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.006011,-0.008445,-0.016420,-0.025479", \
				        "0.022860,0.008450,-0.000675,-0.011834", \
				        "0.034232,0.019610,0.010297,-0.001891", \
				        "0.051400,0.036281,0.026623,0.013072");
			}
			rise_constraint(Setup_rise_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.014208,0.004767,0.002379,0.000300", \
				        "0.025762,0.014099,0.010392,0.007666", \
				        "0.032042,0.020007,0.015643,0.012416", \
				        "0.039502,0.027465,0.022872,0.019382");
			}
		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!CLK & !Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000421,0.000411,0.000418,0.000451,0.000541,0.000745,0.001171");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000249,0.000241,0.000246,0.000272,0.000353,0.000550,0.000973");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!CLK & Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000429,0.000419,0.000426,0.000458,0.000549,0.000751,0.001176");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000241,0.000233,0.000238,0.000264,0.000345,0.000543,0.000967");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "CLK & !Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000080,0.000071,0.000070,0.000070,0.000070,0.000070,0.000070");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("-0.000063,-0.000063,-0.000063,-0.000063,-0.000063,-0.000064,-0.000064");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "CLK & Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000064,0.000064,0.000064,0.000064,0.000064,0.000065,0.000064");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("-0.000052,-0.000059,-0.000060,-0.000060,-0.000061,-0.000061,-0.000060");
			}

		}
	}

	pin (CLK) {
		direction		: input;
		input_signal_level		: VDD;
		input_voltage		: default_VDD_VSS_input;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		clock   		: true;
		capacitance		: 0.000315;
		fall_capacitance	: 0.000315;
		rise_capacitance	: 0.000316;

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!D & !Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000590,0.000583,0.000581,0.000589,0.000618,0.000691,0.000846");
			}
			rise_power(Hidden_power_clock_rise_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000364,0.000359,0.000357,0.000362,0.000386,0.000450,0.000601");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!D & Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000919,0.000912,0.000911,0.000918,0.000945,0.001016,0.001172");
			}
			rise_power(scalar) {values ("0.0");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "D & !Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000821,0.000814,0.000811,0.000819,0.000853,0.000937,0.001115");
			}
			rise_power(scalar) {values ("0.0");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "D & Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000566,0.000559,0.000558,0.000565,0.000593,0.000666,0.000821");
			}
			rise_power(Hidden_power_clock_rise_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000356,0.000351,0.000350,0.000354,0.000378,0.000442,0.000592");
			}

		}
	}

	pin (Q) {
		direction		: output;
		output_voltage		: default_VDD_VSS_output;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		max_capacitance		: 0.031729;
		function		: "IQ";
		power_down_function	: "(!VDD | VSS)";

		timing () {

			related_pin        : "CLK";
			timing_type        : rising_edge;
			timing_sense       : non_unate;

			cell_fall(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.057390,0.074634,0.087738,0.112238,0.160683,0.257527,0.452007", \
				        "0.058966,0.076209,0.089272,0.113790,0.162228,0.259619,0.453416", \
				        "0.060871,0.078128,0.091210,0.115733,0.164016,0.261230,0.454098", \
				        "0.064518,0.081771,0.094867,0.119372,0.167791,0.264527,0.458928", \
				        "0.070126,0.087367,0.100436,0.124961,0.173343,0.270735,0.464119", \
				        "0.077509,0.094695,0.107786,0.132255,0.180803,0.278011,0.472456", \
				        "0.086688,0.103958,0.117024,0.141497,0.189779,0.287257,0.481173");
			}
			cell_rise(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.050992,0.070240,0.086409,0.118384,0.181932,0.309761,0.564855", \
				        "0.052559,0.071805,0.087991,0.119947,0.183662,0.311473,0.566537", \
				        "0.054437,0.073683,0.089884,0.121800,0.185166,0.312624,0.567557", \
				        "0.058087,0.077346,0.093514,0.125491,0.189065,0.316898,0.571997", \
				        "0.063874,0.083129,0.099354,0.131210,0.195070,0.322607,0.576994", \
				        "0.071575,0.090786,0.107023,0.138922,0.202726,0.330480,0.585501", \
				        "0.081262,0.100527,0.116757,0.148584,0.211984,0.340086,0.595147");
			}
			fall_transition(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.009113,0.029177,0.049315,0.092168,0.180712,0.359028,0.711509", \
				        "0.009075,0.029114,0.049483,0.091875,0.179136,0.356468,0.713055", \
				        "0.009122,0.029062,0.049373,0.091752,0.179824,0.358364,0.714476", \
				        "0.009117,0.029070,0.049310,0.092121,0.180638,0.359068,0.712655", \
				        "0.009077,0.029061,0.049463,0.091615,0.179143,0.357195,0.713802", \
				        "0.008996,0.029268,0.049384,0.092216,0.180528,0.357107,0.710669", \
				        "0.009097,0.029056,0.049455,0.091389,0.179237,0.356712,0.712612");
			}
			rise_transition(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.009372,0.036241,0.066119,0.127373,0.252576,0.498659,0.990071", \
				        "0.009310,0.036178,0.066147,0.127786,0.251360,0.496077,0.985132", \
				        "0.009362,0.036305,0.065895,0.126479,0.253017,0.501864,0.996404", \
				        "0.009290,0.036234,0.066128,0.127436,0.252418,0.498325,0.989394", \
				        "0.009361,0.036300,0.065912,0.127856,0.249506,0.497989,0.995755", \
				        "0.009352,0.036315,0.065944,0.128012,0.250640,0.495145,0.983593", \
				        "0.009429,0.036380,0.065631,0.126446,0.251481,0.498331,0.990301");
			}
		}

		internal_power () {

			related_pin	         : "CLK";
			related_pg_pin : "VDD";
			fall_power(Power_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.000710,0.000781,0.000789,0.000793,0.000795,0.000796,0.000796", \
				        "0.000704,0.000775,0.000784,0.000787,0.000789,0.000790,0.000790", \
				        "0.000702,0.000773,0.000781,0.000785,0.000787,0.000788,0.000788", \
				        "0.000709,0.000779,0.000788,0.000792,0.000794,0.000795,0.000794", \
				        "0.000735,0.000806,0.000815,0.000818,0.000820,0.000821,0.000821", \
				        "0.000801,0.000874,0.000883,0.000887,0.000887,0.000890,0.000889", \
				        "0.000957,0.001029,0.001037,0.001041,0.001043,0.001045,0.001044");
			}
			rise_power(Power_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.000699,0.000749,0.000756,0.000761,0.000787,0.000831,0.000904", \
				        "0.000694,0.000744,0.000753,0.000758,0.000786,0.000825,0.000893", \
				        "0.000692,0.000744,0.000749,0.000759,0.000771,0.000810,0.000890", \
				        "0.000697,0.000748,0.000755,0.000760,0.000787,0.000830,0.000903", \
				        "0.000722,0.000771,0.000781,0.000793,0.000807,0.000845,0.000900", \
				        "0.000786,0.000834,0.000845,0.000853,0.000877,0.000915,0.000982", \
				        "0.000940,0.000993,0.001001,0.001003,0.001029,0.001074,0.001148");
			}
		}
	}

  }


  /******************************************************************************************
   Module          	: PowerPC
   Cell Description	: Pos. edge D-Flip-Flop with drive strength X1
  *******************************************************************************************/

  cell (PowerPC) {

	ff ("IQ" , "IQN") {
		next_state         	: "D";
		clocked_on         	: "CLK";
		power_down_function	: "(!VDD | VSS)";
	}

	drive_strength	: 1;

	area               	: 0.364500;
	pg_pin(VDD) {
		voltage_name : VDD;
		pg_type      : primary_power;
	}
	pg_pin(VSS) {
		voltage_name : VSS;
		pg_type      : primary_ground;
	}

	leakage_power () {
		related_pg_pin : "VDD";
		value          : 35548.562398;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & !D & !Q";
		value          : 30212.752623;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & !D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & !D & Q";
		value          : 37323.092090;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & !D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & D & !Q";
		value          : 40765.556051;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & D & Q";
		value          : 28590.586578;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & !D & !Q";
		value          : 31243.957059;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & !D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & !D & Q";
		value          : 39855.945163;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & !D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & D & !Q";
		value          : 43531.914187;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & D & Q";
		value          : 32864.695428;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & D & Q";
		value          : 0.000000;
	}

	pin (D) {
		direction		: input;
		input_signal_level		: VDD;
		input_voltage		: default_VDD_VSS_input;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		capacitance		: 0.000439;
		fall_capacitance	: 0.000429;
		rise_capacitance	: 0.000449;

		timing () {

			related_pin        : "CLK";
			timing_type        : hold_rising;
			fall_constraint(Hold_fall_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("-0.005603,-0.014987,-0.018674,-0.022903", \
				        "-0.024462,-0.036347,-0.042907,-0.050610", \
				        "-0.034193,-0.047906,-0.056065,-0.066793", \
				        "-0.047895,-0.064540,-0.074647,-0.089639");
			}
			rise_constraint(Hold_rise_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("-0.004654,-0.003041,-0.002984,-0.003992", \
				        "-0.017037,-0.014840,-0.013263,-0.013511", \
				        "-0.019673,-0.019001,-0.016602,-0.015907", \
				        "-0.019883,-0.021808,-0.018342,-0.016232");
			}
		}

		timing () {

			related_pin        : "CLK";
			timing_type        : setup_rising;
			fall_constraint(Setup_fall_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.023935,0.030620,0.037622,0.048871", \
				        "0.047290,0.052920,0.060601,0.073799", \
				        "0.061111,0.066456,0.074176,0.088719", \
				        "0.081892,0.087143,0.095120,0.111141");
			}
			rise_constraint(Setup_rise_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.019255,0.010881,0.009555,0.010460", \
				        "0.037022,0.027292,0.023394,0.022934", \
				        "0.045181,0.035843,0.030548,0.028738", \
				        "0.054499,0.045917,0.039694,0.036042");
			}
		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!CLK & !Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000626,0.000619,0.000637,0.000684,0.000793,0.001031,0.001526");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000443,0.000437,0.000450,0.000492,0.000592,0.000820,0.001309");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!CLK & Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000632,0.000625,0.000642,0.000688,0.000797,0.001033,0.001524");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000435,0.000429,0.000443,0.000485,0.000586,0.000817,0.001309");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "CLK & !Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000265,0.000259,0.000282,0.000333,0.000445,0.000674,0.001143");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("-0.000029,-0.000037,-0.000018,0.000030,0.000138,0.000367,0.000832");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "CLK & Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000269,0.000263,0.000285,0.000336,0.000446,0.000676,0.001143");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("-0.000032,-0.000040,-0.000021,0.000027,0.000136,0.000366,0.000834");
			}

		}
	}

	pin (CLK) {
		direction		: input;
		input_signal_level		: VDD;
		input_voltage		: default_VDD_VSS_input;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		clock   		: true;
		capacitance		: 0.001118;
		fall_capacitance	: 0.001117;
		rise_capacitance	: 0.001119;

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!D & !Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000584,0.000559,0.000559,0.000573,0.000615,0.000713,0.000929");
			}
			rise_power(Hidden_power_clock_rise_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000063,0.000043,0.000040,0.000048,0.000084,0.000176,0.000385");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!D & Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.001011,0.000972,0.000968,0.000996,0.001081,0.001280,0.001695");
			}
			rise_power(scalar) {values ("0.0");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "D & !Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.001160,0.001136,0.001140,0.001168,0.001246,0.001410,0.001760");
			}
			rise_power(scalar) {values ("0.0");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "D & Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000581,0.000558,0.000558,0.000573,0.000616,0.000716,0.000932");
			}
			rise_power(Hidden_power_clock_rise_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("-0.000020,-0.000039,-0.000041,-0.000032,0.000005,0.000098,0.000308");
			}

		}
	}

	pin (Q) {
		direction		: output;
		output_voltage		: default_VDD_VSS_output;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		max_capacitance		: 0.032054;
		function		: "IQ";
		power_down_function	: "(!VDD | VSS)";

		timing () {

			related_pin        : "CLK";
			timing_type        : rising_edge;
			timing_sense       : non_unate;

			cell_fall(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.021983,0.036195,0.048430,0.072647,0.121010,0.217742,0.410750", \
				        "0.023257,0.037474,0.049700,0.073923,0.122353,0.218907,0.412294", \
				        "0.024997,0.039220,0.051450,0.075634,0.124099,0.220303,0.414083", \
				        "0.027810,0.042036,0.054276,0.078445,0.126859,0.223653,0.416587", \
				        "0.031279,0.045535,0.057810,0.082013,0.130361,0.227114,0.419319", \
				        "0.036043,0.050384,0.062666,0.086771,0.135049,0.231441,0.424861", \
				        "0.041652,0.056205,0.068472,0.092660,0.140934,0.237103,0.430098");
			}
			cell_rise(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.029778,0.046879,0.062858,0.094550,0.157922,0.285264,0.539632", \
				        "0.031258,0.048351,0.064312,0.096116,0.159722,0.286929,0.539563", \
				        "0.033192,0.050293,0.066279,0.097998,0.161461,0.288576,0.543103", \
				        "0.037090,0.054194,0.070183,0.101942,0.165550,0.292762,0.545599", \
				        "0.043290,0.060366,0.076350,0.108116,0.171715,0.298390,0.553118", \
				        "0.050365,0.067458,0.083412,0.115224,0.178499,0.305920,0.560266", \
				        "0.057882,0.075047,0.091023,0.122808,0.186020,0.313031,0.567668");
			}
			fall_transition(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.005402,0.025124,0.046312,0.090559,0.178639,0.355412,0.706739", \
				        "0.005423,0.025127,0.046420,0.090658,0.178260,0.355913,0.704666", \
				        "0.005421,0.025062,0.046639,0.090654,0.178637,0.355768,0.707187", \
				        "0.005467,0.025058,0.046640,0.090547,0.179077,0.354175,0.709087", \
				        "0.005554,0.025161,0.046441,0.090687,0.179048,0.352286,0.708691", \
				        "0.005740,0.025224,0.046552,0.089651,0.178292,0.352924,0.702874", \
				        "0.006151,0.025496,0.046642,0.089921,0.176341,0.352438,0.706210");
			}
			rise_transition(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.006422,0.033909,0.064474,0.125159,0.250105,0.497823,0.981279", \
				        "0.006386,0.034037,0.064535,0.126347,0.250550,0.491932,0.992792", \
				        "0.006404,0.033844,0.064421,0.125295,0.249719,0.498468,0.981294", \
				        "0.006389,0.033865,0.064389,0.126293,0.250579,0.491880,0.992264", \
				        "0.006282,0.033877,0.064273,0.125936,0.248780,0.498580,0.986905", \
				        "0.006376,0.033854,0.064253,0.125985,0.250326,0.497098,0.983125", \
				        "0.006455,0.033920,0.064180,0.124953,0.247605,0.498045,0.990433");
			}
		}

		internal_power () {

			related_pin	         : "CLK";
			related_pg_pin : "VDD";
			fall_power(Power_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.000453,0.000563,0.000571,0.000577,0.000580,0.000583,0.000584", \
				        "0.000421,0.000533,0.000541,0.000546,0.000550,0.000553,0.000554", \
				        "0.000412,0.000526,0.000534,0.000540,0.000543,0.000546,0.000547", \
				        "0.000426,0.000542,0.000551,0.000556,0.000560,0.000562,0.000564", \
				        "0.000494,0.000611,0.000622,0.000631,0.000632,0.000634,0.000636", \
				        "0.000679,0.000787,0.000797,0.000806,0.000811,0.000814,0.000815", \
				        "0.000999,0.001149,0.001163,0.001160,0.001171,0.001175,0.001176");
			}
			rise_power(Power_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.000712,0.000802,0.000813,0.000820,0.000846,0.000848,0.000922", \
				        "0.000697,0.000790,0.000800,0.000811,0.000817,0.000848,0.000925", \
				        "0.000700,0.000792,0.000800,0.000806,0.000833,0.000840,0.000901", \
				        "0.000719,0.000811,0.000819,0.000832,0.000838,0.000870,0.000949", \
				        "0.000779,0.000869,0.000876,0.000885,0.000909,0.000933,0.000959", \
				        "0.000942,0.001016,0.001024,0.001029,0.001057,0.001054,0.001118", \
				        "0.001245,0.001346,0.001339,0.001339,0.001352,0.001398,0.001403");
			}
		}
	}

  }


  /******************************************************************************************
   Module          	: TGFF
   Cell Description	: Pos. edge D-Flip-Flop with drive strength X1
  *******************************************************************************************/

  cell (TGFF) {

	ff ("IQ" , "IQN") {
		next_state         	: "D";
		clocked_on         	: "CLK";
		power_down_function	: "(!VDD | VSS)";
	}

	drive_strength	: 1;

	area               	: 0.364500;
	pg_pin(VDD) {
		voltage_name : VDD;
		pg_type      : primary_power;
	}
	pg_pin(VSS) {
		voltage_name : VSS;
		pg_type      : primary_ground;
	}

	leakage_power () {
		related_pg_pin : "VDD";
		value          : 38677.673651;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & !D & !Q";
		value          : 32529.139871;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & !D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & !D & Q";
		value          : 39531.850244;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & !D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & D & !Q";
		value          : 44827.121188;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & D & Q";
		value          : 32527.817561;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & !D & !Q";
		value          : 35180.728034;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & !D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & !D & Q";
		value          : 42173.085130;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & !D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & D & !Q";
		value          : 47472.238986;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & D & Q";
		value          : 35179.408192;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & D & Q";
		value          : 0.000000;
	}

	pin (D) {
		direction		: input;
		input_signal_level		: VDD;
		input_voltage		: default_VDD_VSS_input;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		capacitance		: 0.000250;
		fall_capacitance	: 0.000241;
		rise_capacitance	: 0.000258;

		timing () {

			related_pin        : "CLK";
			timing_type        : hold_rising;
			fall_constraint(Hold_fall_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("-0.003215,-0.008750,-0.010882,-0.014500", \
				        "-0.016081,-0.026072,-0.031311,-0.038456", \
				        "-0.022508,-0.034598,-0.041794,-0.051947", \
				        "-0.032062,-0.046824,-0.056274,-0.070732");
			}
			rise_constraint(Hold_rise_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("-0.002458,-0.002877,-0.003796,-0.005997", \
				        "-0.010347,-0.008935,-0.008762,-0.010157", \
				        "-0.010996,-0.009941,-0.008972,-0.009769", \
				        "-0.008922,-0.008536,-0.006203,-0.006503");
			}
		}

		timing () {

			related_pin        : "CLK";
			timing_type        : setup_rising;
			fall_constraint(Setup_fall_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.011455,0.017344,0.022530,0.031061", \
				        "0.028793,0.034002,0.040971,0.051976", \
				        "0.038354,0.043209,0.051162,0.064016", \
				        "0.052673,0.057417,0.066267,0.081876");
			}
			rise_constraint(Setup_rise_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.010018,0.005569,0.006284,0.008763", \
				        "0.022116,0.015236,0.014488,0.016493", \
				        "0.026374,0.019422,0.017818,0.019522", \
				        "0.029970,0.023481,0.020781,0.021996");
			}
		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!CLK & !Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000348,0.000354,0.000379,0.000435,0.000557,0.000807,0.001317");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000223,0.000227,0.000249,0.000301,0.000417,0.000664,0.001172");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!CLK & Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000348,0.000354,0.000378,0.000434,0.000555,0.000803,0.001311");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000223,0.000228,0.000249,0.000302,0.000419,0.000668,0.001174");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "CLK & !Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000109,0.000123,0.000150,0.000207,0.000324,0.000562,0.001039");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("-0.000036,-0.000025,0.000001,0.000057,0.000174,0.000411,0.000883");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "CLK & Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000109,0.000123,0.000150,0.000206,0.000323,0.000558,0.001034");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("-0.000035,-0.000025,0.000002,0.000058,0.000176,0.000414,0.000889");
			}

		}
	}

	pin (CLK) {
		direction		: input;
		input_signal_level		: VDD;
		input_voltage		: default_VDD_VSS_input;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		clock   		: true;
		capacitance		: 0.000585;
		fall_capacitance	: 0.000584;
		rise_capacitance	: 0.000585;

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!D & !Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000230,0.000226,0.000236,0.000260,0.000312,0.000424,0.000654");
			}
			rise_power(Hidden_power_clock_rise_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("-0.000034,-0.000040,-0.000032,-0.000011,0.000039,0.000148,0.000374");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!D & Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000472,0.000458,0.000474,0.000519,0.000619,0.000826,0.001252");
			}
			rise_power(scalar) {values ("0.0");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "D & !Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000501,0.000499,0.000516,0.000555,0.000637,0.000816,0.001197");
			}
			rise_power(scalar) {values ("0.0");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "D & Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000231,0.000226,0.000236,0.000260,0.000313,0.000424,0.000654");
			}
			rise_power(Hidden_power_clock_rise_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("-0.000034,-0.000040,-0.000032,-0.000011,0.000039,0.000148,0.000374");
			}

		}
	}

	pin (Q) {
		direction		: output;
		output_voltage		: default_VDD_VSS_output;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		max_capacitance		: 0.032234;
		function		: "IQ";
		power_down_function	: "(!VDD | VSS)";

		timing () {

			related_pin        : "CLK";
			timing_type        : rising_edge;
			timing_sense       : non_unate;

			cell_fall(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.010863,0.024351,0.036442,0.060692,0.109168,0.206343,0.399339", \
				        "0.012274,0.025766,0.037860,0.062067,0.110241,0.207951,0.401854", \
				        "0.013570,0.027071,0.039135,0.063372,0.111940,0.208331,0.402692", \
				        "0.015101,0.028664,0.040737,0.064988,0.113563,0.210129,0.403465", \
				        "0.017251,0.030813,0.042874,0.067003,0.115625,0.212327,0.406148", \
				        "0.019743,0.033336,0.045451,0.069593,0.117695,0.214274,0.409528", \
				        "0.021952,0.035683,0.047723,0.071834,0.120087,0.216108,0.409971");
			}
			cell_rise(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.013823,0.030367,0.046244,0.078119,0.141953,0.268115,0.523653", \
				        "0.015458,0.032013,0.047893,0.079730,0.143053,0.271141,0.525330", \
				        "0.017268,0.033811,0.049652,0.081392,0.145229,0.272340,0.528011", \
				        "0.019843,0.036381,0.052268,0.083932,0.147955,0.274124,0.529178", \
				        "0.022711,0.039235,0.055100,0.086745,0.150586,0.277350,0.532854", \
				        "0.025705,0.042284,0.058149,0.089734,0.153514,0.281111,0.535614", \
				        "0.028562,0.045137,0.060975,0.092670,0.155828,0.282652,0.537759");
			}
			fall_transition(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.002856,0.022759,0.044791,0.088319,0.177602,0.351471,0.709248", \
				        "0.002866,0.022691,0.044799,0.088622,0.178022,0.353639,0.703495", \
				        "0.002900,0.022818,0.044630,0.088853,0.175971,0.355265,0.711652", \
				        "0.002961,0.022806,0.044629,0.088728,0.176302,0.354698,0.712110", \
				        "0.003071,0.022746,0.044395,0.087985,0.176338,0.354451,0.711794", \
				        "0.003278,0.022819,0.044537,0.087659,0.175335,0.354285,0.705818", \
				        "0.003532,0.022721,0.044708,0.088865,0.174537,0.351327,0.706575");
			}
			rise_transition(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.003097,0.031593,0.062417,0.123682,0.246447,0.497689,0.991151", \
				        "0.003101,0.031554,0.062416,0.124310,0.248972,0.491032,0.987672", \
				        "0.003082,0.031602,0.061960,0.124910,0.247276,0.496034,0.979176", \
				        "0.003029,0.031526,0.062459,0.124991,0.245331,0.497694,0.992161", \
				        "0.003065,0.031426,0.062302,0.125178,0.247945,0.496950,0.991132", \
				        "0.003100,0.031584,0.062020,0.123123,0.245794,0.492327,0.986083", \
				        "0.003164,0.031572,0.061787,0.123428,0.244487,0.495620,0.987299");
			}
		}

		internal_power () {

			related_pin	         : "CLK";
			related_pg_pin : "VDD";
			fall_power(Power_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.000159,0.000221,0.000222,0.000222,0.000222,0.000222,0.000222", \
				        "0.000146,0.000208,0.000209,0.000209,0.000210,0.000209,0.000209", \
				        "0.000158,0.000219,0.000221,0.000221,0.000221,0.000221,0.000221", \
				        "0.000204,0.000262,0.000264,0.000264,0.000265,0.000264,0.000264", \
				        "0.000307,0.000349,0.000355,0.000356,0.000356,0.000356,0.000355", \
				        "0.000471,0.000543,0.000537,0.000536,0.000537,0.000536,0.000536", \
				        "0.000751,0.000877,0.000899,0.000896,0.000892,0.000893,0.000892");
			}
			rise_power(Power_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.000334,0.000396,0.000402,0.000410,0.000436,0.000468,0.000557", \
				        "0.000332,0.000394,0.000398,0.000411,0.000422,0.000480,0.000574", \
				        "0.000344,0.000406,0.000410,0.000417,0.000444,0.000482,0.000580", \
				        "0.000375,0.000437,0.000441,0.000448,0.000476,0.000509,0.000587", \
				        "0.000457,0.000507,0.000512,0.000518,0.000547,0.000573,0.000677", \
				        "0.000604,0.000669,0.000669,0.000670,0.000691,0.000741,0.000835", \
				        "0.000853,0.000982,0.000990,0.000988,0.000978,0.001009,0.001121");
			}
		}
	}

  }


  /******************************************************************************************
   Module          	: TSPC
   Cell Description	: Pos. edge D-Flip-Flop with drive strength X1
  *******************************************************************************************/

  cell (TSPC) {

	ff ("IQ" , "IQN") {
		next_state         	: "D";
		clocked_on         	: "CLK";
		power_down_function	: "(!VDD | VSS)";
	}

	drive_strength	: 1;

	area               	: 0.364500;
	pg_pin(VDD) {
		voltage_name : VDD;
		pg_type      : primary_power;
	}
	pg_pin(VSS) {
		voltage_name : VSS;
		pg_type      : primary_ground;
	}

	leakage_power () {
		related_pg_pin : "VDD";
		value          : 59302.571783;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & !D & !Q";
		value          : 72750.750099;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & !D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & !D & Q";
		value          : 72750.750099;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & !D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & D & !Q";
		value          : 73333.679271;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & D & Q";
		value          : 73333.679271;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & !D & !Q";
		value          : 19074.179715;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & !D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & !D & Q";
		value          : 19074.179715;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & !D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & D & !Q";
		value          : 72051.678043;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & D & Q";
		value          : 72051.678049;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & D & Q";
		value          : 0.000000;
	}

	char_settings("spice_measure_template") {
		worst_case_settling_time : "1e-08";
	}

	pin (D) {
		direction		: input;
		input_signal_level		: VDD;
		input_voltage		: default_VDD_VSS_input;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		capacitance		: 0.000418;
		fall_capacitance	: 0.000409;
		rise_capacitance	: 0.000427;

		timing () {

			related_pin        : "CLK";
			timing_type        : hold_rising;
			fall_constraint(Hold_fall_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("-0.004248,-0.006312,0.003147,0.030852", \
				        "-0.015144,-0.017313,-0.008274,0.020096", \
				        "-0.027835,-0.032094,-0.027642,-0.003907", \
				        "-0.047881,-0.058105,-0.061847,-0.050106");
			}
			rise_constraint(Hold_rise_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.006471,0.013270,0.016531,0.027262", \
				        "0.016632,0.022856,0.023600,0.030493", \
				        "0.032993,0.039668,0.038575,0.042258", \
				        "0.066587,0.075253,0.071194,0.070098");
			}
		}

		timing () {

			related_pin        : "CLK";
			timing_type        : setup_rising;
			fall_constraint(Setup_fall_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.012740,0.020885,0.024507,0.029931", \
				        "0.029803,0.033813,0.037960,0.043595", \
				        "0.043678,0.046783,0.052113,0.059057", \
				        "0.069496,0.074428,0.077693,0.086984");
			}
			rise_constraint(Setup_rise_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.000016,-0.002442,-0.002975,-0.024295", \
				        "0.000156,-0.006221,-0.008652,-0.027506", \
				        "-0.005787,-0.015768,-0.021416,-0.039315", \
				        "-0.020043,-0.036791,-0.050356,-0.065662");
			}
		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!CLK & !Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000247,0.000232,0.000245,0.000286,0.000386,0.000599,0.001036");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("-0.000011,-0.000018,-0.000004,0.000037,0.000133,0.000344,0.000778");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!CLK & Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000236,0.000222,0.000234,0.000275,0.000376,0.000588,0.001025");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("-0.000036,-0.000043,-0.000029,0.000012,0.000108,0.000319,0.000754");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "CLK & !Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000592,0.000514,0.000499,0.000495,0.000505,0.000531,0.000594");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("-0.000333,-0.000335,-0.000331,-0.000324,-0.000316,-0.000306,-0.000295");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "CLK & Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000703,0.000595,0.000570,0.000554,0.000554,0.000575,0.000636");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("-0.000401,-0.000408,-0.000406,-0.000404,-0.000400,-0.000394,-0.000386");
			}

		}
	}

	pin (CLK) {
		direction		: input;
		input_signal_level		: VDD;
		input_voltage		: default_VDD_VSS_input;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		clock   		: true;
		capacitance		: 0.000770;
		fall_capacitance	: 0.000744;
		rise_capacitance	: 0.000797;

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!D & !Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000341,0.000332,0.000339,0.000366,0.000429,0.000637,0.003310");
			}
			rise_power(Hidden_power_clock_rise_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000248,0.000210,0.000184,0.000191,0.000278,0.000527,0.000929");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!D & Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000364,0.000355,0.000366,0.000418,0.000901,0.008010,0.007573");
			}
			rise_power(scalar) {values ("0.0");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "D & !Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000229,0.000225,0.000231,0.000247,0.000336,0.005993,0.012867");
			}
			rise_power(scalar) {values ("0.0");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "D & Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("-0.000230,-0.000220,-0.000207,-0.000189,-0.000176,-0.000164,-0.000152");
			}
			rise_power(Hidden_power_clock_rise_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("-0.000137,-0.000132,-0.000126,-0.000121,-0.000118,-0.000114,-0.000108");
			}

		}
	}

	pin (Q) {
		direction		: output;
		output_voltage		: default_VDD_VSS_output;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		max_capacitance		: 0.031779;
		function		: "IQ";
		power_down_function	: "(!VDD | VSS)";

		timing () {

			related_pin        : "CLK";
			timing_type        : rising_edge;
			timing_sense       : non_unate;

			cell_fall(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.019331,0.032499,0.044579,0.068671,0.116844,0.212707,0.405776", \
				        "0.020863,0.034057,0.046131,0.070218,0.118207,0.214652,0.407145", \
				        "0.022130,0.035315,0.047389,0.071450,0.119623,0.215325,0.408228", \
				        "0.023889,0.037136,0.049157,0.073171,0.121277,0.217551,0.408866", \
				        "0.026625,0.039781,0.051828,0.075863,0.123913,0.219686,0.412100", \
				        "0.030543,0.043913,0.055952,0.079779,0.127694,0.223567,0.416062", \
				        "0.035253,0.048879,0.061030,0.085051,0.132854,0.228355,0.420399");
			}
			cell_rise(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.011070,0.028172,0.044178,0.076224,0.139977,0.267783,0.523997", \
				        "0.012689,0.029828,0.045829,0.077619,0.141889,0.269504,0.523353", \
				        "0.014473,0.031559,0.047581,0.079470,0.143500,0.271456,0.525945", \
				        "0.016534,0.033872,0.049911,0.081819,0.145879,0.273641,0.527460", \
				        "0.017563,0.035338,0.051452,0.083345,0.147498,0.274648,0.531284", \
				        "0.014404,0.032545,0.048679,0.080566,0.144109,0.272206,0.528327", \
				        "-0.005117,0.014913,0.030409,0.061992,0.125162,0.251876,0.507280");
			}
			fall_transition(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.004705,0.024717,0.046593,0.090862,0.177748,0.356072,0.707732", \
				        "0.004724,0.024575,0.046595,0.090133,0.179294,0.354997,0.708748", \
				        "0.004738,0.024728,0.046574,0.090875,0.177853,0.355821,0.709018", \
				        "0.004832,0.024678,0.046241,0.090559,0.179308,0.353036,0.709488", \
				        "0.004761,0.024432,0.046204,0.090609,0.177709,0.355124,0.709727", \
				        "0.004967,0.024591,0.046406,0.089431,0.177868,0.352940,0.707528", \
				        "0.005372,0.024899,0.046278,0.090428,0.176452,0.353642,0.704395");
			}
			rise_transition(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.005756,0.034564,0.064707,0.126480,0.252305,0.501949,0.986044", \
				        "0.005782,0.034377,0.065683,0.128376,0.252245,0.498335,1.001872", \
				        "0.005862,0.034503,0.065555,0.127977,0.252756,0.496216,0.999131", \
				        "0.006671,0.034581,0.065242,0.127771,0.252589,0.497963,1.001944", \
				        "0.007901,0.035186,0.065132,0.127025,0.249730,0.502713,0.989100", \
				        "0.010314,0.035880,0.065755,0.126283,0.251711,0.500618,0.985429", \
				        "0.016542,0.039167,0.066562,0.127927,0.249067,0.495870,0.990483");
			}
		}

		internal_power () {

			related_pin	         : "CLK";
			related_pg_pin : "VDD";
			fall_power(Power_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.000297,0.000351,0.000352,0.000353,0.000354,0.000354,0.000354", \
				        "0.000268,0.000323,0.000325,0.000326,0.000327,0.000327,0.000326", \
				        "0.000260,0.000314,0.000317,0.000318,0.000318,0.000319,0.000318", \
				        "0.000268,0.000324,0.000325,0.000326,0.000326,0.000326,0.000325", \
				        "0.000327,0.000380,0.000382,0.000378,0.000382,0.000377,0.000376", \
				        "0.000448,0.000514,0.000511,0.000512,0.000511,0.000508,0.000508", \
				        "0.000645,0.000764,0.000780,0.000777,0.000777,0.000773,0.000767");
			}
			rise_power(Power_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.000120,0.000149,0.000153,0.000164,0.000186,0.000214,0.000291", \
				        "0.000108,0.000138,0.000142,0.000149,0.000174,0.000209,0.000276", \
				        "0.000104,0.000132,0.000135,0.000143,0.000166,0.000206,0.000284", \
				        "0.000105,0.000125,0.000128,0.000139,0.000162,0.000200,0.000270", \
				        "0.000120,0.000128,0.000127,0.000141,0.000163,0.000186,0.000280", \
				        "0.000148,0.000147,0.000142,0.000139,0.000154,0.000194,0.000270", \
				        "0.000237,0.000198,0.000172,0.000150,0.000129,0.000143,0.000191");
			}
		}
	}

  }


  /******************************************************************************************
   Module          	: TSPC_M1
   Cell Description	: Pos. edge D-Flip-Flop with drive strength X1
  *******************************************************************************************/

  cell (TSPC_M1) {

	ff ("IQ" , "IQN") {
		next_state         	: "D";
		clocked_on         	: "CLK";
		power_down_function	: "(!VDD | VSS)";
	}

	drive_strength	: 1;

	area               	: 0.364500;
	pg_pin(VDD) {
		voltage_name : VDD;
		pg_type      : primary_power;
	}
	pg_pin(VSS) {
		voltage_name : VSS;
		pg_type      : primary_ground;
	}

	leakage_power () {
		related_pg_pin : "VDD";
		value          : 59304.169329;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & !D & !Q";
		value          : 72755.380895;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & !D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & !D & Q";
		value          : 72755.380895;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & !D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & D & !Q";
		value          : 73335.611185;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & D & Q";
		value          : 73335.611179;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & !D & !Q";
		value          : 19074.187053;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & !D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & !D & Q";
		value          : 19074.187053;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & !D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & D & !Q";
		value          : 72051.498184;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & D & Q";
		value          : 72051.498184;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & D & Q";
		value          : 0.000000;
	}

	char_settings("spice_measure_template") {
		worst_case_settling_time : "1e-08";
	}

	pin (D) {
		direction		: input;
		input_signal_level		: VDD;
		input_voltage		: default_VDD_VSS_input;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		capacitance		: 0.000423;
		fall_capacitance	: 0.000412;
		rise_capacitance	: 0.000434;

		timing () {

			related_pin        : "CLK";
			timing_type        : hold_rising;
			fall_constraint(Hold_fall_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("-0.003361,-0.002860,0.007211,0.034993", \
				        "-0.013609,-0.014439,-0.004841,0.023577", \
				        "-0.026332,-0.030373,-0.025115,-0.001520", \
				        "-0.044878,-0.056143,-0.060330,-0.048825");
			}
			rise_constraint(Hold_rise_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.006953,0.013978,0.017786,0.028846", \
				        "0.017514,0.024303,0.025342,0.033708", \
				        "0.034195,0.041616,0.040864,0.046612", \
				        "0.068359,0.078023,0.074199,0.074947");
			}
		}

		timing () {

			related_pin        : "CLK";
			timing_type        : setup_rising;
			fall_constraint(Setup_fall_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.010905,0.018519,0.021311,0.025973", \
				        "0.027268,0.031197,0.034597,0.039529", \
				        "0.040844,0.044180,0.048851,0.055051", \
				        "0.066840,0.073184,0.074750,0.082898");
			}
			rise_constraint(Setup_rise_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("-0.000450,-0.002633,0.011326,-0.025576", \
				        "-0.002122,-0.007055,-0.010763,-0.030016", \
				        "-0.009115,-0.017444,-0.028302,-0.042510", \
				        "-0.022008,-0.040181,-0.055420,-0.070004");
			}
		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!CLK & !Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000239,0.000225,0.000238,0.000280,0.000382,0.000595,0.001032");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("-0.000060,-0.000067,-0.000052,-0.000010,0.000088,0.000302,0.000738");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!CLK & Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000226,0.000212,0.000225,0.000268,0.000369,0.000583,0.001020");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("-0.000077,-0.000085,-0.000070,-0.000027,0.000071,0.000284,0.000721");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "CLK & !Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000535,0.000485,0.000476,0.000479,0.000491,0.000521,0.000588");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("-0.000371,-0.000371,-0.000364,-0.000354,-0.000344,-0.000331,-0.000316");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "CLK & Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000638,0.000559,0.000542,0.000531,0.000536,0.000559,0.000622");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("-0.000443,-0.000449,-0.000446,-0.000442,-0.000436,-0.000429,-0.000419");
			}

		}
	}

	pin (CLK) {
		direction		: input;
		input_signal_level		: VDD;
		input_voltage		: default_VDD_VSS_input;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		clock   		: true;
		capacitance		: 0.000744;
		fall_capacitance	: 0.000721;
		rise_capacitance	: 0.000767;

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!D & !Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000320,0.000310,0.000315,0.000335,0.000388,0.000549,0.002304");
			}
			rise_power(Hidden_power_clock_rise_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000272,0.000236,0.000210,0.000219,0.000309,0.000557,0.000939");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!D & Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000354,0.000351,0.000357,0.000377,0.000490,0.001126,0.003527");
			}
			rise_power(scalar) {values ("0.0");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "D & !Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000201,0.000198,0.000200,0.000208,0.000257,0.003982,0.015518");
			}
			rise_power(scalar) {values ("0.0");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "D & Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("-0.000271,-0.000249,-0.000223,-0.000198,-0.000184,-0.000172,-0.000160");
			}
			rise_power(Hidden_power_clock_rise_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("-0.000140,-0.000135,-0.000130,-0.000125,-0.000123,-0.000118,-0.000112");
			}

		}
	}

	pin (Q) {
		direction		: output;
		output_voltage		: default_VDD_VSS_output;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		max_capacitance		: 0.031939;
		function		: "IQ";
		power_down_function	: "(!VDD | VSS)";

		timing () {

			related_pin        : "CLK";
			timing_type        : rising_edge;
			timing_sense       : non_unate;

			cell_fall(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.019258,0.032433,0.044505,0.068574,0.116843,0.212974,0.405525", \
				        "0.020830,0.034011,0.046063,0.070162,0.118274,0.214708,0.406317", \
				        "0.022107,0.035273,0.047358,0.071445,0.119594,0.215447,0.408452", \
				        "0.023922,0.037130,0.049201,0.073164,0.121355,0.217606,0.409239", \
				        "0.026577,0.039766,0.051840,0.075892,0.123988,0.219898,0.412199", \
				        "0.030429,0.043795,0.055884,0.079791,0.127795,0.223877,0.415533", \
				        "0.035093,0.048696,0.060855,0.084937,0.132862,0.228605,0.420814");
			}
			cell_rise(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.010512,0.027518,0.043494,0.075354,0.139021,0.267075,0.521819", \
				        "0.012108,0.029149,0.045136,0.076984,0.140766,0.268674,0.523235", \
				        "0.013845,0.030829,0.046812,0.078584,0.142665,0.270174,0.523860", \
				        "0.015771,0.033001,0.049005,0.080702,0.145006,0.271713,0.525961", \
				        "0.016765,0.034309,0.050285,0.082063,0.145984,0.273565,0.529279", \
				        "0.013565,0.031707,0.047606,0.079505,0.142963,0.269987,0.526166", \
				        "-0.004916,0.014877,0.030424,0.061733,0.125038,0.251559,0.504912");
			}
			fall_transition(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.004657,0.024668,0.046400,0.090740,0.178543,0.354514,0.709233", \
				        "0.004655,0.024595,0.046322,0.090283,0.179156,0.353156,0.708707", \
				        "0.004704,0.024671,0.046552,0.090752,0.177668,0.355741,0.706768", \
				        "0.004794,0.024689,0.046450,0.090568,0.179052,0.352621,0.709154", \
				        "0.004728,0.024480,0.046179,0.090566,0.177813,0.354480,0.709177", \
				        "0.004928,0.024622,0.046360,0.089438,0.178199,0.352421,0.707691", \
				        "0.005402,0.024903,0.046469,0.090191,0.176377,0.352596,0.707818");
			}
			rise_transition(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.005689,0.034276,0.065365,0.127344,0.252053,0.492806,0.989387", \
				        "0.005733,0.034343,0.065356,0.127466,0.251947,0.492773,0.992100", \
				        "0.005843,0.034294,0.065507,0.127927,0.251462,0.495973,0.997406", \
				        "0.006610,0.034491,0.065360,0.128007,0.250089,0.500300,0.997746", \
				        "0.007907,0.034949,0.065170,0.127315,0.251025,0.499534,0.980879", \
				        "0.010271,0.035617,0.065374,0.126114,0.250225,0.500744,0.990238", \
				        "0.015876,0.038676,0.066086,0.127910,0.247841,0.494370,0.999255");
			}
		}

		internal_power () {

			related_pin	         : "CLK";
			related_pg_pin : "VDD";
			fall_power(Power_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.000296,0.000351,0.000353,0.000354,0.000355,0.000355,0.000355", \
				        "0.000269,0.000324,0.000327,0.000328,0.000329,0.000329,0.000329", \
				        "0.000262,0.000317,0.000319,0.000320,0.000321,0.000322,0.000321", \
				        "0.000266,0.000326,0.000325,0.000329,0.000330,0.000330,0.000329", \
				        "0.000319,0.000375,0.000379,0.000382,0.000382,0.000378,0.000380", \
				        "0.000436,0.000509,0.000505,0.000512,0.000510,0.000506,0.000503", \
				        "0.000626,0.000748,0.000768,0.000767,0.000769,0.000767,0.000761");
			}
			rise_power(Power_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.000121,0.000150,0.000152,0.000164,0.000177,0.000223,0.000304", \
				        "0.000108,0.000138,0.000140,0.000153,0.000170,0.000216,0.000303", \
				        "0.000104,0.000131,0.000135,0.000146,0.000169,0.000211,0.000290", \
				        "0.000106,0.000126,0.000131,0.000139,0.000168,0.000205,0.000254", \
				        "0.000121,0.000130,0.000135,0.000142,0.000166,0.000202,0.000289", \
				        "0.000151,0.000149,0.000147,0.000141,0.000165,0.000198,0.000283", \
				        "0.000225,0.000190,0.000163,0.000147,0.000145,0.000129,0.000164");
			}
		}
	}

  }

}
/*
* End of file
*/
