-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
-- Date        : Thu Jul 30 15:29:50 2020
-- Host        : DESKTOP-QP78JRD running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               c:/Users/10739/Desktop/final.srcs/sources_1/ip/Picture_B_Rom/Picture_B_Rom_sim_netlist.vhdl
-- Design      : Picture_B_Rom
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7s15ftgb196-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Picture_B_Rom_bindec is
  port (
    ena_array : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Picture_B_Rom_bindec : entity is "bindec";
end Picture_B_Rom_bindec;

architecture STRUCTURE of Picture_B_Rom_bindec is
begin
\ENOUT_inferred__3/i_\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => addra(1),
      I1 => addra(0),
      I2 => addra(2),
      I3 => ena,
      O => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Picture_B_Rom_blk_mem_gen_mux is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 2 downto 0 );
    clka : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Picture_B_Rom_blk_mem_gen_mux : entity is "blk_mem_gen_mux";
end Picture_B_Rom_blk_mem_gen_mux;

architecture STRUCTURE of Picture_B_Rom_blk_mem_gen_mux is
  signal sel_pipe : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sel_pipe_d1 : STD_LOGIC_VECTOR ( 2 downto 0 );
begin
\douta[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(0),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]\(0),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_0\(0),
      O => douta(0)
    );
\douta[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(1),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]\(1),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_0\(1),
      O => douta(1)
    );
\douta[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(2),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]\(2),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_0\(2),
      O => douta(2)
    );
\douta[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(3),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]\(3),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_0\(3),
      O => douta(3)
    );
\douta[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(4),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]\(4),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_0\(4),
      O => douta(4)
    );
\douta[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(5),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]\(5),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_0\(5),
      O => douta(5)
    );
\douta[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(6),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]\(6),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_0\(6),
      O => douta(6)
    );
\douta[7]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(7),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]\(7),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_0\(7),
      O => douta(7)
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => sel_pipe(0),
      Q => sel_pipe_d1(0),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => sel_pipe(1),
      Q => sel_pipe_d1(1),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => sel_pipe(2),
      Q => sel_pipe_d1(2),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => addra(0),
      Q => sel_pipe(0),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => addra(1),
      Q => sel_pipe(1),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => addra(2),
      Q => sel_pipe(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Picture_B_Rom_blk_mem_gen_prim_wrapper_init is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Picture_B_Rom_blk_mem_gen_prim_wrapper_init : entity is "blk_mem_gen_prim_wrapper_init";
end Picture_B_Rom_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of Picture_B_Rom_blk_mem_gen_prim_wrapper_init is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"BEBCBEBFBEBEBCBBB5B3B2B2B5BDBDB6B2AEB5B8B4B1B2B0ADA69FA0A6A7AAB2",
      INIT_01 => X"1E26252425221F202629272B2B33526B56768B90AFBBC1BFC2C5CACCC3BEBFC3",
      INIT_02 => X"7D685D5D4D38373537353331312F2D2B30302026261A3724242122221E1D2121",
      INIT_03 => X"C1BDBAB6B2B5BABCBBBBBEB9B7B8BDB9AAA2A8B3B0B3B1ADA9A5A6AAA8A59E92",
      INIT_04 => X"23222020252B2525252A40594B667F87A6B6BDBEBFC2C8CAC3C0C0C1BEBDC0C3",
      INIT_05 => X"6C5B4B4F494D4B4139353533302E2F2B181C37262220202A292020231F202324",
      INIT_06 => X"A0A0A4A49EA0AAB8B6B7BABDB2A6A7AEB2B8B7B5B6B4AAA2ACACA9A19089766C",
      INIT_07 => X"212C262221212E413F52708099AEB8BCBDC0C4C5C2C1C0C0C1BFC1C2C0BCB7B2",
      INIT_08 => X"777E7C6748332E3435332B28251C1E452426202125292A26241D21252023251E",
      INIT_09 => X"8F99A8B8BCBBBCC0BAACA29FA4B3C0BDB7B2B0B1B0B1B1ACA69D918583807777",
      INIT_0A => X"1F1F26333540617288A2B1B8BBBEC2C2C1C2C0BFC3C1C0C2C1BEBCB9A99A908C",
      INIT_0B => X"6D4837393635302E29251C3C28282A26242D2F2C2C2122262124262221292824",
      INIT_0C => X"BEC0C4C6C4BDB8B5ADB4BABDBAB5B3B4B1B3B3B0AEA5A79E969EA19C9DA0A091",
      INIT_0D => X"2E334E627498ACB1B5B9BFC3C4C2C0BDC0BABABCBDBDC0C4BCB4B1B5B4B6BAC2",
      INIT_0E => X"443B3634272E2C324A2E2A2A262A282F302825272524242422262B272021262A",
      INIT_0F => X"C2C2C1BDB9B6B9BEBEBAB5B4B0B1B1AFADAEB2AEAFB0ABAEB0ACAAA995755749",
      INIT_10 => X"6593ADB1AEB4BCC3C7C9C3BFBBB3B0B2B4B7BDC4C4BEBAC0C5C5C4C2BEBFC1C2",
      INIT_11 => X"413C455B7C5D4F412F29232C2E2A25252725242724232B29202326262E2F4054",
      INIT_12 => X"BAB7B8BCBEBDBBBBA8AAAAA9AAACABABB0AFAAAEAAA9A8ABAA9F8B7B65533E40",
      INIT_13 => X"ADB1BAC5CACCC8C3BEB2ADB0B2B4BBC3BDBBBDC0C4C5C6C5BFBDBFC1C3C0BCB8",
      INIT_14 => X"9B886A4F382C2D312D2A26262628282924232C2A232628292F323B485788B1B5",
      INIT_15 => X"BDBDBBB89B9FA3A3A19F9CA0A3A5A8A6A7ABABA9A7A6A29C9C867069697391A3",
      INIT_16 => X"CBCDCCC6BFB2ADAEB0B0B9C1C0BDBCBEC3C6C6C2BEBEBFC0BDB5B0B2B9B6B6BA",
      INIT_17 => X"4A2324302E2B282A27282A2C24232A28282C2A2F2A353942487DB0B8B2B3BAC3",
      INIT_18 => X"898E93949497939599979A98A0A3A5A5A3A3A3A19E9C9F9A9FA3B0ABA2A07F69",
      INIT_19 => X"C3B6AFAFB1AEB3BDC1BCBDBEC1C6C5C4C1BDBDB9B0ADAEACAFB7B9BDBCBCBCB7",
      INIT_1A => X"2E2A2B292A282D2D2B212E2A2D303231313234414179B5C3BAA1BEBFCDD0CDC8",
      INIT_1B => X"8C8B8A8A8B8C909090989B9B9A9B9997999B9FA4A8A8A8A9A7A090856026162A",
      INIT_1C => X"B5AFB1BBC1C1BEBEC4C1BDC7C0BBBAB4AFADACAFAFB8B9BBBDBDBCB682818385",
      INIT_1D => X"2D282C292A232E30313336333536373C3B79B2B9A4879AC1C7D0C9CEC4BAAFB1",
      INIT_1E => X"868788898A8A8D8E90909090909194989D9FA1A1A2A196876D381C2C2D2A2D2B",
      INIT_1F => X"C3C1BFBFC3C0BBC2C1BAB9B2ADAEADAFAEB7B5B5B9BBBDBE807E7D7D88888887",
      INIT_20 => X"2B292B36313337323335383B3879B2B29F844F88B7C4C9C7C4C8BEBBBEB8BBC5",
      INIT_21 => X"858180828586868887898A8D8F9294969495968A78502B2B302A2D2B2D2C312F",
      INIT_22 => X"BDC0BCB8B8B2B4BBB5B0B3B1B2B9B6B5B9BABCBE89868381888A8B8885868887",
      INIT_23 => X"3435363535343A3D3675AEB0A6995D5D93A1A9B2BFCAC2BEBFBBBCB9BDBABBBB",
      INIT_24 => X"81838181838382838486858688858B887A6045393A33322D2D2C34342D312936",
      INIT_25 => X"9DA6A6B6C1BABCB8BCBBB4B6BEBFC1C38B88858286898B89868689898583807E",
      INIT_26 => X"3A363B3A3271A9ACAFABA8A0A48990ADC4C9C3C3BEB9B5A79599A4AAADAAA09A",
      INIT_27 => X"807F7C7D7D7D7A797976757B7A706A6158504A3D37353E3E3B43323634323335",
      INIT_28 => X"BBBFC2C2C1B4A8ACB9C1C6C98C8B8986828689868284888683827F7A7B7F7F7B",
      INIT_29 => X"3176A9AAA8AEB5AC988EA1BCC8C9C7B99F8C81767273757174706A778C9D919C",
      INIT_2A => X"7474716D6F6F646A76706F6E716C6E655E534E4249513E3A3A3637373A393C35",
      INIT_2B => X"B6A89DA3ACB0B8BA8788868481838685817F828382827C7777797C7D7B797674",
      INIT_2C => X"A8A6AFA4898990B4C4C4BA957269696F696D6D6B7071728294A0938EA9BEC1C5",
      INIT_2D => X"5F635B5D6C6A64666B646A6D72716E5F595E5546433D3C32393B403C3777A7AA",
      INIT_2E => X"96909392878887857E8083837F7D7E7F817E7A7877787B7E7A746E6D6E6D6A65",
      INIT_2F => X"827B9AB4BEC3B990797E7C7F878B929393989898A4A9AA99A4C1BFB89F929097",
      INIT_30 => X"646A5F5E5F55555B6770766C555B60565350503E3B3E47473E7096A0A6A3A09C",
      INIT_31 => X"838483817C7A7E807C7878797C7674767573747A7A7168656667655F615E5E5B",
      INIT_32 => X"C1CAC0A49DA2A8ABA8A5ACB5B7AFA3A4AEA1A8B3C3C3BD987A7F748682848480",
      INIT_33 => X"5B473F444E56635A455054505C50554A444D4D49536B7C868E92868175759DBB",
      INIT_34 => X"7E7A7679797472756F7170707374706F786F6568635E6360625B5F5A57636056",
      INIT_35 => X"A5B8C0BFB5ACB3C4C3B5AAA5B3A9A6B5D2C5B77F6B6B66442E373C4884868584",
      INIT_36 => X"3F3F453E45494E454440434B4B514649515C646E8072767A6A719CBBC1CACDAF",
      INIT_37 => X"73726E6C6C6F6F6E7072726E6870665E63625D5A5E5C5A5C595A5E564E383534",
      INIT_38 => X"B3A9B2C3C1B6B2AAB2AFA5B4C9BFBA7E9FA4943B211F27307D7E7E7C7B797572",
      INIT_39 => X"404046444A47403D473D36484C414E557172868368729EB9C3C8CAA9AAC6C8C1",
      INIT_3A => X"63686F717274706664676F5960675C5D5E5E595C5954575546322E3135383B35",
      INIT_3B => X"A8A6AFADA9A39DB2BFC1B37EB2ACA530435A5932797B7D7F7B7A746C6E6F6A65",
      INIT_3C => X"49424C463F412A283E3F3F3E4F5C6B7C6F6D95B3C2CCC6A5ABBEBFBCA6A5AAAE",
      INIT_3D => X"73757063635F63685A6660615F5B5B5451504C524534293129353C2F3C494B46",
      INIT_3E => X"AFABA4B4B5BC9C8EBCAA9730586E792F7878797A7978726B696B69665C606A71",
      INIT_3F => X"433F32222B32393F4B4E4B5A63698BA9BBCBC7AAA0A1A6A49CA2A29D9B9EA7AD",
      INIT_40 => X"61605663665A685C5C59584F4D4D474C503F312E242D462C354D4D4741414844",
      INIT_41 => X"BEBF939DB4AB8E2C55696628747373747675706A67666668615C636A6D707068",
      INIT_42 => X"44353047444A514F505D7595B4C1C0A99DA0ADA5A3A5A3A4A5A4A5AAB5B6ACB7",
      INIT_43 => X"6460615F595A514E4C4647445E483C27242950333B4741403B47353131353633",
      INIT_44 => X"A79C882741744D3472706F6F70706C6966636369675F6065696B6C6965645950",
      INIT_45 => X"4449555A544D6189A0B3BBA1959FA79D9C9FA2A8A8A7ABADB5B3A5A9BDBD988F",
      INIT_46 => X"5D574F504F484A455E4B462F29344E3C4045454143382B30282E3E3A413A474E",
      INIT_47 => X"3B4F423F706B68686B6B6A676360606365625F616667656263645D554E6C5E63",
      INIT_48 => X"5A4B4D5D7993966A5F76868F898D8D887C767D7F7D796B7AB1BD975A53584F43",
      INIT_49 => X"4E4D4A4E5F5A59503C4E4A46454A4E445024303A2F3138363F36453F4B564F54",
      INIT_4A => X"706C6866666A686662605E5D62635F5C6163615F5959655C4F576F546452504E",
      INIT_4B => X"5560504555697C8B8A6F7D807C83988B8C9B909FC1BEA57C7979707C7471846E",
      INIT_4C => X"676D6D6E65645241444841553F2C2E362F373C3D38393C37495250525D52454C",
      INIT_4D => X"626464626264636060605F5C5E615F5B5756545F6153596E5B594F4B4C4C585B",
      INIT_4E => X"536072788197A399929AA9A894B48CA8C2C3BB9D9D9D99AEB8B7B99C6D6F6B67",
      INIT_4F => X"6E6A58433D3D3F42523E3935343C4C3D2F42413A3C53534C57564643454B4848",
      INIT_50 => X"626261605B5B615F56585D58565252505C6151526B5A524B5159686C74797A6E",
      INIT_51 => X"446E85837E8494B8B9C6BDBCC3BFBDB7AAB5B8C0BDB8BAB270716D6965636262",
      INIT_52 => X"38414C3650513C474045563A3542443F464A473D454E4B494E453D3D3C3C3D3A",
      INIT_53 => X"63585A5E59565653575B5253535A61515B685C4455607B7B787E7C796B6C5945",
      INIT_54 => X"5D696182B7BDB9BEB4BFBFC6CACAC4BEBCBAB7B661666B6D6F6A6462615F6064",
      INIT_55 => X"65604D5A4C4B3C373A3C444C5437333A3B4349494D473935382F2B3337374B4D",
      INIT_56 => X"5557575959575B574F52575D48646550526A7F837C77828870696351484F3A5A",
      INIT_57 => X"50B2AFA6AEB0B4BBBFBEBBB2B1B2ACB05E5E5F60676A6C6B665E5A5A5A5D5B55",
      INIT_58 => X"525036474848484E502A293334393D413C4039312D2228404749403D413B5543",
      INIT_59 => X"535A5C5B5C57515E5D4C6E5E6068878A86778E8D876B736C616F3E6D79734F64",
      INIT_5A => X"B1B0BBB6ADAEB5B3B7BBB8BD5B5A5A5C6A656060686E6C67615C5551514D4B4E",
      INIT_5B => X"4C48463B402E28232632373F3E3B382C211C2435504950382F3E5B4E4286C0B7",
      INIT_5C => X"58555A51636262765C6A8A9591808B94997E7F85857C77857486706451474748",
      INIT_5D => X"BBB8C0C1C0C3C1C562626265656A6C696A6E7274757172706D6B61544C54545A",
      INIT_5E => X"33302A171B2B2F3C4D443B2D221F1C20554B503D3644575C557CBFC0ADBDC7C6",
      INIT_5F => X"53766A7365669199958F89A0A29A8D9A92858C98928C8A645A49584E56514E44",
      INIT_60 => X"C5C9C8C8605952525E6468655E595A5B5A555C6464646B727064655A4E535150",
      INIT_61 => X"1525283546484438302A201F383839363741454E596E4B262132A7CBBCB7BEC3",
      INIT_62 => X"726D949A948E8BA2A7A6999E9F95A399A29D966C6A5D5A5D493C18162A272313",
      INIT_63 => X"65615E625F5D5C5D5D58555757525053564F4E5A61676068715D4A4D4F667E6D",
      INIT_64 => X"434E433D3632291E2329292B292C222A373A352B313253C6BDBDC2C3C3C8CBC8",
      INIT_65 => X"9D9596A5B0A89E9FA3A3A8B1B0B1917E625F66400D16191C1A152018101A1F26",
      INIT_66 => X"5B5A5C5D5C5954525354535255534E4B4B4B5D675D5B5C54505D7F84757895A4",
      INIT_67 => X"3D3E39281B1E2B2A292C32363C3E2F26323662C3BABBBEBFBFC5C8C46C696460",
      INIT_68 => X"B5A9A1A6A5AFB1B5B8B695805965631B575750424235171E171715213F4A4740",
      INIT_69 => X"5A58555350504F50555653504D50494758645D55556078887E7A9AA3A19799AB",
      INIT_6A => X"27232B282E323B3D4846373B352F9FC2B8B6B6B8BAC1C7C669686664615E5E5B",
      INIT_6B => X"AEB7B7BCBEBA9B7A5B524162483C3A353632341718201A243A41413F39484B40",
      INIT_6C => X"4F514F4D5054585C56575958534B5267606C808B807895A1A19397ACB2A6A4AF",
      INIT_6D => X"363940495C51403B3588CABAB5B1AFB0B1B8C3C8666665645E5E5D5B5B5A5652",
      INIT_6E => X"BEBBA36D6541502A190C030606243331151C182743383B3A42485144302B2725",
      INIT_6F => X"575757545254504D505A6166686B8085818194A5A28C95AFAEA7ACB3B8BBBCC0",
      INIT_70 => X"904A494096B2BCBAB0B1ADA8ACB8C5C9686765635E5D5B5A5B5955504C515354",
      INIT_71 => X"5D56301A0C1A1217080D2E3D1D1916274630433D46364139302C242B30374055",
      INIT_72 => X"53555050585353616A6C81847D7D96ADA58F9FB7ADA9B5BAC1C1C0C3BFBBA86F",
      INIT_73 => X"525B7085909FA8A7ABBAC4C56A686560615F5D5A59565453514E4E505457534D",
      INIT_74 => X"1A28241B1811142C1F10082B3E2F38443E3732343A3025302C35414C4D4F3C47",
      INIT_75 => X"4B4855676E6E78817C7C9CA9938DA7BBB0B0BEBEC0C7C4C3C3B9AB835155150F",
      INIT_76 => X"6863637189A3B7C46B69656058595B5A59545453534F4B49484C5150494A4E4E",
      INIT_77 => X"1B1212281F0C0F303D2F2A423F513E3A3D342A2D30364141463D2D282C3C6062",
      INIT_78 => X"656B797F7B83A5AA9A9DAEB2A9AFBFC1C0C5C7C1C0B6B0986E4C1A13181B1A1E",
      INIT_79 => X"4E56769D6B6A686758545255595654524E50514C4545494B4D4B53554E4D565B",
      INIT_7A => X"19120C35332E383A454C4A42373E342A312F3939473C322826262F51473D3B48",
      INIT_7B => X"778FA79F94A3B5BBBBC0C5C4C1BFC5C0BBB3B59F7446300C1622181A25841020",
      INIT_7C => X"6466686A68594C4E5657555256524E4B48494844464C505352474758656D8078",
      INIT_7D => X"2C413841444E5446383A382D332E2D2428292626272E30363A42453C31394255",
      INIT_7E => X"A2AFBCB9C0BEC2C1C0C2C4C2B6B1B0A27E393810101E241933A9211E240F1138",
      INIT_7F => X"65635E57535255555859544F4D4946484951504F524B4854646F7E768192A3A4",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => ena,
      I1 => addra(12),
      I2 => addra(13),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Picture_B_Rom_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Picture_B_Rom_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \Picture_B_Rom_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \Picture_B_Rom_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"3B4A4F4348352D2D353033322625242221293B3B4A43353B3B3A38365D5F6060",
      INIT_01 => X"C0BFBFBCBEBFC0BCB2AFAA9A8A3B2D300F141F29231A20221C16203034332F36",
      INIT_02 => X"58575755565A5C605F584F4C5259544D4F4E47476370797D8192A4AAB0AAB1BA",
      INIT_03 => X"3B282C363A383C343524322E335B9442343E3F3736382E3864615F5F5D5D5D5A",
      INIT_04 => X"B8B8B8B5AFAFA793833F1B323C2D511A1C182817151631343B2F3438444C4B46",
      INIT_05 => X"5E605E5D5E5D5E5F57555355564F494C657578838496A6ADA8B6AEBABAC1ADB4",
      INIT_06 => X"21384E49292D2E317CAE4B263F332E39312E373F6E6965655E5E5D5D5B5B5B59",
      INIT_07 => X"B0B1A78E6B3F221C2F3337281F22110C152C39342D314244514A41423D343126",
      INIT_08 => X"636262615F5E5B5A5A594F4158737C868895A7A8AAAAB7BCB9AFACA8A9AEB2B2",
      INIT_09 => X"315143889655397F7229262F2539342B6968676567645F5E5E6061615C5D6162",
      INIT_0A => X"6A58332817141913120A0E212B3F3824313F48474C4142474134322E1C181E20",
      INIT_0B => X"606467665E564D42486C8284898FA7A9ABAEB3B8A99B9399A4AAAFAFADAC9F87",
      INIT_0C => X"5670AF67151C1C1E242321376D71716D6E6A6361606162615F5F606063636361",
      INIT_0D => X"2413181016222632353F3C33333F4245443C433E3E3A3632282418132C425E72",
      INIT_0E => X"65594E464A62777A898FA09FA8A8AEA29353558399A3A9ABABABA29082604430",
      INIT_0F => X"121B2932334A6684717474706F6B676664625F5D606162636465635F5E5E646C",
      INIT_10 => X"4245494E484636342F342C3336393C37404A4539291A0A1B304C676A949C4602",
      INIT_11 => X"41556D7B808292A7B0AFAE96532C487E949BA2A7ACB1B4A8A190664147503F43",
      INIT_12 => X"7899B29E747475766F6C696866635F5D62626565656667626262616567634F3A",
      INIT_13 => X"493533272D3126303D43393A4B4C3E3732210A1E385B636D8F868C7F666E6A72",
      INIT_14 => X"7F838AA6B0AC9C6F24154986A3A6A8ABAEB3BAB2B4AAA1816B6C5D63565D5548",
      INIT_15 => X"7370747A746E6B686665646466666A6A6A6B6C676163676D6656464039405274",
      INIT_16 => X"2A312E314046464A56593F46443D272B3D555F6B7377888D8F8C7A7787AABA8F",
      INIT_17 => X"9989703F0B165A92ABAEB2B7BEC2C2BDBBB8B4A89D91847A6952403A3028262F",
      INIT_18 => X"766D6A68646465656968686969686C6E696565696355463E3A352D426B828A90",
      INIT_19 => X"393B383E4E4B3C38393A181C365C606E797F7B87908D7F879CB4B88D72717072",
      INIT_1A => X"1D3674A4AFB3B9C0C4C6C3BFBEBAB6B0A79F968E86837254403A39313C3A3432",
      INIT_1B => X"666663686867666667676A6B6F66616259493D3A3F352F3237465F6B6B616B55",
      INIT_1C => X"4F54382C2D2E21232D4F5378818E8B93939998A2AEB6BBA97575737273776F67",
      INIT_1D => X"B0B6C0C6C7C7C4BFBEBAB4AAA29A918A81807E7E83806A4E423D41474D4C3F3E",
      INIT_1E => X"6B6A676564666767686363625543393D494C5159564A413D515D625A4A578FAC",
      INIT_1F => X"2F2F2A272A3F44798B969FA0A9A79DA3B1B5B3A5757572706E7174726C6C6E6E",
      INIT_20 => X"C6C5C3BEBDBBB4ABA49C928C898483899295938D68555154595B53535C5F3D2C",
      INIT_21 => X"696A6C6C66615C554A4049566571706D777F72574D514F4E46649CA3AEB7C1C4",
      INIT_22 => X"32414B73989EA6A8AFB6AFB4BDBDB9B576747373716F767B747274737574706B",
      INIT_23 => X"BAB9B5AEA7A09A9692959491949B9B948C7364605F62606359524736413F2927",
      INIT_24 => X"6A6255474149607379808987808B93836767645E468096A6B1B9C1C2C3C3C3C1",
      INIT_25 => X"9EACB6B3B6BDBABAC4C3BCB97B797878797A76777B77727879797A7572717271",
      INIT_26 => X"B0AAA5A19E9D9D9A9BA0A19D9D8C7A746D68666562584E393C27202A3B456473",
      INIT_27 => X"4A5A6E7C8B908E8C93A7B0A48C826D5F548EA3ABB4BBC1C1C3C5C5C4BDBDBAB7",
      INIT_28 => X"BEC1BBBBC2C1BAB8807F7D7B7A7B78777A7C797774787978767471706C635549",
      INIT_29 => X"AEA8A7A9AAA8A7A79C8E736C69676C6E5C5B574F4A1C1E2A3F4E6D77A3B4C3B8",
      INIT_2A => X"8E908D99ABB0B0B19E7D301D6799ADADB7BEC4C3C5C7C7C4BAB9B9BAB6B2AEAB",
      INIT_2B => X"C1BDB7B88484837F7B777A7C797D8079797A7A7B7B79767470675D585D6C7C88",
      INIT_2C => X"B1B3B3AEA89C7E767771756E61525F5B5A291B2E405F6474ABADBEB6C2C4BDBC",
      INIT_2D => X"B1B2B8B7A97A2F1E6DA4B1B5B8BEC4C3C5C7C6C3BDBBBBBCBAB8B4B1B5B3B4B1",
      INIT_2E => X"7E7E7F7E817E79797C7A797F7E7A78797A7977766F6B6A6B707985919397A1AE",
      INIT_2F => X"B9AE9D877E7B706251606C65522D1A2D4D4B547CA5B6AFBDC9C5BAB5BABEBAB7",
      INIT_30 => X"AC80394C7FAAB6B8BCC4C8CBCECDCDC7C5C0BFBCB9B9B8B6B8B6B7B9BCBBB9B5",
      INIT_31 => X"7F808182817F7D7C82807C7978777676726C6D7277808A90939EA9B1B4B7BEBB",
      INIT_32 => X"827E796D695557705D34212B474A5A95A2B6C2C9C4C2B3ADB9C0BCB97E7F7F7E",
      INIT_33 => X"99B2B9BCC2C8CACBCDCDCEC8BFBEBEBAB3B3B5B6B9BABBBCBFBEBDBAB5B8AF96",
      INIT_34 => X"828281838382817F7D7B78767C7874767F8A919494A5B1B6B8BABDBAB08F5D74",
      INIT_35 => X"706E66666C3F20244556649BC3C8C5CECBC3B1ACBAC0BDBC848483817C7D7F81",
      INIT_36 => X"BFC6C9CAC9C8C8C1BFBAB9B7B5B6B8B8B5B7B9BABCC0C1BFC0BAAD9685807D79",
      INIT_37 => X"8786848483817E7C7C7E7C828C928F8C9CAEB6B9BCBEC0BCB4A5899DABB6BBBC",
      INIT_38 => X"6D2A1926475C5581C0C5CACACABFB0AEB9C3BDB4898886838182838484838384",
      INIT_39 => X"C4C7CBC6BCB8B6B5B4B2B3B1B2B4B5B6B7BBBDBCB9B9AF9D9290826F656D6472",
      INIT_3A => X"868888888785848994938D90ABB3B3B3BBC0C4C3BDB7A8AEAEB8BFBFC0C5C4C4",
      INIT_3B => X"46585865B7C2C5CECBC7B8B2BABBAEA18A8A8785868585848382838284848384",
      INIT_3C => X"BCBAB8B5AFAFB2B2B2B4B3B4B5B7B8B9BBB4ABA29992877E6F6879776791612E",
      INIT_3D => X"7B7D838F968D8E9EB0ADA9B2C0C4C8C8BCBFBCC1BFC1C2BDBDC3C3C2C3C3C5C0",
      INIT_3E => X"98C5C5C6C8C5BDBEB5948BA791918F8C8888878786868585848281807D7D7C7B",
      INIT_3F => X"ABABACABAEAFB0B2B5B7B7B7B4AFA4958D877D706B757E6495AFCE8A3E4B3349",
      INIT_40 => X"998E95AAAEA6A6B6C4C6C9C9CBC8C7CCC9C2C2C0BBBDB9BBBEBDC0BEC0BBB5B0",
      INIT_41 => X"C7C6BDB7B1A39CA3939392918B8B8A8989888787858484858382807E8085919B",
      INIT_42 => X"A7A8AAADAFB1AEAA9A8F888480776F6869756A429FA1501A3C2F21345F63B8C8",
      INIT_43 => X"ABA6ADBCC3C3CACAD0CFD0D1CFC5C3C1C0AE968B8E9AABB7B8B6B4B2ABA6A5A4",
      INIT_44 => X"AC9F9F9F98989793928F908F8E8C8B8B8B8B898986847E7D858D97989493A1B1",
      INIT_45 => X"A6A29C958A8680796F65616069704C5DAC4D0A24312C262F4188A7C5BCB1B6BD",
      INIT_46 => X"BEBDC7CBCDD1D4CFCDC9C9C7BC986A4E4B5870828996A2A1959097A3A6A6A7A6",
      INIT_47 => X"9A9A999591919191919090908F8C8A8985827F7C8791999696A2AEAFACAAB3BF",
      INIT_48 => X"768178735C515A656E54309158162E3A252725233147688B948B9DB2B294938F",
      INIT_49 => X"CDD4D4CAC7C8C4BF9B6D4A5B423B424B5C636A6F6B6B73858A9A9590918B837F",
      INIT_4A => X"969797959491908E8E8A8784818082879694958F97A8AFB3A8AFB8C0BFC0CACB",
      INIT_4B => X"5D6266625A260F1D18332D292B221C3B7A86867C7A768DAFB192827A99999898",
      INIT_4C => X"CBC7C4AD7B6D472A36311814203D616D5F62565A5D59767371736D69615D5F62",
      INIT_4D => X"949392908B89878484878B8A848C8F909CACB3ADA9AEC2C5BCC0CAC9D2CFCDC9",
      INIT_4E => X"291909202921292B2A4672969E94998C8E9195A3AB9665479A9A999996989696",
      INIT_4F => X"83642C343A40462B1C11216B675A4E4E504D444E555C5A656E6971676364523A",
      INIT_50 => X"8F8E9091908880808B928F919DA9B3AAAEB2C5C3BFC6C8C8CAD1CDCFCBCEC8A2",
      INIT_51 => X"261F202235366F9999959691979992A2A07C494D989797979A9A96959291908E",
      INIT_52 => X"382B28403B290C2B654B434148424C4D564F546269636A64695C3B1E19123922",
      INIT_53 => X"868A8B8888888898A8AFADA4AEBBC0BBBFC6C5CBCBCFC8D1C7C8AC866A384243",
      INIT_54 => X"29382B949F9D8F8FA0A7949BA08A525B9998969697979696959595949C9A938A",
      INIT_55 => X"1535240931533D3A414139534B3B4A6768514C545E45302413333828231E2122",
      INIT_56 => X"7F828F99A0A4A2A6B1BFBDB9BCBDC3CCCCCACACCBEA07965514A40211207080A",
      INIT_57 => X"9A908991919C98A1B1A365619D9C9A989798999A9B9B9B9B9490919491898282",
      INIT_58 => X"1A4846362F323F2B2E3C465C4B4E62654E2A1A122A41252626251C1F29433770",
      INIT_59 => X"929A9FA8B6B8B2B4B9BCC4C2C7C9CFB3A8816B603D360C08161E1517171D290A",
      INIT_5A => X"838EA0B1BDB5807A9F9E9C9B9A9C9D9C9B999A9A999A958F8B8A85807B849292",
      INIT_5B => X"3C3B3C33263B423C4C525F5A41382921492C372B29252227446B485D8782867E",
      INIT_5C => X"A49D9EAAB3B7B8B5BFC0B398938375623F1909171C191C1B281835200C3C3E34",
      INIT_5D => X"B7BB948AA5A29F9D9A9A9A9A9C9B9C9D9A96918E8C888483837C787B88969EA3",
      INIT_5E => X"3C373E514D474D4C3E3B2731283D32362D2D2B3C56874962897C8480868CA5B1",
      INIT_5F => X"A4A6A4AFACA88E94857A65584727021A2C29172BD1252A1C0C2F363738403D39",
      INIT_60 => X"ACA9A4A0A09C9C9C9D9E9F9E9A9793908F8E88847F7A767E827C807F7F84919A",
      INIT_61 => X"4E46353137353A3525382E343D36465D484739796C6D7772766EA2B3BCBCB0AF",
      INIT_62 => X"97807C7A6A625F3C4635030F24211D264318321B0C323433383B414342394147",
      INIT_63 => X"A09B979E9CA0999F9C9996938F908B807E79777A655767666F766377838B959C",
      INIT_64 => X"303A302539463839363D3E4A483D3C757E706058596AA8B5AEB2B8B7B1B1AFA6",
      INIT_65 => X"5B555D333D4A3000094D1E180A2F351514302F3132353B4343454F544E423A2A",
      INIT_66 => X"9A9A9D999D989A9D948C8987837F7E634647525A5E5A5B5D6576857C71747F6E",
      INIT_67 => X"3E3F3B4053404042412920265E998D678192ACB2B6B6B3B0B9B8B4AAA09F9D9D",
      INIT_68 => X"144F5837101D0A1531341B09282A3A3E35343C49425D65523F2825383C362038",
      INIT_69 => X"9F9A9A9A9593918A8884725E4D4D5146625751576460785D6D6F6050603C5935",
      INIT_6A => X"5046423731361E1A2C589C92AFB1B2B5BEBCB1B2BBBDBAAF9E95928A8695A29D",
      INIT_6B => X"4638483F391C0D0E3230413F3E393E4D505B58543B3220403934295436493D2A",
      INIT_6C => X"979090938E7F755E52504A4F5F5C615663545E5A6652464A4F3B565817264940",
      INIT_6D => X"2E362E1C20264AA3B6B1B5BCBCBCBBBCC4C1B4A293888B929A969291919A9F9E",
      INIT_6E => X"140F092027333F49453C4E534C464A473536273029313A573E372F3C34523F3F",
      INIT_6F => X"91837E6D5D5048574C5F61535D58595A454636384D39585C3E1A1D36353B3432",
      INIT_70 => X"201A1C45A4BBB8BCBCBDBEC0C3BEB0A08D72969A8D85957590A8AFA39E9D9A99",
      INIT_71 => X"2C314649444E58474A463F3D3C2A2E262831485449402C354238464642353832",
      INIT_72 => X"766258524D5D585E605453474D413A47445253505C381C242D2A2715100E0F29",
      INIT_73 => X"74C0BFBEBEB7C2CAC2C2BFBDA14E7A8056A0B6B0B2B5B1ABA89E9BA39E968682",
      INIT_74 => X"544B514A45443D3B3D34312422314C4B4A4B4E3A344E423A433A353E34272524",
      INIT_75 => X"4B495C645B524B4F494847545143514C514837312A251D1818161F2830335148",
      INIT_76 => X"BEB0C1C0C4C2C1C1BB7C5569ADC0BCBAB8B4ACA49E9BA2AEAAA4A8A193806355",
      INIT_77 => X"3641383933412E342930444C64505250483D46403B3C34344536263748AEBBC3",
      INIT_78 => X"534D5247424753614A3D504D515C57462F1E212221222C36424449484E4D4B41",
      INIT_79 => X"C4C2BFC0C2C0B4C1BABDB9B6B0A29CA1A3A8B2B5B5B4ADB2AC988870534F5658",
      INIT_7A => X"3B413D3F4253585D4E3B484C5D53463E4039313443413028398ABABBB2AAB9C2",
      INIT_7B => X"45464F454744484A5B68543C272A292F2F36353E4C464B46464A424138424945",
      INIT_7C => X"C1BBB9B3B1B1A5A096999BA2ADB1B5B6B6B7B6B4B7B3A79878605659524E5250",
      INIT_7D => X"43465661673D3B4B616964472B38322E2C3A462A3481B5B7ADB0B6B6C0BFBEBF",
      INIT_7E => X"3E484C4759534F363C3640353A3E43454B484943483C4647404D51575B5D5541",
      INIT_7F => X"94898B95999FA0A3A7AAAFB2ABB4BCBBB8B6B4B0AE916E5249484E564E4F4242",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => addra(12),
      I1 => ena,
      I2 => addra(13),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Picture_B_Rom_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Picture_B_Rom_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \Picture_B_Rom_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \Picture_B_Rom_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_33\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"6678776F75808872553E372D242D3534489AB6B8ACB2B597BDBCBBBCB8B6ADA3",
      INIT_01 => X"5C5848514D4A42484C464D4E4B4346474D5862747C6D6D66636C7F787C6B5761",
      INIT_02 => X"9A999694999EA1A5AEB5BABBBAB9B9B9AEA386685A57565B5E5F515948414F51",
      INIT_03 => X"8B8AB1A880604A3F383034487BB7B9BFB5AF9A6CBAB7B2AFAD9E87848485939B",
      INIT_04 => X"495860534946504744484D526A82968D9B927C696F7990A0B5AC675D6468788B",
      INIT_05 => X"888E9BA8B4B4B5B7BABAB7B6B4B1A1866D625E5A615A5B63573E505461564C4D",
      INIT_06 => X"B99B89603F343871A0B1B7BDBAB38E8CAAA49C98898880838C90979592948F88",
      INIT_07 => X"504A4E4E59616B7B7B89A09C9E96857571889CA6B3A36B6764697C7FA6ADBABB",
      INIT_08 => X"ACAFB3B5B6B6B9BBBBB2AAA0958A7B685C54595D5B56605B54534F4D5F5F604E",
      INIT_09 => X"9484909CAFB2AEABB2BAA7B38C8C8B8D9192948E8E8C878A8C8C8683868F9EAB",
      INIT_0A => X"6F7C818497A4A4A09885827F808F9BAAB0826C77616FA18A8FB6C4BFC0C0B3A8",
      INIT_0B => X"B4B5B6B8B4B5AFA9ABA69D97856C62666263595D554F53625A5D5D554E555A5B",
      INIT_0C => X"B39B8FA4BCBAADBB8E91959B9C9694908E86767A8C88808089949EA6AAADB0B2",
      INIT_0D => X"A9B8B4968B90838CA7A3A4AFB1857786856CA0B89FB1C1C4B6ACB6C4C4B7B1B6",
      INIT_0E => X"AEAEADACAEAEAFAC9A9181715E6562636167615C5B5C5E5B5A5D5F6377889DA6",
      INIT_0F => X"B0BDADB59D9D9C9E9C9B9591908781848A8B8886878B95A1A7ABACACAFB0AEAB",
      INIT_10 => X"858EA1B5B1B4BBBFBFC1B1BEBA8F8BC3C0C7C4B8AEAEBAC4C4BBA9AC9C899097",
      INIT_11 => X"A8ABA9997051424C6467696A6A645C5D646668615E686D6D788AAAAEB6B09B92",
      INIT_12 => X"9E9D9B9B9A9C8E8A8C8786848889847F7E7F86919BA5A9AAABAAABACB0ACAEAF",
      INIT_13 => X"B6BEC6C6C3C6C8C5C2C0A9BAC1C8C6B6AFAAB7C0C2AC8F8481939284B4BBA39F",
      INIT_14 => X"3D444D55595959666A6265686B6E6A6564666668686798B8BDA9ADAC9AA3B9B3",
      INIT_15 => X"928C87848386877F7F7D7D716E6D6E75889BA1A1A3A7A9ABAEB1AEA7A59D8041",
      INIT_16 => X"C5C6CAC9C3BCBABCC5C8C7C3B2B3B9B9A69E7F797C918184C1B59C849A989696",
      INIT_17 => X"4C5554585F62646B6F6C6C6C63655E47427BBAC1BEC0C0C3C4BEB7B8C1C3C8CA",
      INIT_18 => X"7D78767878737164625C546D77969A989FA4A8ABAFB1A8A59A825752625E574F",
      INIT_19 => X"B1A2A9ABC4CAC8C2C0BDB9A18D878184808477ABC5B3997F989795948F868282",
      INIT_1A => X"4D4F575E6665616263523E697691C6C5C0C2C2BFBEBABABFBABBC2C7C6C6C8C3",
      INIT_1B => X"6763615D615848566F76849392939EA5ABB0AA9B8E6A60645254617677684F4D",
      INIT_1C => X"C1C4C6C5CCC4B3998E7F7C7C5B595FB1BFBA9C949C9B98959489827C71686763",
      INIT_1D => X"53645C533F3B666D70AEC6C6C2B4B5BABCBFC0BAB9BAC0C5C5C2C3B8A87D7796",
      INIT_1E => X"5C5A534A332C4F7279838C98A0A59F98826754465A7590998A6E4C483B41514D",
      INIT_1F => X"C4C6A68D737375734D5375B5B9C0B9AE9C99979490867E6E636663525B5D585C",
      INIT_20 => X"5E6D9193A9C5C3C1B1B2B8BFC6C3BAB6C3C3C2C1C1C1BFB18E6C6B8FB2BEC4C5",
      INIT_21 => X"1B304955565F6E7A7778848374582A3A608196978868403A3933424D4E514B3B",
      INIT_22 => X"69706E514F697AACBAB8AFB29B98959389867B6C625E52424A4E4B545C58381A",
      INIT_23 => X"B9B8B5ACADB5BFC0BEB8B8C1C7C6C4C1BCB9B0A18B758394969DB3C6BDB69A7F",
      INIT_24 => X"4F49544B4A506A6C683B151F38576C726956383738433B3F476479525A81B1B5",
      INIT_25 => X"47647DAAACADB1B9999794938F8D7D71664A34373B3E424651572C203A4E5053",
      INIT_26 => X"BAB8BBBFC1C2C6C6C8C7CAC5B6A598909E94947F6D7AB4C5B69D9E9697896026",
      INIT_27 => X"4D544B5A5549392C3431313C3A342B37393B4E7E9CA8AD9294AEB0A4A2A3ACB5",
      INIT_28 => X"B8B7BEBB9C9A9897938E7F76654739474944443E4457343444434148443C3F39",
      INIT_29 => X"C5C6C5C6C7C7C9C3B09C9392A3958871676DBDC1A694A5B2AD925740687EA1AD",
      INIT_2A => X"45454E4B474C4C443B3C2E2327508EACADB3B1AEABAD9DA8ABB0B7B8B9B7B6BB",
      INIT_2B => X"A19E9A97928A84795F505159555350463D4E3E3D3A3942414A4735424B4C433D",
      INIT_2C => X"C6BDC4C1B7A6ABA09181878D7E7DC2BFA59DACBCB5968293A7B0B6BDBFBDBDBA",
      INIT_2D => X"464D53565C5A54405171939DA5A3A39EA2ABB0B3B3B6B7BABCBCBDC0C5C5C4C5",
      INIT_2E => X"8D9187766B5D6258585558574D413D423B37404D57585657514D453D3A3D4345",
      INIT_2F => X"B3A5A59F919CABAD868CC2C3A7A1AFB9B8A8A2B1BBC0BFC0C1BFBAB7A39C9891",
      INIT_30 => X"5C5C5D56525B707E898A97A3ACB1B3B4B6B6B6B9BEBDBBBEC5C6C3C2B7A5B0B7",
      INIT_31 => X"706D6A645E5B5C5A514B49514A44474E595F5F6266635C5247424241434C575B",
      INIT_32 => X"9BB1B9AF7F9DC1BFA4A1B1B6B3AFAEB4BDBFBDC0C2BFBBB6A19D9991897A877D",
      INIT_33 => X"454D565A6B849CA6AEB4B4B5B4B1B0B5B7B6B3B5BEC3C0BBA896A19698A7A69E",
      INIT_34 => X"6A64655F5953535957504E4F565B5D6365686862574E4A464A53565447464948",
      INIT_35 => X"71A8C4BFA4A4B6B9B3B2B1AFB5B9BABCC0BFBBB4A09C89724A4D7F8479787372",
      INIT_36 => X"52547293A2AAB0B1ACA4A4ACB2ADAAAEBABDB9B3A08E8C7687B6B69D8DA2A491",
      INIT_37 => X"5A5652565858595350555A61676C6D6A625B554F4649494638373C3E3C39434C",
      INIT_38 => X"00000000000000000000000000000000979068413E6089897B7479776F6B6B64",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => addra(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(13 downto 0) => B"00000000000000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 8),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_33\,
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Picture_B_Rom_blk_mem_gen_prim_width is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Picture_B_Rom_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end Picture_B_Rom_blk_mem_gen_prim_width;

architecture STRUCTURE of Picture_B_Rom_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.Picture_B_Rom_blk_mem_gen_prim_wrapper_init
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Picture_B_Rom_blk_mem_gen_prim_width__parameterized0\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Picture_B_Rom_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \Picture_B_Rom_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \Picture_B_Rom_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\Picture_B_Rom_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Picture_B_Rom_blk_mem_gen_prim_width__parameterized1\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Picture_B_Rom_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \Picture_B_Rom_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \Picture_B_Rom_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\Picture_B_Rom_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      DOADO(7 downto 0) => DOADO(7 downto 0),
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      ena => ena,
      ena_array(0) => ena_array(0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Picture_B_Rom_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Picture_B_Rom_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end Picture_B_Rom_blk_mem_gen_generic_cstr;

architecture STRUCTURE of Picture_B_Rom_blk_mem_gen_generic_cstr is
  signal ena_array : STD_LOGIC_VECTOR ( 4 to 4 );
  signal ram_douta : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ramloop[1].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_7\ : STD_LOGIC;
begin
\bindec_a.bindec_inst_a\: entity work.Picture_B_Rom_bindec
     port map (
      addra(2 downto 0) => addra(13 downto 11),
      ena => ena,
      ena_array(0) => ena_array(4)
    );
\has_mux_a.A\: entity work.Picture_B_Rom_blk_mem_gen_mux
     port map (
      DOADO(7) => \ramloop[2].ram.r_n_0\,
      DOADO(6) => \ramloop[2].ram.r_n_1\,
      DOADO(5) => \ramloop[2].ram.r_n_2\,
      DOADO(4) => \ramloop[2].ram.r_n_3\,
      DOADO(3) => \ramloop[2].ram.r_n_4\,
      DOADO(2) => \ramloop[2].ram.r_n_5\,
      DOADO(1) => \ramloop[2].ram.r_n_6\,
      DOADO(0) => \ramloop[2].ram.r_n_7\,
      addra(2 downto 0) => addra(13 downto 11),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      \douta[7]\(7) => \ramloop[1].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[1].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[1].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[1].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[1].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[1].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[1].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[1].ram.r_n_7\,
      \douta[7]_0\(7 downto 0) => ram_douta(7 downto 0),
      ena => ena
    );
\ramloop[0].ram.r\: entity work.Picture_B_Rom_blk_mem_gen_prim_width
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0) => ram_douta(7 downto 0),
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[1].ram.r\: entity work.\Picture_B_Rom_blk_mem_gen_prim_width__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[1].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[1].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[1].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[1].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[1].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[1].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[1].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[1].ram.r_n_7\,
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[2].ram.r\: entity work.\Picture_B_Rom_blk_mem_gen_prim_width__parameterized1\
     port map (
      DOADO(7) => \ramloop[2].ram.r_n_0\,
      DOADO(6) => \ramloop[2].ram.r_n_1\,
      DOADO(5) => \ramloop[2].ram.r_n_2\,
      DOADO(4) => \ramloop[2].ram.r_n_3\,
      DOADO(3) => \ramloop[2].ram.r_n_4\,
      DOADO(2) => \ramloop[2].ram.r_n_5\,
      DOADO(1) => \ramloop[2].ram.r_n_6\,
      DOADO(0) => \ramloop[2].ram.r_n_7\,
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      ena => ena,
      ena_array(0) => ena_array(4),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Picture_B_Rom_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Picture_B_Rom_blk_mem_gen_top : entity is "blk_mem_gen_top";
end Picture_B_Rom_blk_mem_gen_top;

architecture STRUCTURE of Picture_B_Rom_blk_mem_gen_top is
begin
\valid.cstr\: entity work.Picture_B_Rom_blk_mem_gen_generic_cstr
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Picture_B_Rom_blk_mem_gen_v8_4_2_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Picture_B_Rom_blk_mem_gen_v8_4_2_synth : entity is "blk_mem_gen_v8_4_2_synth";
end Picture_B_Rom_blk_mem_gen_v8_4_2_synth;

architecture STRUCTURE of Picture_B_Rom_blk_mem_gen_v8_4_2_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.Picture_B_Rom_blk_mem_gen_top
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Picture_B_Rom_blk_mem_gen_v8_4_2 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 13 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of Picture_B_Rom_blk_mem_gen_v8_4_2 : entity is 14;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of Picture_B_Rom_blk_mem_gen_v8_4_2 : entity is 14;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of Picture_B_Rom_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of Picture_B_Rom_blk_mem_gen_v8_4_2 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of Picture_B_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of Picture_B_Rom_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of Picture_B_Rom_blk_mem_gen_v8_4_2 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of Picture_B_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of Picture_B_Rom_blk_mem_gen_v8_4_2 : entity is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of Picture_B_Rom_blk_mem_gen_v8_4_2 : entity is "2";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of Picture_B_Rom_blk_mem_gen_v8_4_2 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of Picture_B_Rom_blk_mem_gen_v8_4_2 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of Picture_B_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of Picture_B_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of Picture_B_Rom_blk_mem_gen_v8_4_2 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of Picture_B_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of Picture_B_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of Picture_B_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of Picture_B_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of Picture_B_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of Picture_B_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of Picture_B_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of Picture_B_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of Picture_B_Rom_blk_mem_gen_v8_4_2 : entity is "Estimated Power for IP     :     2.319445 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of Picture_B_Rom_blk_mem_gen_v8_4_2 : entity is "spartan7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of Picture_B_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of Picture_B_Rom_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of Picture_B_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of Picture_B_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of Picture_B_Rom_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of Picture_B_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of Picture_B_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of Picture_B_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of Picture_B_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of Picture_B_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of Picture_B_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of Picture_B_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of Picture_B_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of Picture_B_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of Picture_B_Rom_blk_mem_gen_v8_4_2 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of Picture_B_Rom_blk_mem_gen_v8_4_2 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of Picture_B_Rom_blk_mem_gen_v8_4_2 : entity is "Picture_B_Rom.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of Picture_B_Rom_blk_mem_gen_v8_4_2 : entity is "Picture_B_Rom.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of Picture_B_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of Picture_B_Rom_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of Picture_B_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of Picture_B_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of Picture_B_Rom_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of Picture_B_Rom_blk_mem_gen_v8_4_2 : entity is 10000;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of Picture_B_Rom_blk_mem_gen_v8_4_2 : entity is 10000;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of Picture_B_Rom_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of Picture_B_Rom_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of Picture_B_Rom_blk_mem_gen_v8_4_2 : entity is 8;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of Picture_B_Rom_blk_mem_gen_v8_4_2 : entity is 8;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of Picture_B_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of Picture_B_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of Picture_B_Rom_blk_mem_gen_v8_4_2 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of Picture_B_Rom_blk_mem_gen_v8_4_2 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of Picture_B_Rom_blk_mem_gen_v8_4_2 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of Picture_B_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of Picture_B_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of Picture_B_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of Picture_B_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of Picture_B_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of Picture_B_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of Picture_B_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of Picture_B_Rom_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of Picture_B_Rom_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of Picture_B_Rom_blk_mem_gen_v8_4_2 : entity is 10000;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of Picture_B_Rom_blk_mem_gen_v8_4_2 : entity is 10000;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of Picture_B_Rom_blk_mem_gen_v8_4_2 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of Picture_B_Rom_blk_mem_gen_v8_4_2 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of Picture_B_Rom_blk_mem_gen_v8_4_2 : entity is 8;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of Picture_B_Rom_blk_mem_gen_v8_4_2 : entity is 8;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of Picture_B_Rom_blk_mem_gen_v8_4_2 : entity is "spartan7";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Picture_B_Rom_blk_mem_gen_v8_4_2 : entity is "blk_mem_gen_v8_4_2";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of Picture_B_Rom_blk_mem_gen_v8_4_2 : entity is "yes";
end Picture_B_Rom_blk_mem_gen_v8_4_2;

architecture STRUCTURE of Picture_B_Rom_blk_mem_gen_v8_4_2 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(13) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(13) <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.Picture_B_Rom_blk_mem_gen_v8_4_2_synth
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Picture_B_Rom is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of Picture_B_Rom : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of Picture_B_Rom : entity is "Picture_B_Rom,blk_mem_gen_v8_4_2,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of Picture_B_Rom : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of Picture_B_Rom : entity is "blk_mem_gen_v8_4_2,Vivado 2018.3";
end Picture_B_Rom;

architecture STRUCTURE of Picture_B_Rom is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 14;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 14;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "2";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     2.319445 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "spartan7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "Picture_B_Rom.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "Picture_B_Rom.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 0;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 10000;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 10000;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 8;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 8;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 10000;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 10000;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 8;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 8;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "spartan7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of ena : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA EN";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of dina : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DIN";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
  attribute x_interface_info of wea : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA WE";
begin
U0: entity work.Picture_B_Rom_blk_mem_gen_v8_4_2
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      addrb(13 downto 0) => B"00000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(7 downto 0) => dina(7 downto 0),
      dinb(7 downto 0) => B"00000000",
      douta(7 downto 0) => douta(7 downto 0),
      doutb(7 downto 0) => NLW_U0_doutb_UNCONNECTED(7 downto 0),
      eccpipece => '0',
      ena => ena,
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(13 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(13 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(13 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(13 downto 0),
      s_axi_rdata(7 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(7 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(7 downto 0) => B"00000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => wea(0),
      web(0) => '0'
    );
end STRUCTURE;
