INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/Documents/JRPROJECT/FPGA_taylor_aproximation/src/project_1_axi_mb/ip_repo/taylor_ip_1.0/hdl/taylor_ip_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module taylor_ip_v1_0_S00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/Documents/JRPROJECT/FPGA_taylor_aproximation/src/project_1_axi_mb/ip_repo/taylor_ip_1.0/hdl/taylor_rtl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module taylor_rtl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/Documents/JRPROJECT/FPGA_taylor_aproximation/src/project_1_axi_mb/ip_repo/taylor_ip_1.0/hdl/taylor_ip_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module taylor_ip_v1_0
