<h1> Multistage Neural Network </h1>

This reposetory implements a two stage neural network inside an FPGA using VHDL. 

<h1> Installation </h1>
<h2> Requirements </h2>
<h3> VHDL </h3>
The VHDL code requires the VHDL 2008 standard to be supported for synthesis. <br />
No exernal packages are required for synthesis however <a href="https://vunit.github.io/">VUnit</a> is used for the testbenches. 
<br/><br/>

<h3> Python </h3> 
To train the network <a href="https://vunit.github.io/">Tensorflow</a> is used. 