// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2014.4
// Copyright (C) 2014 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module CCLabel_preProcess (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        Image_r_Addr_A,
        Image_r_EN_A,
        Image_r_WEN_A,
        Image_r_Din_A,
        Image_r_Dout_A,
        Image_r_Addr_B,
        Image_r_EN_B,
        Image_r_WEN_B,
        Image_r_Din_B,
        Image_r_Dout_B,
        lbImage_address0,
        lbImage_ce0,
        lbImage_we0,
        lbImage_d0,
        lbImage_address1,
        lbImage_ce1,
        lbImage_we1,
        lbImage_d1
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_pp0_stg0_fsm_0 = 32'b1;
parameter    ap_ST_pp0_stg1_fsm_1 = 32'b10;
parameter    ap_ST_pp0_stg2_fsm_2 = 32'b100;
parameter    ap_ST_pp0_stg3_fsm_3 = 32'b1000;
parameter    ap_ST_pp0_stg4_fsm_4 = 32'b10000;
parameter    ap_ST_pp0_stg5_fsm_5 = 32'b100000;
parameter    ap_ST_pp0_stg6_fsm_6 = 32'b1000000;
parameter    ap_ST_pp0_stg7_fsm_7 = 32'b10000000;
parameter    ap_ST_pp0_stg8_fsm_8 = 32'b100000000;
parameter    ap_ST_pp0_stg9_fsm_9 = 32'b1000000000;
parameter    ap_ST_pp0_stg10_fsm_10 = 32'b10000000000;
parameter    ap_ST_pp0_stg11_fsm_11 = 32'b100000000000;
parameter    ap_ST_pp0_stg12_fsm_12 = 32'b1000000000000;
parameter    ap_ST_pp0_stg13_fsm_13 = 32'b10000000000000;
parameter    ap_ST_pp0_stg14_fsm_14 = 32'b100000000000000;
parameter    ap_ST_pp0_stg15_fsm_15 = 32'b1000000000000000;
parameter    ap_ST_pp0_stg16_fsm_16 = 32'b10000000000000000;
parameter    ap_ST_pp0_stg17_fsm_17 = 32'b100000000000000000;
parameter    ap_ST_pp0_stg18_fsm_18 = 32'b1000000000000000000;
parameter    ap_ST_pp0_stg19_fsm_19 = 32'b10000000000000000000;
parameter    ap_ST_pp0_stg20_fsm_20 = 32'b100000000000000000000;
parameter    ap_ST_pp0_stg21_fsm_21 = 32'b1000000000000000000000;
parameter    ap_ST_pp0_stg22_fsm_22 = 32'b10000000000000000000000;
parameter    ap_ST_pp0_stg23_fsm_23 = 32'b100000000000000000000000;
parameter    ap_ST_pp0_stg24_fsm_24 = 32'b1000000000000000000000000;
parameter    ap_ST_pp0_stg25_fsm_25 = 32'b10000000000000000000000000;
parameter    ap_ST_pp0_stg26_fsm_26 = 32'b100000000000000000000000000;
parameter    ap_ST_pp0_stg27_fsm_27 = 32'b1000000000000000000000000000;
parameter    ap_ST_pp0_stg28_fsm_28 = 32'b10000000000000000000000000000;
parameter    ap_ST_pp0_stg29_fsm_29 = 32'b100000000000000000000000000000;
parameter    ap_ST_pp0_stg30_fsm_30 = 32'b1000000000000000000000000000000;
parameter    ap_ST_pp0_stg31_fsm_31 = 32'b10000000000000000000000000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv32_1F = 32'b11111;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv32_C = 32'b1100;
parameter    ap_const_lv32_D = 32'b1101;
parameter    ap_const_lv32_E = 32'b1110;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv32_11 = 32'b10001;
parameter    ap_const_lv32_12 = 32'b10010;
parameter    ap_const_lv32_13 = 32'b10011;
parameter    ap_const_lv32_14 = 32'b10100;
parameter    ap_const_lv32_15 = 32'b10101;
parameter    ap_const_lv32_16 = 32'b10110;
parameter    ap_const_lv32_17 = 32'b10111;
parameter    ap_const_lv32_18 = 32'b11000;
parameter    ap_const_lv32_19 = 32'b11001;
parameter    ap_const_lv32_1A = 32'b11010;
parameter    ap_const_lv32_1B = 32'b11011;
parameter    ap_const_lv32_1C = 32'b11100;
parameter    ap_const_lv32_1D = 32'b11101;
parameter    ap_const_lv32_1E = 32'b11110;
parameter    ap_const_lv64_0 = 64'b0000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv64_1 = 64'b1;
parameter    ap_const_lv64_2 = 64'b10;
parameter    ap_const_lv64_3 = 64'b11;
parameter    ap_const_lv64_4 = 64'b100;
parameter    ap_const_lv64_5 = 64'b101;
parameter    ap_const_lv64_6 = 64'b110;
parameter    ap_const_lv64_7 = 64'b111;
parameter    ap_const_lv64_8 = 64'b1000;
parameter    ap_const_lv64_9 = 64'b1001;
parameter    ap_const_lv64_A = 64'b1010;
parameter    ap_const_lv64_B = 64'b1011;
parameter    ap_const_lv64_C = 64'b1100;
parameter    ap_const_lv64_D = 64'b1101;
parameter    ap_const_lv64_E = 64'b1110;
parameter    ap_const_lv64_F = 64'b1111;
parameter    ap_const_lv64_10 = 64'b10000;
parameter    ap_const_lv64_11 = 64'b10001;
parameter    ap_const_lv64_12 = 64'b10010;
parameter    ap_const_lv64_13 = 64'b10011;
parameter    ap_const_lv64_14 = 64'b10100;
parameter    ap_const_lv64_15 = 64'b10101;
parameter    ap_const_lv64_16 = 64'b10110;
parameter    ap_const_lv64_17 = 64'b10111;
parameter    ap_const_lv64_18 = 64'b11000;
parameter    ap_const_lv64_19 = 64'b11001;
parameter    ap_const_lv64_1A = 64'b11010;
parameter    ap_const_lv64_1B = 64'b11011;
parameter    ap_const_lv64_1C = 64'b11100;
parameter    ap_const_lv64_1D = 64'b11101;
parameter    ap_const_lv64_1E = 64'b11110;
parameter    ap_const_lv64_1F = 64'b11111;
parameter    ap_const_lv64_20 = 64'b100000;
parameter    ap_const_lv64_21 = 64'b100001;
parameter    ap_const_lv64_22 = 64'b100010;
parameter    ap_const_lv64_23 = 64'b100011;
parameter    ap_const_lv64_24 = 64'b100100;
parameter    ap_const_lv64_25 = 64'b100101;
parameter    ap_const_lv64_26 = 64'b100110;
parameter    ap_const_lv64_27 = 64'b100111;
parameter    ap_const_lv64_28 = 64'b101000;
parameter    ap_const_lv64_29 = 64'b101001;
parameter    ap_const_lv64_2A = 64'b101010;
parameter    ap_const_lv64_2B = 64'b101011;
parameter    ap_const_lv64_2C = 64'b101100;
parameter    ap_const_lv64_2D = 64'b101101;
parameter    ap_const_lv64_2E = 64'b101110;
parameter    ap_const_lv64_2F = 64'b101111;
parameter    ap_const_lv64_30 = 64'b110000;
parameter    ap_const_lv64_31 = 64'b110001;
parameter    ap_const_lv64_32 = 64'b110010;
parameter    ap_const_lv64_33 = 64'b110011;
parameter    ap_const_lv64_34 = 64'b110100;
parameter    ap_const_lv64_35 = 64'b110101;
parameter    ap_const_lv64_36 = 64'b110110;
parameter    ap_const_lv64_37 = 64'b110111;
parameter    ap_const_lv64_38 = 64'b111000;
parameter    ap_const_lv64_39 = 64'b111001;
parameter    ap_const_lv64_3A = 64'b111010;
parameter    ap_const_lv64_3B = 64'b111011;
parameter    ap_const_lv64_3C = 64'b111100;
parameter    ap_const_lv64_3D = 64'b111101;
parameter    ap_const_lv64_3E = 64'b111110;
parameter    ap_const_lv64_3F = 64'b111111;
parameter    ap_const_lv32_46 = 32'b1000110;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [31:0] Image_r_Addr_A;
output   Image_r_EN_A;
output  [3:0] Image_r_WEN_A;
output  [31:0] Image_r_Din_A;
input  [31:0] Image_r_Dout_A;
output  [31:0] Image_r_Addr_B;
output   Image_r_EN_B;
output  [3:0] Image_r_WEN_B;
output  [31:0] Image_r_Din_B;
input  [31:0] Image_r_Dout_B;
output  [5:0] lbImage_address0;
output   lbImage_ce0;
output   lbImage_we0;
output  [31:0] lbImage_d0;
output  [5:0] lbImage_address1;
output   lbImage_ce1;
output   lbImage_we1;
output  [31:0] lbImage_d1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg Image_r_EN_A;
reg Image_r_EN_B;
reg[5:0] lbImage_address0;
reg lbImage_ce0;
reg lbImage_we0;
reg[5:0] lbImage_address1;
reg lbImage_ce1;
reg lbImage_we1;
(* fsm_encoding = "none" *) reg   [31:0] ap_CS_fsm = 32'b1;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_0;
reg    ap_sig_bdd_50;
reg    ap_reg_ppiten_pp0_it0;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
reg    ap_sig_cseq_ST_pp0_stg31_fsm_31;
reg    ap_sig_bdd_70;
reg    ap_sig_cseq_ST_pp0_stg1_fsm_1;
reg    ap_sig_bdd_112;
reg    ap_sig_cseq_ST_pp0_stg2_fsm_2;
reg    ap_sig_bdd_123;
reg    ap_sig_cseq_ST_pp0_stg3_fsm_3;
reg    ap_sig_bdd_134;
reg    ap_sig_cseq_ST_pp0_stg4_fsm_4;
reg    ap_sig_bdd_145;
reg    ap_sig_cseq_ST_pp0_stg5_fsm_5;
reg    ap_sig_bdd_156;
reg    ap_sig_cseq_ST_pp0_stg6_fsm_6;
reg    ap_sig_bdd_167;
reg    ap_sig_cseq_ST_pp0_stg7_fsm_7;
reg    ap_sig_bdd_178;
reg    ap_sig_cseq_ST_pp0_stg8_fsm_8;
reg    ap_sig_bdd_189;
reg    ap_sig_cseq_ST_pp0_stg9_fsm_9;
reg    ap_sig_bdd_200;
reg    ap_sig_cseq_ST_pp0_stg10_fsm_10;
reg    ap_sig_bdd_211;
reg    ap_sig_cseq_ST_pp0_stg11_fsm_11;
reg    ap_sig_bdd_222;
reg    ap_sig_cseq_ST_pp0_stg12_fsm_12;
reg    ap_sig_bdd_233;
reg    ap_sig_cseq_ST_pp0_stg13_fsm_13;
reg    ap_sig_bdd_244;
reg    ap_sig_cseq_ST_pp0_stg14_fsm_14;
reg    ap_sig_bdd_255;
reg    ap_sig_cseq_ST_pp0_stg15_fsm_15;
reg    ap_sig_bdd_266;
reg    ap_sig_cseq_ST_pp0_stg16_fsm_16;
reg    ap_sig_bdd_277;
reg    ap_sig_cseq_ST_pp0_stg17_fsm_17;
reg    ap_sig_bdd_288;
reg    ap_sig_cseq_ST_pp0_stg18_fsm_18;
reg    ap_sig_bdd_299;
reg    ap_sig_cseq_ST_pp0_stg19_fsm_19;
reg    ap_sig_bdd_310;
reg    ap_sig_cseq_ST_pp0_stg20_fsm_20;
reg    ap_sig_bdd_321;
reg    ap_sig_cseq_ST_pp0_stg21_fsm_21;
reg    ap_sig_bdd_332;
reg    ap_sig_cseq_ST_pp0_stg22_fsm_22;
reg    ap_sig_bdd_343;
reg    ap_sig_cseq_ST_pp0_stg23_fsm_23;
reg    ap_sig_bdd_354;
reg    ap_sig_cseq_ST_pp0_stg24_fsm_24;
reg    ap_sig_bdd_365;
reg    ap_sig_cseq_ST_pp0_stg25_fsm_25;
reg    ap_sig_bdd_376;
reg    ap_sig_cseq_ST_pp0_stg26_fsm_26;
reg    ap_sig_bdd_387;
reg    ap_sig_cseq_ST_pp0_stg27_fsm_27;
reg    ap_sig_bdd_398;
reg    ap_sig_cseq_ST_pp0_stg28_fsm_28;
reg    ap_sig_bdd_409;
reg    ap_sig_cseq_ST_pp0_stg29_fsm_29;
reg    ap_sig_bdd_420;
reg    ap_sig_cseq_ST_pp0_stg30_fsm_30;
reg    ap_sig_bdd_431;
reg    ap_reg_ppiten_pp0_it0_preg = 1'b0;
reg   [31:0] Image_r_Addr_A_orig;
reg   [31:0] Image_r_Addr_B_orig;
wire   [0:0] grp_fu_1315_p2;
wire   [0:0] grp_fu_1330_p2;
reg   [31:0] ap_NS_fsm;
reg    ap_sig_pprstidle_pp0;




/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_pp0_stg0_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_reg_ppiten_pp0_it0_preg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it0_preg
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0_preg <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)))) begin
            ap_reg_ppiten_pp0_it0_preg <= ap_start;
        end
    end
end

/// ap_reg_ppiten_pp0_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg31_fsm_31)) begin
            ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
        end
    end
end

/// Image_r_Addr_A_orig assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_pp0_stg31_fsm_31 or ap_sig_cseq_ST_pp0_stg1_fsm_1 or ap_sig_cseq_ST_pp0_stg2_fsm_2 or ap_sig_cseq_ST_pp0_stg3_fsm_3 or ap_sig_cseq_ST_pp0_stg4_fsm_4 or ap_sig_cseq_ST_pp0_stg5_fsm_5 or ap_sig_cseq_ST_pp0_stg6_fsm_6 or ap_sig_cseq_ST_pp0_stg7_fsm_7 or ap_sig_cseq_ST_pp0_stg8_fsm_8 or ap_sig_cseq_ST_pp0_stg9_fsm_9 or ap_sig_cseq_ST_pp0_stg10_fsm_10 or ap_sig_cseq_ST_pp0_stg11_fsm_11 or ap_sig_cseq_ST_pp0_stg12_fsm_12 or ap_sig_cseq_ST_pp0_stg13_fsm_13 or ap_sig_cseq_ST_pp0_stg14_fsm_14 or ap_sig_cseq_ST_pp0_stg15_fsm_15 or ap_sig_cseq_ST_pp0_stg16_fsm_16 or ap_sig_cseq_ST_pp0_stg17_fsm_17 or ap_sig_cseq_ST_pp0_stg18_fsm_18 or ap_sig_cseq_ST_pp0_stg19_fsm_19 or ap_sig_cseq_ST_pp0_stg20_fsm_20 or ap_sig_cseq_ST_pp0_stg21_fsm_21 or ap_sig_cseq_ST_pp0_stg22_fsm_22 or ap_sig_cseq_ST_pp0_stg23_fsm_23 or ap_sig_cseq_ST_pp0_stg24_fsm_24 or ap_sig_cseq_ST_pp0_stg25_fsm_25 or ap_sig_cseq_ST_pp0_stg26_fsm_26 or ap_sig_cseq_ST_pp0_stg27_fsm_27 or ap_sig_cseq_ST_pp0_stg28_fsm_28 or ap_sig_cseq_ST_pp0_stg29_fsm_29 or ap_sig_cseq_ST_pp0_stg30_fsm_30)
begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) begin
        if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg31_fsm_31)) begin
            Image_r_Addr_A_orig = ap_const_lv64_3E;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg30_fsm_30)) begin
            Image_r_Addr_A_orig = ap_const_lv64_3C;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg29_fsm_29)) begin
            Image_r_Addr_A_orig = ap_const_lv64_3A;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg28_fsm_28)) begin
            Image_r_Addr_A_orig = ap_const_lv64_38;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg27_fsm_27)) begin
            Image_r_Addr_A_orig = ap_const_lv64_36;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg26_fsm_26)) begin
            Image_r_Addr_A_orig = ap_const_lv64_34;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg25_fsm_25)) begin
            Image_r_Addr_A_orig = ap_const_lv64_32;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg24_fsm_24)) begin
            Image_r_Addr_A_orig = ap_const_lv64_30;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg23_fsm_23)) begin
            Image_r_Addr_A_orig = ap_const_lv64_2E;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg22_fsm_22)) begin
            Image_r_Addr_A_orig = ap_const_lv64_2C;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg21_fsm_21)) begin
            Image_r_Addr_A_orig = ap_const_lv64_2A;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg20_fsm_20)) begin
            Image_r_Addr_A_orig = ap_const_lv64_28;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg19_fsm_19)) begin
            Image_r_Addr_A_orig = ap_const_lv64_26;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg18_fsm_18)) begin
            Image_r_Addr_A_orig = ap_const_lv64_24;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg17_fsm_17)) begin
            Image_r_Addr_A_orig = ap_const_lv64_22;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg16_fsm_16)) begin
            Image_r_Addr_A_orig = ap_const_lv64_20;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg15_fsm_15)) begin
            Image_r_Addr_A_orig = ap_const_lv64_1E;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg14_fsm_14)) begin
            Image_r_Addr_A_orig = ap_const_lv64_1C;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg13_fsm_13)) begin
            Image_r_Addr_A_orig = ap_const_lv64_1A;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg12_fsm_12)) begin
            Image_r_Addr_A_orig = ap_const_lv64_18;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg11_fsm_11)) begin
            Image_r_Addr_A_orig = ap_const_lv64_16;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg10_fsm_10)) begin
            Image_r_Addr_A_orig = ap_const_lv64_14;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg9_fsm_9)) begin
            Image_r_Addr_A_orig = ap_const_lv64_12;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg8_fsm_8)) begin
            Image_r_Addr_A_orig = ap_const_lv64_10;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg7_fsm_7)) begin
            Image_r_Addr_A_orig = ap_const_lv64_E;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg6_fsm_6)) begin
            Image_r_Addr_A_orig = ap_const_lv64_C;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg5_fsm_5)) begin
            Image_r_Addr_A_orig = ap_const_lv64_A;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg4_fsm_4)) begin
            Image_r_Addr_A_orig = ap_const_lv64_8;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_3)) begin
            Image_r_Addr_A_orig = ap_const_lv64_6;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_2)) begin
            Image_r_Addr_A_orig = ap_const_lv64_4;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_1)) begin
            Image_r_Addr_A_orig = ap_const_lv64_2;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0)) begin
            Image_r_Addr_A_orig = ap_const_lv64_0;
        end else begin
            Image_r_Addr_A_orig = 'bx;
        end
    end else begin
        Image_r_Addr_A_orig = 'bx;
    end
end

/// Image_r_Addr_B_orig assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_pp0_stg31_fsm_31 or ap_sig_cseq_ST_pp0_stg1_fsm_1 or ap_sig_cseq_ST_pp0_stg2_fsm_2 or ap_sig_cseq_ST_pp0_stg3_fsm_3 or ap_sig_cseq_ST_pp0_stg4_fsm_4 or ap_sig_cseq_ST_pp0_stg5_fsm_5 or ap_sig_cseq_ST_pp0_stg6_fsm_6 or ap_sig_cseq_ST_pp0_stg7_fsm_7 or ap_sig_cseq_ST_pp0_stg8_fsm_8 or ap_sig_cseq_ST_pp0_stg9_fsm_9 or ap_sig_cseq_ST_pp0_stg10_fsm_10 or ap_sig_cseq_ST_pp0_stg11_fsm_11 or ap_sig_cseq_ST_pp0_stg12_fsm_12 or ap_sig_cseq_ST_pp0_stg13_fsm_13 or ap_sig_cseq_ST_pp0_stg14_fsm_14 or ap_sig_cseq_ST_pp0_stg15_fsm_15 or ap_sig_cseq_ST_pp0_stg16_fsm_16 or ap_sig_cseq_ST_pp0_stg17_fsm_17 or ap_sig_cseq_ST_pp0_stg18_fsm_18 or ap_sig_cseq_ST_pp0_stg19_fsm_19 or ap_sig_cseq_ST_pp0_stg20_fsm_20 or ap_sig_cseq_ST_pp0_stg21_fsm_21 or ap_sig_cseq_ST_pp0_stg22_fsm_22 or ap_sig_cseq_ST_pp0_stg23_fsm_23 or ap_sig_cseq_ST_pp0_stg24_fsm_24 or ap_sig_cseq_ST_pp0_stg25_fsm_25 or ap_sig_cseq_ST_pp0_stg26_fsm_26 or ap_sig_cseq_ST_pp0_stg27_fsm_27 or ap_sig_cseq_ST_pp0_stg28_fsm_28 or ap_sig_cseq_ST_pp0_stg29_fsm_29 or ap_sig_cseq_ST_pp0_stg30_fsm_30)
begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) begin
        if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg31_fsm_31)) begin
            Image_r_Addr_B_orig = ap_const_lv64_3F;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg30_fsm_30)) begin
            Image_r_Addr_B_orig = ap_const_lv64_3D;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg29_fsm_29)) begin
            Image_r_Addr_B_orig = ap_const_lv64_3B;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg28_fsm_28)) begin
            Image_r_Addr_B_orig = ap_const_lv64_39;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg27_fsm_27)) begin
            Image_r_Addr_B_orig = ap_const_lv64_37;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg26_fsm_26)) begin
            Image_r_Addr_B_orig = ap_const_lv64_35;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg25_fsm_25)) begin
            Image_r_Addr_B_orig = ap_const_lv64_33;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg24_fsm_24)) begin
            Image_r_Addr_B_orig = ap_const_lv64_31;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg23_fsm_23)) begin
            Image_r_Addr_B_orig = ap_const_lv64_2F;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg22_fsm_22)) begin
            Image_r_Addr_B_orig = ap_const_lv64_2D;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg21_fsm_21)) begin
            Image_r_Addr_B_orig = ap_const_lv64_2B;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg20_fsm_20)) begin
            Image_r_Addr_B_orig = ap_const_lv64_29;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg19_fsm_19)) begin
            Image_r_Addr_B_orig = ap_const_lv64_27;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg18_fsm_18)) begin
            Image_r_Addr_B_orig = ap_const_lv64_25;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg17_fsm_17)) begin
            Image_r_Addr_B_orig = ap_const_lv64_23;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg16_fsm_16)) begin
            Image_r_Addr_B_orig = ap_const_lv64_21;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg15_fsm_15)) begin
            Image_r_Addr_B_orig = ap_const_lv64_1F;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg14_fsm_14)) begin
            Image_r_Addr_B_orig = ap_const_lv64_1D;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg13_fsm_13)) begin
            Image_r_Addr_B_orig = ap_const_lv64_1B;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg12_fsm_12)) begin
            Image_r_Addr_B_orig = ap_const_lv64_19;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg11_fsm_11)) begin
            Image_r_Addr_B_orig = ap_const_lv64_17;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg10_fsm_10)) begin
            Image_r_Addr_B_orig = ap_const_lv64_15;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg9_fsm_9)) begin
            Image_r_Addr_B_orig = ap_const_lv64_13;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg8_fsm_8)) begin
            Image_r_Addr_B_orig = ap_const_lv64_11;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg7_fsm_7)) begin
            Image_r_Addr_B_orig = ap_const_lv64_F;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg6_fsm_6)) begin
            Image_r_Addr_B_orig = ap_const_lv64_D;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg5_fsm_5)) begin
            Image_r_Addr_B_orig = ap_const_lv64_B;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg4_fsm_4)) begin
            Image_r_Addr_B_orig = ap_const_lv64_9;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_3)) begin
            Image_r_Addr_B_orig = ap_const_lv64_7;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_2)) begin
            Image_r_Addr_B_orig = ap_const_lv64_5;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_1)) begin
            Image_r_Addr_B_orig = ap_const_lv64_3;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0)) begin
            Image_r_Addr_B_orig = ap_const_lv64_1;
        end else begin
            Image_r_Addr_B_orig = 'bx;
        end
    end else begin
        Image_r_Addr_B_orig = 'bx;
    end
end

/// Image_r_EN_A assign process. ///
always @ (ap_start or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_pp0_stg31_fsm_31 or ap_sig_cseq_ST_pp0_stg1_fsm_1 or ap_sig_cseq_ST_pp0_stg2_fsm_2 or ap_sig_cseq_ST_pp0_stg3_fsm_3 or ap_sig_cseq_ST_pp0_stg4_fsm_4 or ap_sig_cseq_ST_pp0_stg5_fsm_5 or ap_sig_cseq_ST_pp0_stg6_fsm_6 or ap_sig_cseq_ST_pp0_stg7_fsm_7 or ap_sig_cseq_ST_pp0_stg8_fsm_8 or ap_sig_cseq_ST_pp0_stg9_fsm_9 or ap_sig_cseq_ST_pp0_stg10_fsm_10 or ap_sig_cseq_ST_pp0_stg11_fsm_11 or ap_sig_cseq_ST_pp0_stg12_fsm_12 or ap_sig_cseq_ST_pp0_stg13_fsm_13 or ap_sig_cseq_ST_pp0_stg14_fsm_14 or ap_sig_cseq_ST_pp0_stg15_fsm_15 or ap_sig_cseq_ST_pp0_stg16_fsm_16 or ap_sig_cseq_ST_pp0_stg17_fsm_17 or ap_sig_cseq_ST_pp0_stg18_fsm_18 or ap_sig_cseq_ST_pp0_stg19_fsm_19 or ap_sig_cseq_ST_pp0_stg20_fsm_20 or ap_sig_cseq_ST_pp0_stg21_fsm_21 or ap_sig_cseq_ST_pp0_stg22_fsm_22 or ap_sig_cseq_ST_pp0_stg23_fsm_23 or ap_sig_cseq_ST_pp0_stg24_fsm_24 or ap_sig_cseq_ST_pp0_stg25_fsm_25 or ap_sig_cseq_ST_pp0_stg26_fsm_26 or ap_sig_cseq_ST_pp0_stg27_fsm_27 or ap_sig_cseq_ST_pp0_stg28_fsm_28 or ap_sig_cseq_ST_pp0_stg29_fsm_29 or ap_sig_cseq_ST_pp0_stg30_fsm_30)
begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg31_fsm_31)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_2)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_3)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg4_fsm_4)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg5_fsm_5)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg6_fsm_6)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg7_fsm_7)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg8_fsm_8)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg9_fsm_9)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg10_fsm_10)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg11_fsm_11)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg12_fsm_12)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg13_fsm_13)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg14_fsm_14)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg15_fsm_15)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg16_fsm_16)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg17_fsm_17)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg18_fsm_18)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg19_fsm_19)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg20_fsm_20)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg21_fsm_21)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg22_fsm_22)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg23_fsm_23)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg24_fsm_24)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg25_fsm_25)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg26_fsm_26)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg27_fsm_27)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg28_fsm_28)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg29_fsm_29)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg30_fsm_30)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0))))) begin
        Image_r_EN_A = ap_const_logic_1;
    end else begin
        Image_r_EN_A = ap_const_logic_0;
    end
end

/// Image_r_EN_B assign process. ///
always @ (ap_start or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_pp0_stg31_fsm_31 or ap_sig_cseq_ST_pp0_stg1_fsm_1 or ap_sig_cseq_ST_pp0_stg2_fsm_2 or ap_sig_cseq_ST_pp0_stg3_fsm_3 or ap_sig_cseq_ST_pp0_stg4_fsm_4 or ap_sig_cseq_ST_pp0_stg5_fsm_5 or ap_sig_cseq_ST_pp0_stg6_fsm_6 or ap_sig_cseq_ST_pp0_stg7_fsm_7 or ap_sig_cseq_ST_pp0_stg8_fsm_8 or ap_sig_cseq_ST_pp0_stg9_fsm_9 or ap_sig_cseq_ST_pp0_stg10_fsm_10 or ap_sig_cseq_ST_pp0_stg11_fsm_11 or ap_sig_cseq_ST_pp0_stg12_fsm_12 or ap_sig_cseq_ST_pp0_stg13_fsm_13 or ap_sig_cseq_ST_pp0_stg14_fsm_14 or ap_sig_cseq_ST_pp0_stg15_fsm_15 or ap_sig_cseq_ST_pp0_stg16_fsm_16 or ap_sig_cseq_ST_pp0_stg17_fsm_17 or ap_sig_cseq_ST_pp0_stg18_fsm_18 or ap_sig_cseq_ST_pp0_stg19_fsm_19 or ap_sig_cseq_ST_pp0_stg20_fsm_20 or ap_sig_cseq_ST_pp0_stg21_fsm_21 or ap_sig_cseq_ST_pp0_stg22_fsm_22 or ap_sig_cseq_ST_pp0_stg23_fsm_23 or ap_sig_cseq_ST_pp0_stg24_fsm_24 or ap_sig_cseq_ST_pp0_stg25_fsm_25 or ap_sig_cseq_ST_pp0_stg26_fsm_26 or ap_sig_cseq_ST_pp0_stg27_fsm_27 or ap_sig_cseq_ST_pp0_stg28_fsm_28 or ap_sig_cseq_ST_pp0_stg29_fsm_29 or ap_sig_cseq_ST_pp0_stg30_fsm_30)
begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg31_fsm_31)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_2)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_3)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg4_fsm_4)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg5_fsm_5)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg6_fsm_6)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg7_fsm_7)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg8_fsm_8)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg9_fsm_9)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg10_fsm_10)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg11_fsm_11)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg12_fsm_12)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg13_fsm_13)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg14_fsm_14)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg15_fsm_15)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg16_fsm_16)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg17_fsm_17)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg18_fsm_18)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg19_fsm_19)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg20_fsm_20)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg21_fsm_21)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg22_fsm_22)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg23_fsm_23)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg24_fsm_24)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg25_fsm_25)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg26_fsm_26)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg27_fsm_27)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg28_fsm_28)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg29_fsm_29)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg30_fsm_30)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0))))) begin
        Image_r_EN_B = ap_const_logic_1;
    end else begin
        Image_r_EN_B = ap_const_logic_0;
    end
end

/// ap_done assign process. ///
always @ (ap_start or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1)
begin
    if (((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0))))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it1))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_pp0_stg31_fsm_31)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg31_fsm_31))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_reg_ppiten_pp0_it0 assign process. ///
always @ (ap_start or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0_preg)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0)) begin
        ap_reg_ppiten_pp0_it0 = ap_start;
    end else begin
        ap_reg_ppiten_pp0_it0 = ap_reg_ppiten_pp0_it0_preg;
    end
end

/// ap_sig_cseq_ST_pp0_stg0_fsm_0 assign process. ///
always @ (ap_sig_bdd_50)
begin
    if (ap_sig_bdd_50) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_0 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg10_fsm_10 assign process. ///
always @ (ap_sig_bdd_211)
begin
    if (ap_sig_bdd_211) begin
        ap_sig_cseq_ST_pp0_stg10_fsm_10 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg10_fsm_10 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg11_fsm_11 assign process. ///
always @ (ap_sig_bdd_222)
begin
    if (ap_sig_bdd_222) begin
        ap_sig_cseq_ST_pp0_stg11_fsm_11 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg11_fsm_11 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg12_fsm_12 assign process. ///
always @ (ap_sig_bdd_233)
begin
    if (ap_sig_bdd_233) begin
        ap_sig_cseq_ST_pp0_stg12_fsm_12 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg12_fsm_12 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg13_fsm_13 assign process. ///
always @ (ap_sig_bdd_244)
begin
    if (ap_sig_bdd_244) begin
        ap_sig_cseq_ST_pp0_stg13_fsm_13 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg13_fsm_13 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg14_fsm_14 assign process. ///
always @ (ap_sig_bdd_255)
begin
    if (ap_sig_bdd_255) begin
        ap_sig_cseq_ST_pp0_stg14_fsm_14 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg14_fsm_14 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg15_fsm_15 assign process. ///
always @ (ap_sig_bdd_266)
begin
    if (ap_sig_bdd_266) begin
        ap_sig_cseq_ST_pp0_stg15_fsm_15 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg15_fsm_15 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg16_fsm_16 assign process. ///
always @ (ap_sig_bdd_277)
begin
    if (ap_sig_bdd_277) begin
        ap_sig_cseq_ST_pp0_stg16_fsm_16 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg16_fsm_16 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg17_fsm_17 assign process. ///
always @ (ap_sig_bdd_288)
begin
    if (ap_sig_bdd_288) begin
        ap_sig_cseq_ST_pp0_stg17_fsm_17 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg17_fsm_17 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg18_fsm_18 assign process. ///
always @ (ap_sig_bdd_299)
begin
    if (ap_sig_bdd_299) begin
        ap_sig_cseq_ST_pp0_stg18_fsm_18 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg18_fsm_18 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg19_fsm_19 assign process. ///
always @ (ap_sig_bdd_310)
begin
    if (ap_sig_bdd_310) begin
        ap_sig_cseq_ST_pp0_stg19_fsm_19 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg19_fsm_19 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg1_fsm_1 assign process. ///
always @ (ap_sig_bdd_112)
begin
    if (ap_sig_bdd_112) begin
        ap_sig_cseq_ST_pp0_stg1_fsm_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg1_fsm_1 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg20_fsm_20 assign process. ///
always @ (ap_sig_bdd_321)
begin
    if (ap_sig_bdd_321) begin
        ap_sig_cseq_ST_pp0_stg20_fsm_20 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg20_fsm_20 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg21_fsm_21 assign process. ///
always @ (ap_sig_bdd_332)
begin
    if (ap_sig_bdd_332) begin
        ap_sig_cseq_ST_pp0_stg21_fsm_21 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg21_fsm_21 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg22_fsm_22 assign process. ///
always @ (ap_sig_bdd_343)
begin
    if (ap_sig_bdd_343) begin
        ap_sig_cseq_ST_pp0_stg22_fsm_22 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg22_fsm_22 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg23_fsm_23 assign process. ///
always @ (ap_sig_bdd_354)
begin
    if (ap_sig_bdd_354) begin
        ap_sig_cseq_ST_pp0_stg23_fsm_23 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg23_fsm_23 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg24_fsm_24 assign process. ///
always @ (ap_sig_bdd_365)
begin
    if (ap_sig_bdd_365) begin
        ap_sig_cseq_ST_pp0_stg24_fsm_24 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg24_fsm_24 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg25_fsm_25 assign process. ///
always @ (ap_sig_bdd_376)
begin
    if (ap_sig_bdd_376) begin
        ap_sig_cseq_ST_pp0_stg25_fsm_25 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg25_fsm_25 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg26_fsm_26 assign process. ///
always @ (ap_sig_bdd_387)
begin
    if (ap_sig_bdd_387) begin
        ap_sig_cseq_ST_pp0_stg26_fsm_26 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg26_fsm_26 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg27_fsm_27 assign process. ///
always @ (ap_sig_bdd_398)
begin
    if (ap_sig_bdd_398) begin
        ap_sig_cseq_ST_pp0_stg27_fsm_27 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg27_fsm_27 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg28_fsm_28 assign process. ///
always @ (ap_sig_bdd_409)
begin
    if (ap_sig_bdd_409) begin
        ap_sig_cseq_ST_pp0_stg28_fsm_28 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg28_fsm_28 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg29_fsm_29 assign process. ///
always @ (ap_sig_bdd_420)
begin
    if (ap_sig_bdd_420) begin
        ap_sig_cseq_ST_pp0_stg29_fsm_29 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg29_fsm_29 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg2_fsm_2 assign process. ///
always @ (ap_sig_bdd_123)
begin
    if (ap_sig_bdd_123) begin
        ap_sig_cseq_ST_pp0_stg2_fsm_2 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg2_fsm_2 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg30_fsm_30 assign process. ///
always @ (ap_sig_bdd_431)
begin
    if (ap_sig_bdd_431) begin
        ap_sig_cseq_ST_pp0_stg30_fsm_30 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg30_fsm_30 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg31_fsm_31 assign process. ///
always @ (ap_sig_bdd_70)
begin
    if (ap_sig_bdd_70) begin
        ap_sig_cseq_ST_pp0_stg31_fsm_31 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg31_fsm_31 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg3_fsm_3 assign process. ///
always @ (ap_sig_bdd_134)
begin
    if (ap_sig_bdd_134) begin
        ap_sig_cseq_ST_pp0_stg3_fsm_3 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg3_fsm_3 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg4_fsm_4 assign process. ///
always @ (ap_sig_bdd_145)
begin
    if (ap_sig_bdd_145) begin
        ap_sig_cseq_ST_pp0_stg4_fsm_4 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg4_fsm_4 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg5_fsm_5 assign process. ///
always @ (ap_sig_bdd_156)
begin
    if (ap_sig_bdd_156) begin
        ap_sig_cseq_ST_pp0_stg5_fsm_5 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg5_fsm_5 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg6_fsm_6 assign process. ///
always @ (ap_sig_bdd_167)
begin
    if (ap_sig_bdd_167) begin
        ap_sig_cseq_ST_pp0_stg6_fsm_6 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg6_fsm_6 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg7_fsm_7 assign process. ///
always @ (ap_sig_bdd_178)
begin
    if (ap_sig_bdd_178) begin
        ap_sig_cseq_ST_pp0_stg7_fsm_7 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg7_fsm_7 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg8_fsm_8 assign process. ///
always @ (ap_sig_bdd_189)
begin
    if (ap_sig_bdd_189) begin
        ap_sig_cseq_ST_pp0_stg8_fsm_8 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg8_fsm_8 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg9_fsm_9 assign process. ///
always @ (ap_sig_bdd_200)
begin
    if (ap_sig_bdd_200) begin
        ap_sig_cseq_ST_pp0_stg9_fsm_9 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg9_fsm_9 = ap_const_logic_0;
    end
end

/// ap_sig_pprstidle_pp0 assign process. ///
always @ (ap_start or ap_reg_ppiten_pp0_it0)
begin
    if (((ap_const_logic_0 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_0 == ap_start))) begin
        ap_sig_pprstidle_pp0 = ap_const_logic_1;
    end else begin
        ap_sig_pprstidle_pp0 = ap_const_logic_0;
    end
end

/// lbImage_address0 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_cseq_ST_pp0_stg31_fsm_31 or ap_sig_cseq_ST_pp0_stg1_fsm_1 or ap_sig_cseq_ST_pp0_stg2_fsm_2 or ap_sig_cseq_ST_pp0_stg3_fsm_3 or ap_sig_cseq_ST_pp0_stg4_fsm_4 or ap_sig_cseq_ST_pp0_stg5_fsm_5 or ap_sig_cseq_ST_pp0_stg6_fsm_6 or ap_sig_cseq_ST_pp0_stg7_fsm_7 or ap_sig_cseq_ST_pp0_stg8_fsm_8 or ap_sig_cseq_ST_pp0_stg9_fsm_9 or ap_sig_cseq_ST_pp0_stg10_fsm_10 or ap_sig_cseq_ST_pp0_stg11_fsm_11 or ap_sig_cseq_ST_pp0_stg12_fsm_12 or ap_sig_cseq_ST_pp0_stg13_fsm_13 or ap_sig_cseq_ST_pp0_stg14_fsm_14 or ap_sig_cseq_ST_pp0_stg15_fsm_15 or ap_sig_cseq_ST_pp0_stg16_fsm_16 or ap_sig_cseq_ST_pp0_stg17_fsm_17 or ap_sig_cseq_ST_pp0_stg18_fsm_18 or ap_sig_cseq_ST_pp0_stg19_fsm_19 or ap_sig_cseq_ST_pp0_stg20_fsm_20 or ap_sig_cseq_ST_pp0_stg21_fsm_21 or ap_sig_cseq_ST_pp0_stg22_fsm_22 or ap_sig_cseq_ST_pp0_stg23_fsm_23 or ap_sig_cseq_ST_pp0_stg24_fsm_24 or ap_sig_cseq_ST_pp0_stg25_fsm_25 or ap_sig_cseq_ST_pp0_stg26_fsm_26 or ap_sig_cseq_ST_pp0_stg27_fsm_27 or ap_sig_cseq_ST_pp0_stg28_fsm_28 or ap_sig_cseq_ST_pp0_stg29_fsm_29 or ap_sig_cseq_ST_pp0_stg30_fsm_30)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) begin
        lbImage_address0 = ap_const_lv64_3E;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg31_fsm_31))) begin
        lbImage_address0 = ap_const_lv64_3C;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg30_fsm_30))) begin
        lbImage_address0 = ap_const_lv64_3A;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg29_fsm_29))) begin
        lbImage_address0 = ap_const_lv64_38;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg28_fsm_28))) begin
        lbImage_address0 = ap_const_lv64_36;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg27_fsm_27))) begin
        lbImage_address0 = ap_const_lv64_34;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg26_fsm_26))) begin
        lbImage_address0 = ap_const_lv64_32;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg25_fsm_25))) begin
        lbImage_address0 = ap_const_lv64_30;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg24_fsm_24))) begin
        lbImage_address0 = ap_const_lv64_2E;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg23_fsm_23))) begin
        lbImage_address0 = ap_const_lv64_2C;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg22_fsm_22))) begin
        lbImage_address0 = ap_const_lv64_2A;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg21_fsm_21))) begin
        lbImage_address0 = ap_const_lv64_28;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg20_fsm_20))) begin
        lbImage_address0 = ap_const_lv64_26;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg19_fsm_19))) begin
        lbImage_address0 = ap_const_lv64_24;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg18_fsm_18))) begin
        lbImage_address0 = ap_const_lv64_22;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg17_fsm_17))) begin
        lbImage_address0 = ap_const_lv64_20;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg16_fsm_16))) begin
        lbImage_address0 = ap_const_lv64_1E;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg15_fsm_15))) begin
        lbImage_address0 = ap_const_lv64_1C;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg14_fsm_14))) begin
        lbImage_address0 = ap_const_lv64_1A;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg13_fsm_13))) begin
        lbImage_address0 = ap_const_lv64_18;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg12_fsm_12))) begin
        lbImage_address0 = ap_const_lv64_16;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg11_fsm_11))) begin
        lbImage_address0 = ap_const_lv64_14;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg10_fsm_10))) begin
        lbImage_address0 = ap_const_lv64_12;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg9_fsm_9))) begin
        lbImage_address0 = ap_const_lv64_10;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg8_fsm_8))) begin
        lbImage_address0 = ap_const_lv64_E;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg7_fsm_7))) begin
        lbImage_address0 = ap_const_lv64_C;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg6_fsm_6))) begin
        lbImage_address0 = ap_const_lv64_A;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg5_fsm_5))) begin
        lbImage_address0 = ap_const_lv64_8;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg4_fsm_4))) begin
        lbImage_address0 = ap_const_lv64_6;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_3))) begin
        lbImage_address0 = ap_const_lv64_4;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_2))) begin
        lbImage_address0 = ap_const_lv64_2;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_1))) begin
        lbImage_address0 = ap_const_lv64_0;
    end else begin
        lbImage_address0 = 'bx;
    end
end

/// lbImage_address1 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_cseq_ST_pp0_stg31_fsm_31 or ap_sig_cseq_ST_pp0_stg1_fsm_1 or ap_sig_cseq_ST_pp0_stg2_fsm_2 or ap_sig_cseq_ST_pp0_stg3_fsm_3 or ap_sig_cseq_ST_pp0_stg4_fsm_4 or ap_sig_cseq_ST_pp0_stg5_fsm_5 or ap_sig_cseq_ST_pp0_stg6_fsm_6 or ap_sig_cseq_ST_pp0_stg7_fsm_7 or ap_sig_cseq_ST_pp0_stg8_fsm_8 or ap_sig_cseq_ST_pp0_stg9_fsm_9 or ap_sig_cseq_ST_pp0_stg10_fsm_10 or ap_sig_cseq_ST_pp0_stg11_fsm_11 or ap_sig_cseq_ST_pp0_stg12_fsm_12 or ap_sig_cseq_ST_pp0_stg13_fsm_13 or ap_sig_cseq_ST_pp0_stg14_fsm_14 or ap_sig_cseq_ST_pp0_stg15_fsm_15 or ap_sig_cseq_ST_pp0_stg16_fsm_16 or ap_sig_cseq_ST_pp0_stg17_fsm_17 or ap_sig_cseq_ST_pp0_stg18_fsm_18 or ap_sig_cseq_ST_pp0_stg19_fsm_19 or ap_sig_cseq_ST_pp0_stg20_fsm_20 or ap_sig_cseq_ST_pp0_stg21_fsm_21 or ap_sig_cseq_ST_pp0_stg22_fsm_22 or ap_sig_cseq_ST_pp0_stg23_fsm_23 or ap_sig_cseq_ST_pp0_stg24_fsm_24 or ap_sig_cseq_ST_pp0_stg25_fsm_25 or ap_sig_cseq_ST_pp0_stg26_fsm_26 or ap_sig_cseq_ST_pp0_stg27_fsm_27 or ap_sig_cseq_ST_pp0_stg28_fsm_28 or ap_sig_cseq_ST_pp0_stg29_fsm_29 or ap_sig_cseq_ST_pp0_stg30_fsm_30)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) begin
        lbImage_address1 = ap_const_lv64_3F;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg31_fsm_31))) begin
        lbImage_address1 = ap_const_lv64_3D;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg30_fsm_30))) begin
        lbImage_address1 = ap_const_lv64_3B;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg29_fsm_29))) begin
        lbImage_address1 = ap_const_lv64_39;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg28_fsm_28))) begin
        lbImage_address1 = ap_const_lv64_37;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg27_fsm_27))) begin
        lbImage_address1 = ap_const_lv64_35;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg26_fsm_26))) begin
        lbImage_address1 = ap_const_lv64_33;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg25_fsm_25))) begin
        lbImage_address1 = ap_const_lv64_31;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg24_fsm_24))) begin
        lbImage_address1 = ap_const_lv64_2F;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg23_fsm_23))) begin
        lbImage_address1 = ap_const_lv64_2D;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg22_fsm_22))) begin
        lbImage_address1 = ap_const_lv64_2B;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg21_fsm_21))) begin
        lbImage_address1 = ap_const_lv64_29;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg20_fsm_20))) begin
        lbImage_address1 = ap_const_lv64_27;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg19_fsm_19))) begin
        lbImage_address1 = ap_const_lv64_25;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg18_fsm_18))) begin
        lbImage_address1 = ap_const_lv64_23;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg17_fsm_17))) begin
        lbImage_address1 = ap_const_lv64_21;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg16_fsm_16))) begin
        lbImage_address1 = ap_const_lv64_1F;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg15_fsm_15))) begin
        lbImage_address1 = ap_const_lv64_1D;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg14_fsm_14))) begin
        lbImage_address1 = ap_const_lv64_1B;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg13_fsm_13))) begin
        lbImage_address1 = ap_const_lv64_19;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg12_fsm_12))) begin
        lbImage_address1 = ap_const_lv64_17;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg11_fsm_11))) begin
        lbImage_address1 = ap_const_lv64_15;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg10_fsm_10))) begin
        lbImage_address1 = ap_const_lv64_13;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg9_fsm_9))) begin
        lbImage_address1 = ap_const_lv64_11;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg8_fsm_8))) begin
        lbImage_address1 = ap_const_lv64_F;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg7_fsm_7))) begin
        lbImage_address1 = ap_const_lv64_D;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg6_fsm_6))) begin
        lbImage_address1 = ap_const_lv64_B;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg5_fsm_5))) begin
        lbImage_address1 = ap_const_lv64_9;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg4_fsm_4))) begin
        lbImage_address1 = ap_const_lv64_7;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_3))) begin
        lbImage_address1 = ap_const_lv64_5;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_2))) begin
        lbImage_address1 = ap_const_lv64_3;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_1))) begin
        lbImage_address1 = ap_const_lv64_1;
    end else begin
        lbImage_address1 = 'bx;
    end
end

/// lbImage_ce0 assign process. ///
always @ (ap_start or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_cseq_ST_pp0_stg31_fsm_31 or ap_sig_cseq_ST_pp0_stg1_fsm_1 or ap_sig_cseq_ST_pp0_stg2_fsm_2 or ap_sig_cseq_ST_pp0_stg3_fsm_3 or ap_sig_cseq_ST_pp0_stg4_fsm_4 or ap_sig_cseq_ST_pp0_stg5_fsm_5 or ap_sig_cseq_ST_pp0_stg6_fsm_6 or ap_sig_cseq_ST_pp0_stg7_fsm_7 or ap_sig_cseq_ST_pp0_stg8_fsm_8 or ap_sig_cseq_ST_pp0_stg9_fsm_9 or ap_sig_cseq_ST_pp0_stg10_fsm_10 or ap_sig_cseq_ST_pp0_stg11_fsm_11 or ap_sig_cseq_ST_pp0_stg12_fsm_12 or ap_sig_cseq_ST_pp0_stg13_fsm_13 or ap_sig_cseq_ST_pp0_stg14_fsm_14 or ap_sig_cseq_ST_pp0_stg15_fsm_15 or ap_sig_cseq_ST_pp0_stg16_fsm_16 or ap_sig_cseq_ST_pp0_stg17_fsm_17 or ap_sig_cseq_ST_pp0_stg18_fsm_18 or ap_sig_cseq_ST_pp0_stg19_fsm_19 or ap_sig_cseq_ST_pp0_stg20_fsm_20 or ap_sig_cseq_ST_pp0_stg21_fsm_21 or ap_sig_cseq_ST_pp0_stg22_fsm_22 or ap_sig_cseq_ST_pp0_stg23_fsm_23 or ap_sig_cseq_ST_pp0_stg24_fsm_24 or ap_sig_cseq_ST_pp0_stg25_fsm_25 or ap_sig_cseq_ST_pp0_stg26_fsm_26 or ap_sig_cseq_ST_pp0_stg27_fsm_27 or ap_sig_cseq_ST_pp0_stg28_fsm_28 or ap_sig_cseq_ST_pp0_stg29_fsm_29 or ap_sig_cseq_ST_pp0_stg30_fsm_30)
begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg31_fsm_31)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_2)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_3)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg4_fsm_4)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg5_fsm_5)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg6_fsm_6)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg7_fsm_7)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg8_fsm_8)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg9_fsm_9)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg10_fsm_10)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg11_fsm_11)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg12_fsm_12)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg13_fsm_13)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg14_fsm_14)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg15_fsm_15)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg16_fsm_16)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg17_fsm_17)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg18_fsm_18)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg19_fsm_19)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg20_fsm_20)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg21_fsm_21)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg22_fsm_22)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg23_fsm_23)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg24_fsm_24)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg25_fsm_25)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg26_fsm_26)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg27_fsm_27)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg28_fsm_28)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg29_fsm_29)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg30_fsm_30)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0))))) begin
        lbImage_ce0 = ap_const_logic_1;
    end else begin
        lbImage_ce0 = ap_const_logic_0;
    end
end

/// lbImage_ce1 assign process. ///
always @ (ap_start or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_cseq_ST_pp0_stg31_fsm_31 or ap_sig_cseq_ST_pp0_stg1_fsm_1 or ap_sig_cseq_ST_pp0_stg2_fsm_2 or ap_sig_cseq_ST_pp0_stg3_fsm_3 or ap_sig_cseq_ST_pp0_stg4_fsm_4 or ap_sig_cseq_ST_pp0_stg5_fsm_5 or ap_sig_cseq_ST_pp0_stg6_fsm_6 or ap_sig_cseq_ST_pp0_stg7_fsm_7 or ap_sig_cseq_ST_pp0_stg8_fsm_8 or ap_sig_cseq_ST_pp0_stg9_fsm_9 or ap_sig_cseq_ST_pp0_stg10_fsm_10 or ap_sig_cseq_ST_pp0_stg11_fsm_11 or ap_sig_cseq_ST_pp0_stg12_fsm_12 or ap_sig_cseq_ST_pp0_stg13_fsm_13 or ap_sig_cseq_ST_pp0_stg14_fsm_14 or ap_sig_cseq_ST_pp0_stg15_fsm_15 or ap_sig_cseq_ST_pp0_stg16_fsm_16 or ap_sig_cseq_ST_pp0_stg17_fsm_17 or ap_sig_cseq_ST_pp0_stg18_fsm_18 or ap_sig_cseq_ST_pp0_stg19_fsm_19 or ap_sig_cseq_ST_pp0_stg20_fsm_20 or ap_sig_cseq_ST_pp0_stg21_fsm_21 or ap_sig_cseq_ST_pp0_stg22_fsm_22 or ap_sig_cseq_ST_pp0_stg23_fsm_23 or ap_sig_cseq_ST_pp0_stg24_fsm_24 or ap_sig_cseq_ST_pp0_stg25_fsm_25 or ap_sig_cseq_ST_pp0_stg26_fsm_26 or ap_sig_cseq_ST_pp0_stg27_fsm_27 or ap_sig_cseq_ST_pp0_stg28_fsm_28 or ap_sig_cseq_ST_pp0_stg29_fsm_29 or ap_sig_cseq_ST_pp0_stg30_fsm_30)
begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg31_fsm_31)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_2)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_3)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg4_fsm_4)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg5_fsm_5)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg6_fsm_6)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg7_fsm_7)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg8_fsm_8)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg9_fsm_9)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg10_fsm_10)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg11_fsm_11)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg12_fsm_12)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg13_fsm_13)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg14_fsm_14)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg15_fsm_15)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg16_fsm_16)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg17_fsm_17)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg18_fsm_18)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg19_fsm_19)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg20_fsm_20)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg21_fsm_21)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg22_fsm_22)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg23_fsm_23)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg24_fsm_24)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg25_fsm_25)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg26_fsm_26)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg27_fsm_27)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg28_fsm_28)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg29_fsm_29)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg30_fsm_30)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0))))) begin
        lbImage_ce1 = ap_const_logic_1;
    end else begin
        lbImage_ce1 = ap_const_logic_0;
    end
end

/// lbImage_we0 assign process. ///
always @ (ap_start or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_cseq_ST_pp0_stg31_fsm_31 or ap_sig_cseq_ST_pp0_stg1_fsm_1 or ap_sig_cseq_ST_pp0_stg2_fsm_2 or ap_sig_cseq_ST_pp0_stg3_fsm_3 or ap_sig_cseq_ST_pp0_stg4_fsm_4 or ap_sig_cseq_ST_pp0_stg5_fsm_5 or ap_sig_cseq_ST_pp0_stg6_fsm_6 or ap_sig_cseq_ST_pp0_stg7_fsm_7 or ap_sig_cseq_ST_pp0_stg8_fsm_8 or ap_sig_cseq_ST_pp0_stg9_fsm_9 or ap_sig_cseq_ST_pp0_stg10_fsm_10 or ap_sig_cseq_ST_pp0_stg11_fsm_11 or ap_sig_cseq_ST_pp0_stg12_fsm_12 or ap_sig_cseq_ST_pp0_stg13_fsm_13 or ap_sig_cseq_ST_pp0_stg14_fsm_14 or ap_sig_cseq_ST_pp0_stg15_fsm_15 or ap_sig_cseq_ST_pp0_stg16_fsm_16 or ap_sig_cseq_ST_pp0_stg17_fsm_17 or ap_sig_cseq_ST_pp0_stg18_fsm_18 or ap_sig_cseq_ST_pp0_stg19_fsm_19 or ap_sig_cseq_ST_pp0_stg20_fsm_20 or ap_sig_cseq_ST_pp0_stg21_fsm_21 or ap_sig_cseq_ST_pp0_stg22_fsm_22 or ap_sig_cseq_ST_pp0_stg23_fsm_23 or ap_sig_cseq_ST_pp0_stg24_fsm_24 or ap_sig_cseq_ST_pp0_stg25_fsm_25 or ap_sig_cseq_ST_pp0_stg26_fsm_26 or ap_sig_cseq_ST_pp0_stg27_fsm_27 or ap_sig_cseq_ST_pp0_stg28_fsm_28 or ap_sig_cseq_ST_pp0_stg29_fsm_29 or ap_sig_cseq_ST_pp0_stg30_fsm_30)
begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg31_fsm_31)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_2)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_3)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg4_fsm_4)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg5_fsm_5)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg6_fsm_6)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg7_fsm_7)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg8_fsm_8)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg9_fsm_9)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg10_fsm_10)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg11_fsm_11)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg12_fsm_12)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg13_fsm_13)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg14_fsm_14)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg15_fsm_15)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg16_fsm_16)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg17_fsm_17)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg18_fsm_18)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg19_fsm_19)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg20_fsm_20)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg21_fsm_21)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg22_fsm_22)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg23_fsm_23)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg24_fsm_24)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg25_fsm_25)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg26_fsm_26)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg27_fsm_27)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg28_fsm_28)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg29_fsm_29)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg30_fsm_30)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0))))) begin
        lbImage_we0 = ap_const_logic_1;
    end else begin
        lbImage_we0 = ap_const_logic_0;
    end
end

/// lbImage_we1 assign process. ///
always @ (ap_start or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_cseq_ST_pp0_stg31_fsm_31 or ap_sig_cseq_ST_pp0_stg1_fsm_1 or ap_sig_cseq_ST_pp0_stg2_fsm_2 or ap_sig_cseq_ST_pp0_stg3_fsm_3 or ap_sig_cseq_ST_pp0_stg4_fsm_4 or ap_sig_cseq_ST_pp0_stg5_fsm_5 or ap_sig_cseq_ST_pp0_stg6_fsm_6 or ap_sig_cseq_ST_pp0_stg7_fsm_7 or ap_sig_cseq_ST_pp0_stg8_fsm_8 or ap_sig_cseq_ST_pp0_stg9_fsm_9 or ap_sig_cseq_ST_pp0_stg10_fsm_10 or ap_sig_cseq_ST_pp0_stg11_fsm_11 or ap_sig_cseq_ST_pp0_stg12_fsm_12 or ap_sig_cseq_ST_pp0_stg13_fsm_13 or ap_sig_cseq_ST_pp0_stg14_fsm_14 or ap_sig_cseq_ST_pp0_stg15_fsm_15 or ap_sig_cseq_ST_pp0_stg16_fsm_16 or ap_sig_cseq_ST_pp0_stg17_fsm_17 or ap_sig_cseq_ST_pp0_stg18_fsm_18 or ap_sig_cseq_ST_pp0_stg19_fsm_19 or ap_sig_cseq_ST_pp0_stg20_fsm_20 or ap_sig_cseq_ST_pp0_stg21_fsm_21 or ap_sig_cseq_ST_pp0_stg22_fsm_22 or ap_sig_cseq_ST_pp0_stg23_fsm_23 or ap_sig_cseq_ST_pp0_stg24_fsm_24 or ap_sig_cseq_ST_pp0_stg25_fsm_25 or ap_sig_cseq_ST_pp0_stg26_fsm_26 or ap_sig_cseq_ST_pp0_stg27_fsm_27 or ap_sig_cseq_ST_pp0_stg28_fsm_28 or ap_sig_cseq_ST_pp0_stg29_fsm_29 or ap_sig_cseq_ST_pp0_stg30_fsm_30)
begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg31_fsm_31)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_2)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_3)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg4_fsm_4)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg5_fsm_5)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg6_fsm_6)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg7_fsm_7)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg8_fsm_8)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg9_fsm_9)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg10_fsm_10)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg11_fsm_11)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg12_fsm_12)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg13_fsm_13)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg14_fsm_14)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg15_fsm_15)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg16_fsm_16)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg17_fsm_17)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg18_fsm_18)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg19_fsm_19)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg20_fsm_20)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg21_fsm_21)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg22_fsm_22)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg23_fsm_23)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg24_fsm_24)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg25_fsm_25)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg26_fsm_26)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg27_fsm_27)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg28_fsm_28)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg29_fsm_29)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg30_fsm_30)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0))))) begin
        lbImage_we1 = ap_const_logic_1;
    end else begin
        lbImage_we1 = ap_const_logic_0;
    end
end
/// the next state (ap_NS_fsm) of the state machine. ///
always @ (ap_start or ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_pprstidle_pp0)
begin
    case (ap_CS_fsm)
        ap_ST_pp0_stg0_fsm_0 : 
        begin
            if ((~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) & ~(ap_const_logic_1 == ap_sig_pprstidle_pp0) & ~((ap_const_logic_0 == ap_reg_ppiten_pp0_it1) & (ap_const_logic_0 == ap_start)))) begin
                ap_NS_fsm = ap_ST_pp0_stg1_fsm_1;
            end else if ((~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) & (ap_const_logic_1 == ap_sig_pprstidle_pp0))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_0;
            end
        end
        ap_ST_pp0_stg1_fsm_1 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg2_fsm_2;
        end
        ap_ST_pp0_stg2_fsm_2 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg3_fsm_3;
        end
        ap_ST_pp0_stg3_fsm_3 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg4_fsm_4;
        end
        ap_ST_pp0_stg4_fsm_4 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg5_fsm_5;
        end
        ap_ST_pp0_stg5_fsm_5 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg6_fsm_6;
        end
        ap_ST_pp0_stg6_fsm_6 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg7_fsm_7;
        end
        ap_ST_pp0_stg7_fsm_7 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg8_fsm_8;
        end
        ap_ST_pp0_stg8_fsm_8 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg9_fsm_9;
        end
        ap_ST_pp0_stg9_fsm_9 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg10_fsm_10;
        end
        ap_ST_pp0_stg10_fsm_10 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg11_fsm_11;
        end
        ap_ST_pp0_stg11_fsm_11 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg12_fsm_12;
        end
        ap_ST_pp0_stg12_fsm_12 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg13_fsm_13;
        end
        ap_ST_pp0_stg13_fsm_13 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg14_fsm_14;
        end
        ap_ST_pp0_stg14_fsm_14 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg15_fsm_15;
        end
        ap_ST_pp0_stg15_fsm_15 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg16_fsm_16;
        end
        ap_ST_pp0_stg16_fsm_16 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg17_fsm_17;
        end
        ap_ST_pp0_stg17_fsm_17 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg18_fsm_18;
        end
        ap_ST_pp0_stg18_fsm_18 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg19_fsm_19;
        end
        ap_ST_pp0_stg19_fsm_19 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg20_fsm_20;
        end
        ap_ST_pp0_stg20_fsm_20 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg21_fsm_21;
        end
        ap_ST_pp0_stg21_fsm_21 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg22_fsm_22;
        end
        ap_ST_pp0_stg22_fsm_22 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg23_fsm_23;
        end
        ap_ST_pp0_stg23_fsm_23 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg24_fsm_24;
        end
        ap_ST_pp0_stg24_fsm_24 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg25_fsm_25;
        end
        ap_ST_pp0_stg25_fsm_25 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg26_fsm_26;
        end
        ap_ST_pp0_stg26_fsm_26 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg27_fsm_27;
        end
        ap_ST_pp0_stg27_fsm_27 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg28_fsm_28;
        end
        ap_ST_pp0_stg28_fsm_28 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg29_fsm_29;
        end
        ap_ST_pp0_stg29_fsm_29 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg30_fsm_30;
        end
        ap_ST_pp0_stg30_fsm_30 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg31_fsm_31;
        end
        ap_ST_pp0_stg31_fsm_31 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg0_fsm_0;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Image_r_Addr_A = Image_r_Addr_A_orig << ap_const_lv32_2;
assign Image_r_Addr_B = Image_r_Addr_B_orig << ap_const_lv32_2;
assign Image_r_Din_A = ap_const_lv32_0;
assign Image_r_Din_B = ap_const_lv32_0;
assign Image_r_WEN_A = ap_const_lv4_0;
assign Image_r_WEN_B = ap_const_lv4_0;

/// ap_sig_bdd_112 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_112 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1]);
end

/// ap_sig_bdd_123 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_123 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2]);
end

/// ap_sig_bdd_134 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_134 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_3]);
end

/// ap_sig_bdd_145 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_145 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_4]);
end

/// ap_sig_bdd_156 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_156 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_5]);
end

/// ap_sig_bdd_167 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_167 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_6]);
end

/// ap_sig_bdd_178 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_178 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_7]);
end

/// ap_sig_bdd_189 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_189 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_8]);
end

/// ap_sig_bdd_200 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_200 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_9]);
end

/// ap_sig_bdd_211 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_211 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_A]);
end

/// ap_sig_bdd_222 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_222 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_B]);
end

/// ap_sig_bdd_233 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_233 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_C]);
end

/// ap_sig_bdd_244 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_244 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_D]);
end

/// ap_sig_bdd_255 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_255 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_E]);
end

/// ap_sig_bdd_266 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_266 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_F]);
end

/// ap_sig_bdd_277 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_277 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_10]);
end

/// ap_sig_bdd_288 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_288 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_11]);
end

/// ap_sig_bdd_299 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_299 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_12]);
end

/// ap_sig_bdd_310 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_310 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_13]);
end

/// ap_sig_bdd_321 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_321 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_14]);
end

/// ap_sig_bdd_332 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_332 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_15]);
end

/// ap_sig_bdd_343 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_343 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_16]);
end

/// ap_sig_bdd_354 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_354 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_17]);
end

/// ap_sig_bdd_365 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_365 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_18]);
end

/// ap_sig_bdd_376 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_376 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_19]);
end

/// ap_sig_bdd_387 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_387 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1A]);
end

/// ap_sig_bdd_398 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_398 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1B]);
end

/// ap_sig_bdd_409 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_409 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1C]);
end

/// ap_sig_bdd_420 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_420 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1D]);
end

/// ap_sig_bdd_431 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_431 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1E]);
end

/// ap_sig_bdd_50 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_50 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end

/// ap_sig_bdd_70 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_70 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1F]);
end
assign grp_fu_1315_p2 = (Image_r_Dout_A < ap_const_lv32_46? 1'b1: 1'b0);
assign grp_fu_1330_p2 = (Image_r_Dout_B < ap_const_lv32_46? 1'b1: 1'b0);
assign lbImage_d0 = ((grp_fu_1315_p2)? ap_const_lv32_0: ap_const_lv32_1);
assign lbImage_d1 = ((grp_fu_1330_p2)? ap_const_lv32_0: ap_const_lv32_1);


endmodule //CCLabel_preProcess

