<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable>
  <columns>
   <connections preferredWidth="143" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="166" />
   <clocksource preferredWidth="166" />
   <frequency preferredWidth="146" />
  </columns>
 </clocktable>
 <window width="1100" height="764" x="0" y="14" />
 <library
   expandedCategories="Project,Library/Verification,Library/Verification/Debug &amp; Performance,Library/Bridges,Library/Bridges/Memory-Mapped,Library/Interface Protocols,Library,Library/Interface Protocols/Serial" />
 <generation path="components" />
 <hdlexample language="VERILOG" />
</preferences>
