

================================================================
== Vitis HLS Report for 'dense_layer_1'
================================================================
* Date:           Sat Dec 13 15:02:31 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        bnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.769 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       37|       37|  0.370 us|  0.370 us|   32|   32|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_34_1  |       35|       35|         5|          1|          1|    32|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.04>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%n45 = alloca i32 1"   --->   Operation 8 'alloca' 'n45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (3.63ns)   --->   "%p_read_179 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read3"   --->   Operation 9 'read' 'p_read_179' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 10 [1/1] (3.63ns)   --->   "%p_read_180 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read2"   --->   Operation 10 'read' 'p_read_180' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 11 [1/1] (3.63ns)   --->   "%p_read_181 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read1"   --->   Operation 11 'read' 'p_read_181' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 12 [1/1] (3.63ns)   --->   "%p_read246 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read"   --->   Operation 12 'read' 'p_read246' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%output_76 = alloca i64 1"   --->   Operation 13 'alloca' 'output_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%output_75 = alloca i64 1"   --->   Operation 14 'alloca' 'output_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%output_74 = alloca i64 1"   --->   Operation 15 'alloca' 'output_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%output_73 = alloca i64 1"   --->   Operation 16 'alloca' 'output_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%output_72 = alloca i64 1"   --->   Operation 17 'alloca' 'output_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%output_71 = alloca i64 1"   --->   Operation 18 'alloca' 'output_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%output_70 = alloca i64 1"   --->   Operation 19 'alloca' 'output_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%output_69 = alloca i64 1"   --->   Operation 20 'alloca' 'output_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%output_68 = alloca i64 1"   --->   Operation 21 'alloca' 'output_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%output_67 = alloca i64 1"   --->   Operation 22 'alloca' 'output_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%output_66 = alloca i64 1"   --->   Operation 23 'alloca' 'output_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%output_65 = alloca i64 1"   --->   Operation 24 'alloca' 'output_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%output_64 = alloca i64 1"   --->   Operation 25 'alloca' 'output_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%output_63 = alloca i64 1"   --->   Operation 26 'alloca' 'output_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%output_62 = alloca i64 1"   --->   Operation 27 'alloca' 'output_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%output_61 = alloca i64 1"   --->   Operation 28 'alloca' 'output_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%output_60 = alloca i64 1"   --->   Operation 29 'alloca' 'output_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%output_59 = alloca i64 1"   --->   Operation 30 'alloca' 'output_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%output_58 = alloca i64 1"   --->   Operation 31 'alloca' 'output_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%output_57 = alloca i64 1"   --->   Operation 32 'alloca' 'output_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%output_56 = alloca i64 1"   --->   Operation 33 'alloca' 'output_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%output_55 = alloca i64 1"   --->   Operation 34 'alloca' 'output_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%output_54 = alloca i64 1"   --->   Operation 35 'alloca' 'output_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%output_53 = alloca i64 1"   --->   Operation 36 'alloca' 'output_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%output_52 = alloca i64 1"   --->   Operation 37 'alloca' 'output_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%output_51 = alloca i64 1"   --->   Operation 38 'alloca' 'output_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%output_50 = alloca i64 1"   --->   Operation 39 'alloca' 'output_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%output_49 = alloca i64 1"   --->   Operation 40 'alloca' 'output_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%output_48 = alloca i64 1"   --->   Operation 41 'alloca' 'output_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%output_47 = alloca i64 1"   --->   Operation 42 'alloca' 'output_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%output_46 = alloca i64 1"   --->   Operation 43 'alloca' 'output_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%output_45 = alloca i64 1"   --->   Operation 44 'alloca' 'output_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%output_44 = alloca i64 1"   --->   Operation 45 'alloca' 'output_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%output_43 = alloca i64 1"   --->   Operation 46 'alloca' 'output_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%output_42 = alloca i64 1"   --->   Operation 47 'alloca' 'output_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%output_41 = alloca i64 1"   --->   Operation 48 'alloca' 'output_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%output_40 = alloca i64 1"   --->   Operation 49 'alloca' 'output_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%output_39 = alloca i64 1"   --->   Operation 50 'alloca' 'output_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%output_38 = alloca i64 1"   --->   Operation 51 'alloca' 'output_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%output_37 = alloca i64 1"   --->   Operation 52 'alloca' 'output_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%output_36 = alloca i64 1"   --->   Operation 53 'alloca' 'output_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%output_35 = alloca i64 1"   --->   Operation 54 'alloca' 'output_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%output_34 = alloca i64 1"   --->   Operation 55 'alloca' 'output_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%output_33 = alloca i64 1"   --->   Operation 56 'alloca' 'output_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%output_32 = alloca i64 1"   --->   Operation 57 'alloca' 'output_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%output_31 = alloca i64 1"   --->   Operation 58 'alloca' 'output_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%output_30 = alloca i64 1"   --->   Operation 59 'alloca' 'output_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%output_29 = alloca i64 1"   --->   Operation 60 'alloca' 'output_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%output_28 = alloca i64 1"   --->   Operation 61 'alloca' 'output_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%output_27 = alloca i64 1"   --->   Operation 62 'alloca' 'output_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%output_26 = alloca i64 1"   --->   Operation 63 'alloca' 'output_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%output_25 = alloca i64 1"   --->   Operation 64 'alloca' 'output_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%output_24 = alloca i64 1"   --->   Operation 65 'alloca' 'output_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%output_23 = alloca i64 1"   --->   Operation 66 'alloca' 'output_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%output_22 = alloca i64 1"   --->   Operation 67 'alloca' 'output_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%output_21 = alloca i64 1"   --->   Operation 68 'alloca' 'output_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%output_20 = alloca i64 1"   --->   Operation 69 'alloca' 'output_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%output_19 = alloca i64 1"   --->   Operation 70 'alloca' 'output_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%output_18 = alloca i64 1"   --->   Operation 71 'alloca' 'output_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%output_17 = alloca i64 1"   --->   Operation 72 'alloca' 'output_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%output_16 = alloca i64 1"   --->   Operation 73 'alloca' 'output_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%output_15 = alloca i64 1"   --->   Operation 74 'alloca' 'output_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%output_14 = alloca i64 1"   --->   Operation 75 'alloca' 'output_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%output = alloca i64 1"   --->   Operation 76 'alloca' 'output' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln18 = trunc i32 %p_read246" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:127]   --->   Operation 77 'trunc' 'trunc_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln18_6 = trunc i32 %p_read_181" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:127]   --->   Operation 78 'trunc' 'trunc_ln18_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln18_7 = trunc i32 %p_read_180" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:127]   --->   Operation 79 'trunc' 'trunc_ln18_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln18_8 = trunc i32 %p_read_179" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:127]   --->   Operation 80 'trunc' 'trunc_ln18_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %n45"   --->   Operation 81 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln34 = br void %for.body4.1.split.i" [bnn.cpp:34->bnn.cpp:127]   --->   Operation 82 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%n45_load = load i7 %n45" [bnn.cpp:34->bnn.cpp:127]   --->   Operation 83 'load' 'n45_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i7 %n45_load" [bnn.cpp:34->bnn.cpp:127]   --->   Operation 84 'zext' 'zext_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i7 %n45_load" [bnn.cpp:34->bnn.cpp:127]   --->   Operation 85 'trunc' 'trunc_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%p_ZL9golden_w2_0_addr = getelementptr i32 %p_ZL9golden_w2_0, i64 0, i64 %zext_ln34" [bnn.cpp:45->bnn.cpp:127]   --->   Operation 86 'getelementptr' 'p_ZL9golden_w2_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [2/2] (3.25ns)   --->   "%wt = load i6 %p_ZL9golden_w2_0_addr" [bnn.cpp:45->bnn.cpp:127]   --->   Operation 87 'load' 'wt' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%p_ZL9golden_w2_1_addr = getelementptr i32 %p_ZL9golden_w2_1, i64 0, i64 %zext_ln34" [bnn.cpp:45->bnn.cpp:127]   --->   Operation 88 'getelementptr' 'p_ZL9golden_w2_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [2/2] (3.25ns)   --->   "%wt_4 = load i6 %p_ZL9golden_w2_1_addr" [bnn.cpp:45->bnn.cpp:127]   --->   Operation 89 'load' 'wt_4' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%p_ZL9golden_w2_2_addr = getelementptr i32 %p_ZL9golden_w2_2, i64 0, i64 %zext_ln34" [bnn.cpp:45->bnn.cpp:127]   --->   Operation 90 'getelementptr' 'p_ZL9golden_w2_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [2/2] (3.25ns)   --->   "%wt_5 = load i6 %p_ZL9golden_w2_2_addr" [bnn.cpp:45->bnn.cpp:127]   --->   Operation 91 'load' 'wt_5' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%p_ZL9golden_w2_3_addr = getelementptr i32 %p_ZL9golden_w2_3, i64 0, i64 %zext_ln34" [bnn.cpp:45->bnn.cpp:127]   --->   Operation 92 'getelementptr' 'p_ZL9golden_w2_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [2/2] (3.25ns)   --->   "%wt_6 = load i6 %p_ZL9golden_w2_3_addr" [bnn.cpp:45->bnn.cpp:127]   --->   Operation 93 'load' 'wt_6' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_386 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %n45_load, i32 1, i32 5" [bnn.cpp:44->bnn.cpp:127]   --->   Operation 94 'partselect' 'tmp_386' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %tmp_386, i1 1" [bnn.cpp:44->bnn.cpp:127]   --->   Operation 95 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i6 %or_ln" [bnn.cpp:45->bnn.cpp:127]   --->   Operation 96 'zext' 'zext_ln45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%p_ZL9golden_w2_0_addr_1 = getelementptr i32 %p_ZL9golden_w2_0, i64 0, i64 %zext_ln45" [bnn.cpp:45->bnn.cpp:127]   --->   Operation 97 'getelementptr' 'p_ZL9golden_w2_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [2/2] (3.25ns)   --->   "%wt_7 = load i6 %p_ZL9golden_w2_0_addr_1" [bnn.cpp:45->bnn.cpp:127]   --->   Operation 98 'load' 'wt_7' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%p_ZL9golden_w2_1_addr_1 = getelementptr i32 %p_ZL9golden_w2_1, i64 0, i64 %zext_ln45" [bnn.cpp:45->bnn.cpp:127]   --->   Operation 99 'getelementptr' 'p_ZL9golden_w2_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [2/2] (3.25ns)   --->   "%wt_8 = load i6 %p_ZL9golden_w2_1_addr_1" [bnn.cpp:45->bnn.cpp:127]   --->   Operation 100 'load' 'wt_8' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%p_ZL9golden_w2_2_addr_1 = getelementptr i32 %p_ZL9golden_w2_2, i64 0, i64 %zext_ln45" [bnn.cpp:45->bnn.cpp:127]   --->   Operation 101 'getelementptr' 'p_ZL9golden_w2_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [2/2] (3.25ns)   --->   "%wt_9 = load i6 %p_ZL9golden_w2_2_addr_1" [bnn.cpp:45->bnn.cpp:127]   --->   Operation 102 'load' 'wt_9' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%p_ZL9golden_w2_3_addr_1 = getelementptr i32 %p_ZL9golden_w2_3, i64 0, i64 %zext_ln45" [bnn.cpp:45->bnn.cpp:127]   --->   Operation 103 'getelementptr' 'p_ZL9golden_w2_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [2/2] (3.25ns)   --->   "%wt_10 = load i6 %p_ZL9golden_w2_3_addr_1" [bnn.cpp:45->bnn.cpp:127]   --->   Operation 104 'load' 'wt_10' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_1 : Operation 105 [1/1] (1.82ns)   --->   "%switch_ln60 = switch i6 %trunc_ln34, void %arrayidx17.113.case.63.i, i6 0, void %arrayidx17.113.case.1.i, i6 2, void %arrayidx17.113.case.3.i, i6 4, void %arrayidx17.113.case.5.i, i6 6, void %arrayidx17.113.case.7.i, i6 8, void %arrayidx17.113.case.9.i, i6 10, void %arrayidx17.113.case.11.i, i6 12, void %arrayidx17.113.case.13.i, i6 14, void %arrayidx17.113.case.15.i, i6 16, void %arrayidx17.113.case.17.i, i6 18, void %arrayidx17.113.case.19.i, i6 20, void %arrayidx17.113.case.21.i, i6 22, void %arrayidx17.113.case.23.i, i6 24, void %arrayidx17.113.case.25.i, i6 26, void %arrayidx17.113.case.27.i, i6 28, void %arrayidx17.113.case.29.i, i6 30, void %arrayidx17.113.case.31.i, i6 32, void %arrayidx17.113.case.33.i, i6 34, void %arrayidx17.113.case.35.i, i6 36, void %arrayidx17.113.case.37.i, i6 38, void %arrayidx17.113.case.39.i, i6 40, void %arrayidx17.113.case.41.i, i6 42, void %arrayidx17.113.case.43.i, i6 44, void %arrayidx17.113.case.45.i, i6 46, void %arrayidx17.113.case.47.i, i6 48, void %arrayidx17.113.case.49.i, i6 50, void %arrayidx17.113.case.51.i, i6 52, void %arrayidx17.113.case.53.i, i6 54, void %arrayidx17.113.case.55.i, i6 56, void %arrayidx17.113.case.57.i, i6 58, void %arrayidx17.113.case.59.i, i6 60, void %arrayidx17.113.case.61.i" [bnn.cpp:60->bnn.cpp:127]   --->   Operation 105 'switch' 'switch_ln60' <Predicate = true> <Delay = 1.82>
ST_1 : Operation 106 [1/1] (1.87ns)   --->   "%n = add i7 %n45_load, i7 2" [bnn.cpp:34->bnn.cpp:127]   --->   Operation 106 'add' 'n' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_591 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %n, i32 6" [bnn.cpp:34->bnn.cpp:127]   --->   Operation 107 'bitselect' 'tmp_591' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (1.58ns)   --->   "%store_ln34 = store i7 %n, i7 %n45" [bnn.cpp:34->bnn.cpp:127]   --->   Operation 108 'store' 'store_ln34' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %tmp_591, void %for.body4.1.split.i, void %dense_layer.1.exit" [bnn.cpp:34->bnn.cpp:127]   --->   Operation 109 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.76>
ST_2 : Operation 110 [1/2] ( I:3.25ns O:3.25ns )   --->   "%wt = load i6 %p_ZL9golden_w2_0_addr" [bnn.cpp:45->bnn.cpp:127]   --->   Operation 110 'load' 'wt' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_2 : Operation 111 [1/1] (0.99ns)   --->   "%xor_ln18 = xor i32 %p_read246, i32 4294967295" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:127]   --->   Operation 111 'xor' 'xor_ln18' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.99ns)   --->   "%xor_ln18_8 = xor i31 %trunc_ln18, i31 1431655765" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:127]   --->   Operation 112 'xor' 'xor_ln18_8' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln18_9 = trunc i32 %wt" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:127]   --->   Operation 113 'trunc' 'trunc_ln18_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.99ns)   --->   "%xnr = xor i32 %wt, i32 %xor_ln18" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:127]   --->   Operation 114 'xor' 'xnr' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (0.99ns)   --->   "%xor_ln46 = xor i31 %trunc_ln18_9, i31 %xor_ln18_8" [bnn.cpp:46->bnn.cpp:127]   --->   Operation 115 'xor' 'xor_ln46' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46, i32 30" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 116 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_184 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46, i32 28" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 117 'bitselect' 'tmp_184' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_185 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46, i32 26" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 118 'bitselect' 'tmp_185' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_186 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46, i32 24" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 119 'bitselect' 'tmp_186' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_187 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46, i32 22" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 120 'bitselect' 'tmp_187' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_188 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46, i32 20" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 121 'bitselect' 'tmp_188' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_189 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46, i32 18" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 122 'bitselect' 'tmp_189' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_190 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46, i32 16" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 123 'bitselect' 'tmp_190' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_191 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46, i32 14" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 124 'bitselect' 'tmp_191' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_192 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46, i32 12" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 125 'bitselect' 'tmp_192' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_193 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46, i32 10" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 126 'bitselect' 'tmp_193' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_194 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46, i32 8" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 127 'bitselect' 'tmp_194' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_195 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46, i32 6" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 128 'bitselect' 'tmp_195' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_196 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46, i32 4" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 129 'bitselect' 'tmp_196' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_197 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46, i32 2" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 130 'bitselect' 'tmp_197' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%trunc_ln8 = trunc i31 %xor_ln46" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 131 'trunc' 'trunc_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%and_ln8 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp, i1 0, i1 %tmp_184, i1 0, i1 %tmp_185, i1 0, i1 %tmp_186, i1 0, i1 %tmp_187, i1 0, i1 %tmp_188, i1 0, i1 %tmp_189, i1 0, i1 %tmp_190, i1 0, i1 %tmp_191, i1 0, i1 %tmp_192, i1 0, i1 %tmp_193, i1 0, i1 %tmp_194, i1 0, i1 %tmp_195, i1 0, i1 %tmp_196, i1 0, i1 %tmp_197, i1 0, i1 %trunc_ln8" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 132 'bitconcatenate' 'and_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%and_ln8_cast2 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_184, i1 0, i1 %tmp_185, i1 0, i1 %tmp_186, i1 0, i1 %tmp_187, i1 0, i1 %tmp_188, i1 0, i1 %tmp_189, i1 0, i1 %tmp_190, i1 0, i1 %tmp_191, i1 0, i1 %tmp_192, i1 0, i1 %tmp_193, i1 0, i1 %tmp_194, i1 0, i1 %tmp_195, i1 0, i1 %tmp_196, i1 0, i1 %tmp_197, i1 0, i1 %trunc_ln8" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 133 'bitconcatenate' 'and_ln8_cast2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln8_23 = zext i29 %and_ln8_cast2" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 134 'zext' 'zext_ln8_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln8 = zext i31 %and_ln8" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 135 'zext' 'zext_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_198 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr, i32 31" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 136 'bitselect' 'tmp_198' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_199 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr, i32 29" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 137 'bitselect' 'tmp_199' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_200 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr, i32 27" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 138 'bitselect' 'tmp_200' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_201 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr, i32 25" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 139 'bitselect' 'tmp_201' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_202 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr, i32 23" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 140 'bitselect' 'tmp_202' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_203 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr, i32 21" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 141 'bitselect' 'tmp_203' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_204 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr, i32 19" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 142 'bitselect' 'tmp_204' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_205 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr, i32 17" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 143 'bitselect' 'tmp_205' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_206 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr, i32 15" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 144 'bitselect' 'tmp_206' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_207 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr, i32 13" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 145 'bitselect' 'tmp_207' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_208 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr, i32 11" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 146 'bitselect' 'tmp_208' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_209 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr, i32 9" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 147 'bitselect' 'tmp_209' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_210 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr, i32 7" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 148 'bitselect' 'tmp_210' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_211 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr, i32 5" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 149 'bitselect' 'tmp_211' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_212 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr, i32 3" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 150 'bitselect' 'tmp_212' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_213 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr, i32 1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 151 'bitselect' 'tmp_213' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%and_ln8_8 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_198, i1 0, i1 %tmp_199, i1 0, i1 %tmp_200, i1 0, i1 %tmp_201, i1 0, i1 %tmp_202, i1 0, i1 %tmp_203, i1 0, i1 %tmp_204, i1 0, i1 %tmp_205, i1 0, i1 %tmp_206, i1 0, i1 %tmp_207, i1 0, i1 %tmp_208, i1 0, i1 %tmp_209, i1 0, i1 %tmp_210, i1 0, i1 %tmp_211, i1 0, i1 %tmp_212, i1 0, i1 %tmp_213" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 152 'bitconcatenate' 'and_ln8_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%and_ln8_8_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_199, i1 0, i1 %tmp_200, i1 0, i1 %tmp_201, i1 0, i1 %tmp_202, i1 0, i1 %tmp_203, i1 0, i1 %tmp_204, i1 0, i1 %tmp_205, i1 0, i1 %tmp_206, i1 0, i1 %tmp_207, i1 0, i1 %tmp_208, i1 0, i1 %tmp_209, i1 0, i1 %tmp_210, i1 0, i1 %tmp_211, i1 0, i1 %tmp_212, i1 0, i1 %tmp_213" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 153 'bitconcatenate' 'and_ln8_8_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln8_24 = zext i29 %and_ln8_8_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 154 'zext' 'zext_ln8_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln8_8 = zext i31 %and_ln8_8" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 155 'zext' 'zext_ln8_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (2.46ns)   --->   "%add_ln8_12 = add i29 %and_ln8_8_cast1, i29 %and_ln8_cast2" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 156 'add' 'add_ln8_12' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 157 [1/1] (2.46ns)   --->   "%add_ln8 = add i30 %zext_ln8_24, i30 %zext_ln8_23" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 157 'add' 'add_ln8' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 158 [1/1] (2.52ns)   --->   "%s0 = add i32 %zext_ln8_8, i32 %zext_ln8" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 158 'add' 's0' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_s = partselect i2 @_ssdm_op_PartSelect.i2.i30.i32.i32, i30 %add_ln8, i32 28, i32 29" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 159 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_214 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_12, i32 24, i32 25" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 160 'partselect' 'tmp_214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_215 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_12, i32 20, i32 21" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 161 'partselect' 'tmp_215' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_216 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_12, i32 16, i32 17" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 162 'partselect' 'tmp_216' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_217 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_12, i32 12, i32 13" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 163 'partselect' 'tmp_217' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_218 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_12, i32 8, i32 9" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 164 'partselect' 'tmp_218' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_219 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_12, i32 4, i32 5" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 165 'partselect' 'tmp_219' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%trunc_ln9 = trunc i29 %add_ln8_12" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 166 'trunc' 'trunc_ln9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_220 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %s0, i32 30, i32 31" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 167 'partselect' 'tmp_220' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_221 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_12, i32 26, i32 27" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 168 'partselect' 'tmp_221' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_222 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_12, i32 22, i32 23" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 169 'partselect' 'tmp_222' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_223 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_12, i32 18, i32 19" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 170 'partselect' 'tmp_223' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_224 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_12, i32 14, i32 15" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 171 'partselect' 'tmp_224' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_225 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_12, i32 10, i32 11" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 172 'partselect' 'tmp_225' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_226 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_12, i32 6, i32 7" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 173 'partselect' 'tmp_226' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_227 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_12, i32 2, i32 3" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 174 'partselect' 'tmp_227' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 175 [1/2] ( I:3.25ns O:3.25ns )   --->   "%wt_4 = load i6 %p_ZL9golden_w2_1_addr" [bnn.cpp:45->bnn.cpp:127]   --->   Operation 175 'load' 'wt_4' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_2 : Operation 176 [1/1] (0.99ns)   --->   "%xor_ln18_7 = xor i32 %p_read_181, i32 4294967295" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:127]   --->   Operation 176 'xor' 'xor_ln18_7' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 177 [1/1] (0.99ns)   --->   "%xor_ln18_12 = xor i31 %trunc_ln18_6, i31 1431655765" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:127]   --->   Operation 177 'xor' 'xor_ln18_12' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%trunc_ln18_10 = trunc i32 %wt_4" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:127]   --->   Operation 178 'trunc' 'trunc_ln18_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 179 [1/1] (0.99ns)   --->   "%xnr_4 = xor i32 %wt_4, i32 %xor_ln18_7" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:127]   --->   Operation 179 'xor' 'xnr_4' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 180 [1/1] (0.99ns)   --->   "%xor_ln46_2 = xor i31 %trunc_ln18_10, i31 %xor_ln18_12" [bnn.cpp:46->bnn.cpp:127]   --->   Operation 180 'xor' 'xor_ln46_2' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_233 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_2, i32 30" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 181 'bitselect' 'tmp_233' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_234 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_2, i32 28" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 182 'bitselect' 'tmp_234' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_235 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_2, i32 26" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 183 'bitselect' 'tmp_235' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_236 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_2, i32 24" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 184 'bitselect' 'tmp_236' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_237 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_2, i32 22" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 185 'bitselect' 'tmp_237' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_238 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_2, i32 20" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 186 'bitselect' 'tmp_238' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_239 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_2, i32 18" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 187 'bitselect' 'tmp_239' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_240 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_2, i32 16" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 188 'bitselect' 'tmp_240' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_241 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_2, i32 14" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 189 'bitselect' 'tmp_241' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_242 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_2, i32 12" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 190 'bitselect' 'tmp_242' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_243 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_2, i32 10" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 191 'bitselect' 'tmp_243' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_244 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_2, i32 8" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 192 'bitselect' 'tmp_244' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_245 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_2, i32 6" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 193 'bitselect' 'tmp_245' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_246 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_2, i32 4" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 194 'bitselect' 'tmp_246' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_247 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_2, i32 2" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 195 'bitselect' 'tmp_247' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "%trunc_ln8_4 = trunc i31 %xor_ln46_2" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 196 'trunc' 'trunc_ln8_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 197 [1/1] (0.00ns)   --->   "%and_ln8_9 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_233, i1 0, i1 %tmp_234, i1 0, i1 %tmp_235, i1 0, i1 %tmp_236, i1 0, i1 %tmp_237, i1 0, i1 %tmp_238, i1 0, i1 %tmp_239, i1 0, i1 %tmp_240, i1 0, i1 %tmp_241, i1 0, i1 %tmp_242, i1 0, i1 %tmp_243, i1 0, i1 %tmp_244, i1 0, i1 %tmp_245, i1 0, i1 %tmp_246, i1 0, i1 %tmp_247, i1 0, i1 %trunc_ln8_4" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 197 'bitconcatenate' 'and_ln8_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 198 [1/1] (0.00ns)   --->   "%and_ln8_9_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_234, i1 0, i1 %tmp_235, i1 0, i1 %tmp_236, i1 0, i1 %tmp_237, i1 0, i1 %tmp_238, i1 0, i1 %tmp_239, i1 0, i1 %tmp_240, i1 0, i1 %tmp_241, i1 0, i1 %tmp_242, i1 0, i1 %tmp_243, i1 0, i1 %tmp_244, i1 0, i1 %tmp_245, i1 0, i1 %tmp_246, i1 0, i1 %tmp_247, i1 0, i1 %trunc_ln8_4" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 198 'bitconcatenate' 'and_ln8_9_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln8_25 = zext i29 %and_ln8_9_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 199 'zext' 'zext_ln8_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln8_9 = zext i31 %and_ln8_9" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 200 'zext' 'zext_ln8_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_248 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_4, i32 31" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 201 'bitselect' 'tmp_248' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_249 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_4, i32 29" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 202 'bitselect' 'tmp_249' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_250 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_4, i32 27" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 203 'bitselect' 'tmp_250' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_251 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_4, i32 25" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 204 'bitselect' 'tmp_251' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_252 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_4, i32 23" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 205 'bitselect' 'tmp_252' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_253 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_4, i32 21" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 206 'bitselect' 'tmp_253' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_254 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_4, i32 19" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 207 'bitselect' 'tmp_254' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_255 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_4, i32 17" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 208 'bitselect' 'tmp_255' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_256 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_4, i32 15" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 209 'bitselect' 'tmp_256' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 210 [1/1] (0.00ns)   --->   "%tmp_257 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_4, i32 13" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 210 'bitselect' 'tmp_257' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 211 [1/1] (0.00ns)   --->   "%tmp_258 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_4, i32 11" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 211 'bitselect' 'tmp_258' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_259 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_4, i32 9" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 212 'bitselect' 'tmp_259' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_260 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_4, i32 7" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 213 'bitselect' 'tmp_260' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 214 [1/1] (0.00ns)   --->   "%tmp_261 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_4, i32 5" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 214 'bitselect' 'tmp_261' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_262 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_4, i32 3" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 215 'bitselect' 'tmp_262' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_263 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_4, i32 1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 216 'bitselect' 'tmp_263' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 217 [1/1] (0.00ns)   --->   "%and_ln8_s = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_248, i1 0, i1 %tmp_249, i1 0, i1 %tmp_250, i1 0, i1 %tmp_251, i1 0, i1 %tmp_252, i1 0, i1 %tmp_253, i1 0, i1 %tmp_254, i1 0, i1 %tmp_255, i1 0, i1 %tmp_256, i1 0, i1 %tmp_257, i1 0, i1 %tmp_258, i1 0, i1 %tmp_259, i1 0, i1 %tmp_260, i1 0, i1 %tmp_261, i1 0, i1 %tmp_262, i1 0, i1 %tmp_263" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 217 'bitconcatenate' 'and_ln8_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 218 [1/1] (0.00ns)   --->   "%and_ln8_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_249, i1 0, i1 %tmp_250, i1 0, i1 %tmp_251, i1 0, i1 %tmp_252, i1 0, i1 %tmp_253, i1 0, i1 %tmp_254, i1 0, i1 %tmp_255, i1 0, i1 %tmp_256, i1 0, i1 %tmp_257, i1 0, i1 %tmp_258, i1 0, i1 %tmp_259, i1 0, i1 %tmp_260, i1 0, i1 %tmp_261, i1 0, i1 %tmp_262, i1 0, i1 %tmp_263" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 218 'bitconcatenate' 'and_ln8_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln8_26 = zext i29 %and_ln8_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 219 'zext' 'zext_ln8_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 220 [1/1] (0.00ns)   --->   "%zext_ln8_10 = zext i31 %and_ln8_s" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 220 'zext' 'zext_ln8_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 221 [1/1] (2.46ns)   --->   "%add_ln8_14 = add i29 %and_ln8_cast1, i29 %and_ln8_9_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 221 'add' 'add_ln8_14' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 222 [1/1] (2.46ns)   --->   "%add_ln8_15 = add i30 %zext_ln8_26, i30 %zext_ln8_25" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 222 'add' 'add_ln8_15' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 223 [1/1] (2.52ns)   --->   "%s0_4 = add i32 %zext_ln8_10, i32 %zext_ln8_9" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 223 'add' 's0_4' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 224 [1/1] (0.00ns)   --->   "%tmp_264 = partselect i2 @_ssdm_op_PartSelect.i2.i30.i32.i32, i30 %add_ln8_15, i32 28, i32 29" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 224 'partselect' 'tmp_264' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_265 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_14, i32 24, i32 25" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 225 'partselect' 'tmp_265' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 226 [1/1] (0.00ns)   --->   "%tmp_266 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_14, i32 20, i32 21" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 226 'partselect' 'tmp_266' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 227 [1/1] (0.00ns)   --->   "%tmp_267 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_14, i32 16, i32 17" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 227 'partselect' 'tmp_267' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 228 [1/1] (0.00ns)   --->   "%tmp_268 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_14, i32 12, i32 13" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 228 'partselect' 'tmp_268' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 229 [1/1] (0.00ns)   --->   "%tmp_269 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_14, i32 8, i32 9" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 229 'partselect' 'tmp_269' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 230 [1/1] (0.00ns)   --->   "%tmp_270 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_14, i32 4, i32 5" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 230 'partselect' 'tmp_270' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 231 [1/1] (0.00ns)   --->   "%trunc_ln9_4 = trunc i29 %add_ln8_14" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 231 'trunc' 'trunc_ln9_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 232 [1/1] (0.00ns)   --->   "%tmp_271 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %s0_4, i32 30, i32 31" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 232 'partselect' 'tmp_271' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 233 [1/1] (0.00ns)   --->   "%tmp_272 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_14, i32 26, i32 27" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 233 'partselect' 'tmp_272' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 234 [1/1] (0.00ns)   --->   "%tmp_273 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_14, i32 22, i32 23" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 234 'partselect' 'tmp_273' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 235 [1/1] (0.00ns)   --->   "%tmp_274 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_14, i32 18, i32 19" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 235 'partselect' 'tmp_274' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 236 [1/1] (0.00ns)   --->   "%tmp_275 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_14, i32 14, i32 15" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 236 'partselect' 'tmp_275' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 237 [1/1] (0.00ns)   --->   "%tmp_276 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_14, i32 10, i32 11" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 237 'partselect' 'tmp_276' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 238 [1/1] (0.00ns)   --->   "%tmp_277 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_14, i32 6, i32 7" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 238 'partselect' 'tmp_277' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 239 [1/1] (0.00ns)   --->   "%tmp_278 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_14, i32 2, i32 3" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 239 'partselect' 'tmp_278' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 240 [1/2] ( I:3.25ns O:3.25ns )   --->   "%wt_5 = load i6 %p_ZL9golden_w2_2_addr" [bnn.cpp:45->bnn.cpp:127]   --->   Operation 240 'load' 'wt_5' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_2 : Operation 241 [1/1] (0.99ns)   --->   "%xor_ln18_9 = xor i32 %p_read_180, i32 4294967295" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:127]   --->   Operation 241 'xor' 'xor_ln18_9' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 242 [1/1] (0.99ns)   --->   "%xor_ln18_14 = xor i31 %trunc_ln18_7, i31 1431655765" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:127]   --->   Operation 242 'xor' 'xor_ln18_14' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 243 [1/1] (0.00ns)   --->   "%trunc_ln18_11 = trunc i32 %wt_5" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:127]   --->   Operation 243 'trunc' 'trunc_ln18_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 244 [1/1] (0.99ns)   --->   "%xnr_5 = xor i32 %wt_5, i32 %xor_ln18_9" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:127]   --->   Operation 244 'xor' 'xnr_5' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 245 [1/1] (0.99ns)   --->   "%xor_ln46_3 = xor i31 %trunc_ln18_11, i31 %xor_ln18_14" [bnn.cpp:46->bnn.cpp:127]   --->   Operation 245 'xor' 'xor_ln46_3' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 246 [1/1] (0.00ns)   --->   "%tmp_284 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_3, i32 30" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 246 'bitselect' 'tmp_284' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_285 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_3, i32 28" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 247 'bitselect' 'tmp_285' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 248 [1/1] (0.00ns)   --->   "%tmp_286 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_3, i32 26" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 248 'bitselect' 'tmp_286' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_287 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_3, i32 24" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 249 'bitselect' 'tmp_287' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 250 [1/1] (0.00ns)   --->   "%tmp_288 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_3, i32 22" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 250 'bitselect' 'tmp_288' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 251 [1/1] (0.00ns)   --->   "%tmp_289 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_3, i32 20" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 251 'bitselect' 'tmp_289' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 252 [1/1] (0.00ns)   --->   "%tmp_290 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_3, i32 18" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 252 'bitselect' 'tmp_290' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 253 [1/1] (0.00ns)   --->   "%tmp_291 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_3, i32 16" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 253 'bitselect' 'tmp_291' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 254 [1/1] (0.00ns)   --->   "%tmp_292 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_3, i32 14" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 254 'bitselect' 'tmp_292' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_293 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_3, i32 12" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 255 'bitselect' 'tmp_293' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 256 [1/1] (0.00ns)   --->   "%tmp_294 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_3, i32 10" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 256 'bitselect' 'tmp_294' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 257 [1/1] (0.00ns)   --->   "%tmp_295 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_3, i32 8" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 257 'bitselect' 'tmp_295' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 258 [1/1] (0.00ns)   --->   "%tmp_296 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_3, i32 6" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 258 'bitselect' 'tmp_296' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 259 [1/1] (0.00ns)   --->   "%tmp_297 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_3, i32 4" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 259 'bitselect' 'tmp_297' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 260 [1/1] (0.00ns)   --->   "%tmp_298 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_3, i32 2" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 260 'bitselect' 'tmp_298' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 261 [1/1] (0.00ns)   --->   "%trunc_ln8_5 = trunc i31 %xor_ln46_3" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 261 'trunc' 'trunc_ln8_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 262 [1/1] (0.00ns)   --->   "%and_ln8_1 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_284, i1 0, i1 %tmp_285, i1 0, i1 %tmp_286, i1 0, i1 %tmp_287, i1 0, i1 %tmp_288, i1 0, i1 %tmp_289, i1 0, i1 %tmp_290, i1 0, i1 %tmp_291, i1 0, i1 %tmp_292, i1 0, i1 %tmp_293, i1 0, i1 %tmp_294, i1 0, i1 %tmp_295, i1 0, i1 %tmp_296, i1 0, i1 %tmp_297, i1 0, i1 %tmp_298, i1 0, i1 %trunc_ln8_5" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 262 'bitconcatenate' 'and_ln8_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 263 [1/1] (0.00ns)   --->   "%and_ln8_1_cast2 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_285, i1 0, i1 %tmp_286, i1 0, i1 %tmp_287, i1 0, i1 %tmp_288, i1 0, i1 %tmp_289, i1 0, i1 %tmp_290, i1 0, i1 %tmp_291, i1 0, i1 %tmp_292, i1 0, i1 %tmp_293, i1 0, i1 %tmp_294, i1 0, i1 %tmp_295, i1 0, i1 %tmp_296, i1 0, i1 %tmp_297, i1 0, i1 %tmp_298, i1 0, i1 %trunc_ln8_5" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 263 'bitconcatenate' 'and_ln8_1_cast2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 264 [1/1] (0.00ns)   --->   "%zext_ln8_27 = zext i29 %and_ln8_1_cast2" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 264 'zext' 'zext_ln8_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 265 [1/1] (0.00ns)   --->   "%zext_ln8_11 = zext i31 %and_ln8_1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 265 'zext' 'zext_ln8_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 266 [1/1] (0.00ns)   --->   "%tmp_299 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_5, i32 31" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 266 'bitselect' 'tmp_299' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 267 [1/1] (0.00ns)   --->   "%tmp_300 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_5, i32 29" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 267 'bitselect' 'tmp_300' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 268 [1/1] (0.00ns)   --->   "%tmp_301 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_5, i32 27" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 268 'bitselect' 'tmp_301' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 269 [1/1] (0.00ns)   --->   "%tmp_302 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_5, i32 25" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 269 'bitselect' 'tmp_302' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 270 [1/1] (0.00ns)   --->   "%tmp_303 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_5, i32 23" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 270 'bitselect' 'tmp_303' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 271 [1/1] (0.00ns)   --->   "%tmp_304 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_5, i32 21" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 271 'bitselect' 'tmp_304' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 272 [1/1] (0.00ns)   --->   "%tmp_305 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_5, i32 19" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 272 'bitselect' 'tmp_305' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 273 [1/1] (0.00ns)   --->   "%tmp_306 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_5, i32 17" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 273 'bitselect' 'tmp_306' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 274 [1/1] (0.00ns)   --->   "%tmp_307 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_5, i32 15" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 274 'bitselect' 'tmp_307' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 275 [1/1] (0.00ns)   --->   "%tmp_308 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_5, i32 13" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 275 'bitselect' 'tmp_308' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 276 [1/1] (0.00ns)   --->   "%tmp_309 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_5, i32 11" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 276 'bitselect' 'tmp_309' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 277 [1/1] (0.00ns)   --->   "%tmp_310 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_5, i32 9" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 277 'bitselect' 'tmp_310' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 278 [1/1] (0.00ns)   --->   "%tmp_311 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_5, i32 7" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 278 'bitselect' 'tmp_311' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 279 [1/1] (0.00ns)   --->   "%tmp_312 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_5, i32 5" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 279 'bitselect' 'tmp_312' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 280 [1/1] (0.00ns)   --->   "%tmp_313 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_5, i32 3" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 280 'bitselect' 'tmp_313' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 281 [1/1] (0.00ns)   --->   "%tmp_314 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_5, i32 1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 281 'bitselect' 'tmp_314' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 282 [1/1] (0.00ns)   --->   "%and_ln8_2 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_299, i1 0, i1 %tmp_300, i1 0, i1 %tmp_301, i1 0, i1 %tmp_302, i1 0, i1 %tmp_303, i1 0, i1 %tmp_304, i1 0, i1 %tmp_305, i1 0, i1 %tmp_306, i1 0, i1 %tmp_307, i1 0, i1 %tmp_308, i1 0, i1 %tmp_309, i1 0, i1 %tmp_310, i1 0, i1 %tmp_311, i1 0, i1 %tmp_312, i1 0, i1 %tmp_313, i1 0, i1 %tmp_314" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 282 'bitconcatenate' 'and_ln8_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 283 [1/1] (0.00ns)   --->   "%and_ln8_2_cast2 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_300, i1 0, i1 %tmp_301, i1 0, i1 %tmp_302, i1 0, i1 %tmp_303, i1 0, i1 %tmp_304, i1 0, i1 %tmp_305, i1 0, i1 %tmp_306, i1 0, i1 %tmp_307, i1 0, i1 %tmp_308, i1 0, i1 %tmp_309, i1 0, i1 %tmp_310, i1 0, i1 %tmp_311, i1 0, i1 %tmp_312, i1 0, i1 %tmp_313, i1 0, i1 %tmp_314" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 283 'bitconcatenate' 'and_ln8_2_cast2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 284 [1/1] (0.00ns)   --->   "%zext_ln8_28 = zext i29 %and_ln8_2_cast2" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 284 'zext' 'zext_ln8_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 285 [1/1] (0.00ns)   --->   "%zext_ln8_12 = zext i31 %and_ln8_2" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 285 'zext' 'zext_ln8_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 286 [1/1] (2.46ns)   --->   "%add_ln8_17 = add i29 %and_ln8_2_cast2, i29 %and_ln8_1_cast2" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 286 'add' 'add_ln8_17' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 287 [1/1] (2.46ns)   --->   "%add_ln8_18 = add i30 %zext_ln8_28, i30 %zext_ln8_27" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 287 'add' 'add_ln8_18' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 288 [1/1] (2.52ns)   --->   "%s0_5 = add i32 %zext_ln8_12, i32 %zext_ln8_11" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 288 'add' 's0_5' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 289 [1/1] (0.00ns)   --->   "%tmp_315 = partselect i2 @_ssdm_op_PartSelect.i2.i30.i32.i32, i30 %add_ln8_18, i32 28, i32 29" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 289 'partselect' 'tmp_315' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 290 [1/1] (0.00ns)   --->   "%tmp_316 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_17, i32 24, i32 25" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 290 'partselect' 'tmp_316' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 291 [1/1] (0.00ns)   --->   "%tmp_317 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_17, i32 20, i32 21" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 291 'partselect' 'tmp_317' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 292 [1/1] (0.00ns)   --->   "%tmp_318 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_17, i32 16, i32 17" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 292 'partselect' 'tmp_318' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 293 [1/1] (0.00ns)   --->   "%tmp_319 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_17, i32 12, i32 13" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 293 'partselect' 'tmp_319' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 294 [1/1] (0.00ns)   --->   "%tmp_320 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_17, i32 8, i32 9" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 294 'partselect' 'tmp_320' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 295 [1/1] (0.00ns)   --->   "%tmp_321 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_17, i32 4, i32 5" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 295 'partselect' 'tmp_321' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 296 [1/1] (0.00ns)   --->   "%trunc_ln9_5 = trunc i29 %add_ln8_17" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 296 'trunc' 'trunc_ln9_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 297 [1/1] (0.00ns)   --->   "%tmp_322 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %s0_5, i32 30, i32 31" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 297 'partselect' 'tmp_322' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 298 [1/1] (0.00ns)   --->   "%tmp_323 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_17, i32 26, i32 27" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 298 'partselect' 'tmp_323' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 299 [1/1] (0.00ns)   --->   "%tmp_324 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_17, i32 22, i32 23" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 299 'partselect' 'tmp_324' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 300 [1/1] (0.00ns)   --->   "%tmp_325 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_17, i32 18, i32 19" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 300 'partselect' 'tmp_325' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 301 [1/1] (0.00ns)   --->   "%tmp_326 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_17, i32 14, i32 15" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 301 'partselect' 'tmp_326' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 302 [1/1] (0.00ns)   --->   "%tmp_327 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_17, i32 10, i32 11" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 302 'partselect' 'tmp_327' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 303 [1/1] (0.00ns)   --->   "%tmp_328 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_17, i32 6, i32 7" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 303 'partselect' 'tmp_328' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 304 [1/1] (0.00ns)   --->   "%tmp_329 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_17, i32 2, i32 3" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 304 'partselect' 'tmp_329' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 305 [1/2] ( I:3.25ns O:3.25ns )   --->   "%wt_6 = load i6 %p_ZL9golden_w2_3_addr" [bnn.cpp:45->bnn.cpp:127]   --->   Operation 305 'load' 'wt_6' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_2 : Operation 306 [1/1] (0.99ns)   --->   "%xor_ln18_11 = xor i32 %p_read_179, i32 4294967295" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:127]   --->   Operation 306 'xor' 'xor_ln18_11' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 307 [1/1] (0.99ns)   --->   "%xor_ln18_16 = xor i31 %trunc_ln18_8, i31 1431655765" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:127]   --->   Operation 307 'xor' 'xor_ln18_16' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 308 [1/1] (0.00ns)   --->   "%trunc_ln18_12 = trunc i32 %wt_6" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:127]   --->   Operation 308 'trunc' 'trunc_ln18_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 309 [1/1] (0.99ns)   --->   "%xnr_6 = xor i32 %wt_6, i32 %xor_ln18_11" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:127]   --->   Operation 309 'xor' 'xnr_6' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 310 [1/1] (0.99ns)   --->   "%xor_ln46_4 = xor i31 %trunc_ln18_12, i31 %xor_ln18_16" [bnn.cpp:46->bnn.cpp:127]   --->   Operation 310 'xor' 'xor_ln46_4' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 311 [1/1] (0.00ns)   --->   "%tmp_335 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_4, i32 30" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 311 'bitselect' 'tmp_335' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 312 [1/1] (0.00ns)   --->   "%tmp_336 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_4, i32 28" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 312 'bitselect' 'tmp_336' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 313 [1/1] (0.00ns)   --->   "%tmp_337 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_4, i32 26" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 313 'bitselect' 'tmp_337' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 314 [1/1] (0.00ns)   --->   "%tmp_338 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_4, i32 24" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 314 'bitselect' 'tmp_338' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 315 [1/1] (0.00ns)   --->   "%tmp_339 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_4, i32 22" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 315 'bitselect' 'tmp_339' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 316 [1/1] (0.00ns)   --->   "%tmp_340 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_4, i32 20" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 316 'bitselect' 'tmp_340' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 317 [1/1] (0.00ns)   --->   "%tmp_341 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_4, i32 18" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 317 'bitselect' 'tmp_341' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 318 [1/1] (0.00ns)   --->   "%tmp_342 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_4, i32 16" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 318 'bitselect' 'tmp_342' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 319 [1/1] (0.00ns)   --->   "%tmp_343 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_4, i32 14" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 319 'bitselect' 'tmp_343' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 320 [1/1] (0.00ns)   --->   "%tmp_344 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_4, i32 12" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 320 'bitselect' 'tmp_344' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 321 [1/1] (0.00ns)   --->   "%tmp_345 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_4, i32 10" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 321 'bitselect' 'tmp_345' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 322 [1/1] (0.00ns)   --->   "%tmp_346 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_4, i32 8" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 322 'bitselect' 'tmp_346' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 323 [1/1] (0.00ns)   --->   "%tmp_347 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_4, i32 6" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 323 'bitselect' 'tmp_347' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 324 [1/1] (0.00ns)   --->   "%tmp_348 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_4, i32 4" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 324 'bitselect' 'tmp_348' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 325 [1/1] (0.00ns)   --->   "%tmp_349 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_4, i32 2" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 325 'bitselect' 'tmp_349' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 326 [1/1] (0.00ns)   --->   "%trunc_ln8_6 = trunc i31 %xor_ln46_4" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 326 'trunc' 'trunc_ln8_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 327 [1/1] (0.00ns)   --->   "%and_ln8_3 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_335, i1 0, i1 %tmp_336, i1 0, i1 %tmp_337, i1 0, i1 %tmp_338, i1 0, i1 %tmp_339, i1 0, i1 %tmp_340, i1 0, i1 %tmp_341, i1 0, i1 %tmp_342, i1 0, i1 %tmp_343, i1 0, i1 %tmp_344, i1 0, i1 %tmp_345, i1 0, i1 %tmp_346, i1 0, i1 %tmp_347, i1 0, i1 %tmp_348, i1 0, i1 %tmp_349, i1 0, i1 %trunc_ln8_6" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 327 'bitconcatenate' 'and_ln8_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 328 [1/1] (0.00ns)   --->   "%and_ln8_3_cast2 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_336, i1 0, i1 %tmp_337, i1 0, i1 %tmp_338, i1 0, i1 %tmp_339, i1 0, i1 %tmp_340, i1 0, i1 %tmp_341, i1 0, i1 %tmp_342, i1 0, i1 %tmp_343, i1 0, i1 %tmp_344, i1 0, i1 %tmp_345, i1 0, i1 %tmp_346, i1 0, i1 %tmp_347, i1 0, i1 %tmp_348, i1 0, i1 %tmp_349, i1 0, i1 %trunc_ln8_6" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 328 'bitconcatenate' 'and_ln8_3_cast2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 329 [1/1] (0.00ns)   --->   "%zext_ln8_29 = zext i29 %and_ln8_3_cast2" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 329 'zext' 'zext_ln8_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 330 [1/1] (0.00ns)   --->   "%zext_ln8_13 = zext i31 %and_ln8_3" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 330 'zext' 'zext_ln8_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 331 [1/1] (0.00ns)   --->   "%tmp_350 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_6, i32 31" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 331 'bitselect' 'tmp_350' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 332 [1/1] (0.00ns)   --->   "%tmp_351 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_6, i32 29" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 332 'bitselect' 'tmp_351' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 333 [1/1] (0.00ns)   --->   "%tmp_352 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_6, i32 27" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 333 'bitselect' 'tmp_352' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 334 [1/1] (0.00ns)   --->   "%tmp_353 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_6, i32 25" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 334 'bitselect' 'tmp_353' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 335 [1/1] (0.00ns)   --->   "%tmp_354 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_6, i32 23" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 335 'bitselect' 'tmp_354' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 336 [1/1] (0.00ns)   --->   "%tmp_355 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_6, i32 21" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 336 'bitselect' 'tmp_355' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 337 [1/1] (0.00ns)   --->   "%tmp_356 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_6, i32 19" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 337 'bitselect' 'tmp_356' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 338 [1/1] (0.00ns)   --->   "%tmp_357 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_6, i32 17" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 338 'bitselect' 'tmp_357' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 339 [1/1] (0.00ns)   --->   "%tmp_358 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_6, i32 15" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 339 'bitselect' 'tmp_358' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 340 [1/1] (0.00ns)   --->   "%tmp_359 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_6, i32 13" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 340 'bitselect' 'tmp_359' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 341 [1/1] (0.00ns)   --->   "%tmp_360 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_6, i32 11" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 341 'bitselect' 'tmp_360' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 342 [1/1] (0.00ns)   --->   "%tmp_361 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_6, i32 9" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 342 'bitselect' 'tmp_361' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 343 [1/1] (0.00ns)   --->   "%tmp_362 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_6, i32 7" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 343 'bitselect' 'tmp_362' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 344 [1/1] (0.00ns)   --->   "%tmp_363 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_6, i32 5" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 344 'bitselect' 'tmp_363' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 345 [1/1] (0.00ns)   --->   "%tmp_364 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_6, i32 3" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 345 'bitselect' 'tmp_364' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 346 [1/1] (0.00ns)   --->   "%tmp_365 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_6, i32 1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 346 'bitselect' 'tmp_365' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 347 [1/1] (0.00ns)   --->   "%and_ln8_4 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_350, i1 0, i1 %tmp_351, i1 0, i1 %tmp_352, i1 0, i1 %tmp_353, i1 0, i1 %tmp_354, i1 0, i1 %tmp_355, i1 0, i1 %tmp_356, i1 0, i1 %tmp_357, i1 0, i1 %tmp_358, i1 0, i1 %tmp_359, i1 0, i1 %tmp_360, i1 0, i1 %tmp_361, i1 0, i1 %tmp_362, i1 0, i1 %tmp_363, i1 0, i1 %tmp_364, i1 0, i1 %tmp_365" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 347 'bitconcatenate' 'and_ln8_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 348 [1/1] (0.00ns)   --->   "%and_ln8_4_cast2 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_351, i1 0, i1 %tmp_352, i1 0, i1 %tmp_353, i1 0, i1 %tmp_354, i1 0, i1 %tmp_355, i1 0, i1 %tmp_356, i1 0, i1 %tmp_357, i1 0, i1 %tmp_358, i1 0, i1 %tmp_359, i1 0, i1 %tmp_360, i1 0, i1 %tmp_361, i1 0, i1 %tmp_362, i1 0, i1 %tmp_363, i1 0, i1 %tmp_364, i1 0, i1 %tmp_365" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 348 'bitconcatenate' 'and_ln8_4_cast2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 349 [1/1] (0.00ns)   --->   "%zext_ln8_30 = zext i29 %and_ln8_4_cast2" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 349 'zext' 'zext_ln8_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 350 [1/1] (0.00ns)   --->   "%zext_ln8_14 = zext i31 %and_ln8_4" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 350 'zext' 'zext_ln8_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 351 [1/1] (2.46ns)   --->   "%add_ln8_20 = add i29 %and_ln8_4_cast2, i29 %and_ln8_3_cast2" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 351 'add' 'add_ln8_20' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 352 [1/1] (2.46ns)   --->   "%add_ln8_21 = add i30 %zext_ln8_30, i30 %zext_ln8_29" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 352 'add' 'add_ln8_21' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 353 [1/1] (2.52ns)   --->   "%s0_6 = add i32 %zext_ln8_14, i32 %zext_ln8_13" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 353 'add' 's0_6' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 354 [1/1] (0.00ns)   --->   "%tmp_366 = partselect i2 @_ssdm_op_PartSelect.i2.i30.i32.i32, i30 %add_ln8_21, i32 28, i32 29" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 354 'partselect' 'tmp_366' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 355 [1/1] (0.00ns)   --->   "%tmp_367 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_20, i32 24, i32 25" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 355 'partselect' 'tmp_367' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 356 [1/1] (0.00ns)   --->   "%tmp_368 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_20, i32 20, i32 21" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 356 'partselect' 'tmp_368' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 357 [1/1] (0.00ns)   --->   "%tmp_369 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_20, i32 16, i32 17" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 357 'partselect' 'tmp_369' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 358 [1/1] (0.00ns)   --->   "%tmp_370 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_20, i32 12, i32 13" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 358 'partselect' 'tmp_370' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 359 [1/1] (0.00ns)   --->   "%tmp_371 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_20, i32 8, i32 9" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 359 'partselect' 'tmp_371' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 360 [1/1] (0.00ns)   --->   "%tmp_372 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_20, i32 4, i32 5" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 360 'partselect' 'tmp_372' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 361 [1/1] (0.00ns)   --->   "%trunc_ln9_6 = trunc i29 %add_ln8_20" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 361 'trunc' 'trunc_ln9_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 362 [1/1] (0.00ns)   --->   "%tmp_373 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %s0_6, i32 30, i32 31" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 362 'partselect' 'tmp_373' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 363 [1/1] (0.00ns)   --->   "%tmp_374 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_20, i32 26, i32 27" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 363 'partselect' 'tmp_374' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 364 [1/1] (0.00ns)   --->   "%tmp_375 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_20, i32 22, i32 23" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 364 'partselect' 'tmp_375' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 365 [1/1] (0.00ns)   --->   "%tmp_376 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_20, i32 18, i32 19" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 365 'partselect' 'tmp_376' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 366 [1/1] (0.00ns)   --->   "%tmp_377 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_20, i32 14, i32 15" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 366 'partselect' 'tmp_377' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 367 [1/1] (0.00ns)   --->   "%tmp_378 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_20, i32 10, i32 11" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 367 'partselect' 'tmp_378' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 368 [1/1] (0.00ns)   --->   "%tmp_379 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_20, i32 6, i32 7" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 368 'partselect' 'tmp_379' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 369 [1/1] (0.00ns)   --->   "%tmp_380 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_20, i32 2, i32 3" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 369 'partselect' 'tmp_380' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 370 [1/2] ( I:3.25ns O:3.25ns )   --->   "%wt_7 = load i6 %p_ZL9golden_w2_0_addr_1" [bnn.cpp:45->bnn.cpp:127]   --->   Operation 370 'load' 'wt_7' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_2 : Operation 371 [1/1] (0.00ns)   --->   "%trunc_ln18_13 = trunc i32 %wt_7" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:127]   --->   Operation 371 'trunc' 'trunc_ln18_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 372 [1/1] (0.99ns)   --->   "%xnr_7 = xor i32 %wt_7, i32 %xor_ln18" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:127]   --->   Operation 372 'xor' 'xnr_7' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 373 [1/1] (0.99ns)   --->   "%xor_ln46_5 = xor i31 %trunc_ln18_13, i31 %xor_ln18_8" [bnn.cpp:46->bnn.cpp:127]   --->   Operation 373 'xor' 'xor_ln46_5' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 374 [1/1] (0.00ns)   --->   "%tmp_387 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_5, i32 30" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 374 'bitselect' 'tmp_387' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 375 [1/1] (0.00ns)   --->   "%tmp_388 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_5, i32 28" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 375 'bitselect' 'tmp_388' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 376 [1/1] (0.00ns)   --->   "%tmp_389 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_5, i32 26" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 376 'bitselect' 'tmp_389' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 377 [1/1] (0.00ns)   --->   "%tmp_390 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_5, i32 24" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 377 'bitselect' 'tmp_390' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 378 [1/1] (0.00ns)   --->   "%tmp_391 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_5, i32 22" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 378 'bitselect' 'tmp_391' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 379 [1/1] (0.00ns)   --->   "%tmp_392 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_5, i32 20" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 379 'bitselect' 'tmp_392' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 380 [1/1] (0.00ns)   --->   "%tmp_393 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_5, i32 18" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 380 'bitselect' 'tmp_393' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 381 [1/1] (0.00ns)   --->   "%tmp_394 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_5, i32 16" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 381 'bitselect' 'tmp_394' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 382 [1/1] (0.00ns)   --->   "%tmp_395 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_5, i32 14" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 382 'bitselect' 'tmp_395' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 383 [1/1] (0.00ns)   --->   "%tmp_396 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_5, i32 12" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 383 'bitselect' 'tmp_396' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 384 [1/1] (0.00ns)   --->   "%tmp_397 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_5, i32 10" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 384 'bitselect' 'tmp_397' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 385 [1/1] (0.00ns)   --->   "%tmp_398 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_5, i32 8" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 385 'bitselect' 'tmp_398' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 386 [1/1] (0.00ns)   --->   "%tmp_399 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_5, i32 6" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 386 'bitselect' 'tmp_399' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 387 [1/1] (0.00ns)   --->   "%tmp_400 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_5, i32 4" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 387 'bitselect' 'tmp_400' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 388 [1/1] (0.00ns)   --->   "%tmp_401 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_5, i32 2" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 388 'bitselect' 'tmp_401' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 389 [1/1] (0.00ns)   --->   "%trunc_ln8_7 = trunc i31 %xor_ln46_5" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 389 'trunc' 'trunc_ln8_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 390 [1/1] (0.00ns)   --->   "%and_ln8_5 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_387, i1 0, i1 %tmp_388, i1 0, i1 %tmp_389, i1 0, i1 %tmp_390, i1 0, i1 %tmp_391, i1 0, i1 %tmp_392, i1 0, i1 %tmp_393, i1 0, i1 %tmp_394, i1 0, i1 %tmp_395, i1 0, i1 %tmp_396, i1 0, i1 %tmp_397, i1 0, i1 %tmp_398, i1 0, i1 %tmp_399, i1 0, i1 %tmp_400, i1 0, i1 %tmp_401, i1 0, i1 %trunc_ln8_7" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 390 'bitconcatenate' 'and_ln8_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 391 [1/1] (0.00ns)   --->   "%and_ln8_5_cast2 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_388, i1 0, i1 %tmp_389, i1 0, i1 %tmp_390, i1 0, i1 %tmp_391, i1 0, i1 %tmp_392, i1 0, i1 %tmp_393, i1 0, i1 %tmp_394, i1 0, i1 %tmp_395, i1 0, i1 %tmp_396, i1 0, i1 %tmp_397, i1 0, i1 %tmp_398, i1 0, i1 %tmp_399, i1 0, i1 %tmp_400, i1 0, i1 %tmp_401, i1 0, i1 %trunc_ln8_7" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 391 'bitconcatenate' 'and_ln8_5_cast2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 392 [1/1] (0.00ns)   --->   "%zext_ln8_31 = zext i29 %and_ln8_5_cast2" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 392 'zext' 'zext_ln8_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 393 [1/1] (0.00ns)   --->   "%zext_ln8_15 = zext i31 %and_ln8_5" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 393 'zext' 'zext_ln8_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 394 [1/1] (0.00ns)   --->   "%tmp_402 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_7, i32 31" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 394 'bitselect' 'tmp_402' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 395 [1/1] (0.00ns)   --->   "%tmp_403 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_7, i32 29" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 395 'bitselect' 'tmp_403' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 396 [1/1] (0.00ns)   --->   "%tmp_404 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_7, i32 27" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 396 'bitselect' 'tmp_404' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 397 [1/1] (0.00ns)   --->   "%tmp_405 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_7, i32 25" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 397 'bitselect' 'tmp_405' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 398 [1/1] (0.00ns)   --->   "%tmp_406 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_7, i32 23" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 398 'bitselect' 'tmp_406' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 399 [1/1] (0.00ns)   --->   "%tmp_407 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_7, i32 21" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 399 'bitselect' 'tmp_407' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 400 [1/1] (0.00ns)   --->   "%tmp_408 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_7, i32 19" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 400 'bitselect' 'tmp_408' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 401 [1/1] (0.00ns)   --->   "%tmp_409 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_7, i32 17" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 401 'bitselect' 'tmp_409' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 402 [1/1] (0.00ns)   --->   "%tmp_410 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_7, i32 15" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 402 'bitselect' 'tmp_410' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 403 [1/1] (0.00ns)   --->   "%tmp_411 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_7, i32 13" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 403 'bitselect' 'tmp_411' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 404 [1/1] (0.00ns)   --->   "%tmp_412 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_7, i32 11" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 404 'bitselect' 'tmp_412' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 405 [1/1] (0.00ns)   --->   "%tmp_413 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_7, i32 9" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 405 'bitselect' 'tmp_413' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 406 [1/1] (0.00ns)   --->   "%tmp_414 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_7, i32 7" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 406 'bitselect' 'tmp_414' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 407 [1/1] (0.00ns)   --->   "%tmp_415 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_7, i32 5" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 407 'bitselect' 'tmp_415' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 408 [1/1] (0.00ns)   --->   "%tmp_416 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_7, i32 3" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 408 'bitselect' 'tmp_416' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 409 [1/1] (0.00ns)   --->   "%tmp_417 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_7, i32 1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 409 'bitselect' 'tmp_417' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 410 [1/1] (0.00ns)   --->   "%and_ln8_6 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_402, i1 0, i1 %tmp_403, i1 0, i1 %tmp_404, i1 0, i1 %tmp_405, i1 0, i1 %tmp_406, i1 0, i1 %tmp_407, i1 0, i1 %tmp_408, i1 0, i1 %tmp_409, i1 0, i1 %tmp_410, i1 0, i1 %tmp_411, i1 0, i1 %tmp_412, i1 0, i1 %tmp_413, i1 0, i1 %tmp_414, i1 0, i1 %tmp_415, i1 0, i1 %tmp_416, i1 0, i1 %tmp_417" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 410 'bitconcatenate' 'and_ln8_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 411 [1/1] (0.00ns)   --->   "%and_ln8_6_cast2 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_403, i1 0, i1 %tmp_404, i1 0, i1 %tmp_405, i1 0, i1 %tmp_406, i1 0, i1 %tmp_407, i1 0, i1 %tmp_408, i1 0, i1 %tmp_409, i1 0, i1 %tmp_410, i1 0, i1 %tmp_411, i1 0, i1 %tmp_412, i1 0, i1 %tmp_413, i1 0, i1 %tmp_414, i1 0, i1 %tmp_415, i1 0, i1 %tmp_416, i1 0, i1 %tmp_417" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 411 'bitconcatenate' 'and_ln8_6_cast2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 412 [1/1] (0.00ns)   --->   "%zext_ln8_32 = zext i29 %and_ln8_6_cast2" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 412 'zext' 'zext_ln8_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 413 [1/1] (0.00ns)   --->   "%zext_ln8_16 = zext i31 %and_ln8_6" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 413 'zext' 'zext_ln8_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 414 [1/1] (2.46ns)   --->   "%add_ln8_23 = add i29 %and_ln8_6_cast2, i29 %and_ln8_5_cast2" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 414 'add' 'add_ln8_23' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 415 [1/1] (2.46ns)   --->   "%add_ln8_24 = add i30 %zext_ln8_32, i30 %zext_ln8_31" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 415 'add' 'add_ln8_24' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 416 [1/1] (2.52ns)   --->   "%s0_7 = add i32 %zext_ln8_16, i32 %zext_ln8_15" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 416 'add' 's0_7' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 417 [1/1] (0.00ns)   --->   "%tmp_418 = partselect i2 @_ssdm_op_PartSelect.i2.i30.i32.i32, i30 %add_ln8_24, i32 28, i32 29" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 417 'partselect' 'tmp_418' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 418 [1/1] (0.00ns)   --->   "%tmp_419 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_23, i32 24, i32 25" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 418 'partselect' 'tmp_419' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 419 [1/1] (0.00ns)   --->   "%tmp_420 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_23, i32 20, i32 21" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 419 'partselect' 'tmp_420' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 420 [1/1] (0.00ns)   --->   "%tmp_421 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_23, i32 16, i32 17" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 420 'partselect' 'tmp_421' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 421 [1/1] (0.00ns)   --->   "%tmp_422 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_23, i32 12, i32 13" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 421 'partselect' 'tmp_422' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 422 [1/1] (0.00ns)   --->   "%tmp_423 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_23, i32 8, i32 9" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 422 'partselect' 'tmp_423' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 423 [1/1] (0.00ns)   --->   "%tmp_424 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_23, i32 4, i32 5" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 423 'partselect' 'tmp_424' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 424 [1/1] (0.00ns)   --->   "%trunc_ln9_7 = trunc i29 %add_ln8_23" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 424 'trunc' 'trunc_ln9_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 425 [1/1] (0.00ns)   --->   "%tmp_425 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %s0_7, i32 30, i32 31" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 425 'partselect' 'tmp_425' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 426 [1/1] (0.00ns)   --->   "%tmp_426 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_23, i32 26, i32 27" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 426 'partselect' 'tmp_426' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 427 [1/1] (0.00ns)   --->   "%tmp_427 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_23, i32 22, i32 23" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 427 'partselect' 'tmp_427' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 428 [1/1] (0.00ns)   --->   "%tmp_428 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_23, i32 18, i32 19" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 428 'partselect' 'tmp_428' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 429 [1/1] (0.00ns)   --->   "%tmp_429 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_23, i32 14, i32 15" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 429 'partselect' 'tmp_429' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 430 [1/1] (0.00ns)   --->   "%tmp_430 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_23, i32 10, i32 11" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 430 'partselect' 'tmp_430' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 431 [1/1] (0.00ns)   --->   "%tmp_431 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_23, i32 6, i32 7" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 431 'partselect' 'tmp_431' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 432 [1/1] (0.00ns)   --->   "%tmp_432 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_23, i32 2, i32 3" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 432 'partselect' 'tmp_432' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 433 [1/2] ( I:3.25ns O:3.25ns )   --->   "%wt_8 = load i6 %p_ZL9golden_w2_1_addr_1" [bnn.cpp:45->bnn.cpp:127]   --->   Operation 433 'load' 'wt_8' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_2 : Operation 434 [1/1] (0.00ns)   --->   "%trunc_ln18_14 = trunc i32 %wt_8" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:127]   --->   Operation 434 'trunc' 'trunc_ln18_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 435 [1/1] (0.99ns)   --->   "%xnr_8 = xor i32 %wt_8, i32 %xor_ln18_7" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:127]   --->   Operation 435 'xor' 'xnr_8' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 436 [1/1] (0.99ns)   --->   "%xor_ln46_6 = xor i31 %trunc_ln18_14, i31 %xor_ln18_12" [bnn.cpp:46->bnn.cpp:127]   --->   Operation 436 'xor' 'xor_ln46_6' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 437 [1/1] (0.00ns)   --->   "%tmp_438 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_6, i32 30" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 437 'bitselect' 'tmp_438' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 438 [1/1] (0.00ns)   --->   "%tmp_439 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_6, i32 28" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 438 'bitselect' 'tmp_439' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 439 [1/1] (0.00ns)   --->   "%tmp_440 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_6, i32 26" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 439 'bitselect' 'tmp_440' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 440 [1/1] (0.00ns)   --->   "%tmp_441 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_6, i32 24" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 440 'bitselect' 'tmp_441' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 441 [1/1] (0.00ns)   --->   "%tmp_442 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_6, i32 22" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 441 'bitselect' 'tmp_442' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 442 [1/1] (0.00ns)   --->   "%tmp_443 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_6, i32 20" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 442 'bitselect' 'tmp_443' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 443 [1/1] (0.00ns)   --->   "%tmp_444 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_6, i32 18" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 443 'bitselect' 'tmp_444' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 444 [1/1] (0.00ns)   --->   "%tmp_445 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_6, i32 16" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 444 'bitselect' 'tmp_445' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 445 [1/1] (0.00ns)   --->   "%tmp_446 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_6, i32 14" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 445 'bitselect' 'tmp_446' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 446 [1/1] (0.00ns)   --->   "%tmp_447 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_6, i32 12" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 446 'bitselect' 'tmp_447' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 447 [1/1] (0.00ns)   --->   "%tmp_448 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_6, i32 10" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 447 'bitselect' 'tmp_448' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 448 [1/1] (0.00ns)   --->   "%tmp_449 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_6, i32 8" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 448 'bitselect' 'tmp_449' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 449 [1/1] (0.00ns)   --->   "%tmp_450 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_6, i32 6" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 449 'bitselect' 'tmp_450' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 450 [1/1] (0.00ns)   --->   "%tmp_451 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_6, i32 4" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 450 'bitselect' 'tmp_451' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 451 [1/1] (0.00ns)   --->   "%tmp_452 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_6, i32 2" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 451 'bitselect' 'tmp_452' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 452 [1/1] (0.00ns)   --->   "%trunc_ln8_8 = trunc i31 %xor_ln46_6" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 452 'trunc' 'trunc_ln8_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 453 [1/1] (0.00ns)   --->   "%and_ln8_7 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_438, i1 0, i1 %tmp_439, i1 0, i1 %tmp_440, i1 0, i1 %tmp_441, i1 0, i1 %tmp_442, i1 0, i1 %tmp_443, i1 0, i1 %tmp_444, i1 0, i1 %tmp_445, i1 0, i1 %tmp_446, i1 0, i1 %tmp_447, i1 0, i1 %tmp_448, i1 0, i1 %tmp_449, i1 0, i1 %tmp_450, i1 0, i1 %tmp_451, i1 0, i1 %tmp_452, i1 0, i1 %trunc_ln8_8" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 453 'bitconcatenate' 'and_ln8_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 454 [1/1] (0.00ns)   --->   "%and_ln8_7_cast2 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_439, i1 0, i1 %tmp_440, i1 0, i1 %tmp_441, i1 0, i1 %tmp_442, i1 0, i1 %tmp_443, i1 0, i1 %tmp_444, i1 0, i1 %tmp_445, i1 0, i1 %tmp_446, i1 0, i1 %tmp_447, i1 0, i1 %tmp_448, i1 0, i1 %tmp_449, i1 0, i1 %tmp_450, i1 0, i1 %tmp_451, i1 0, i1 %tmp_452, i1 0, i1 %trunc_ln8_8" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 454 'bitconcatenate' 'and_ln8_7_cast2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 455 [1/1] (0.00ns)   --->   "%zext_ln8_33 = zext i29 %and_ln8_7_cast2" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 455 'zext' 'zext_ln8_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 456 [1/1] (0.00ns)   --->   "%zext_ln8_17 = zext i31 %and_ln8_7" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 456 'zext' 'zext_ln8_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 457 [1/1] (0.00ns)   --->   "%tmp_453 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_8, i32 31" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 457 'bitselect' 'tmp_453' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 458 [1/1] (0.00ns)   --->   "%tmp_454 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_8, i32 29" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 458 'bitselect' 'tmp_454' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 459 [1/1] (0.00ns)   --->   "%tmp_455 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_8, i32 27" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 459 'bitselect' 'tmp_455' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 460 [1/1] (0.00ns)   --->   "%tmp_456 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_8, i32 25" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 460 'bitselect' 'tmp_456' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 461 [1/1] (0.00ns)   --->   "%tmp_457 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_8, i32 23" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 461 'bitselect' 'tmp_457' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 462 [1/1] (0.00ns)   --->   "%tmp_458 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_8, i32 21" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 462 'bitselect' 'tmp_458' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 463 [1/1] (0.00ns)   --->   "%tmp_459 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_8, i32 19" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 463 'bitselect' 'tmp_459' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 464 [1/1] (0.00ns)   --->   "%tmp_460 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_8, i32 17" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 464 'bitselect' 'tmp_460' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 465 [1/1] (0.00ns)   --->   "%tmp_461 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_8, i32 15" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 465 'bitselect' 'tmp_461' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 466 [1/1] (0.00ns)   --->   "%tmp_462 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_8, i32 13" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 466 'bitselect' 'tmp_462' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 467 [1/1] (0.00ns)   --->   "%tmp_463 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_8, i32 11" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 467 'bitselect' 'tmp_463' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 468 [1/1] (0.00ns)   --->   "%tmp_464 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_8, i32 9" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 468 'bitselect' 'tmp_464' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 469 [1/1] (0.00ns)   --->   "%tmp_465 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_8, i32 7" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 469 'bitselect' 'tmp_465' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 470 [1/1] (0.00ns)   --->   "%tmp_466 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_8, i32 5" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 470 'bitselect' 'tmp_466' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 471 [1/1] (0.00ns)   --->   "%tmp_467 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_8, i32 3" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 471 'bitselect' 'tmp_467' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 472 [1/1] (0.00ns)   --->   "%tmp_468 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_8, i32 1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 472 'bitselect' 'tmp_468' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 473 [1/1] (0.00ns)   --->   "%and_ln8_10 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_453, i1 0, i1 %tmp_454, i1 0, i1 %tmp_455, i1 0, i1 %tmp_456, i1 0, i1 %tmp_457, i1 0, i1 %tmp_458, i1 0, i1 %tmp_459, i1 0, i1 %tmp_460, i1 0, i1 %tmp_461, i1 0, i1 %tmp_462, i1 0, i1 %tmp_463, i1 0, i1 %tmp_464, i1 0, i1 %tmp_465, i1 0, i1 %tmp_466, i1 0, i1 %tmp_467, i1 0, i1 %tmp_468" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 473 'bitconcatenate' 'and_ln8_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 474 [1/1] (0.00ns)   --->   "%and_ln8_10_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_454, i1 0, i1 %tmp_455, i1 0, i1 %tmp_456, i1 0, i1 %tmp_457, i1 0, i1 %tmp_458, i1 0, i1 %tmp_459, i1 0, i1 %tmp_460, i1 0, i1 %tmp_461, i1 0, i1 %tmp_462, i1 0, i1 %tmp_463, i1 0, i1 %tmp_464, i1 0, i1 %tmp_465, i1 0, i1 %tmp_466, i1 0, i1 %tmp_467, i1 0, i1 %tmp_468" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 474 'bitconcatenate' 'and_ln8_10_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 475 [1/1] (0.00ns)   --->   "%zext_ln8_34 = zext i29 %and_ln8_10_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 475 'zext' 'zext_ln8_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 476 [1/1] (0.00ns)   --->   "%zext_ln8_18 = zext i31 %and_ln8_10" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 476 'zext' 'zext_ln8_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 477 [1/1] (2.46ns)   --->   "%add_ln8_26 = add i29 %and_ln8_10_cast1, i29 %and_ln8_7_cast2" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 477 'add' 'add_ln8_26' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 478 [1/1] (2.46ns)   --->   "%add_ln8_27 = add i30 %zext_ln8_34, i30 %zext_ln8_33" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 478 'add' 'add_ln8_27' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 479 [1/1] (2.52ns)   --->   "%s0_8 = add i32 %zext_ln8_18, i32 %zext_ln8_17" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 479 'add' 's0_8' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 480 [1/1] (0.00ns)   --->   "%tmp_469 = partselect i2 @_ssdm_op_PartSelect.i2.i30.i32.i32, i30 %add_ln8_27, i32 28, i32 29" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 480 'partselect' 'tmp_469' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 481 [1/1] (0.00ns)   --->   "%tmp_470 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_26, i32 24, i32 25" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 481 'partselect' 'tmp_470' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 482 [1/1] (0.00ns)   --->   "%tmp_471 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_26, i32 20, i32 21" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 482 'partselect' 'tmp_471' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 483 [1/1] (0.00ns)   --->   "%tmp_472 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_26, i32 16, i32 17" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 483 'partselect' 'tmp_472' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 484 [1/1] (0.00ns)   --->   "%tmp_473 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_26, i32 12, i32 13" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 484 'partselect' 'tmp_473' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 485 [1/1] (0.00ns)   --->   "%tmp_474 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_26, i32 8, i32 9" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 485 'partselect' 'tmp_474' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 486 [1/1] (0.00ns)   --->   "%tmp_475 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_26, i32 4, i32 5" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 486 'partselect' 'tmp_475' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 487 [1/1] (0.00ns)   --->   "%trunc_ln9_8 = trunc i29 %add_ln8_26" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 487 'trunc' 'trunc_ln9_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 488 [1/1] (0.00ns)   --->   "%tmp_476 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %s0_8, i32 30, i32 31" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 488 'partselect' 'tmp_476' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 489 [1/1] (0.00ns)   --->   "%tmp_477 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_26, i32 26, i32 27" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 489 'partselect' 'tmp_477' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 490 [1/1] (0.00ns)   --->   "%tmp_478 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_26, i32 22, i32 23" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 490 'partselect' 'tmp_478' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 491 [1/1] (0.00ns)   --->   "%tmp_479 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_26, i32 18, i32 19" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 491 'partselect' 'tmp_479' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 492 [1/1] (0.00ns)   --->   "%tmp_480 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_26, i32 14, i32 15" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 492 'partselect' 'tmp_480' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 493 [1/1] (0.00ns)   --->   "%tmp_481 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_26, i32 10, i32 11" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 493 'partselect' 'tmp_481' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 494 [1/1] (0.00ns)   --->   "%tmp_482 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_26, i32 6, i32 7" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 494 'partselect' 'tmp_482' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 495 [1/1] (0.00ns)   --->   "%tmp_483 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_26, i32 2, i32 3" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 495 'partselect' 'tmp_483' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 496 [1/2] ( I:3.25ns O:3.25ns )   --->   "%wt_9 = load i6 %p_ZL9golden_w2_2_addr_1" [bnn.cpp:45->bnn.cpp:127]   --->   Operation 496 'load' 'wt_9' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_2 : Operation 497 [1/1] (0.00ns)   --->   "%trunc_ln18_15 = trunc i32 %wt_9" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:127]   --->   Operation 497 'trunc' 'trunc_ln18_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 498 [1/1] (0.99ns)   --->   "%xnr_9 = xor i32 %wt_9, i32 %xor_ln18_9" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:127]   --->   Operation 498 'xor' 'xnr_9' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 499 [1/1] (0.99ns)   --->   "%xor_ln46_7 = xor i31 %trunc_ln18_15, i31 %xor_ln18_14" [bnn.cpp:46->bnn.cpp:127]   --->   Operation 499 'xor' 'xor_ln46_7' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 500 [1/1] (0.00ns)   --->   "%tmp_489 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_7, i32 30" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 500 'bitselect' 'tmp_489' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 501 [1/1] (0.00ns)   --->   "%tmp_490 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_7, i32 28" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 501 'bitselect' 'tmp_490' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 502 [1/1] (0.00ns)   --->   "%tmp_491 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_7, i32 26" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 502 'bitselect' 'tmp_491' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 503 [1/1] (0.00ns)   --->   "%tmp_492 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_7, i32 24" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 503 'bitselect' 'tmp_492' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 504 [1/1] (0.00ns)   --->   "%tmp_493 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_7, i32 22" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 504 'bitselect' 'tmp_493' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 505 [1/1] (0.00ns)   --->   "%tmp_494 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_7, i32 20" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 505 'bitselect' 'tmp_494' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 506 [1/1] (0.00ns)   --->   "%tmp_495 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_7, i32 18" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 506 'bitselect' 'tmp_495' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 507 [1/1] (0.00ns)   --->   "%tmp_496 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_7, i32 16" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 507 'bitselect' 'tmp_496' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 508 [1/1] (0.00ns)   --->   "%tmp_497 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_7, i32 14" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 508 'bitselect' 'tmp_497' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 509 [1/1] (0.00ns)   --->   "%tmp_498 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_7, i32 12" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 509 'bitselect' 'tmp_498' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 510 [1/1] (0.00ns)   --->   "%tmp_499 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_7, i32 10" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 510 'bitselect' 'tmp_499' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 511 [1/1] (0.00ns)   --->   "%tmp_500 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_7, i32 8" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 511 'bitselect' 'tmp_500' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 512 [1/1] (0.00ns)   --->   "%tmp_501 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_7, i32 6" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 512 'bitselect' 'tmp_501' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 513 [1/1] (0.00ns)   --->   "%tmp_502 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_7, i32 4" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 513 'bitselect' 'tmp_502' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 514 [1/1] (0.00ns)   --->   "%tmp_503 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_7, i32 2" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 514 'bitselect' 'tmp_503' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 515 [1/1] (0.00ns)   --->   "%trunc_ln8_9 = trunc i31 %xor_ln46_7" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 515 'trunc' 'trunc_ln8_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 516 [1/1] (0.00ns)   --->   "%and_ln8_11 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_489, i1 0, i1 %tmp_490, i1 0, i1 %tmp_491, i1 0, i1 %tmp_492, i1 0, i1 %tmp_493, i1 0, i1 %tmp_494, i1 0, i1 %tmp_495, i1 0, i1 %tmp_496, i1 0, i1 %tmp_497, i1 0, i1 %tmp_498, i1 0, i1 %tmp_499, i1 0, i1 %tmp_500, i1 0, i1 %tmp_501, i1 0, i1 %tmp_502, i1 0, i1 %tmp_503, i1 0, i1 %trunc_ln8_9" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 516 'bitconcatenate' 'and_ln8_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 517 [1/1] (0.00ns)   --->   "%and_ln8_11_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_490, i1 0, i1 %tmp_491, i1 0, i1 %tmp_492, i1 0, i1 %tmp_493, i1 0, i1 %tmp_494, i1 0, i1 %tmp_495, i1 0, i1 %tmp_496, i1 0, i1 %tmp_497, i1 0, i1 %tmp_498, i1 0, i1 %tmp_499, i1 0, i1 %tmp_500, i1 0, i1 %tmp_501, i1 0, i1 %tmp_502, i1 0, i1 %tmp_503, i1 0, i1 %trunc_ln8_9" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 517 'bitconcatenate' 'and_ln8_11_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 518 [1/1] (0.00ns)   --->   "%zext_ln8_35 = zext i29 %and_ln8_11_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 518 'zext' 'zext_ln8_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 519 [1/1] (0.00ns)   --->   "%zext_ln8_19 = zext i31 %and_ln8_11" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 519 'zext' 'zext_ln8_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 520 [1/1] (0.00ns)   --->   "%tmp_504 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_9, i32 31" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 520 'bitselect' 'tmp_504' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 521 [1/1] (0.00ns)   --->   "%tmp_505 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_9, i32 29" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 521 'bitselect' 'tmp_505' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 522 [1/1] (0.00ns)   --->   "%tmp_506 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_9, i32 27" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 522 'bitselect' 'tmp_506' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 523 [1/1] (0.00ns)   --->   "%tmp_507 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_9, i32 25" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 523 'bitselect' 'tmp_507' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 524 [1/1] (0.00ns)   --->   "%tmp_508 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_9, i32 23" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 524 'bitselect' 'tmp_508' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 525 [1/1] (0.00ns)   --->   "%tmp_509 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_9, i32 21" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 525 'bitselect' 'tmp_509' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 526 [1/1] (0.00ns)   --->   "%tmp_510 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_9, i32 19" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 526 'bitselect' 'tmp_510' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 527 [1/1] (0.00ns)   --->   "%tmp_511 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_9, i32 17" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 527 'bitselect' 'tmp_511' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 528 [1/1] (0.00ns)   --->   "%tmp_512 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_9, i32 15" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 528 'bitselect' 'tmp_512' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 529 [1/1] (0.00ns)   --->   "%tmp_513 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_9, i32 13" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 529 'bitselect' 'tmp_513' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 530 [1/1] (0.00ns)   --->   "%tmp_514 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_9, i32 11" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 530 'bitselect' 'tmp_514' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 531 [1/1] (0.00ns)   --->   "%tmp_515 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_9, i32 9" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 531 'bitselect' 'tmp_515' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 532 [1/1] (0.00ns)   --->   "%tmp_516 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_9, i32 7" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 532 'bitselect' 'tmp_516' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 533 [1/1] (0.00ns)   --->   "%tmp_517 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_9, i32 5" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 533 'bitselect' 'tmp_517' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 534 [1/1] (0.00ns)   --->   "%tmp_518 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_9, i32 3" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 534 'bitselect' 'tmp_518' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 535 [1/1] (0.00ns)   --->   "%tmp_519 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_9, i32 1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 535 'bitselect' 'tmp_519' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 536 [1/1] (0.00ns)   --->   "%and_ln8_12 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_504, i1 0, i1 %tmp_505, i1 0, i1 %tmp_506, i1 0, i1 %tmp_507, i1 0, i1 %tmp_508, i1 0, i1 %tmp_509, i1 0, i1 %tmp_510, i1 0, i1 %tmp_511, i1 0, i1 %tmp_512, i1 0, i1 %tmp_513, i1 0, i1 %tmp_514, i1 0, i1 %tmp_515, i1 0, i1 %tmp_516, i1 0, i1 %tmp_517, i1 0, i1 %tmp_518, i1 0, i1 %tmp_519" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 536 'bitconcatenate' 'and_ln8_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 537 [1/1] (0.00ns)   --->   "%and_ln8_12_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_505, i1 0, i1 %tmp_506, i1 0, i1 %tmp_507, i1 0, i1 %tmp_508, i1 0, i1 %tmp_509, i1 0, i1 %tmp_510, i1 0, i1 %tmp_511, i1 0, i1 %tmp_512, i1 0, i1 %tmp_513, i1 0, i1 %tmp_514, i1 0, i1 %tmp_515, i1 0, i1 %tmp_516, i1 0, i1 %tmp_517, i1 0, i1 %tmp_518, i1 0, i1 %tmp_519" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 537 'bitconcatenate' 'and_ln8_12_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 538 [1/1] (0.00ns)   --->   "%zext_ln8_36 = zext i29 %and_ln8_12_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 538 'zext' 'zext_ln8_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 539 [1/1] (0.00ns)   --->   "%zext_ln8_20 = zext i31 %and_ln8_12" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 539 'zext' 'zext_ln8_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 540 [1/1] (2.46ns)   --->   "%add_ln8_29 = add i29 %and_ln8_12_cast1, i29 %and_ln8_11_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 540 'add' 'add_ln8_29' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 541 [1/1] (2.46ns)   --->   "%add_ln8_30 = add i30 %zext_ln8_36, i30 %zext_ln8_35" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 541 'add' 'add_ln8_30' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 542 [1/1] (2.52ns)   --->   "%s0_9 = add i32 %zext_ln8_20, i32 %zext_ln8_19" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 542 'add' 's0_9' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 543 [1/1] (0.00ns)   --->   "%tmp_520 = partselect i2 @_ssdm_op_PartSelect.i2.i30.i32.i32, i30 %add_ln8_30, i32 28, i32 29" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 543 'partselect' 'tmp_520' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 544 [1/1] (0.00ns)   --->   "%tmp_521 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_29, i32 24, i32 25" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 544 'partselect' 'tmp_521' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 545 [1/1] (0.00ns)   --->   "%tmp_522 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_29, i32 20, i32 21" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 545 'partselect' 'tmp_522' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 546 [1/1] (0.00ns)   --->   "%tmp_523 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_29, i32 16, i32 17" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 546 'partselect' 'tmp_523' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 547 [1/1] (0.00ns)   --->   "%tmp_524 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_29, i32 12, i32 13" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 547 'partselect' 'tmp_524' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 548 [1/1] (0.00ns)   --->   "%tmp_525 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_29, i32 8, i32 9" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 548 'partselect' 'tmp_525' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 549 [1/1] (0.00ns)   --->   "%tmp_526 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_29, i32 4, i32 5" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 549 'partselect' 'tmp_526' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 550 [1/1] (0.00ns)   --->   "%trunc_ln9_9 = trunc i29 %add_ln8_29" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 550 'trunc' 'trunc_ln9_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 551 [1/1] (0.00ns)   --->   "%tmp_527 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %s0_9, i32 30, i32 31" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 551 'partselect' 'tmp_527' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 552 [1/1] (0.00ns)   --->   "%tmp_528 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_29, i32 26, i32 27" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 552 'partselect' 'tmp_528' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 553 [1/1] (0.00ns)   --->   "%tmp_529 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_29, i32 22, i32 23" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 553 'partselect' 'tmp_529' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 554 [1/1] (0.00ns)   --->   "%tmp_530 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_29, i32 18, i32 19" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 554 'partselect' 'tmp_530' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 555 [1/1] (0.00ns)   --->   "%tmp_531 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_29, i32 14, i32 15" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 555 'partselect' 'tmp_531' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 556 [1/1] (0.00ns)   --->   "%tmp_532 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_29, i32 10, i32 11" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 556 'partselect' 'tmp_532' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 557 [1/1] (0.00ns)   --->   "%tmp_533 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_29, i32 6, i32 7" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 557 'partselect' 'tmp_533' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 558 [1/1] (0.00ns)   --->   "%tmp_534 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_29, i32 2, i32 3" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 558 'partselect' 'tmp_534' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 559 [1/2] ( I:3.25ns O:3.25ns )   --->   "%wt_10 = load i6 %p_ZL9golden_w2_3_addr_1" [bnn.cpp:45->bnn.cpp:127]   --->   Operation 559 'load' 'wt_10' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_2 : Operation 560 [1/1] (0.00ns)   --->   "%trunc_ln18_16 = trunc i32 %wt_10" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:127]   --->   Operation 560 'trunc' 'trunc_ln18_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 561 [1/1] (0.99ns)   --->   "%xnr_10 = xor i32 %wt_10, i32 %xor_ln18_11" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:127]   --->   Operation 561 'xor' 'xnr_10' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 562 [1/1] (0.99ns)   --->   "%xor_ln46_8 = xor i31 %trunc_ln18_16, i31 %xor_ln18_16" [bnn.cpp:46->bnn.cpp:127]   --->   Operation 562 'xor' 'xor_ln46_8' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 563 [1/1] (0.00ns)   --->   "%tmp_540 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_8, i32 30" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 563 'bitselect' 'tmp_540' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 564 [1/1] (0.00ns)   --->   "%tmp_541 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_8, i32 28" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 564 'bitselect' 'tmp_541' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 565 [1/1] (0.00ns)   --->   "%tmp_542 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_8, i32 26" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 565 'bitselect' 'tmp_542' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 566 [1/1] (0.00ns)   --->   "%tmp_543 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_8, i32 24" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 566 'bitselect' 'tmp_543' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 567 [1/1] (0.00ns)   --->   "%tmp_544 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_8, i32 22" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 567 'bitselect' 'tmp_544' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 568 [1/1] (0.00ns)   --->   "%tmp_545 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_8, i32 20" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 568 'bitselect' 'tmp_545' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 569 [1/1] (0.00ns)   --->   "%tmp_546 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_8, i32 18" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 569 'bitselect' 'tmp_546' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 570 [1/1] (0.00ns)   --->   "%tmp_547 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_8, i32 16" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 570 'bitselect' 'tmp_547' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 571 [1/1] (0.00ns)   --->   "%tmp_548 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_8, i32 14" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 571 'bitselect' 'tmp_548' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 572 [1/1] (0.00ns)   --->   "%tmp_549 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_8, i32 12" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 572 'bitselect' 'tmp_549' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 573 [1/1] (0.00ns)   --->   "%tmp_550 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_8, i32 10" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 573 'bitselect' 'tmp_550' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 574 [1/1] (0.00ns)   --->   "%tmp_551 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_8, i32 8" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 574 'bitselect' 'tmp_551' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 575 [1/1] (0.00ns)   --->   "%tmp_552 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_8, i32 6" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 575 'bitselect' 'tmp_552' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 576 [1/1] (0.00ns)   --->   "%tmp_553 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_8, i32 4" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 576 'bitselect' 'tmp_553' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 577 [1/1] (0.00ns)   --->   "%tmp_554 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_8, i32 2" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 577 'bitselect' 'tmp_554' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 578 [1/1] (0.00ns)   --->   "%trunc_ln8_10 = trunc i31 %xor_ln46_8" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 578 'trunc' 'trunc_ln8_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 579 [1/1] (0.00ns)   --->   "%and_ln8_13 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_540, i1 0, i1 %tmp_541, i1 0, i1 %tmp_542, i1 0, i1 %tmp_543, i1 0, i1 %tmp_544, i1 0, i1 %tmp_545, i1 0, i1 %tmp_546, i1 0, i1 %tmp_547, i1 0, i1 %tmp_548, i1 0, i1 %tmp_549, i1 0, i1 %tmp_550, i1 0, i1 %tmp_551, i1 0, i1 %tmp_552, i1 0, i1 %tmp_553, i1 0, i1 %tmp_554, i1 0, i1 %trunc_ln8_10" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 579 'bitconcatenate' 'and_ln8_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 580 [1/1] (0.00ns)   --->   "%and_ln8_13_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_541, i1 0, i1 %tmp_542, i1 0, i1 %tmp_543, i1 0, i1 %tmp_544, i1 0, i1 %tmp_545, i1 0, i1 %tmp_546, i1 0, i1 %tmp_547, i1 0, i1 %tmp_548, i1 0, i1 %tmp_549, i1 0, i1 %tmp_550, i1 0, i1 %tmp_551, i1 0, i1 %tmp_552, i1 0, i1 %tmp_553, i1 0, i1 %tmp_554, i1 0, i1 %trunc_ln8_10" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 580 'bitconcatenate' 'and_ln8_13_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 581 [1/1] (0.00ns)   --->   "%zext_ln8_37 = zext i29 %and_ln8_13_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 581 'zext' 'zext_ln8_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 582 [1/1] (0.00ns)   --->   "%zext_ln8_21 = zext i31 %and_ln8_13" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 582 'zext' 'zext_ln8_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 583 [1/1] (0.00ns)   --->   "%tmp_555 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_10, i32 31" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 583 'bitselect' 'tmp_555' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 584 [1/1] (0.00ns)   --->   "%tmp_556 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_10, i32 29" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 584 'bitselect' 'tmp_556' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 585 [1/1] (0.00ns)   --->   "%tmp_557 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_10, i32 27" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 585 'bitselect' 'tmp_557' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 586 [1/1] (0.00ns)   --->   "%tmp_558 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_10, i32 25" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 586 'bitselect' 'tmp_558' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 587 [1/1] (0.00ns)   --->   "%tmp_559 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_10, i32 23" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 587 'bitselect' 'tmp_559' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 588 [1/1] (0.00ns)   --->   "%tmp_560 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_10, i32 21" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 588 'bitselect' 'tmp_560' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 589 [1/1] (0.00ns)   --->   "%tmp_561 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_10, i32 19" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 589 'bitselect' 'tmp_561' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 590 [1/1] (0.00ns)   --->   "%tmp_562 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_10, i32 17" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 590 'bitselect' 'tmp_562' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 591 [1/1] (0.00ns)   --->   "%tmp_563 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_10, i32 15" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 591 'bitselect' 'tmp_563' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 592 [1/1] (0.00ns)   --->   "%tmp_564 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_10, i32 13" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 592 'bitselect' 'tmp_564' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 593 [1/1] (0.00ns)   --->   "%tmp_565 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_10, i32 11" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 593 'bitselect' 'tmp_565' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 594 [1/1] (0.00ns)   --->   "%tmp_566 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_10, i32 9" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 594 'bitselect' 'tmp_566' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 595 [1/1] (0.00ns)   --->   "%tmp_567 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_10, i32 7" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 595 'bitselect' 'tmp_567' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 596 [1/1] (0.00ns)   --->   "%tmp_568 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_10, i32 5" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 596 'bitselect' 'tmp_568' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 597 [1/1] (0.00ns)   --->   "%tmp_569 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_10, i32 3" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 597 'bitselect' 'tmp_569' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 598 [1/1] (0.00ns)   --->   "%tmp_570 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_10, i32 1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 598 'bitselect' 'tmp_570' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 599 [1/1] (0.00ns)   --->   "%and_ln8_14 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_555, i1 0, i1 %tmp_556, i1 0, i1 %tmp_557, i1 0, i1 %tmp_558, i1 0, i1 %tmp_559, i1 0, i1 %tmp_560, i1 0, i1 %tmp_561, i1 0, i1 %tmp_562, i1 0, i1 %tmp_563, i1 0, i1 %tmp_564, i1 0, i1 %tmp_565, i1 0, i1 %tmp_566, i1 0, i1 %tmp_567, i1 0, i1 %tmp_568, i1 0, i1 %tmp_569, i1 0, i1 %tmp_570" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 599 'bitconcatenate' 'and_ln8_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 600 [1/1] (0.00ns)   --->   "%and_ln8_14_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_556, i1 0, i1 %tmp_557, i1 0, i1 %tmp_558, i1 0, i1 %tmp_559, i1 0, i1 %tmp_560, i1 0, i1 %tmp_561, i1 0, i1 %tmp_562, i1 0, i1 %tmp_563, i1 0, i1 %tmp_564, i1 0, i1 %tmp_565, i1 0, i1 %tmp_566, i1 0, i1 %tmp_567, i1 0, i1 %tmp_568, i1 0, i1 %tmp_569, i1 0, i1 %tmp_570" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 600 'bitconcatenate' 'and_ln8_14_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 601 [1/1] (0.00ns)   --->   "%zext_ln8_38 = zext i29 %and_ln8_14_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 601 'zext' 'zext_ln8_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 602 [1/1] (0.00ns)   --->   "%zext_ln8_22 = zext i31 %and_ln8_14" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 602 'zext' 'zext_ln8_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 603 [1/1] (2.46ns)   --->   "%add_ln8_32 = add i29 %and_ln8_14_cast1, i29 %and_ln8_13_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 603 'add' 'add_ln8_32' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 604 [1/1] (2.46ns)   --->   "%add_ln8_33 = add i30 %zext_ln8_38, i30 %zext_ln8_37" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 604 'add' 'add_ln8_33' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 605 [1/1] (2.52ns)   --->   "%s0_10 = add i32 %zext_ln8_22, i32 %zext_ln8_21" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:127]   --->   Operation 605 'add' 's0_10' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 606 [1/1] (0.00ns)   --->   "%tmp_571 = partselect i2 @_ssdm_op_PartSelect.i2.i30.i32.i32, i30 %add_ln8_33, i32 28, i32 29" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 606 'partselect' 'tmp_571' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 607 [1/1] (0.00ns)   --->   "%tmp_572 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_32, i32 24, i32 25" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 607 'partselect' 'tmp_572' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 608 [1/1] (0.00ns)   --->   "%tmp_573 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_32, i32 20, i32 21" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 608 'partselect' 'tmp_573' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 609 [1/1] (0.00ns)   --->   "%tmp_574 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_32, i32 16, i32 17" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 609 'partselect' 'tmp_574' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 610 [1/1] (0.00ns)   --->   "%tmp_575 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_32, i32 12, i32 13" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 610 'partselect' 'tmp_575' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 611 [1/1] (0.00ns)   --->   "%tmp_576 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_32, i32 8, i32 9" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 611 'partselect' 'tmp_576' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 612 [1/1] (0.00ns)   --->   "%tmp_577 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_32, i32 4, i32 5" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 612 'partselect' 'tmp_577' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 613 [1/1] (0.00ns)   --->   "%trunc_ln9_10 = trunc i29 %add_ln8_32" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 613 'trunc' 'trunc_ln9_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 614 [1/1] (0.00ns)   --->   "%tmp_578 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %s0_10, i32 30, i32 31" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 614 'partselect' 'tmp_578' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 615 [1/1] (0.00ns)   --->   "%tmp_579 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_32, i32 26, i32 27" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 615 'partselect' 'tmp_579' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 616 [1/1] (0.00ns)   --->   "%tmp_580 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_32, i32 22, i32 23" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 616 'partselect' 'tmp_580' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 617 [1/1] (0.00ns)   --->   "%tmp_581 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_32, i32 18, i32 19" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 617 'partselect' 'tmp_581' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 618 [1/1] (0.00ns)   --->   "%tmp_582 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_32, i32 14, i32 15" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 618 'partselect' 'tmp_582' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 619 [1/1] (0.00ns)   --->   "%tmp_583 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_32, i32 10, i32 11" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 619 'partselect' 'tmp_583' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 620 [1/1] (0.00ns)   --->   "%tmp_584 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_32, i32 6, i32 7" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 620 'partselect' 'tmp_584' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 621 [1/1] (0.00ns)   --->   "%tmp_585 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_32, i32 2, i32 3" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 621 'partselect' 'tmp_585' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.71>
ST_3 : Operation 622 [1/1] (0.00ns)   --->   "%and_ln9 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_s, i2 0, i2 %tmp_214, i2 0, i2 %tmp_215, i2 0, i2 %tmp_216, i2 0, i2 %tmp_217, i2 0, i2 %tmp_218, i2 0, i2 %tmp_219, i2 0, i2 %trunc_ln9" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 622 'bitconcatenate' 'and_ln9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 623 [1/1] (0.00ns)   --->   "%and_ln9_cast2 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_214, i2 0, i2 %tmp_215, i2 0, i2 %tmp_216, i2 0, i2 %tmp_217, i2 0, i2 %tmp_218, i2 0, i2 %tmp_219, i2 0, i2 %trunc_ln9" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 623 'bitconcatenate' 'and_ln9_cast2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 624 [1/1] (0.00ns)   --->   "%zext_ln9_23 = zext i26 %and_ln9_cast2" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 624 'zext' 'zext_ln9_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 625 [1/1] (0.00ns)   --->   "%zext_ln9 = zext i30 %and_ln9" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 625 'zext' 'zext_ln9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 626 [1/1] (0.00ns)   --->   "%and_ln9_8 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_220, i2 0, i2 %tmp_221, i2 0, i2 %tmp_222, i2 0, i2 %tmp_223, i2 0, i2 %tmp_224, i2 0, i2 %tmp_225, i2 0, i2 %tmp_226, i2 0, i2 %tmp_227" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 626 'bitconcatenate' 'and_ln9_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 627 [1/1] (0.00ns)   --->   "%and_ln9_8_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_221, i2 0, i2 %tmp_222, i2 0, i2 %tmp_223, i2 0, i2 %tmp_224, i2 0, i2 %tmp_225, i2 0, i2 %tmp_226, i2 0, i2 %tmp_227" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 627 'bitconcatenate' 'and_ln9_8_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 628 [1/1] (0.00ns)   --->   "%zext_ln9_24 = zext i26 %and_ln9_8_cast1" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 628 'zext' 'zext_ln9_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 629 [1/1] (0.00ns)   --->   "%zext_ln9_8 = zext i30 %and_ln9_8" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 629 'zext' 'zext_ln9_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 630 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln9 = add i28 %zext_ln9_24, i28 %zext_ln9_23" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 630 'add' 'add_ln9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 631 [1/1] (2.49ns)   --->   "%s1 = add i31 %zext_ln9_8, i31 %zext_ln9" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 631 'add' 's1' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 632 [1/1] (0.00ns)   --->   "%tmp_228 = partselect i27 @_ssdm_op_PartSelect.i27.i31.i32.i32, i31 %s1, i32 4, i32 30" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:127]   --->   Operation 632 'partselect' 'tmp_228' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 633 [1/1] (0.00ns)   --->   "%zext_ln10 = zext i27 %tmp_228" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:127]   --->   Operation 633 'zext' 'zext_ln10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 634 [1/1] (4.22ns) (root node of TernaryAdder)   --->   "%add_ln10 = add i28 %zext_ln10, i28 %add_ln9" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:127]   --->   Operation 634 'add' 'add_ln10' <Predicate = true> <Delay = 4.22> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 635 [1/1] (0.00ns)   --->   "%tmp_229 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10, i32 16, i32 19" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:127]   --->   Operation 635 'partselect' 'tmp_229' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 636 [1/1] (0.00ns)   --->   "%tmp_230 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10, i32 8, i32 11" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:127]   --->   Operation 636 'partselect' 'tmp_230' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 637 [1/1] (0.00ns)   --->   "%trunc_ln10 = trunc i28 %add_ln10" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:127]   --->   Operation 637 'trunc' 'trunc_ln10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 638 [1/1] (0.00ns)   --->   "%tmp_231 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10, i32 24, i32 27" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:127]   --->   Operation 638 'partselect' 'tmp_231' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 639 [1/1] (0.00ns)   --->   "%and_ln9_9 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_264, i2 0, i2 %tmp_265, i2 0, i2 %tmp_266, i2 0, i2 %tmp_267, i2 0, i2 %tmp_268, i2 0, i2 %tmp_269, i2 0, i2 %tmp_270, i2 0, i2 %trunc_ln9_4" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 639 'bitconcatenate' 'and_ln9_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 640 [1/1] (0.00ns)   --->   "%and_ln9_9_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_265, i2 0, i2 %tmp_266, i2 0, i2 %tmp_267, i2 0, i2 %tmp_268, i2 0, i2 %tmp_269, i2 0, i2 %tmp_270, i2 0, i2 %trunc_ln9_4" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 640 'bitconcatenate' 'and_ln9_9_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 641 [1/1] (0.00ns)   --->   "%zext_ln9_25 = zext i26 %and_ln9_9_cast1" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 641 'zext' 'zext_ln9_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 642 [1/1] (0.00ns)   --->   "%zext_ln9_9 = zext i30 %and_ln9_9" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 642 'zext' 'zext_ln9_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 643 [1/1] (0.00ns)   --->   "%and_ln9_s = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_271, i2 0, i2 %tmp_272, i2 0, i2 %tmp_273, i2 0, i2 %tmp_274, i2 0, i2 %tmp_275, i2 0, i2 %tmp_276, i2 0, i2 %tmp_277, i2 0, i2 %tmp_278" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 643 'bitconcatenate' 'and_ln9_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 644 [1/1] (0.00ns)   --->   "%and_ln9_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_272, i2 0, i2 %tmp_273, i2 0, i2 %tmp_274, i2 0, i2 %tmp_275, i2 0, i2 %tmp_276, i2 0, i2 %tmp_277, i2 0, i2 %tmp_278" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 644 'bitconcatenate' 'and_ln9_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 645 [1/1] (0.00ns)   --->   "%zext_ln9_26 = zext i26 %and_ln9_cast1" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 645 'zext' 'zext_ln9_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 646 [1/1] (0.00ns)   --->   "%zext_ln9_10 = zext i30 %and_ln9_s" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 646 'zext' 'zext_ln9_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 647 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln9_7 = add i28 %zext_ln9_26, i28 %zext_ln9_25" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 647 'add' 'add_ln9_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 648 [1/1] (2.49ns)   --->   "%s1_4 = add i31 %zext_ln9_10, i31 %zext_ln9_9" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 648 'add' 's1_4' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 649 [1/1] (0.00ns)   --->   "%tmp_279 = partselect i27 @_ssdm_op_PartSelect.i27.i31.i32.i32, i31 %s1_4, i32 4, i32 30" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:127]   --->   Operation 649 'partselect' 'tmp_279' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 650 [1/1] (0.00ns)   --->   "%zext_ln10_4 = zext i27 %tmp_279" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:127]   --->   Operation 650 'zext' 'zext_ln10_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 651 [1/1] (4.22ns) (root node of TernaryAdder)   --->   "%add_ln10_4 = add i28 %zext_ln10_4, i28 %add_ln9_7" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:127]   --->   Operation 651 'add' 'add_ln10_4' <Predicate = true> <Delay = 4.22> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 652 [1/1] (0.00ns)   --->   "%tmp_280 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_4, i32 16, i32 19" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:127]   --->   Operation 652 'partselect' 'tmp_280' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 653 [1/1] (0.00ns)   --->   "%tmp_281 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_4, i32 8, i32 11" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:127]   --->   Operation 653 'partselect' 'tmp_281' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 654 [1/1] (0.00ns)   --->   "%trunc_ln10_2 = trunc i28 %add_ln10_4" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:127]   --->   Operation 654 'trunc' 'trunc_ln10_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 655 [1/1] (0.00ns)   --->   "%tmp_282 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_4, i32 24, i32 27" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:127]   --->   Operation 655 'partselect' 'tmp_282' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 656 [1/1] (0.00ns)   --->   "%and_ln9_1 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_315, i2 0, i2 %tmp_316, i2 0, i2 %tmp_317, i2 0, i2 %tmp_318, i2 0, i2 %tmp_319, i2 0, i2 %tmp_320, i2 0, i2 %tmp_321, i2 0, i2 %trunc_ln9_5" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 656 'bitconcatenate' 'and_ln9_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 657 [1/1] (0.00ns)   --->   "%and_ln9_1_cast2 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_316, i2 0, i2 %tmp_317, i2 0, i2 %tmp_318, i2 0, i2 %tmp_319, i2 0, i2 %tmp_320, i2 0, i2 %tmp_321, i2 0, i2 %trunc_ln9_5" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 657 'bitconcatenate' 'and_ln9_1_cast2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 658 [1/1] (0.00ns)   --->   "%zext_ln9_27 = zext i26 %and_ln9_1_cast2" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 658 'zext' 'zext_ln9_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 659 [1/1] (0.00ns)   --->   "%zext_ln9_11 = zext i30 %and_ln9_1" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 659 'zext' 'zext_ln9_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 660 [1/1] (0.00ns)   --->   "%and_ln9_2 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_322, i2 0, i2 %tmp_323, i2 0, i2 %tmp_324, i2 0, i2 %tmp_325, i2 0, i2 %tmp_326, i2 0, i2 %tmp_327, i2 0, i2 %tmp_328, i2 0, i2 %tmp_329" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 660 'bitconcatenate' 'and_ln9_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 661 [1/1] (0.00ns)   --->   "%and_ln9_2_cast2 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_323, i2 0, i2 %tmp_324, i2 0, i2 %tmp_325, i2 0, i2 %tmp_326, i2 0, i2 %tmp_327, i2 0, i2 %tmp_328, i2 0, i2 %tmp_329" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 661 'bitconcatenate' 'and_ln9_2_cast2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 662 [1/1] (0.00ns)   --->   "%zext_ln9_28 = zext i26 %and_ln9_2_cast2" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 662 'zext' 'zext_ln9_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 663 [1/1] (0.00ns)   --->   "%zext_ln9_12 = zext i30 %and_ln9_2" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 663 'zext' 'zext_ln9_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 664 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln9_9 = add i28 %zext_ln9_28, i28 %zext_ln9_27" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 664 'add' 'add_ln9_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 665 [1/1] (2.49ns)   --->   "%s1_5 = add i31 %zext_ln9_12, i31 %zext_ln9_11" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 665 'add' 's1_5' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 666 [1/1] (0.00ns)   --->   "%tmp_330 = partselect i27 @_ssdm_op_PartSelect.i27.i31.i32.i32, i31 %s1_5, i32 4, i32 30" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:127]   --->   Operation 666 'partselect' 'tmp_330' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 667 [1/1] (0.00ns)   --->   "%zext_ln10_5 = zext i27 %tmp_330" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:127]   --->   Operation 667 'zext' 'zext_ln10_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 668 [1/1] (4.22ns) (root node of TernaryAdder)   --->   "%add_ln10_5 = add i28 %zext_ln10_5, i28 %add_ln9_9" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:127]   --->   Operation 668 'add' 'add_ln10_5' <Predicate = true> <Delay = 4.22> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 669 [1/1] (0.00ns)   --->   "%tmp_331 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_5, i32 16, i32 19" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:127]   --->   Operation 669 'partselect' 'tmp_331' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 670 [1/1] (0.00ns)   --->   "%tmp_332 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_5, i32 8, i32 11" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:127]   --->   Operation 670 'partselect' 'tmp_332' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 671 [1/1] (0.00ns)   --->   "%trunc_ln10_3 = trunc i28 %add_ln10_5" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:127]   --->   Operation 671 'trunc' 'trunc_ln10_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 672 [1/1] (0.00ns)   --->   "%tmp_333 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_5, i32 24, i32 27" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:127]   --->   Operation 672 'partselect' 'tmp_333' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 673 [1/1] (0.00ns)   --->   "%and_ln9_3 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_366, i2 0, i2 %tmp_367, i2 0, i2 %tmp_368, i2 0, i2 %tmp_369, i2 0, i2 %tmp_370, i2 0, i2 %tmp_371, i2 0, i2 %tmp_372, i2 0, i2 %trunc_ln9_6" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 673 'bitconcatenate' 'and_ln9_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 674 [1/1] (0.00ns)   --->   "%and_ln9_3_cast2 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_367, i2 0, i2 %tmp_368, i2 0, i2 %tmp_369, i2 0, i2 %tmp_370, i2 0, i2 %tmp_371, i2 0, i2 %tmp_372, i2 0, i2 %trunc_ln9_6" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 674 'bitconcatenate' 'and_ln9_3_cast2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 675 [1/1] (0.00ns)   --->   "%zext_ln9_29 = zext i26 %and_ln9_3_cast2" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 675 'zext' 'zext_ln9_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 676 [1/1] (0.00ns)   --->   "%zext_ln9_13 = zext i30 %and_ln9_3" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 676 'zext' 'zext_ln9_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 677 [1/1] (0.00ns)   --->   "%and_ln9_4 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_373, i2 0, i2 %tmp_374, i2 0, i2 %tmp_375, i2 0, i2 %tmp_376, i2 0, i2 %tmp_377, i2 0, i2 %tmp_378, i2 0, i2 %tmp_379, i2 0, i2 %tmp_380" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 677 'bitconcatenate' 'and_ln9_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 678 [1/1] (0.00ns)   --->   "%and_ln9_4_cast2 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_374, i2 0, i2 %tmp_375, i2 0, i2 %tmp_376, i2 0, i2 %tmp_377, i2 0, i2 %tmp_378, i2 0, i2 %tmp_379, i2 0, i2 %tmp_380" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 678 'bitconcatenate' 'and_ln9_4_cast2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 679 [1/1] (0.00ns)   --->   "%zext_ln9_30 = zext i26 %and_ln9_4_cast2" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 679 'zext' 'zext_ln9_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 680 [1/1] (0.00ns)   --->   "%zext_ln9_14 = zext i30 %and_ln9_4" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 680 'zext' 'zext_ln9_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 681 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln9_11 = add i28 %zext_ln9_30, i28 %zext_ln9_29" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 681 'add' 'add_ln9_11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 682 [1/1] (2.49ns)   --->   "%s1_6 = add i31 %zext_ln9_14, i31 %zext_ln9_13" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 682 'add' 's1_6' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 683 [1/1] (0.00ns)   --->   "%tmp_381 = partselect i27 @_ssdm_op_PartSelect.i27.i31.i32.i32, i31 %s1_6, i32 4, i32 30" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:127]   --->   Operation 683 'partselect' 'tmp_381' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 684 [1/1] (0.00ns)   --->   "%zext_ln10_6 = zext i27 %tmp_381" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:127]   --->   Operation 684 'zext' 'zext_ln10_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 685 [1/1] (4.22ns) (root node of TernaryAdder)   --->   "%add_ln10_6 = add i28 %zext_ln10_6, i28 %add_ln9_11" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:127]   --->   Operation 685 'add' 'add_ln10_6' <Predicate = true> <Delay = 4.22> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 686 [1/1] (0.00ns)   --->   "%tmp_382 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_6, i32 16, i32 19" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:127]   --->   Operation 686 'partselect' 'tmp_382' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 687 [1/1] (0.00ns)   --->   "%tmp_383 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_6, i32 8, i32 11" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:127]   --->   Operation 687 'partselect' 'tmp_383' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 688 [1/1] (0.00ns)   --->   "%trunc_ln10_4 = trunc i28 %add_ln10_6" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:127]   --->   Operation 688 'trunc' 'trunc_ln10_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 689 [1/1] (0.00ns)   --->   "%tmp_384 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_6, i32 24, i32 27" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:127]   --->   Operation 689 'partselect' 'tmp_384' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 690 [1/1] (0.00ns)   --->   "%and_ln9_5 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_418, i2 0, i2 %tmp_419, i2 0, i2 %tmp_420, i2 0, i2 %tmp_421, i2 0, i2 %tmp_422, i2 0, i2 %tmp_423, i2 0, i2 %tmp_424, i2 0, i2 %trunc_ln9_7" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 690 'bitconcatenate' 'and_ln9_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 691 [1/1] (0.00ns)   --->   "%and_ln9_5_cast2 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_419, i2 0, i2 %tmp_420, i2 0, i2 %tmp_421, i2 0, i2 %tmp_422, i2 0, i2 %tmp_423, i2 0, i2 %tmp_424, i2 0, i2 %trunc_ln9_7" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 691 'bitconcatenate' 'and_ln9_5_cast2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 692 [1/1] (0.00ns)   --->   "%zext_ln9_31 = zext i26 %and_ln9_5_cast2" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 692 'zext' 'zext_ln9_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 693 [1/1] (0.00ns)   --->   "%zext_ln9_15 = zext i30 %and_ln9_5" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 693 'zext' 'zext_ln9_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 694 [1/1] (0.00ns)   --->   "%and_ln9_6 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_425, i2 0, i2 %tmp_426, i2 0, i2 %tmp_427, i2 0, i2 %tmp_428, i2 0, i2 %tmp_429, i2 0, i2 %tmp_430, i2 0, i2 %tmp_431, i2 0, i2 %tmp_432" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 694 'bitconcatenate' 'and_ln9_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 695 [1/1] (0.00ns)   --->   "%and_ln9_6_cast2 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_426, i2 0, i2 %tmp_427, i2 0, i2 %tmp_428, i2 0, i2 %tmp_429, i2 0, i2 %tmp_430, i2 0, i2 %tmp_431, i2 0, i2 %tmp_432" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 695 'bitconcatenate' 'and_ln9_6_cast2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 696 [1/1] (0.00ns)   --->   "%zext_ln9_32 = zext i26 %and_ln9_6_cast2" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 696 'zext' 'zext_ln9_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 697 [1/1] (0.00ns)   --->   "%zext_ln9_16 = zext i30 %and_ln9_6" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 697 'zext' 'zext_ln9_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 698 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln9_13 = add i28 %zext_ln9_32, i28 %zext_ln9_31" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 698 'add' 'add_ln9_13' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 699 [1/1] (2.49ns)   --->   "%s1_7 = add i31 %zext_ln9_16, i31 %zext_ln9_15" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 699 'add' 's1_7' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 700 [1/1] (0.00ns)   --->   "%tmp_433 = partselect i27 @_ssdm_op_PartSelect.i27.i31.i32.i32, i31 %s1_7, i32 4, i32 30" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:127]   --->   Operation 700 'partselect' 'tmp_433' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 701 [1/1] (0.00ns)   --->   "%zext_ln10_7 = zext i27 %tmp_433" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:127]   --->   Operation 701 'zext' 'zext_ln10_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 702 [1/1] (4.22ns) (root node of TernaryAdder)   --->   "%add_ln10_7 = add i28 %zext_ln10_7, i28 %add_ln9_13" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:127]   --->   Operation 702 'add' 'add_ln10_7' <Predicate = true> <Delay = 4.22> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 703 [1/1] (0.00ns)   --->   "%tmp_434 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_7, i32 16, i32 19" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:127]   --->   Operation 703 'partselect' 'tmp_434' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 704 [1/1] (0.00ns)   --->   "%tmp_435 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_7, i32 8, i32 11" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:127]   --->   Operation 704 'partselect' 'tmp_435' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 705 [1/1] (0.00ns)   --->   "%trunc_ln10_5 = trunc i28 %add_ln10_7" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:127]   --->   Operation 705 'trunc' 'trunc_ln10_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 706 [1/1] (0.00ns)   --->   "%tmp_436 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_7, i32 24, i32 27" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:127]   --->   Operation 706 'partselect' 'tmp_436' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 707 [1/1] (0.00ns)   --->   "%and_ln9_7 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_469, i2 0, i2 %tmp_470, i2 0, i2 %tmp_471, i2 0, i2 %tmp_472, i2 0, i2 %tmp_473, i2 0, i2 %tmp_474, i2 0, i2 %tmp_475, i2 0, i2 %trunc_ln9_8" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 707 'bitconcatenate' 'and_ln9_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 708 [1/1] (0.00ns)   --->   "%and_ln9_7_cast2 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_470, i2 0, i2 %tmp_471, i2 0, i2 %tmp_472, i2 0, i2 %tmp_473, i2 0, i2 %tmp_474, i2 0, i2 %tmp_475, i2 0, i2 %trunc_ln9_8" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 708 'bitconcatenate' 'and_ln9_7_cast2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 709 [1/1] (0.00ns)   --->   "%zext_ln9_33 = zext i26 %and_ln9_7_cast2" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 709 'zext' 'zext_ln9_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 710 [1/1] (0.00ns)   --->   "%zext_ln9_17 = zext i30 %and_ln9_7" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 710 'zext' 'zext_ln9_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 711 [1/1] (0.00ns)   --->   "%and_ln9_10 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_476, i2 0, i2 %tmp_477, i2 0, i2 %tmp_478, i2 0, i2 %tmp_479, i2 0, i2 %tmp_480, i2 0, i2 %tmp_481, i2 0, i2 %tmp_482, i2 0, i2 %tmp_483" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 711 'bitconcatenate' 'and_ln9_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 712 [1/1] (0.00ns)   --->   "%and_ln9_10_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_477, i2 0, i2 %tmp_478, i2 0, i2 %tmp_479, i2 0, i2 %tmp_480, i2 0, i2 %tmp_481, i2 0, i2 %tmp_482, i2 0, i2 %tmp_483" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 712 'bitconcatenate' 'and_ln9_10_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 713 [1/1] (0.00ns)   --->   "%zext_ln9_34 = zext i26 %and_ln9_10_cast1" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 713 'zext' 'zext_ln9_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 714 [1/1] (0.00ns)   --->   "%zext_ln9_18 = zext i30 %and_ln9_10" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 714 'zext' 'zext_ln9_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 715 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln9_15 = add i28 %zext_ln9_34, i28 %zext_ln9_33" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 715 'add' 'add_ln9_15' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 716 [1/1] (2.49ns)   --->   "%s1_8 = add i31 %zext_ln9_18, i31 %zext_ln9_17" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 716 'add' 's1_8' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 717 [1/1] (0.00ns)   --->   "%tmp_484 = partselect i27 @_ssdm_op_PartSelect.i27.i31.i32.i32, i31 %s1_8, i32 4, i32 30" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:127]   --->   Operation 717 'partselect' 'tmp_484' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 718 [1/1] (0.00ns)   --->   "%zext_ln10_8 = zext i27 %tmp_484" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:127]   --->   Operation 718 'zext' 'zext_ln10_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 719 [1/1] (4.22ns) (root node of TernaryAdder)   --->   "%add_ln10_8 = add i28 %zext_ln10_8, i28 %add_ln9_15" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:127]   --->   Operation 719 'add' 'add_ln10_8' <Predicate = true> <Delay = 4.22> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 720 [1/1] (0.00ns)   --->   "%tmp_485 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_8, i32 16, i32 19" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:127]   --->   Operation 720 'partselect' 'tmp_485' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 721 [1/1] (0.00ns)   --->   "%tmp_486 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_8, i32 8, i32 11" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:127]   --->   Operation 721 'partselect' 'tmp_486' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 722 [1/1] (0.00ns)   --->   "%trunc_ln10_6 = trunc i28 %add_ln10_8" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:127]   --->   Operation 722 'trunc' 'trunc_ln10_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 723 [1/1] (0.00ns)   --->   "%tmp_487 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_8, i32 24, i32 27" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:127]   --->   Operation 723 'partselect' 'tmp_487' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 724 [1/1] (0.00ns)   --->   "%and_ln9_11 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_520, i2 0, i2 %tmp_521, i2 0, i2 %tmp_522, i2 0, i2 %tmp_523, i2 0, i2 %tmp_524, i2 0, i2 %tmp_525, i2 0, i2 %tmp_526, i2 0, i2 %trunc_ln9_9" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 724 'bitconcatenate' 'and_ln9_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 725 [1/1] (0.00ns)   --->   "%and_ln9_11_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_521, i2 0, i2 %tmp_522, i2 0, i2 %tmp_523, i2 0, i2 %tmp_524, i2 0, i2 %tmp_525, i2 0, i2 %tmp_526, i2 0, i2 %trunc_ln9_9" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 725 'bitconcatenate' 'and_ln9_11_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 726 [1/1] (0.00ns)   --->   "%zext_ln9_35 = zext i26 %and_ln9_11_cast1" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 726 'zext' 'zext_ln9_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 727 [1/1] (0.00ns)   --->   "%zext_ln9_19 = zext i30 %and_ln9_11" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 727 'zext' 'zext_ln9_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 728 [1/1] (0.00ns)   --->   "%and_ln9_12 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_527, i2 0, i2 %tmp_528, i2 0, i2 %tmp_529, i2 0, i2 %tmp_530, i2 0, i2 %tmp_531, i2 0, i2 %tmp_532, i2 0, i2 %tmp_533, i2 0, i2 %tmp_534" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 728 'bitconcatenate' 'and_ln9_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 729 [1/1] (0.00ns)   --->   "%and_ln9_12_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_528, i2 0, i2 %tmp_529, i2 0, i2 %tmp_530, i2 0, i2 %tmp_531, i2 0, i2 %tmp_532, i2 0, i2 %tmp_533, i2 0, i2 %tmp_534" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 729 'bitconcatenate' 'and_ln9_12_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 730 [1/1] (0.00ns)   --->   "%zext_ln9_36 = zext i26 %and_ln9_12_cast1" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 730 'zext' 'zext_ln9_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 731 [1/1] (0.00ns)   --->   "%zext_ln9_20 = zext i30 %and_ln9_12" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 731 'zext' 'zext_ln9_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 732 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln9_17 = add i28 %zext_ln9_36, i28 %zext_ln9_35" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 732 'add' 'add_ln9_17' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 733 [1/1] (2.49ns)   --->   "%s1_9 = add i31 %zext_ln9_20, i31 %zext_ln9_19" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 733 'add' 's1_9' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 734 [1/1] (0.00ns)   --->   "%tmp_535 = partselect i27 @_ssdm_op_PartSelect.i27.i31.i32.i32, i31 %s1_9, i32 4, i32 30" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:127]   --->   Operation 734 'partselect' 'tmp_535' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 735 [1/1] (0.00ns)   --->   "%zext_ln10_9 = zext i27 %tmp_535" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:127]   --->   Operation 735 'zext' 'zext_ln10_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 736 [1/1] (4.22ns) (root node of TernaryAdder)   --->   "%add_ln10_9 = add i28 %zext_ln10_9, i28 %add_ln9_17" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:127]   --->   Operation 736 'add' 'add_ln10_9' <Predicate = true> <Delay = 4.22> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 737 [1/1] (0.00ns)   --->   "%tmp_536 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_9, i32 16, i32 19" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:127]   --->   Operation 737 'partselect' 'tmp_536' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 738 [1/1] (0.00ns)   --->   "%tmp_537 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_9, i32 8, i32 11" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:127]   --->   Operation 738 'partselect' 'tmp_537' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 739 [1/1] (0.00ns)   --->   "%trunc_ln10_7 = trunc i28 %add_ln10_9" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:127]   --->   Operation 739 'trunc' 'trunc_ln10_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 740 [1/1] (0.00ns)   --->   "%tmp_538 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_9, i32 24, i32 27" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:127]   --->   Operation 740 'partselect' 'tmp_538' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 741 [1/1] (0.00ns)   --->   "%and_ln9_13 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_571, i2 0, i2 %tmp_572, i2 0, i2 %tmp_573, i2 0, i2 %tmp_574, i2 0, i2 %tmp_575, i2 0, i2 %tmp_576, i2 0, i2 %tmp_577, i2 0, i2 %trunc_ln9_10" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 741 'bitconcatenate' 'and_ln9_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 742 [1/1] (0.00ns)   --->   "%and_ln9_13_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_572, i2 0, i2 %tmp_573, i2 0, i2 %tmp_574, i2 0, i2 %tmp_575, i2 0, i2 %tmp_576, i2 0, i2 %tmp_577, i2 0, i2 %trunc_ln9_10" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 742 'bitconcatenate' 'and_ln9_13_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 743 [1/1] (0.00ns)   --->   "%zext_ln9_37 = zext i26 %and_ln9_13_cast1" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 743 'zext' 'zext_ln9_37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 744 [1/1] (0.00ns)   --->   "%zext_ln9_21 = zext i30 %and_ln9_13" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 744 'zext' 'zext_ln9_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 745 [1/1] (0.00ns)   --->   "%and_ln9_14 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_578, i2 0, i2 %tmp_579, i2 0, i2 %tmp_580, i2 0, i2 %tmp_581, i2 0, i2 %tmp_582, i2 0, i2 %tmp_583, i2 0, i2 %tmp_584, i2 0, i2 %tmp_585" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 745 'bitconcatenate' 'and_ln9_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 746 [1/1] (0.00ns)   --->   "%and_ln9_14_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_579, i2 0, i2 %tmp_580, i2 0, i2 %tmp_581, i2 0, i2 %tmp_582, i2 0, i2 %tmp_583, i2 0, i2 %tmp_584, i2 0, i2 %tmp_585" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 746 'bitconcatenate' 'and_ln9_14_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 747 [1/1] (0.00ns)   --->   "%zext_ln9_38 = zext i26 %and_ln9_14_cast1" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 747 'zext' 'zext_ln9_38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 748 [1/1] (0.00ns)   --->   "%zext_ln9_22 = zext i30 %and_ln9_14" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 748 'zext' 'zext_ln9_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 749 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln9_19 = add i28 %zext_ln9_38, i28 %zext_ln9_37" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 749 'add' 'add_ln9_19' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 750 [1/1] (2.49ns)   --->   "%s1_10 = add i31 %zext_ln9_22, i31 %zext_ln9_21" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:127]   --->   Operation 750 'add' 's1_10' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 751 [1/1] (0.00ns)   --->   "%tmp_586 = partselect i27 @_ssdm_op_PartSelect.i27.i31.i32.i32, i31 %s1_10, i32 4, i32 30" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:127]   --->   Operation 751 'partselect' 'tmp_586' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 752 [1/1] (0.00ns)   --->   "%zext_ln10_10 = zext i27 %tmp_586" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:127]   --->   Operation 752 'zext' 'zext_ln10_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 753 [1/1] (4.22ns) (root node of TernaryAdder)   --->   "%add_ln10_10 = add i28 %zext_ln10_10, i28 %add_ln9_19" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:127]   --->   Operation 753 'add' 'add_ln10_10' <Predicate = true> <Delay = 4.22> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 754 [1/1] (0.00ns)   --->   "%tmp_587 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_10, i32 16, i32 19" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:127]   --->   Operation 754 'partselect' 'tmp_587' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 755 [1/1] (0.00ns)   --->   "%tmp_588 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_10, i32 8, i32 11" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:127]   --->   Operation 755 'partselect' 'tmp_588' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 756 [1/1] (0.00ns)   --->   "%trunc_ln10_8 = trunc i28 %add_ln10_10" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:127]   --->   Operation 756 'trunc' 'trunc_ln10_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 757 [1/1] (0.00ns)   --->   "%tmp_589 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_10, i32 24, i32 27" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:127]   --->   Operation 757 'partselect' 'tmp_589' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.60>
ST_4 : Operation 758 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_229, i4 0, i4 %tmp_230, i4 0, i4 %trunc_ln10" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:127]   --->   Operation 758 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 759 [1/1] (0.00ns)   --->   "%zext_ln11_23 = zext i4 %trunc_ln10" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:127]   --->   Operation 759 'zext' 'zext_ln11_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 760 [1/1] (0.00ns)   --->   "%zext_ln11 = zext i20 %and_ln" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:127]   --->   Operation 760 'zext' 'zext_ln11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 761 [1/1] (0.00ns)   --->   "%and_ln2 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_231, i4 0, i4 %tmp_229, i4 0, i4 %tmp_230" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:127]   --->   Operation 761 'bitconcatenate' 'and_ln2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 762 [1/1] (0.00ns)   --->   "%zext_ln11_24 = zext i4 %tmp_230" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:127]   --->   Operation 762 'zext' 'zext_ln11_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 763 [1/1] (0.00ns)   --->   "%zext_ln11_8 = zext i20 %and_ln2" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:127]   --->   Operation 763 'zext' 'zext_ln11_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 764 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11 = add i6 %zext_ln11_24, i6 %zext_ln11_23" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:127]   --->   Operation 764 'add' 'add_ln11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 765 [1/1] (2.19ns)   --->   "%s3 = add i21 %zext_ln11_8, i21 %zext_ln11" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:127]   --->   Operation 765 'add' 's3' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 766 [1/1] (0.00ns)   --->   "%tmp_232 = partselect i5 @_ssdm_op_PartSelect.i5.i21.i32.i32, i21 %s3, i32 16, i32 20" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:127]   --->   Operation 766 'partselect' 'tmp_232' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 767 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i5 %tmp_232" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:127]   --->   Operation 767 'zext' 'zext_ln12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 768 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%s4 = add i6 %zext_ln12, i6 %add_ln11" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:127]   --->   Operation 768 'add' 's4' <Predicate = true> <Delay = 3.40> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 769 [1/1] (0.00ns)   --->   "%and_ln10_2 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_280, i4 0, i4 %tmp_281, i4 0, i4 %trunc_ln10_2" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:127]   --->   Operation 769 'bitconcatenate' 'and_ln10_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 770 [1/1] (0.00ns)   --->   "%zext_ln11_25 = zext i4 %trunc_ln10_2" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:127]   --->   Operation 770 'zext' 'zext_ln11_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 771 [1/1] (0.00ns)   --->   "%zext_ln11_9 = zext i20 %and_ln10_2" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:127]   --->   Operation 771 'zext' 'zext_ln11_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 772 [1/1] (0.00ns)   --->   "%and_ln11_6 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_282, i4 0, i4 %tmp_280, i4 0, i4 %tmp_281" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:127]   --->   Operation 772 'bitconcatenate' 'and_ln11_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 773 [1/1] (0.00ns)   --->   "%zext_ln11_26 = zext i4 %tmp_281" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:127]   --->   Operation 773 'zext' 'zext_ln11_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 774 [1/1] (0.00ns)   --->   "%zext_ln11_10 = zext i20 %and_ln11_6" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:127]   --->   Operation 774 'zext' 'zext_ln11_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 775 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_7 = add i6 %zext_ln11_26, i6 %zext_ln11_25" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:127]   --->   Operation 775 'add' 'add_ln11_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 776 [1/1] (2.19ns)   --->   "%s3_4 = add i21 %zext_ln11_10, i21 %zext_ln11_9" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:127]   --->   Operation 776 'add' 's3_4' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 777 [1/1] (0.00ns)   --->   "%tmp_283 = partselect i5 @_ssdm_op_PartSelect.i5.i21.i32.i32, i21 %s3_4, i32 16, i32 20" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:127]   --->   Operation 777 'partselect' 'tmp_283' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 778 [1/1] (0.00ns)   --->   "%zext_ln12_4 = zext i5 %tmp_283" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:127]   --->   Operation 778 'zext' 'zext_ln12_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 779 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%s4_4 = add i6 %zext_ln12_4, i6 %add_ln11_7" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:127]   --->   Operation 779 'add' 's4_4' <Predicate = true> <Delay = 3.40> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 780 [1/1] (0.00ns)   --->   "%and_ln10_3 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_331, i4 0, i4 %tmp_332, i4 0, i4 %trunc_ln10_3" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:127]   --->   Operation 780 'bitconcatenate' 'and_ln10_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 781 [1/1] (0.00ns)   --->   "%zext_ln11_27 = zext i4 %trunc_ln10_3" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:127]   --->   Operation 781 'zext' 'zext_ln11_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 782 [1/1] (0.00ns)   --->   "%zext_ln11_11 = zext i20 %and_ln10_3" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:127]   --->   Operation 782 'zext' 'zext_ln11_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 783 [1/1] (0.00ns)   --->   "%and_ln11_7 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_333, i4 0, i4 %tmp_331, i4 0, i4 %tmp_332" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:127]   --->   Operation 783 'bitconcatenate' 'and_ln11_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 784 [1/1] (0.00ns)   --->   "%zext_ln11_28 = zext i4 %tmp_332" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:127]   --->   Operation 784 'zext' 'zext_ln11_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 785 [1/1] (0.00ns)   --->   "%zext_ln11_12 = zext i20 %and_ln11_7" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:127]   --->   Operation 785 'zext' 'zext_ln11_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 786 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_9 = add i6 %zext_ln11_28, i6 %zext_ln11_27" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:127]   --->   Operation 786 'add' 'add_ln11_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 787 [1/1] (2.19ns)   --->   "%s3_5 = add i21 %zext_ln11_12, i21 %zext_ln11_11" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:127]   --->   Operation 787 'add' 's3_5' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 788 [1/1] (0.00ns)   --->   "%tmp_334 = partselect i5 @_ssdm_op_PartSelect.i5.i21.i32.i32, i21 %s3_5, i32 16, i32 20" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:127]   --->   Operation 788 'partselect' 'tmp_334' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 789 [1/1] (0.00ns)   --->   "%zext_ln12_5 = zext i5 %tmp_334" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:127]   --->   Operation 789 'zext' 'zext_ln12_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 790 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%s4_5 = add i6 %zext_ln12_5, i6 %add_ln11_9" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:127]   --->   Operation 790 'add' 's4_5' <Predicate = true> <Delay = 3.40> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 791 [1/1] (0.00ns)   --->   "%and_ln10_4 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_382, i4 0, i4 %tmp_383, i4 0, i4 %trunc_ln10_4" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:127]   --->   Operation 791 'bitconcatenate' 'and_ln10_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 792 [1/1] (0.00ns)   --->   "%zext_ln11_29 = zext i4 %trunc_ln10_4" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:127]   --->   Operation 792 'zext' 'zext_ln11_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 793 [1/1] (0.00ns)   --->   "%zext_ln11_13 = zext i20 %and_ln10_4" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:127]   --->   Operation 793 'zext' 'zext_ln11_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 794 [1/1] (0.00ns)   --->   "%and_ln11_8 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_384, i4 0, i4 %tmp_382, i4 0, i4 %tmp_383" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:127]   --->   Operation 794 'bitconcatenate' 'and_ln11_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 795 [1/1] (0.00ns)   --->   "%zext_ln11_30 = zext i4 %tmp_383" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:127]   --->   Operation 795 'zext' 'zext_ln11_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 796 [1/1] (0.00ns)   --->   "%zext_ln11_14 = zext i20 %and_ln11_8" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:127]   --->   Operation 796 'zext' 'zext_ln11_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 797 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_11 = add i6 %zext_ln11_30, i6 %zext_ln11_29" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:127]   --->   Operation 797 'add' 'add_ln11_11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 798 [1/1] (2.19ns)   --->   "%s3_6 = add i21 %zext_ln11_14, i21 %zext_ln11_13" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:127]   --->   Operation 798 'add' 's3_6' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 799 [1/1] (0.00ns)   --->   "%tmp_385 = partselect i5 @_ssdm_op_PartSelect.i5.i21.i32.i32, i21 %s3_6, i32 16, i32 20" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:127]   --->   Operation 799 'partselect' 'tmp_385' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 800 [1/1] (0.00ns)   --->   "%zext_ln12_6 = zext i5 %tmp_385" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:127]   --->   Operation 800 'zext' 'zext_ln12_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 801 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%s4_6 = add i6 %zext_ln12_6, i6 %add_ln11_11" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:127]   --->   Operation 801 'add' 's4_6' <Predicate = true> <Delay = 3.40> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 802 [1/1] (0.00ns)   --->   "%and_ln10_5 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_434, i4 0, i4 %tmp_435, i4 0, i4 %trunc_ln10_5" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:127]   --->   Operation 802 'bitconcatenate' 'and_ln10_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 803 [1/1] (0.00ns)   --->   "%zext_ln11_31 = zext i4 %trunc_ln10_5" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:127]   --->   Operation 803 'zext' 'zext_ln11_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 804 [1/1] (0.00ns)   --->   "%zext_ln11_15 = zext i20 %and_ln10_5" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:127]   --->   Operation 804 'zext' 'zext_ln11_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 805 [1/1] (0.00ns)   --->   "%and_ln11_9 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_436, i4 0, i4 %tmp_434, i4 0, i4 %tmp_435" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:127]   --->   Operation 805 'bitconcatenate' 'and_ln11_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 806 [1/1] (0.00ns)   --->   "%zext_ln11_32 = zext i4 %tmp_435" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:127]   --->   Operation 806 'zext' 'zext_ln11_32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 807 [1/1] (0.00ns)   --->   "%zext_ln11_16 = zext i20 %and_ln11_9" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:127]   --->   Operation 807 'zext' 'zext_ln11_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 808 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_13 = add i6 %zext_ln11_32, i6 %zext_ln11_31" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:127]   --->   Operation 808 'add' 'add_ln11_13' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 809 [1/1] (2.19ns)   --->   "%s3_7 = add i21 %zext_ln11_16, i21 %zext_ln11_15" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:127]   --->   Operation 809 'add' 's3_7' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 810 [1/1] (0.00ns)   --->   "%tmp_437 = partselect i5 @_ssdm_op_PartSelect.i5.i21.i32.i32, i21 %s3_7, i32 16, i32 20" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:127]   --->   Operation 810 'partselect' 'tmp_437' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 811 [1/1] (0.00ns)   --->   "%zext_ln12_7 = zext i5 %tmp_437" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:127]   --->   Operation 811 'zext' 'zext_ln12_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 812 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%s4_7 = add i6 %zext_ln12_7, i6 %add_ln11_13" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:127]   --->   Operation 812 'add' 's4_7' <Predicate = true> <Delay = 3.40> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 813 [1/1] (0.00ns)   --->   "%and_ln10_6 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_485, i4 0, i4 %tmp_486, i4 0, i4 %trunc_ln10_6" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:127]   --->   Operation 813 'bitconcatenate' 'and_ln10_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 814 [1/1] (0.00ns)   --->   "%zext_ln11_33 = zext i4 %trunc_ln10_6" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:127]   --->   Operation 814 'zext' 'zext_ln11_33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 815 [1/1] (0.00ns)   --->   "%zext_ln11_17 = zext i20 %and_ln10_6" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:127]   --->   Operation 815 'zext' 'zext_ln11_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 816 [1/1] (0.00ns)   --->   "%and_ln11_s = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_487, i4 0, i4 %tmp_485, i4 0, i4 %tmp_486" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:127]   --->   Operation 816 'bitconcatenate' 'and_ln11_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 817 [1/1] (0.00ns)   --->   "%zext_ln11_34 = zext i4 %tmp_486" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:127]   --->   Operation 817 'zext' 'zext_ln11_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 818 [1/1] (0.00ns)   --->   "%zext_ln11_18 = zext i20 %and_ln11_s" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:127]   --->   Operation 818 'zext' 'zext_ln11_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 819 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_15 = add i6 %zext_ln11_34, i6 %zext_ln11_33" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:127]   --->   Operation 819 'add' 'add_ln11_15' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 820 [1/1] (2.19ns)   --->   "%s3_8 = add i21 %zext_ln11_18, i21 %zext_ln11_17" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:127]   --->   Operation 820 'add' 's3_8' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 821 [1/1] (0.00ns)   --->   "%tmp_488 = partselect i5 @_ssdm_op_PartSelect.i5.i21.i32.i32, i21 %s3_8, i32 16, i32 20" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:127]   --->   Operation 821 'partselect' 'tmp_488' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 822 [1/1] (0.00ns)   --->   "%zext_ln12_8 = zext i5 %tmp_488" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:127]   --->   Operation 822 'zext' 'zext_ln12_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 823 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%s4_8 = add i6 %zext_ln12_8, i6 %add_ln11_15" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:127]   --->   Operation 823 'add' 's4_8' <Predicate = true> <Delay = 3.40> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 824 [1/1] (0.00ns)   --->   "%and_ln10_7 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_536, i4 0, i4 %tmp_537, i4 0, i4 %trunc_ln10_7" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:127]   --->   Operation 824 'bitconcatenate' 'and_ln10_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 825 [1/1] (0.00ns)   --->   "%zext_ln11_35 = zext i4 %trunc_ln10_7" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:127]   --->   Operation 825 'zext' 'zext_ln11_35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 826 [1/1] (0.00ns)   --->   "%zext_ln11_19 = zext i20 %and_ln10_7" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:127]   --->   Operation 826 'zext' 'zext_ln11_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 827 [1/1] (0.00ns)   --->   "%and_ln11_1 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_538, i4 0, i4 %tmp_536, i4 0, i4 %tmp_537" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:127]   --->   Operation 827 'bitconcatenate' 'and_ln11_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 828 [1/1] (0.00ns)   --->   "%zext_ln11_36 = zext i4 %tmp_537" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:127]   --->   Operation 828 'zext' 'zext_ln11_36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 829 [1/1] (0.00ns)   --->   "%zext_ln11_20 = zext i20 %and_ln11_1" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:127]   --->   Operation 829 'zext' 'zext_ln11_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 830 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_17 = add i6 %zext_ln11_36, i6 %zext_ln11_35" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:127]   --->   Operation 830 'add' 'add_ln11_17' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 831 [1/1] (2.19ns)   --->   "%s3_9 = add i21 %zext_ln11_20, i21 %zext_ln11_19" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:127]   --->   Operation 831 'add' 's3_9' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 832 [1/1] (0.00ns)   --->   "%tmp_539 = partselect i5 @_ssdm_op_PartSelect.i5.i21.i32.i32, i21 %s3_9, i32 16, i32 20" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:127]   --->   Operation 832 'partselect' 'tmp_539' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 833 [1/1] (0.00ns)   --->   "%zext_ln12_9 = zext i5 %tmp_539" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:127]   --->   Operation 833 'zext' 'zext_ln12_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 834 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%s4_9 = add i6 %zext_ln12_9, i6 %add_ln11_17" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:127]   --->   Operation 834 'add' 's4_9' <Predicate = true> <Delay = 3.40> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 835 [1/1] (0.00ns)   --->   "%and_ln10_8 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_587, i4 0, i4 %tmp_588, i4 0, i4 %trunc_ln10_8" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:127]   --->   Operation 835 'bitconcatenate' 'and_ln10_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 836 [1/1] (0.00ns)   --->   "%zext_ln11_37 = zext i4 %trunc_ln10_8" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:127]   --->   Operation 836 'zext' 'zext_ln11_37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 837 [1/1] (0.00ns)   --->   "%zext_ln11_21 = zext i20 %and_ln10_8" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:127]   --->   Operation 837 'zext' 'zext_ln11_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 838 [1/1] (0.00ns)   --->   "%and_ln11_2 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_589, i4 0, i4 %tmp_587, i4 0, i4 %tmp_588" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:127]   --->   Operation 838 'bitconcatenate' 'and_ln11_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 839 [1/1] (0.00ns)   --->   "%zext_ln11_38 = zext i4 %tmp_588" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:127]   --->   Operation 839 'zext' 'zext_ln11_38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 840 [1/1] (0.00ns)   --->   "%zext_ln11_22 = zext i20 %and_ln11_2" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:127]   --->   Operation 840 'zext' 'zext_ln11_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 841 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_19 = add i6 %zext_ln11_38, i6 %zext_ln11_37" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:127]   --->   Operation 841 'add' 'add_ln11_19' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 842 [1/1] (2.19ns)   --->   "%s3_10 = add i21 %zext_ln11_22, i21 %zext_ln11_21" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:127]   --->   Operation 842 'add' 's3_10' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 843 [1/1] (0.00ns)   --->   "%tmp_590 = partselect i5 @_ssdm_op_PartSelect.i5.i21.i32.i32, i21 %s3_10, i32 16, i32 20" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:127]   --->   Operation 843 'partselect' 'tmp_590' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 844 [1/1] (0.00ns)   --->   "%zext_ln12_10 = zext i5 %tmp_590" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:127]   --->   Operation 844 'zext' 'zext_ln12_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 845 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%s4_10 = add i6 %zext_ln12_10, i6 %add_ln11_19" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:127]   --->   Operation 845 'add' 's4_10' <Predicate = true> <Delay = 3.40> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 5.51>
ST_5 : Operation 846 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 846 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 847 [1/1] (0.00ns)   --->   "%specpipeline_ln35 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_8" [bnn.cpp:35->bnn.cpp:127]   --->   Operation 847 'specpipeline' 'specpipeline_ln35' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 848 [1/1] (0.00ns)   --->   "%specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [bnn.cpp:34->bnn.cpp:127]   --->   Operation 848 'specloopname' 'specloopname_ln34' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 849 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i6 %s4" [bnn.cpp:56->bnn.cpp:127]   --->   Operation 849 'zext' 'zext_ln56' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 850 [1/1] (0.00ns)   --->   "%zext_ln56_2 = zext i6 %s4_4" [bnn.cpp:56->bnn.cpp:127]   --->   Operation 850 'zext' 'zext_ln56_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 851 [1/1] (0.00ns)   --->   "%zext_ln56_3 = zext i6 %s4_5" [bnn.cpp:56->bnn.cpp:127]   --->   Operation 851 'zext' 'zext_ln56_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 852 [1/1] (1.82ns)   --->   "%add_ln56 = add i7 %zext_ln56_2, i7 %zext_ln56" [bnn.cpp:56->bnn.cpp:127]   --->   Operation 852 'add' 'add_ln56' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 853 [1/1] (0.00ns)   --->   "%zext_ln56_4 = zext i7 %add_ln56" [bnn.cpp:56->bnn.cpp:127]   --->   Operation 853 'zext' 'zext_ln56_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 854 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i6 %s4_6" [bnn.cpp:60->bnn.cpp:127]   --->   Operation 854 'zext' 'zext_ln60' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 855 [1/1] (1.82ns)   --->   "%add_ln60_7 = add i7 %zext_ln56_3, i7 %zext_ln60" [bnn.cpp:60->bnn.cpp:127]   --->   Operation 855 'add' 'add_ln60_7' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 856 [1/1] (0.00ns)   --->   "%zext_ln60_4 = zext i7 %add_ln60_7" [bnn.cpp:60->bnn.cpp:127]   --->   Operation 856 'zext' 'zext_ln60_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 857 [1/1] (1.87ns)   --->   "%add_ln60 = add i8 %zext_ln60_4, i8 %zext_ln56_4" [bnn.cpp:60->bnn.cpp:127]   --->   Operation 857 'add' 'add_ln60' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 858 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %add_ln60, i1 0" [bnn.cpp:60->bnn.cpp:127]   --->   Operation 858 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 859 [1/1] (0.00ns)   --->   "%zext_ln60_5 = zext i9 %shl_ln" [bnn.cpp:60->bnn.cpp:127]   --->   Operation 859 'zext' 'zext_ln60_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 860 [1/1] (1.82ns)   --->   "%add_ln60_4 = add i10 %zext_ln60_5, i10 896" [bnn.cpp:60->bnn.cpp:127]   --->   Operation 860 'add' 'add_ln60_4' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 861 [1/1] (0.00ns)   --->   "%zext_ln56_5 = zext i6 %s4_7" [bnn.cpp:56->bnn.cpp:127]   --->   Operation 861 'zext' 'zext_ln56_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 862 [1/1] (0.00ns)   --->   "%zext_ln56_6 = zext i6 %s4_8" [bnn.cpp:56->bnn.cpp:127]   --->   Operation 862 'zext' 'zext_ln56_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 863 [1/1] (0.00ns)   --->   "%zext_ln56_7 = zext i6 %s4_9" [bnn.cpp:56->bnn.cpp:127]   --->   Operation 863 'zext' 'zext_ln56_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 864 [1/1] (1.82ns)   --->   "%add_ln56_1 = add i7 %zext_ln56_6, i7 %zext_ln56_5" [bnn.cpp:56->bnn.cpp:127]   --->   Operation 864 'add' 'add_ln56_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 865 [1/1] (0.00ns)   --->   "%zext_ln56_8 = zext i7 %add_ln56_1" [bnn.cpp:56->bnn.cpp:127]   --->   Operation 865 'zext' 'zext_ln56_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 866 [1/1] (0.00ns)   --->   "%zext_ln60_6 = zext i6 %s4_10" [bnn.cpp:60->bnn.cpp:127]   --->   Operation 866 'zext' 'zext_ln60_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 867 [1/1] (1.82ns)   --->   "%add_ln60_8 = add i7 %zext_ln56_7, i7 %zext_ln60_6" [bnn.cpp:60->bnn.cpp:127]   --->   Operation 867 'add' 'add_ln60_8' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 868 [1/1] (0.00ns)   --->   "%zext_ln60_7 = zext i7 %add_ln60_8" [bnn.cpp:60->bnn.cpp:127]   --->   Operation 868 'zext' 'zext_ln60_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 869 [1/1] (1.87ns)   --->   "%add_ln60_5 = add i8 %zext_ln60_7, i8 %zext_ln56_8" [bnn.cpp:60->bnn.cpp:127]   --->   Operation 869 'add' 'add_ln60_5' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 870 [1/1] (0.00ns)   --->   "%shl_ln60_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %add_ln60_5, i1 0" [bnn.cpp:60->bnn.cpp:127]   --->   Operation 870 'bitconcatenate' 'shl_ln60_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 871 [1/1] (0.00ns)   --->   "%zext_ln60_8 = zext i9 %shl_ln60_2" [bnn.cpp:60->bnn.cpp:127]   --->   Operation 871 'zext' 'zext_ln60_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 872 [1/1] (1.82ns)   --->   "%add_ln60_6 = add i10 %zext_ln60_8, i10 896" [bnn.cpp:60->bnn.cpp:127]   --->   Operation 872 'add' 'add_ln60_6' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 873 [1/1] (0.00ns)   --->   "%store_ln60 = store i10 %add_ln60_4, i10 %output_73" [bnn.cpp:60->bnn.cpp:127]   --->   Operation 873 'store' 'store_ln60' <Predicate = (trunc_ln34 == 60)> <Delay = 0.00>
ST_5 : Operation 874 [1/1] (0.00ns)   --->   "%store_ln60 = store i10 %add_ln60_6, i10 %output_74" [bnn.cpp:60->bnn.cpp:127]   --->   Operation 874 'store' 'store_ln60' <Predicate = (trunc_ln34 == 60)> <Delay = 0.00>
ST_5 : Operation 875 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx17.113.exit.i" [bnn.cpp:60->bnn.cpp:127]   --->   Operation 875 'br' 'br_ln60' <Predicate = (trunc_ln34 == 60)> <Delay = 0.00>
ST_5 : Operation 876 [1/1] (0.00ns)   --->   "%store_ln60 = store i10 %add_ln60_4, i10 %output_71" [bnn.cpp:60->bnn.cpp:127]   --->   Operation 876 'store' 'store_ln60' <Predicate = (trunc_ln34 == 58)> <Delay = 0.00>
ST_5 : Operation 877 [1/1] (0.00ns)   --->   "%store_ln60 = store i10 %add_ln60_6, i10 %output_72" [bnn.cpp:60->bnn.cpp:127]   --->   Operation 877 'store' 'store_ln60' <Predicate = (trunc_ln34 == 58)> <Delay = 0.00>
ST_5 : Operation 878 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx17.113.exit.i" [bnn.cpp:60->bnn.cpp:127]   --->   Operation 878 'br' 'br_ln60' <Predicate = (trunc_ln34 == 58)> <Delay = 0.00>
ST_5 : Operation 879 [1/1] (0.00ns)   --->   "%store_ln60 = store i10 %add_ln60_4, i10 %output_69" [bnn.cpp:60->bnn.cpp:127]   --->   Operation 879 'store' 'store_ln60' <Predicate = (trunc_ln34 == 56)> <Delay = 0.00>
ST_5 : Operation 880 [1/1] (0.00ns)   --->   "%store_ln60 = store i10 %add_ln60_6, i10 %output_70" [bnn.cpp:60->bnn.cpp:127]   --->   Operation 880 'store' 'store_ln60' <Predicate = (trunc_ln34 == 56)> <Delay = 0.00>
ST_5 : Operation 881 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx17.113.exit.i" [bnn.cpp:60->bnn.cpp:127]   --->   Operation 881 'br' 'br_ln60' <Predicate = (trunc_ln34 == 56)> <Delay = 0.00>
ST_5 : Operation 882 [1/1] (0.00ns)   --->   "%store_ln60 = store i10 %add_ln60_4, i10 %output_67" [bnn.cpp:60->bnn.cpp:127]   --->   Operation 882 'store' 'store_ln60' <Predicate = (trunc_ln34 == 54)> <Delay = 0.00>
ST_5 : Operation 883 [1/1] (0.00ns)   --->   "%store_ln60 = store i10 %add_ln60_6, i10 %output_68" [bnn.cpp:60->bnn.cpp:127]   --->   Operation 883 'store' 'store_ln60' <Predicate = (trunc_ln34 == 54)> <Delay = 0.00>
ST_5 : Operation 884 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx17.113.exit.i" [bnn.cpp:60->bnn.cpp:127]   --->   Operation 884 'br' 'br_ln60' <Predicate = (trunc_ln34 == 54)> <Delay = 0.00>
ST_5 : Operation 885 [1/1] (0.00ns)   --->   "%store_ln60 = store i10 %add_ln60_4, i10 %output_65" [bnn.cpp:60->bnn.cpp:127]   --->   Operation 885 'store' 'store_ln60' <Predicate = (trunc_ln34 == 52)> <Delay = 0.00>
ST_5 : Operation 886 [1/1] (0.00ns)   --->   "%store_ln60 = store i10 %add_ln60_6, i10 %output_66" [bnn.cpp:60->bnn.cpp:127]   --->   Operation 886 'store' 'store_ln60' <Predicate = (trunc_ln34 == 52)> <Delay = 0.00>
ST_5 : Operation 887 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx17.113.exit.i" [bnn.cpp:60->bnn.cpp:127]   --->   Operation 887 'br' 'br_ln60' <Predicate = (trunc_ln34 == 52)> <Delay = 0.00>
ST_5 : Operation 888 [1/1] (0.00ns)   --->   "%store_ln60 = store i10 %add_ln60_4, i10 %output_63" [bnn.cpp:60->bnn.cpp:127]   --->   Operation 888 'store' 'store_ln60' <Predicate = (trunc_ln34 == 50)> <Delay = 0.00>
ST_5 : Operation 889 [1/1] (0.00ns)   --->   "%store_ln60 = store i10 %add_ln60_6, i10 %output_64" [bnn.cpp:60->bnn.cpp:127]   --->   Operation 889 'store' 'store_ln60' <Predicate = (trunc_ln34 == 50)> <Delay = 0.00>
ST_5 : Operation 890 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx17.113.exit.i" [bnn.cpp:60->bnn.cpp:127]   --->   Operation 890 'br' 'br_ln60' <Predicate = (trunc_ln34 == 50)> <Delay = 0.00>
ST_5 : Operation 891 [1/1] (0.00ns)   --->   "%store_ln60 = store i10 %add_ln60_4, i10 %output_61" [bnn.cpp:60->bnn.cpp:127]   --->   Operation 891 'store' 'store_ln60' <Predicate = (trunc_ln34 == 48)> <Delay = 0.00>
ST_5 : Operation 892 [1/1] (0.00ns)   --->   "%store_ln60 = store i10 %add_ln60_6, i10 %output_62" [bnn.cpp:60->bnn.cpp:127]   --->   Operation 892 'store' 'store_ln60' <Predicate = (trunc_ln34 == 48)> <Delay = 0.00>
ST_5 : Operation 893 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx17.113.exit.i" [bnn.cpp:60->bnn.cpp:127]   --->   Operation 893 'br' 'br_ln60' <Predicate = (trunc_ln34 == 48)> <Delay = 0.00>
ST_5 : Operation 894 [1/1] (0.00ns)   --->   "%store_ln60 = store i10 %add_ln60_4, i10 %output_59" [bnn.cpp:60->bnn.cpp:127]   --->   Operation 894 'store' 'store_ln60' <Predicate = (trunc_ln34 == 46)> <Delay = 0.00>
ST_5 : Operation 895 [1/1] (0.00ns)   --->   "%store_ln60 = store i10 %add_ln60_6, i10 %output_60" [bnn.cpp:60->bnn.cpp:127]   --->   Operation 895 'store' 'store_ln60' <Predicate = (trunc_ln34 == 46)> <Delay = 0.00>
ST_5 : Operation 896 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx17.113.exit.i" [bnn.cpp:60->bnn.cpp:127]   --->   Operation 896 'br' 'br_ln60' <Predicate = (trunc_ln34 == 46)> <Delay = 0.00>
ST_5 : Operation 897 [1/1] (0.00ns)   --->   "%store_ln60 = store i10 %add_ln60_4, i10 %output_57" [bnn.cpp:60->bnn.cpp:127]   --->   Operation 897 'store' 'store_ln60' <Predicate = (trunc_ln34 == 44)> <Delay = 0.00>
ST_5 : Operation 898 [1/1] (0.00ns)   --->   "%store_ln60 = store i10 %add_ln60_6, i10 %output_58" [bnn.cpp:60->bnn.cpp:127]   --->   Operation 898 'store' 'store_ln60' <Predicate = (trunc_ln34 == 44)> <Delay = 0.00>
ST_5 : Operation 899 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx17.113.exit.i" [bnn.cpp:60->bnn.cpp:127]   --->   Operation 899 'br' 'br_ln60' <Predicate = (trunc_ln34 == 44)> <Delay = 0.00>
ST_5 : Operation 900 [1/1] (0.00ns)   --->   "%store_ln60 = store i10 %add_ln60_4, i10 %output_55" [bnn.cpp:60->bnn.cpp:127]   --->   Operation 900 'store' 'store_ln60' <Predicate = (trunc_ln34 == 42)> <Delay = 0.00>
ST_5 : Operation 901 [1/1] (0.00ns)   --->   "%store_ln60 = store i10 %add_ln60_6, i10 %output_56" [bnn.cpp:60->bnn.cpp:127]   --->   Operation 901 'store' 'store_ln60' <Predicate = (trunc_ln34 == 42)> <Delay = 0.00>
ST_5 : Operation 902 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx17.113.exit.i" [bnn.cpp:60->bnn.cpp:127]   --->   Operation 902 'br' 'br_ln60' <Predicate = (trunc_ln34 == 42)> <Delay = 0.00>
ST_5 : Operation 903 [1/1] (0.00ns)   --->   "%store_ln60 = store i10 %add_ln60_4, i10 %output_53" [bnn.cpp:60->bnn.cpp:127]   --->   Operation 903 'store' 'store_ln60' <Predicate = (trunc_ln34 == 40)> <Delay = 0.00>
ST_5 : Operation 904 [1/1] (0.00ns)   --->   "%store_ln60 = store i10 %add_ln60_6, i10 %output_54" [bnn.cpp:60->bnn.cpp:127]   --->   Operation 904 'store' 'store_ln60' <Predicate = (trunc_ln34 == 40)> <Delay = 0.00>
ST_5 : Operation 905 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx17.113.exit.i" [bnn.cpp:60->bnn.cpp:127]   --->   Operation 905 'br' 'br_ln60' <Predicate = (trunc_ln34 == 40)> <Delay = 0.00>
ST_5 : Operation 906 [1/1] (0.00ns)   --->   "%store_ln60 = store i10 %add_ln60_4, i10 %output_51" [bnn.cpp:60->bnn.cpp:127]   --->   Operation 906 'store' 'store_ln60' <Predicate = (trunc_ln34 == 38)> <Delay = 0.00>
ST_5 : Operation 907 [1/1] (0.00ns)   --->   "%store_ln60 = store i10 %add_ln60_6, i10 %output_52" [bnn.cpp:60->bnn.cpp:127]   --->   Operation 907 'store' 'store_ln60' <Predicate = (trunc_ln34 == 38)> <Delay = 0.00>
ST_5 : Operation 908 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx17.113.exit.i" [bnn.cpp:60->bnn.cpp:127]   --->   Operation 908 'br' 'br_ln60' <Predicate = (trunc_ln34 == 38)> <Delay = 0.00>
ST_5 : Operation 909 [1/1] (0.00ns)   --->   "%store_ln60 = store i10 %add_ln60_4, i10 %output_49" [bnn.cpp:60->bnn.cpp:127]   --->   Operation 909 'store' 'store_ln60' <Predicate = (trunc_ln34 == 36)> <Delay = 0.00>
ST_5 : Operation 910 [1/1] (0.00ns)   --->   "%store_ln60 = store i10 %add_ln60_6, i10 %output_50" [bnn.cpp:60->bnn.cpp:127]   --->   Operation 910 'store' 'store_ln60' <Predicate = (trunc_ln34 == 36)> <Delay = 0.00>
ST_5 : Operation 911 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx17.113.exit.i" [bnn.cpp:60->bnn.cpp:127]   --->   Operation 911 'br' 'br_ln60' <Predicate = (trunc_ln34 == 36)> <Delay = 0.00>
ST_5 : Operation 912 [1/1] (0.00ns)   --->   "%store_ln60 = store i10 %add_ln60_4, i10 %output_47" [bnn.cpp:60->bnn.cpp:127]   --->   Operation 912 'store' 'store_ln60' <Predicate = (trunc_ln34 == 34)> <Delay = 0.00>
ST_5 : Operation 913 [1/1] (0.00ns)   --->   "%store_ln60 = store i10 %add_ln60_6, i10 %output_48" [bnn.cpp:60->bnn.cpp:127]   --->   Operation 913 'store' 'store_ln60' <Predicate = (trunc_ln34 == 34)> <Delay = 0.00>
ST_5 : Operation 914 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx17.113.exit.i" [bnn.cpp:60->bnn.cpp:127]   --->   Operation 914 'br' 'br_ln60' <Predicate = (trunc_ln34 == 34)> <Delay = 0.00>
ST_5 : Operation 915 [1/1] (0.00ns)   --->   "%store_ln60 = store i10 %add_ln60_4, i10 %output_45" [bnn.cpp:60->bnn.cpp:127]   --->   Operation 915 'store' 'store_ln60' <Predicate = (trunc_ln34 == 32)> <Delay = 0.00>
ST_5 : Operation 916 [1/1] (0.00ns)   --->   "%store_ln60 = store i10 %add_ln60_6, i10 %output_46" [bnn.cpp:60->bnn.cpp:127]   --->   Operation 916 'store' 'store_ln60' <Predicate = (trunc_ln34 == 32)> <Delay = 0.00>
ST_5 : Operation 917 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx17.113.exit.i" [bnn.cpp:60->bnn.cpp:127]   --->   Operation 917 'br' 'br_ln60' <Predicate = (trunc_ln34 == 32)> <Delay = 0.00>
ST_5 : Operation 918 [1/1] (0.00ns)   --->   "%store_ln60 = store i10 %add_ln60_4, i10 %output_43" [bnn.cpp:60->bnn.cpp:127]   --->   Operation 918 'store' 'store_ln60' <Predicate = (trunc_ln34 == 30)> <Delay = 0.00>
ST_5 : Operation 919 [1/1] (0.00ns)   --->   "%store_ln60 = store i10 %add_ln60_6, i10 %output_44" [bnn.cpp:60->bnn.cpp:127]   --->   Operation 919 'store' 'store_ln60' <Predicate = (trunc_ln34 == 30)> <Delay = 0.00>
ST_5 : Operation 920 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx17.113.exit.i" [bnn.cpp:60->bnn.cpp:127]   --->   Operation 920 'br' 'br_ln60' <Predicate = (trunc_ln34 == 30)> <Delay = 0.00>
ST_5 : Operation 921 [1/1] (0.00ns)   --->   "%store_ln60 = store i10 %add_ln60_4, i10 %output_41" [bnn.cpp:60->bnn.cpp:127]   --->   Operation 921 'store' 'store_ln60' <Predicate = (trunc_ln34 == 28)> <Delay = 0.00>
ST_5 : Operation 922 [1/1] (0.00ns)   --->   "%store_ln60 = store i10 %add_ln60_6, i10 %output_42" [bnn.cpp:60->bnn.cpp:127]   --->   Operation 922 'store' 'store_ln60' <Predicate = (trunc_ln34 == 28)> <Delay = 0.00>
ST_5 : Operation 923 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx17.113.exit.i" [bnn.cpp:60->bnn.cpp:127]   --->   Operation 923 'br' 'br_ln60' <Predicate = (trunc_ln34 == 28)> <Delay = 0.00>
ST_5 : Operation 924 [1/1] (0.00ns)   --->   "%store_ln60 = store i10 %add_ln60_4, i10 %output_39" [bnn.cpp:60->bnn.cpp:127]   --->   Operation 924 'store' 'store_ln60' <Predicate = (trunc_ln34 == 26)> <Delay = 0.00>
ST_5 : Operation 925 [1/1] (0.00ns)   --->   "%store_ln60 = store i10 %add_ln60_6, i10 %output_40" [bnn.cpp:60->bnn.cpp:127]   --->   Operation 925 'store' 'store_ln60' <Predicate = (trunc_ln34 == 26)> <Delay = 0.00>
ST_5 : Operation 926 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx17.113.exit.i" [bnn.cpp:60->bnn.cpp:127]   --->   Operation 926 'br' 'br_ln60' <Predicate = (trunc_ln34 == 26)> <Delay = 0.00>
ST_5 : Operation 927 [1/1] (0.00ns)   --->   "%store_ln60 = store i10 %add_ln60_4, i10 %output_37" [bnn.cpp:60->bnn.cpp:127]   --->   Operation 927 'store' 'store_ln60' <Predicate = (trunc_ln34 == 24)> <Delay = 0.00>
ST_5 : Operation 928 [1/1] (0.00ns)   --->   "%store_ln60 = store i10 %add_ln60_6, i10 %output_38" [bnn.cpp:60->bnn.cpp:127]   --->   Operation 928 'store' 'store_ln60' <Predicate = (trunc_ln34 == 24)> <Delay = 0.00>
ST_5 : Operation 929 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx17.113.exit.i" [bnn.cpp:60->bnn.cpp:127]   --->   Operation 929 'br' 'br_ln60' <Predicate = (trunc_ln34 == 24)> <Delay = 0.00>
ST_5 : Operation 930 [1/1] (0.00ns)   --->   "%store_ln60 = store i10 %add_ln60_4, i10 %output_35" [bnn.cpp:60->bnn.cpp:127]   --->   Operation 930 'store' 'store_ln60' <Predicate = (trunc_ln34 == 22)> <Delay = 0.00>
ST_5 : Operation 931 [1/1] (0.00ns)   --->   "%store_ln60 = store i10 %add_ln60_6, i10 %output_36" [bnn.cpp:60->bnn.cpp:127]   --->   Operation 931 'store' 'store_ln60' <Predicate = (trunc_ln34 == 22)> <Delay = 0.00>
ST_5 : Operation 932 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx17.113.exit.i" [bnn.cpp:60->bnn.cpp:127]   --->   Operation 932 'br' 'br_ln60' <Predicate = (trunc_ln34 == 22)> <Delay = 0.00>
ST_5 : Operation 933 [1/1] (0.00ns)   --->   "%store_ln60 = store i10 %add_ln60_4, i10 %output_33" [bnn.cpp:60->bnn.cpp:127]   --->   Operation 933 'store' 'store_ln60' <Predicate = (trunc_ln34 == 20)> <Delay = 0.00>
ST_5 : Operation 934 [1/1] (0.00ns)   --->   "%store_ln60 = store i10 %add_ln60_6, i10 %output_34" [bnn.cpp:60->bnn.cpp:127]   --->   Operation 934 'store' 'store_ln60' <Predicate = (trunc_ln34 == 20)> <Delay = 0.00>
ST_5 : Operation 935 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx17.113.exit.i" [bnn.cpp:60->bnn.cpp:127]   --->   Operation 935 'br' 'br_ln60' <Predicate = (trunc_ln34 == 20)> <Delay = 0.00>
ST_5 : Operation 936 [1/1] (0.00ns)   --->   "%store_ln60 = store i10 %add_ln60_4, i10 %output_31" [bnn.cpp:60->bnn.cpp:127]   --->   Operation 936 'store' 'store_ln60' <Predicate = (trunc_ln34 == 18)> <Delay = 0.00>
ST_5 : Operation 937 [1/1] (0.00ns)   --->   "%store_ln60 = store i10 %add_ln60_6, i10 %output_32" [bnn.cpp:60->bnn.cpp:127]   --->   Operation 937 'store' 'store_ln60' <Predicate = (trunc_ln34 == 18)> <Delay = 0.00>
ST_5 : Operation 938 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx17.113.exit.i" [bnn.cpp:60->bnn.cpp:127]   --->   Operation 938 'br' 'br_ln60' <Predicate = (trunc_ln34 == 18)> <Delay = 0.00>
ST_5 : Operation 939 [1/1] (0.00ns)   --->   "%store_ln60 = store i10 %add_ln60_4, i10 %output_29" [bnn.cpp:60->bnn.cpp:127]   --->   Operation 939 'store' 'store_ln60' <Predicate = (trunc_ln34 == 16)> <Delay = 0.00>
ST_5 : Operation 940 [1/1] (0.00ns)   --->   "%store_ln60 = store i10 %add_ln60_6, i10 %output_30" [bnn.cpp:60->bnn.cpp:127]   --->   Operation 940 'store' 'store_ln60' <Predicate = (trunc_ln34 == 16)> <Delay = 0.00>
ST_5 : Operation 941 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx17.113.exit.i" [bnn.cpp:60->bnn.cpp:127]   --->   Operation 941 'br' 'br_ln60' <Predicate = (trunc_ln34 == 16)> <Delay = 0.00>
ST_5 : Operation 942 [1/1] (0.00ns)   --->   "%store_ln60 = store i10 %add_ln60_4, i10 %output_27" [bnn.cpp:60->bnn.cpp:127]   --->   Operation 942 'store' 'store_ln60' <Predicate = (trunc_ln34 == 14)> <Delay = 0.00>
ST_5 : Operation 943 [1/1] (0.00ns)   --->   "%store_ln60 = store i10 %add_ln60_6, i10 %output_28" [bnn.cpp:60->bnn.cpp:127]   --->   Operation 943 'store' 'store_ln60' <Predicate = (trunc_ln34 == 14)> <Delay = 0.00>
ST_5 : Operation 944 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx17.113.exit.i" [bnn.cpp:60->bnn.cpp:127]   --->   Operation 944 'br' 'br_ln60' <Predicate = (trunc_ln34 == 14)> <Delay = 0.00>
ST_5 : Operation 945 [1/1] (0.00ns)   --->   "%store_ln60 = store i10 %add_ln60_4, i10 %output_25" [bnn.cpp:60->bnn.cpp:127]   --->   Operation 945 'store' 'store_ln60' <Predicate = (trunc_ln34 == 12)> <Delay = 0.00>
ST_5 : Operation 946 [1/1] (0.00ns)   --->   "%store_ln60 = store i10 %add_ln60_6, i10 %output_26" [bnn.cpp:60->bnn.cpp:127]   --->   Operation 946 'store' 'store_ln60' <Predicate = (trunc_ln34 == 12)> <Delay = 0.00>
ST_5 : Operation 947 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx17.113.exit.i" [bnn.cpp:60->bnn.cpp:127]   --->   Operation 947 'br' 'br_ln60' <Predicate = (trunc_ln34 == 12)> <Delay = 0.00>
ST_5 : Operation 948 [1/1] (0.00ns)   --->   "%store_ln60 = store i10 %add_ln60_4, i10 %output_23" [bnn.cpp:60->bnn.cpp:127]   --->   Operation 948 'store' 'store_ln60' <Predicate = (trunc_ln34 == 10)> <Delay = 0.00>
ST_5 : Operation 949 [1/1] (0.00ns)   --->   "%store_ln60 = store i10 %add_ln60_6, i10 %output_24" [bnn.cpp:60->bnn.cpp:127]   --->   Operation 949 'store' 'store_ln60' <Predicate = (trunc_ln34 == 10)> <Delay = 0.00>
ST_5 : Operation 950 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx17.113.exit.i" [bnn.cpp:60->bnn.cpp:127]   --->   Operation 950 'br' 'br_ln60' <Predicate = (trunc_ln34 == 10)> <Delay = 0.00>
ST_5 : Operation 951 [1/1] (0.00ns)   --->   "%store_ln60 = store i10 %add_ln60_4, i10 %output_21" [bnn.cpp:60->bnn.cpp:127]   --->   Operation 951 'store' 'store_ln60' <Predicate = (trunc_ln34 == 8)> <Delay = 0.00>
ST_5 : Operation 952 [1/1] (0.00ns)   --->   "%store_ln60 = store i10 %add_ln60_6, i10 %output_22" [bnn.cpp:60->bnn.cpp:127]   --->   Operation 952 'store' 'store_ln60' <Predicate = (trunc_ln34 == 8)> <Delay = 0.00>
ST_5 : Operation 953 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx17.113.exit.i" [bnn.cpp:60->bnn.cpp:127]   --->   Operation 953 'br' 'br_ln60' <Predicate = (trunc_ln34 == 8)> <Delay = 0.00>
ST_5 : Operation 954 [1/1] (0.00ns)   --->   "%store_ln60 = store i10 %add_ln60_4, i10 %output_19" [bnn.cpp:60->bnn.cpp:127]   --->   Operation 954 'store' 'store_ln60' <Predicate = (trunc_ln34 == 6)> <Delay = 0.00>
ST_5 : Operation 955 [1/1] (0.00ns)   --->   "%store_ln60 = store i10 %add_ln60_6, i10 %output_20" [bnn.cpp:60->bnn.cpp:127]   --->   Operation 955 'store' 'store_ln60' <Predicate = (trunc_ln34 == 6)> <Delay = 0.00>
ST_5 : Operation 956 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx17.113.exit.i" [bnn.cpp:60->bnn.cpp:127]   --->   Operation 956 'br' 'br_ln60' <Predicate = (trunc_ln34 == 6)> <Delay = 0.00>
ST_5 : Operation 957 [1/1] (0.00ns)   --->   "%store_ln60 = store i10 %add_ln60_4, i10 %output_17" [bnn.cpp:60->bnn.cpp:127]   --->   Operation 957 'store' 'store_ln60' <Predicate = (trunc_ln34 == 4)> <Delay = 0.00>
ST_5 : Operation 958 [1/1] (0.00ns)   --->   "%store_ln60 = store i10 %add_ln60_6, i10 %output_18" [bnn.cpp:60->bnn.cpp:127]   --->   Operation 958 'store' 'store_ln60' <Predicate = (trunc_ln34 == 4)> <Delay = 0.00>
ST_5 : Operation 959 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx17.113.exit.i" [bnn.cpp:60->bnn.cpp:127]   --->   Operation 959 'br' 'br_ln60' <Predicate = (trunc_ln34 == 4)> <Delay = 0.00>
ST_5 : Operation 960 [1/1] (0.00ns)   --->   "%store_ln60 = store i10 %add_ln60_4, i10 %output_15" [bnn.cpp:60->bnn.cpp:127]   --->   Operation 960 'store' 'store_ln60' <Predicate = (trunc_ln34 == 2)> <Delay = 0.00>
ST_5 : Operation 961 [1/1] (0.00ns)   --->   "%store_ln60 = store i10 %add_ln60_6, i10 %output_16" [bnn.cpp:60->bnn.cpp:127]   --->   Operation 961 'store' 'store_ln60' <Predicate = (trunc_ln34 == 2)> <Delay = 0.00>
ST_5 : Operation 962 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx17.113.exit.i" [bnn.cpp:60->bnn.cpp:127]   --->   Operation 962 'br' 'br_ln60' <Predicate = (trunc_ln34 == 2)> <Delay = 0.00>
ST_5 : Operation 963 [1/1] (0.00ns)   --->   "%store_ln60 = store i10 %add_ln60_4, i10 %output" [bnn.cpp:60->bnn.cpp:127]   --->   Operation 963 'store' 'store_ln60' <Predicate = (trunc_ln34 == 0)> <Delay = 0.00>
ST_5 : Operation 964 [1/1] (0.00ns)   --->   "%store_ln60 = store i10 %add_ln60_6, i10 %output_14" [bnn.cpp:60->bnn.cpp:127]   --->   Operation 964 'store' 'store_ln60' <Predicate = (trunc_ln34 == 0)> <Delay = 0.00>
ST_5 : Operation 965 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx17.113.exit.i" [bnn.cpp:60->bnn.cpp:127]   --->   Operation 965 'br' 'br_ln60' <Predicate = (trunc_ln34 == 0)> <Delay = 0.00>
ST_5 : Operation 966 [1/1] (0.00ns)   --->   "%store_ln60 = store i10 %add_ln60_4, i10 %output_75" [bnn.cpp:60->bnn.cpp:127]   --->   Operation 966 'store' 'store_ln60' <Predicate = (trunc_ln34 != 0 & trunc_ln34 != 2 & trunc_ln34 != 4 & trunc_ln34 != 6 & trunc_ln34 != 8 & trunc_ln34 != 10 & trunc_ln34 != 12 & trunc_ln34 != 14 & trunc_ln34 != 16 & trunc_ln34 != 18 & trunc_ln34 != 20 & trunc_ln34 != 22 & trunc_ln34 != 24 & trunc_ln34 != 26 & trunc_ln34 != 28 & trunc_ln34 != 30 & trunc_ln34 != 32 & trunc_ln34 != 34 & trunc_ln34 != 36 & trunc_ln34 != 38 & trunc_ln34 != 40 & trunc_ln34 != 42 & trunc_ln34 != 44 & trunc_ln34 != 46 & trunc_ln34 != 48 & trunc_ln34 != 50 & trunc_ln34 != 52 & trunc_ln34 != 54 & trunc_ln34 != 56 & trunc_ln34 != 58 & trunc_ln34 != 60)> <Delay = 0.00>
ST_5 : Operation 967 [1/1] (0.00ns)   --->   "%store_ln60 = store i10 %add_ln60_6, i10 %output_76" [bnn.cpp:60->bnn.cpp:127]   --->   Operation 967 'store' 'store_ln60' <Predicate = (trunc_ln34 != 0 & trunc_ln34 != 2 & trunc_ln34 != 4 & trunc_ln34 != 6 & trunc_ln34 != 8 & trunc_ln34 != 10 & trunc_ln34 != 12 & trunc_ln34 != 14 & trunc_ln34 != 16 & trunc_ln34 != 18 & trunc_ln34 != 20 & trunc_ln34 != 22 & trunc_ln34 != 24 & trunc_ln34 != 26 & trunc_ln34 != 28 & trunc_ln34 != 30 & trunc_ln34 != 32 & trunc_ln34 != 34 & trunc_ln34 != 36 & trunc_ln34 != 38 & trunc_ln34 != 40 & trunc_ln34 != 42 & trunc_ln34 != 44 & trunc_ln34 != 46 & trunc_ln34 != 48 & trunc_ln34 != 50 & trunc_ln34 != 52 & trunc_ln34 != 54 & trunc_ln34 != 56 & trunc_ln34 != 58 & trunc_ln34 != 60)> <Delay = 0.00>
ST_5 : Operation 968 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx17.113.exit.i" [bnn.cpp:60->bnn.cpp:127]   --->   Operation 968 'br' 'br_ln60' <Predicate = (trunc_ln34 != 0 & trunc_ln34 != 2 & trunc_ln34 != 4 & trunc_ln34 != 6 & trunc_ln34 != 8 & trunc_ln34 != 10 & trunc_ln34 != 12 & trunc_ln34 != 14 & trunc_ln34 != 16 & trunc_ln34 != 18 & trunc_ln34 != 20 & trunc_ln34 != 22 & trunc_ln34 != 24 & trunc_ln34 != 26 & trunc_ln34 != 28 & trunc_ln34 != 30 & trunc_ln34 != 32 & trunc_ln34 != 34 & trunc_ln34 != 36 & trunc_ln34 != 38 & trunc_ln34 != 40 & trunc_ln34 != 42 & trunc_ln34 != 44 & trunc_ln34 != 46 & trunc_ln34 != 48 & trunc_ln34 != 50 & trunc_ln34 != 52 & trunc_ln34 != 54 & trunc_ln34 != 56 & trunc_ln34 != 58 & trunc_ln34 != 60)> <Delay = 0.00>
ST_5 : Operation 969 [1/1] (0.00ns)   --->   "%output_76_load = load i10 %output_76" [bnn.cpp:127]   --->   Operation 969 'load' 'output_76_load' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 970 [1/1] (0.00ns)   --->   "%output_75_load = load i10 %output_75" [bnn.cpp:127]   --->   Operation 970 'load' 'output_75_load' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 971 [1/1] (0.00ns)   --->   "%output_74_load = load i10 %output_74" [bnn.cpp:127]   --->   Operation 971 'load' 'output_74_load' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 972 [1/1] (0.00ns)   --->   "%output_73_load = load i10 %output_73" [bnn.cpp:127]   --->   Operation 972 'load' 'output_73_load' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 973 [1/1] (0.00ns)   --->   "%output_72_load = load i10 %output_72" [bnn.cpp:127]   --->   Operation 973 'load' 'output_72_load' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 974 [1/1] (0.00ns)   --->   "%output_71_load = load i10 %output_71" [bnn.cpp:127]   --->   Operation 974 'load' 'output_71_load' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 975 [1/1] (0.00ns)   --->   "%output_70_load = load i10 %output_70" [bnn.cpp:127]   --->   Operation 975 'load' 'output_70_load' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 976 [1/1] (0.00ns)   --->   "%output_69_load = load i10 %output_69" [bnn.cpp:127]   --->   Operation 976 'load' 'output_69_load' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 977 [1/1] (0.00ns)   --->   "%output_68_load = load i10 %output_68" [bnn.cpp:127]   --->   Operation 977 'load' 'output_68_load' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 978 [1/1] (0.00ns)   --->   "%output_67_load = load i10 %output_67" [bnn.cpp:127]   --->   Operation 978 'load' 'output_67_load' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 979 [1/1] (0.00ns)   --->   "%output_66_load = load i10 %output_66" [bnn.cpp:127]   --->   Operation 979 'load' 'output_66_load' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 980 [1/1] (0.00ns)   --->   "%output_65_load = load i10 %output_65" [bnn.cpp:127]   --->   Operation 980 'load' 'output_65_load' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 981 [1/1] (0.00ns)   --->   "%output_64_load = load i10 %output_64" [bnn.cpp:127]   --->   Operation 981 'load' 'output_64_load' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 982 [1/1] (0.00ns)   --->   "%output_63_load = load i10 %output_63" [bnn.cpp:127]   --->   Operation 982 'load' 'output_63_load' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 983 [1/1] (0.00ns)   --->   "%output_62_load = load i10 %output_62" [bnn.cpp:127]   --->   Operation 983 'load' 'output_62_load' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 984 [1/1] (0.00ns)   --->   "%output_61_load = load i10 %output_61" [bnn.cpp:127]   --->   Operation 984 'load' 'output_61_load' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 985 [1/1] (0.00ns)   --->   "%output_60_load = load i10 %output_60" [bnn.cpp:127]   --->   Operation 985 'load' 'output_60_load' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 986 [1/1] (0.00ns)   --->   "%output_59_load = load i10 %output_59" [bnn.cpp:127]   --->   Operation 986 'load' 'output_59_load' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 987 [1/1] (0.00ns)   --->   "%output_58_load = load i10 %output_58" [bnn.cpp:127]   --->   Operation 987 'load' 'output_58_load' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 988 [1/1] (0.00ns)   --->   "%output_57_load = load i10 %output_57" [bnn.cpp:127]   --->   Operation 988 'load' 'output_57_load' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 989 [1/1] (0.00ns)   --->   "%output_56_load = load i10 %output_56" [bnn.cpp:127]   --->   Operation 989 'load' 'output_56_load' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 990 [1/1] (0.00ns)   --->   "%output_55_load = load i10 %output_55" [bnn.cpp:127]   --->   Operation 990 'load' 'output_55_load' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 991 [1/1] (0.00ns)   --->   "%output_54_load = load i10 %output_54" [bnn.cpp:127]   --->   Operation 991 'load' 'output_54_load' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 992 [1/1] (0.00ns)   --->   "%output_53_load = load i10 %output_53" [bnn.cpp:127]   --->   Operation 992 'load' 'output_53_load' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 993 [1/1] (0.00ns)   --->   "%output_52_load = load i10 %output_52" [bnn.cpp:127]   --->   Operation 993 'load' 'output_52_load' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 994 [1/1] (0.00ns)   --->   "%output_51_load = load i10 %output_51" [bnn.cpp:127]   --->   Operation 994 'load' 'output_51_load' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 995 [1/1] (0.00ns)   --->   "%output_50_load = load i10 %output_50" [bnn.cpp:127]   --->   Operation 995 'load' 'output_50_load' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 996 [1/1] (0.00ns)   --->   "%output_49_load = load i10 %output_49" [bnn.cpp:127]   --->   Operation 996 'load' 'output_49_load' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 997 [1/1] (0.00ns)   --->   "%output_48_load = load i10 %output_48" [bnn.cpp:127]   --->   Operation 997 'load' 'output_48_load' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 998 [1/1] (0.00ns)   --->   "%output_47_load = load i10 %output_47" [bnn.cpp:127]   --->   Operation 998 'load' 'output_47_load' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 999 [1/1] (0.00ns)   --->   "%output_46_load = load i10 %output_46" [bnn.cpp:127]   --->   Operation 999 'load' 'output_46_load' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 1000 [1/1] (0.00ns)   --->   "%output_45_load = load i10 %output_45" [bnn.cpp:127]   --->   Operation 1000 'load' 'output_45_load' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 1001 [1/1] (0.00ns)   --->   "%output_44_load = load i10 %output_44" [bnn.cpp:127]   --->   Operation 1001 'load' 'output_44_load' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 1002 [1/1] (0.00ns)   --->   "%output_43_load = load i10 %output_43" [bnn.cpp:127]   --->   Operation 1002 'load' 'output_43_load' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 1003 [1/1] (0.00ns)   --->   "%output_42_load = load i10 %output_42" [bnn.cpp:127]   --->   Operation 1003 'load' 'output_42_load' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 1004 [1/1] (0.00ns)   --->   "%output_41_load = load i10 %output_41" [bnn.cpp:127]   --->   Operation 1004 'load' 'output_41_load' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 1005 [1/1] (0.00ns)   --->   "%output_40_load = load i10 %output_40" [bnn.cpp:127]   --->   Operation 1005 'load' 'output_40_load' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 1006 [1/1] (0.00ns)   --->   "%output_39_load = load i10 %output_39" [bnn.cpp:127]   --->   Operation 1006 'load' 'output_39_load' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 1007 [1/1] (0.00ns)   --->   "%output_38_load = load i10 %output_38" [bnn.cpp:127]   --->   Operation 1007 'load' 'output_38_load' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 1008 [1/1] (0.00ns)   --->   "%output_37_load = load i10 %output_37" [bnn.cpp:127]   --->   Operation 1008 'load' 'output_37_load' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 1009 [1/1] (0.00ns)   --->   "%output_36_load = load i10 %output_36" [bnn.cpp:127]   --->   Operation 1009 'load' 'output_36_load' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 1010 [1/1] (0.00ns)   --->   "%output_35_load = load i10 %output_35" [bnn.cpp:127]   --->   Operation 1010 'load' 'output_35_load' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 1011 [1/1] (0.00ns)   --->   "%output_34_load = load i10 %output_34" [bnn.cpp:127]   --->   Operation 1011 'load' 'output_34_load' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 1012 [1/1] (0.00ns)   --->   "%output_33_load = load i10 %output_33" [bnn.cpp:127]   --->   Operation 1012 'load' 'output_33_load' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 1013 [1/1] (0.00ns)   --->   "%output_32_load = load i10 %output_32" [bnn.cpp:127]   --->   Operation 1013 'load' 'output_32_load' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 1014 [1/1] (0.00ns)   --->   "%output_31_load = load i10 %output_31" [bnn.cpp:127]   --->   Operation 1014 'load' 'output_31_load' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 1015 [1/1] (0.00ns)   --->   "%output_30_load = load i10 %output_30" [bnn.cpp:127]   --->   Operation 1015 'load' 'output_30_load' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 1016 [1/1] (0.00ns)   --->   "%output_29_load = load i10 %output_29" [bnn.cpp:127]   --->   Operation 1016 'load' 'output_29_load' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 1017 [1/1] (0.00ns)   --->   "%output_28_load = load i10 %output_28" [bnn.cpp:127]   --->   Operation 1017 'load' 'output_28_load' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 1018 [1/1] (0.00ns)   --->   "%output_27_load = load i10 %output_27" [bnn.cpp:127]   --->   Operation 1018 'load' 'output_27_load' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 1019 [1/1] (0.00ns)   --->   "%output_26_load = load i10 %output_26" [bnn.cpp:127]   --->   Operation 1019 'load' 'output_26_load' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 1020 [1/1] (0.00ns)   --->   "%output_25_load = load i10 %output_25" [bnn.cpp:127]   --->   Operation 1020 'load' 'output_25_load' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 1021 [1/1] (0.00ns)   --->   "%output_24_load = load i10 %output_24" [bnn.cpp:127]   --->   Operation 1021 'load' 'output_24_load' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 1022 [1/1] (0.00ns)   --->   "%output_23_load = load i10 %output_23" [bnn.cpp:127]   --->   Operation 1022 'load' 'output_23_load' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 1023 [1/1] (0.00ns)   --->   "%output_22_load = load i10 %output_22" [bnn.cpp:127]   --->   Operation 1023 'load' 'output_22_load' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 1024 [1/1] (0.00ns)   --->   "%output_21_load = load i10 %output_21" [bnn.cpp:127]   --->   Operation 1024 'load' 'output_21_load' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 1025 [1/1] (0.00ns)   --->   "%output_20_load = load i10 %output_20" [bnn.cpp:127]   --->   Operation 1025 'load' 'output_20_load' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 1026 [1/1] (0.00ns)   --->   "%output_19_load = load i10 %output_19" [bnn.cpp:127]   --->   Operation 1026 'load' 'output_19_load' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 1027 [1/1] (0.00ns)   --->   "%output_18_load = load i10 %output_18" [bnn.cpp:127]   --->   Operation 1027 'load' 'output_18_load' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 1028 [1/1] (0.00ns)   --->   "%output_17_load = load i10 %output_17" [bnn.cpp:127]   --->   Operation 1028 'load' 'output_17_load' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 1029 [1/1] (0.00ns)   --->   "%output_16_load = load i10 %output_16" [bnn.cpp:127]   --->   Operation 1029 'load' 'output_16_load' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 1030 [1/1] (0.00ns)   --->   "%output_15_load = load i10 %output_15" [bnn.cpp:127]   --->   Operation 1030 'load' 'output_15_load' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 1031 [1/1] (0.00ns)   --->   "%output_14_load = load i10 %output_14" [bnn.cpp:127]   --->   Operation 1031 'load' 'output_14_load' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 1032 [1/1] (0.00ns)   --->   "%output_load = load i10 %output" [bnn.cpp:127]   --->   Operation 1032 'load' 'output_load' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 1033 [1/1] (0.00ns) (grouped into LUT with out node mrv_5)   --->   "%mrv = insertvalue i640 <undef>, i10 %output_load" [bnn.cpp:127]   --->   Operation 1033 'insertvalue' 'mrv' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 1034 [1/1] (0.00ns) (grouped into LUT with out node mrv_5)   --->   "%mrv_1 = insertvalue i640 %mrv, i10 %output_14_load" [bnn.cpp:127]   --->   Operation 1034 'insertvalue' 'mrv_1' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 1035 [1/1] (0.00ns) (grouped into LUT with out node mrv_5)   --->   "%mrv_2 = insertvalue i640 %mrv_1, i10 %output_15_load" [bnn.cpp:127]   --->   Operation 1035 'insertvalue' 'mrv_2' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 1036 [1/1] (0.00ns) (grouped into LUT with out node mrv_5)   --->   "%mrv_3 = insertvalue i640 %mrv_2, i10 %output_16_load" [bnn.cpp:127]   --->   Operation 1036 'insertvalue' 'mrv_3' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 1037 [1/1] (0.00ns) (grouped into LUT with out node mrv_5)   --->   "%mrv_4 = insertvalue i640 %mrv_3, i10 %output_17_load" [bnn.cpp:127]   --->   Operation 1037 'insertvalue' 'mrv_4' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 1038 [1/1] (0.00ns) (out node of the LUT)   --->   "%mrv_5 = insertvalue i640 %mrv_4, i10 %output_18_load" [bnn.cpp:127]   --->   Operation 1038 'insertvalue' 'mrv_5' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 1039 [1/1] (0.00ns) (grouped into LUT with out node mrv_s)   --->   "%mrv_6 = insertvalue i640 %mrv_5, i10 %output_19_load" [bnn.cpp:127]   --->   Operation 1039 'insertvalue' 'mrv_6' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 1040 [1/1] (0.00ns) (grouped into LUT with out node mrv_s)   --->   "%mrv_7 = insertvalue i640 %mrv_6, i10 %output_20_load" [bnn.cpp:127]   --->   Operation 1040 'insertvalue' 'mrv_7' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 1041 [1/1] (0.00ns) (grouped into LUT with out node mrv_s)   --->   "%mrv_8 = insertvalue i640 %mrv_7, i10 %output_21_load" [bnn.cpp:127]   --->   Operation 1041 'insertvalue' 'mrv_8' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 1042 [1/1] (0.00ns) (grouped into LUT with out node mrv_s)   --->   "%mrv_9 = insertvalue i640 %mrv_8, i10 %output_22_load" [bnn.cpp:127]   --->   Operation 1042 'insertvalue' 'mrv_9' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 1043 [1/1] (0.00ns) (out node of the LUT)   --->   "%mrv_s = insertvalue i640 %mrv_9, i10 %output_23_load" [bnn.cpp:127]   --->   Operation 1043 'insertvalue' 'mrv_s' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 1044 [1/1] (0.00ns) (grouped into LUT with out node mrv_14)   --->   "%mrv_10 = insertvalue i640 %mrv_s, i10 %output_24_load" [bnn.cpp:127]   --->   Operation 1044 'insertvalue' 'mrv_10' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 1045 [1/1] (0.00ns) (grouped into LUT with out node mrv_14)   --->   "%mrv_11 = insertvalue i640 %mrv_10, i10 %output_25_load" [bnn.cpp:127]   --->   Operation 1045 'insertvalue' 'mrv_11' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 1046 [1/1] (0.00ns) (grouped into LUT with out node mrv_14)   --->   "%mrv_12 = insertvalue i640 %mrv_11, i10 %output_26_load" [bnn.cpp:127]   --->   Operation 1046 'insertvalue' 'mrv_12' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 1047 [1/1] (0.00ns) (grouped into LUT with out node mrv_14)   --->   "%mrv_13 = insertvalue i640 %mrv_12, i10 %output_27_load" [bnn.cpp:127]   --->   Operation 1047 'insertvalue' 'mrv_13' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 1048 [1/1] (0.00ns) (out node of the LUT)   --->   "%mrv_14 = insertvalue i640 %mrv_13, i10 %output_28_load" [bnn.cpp:127]   --->   Operation 1048 'insertvalue' 'mrv_14' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 1049 [1/1] (0.00ns) (grouped into LUT with out node mrv_19)   --->   "%mrv_15 = insertvalue i640 %mrv_14, i10 %output_29_load" [bnn.cpp:127]   --->   Operation 1049 'insertvalue' 'mrv_15' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 1050 [1/1] (0.00ns) (grouped into LUT with out node mrv_19)   --->   "%mrv_16 = insertvalue i640 %mrv_15, i10 %output_30_load" [bnn.cpp:127]   --->   Operation 1050 'insertvalue' 'mrv_16' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 1051 [1/1] (0.00ns) (grouped into LUT with out node mrv_19)   --->   "%mrv_17 = insertvalue i640 %mrv_16, i10 %output_31_load" [bnn.cpp:127]   --->   Operation 1051 'insertvalue' 'mrv_17' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 1052 [1/1] (0.00ns) (grouped into LUT with out node mrv_19)   --->   "%mrv_18 = insertvalue i640 %mrv_17, i10 %output_32_load" [bnn.cpp:127]   --->   Operation 1052 'insertvalue' 'mrv_18' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 1053 [1/1] (0.00ns) (out node of the LUT)   --->   "%mrv_19 = insertvalue i640 %mrv_18, i10 %output_33_load" [bnn.cpp:127]   --->   Operation 1053 'insertvalue' 'mrv_19' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 1054 [1/1] (0.00ns) (grouped into LUT with out node mrv_24)   --->   "%mrv_20 = insertvalue i640 %mrv_19, i10 %output_34_load" [bnn.cpp:127]   --->   Operation 1054 'insertvalue' 'mrv_20' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 1055 [1/1] (0.00ns) (grouped into LUT with out node mrv_24)   --->   "%mrv_21 = insertvalue i640 %mrv_20, i10 %output_35_load" [bnn.cpp:127]   --->   Operation 1055 'insertvalue' 'mrv_21' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 1056 [1/1] (0.00ns) (grouped into LUT with out node mrv_24)   --->   "%mrv_22 = insertvalue i640 %mrv_21, i10 %output_36_load" [bnn.cpp:127]   --->   Operation 1056 'insertvalue' 'mrv_22' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 1057 [1/1] (0.00ns) (grouped into LUT with out node mrv_24)   --->   "%mrv_23 = insertvalue i640 %mrv_22, i10 %output_37_load" [bnn.cpp:127]   --->   Operation 1057 'insertvalue' 'mrv_23' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 1058 [1/1] (0.00ns) (out node of the LUT)   --->   "%mrv_24 = insertvalue i640 %mrv_23, i10 %output_38_load" [bnn.cpp:127]   --->   Operation 1058 'insertvalue' 'mrv_24' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 1059 [1/1] (0.00ns) (grouped into LUT with out node mrv_29)   --->   "%mrv_25 = insertvalue i640 %mrv_24, i10 %output_39_load" [bnn.cpp:127]   --->   Operation 1059 'insertvalue' 'mrv_25' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 1060 [1/1] (0.00ns) (grouped into LUT with out node mrv_29)   --->   "%mrv_26 = insertvalue i640 %mrv_25, i10 %output_40_load" [bnn.cpp:127]   --->   Operation 1060 'insertvalue' 'mrv_26' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 1061 [1/1] (0.00ns) (grouped into LUT with out node mrv_29)   --->   "%mrv_27 = insertvalue i640 %mrv_26, i10 %output_41_load" [bnn.cpp:127]   --->   Operation 1061 'insertvalue' 'mrv_27' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 1062 [1/1] (0.00ns) (grouped into LUT with out node mrv_29)   --->   "%mrv_28 = insertvalue i640 %mrv_27, i10 %output_42_load" [bnn.cpp:127]   --->   Operation 1062 'insertvalue' 'mrv_28' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 1063 [1/1] (0.00ns) (out node of the LUT)   --->   "%mrv_29 = insertvalue i640 %mrv_28, i10 %output_43_load" [bnn.cpp:127]   --->   Operation 1063 'insertvalue' 'mrv_29' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 1064 [1/1] (0.00ns) (grouped into LUT with out node mrv_34)   --->   "%mrv_30 = insertvalue i640 %mrv_29, i10 %output_44_load" [bnn.cpp:127]   --->   Operation 1064 'insertvalue' 'mrv_30' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 1065 [1/1] (0.00ns) (grouped into LUT with out node mrv_34)   --->   "%mrv_31 = insertvalue i640 %mrv_30, i10 %output_45_load" [bnn.cpp:127]   --->   Operation 1065 'insertvalue' 'mrv_31' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 1066 [1/1] (0.00ns) (grouped into LUT with out node mrv_34)   --->   "%mrv_32 = insertvalue i640 %mrv_31, i10 %output_46_load" [bnn.cpp:127]   --->   Operation 1066 'insertvalue' 'mrv_32' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 1067 [1/1] (0.00ns) (grouped into LUT with out node mrv_34)   --->   "%mrv_33 = insertvalue i640 %mrv_32, i10 %output_47_load" [bnn.cpp:127]   --->   Operation 1067 'insertvalue' 'mrv_33' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 1068 [1/1] (0.00ns) (out node of the LUT)   --->   "%mrv_34 = insertvalue i640 %mrv_33, i10 %output_48_load" [bnn.cpp:127]   --->   Operation 1068 'insertvalue' 'mrv_34' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 1069 [1/1] (0.00ns) (grouped into LUT with out node mrv_39)   --->   "%mrv_35 = insertvalue i640 %mrv_34, i10 %output_49_load" [bnn.cpp:127]   --->   Operation 1069 'insertvalue' 'mrv_35' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 1070 [1/1] (0.00ns) (grouped into LUT with out node mrv_39)   --->   "%mrv_36 = insertvalue i640 %mrv_35, i10 %output_50_load" [bnn.cpp:127]   --->   Operation 1070 'insertvalue' 'mrv_36' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 1071 [1/1] (0.00ns) (grouped into LUT with out node mrv_39)   --->   "%mrv_37 = insertvalue i640 %mrv_36, i10 %output_51_load" [bnn.cpp:127]   --->   Operation 1071 'insertvalue' 'mrv_37' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 1072 [1/1] (0.00ns) (grouped into LUT with out node mrv_39)   --->   "%mrv_38 = insertvalue i640 %mrv_37, i10 %output_52_load" [bnn.cpp:127]   --->   Operation 1072 'insertvalue' 'mrv_38' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 1073 [1/1] (0.00ns) (out node of the LUT)   --->   "%mrv_39 = insertvalue i640 %mrv_38, i10 %output_53_load" [bnn.cpp:127]   --->   Operation 1073 'insertvalue' 'mrv_39' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 1074 [1/1] (0.00ns) (grouped into LUT with out node mrv_44)   --->   "%mrv_40 = insertvalue i640 %mrv_39, i10 %output_54_load" [bnn.cpp:127]   --->   Operation 1074 'insertvalue' 'mrv_40' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 1075 [1/1] (0.00ns) (grouped into LUT with out node mrv_44)   --->   "%mrv_41 = insertvalue i640 %mrv_40, i10 %output_55_load" [bnn.cpp:127]   --->   Operation 1075 'insertvalue' 'mrv_41' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 1076 [1/1] (0.00ns) (grouped into LUT with out node mrv_44)   --->   "%mrv_42 = insertvalue i640 %mrv_41, i10 %output_56_load" [bnn.cpp:127]   --->   Operation 1076 'insertvalue' 'mrv_42' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 1077 [1/1] (0.00ns) (grouped into LUT with out node mrv_44)   --->   "%mrv_43 = insertvalue i640 %mrv_42, i10 %output_57_load" [bnn.cpp:127]   --->   Operation 1077 'insertvalue' 'mrv_43' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 1078 [1/1] (0.00ns) (out node of the LUT)   --->   "%mrv_44 = insertvalue i640 %mrv_43, i10 %output_58_load" [bnn.cpp:127]   --->   Operation 1078 'insertvalue' 'mrv_44' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 1079 [1/1] (0.00ns) (grouped into LUT with out node mrv_49)   --->   "%mrv_45 = insertvalue i640 %mrv_44, i10 %output_59_load" [bnn.cpp:127]   --->   Operation 1079 'insertvalue' 'mrv_45' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 1080 [1/1] (0.00ns) (grouped into LUT with out node mrv_49)   --->   "%mrv_46 = insertvalue i640 %mrv_45, i10 %output_60_load" [bnn.cpp:127]   --->   Operation 1080 'insertvalue' 'mrv_46' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 1081 [1/1] (0.00ns) (grouped into LUT with out node mrv_49)   --->   "%mrv_47 = insertvalue i640 %mrv_46, i10 %output_61_load" [bnn.cpp:127]   --->   Operation 1081 'insertvalue' 'mrv_47' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 1082 [1/1] (0.00ns) (grouped into LUT with out node mrv_49)   --->   "%mrv_48 = insertvalue i640 %mrv_47, i10 %output_62_load" [bnn.cpp:127]   --->   Operation 1082 'insertvalue' 'mrv_48' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 1083 [1/1] (0.00ns) (out node of the LUT)   --->   "%mrv_49 = insertvalue i640 %mrv_48, i10 %output_63_load" [bnn.cpp:127]   --->   Operation 1083 'insertvalue' 'mrv_49' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 1084 [1/1] (0.00ns) (grouped into LUT with out node mrv_54)   --->   "%mrv_50 = insertvalue i640 %mrv_49, i10 %output_64_load" [bnn.cpp:127]   --->   Operation 1084 'insertvalue' 'mrv_50' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 1085 [1/1] (0.00ns) (grouped into LUT with out node mrv_54)   --->   "%mrv_51 = insertvalue i640 %mrv_50, i10 %output_65_load" [bnn.cpp:127]   --->   Operation 1085 'insertvalue' 'mrv_51' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 1086 [1/1] (0.00ns) (grouped into LUT with out node mrv_54)   --->   "%mrv_52 = insertvalue i640 %mrv_51, i10 %output_66_load" [bnn.cpp:127]   --->   Operation 1086 'insertvalue' 'mrv_52' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 1087 [1/1] (0.00ns) (grouped into LUT with out node mrv_54)   --->   "%mrv_53 = insertvalue i640 %mrv_52, i10 %output_67_load" [bnn.cpp:127]   --->   Operation 1087 'insertvalue' 'mrv_53' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 1088 [1/1] (0.00ns) (out node of the LUT)   --->   "%mrv_54 = insertvalue i640 %mrv_53, i10 %output_68_load" [bnn.cpp:127]   --->   Operation 1088 'insertvalue' 'mrv_54' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 1089 [1/1] (0.00ns) (grouped into LUT with out node mrv_59)   --->   "%mrv_55 = insertvalue i640 %mrv_54, i10 %output_69_load" [bnn.cpp:127]   --->   Operation 1089 'insertvalue' 'mrv_55' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 1090 [1/1] (0.00ns) (grouped into LUT with out node mrv_59)   --->   "%mrv_56 = insertvalue i640 %mrv_55, i10 %output_70_load" [bnn.cpp:127]   --->   Operation 1090 'insertvalue' 'mrv_56' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 1091 [1/1] (0.00ns) (grouped into LUT with out node mrv_59)   --->   "%mrv_57 = insertvalue i640 %mrv_56, i10 %output_71_load" [bnn.cpp:127]   --->   Operation 1091 'insertvalue' 'mrv_57' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 1092 [1/1] (0.00ns) (grouped into LUT with out node mrv_59)   --->   "%mrv_58 = insertvalue i640 %mrv_57, i10 %output_72_load" [bnn.cpp:127]   --->   Operation 1092 'insertvalue' 'mrv_58' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 1093 [1/1] (0.00ns) (out node of the LUT)   --->   "%mrv_59 = insertvalue i640 %mrv_58, i10 %output_73_load" [bnn.cpp:127]   --->   Operation 1093 'insertvalue' 'mrv_59' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 1094 [1/1] (0.00ns) (grouped into LUT with out node ret_ln127)   --->   "%mrv_60 = insertvalue i640 %mrv_59, i10 %output_74_load" [bnn.cpp:127]   --->   Operation 1094 'insertvalue' 'mrv_60' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 1095 [1/1] (0.00ns) (grouped into LUT with out node ret_ln127)   --->   "%mrv_61 = insertvalue i640 %mrv_60, i10 %output_75_load" [bnn.cpp:127]   --->   Operation 1095 'insertvalue' 'mrv_61' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 1096 [1/1] (0.00ns) (grouped into LUT with out node ret_ln127)   --->   "%mrv_62 = insertvalue i640 %mrv_61, i10 %output_76_load" [bnn.cpp:127]   --->   Operation 1096 'insertvalue' 'mrv_62' <Predicate = (tmp_591)> <Delay = 0.00>
ST_5 : Operation 1097 [1/1] (1.58ns) (out node of the LUT)   --->   "%ret_ln127 = ret i640 %mrv_62" [bnn.cpp:127]   --->   Operation 1097 'ret' 'ret_ln127' <Predicate = (tmp_591)> <Delay = 1.58>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.046ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'n45' [82]  (1.588 ns)
	'load' operation 7 bit ('n45_load', bnn.cpp:34->bnn.cpp:127) on local variable 'n45' [85]  (0.000 ns)
	'add' operation 7 bit ('n', bnn.cpp:34->bnn.cpp:127) [992]  (1.870 ns)
	'store' operation 0 bit ('store_ln34', bnn.cpp:34->bnn.cpp:127) of variable 'n', bnn.cpp:34->bnn.cpp:127 on local variable 'n45' [994]  (1.588 ns)

 <State 2>: 6.769ns
The critical path consists of the following:
	'load' operation 32 bit ('wt', bnn.cpp:45->bnn.cpp:127) on array 'p_ZL9golden_w2_0' [92]  (3.254 ns)
	'xor' operation 32 bit ('xnr', bnn.cpp:18->bnn.cpp:46->bnn.cpp:127) [96]  (0.993 ns)
	'add' operation 32 bit ('s0', bnn.cpp:8->bnn.cpp:56->bnn.cpp:127) [140]  (2.522 ns)

 <State 3>: 6.717ns
The critical path consists of the following:
	'add' operation 31 bit ('s1', bnn.cpp:9->bnn.cpp:56->bnn.cpp:127) [166]  (2.493 ns)
	'add' operation 28 bit ('add_ln10', bnn.cpp:10->bnn.cpp:56->bnn.cpp:127) [169]  (4.225 ns)

 <State 4>: 5.600ns
The critical path consists of the following:
	'add' operation 21 bit ('s3', bnn.cpp:11->bnn.cpp:56->bnn.cpp:127) [181]  (2.196 ns)
	'add' operation 6 bit ('s4', bnn.cpp:12->bnn.cpp:56->bnn.cpp:127) [184]  (3.404 ns)

 <State 5>: 5.518ns
The critical path consists of the following:
	'add' operation 7 bit ('add_ln56', bnn.cpp:56->bnn.cpp:127) [470]  (1.825 ns)
	'add' operation 8 bit ('add_ln60', bnn.cpp:60->bnn.cpp:127) [475]  (1.870 ns)
	'add' operation 10 bit ('add_ln60_4', bnn.cpp:60->bnn.cpp:127) [478]  (1.823 ns)
	'store' operation 0 bit ('store_ln60', bnn.cpp:60->bnn.cpp:127) of variable 'add_ln60_4', bnn.cpp:60->bnn.cpp:127 on local variable 'output' [948]  (0.000 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
