Data to hash: ABCDEFGHIJKLMNOPQRSTUVWXYZABCDEFGHIJKLMNOPQRSTUVWXYZABCDEFGHIJKLMNOPQRSTUVWXYZABCDEFGHIJKLMNOPQRSTUVWXYZABCDEFGHIJKLMNOPQRSTUVWXYZABCDEFGHIJKLMNOPQRSTUVWXYZABCDEFGHIJKLMNOPQRSTUVWXYZABCDEFGHIJKLMNOPQRSTUVWXYZABCDEFGHIJKLMNOPQRSTUVWXYZABCDEFGHIJKLMNOPQRSTUV

Test 0, base: 0 length 0:
SHA256_SW: E3 B0 C4 42 98 FC 1C 14 9A FB F4 C8 99 6F B9 24 27 AE 41 E4 64 9B 93 4C A4 95 99 1B 78 52 B8 55 
SHA256_HW: E3 B0 C4 42 98 FC 1C 14 9A FB F4 C8 99 6F B9 24 27 AE 41 E4 64 9B 93 4C A4 95 99 1B 78 52 B8 55 
PASSED

Test 1, base: 1 length 1:
SHA256_SW: CC 47 22 3B 1B 04 B0 92 4D 3C 25 AA 28 64 AC 10 8D 42 E3 56 37 5C AB 39 3F 1F 5A B6 34 6C 48 36 
SHA256_HW: CC 47 22 3B 1B 04 B0 92 4D 3C 25 AA 28 64 AC 10 8D 42 E3 56 37 5C AB 39 3F 1F 5A B6 34 6C 48 36 
PASSED

Test 2, base: 0 length 64:
SHA256_SW: AC 2B 91 1B 6B 5C F4 34 E0 AC F7 ED 89 48 3F 41 E8 A2 C7 47 14 96 8F 4E CB 9F 6D 46 66 BE CC D9 
SHA256_HW: AC 2B 91 1B 6B 5C F4 34 E0 AC F7 ED 89 48 3F 41 E8 A2 C7 47 14 96 8F 4E CB 9F 6D 46 66 BE CC D9 
PASSED

Test 3, base: 3 length 127:
SHA256_SW: 00 68 7A C2 16 D9 C9 72 A5 F1 20 F9 04 2D EC AA D3 A1 10 04 40 EC 02 79 A9 CF 82 B0 71 C8 9D 1B 
SHA256_HW: 00 68 7A C2 16 D9 C9 72 A5 F1 20 F9 04 2D EC AA D3 A1 10 04 40 EC 02 79 A9 CF 82 B0 71 C8 9D 1B 
PASSED

Test 4, base: 0 length 256:
SHA256_SW: 5C 7A 2C 9D D3 BD EB 33 EF 31 46 B5 D8 55 5F 29 3F AB 7B B3 A2 46 22 5D 41 31 13 76 63 83 0D 38 
SHA256_HW: 5C 7A 2C 9D D3 BD EB 33 EF 31 46 B5 D8 55 5F 29 3F AB 7B B3 A2 46 22 5D 41 31 13 76 63 83 0D 38 
PASSED


D:\VLSINew\SHA\solution2_Kintex_with_hardware\sim\verilog>set PATH= 

D:\VLSINew\SHA\solution2_Kintex_with_hardware\sim\verilog>call C:/Xilinx/Vivado/2019.1/bin/xelab xil_defaultlib.apatb_sha256_top glbl -prj sha256.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile "C:/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini" --lib "ieee_proposed=./ieee_proposed" -s sha256 -debug wave 
INFO: [XSIM 43-3496] Using init file passed via -initfile option "C:/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_sha256_top glbl -prj sha256.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile C:/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s sha256 -debug wave 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VLSINew/SHA/solution2_Kintex_with_hardware/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VLSINew/SHA/solution2_Kintex_with_hardware/sim/verilog/AESL_axi_slave_AXILiteS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_AXILiteS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VLSINew/SHA/solution2_Kintex_with_hardware/sim/verilog/CH.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VLSINew/SHA/solution2_Kintex_with_hardware/sim/verilog/EP0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EP0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VLSINew/SHA/solution2_Kintex_with_hardware/sim/verilog/EP1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EP1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VLSINew/SHA/solution2_Kintex_with_hardware/sim/verilog/MAJ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAJ
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VLSINew/SHA/solution2_Kintex_with_hardware/sim/verilog/sha256.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_sha256_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VLSINew/SHA/solution2_Kintex_with_hardware/sim/verilog/sha256.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sha256
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VLSINew/SHA/solution2_Kintex_with_hardware/sim/verilog/sha256_AXILiteS_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sha256_AXILiteS_s_axi
INFO: [VRFC 10-311] analyzing module sha256_AXILiteS_s_axi_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VLSINew/SHA/solution2_Kintex_with_hardware/sim/verilog/sha256_final.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sha256_final
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VLSINew/SHA/solution2_Kintex_with_hardware/sim/verilog/sha256_seg_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sha256_seg_buf_ram
INFO: [VRFC 10-311] analyzing module sha256_seg_buf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VLSINew/SHA/solution2_Kintex_with_hardware/sim/verilog/sha256_sha256ctx_bkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sha256_sha256ctx_bkb_ram
INFO: [VRFC 10-311] analyzing module sha256_sha256ctx_bkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VLSINew/SHA/solution2_Kintex_with_hardware/sim/verilog/sha256_transform.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sha256_transform
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VLSINew/SHA/solution2_Kintex_with_hardware/sim/verilog/sha256_update.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sha256_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VLSINew/SHA/solution2_Kintex_with_hardware/sim/verilog/SIG0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SIG0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VLSINew/SHA/solution2_Kintex_with_hardware/sim/verilog/SIG1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SIG1
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sha256_AXILiteS_s_axi_ram(DEPTH=...
Compiling module xil_defaultlib.sha256_AXILiteS_s_axi_ram(DEPTH=...
Compiling module xil_defaultlib.sha256_AXILiteS_s_axi
Compiling module xil_defaultlib.sha256_seg_buf_ram
Compiling module xil_defaultlib.sha256_seg_buf(DataWidth=8,Addre...
Compiling module xil_defaultlib.sha256_sha256ctx_bkb_ram
Compiling module xil_defaultlib.sha256_sha256ctx_bkb(DataWidth=8...
Compiling module xil_defaultlib.CH
Compiling module xil_defaultlib.MAJ
Compiling module xil_defaultlib.EP1
Compiling module xil_defaultlib.EP0
Compiling module xil_defaultlib.SIG0
Compiling module xil_defaultlib.SIG1
Compiling module xil_defaultlib.sha256_transform
Compiling module xil_defaultlib.sha256_final
Compiling module xil_defaultlib.sha256_update
Compiling module xil_defaultlib.sha256
Compiling module xil_defaultlib.AESL_axi_slave_AXILiteS
Compiling module xil_defaultlib.apatb_sha256_top
Compiling module work.glbl
Built simulation snapshot sha256

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/VLSINew/SHA/solution2_Kintex_with_hardware/sim/verilog/xsim.dir/sha256/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 14 11:39:13 2021...

****** xsim v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source xsim.dir/sha256/xsim_script.tcl
# xsim {sha256} -autoloadwcfg -tclbatch {sha256.tcl}
Vivado Simulator 2019.1
Time resolution is 1 ps
source sha256.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set cinoutgroup [add_wave_group "C InOuts" -into $designtopgroup]
## set data__base_offset__bytes__digest__return_group [add_wave_group data__base_offset__bytes__digest__return(axi_slave) -into $cinoutgroup]
## add_wave /apatb_sha256_top/AESL_inst_sha256/interrupt -into $data__base_offset__bytes__digest__return_group -color #ffff00 -radix hex
## add_wave /apatb_sha256_top/AESL_inst_sha256/s_axi_AXILiteS_BRESP -into $data__base_offset__bytes__digest__return_group -radix hex
## add_wave /apatb_sha256_top/AESL_inst_sha256/s_axi_AXILiteS_BREADY -into $data__base_offset__bytes__digest__return_group -color #ffff00 -radix hex
## add_wave /apatb_sha256_top/AESL_inst_sha256/s_axi_AXILiteS_BVALID -into $data__base_offset__bytes__digest__return_group -color #ffff00 -radix hex
## add_wave /apatb_sha256_top/AESL_inst_sha256/s_axi_AXILiteS_RRESP -into $data__base_offset__bytes__digest__return_group -radix hex
## add_wave /apatb_sha256_top/AESL_inst_sha256/s_axi_AXILiteS_RDATA -into $data__base_offset__bytes__digest__return_group -radix hex
## add_wave /apatb_sha256_top/AESL_inst_sha256/s_axi_AXILiteS_RREADY -into $data__base_offset__bytes__digest__return_group -color #ffff00 -radix hex
## add_wave /apatb_sha256_top/AESL_inst_sha256/s_axi_AXILiteS_RVALID -into $data__base_offset__bytes__digest__return_group -color #ffff00 -radix hex
## add_wave /apatb_sha256_top/AESL_inst_sha256/s_axi_AXILiteS_ARREADY -into $data__base_offset__bytes__digest__return_group -color #ffff00 -radix hex
## add_wave /apatb_sha256_top/AESL_inst_sha256/s_axi_AXILiteS_ARVALID -into $data__base_offset__bytes__digest__return_group -color #ffff00 -radix hex
## add_wave /apatb_sha256_top/AESL_inst_sha256/s_axi_AXILiteS_ARADDR -into $data__base_offset__bytes__digest__return_group -radix hex
## add_wave /apatb_sha256_top/AESL_inst_sha256/s_axi_AXILiteS_WSTRB -into $data__base_offset__bytes__digest__return_group -radix hex
## add_wave /apatb_sha256_top/AESL_inst_sha256/s_axi_AXILiteS_WDATA -into $data__base_offset__bytes__digest__return_group -radix hex
## add_wave /apatb_sha256_top/AESL_inst_sha256/s_axi_AXILiteS_WREADY -into $data__base_offset__bytes__digest__return_group -color #ffff00 -radix hex
## add_wave /apatb_sha256_top/AESL_inst_sha256/s_axi_AXILiteS_WVALID -into $data__base_offset__bytes__digest__return_group -color #ffff00 -radix hex
## add_wave /apatb_sha256_top/AESL_inst_sha256/s_axi_AXILiteS_AWREADY -into $data__base_offset__bytes__digest__return_group -color #ffff00 -radix hex
## add_wave /apatb_sha256_top/AESL_inst_sha256/s_axi_AXILiteS_AWVALID -into $data__base_offset__bytes__digest__return_group -color #ffff00 -radix hex
## add_wave /apatb_sha256_top/AESL_inst_sha256/s_axi_AXILiteS_AWADDR -into $data__base_offset__bytes__digest__return_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake(internal)" -into $designtopgroup]
## add_wave /apatb_sha256_top/AESL_inst_sha256/ap_done -into $blocksiggroup
## add_wave /apatb_sha256_top/AESL_inst_sha256/ap_idle -into $blocksiggroup
## add_wave /apatb_sha256_top/AESL_inst_sha256/ap_ready -into $blocksiggroup
## add_wave /apatb_sha256_top/AESL_inst_sha256/ap_start -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_sha256_top/AESL_inst_sha256/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_sha256_top/AESL_inst_sha256/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_sha256_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_sha256_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_sha256_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_sha256_top/LENGTH_data -into $tb_portdepth_group -radix hex
## add_wave /apatb_sha256_top/LENGTH_base_offset -into $tb_portdepth_group -radix hex
## add_wave /apatb_sha256_top/LENGTH_bytes -into $tb_portdepth_group -radix hex
## add_wave /apatb_sha256_top/LENGTH_digest -into $tb_portdepth_group -radix hex
## set tbcinoutgroup [add_wave_group "C InOuts" -into $testbenchgroup]
## set tb_data__base_offset__bytes__digest__return_group [add_wave_group data__base_offset__bytes__digest__return(axi_slave) -into $tbcinoutgroup]
## add_wave /apatb_sha256_top/AXILiteS_INTERRUPT -into $tb_data__base_offset__bytes__digest__return_group -color #ffff00 -radix hex
## add_wave /apatb_sha256_top/AXILiteS_BRESP -into $tb_data__base_offset__bytes__digest__return_group -radix hex
## add_wave /apatb_sha256_top/AXILiteS_BREADY -into $tb_data__base_offset__bytes__digest__return_group -color #ffff00 -radix hex
## add_wave /apatb_sha256_top/AXILiteS_BVALID -into $tb_data__base_offset__bytes__digest__return_group -color #ffff00 -radix hex
## add_wave /apatb_sha256_top/AXILiteS_RRESP -into $tb_data__base_offset__bytes__digest__return_group -radix hex
## add_wave /apatb_sha256_top/AXILiteS_RDATA -into $tb_data__base_offset__bytes__digest__return_group -radix hex
## add_wave /apatb_sha256_top/AXILiteS_RREADY -into $tb_data__base_offset__bytes__digest__return_group -color #ffff00 -radix hex
## add_wave /apatb_sha256_top/AXILiteS_RVALID -into $tb_data__base_offset__bytes__digest__return_group -color #ffff00 -radix hex
## add_wave /apatb_sha256_top/AXILiteS_ARREADY -into $tb_data__base_offset__bytes__digest__return_group -color #ffff00 -radix hex
## add_wave /apatb_sha256_top/AXILiteS_ARVALID -into $tb_data__base_offset__bytes__digest__return_group -color #ffff00 -radix hex
## add_wave /apatb_sha256_top/AXILiteS_ARADDR -into $tb_data__base_offset__bytes__digest__return_group -radix hex
## add_wave /apatb_sha256_top/AXILiteS_WSTRB -into $tb_data__base_offset__bytes__digest__return_group -radix hex
## add_wave /apatb_sha256_top/AXILiteS_WDATA -into $tb_data__base_offset__bytes__digest__return_group -radix hex
## add_wave /apatb_sha256_top/AXILiteS_WREADY -into $tb_data__base_offset__bytes__digest__return_group -color #ffff00 -radix hex
## add_wave /apatb_sha256_top/AXILiteS_WVALID -into $tb_data__base_offset__bytes__digest__return_group -color #ffff00 -radix hex
## add_wave /apatb_sha256_top/AXILiteS_AWREADY -into $tb_data__base_offset__bytes__digest__return_group -color #ffff00 -radix hex
## add_wave /apatb_sha256_top/AXILiteS_AWVALID -into $tb_data__base_offset__bytes__digest__return_group -color #ffff00 -radix hex
## add_wave /apatb_sha256_top/AXILiteS_AWADDR -into $tb_data__base_offset__bytes__digest__return_group -radix hex
## save_wave_config sha256.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 5 [0.00%] @ "125000"
// RTL Simulation : 1 / 5 [0.67%] @ "12965000"
// RTL Simulation : 2 / 5 [0.67%] @ "25895000"
// RTL Simulation : 3 / 5 [0.67%] @ "42425000"
// RTL Simulation : 4 / 5 [0.67%] @ "62155000"
// RTL Simulation : 5 / 5 [100.00%] @ "89785000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 89825 ns : File "D:/VLSINew/SHA/solution2_Kintex_with_hardware/sim/verilog/sha256.autotb.v" Line 287
## quit
INFO: [Common 17-206] Exiting xsim at Wed Apr 14 11:39:19 2021...
Data to hash: ABCDEFGHIJKLMNOPQRSTUVWXYZABCDEFGHIJKLMNOPQRSTUVWXYZABCDEFGHIJKLMNOPQRSTUVWXYZABCDEFGHIJKLMNOPQRSTUVWXYZABCDEFGHIJKLMNOPQRSTUVWXYZABCDEFGHIJKLMNOPQRSTUVWXYZABCDEFGHIJKLMNOPQRSTUVWXYZABCDEFGHIJKLMNOPQRSTUVWXYZABCDEFGHIJKLMNOPQRSTUVWXYZABCDEFGHIJKLMNOPQRSTUV

Test 0, base: 0 length 0:
SHA256_SW: E3 B0 C4 42 98 FC 1C 14 9A FB F4 C8 99 6F B9 24 27 AE 41 E4 64 9B 93 4C A4 95 99 1B 78 52 B8 55 
SHA256_HW: E3 B0 C4 42 98 FC 1C 14 9A FB F4 C8 99 6F B9 24 27 AE 41 E4 64 9B 93 4C A4 95 99 1B 78 52 B8 55 
PASSED

Test 1, base: 1 length 1:
SHA256_SW: CC 47 22 3B 1B 04 B0 92 4D 3C 25 AA 28 64 AC 10 8D 42 E3 56 37 5C AB 39 3F 1F 5A B6 34 6C 48 36 
SHA256_HW: CC 47 22 3B 1B 04 B0 92 4D 3C 25 AA 28 64 AC 10 8D 42 E3 56 37 5C AB 39 3F 1F 5A B6 34 6C 48 36 
PASSED

Test 2, base: 0 length 64:
SHA256_SW: AC 2B 91 1B 6B 5C F4 34 E0 AC F7 ED 89 48 3F 41 E8 A2 C7 47 14 96 8F 4E CB 9F 6D 46 66 BE CC D9 
SHA256_HW: AC 2B 91 1B 6B 5C F4 34 E0 AC F7 ED 89 48 3F 41 E8 A2 C7 47 14 96 8F 4E CB 9F 6D 46 66 BE CC D9 
PASSED

Test 3, base: 3 length 127:
SHA256_SW: 00 68 7A C2 16 D9 C9 72 A5 F1 20 F9 04 2D EC AA D3 A1 10 04 40 EC 02 79 A9 CF 82 B0 71 C8 9D 1B 
SHA256_HW: 00 68 7A C2 16 D9 C9 72 A5 F1 20 F9 04 2D EC AA D3 A1 10 04 40 EC 02 79 A9 CF 82 B0 71 C8 9D 1B 
PASSED

Test 4, base: 0 length 256:
SHA256_SW: 5C 7A 2C 9D D3 BD EB 33 EF 31 46 B5 D8 55 5F 29 3F AB 7B B3 A2 46 22 5D 41 31 13 76 63 83 0D 38 
SHA256_HW: 5C 7A 2C 9D D3 BD EB 33 EF 31 46 B5 D8 55 5F 29 3F AB 7B B3 A2 46 22 5D 41 31 13 76 63 83 0D 38 
PASSED

