Text_RAM.v,verilog,xil_defaultlib,../../../../MCPU.srcs/sources_1/ip/Text_RAM/sim/Text_RAM.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
