// Seed: 563682028
module module_0 (
    input tri1 id_0,
    input wire id_1,
    input supply1 id_2,
    output wor id_3,
    output wire id_4,
    output tri id_5,
    output supply0 id_6,
    input tri id_7,
    output tri0 id_8,
    output tri1 id_9,
    input wire id_10,
    input wire id_11,
    output wor id_12,
    output tri1 id_13,
    input tri id_14,
    input wire id_15
);
endmodule
program module_1 #(
    parameter id_1 = 32'd35
) (
    input wand id_0,
    output tri _id_1,
    input supply1 id_2,
    input uwire id_3,
    input tri1 id_4,
    input supply1 id_5,
    input wand id_6,
    output wor id_7
);
  wire id_9;
  ;
  assign id_7 = id_3;
  logic id_10[1 : -1  /  id_1];
  ;
  wire id_11;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_4,
      id_7,
      id_7,
      id_7,
      id_7,
      id_4,
      id_7,
      id_7,
      id_3,
      id_2,
      id_7,
      id_7,
      id_4,
      id_3
  );
  assign modCall_1.id_10 = 0;
  wire id_12, id_13, id_14, id_15;
  wire id_16;
endprogram
