EESchema-DOCLIB  Version 2.0  Date: Пн 29 сен 2014 17:25:42
#
$CMP AND2
D and2 − Two-input AND gate
K HAL and2
$ENDCMP
#
$CMP COMP
D comp − Two input comparator with hysteresis
K HAL comp
$ENDCMP
#
$CMP EDGE
D edge − Edge detector
K HAL edge
$ENDCMP
#
$CMP FLIPFLOP
D flipflop − D type flip-flop
K HAL flipflop
$ENDCMP
#
$CMP MUX2
D mux2 − Select from one of two input values
K HAL mux2
$ENDCMP
#
$CMP MUX4
D mux4 − Select from one of four input values
K HAL mux4
$ENDCMP
#
$CMP MUX8
D mux8 − Select from one of eight input values
K HAL mux8
$ENDCMP
#
$CMP NOT
D not − Inverter
K HAL not
$ENDCMP
#
$CMP OR2
D or2 − Two-input OR gate
K HAL or2
$ENDCMP
#
$CMP SELECT8
D select8 − 8-bit binary match detector
K HAL select8
$ENDCMP
#
$CMP SUM2
D sum2 − Sum of two inputs (each with a gain) and an offset
K HAL sum2
$ENDCMP
#
$CMP TIMEDELAY
D timedelay − The equivalent of a time-delay relay
K HAL timedelay
$ENDCMP
#
$CMP XOR2
D xor2 − Two-input XOR (exclusive OR) gate
K HAL xor2
$ENDCMP
#
SCMP THCUD
D thcud - Two-input XOR (exclusive OR) gate
K HAL thcud
$ENDCMP
#End Doc Library
