module module_0 (
    output id_1,
    output logic id_2,
    output logic [id_1 : id_2] id_3,
    output logic id_4,
    input [id_3 : id_1] id_5
);
  assign id_2[id_5] = id_4;
endmodule
