
---------- Begin Simulation Statistics ----------
final_tick                               117419975000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  79306                       # Simulator instruction rate (inst/s)
host_mem_usage                                 863888                       # Number of bytes of host memory used
host_op_rate                                    83546                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2521.87                       # Real time elapsed on the host
host_tick_rate                               46560700                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   200000002                       # Number of instructions simulated
sim_ops                                     210690944                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.117420                       # Number of seconds simulated
sim_ticks                                117419975000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.336361                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                34139978                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             34368058                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 51                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           2574288                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          54501536                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             321810                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          326634                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             4824                       # Number of indirect misses.
system.cpu.branchPred.lookups                62323618                       # Number of BP lookups
system.cpu.branchPred.loop_predictor.loopPredictorCorrect            0                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.loopPredictorWrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.statistical_corrector.scPredictorCorrect       270386                       # Number of time the SC predictor is the provider and the prediction is correct
system.cpu.branchPred.statistical_corrector.scPredictorWrong       613689                       # Number of time the SC predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect       273865                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong       112572                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageAltMatchProvider::0      4409716                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::1            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::2      1250588                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::3            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::4       256496                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::5            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::6       197585                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::7       235266                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::8       967596                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::9       154996                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::10       161921                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::11       193247                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::12       220661                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::13       347027                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::14       142534                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::15        91997                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::16       117951                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::17       994068                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::18        48497                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::19        30287                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::20        46374                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::21            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::22        12765                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::23            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::24       963938                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::25            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::26         3299                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::27            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::28      3561562                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::29            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::30            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProviderCorrect       257369                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageAltMatchProviderWouldHaveHit       318684                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.tageAltMatchProviderWrong       152625                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageBimodalProviderCorrect     18826305                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.tageBimodalProviderWrong       751545                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::1            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::2       773568                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::3            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::4       519620                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::5            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::6      1347874                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::7       572273                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::8       502120                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::9      1124630                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::10       437966                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::11       557934                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::12       595267                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::13       449638                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::14       432024                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::15       282908                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::16       484187                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::17       195427                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::18       191743                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::19       132803                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::20      1097639                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::21            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::22        74776                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::23            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::24        67587                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::25            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::26        45560                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::27            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::28       954060                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::29            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::30      3568767                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProviderCorrect     13347590                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageLongestMatchProviderWouldHaveHit       174951                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.tageLongestMatchProviderWrong       650787                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.usedRAS                 1802042                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        38199                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                 117411438                       # number of cc regfile reads
system.cpu.cc_regfile_writes                112043619                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts           2520766                       # The number of times a branch was mispredicted
system.cpu.commit.branches                   40339976                       # Number of branches committed
system.cpu.commit.bw_lim_events               8277372                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             495                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts        59563133                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts            200196542                       # Number of instructions committed
system.cpu.commit.committedOps              210887484                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples    225404181                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.935597                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.962664                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    160702011     71.30%     71.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     22480905      9.97%     81.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      8729174      3.87%     85.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     11097238      4.92%     90.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      6375400      2.83%     92.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      2271360      1.01%     93.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      3715906      1.65%     95.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      1754815      0.78%     96.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      8277372      3.67%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    225404181                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls              1260655                       # Number of function calls committed.
system.cpu.commit.int_insts                 178953890                       # Number of committed integer instructions.
system.cpu.commit.loads                      30686263                       # Number of loads committed
system.cpu.commit.membars                         334                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         1167      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        157830001     74.84%     74.84% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          831886      0.39%     75.24% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            77681      0.04%     75.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     75.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              6      0.00%     75.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             18      0.00%     75.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             6      0.00%     75.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              6      0.00%     75.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc            49      0.00%     75.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            2364      0.00%     75.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu            4692      0.00%     75.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp            4660      0.00%     75.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     75.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           3554      0.00%     75.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     75.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     75.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     75.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     75.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     75.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     75.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     75.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     75.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     75.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     75.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     75.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     75.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     75.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     75.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     75.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     75.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     75.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     75.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     75.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     75.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     75.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     75.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     75.28% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        30686263     14.55%     89.83% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       21445131     10.17%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         210887484                       # Class of committed instruction
system.cpu.commit.refs                       52131394                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                     25813                       # Number of committed Vector instructions.
system.cpu.committedInsts                   200000002                       # Number of Instructions Simulated
system.cpu.committedOps                     210690944                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.174200                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.174200                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles             144340125                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                 56301                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved             32138953                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts              293753404                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                 36000085                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                  43011104                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                2571362                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                 95737                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles               8310496                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                    62323618                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                  32628899                       # Number of cache lines fetched
system.cpu.fetch.Cycles                     193575937                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                987321                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles          154                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                      296716196                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   11                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                 5249768                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.265388                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles           38032186                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches           36263830                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.263482                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples          234233172                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.324910                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.536193                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                172188463     73.51%     73.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  5758987      2.46%     75.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  6451350      2.75%     78.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  4000990      1.71%     80.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 14892313      6.36%     86.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  5798998      2.48%     89.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  4159137      1.78%     91.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  1709361      0.73%     91.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 19273573      8.23%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            234233172                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                          606830                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              3016083                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 45956755                       # Number of branches executed
system.cpu.iew.exec_nop                        400258                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.038018                       # Inst execution rate
system.cpu.iew.exec_refs                     61158432                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   23696022                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 6876576                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              40014459                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                564                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts            638383                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             25293148                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           270622892                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              37462410                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           3258919                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             243768120                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  31660                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               9474989                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                2571362                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               9520329                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked       7128566                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads           906666                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses         8488                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation         8636                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        73886                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads      9328189                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores      3848004                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents           8636                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect      1643436                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect        1372647                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 278694329                       # num instructions consuming a value
system.cpu.iew.wb_count                     238269045                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.513112                       # average fanout of values written-back
system.cpu.iew.wb_producers                 143001370                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.014602                       # insts written-back per cycle
system.cpu.iew.wb_sent                      240244848                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                263181492                       # number of integer regfile reads
system.cpu.int_regfile_writes               174530926                       # number of integer regfile writes
system.cpu.ipc                               0.851644                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.851644                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              1246      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             183494784     74.28%     74.28% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               898454      0.36%     74.65% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 85179      0.03%     74.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     74.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   6      0.00%     74.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  19      0.00%     74.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  6      0.00%     74.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     74.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   6      0.00%     74.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                 51      0.00%     74.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     74.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 2584      0.00%     74.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     74.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 5066      0.00%     74.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                 4972      0.00%     74.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     74.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                3799      0.00%     74.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     74.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     74.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     74.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     74.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     74.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     74.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     74.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     74.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     74.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     74.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     74.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     74.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     74.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     74.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     74.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     74.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     74.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     74.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     74.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     74.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     74.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     74.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     74.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     74.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     74.69% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             38600368     15.63%     90.31% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            23930503      9.69%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              247027043                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                         160                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.000001                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                    156     97.50%     97.50% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       4      2.50%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              246999531                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          730376622                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    238241594                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         329729052                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  270222070                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 247027043                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 564                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        59531642                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued           2144736                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             69                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     58619419                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     234233172                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.054620                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.580957                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           150579359     64.29%     64.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            16628531      7.10%     71.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            10426465      4.45%     75.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            16849686      7.19%     83.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            39749131     16.97%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       234233172                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.051895                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                  26426                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads              55528                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses        27451                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes             33645                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads            996946                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           989534                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             40014459                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            25293148                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               216835873                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   1373                       # number of misc regfile writes
system.cpu.numCycles                        234840002                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                17510461                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps             250565026                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                3476658                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                 39936786                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                 159953                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                122402                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups             491877281                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts              285650530                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands           342498924                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                  46968038                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents              122345886                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                2571362                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles             127187207                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                 91933839                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups        309271154                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          59318                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               1765                       # count of serializing insts renamed
system.cpu.rename.skidInsts                  40296655                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            582                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups            38746                       # Number of vector rename lookups
system.cpu.rob.rob_reads                    487003645                       # The number of ROB reads
system.cpu.rob.rob_writes                   549819596                       # The number of ROB writes
system.cpu.timesIdled                          106610                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                    35097                       # number of vector regfile reads
system.cpu.vec_regfile_writes                   20172                       # number of vector regfile writes
system.cpu.workload.numSyscalls                   160                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      8310796                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      16646653                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           26                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      9061969                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          917                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     18124964                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            917                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              44079                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      8299885                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3089                       # Transaction distribution
system.membus.trans_dist::ReadExReq             40077                       # Transaction distribution
system.membus.trans_dist::ReadExResp            40077                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         44079                       # Transaction distribution
system.membus.trans_dist::InvalidateReq       8251701                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     16722987                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               16722987                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    536578624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               536578624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           8335857                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8335857    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             8335857                       # Request fanout histogram
system.membus.reqLayer0.occupancy         50893485000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              43.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          452182750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 117419975000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            558703                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     16960981                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       236995                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          167878                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           252535                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          252535                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        237508                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       321195                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq      8251753                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp      8251753                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       712011                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     26475939                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              27187950                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     30368192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    591028864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              621397056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         8303888                       # Total snoops (count)
system.tol2bus.snoopTraffic                 531192640                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         17366883                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000054                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.007369                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               17365940     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    943      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           17366883                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        17960575744                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             15.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4986483976                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         356524474                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 117419975000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst               235900                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               491181                       # number of demand (read+write) hits
system.l2.demand_hits::total                   727081                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              235900                       # number of overall hits
system.l2.overall_hits::.cpu.data              491181                       # number of overall hits
system.l2.overall_hits::total                  727081                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1608                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              82549                       # number of demand (read+write) misses
system.l2.demand_misses::total                  84157                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1608                       # number of overall misses
system.l2.overall_misses::.cpu.data             82549                       # number of overall misses
system.l2.overall_misses::total                 84157                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    146285500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   8264480000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       8410765500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    146285500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   8264480000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      8410765500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           237508                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           573730                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               811238                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          237508                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          573730                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              811238                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.006770                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.143881                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.103739                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.006770                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.143881                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.103739                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 90973.569652                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 100116.052284                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99941.365543                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 90973.569652                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 100116.052284                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99941.365543                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             8299885                       # number of writebacks
system.l2.writebacks::total                   8299885                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1607                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         82549                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             84156                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1607                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        82549                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            84156                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    130132001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   7438989002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   7569121003                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    130132001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   7438989002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   7569121003                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.006766                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.143881                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.103738                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.006766                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.143881                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.103738                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 80978.220909                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 90116.040194                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89941.549064                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 80978.220909                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 90116.040194                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89941.549064                       # average overall mshr miss latency
system.l2.replacements                        8303888                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8661096                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8661096                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8661096                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8661096                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       236995                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           236995                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       236995                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       236995                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            212458                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                212458                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           40077                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               40077                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   4278724000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4278724000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        252535                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            252535                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.158699                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.158699                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 106762.582030                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 106762.582030                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        40077                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          40077                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   3877953002                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3877953002                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.158699                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.158699                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 96762.557128                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 96762.557128                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         235900                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             235900                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1608                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1608                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    146285500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    146285500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       237508                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         237508                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.006770                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.006770                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 90973.569652                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 90973.569652                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1607                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1607                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    130132001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    130132001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.006766                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.006766                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 80978.220909                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80978.220909                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        278723                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            278723                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        42472                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           42472                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   3985756000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3985756000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       321195                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        321195                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.132231                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.132231                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 93844.320964                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 93844.320964                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        42472                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        42472                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3561036000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3561036000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.132231                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.132231                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 83844.320964                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83844.320964                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data            52                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                52                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data      8251701                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total         8251701                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data      8251753                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total       8251753                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.999994                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.999994                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data      8251701                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total      8251701                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data 161015526747                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total 161015526747                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.999994                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.999994                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19513.010317                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19513.010317                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 117419975000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32687.286316                       # Cycle average of tags in use
system.l2.tags.total_refs                     9873253                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8336708                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.184311                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks   19459.773349                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       247.653885                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     12979.859082                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.593865                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.007558                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.396114                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997537                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          920                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         9250                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        22545                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 153336364                       # Number of tag accesses
system.l2.tags.data_accesses                153336364                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 117419975000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst         102848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        5283136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5385984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       102848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        102848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    531192640                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       531192640                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1607                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           82549                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               84156                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      8299885                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            8299885                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            875899                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          44993503                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              45869402                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       875899                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           875899                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     4523869469                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           4523869469                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     4523869469                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           875899                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         44993503                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4569738871                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   8299885.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1607.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     82541.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000718914500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        65211                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        65211                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1268132                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            8517275                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       84156                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    8299885                       # Number of write requests accepted
system.mem_ctrls.readBursts                     84156                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  8299885                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      8                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              5265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              4910                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              5254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5536                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5359                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5213                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              5475                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5287                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             5317                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             5143                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5200                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             5233                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5301                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5273                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            518746                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            518691                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            518317                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            518644                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            518901                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            518911                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            518812                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            518831                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            519057                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            518841                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           518781                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           518598                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           518666                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           518723                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           518637                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           518698                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.35                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.38                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2483179750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  420740000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4060954750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     29509.67                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48259.67                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      7822                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    38403                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 7734249                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 45.64                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.19                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 84156                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              8299885                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   38841                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   26713                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   10137                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    8410                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      35                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  62492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                 118768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 210275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 206331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 306900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 378407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 463079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 441990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 552082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 541614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 623355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 557626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 494129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 462521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 471024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 380677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 282836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 311442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                 182704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                 157526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  85852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  65797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  51204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  29191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  30708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  27918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  31598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  35084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  32940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  37522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  35996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  41028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  36464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  35532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  36973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  33408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  38729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  35364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  37713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  41673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  31629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  36509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  39260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  33325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  44015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  49156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  20032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  15680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  23792                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       611347                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    877.694455                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   685.266356                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   337.940059                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        79613     13.02%     13.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         8320      1.36%     14.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2633      0.43%     14.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1886      0.31%     15.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2133      0.35%     15.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1909      0.31%     15.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2199      0.36%     16.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         4765      0.78%     16.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       507889     83.08%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       611347                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        65211                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean       1.290120                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     13.528423                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         65210    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         65211                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        65211                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     127.276901                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    109.441506                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     61.525713                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-31          4789      7.34%      7.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-47            73      0.11%      7.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-63          3169      4.86%     12.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-79           662      1.02%     13.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-95          5369      8.23%     21.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-111          639      0.98%     22.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-127         6376      9.78%     32.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-143        33992     52.13%     84.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-159         1482      2.27%     86.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-175          839      1.29%     88.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-191          849      1.30%     89.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-207          679      1.04%     90.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::208-223           39      0.06%     90.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-239         1371      2.10%     92.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::240-255         1186      1.82%     94.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-271          593      0.91%     95.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::272-287         1179      1.81%     97.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-303          937      1.44%     98.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::304-319          355      0.54%     99.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::336-351           21      0.03%     99.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-367          179      0.27%     99.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::368-383          380      0.58%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-399           22      0.03%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::400-415            7      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-431            2      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::464-479            1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::496-511            6      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-527            5      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::528-543            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-559            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-623            2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::624-639            6      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         65211                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                5385472                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     512                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               531190656                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5385984                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            531192640                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        45.87                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      4523.85                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     45.87                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   4523.87                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        35.70                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.36                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   35.34                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  117419939500                       # Total gap between requests
system.mem_ctrls.avgGap                      14005.17                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       102848                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      5282624                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    531190656                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 875898.670562653453                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 44989142.605421267450                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4523852572.784145355225                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1607                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        82549                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      8299885                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     63682750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   3997272000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3486677466000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     39628.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     48423.02                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks    420087.44                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.71                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2179692060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1158526215                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           301515060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        21663005220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     9268771200.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      38387301510                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      12763121760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        85721933025                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        730.045574                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  31593661000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3920800000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  81905514000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2185346940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1161535650                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           299301660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        21662232660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     9268771200.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      38317614450                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      12821805600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        85716608160                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        730.000225                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  31733111000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3920800000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  81766064000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 117419975000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst     32374228                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         32374228                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     32374228                       # number of overall hits
system.cpu.icache.overall_hits::total        32374228                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       254671                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         254671                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       254671                       # number of overall misses
system.cpu.icache.overall_misses::total        254671                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   3378504495                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   3378504495                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   3378504495                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   3378504495                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     32628899                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     32628899                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     32628899                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     32628899                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.007805                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.007805                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.007805                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.007805                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13266.153174                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13266.153174                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13266.153174                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13266.153174                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1771                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                38                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    46.605263                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       236995                       # number of writebacks
system.cpu.icache.writebacks::total            236995                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst        17163                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        17163                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        17163                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        17163                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       237508                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       237508                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       237508                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       237508                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   3011065995                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   3011065995                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   3011065995                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   3011065995                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.007279                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007279                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.007279                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007279                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12677.745571                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12677.745571                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12677.745571                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12677.745571                       # average overall mshr miss latency
system.cpu.icache.replacements                 236995                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     32374228                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        32374228                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       254671                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        254671                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   3378504495                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   3378504495                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     32628899                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     32628899                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.007805                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.007805                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13266.153174                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13266.153174                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        17163                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        17163                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       237508                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       237508                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   3011065995                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   3011065995                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.007279                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007279                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12677.745571                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12677.745571                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 117419975000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           450.596872                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            32611736                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            237508                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            137.307948                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   450.596872                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.880072                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.880072                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           49                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           48                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          250                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          149                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          65495306                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         65495306                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 117419975000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 117419975000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 117419975000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 117419975000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 117419975000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     45988107                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         45988107                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     45988127                       # number of overall hits
system.cpu.dcache.overall_hits::total        45988127                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      9977879                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        9977879                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      9977884                       # number of overall misses
system.cpu.dcache.overall_misses::total       9977884                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 324192895129                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 324192895129                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 324192895129                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 324192895129                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     55965986                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     55965986                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     55966011                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     55966011                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.178285                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.178285                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.178285                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.178285                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 32491.163215                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 32491.163215                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 32491.146933                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 32491.146933                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs    127190576                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           61                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           8166572                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    15.574537                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    30.500000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      8661096                       # number of writebacks
system.cpu.dcache.writebacks::total           8661096                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1152399                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1152399                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1152399                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1152399                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      8825480                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      8825480                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      8825483                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      8825483                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 279397187408                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 279397187408                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 279397449908                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 279397449908                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.157694                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.157694                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.157694                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.157694                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 31658.016041                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 31658.016041                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 31658.035023                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 31658.035023                       # average overall mshr miss latency
system.cpu.dcache.replacements                8824971                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     33972323                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        33972323                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       523108                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        523108                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  13403500500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  13403500500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     34495431                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     34495431                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.015165                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.015165                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 25622.816894                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 25622.816894                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       201904                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       201904                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       321204                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       321204                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   7435305500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7435305500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009311                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009311                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 23148.234455                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 23148.234455                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     12015778                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       12015778                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      1203061                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1203061                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  37547043975                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  37547043975                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13218839                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13218839                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.091011                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.091011                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 31209.592843                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 31209.592843                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       950495                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       950495                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       252566                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       252566                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   6971241254                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   6971241254                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.019107                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.019107                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 27601.661562                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 27601.661562                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           20                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            20                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            5                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            5                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           25                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           25                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.200000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.200000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       262500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       262500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.120000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.120000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        87500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        87500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data            6                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total            6                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data      8251710                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total      8251710                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data 273242350654                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total 273242350654                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data      8251716                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total      8251716                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.999999                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.999999                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 33113.421419                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 33113.421419                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data      8251710                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total      8251710                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data 264990640654                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total 264990640654                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.999999                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.999999                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 32113.421419                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 32113.421419                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          351                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          351                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           11                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           11                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       545500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       545500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          362                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          362                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.030387                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.030387                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 49590.909091                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 49590.909091                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data           10                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total           10                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        85000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        85000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.002762                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.002762                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        85000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        85000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          334                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          334                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          334                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          334                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 117419975000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.903676                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            54814296                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           8825483                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              6.210912                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            268500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.903676                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999812                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999812                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          170                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          248                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           42                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         120758897                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        120758897                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 117419975000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 117419975000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
