<!DOCTYPE html>
<html class="writer-html5" lang="en" >
<head>
  <meta charset="utf-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>Full transaction-method graph &mdash; Coreblocks documentation</title>
      <link rel="stylesheet" href="_static/pygments.css" type="text/css" />
      <link rel="stylesheet" href="_static/css/theme.css" type="text/css" />
  <!--[if lt IE 9]>
    <script src="_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script data-url_root="./" id="documentation_options" src="_static/documentation_options.js"></script>
        <script src="_static/jquery.js"></script>
        <script src="_static/underscore.js"></script>
        <script src="_static/_sphinx_javascript_frameworks_compat.js"></script>
        <script src="_static/doctools.js"></script>
        <script src="https://unpkg.com/mermaid@9.4.0/dist/mermaid.min.js"></script>
        <script>mermaid.initialize({startOnLoad:true});</script>
    <script src="_static/js/theme.js"></script>
    <link rel="index" title="Index" href="genindex.html" />
    <link rel="search" title="Search" href="search.html" />
    <link rel="next" title="Problem checklist" href="problem-checklist.html" />
    <link rel="prev" title="Reservation Station" href="shared-structs/rs.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >
            <a href="index.html" class="icon icon-home"> Coreblocks documentation
            <img src="_static/logo-banner.svg" class="logo" alt="Logo"/>
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <ul class="current">
<li class="toctree-l1"><a class="reference internal" href="home.html">Introduction</a></li>
<li class="toctree-l1"><a class="reference internal" href="assumptions.html">List of assumptions made during development</a></li>
<li class="toctree-l1"><a class="reference internal" href="development-environment.html">Development environment</a></li>
<li class="toctree-l1"><a class="reference internal" href="scheduler/overview.html">Scheduler overview</a></li>
<li class="toctree-l1"><a class="reference internal" href="shared-structs/implementation/rs-impl.html">Proposition of Reservation Station implementation</a></li>
<li class="toctree-l1"><a class="reference internal" href="shared-structs/rs.html">Reservation Station</a></li>
<li class="toctree-l1 current"><a class="current reference internal" href="#">Full transaction-method graph</a></li>
<li class="toctree-l1"><a class="reference internal" href="problem-checklist.html">Problem checklist</a></li>
<li class="toctree-l1"><a class="reference internal" href="synthesis/synthesis.html">Core verification</a></li>
<li class="toctree-l1"><a class="reference internal" href="components/icache.html">Instruction Cache</a></li>
<li class="toctree-l1"><a class="reference internal" href="miscellany/exceptions-summary.html">Summary of papers about interrupts</a></li>
<li class="toctree-l1"><a class="reference internal" href="api.html">API</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="index.html">Coreblocks documentation</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="index.html" class="icon icon-home"></a> &raquo;</li>
      <li>Full transaction-method graph</li>
      <li class="wy-breadcrumbs-aside">
            <a href="_sources/current-graph.md.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <div class="section" id="full-transaction-method-graph">
<h1>Full transaction-method graph<a class="headerlink" href="#full-transaction-method-graph" title="Permalink to this heading">ÔÉÅ</a></h1>
<div style="overflow: scroll; white-space: nowrap">
<div style="width: 2000%; height: 2000%">
<div class="mermaid">
            flowchart TB
    subgraph TransactionModule[&quot;TransactionModule&quot;]
        subgraph CoreTestElaboratable[&quot;elaboratable CoreTestElaboratable&quot;]
            subgraph Core[&quot;core Core&quot;]
                Core_InitFreeRFFifo[&quot;InitFreeRFFifo&quot;]
                subgraph WishboneMaster[&quot;wb_master_instr WishboneMaster&quot;]
                    WishboneMaster_WishboneMaster[&quot;WishboneMaster&quot;]
                    WishboneMaster_request[&quot;request&quot;]
                    WishboneMaster_result[&quot;result&quot;]
                    subgraph Forwarder[&quot;result Forwarder&quot;]
                        Forwarder_read[&quot;read&quot;]
                        Forwarder_write[&quot;write&quot;]
                    end
                end
                subgraph WishboneMaster1[&quot;wb_master_data WishboneMaster&quot;]
                    WishboneMaster1_WishboneMaster[&quot;WishboneMaster&quot;]
                    WishboneMaster1_result[&quot;result&quot;]
                    WishboneMaster1_request[&quot;request&quot;]
                    subgraph Forwarder1[&quot;result Forwarder&quot;]
                        Forwarder1_read[&quot;read&quot;]
                        Forwarder1_write[&quot;write&quot;]
                    end
                end
                subgraph WishboneMasterAdapter[&quot;bus_master_instr_adapter WishboneMasterAdapter&quot;]
                    WishboneMasterAdapter_get_read_response[&quot;get_read_response&quot;]
                    WishboneMasterAdapter_request_read[&quot;request_read&quot;]
                    subgraph Serializer[&quot;bus_serializer Serializer&quot;]
                        Serializer_serialize_in0[&quot;serialize_in0&quot;]
                        Serializer_serialize_out0[&quot;serialize_out0&quot;]
                        subgraph BasicFifo[&quot;pending_requests BasicFifo&quot;]
                            BasicFifo_write[&quot;write&quot;]
                            BasicFifo_read[&quot;read&quot;]
                        end
                    end
                end
                subgraph WishboneMasterAdapter1[&quot;bus_master_data_adapter WishboneMasterAdapter&quot;]
                    WishboneMasterAdapter1_get_read_response[&quot;get_read_response&quot;]
                    WishboneMasterAdapter1_request_read[&quot;request_read&quot;]
                    WishboneMasterAdapter1_get_write_response[&quot;get_write_response&quot;]
                    WishboneMasterAdapter1_request_write[&quot;request_write&quot;]
                    subgraph Serializer1[&quot;bus_serializer Serializer&quot;]
                        Serializer1_serialize_out1[&quot;serialize_out1&quot;]
                        Serializer1_serialize_out0[&quot;serialize_out0&quot;]
                        Serializer1_serialize_in0[&quot;serialize_in0&quot;]
                        Serializer1_serialize_in1[&quot;serialize_in1&quot;]
                        subgraph BasicFifo1[&quot;pending_requests BasicFifo&quot;]
                            BasicFifo1_read[&quot;read&quot;]
                            BasicFifo1_write[&quot;write&quot;]
                        end
                    end
                end
                subgraph CoreFrontend[&quot;frontend CoreFrontend&quot;]
                    CoreFrontend_stall[&quot;stall&quot;]
                    CoreFrontend_target_pred_resp[&quot;target_pred_resp&quot;]
                    CoreFrontend_DiscardBranchVerify[&quot;DiscardBranchVerify&quot;]
                    CoreFrontend_target_pred_req[&quot;target_pred_req&quot;]
                    subgraph BasicFifo2[&quot;instr_buffer BasicFifo&quot;]
                        BasicFifo2_write[&quot;write&quot;]
                        BasicFifo2_clear[&quot;clear&quot;]
                        BasicFifo2_read[&quot;read&quot;]
                    end
                    subgraph SimpleCommonBusCacheRefiller[&quot;icache_refiller SimpleCommonBusCacheRefiller&quot;]
                        SimpleCommonBusCacheRefiller_start_refill[&quot;start_refill&quot;]
                        SimpleCommonBusCacheRefiller_SimpleCommonBusCacheRefiller[&quot;SimpleCommonBusCacheRefiller&quot;]
                        SimpleCommonBusCacheRefiller_SimpleCommonBusCacheRefiller1[&quot;SimpleCommonBusCacheRefiller&quot;]
                        SimpleCommonBusCacheRefiller_accept_refill[&quot;accept_refill&quot;]
                        subgraph Forwarder2[&quot;resp_fwd Forwarder&quot;]
                            Forwarder2_write[&quot;write&quot;]
                            Forwarder2_read[&quot;read&quot;]
                        end
                    end
                    subgraph ICache[&quot;icache ICache&quot;]
                        ICache_ICache[&quot;ICache&quot;]
                        ICache_flush[&quot;flush&quot;]
                        ICache_ICache1[&quot;ICache&quot;]
                        ICache_accept_res[&quot;accept_res&quot;]
                        ICache_MemRead[&quot;MemRead&quot;]
                        ICache_issue_req[&quot;issue_req&quot;]
                        subgraph HwCounter[&quot;perf_loads HwCounter&quot;]
                            HwCounter__incr[&quot;_incr&quot;]
                        end
                        subgraph HwCounter1[&quot;perf_hits HwCounter&quot;]
                            HwCounter1__incr[&quot;_incr&quot;]
                        end
                        subgraph HwCounter2[&quot;perf_misses HwCounter&quot;]
                            HwCounter2__incr[&quot;_incr&quot;]
                        end
                        subgraph HwCounter3[&quot;perf_errors HwCounter&quot;]
                            HwCounter3__incr[&quot;_incr&quot;]
                        end
                        subgraph HwCounter4[&quot;perf_flushes HwCounter&quot;]
                            HwCounter4__incr[&quot;_incr&quot;]
                        end
                        subgraph FIFOLatencyMeasurer[&quot;req_latency FIFOLatencyMeasurer&quot;]
                            FIFOLatencyMeasurer__stop[&quot;_stop&quot;]
                            FIFOLatencyMeasurer__start[&quot;_start&quot;]
                            subgraph HwExpHistogram[&quot;histogram HwExpHistogram&quot;]
                                HwExpHistogram__add[&quot;_add&quot;]
                            end
                            subgraph FIFO[&quot;fifo FIFO&quot;]
                                FIFO_read[&quot;read&quot;]
                                FIFO_write[&quot;write&quot;]
                            end
                        end
                        subgraph ArgumentsToResultsZipper[&quot;req_zipper ArgumentsToResultsZipper&quot;]
                            ArgumentsToResultsZipper_write_args[&quot;write_args&quot;]
                            ArgumentsToResultsZipper_peek_arg[&quot;peek_arg&quot;]
                            ArgumentsToResultsZipper_write_results[&quot;write_results&quot;]
                            ArgumentsToResultsZipper_read[&quot;read&quot;]
                            subgraph BasicFifo3[&quot;fifo BasicFifo&quot;]
                                BasicFifo3_peek[&quot;peek&quot;]
                                BasicFifo3_read[&quot;read&quot;]
                                BasicFifo3_write[&quot;write&quot;]
                            end
                            subgraph Forwarder3[&quot;forwarder Forwarder&quot;]
                                Forwarder3_write[&quot;write&quot;]
                                Forwarder3_read[&quot;read&quot;]
                            end
                        end
                    end
                    subgraph FetchUnit[&quot;fetch FetchUnit&quot;]
                        FetchUnit_Fetch_Stage1[&quot;Fetch_Stage1&quot;]
                        FetchUnit_resume_from_exception[&quot;resume_from_exception&quot;]
                        FetchUnit_Fetch_Stage2_cond0[&quot;Fetch_Stage2_cond0&quot;]
                        FetchUnit_resume_from_unsafe[&quot;resume_from_unsafe&quot;]
                        FetchUnit_Fetch_Stage2[&quot;Fetch_Stage2&quot;]
                        FetchUnit_stall_exception[&quot;stall_exception&quot;]
                        FetchUnit_Fetch_Stage0[&quot;Fetch_Stage0&quot;]
                        FetchUnit_Fetch_Stage2_cond1[&quot;Fetch_Stage2_cond1&quot;]
                        subgraph TaggedCounter[&quot;perf_fetch_utilization TaggedCounter&quot;]
                            TaggedCounter__incr[&quot;_incr&quot;]
                        end
                        subgraph HwCounter5[&quot;perf_fetch_redirects HwCounter&quot;]
                            HwCounter5__incr[&quot;_incr&quot;]
                        end
                        subgraph Serializer[&quot;serializer Serializer&quot;]
                            Serializer_read[&quot;read&quot;]
                            Serializer_write[&quot;write&quot;]
                            Serializer_clean[&quot;clean&quot;]
                        end
                        subgraph ConnectTrans[&quot;serializer_connector ConnectTrans&quot;]
                            ConnectTrans_ConnectTrans[&quot;ConnectTrans&quot;]
                        end
                        subgraph BasicFifo4[&quot;cache_requests BasicFifo&quot;]
                            BasicFifo4_write[&quot;write&quot;]
                            BasicFifo4_read[&quot;read&quot;]
                        end
                        subgraph Semaphore[&quot;req_counter Semaphore&quot;]
                            Semaphore_release[&quot;release&quot;]
                            Semaphore_acquire[&quot;acquire&quot;]
                        end
                        subgraph Pipe[&quot;s1_s2_pipe Pipe&quot;]
                            Pipe_write[&quot;write&quot;]
                            Pipe_read[&quot;read&quot;]
                        end
                        subgraph Predecoder[&quot;predecoder_0 Predecoder&quot;]
                            Predecoder_predecode[&quot;predecode&quot;]
                        end
                        subgraph PredictionChecker[&quot;prediction_checker PredictionChecker&quot;]
                            PredictionChecker_check[&quot;check&quot;]
                            subgraph TaggedCounter1[&quot;perf_preceding_redirection TaggedCounter&quot;]
                                TaggedCounter1__incr[&quot;_incr&quot;]
                            end
                            subgraph TaggedCounter2[&quot;perf_mispredicted_cfi_type TaggedCounter&quot;]
                                TaggedCounter2__incr[&quot;_incr&quot;]
                            end
                            subgraph TaggedCounter3[&quot;perf_mispredicted_cfi_target TaggedCounter&quot;]
                                TaggedCounter3__incr[&quot;_incr&quot;]
                            end
                        end
                    end
                    subgraph Pipe1[&quot;decode_pipe Pipe&quot;]
                        Pipe1_clean[&quot;clean&quot;]
                        Pipe1_write[&quot;write&quot;]
                        Pipe1_read[&quot;read&quot;]
                    end
                    subgraph DecodeStage[&quot;decode DecodeStage&quot;]
                        DecodeStage_DecodeStage[&quot;DecodeStage&quot;]
                        subgraph HwCounter6[&quot;perf_illegal_instr HwCounter&quot;]
                            HwCounter6__incr[&quot;_incr&quot;]
                        end
                    end
                end
                subgraph BasicFifo5[&quot;free_rf_fifo BasicFifo&quot;]
                    BasicFifo5_write[&quot;write&quot;]
                    BasicFifo5_read[&quot;read&quot;]
                end
                subgraph FRAT[&quot;FRAT FRAT&quot;]
                    FRAT_rename[&quot;rename&quot;]
                end
                subgraph RRAT[&quot;RRAT RRAT&quot;]
                    RRAT_commit[&quot;commit&quot;]
                    RRAT_peek[&quot;peek&quot;]
                end
                subgraph RegisterFile[&quot;RF RegisterFile&quot;]
                    RegisterFile_perf[&quot;perf&quot;]
                    RegisterFile_read_req1[&quot;read_req1&quot;]
                    RegisterFile_free[&quot;free&quot;]
                    RegisterFile_read_resp2[&quot;read_resp2&quot;]
                    RegisterFile_write[&quot;write&quot;]
                    RegisterFile_read_req2[&quot;read_req2&quot;]
                    RegisterFile_read_resp1[&quot;read_resp1&quot;]
                    subgraph MemoryBank[&quot;entries MemoryBank&quot;]
                        MemoryBank_write0[&quot;write0&quot;]
                        MemoryBank_read_req0[&quot;read_req0&quot;]
                        MemoryBank_read_req1[&quot;read_req1&quot;]
                        MemoryBank_read_resp0[&quot;read_resp0&quot;]
                        MemoryBank_read_resp1[&quot;read_resp1&quot;]
                    end
                    subgraph TaggedLatencyMeasurer[&quot;perf_rf_valid_time TaggedLatencyMeasurer&quot;]
                        TaggedLatencyMeasurer__stop[&quot;_stop&quot;]
                        TaggedLatencyMeasurer__start[&quot;_start&quot;]
                        subgraph HwExpHistogram1[&quot;histogram HwExpHistogram&quot;]
                            HwExpHistogram1__add[&quot;_add&quot;]
                        end
                        subgraph AsyncMemoryBank[&quot;slots AsyncMemoryBank&quot;]
                            AsyncMemoryBank_write0[&quot;write0&quot;]
                            AsyncMemoryBank_read0[&quot;read0&quot;]
                        end
                    end
                    subgraph HwExpHistogram2[&quot;perf_num_valid HwExpHistogram&quot;]
                        HwExpHistogram2__add[&quot;_add&quot;]
                    end
                end
                subgraph ReorderBuffer[&quot;ROB ReorderBuffer&quot;]
                    ReorderBuffer_peek[&quot;peek&quot;]
                    ReorderBuffer_get_indices[&quot;get_indices&quot;]
                    ReorderBuffer_retire[&quot;retire&quot;]
                    ReorderBuffer_put[&quot;put&quot;]
                    ReorderBuffer_perf[&quot;perf&quot;]
                    ReorderBuffer_mark_done[&quot;mark_done&quot;]
                    subgraph FIFOLatencyMeasurer1[&quot;perf_rob_wait_time FIFOLatencyMeasurer&quot;]
                        FIFOLatencyMeasurer1__stop[&quot;_stop&quot;]
                        FIFOLatencyMeasurer1__start[&quot;_start&quot;]
                        subgraph HwExpHistogram3[&quot;histogram HwExpHistogram&quot;]
                            HwExpHistogram3__add[&quot;_add&quot;]
                        end
                        subgraph FIFO1[&quot;fifo FIFO&quot;]
                            FIFO1_write[&quot;write&quot;]
                            FIFO1_read[&quot;read&quot;]
                        end
                    end
                    subgraph HwExpHistogram4[&quot;perf_rob_size HwExpHistogram&quot;]
                        HwExpHistogram4__add[&quot;_add&quot;]
                    end
                end
                subgraph ExceptionInformationRegister[&quot;exception_information_register ExceptionInformationRegister&quot;]
                    ExceptionInformationRegister_get[&quot;get&quot;]
                    ExceptionInformationRegister_clear[&quot;clear&quot;]
                    ExceptionInformationRegister_report[&quot;report&quot;]
                    subgraph BasicFifo6[&quot;fu_report_fifo BasicFifo&quot;]
                        BasicFifo6_write[&quot;write&quot;]
                        BasicFifo6_read[&quot;read&quot;]
                    end
                    subgraph ConnectTrans1[&quot;report_connector ConnectTrans&quot;]
                        ConnectTrans1_ConnectTrans[&quot;ConnectTrans&quot;]
                    end
                end
                subgraph FuncBlocksUnifier[&quot;func_blocks_unifier FuncBlocksUnifier&quot;]
                    subgraph Collector[&quot;result_collector Collector&quot;]
                        Collector_method[&quot;method&quot;]
                        subgraph Forwarder4[&quot;forwarder Forwarder&quot;]
                            Forwarder4_write[&quot;write&quot;]
                            Forwarder4_read[&quot;read&quot;]
                        end
                        subgraph ManyToOneConnectTrans[&quot;connect ManyToOneConnectTrans&quot;]
                            subgraph ConnectTrans2[&quot;ManyToOneConnectTrans_input_0 ConnectTrans&quot;]
                                ConnectTrans2_ConnectTrans[&quot;ConnectTrans&quot;]
                            end
                            subgraph ConnectTrans3[&quot;ManyToOneConnectTrans_input_1 ConnectTrans&quot;]
                                ConnectTrans3_ConnectTrans[&quot;ConnectTrans&quot;]
                            end
                            subgraph ConnectTrans4[&quot;ManyToOneConnectTrans_input_2 ConnectTrans&quot;]
                                ConnectTrans4_ConnectTrans[&quot;ConnectTrans&quot;]
                            end
                            subgraph ConnectTrans5[&quot;ManyToOneConnectTrans_input_3 ConnectTrans&quot;]
                                ConnectTrans5_ConnectTrans[&quot;ConnectTrans&quot;]
                            end
                        end
                    end
                    subgraph MethodProduct[&quot;update_combiner MethodProduct&quot;]
                        MethodProduct_method[&quot;method&quot;]
                    end
                    subgraph RSFuncBlock[&quot;rs_block_0 RSFuncBlock&quot;]
                        RSFuncBlock_select[&quot;select&quot;]
                        RSFuncBlock_get_result[&quot;get_result&quot;]
                        RSFuncBlock_insert[&quot;insert&quot;]
                        RSFuncBlock_update[&quot;update&quot;]
                        subgraph RS[&quot;rs RS&quot;]
                            RS_insert[&quot;insert&quot;]
                            RS_take[&quot;take&quot;]
                            RS_RS[&quot;RS&quot;]
                            RS_perf[&quot;perf&quot;]
                            RS_RS1[&quot;RS&quot;]
                            RS_select[&quot;select&quot;]
                            RS_RS2[&quot;RS&quot;]
                            RS_RS3[&quot;RS&quot;]
                            RS_update[&quot;update&quot;]
                            RS_RS4[&quot;RS&quot;]
                            subgraph TaggedLatencyMeasurer1[&quot;perf_rs_wait_time TaggedLatencyMeasurer&quot;]
                                TaggedLatencyMeasurer1__stop[&quot;_stop&quot;]
                                TaggedLatencyMeasurer1__start[&quot;_start&quot;]
                                subgraph HwExpHistogram5[&quot;histogram HwExpHistogram&quot;]
                                    HwExpHistogram5__add[&quot;_add&quot;]
                                end
                                subgraph AsyncMemoryBank1[&quot;slots AsyncMemoryBank&quot;]
                                    AsyncMemoryBank1_write0[&quot;write0&quot;]
                                    AsyncMemoryBank1_read0[&quot;read0&quot;]
                                end
                            end
                            subgraph HwExpHistogram6[&quot;perf_num_full HwExpHistogram&quot;]
                                HwExpHistogram6__add[&quot;_add&quot;]
                            end
                        end
                        subgraph AluFuncUnit[&quot;func_unit_0 AluFuncUnit&quot;]
                            AluFuncUnit_accept[&quot;accept&quot;]
                            AluFuncUnit_issue[&quot;issue&quot;]
                            subgraph TaggedCounter4[&quot;perf_instr TaggedCounter&quot;]
                                TaggedCounter4__incr[&quot;_incr&quot;]
                            end
                            subgraph FIFO2[&quot;fifo FIFO&quot;]
                                FIFO2_read[&quot;read&quot;]
                                FIFO2_write[&quot;write&quot;]
                            end
                        end
                        subgraph WakeupSelect[&quot;wakeup_select_0 WakeupSelect&quot;]
                            WakeupSelect_WakeupSelect[&quot;WakeupSelect&quot;]
                        end
                        subgraph ShiftFuncUnit[&quot;func_unit_1 ShiftFuncUnit&quot;]
                            ShiftFuncUnit_issue[&quot;issue&quot;]
                            ShiftFuncUnit_accept[&quot;accept&quot;]
                            subgraph FIFO3[&quot;fifo FIFO&quot;]
                                FIFO3_write[&quot;write&quot;]
                                FIFO3_read[&quot;read&quot;]
                            end
                        end
                        subgraph WakeupSelect1[&quot;wakeup_select_1 WakeupSelect&quot;]
                            WakeupSelect1_WakeupSelect[&quot;WakeupSelect&quot;]
                        end
                        subgraph JumpBranchFuncUnit[&quot;func_unit_2 JumpBranchFuncUnit&quot;]
                            JumpBranchFuncUnit_issue[&quot;issue&quot;]
                            JumpBranchFuncUnit_accept[&quot;accept&quot;]
                            subgraph FIFO4[&quot;fifo_branch_resolved FIFO&quot;]
                                FIFO4_write[&quot;write&quot;]
                                FIFO4_read[&quot;read&quot;]
                            end
                            subgraph TaggedCounter5[&quot;perf_instr TaggedCounter&quot;]
                                TaggedCounter5__incr[&quot;_incr&quot;]
                            end
                            subgraph HwCounter7[&quot;perf_misaligned HwCounter&quot;]
                                HwCounter7__incr[&quot;_incr&quot;]
                            end
                            subgraph HwCounter8[&quot;perf_mispredictions HwCounter&quot;]
                                HwCounter8__incr[&quot;_incr&quot;]
                            end
                            subgraph BasicFifo7[&quot;instr_fifo BasicFifo&quot;]
                                BasicFifo7_write[&quot;write&quot;]
                                BasicFifo7_read[&quot;read&quot;]
                            end
                        end
                        subgraph WakeupSelect2[&quot;wakeup_select_2 WakeupSelect&quot;]
                            WakeupSelect2_WakeupSelect[&quot;WakeupSelect&quot;]
                        end
                        subgraph ExceptionFuncUnit[&quot;func_unit_3 ExceptionFuncUnit&quot;]
                            ExceptionFuncUnit_accept[&quot;accept&quot;]
                            ExceptionFuncUnit_issue[&quot;issue&quot;]
                            subgraph FIFO5[&quot;fifo FIFO&quot;]
                                FIFO5_read[&quot;read&quot;]
                                FIFO5_write[&quot;write&quot;]
                            end
                        end
                        subgraph WakeupSelect3[&quot;wakeup_select_3 WakeupSelect&quot;]
                            WakeupSelect3_WakeupSelect[&quot;WakeupSelect&quot;]
                        end
                        subgraph PrivilegedFuncUnit[&quot;func_unit_4 PrivilegedFuncUnit&quot;]
                            PrivilegedFuncUnit_issue[&quot;issue&quot;]
                            PrivilegedFuncUnit_PrivilegedFuncUnit_cond1[&quot;PrivilegedFuncUnit_cond1&quot;]
                            PrivilegedFuncUnit_PrivilegedFuncUnit_cond3[&quot;PrivilegedFuncUnit_cond3&quot;]
                            PrivilegedFuncUnit_PrivilegedFuncUnit_cond2[&quot;PrivilegedFuncUnit_cond2&quot;]
                            PrivilegedFuncUnit_PrivilegedFuncUnit[&quot;PrivilegedFuncUnit&quot;]
                            PrivilegedFuncUnit_PrivilegedFuncUnit_cond0[&quot;PrivilegedFuncUnit_cond0&quot;]
                            PrivilegedFuncUnit_accept[&quot;accept&quot;]
                            subgraph BasicFifo8[&quot;fetch_resume_fifo BasicFifo&quot;]
                                BasicFifo8_write[&quot;write&quot;]
                                BasicFifo8_read[&quot;read&quot;]
                            end
                            subgraph TaggedCounter6[&quot;perf_instr TaggedCounter&quot;]
                                TaggedCounter6__incr[&quot;_incr&quot;]
                            end
                        end
                        subgraph WakeupSelect4[&quot;wakeup_select_4 WakeupSelect&quot;]
                            WakeupSelect4_WakeupSelect[&quot;WakeupSelect&quot;]
                        end
                        subgraph Collector1[&quot;collector Collector&quot;]
                            Collector1_method[&quot;method&quot;]
                            subgraph Forwarder5[&quot;forwarder Forwarder&quot;]
                                Forwarder5_write[&quot;write&quot;]
                                Forwarder5_read[&quot;read&quot;]
                            end
                            subgraph ManyToOneConnectTrans1[&quot;connect ManyToOneConnectTrans&quot;]
                                subgraph ConnectTrans6[&quot;ManyToOneConnectTrans_input_0 ConnectTrans&quot;]
                                    ConnectTrans6_ConnectTrans[&quot;ConnectTrans&quot;]
                                end
                                subgraph ConnectTrans7[&quot;ManyToOneConnectTrans_input_1 ConnectTrans&quot;]
                                    ConnectTrans7_ConnectTrans[&quot;ConnectTrans&quot;]
                                end
                                subgraph ConnectTrans8[&quot;ManyToOneConnectTrans_input_2 ConnectTrans&quot;]
                                    ConnectTrans8_ConnectTrans[&quot;ConnectTrans&quot;]
                                end
                                subgraph ConnectTrans9[&quot;ManyToOneConnectTrans_input_3 ConnectTrans&quot;]
                                    ConnectTrans9_ConnectTrans[&quot;ConnectTrans&quot;]
                                end
                                subgraph ConnectTrans10[&quot;ManyToOneConnectTrans_input_4 ConnectTrans&quot;]
                                    ConnectTrans10_ConnectTrans[&quot;ConnectTrans&quot;]
                                end
                            end
                        end
                    end
                    subgraph RSFuncBlock1[&quot;rs_block_1 RSFuncBlock&quot;]
                        RSFuncBlock1_get_result[&quot;get_result&quot;]
                        RSFuncBlock1_insert[&quot;insert&quot;]
                        RSFuncBlock1_select[&quot;select&quot;]
                        RSFuncBlock1_update[&quot;update&quot;]
                        subgraph RS1[&quot;rs RS&quot;]
                            RS1_insert[&quot;insert&quot;]
                            RS1_RS[&quot;RS&quot;]
                            RS1_update[&quot;update&quot;]
                            RS1_select[&quot;select&quot;]
                            RS1_perf[&quot;perf&quot;]
                            RS1_RS1[&quot;RS&quot;]
                            RS1_take[&quot;take&quot;]
                            subgraph TaggedLatencyMeasurer2[&quot;perf_rs_wait_time TaggedLatencyMeasurer&quot;]
                                TaggedLatencyMeasurer2__stop[&quot;_stop&quot;]
                                TaggedLatencyMeasurer2__start[&quot;_start&quot;]
                                subgraph HwExpHistogram7[&quot;histogram HwExpHistogram&quot;]
                                    HwExpHistogram7__add[&quot;_add&quot;]
                                end
                                subgraph AsyncMemoryBank2[&quot;slots AsyncMemoryBank&quot;]
                                    AsyncMemoryBank2_read0[&quot;read0&quot;]
                                    AsyncMemoryBank2_write0[&quot;write0&quot;]
                                end
                            end
                            subgraph HwExpHistogram8[&quot;perf_num_full HwExpHistogram&quot;]
                                HwExpHistogram8__add[&quot;_add&quot;]
                            end
                        end
                        subgraph MulUnit[&quot;func_unit_0 MulUnit&quot;]
                            MulUnit_issue[&quot;issue&quot;]
                            MulUnit_MulUnit[&quot;MulUnit&quot;]
                            MulUnit_accept[&quot;accept&quot;]
                            subgraph FIFO6[&quot;result_fifo FIFO&quot;]
                                FIFO6_read[&quot;read&quot;]
                                FIFO6_write[&quot;write&quot;]
                            end
                            subgraph FIFO7[&quot;params_fifo FIFO&quot;]
                                FIFO7_write[&quot;write&quot;]
                                FIFO7_read[&quot;read&quot;]
                            end
                            subgraph SequentialUnsignedMul[&quot;multiplier SequentialUnsignedMul&quot;]
                                SequentialUnsignedMul_issue[&quot;issue&quot;]
                                SequentialUnsignedMul_accept[&quot;accept&quot;]
                                subgraph DSPMulUnit[&quot;dsp DSPMulUnit&quot;]
                                    DSPMulUnit_compute[&quot;compute&quot;]
                                end
                                subgraph RecursiveWithSingleDSPMul[&quot;multiplier RecursiveWithSingleDSPMul&quot;]
                                    RecursiveWithSingleDSPMul_RecursiveWithSingleDSPMul[&quot;RecursiveWithSingleDSPMul&quot;]
                                end
                            end
                        end
                        subgraph WakeupSelect5[&quot;wakeup_select_0 WakeupSelect&quot;]
                            WakeupSelect5_WakeupSelect[&quot;WakeupSelect&quot;]
                        end
                        subgraph DivUnit[&quot;func_unit_1 DivUnit&quot;]
                            DivUnit_DivUnit[&quot;DivUnit&quot;]
                            DivUnit_issue[&quot;issue&quot;]
                            DivUnit_accept[&quot;accept&quot;]
                            subgraph BasicFifo9[&quot;result_fifo BasicFifo&quot;]
                                BasicFifo9_write[&quot;write&quot;]
                                BasicFifo9_read[&quot;read&quot;]
                            end
                            subgraph FIFO8[&quot;params_fifo FIFO&quot;]
                                FIFO8_read[&quot;read&quot;]
                                FIFO8_write[&quot;write&quot;]
                            end
                            subgraph LongDivider[&quot;divider LongDivider&quot;]
                                LongDivider_accept[&quot;accept&quot;]
                                LongDivider_issue[&quot;issue&quot;]
                            end
                        end
                        subgraph WakeupSelect6[&quot;wakeup_select_1 WakeupSelect&quot;]
                            WakeupSelect6_WakeupSelect[&quot;WakeupSelect&quot;]
                        end
                        subgraph Collector2[&quot;collector Collector&quot;]
                            Collector2_method[&quot;method&quot;]
                            subgraph Forwarder6[&quot;forwarder Forwarder&quot;]
                                Forwarder6_write[&quot;write&quot;]
                                Forwarder6_read[&quot;read&quot;]
                            end
                            subgraph ManyToOneConnectTrans2[&quot;connect ManyToOneConnectTrans&quot;]
                                subgraph ConnectTrans11[&quot;ManyToOneConnectTrans_input_0 ConnectTrans&quot;]
                                    ConnectTrans11_ConnectTrans[&quot;ConnectTrans&quot;]
                                end
                                subgraph ConnectTrans12[&quot;ManyToOneConnectTrans_input_1 ConnectTrans&quot;]
                                    ConnectTrans12_ConnectTrans[&quot;ConnectTrans&quot;]
                                end
                            end
                        end
                    end
                    subgraph RSFuncBlock2[&quot;rs_block_2 RSFuncBlock&quot;]
                        RSFuncBlock2_get_result[&quot;get_result&quot;]
                        RSFuncBlock2_select[&quot;select&quot;]
                        RSFuncBlock2_insert[&quot;insert&quot;]
                        RSFuncBlock2_update[&quot;update&quot;]
                        subgraph FifoRS[&quot;rs FifoRS&quot;]
                            FifoRS_select[&quot;select&quot;]
                            FifoRS_perf[&quot;perf&quot;]
                            FifoRS_take[&quot;take&quot;]
                            FifoRS_FifoRS[&quot;FifoRS&quot;]
                            FifoRS_insert[&quot;insert&quot;]
                            FifoRS_update[&quot;update&quot;]
                            subgraph TaggedLatencyMeasurer3[&quot;perf_rs_wait_time TaggedLatencyMeasurer&quot;]
                                TaggedLatencyMeasurer3__start[&quot;_start&quot;]
                                TaggedLatencyMeasurer3__stop[&quot;_stop&quot;]
                                subgraph HwExpHistogram9[&quot;histogram HwExpHistogram&quot;]
                                    HwExpHistogram9__add[&quot;_add&quot;]
                                end
                                subgraph AsyncMemoryBank3[&quot;slots AsyncMemoryBank&quot;]
                                    AsyncMemoryBank3_read0[&quot;read0&quot;]
                                    AsyncMemoryBank3_write0[&quot;write0&quot;]
                                end
                            end
                            subgraph HwExpHistogram10[&quot;perf_num_full HwExpHistogram&quot;]
                                HwExpHistogram10__add[&quot;_add&quot;]
                            end
                        end
                        subgraph LSUDummy[&quot;func_unit_0 LSUDummy&quot;]
                            LSUDummy_issue[&quot;issue&quot;]
                            LSUDummy_LSUDummy[&quot;LSUDummy&quot;]
                            LSUDummy_accept[&quot;accept&quot;]
                            LSUDummy_LSUDummy1[&quot;LSUDummy&quot;]
                            LSUDummy_accept_cond1[&quot;accept_cond1&quot;]
                            LSUDummy_LSUDummy2[&quot;LSUDummy&quot;]
                            LSUDummy_accept_cond0[&quot;accept_cond0&quot;]
                            LSUDummy_LSUDummy3[&quot;LSUDummy&quot;]
                            subgraph LSURequester[&quot;requester LSURequester&quot;]
                                LSURequester_accept[&quot;accept&quot;]
                                LSURequester_accept_cond0[&quot;accept_cond0&quot;]
                                LSURequester_issue_cond1[&quot;issue_cond1&quot;]
                                LSURequester_issue_cond2[&quot;issue_cond2&quot;]
                                LSURequester_issue[&quot;issue&quot;]
                                LSURequester_issue_cond0[&quot;issue_cond0&quot;]
                                LSURequester_accept_cond1[&quot;accept_cond1&quot;]
                                subgraph BasicFifo10[&quot;args_fifo BasicFifo&quot;]
                                    BasicFifo10_read[&quot;read&quot;]
                                    BasicFifo10_write[&quot;write&quot;]
                                end
                            end
                            subgraph Forwarder7[&quot;requests Forwarder&quot;]
                                Forwarder7_write[&quot;write&quot;]
                                Forwarder7_read[&quot;read&quot;]
                            end
                            subgraph FIFO9[&quot;results_noop FIFO&quot;]
                                FIFO9_read[&quot;read&quot;]
                                FIFO9_write[&quot;write&quot;]
                            end
                            subgraph FIFO10[&quot;issued FIFO&quot;]
                                FIFO10_write[&quot;write&quot;]
                                FIFO10_read[&quot;read&quot;]
                            end
                            subgraph FIFO11[&quot;issued_noop FIFO&quot;]
                                FIFO11_read[&quot;read&quot;]
                                FIFO11_write[&quot;write&quot;]
                            end
                        end
                        subgraph WakeupSelect7[&quot;wakeup_select_0 WakeupSelect&quot;]
                            WakeupSelect7_WakeupSelect[&quot;WakeupSelect&quot;]
                        end
                        subgraph Collector3[&quot;collector Collector&quot;]
                            Collector3_method[&quot;method&quot;]
                            subgraph Forwarder8[&quot;forwarder Forwarder&quot;]
                                Forwarder8_read[&quot;read&quot;]
                                Forwarder8_write[&quot;write&quot;]
                            end
                            subgraph ManyToOneConnectTrans3[&quot;connect ManyToOneConnectTrans&quot;]
                                subgraph ConnectTrans13[&quot;ManyToOneConnectTrans_input_0 ConnectTrans&quot;]
                                    ConnectTrans13_ConnectTrans[&quot;ConnectTrans&quot;]
                                end
                            end
                        end
                    end
                    subgraph CSRUnit[&quot;rs_block_3 CSRUnit&quot;]
                        CSRUnit_get_result[&quot;get_result&quot;]
                        CSRUnit_update[&quot;update&quot;]
                        CSRUnit_insert[&quot;insert&quot;]
                        CSRUnit_fetch_resume[&quot;fetch_resume&quot;]
                        CSRUnit_select[&quot;select&quot;]
                        CSRUnit_CSRUnit[&quot;CSRUnit&quot;]
                    end
                end
                subgraph ResultAnnouncement[&quot;announcement ResultAnnouncement&quot;]
                    ResultAnnouncement_ResultAnnouncement[&quot;ResultAnnouncement&quot;]
                end
                subgraph GenericCSRRegisters[&quot;csr_generic GenericCSRRegisters&quot;]
                    GenericCSRRegisters_GenericCSRRegisters[&quot;GenericCSRRegisters&quot;]
                    subgraph MachineModeCSRRegisters[&quot;m_mode MachineModeCSRRegisters&quot;]
                        subgraph CSRRegister[&quot;mvendorid CSRRegister&quot;]
                            CSRRegister__internal_fu_read[&quot;_internal_fu_read&quot;]
                            subgraph MethodMap1[&quot;fu_read_map MethodMap&quot;]
                                MethodMap1_method[&quot;method&quot;]
                            end
                        end
                        subgraph CSRRegister1[&quot;marchid CSRRegister&quot;]
                            CSRRegister1__internal_fu_read[&quot;_internal_fu_read&quot;]
                            subgraph MethodMap3[&quot;fu_read_map MethodMap&quot;]
                                MethodMap3_method[&quot;method&quot;]
                            end
                        end
                        subgraph CSRRegister2[&quot;mimpid CSRRegister&quot;]
                            CSRRegister2__internal_fu_read[&quot;_internal_fu_read&quot;]
                            subgraph MethodMap5[&quot;fu_read_map MethodMap&quot;]
                                MethodMap5_method[&quot;method&quot;]
                            end
                        end
                        subgraph CSRRegister3[&quot;mhartid CSRRegister&quot;]
                            CSRRegister3__internal_fu_read[&quot;_internal_fu_read&quot;]
                            subgraph MethodMap7[&quot;fu_read_map MethodMap&quot;]
                                MethodMap7_method[&quot;method&quot;]
                            end
                        end
                        subgraph CSRRegister4[&quot;mscratch CSRRegister&quot;]
                            CSRRegister4__internal_fu_write[&quot;_internal_fu_write&quot;]
                            CSRRegister4__internal_fu_read[&quot;_internal_fu_read&quot;]
                            subgraph MethodMap8[&quot;fu_write_map MethodMap&quot;]
                                MethodMap8_method[&quot;method&quot;]
                            end
                            subgraph MethodFilter4[&quot;fu_write_filter MethodFilter&quot;]
                                MethodFilter4_method[&quot;method&quot;]
                            end
                            subgraph MethodMap9[&quot;fu_read_map MethodMap&quot;]
                                MethodMap9_method[&quot;method&quot;]
                            end
                        end
                        subgraph CSRRegister5[&quot;mconfigptr CSRRegister&quot;]
                            CSRRegister5__internal_fu_read[&quot;_internal_fu_read&quot;]
                            subgraph MethodMap11[&quot;fu_read_map MethodMap&quot;]
                                MethodMap11_method[&quot;method&quot;]
                            end
                        end
                        subgraph AliasedCSR[&quot;mstatus AliasedCSR&quot;]
                            AliasedCSR__fu_write[&quot;_fu_write&quot;]
                            AliasedCSR__fu_read[&quot;_fu_read&quot;]
                        end
                        subgraph AliasedCSR1[&quot;mstatush AliasedCSR&quot;]
                            AliasedCSR1__fu_read[&quot;_fu_read&quot;]
                            AliasedCSR1__fu_write[&quot;_fu_write&quot;]
                        end
                        subgraph CSRRegister6[&quot;mcause CSRRegister&quot;]
                            CSRRegister6_read[&quot;read&quot;]
                            CSRRegister6__internal_fu_read[&quot;_internal_fu_read&quot;]
                            CSRRegister6_write[&quot;write&quot;]
                            CSRRegister6__internal_fu_write[&quot;_internal_fu_write&quot;]
                            subgraph MethodMap12[&quot;fu_write_map MethodMap&quot;]
                                MethodMap12_method[&quot;method&quot;]
                            end
                            subgraph MethodFilter6[&quot;fu_write_filter MethodFilter&quot;]
                                MethodFilter6_method[&quot;method&quot;]
                            end
                            subgraph MethodMap13[&quot;fu_read_map MethodMap&quot;]
                                MethodMap13_method[&quot;method&quot;]
                            end
                        end
                        subgraph AliasedCSR2[&quot;mtvec AliasedCSR&quot;]
                            AliasedCSR2__fu_write[&quot;_fu_write&quot;]
                            AliasedCSR2__fu_read[&quot;_fu_read&quot;]
                        end
                        subgraph CSRRegister7[&quot;mepc CSRRegister&quot;]
                            CSRRegister7__internal_fu_read[&quot;_internal_fu_read&quot;]
                            CSRRegister7_write[&quot;write&quot;]
                            CSRRegister7__internal_fu_write[&quot;_internal_fu_write&quot;]
                            CSRRegister7_read[&quot;read&quot;]
                            subgraph MethodMap14[&quot;fu_write_map MethodMap&quot;]
                                MethodMap14_method[&quot;method&quot;]
                            end
                            subgraph MethodFilter7[&quot;fu_write_filter MethodFilter&quot;]
                                MethodFilter7_method[&quot;method&quot;]
                            end
                            subgraph MethodMap15[&quot;fu_read_map MethodMap&quot;]
                                MethodMap15_method[&quot;method&quot;]
                            end
                        end
                        subgraph CSRRegister8[&quot;mtval CSRRegister&quot;]
                            CSRRegister8__internal_fu_write[&quot;_internal_fu_write&quot;]
                            CSRRegister8__internal_fu_read[&quot;_internal_fu_read&quot;]
                            CSRRegister8_write[&quot;write&quot;]
                            subgraph MethodMap16[&quot;fu_write_map MethodMap&quot;]
                                MethodMap16_method[&quot;method&quot;]
                            end
                            subgraph MethodFilter8[&quot;fu_write_filter MethodFilter&quot;]
                                MethodFilter8_method[&quot;method&quot;]
                            end
                            subgraph MethodMap17[&quot;fu_read_map MethodMap&quot;]
                                MethodMap17_method[&quot;method&quot;]
                            end
                        end
                        subgraph CSRRegister9[&quot;misa CSRRegister&quot;]
                            CSRRegister9__internal_fu_read[&quot;_internal_fu_read&quot;]
                            CSRRegister9__internal_fu_write[&quot;_internal_fu_write&quot;]
                            subgraph MethodMap18[&quot;fu_write_map MethodMap&quot;]
                                MethodMap18_method[&quot;method&quot;]
                            end
                            subgraph MethodFilter9[&quot;fu_write_filter MethodFilter&quot;]
                                MethodFilter9_method[&quot;method&quot;]
                            end
                            subgraph MethodMap19[&quot;fu_read_map MethodMap&quot;]
                                MethodMap19_method[&quot;method&quot;]
                            end
                        end
                        subgraph CSRRegister10[&quot;priv_mode CSRRegister&quot;]
                            CSRRegister10_read[&quot;read&quot;]
                            CSRRegister10_write[&quot;write&quot;]
                        end
                        subgraph CSRRegister11[&quot;mstatus_mie CSRRegister&quot;]
                            CSRRegister11_write[&quot;write&quot;]
                            CSRRegister11__internal_fu_write[&quot;_internal_fu_write&quot;]
                            CSRRegister11_read[&quot;read&quot;]
                            CSRRegister11__internal_fu_read[&quot;_internal_fu_read&quot;]
                            subgraph MethodMap22[&quot;fu_write_map MethodMap&quot;]
                                MethodMap22_method[&quot;method&quot;]
                            end
                            subgraph MethodFilter11[&quot;fu_write_filter MethodFilter&quot;]
                                MethodFilter11_method[&quot;method&quot;]
                            end
                            subgraph MethodMap23[&quot;fu_read_map MethodMap&quot;]
                                MethodMap23_method[&quot;method&quot;]
                            end
                        end
                        subgraph CSRRegister12[&quot;mstatus_mpie CSRRegister&quot;]
                            CSRRegister12__internal_fu_write[&quot;_internal_fu_write&quot;]
                            CSRRegister12_read[&quot;read&quot;]
                            CSRRegister12_write[&quot;write&quot;]
                            CSRRegister12__internal_fu_read[&quot;_internal_fu_read&quot;]
                            subgraph MethodMap24[&quot;fu_write_map MethodMap&quot;]
                                MethodMap24_method[&quot;method&quot;]
                            end
                            subgraph MethodFilter12[&quot;fu_write_filter MethodFilter&quot;]
                                MethodFilter12_method[&quot;method&quot;]
                            end
                            subgraph MethodMap25[&quot;fu_read_map MethodMap&quot;]
                                MethodMap25_method[&quot;method&quot;]
                            end
                        end
                        subgraph CSRRegister13[&quot;mstatus_mpp CSRRegister&quot;]
                            CSRRegister13_write[&quot;write&quot;]
                            CSRRegister13__internal_fu_write[&quot;_internal_fu_write&quot;]
                            CSRRegister13_read[&quot;read&quot;]
                            CSRRegister13__internal_fu_read[&quot;_internal_fu_read&quot;]
                            subgraph MethodMap26[&quot;fu_write_map MethodMap&quot;]
                                MethodMap26_method[&quot;method&quot;]
                            end
                            subgraph MethodFilter13[&quot;fu_write_filter MethodFilter&quot;]
                                MethodFilter13_method[&quot;method&quot;]
                            end
                            subgraph MethodMap27[&quot;fu_read_map MethodMap&quot;]
                                MethodMap27_method[&quot;method&quot;]
                            end
                        end
                        subgraph CSRRegister14[&quot;mstatus_mprv CSRRegister&quot;]
                            CSRRegister14__internal_fu_write[&quot;_internal_fu_write&quot;]
                            CSRRegister14_write[&quot;write&quot;]
                            CSRRegister14__internal_fu_read[&quot;_internal_fu_read&quot;]
                            subgraph MethodMap28[&quot;fu_write_map MethodMap&quot;]
                                MethodMap28_method[&quot;method&quot;]
                            end
                            subgraph MethodFilter14[&quot;fu_write_filter MethodFilter&quot;]
                                MethodFilter14_method[&quot;method&quot;]
                            end
                            subgraph MethodMap29[&quot;fu_read_map MethodMap&quot;]
                                MethodMap29_method[&quot;method&quot;]
                            end
                        end
                        subgraph CSRRegister15[&quot;mstatus_tw CSRRegister&quot;]
                            CSRRegister15__internal_fu_write[&quot;_internal_fu_write&quot;]
                            CSRRegister15_read[&quot;read&quot;]
                            CSRRegister15__internal_fu_read[&quot;_internal_fu_read&quot;]
                            subgraph MethodMap30[&quot;fu_write_map MethodMap&quot;]
                                MethodMap30_method[&quot;method&quot;]
                            end
                            subgraph MethodFilter15[&quot;fu_write_filter MethodFilter&quot;]
                                MethodFilter15_method[&quot;method&quot;]
                            end
                            subgraph MethodMap31[&quot;fu_read_map MethodMap&quot;]
                                MethodMap31_method[&quot;method&quot;]
                            end
                        end
                        subgraph CSRRegister16[&quot;mtvec_base CSRRegister&quot;]
                            CSRRegister16__internal_fu_write[&quot;_internal_fu_write&quot;]
                            CSRRegister16__internal_fu_read[&quot;_internal_fu_read&quot;]
                            CSRRegister16_read[&quot;read&quot;]
                            subgraph MethodMap32[&quot;fu_write_map MethodMap&quot;]
                                MethodMap32_method[&quot;method&quot;]
                            end
                            subgraph MethodFilter16[&quot;fu_write_filter MethodFilter&quot;]
                                MethodFilter16_method[&quot;method&quot;]
                            end
                            subgraph MethodMap33[&quot;fu_read_map MethodMap&quot;]
                                MethodMap33_method[&quot;method&quot;]
                            end
                        end
                        subgraph CSRRegister17[&quot;mtvec_mode CSRRegister&quot;]
                            CSRRegister17__internal_fu_read[&quot;_internal_fu_read&quot;]
                            CSRRegister17__internal_fu_write[&quot;_internal_fu_write&quot;]
                            CSRRegister17_read[&quot;read&quot;]
                            subgraph MethodMap34[&quot;fu_write_map MethodMap&quot;]
                                MethodMap34_method[&quot;method&quot;]
                            end
                            subgraph MethodFilter17[&quot;fu_write_filter MethodFilter&quot;]
                                MethodFilter17_method[&quot;method&quot;]
                            end
                            subgraph MethodMap35[&quot;fu_read_map MethodMap&quot;]
                                MethodMap35_method[&quot;method&quot;]
                            end
                        end
                    end
                    subgraph DoubleCounterCSR[&quot;csr_cycle DoubleCounterCSR&quot;]
                        DoubleCounterCSR_increment[&quot;increment&quot;]
                        subgraph CSRRegister18[&quot;register_low CSRRegister&quot;]
                            CSRRegister18_read[&quot;read&quot;]
                            CSRRegister18_write[&quot;write&quot;]
                            CSRRegister18__internal_fu_read[&quot;_internal_fu_read&quot;]
                            subgraph MethodMap37[&quot;fu_read_map MethodMap&quot;]
                                MethodMap37_method[&quot;method&quot;]
                            end
                        end
                        subgraph CSRRegister19[&quot;register_high CSRRegister&quot;]
                            CSRRegister19_write[&quot;write&quot;]
                            CSRRegister19_read[&quot;read&quot;]
                            CSRRegister19__internal_fu_read[&quot;_internal_fu_read&quot;]
                            subgraph MethodMap39[&quot;fu_read_map MethodMap&quot;]
                                MethodMap39_method[&quot;method&quot;]
                            end
                        end
                    end
                    subgraph DoubleCounterCSR1[&quot;csr_time DoubleCounterCSR&quot;]
                        DoubleCounterCSR1_increment[&quot;increment&quot;]
                        subgraph CSRRegister20[&quot;register_low CSRRegister&quot;]
                            CSRRegister20_read[&quot;read&quot;]
                            CSRRegister20_write[&quot;write&quot;]
                            CSRRegister20__internal_fu_read[&quot;_internal_fu_read&quot;]
                            subgraph MethodMap41[&quot;fu_read_map MethodMap&quot;]
                                MethodMap41_method[&quot;method&quot;]
                            end
                        end
                        subgraph CSRRegister21[&quot;register_high CSRRegister&quot;]
                            CSRRegister21_write[&quot;write&quot;]
                            CSRRegister21__internal_fu_read[&quot;_internal_fu_read&quot;]
                            CSRRegister21_read[&quot;read&quot;]
                            subgraph MethodMap43[&quot;fu_read_map MethodMap&quot;]
                                MethodMap43_method[&quot;method&quot;]
                            end
                        end
                    end
                end
                subgraph InternalInterruptController[&quot;interrupt_controller InternalInterruptController&quot;]
                    InternalInterruptController_InternalInterruptController[&quot;InternalInterruptController&quot;]
                    InternalInterruptController_InternalInterruptController1[&quot;InternalInterruptController&quot;]
                    InternalInterruptController_entry[&quot;entry&quot;]
                    InternalInterruptController_interrupt_cause[&quot;interrupt_cause&quot;]
                    InternalInterruptController_InternalInterruptController2[&quot;InternalInterruptController&quot;]
                    InternalInterruptController_mret[&quot;mret&quot;]
                    subgraph CSRRegister22[&quot;mie CSRRegister&quot;]
                        CSRRegister22__internal_fu_read[&quot;_internal_fu_read&quot;]
                        CSRRegister22__internal_fu_write[&quot;_internal_fu_write&quot;]
                        CSRRegister22_read[&quot;read&quot;]
                        subgraph MethodMap44[&quot;fu_write_map MethodMap&quot;]
                            MethodMap44_method[&quot;method&quot;]
                        end
                        subgraph MethodFilter22[&quot;fu_write_filter MethodFilter&quot;]
                            MethodFilter22_method[&quot;method&quot;]
                        end
                        subgraph MethodMap45[&quot;fu_read_map MethodMap&quot;]
                            MethodMap45_method[&quot;method&quot;]
                        end
                    end
                    subgraph CSRRegister23[&quot;mip CSRRegister&quot;]
                        CSRRegister23__internal_fu_write[&quot;_internal_fu_write&quot;]
                        CSRRegister23__internal_fu_read[&quot;_internal_fu_read&quot;]
                        CSRRegister23_read[&quot;read&quot;]
                        CSRRegister23_read_comb[&quot;read_comb&quot;]
                        CSRRegister23_write[&quot;write&quot;]
                        subgraph MethodMap46[&quot;fu_write_map MethodMap&quot;]
                            MethodMap46_method[&quot;method&quot;]
                        end
                        subgraph MethodFilter23[&quot;fu_write_filter MethodFilter&quot;]
                            MethodFilter23_method[&quot;method&quot;]
                        end
                        subgraph MethodMap47[&quot;fu_read_map MethodMap&quot;]
                            MethodMap47_method[&quot;method&quot;]
                        end
                    end
                end
                subgraph CoreInstructionCounter[&quot;core_counter CoreInstructionCounter&quot;]
                    CoreInstructionCounter_increment[&quot;increment&quot;]
                    CoreInstructionCounter_decrement[&quot;decrement&quot;]
                end
                subgraph MethodProduct1[&quot;get_instr MethodProduct&quot;]
                    MethodProduct1_method[&quot;method&quot;]
                end
                subgraph Scheduler[&quot;scheduler Scheduler&quot;]
                    subgraph FIFO12[&quot;alloc_rename_buf FIFO&quot;]
                        FIFO12_write[&quot;write&quot;]
                        FIFO12_read[&quot;read&quot;]
                    end
                    subgraph RegAllocation[&quot;reg_alloc RegAllocation&quot;]
                        RegAllocation_RegAllocation[&quot;RegAllocation&quot;]
                    end
                    subgraph Connect[&quot;rename_out_buf Connect&quot;]
                        Connect_write[&quot;write&quot;]
                        Connect_read[&quot;read&quot;]
                    end
                    subgraph Renaming[&quot;renaming Renaming&quot;]
                        Renaming_Renaming[&quot;Renaming&quot;]
                    end
                    subgraph FIFO13[&quot;reg_alloc_out_buf FIFO&quot;]
                        FIFO13_write[&quot;write&quot;]
                        FIFO13_read[&quot;read&quot;]
                    end
                    subgraph ROBAllocation[&quot;rob_alloc ROBAllocation&quot;]
                        ROBAllocation_ROBAllocation[&quot;ROBAllocation&quot;]
                    end
                    subgraph FIFO14[&quot;rs_select_out_buf FIFO&quot;]
                        FIFO14_write[&quot;write&quot;]
                        FIFO14_read[&quot;read&quot;]
                    end
                    subgraph RSSelection[&quot;rs_selector RSSelection&quot;]
                        RSSelection_RSSelection[&quot;RSSelection&quot;]
                        RSSelection_RSSelection1[&quot;RSSelection&quot;]
                        RSSelection_RSSelection2[&quot;RSSelection&quot;]
                        RSSelection_RSSelection3[&quot;RSSelection&quot;]
                    end
                    subgraph RSInsertion[&quot;rs_insertion RSInsertion&quot;]
                        RSInsertion_RSInsertion[&quot;RSInsertion&quot;]
                    end
                end
                subgraph ModuleConnector[&quot;fetch_resume_unifiers ModuleConnector&quot;]
                    subgraph Collector4[&quot;FetchResumeKey_unifier Collector&quot;]
                        Collector4_method[&quot;method&quot;]
                        subgraph Forwarder9[&quot;forwarder Forwarder&quot;]
                            Forwarder9_read[&quot;read&quot;]
                            Forwarder9_write[&quot;write&quot;]
                        end
                        subgraph ManyToOneConnectTrans4[&quot;connect ManyToOneConnectTrans&quot;]
                            subgraph ConnectTrans14[&quot;ManyToOneConnectTrans_input_0 ConnectTrans&quot;]
                                ConnectTrans14_ConnectTrans[&quot;ConnectTrans&quot;]
                            end
                            subgraph ConnectTrans15[&quot;ManyToOneConnectTrans_input_1 ConnectTrans&quot;]
                                ConnectTrans15_ConnectTrans[&quot;ConnectTrans&quot;]
                            end
                        end
                    end
                end
                subgraph ConnectTrans16[&quot;fetch_resume_connector ConnectTrans&quot;]
                    ConnectTrans16_ConnectTrans[&quot;ConnectTrans&quot;]
                end
                subgraph Retirement[&quot;retirement Retirement&quot;]
                    Retirement_Retirement[&quot;Retirement&quot;]
                    Retirement_Retirement_cond1[&quot;Retirement_cond1&quot;]
                    Retirement_Retirement1[&quot;Retirement&quot;]
                    Retirement_core_state[&quot;core_state&quot;]
                    Retirement_Retirement_cond0[&quot;Retirement_cond0&quot;]
                    Retirement_precommit[&quot;precommit&quot;]
                    Retirement_Retirement2[&quot;Retirement&quot;]
                    Retirement_Retirement3[&quot;Retirement&quot;]
                    subgraph DoubleCounterCSR2[&quot;instret_csr DoubleCounterCSR&quot;]
                        DoubleCounterCSR2_increment[&quot;increment&quot;]
                        subgraph CSRRegister24[&quot;register_low CSRRegister&quot;]
                            CSRRegister24_read[&quot;read&quot;]
                            CSRRegister24_write[&quot;write&quot;]
                            CSRRegister24__internal_fu_read[&quot;_internal_fu_read&quot;]
                            subgraph MethodMap49[&quot;fu_read_map MethodMap&quot;]
                                MethodMap49_method[&quot;method&quot;]
                            end
                        end
                        subgraph CSRRegister25[&quot;register_high CSRRegister&quot;]
                            CSRRegister25__internal_fu_read[&quot;_internal_fu_read&quot;]
                            CSRRegister25_read[&quot;read&quot;]
                            CSRRegister25_write[&quot;write&quot;]
                            subgraph MethodMap51[&quot;fu_read_map MethodMap&quot;]
                                MethodMap51_method[&quot;method&quot;]
                            end
                        end
                    end
                    subgraph HwCounter9[&quot;perf_instr_ret HwCounter&quot;]
                        HwCounter9__incr[&quot;_incr&quot;]
                    end
                    subgraph FIFOLatencyMeasurer2[&quot;perf_trap_latency FIFOLatencyMeasurer&quot;]
                        FIFOLatencyMeasurer2__start[&quot;_start&quot;]
                        FIFOLatencyMeasurer2__stop[&quot;_stop&quot;]
                        subgraph HwExpHistogram11[&quot;histogram HwExpHistogram&quot;]
                            HwExpHistogram11__add[&quot;_add&quot;]
                        end
                        subgraph FIFO15[&quot;fifo FIFO&quot;]
                            FIFO15_read[&quot;read&quot;]
                            FIFO15_write[&quot;write&quot;]
                        end
                    end
                end
            end
        end
        subgraph TransactionManager[&quot;transaction_manager TransactionManager&quot;]
            TransactionManager_issue_cond2_LSUDummy[&quot;issue_cond2_LSUDummy&quot;]
            TransactionManager_PrivilegedFuncUnit_PrivilegedFuncUnit_cond2[&quot;PrivilegedFuncUnit_PrivilegedFuncUnit_cond2&quot;]
            TransactionManager_accept_cond0_ConnectTrans_accept_cond0[&quot;accept_cond0_ConnectTrans_accept_cond0&quot;]
            TransactionManager_accept_cond0_ConnectTrans_accept_cond1[&quot;accept_cond0_ConnectTrans_accept_cond1&quot;]
            TransactionManager_Retirement_Retirement_cond0[&quot;Retirement_Retirement_cond0&quot;]
            TransactionManager_Fetch_Stage2_Fetch_Stage2_cond0[&quot;Fetch_Stage2_Fetch_Stage2_cond0&quot;]
            TransactionManager_Fetch_Stage2_Fetch_Stage2_cond1[&quot;Fetch_Stage2_Fetch_Stage2_cond1&quot;]
            TransactionManager_Renaming_ROBAllocation[&quot;Renaming_ROBAllocation&quot;]
            TransactionManager_PrivilegedFuncUnit_PrivilegedFuncUnit_cond0[&quot;PrivilegedFuncUnit_PrivilegedFuncUnit_cond0&quot;]
            TransactionManager_ConnectTrans_accept_cond1[&quot;ConnectTrans_accept_cond1&quot;]
            TransactionManager_LSUDummy_issue_cond1[&quot;LSUDummy_issue_cond1&quot;]
            TransactionManager_issue_cond0_LSUDummy[&quot;issue_cond0_LSUDummy&quot;]
            TransactionManager_Retirement_Retirement_cond1[&quot;Retirement_Retirement_cond1&quot;]
            TransactionManager_PrivilegedFuncUnit_PrivilegedFuncUnit_cond1[&quot;PrivilegedFuncUnit_PrivilegedFuncUnit_cond1&quot;]
            TransactionManager_PrivilegedFuncUnit_PrivilegedFuncUnit_cond3[&quot;PrivilegedFuncUnit_PrivilegedFuncUnit_cond3&quot;]
        end
    end
Core_InitFreeRFFifo --&gt; BasicFifo5_write
Retirement_Retirement1 --&gt; BasicFifo5_write
TransactionManager_Retirement_Retirement_cond1 --&gt; BasicFifo5_write
TransactionManager_Retirement_Retirement_cond0 --&gt; BasicFifo5_write
WishboneMaster_WishboneMaster --&gt; Forwarder_write
WishboneMaster1_WishboneMaster --&gt; Forwarder1_write
FIFO4_read --&gt; CoreFrontend_DiscardBranchVerify
SimpleCommonBusCacheRefiller_SimpleCommonBusCacheRefiller --&gt; WishboneMasterAdapter_request_read
SimpleCommonBusCacheRefiller_SimpleCommonBusCacheRefiller --&gt; Serializer_serialize_in0
SimpleCommonBusCacheRefiller_SimpleCommonBusCacheRefiller --&gt; BasicFifo_write
SimpleCommonBusCacheRefiller_SimpleCommonBusCacheRefiller --&gt; WishboneMaster_request
WishboneMasterAdapter_get_read_response --&gt; SimpleCommonBusCacheRefiller_SimpleCommonBusCacheRefiller1
Serializer_serialize_out0 --&gt; SimpleCommonBusCacheRefiller_SimpleCommonBusCacheRefiller1
BasicFifo_read --&gt; SimpleCommonBusCacheRefiller_SimpleCommonBusCacheRefiller1
WishboneMaster_result --&gt; SimpleCommonBusCacheRefiller_SimpleCommonBusCacheRefiller1
Forwarder_read --&gt; SimpleCommonBusCacheRefiller_SimpleCommonBusCacheRefiller1
SimpleCommonBusCacheRefiller_SimpleCommonBusCacheRefiller1 --&gt; Forwarder2_write
ICache_ICache &lt;--&gt; HwCounter4__incr
ArgumentsToResultsZipper_peek_arg --&gt; ICache_MemRead
BasicFifo3_peek --&gt; ICache_MemRead
ICache_MemRead &lt;--&gt; HwCounter1__incr
ICache_MemRead --&gt; ArgumentsToResultsZipper_write_results
ICache_MemRead --&gt; Forwarder3_write
ICache_MemRead &lt;--&gt; HwCounter2__incr
ICache_MemRead --&gt; SimpleCommonBusCacheRefiller_start_refill
SimpleCommonBusCacheRefiller_accept_refill --&gt; ICache_ICache1
Forwarder2_read --&gt; ICache_ICache1
ICache_ICache1 &lt;--&gt; HwCounter3__incr
FetchUnit_Fetch_Stage0 &lt;--&gt; Semaphore_acquire
FetchUnit_Fetch_Stage0 --&gt; ICache_issue_req
FetchUnit_Fetch_Stage0 &lt;--&gt; HwCounter__incr
FetchUnit_Fetch_Stage0 &lt;--&gt; FIFOLatencyMeasurer__start
FetchUnit_Fetch_Stage0 --&gt; FIFO_write
FetchUnit_Fetch_Stage0 --&gt; ArgumentsToResultsZipper_write_args
FetchUnit_Fetch_Stage0 --&gt; BasicFifo3_write
FetchUnit_Fetch_Stage0 --&gt; BasicFifo4_write
BasicFifo4_read --&gt; FetchUnit_Fetch_Stage1
ICache_accept_res --&gt; FetchUnit_Fetch_Stage1
FetchUnit_Fetch_Stage1 &lt;--&gt; FIFOLatencyMeasurer__stop
FIFO_read --&gt; FetchUnit_Fetch_Stage1
FetchUnit_Fetch_Stage1 --&gt; HwExpHistogram__add
ArgumentsToResultsZipper_read --&gt; FetchUnit_Fetch_Stage1
BasicFifo3_read --&gt; FetchUnit_Fetch_Stage1
Forwarder3_read --&gt; FetchUnit_Fetch_Stage1
FetchUnit_Fetch_Stage1 --&gt; Pipe_write
Serializer_read --&gt; ConnectTrans_ConnectTrans
ConnectTrans_ConnectTrans --&gt; BasicFifo2_write
BasicFifo2_read --&gt; DecodeStage_DecodeStage
DecodeStage_DecodeStage &lt;--&gt; HwCounter6__incr
DecodeStage_DecodeStage --&gt; Pipe1_write
RegisterFile_perf --&gt; HwExpHistogram2__add
ReorderBuffer_perf --&gt; HwExpHistogram4__add
GenericCSRRegisters_GenericCSRRegisters &lt;--&gt; DoubleCounterCSR_increment
CSRRegister18_read --&gt; GenericCSRRegisters_GenericCSRRegisters
GenericCSRRegisters_GenericCSRRegisters --&gt; CSRRegister18_write
CSRRegister19_read --&gt; GenericCSRRegisters_GenericCSRRegisters
GenericCSRRegisters_GenericCSRRegisters --&gt; CSRRegister19_write
GenericCSRRegisters_GenericCSRRegisters &lt;--&gt; DoubleCounterCSR1_increment
CSRRegister20_read --&gt; GenericCSRRegisters_GenericCSRRegisters
GenericCSRRegisters_GenericCSRRegisters --&gt; CSRRegister20_write
CSRRegister21_read --&gt; GenericCSRRegisters_GenericCSRRegisters
GenericCSRRegisters_GenericCSRRegisters --&gt; CSRRegister21_write
CSRRegister11_read --&gt; InternalInterruptController_InternalInterruptController1
CSRRegister11_read --&gt; InternalInterruptController_InternalInterruptController
CSRRegister10_read --&gt; InternalInterruptController_InternalInterruptController1
CSRRegister10_read --&gt; InternalInterruptController_InternalInterruptController
CSRRegister10_read --&gt; WakeupSelect3_WakeupSelect
CSRRegister10_read --&gt; CSRUnit_CSRUnit
CSRRegister10_read --&gt; TransactionManager_PrivilegedFuncUnit_PrivilegedFuncUnit_cond3
CSRRegister10_read --&gt; TransactionManager_PrivilegedFuncUnit_PrivilegedFuncUnit_cond2
CSRRegister10_read --&gt; TransactionManager_PrivilegedFuncUnit_PrivilegedFuncUnit_cond1
CSRRegister10_read --&gt; TransactionManager_PrivilegedFuncUnit_PrivilegedFuncUnit_cond0
CSRRegister22_read --&gt; InternalInterruptController_InternalInterruptController1
CSRRegister23_read --&gt; InternalInterruptController_InternalInterruptController1
CSRRegister23_read_comb --&gt; InternalInterruptController_InternalInterruptController2
InternalInterruptController_InternalInterruptController2 --&gt; CSRRegister23_write
InternalInterruptController_InternalInterruptController --&gt; CSRRegister11_write
InternalInterruptController_InternalInterruptController --&gt; CSRRegister12_write
InternalInterruptController_InternalInterruptController --&gt; CSRRegister13_write
InternalInterruptController_InternalInterruptController --&gt; CSRRegister10_write
CSRRegister12_read --&gt; InternalInterruptController_InternalInterruptController
CSRRegister13_read --&gt; InternalInterruptController_InternalInterruptController
InternalInterruptController_InternalInterruptController --&gt; CSRRegister14_write
MethodProduct1_method --&gt; RegAllocation_RegAllocation
Pipe1_read --&gt; RegAllocation_RegAllocation
RegAllocation_RegAllocation &lt;--&gt; CoreInstructionCounter_increment
BasicFifo5_read --&gt; RegAllocation_RegAllocation
RegAllocation_RegAllocation --&gt; FIFO12_write
FIFO13_read --&gt; RSSelection_RSSelection2
FIFO13_read --&gt; RSSelection_RSSelection
FIFO13_read --&gt; RSSelection_RSSelection3
FIFO13_read --&gt; RSSelection_RSSelection1
RSFuncBlock_select --&gt; RSSelection_RSSelection2
RS_select --&gt; RSSelection_RSSelection2
RSSelection_RSSelection2 --&gt; FIFO14_write
RSSelection_RSSelection --&gt; FIFO14_write
RSSelection_RSSelection3 --&gt; FIFO14_write
RSSelection_RSSelection1 --&gt; FIFO14_write
RSSelection_RSSelection2 --&gt; RegisterFile_read_req1
RSSelection_RSSelection --&gt; RegisterFile_read_req1
RSSelection_RSSelection3 --&gt; RegisterFile_read_req1
RSSelection_RSSelection1 --&gt; RegisterFile_read_req1
RSSelection_RSSelection2 --&gt; MemoryBank_read_req0
RSSelection_RSSelection --&gt; MemoryBank_read_req0
RSSelection_RSSelection3 --&gt; MemoryBank_read_req0
RSSelection_RSSelection1 --&gt; MemoryBank_read_req0
RSSelection_RSSelection2 --&gt; RegisterFile_read_req2
RSSelection_RSSelection --&gt; RegisterFile_read_req2
RSSelection_RSSelection3 --&gt; RegisterFile_read_req2
RSSelection_RSSelection1 --&gt; RegisterFile_read_req2
RSSelection_RSSelection2 --&gt; MemoryBank_read_req1
RSSelection_RSSelection --&gt; MemoryBank_read_req1
RSSelection_RSSelection3 --&gt; MemoryBank_read_req1
RSSelection_RSSelection1 --&gt; MemoryBank_read_req1
RSFuncBlock1_select --&gt; RSSelection_RSSelection
RS1_select --&gt; RSSelection_RSSelection
RSFuncBlock2_select --&gt; RSSelection_RSSelection3
FifoRS_select --&gt; RSSelection_RSSelection3
RSSelection_RSSelection1 &lt;--&gt; CSRUnit_select
FIFO14_read --&gt; RSInsertion_RSInsertion
RegisterFile_read_resp1 --&gt; RSInsertion_RSInsertion
MemoryBank_read_resp0 --&gt; RSInsertion_RSInsertion
RegisterFile_read_resp2 --&gt; RSInsertion_RSInsertion
MemoryBank_read_resp1 --&gt; RSInsertion_RSInsertion
Retirement_core_state --&gt; RSInsertion_RSInsertion
Retirement_core_state --&gt; LSUDummy_LSUDummy
RSInsertion_RSInsertion --&gt; RSFuncBlock_insert
RSInsertion_RSInsertion --&gt; RS_insert
RSInsertion_RSInsertion --&gt; TaggedLatencyMeasurer1__start
RSInsertion_RSInsertion --&gt; AsyncMemoryBank1_write0
RSInsertion_RSInsertion --&gt; RSFuncBlock1_insert
RSInsertion_RSInsertion --&gt; RS1_insert
RSInsertion_RSInsertion --&gt; TaggedLatencyMeasurer2__start
RSInsertion_RSInsertion --&gt; AsyncMemoryBank2_write0
RSInsertion_RSInsertion --&gt; RSFuncBlock2_insert
RSInsertion_RSInsertion --&gt; FifoRS_insert
RSInsertion_RSInsertion --&gt; TaggedLatencyMeasurer3__start
RSInsertion_RSInsertion --&gt; AsyncMemoryBank3_write0
RSInsertion_RSInsertion --&gt; CSRUnit_insert
BasicFifo6_read --&gt; ConnectTrans1_ConnectTrans
ConnectTrans1_ConnectTrans --&gt; ExceptionInformationRegister_report
ReorderBuffer_get_indices --&gt; ConnectTrans1_ConnectTrans
ConnectTrans1_ConnectTrans &lt;--&gt; CoreFrontend_stall
ConnectTrans1_ConnectTrans &lt;--&gt; FetchUnit_stall_exception
ConnectTrans1_ConnectTrans &lt;--&gt; Serializer_clean
ConnectTrans1_ConnectTrans &lt;--&gt; BasicFifo2_clear
ConnectTrans1_ConnectTrans &lt;--&gt; Pipe1_clean
ConnectTrans14_ConnectTrans --&gt; Forwarder9_write
ConnectTrans15_ConnectTrans --&gt; Forwarder9_write
BasicFifo8_read --&gt; ConnectTrans14_ConnectTrans
CSRUnit_fetch_resume --&gt; ConnectTrans15_ConnectTrans
Collector4_method --&gt; ConnectTrans16_ConnectTrans
Forwarder9_read --&gt; ConnectTrans16_ConnectTrans
ConnectTrans16_ConnectTrans --&gt; FetchUnit_resume_from_unsafe
Collector_method --&gt; ResultAnnouncement_ResultAnnouncement
Forwarder4_read --&gt; ResultAnnouncement_ResultAnnouncement
ResultAnnouncement_ResultAnnouncement --&gt; ReorderBuffer_mark_done
ResultAnnouncement_ResultAnnouncement --&gt; RegisterFile_write
ResultAnnouncement_ResultAnnouncement --&gt; MemoryBank_write0
ResultAnnouncement_ResultAnnouncement --&gt; TaggedLatencyMeasurer__start
ResultAnnouncement_ResultAnnouncement --&gt; AsyncMemoryBank_write0
ResultAnnouncement_ResultAnnouncement --&gt; MethodProduct_method
ResultAnnouncement_ResultAnnouncement --&gt; RSFuncBlock_update
ResultAnnouncement_ResultAnnouncement --&gt; RS_update
ResultAnnouncement_ResultAnnouncement --&gt; RSFuncBlock1_update
ResultAnnouncement_ResultAnnouncement --&gt; RS1_update
ResultAnnouncement_ResultAnnouncement --&gt; RSFuncBlock2_update
ResultAnnouncement_ResultAnnouncement --&gt; FifoRS_update
ResultAnnouncement_ResultAnnouncement --&gt; CSRUnit_update
RS_perf --&gt; HwExpHistogram6__add
RS_RS1 --&gt; WakeupSelect_WakeupSelect
RS_take --&gt; WakeupSelect_WakeupSelect
RS_take --&gt; WakeupSelect1_WakeupSelect
RS_take --&gt; WakeupSelect2_WakeupSelect
RS_take --&gt; WakeupSelect3_WakeupSelect
RS_take --&gt; WakeupSelect4_WakeupSelect
WakeupSelect_WakeupSelect --&gt; TaggedLatencyMeasurer1__stop
WakeupSelect1_WakeupSelect --&gt; TaggedLatencyMeasurer1__stop
WakeupSelect2_WakeupSelect --&gt; TaggedLatencyMeasurer1__stop
WakeupSelect3_WakeupSelect --&gt; TaggedLatencyMeasurer1__stop
WakeupSelect4_WakeupSelect --&gt; TaggedLatencyMeasurer1__stop
AsyncMemoryBank1_read0 --&gt; WakeupSelect_WakeupSelect
AsyncMemoryBank1_read0 --&gt; WakeupSelect1_WakeupSelect
AsyncMemoryBank1_read0 --&gt; WakeupSelect2_WakeupSelect
AsyncMemoryBank1_read0 --&gt; WakeupSelect3_WakeupSelect
AsyncMemoryBank1_read0 --&gt; WakeupSelect4_WakeupSelect
WakeupSelect_WakeupSelect --&gt; HwExpHistogram5__add
WakeupSelect1_WakeupSelect --&gt; HwExpHistogram5__add
WakeupSelect2_WakeupSelect --&gt; HwExpHistogram5__add
WakeupSelect3_WakeupSelect --&gt; HwExpHistogram5__add
WakeupSelect4_WakeupSelect --&gt; HwExpHistogram5__add
WakeupSelect_WakeupSelect --&gt; AluFuncUnit_issue
WakeupSelect_WakeupSelect --&gt; TaggedCounter4__incr
WakeupSelect_WakeupSelect --&gt; FIFO2_write
RS_RS2 --&gt; WakeupSelect1_WakeupSelect
WakeupSelect1_WakeupSelect --&gt; ShiftFuncUnit_issue
WakeupSelect1_WakeupSelect --&gt; FIFO3_write
RS_RS3 --&gt; WakeupSelect2_WakeupSelect
WakeupSelect2_WakeupSelect --&gt; JumpBranchFuncUnit_issue
WakeupSelect2_WakeupSelect &lt;--&gt; CoreFrontend_target_pred_req
WakeupSelect2_WakeupSelect --&gt; BasicFifo7_write
WakeupSelect2_WakeupSelect --&gt; TaggedCounter5__incr
RS_RS --&gt; WakeupSelect3_WakeupSelect
WakeupSelect3_WakeupSelect --&gt; ExceptionFuncUnit_issue
WakeupSelect3_WakeupSelect --&gt; BasicFifo6_write
ConnectTrans8_ConnectTrans --&gt; BasicFifo6_write
ConnectTrans10_ConnectTrans --&gt; BasicFifo6_write
ConnectTrans5_ConnectTrans --&gt; BasicFifo6_write
TransactionManager_ConnectTrans_accept_cond1 --&gt; BasicFifo6_write
TransactionManager_accept_cond0_ConnectTrans_accept_cond0 --&gt; BasicFifo6_write
TransactionManager_accept_cond0_ConnectTrans_accept_cond1 --&gt; BasicFifo6_write
WakeupSelect3_WakeupSelect --&gt; FIFO5_write
RS_RS4 --&gt; WakeupSelect4_WakeupSelect
WakeupSelect4_WakeupSelect --&gt; PrivilegedFuncUnit_issue
ConnectTrans6_ConnectTrans --&gt; Forwarder5_write
ConnectTrans7_ConnectTrans --&gt; Forwarder5_write
ConnectTrans8_ConnectTrans --&gt; Forwarder5_write
ConnectTrans9_ConnectTrans --&gt; Forwarder5_write
ConnectTrans10_ConnectTrans --&gt; Forwarder5_write
AluFuncUnit_accept --&gt; ConnectTrans6_ConnectTrans
FIFO2_read --&gt; ConnectTrans6_ConnectTrans
ShiftFuncUnit_accept --&gt; ConnectTrans7_ConnectTrans
FIFO3_read --&gt; ConnectTrans7_ConnectTrans
JumpBranchFuncUnit_accept --&gt; ConnectTrans8_ConnectTrans
BasicFifo7_read --&gt; ConnectTrans8_ConnectTrans
CoreFrontend_target_pred_resp --&gt; ConnectTrans8_ConnectTrans
ConnectTrans8_ConnectTrans &lt;--&gt; HwCounter8__incr
ConnectTrans8_ConnectTrans &lt;--&gt; HwCounter7__incr
ConnectTrans8_ConnectTrans --&gt; FIFO4_write
ExceptionFuncUnit_accept --&gt; ConnectTrans9_ConnectTrans
FIFO5_read --&gt; ConnectTrans9_ConnectTrans
PrivilegedFuncUnit_accept --&gt; ConnectTrans10_ConnectTrans
CSRRegister7_read --&gt; ConnectTrans10_ConnectTrans
ConnectTrans10_ConnectTrans --&gt; BasicFifo8_write
RS1_perf --&gt; HwExpHistogram8__add
SequentialUnsignedMul_accept --&gt; MulUnit_MulUnit
FIFO7_read --&gt; MulUnit_MulUnit
MulUnit_MulUnit --&gt; FIFO6_write
RecursiveWithSingleDSPMul_RecursiveWithSingleDSPMul &lt;--&gt; DSPMulUnit_compute
RS1_RS --&gt; WakeupSelect5_WakeupSelect
RS1_take --&gt; WakeupSelect5_WakeupSelect
RS1_take --&gt; WakeupSelect6_WakeupSelect
WakeupSelect5_WakeupSelect --&gt; TaggedLatencyMeasurer2__stop
WakeupSelect6_WakeupSelect --&gt; TaggedLatencyMeasurer2__stop
AsyncMemoryBank2_read0 --&gt; WakeupSelect5_WakeupSelect
AsyncMemoryBank2_read0 --&gt; WakeupSelect6_WakeupSelect
WakeupSelect5_WakeupSelect --&gt; HwExpHistogram7__add
WakeupSelect6_WakeupSelect --&gt; HwExpHistogram7__add
WakeupSelect5_WakeupSelect --&gt; MulUnit_issue
WakeupSelect5_WakeupSelect --&gt; FIFO7_write
WakeupSelect5_WakeupSelect --&gt; SequentialUnsignedMul_issue
LongDivider_accept --&gt; DivUnit_DivUnit
FIFO8_read --&gt; DivUnit_DivUnit
DivUnit_DivUnit --&gt; BasicFifo9_write
RS1_RS1 --&gt; WakeupSelect6_WakeupSelect
WakeupSelect6_WakeupSelect --&gt; DivUnit_issue
WakeupSelect6_WakeupSelect --&gt; FIFO8_write
WakeupSelect6_WakeupSelect --&gt; LongDivider_issue
ConnectTrans11_ConnectTrans --&gt; Forwarder6_write
ConnectTrans12_ConnectTrans --&gt; Forwarder6_write
MulUnit_accept --&gt; ConnectTrans11_ConnectTrans
FIFO6_read --&gt; ConnectTrans11_ConnectTrans
DivUnit_accept --&gt; ConnectTrans12_ConnectTrans
BasicFifo9_read --&gt; ConnectTrans12_ConnectTrans
FifoRS_perf --&gt; HwExpHistogram10__add
Forwarder7_read --&gt; LSUDummy_LSUDummy1
Forwarder7_read --&gt; TransactionManager_LSUDummy_issue_cond1
Forwarder7_read --&gt; TransactionManager_issue_cond2_LSUDummy
Forwarder7_read --&gt; TransactionManager_issue_cond0_LSUDummy
LSUDummy_LSUDummy1 --&gt; FIFO9_write
WakeupSelect7_WakeupSelect --&gt; FIFO9_write
TransactionManager_LSUDummy_issue_cond1 --&gt; FIFO9_write
TransactionManager_issue_cond2_LSUDummy --&gt; FIFO9_write
TransactionManager_issue_cond0_LSUDummy --&gt; FIFO9_write
LSUDummy_LSUDummy1 --&gt; FIFO11_write
WakeupSelect7_WakeupSelect --&gt; FIFO11_write
TransactionManager_LSUDummy_issue_cond1 --&gt; FIFO11_write
TransactionManager_issue_cond2_LSUDummy --&gt; FIFO11_write
TransactionManager_issue_cond0_LSUDummy --&gt; FIFO11_write
LSUDummy_LSUDummy3 --&gt; Retirement_precommit
CSRUnit_CSRUnit --&gt; Retirement_precommit
TransactionManager_PrivilegedFuncUnit_PrivilegedFuncUnit_cond3 --&gt; Retirement_precommit
TransactionManager_PrivilegedFuncUnit_PrivilegedFuncUnit_cond2 --&gt; Retirement_precommit
TransactionManager_PrivilegedFuncUnit_PrivilegedFuncUnit_cond1 --&gt; Retirement_precommit
TransactionManager_PrivilegedFuncUnit_PrivilegedFuncUnit_cond0 --&gt; Retirement_precommit
ReorderBuffer_peek --&gt; LSUDummy_LSUDummy3
ReorderBuffer_peek --&gt; CSRUnit_CSRUnit
ReorderBuffer_peek --&gt; Retirement_Retirement
ReorderBuffer_peek --&gt; Retirement_Retirement1
ReorderBuffer_peek --&gt; TransactionManager_Retirement_Retirement_cond1
ReorderBuffer_peek --&gt; TransactionManager_Retirement_Retirement_cond0
ReorderBuffer_peek --&gt; TransactionManager_PrivilegedFuncUnit_PrivilegedFuncUnit_cond3
ReorderBuffer_peek --&gt; TransactionManager_PrivilegedFuncUnit_PrivilegedFuncUnit_cond2
ReorderBuffer_peek --&gt; TransactionManager_PrivilegedFuncUnit_PrivilegedFuncUnit_cond1
ReorderBuffer_peek --&gt; TransactionManager_PrivilegedFuncUnit_PrivilegedFuncUnit_cond0
FifoRS_FifoRS --&gt; WakeupSelect7_WakeupSelect
FifoRS_take --&gt; WakeupSelect7_WakeupSelect
WakeupSelect7_WakeupSelect --&gt; TaggedLatencyMeasurer3__stop
AsyncMemoryBank3_read0 --&gt; WakeupSelect7_WakeupSelect
WakeupSelect7_WakeupSelect --&gt; HwExpHistogram9__add
WakeupSelect7_WakeupSelect --&gt; LSUDummy_issue
WakeupSelect7_WakeupSelect --&gt; Forwarder7_write
MethodMap1_method --&gt; CSRUnit_CSRUnit
CSRRegister__internal_fu_read --&gt; CSRUnit_CSRUnit
MethodMap3_method --&gt; CSRUnit_CSRUnit
CSRRegister1__internal_fu_read --&gt; CSRUnit_CSRUnit
MethodMap5_method --&gt; CSRUnit_CSRUnit
CSRRegister2__internal_fu_read --&gt; CSRUnit_CSRUnit
MethodMap7_method --&gt; CSRUnit_CSRUnit
CSRRegister3__internal_fu_read --&gt; CSRUnit_CSRUnit
MethodMap9_method --&gt; CSRUnit_CSRUnit
CSRRegister4__internal_fu_read --&gt; CSRUnit_CSRUnit
CSRUnit_CSRUnit --&gt; MethodFilter4_method
CSRUnit_CSRUnit --&gt; MethodMap8_method
CSRUnit_CSRUnit --&gt; CSRRegister4__internal_fu_write
MethodMap11_method --&gt; CSRUnit_CSRUnit
CSRRegister5__internal_fu_read --&gt; CSRUnit_CSRUnit
AliasedCSR__fu_read --&gt; CSRUnit_CSRUnit
MethodMap23_method --&gt; CSRUnit_CSRUnit
CSRRegister11__internal_fu_read --&gt; CSRUnit_CSRUnit
MethodMap25_method --&gt; CSRUnit_CSRUnit
CSRRegister12__internal_fu_read --&gt; CSRUnit_CSRUnit
MethodMap27_method --&gt; CSRUnit_CSRUnit
CSRRegister13__internal_fu_read --&gt; CSRUnit_CSRUnit
MethodMap29_method --&gt; CSRUnit_CSRUnit
CSRRegister14__internal_fu_read --&gt; CSRUnit_CSRUnit
MethodMap31_method --&gt; CSRUnit_CSRUnit
CSRRegister15__internal_fu_read --&gt; CSRUnit_CSRUnit
CSRUnit_CSRUnit --&gt; AliasedCSR__fu_write
CSRUnit_CSRUnit --&gt; MethodFilter11_method
CSRUnit_CSRUnit --&gt; MethodMap22_method
CSRUnit_CSRUnit --&gt; CSRRegister11__internal_fu_write
CSRUnit_CSRUnit --&gt; MethodFilter12_method
CSRUnit_CSRUnit --&gt; MethodMap24_method
CSRUnit_CSRUnit --&gt; CSRRegister12__internal_fu_write
CSRUnit_CSRUnit --&gt; MethodFilter13_method
CSRUnit_CSRUnit --&gt; MethodMap26_method
CSRUnit_CSRUnit --&gt; CSRRegister13__internal_fu_write
CSRUnit_CSRUnit --&gt; MethodFilter14_method
CSRUnit_CSRUnit --&gt; MethodMap28_method
CSRUnit_CSRUnit --&gt; CSRRegister14__internal_fu_write
CSRUnit_CSRUnit --&gt; MethodFilter15_method
CSRUnit_CSRUnit --&gt; MethodMap30_method
CSRUnit_CSRUnit --&gt; CSRRegister15__internal_fu_write
AliasedCSR1__fu_read --&gt; CSRUnit_CSRUnit
CSRUnit_CSRUnit --&gt; AliasedCSR1__fu_write
MethodMap13_method --&gt; CSRUnit_CSRUnit
CSRRegister6__internal_fu_read --&gt; CSRUnit_CSRUnit
CSRUnit_CSRUnit --&gt; MethodFilter6_method
CSRUnit_CSRUnit --&gt; MethodMap12_method
CSRUnit_CSRUnit --&gt; CSRRegister6__internal_fu_write
AliasedCSR2__fu_read --&gt; CSRUnit_CSRUnit
MethodMap33_method --&gt; CSRUnit_CSRUnit
CSRRegister16__internal_fu_read --&gt; CSRUnit_CSRUnit
MethodMap35_method --&gt; CSRUnit_CSRUnit
CSRRegister17__internal_fu_read --&gt; CSRUnit_CSRUnit
CSRUnit_CSRUnit --&gt; AliasedCSR2__fu_write
CSRUnit_CSRUnit --&gt; MethodFilter16_method
CSRUnit_CSRUnit --&gt; MethodMap32_method
CSRUnit_CSRUnit --&gt; CSRRegister16__internal_fu_write
CSRUnit_CSRUnit --&gt; MethodFilter17_method
CSRUnit_CSRUnit --&gt; MethodMap34_method
CSRUnit_CSRUnit --&gt; CSRRegister17__internal_fu_write
MethodMap15_method --&gt; CSRUnit_CSRUnit
CSRRegister7__internal_fu_read --&gt; CSRUnit_CSRUnit
CSRUnit_CSRUnit --&gt; MethodFilter7_method
CSRUnit_CSRUnit --&gt; MethodMap14_method
CSRUnit_CSRUnit --&gt; CSRRegister7__internal_fu_write
MethodMap17_method --&gt; CSRUnit_CSRUnit
CSRRegister8__internal_fu_read --&gt; CSRUnit_CSRUnit
CSRUnit_CSRUnit --&gt; MethodFilter8_method
CSRUnit_CSRUnit --&gt; MethodMap16_method
CSRUnit_CSRUnit --&gt; CSRRegister8__internal_fu_write
MethodMap19_method --&gt; CSRUnit_CSRUnit
CSRRegister9__internal_fu_read --&gt; CSRUnit_CSRUnit
CSRUnit_CSRUnit --&gt; MethodFilter9_method
CSRUnit_CSRUnit --&gt; MethodMap18_method
CSRUnit_CSRUnit --&gt; CSRRegister9__internal_fu_write
MethodMap37_method --&gt; CSRUnit_CSRUnit
CSRRegister18__internal_fu_read --&gt; CSRUnit_CSRUnit
MethodMap39_method --&gt; CSRUnit_CSRUnit
CSRRegister19__internal_fu_read --&gt; CSRUnit_CSRUnit
MethodMap41_method --&gt; CSRUnit_CSRUnit
CSRRegister20__internal_fu_read --&gt; CSRUnit_CSRUnit
MethodMap43_method --&gt; CSRUnit_CSRUnit
CSRRegister21__internal_fu_read --&gt; CSRUnit_CSRUnit
MethodMap45_method --&gt; CSRUnit_CSRUnit
CSRRegister22__internal_fu_read --&gt; CSRUnit_CSRUnit
CSRUnit_CSRUnit --&gt; MethodFilter22_method
CSRUnit_CSRUnit --&gt; MethodMap44_method
CSRUnit_CSRUnit --&gt; CSRRegister22__internal_fu_write
MethodMap47_method --&gt; CSRUnit_CSRUnit
CSRRegister23__internal_fu_read --&gt; CSRUnit_CSRUnit
CSRUnit_CSRUnit --&gt; MethodFilter23_method
CSRUnit_CSRUnit --&gt; MethodMap46_method
CSRUnit_CSRUnit --&gt; CSRRegister23__internal_fu_write
MethodMap49_method --&gt; CSRUnit_CSRUnit
CSRRegister24__internal_fu_read --&gt; CSRUnit_CSRUnit
MethodMap51_method --&gt; CSRUnit_CSRUnit
CSRRegister25__internal_fu_read --&gt; CSRUnit_CSRUnit
ConnectTrans2_ConnectTrans --&gt; Forwarder4_write
ConnectTrans3_ConnectTrans --&gt; Forwarder4_write
ConnectTrans4_ConnectTrans --&gt; Forwarder4_write
ConnectTrans5_ConnectTrans --&gt; Forwarder4_write
RSFuncBlock_get_result --&gt; ConnectTrans2_ConnectTrans
Collector1_method --&gt; ConnectTrans2_ConnectTrans
Forwarder5_read --&gt; ConnectTrans2_ConnectTrans
RSFuncBlock1_get_result --&gt; ConnectTrans3_ConnectTrans
Collector2_method --&gt; ConnectTrans3_ConnectTrans
Forwarder6_read --&gt; ConnectTrans3_ConnectTrans
RSFuncBlock2_get_result --&gt; ConnectTrans4_ConnectTrans
Collector3_method --&gt; ConnectTrans4_ConnectTrans
Forwarder8_read --&gt; ConnectTrans4_ConnectTrans
CSRUnit_get_result --&gt; ConnectTrans5_ConnectTrans
ExceptionInformationRegister_get --&gt; Retirement_Retirement
ExceptionInformationRegister_get --&gt; TransactionManager_Retirement_Retirement_cond1
ExceptionInformationRegister_get --&gt; TransactionManager_Retirement_Retirement_cond0
Retirement_Retirement1 &lt;--&gt; ReorderBuffer_retire
TransactionManager_Retirement_Retirement_cond1 &lt;--&gt; ReorderBuffer_retire
TransactionManager_Retirement_Retirement_cond0 &lt;--&gt; ReorderBuffer_retire
Retirement_Retirement1 &lt;--&gt; FIFOLatencyMeasurer1__stop
TransactionManager_Retirement_Retirement_cond1 &lt;--&gt; FIFOLatencyMeasurer1__stop
TransactionManager_Retirement_Retirement_cond0 &lt;--&gt; FIFOLatencyMeasurer1__stop
FIFO1_read --&gt; Retirement_Retirement1
FIFO1_read --&gt; TransactionManager_Retirement_Retirement_cond1
FIFO1_read --&gt; TransactionManager_Retirement_Retirement_cond0
Retirement_Retirement1 --&gt; HwExpHistogram3__add
TransactionManager_Retirement_Retirement_cond1 --&gt; HwExpHistogram3__add
TransactionManager_Retirement_Retirement_cond0 --&gt; HwExpHistogram3__add
CoreInstructionCounter_decrement --&gt; Retirement_Retirement1
CoreInstructionCounter_decrement --&gt; TransactionManager_Retirement_Retirement_cond1
CoreInstructionCounter_decrement --&gt; TransactionManager_Retirement_Retirement_cond0
RRAT_peek --&gt; Retirement_Retirement1
RRAT_peek --&gt; TransactionManager_Retirement_Retirement_cond1
Retirement_Retirement1 --&gt; RegisterFile_free
TransactionManager_Retirement_Retirement_cond1 --&gt; RegisterFile_free
TransactionManager_Retirement_Retirement_cond0 --&gt; RegisterFile_free
Retirement_Retirement1 --&gt; TaggedLatencyMeasurer__stop
TransactionManager_Retirement_Retirement_cond1 --&gt; TaggedLatencyMeasurer__stop
TransactionManager_Retirement_Retirement_cond0 --&gt; TaggedLatencyMeasurer__stop
AsyncMemoryBank_read0 --&gt; Retirement_Retirement1
AsyncMemoryBank_read0 --&gt; TransactionManager_Retirement_Retirement_cond1
AsyncMemoryBank_read0 --&gt; TransactionManager_Retirement_Retirement_cond0
Retirement_Retirement1 --&gt; HwExpHistogram1__add
TransactionManager_Retirement_Retirement_cond1 --&gt; HwExpHistogram1__add
TransactionManager_Retirement_Retirement_cond0 --&gt; HwExpHistogram1__add
Retirement_Retirement1 --&gt; FRAT_rename
TransactionManager_Retirement_Retirement_cond1 --&gt; FRAT_rename
TransactionManager_Renaming_ROBAllocation --&gt; FRAT_rename
Retirement_Retirement2 &lt;--&gt; FIFOLatencyMeasurer2__stop
FIFO15_read --&gt; Retirement_Retirement2
Retirement_Retirement2 --&gt; HwExpHistogram11__add
CSRRegister16_read --&gt; Retirement_Retirement2
CSRRegister17_read --&gt; Retirement_Retirement2
CSRRegister6_read --&gt; Retirement_Retirement2
Retirement_Retirement2 --&gt; FetchUnit_resume_from_exception
Retirement_Retirement2 &lt;--&gt; ExceptionInformationRegister_clear
TransactionManager_ConnectTrans_accept_cond1 &lt;--&gt; ConnectTrans13_ConnectTrans
TransactionManager_accept_cond0_ConnectTrans_accept_cond0 &lt;--&gt; ConnectTrans13_ConnectTrans
TransactionManager_accept_cond0_ConnectTrans_accept_cond1 &lt;--&gt; ConnectTrans13_ConnectTrans
TransactionManager_ConnectTrans_accept_cond1 --&gt; Forwarder8_write
TransactionManager_accept_cond0_ConnectTrans_accept_cond0 --&gt; Forwarder8_write
TransactionManager_accept_cond0_ConnectTrans_accept_cond1 --&gt; Forwarder8_write
LSUDummy_accept --&gt; TransactionManager_ConnectTrans_accept_cond1
LSUDummy_accept --&gt; TransactionManager_accept_cond0_ConnectTrans_accept_cond0
LSUDummy_accept --&gt; TransactionManager_accept_cond0_ConnectTrans_accept_cond1
TransactionManager_ConnectTrans_accept_cond1 &lt;--&gt; LSUDummy_accept_cond1
FIFO9_read --&gt; TransactionManager_ConnectTrans_accept_cond1
FIFO11_read --&gt; TransactionManager_ConnectTrans_accept_cond1
TransactionManager_Retirement_Retirement_cond1 &lt;--&gt; Retirement_Retirement3
TransactionManager_Retirement_Retirement_cond0 &lt;--&gt; Retirement_Retirement3
TransactionManager_Retirement_Retirement_cond1 &lt;--&gt; FIFOLatencyMeasurer2__start
TransactionManager_Retirement_Retirement_cond0 &lt;--&gt; FIFOLatencyMeasurer2__start
TransactionManager_Retirement_Retirement_cond1 --&gt; FIFO15_write
TransactionManager_Retirement_Retirement_cond0 --&gt; FIFO15_write
InternalInterruptController_interrupt_cause --&gt; TransactionManager_Retirement_Retirement_cond1
InternalInterruptController_interrupt_cause --&gt; TransactionManager_Retirement_Retirement_cond0
TransactionManager_Retirement_Retirement_cond1 --&gt; CSRRegister6_write
TransactionManager_Retirement_Retirement_cond0 --&gt; CSRRegister6_write
TransactionManager_Retirement_Retirement_cond1 --&gt; CSRRegister7_write
TransactionManager_Retirement_Retirement_cond0 --&gt; CSRRegister7_write
TransactionManager_Retirement_Retirement_cond1 --&gt; CSRRegister8_write
TransactionManager_Retirement_Retirement_cond0 --&gt; CSRRegister8_write
TransactionManager_Retirement_Retirement_cond1 &lt;--&gt; InternalInterruptController_entry
TransactionManager_Retirement_Retirement_cond0 &lt;--&gt; InternalInterruptController_entry
TransactionManager_Retirement_Retirement_cond1 &lt;--&gt; Retirement_Retirement_cond1
TransactionManager_Retirement_Retirement_cond0 &lt;--&gt; Retirement_Retirement_cond0
TransactionManager_Retirement_Retirement_cond0 --&gt; RRAT_commit
TransactionManager_Retirement_Retirement_cond0 &lt;--&gt; DoubleCounterCSR2_increment
CSRRegister24_read --&gt; TransactionManager_Retirement_Retirement_cond0
TransactionManager_Retirement_Retirement_cond0 --&gt; CSRRegister24_write
CSRRegister25_read --&gt; TransactionManager_Retirement_Retirement_cond0
TransactionManager_Retirement_Retirement_cond0 --&gt; CSRRegister25_write
TransactionManager_Retirement_Retirement_cond0 &lt;--&gt; HwCounter9__incr
TransactionManager_PrivilegedFuncUnit_PrivilegedFuncUnit_cond3 &lt;--&gt; PrivilegedFuncUnit_PrivilegedFuncUnit
TransactionManager_PrivilegedFuncUnit_PrivilegedFuncUnit_cond2 &lt;--&gt; PrivilegedFuncUnit_PrivilegedFuncUnit
TransactionManager_PrivilegedFuncUnit_PrivilegedFuncUnit_cond1 &lt;--&gt; PrivilegedFuncUnit_PrivilegedFuncUnit
TransactionManager_PrivilegedFuncUnit_PrivilegedFuncUnit_cond0 &lt;--&gt; PrivilegedFuncUnit_PrivilegedFuncUnit
TransactionManager_PrivilegedFuncUnit_PrivilegedFuncUnit_cond3 --&gt; TaggedCounter6__incr
TransactionManager_PrivilegedFuncUnit_PrivilegedFuncUnit_cond2 --&gt; TaggedCounter6__incr
TransactionManager_PrivilegedFuncUnit_PrivilegedFuncUnit_cond1 --&gt; TaggedCounter6__incr
TransactionManager_PrivilegedFuncUnit_PrivilegedFuncUnit_cond0 --&gt; TaggedCounter6__incr
CSRRegister15_read --&gt; TransactionManager_PrivilegedFuncUnit_PrivilegedFuncUnit_cond3
CSRRegister15_read --&gt; TransactionManager_PrivilegedFuncUnit_PrivilegedFuncUnit_cond2
CSRRegister15_read --&gt; TransactionManager_PrivilegedFuncUnit_PrivilegedFuncUnit_cond1
CSRRegister15_read --&gt; TransactionManager_PrivilegedFuncUnit_PrivilegedFuncUnit_cond0
TransactionManager_PrivilegedFuncUnit_PrivilegedFuncUnit_cond3 &lt;--&gt; PrivilegedFuncUnit_PrivilegedFuncUnit_cond3
TransactionManager_PrivilegedFuncUnit_PrivilegedFuncUnit_cond2 &lt;--&gt; PrivilegedFuncUnit_PrivilegedFuncUnit_cond2
TransactionManager_PrivilegedFuncUnit_PrivilegedFuncUnit_cond1 &lt;--&gt; PrivilegedFuncUnit_PrivilegedFuncUnit_cond1
TransactionManager_PrivilegedFuncUnit_PrivilegedFuncUnit_cond1 &lt;--&gt; ICache_flush
TransactionManager_Fetch_Stage2_Fetch_Stage2_cond1 &lt;--&gt; FetchUnit_Fetch_Stage2
TransactionManager_Fetch_Stage2_Fetch_Stage2_cond0 &lt;--&gt; FetchUnit_Fetch_Stage2
TransactionManager_Fetch_Stage2_Fetch_Stage2_cond1 &lt;--&gt; Semaphore_release
TransactionManager_Fetch_Stage2_Fetch_Stage2_cond0 &lt;--&gt; Semaphore_release
Pipe_read --&gt; TransactionManager_Fetch_Stage2_Fetch_Stage2_cond1
Pipe_read --&gt; TransactionManager_Fetch_Stage2_Fetch_Stage2_cond0
TransactionManager_Fetch_Stage2_Fetch_Stage2_cond1 --&gt; Predecoder_predecode
TransactionManager_Fetch_Stage2_Fetch_Stage2_cond0 --&gt; Predecoder_predecode
TransactionManager_Fetch_Stage2_Fetch_Stage2_cond1 --&gt; PredictionChecker_check
TransactionManager_Fetch_Stage2_Fetch_Stage2_cond0 --&gt; PredictionChecker_check
TransactionManager_Fetch_Stage2_Fetch_Stage2_cond1 --&gt; TaggedCounter1__incr
TransactionManager_Fetch_Stage2_Fetch_Stage2_cond0 --&gt; TaggedCounter1__incr
TransactionManager_Fetch_Stage2_Fetch_Stage2_cond1 --&gt; TaggedCounter2__incr
TransactionManager_Fetch_Stage2_Fetch_Stage2_cond0 --&gt; TaggedCounter2__incr
TransactionManager_Fetch_Stage2_Fetch_Stage2_cond1 --&gt; TaggedCounter3__incr
TransactionManager_Fetch_Stage2_Fetch_Stage2_cond0 --&gt; TaggedCounter3__incr
TransactionManager_Fetch_Stage2_Fetch_Stage2_cond1 &lt;--&gt; FetchUnit_Fetch_Stage2_cond1
TransactionManager_accept_cond0_ConnectTrans_accept_cond0 &lt;--&gt; LSUDummy_accept_cond0
TransactionManager_accept_cond0_ConnectTrans_accept_cond1 &lt;--&gt; LSUDummy_accept_cond0
LSURequester_accept --&gt; TransactionManager_accept_cond0_ConnectTrans_accept_cond0
LSURequester_accept --&gt; TransactionManager_accept_cond0_ConnectTrans_accept_cond1
BasicFifo10_read --&gt; TransactionManager_accept_cond0_ConnectTrans_accept_cond0
BasicFifo10_read --&gt; TransactionManager_accept_cond0_ConnectTrans_accept_cond1
FIFO10_read --&gt; TransactionManager_accept_cond0_ConnectTrans_accept_cond0
FIFO10_read --&gt; TransactionManager_accept_cond0_ConnectTrans_accept_cond1
TransactionManager_accept_cond0_ConnectTrans_accept_cond0 &lt;--&gt; LSURequester_accept_cond0
WishboneMasterAdapter1_get_write_response --&gt; TransactionManager_accept_cond0_ConnectTrans_accept_cond0
Serializer1_serialize_out1 --&gt; TransactionManager_accept_cond0_ConnectTrans_accept_cond0
BasicFifo1_read --&gt; TransactionManager_accept_cond0_ConnectTrans_accept_cond0
BasicFifo1_read --&gt; TransactionManager_accept_cond0_ConnectTrans_accept_cond1
WishboneMaster1_result --&gt; TransactionManager_accept_cond0_ConnectTrans_accept_cond0
WishboneMaster1_result --&gt; TransactionManager_accept_cond0_ConnectTrans_accept_cond1
Forwarder1_read --&gt; TransactionManager_accept_cond0_ConnectTrans_accept_cond0
Forwarder1_read --&gt; TransactionManager_accept_cond0_ConnectTrans_accept_cond1
TransactionManager_LSUDummy_issue_cond1 &lt;--&gt; LSUDummy_LSUDummy2
TransactionManager_issue_cond2_LSUDummy &lt;--&gt; LSUDummy_LSUDummy2
TransactionManager_issue_cond0_LSUDummy &lt;--&gt; LSUDummy_LSUDummy2
TransactionManager_LSUDummy_issue_cond1 --&gt; LSURequester_issue
TransactionManager_issue_cond2_LSUDummy --&gt; LSURequester_issue
TransactionManager_issue_cond0_LSUDummy --&gt; LSURequester_issue
TransactionManager_LSUDummy_issue_cond1 --&gt; BasicFifo10_write
TransactionManager_issue_cond2_LSUDummy --&gt; BasicFifo10_write
TransactionManager_issue_cond0_LSUDummy --&gt; BasicFifo10_write
TransactionManager_LSUDummy_issue_cond1 --&gt; FIFO10_write
TransactionManager_issue_cond2_LSUDummy --&gt; FIFO10_write
TransactionManager_issue_cond0_LSUDummy --&gt; FIFO10_write
TransactionManager_LSUDummy_issue_cond1 &lt;--&gt; LSURequester_issue_cond1
TransactionManager_LSUDummy_issue_cond1 --&gt; WishboneMasterAdapter1_request_read
TransactionManager_LSUDummy_issue_cond1 --&gt; Serializer1_serialize_in0
TransactionManager_LSUDummy_issue_cond1 --&gt; BasicFifo1_write
TransactionManager_issue_cond0_LSUDummy --&gt; BasicFifo1_write
TransactionManager_LSUDummy_issue_cond1 --&gt; WishboneMaster1_request
TransactionManager_issue_cond0_LSUDummy --&gt; WishboneMaster1_request
TransactionManager_Renaming_ROBAllocation &lt;--&gt; Renaming_Renaming
FIFO12_read --&gt; TransactionManager_Renaming_ROBAllocation
TransactionManager_Renaming_ROBAllocation --&gt; Connect_write
TransactionManager_Renaming_ROBAllocation &lt;--&gt; ROBAllocation_ROBAllocation
Connect_read --&gt; TransactionManager_Renaming_ROBAllocation
TransactionManager_Renaming_ROBAllocation --&gt; ReorderBuffer_put
TransactionManager_Renaming_ROBAllocation &lt;--&gt; FIFOLatencyMeasurer1__start
TransactionManager_Renaming_ROBAllocation --&gt; FIFO1_write
TransactionManager_Renaming_ROBAllocation --&gt; FIFO13_write
TransactionManager_Fetch_Stage2_Fetch_Stage2_cond0 &lt;--&gt; FetchUnit_Fetch_Stage2_cond0
TransactionManager_Fetch_Stage2_Fetch_Stage2_cond0 &lt;--&gt; HwCounter5__incr
TransactionManager_Fetch_Stage2_Fetch_Stage2_cond0 --&gt; TaggedCounter__incr
TransactionManager_Fetch_Stage2_Fetch_Stage2_cond0 --&gt; Serializer_write
TransactionManager_issue_cond2_LSUDummy &lt;--&gt; LSURequester_issue_cond2
TransactionManager_PrivilegedFuncUnit_PrivilegedFuncUnit_cond0 &lt;--&gt; PrivilegedFuncUnit_PrivilegedFuncUnit_cond0
TransactionManager_PrivilegedFuncUnit_PrivilegedFuncUnit_cond0 &lt;--&gt; InternalInterruptController_mret
TransactionManager_issue_cond0_LSUDummy &lt;--&gt; LSURequester_issue_cond0
TransactionManager_issue_cond0_LSUDummy --&gt; WishboneMasterAdapter1_request_write
TransactionManager_issue_cond0_LSUDummy --&gt; Serializer1_serialize_in1
TransactionManager_accept_cond0_ConnectTrans_accept_cond1 &lt;--&gt; LSURequester_accept_cond1
WishboneMasterAdapter1_get_read_response --&gt; TransactionManager_accept_cond0_ConnectTrans_accept_cond1
Serializer1_serialize_out0 --&gt; TransactionManager_accept_cond0_ConnectTrans_accept_cond1
        </div></div>
</div>
</div>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="shared-structs/rs.html" class="btn btn-neutral float-left" title="Reservation Station" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="problem-checklist.html" class="btn btn-neutral float-right" title="Problem checklist" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright Ku≈∫nia Rdzeni, 2024.
      <span class="lastupdated">Last updated on 09:56 2024-12-10.
      </span></p>
  </div>

   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>