# begin LFP file C:\Users\miste\Desktop\ZadaniaVerilog\ZAD4\Shift_register.lfp
designfile Shift_register.v
parttype xc2c256-tq144-6
bus_delimiter 0;
set_busdelim_onsave 1;
