Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Dec  5 13:17:26 2025
| Host         : DESKTOP-54I1DOI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Radar_Filter_timing_summary_routed.rpt -pb Radar_Filter_timing_summary_routed.pb -rpx Radar_Filter_timing_summary_routed.rpx -warn_on_violation
| Design       : Radar_Filter
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.940        0.000                      0                  295        0.106        0.000                      0                  295        4.500        0.000                       0                   181  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.940        0.000                      0                  295        0.106        0.000                      0                  295        4.500        0.000                       0                   181  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.940ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.940ns  (required time - arrival time)
  Source:                 u_sort/regs_reg[8][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sort/regs_reg[0][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.784ns  (logic 1.574ns (27.214%)  route 4.210ns (72.786%))
  Logic Levels:           5  (LUT2=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.285ns = ( 14.285 - 10.000 ) 
    Source Clock Delay      (SCD):    4.550ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.633     4.550    u_sort/CLK
    SLICE_X7Y40          FDRE                                         r  u_sort/regs_reg[8][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDRE (Prop_fdre_C_Q)         0.456     5.006 f  u_sort/regs_reg[8][4]/Q
                         net (fo=1, routed)           1.259     6.265    u_sort/regs_reg[8][4]
    SLICE_X7Y40          LUT6 (Prop_lut6_I0_O)        0.124     6.389 f  u_sort/regs[1][4]_i_5/O
                         net (fo=1, routed)           0.000     6.389    u_sort/regs[1][4]_i_5_n_0
    SLICE_X7Y40          MUXF7 (Prop_muxf7_I1_O)      0.217     6.606 f  u_sort/regs_reg[1][4]_i_2/O
                         net (fo=10, routed)          1.045     7.652    u_sort/regs_reg[1][4]_i_2_n_0
    SLICE_X7Y39          LUT2 (Prop_lut2_I1_O)        0.327     7.979 r  u_sort/regs[1][5]_i_7/O
                         net (fo=1, routed)           0.652     8.630    u_sort/regs[1][5]_i_7_n_0
    SLICE_X7Y39          LUT6 (Prop_lut6_I2_O)        0.326     8.956 f  u_sort/regs[1][5]_i_3/O
                         net (fo=9, routed)           0.505     9.461    u_sort/regs[1][5]_i_3_n_0
    SLICE_X4Y37          LUT6 (Prop_lut6_I5_O)        0.124     9.585 r  u_sort/regs[0][5]_i_1/O
                         net (fo=6, routed)           0.749    10.334    u_sort/regs[0]_0
    SLICE_X0Y40          FDRE                                         r  u_sort/regs_reg[0][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.517    14.285    u_sort/CLK
    SLICE_X0Y40          FDRE                                         r  u_sort/regs_reg[0][3]/C
                         clock pessimism              0.230    14.514    
                         clock uncertainty           -0.035    14.479    
    SLICE_X0Y40          FDRE (Setup_fdre_C_CE)      -0.205    14.274    u_sort/regs_reg[0][3]
  -------------------------------------------------------------------
                         required time                         14.274    
                         arrival time                         -10.334    
  -------------------------------------------------------------------
                         slack                                  3.940    

Slack (MET) :             3.940ns  (required time - arrival time)
  Source:                 u_sort/regs_reg[8][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sort/regs_reg[0][5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.784ns  (logic 1.574ns (27.214%)  route 4.210ns (72.786%))
  Logic Levels:           5  (LUT2=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.285ns = ( 14.285 - 10.000 ) 
    Source Clock Delay      (SCD):    4.550ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.633     4.550    u_sort/CLK
    SLICE_X7Y40          FDRE                                         r  u_sort/regs_reg[8][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDRE (Prop_fdre_C_Q)         0.456     5.006 f  u_sort/regs_reg[8][4]/Q
                         net (fo=1, routed)           1.259     6.265    u_sort/regs_reg[8][4]
    SLICE_X7Y40          LUT6 (Prop_lut6_I0_O)        0.124     6.389 f  u_sort/regs[1][4]_i_5/O
                         net (fo=1, routed)           0.000     6.389    u_sort/regs[1][4]_i_5_n_0
    SLICE_X7Y40          MUXF7 (Prop_muxf7_I1_O)      0.217     6.606 f  u_sort/regs_reg[1][4]_i_2/O
                         net (fo=10, routed)          1.045     7.652    u_sort/regs_reg[1][4]_i_2_n_0
    SLICE_X7Y39          LUT2 (Prop_lut2_I1_O)        0.327     7.979 r  u_sort/regs[1][5]_i_7/O
                         net (fo=1, routed)           0.652     8.630    u_sort/regs[1][5]_i_7_n_0
    SLICE_X7Y39          LUT6 (Prop_lut6_I2_O)        0.326     8.956 f  u_sort/regs[1][5]_i_3/O
                         net (fo=9, routed)           0.505     9.461    u_sort/regs[1][5]_i_3_n_0
    SLICE_X4Y37          LUT6 (Prop_lut6_I5_O)        0.124     9.585 r  u_sort/regs[0][5]_i_1/O
                         net (fo=6, routed)           0.749    10.334    u_sort/regs[0]_0
    SLICE_X0Y40          FDRE                                         r  u_sort/regs_reg[0][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.517    14.285    u_sort/CLK
    SLICE_X0Y40          FDRE                                         r  u_sort/regs_reg[0][5]/C
                         clock pessimism              0.230    14.514    
                         clock uncertainty           -0.035    14.479    
    SLICE_X0Y40          FDRE (Setup_fdre_C_CE)      -0.205    14.274    u_sort/regs_reg[0][5]
  -------------------------------------------------------------------
                         required time                         14.274    
                         arrival time                         -10.334    
  -------------------------------------------------------------------
                         slack                                  3.940    

Slack (MET) :             3.949ns  (required time - arrival time)
  Source:                 u_sort/regs_reg[8][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sort/regs_reg[4][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.787ns  (logic 1.574ns (27.198%)  route 4.213ns (72.802%))
  Logic Levels:           5  (LUT2=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.284ns = ( 14.284 - 10.000 ) 
    Source Clock Delay      (SCD):    4.550ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.633     4.550    u_sort/CLK
    SLICE_X7Y40          FDRE                                         r  u_sort/regs_reg[8][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDRE (Prop_fdre_C_Q)         0.456     5.006 f  u_sort/regs_reg[8][4]/Q
                         net (fo=1, routed)           1.259     6.265    u_sort/regs_reg[8][4]
    SLICE_X7Y40          LUT6 (Prop_lut6_I0_O)        0.124     6.389 f  u_sort/regs[1][4]_i_5/O
                         net (fo=1, routed)           0.000     6.389    u_sort/regs[1][4]_i_5_n_0
    SLICE_X7Y40          MUXF7 (Prop_muxf7_I1_O)      0.217     6.606 f  u_sort/regs_reg[1][4]_i_2/O
                         net (fo=10, routed)          1.045     7.652    u_sort/regs_reg[1][4]_i_2_n_0
    SLICE_X7Y39          LUT2 (Prop_lut2_I1_O)        0.327     7.979 r  u_sort/regs[1][5]_i_7/O
                         net (fo=1, routed)           0.652     8.630    u_sort/regs[1][5]_i_7_n_0
    SLICE_X7Y39          LUT6 (Prop_lut6_I2_O)        0.326     8.956 f  u_sort/regs[1][5]_i_3/O
                         net (fo=9, routed)           0.485     9.441    u_sort/regs[1][5]_i_3_n_0
    SLICE_X3Y38          LUT6 (Prop_lut6_I5_O)        0.124     9.565 r  u_sort/regs[4][5]_i_1/O
                         net (fo=6, routed)           0.772    10.337    u_sort/regs[4]_4
    SLICE_X7Y42          FDRE                                         r  u_sort/regs_reg[4][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.516    14.284    u_sort/CLK
    SLICE_X7Y42          FDRE                                         r  u_sort/regs_reg[4][2]/C
                         clock pessimism              0.243    14.526    
                         clock uncertainty           -0.035    14.491    
    SLICE_X7Y42          FDRE (Setup_fdre_C_CE)      -0.205    14.286    u_sort/regs_reg[4][2]
  -------------------------------------------------------------------
                         required time                         14.286    
                         arrival time                         -10.337    
  -------------------------------------------------------------------
                         slack                                  3.949    

Slack (MET) :             4.037ns  (required time - arrival time)
  Source:                 u_sort/regs_reg[8][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sort/regs_reg[6][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.688ns  (logic 1.574ns (27.672%)  route 4.114ns (72.328%))
  Logic Levels:           5  (LUT2=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.286ns = ( 14.286 - 10.000 ) 
    Source Clock Delay      (SCD):    4.550ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.633     4.550    u_sort/CLK
    SLICE_X7Y40          FDRE                                         r  u_sort/regs_reg[8][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDRE (Prop_fdre_C_Q)         0.456     5.006 f  u_sort/regs_reg[8][4]/Q
                         net (fo=1, routed)           1.259     6.265    u_sort/regs_reg[8][4]
    SLICE_X7Y40          LUT6 (Prop_lut6_I0_O)        0.124     6.389 f  u_sort/regs[1][4]_i_5/O
                         net (fo=1, routed)           0.000     6.389    u_sort/regs[1][4]_i_5_n_0
    SLICE_X7Y40          MUXF7 (Prop_muxf7_I1_O)      0.217     6.606 f  u_sort/regs_reg[1][4]_i_2/O
                         net (fo=10, routed)          1.045     7.652    u_sort/regs_reg[1][4]_i_2_n_0
    SLICE_X7Y39          LUT2 (Prop_lut2_I1_O)        0.327     7.979 r  u_sort/regs[1][5]_i_7/O
                         net (fo=1, routed)           0.652     8.630    u_sort/regs[1][5]_i_7_n_0
    SLICE_X7Y39          LUT6 (Prop_lut6_I2_O)        0.326     8.956 f  u_sort/regs[1][5]_i_3/O
                         net (fo=9, routed)           0.367     9.323    u_sort/regs[1][5]_i_3_n_0
    SLICE_X6Y38          LUT6 (Prop_lut6_I4_O)        0.124     9.447 r  u_sort/regs[6][5]_i_1/O
                         net (fo=6, routed)           0.791    10.238    u_sort/regs[6]_6
    SLICE_X1Y41          FDRE                                         r  u_sort/regs_reg[6][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.518    14.286    u_sort/CLK
    SLICE_X1Y41          FDRE                                         r  u_sort/regs_reg[6][0]/C
                         clock pessimism              0.230    14.515    
                         clock uncertainty           -0.035    14.480    
    SLICE_X1Y41          FDRE (Setup_fdre_C_CE)      -0.205    14.275    u_sort/regs_reg[6][0]
  -------------------------------------------------------------------
                         required time                         14.275    
                         arrival time                         -10.238    
  -------------------------------------------------------------------
                         slack                                  4.037    

Slack (MET) :             4.108ns  (required time - arrival time)
  Source:                 u_sort/regs_reg[8][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sort/regs_reg[4][5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.614ns  (logic 1.574ns (28.035%)  route 4.040ns (71.965%))
  Logic Levels:           5  (LUT2=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.284ns = ( 14.284 - 10.000 ) 
    Source Clock Delay      (SCD):    4.550ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.633     4.550    u_sort/CLK
    SLICE_X7Y40          FDRE                                         r  u_sort/regs_reg[8][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDRE (Prop_fdre_C_Q)         0.456     5.006 f  u_sort/regs_reg[8][4]/Q
                         net (fo=1, routed)           1.259     6.265    u_sort/regs_reg[8][4]
    SLICE_X7Y40          LUT6 (Prop_lut6_I0_O)        0.124     6.389 f  u_sort/regs[1][4]_i_5/O
                         net (fo=1, routed)           0.000     6.389    u_sort/regs[1][4]_i_5_n_0
    SLICE_X7Y40          MUXF7 (Prop_muxf7_I1_O)      0.217     6.606 f  u_sort/regs_reg[1][4]_i_2/O
                         net (fo=10, routed)          1.045     7.652    u_sort/regs_reg[1][4]_i_2_n_0
    SLICE_X7Y39          LUT2 (Prop_lut2_I1_O)        0.327     7.979 r  u_sort/regs[1][5]_i_7/O
                         net (fo=1, routed)           0.652     8.630    u_sort/regs[1][5]_i_7_n_0
    SLICE_X7Y39          LUT6 (Prop_lut6_I2_O)        0.326     8.956 f  u_sort/regs[1][5]_i_3/O
                         net (fo=9, routed)           0.485     9.441    u_sort/regs[1][5]_i_3_n_0
    SLICE_X3Y38          LUT6 (Prop_lut6_I5_O)        0.124     9.565 r  u_sort/regs[4][5]_i_1/O
                         net (fo=6, routed)           0.600    10.165    u_sort/regs[4]_4
    SLICE_X3Y38          FDRE                                         r  u_sort/regs_reg[4][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.516    14.284    u_sort/CLK
    SLICE_X3Y38          FDRE                                         r  u_sort/regs_reg[4][5]/C
                         clock pessimism              0.230    14.513    
                         clock uncertainty           -0.035    14.478    
    SLICE_X3Y38          FDRE (Setup_fdre_C_CE)      -0.205    14.273    u_sort/regs_reg[4][5]
  -------------------------------------------------------------------
                         required time                         14.273    
                         arrival time                         -10.165    
  -------------------------------------------------------------------
                         slack                                  4.108    

Slack (MET) :             4.161ns  (required time - arrival time)
  Source:                 u_sort/regs_reg[8][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sort/regs_reg[7][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.576ns  (logic 1.574ns (28.230%)  route 4.002ns (71.770%))
  Logic Levels:           5  (LUT2=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.285ns = ( 14.285 - 10.000 ) 
    Source Clock Delay      (SCD):    4.550ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.633     4.550    u_sort/CLK
    SLICE_X7Y40          FDRE                                         r  u_sort/regs_reg[8][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDRE (Prop_fdre_C_Q)         0.456     5.006 f  u_sort/regs_reg[8][4]/Q
                         net (fo=1, routed)           1.259     6.265    u_sort/regs_reg[8][4]
    SLICE_X7Y40          LUT6 (Prop_lut6_I0_O)        0.124     6.389 f  u_sort/regs[1][4]_i_5/O
                         net (fo=1, routed)           0.000     6.389    u_sort/regs[1][4]_i_5_n_0
    SLICE_X7Y40          MUXF7 (Prop_muxf7_I1_O)      0.217     6.606 f  u_sort/regs_reg[1][4]_i_2/O
                         net (fo=10, routed)          1.045     7.652    u_sort/regs_reg[1][4]_i_2_n_0
    SLICE_X7Y39          LUT2 (Prop_lut2_I1_O)        0.327     7.979 r  u_sort/regs[1][5]_i_7/O
                         net (fo=1, routed)           0.652     8.630    u_sort/regs[1][5]_i_7_n_0
    SLICE_X7Y39          LUT6 (Prop_lut6_I2_O)        0.326     8.956 f  u_sort/regs[1][5]_i_3/O
                         net (fo=9, routed)           0.340     9.297    u_sort/regs[1][5]_i_3_n_0
    SLICE_X4Y39          LUT6 (Prop_lut6_I1_O)        0.124     9.421 r  u_sort/regs[7][5]_i_1/O
                         net (fo=6, routed)           0.705    10.126    u_sort/regs[7]_7
    SLICE_X5Y43          FDRE                                         r  u_sort/regs_reg[7][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.517    14.285    u_sort/CLK
    SLICE_X5Y43          FDRE                                         r  u_sort/regs_reg[7][0]/C
                         clock pessimism              0.243    14.527    
                         clock uncertainty           -0.035    14.492    
    SLICE_X5Y43          FDRE (Setup_fdre_C_CE)      -0.205    14.287    u_sort/regs_reg[7][0]
  -------------------------------------------------------------------
                         required time                         14.287    
                         arrival time                         -10.126    
  -------------------------------------------------------------------
                         slack                                  4.161    

Slack (MET) :             4.161ns  (required time - arrival time)
  Source:                 u_sort/regs_reg[8][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sort/regs_reg[7][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.576ns  (logic 1.574ns (28.230%)  route 4.002ns (71.770%))
  Logic Levels:           5  (LUT2=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.285ns = ( 14.285 - 10.000 ) 
    Source Clock Delay      (SCD):    4.550ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.633     4.550    u_sort/CLK
    SLICE_X7Y40          FDRE                                         r  u_sort/regs_reg[8][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDRE (Prop_fdre_C_Q)         0.456     5.006 f  u_sort/regs_reg[8][4]/Q
                         net (fo=1, routed)           1.259     6.265    u_sort/regs_reg[8][4]
    SLICE_X7Y40          LUT6 (Prop_lut6_I0_O)        0.124     6.389 f  u_sort/regs[1][4]_i_5/O
                         net (fo=1, routed)           0.000     6.389    u_sort/regs[1][4]_i_5_n_0
    SLICE_X7Y40          MUXF7 (Prop_muxf7_I1_O)      0.217     6.606 f  u_sort/regs_reg[1][4]_i_2/O
                         net (fo=10, routed)          1.045     7.652    u_sort/regs_reg[1][4]_i_2_n_0
    SLICE_X7Y39          LUT2 (Prop_lut2_I1_O)        0.327     7.979 r  u_sort/regs[1][5]_i_7/O
                         net (fo=1, routed)           0.652     8.630    u_sort/regs[1][5]_i_7_n_0
    SLICE_X7Y39          LUT6 (Prop_lut6_I2_O)        0.326     8.956 f  u_sort/regs[1][5]_i_3/O
                         net (fo=9, routed)           0.340     9.297    u_sort/regs[1][5]_i_3_n_0
    SLICE_X4Y39          LUT6 (Prop_lut6_I1_O)        0.124     9.421 r  u_sort/regs[7][5]_i_1/O
                         net (fo=6, routed)           0.705    10.126    u_sort/regs[7]_7
    SLICE_X5Y43          FDRE                                         r  u_sort/regs_reg[7][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.517    14.285    u_sort/CLK
    SLICE_X5Y43          FDRE                                         r  u_sort/regs_reg[7][2]/C
                         clock pessimism              0.243    14.527    
                         clock uncertainty           -0.035    14.492    
    SLICE_X5Y43          FDRE (Setup_fdre_C_CE)      -0.205    14.287    u_sort/regs_reg[7][2]
  -------------------------------------------------------------------
                         required time                         14.287    
                         arrival time                         -10.126    
  -------------------------------------------------------------------
                         slack                                  4.161    

Slack (MET) :             4.165ns  (required time - arrival time)
  Source:                 u_sort/regs_reg[8][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sort/regs_reg[3][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.567ns  (logic 1.574ns (28.272%)  route 3.993ns (71.728%))
  Logic Levels:           5  (LUT2=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.281ns = ( 14.281 - 10.000 ) 
    Source Clock Delay      (SCD):    4.550ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.633     4.550    u_sort/CLK
    SLICE_X7Y40          FDRE                                         r  u_sort/regs_reg[8][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDRE (Prop_fdre_C_Q)         0.456     5.006 f  u_sort/regs_reg[8][4]/Q
                         net (fo=1, routed)           1.259     6.265    u_sort/regs_reg[8][4]
    SLICE_X7Y40          LUT6 (Prop_lut6_I0_O)        0.124     6.389 f  u_sort/regs[1][4]_i_5/O
                         net (fo=1, routed)           0.000     6.389    u_sort/regs[1][4]_i_5_n_0
    SLICE_X7Y40          MUXF7 (Prop_muxf7_I1_O)      0.217     6.606 f  u_sort/regs_reg[1][4]_i_2/O
                         net (fo=10, routed)          1.045     7.652    u_sort/regs_reg[1][4]_i_2_n_0
    SLICE_X7Y39          LUT2 (Prop_lut2_I1_O)        0.327     7.979 r  u_sort/regs[1][5]_i_7/O
                         net (fo=1, routed)           0.652     8.630    u_sort/regs[1][5]_i_7_n_0
    SLICE_X7Y39          LUT6 (Prop_lut6_I2_O)        0.326     8.956 f  u_sort/regs[1][5]_i_3/O
                         net (fo=9, routed)           0.495     9.452    u_sort/regs[1][5]_i_3_n_0
    SLICE_X5Y37          LUT6 (Prop_lut6_I3_O)        0.124     9.576 r  u_sort/regs[3][5]_i_1/O
                         net (fo=6, routed)           0.542    10.118    u_sort/regs[3]_3
    SLICE_X5Y37          FDRE                                         r  u_sort/regs_reg[3][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.513    14.281    u_sort/CLK
    SLICE_X5Y37          FDRE                                         r  u_sort/regs_reg[3][1]/C
                         clock pessimism              0.243    14.523    
                         clock uncertainty           -0.035    14.488    
    SLICE_X5Y37          FDRE (Setup_fdre_C_CE)      -0.205    14.283    u_sort/regs_reg[3][1]
  -------------------------------------------------------------------
                         required time                         14.283    
                         arrival time                         -10.118    
  -------------------------------------------------------------------
                         slack                                  4.165    

Slack (MET) :             4.165ns  (required time - arrival time)
  Source:                 u_sort/regs_reg[8][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sort/regs_reg[3][5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.567ns  (logic 1.574ns (28.272%)  route 3.993ns (71.728%))
  Logic Levels:           5  (LUT2=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.281ns = ( 14.281 - 10.000 ) 
    Source Clock Delay      (SCD):    4.550ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.633     4.550    u_sort/CLK
    SLICE_X7Y40          FDRE                                         r  u_sort/regs_reg[8][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDRE (Prop_fdre_C_Q)         0.456     5.006 f  u_sort/regs_reg[8][4]/Q
                         net (fo=1, routed)           1.259     6.265    u_sort/regs_reg[8][4]
    SLICE_X7Y40          LUT6 (Prop_lut6_I0_O)        0.124     6.389 f  u_sort/regs[1][4]_i_5/O
                         net (fo=1, routed)           0.000     6.389    u_sort/regs[1][4]_i_5_n_0
    SLICE_X7Y40          MUXF7 (Prop_muxf7_I1_O)      0.217     6.606 f  u_sort/regs_reg[1][4]_i_2/O
                         net (fo=10, routed)          1.045     7.652    u_sort/regs_reg[1][4]_i_2_n_0
    SLICE_X7Y39          LUT2 (Prop_lut2_I1_O)        0.327     7.979 r  u_sort/regs[1][5]_i_7/O
                         net (fo=1, routed)           0.652     8.630    u_sort/regs[1][5]_i_7_n_0
    SLICE_X7Y39          LUT6 (Prop_lut6_I2_O)        0.326     8.956 f  u_sort/regs[1][5]_i_3/O
                         net (fo=9, routed)           0.495     9.452    u_sort/regs[1][5]_i_3_n_0
    SLICE_X5Y37          LUT6 (Prop_lut6_I3_O)        0.124     9.576 r  u_sort/regs[3][5]_i_1/O
                         net (fo=6, routed)           0.542    10.118    u_sort/regs[3]_3
    SLICE_X5Y37          FDRE                                         r  u_sort/regs_reg[3][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.513    14.281    u_sort/CLK
    SLICE_X5Y37          FDRE                                         r  u_sort/regs_reg[3][5]/C
                         clock pessimism              0.243    14.523    
                         clock uncertainty           -0.035    14.488    
    SLICE_X5Y37          FDRE (Setup_fdre_C_CE)      -0.205    14.283    u_sort/regs_reg[3][5]
  -------------------------------------------------------------------
                         required time                         14.283    
                         arrival time                         -10.118    
  -------------------------------------------------------------------
                         slack                                  4.165    

Slack (MET) :             4.167ns  (required time - arrival time)
  Source:                 u_sort/regs_reg[8][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sort/regs_reg[0][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.594ns  (logic 1.574ns (28.139%)  route 4.020ns (71.861%))
  Logic Levels:           5  (LUT2=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.286ns = ( 14.286 - 10.000 ) 
    Source Clock Delay      (SCD):    4.550ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.633     4.550    u_sort/CLK
    SLICE_X7Y40          FDRE                                         r  u_sort/regs_reg[8][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDRE (Prop_fdre_C_Q)         0.456     5.006 f  u_sort/regs_reg[8][4]/Q
                         net (fo=1, routed)           1.259     6.265    u_sort/regs_reg[8][4]
    SLICE_X7Y40          LUT6 (Prop_lut6_I0_O)        0.124     6.389 f  u_sort/regs[1][4]_i_5/O
                         net (fo=1, routed)           0.000     6.389    u_sort/regs[1][4]_i_5_n_0
    SLICE_X7Y40          MUXF7 (Prop_muxf7_I1_O)      0.217     6.606 f  u_sort/regs_reg[1][4]_i_2/O
                         net (fo=10, routed)          1.045     7.652    u_sort/regs_reg[1][4]_i_2_n_0
    SLICE_X7Y39          LUT2 (Prop_lut2_I1_O)        0.327     7.979 r  u_sort/regs[1][5]_i_7/O
                         net (fo=1, routed)           0.652     8.630    u_sort/regs[1][5]_i_7_n_0
    SLICE_X7Y39          LUT6 (Prop_lut6_I2_O)        0.326     8.956 f  u_sort/regs[1][5]_i_3/O
                         net (fo=9, routed)           0.505     9.461    u_sort/regs[1][5]_i_3_n_0
    SLICE_X4Y37          LUT6 (Prop_lut6_I5_O)        0.124     9.585 r  u_sort/regs[0][5]_i_1/O
                         net (fo=6, routed)           0.559    10.144    u_sort/regs[0]_0
    SLICE_X2Y42          FDRE                                         r  u_sort/regs_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.518    14.286    u_sort/CLK
    SLICE_X2Y42          FDRE                                         r  u_sort/regs_reg[0][0]/C
                         clock pessimism              0.230    14.515    
                         clock uncertainty           -0.035    14.480    
    SLICE_X2Y42          FDRE (Setup_fdre_C_CE)      -0.169    14.311    u_sort/regs_reg[0][0]
  -------------------------------------------------------------------
                         required time                         14.311    
                         arrival time                         -10.144    
  -------------------------------------------------------------------
                         slack                                  4.167    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 mem_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sort/regs_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.925ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.591     1.567    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y38          FDRE                                         r  mem_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.141     1.708 r  mem_reg[1][2]/Q
                         net (fo=1, routed)           0.054     1.762    u_sort/regs_reg[1][5]_0[2]
    SLICE_X6Y38          LUT6 (Prop_lut6_I5_O)        0.045     1.807 r  u_sort/regs[1][2]_i_1/O
                         net (fo=1, routed)           0.000     1.807    u_sort/regs[1][2]_i_1_n_0
    SLICE_X6Y38          FDRE                                         r  u_sort/regs_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.862     1.925    u_sort/CLK
    SLICE_X6Y38          FDRE                                         r  u_sort/regs_reg[1][2]/C
                         clock pessimism             -0.345     1.580    
    SLICE_X6Y38          FDRE (Hold_fdre_C_D)         0.121     1.701    u_sort/regs_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 u_ctrl/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ctrl/lfsr_en_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.421%)  route 0.098ns (34.579%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.925ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.592     1.568    u_ctrl/CLK
    SLICE_X3Y37          FDRE                                         r  u_ctrl/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.141     1.709 r  u_ctrl/FSM_sequential_state_reg[0]/Q
                         net (fo=12, routed)          0.098     1.808    u_ctrl/FSM_sequential_state_reg[0]_0[0]
    SLICE_X2Y37          LUT6 (Prop_lut6_I0_O)        0.045     1.853 r  u_ctrl/lfsr_en_reg_i_1/O
                         net (fo=1, routed)           0.000     1.853    u_ctrl/lfsr_en_reg
    SLICE_X2Y37          FDRE                                         r  u_ctrl/lfsr_en_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.862     1.925    u_ctrl/CLK
    SLICE_X2Y37          FDRE                                         r  u_ctrl/lfsr_en_reg_reg/C
                         clock pessimism             -0.344     1.581    
    SLICE_X2Y37          FDRE (Hold_fdre_C_D)         0.121     1.702    u_ctrl/lfsr_en_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 mem_reg[5][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sort/regs_reg[5][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.209ns (80.975%)  route 0.049ns (19.025%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.927ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.593     1.569    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y39          FDRE                                         r  mem_reg[5][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.164     1.733 r  mem_reg[5][3]/Q
                         net (fo=1, routed)           0.049     1.782    u_sort/regs_reg[5][5]_0[3]
    SLICE_X3Y39          LUT6 (Prop_lut6_I5_O)        0.045     1.827 r  u_sort/regs[5][3]_i_1/O
                         net (fo=1, routed)           0.000     1.827    u_sort/regs[5][3]_i_1_n_0
    SLICE_X3Y39          FDRE                                         r  u_sort/regs_reg[5][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.864     1.927    u_sort/CLK
    SLICE_X3Y39          FDRE                                         r  u_sort/regs_reg[5][3]/C
                         clock pessimism             -0.345     1.582    
    SLICE_X3Y39          FDRE (Hold_fdre_C_D)         0.092     1.674    u_sort/regs_reg[5][3]
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 u_ctrl/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ctrl/display_sel_r_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.964%)  route 0.100ns (35.036%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.925ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.592     1.568    u_ctrl/CLK
    SLICE_X3Y37          FDRE                                         r  u_ctrl/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.141     1.709 r  u_ctrl/FSM_sequential_state_reg[0]/Q
                         net (fo=12, routed)          0.100     1.810    u_ctrl/FSM_sequential_state_reg[0]_0[0]
    SLICE_X2Y37          LUT6 (Prop_lut6_I4_O)        0.045     1.855 r  u_ctrl/display_sel_r_i_1/O
                         net (fo=1, routed)           0.000     1.855    u_ctrl/display_sel_r_i_1_n_0
    SLICE_X2Y37          FDRE                                         r  u_ctrl/display_sel_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.862     1.925    u_ctrl/CLK
    SLICE_X2Y37          FDRE                                         r  u_ctrl/display_sel_r_reg/C
                         clock pessimism             -0.344     1.581    
    SLICE_X2Y37          FDRE (Hold_fdre_C_D)         0.120     1.701    u_ctrl/display_sel_r_reg
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 u_rng/LFSR_RNG_6bit_reg_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_rng/LFSR_RNG_6bit_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.141ns (61.111%)  route 0.090ns (38.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.925ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.592     1.568    u_rng/CLK
    SLICE_X0Y37          FDSE                                         r  u_rng/LFSR_RNG_6bit_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDSE (Prop_fdse_C_Q)         0.141     1.709 r  u_rng/LFSR_RNG_6bit_reg_reg[0]/Q
                         net (fo=10, routed)          0.090     1.799    u_rng/Q[0]
    SLICE_X0Y37          FDRE                                         r  u_rng/LFSR_RNG_6bit_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.862     1.925    u_rng/CLK
    SLICE_X0Y37          FDRE                                         r  u_rng/LFSR_RNG_6bit_reg_reg[1]/C
                         clock pessimism             -0.357     1.568    
    SLICE_X0Y37          FDRE (Hold_fdre_C_D)         0.075     1.643    u_rng/LFSR_RNG_6bit_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 mem_reg[6][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sort/regs_reg[6][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.594     1.570    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y41          FDRE                                         r  mem_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.141     1.711 r  mem_reg[6][0]/Q
                         net (fo=1, routed)           0.086     1.797    u_sort/regs_reg[6][5]_0[0]
    SLICE_X1Y41          LUT6 (Prop_lut6_I5_O)        0.045     1.842 r  u_sort/regs[6][0]_i_1/O
                         net (fo=1, routed)           0.000     1.842    u_sort/regs[6][0]_i_1_n_0
    SLICE_X1Y41          FDRE                                         r  u_sort/regs_reg[6][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.865     1.928    u_sort/CLK
    SLICE_X1Y41          FDRE                                         r  u_sort/regs_reg[6][0]/C
                         clock pessimism             -0.345     1.583    
    SLICE_X1Y41          FDRE (Hold_fdre_C_D)         0.091     1.674    u_sort/regs_reg[6][0]
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 mem_reg[6][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sort/regs_reg[6][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.825%)  route 0.120ns (39.175%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.925ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.321ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.593     1.569    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y38          FDRE                                         r  mem_reg[6][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.141     1.710 r  mem_reg[6][5]/Q
                         net (fo=1, routed)           0.120     1.830    u_sort/regs_reg[6][5]_0[5]
    SLICE_X4Y38          LUT6 (Prop_lut6_I5_O)        0.045     1.875 r  u_sort/regs[6][5]_i_2/O
                         net (fo=1, routed)           0.000     1.875    u_sort/regs[6][5]_i_2_n_0
    SLICE_X4Y38          FDRE                                         r  u_sort/regs_reg[6][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.862     1.925    u_sort/CLK
    SLICE_X4Y38          FDRE                                         r  u_sort/regs_reg[6][5]/C
                         clock pessimism             -0.321     1.604    
    SLICE_X4Y38          FDRE (Hold_fdre_C_D)         0.092     1.696    u_sort/regs_reg[6][5]
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 mem_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sort/regs_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.459%)  route 0.132ns (41.541%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.594     1.570    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y42          FDRE                                         r  mem_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.141     1.711 r  mem_reg[0][2]/Q
                         net (fo=1, routed)           0.132     1.843    u_sort/regs_reg[0][5]_0[2]
    SLICE_X2Y42          LUT4 (Prop_lut4_I3_O)        0.045     1.888 r  u_sort/regs[0][2]_i_1/O
                         net (fo=1, routed)           0.000     1.888    u_sort/regs[0][2]_i_1_n_0
    SLICE_X2Y42          FDRE                                         r  u_sort/regs_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.865     1.928    u_sort/CLK
    SLICE_X2Y42          FDRE                                         r  u_sort/regs_reg[0][2]/C
                         clock pessimism             -0.342     1.586    
    SLICE_X2Y42          FDRE (Hold_fdre_C_D)         0.120     1.706    u_sort/regs_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -1.706    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 mem_reg[5][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sort/regs_reg[5][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.550%)  route 0.083ns (28.450%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.927ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.593     1.569    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y39          FDRE                                         r  mem_reg[5][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.164     1.733 r  mem_reg[5][1]/Q
                         net (fo=1, routed)           0.083     1.816    u_sort/regs_reg[5][5]_0[1]
    SLICE_X3Y39          LUT6 (Prop_lut6_I5_O)        0.045     1.861 r  u_sort/regs[5][1]_i_1/O
                         net (fo=1, routed)           0.000     1.861    u_sort/regs[5][1]_i_1_n_0
    SLICE_X3Y39          FDRE                                         r  u_sort/regs_reg[5][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.864     1.927    u_sort/CLK
    SLICE_X3Y39          FDRE                                         r  u_sort/regs_reg[5][1]/C
                         clock pessimism             -0.345     1.582    
    SLICE_X3Y39          FDRE (Hold_fdre_C_D)         0.092     1.674    u_sort/regs_reg[5][1]
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 mem_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sort/regs_reg[4][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.759%)  route 0.110ns (37.241%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.594     1.570    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  mem_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.141     1.711 r  mem_reg[4][0]/Q
                         net (fo=2, routed)           0.110     1.822    u_sort/Q[0]
    SLICE_X3Y40          LUT6 (Prop_lut6_I5_O)        0.045     1.867 r  u_sort/regs[4][0]_i_1/O
                         net (fo=1, routed)           0.000     1.867    u_sort/regs[4][0]_i_1_n_0
    SLICE_X3Y40          FDRE                                         r  u_sort/regs_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.865     1.928    u_sort/CLK
    SLICE_X3Y40          FDRE                                         r  u_sort/regs_reg[4][0]/C
                         clock pessimism             -0.342     1.586    
    SLICE_X3Y40          FDRE (Hold_fdre_C_D)         0.092     1.678    u_sort/regs_reg[4][0]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.188    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y36    db_cnt_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y33    db_cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y33    db_cnt_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y33    db_cnt_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y33    db_cnt_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y34    db_cnt_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y34    db_cnt_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y33    db_cnt_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y34    db_cnt_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y36    db_cnt_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y33    db_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y33    db_cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y33    db_cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y33    db_cnt_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y33    db_cnt_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y36    u_db_sort/sync_0_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y36    u_db_sort/sync_1_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y36    u_db_start/debounced_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y36    u_db_start/pulse_reg_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y44    u_disp/cnt_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y44    u_disp/cnt_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y45    u_disp/cnt_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y44    u_disp/cnt_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y44    u_disp/cnt_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y45    u_disp/cnt_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y43    u_disp/digit_sel_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y43    u_disp/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y45    u_disp/cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y45    u_disp/cnt_reg[11]/C



