Authors,Title,Year,Source title,Volume,Issue,Art. No.,Page start,Page end,Page count,Cited by,DOI,Link,Document Type,Source,EID
"Taassori, M., Shafiee, A., Balasubramonian, R.","Understanding and alleviating intra-die and intra-DIMM parameter variation in the memory system",2016,"Proceedings of the 34th IEEE International Conference on Computer Design, ICCD 2016",,, 7753283,"217","224",,,10.1109/ICCD.2016.7753283,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85006745475&doi=10.1109%2fICCD.2016.7753283&partnerID=40&md5=13f70dcbf86c4e35774961fa1771243d",Conference Paper,Scopus,2-s2.0-85006745475
"Deb, A., Faraboschi, P., Shafiee, A., Muralimanohar, N., Balasubramonian, R., Schreiber, R.","Enabling technologies for memory compression: Metadata, mapping, and prediction",2016,"Proceedings of the 34th IEEE International Conference on Computer Design, ICCD 2016",,, 7753256,"17","24",,,10.1109/ICCD.2016.7753256,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85006765730&doi=10.1109%2fICCD.2016.7753256&partnerID=40&md5=2dcdd144115e54c18b7dae8de68f1467",Conference Paper,Scopus,2-s2.0-85006765730
"Shafiee, A., Nag, A., Muralimanohar, N., Balasubramonian, R., Strachan, J.P., Hu, M., Williams, R.S., Srikumar, V.","ISAAC: A Convolutional Neural Network Accelerator with In-Situ Analog Arithmetic in Crossbars",2016,"Proceedings - 2016 43rd International Symposium on Computer Architecture, ISCA 2016",,, 7551379,"14","26",,24,10.1109/ISCA.2016.12,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84988345240&doi=10.1109%2fISCA.2016.12&partnerID=40&md5=2387597d44dca3eab657840b7555f04b",Conference Paper,Scopus,2-s2.0-84988345240
"Shevgoor, M., Balasubramonian, R., Chatterjee, N., Kim, J.-S.","Addressing service interruptions in memory with thread-to-rank assignment",2016,"ISPASS 2016 - International Symposium on Performance Analysis of Systems and Software",,, 7482071,"24","35",,,10.1109/ISPASS.2016.7482071,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84978766453&doi=10.1109%2fISPASS.2016.7482071&partnerID=40&md5=4625c12ceb37bbe1b7672af794d3e7b6",Conference Paper,Scopus,2-s2.0-84978766453
"Balasubramonian, R.","Making the Case for Feature-Rich Memory Systems: The March Toward Specialized Systems",2016,"IEEE Solid-State Circuits Magazine","8","2", 7495045,"57","65",,1,10.1109/MSSC.2016.2546198,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84976532450&doi=10.1109%2fMSSC.2016.2546198&partnerID=40&md5=cef9526201336adeceb11482de91e090",Article,Scopus,2-s2.0-84976532450
"Balasubramonian, R., Grot, B.","Near-Data Processing [Guest editors' introduction]",2016,"IEEE Micro","36","1", 7419155,"4","5",,,10.1109/MM.2016.1,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84963734984&doi=10.1109%2fMM.2016.1&partnerID=40&md5=4936ebb01b451c62a4f1aa4e1dbfd5a6",Editorial,Scopus,2-s2.0-84963734984
"Shevgoor, M., Muralimanohar, N., Balasubramonian, R., Jeon, Y.","Improving memristor memory with sneak current sharing",2015,"Proceedings of the 33rd IEEE International Conference on Computer Design, ICCD 2015",,, 7357164,"549","556",,1,10.1109/ICCD.2015.7357164,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84962384867&doi=10.1109%2fICCD.2015.7357164&partnerID=40&md5=d10fd4be6864cee52da5281e47043b75",Conference Paper,Scopus,2-s2.0-84962384867
"Pugsley, S.H., Deb, A., Balasubramonian, R., Li, F.","Fixed-function hardware sorting accelerators for near data MapReduce execution",2015,"Proceedings of the 33rd IEEE International Conference on Computer Design, ICCD 2015",,, 7357143,"439","442",,2,10.1109/ICCD.2015.7357143,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84962393580&doi=10.1109%2fICCD.2015.7357143&partnerID=40&md5=eb5628e17c0df34867b9a6c870783d86",Conference Paper,Scopus,2-s2.0-84962393580
"Shafiee, A., Gundu, A., Shevgoor, M., Balasubramonian, R., Tiwari, M.","Avoiding information leakage in the memory controller with fixed service policies",2015,"Proceedings of the Annual International Symposium on Microarchitecture, MICRO","05-09-December-2015",,,"89","101",,5,10.1145/2830772.2830795,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84959879791&doi=10.1145%2f2830772.2830795&partnerID=40&md5=a0122779ee799a284dc6903f9dd0e892",Conference Paper,Scopus,2-s2.0-84959879791
"Shevgoor, M., Koladiya, S., Balasubramonian, R., Wilkerson, C., Pugsley, S.H., Chishti, Z.","Efficiently prefetching complex address patterns",2015,"Proceedings of the Annual International Symposium on Microarchitecture, MICRO","05-09-December-2015",,,"141","152",,5,10.1145/2830772.2830793,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84959931916&doi=10.1145%2f2830772.2830793&partnerID=40&md5=75a853ff2876d7172abd15a1d1172e64",Conference Paper,Scopus,2-s2.0-84959931916
"Xu, C., Niu, D., Muralimanohar, N., Balasubramonian, R., Zhang, T., Yu, S., Xie, Y.","Overcoming the challenges of crossbar resistive memory architectures",2015,"2015 IEEE 21st International Symposium on High Performance Computer Architecture, HPCA 2015",,, 7056056,"476","488",,36,10.1109/HPCA.2015.7056056,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84934298890&doi=10.1109%2fHPCA.2015.7056056&partnerID=40&md5=d90b6801406a221142df0d306e91cac6",Conference Paper,Scopus,2-s2.0-84934298890
"Balasubramonian, R., Chang, J., Manning, T., Moreno, J.H., Murphy, R., Nair, R., Swanson, S.","Near-Data Processing: Insights from a MICRO-46 Workshop",2014,"IEEE Micro","34","4", 6871738,"36","42",,38,10.1109/MM.2014.55,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84961627475&doi=10.1109%2fMM.2014.55&partnerID=40&md5=decafa76cf2889a8390de415a05d5c43",Article,Scopus,2-s2.0-84961627475
"Pugsley, S.H., Jestes, J., Balasubramonian, R., Srinivasan, V., Buyuktosunoglu, A., Davis, A., Li, F.","Comparing implementations of near-data computing with in-memory mapreduce workloads",2014,"IEEE Micro","34","4", 6824681,"44","52",,16,10.1109/MM.2014.54,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84921266818&doi=10.1109%2fMM.2014.54&partnerID=40&md5=dabd13b9afeaceb95824db77e2f4fe53",Article,Scopus,2-s2.0-84921266818
"Gundu, A., Sreekumar, G., Shafiee, A., Pugsley, S., Jain, H., Balasubramonian, R., Tiwari, M.","Memory bandwidth reservation in the cloud to avoid information leakage in the memory controller",2014,"ACM International Conference Proceeding Series","15-June-2014",, a11,"","",,,10.1145/2611765.2611776,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84987810685&doi=10.1145%2f2611765.2611776&partnerID=40&md5=abe07345d91c5eec15c983842a2f85df",Conference Paper,Scopus,2-s2.0-84987810685
"Balasubramonian, R., Davis, A.","ASPLOS 2014 general chairs' welcome",2014,"International Conference on Architectural Support for Programming Languages and Operating Systems - ASPLOS",,,,"","",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84897800088&partnerID=40&md5=11abd709c75659ec5362a44c7296215b",Editorial,Scopus,2-s2.0-84897800088
"Chatterjee, N., O'Connor, M., Loh, G.H., Jayasena, N., Balasubramonia, R.","Managing DRAM Latency Divergence in Irregular GPGPU Applications",2014,"International Conference for High Performance Computing, Networking, Storage and Analysis, SC","2015-January","January", 7012998,"128","139",,9,10.1109/SC.2014.16,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84936948080&doi=10.1109%2fSC.2014.16&partnerID=40&md5=54a0ba2b70709b537cd6926b1f33f266",Conference Paper,Scopus,2-s2.0-84936948080
"Shafiee, A., Taassori, M., Balasubramonian, R., Davis, A.","MemZip: Exploring unconventional benefits from memory compression",2014,"Proceedings - International Symposium on High-Performance Computer Architecture",,, 6835972,"638","649",,24,10.1109/HPCA.2014.6835972,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84904012575&doi=10.1109%2fHPCA.2014.6835972&partnerID=40&md5=e48ae166a3de29e5e59c5d816695e701",Conference Paper,Scopus,2-s2.0-84904012575
"Pugsley, S.H., Chishti, Z., Wilkerson, C., Chuang, P.-F., Scott, R.L., Jaleel, A., Lu, S.-L., Chow, K., Balasubramonian, R.","Sandbox Prefetching: Safe run-time evaluation of aggressive prefetchers",2014,"Proceedings - International Symposium on High-Performance Computer Architecture",,, 6835971,"626","637",,14,10.1109/HPCA.2014.6835971,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84903957125&doi=10.1109%2fHPCA.2014.6835971&partnerID=40&md5=bd293cf8c3672039b77f8e5b309cfb96",Conference Paper,Scopus,2-s2.0-84903957125
"Pugsley, S.H., Jestes, J., Zhang, H., Balasubramonian, R., Srinivasan, V., Buyuktosunoglu, A., Davis, A., Li, F.","NDC: Analyzing the impact of 3D-stacked memory+logic devices on MapReduce workloads",2014,"ISPASS 2014 - IEEE International Symposium on Performance Analysis of Systems and Software",,, 6844483,"190","200",,55,10.1109/ISPASS.2014.6844483,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84904469580&doi=10.1109%2fISPASS.2014.6844483&partnerID=40&md5=e2a0bfd9ac1a8153b241fa85bb0b5942",Conference Paper,Scopus,2-s2.0-84904469580
"Shevgoor, M., Kim, J.-S., Chatterjee, N., Balasubramonian, R., Davis, A., Udipi, A.N.","Quantifying the relationship between the power delivery network and architectural policies in a 3D-stacked memory device",2013,"MICRO 2013 - Proceedings of the 46th Annual IEEE/ACM International Symposium on Microarchitecture",,,,"198","209",,16,10.1145/2540708.2540726,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84892554902&doi=10.1145%2f2540708.2540726&partnerID=40&md5=9eb850ba49620eb1be3ea3394bf0a486",Conference Paper,Scopus,2-s2.0-84892554902
"Sudan, K., Balakrishnan, S., Lie, S., Xu, M., Mallick, D., Lauterbach, G., Balasubramonian, R.","A novel system architecture for web scale applications using lightweight CPUs and virtualized I/O",2013,"Proceedings - International Symposium on High-Performance Computer Architecture",,, 6522316,"167","178",,3,10.1109/HPCA.2013.6522316,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84880278584&doi=10.1109%2fHPCA.2013.6522316&partnerID=40&md5=fb9cb3065034cfa6dcfb04b744a45977",Conference Paper,Scopus,2-s2.0-84880278584
"Chatterjee, N., Shevgoor, M., Balasubramonian, R., Davis, A., Fang, Z., Illikkal, R., Iyer, R.","Leveraging heterogeneity in DRAM main memories to accelerate critical word access",2012,"Proceedings - 2012 IEEE/ACM 45th International Symposium on Microarchitecture, MICRO 2012",,, 6493604,"13","24",,19,10.1109/MICRO.2012.11,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84876591680&doi=10.1109%2fMICRO.2012.11&partnerID=40&md5=b8a09c5e980d4481165a0721c4f9849b",Conference Paper,Scopus,2-s2.0-84876591680
"Sudan, K., Srinivasan, S., Balasubramonian, R., Iyer, R.","Optimizing datacenter power with memory system levers for guaranteed quality-of-service",2012,"Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT",,,,"117","126",,4,10.1145/2370816.2370834,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84867497426&doi=10.1145%2f2370816.2370834&partnerID=40&md5=e47cfb142b61e101f4148ec92a0fc0eb",Conference Paper,Scopus,2-s2.0-84867497426
"Udipi, A.N., Muralimanohar, N., Balsubramonian, R., Davis, A., Jouppi, N.P.","LOT-ECC: Localized and tiered reliability mechanisms for commodity memory systems",2012,"Proceedings - International Symposium on Computer Architecture",,, 6237025,"285","296",,39,10.1109/ISCA.2012.6237025,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84864832751&doi=10.1109%2fISCA.2012.6237025&partnerID=40&md5=07150116d9acffe38f43452c3083f046",Conference Paper,Scopus,2-s2.0-84864832751
"Balasubramonian, R.","Message from the general chair",2012,"ISPASS 2012 - IEEE International Symposium on Performance Analysis of Systems and Software",,, 6189196,"","",,,10.1109/ISPASS.2012.6189196,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84862073882&doi=10.1109%2fISPASS.2012.6189196&partnerID=40&md5=6e6db3bbf81fb08d40c3db36f286d0d3",Editorial,Scopus,2-s2.0-84862073882
"Chatterjee, N., Muralimanohar, N., Balasubramonian, R., Davis, A., Jouppi, N.P.","Staged reads: Mitigating the impact of DRAM writes on DRAM reads",2012,"Proceedings - International Symposium on High-Performance Computer Architecture",,, 6168943,"41","52",,22,10.1109/HPCA.2012.6168943,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84860350704&doi=10.1109%2fHPCA.2012.6168943&partnerID=40&md5=266a28153e573b8b9ce9c1d809374422",Conference Paper,Scopus,2-s2.0-84860350704
"Awasthi, M., Shevgoor, M., Sudan, K., Rajendran, B., Balasubramonian, R., Srinivasan, V.","Efficient scrub mechanisms for error-prone emerging memories",2012,"Proceedings - International Symposium on High-Performance Computer Architecture",,, 6168941,"15","26",,43,10.1109/HPCA.2012.6168941,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84860323239&doi=10.1109%2fHPCA.2012.6168941&partnerID=40&md5=b78b5976504ff8901216580f85c9242e",Conference Paper,Scopus,2-s2.0-84860323239
"Nellans, D., Sudan, K., Brunvand, E., Balasubramonian, R.","Improving server performance on multi-cores via selective off-loading of OS functionality",2012,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","6161 LNCS",,,"275","292",,,10.1007/978-3-642-24322-6_23,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84857774000&doi=10.1007%2f978-3-642-24322-6_23&partnerID=40&md5=8049e1757247c7a4ff41ff7c887e5061",Conference Paper,Scopus,2-s2.0-84857774000
"Awasthi, M., Nellans, D., Sudan, K., Balasubramonian, R., Davis, A.","Managing data placement in memory systems with multiple memory controllers",2012,"International Journal of Parallel Programming","40","1",,"57","83",,3,10.1007/s10766-011-0178-1,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84856236639&doi=10.1007%2fs10766-011-0178-1&partnerID=40&md5=dd55ba5fd46c5d8c2c7d2984cdb71476",Article,Scopus,2-s2.0-84856236639
"Awasthi, M., Nellans, D.W., Balasubramonian, R., Davis, A.","Prediction based DRAM row-buffer management in the many-core era",2011,"Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT",,, 6113806,"183","184",,14,10.1109/PACT.2011.31,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84856514972&doi=10.1109%2fPACT.2011.31&partnerID=40&md5=1ec18b897238dddbd128be7bccaea425",Conference Paper,Scopus,2-s2.0-84856514972
"Sachdev, G.S., Sudan, K., Hall, M.W., Balasubramonian, R.","Understanding the behavior of Pthread applications on non-uniform cache architectures",2011,"Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT",,, 6113802,"175","176",,,10.1109/PACT.2011.26,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84856525405&doi=10.1109%2fPACT.2011.26&partnerID=40&md5=4e9d05e182310366f141872be36c7f01",Conference Paper,Scopus,2-s2.0-84856525405
"Udipi, A.N., Muralimanohar, N., Balsubramonian, R., Davis, A., Jouppi, N.P.","Combining memory and a controller with photonics through 3D-stacking to enable scalable and energy-efficient systems",2011,"Proceedings - International Symposium on Computer Architecture",,,,"425","436",,42,10.1145/2000064.2000115,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80052554017&doi=10.1145%2f2000064.2000115&partnerID=40&md5=25422c082a3308f6b878b168a314ee2f",Conference Paper,Scopus,2-s2.0-80052554017
"Balasubramonian, R.","Message from the program chair",2011,"ISPASS 2011 - IEEE International Symposium on Performance Analysis of Systems and Software",,, 5762707,"","",,,10.1109/ISPASS.2011.5762707,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79957489360&doi=10.1109%2fISPASS.2011.5762707&partnerID=40&md5=f997dea02fcd0487962414999dd74b97",Editorial,Scopus,2-s2.0-79957489360
"Balasubramonian, R., Jouppi, N., Muralimanohar, N.","Multi-core cache hierarchies",2011,"Synthesis Lectures on Computer Architecture","17",,,"1","155",,8,10.2200/S00365ED1V01Y201105CAC017,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79958109288&doi=10.2200%2fS00365ED1V01Y201105CAC017&partnerID=40&md5=6e94b262edb53ef1bddd0e6582ac8c9d",Article,Scopus,2-s2.0-79958109288
"Jiang, X., Madan, N., Zhao, L., Upton, M., Iyer, R., Makineni, S., Newell, D., Solihin, Y., Balasubramonian, R.","CHOP: Integrating DRAM caches for CMP server platforms",2011,"IEEE Micro","31","1", 5661754,"99","108",,15,10.1109/MM.2010.100,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79951840672&doi=10.1109%2fMM.2010.100&partnerID=40&md5=4c4cc5df53bb1a58566bf5d0dc098114",Article,Scopus,2-s2.0-79951840672
"Pugsley, S.H., Spjut, J.B., Nellans, D.W., Balasubramonian, R.","SWEL: Hardware cache coherence protocols to map shared data onto shared caches",2010,"Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT",,,,"465","475",,32,10.1145/1854273.1854331,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-78149276281&doi=10.1145%2f1854273.1854331&partnerID=40&md5=6a185d5ac3fae27c30aa4f75905fccb6",Conference Paper,Scopus,2-s2.0-78149276281
"Awasthi, M., Nellans, D.W., Sudan, K., Balasubramonian, R., Davis, A.","Handling the problems and opportunities posed by multiple on-chip memory controllers",2010,"Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT",,,,"319","330",,78,10.1145/1854273.1854314,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-78149234452&doi=10.1145%2f1854273.1854314&partnerID=40&md5=8f7bf25cc58e2c6ed562736788fe8c84",Conference Paper,Scopus,2-s2.0-78149234452
"Udipi, A.N., Muralimanohar, N., Chatterjee, N., Balasubramonian, R., Davis, A., Jouppi, N.P.","Rethinking DRAM design and organization for energy-constrained multi-cores",2010,"Proceedings - International Symposium on Computer Architecture",,,,"175","186",,113,10.1145/1815961.1815983,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77954989143&doi=10.1145%2f1815961.1815983&partnerID=40&md5=b49ab7bd3e4841a13fb43f1baf5bb81b",Conference Paper,Scopus,2-s2.0-77954989143
"Nellans, D., Sudan, K., Balasubramonian, R., Brunvand, E.","Hardware prediction of OS run-length for fine-grained resource customization",2010,"ISPASS 2010 - IEEE International Symposium on Performance Analysis of Systems and Software",,, 5452057,"111","112",,1,10.1109/ISPASS.2010.5452057,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77952557227&doi=10.1109%2fISPASS.2010.5452057&partnerID=40&md5=3b939902b64e146ffdb276bac6fbec0e",Conference Paper,Scopus,2-s2.0-77952557227
"Udipi, A.N., Muralimanohar, N., Balasubramonian, R.","Towards scalable, energy-efficient, bus-based on-chip networks",2010,"Proceedings - International Symposium on High-Performance Computer Architecture",,, 5416639,"","",,32,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77952576085&partnerID=40&md5=981fdd7bba750498a399336cdeb7f140",Conference Paper,Scopus,2-s2.0-77952576085
"Jiang, X., Madan, N., Zhao, L., Upton, M., Iyer, R., Makineni, S., Newell, D., Solihin, Y., Balasubramonian, R.","CHOP: Adaptive filter-based DRAM caching for CMP server platforms",2010,"Proceedings - International Symposium on High-Performance Computer Architecture",,, 5416642,"","",,25,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77952556352&partnerID=40&md5=81a516203fc50620be93db18730a45a5",Conference Paper,Scopus,2-s2.0-77952556352
"Sudan, K., Chatterjee, N., Nellans, D., Awasthi, M., Balasubramonian, R., Davis, A.","Micro-pages: Increasing DRAM efficiency with locality-aware data placement",2010,"International Conference on Architectural Support for Programming Languages and Operating Systems - ASPLOS",,,,"219","230",,74,10.1145/1736020.1736045,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77952283542&doi=10.1145%2f1736020.1736045&partnerID=40&md5=7da648753f11c6b970fb49f1748791bf",Conference Paper,Scopus,2-s2.0-77952283542
"Sudan, K., Chatterjee, N., Nellans, D., Awasthi, M., Balasubramonian, R., Davis, A.","Micro-pages: Increasing DRAM efficiency with locality-aware data placement",2010,"ACM SIGPLAN Notices","45","3",,"219","230",,15,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77949745037&partnerID=40&md5=086ed206461771c7c82397acc0b95cd9",Article,Scopus,2-s2.0-77949745037
"Udipi, A.N., Muralimanohar, N., Balasubramonian, R.","Non-uniform power access in large caches with low-swing wires",2009,"16th International Conference on High Performance Computing, HiPC 2009 - Proceedings",,, 5433222,"59","68",,11,10.1109/HIPC.2009.5433222,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77952135865&doi=10.1109%2fHIPC.2009.5433222&partnerID=40&md5=8897893456205c74253b4c36905b2133",Conference Paper,Scopus,2-s2.0-77952135865
"Awasthi, M., Sudan, K., Balasubramonian, R., Carter, J.","Dynamic hardware-assisted software-controlled page placement to manage capacity allocation and sharing within large caches",2009,"Proceedings - International Symposium on High-Performance Computer Architecture",,, 4798260,"250","261",,46,10.1109/HPCA.2009.4798260,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-64949140362&doi=10.1109%2fHPCA.2009.4798260&partnerID=40&md5=c237c14d8a00e38a7fd6baf9e68ca7b8",Conference Paper,Scopus,2-s2.0-64949140362
"Madan, N., Zhao, L., Muralimanohar, N., Udipi, A., Balasubramonian, R., Iyer, R., Makineni, S., Newell, D.","Optimizing communication and capacity in a 3D stacked reconfigurable cache hierarchy",2009,"Proceedings - International Symposium on High-Performance Computer Architecture",,, 4798261,"262","273",,47,10.1109/HPCA.2009.4798261,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-64949203821&doi=10.1109%2fHPCA.2009.4798261&partnerID=40&md5=3ca4994384d7126b3bc96f0cece84450",Conference Paper,Scopus,2-s2.0-64949203821
"Nellans, D., Balasubramonian, R., Brunvand, E.","OS execution on multi-cores: Is out-sourcing worthwhile?",2009,"Operating Systems Review (ACM)","43","2",,"104","105",,5,10.1145/1531793.1531812,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77952284959&doi=10.1145%2f1531793.1531812&partnerID=40&md5=6c55c8a969ee3f3ebf12b07b9a469599",Conference Paper,Scopus,2-s2.0-77952284959
"Pugsley, S.H., Awasthi, M., Madan, N., Muralimanohar, N., Balasubramonian, R.","Scalable and reliable communication for hardware transactional memory",2008,"Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT",,,,"144","154",,26,10.1145/1454115.1454137,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-63549087228&doi=10.1145%2f1454115.1454137&partnerID=40&md5=f49acb2989cb5aafdb930f5deb424f93",Conference Paper,Scopus,2-s2.0-63549087228
"Muralimanohar, N., Balasubramonian, R., Jouppi, N.P.","Architecting efficient interconnects for large caches with CACTI 6.0",2008,"IEEE Micro","28","1",,"69","79",,55,10.1109/MM.2008.2,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-41349122721&doi=10.1109%2fMM.2008.2&partnerID=40&md5=6ccf897ee9c8271fea9d26f933155bd0",Article,Scopus,2-s2.0-41349122721
"Madan, N., Balasubramonian, R.","Leveraging 3D technology for improved reliability",2007,"Proceedings of the Annual International Symposium on Microarchitecture, MICRO",,, 4408258,"223","235",,22,10.1109/MICRO.2007.31,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-47349097129&doi=10.1109%2fMICRO.2007.31&partnerID=40&md5=de2326e045f04a7360a6b0919578ddcc",Conference Paper,Scopus,2-s2.0-47349097129
"Muralimanohar, N., Balasubramonian, R., Jouppi, N.","Optimizing NUCA organizations and wiring alternatives for large caches with CACTI 6.0",2007,"Proceedings of the Annual International Symposium on Microarchitecture, MICRO",,, 4408241,"3","14",,299,10.1109/MICRO.2007.33,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-47349084021&doi=10.1109%2fMICRO.2007.33&partnerID=40&md5=8de371f2abfef3979400e0c0e64a3702",Conference Paper,Scopus,2-s2.0-47349084021
"Muralimanohar, N., Balasubramonian, R.","Interconnect design considerations for large NUCA caches",2007,"Proceedings - International Symposium on Computer Architecture",,,,"369","380",,56,10.1145/1250662.1250708,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-35348847741&doi=10.1145%2f1250662.1250708&partnerID=40&md5=1df086c961053b1af75b00a410ba235a",Conference Paper,Scopus,2-s2.0-35348847741
"Madan, N., Balasubramonian, R.","Power efficient approaches to redundant multithreading",2007,"IEEE Transactions on Parallel and Distributed Systems","18","8",,"1066","1079",,9,10.1109/TPDS.2007.1090,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34548212768&doi=10.1109%2fTPDS.2007.1090&partnerID=40&md5=3d7fc855bd6fa0b596926087a8541076",Article,Scopus,2-s2.0-34548212768
"Liqun, C., Muralimanohar, N., Ramani, K., Balasubramonian, R., Carter, J.B.","Interconnect-aware coherence protocols for chip multiprocessors",2006,"Proceedings - International Symposium on Computer Architecture","2006",, 1635964,"339","350",,58,10.1109/ISCA.2006.23,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33845889046&doi=10.1109%2fISCA.2006.23&partnerID=40&md5=7a030437bbb53e0e27284d18b7e684fc",Conference Paper,Scopus,2-s2.0-33845889046
"Muralimanohar, N., Ramani, K., Balasubramonian, R.","Power efficient resource scaling in partitioned architectures through dynamic heterogeneity",2006,"ISPASS 2006: IEEE International Symposium on Performance Analysis of Systems and Software, 2006","2006",, 1620794,"100","111",,7,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33750809429&partnerID=40&md5=bca057b5f667de5e648926abf2708ca1",Conference Paper,Scopus,2-s2.0-33750809429
"Balasubramonian, R., Muralimanohar, N., Ramani, K., Cheng, L., Carter, J.B.","Leveraging wire properties at the microarchitecture level",2006,"IEEE Micro","26","6",,"40","52",,4,10.1109/MM.2006.123,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33846101516&doi=10.1109%2fMM.2006.123&partnerID=40&md5=9d3b978481aa2655d05cf80e3d5a4d69",Article,Scopus,2-s2.0-33846101516
"Balasubramonian, R., Muralimanohar, N., Ramani, K., Venkatachalapathy, V.","Microarchitectural wire management for performance and power in partitioned architectures",2005,"Proceedings - International Symposium on High-Performance Computer Architecture",,,,"28","39",,29,10.1109/HPCA.2005.21,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-28444461065&doi=10.1109%2fHPCA.2005.21&partnerID=40&md5=b86b551ff18e93be7a67a1bbe19f4ec6",Conference Paper,Scopus,2-s2.0-28444461065
"Balasubramonian, R., Srinivasan, V., Dwarkadas, S., Buyuktosunoglu, A.","Hot-and-cold: Using criticality in the design of energy-efficient caches",2004,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","3164",,,"180","195",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-35048840641&partnerID=40&md5=2487c81b5b017f2c2212d532f97cebb2",Article,Scopus,2-s2.0-35048840641
"Balasubramonian, R.","Cluster prefetch: Tolerating on-chip wire delays in clustered microarchitectures",2004,"Proceedings of the International Conference on Supercomputing",,,,"326","335",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-8344258257&partnerID=40&md5=451046d2fc405bb10a0c7a685c730bbb",Conference Paper,Scopus,2-s2.0-8344258257
"Albonesi, D.H., Balasubramonian, R., Dropsho, S.G., Dwarkadas, S., Friedman, E.G., Huang, M.C., Kursun, V., Magklis, G., Scott, M.L., Semeraro, G., Bose, P., Buyuktosunoglu, A., Cook, P.W., Schuster, S.E.","Dynamically Tuning Processor Resources with Adaptive Processing",2003,"Computer","36","12",,"49","50+4",,91,10.1109/MC.2003.1250883,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0348011359&doi=10.1109%2fMC.2003.1250883&partnerID=40&md5=b5c032585c0e134b333877bd4afb89e4",Review,Scopus,2-s2.0-0348011359
"Balasubramonian, R., Albonesi, D.H., Buyuktosunoglu, A., Dwarkadas, S.","A dynamically tunable memory hierarchy",2003,"IEEE Transactions on Computers","52","10",,"1243","1258",,25,10.1109/TC.2003.1234523,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0142134997&doi=10.1109%2fTC.2003.1234523&partnerID=40&md5=1a8aef4e2886bc5dc981566954a6a5b5",Article,Scopus,2-s2.0-0142134997
"Balasubramonian, R., Dwarkadas, S., Albonesi, D.H.","Dynamically managing the communication-parallelism trade-off in future clustered processors",2003,"Conference Proceedings - Annual International Symposium on Computer Architecture, ISCA",,,,"275","286",,56,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0038346226&partnerID=40&md5=e191a502c98809d5a86e7f8baf0d0090",Conference Paper,Scopus,2-s2.0-0038346226
"Semeraro, G., Magklis, G., Balasubramonian, R., Albonesi, D.H., Dwarkadas, S., Scott, M.L.","Energy-efficient processor design using multiple clock domains with dynamic voltage and frequency scaling",2002,"Proceedings - International Symposium on High-Performance Computer Architecture","2002-January",, 995696,"29","40",,206,10.1109/HPCA.2002.995696,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0345272496&doi=10.1109%2fHPCA.2002.995696&partnerID=40&md5=022d8fa50bcc344f04273b626687e6c3",Conference Paper,Scopus,2-s2.0-0345272496
"Dropsho, S., Buyuktosunoglu, A., Balasubramonian, R., Albonesi, D.H., Dwarkadas, S., Semeraro, G., Magklis, G., Scottt, M.L.","Integrating adaptive on-chip storage structures for reduced dynamic power",2002,"Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT","2002-January",, 1106013,"141","152",,74,10.1109/PACT.2002.1106013,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84948754628&doi=10.1109%2fPACT.2002.1106013&partnerID=40&md5=1cd8d4be5a91258964d78f37b6774e5d",Conference Paper,Scopus,2-s2.0-84948754628
"Balasubramonian, R., Dwarkadas, S., Albonesi, D.H.","Dynamically allocating processor resources between nearby and distant ILP",2001,"Conference Proceedings - Annual International Symposium on Computer Architecture, ISCA",,,,"26","37",,35,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034856729&partnerID=40&md5=9781b6ec2ff4db38a9988802a8fea128",Conference Paper,Scopus,2-s2.0-0034856729
"Balasubramonian, Rajeev, Albonesi, David, Buyuktosunoglu, Alper, Dwarkadas, Sandhya","Memory hierarchy reconfiguration for energy and performance in general-purpose processor architectures",2000,"Proceedings of the Annual International Symposium on Microarchitecture",,,,"245","257",,225,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034461413&partnerID=40&md5=0d6af9c12dc7ca286fcd0859180d9fa9",Conference Paper,Scopus,2-s2.0-0034461413
