// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module pqcrystals_dilithium_26 (
        ap_ready,
        a,
        ap_return
);


output   ap_ready;
input  [63:0] a;
output  [31:0] ap_return;

wire  signed [31:0] trunc_ln18_fu_20_p1;
wire   [31:0] t_fu_24_p2;
wire  signed [31:0] mul_ln19_fu_34_p1;
wire   [54:0] mul_ln19_fu_34_p2;
wire  signed [63:0] sext_ln19_1_fu_40_p1;
wire   [63:0] add_ln19_fu_44_p2;

assign add_ln19_fu_44_p2 = ($signed(a) + $signed(sext_ln19_1_fu_40_p1));

assign ap_ready = 1'b1;

assign ap_return = {{add_ln19_fu_44_p2[63:32]}};

assign mul_ln19_fu_34_p1 = t_fu_24_p2;

assign mul_ln19_fu_34_p2 = ($signed(55'd36028797010583551) * $signed(mul_ln19_fu_34_p1));

assign sext_ln19_1_fu_40_p1 = $signed(mul_ln19_fu_34_p2);

assign t_fu_24_p2 = ($signed({{1'b0}, {32'd58728449}}) * $signed(trunc_ln18_fu_20_p1));

assign trunc_ln18_fu_20_p1 = a[31:0];

endmodule //pqcrystals_dilithium_26
