// Seed: 1983657611
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  output tri1 id_2;
  output wire id_1;
  assign id_2 = 1'h0;
  assign id_2 = -1 + -1;
  logic [7:0] id_5;
  parameter id_6 = 1;
  logic [7:0] id_7;
  wire id_8;
  assign id_7[-1] = id_7;
  parameter id_9 = id_6;
  assign id_8 = ~id_7;
  assign id_5[1] = id_6;
  logic id_10;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_7,
      id_3
  );
  wire id_8 = -1;
  logic id_9, id_10, id_11, id_12;
  logic [1 : -1 'b0] id_13;
  ;
  logic id_14 = 1;
endmodule
