
ECSE444-Lab2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005b34  080001c0  080001c0  000011c0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000844  08005cf4  08005cf4  00006cf4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006538  08006538  0000801c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08006538  08006538  0000801c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08006538  08006538  0000801c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006538  08006538  00007538  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800653c  0800653c  0000753c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000001c  20000000  08006540  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000bc  2000001c  0800655c  0000801c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000d8  0800655c  000080d8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000801c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f047  00000000  00000000  0000804c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000212f  00000000  00000000  00017093  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ba0  00000000  00000000  000191c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000088c  00000000  00000000  00019d68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002ba49  00000000  00000000  0001a5f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c984  00000000  00000000  0004603d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00112ef9  00000000  00000000  000529c1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000b8  00000000  00000000  001658ba  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000030b4  00000000  00000000  00165974  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000072  00000000  00000000  00168a28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loc    000000fa  00000000  00000000  00168a9a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_ranges 00000010  00000000  00000000  00168b94  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	@ (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	2000001c 	.word	0x2000001c
 80001dc:	00000000 	.word	0x00000000
 80001e0:	08005cdc 	.word	0x08005cdc

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	@ (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	@ (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	@ (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	20000020 	.word	0x20000020
 80001fc:	08005cdc 	.word	0x08005cdc

08000200 <__aeabi_dmul>:
 8000200:	b570      	push	{r4, r5, r6, lr}
 8000202:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000206:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800020a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800020e:	bf1d      	ittte	ne
 8000210:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000214:	ea94 0f0c 	teqne	r4, ip
 8000218:	ea95 0f0c 	teqne	r5, ip
 800021c:	f000 f8de 	bleq	80003dc <__aeabi_dmul+0x1dc>
 8000220:	442c      	add	r4, r5
 8000222:	ea81 0603 	eor.w	r6, r1, r3
 8000226:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800022a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800022e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000232:	bf18      	it	ne
 8000234:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000238:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800023c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000240:	d038      	beq.n	80002b4 <__aeabi_dmul+0xb4>
 8000242:	fba0 ce02 	umull	ip, lr, r0, r2
 8000246:	f04f 0500 	mov.w	r5, #0
 800024a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800024e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000252:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000256:	f04f 0600 	mov.w	r6, #0
 800025a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800025e:	f09c 0f00 	teq	ip, #0
 8000262:	bf18      	it	ne
 8000264:	f04e 0e01 	orrne.w	lr, lr, #1
 8000268:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 800026c:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000270:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000274:	d204      	bcs.n	8000280 <__aeabi_dmul+0x80>
 8000276:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800027a:	416d      	adcs	r5, r5
 800027c:	eb46 0606 	adc.w	r6, r6, r6
 8000280:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000284:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000288:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800028c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000290:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000294:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000298:	bf88      	it	hi
 800029a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800029e:	d81e      	bhi.n	80002de <__aeabi_dmul+0xde>
 80002a0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80002a4:	bf08      	it	eq
 80002a6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80002aa:	f150 0000 	adcs.w	r0, r0, #0
 80002ae:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002b2:	bd70      	pop	{r4, r5, r6, pc}
 80002b4:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80002b8:	ea46 0101 	orr.w	r1, r6, r1
 80002bc:	ea40 0002 	orr.w	r0, r0, r2
 80002c0:	ea81 0103 	eor.w	r1, r1, r3
 80002c4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80002c8:	bfc2      	ittt	gt
 80002ca:	ebd4 050c 	rsbsgt	r5, r4, ip
 80002ce:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80002d2:	bd70      	popgt	{r4, r5, r6, pc}
 80002d4:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80002d8:	f04f 0e00 	mov.w	lr, #0
 80002dc:	3c01      	subs	r4, #1
 80002de:	f300 80ab 	bgt.w	8000438 <__aeabi_dmul+0x238>
 80002e2:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80002e6:	bfde      	ittt	le
 80002e8:	2000      	movle	r0, #0
 80002ea:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80002ee:	bd70      	pople	{r4, r5, r6, pc}
 80002f0:	f1c4 0400 	rsb	r4, r4, #0
 80002f4:	3c20      	subs	r4, #32
 80002f6:	da35      	bge.n	8000364 <__aeabi_dmul+0x164>
 80002f8:	340c      	adds	r4, #12
 80002fa:	dc1b      	bgt.n	8000334 <__aeabi_dmul+0x134>
 80002fc:	f104 0414 	add.w	r4, r4, #20
 8000300:	f1c4 0520 	rsb	r5, r4, #32
 8000304:	fa00 f305 	lsl.w	r3, r0, r5
 8000308:	fa20 f004 	lsr.w	r0, r0, r4
 800030c:	fa01 f205 	lsl.w	r2, r1, r5
 8000310:	ea40 0002 	orr.w	r0, r0, r2
 8000314:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000318:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800031c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000320:	fa21 f604 	lsr.w	r6, r1, r4
 8000324:	eb42 0106 	adc.w	r1, r2, r6
 8000328:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800032c:	bf08      	it	eq
 800032e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000332:	bd70      	pop	{r4, r5, r6, pc}
 8000334:	f1c4 040c 	rsb	r4, r4, #12
 8000338:	f1c4 0520 	rsb	r5, r4, #32
 800033c:	fa00 f304 	lsl.w	r3, r0, r4
 8000340:	fa20 f005 	lsr.w	r0, r0, r5
 8000344:	fa01 f204 	lsl.w	r2, r1, r4
 8000348:	ea40 0002 	orr.w	r0, r0, r2
 800034c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000350:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000354:	f141 0100 	adc.w	r1, r1, #0
 8000358:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800035c:	bf08      	it	eq
 800035e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000362:	bd70      	pop	{r4, r5, r6, pc}
 8000364:	f1c4 0520 	rsb	r5, r4, #32
 8000368:	fa00 f205 	lsl.w	r2, r0, r5
 800036c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000370:	fa20 f304 	lsr.w	r3, r0, r4
 8000374:	fa01 f205 	lsl.w	r2, r1, r5
 8000378:	ea43 0302 	orr.w	r3, r3, r2
 800037c:	fa21 f004 	lsr.w	r0, r1, r4
 8000380:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000384:	fa21 f204 	lsr.w	r2, r1, r4
 8000388:	ea20 0002 	bic.w	r0, r0, r2
 800038c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000390:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000394:	bf08      	it	eq
 8000396:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800039a:	bd70      	pop	{r4, r5, r6, pc}
 800039c:	f094 0f00 	teq	r4, #0
 80003a0:	d10f      	bne.n	80003c2 <__aeabi_dmul+0x1c2>
 80003a2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80003a6:	0040      	lsls	r0, r0, #1
 80003a8:	eb41 0101 	adc.w	r1, r1, r1
 80003ac:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80003b0:	bf08      	it	eq
 80003b2:	3c01      	subeq	r4, #1
 80003b4:	d0f7      	beq.n	80003a6 <__aeabi_dmul+0x1a6>
 80003b6:	ea41 0106 	orr.w	r1, r1, r6
 80003ba:	f095 0f00 	teq	r5, #0
 80003be:	bf18      	it	ne
 80003c0:	4770      	bxne	lr
 80003c2:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80003c6:	0052      	lsls	r2, r2, #1
 80003c8:	eb43 0303 	adc.w	r3, r3, r3
 80003cc:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80003d0:	bf08      	it	eq
 80003d2:	3d01      	subeq	r5, #1
 80003d4:	d0f7      	beq.n	80003c6 <__aeabi_dmul+0x1c6>
 80003d6:	ea43 0306 	orr.w	r3, r3, r6
 80003da:	4770      	bx	lr
 80003dc:	ea94 0f0c 	teq	r4, ip
 80003e0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80003e4:	bf18      	it	ne
 80003e6:	ea95 0f0c 	teqne	r5, ip
 80003ea:	d00c      	beq.n	8000406 <__aeabi_dmul+0x206>
 80003ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80003f0:	bf18      	it	ne
 80003f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80003f6:	d1d1      	bne.n	800039c <__aeabi_dmul+0x19c>
 80003f8:	ea81 0103 	eor.w	r1, r1, r3
 80003fc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000400:	f04f 0000 	mov.w	r0, #0
 8000404:	bd70      	pop	{r4, r5, r6, pc}
 8000406:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800040a:	bf06      	itte	eq
 800040c:	4610      	moveq	r0, r2
 800040e:	4619      	moveq	r1, r3
 8000410:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000414:	d019      	beq.n	800044a <__aeabi_dmul+0x24a>
 8000416:	ea94 0f0c 	teq	r4, ip
 800041a:	d102      	bne.n	8000422 <__aeabi_dmul+0x222>
 800041c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000420:	d113      	bne.n	800044a <__aeabi_dmul+0x24a>
 8000422:	ea95 0f0c 	teq	r5, ip
 8000426:	d105      	bne.n	8000434 <__aeabi_dmul+0x234>
 8000428:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800042c:	bf1c      	itt	ne
 800042e:	4610      	movne	r0, r2
 8000430:	4619      	movne	r1, r3
 8000432:	d10a      	bne.n	800044a <__aeabi_dmul+0x24a>
 8000434:	ea81 0103 	eor.w	r1, r1, r3
 8000438:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800043c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000440:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000444:	f04f 0000 	mov.w	r0, #0
 8000448:	bd70      	pop	{r4, r5, r6, pc}
 800044a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800044e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000452:	bd70      	pop	{r4, r5, r6, pc}

08000454 <__aeabi_drsub>:
 8000454:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000458:	e002      	b.n	8000460 <__adddf3>
 800045a:	bf00      	nop

0800045c <__aeabi_dsub>:
 800045c:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000460 <__adddf3>:
 8000460:	b530      	push	{r4, r5, lr}
 8000462:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000466:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800046a:	ea94 0f05 	teq	r4, r5
 800046e:	bf08      	it	eq
 8000470:	ea90 0f02 	teqeq	r0, r2
 8000474:	bf1f      	itttt	ne
 8000476:	ea54 0c00 	orrsne.w	ip, r4, r0
 800047a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800047e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000482:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000486:	f000 80e2 	beq.w	800064e <__adddf3+0x1ee>
 800048a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800048e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000492:	bfb8      	it	lt
 8000494:	426d      	neglt	r5, r5
 8000496:	dd0c      	ble.n	80004b2 <__adddf3+0x52>
 8000498:	442c      	add	r4, r5
 800049a:	ea80 0202 	eor.w	r2, r0, r2
 800049e:	ea81 0303 	eor.w	r3, r1, r3
 80004a2:	ea82 0000 	eor.w	r0, r2, r0
 80004a6:	ea83 0101 	eor.w	r1, r3, r1
 80004aa:	ea80 0202 	eor.w	r2, r0, r2
 80004ae:	ea81 0303 	eor.w	r3, r1, r3
 80004b2:	2d36      	cmp	r5, #54	@ 0x36
 80004b4:	bf88      	it	hi
 80004b6:	bd30      	pophi	{r4, r5, pc}
 80004b8:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80004bc:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80004c0:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80004c4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80004c8:	d002      	beq.n	80004d0 <__adddf3+0x70>
 80004ca:	4240      	negs	r0, r0
 80004cc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004d0:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80004d4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80004d8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80004dc:	d002      	beq.n	80004e4 <__adddf3+0x84>
 80004de:	4252      	negs	r2, r2
 80004e0:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80004e4:	ea94 0f05 	teq	r4, r5
 80004e8:	f000 80a7 	beq.w	800063a <__adddf3+0x1da>
 80004ec:	f1a4 0401 	sub.w	r4, r4, #1
 80004f0:	f1d5 0e20 	rsbs	lr, r5, #32
 80004f4:	db0d      	blt.n	8000512 <__adddf3+0xb2>
 80004f6:	fa02 fc0e 	lsl.w	ip, r2, lr
 80004fa:	fa22 f205 	lsr.w	r2, r2, r5
 80004fe:	1880      	adds	r0, r0, r2
 8000500:	f141 0100 	adc.w	r1, r1, #0
 8000504:	fa03 f20e 	lsl.w	r2, r3, lr
 8000508:	1880      	adds	r0, r0, r2
 800050a:	fa43 f305 	asr.w	r3, r3, r5
 800050e:	4159      	adcs	r1, r3
 8000510:	e00e      	b.n	8000530 <__adddf3+0xd0>
 8000512:	f1a5 0520 	sub.w	r5, r5, #32
 8000516:	f10e 0e20 	add.w	lr, lr, #32
 800051a:	2a01      	cmp	r2, #1
 800051c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000520:	bf28      	it	cs
 8000522:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000526:	fa43 f305 	asr.w	r3, r3, r5
 800052a:	18c0      	adds	r0, r0, r3
 800052c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000530:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000534:	d507      	bpl.n	8000546 <__adddf3+0xe6>
 8000536:	f04f 0e00 	mov.w	lr, #0
 800053a:	f1dc 0c00 	rsbs	ip, ip, #0
 800053e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000542:	eb6e 0101 	sbc.w	r1, lr, r1
 8000546:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800054a:	d31b      	bcc.n	8000584 <__adddf3+0x124>
 800054c:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000550:	d30c      	bcc.n	800056c <__adddf3+0x10c>
 8000552:	0849      	lsrs	r1, r1, #1
 8000554:	ea5f 0030 	movs.w	r0, r0, rrx
 8000558:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800055c:	f104 0401 	add.w	r4, r4, #1
 8000560:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000564:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000568:	f080 809a 	bcs.w	80006a0 <__adddf3+0x240>
 800056c:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000570:	bf08      	it	eq
 8000572:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000576:	f150 0000 	adcs.w	r0, r0, #0
 800057a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800057e:	ea41 0105 	orr.w	r1, r1, r5
 8000582:	bd30      	pop	{r4, r5, pc}
 8000584:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000588:	4140      	adcs	r0, r0
 800058a:	eb41 0101 	adc.w	r1, r1, r1
 800058e:	3c01      	subs	r4, #1
 8000590:	bf28      	it	cs
 8000592:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000596:	d2e9      	bcs.n	800056c <__adddf3+0x10c>
 8000598:	f091 0f00 	teq	r1, #0
 800059c:	bf04      	itt	eq
 800059e:	4601      	moveq	r1, r0
 80005a0:	2000      	moveq	r0, #0
 80005a2:	fab1 f381 	clz	r3, r1
 80005a6:	bf08      	it	eq
 80005a8:	3320      	addeq	r3, #32
 80005aa:	f1a3 030b 	sub.w	r3, r3, #11
 80005ae:	f1b3 0220 	subs.w	r2, r3, #32
 80005b2:	da0c      	bge.n	80005ce <__adddf3+0x16e>
 80005b4:	320c      	adds	r2, #12
 80005b6:	dd08      	ble.n	80005ca <__adddf3+0x16a>
 80005b8:	f102 0c14 	add.w	ip, r2, #20
 80005bc:	f1c2 020c 	rsb	r2, r2, #12
 80005c0:	fa01 f00c 	lsl.w	r0, r1, ip
 80005c4:	fa21 f102 	lsr.w	r1, r1, r2
 80005c8:	e00c      	b.n	80005e4 <__adddf3+0x184>
 80005ca:	f102 0214 	add.w	r2, r2, #20
 80005ce:	bfd8      	it	le
 80005d0:	f1c2 0c20 	rsble	ip, r2, #32
 80005d4:	fa01 f102 	lsl.w	r1, r1, r2
 80005d8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80005dc:	bfdc      	itt	le
 80005de:	ea41 010c 	orrle.w	r1, r1, ip
 80005e2:	4090      	lslle	r0, r2
 80005e4:	1ae4      	subs	r4, r4, r3
 80005e6:	bfa2      	ittt	ge
 80005e8:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80005ec:	4329      	orrge	r1, r5
 80005ee:	bd30      	popge	{r4, r5, pc}
 80005f0:	ea6f 0404 	mvn.w	r4, r4
 80005f4:	3c1f      	subs	r4, #31
 80005f6:	da1c      	bge.n	8000632 <__adddf3+0x1d2>
 80005f8:	340c      	adds	r4, #12
 80005fa:	dc0e      	bgt.n	800061a <__adddf3+0x1ba>
 80005fc:	f104 0414 	add.w	r4, r4, #20
 8000600:	f1c4 0220 	rsb	r2, r4, #32
 8000604:	fa20 f004 	lsr.w	r0, r0, r4
 8000608:	fa01 f302 	lsl.w	r3, r1, r2
 800060c:	ea40 0003 	orr.w	r0, r0, r3
 8000610:	fa21 f304 	lsr.w	r3, r1, r4
 8000614:	ea45 0103 	orr.w	r1, r5, r3
 8000618:	bd30      	pop	{r4, r5, pc}
 800061a:	f1c4 040c 	rsb	r4, r4, #12
 800061e:	f1c4 0220 	rsb	r2, r4, #32
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 f304 	lsl.w	r3, r1, r4
 800062a:	ea40 0003 	orr.w	r0, r0, r3
 800062e:	4629      	mov	r1, r5
 8000630:	bd30      	pop	{r4, r5, pc}
 8000632:	fa21 f004 	lsr.w	r0, r1, r4
 8000636:	4629      	mov	r1, r5
 8000638:	bd30      	pop	{r4, r5, pc}
 800063a:	f094 0f00 	teq	r4, #0
 800063e:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000642:	bf06      	itte	eq
 8000644:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000648:	3401      	addeq	r4, #1
 800064a:	3d01      	subne	r5, #1
 800064c:	e74e      	b.n	80004ec <__adddf3+0x8c>
 800064e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000652:	bf18      	it	ne
 8000654:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000658:	d029      	beq.n	80006ae <__adddf3+0x24e>
 800065a:	ea94 0f05 	teq	r4, r5
 800065e:	bf08      	it	eq
 8000660:	ea90 0f02 	teqeq	r0, r2
 8000664:	d005      	beq.n	8000672 <__adddf3+0x212>
 8000666:	ea54 0c00 	orrs.w	ip, r4, r0
 800066a:	bf04      	itt	eq
 800066c:	4619      	moveq	r1, r3
 800066e:	4610      	moveq	r0, r2
 8000670:	bd30      	pop	{r4, r5, pc}
 8000672:	ea91 0f03 	teq	r1, r3
 8000676:	bf1e      	ittt	ne
 8000678:	2100      	movne	r1, #0
 800067a:	2000      	movne	r0, #0
 800067c:	bd30      	popne	{r4, r5, pc}
 800067e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000682:	d105      	bne.n	8000690 <__adddf3+0x230>
 8000684:	0040      	lsls	r0, r0, #1
 8000686:	4149      	adcs	r1, r1
 8000688:	bf28      	it	cs
 800068a:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800068e:	bd30      	pop	{r4, r5, pc}
 8000690:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000694:	bf3c      	itt	cc
 8000696:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800069a:	bd30      	popcc	{r4, r5, pc}
 800069c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80006a0:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80006a4:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80006a8:	f04f 0000 	mov.w	r0, #0
 80006ac:	bd30      	pop	{r4, r5, pc}
 80006ae:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006b2:	bf1a      	itte	ne
 80006b4:	4619      	movne	r1, r3
 80006b6:	4610      	movne	r0, r2
 80006b8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80006bc:	bf1c      	itt	ne
 80006be:	460b      	movne	r3, r1
 80006c0:	4602      	movne	r2, r0
 80006c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80006c6:	bf06      	itte	eq
 80006c8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80006cc:	ea91 0f03 	teqeq	r1, r3
 80006d0:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80006d4:	bd30      	pop	{r4, r5, pc}
 80006d6:	bf00      	nop

080006d8 <__aeabi_ui2d>:
 80006d8:	f090 0f00 	teq	r0, #0
 80006dc:	bf04      	itt	eq
 80006de:	2100      	moveq	r1, #0
 80006e0:	4770      	bxeq	lr
 80006e2:	b530      	push	{r4, r5, lr}
 80006e4:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006e8:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006ec:	f04f 0500 	mov.w	r5, #0
 80006f0:	f04f 0100 	mov.w	r1, #0
 80006f4:	e750      	b.n	8000598 <__adddf3+0x138>
 80006f6:	bf00      	nop

080006f8 <__aeabi_i2d>:
 80006f8:	f090 0f00 	teq	r0, #0
 80006fc:	bf04      	itt	eq
 80006fe:	2100      	moveq	r1, #0
 8000700:	4770      	bxeq	lr
 8000702:	b530      	push	{r4, r5, lr}
 8000704:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000708:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800070c:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000710:	bf48      	it	mi
 8000712:	4240      	negmi	r0, r0
 8000714:	f04f 0100 	mov.w	r1, #0
 8000718:	e73e      	b.n	8000598 <__adddf3+0x138>
 800071a:	bf00      	nop

0800071c <__aeabi_f2d>:
 800071c:	0042      	lsls	r2, r0, #1
 800071e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000722:	ea4f 0131 	mov.w	r1, r1, rrx
 8000726:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800072a:	bf1f      	itttt	ne
 800072c:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000730:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000734:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000738:	4770      	bxne	lr
 800073a:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800073e:	bf08      	it	eq
 8000740:	4770      	bxeq	lr
 8000742:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000746:	bf04      	itt	eq
 8000748:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 800074c:	4770      	bxeq	lr
 800074e:	b530      	push	{r4, r5, lr}
 8000750:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000754:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000758:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800075c:	e71c      	b.n	8000598 <__adddf3+0x138>
 800075e:	bf00      	nop

08000760 <__aeabi_ul2d>:
 8000760:	ea50 0201 	orrs.w	r2, r0, r1
 8000764:	bf08      	it	eq
 8000766:	4770      	bxeq	lr
 8000768:	b530      	push	{r4, r5, lr}
 800076a:	f04f 0500 	mov.w	r5, #0
 800076e:	e00a      	b.n	8000786 <__aeabi_l2d+0x16>

08000770 <__aeabi_l2d>:
 8000770:	ea50 0201 	orrs.w	r2, r0, r1
 8000774:	bf08      	it	eq
 8000776:	4770      	bxeq	lr
 8000778:	b530      	push	{r4, r5, lr}
 800077a:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800077e:	d502      	bpl.n	8000786 <__aeabi_l2d+0x16>
 8000780:	4240      	negs	r0, r0
 8000782:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000786:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800078a:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800078e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000792:	f43f aed8 	beq.w	8000546 <__adddf3+0xe6>
 8000796:	f04f 0203 	mov.w	r2, #3
 800079a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800079e:	bf18      	it	ne
 80007a0:	3203      	addne	r2, #3
 80007a2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80007a6:	bf18      	it	ne
 80007a8:	3203      	addne	r2, #3
 80007aa:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80007ae:	f1c2 0320 	rsb	r3, r2, #32
 80007b2:	fa00 fc03 	lsl.w	ip, r0, r3
 80007b6:	fa20 f002 	lsr.w	r0, r0, r2
 80007ba:	fa01 fe03 	lsl.w	lr, r1, r3
 80007be:	ea40 000e 	orr.w	r0, r0, lr
 80007c2:	fa21 f102 	lsr.w	r1, r1, r2
 80007c6:	4414      	add	r4, r2
 80007c8:	e6bd      	b.n	8000546 <__adddf3+0xe6>
 80007ca:	bf00      	nop

080007cc <__gedf2>:
 80007cc:	f04f 3cff 	mov.w	ip, #4294967295
 80007d0:	e006      	b.n	80007e0 <__cmpdf2+0x4>
 80007d2:	bf00      	nop

080007d4 <__ledf2>:
 80007d4:	f04f 0c01 	mov.w	ip, #1
 80007d8:	e002      	b.n	80007e0 <__cmpdf2+0x4>
 80007da:	bf00      	nop

080007dc <__cmpdf2>:
 80007dc:	f04f 0c01 	mov.w	ip, #1
 80007e0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80007e4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80007e8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80007ec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80007f0:	bf18      	it	ne
 80007f2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80007f6:	d01b      	beq.n	8000830 <__cmpdf2+0x54>
 80007f8:	b001      	add	sp, #4
 80007fa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80007fe:	bf0c      	ite	eq
 8000800:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000804:	ea91 0f03 	teqne	r1, r3
 8000808:	bf02      	ittt	eq
 800080a:	ea90 0f02 	teqeq	r0, r2
 800080e:	2000      	moveq	r0, #0
 8000810:	4770      	bxeq	lr
 8000812:	f110 0f00 	cmn.w	r0, #0
 8000816:	ea91 0f03 	teq	r1, r3
 800081a:	bf58      	it	pl
 800081c:	4299      	cmppl	r1, r3
 800081e:	bf08      	it	eq
 8000820:	4290      	cmpeq	r0, r2
 8000822:	bf2c      	ite	cs
 8000824:	17d8      	asrcs	r0, r3, #31
 8000826:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800082a:	f040 0001 	orr.w	r0, r0, #1
 800082e:	4770      	bx	lr
 8000830:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000834:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000838:	d102      	bne.n	8000840 <__cmpdf2+0x64>
 800083a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800083e:	d107      	bne.n	8000850 <__cmpdf2+0x74>
 8000840:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000844:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000848:	d1d6      	bne.n	80007f8 <__cmpdf2+0x1c>
 800084a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800084e:	d0d3      	beq.n	80007f8 <__cmpdf2+0x1c>
 8000850:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000854:	4770      	bx	lr
 8000856:	bf00      	nop

08000858 <__aeabi_cdrcmple>:
 8000858:	4684      	mov	ip, r0
 800085a:	4610      	mov	r0, r2
 800085c:	4662      	mov	r2, ip
 800085e:	468c      	mov	ip, r1
 8000860:	4619      	mov	r1, r3
 8000862:	4663      	mov	r3, ip
 8000864:	e000      	b.n	8000868 <__aeabi_cdcmpeq>
 8000866:	bf00      	nop

08000868 <__aeabi_cdcmpeq>:
 8000868:	b501      	push	{r0, lr}
 800086a:	f7ff ffb7 	bl	80007dc <__cmpdf2>
 800086e:	2800      	cmp	r0, #0
 8000870:	bf48      	it	mi
 8000872:	f110 0f00 	cmnmi.w	r0, #0
 8000876:	bd01      	pop	{r0, pc}

08000878 <__aeabi_dcmpeq>:
 8000878:	f84d ed08 	str.w	lr, [sp, #-8]!
 800087c:	f7ff fff4 	bl	8000868 <__aeabi_cdcmpeq>
 8000880:	bf0c      	ite	eq
 8000882:	2001      	moveq	r0, #1
 8000884:	2000      	movne	r0, #0
 8000886:	f85d fb08 	ldr.w	pc, [sp], #8
 800088a:	bf00      	nop

0800088c <__aeabi_dcmplt>:
 800088c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000890:	f7ff ffea 	bl	8000868 <__aeabi_cdcmpeq>
 8000894:	bf34      	ite	cc
 8000896:	2001      	movcc	r0, #1
 8000898:	2000      	movcs	r0, #0
 800089a:	f85d fb08 	ldr.w	pc, [sp], #8
 800089e:	bf00      	nop

080008a0 <__aeabi_dcmple>:
 80008a0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80008a4:	f7ff ffe0 	bl	8000868 <__aeabi_cdcmpeq>
 80008a8:	bf94      	ite	ls
 80008aa:	2001      	movls	r0, #1
 80008ac:	2000      	movhi	r0, #0
 80008ae:	f85d fb08 	ldr.w	pc, [sp], #8
 80008b2:	bf00      	nop

080008b4 <__aeabi_dcmpge>:
 80008b4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80008b8:	f7ff ffce 	bl	8000858 <__aeabi_cdrcmple>
 80008bc:	bf94      	ite	ls
 80008be:	2001      	movls	r0, #1
 80008c0:	2000      	movhi	r0, #0
 80008c2:	f85d fb08 	ldr.w	pc, [sp], #8
 80008c6:	bf00      	nop

080008c8 <__aeabi_dcmpgt>:
 80008c8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80008cc:	f7ff ffc4 	bl	8000858 <__aeabi_cdrcmple>
 80008d0:	bf34      	ite	cc
 80008d2:	2001      	movcc	r0, #1
 80008d4:	2000      	movcs	r0, #0
 80008d6:	f85d fb08 	ldr.w	pc, [sp], #8
 80008da:	bf00      	nop

080008dc <__aeabi_d2f>:
 80008dc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80008e0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 80008e4:	bf24      	itt	cs
 80008e6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 80008ea:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 80008ee:	d90d      	bls.n	800090c <__aeabi_d2f+0x30>
 80008f0:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80008f4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80008f8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80008fc:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000900:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000904:	bf08      	it	eq
 8000906:	f020 0001 	biceq.w	r0, r0, #1
 800090a:	4770      	bx	lr
 800090c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000910:	d121      	bne.n	8000956 <__aeabi_d2f+0x7a>
 8000912:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000916:	bfbc      	itt	lt
 8000918:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 800091c:	4770      	bxlt	lr
 800091e:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000922:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000926:	f1c2 0218 	rsb	r2, r2, #24
 800092a:	f1c2 0c20 	rsb	ip, r2, #32
 800092e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000932:	fa20 f002 	lsr.w	r0, r0, r2
 8000936:	bf18      	it	ne
 8000938:	f040 0001 	orrne.w	r0, r0, #1
 800093c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000940:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000944:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000948:	ea40 000c 	orr.w	r0, r0, ip
 800094c:	fa23 f302 	lsr.w	r3, r3, r2
 8000950:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000954:	e7cc      	b.n	80008f0 <__aeabi_d2f+0x14>
 8000956:	ea7f 5362 	mvns.w	r3, r2, asr #21
 800095a:	d107      	bne.n	800096c <__aeabi_d2f+0x90>
 800095c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000960:	bf1e      	ittt	ne
 8000962:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000966:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 800096a:	4770      	bxne	lr
 800096c:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000970:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000974:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000978:	4770      	bx	lr
 800097a:	bf00      	nop

0800097c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800097c:	b580      	push	{r7, lr}
 800097e:	b086      	sub	sp, #24
 8000980:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */

	// Constant used for calculating temperature from ADC reading
	uint16_t ts_cal1_val = TS_CAL1; // FOR DEBUGGING
 8000982:	4b9d      	ldr	r3, [pc, #628]	@ (8000bf8 <main+0x27c>)
 8000984:	881b      	ldrh	r3, [r3, #0]
 8000986:	82bb      	strh	r3, [r7, #20]
	uint16_t ts_cal2_val = TS_CAL2; // FOR DEBUGGING
 8000988:	4b9c      	ldr	r3, [pc, #624]	@ (8000bfc <main+0x280>)
 800098a:	881b      	ldrh	r3, [r3, #0]
 800098c:	827b      	strh	r3, [r7, #18]
	uint16_t vrefint_val = VREFINT_CAL;	// FOR DEBUGGING
 800098e:	4b9c      	ldr	r3, [pc, #624]	@ (8000c00 <main+0x284>)
 8000990:	881b      	ldrh	r3, [r3, #0]
 8000992:	823b      	strh	r3, [r7, #16]
	float tempConst = (float)(TS_CAL2_TEMP - TS_CAL1_TEMP) / (float)(TS_CAL2 - TS_CAL1);
 8000994:	4b99      	ldr	r3, [pc, #612]	@ (8000bfc <main+0x280>)
 8000996:	881b      	ldrh	r3, [r3, #0]
 8000998:	461a      	mov	r2, r3
 800099a:	4b97      	ldr	r3, [pc, #604]	@ (8000bf8 <main+0x27c>)
 800099c:	881b      	ldrh	r3, [r3, #0]
 800099e:	1ad3      	subs	r3, r2, r3
 80009a0:	ee07 3a90 	vmov	s15, r3
 80009a4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80009a8:	eddf 6a96 	vldr	s13, [pc, #600]	@ 8000c04 <main+0x288>
 80009ac:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80009b0:	edc7 7a03 	vstr	s15, [r7, #12]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80009b4:	f000 fcb5 	bl	8001322 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80009b8:	f000 f94c 	bl	8000c54 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80009bc:	f000 fa74 	bl	8000ea8 <MX_GPIO_Init>
  MX_DAC1_Init();
 80009c0:	f000 fa32 	bl	8000e28 <MX_DAC1_Init>
  MX_ADC1_Init();
 80009c4:	f000 f998 	bl	8000cf8 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */

  // Calibrate ADC
  HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 80009c8:	217f      	movs	r1, #127	@ 0x7f
 80009ca:	488f      	ldr	r0, [pc, #572]	@ (8000c08 <main+0x28c>)
 80009cc:	f002 f91a 	bl	8002c04 <HAL_ADCEx_Calibration_Start>

  // Start DAC Channels 1-2
  HAL_DAC_Start(&hdac1, DAC_CHANNEL_1);
 80009d0:	2100      	movs	r1, #0
 80009d2:	488e      	ldr	r0, [pc, #568]	@ (8000c0c <main+0x290>)
 80009d4:	f003 f8df 	bl	8003b96 <HAL_DAC_Start>
  HAL_DAC_Start(&hdac1, DAC_CHANNEL_2);
 80009d8:	2110      	movs	r1, #16
 80009da:	488c      	ldr	r0, [pc, #560]	@ (8000c0c <main+0x290>)
 80009dc:	f003 f8db 	bl	8003b96 <HAL_DAC_Start>
#endif

#if PART4 == ON

// Check if button is pressed with debouncing
	button_curr_state = !HAL_GPIO_ReadPin(B2_GPIO_Port, B2_Pin);
 80009e0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80009e4:	488a      	ldr	r0, [pc, #552]	@ (8000c10 <main+0x294>)
 80009e6:	f003 fc2b 	bl	8004240 <HAL_GPIO_ReadPin>
 80009ea:	4603      	mov	r3, r0
 80009ec:	2b00      	cmp	r3, #0
 80009ee:	bf0c      	ite	eq
 80009f0:	2301      	moveq	r3, #1
 80009f2:	2300      	movne	r3, #0
 80009f4:	b2db      	uxtb	r3, r3
 80009f6:	461a      	mov	r2, r3
 80009f8:	4b86      	ldr	r3, [pc, #536]	@ (8000c14 <main+0x298>)
 80009fa:	701a      	strb	r2, [r3, #0]

	// If button experiences state change
	if (button_curr_state && !button_prev_state) {
 80009fc:	4b85      	ldr	r3, [pc, #532]	@ (8000c14 <main+0x298>)
 80009fe:	781b      	ldrb	r3, [r3, #0]
 8000a00:	2b00      	cmp	r3, #0
 8000a02:	d039      	beq.n	8000a78 <main+0xfc>
 8000a04:	4b84      	ldr	r3, [pc, #528]	@ (8000c18 <main+0x29c>)
 8000a06:	781b      	ldrb	r3, [r3, #0]
 8000a08:	2b00      	cmp	r3, #0
 8000a0a:	d135      	bne.n	8000a78 <main+0xfc>

		current_time_ms = HAL_GetTick();
 8000a0c:	f000 fcf2 	bl	80013f4 <HAL_GetTick>
 8000a10:	4603      	mov	r3, r0
 8000a12:	4a82      	ldr	r2, [pc, #520]	@ (8000c1c <main+0x2a0>)
 8000a14:	6013      	str	r3, [r2, #0]

		// && Enough time has elapsed
		if ((current_time_ms - last_button_toggle_ms) > 200) {
 8000a16:	4b81      	ldr	r3, [pc, #516]	@ (8000c1c <main+0x2a0>)
 8000a18:	681a      	ldr	r2, [r3, #0]
 8000a1a:	4b81      	ldr	r3, [pc, #516]	@ (8000c20 <main+0x2a4>)
 8000a1c:	681b      	ldr	r3, [r3, #0]
 8000a1e:	1ad3      	subs	r3, r2, r3
 8000a20:	2bc8      	cmp	r3, #200	@ 0xc8
 8000a22:	d929      	bls.n	8000a78 <main+0xfc>

			last_button_toggle_ms = current_time_ms;
 8000a24:	4b7d      	ldr	r3, [pc, #500]	@ (8000c1c <main+0x2a0>)
 8000a26:	681b      	ldr	r3, [r3, #0]
 8000a28:	4a7d      	ldr	r2, [pc, #500]	@ (8000c20 <main+0x2a4>)
 8000a2a:	6013      	str	r3, [r2, #0]

			// Then change mode
			if (mode == MODE_WAVE) {
 8000a2c:	4b7d      	ldr	r3, [pc, #500]	@ (8000c24 <main+0x2a8>)
 8000a2e:	781b      	ldrb	r3, [r3, #0]
 8000a30:	2b00      	cmp	r3, #0
 8000a32:	d109      	bne.n	8000a48 <main+0xcc>

				mode = MODE_TEMP;
 8000a34:	4b7b      	ldr	r3, [pc, #492]	@ (8000c24 <main+0x2a8>)
 8000a36:	2201      	movs	r2, #1
 8000a38:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 8000a3a:	2201      	movs	r2, #1
 8000a3c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000a40:	4879      	ldr	r0, [pc, #484]	@ (8000c28 <main+0x2ac>)
 8000a42:	f003 fc15 	bl	8004270 <HAL_GPIO_WritePin>
 8000a46:	e017      	b.n	8000a78 <main+0xfc>
			} // if (mode == MODE_WAVE)
			else {

				mode = MODE_WAVE;
 8000a48:	4b76      	ldr	r3, [pc, #472]	@ (8000c24 <main+0x2a8>)
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8000a4e:	2200      	movs	r2, #0
 8000a50:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000a54:	4874      	ldr	r0, [pc, #464]	@ (8000c28 <main+0x2ac>)
 8000a56:	f003 fc0b 	bl	8004270 <HAL_GPIO_WritePin>
				fixedWave = (fixedWave + 1) % 3; // keep range within 0-2 enum
 8000a5a:	4b74      	ldr	r3, [pc, #464]	@ (8000c2c <main+0x2b0>)
 8000a5c:	781b      	ldrb	r3, [r3, #0]
 8000a5e:	1c5a      	adds	r2, r3, #1
 8000a60:	4b73      	ldr	r3, [pc, #460]	@ (8000c30 <main+0x2b4>)
 8000a62:	fb83 3102 	smull	r3, r1, r3, r2
 8000a66:	17d3      	asrs	r3, r2, #31
 8000a68:	1ac9      	subs	r1, r1, r3
 8000a6a:	460b      	mov	r3, r1
 8000a6c:	005b      	lsls	r3, r3, #1
 8000a6e:	440b      	add	r3, r1
 8000a70:	1ad1      	subs	r1, r2, r3
 8000a72:	b2ca      	uxtb	r2, r1
 8000a74:	4b6d      	ldr	r3, [pc, #436]	@ (8000c2c <main+0x2b0>)
 8000a76:	701a      	strb	r2, [r3, #0]
		} // if ((current_time_ms - last_button_toggle_ms) > 200)

	} // if (button_current && !button_prev_state)

// Update button state
	button_prev_state = button_curr_state;
 8000a78:	4b66      	ldr	r3, [pc, #408]	@ (8000c14 <main+0x298>)
 8000a7a:	781a      	ldrb	r2, [r3, #0]
 8000a7c:	4b66      	ldr	r3, [pc, #408]	@ (8000c18 <main+0x29c>)
 8000a7e:	701a      	strb	r2, [r3, #0]

// Send value to DAC based on mode

	// Temperature Mode
	if (mode == MODE_TEMP) {
 8000a80:	4b68      	ldr	r3, [pc, #416]	@ (8000c24 <main+0x2a8>)
 8000a82:	781b      	ldrb	r3, [r3, #0]
 8000a84:	2b01      	cmp	r3, #1
 8000a86:	f040 808a 	bne.w	8000b9e <main+0x222>

		// Sample temperature
		current_time_ms = HAL_GetTick();
 8000a8a:	f000 fcb3 	bl	80013f4 <HAL_GetTick>
 8000a8e:	4603      	mov	r3, r0
 8000a90:	4a62      	ldr	r2, [pc, #392]	@ (8000c1c <main+0x2a0>)
 8000a92:	6013      	str	r3, [r2, #0]


		if ((current_time_ms - last_adc_sample_ms) > 200) {
 8000a94:	4b61      	ldr	r3, [pc, #388]	@ (8000c1c <main+0x2a0>)
 8000a96:	681a      	ldr	r2, [r3, #0]
 8000a98:	4b66      	ldr	r3, [pc, #408]	@ (8000c34 <main+0x2b8>)
 8000a9a:	681b      	ldr	r3, [r3, #0]
 8000a9c:	1ad3      	subs	r3, r2, r3
 8000a9e:	2bc8      	cmp	r3, #200	@ 0xc8
 8000aa0:	d977      	bls.n	8000b92 <main+0x216>

			// Update time variables
			last_adc_sample_ms = current_time_ms;
 8000aa2:	4b5e      	ldr	r3, [pc, #376]	@ (8000c1c <main+0x2a0>)
 8000aa4:	681b      	ldr	r3, [r3, #0]
 8000aa6:	4a63      	ldr	r2, [pc, #396]	@ (8000c34 <main+0x2b8>)
 8000aa8:	6013      	str	r3, [r2, #0]

			// Poll Temperature Sensor (Injected)
			HAL_ADCEx_InjectedStart(&hadc1);
 8000aaa:	4857      	ldr	r0, [pc, #348]	@ (8000c08 <main+0x28c>)
 8000aac:	f002 f90a 	bl	8002cc4 <HAL_ADCEx_InjectedStart>
			HAL_ADCEx_InjectedPollForConversion(&hadc1, HAL_MAX_DELAY);
 8000ab0:	f04f 31ff 	mov.w	r1, #4294967295
 8000ab4:	4854      	ldr	r0, [pc, #336]	@ (8000c08 <main+0x28c>)
 8000ab6:	f002 f9b9 	bl	8002e2c <HAL_ADCEx_InjectedPollForConversion>
			tempAdc = HAL_ADCEx_InjectedGetValue(&hadc1, 1);
 8000aba:	2101      	movs	r1, #1
 8000abc:	4852      	ldr	r0, [pc, #328]	@ (8000c08 <main+0x28c>)
 8000abe:	f002 fa4a 	bl	8002f56 <HAL_ADCEx_InjectedGetValue>
 8000ac2:	4603      	mov	r3, r0
 8000ac4:	b29a      	uxth	r2, r3
 8000ac6:	4b5c      	ldr	r3, [pc, #368]	@ (8000c38 <main+0x2bc>)
 8000ac8:	801a      	strh	r2, [r3, #0]
			HAL_ADCEx_InjectedStop(&hadc1);
 8000aca:	484f      	ldr	r0, [pc, #316]	@ (8000c08 <main+0x28c>)
 8000acc:	f002 f96c 	bl	8002da8 <HAL_ADCEx_InjectedStop>

			// Poll VREFINT (Non-Injected)
			HAL_ADC_Start(&hadc1);
 8000ad0:	484d      	ldr	r0, [pc, #308]	@ (8000c08 <main+0x28c>)
 8000ad2:	f001 f82d 	bl	8001b30 <HAL_ADC_Start>
			HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 8000ad6:	f04f 31ff 	mov.w	r1, #4294967295
 8000ada:	484b      	ldr	r0, [pc, #300]	@ (8000c08 <main+0x28c>)
 8000adc:	f001 f8be 	bl	8001c5c <HAL_ADC_PollForConversion>
			vrefAdc = HAL_ADC_GetValue(&hadc1);
 8000ae0:	4849      	ldr	r0, [pc, #292]	@ (8000c08 <main+0x28c>)
 8000ae2:	f001 f94a 	bl	8001d7a <HAL_ADC_GetValue>
 8000ae6:	4603      	mov	r3, r0
 8000ae8:	b29a      	uxth	r2, r3
 8000aea:	4b54      	ldr	r3, [pc, #336]	@ (8000c3c <main+0x2c0>)
 8000aec:	801a      	strh	r2, [r3, #0]
			HAL_ADC_Stop(&hadc1);
 8000aee:	4846      	ldr	r0, [pc, #280]	@ (8000c08 <main+0x28c>)
 8000af0:	f001 f881 	bl	8001bf6 <HAL_ADC_Stop>

			// Calculate (VREF+/VREFINT), or default to 1
			if (vrefAdc != 0) {
 8000af4:	4b51      	ldr	r3, [pc, #324]	@ (8000c3c <main+0x2c0>)
 8000af6:	881b      	ldrh	r3, [r3, #0]
 8000af8:	2b00      	cmp	r3, #0
 8000afa:	d011      	beq.n	8000b20 <main+0x1a4>
				vrefRatio = (float)VREFINT_CAL / (float)vrefAdc;
 8000afc:	4b40      	ldr	r3, [pc, #256]	@ (8000c00 <main+0x284>)
 8000afe:	881b      	ldrh	r3, [r3, #0]
 8000b00:	ee07 3a90 	vmov	s15, r3
 8000b04:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8000b08:	4b4c      	ldr	r3, [pc, #304]	@ (8000c3c <main+0x2c0>)
 8000b0a:	881b      	ldrh	r3, [r3, #0]
 8000b0c:	ee07 3a90 	vmov	s15, r3
 8000b10:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000b14:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000b18:	4b49      	ldr	r3, [pc, #292]	@ (8000c40 <main+0x2c4>)
 8000b1a:	edc3 7a00 	vstr	s15, [r3]
 8000b1e:	e003      	b.n	8000b28 <main+0x1ac>
			} // if (vrefAdc != 0)
			else {
				vrefRatio = 1;
 8000b20:	4b47      	ldr	r3, [pc, #284]	@ (8000c40 <main+0x2c4>)
 8000b22:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8000b26:	601a      	str	r2, [r3, #0]
			} // else

			// Calculate temperature with all scaling applied
			float calibAdc = (float)tempAdc * vrefRatio;
 8000b28:	4b43      	ldr	r3, [pc, #268]	@ (8000c38 <main+0x2bc>)
 8000b2a:	881b      	ldrh	r3, [r3, #0]
 8000b2c:	ee07 3a90 	vmov	s15, r3
 8000b30:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000b34:	4b42      	ldr	r3, [pc, #264]	@ (8000c40 <main+0x2c4>)
 8000b36:	edd3 7a00 	vldr	s15, [r3]
 8000b3a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000b3e:	edc7 7a02 	vstr	s15, [r7, #8]
			temperature = tempConst * (calibAdc - (float)TS_CAL1) + TS_CAL1_TEMP;
 8000b42:	4b2d      	ldr	r3, [pc, #180]	@ (8000bf8 <main+0x27c>)
 8000b44:	881b      	ldrh	r3, [r3, #0]
 8000b46:	ee07 3a90 	vmov	s15, r3
 8000b4a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000b4e:	ed97 7a02 	vldr	s14, [r7, #8]
 8000b52:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000b56:	edd7 7a03 	vldr	s15, [r7, #12]
 8000b5a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000b5e:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 8000b62:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000b66:	4b37      	ldr	r3, [pc, #220]	@ (8000c44 <main+0x2c8>)
 8000b68:	edc3 7a00 	vstr	s15, [r3]
			// Map temperature to wave amplitude (20 -40 C -> 0-255)
				// x = temperature (min(20), max(40))
				// y = amplitude (min(0), max(255))
				// y = [(x - xmin)/(xmax - xmin)] *  (ymax - ymin) + ymin

			amplitude = (uint8_t)((temperature - 20.0f) * 12.75f);
 8000b6c:	4b35      	ldr	r3, [pc, #212]	@ (8000c44 <main+0x2c8>)
 8000b6e:	edd3 7a00 	vldr	s15, [r3]
 8000b72:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 8000b76:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8000b7a:	ed9f 7a33 	vldr	s14, [pc, #204]	@ 8000c48 <main+0x2cc>
 8000b7e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000b82:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000b86:	edc7 7a01 	vstr	s15, [r7, #4]
 8000b8a:	793b      	ldrb	r3, [r7, #4]
 8000b8c:	b2da      	uxtb	r2, r3
 8000b8e:	4b2f      	ldr	r3, [pc, #188]	@ (8000c4c <main+0x2d0>)
 8000b90:	701a      	strb	r2, [r3, #0]
			}

		} // if ((current_time_ms - last_adc_sample_ms) > 200)

		// Send value to DAC (every loop iteration)
		Sawtooth_Wave(amplitude);
 8000b92:	4b2e      	ldr	r3, [pc, #184]	@ (8000c4c <main+0x2d0>)
 8000b94:	781b      	ldrb	r3, [r3, #0]
 8000b96:	4618      	mov	r0, r3
 8000b98:	f000 f9e2 	bl	8000f60 <Sawtooth_Wave>
 8000b9c:	e017      	b.n	8000bce <main+0x252>

	} // if (mode == MODE_TEMP)

	// Wave Mode
	else if (mode == MODE_WAVE) {
 8000b9e:	4b21      	ldr	r3, [pc, #132]	@ (8000c24 <main+0x2a8>)
 8000ba0:	781b      	ldrb	r3, [r3, #0]
 8000ba2:	2b00      	cmp	r3, #0
 8000ba4:	d113      	bne.n	8000bce <main+0x252>

		switch(fixedWave) {
 8000ba6:	4b21      	ldr	r3, [pc, #132]	@ (8000c2c <main+0x2b0>)
 8000ba8:	781b      	ldrb	r3, [r3, #0]
 8000baa:	2b02      	cmp	r3, #2
 8000bac:	d00c      	beq.n	8000bc8 <main+0x24c>
 8000bae:	2b02      	cmp	r3, #2
 8000bb0:	dc0d      	bgt.n	8000bce <main+0x252>
 8000bb2:	2b00      	cmp	r3, #0
 8000bb4:	d005      	beq.n	8000bc2 <main+0x246>
 8000bb6:	2b01      	cmp	r3, #1
 8000bb8:	d109      	bne.n	8000bce <main+0x252>
		case WAVE_SAW:
			Sawtooth_Wave(255); // use full amplitude
 8000bba:	20ff      	movs	r0, #255	@ 0xff
 8000bbc:	f000 f9d0 	bl	8000f60 <Sawtooth_Wave>
			break;
 8000bc0:	e005      	b.n	8000bce <main+0x252>
		case WAVE_TRIANGLE:
			Triangle_Wave();
 8000bc2:	f000 f9f5 	bl	8000fb0 <Triangle_Wave>
			break;
 8000bc6:	e002      	b.n	8000bce <main+0x252>
		case WAVE_SINE:
			Sine_Wave();
 8000bc8:	f000 fa26 	bl	8001018 <Sine_Wave>
			break;
 8000bcc:	bf00      	nop
	} // else if (mode == MODE_WAVE)


// Timing Delay between DAC Updates

	for(uint8_t i = 0; i<127; i++) // iterator max (255 -> uint8)
 8000bce:	2300      	movs	r3, #0
 8000bd0:	75fb      	strb	r3, [r7, #23]
 8000bd2:	e00d      	b.n	8000bf0 <main+0x274>
		{
		//Filler logic to stop compiler from deleting this loop
		if(filler==true){
 8000bd4:	4b1e      	ldr	r3, [pc, #120]	@ (8000c50 <main+0x2d4>)
 8000bd6:	781b      	ldrb	r3, [r3, #0]
 8000bd8:	2b00      	cmp	r3, #0
 8000bda:	d003      	beq.n	8000be4 <main+0x268>
			filler = false;
 8000bdc:	4b1c      	ldr	r3, [pc, #112]	@ (8000c50 <main+0x2d4>)
 8000bde:	2200      	movs	r2, #0
 8000be0:	701a      	strb	r2, [r3, #0]
 8000be2:	e002      	b.n	8000bea <main+0x26e>
		} // if
		else{
			filler = true;
 8000be4:	4b1a      	ldr	r3, [pc, #104]	@ (8000c50 <main+0x2d4>)
 8000be6:	2201      	movs	r2, #1
 8000be8:	701a      	strb	r2, [r3, #0]
	for(uint8_t i = 0; i<127; i++) // iterator max (255 -> uint8)
 8000bea:	7dfb      	ldrb	r3, [r7, #23]
 8000bec:	3301      	adds	r3, #1
 8000bee:	75fb      	strb	r3, [r7, #23]
 8000bf0:	7dfb      	ldrb	r3, [r7, #23]
 8000bf2:	2b7e      	cmp	r3, #126	@ 0x7e
 8000bf4:	d9ee      	bls.n	8000bd4 <main+0x258>
	button_curr_state = !HAL_GPIO_ReadPin(B2_GPIO_Port, B2_Pin);
 8000bf6:	e6f3      	b.n	80009e0 <main+0x64>
 8000bf8:	1fff75a8 	.word	0x1fff75a8
 8000bfc:	1fff75ca 	.word	0x1fff75ca
 8000c00:	1fff75aa 	.word	0x1fff75aa
 8000c04:	42c80000 	.word	0x42c80000
 8000c08:	20000038 	.word	0x20000038
 8000c0c:	200000a0 	.word	0x200000a0
 8000c10:	48000800 	.word	0x48000800
 8000c14:	200000cb 	.word	0x200000cb
 8000c18:	200000ca 	.word	0x200000ca
 8000c1c:	200000d0 	.word	0x200000d0
 8000c20:	200000cc 	.word	0x200000cc
 8000c24:	200000c8 	.word	0x200000c8
 8000c28:	48000400 	.word	0x48000400
 8000c2c:	200000c9 	.word	0x200000c9
 8000c30:	55555556 	.word	0x55555556
 8000c34:	200000c4 	.word	0x200000c4
 8000c38:	200000be 	.word	0x200000be
 8000c3c:	200000c0 	.word	0x200000c0
 8000c40:	20000008 	.word	0x20000008
 8000c44:	2000000c 	.word	0x2000000c
 8000c48:	414c0000 	.word	0x414c0000
 8000c4c:	200000bc 	.word	0x200000bc
 8000c50:	20000005 	.word	0x20000005

08000c54 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c54:	b580      	push	{r7, lr}
 8000c56:	b096      	sub	sp, #88	@ 0x58
 8000c58:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c5a:	f107 0314 	add.w	r3, r7, #20
 8000c5e:	2244      	movs	r2, #68	@ 0x44
 8000c60:	2100      	movs	r1, #0
 8000c62:	4618      	mov	r0, r3
 8000c64:	f004 ffea 	bl	8005c3c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c68:	463b      	mov	r3, r7
 8000c6a:	2200      	movs	r2, #0
 8000c6c:	601a      	str	r2, [r3, #0]
 8000c6e:	605a      	str	r2, [r3, #4]
 8000c70:	609a      	str	r2, [r3, #8]
 8000c72:	60da      	str	r2, [r3, #12]
 8000c74:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 8000c76:	2000      	movs	r0, #0
 8000c78:	f003 fb32 	bl	80042e0 <HAL_PWREx_ControlVoltageScaling>
 8000c7c:	4603      	mov	r3, r0
 8000c7e:	2b00      	cmp	r3, #0
 8000c80:	d001      	beq.n	8000c86 <SystemClock_Config+0x32>
  {
    Error_Handler();
 8000c82:	f000 fa37 	bl	80010f4 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000c86:	2310      	movs	r3, #16
 8000c88:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000c8a:	2301      	movs	r3, #1
 8000c8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000c8e:	2300      	movs	r3, #0
 8000c90:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000c92:	2360      	movs	r3, #96	@ 0x60
 8000c94:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c96:	2302      	movs	r3, #2
 8000c98:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000c9a:	2301      	movs	r3, #1
 8000c9c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000c9e:	2301      	movs	r3, #1
 8000ca0:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 60;
 8000ca2:	233c      	movs	r3, #60	@ 0x3c
 8000ca4:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000ca6:	2302      	movs	r3, #2
 8000ca8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000caa:	2302      	movs	r3, #2
 8000cac:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000cae:	2302      	movs	r3, #2
 8000cb0:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000cb2:	f107 0314 	add.w	r3, r7, #20
 8000cb6:	4618      	mov	r0, r3
 8000cb8:	f003 fbb6 	bl	8004428 <HAL_RCC_OscConfig>
 8000cbc:	4603      	mov	r3, r0
 8000cbe:	2b00      	cmp	r3, #0
 8000cc0:	d001      	beq.n	8000cc6 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000cc2:	f000 fa17 	bl	80010f4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000cc6:	230f      	movs	r3, #15
 8000cc8:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000cca:	2303      	movs	r3, #3
 8000ccc:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000cce:	2300      	movs	r3, #0
 8000cd0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000cd2:	2300      	movs	r3, #0
 8000cd4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000cd6:	2300      	movs	r3, #0
 8000cd8:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000cda:	463b      	mov	r3, r7
 8000cdc:	2105      	movs	r1, #5
 8000cde:	4618      	mov	r0, r3
 8000ce0:	f003 ffbc 	bl	8004c5c <HAL_RCC_ClockConfig>
 8000ce4:	4603      	mov	r3, r0
 8000ce6:	2b00      	cmp	r3, #0
 8000ce8:	d001      	beq.n	8000cee <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000cea:	f000 fa03 	bl	80010f4 <Error_Handler>
  }
}
 8000cee:	bf00      	nop
 8000cf0:	3758      	adds	r7, #88	@ 0x58
 8000cf2:	46bd      	mov	sp, r7
 8000cf4:	bd80      	pop	{r7, pc}
	...

08000cf8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	b094      	sub	sp, #80	@ 0x50
 8000cfc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000cfe:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000d02:	2200      	movs	r2, #0
 8000d04:	601a      	str	r2, [r3, #0]
 8000d06:	605a      	str	r2, [r3, #4]
 8000d08:	609a      	str	r2, [r3, #8]
 8000d0a:	60da      	str	r2, [r3, #12]
 8000d0c:	611a      	str	r2, [r3, #16]
 8000d0e:	615a      	str	r2, [r3, #20]
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8000d10:	1d3b      	adds	r3, r7, #4
 8000d12:	2234      	movs	r2, #52	@ 0x34
 8000d14:	2100      	movs	r1, #0
 8000d16:	4618      	mov	r0, r3
 8000d18:	f004 ff90 	bl	8005c3c <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000d1c:	4b3e      	ldr	r3, [pc, #248]	@ (8000e18 <MX_ADC1_Init+0x120>)
 8000d1e:	4a3f      	ldr	r2, [pc, #252]	@ (8000e1c <MX_ADC1_Init+0x124>)
 8000d20:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000d22:	4b3d      	ldr	r3, [pc, #244]	@ (8000e18 <MX_ADC1_Init+0x120>)
 8000d24:	2200      	movs	r2, #0
 8000d26:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000d28:	4b3b      	ldr	r3, [pc, #236]	@ (8000e18 <MX_ADC1_Init+0x120>)
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000d2e:	4b3a      	ldr	r3, [pc, #232]	@ (8000e18 <MX_ADC1_Init+0x120>)
 8000d30:	2200      	movs	r2, #0
 8000d32:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000d34:	4b38      	ldr	r3, [pc, #224]	@ (8000e18 <MX_ADC1_Init+0x120>)
 8000d36:	2200      	movs	r2, #0
 8000d38:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000d3a:	4b37      	ldr	r3, [pc, #220]	@ (8000e18 <MX_ADC1_Init+0x120>)
 8000d3c:	2204      	movs	r2, #4
 8000d3e:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000d40:	4b35      	ldr	r3, [pc, #212]	@ (8000e18 <MX_ADC1_Init+0x120>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000d46:	4b34      	ldr	r3, [pc, #208]	@ (8000e18 <MX_ADC1_Init+0x120>)
 8000d48:	2200      	movs	r2, #0
 8000d4a:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8000d4c:	4b32      	ldr	r3, [pc, #200]	@ (8000e18 <MX_ADC1_Init+0x120>)
 8000d4e:	2201      	movs	r2, #1
 8000d50:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000d52:	4b31      	ldr	r3, [pc, #196]	@ (8000e18 <MX_ADC1_Init+0x120>)
 8000d54:	2200      	movs	r2, #0
 8000d56:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000d5a:	4b2f      	ldr	r3, [pc, #188]	@ (8000e18 <MX_ADC1_Init+0x120>)
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000d60:	4b2d      	ldr	r3, [pc, #180]	@ (8000e18 <MX_ADC1_Init+0x120>)
 8000d62:	2200      	movs	r2, #0
 8000d64:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000d66:	4b2c      	ldr	r3, [pc, #176]	@ (8000e18 <MX_ADC1_Init+0x120>)
 8000d68:	2200      	movs	r2, #0
 8000d6a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000d6e:	4b2a      	ldr	r3, [pc, #168]	@ (8000e18 <MX_ADC1_Init+0x120>)
 8000d70:	2200      	movs	r2, #0
 8000d72:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000d74:	4b28      	ldr	r3, [pc, #160]	@ (8000e18 <MX_ADC1_Init+0x120>)
 8000d76:	2200      	movs	r2, #0
 8000d78:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000d7c:	4826      	ldr	r0, [pc, #152]	@ (8000e18 <MX_ADC1_Init+0x120>)
 8000d7e:	f000 fd91 	bl	80018a4 <HAL_ADC_Init>
 8000d82:	4603      	mov	r3, r0
 8000d84:	2b00      	cmp	r3, #0
 8000d86:	d001      	beq.n	8000d8c <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 8000d88:	f000 f9b4 	bl	80010f4 <Error_Handler>
  }

  /** Disable Injected Queue
  */
  HAL_ADCEx_DisableInjectedQueue(&hadc1);
 8000d8c:	4822      	ldr	r0, [pc, #136]	@ (8000e18 <MX_ADC1_Init+0x120>)
 8000d8e:	f002 fdd3 	bl	8003938 <HAL_ADCEx_DisableInjectedQueue>

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 8000d92:	4b23      	ldr	r3, [pc, #140]	@ (8000e20 <MX_ADC1_Init+0x128>)
 8000d94:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000d96:	2306      	movs	r3, #6
 8000d98:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfig.SamplingTime = ADC_SAMPLETIME_247CYCLES_5;
 8000d9a:	2306      	movs	r3, #6
 8000d9c:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000d9e:	237f      	movs	r3, #127	@ 0x7f
 8000da0:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000da2:	2304      	movs	r3, #4
 8000da4:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfig.Offset = 0;
 8000da6:	2300      	movs	r3, #0
 8000da8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000daa:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000dae:	4619      	mov	r1, r3
 8000db0:	4819      	ldr	r0, [pc, #100]	@ (8000e18 <MX_ADC1_Init+0x120>)
 8000db2:	f000 ffef 	bl	8001d94 <HAL_ADC_ConfigChannel>
 8000db6:	4603      	mov	r3, r0
 8000db8:	2b00      	cmp	r3, #0
 8000dba:	d001      	beq.n	8000dc0 <MX_ADC1_Init+0xc8>
  {
    Error_Handler();
 8000dbc:	f000 f99a 	bl	80010f4 <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_TEMPSENSOR;
 8000dc0:	4b18      	ldr	r3, [pc, #96]	@ (8000e24 <MX_ADC1_Init+0x12c>)
 8000dc2:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 8000dc4:	2308      	movs	r3, #8
 8000dc6:	60bb      	str	r3, [r7, #8]
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_247CYCLES_5;
 8000dc8:	2306      	movs	r3, #6
 8000dca:	60fb      	str	r3, [r7, #12]
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 8000dcc:	237f      	movs	r3, #127	@ 0x7f
 8000dce:	613b      	str	r3, [r7, #16]
  sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
 8000dd0:	2304      	movs	r3, #4
 8000dd2:	617b      	str	r3, [r7, #20]
  sConfigInjected.InjectedOffset = 0;
 8000dd4:	2300      	movs	r3, #0
 8000dd6:	61bb      	str	r3, [r7, #24]
  sConfigInjected.InjectedNbrOfConversion = 1;
 8000dd8:	2301      	movs	r3, #1
 8000dda:	61fb      	str	r3, [r7, #28]
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 8000ddc:	2300      	movs	r3, #0
 8000dde:	f887 3020 	strb.w	r3, [r7, #32]
  sConfigInjected.AutoInjectedConv = DISABLE;
 8000de2:	2300      	movs	r3, #0
 8000de4:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
  sConfigInjected.QueueInjectedContext = DISABLE;
 8000de8:	2300      	movs	r3, #0
 8000dea:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  sConfigInjected.ExternalTrigInjecConv = ADC_INJECTED_SOFTWARE_START;
 8000dee:	2300      	movs	r3, #0
 8000df0:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_NONE;
 8000df2:	2300      	movs	r3, #0
 8000df4:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigInjected.InjecOversamplingMode = DISABLE;
 8000df6:	2300      	movs	r3, #0
 8000df8:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000dfc:	1d3b      	adds	r3, r7, #4
 8000dfe:	4619      	mov	r1, r3
 8000e00:	4805      	ldr	r0, [pc, #20]	@ (8000e18 <MX_ADC1_Init+0x120>)
 8000e02:	f002 f8df 	bl	8002fc4 <HAL_ADCEx_InjectedConfigChannel>
 8000e06:	4603      	mov	r3, r0
 8000e08:	2b00      	cmp	r3, #0
 8000e0a:	d001      	beq.n	8000e10 <MX_ADC1_Init+0x118>
  {
    Error_Handler();
 8000e0c:	f000 f972 	bl	80010f4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000e10:	bf00      	nop
 8000e12:	3750      	adds	r7, #80	@ 0x50
 8000e14:	46bd      	mov	sp, r7
 8000e16:	bd80      	pop	{r7, pc}
 8000e18:	20000038 	.word	0x20000038
 8000e1c:	50040000 	.word	0x50040000
 8000e20:	80000001 	.word	0x80000001
 8000e24:	c7520000 	.word	0xc7520000

08000e28 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	b08a      	sub	sp, #40	@ 0x28
 8000e2c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8000e2e:	463b      	mov	r3, r7
 8000e30:	2228      	movs	r2, #40	@ 0x28
 8000e32:	2100      	movs	r1, #0
 8000e34:	4618      	mov	r0, r3
 8000e36:	f004 ff01 	bl	8005c3c <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8000e3a:	4b19      	ldr	r3, [pc, #100]	@ (8000ea0 <MX_DAC1_Init+0x78>)
 8000e3c:	4a19      	ldr	r2, [pc, #100]	@ (8000ea4 <MX_DAC1_Init+0x7c>)
 8000e3e:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8000e40:	4817      	ldr	r0, [pc, #92]	@ (8000ea0 <MX_DAC1_Init+0x78>)
 8000e42:	f002 fe86 	bl	8003b52 <HAL_DAC_Init>
 8000e46:	4603      	mov	r3, r0
 8000e48:	2b00      	cmp	r3, #0
 8000e4a:	d001      	beq.n	8000e50 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8000e4c:	f000 f952 	bl	80010f4 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8000e50:	2300      	movs	r3, #0
 8000e52:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8000e54:	2300      	movs	r3, #0
 8000e56:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8000e58:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000e5c:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8000e5e:	2300      	movs	r3, #0
 8000e60:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8000e62:	2300      	movs	r3, #0
 8000e64:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8000e66:	2300      	movs	r3, #0
 8000e68:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000e6a:	463b      	mov	r3, r7
 8000e6c:	2200      	movs	r2, #0
 8000e6e:	4619      	mov	r1, r3
 8000e70:	480b      	ldr	r0, [pc, #44]	@ (8000ea0 <MX_DAC1_Init+0x78>)
 8000e72:	f002 ff07 	bl	8003c84 <HAL_DAC_ConfigChannel>
 8000e76:	4603      	mov	r3, r0
 8000e78:	2b00      	cmp	r3, #0
 8000e7a:	d001      	beq.n	8000e80 <MX_DAC1_Init+0x58>
  {
    Error_Handler();
 8000e7c:	f000 f93a 	bl	80010f4 <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8000e80:	463b      	mov	r3, r7
 8000e82:	2210      	movs	r2, #16
 8000e84:	4619      	mov	r1, r3
 8000e86:	4806      	ldr	r0, [pc, #24]	@ (8000ea0 <MX_DAC1_Init+0x78>)
 8000e88:	f002 fefc 	bl	8003c84 <HAL_DAC_ConfigChannel>
 8000e8c:	4603      	mov	r3, r0
 8000e8e:	2b00      	cmp	r3, #0
 8000e90:	d001      	beq.n	8000e96 <MX_DAC1_Init+0x6e>
  {
    Error_Handler();
 8000e92:	f000 f92f 	bl	80010f4 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8000e96:	bf00      	nop
 8000e98:	3728      	adds	r7, #40	@ 0x28
 8000e9a:	46bd      	mov	sp, r7
 8000e9c:	bd80      	pop	{r7, pc}
 8000e9e:	bf00      	nop
 8000ea0:	200000a0 	.word	0x200000a0
 8000ea4:	40007400 	.word	0x40007400

08000ea8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b088      	sub	sp, #32
 8000eac:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000eae:	f107 030c 	add.w	r3, r7, #12
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	601a      	str	r2, [r3, #0]
 8000eb6:	605a      	str	r2, [r3, #4]
 8000eb8:	609a      	str	r2, [r3, #8]
 8000eba:	60da      	str	r2, [r3, #12]
 8000ebc:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ebe:	4b25      	ldr	r3, [pc, #148]	@ (8000f54 <MX_GPIO_Init+0xac>)
 8000ec0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ec2:	4a24      	ldr	r2, [pc, #144]	@ (8000f54 <MX_GPIO_Init+0xac>)
 8000ec4:	f043 0304 	orr.w	r3, r3, #4
 8000ec8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000eca:	4b22      	ldr	r3, [pc, #136]	@ (8000f54 <MX_GPIO_Init+0xac>)
 8000ecc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ece:	f003 0304 	and.w	r3, r3, #4
 8000ed2:	60bb      	str	r3, [r7, #8]
 8000ed4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ed6:	4b1f      	ldr	r3, [pc, #124]	@ (8000f54 <MX_GPIO_Init+0xac>)
 8000ed8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000eda:	4a1e      	ldr	r2, [pc, #120]	@ (8000f54 <MX_GPIO_Init+0xac>)
 8000edc:	f043 0301 	orr.w	r3, r3, #1
 8000ee0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ee2:	4b1c      	ldr	r3, [pc, #112]	@ (8000f54 <MX_GPIO_Init+0xac>)
 8000ee4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ee6:	f003 0301 	and.w	r3, r3, #1
 8000eea:	607b      	str	r3, [r7, #4]
 8000eec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000eee:	4b19      	ldr	r3, [pc, #100]	@ (8000f54 <MX_GPIO_Init+0xac>)
 8000ef0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ef2:	4a18      	ldr	r2, [pc, #96]	@ (8000f54 <MX_GPIO_Init+0xac>)
 8000ef4:	f043 0302 	orr.w	r3, r3, #2
 8000ef8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000efa:	4b16      	ldr	r3, [pc, #88]	@ (8000f54 <MX_GPIO_Init+0xac>)
 8000efc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000efe:	f003 0302 	and.w	r3, r3, #2
 8000f02:	603b      	str	r3, [r7, #0]
 8000f04:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8000f06:	2200      	movs	r2, #0
 8000f08:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000f0c:	4812      	ldr	r0, [pc, #72]	@ (8000f58 <MX_GPIO_Init+0xb0>)
 8000f0e:	f003 f9af 	bl	8004270 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B2_Pin */
  GPIO_InitStruct.Pin = B2_Pin;
 8000f12:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000f16:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f18:	2300      	movs	r3, #0
 8000f1a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f1c:	2300      	movs	r3, #0
 8000f1e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(B2_GPIO_Port, &GPIO_InitStruct);
 8000f20:	f107 030c 	add.w	r3, r7, #12
 8000f24:	4619      	mov	r1, r3
 8000f26:	480d      	ldr	r0, [pc, #52]	@ (8000f5c <MX_GPIO_Init+0xb4>)
 8000f28:	f002 fff8 	bl	8003f1c <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8000f2c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000f30:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f32:	2301      	movs	r3, #1
 8000f34:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f36:	2300      	movs	r3, #0
 8000f38:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8000f3e:	f107 030c 	add.w	r3, r7, #12
 8000f42:	4619      	mov	r1, r3
 8000f44:	4804      	ldr	r0, [pc, #16]	@ (8000f58 <MX_GPIO_Init+0xb0>)
 8000f46:	f002 ffe9 	bl	8003f1c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000f4a:	bf00      	nop
 8000f4c:	3720      	adds	r7, #32
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	bd80      	pop	{r7, pc}
 8000f52:	bf00      	nop
 8000f54:	40021000 	.word	0x40021000
 8000f58:	48000400 	.word	0x48000400
 8000f5c:	48000800 	.word	0x48000800

08000f60 <Sawtooth_Wave>:

/* USER CODE BEGIN 4 */

// User Defined Functions

static void Sawtooth_Wave(uint8_t amplitude) {
 8000f60:	b580      	push	{r7, lr}
 8000f62:	b082      	sub	sp, #8
 8000f64:	af00      	add	r7, sp, #0
 8000f66:	4603      	mov	r3, r0
 8000f68:	71fb      	strb	r3, [r7, #7]

	// make sure ramp doesn't go above on first call
	if (amplitude == 255) {
 8000f6a:	79fb      	ldrb	r3, [r7, #7]
 8000f6c:	2bff      	cmp	r3, #255	@ 0xff
 8000f6e:	d101      	bne.n	8000f74 <Sawtooth_Wave+0x14>
		amplitude = 252;
 8000f70:	23fc      	movs	r3, #252	@ 0xfc
 8000f72:	71fb      	strb	r3, [r7, #7]
	}

	  // Sawtooth Wave Output to Speaker
	  HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_2, DAC_ALIGN_8B_R, sawtooth);
 8000f74:	4b0c      	ldr	r3, [pc, #48]	@ (8000fa8 <Sawtooth_Wave+0x48>)
 8000f76:	781b      	ldrb	r3, [r3, #0]
 8000f78:	2208      	movs	r2, #8
 8000f7a:	2110      	movs	r1, #16
 8000f7c:	480b      	ldr	r0, [pc, #44]	@ (8000fac <Sawtooth_Wave+0x4c>)
 8000f7e:	f002 fe5c 	bl	8003c3a <HAL_DAC_SetValue>
	  if (sawtooth < amplitude) {
 8000f82:	4b09      	ldr	r3, [pc, #36]	@ (8000fa8 <Sawtooth_Wave+0x48>)
 8000f84:	781b      	ldrb	r3, [r3, #0]
 8000f86:	79fa      	ldrb	r2, [r7, #7]
 8000f88:	429a      	cmp	r2, r3
 8000f8a:	d906      	bls.n	8000f9a <Sawtooth_Wave+0x3a>
		  sawtooth += 4;
 8000f8c:	4b06      	ldr	r3, [pc, #24]	@ (8000fa8 <Sawtooth_Wave+0x48>)
 8000f8e:	781b      	ldrb	r3, [r3, #0]
 8000f90:	3304      	adds	r3, #4
 8000f92:	b2da      	uxtb	r2, r3
 8000f94:	4b04      	ldr	r3, [pc, #16]	@ (8000fa8 <Sawtooth_Wave+0x48>)
 8000f96:	701a      	strb	r2, [r3, #0]
	  else {
		  sawtooth=0;
	  }


}
 8000f98:	e002      	b.n	8000fa0 <Sawtooth_Wave+0x40>
		  sawtooth=0;
 8000f9a:	4b03      	ldr	r3, [pc, #12]	@ (8000fa8 <Sawtooth_Wave+0x48>)
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	701a      	strb	r2, [r3, #0]
}
 8000fa0:	bf00      	nop
 8000fa2:	3708      	adds	r7, #8
 8000fa4:	46bd      	mov	sp, r7
 8000fa6:	bd80      	pop	{r7, pc}
 8000fa8:	200000b4 	.word	0x200000b4
 8000fac:	200000a0 	.word	0x200000a0

08000fb0 <Triangle_Wave>:

static void Triangle_Wave(void) {
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	af00      	add	r7, sp, #0

  // Triangle Wave Output to Speaker
  //DAC change value is double of sawtooth so that they have the same period
  HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_8B_R, triangle);
 8000fb4:	4b14      	ldr	r3, [pc, #80]	@ (8001008 <Triangle_Wave+0x58>)
 8000fb6:	781b      	ldrb	r3, [r3, #0]
 8000fb8:	2208      	movs	r2, #8
 8000fba:	2100      	movs	r1, #0
 8000fbc:	4813      	ldr	r0, [pc, #76]	@ (800100c <Triangle_Wave+0x5c>)
 8000fbe:	f002 fe3c 	bl	8003c3a <HAL_DAC_SetValue>
  //Ascending section of triangle wave
  if(triangle_up==true){
 8000fc2:	4b13      	ldr	r3, [pc, #76]	@ (8001010 <Triangle_Wave+0x60>)
 8000fc4:	781b      	ldrb	r3, [r3, #0]
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d00e      	beq.n	8000fe8 <Triangle_Wave+0x38>
	  if (triangle < 248) {
 8000fca:	4b0f      	ldr	r3, [pc, #60]	@ (8001008 <Triangle_Wave+0x58>)
 8000fcc:	781b      	ldrb	r3, [r3, #0]
 8000fce:	2bf7      	cmp	r3, #247	@ 0xf7
 8000fd0:	d806      	bhi.n	8000fe0 <Triangle_Wave+0x30>
		triangle += 8;
 8000fd2:	4b0d      	ldr	r3, [pc, #52]	@ (8001008 <Triangle_Wave+0x58>)
 8000fd4:	781b      	ldrb	r3, [r3, #0]
 8000fd6:	3308      	adds	r3, #8
 8000fd8:	b2da      	uxtb	r2, r3
 8000fda:	4b0b      	ldr	r3, [pc, #44]	@ (8001008 <Triangle_Wave+0x58>)
 8000fdc:	701a      	strb	r2, [r3, #0]
	  }
  }

	// put code here to publish 1 DAC value for a triangle wave

}
 8000fde:	e011      	b.n	8001004 <Triangle_Wave+0x54>
		triangle_up=false;
 8000fe0:	4b0b      	ldr	r3, [pc, #44]	@ (8001010 <Triangle_Wave+0x60>)
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	701a      	strb	r2, [r3, #0]
}
 8000fe6:	e00d      	b.n	8001004 <Triangle_Wave+0x54>
	  if (triangle > 0) {
 8000fe8:	4b07      	ldr	r3, [pc, #28]	@ (8001008 <Triangle_Wave+0x58>)
 8000fea:	781b      	ldrb	r3, [r3, #0]
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	d006      	beq.n	8000ffe <Triangle_Wave+0x4e>
		  triangle -= 8;
 8000ff0:	4b05      	ldr	r3, [pc, #20]	@ (8001008 <Triangle_Wave+0x58>)
 8000ff2:	781b      	ldrb	r3, [r3, #0]
 8000ff4:	3b08      	subs	r3, #8
 8000ff6:	b2da      	uxtb	r2, r3
 8000ff8:	4b03      	ldr	r3, [pc, #12]	@ (8001008 <Triangle_Wave+0x58>)
 8000ffa:	701a      	strb	r2, [r3, #0]
}
 8000ffc:	e002      	b.n	8001004 <Triangle_Wave+0x54>
		  triangle_up=true;
 8000ffe:	4b04      	ldr	r3, [pc, #16]	@ (8001010 <Triangle_Wave+0x60>)
 8001000:	2201      	movs	r2, #1
 8001002:	701a      	strb	r2, [r3, #0]
}
 8001004:	bf00      	nop
 8001006:	bd80      	pop	{r7, pc}
 8001008:	200000b5 	.word	0x200000b5
 800100c:	200000a0 	.word	0x200000a0
 8001010:	20000004 	.word	0x20000004
 8001014:	00000000 	.word	0x00000000

08001018 <Sine_Wave>:

static void Sine_Wave(void) {
 8001018:	b580      	push	{r7, lr}
 800101a:	b082      	sub	sp, #8
 800101c:	af00      	add	r7, sp, #0

  //Sine Wave Output to Speaker
  HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_8B_R, sine);
 800101e:	4b30      	ldr	r3, [pc, #192]	@ (80010e0 <Sine_Wave+0xc8>)
 8001020:	781b      	ldrb	r3, [r3, #0]
 8001022:	2208      	movs	r2, #8
 8001024:	2100      	movs	r1, #0
 8001026:	482f      	ldr	r0, [pc, #188]	@ (80010e4 <Sine_Wave+0xcc>)
 8001028:	f002 fe07 	bl	8003c3a <HAL_DAC_SetValue>
  if (radians < 6.27) {
 800102c:	4b2e      	ldr	r3, [pc, #184]	@ (80010e8 <Sine_Wave+0xd0>)
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	4618      	mov	r0, r3
 8001032:	f7ff fb73 	bl	800071c <__aeabi_f2d>
 8001036:	a326      	add	r3, pc, #152	@ (adr r3, 80010d0 <Sine_Wave+0xb8>)
 8001038:	e9d3 2300 	ldrd	r2, r3, [r3]
 800103c:	f7ff fc26 	bl	800088c <__aeabi_dcmplt>
 8001040:	4603      	mov	r3, r0
 8001042:	2b00      	cmp	r3, #0
 8001044:	d00b      	beq.n	800105e <Sine_Wave+0x46>
		  radians += radians_increment;
 8001046:	4b28      	ldr	r3, [pc, #160]	@ (80010e8 <Sine_Wave+0xd0>)
 8001048:	ed93 7a00 	vldr	s14, [r3]
 800104c:	4b27      	ldr	r3, [pc, #156]	@ (80010ec <Sine_Wave+0xd4>)
 800104e:	edd3 7a00 	vldr	s15, [r3]
 8001052:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001056:	4b24      	ldr	r3, [pc, #144]	@ (80010e8 <Sine_Wave+0xd0>)
 8001058:	edc3 7a00 	vstr	s15, [r3]
 800105c:	e003      	b.n	8001066 <Sine_Wave+0x4e>
	  } else {
		  radians=0;
 800105e:	4b22      	ldr	r3, [pc, #136]	@ (80010e8 <Sine_Wave+0xd0>)
 8001060:	f04f 0200 	mov.w	r2, #0
 8001064:	601a      	str	r2, [r3, #0]
	  }
  sine = roundf(127.0 * (1.0 + arm_sin_f32(radians)));
 8001066:	4b20      	ldr	r3, [pc, #128]	@ (80010e8 <Sine_Wave+0xd0>)
 8001068:	edd3 7a00 	vldr	s15, [r3]
 800106c:	eeb0 0a67 	vmov.f32	s0, s15
 8001070:	f004 fd9e 	bl	8005bb0 <arm_sin_f32>
 8001074:	ee10 3a10 	vmov	r3, s0
 8001078:	4618      	mov	r0, r3
 800107a:	f7ff fb4f 	bl	800071c <__aeabi_f2d>
 800107e:	f04f 0200 	mov.w	r2, #0
 8001082:	4b1b      	ldr	r3, [pc, #108]	@ (80010f0 <Sine_Wave+0xd8>)
 8001084:	f7ff f9ec 	bl	8000460 <__adddf3>
 8001088:	4602      	mov	r2, r0
 800108a:	460b      	mov	r3, r1
 800108c:	4610      	mov	r0, r2
 800108e:	4619      	mov	r1, r3
 8001090:	a311      	add	r3, pc, #68	@ (adr r3, 80010d8 <Sine_Wave+0xc0>)
 8001092:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001096:	f7ff f8b3 	bl	8000200 <__aeabi_dmul>
 800109a:	4602      	mov	r2, r0
 800109c:	460b      	mov	r3, r1
 800109e:	4610      	mov	r0, r2
 80010a0:	4619      	mov	r1, r3
 80010a2:	f7ff fc1b 	bl	80008dc <__aeabi_d2f>
 80010a6:	4603      	mov	r3, r0
 80010a8:	ee00 3a10 	vmov	s0, r3
 80010ac:	f004 fdf2 	bl	8005c94 <roundf>
 80010b0:	eef0 7a40 	vmov.f32	s15, s0
 80010b4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80010b8:	edc7 7a01 	vstr	s15, [r7, #4]
 80010bc:	793b      	ldrb	r3, [r7, #4]
 80010be:	b2da      	uxtb	r2, r3
 80010c0:	4b07      	ldr	r3, [pc, #28]	@ (80010e0 <Sine_Wave+0xc8>)
 80010c2:	701a      	strb	r2, [r3, #0]

}
 80010c4:	bf00      	nop
 80010c6:	3708      	adds	r7, #8
 80010c8:	46bd      	mov	sp, r7
 80010ca:	bd80      	pop	{r7, pc}
 80010cc:	f3af 8000 	nop.w
 80010d0:	e147ae14 	.word	0xe147ae14
 80010d4:	4019147a 	.word	0x4019147a
 80010d8:	00000000 	.word	0x00000000
 80010dc:	405fc000 	.word	0x405fc000
 80010e0:	200000b6 	.word	0x200000b6
 80010e4:	200000a0 	.word	0x200000a0
 80010e8:	200000b8 	.word	0x200000b8
 80010ec:	20000000 	.word	0x20000000
 80010f0:	3ff00000 	.word	0x3ff00000

080010f4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80010f4:	b480      	push	{r7}
 80010f6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80010f8:	b672      	cpsid	i
}
 80010fa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80010fc:	bf00      	nop
 80010fe:	e7fd      	b.n	80010fc <Error_Handler+0x8>

08001100 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001100:	b480      	push	{r7}
 8001102:	b083      	sub	sp, #12
 8001104:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001106:	4b0f      	ldr	r3, [pc, #60]	@ (8001144 <HAL_MspInit+0x44>)
 8001108:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800110a:	4a0e      	ldr	r2, [pc, #56]	@ (8001144 <HAL_MspInit+0x44>)
 800110c:	f043 0301 	orr.w	r3, r3, #1
 8001110:	6613      	str	r3, [r2, #96]	@ 0x60
 8001112:	4b0c      	ldr	r3, [pc, #48]	@ (8001144 <HAL_MspInit+0x44>)
 8001114:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001116:	f003 0301 	and.w	r3, r3, #1
 800111a:	607b      	str	r3, [r7, #4]
 800111c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800111e:	4b09      	ldr	r3, [pc, #36]	@ (8001144 <HAL_MspInit+0x44>)
 8001120:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001122:	4a08      	ldr	r2, [pc, #32]	@ (8001144 <HAL_MspInit+0x44>)
 8001124:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001128:	6593      	str	r3, [r2, #88]	@ 0x58
 800112a:	4b06      	ldr	r3, [pc, #24]	@ (8001144 <HAL_MspInit+0x44>)
 800112c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800112e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001132:	603b      	str	r3, [r7, #0]
 8001134:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001136:	bf00      	nop
 8001138:	370c      	adds	r7, #12
 800113a:	46bd      	mov	sp, r7
 800113c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001140:	4770      	bx	lr
 8001142:	bf00      	nop
 8001144:	40021000 	.word	0x40021000

08001148 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001148:	b580      	push	{r7, lr}
 800114a:	b0a8      	sub	sp, #160	@ 0xa0
 800114c:	af00      	add	r7, sp, #0
 800114e:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001150:	f107 030c 	add.w	r3, r7, #12
 8001154:	2294      	movs	r2, #148	@ 0x94
 8001156:	2100      	movs	r1, #0
 8001158:	4618      	mov	r0, r3
 800115a:	f004 fd6f 	bl	8005c3c <memset>
  if(hadc->Instance==ADC1)
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	4a19      	ldr	r2, [pc, #100]	@ (80011c8 <HAL_ADC_MspInit+0x80>)
 8001164:	4293      	cmp	r3, r2
 8001166:	d12b      	bne.n	80011c0 <HAL_ADC_MspInit+0x78>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001168:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800116c:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 800116e:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8001172:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8001176:	2301      	movs	r3, #1
 8001178:	613b      	str	r3, [r7, #16]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 800117a:	2301      	movs	r3, #1
 800117c:	617b      	str	r3, [r7, #20]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 800117e:	2318      	movs	r3, #24
 8001180:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 8001182:	2302      	movs	r3, #2
 8001184:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8001186:	2302      	movs	r3, #2
 8001188:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 800118a:	2302      	movs	r3, #2
 800118c:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 800118e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001192:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001194:	f107 030c 	add.w	r3, r7, #12
 8001198:	4618      	mov	r0, r3
 800119a:	f003 fff1 	bl	8005180 <HAL_RCCEx_PeriphCLKConfig>
 800119e:	4603      	mov	r3, r0
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d001      	beq.n	80011a8 <HAL_ADC_MspInit+0x60>
    {
      Error_Handler();
 80011a4:	f7ff ffa6 	bl	80010f4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80011a8:	4b08      	ldr	r3, [pc, #32]	@ (80011cc <HAL_ADC_MspInit+0x84>)
 80011aa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011ac:	4a07      	ldr	r2, [pc, #28]	@ (80011cc <HAL_ADC_MspInit+0x84>)
 80011ae:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80011b2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011b4:	4b05      	ldr	r3, [pc, #20]	@ (80011cc <HAL_ADC_MspInit+0x84>)
 80011b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011b8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80011bc:	60bb      	str	r3, [r7, #8]
 80011be:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 80011c0:	bf00      	nop
 80011c2:	37a0      	adds	r7, #160	@ 0xa0
 80011c4:	46bd      	mov	sp, r7
 80011c6:	bd80      	pop	{r7, pc}
 80011c8:	50040000 	.word	0x50040000
 80011cc:	40021000 	.word	0x40021000

080011d0 <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	b08a      	sub	sp, #40	@ 0x28
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011d8:	f107 0314 	add.w	r3, r7, #20
 80011dc:	2200      	movs	r2, #0
 80011de:	601a      	str	r2, [r3, #0]
 80011e0:	605a      	str	r2, [r3, #4]
 80011e2:	609a      	str	r2, [r3, #8]
 80011e4:	60da      	str	r2, [r3, #12]
 80011e6:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	4a15      	ldr	r2, [pc, #84]	@ (8001244 <HAL_DAC_MspInit+0x74>)
 80011ee:	4293      	cmp	r3, r2
 80011f0:	d124      	bne.n	800123c <HAL_DAC_MspInit+0x6c>
  {
    /* USER CODE BEGIN DAC1_MspInit 0 */

    /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 80011f2:	4b15      	ldr	r3, [pc, #84]	@ (8001248 <HAL_DAC_MspInit+0x78>)
 80011f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80011f6:	4a14      	ldr	r2, [pc, #80]	@ (8001248 <HAL_DAC_MspInit+0x78>)
 80011f8:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80011fc:	6593      	str	r3, [r2, #88]	@ 0x58
 80011fe:	4b12      	ldr	r3, [pc, #72]	@ (8001248 <HAL_DAC_MspInit+0x78>)
 8001200:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001202:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001206:	613b      	str	r3, [r7, #16]
 8001208:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800120a:	4b0f      	ldr	r3, [pc, #60]	@ (8001248 <HAL_DAC_MspInit+0x78>)
 800120c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800120e:	4a0e      	ldr	r2, [pc, #56]	@ (8001248 <HAL_DAC_MspInit+0x78>)
 8001210:	f043 0301 	orr.w	r3, r3, #1
 8001214:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001216:	4b0c      	ldr	r3, [pc, #48]	@ (8001248 <HAL_DAC_MspInit+0x78>)
 8001218:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800121a:	f003 0301 	and.w	r3, r3, #1
 800121e:	60fb      	str	r3, [r7, #12]
 8001220:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    PA5     ------> DAC1_OUT2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8001222:	2330      	movs	r3, #48	@ 0x30
 8001224:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001226:	2303      	movs	r3, #3
 8001228:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800122a:	2300      	movs	r3, #0
 800122c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800122e:	f107 0314 	add.w	r3, r7, #20
 8001232:	4619      	mov	r1, r3
 8001234:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001238:	f002 fe70 	bl	8003f1c <HAL_GPIO_Init>

    /* USER CODE END DAC1_MspInit 1 */

  }

}
 800123c:	bf00      	nop
 800123e:	3728      	adds	r7, #40	@ 0x28
 8001240:	46bd      	mov	sp, r7
 8001242:	bd80      	pop	{r7, pc}
 8001244:	40007400 	.word	0x40007400
 8001248:	40021000 	.word	0x40021000

0800124c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800124c:	b480      	push	{r7}
 800124e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001250:	bf00      	nop
 8001252:	e7fd      	b.n	8001250 <NMI_Handler+0x4>

08001254 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001254:	b480      	push	{r7}
 8001256:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001258:	bf00      	nop
 800125a:	e7fd      	b.n	8001258 <HardFault_Handler+0x4>

0800125c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800125c:	b480      	push	{r7}
 800125e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001260:	bf00      	nop
 8001262:	e7fd      	b.n	8001260 <MemManage_Handler+0x4>

08001264 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001264:	b480      	push	{r7}
 8001266:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001268:	bf00      	nop
 800126a:	e7fd      	b.n	8001268 <BusFault_Handler+0x4>

0800126c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800126c:	b480      	push	{r7}
 800126e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001270:	bf00      	nop
 8001272:	e7fd      	b.n	8001270 <UsageFault_Handler+0x4>

08001274 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001274:	b480      	push	{r7}
 8001276:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001278:	bf00      	nop
 800127a:	46bd      	mov	sp, r7
 800127c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001280:	4770      	bx	lr

08001282 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001282:	b480      	push	{r7}
 8001284:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001286:	bf00      	nop
 8001288:	46bd      	mov	sp, r7
 800128a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800128e:	4770      	bx	lr

08001290 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001290:	b480      	push	{r7}
 8001292:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001294:	bf00      	nop
 8001296:	46bd      	mov	sp, r7
 8001298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129c:	4770      	bx	lr

0800129e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800129e:	b580      	push	{r7, lr}
 80012a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80012a2:	f000 f893 	bl	80013cc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80012a6:	bf00      	nop
 80012a8:	bd80      	pop	{r7, pc}
	...

080012ac <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80012ac:	b480      	push	{r7}
 80012ae:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80012b0:	4b06      	ldr	r3, [pc, #24]	@ (80012cc <SystemInit+0x20>)
 80012b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80012b6:	4a05      	ldr	r2, [pc, #20]	@ (80012cc <SystemInit+0x20>)
 80012b8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80012bc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80012c0:	bf00      	nop
 80012c2:	46bd      	mov	sp, r7
 80012c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c8:	4770      	bx	lr
 80012ca:	bf00      	nop
 80012cc:	e000ed00 	.word	0xe000ed00

080012d0 <Reset_Handler>:
 80012d0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001308 <LoopForever+0x2>
 80012d4:	f7ff ffea 	bl	80012ac <SystemInit>
 80012d8:	480c      	ldr	r0, [pc, #48]	@ (800130c <LoopForever+0x6>)
 80012da:	490d      	ldr	r1, [pc, #52]	@ (8001310 <LoopForever+0xa>)
 80012dc:	4a0d      	ldr	r2, [pc, #52]	@ (8001314 <LoopForever+0xe>)
 80012de:	2300      	movs	r3, #0
 80012e0:	e002      	b.n	80012e8 <LoopCopyDataInit>

080012e2 <CopyDataInit>:
 80012e2:	58d4      	ldr	r4, [r2, r3]
 80012e4:	50c4      	str	r4, [r0, r3]
 80012e6:	3304      	adds	r3, #4

080012e8 <LoopCopyDataInit>:
 80012e8:	18c4      	adds	r4, r0, r3
 80012ea:	428c      	cmp	r4, r1
 80012ec:	d3f9      	bcc.n	80012e2 <CopyDataInit>
 80012ee:	4a0a      	ldr	r2, [pc, #40]	@ (8001318 <LoopForever+0x12>)
 80012f0:	4c0a      	ldr	r4, [pc, #40]	@ (800131c <LoopForever+0x16>)
 80012f2:	2300      	movs	r3, #0
 80012f4:	e001      	b.n	80012fa <LoopFillZerobss>

080012f6 <FillZerobss>:
 80012f6:	6013      	str	r3, [r2, #0]
 80012f8:	3204      	adds	r2, #4

080012fa <LoopFillZerobss>:
 80012fa:	42a2      	cmp	r2, r4
 80012fc:	d3fb      	bcc.n	80012f6 <FillZerobss>
 80012fe:	f004 fca5 	bl	8005c4c <__libc_init_array>
 8001302:	f7ff fb3b 	bl	800097c <main>

08001306 <LoopForever>:
 8001306:	e7fe      	b.n	8001306 <LoopForever>
 8001308:	200a0000 	.word	0x200a0000
 800130c:	20000000 	.word	0x20000000
 8001310:	2000001c 	.word	0x2000001c
 8001314:	08006540 	.word	0x08006540
 8001318:	2000001c 	.word	0x2000001c
 800131c:	200000d8 	.word	0x200000d8

08001320 <ADC1_IRQHandler>:
 8001320:	e7fe      	b.n	8001320 <ADC1_IRQHandler>

08001322 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001322:	b580      	push	{r7, lr}
 8001324:	b082      	sub	sp, #8
 8001326:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001328:	2300      	movs	r3, #0
 800132a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800132c:	2003      	movs	r0, #3
 800132e:	f002 fbdd 	bl	8003aec <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001332:	2000      	movs	r0, #0
 8001334:	f000 f80e 	bl	8001354 <HAL_InitTick>
 8001338:	4603      	mov	r3, r0
 800133a:	2b00      	cmp	r3, #0
 800133c:	d002      	beq.n	8001344 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800133e:	2301      	movs	r3, #1
 8001340:	71fb      	strb	r3, [r7, #7]
 8001342:	e001      	b.n	8001348 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001344:	f7ff fedc 	bl	8001100 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001348:	79fb      	ldrb	r3, [r7, #7]
}
 800134a:	4618      	mov	r0, r3
 800134c:	3708      	adds	r7, #8
 800134e:	46bd      	mov	sp, r7
 8001350:	bd80      	pop	{r7, pc}
	...

08001354 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	b084      	sub	sp, #16
 8001358:	af00      	add	r7, sp, #0
 800135a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800135c:	2300      	movs	r3, #0
 800135e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001360:	4b17      	ldr	r3, [pc, #92]	@ (80013c0 <HAL_InitTick+0x6c>)
 8001362:	781b      	ldrb	r3, [r3, #0]
 8001364:	2b00      	cmp	r3, #0
 8001366:	d023      	beq.n	80013b0 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001368:	4b16      	ldr	r3, [pc, #88]	@ (80013c4 <HAL_InitTick+0x70>)
 800136a:	681a      	ldr	r2, [r3, #0]
 800136c:	4b14      	ldr	r3, [pc, #80]	@ (80013c0 <HAL_InitTick+0x6c>)
 800136e:	781b      	ldrb	r3, [r3, #0]
 8001370:	4619      	mov	r1, r3
 8001372:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001376:	fbb3 f3f1 	udiv	r3, r3, r1
 800137a:	fbb2 f3f3 	udiv	r3, r2, r3
 800137e:	4618      	mov	r0, r3
 8001380:	f002 fbdb 	bl	8003b3a <HAL_SYSTICK_Config>
 8001384:	4603      	mov	r3, r0
 8001386:	2b00      	cmp	r3, #0
 8001388:	d10f      	bne.n	80013aa <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	2b0f      	cmp	r3, #15
 800138e:	d809      	bhi.n	80013a4 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001390:	2200      	movs	r2, #0
 8001392:	6879      	ldr	r1, [r7, #4]
 8001394:	f04f 30ff 	mov.w	r0, #4294967295
 8001398:	f002 fbb3 	bl	8003b02 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800139c:	4a0a      	ldr	r2, [pc, #40]	@ (80013c8 <HAL_InitTick+0x74>)
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	6013      	str	r3, [r2, #0]
 80013a2:	e007      	b.n	80013b4 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80013a4:	2301      	movs	r3, #1
 80013a6:	73fb      	strb	r3, [r7, #15]
 80013a8:	e004      	b.n	80013b4 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80013aa:	2301      	movs	r3, #1
 80013ac:	73fb      	strb	r3, [r7, #15]
 80013ae:	e001      	b.n	80013b4 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80013b0:	2301      	movs	r3, #1
 80013b2:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80013b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80013b6:	4618      	mov	r0, r3
 80013b8:	3710      	adds	r7, #16
 80013ba:	46bd      	mov	sp, r7
 80013bc:	bd80      	pop	{r7, pc}
 80013be:	bf00      	nop
 80013c0:	20000018 	.word	0x20000018
 80013c4:	20000010 	.word	0x20000010
 80013c8:	20000014 	.word	0x20000014

080013cc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80013cc:	b480      	push	{r7}
 80013ce:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80013d0:	4b06      	ldr	r3, [pc, #24]	@ (80013ec <HAL_IncTick+0x20>)
 80013d2:	781b      	ldrb	r3, [r3, #0]
 80013d4:	461a      	mov	r2, r3
 80013d6:	4b06      	ldr	r3, [pc, #24]	@ (80013f0 <HAL_IncTick+0x24>)
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	4413      	add	r3, r2
 80013dc:	4a04      	ldr	r2, [pc, #16]	@ (80013f0 <HAL_IncTick+0x24>)
 80013de:	6013      	str	r3, [r2, #0]
}
 80013e0:	bf00      	nop
 80013e2:	46bd      	mov	sp, r7
 80013e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e8:	4770      	bx	lr
 80013ea:	bf00      	nop
 80013ec:	20000018 	.word	0x20000018
 80013f0:	200000d4 	.word	0x200000d4

080013f4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80013f4:	b480      	push	{r7}
 80013f6:	af00      	add	r7, sp, #0
  return uwTick;
 80013f8:	4b03      	ldr	r3, [pc, #12]	@ (8001408 <HAL_GetTick+0x14>)
 80013fa:	681b      	ldr	r3, [r3, #0]
}
 80013fc:	4618      	mov	r0, r3
 80013fe:	46bd      	mov	sp, r7
 8001400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001404:	4770      	bx	lr
 8001406:	bf00      	nop
 8001408:	200000d4 	.word	0x200000d4

0800140c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	b084      	sub	sp, #16
 8001410:	af00      	add	r7, sp, #0
 8001412:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001414:	f7ff ffee 	bl	80013f4 <HAL_GetTick>
 8001418:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800141e:	68fb      	ldr	r3, [r7, #12]
 8001420:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001424:	d005      	beq.n	8001432 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001426:	4b0a      	ldr	r3, [pc, #40]	@ (8001450 <HAL_Delay+0x44>)
 8001428:	781b      	ldrb	r3, [r3, #0]
 800142a:	461a      	mov	r2, r3
 800142c:	68fb      	ldr	r3, [r7, #12]
 800142e:	4413      	add	r3, r2
 8001430:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001432:	bf00      	nop
 8001434:	f7ff ffde 	bl	80013f4 <HAL_GetTick>
 8001438:	4602      	mov	r2, r0
 800143a:	68bb      	ldr	r3, [r7, #8]
 800143c:	1ad3      	subs	r3, r2, r3
 800143e:	68fa      	ldr	r2, [r7, #12]
 8001440:	429a      	cmp	r2, r3
 8001442:	d8f7      	bhi.n	8001434 <HAL_Delay+0x28>
  {
  }
}
 8001444:	bf00      	nop
 8001446:	bf00      	nop
 8001448:	3710      	adds	r7, #16
 800144a:	46bd      	mov	sp, r7
 800144c:	bd80      	pop	{r7, pc}
 800144e:	bf00      	nop
 8001450:	20000018 	.word	0x20000018

08001454 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001454:	b480      	push	{r7}
 8001456:	b083      	sub	sp, #12
 8001458:	af00      	add	r7, sp, #0
 800145a:	6078      	str	r0, [r7, #4]
 800145c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	689b      	ldr	r3, [r3, #8]
 8001462:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8001466:	683b      	ldr	r3, [r7, #0]
 8001468:	431a      	orrs	r2, r3
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	609a      	str	r2, [r3, #8]
}
 800146e:	bf00      	nop
 8001470:	370c      	adds	r7, #12
 8001472:	46bd      	mov	sp, r7
 8001474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001478:	4770      	bx	lr

0800147a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800147a:	b480      	push	{r7}
 800147c:	b083      	sub	sp, #12
 800147e:	af00      	add	r7, sp, #0
 8001480:	6078      	str	r0, [r7, #4]
 8001482:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	689b      	ldr	r3, [r3, #8]
 8001488:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 800148c:	683b      	ldr	r3, [r7, #0]
 800148e:	431a      	orrs	r2, r3
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	609a      	str	r2, [r3, #8]
}
 8001494:	bf00      	nop
 8001496:	370c      	adds	r7, #12
 8001498:	46bd      	mov	sp, r7
 800149a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800149e:	4770      	bx	lr

080014a0 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80014a0:	b480      	push	{r7}
 80014a2:	b083      	sub	sp, #12
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	689b      	ldr	r3, [r3, #8]
 80014ac:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80014b0:	4618      	mov	r0, r3
 80014b2:	370c      	adds	r7, #12
 80014b4:	46bd      	mov	sp, r7
 80014b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ba:	4770      	bx	lr

080014bc <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80014bc:	b480      	push	{r7}
 80014be:	b087      	sub	sp, #28
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	60f8      	str	r0, [r7, #12]
 80014c4:	60b9      	str	r1, [r7, #8]
 80014c6:	607a      	str	r2, [r7, #4]
 80014c8:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80014ca:	68fb      	ldr	r3, [r7, #12]
 80014cc:	3360      	adds	r3, #96	@ 0x60
 80014ce:	461a      	mov	r2, r3
 80014d0:	68bb      	ldr	r3, [r7, #8]
 80014d2:	009b      	lsls	r3, r3, #2
 80014d4:	4413      	add	r3, r2
 80014d6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80014d8:	697b      	ldr	r3, [r7, #20]
 80014da:	681a      	ldr	r2, [r3, #0]
 80014dc:	4b08      	ldr	r3, [pc, #32]	@ (8001500 <LL_ADC_SetOffset+0x44>)
 80014de:	4013      	ands	r3, r2
 80014e0:	687a      	ldr	r2, [r7, #4]
 80014e2:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 80014e6:	683a      	ldr	r2, [r7, #0]
 80014e8:	430a      	orrs	r2, r1
 80014ea:	4313      	orrs	r3, r2
 80014ec:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80014f0:	697b      	ldr	r3, [r7, #20]
 80014f2:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80014f4:	bf00      	nop
 80014f6:	371c      	adds	r7, #28
 80014f8:	46bd      	mov	sp, r7
 80014fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014fe:	4770      	bx	lr
 8001500:	03fff000 	.word	0x03fff000

08001504 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001504:	b480      	push	{r7}
 8001506:	b085      	sub	sp, #20
 8001508:	af00      	add	r7, sp, #0
 800150a:	6078      	str	r0, [r7, #4]
 800150c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	3360      	adds	r3, #96	@ 0x60
 8001512:	461a      	mov	r2, r3
 8001514:	683b      	ldr	r3, [r7, #0]
 8001516:	009b      	lsls	r3, r3, #2
 8001518:	4413      	add	r3, r2
 800151a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800151c:	68fb      	ldr	r3, [r7, #12]
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8001524:	4618      	mov	r0, r3
 8001526:	3714      	adds	r7, #20
 8001528:	46bd      	mov	sp, r7
 800152a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800152e:	4770      	bx	lr

08001530 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001530:	b480      	push	{r7}
 8001532:	b087      	sub	sp, #28
 8001534:	af00      	add	r7, sp, #0
 8001536:	60f8      	str	r0, [r7, #12]
 8001538:	60b9      	str	r1, [r7, #8]
 800153a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800153c:	68fb      	ldr	r3, [r7, #12]
 800153e:	3360      	adds	r3, #96	@ 0x60
 8001540:	461a      	mov	r2, r3
 8001542:	68bb      	ldr	r3, [r7, #8]
 8001544:	009b      	lsls	r3, r3, #2
 8001546:	4413      	add	r3, r2
 8001548:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800154a:	697b      	ldr	r3, [r7, #20]
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	431a      	orrs	r2, r3
 8001556:	697b      	ldr	r3, [r7, #20]
 8001558:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800155a:	bf00      	nop
 800155c:	371c      	adds	r7, #28
 800155e:	46bd      	mov	sp, r7
 8001560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001564:	4770      	bx	lr

08001566 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8001566:	b480      	push	{r7}
 8001568:	b083      	sub	sp, #12
 800156a:	af00      	add	r7, sp, #0
 800156c:	6078      	str	r0, [r7, #4]
 800156e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	695b      	ldr	r3, [r3, #20]
 8001574:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001578:	683b      	ldr	r3, [r7, #0]
 800157a:	431a      	orrs	r2, r3
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	615a      	str	r2, [r3, #20]
}
 8001580:	bf00      	nop
 8001582:	370c      	adds	r7, #12
 8001584:	46bd      	mov	sp, r7
 8001586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800158a:	4770      	bx	lr

0800158c <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 800158c:	b480      	push	{r7}
 800158e:	b083      	sub	sp, #12
 8001590:	af00      	add	r7, sp, #0
 8001592:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	68db      	ldr	r3, [r3, #12]
 8001598:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800159c:	2b00      	cmp	r3, #0
 800159e:	d101      	bne.n	80015a4 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80015a0:	2301      	movs	r3, #1
 80015a2:	e000      	b.n	80015a6 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80015a4:	2300      	movs	r3, #0
}
 80015a6:	4618      	mov	r0, r3
 80015a8:	370c      	adds	r7, #12
 80015aa:	46bd      	mov	sp, r7
 80015ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b0:	4770      	bx	lr

080015b2 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80015b2:	b480      	push	{r7}
 80015b4:	b087      	sub	sp, #28
 80015b6:	af00      	add	r7, sp, #0
 80015b8:	60f8      	str	r0, [r7, #12]
 80015ba:	60b9      	str	r1, [r7, #8]
 80015bc:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80015be:	68fb      	ldr	r3, [r7, #12]
 80015c0:	3330      	adds	r3, #48	@ 0x30
 80015c2:	461a      	mov	r2, r3
 80015c4:	68bb      	ldr	r3, [r7, #8]
 80015c6:	0a1b      	lsrs	r3, r3, #8
 80015c8:	009b      	lsls	r3, r3, #2
 80015ca:	f003 030c 	and.w	r3, r3, #12
 80015ce:	4413      	add	r3, r2
 80015d0:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80015d2:	697b      	ldr	r3, [r7, #20]
 80015d4:	681a      	ldr	r2, [r3, #0]
 80015d6:	68bb      	ldr	r3, [r7, #8]
 80015d8:	f003 031f 	and.w	r3, r3, #31
 80015dc:	211f      	movs	r1, #31
 80015de:	fa01 f303 	lsl.w	r3, r1, r3
 80015e2:	43db      	mvns	r3, r3
 80015e4:	401a      	ands	r2, r3
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	0e9b      	lsrs	r3, r3, #26
 80015ea:	f003 011f 	and.w	r1, r3, #31
 80015ee:	68bb      	ldr	r3, [r7, #8]
 80015f0:	f003 031f 	and.w	r3, r3, #31
 80015f4:	fa01 f303 	lsl.w	r3, r1, r3
 80015f8:	431a      	orrs	r2, r3
 80015fa:	697b      	ldr	r3, [r7, #20]
 80015fc:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80015fe:	bf00      	nop
 8001600:	371c      	adds	r7, #28
 8001602:	46bd      	mov	sp, r7
 8001604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001608:	4770      	bx	lr

0800160a <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800160a:	b480      	push	{r7}
 800160c:	b087      	sub	sp, #28
 800160e:	af00      	add	r7, sp, #0
 8001610:	60f8      	str	r0, [r7, #12]
 8001612:	60b9      	str	r1, [r7, #8]
 8001614:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8001616:	68fb      	ldr	r3, [r7, #12]
 8001618:	3314      	adds	r3, #20
 800161a:	461a      	mov	r2, r3
 800161c:	68bb      	ldr	r3, [r7, #8]
 800161e:	0e5b      	lsrs	r3, r3, #25
 8001620:	009b      	lsls	r3, r3, #2
 8001622:	f003 0304 	and.w	r3, r3, #4
 8001626:	4413      	add	r3, r2
 8001628:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800162a:	697b      	ldr	r3, [r7, #20]
 800162c:	681a      	ldr	r2, [r3, #0]
 800162e:	68bb      	ldr	r3, [r7, #8]
 8001630:	0d1b      	lsrs	r3, r3, #20
 8001632:	f003 031f 	and.w	r3, r3, #31
 8001636:	2107      	movs	r1, #7
 8001638:	fa01 f303 	lsl.w	r3, r1, r3
 800163c:	43db      	mvns	r3, r3
 800163e:	401a      	ands	r2, r3
 8001640:	68bb      	ldr	r3, [r7, #8]
 8001642:	0d1b      	lsrs	r3, r3, #20
 8001644:	f003 031f 	and.w	r3, r3, #31
 8001648:	6879      	ldr	r1, [r7, #4]
 800164a:	fa01 f303 	lsl.w	r3, r1, r3
 800164e:	431a      	orrs	r2, r3
 8001650:	697b      	ldr	r3, [r7, #20]
 8001652:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001654:	bf00      	nop
 8001656:	371c      	adds	r7, #28
 8001658:	46bd      	mov	sp, r7
 800165a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800165e:	4770      	bx	lr

08001660 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001660:	b480      	push	{r7}
 8001662:	b085      	sub	sp, #20
 8001664:	af00      	add	r7, sp, #0
 8001666:	60f8      	str	r0, [r7, #12]
 8001668:	60b9      	str	r1, [r7, #8]
 800166a:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 800166c:	68fb      	ldr	r3, [r7, #12]
 800166e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8001672:	68bb      	ldr	r3, [r7, #8]
 8001674:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001678:	43db      	mvns	r3, r3
 800167a:	401a      	ands	r2, r3
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	f003 0318 	and.w	r3, r3, #24
 8001682:	4908      	ldr	r1, [pc, #32]	@ (80016a4 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001684:	40d9      	lsrs	r1, r3
 8001686:	68bb      	ldr	r3, [r7, #8]
 8001688:	400b      	ands	r3, r1
 800168a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800168e:	431a      	orrs	r2, r3
 8001690:	68fb      	ldr	r3, [r7, #12]
 8001692:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8001696:	bf00      	nop
 8001698:	3714      	adds	r7, #20
 800169a:	46bd      	mov	sp, r7
 800169c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a0:	4770      	bx	lr
 80016a2:	bf00      	nop
 80016a4:	0007ffff 	.word	0x0007ffff

080016a8 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80016a8:	b480      	push	{r7}
 80016aa:	b083      	sub	sp, #12
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	689b      	ldr	r3, [r3, #8]
 80016b4:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 80016b8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80016bc:	687a      	ldr	r2, [r7, #4]
 80016be:	6093      	str	r3, [r2, #8]
}
 80016c0:	bf00      	nop
 80016c2:	370c      	adds	r7, #12
 80016c4:	46bd      	mov	sp, r7
 80016c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ca:	4770      	bx	lr

080016cc <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80016cc:	b480      	push	{r7}
 80016ce:	b083      	sub	sp, #12
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	689b      	ldr	r3, [r3, #8]
 80016d8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80016dc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80016e0:	d101      	bne.n	80016e6 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80016e2:	2301      	movs	r3, #1
 80016e4:	e000      	b.n	80016e8 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80016e6:	2300      	movs	r3, #0
}
 80016e8:	4618      	mov	r0, r3
 80016ea:	370c      	adds	r7, #12
 80016ec:	46bd      	mov	sp, r7
 80016ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f2:	4770      	bx	lr

080016f4 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80016f4:	b480      	push	{r7}
 80016f6:	b083      	sub	sp, #12
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	689b      	ldr	r3, [r3, #8]
 8001700:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8001704:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001708:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001710:	bf00      	nop
 8001712:	370c      	adds	r7, #12
 8001714:	46bd      	mov	sp, r7
 8001716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800171a:	4770      	bx	lr

0800171c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 800171c:	b480      	push	{r7}
 800171e:	b083      	sub	sp, #12
 8001720:	af00      	add	r7, sp, #0
 8001722:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	689b      	ldr	r3, [r3, #8]
 8001728:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800172c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8001730:	d101      	bne.n	8001736 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001732:	2301      	movs	r3, #1
 8001734:	e000      	b.n	8001738 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001736:	2300      	movs	r3, #0
}
 8001738:	4618      	mov	r0, r3
 800173a:	370c      	adds	r7, #12
 800173c:	46bd      	mov	sp, r7
 800173e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001742:	4770      	bx	lr

08001744 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001744:	b480      	push	{r7}
 8001746:	b083      	sub	sp, #12
 8001748:	af00      	add	r7, sp, #0
 800174a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	689b      	ldr	r3, [r3, #8]
 8001750:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001754:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001758:	f043 0201 	orr.w	r2, r3, #1
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001760:	bf00      	nop
 8001762:	370c      	adds	r7, #12
 8001764:	46bd      	mov	sp, r7
 8001766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800176a:	4770      	bx	lr

0800176c <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 800176c:	b480      	push	{r7}
 800176e:	b083      	sub	sp, #12
 8001770:	af00      	add	r7, sp, #0
 8001772:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	689b      	ldr	r3, [r3, #8]
 8001778:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800177c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001780:	f043 0202 	orr.w	r2, r3, #2
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8001788:	bf00      	nop
 800178a:	370c      	adds	r7, #12
 800178c:	46bd      	mov	sp, r7
 800178e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001792:	4770      	bx	lr

08001794 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001794:	b480      	push	{r7}
 8001796:	b083      	sub	sp, #12
 8001798:	af00      	add	r7, sp, #0
 800179a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	689b      	ldr	r3, [r3, #8]
 80017a0:	f003 0301 	and.w	r3, r3, #1
 80017a4:	2b01      	cmp	r3, #1
 80017a6:	d101      	bne.n	80017ac <LL_ADC_IsEnabled+0x18>
 80017a8:	2301      	movs	r3, #1
 80017aa:	e000      	b.n	80017ae <LL_ADC_IsEnabled+0x1a>
 80017ac:	2300      	movs	r3, #0
}
 80017ae:	4618      	mov	r0, r3
 80017b0:	370c      	adds	r7, #12
 80017b2:	46bd      	mov	sp, r7
 80017b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b8:	4770      	bx	lr

080017ba <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 80017ba:	b480      	push	{r7}
 80017bc:	b083      	sub	sp, #12
 80017be:	af00      	add	r7, sp, #0
 80017c0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	689b      	ldr	r3, [r3, #8]
 80017c6:	f003 0302 	and.w	r3, r3, #2
 80017ca:	2b02      	cmp	r3, #2
 80017cc:	d101      	bne.n	80017d2 <LL_ADC_IsDisableOngoing+0x18>
 80017ce:	2301      	movs	r3, #1
 80017d0:	e000      	b.n	80017d4 <LL_ADC_IsDisableOngoing+0x1a>
 80017d2:	2300      	movs	r3, #0
}
 80017d4:	4618      	mov	r0, r3
 80017d6:	370c      	adds	r7, #12
 80017d8:	46bd      	mov	sp, r7
 80017da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017de:	4770      	bx	lr

080017e0 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80017e0:	b480      	push	{r7}
 80017e2:	b083      	sub	sp, #12
 80017e4:	af00      	add	r7, sp, #0
 80017e6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	689b      	ldr	r3, [r3, #8]
 80017ec:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80017f0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80017f4:	f043 0204 	orr.w	r2, r3, #4
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80017fc:	bf00      	nop
 80017fe:	370c      	adds	r7, #12
 8001800:	46bd      	mov	sp, r7
 8001802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001806:	4770      	bx	lr

08001808 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8001808:	b480      	push	{r7}
 800180a:	b083      	sub	sp, #12
 800180c:	af00      	add	r7, sp, #0
 800180e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	689b      	ldr	r3, [r3, #8]
 8001814:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001818:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800181c:	f043 0210 	orr.w	r2, r3, #16
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8001824:	bf00      	nop
 8001826:	370c      	adds	r7, #12
 8001828:	46bd      	mov	sp, r7
 800182a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800182e:	4770      	bx	lr

08001830 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001830:	b480      	push	{r7}
 8001832:	b083      	sub	sp, #12
 8001834:	af00      	add	r7, sp, #0
 8001836:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	689b      	ldr	r3, [r3, #8]
 800183c:	f003 0304 	and.w	r3, r3, #4
 8001840:	2b04      	cmp	r3, #4
 8001842:	d101      	bne.n	8001848 <LL_ADC_REG_IsConversionOngoing+0x18>
 8001844:	2301      	movs	r3, #1
 8001846:	e000      	b.n	800184a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001848:	2300      	movs	r3, #0
}
 800184a:	4618      	mov	r0, r3
 800184c:	370c      	adds	r7, #12
 800184e:	46bd      	mov	sp, r7
 8001850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001854:	4770      	bx	lr

08001856 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8001856:	b480      	push	{r7}
 8001858:	b083      	sub	sp, #12
 800185a:	af00      	add	r7, sp, #0
 800185c:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	689b      	ldr	r3, [r3, #8]
 8001862:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001866:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800186a:	f043 0220 	orr.w	r2, r3, #32
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 8001872:	bf00      	nop
 8001874:	370c      	adds	r7, #12
 8001876:	46bd      	mov	sp, r7
 8001878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800187c:	4770      	bx	lr

0800187e <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800187e:	b480      	push	{r7}
 8001880:	b083      	sub	sp, #12
 8001882:	af00      	add	r7, sp, #0
 8001884:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	689b      	ldr	r3, [r3, #8]
 800188a:	f003 0308 	and.w	r3, r3, #8
 800188e:	2b08      	cmp	r3, #8
 8001890:	d101      	bne.n	8001896 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001892:	2301      	movs	r3, #1
 8001894:	e000      	b.n	8001898 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001896:	2300      	movs	r3, #0
}
 8001898:	4618      	mov	r0, r3
 800189a:	370c      	adds	r7, #12
 800189c:	46bd      	mov	sp, r7
 800189e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a2:	4770      	bx	lr

080018a4 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80018a4:	b580      	push	{r7, lr}
 80018a6:	b088      	sub	sp, #32
 80018a8:	af00      	add	r7, sp, #0
 80018aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80018ac:	2300      	movs	r3, #0
 80018ae:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80018b0:	2300      	movs	r3, #0
 80018b2:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d101      	bne.n	80018be <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80018ba:	2301      	movs	r3, #1
 80018bc:	e129      	b.n	8001b12 <HAL_ADC_Init+0x26e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	691b      	ldr	r3, [r3, #16]
 80018c2:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d109      	bne.n	80018e0 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80018cc:	6878      	ldr	r0, [r7, #4]
 80018ce:	f7ff fc3b 	bl	8001148 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	2200      	movs	r2, #0
 80018d6:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	2200      	movs	r2, #0
 80018dc:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	4618      	mov	r0, r3
 80018e6:	f7ff fef1 	bl	80016cc <LL_ADC_IsDeepPowerDownEnabled>
 80018ea:	4603      	mov	r3, r0
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d004      	beq.n	80018fa <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	4618      	mov	r0, r3
 80018f6:	f7ff fed7 	bl	80016a8 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	4618      	mov	r0, r3
 8001900:	f7ff ff0c 	bl	800171c <LL_ADC_IsInternalRegulatorEnabled>
 8001904:	4603      	mov	r3, r0
 8001906:	2b00      	cmp	r3, #0
 8001908:	d115      	bne.n	8001936 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	4618      	mov	r0, r3
 8001910:	f7ff fef0 	bl	80016f4 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001914:	4b81      	ldr	r3, [pc, #516]	@ (8001b1c <HAL_ADC_Init+0x278>)
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	099b      	lsrs	r3, r3, #6
 800191a:	4a81      	ldr	r2, [pc, #516]	@ (8001b20 <HAL_ADC_Init+0x27c>)
 800191c:	fba2 2303 	umull	r2, r3, r2, r3
 8001920:	099b      	lsrs	r3, r3, #6
 8001922:	3301      	adds	r3, #1
 8001924:	005b      	lsls	r3, r3, #1
 8001926:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001928:	e002      	b.n	8001930 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800192a:	68fb      	ldr	r3, [r7, #12]
 800192c:	3b01      	subs	r3, #1
 800192e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	2b00      	cmp	r3, #0
 8001934:	d1f9      	bne.n	800192a <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	4618      	mov	r0, r3
 800193c:	f7ff feee 	bl	800171c <LL_ADC_IsInternalRegulatorEnabled>
 8001940:	4603      	mov	r3, r0
 8001942:	2b00      	cmp	r3, #0
 8001944:	d10d      	bne.n	8001962 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800194a:	f043 0210 	orr.w	r2, r3, #16
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001956:	f043 0201 	orr.w	r2, r3, #1
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800195e:	2301      	movs	r3, #1
 8001960:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	4618      	mov	r0, r3
 8001968:	f7ff ff62 	bl	8001830 <LL_ADC_REG_IsConversionOngoing>
 800196c:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001972:	f003 0310 	and.w	r3, r3, #16
 8001976:	2b00      	cmp	r3, #0
 8001978:	f040 80c2 	bne.w	8001b00 <HAL_ADC_Init+0x25c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 800197c:	697b      	ldr	r3, [r7, #20]
 800197e:	2b00      	cmp	r3, #0
 8001980:	f040 80be 	bne.w	8001b00 <HAL_ADC_Init+0x25c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001988:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 800198c:	f043 0202 	orr.w	r2, r3, #2
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	4618      	mov	r0, r3
 800199a:	f7ff fefb 	bl	8001794 <LL_ADC_IsEnabled>
 800199e:	4603      	mov	r3, r0
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d10b      	bne.n	80019bc <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80019a4:	485f      	ldr	r0, [pc, #380]	@ (8001b24 <HAL_ADC_Init+0x280>)
 80019a6:	f7ff fef5 	bl	8001794 <LL_ADC_IsEnabled>
 80019aa:	4603      	mov	r3, r0
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d105      	bne.n	80019bc <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	685b      	ldr	r3, [r3, #4]
 80019b4:	4619      	mov	r1, r3
 80019b6:	485c      	ldr	r0, [pc, #368]	@ (8001b28 <HAL_ADC_Init+0x284>)
 80019b8:	f7ff fd4c 	bl	8001454 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	7e5b      	ldrb	r3, [r3, #25]
 80019c0:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80019c6:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 80019cc:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 80019d2:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80019da:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80019dc:	4313      	orrs	r3, r2
 80019de:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80019e6:	2b01      	cmp	r3, #1
 80019e8:	d106      	bne.n	80019f8 <HAL_ADC_Init+0x154>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019ee:	3b01      	subs	r3, #1
 80019f0:	045b      	lsls	r3, r3, #17
 80019f2:	69ba      	ldr	r2, [r7, #24]
 80019f4:	4313      	orrs	r3, r2
 80019f6:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d009      	beq.n	8001a14 <HAL_ADC_Init+0x170>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a04:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a0c:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001a0e:	69ba      	ldr	r2, [r7, #24]
 8001a10:	4313      	orrs	r3, r2
 8001a12:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	68da      	ldr	r2, [r3, #12]
 8001a1a:	4b44      	ldr	r3, [pc, #272]	@ (8001b2c <HAL_ADC_Init+0x288>)
 8001a1c:	4013      	ands	r3, r2
 8001a1e:	687a      	ldr	r2, [r7, #4]
 8001a20:	6812      	ldr	r2, [r2, #0]
 8001a22:	69b9      	ldr	r1, [r7, #24]
 8001a24:	430b      	orrs	r3, r1
 8001a26:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	4618      	mov	r0, r3
 8001a2e:	f7ff ff26 	bl	800187e <LL_ADC_INJ_IsConversionOngoing>
 8001a32:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001a34:	697b      	ldr	r3, [r7, #20]
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d140      	bne.n	8001abc <HAL_ADC_Init+0x218>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001a3a:	693b      	ldr	r3, [r7, #16]
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d13d      	bne.n	8001abc <HAL_ADC_Init+0x218>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	7e1b      	ldrb	r3, [r3, #24]
 8001a48:	039b      	lsls	r3, r3, #14
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001a4a:	431a      	orrs	r2, r3
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001a52:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001a54:	4313      	orrs	r3, r2
 8001a56:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	68db      	ldr	r3, [r3, #12]
 8001a5e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8001a62:	f023 0306 	bic.w	r3, r3, #6
 8001a66:	687a      	ldr	r2, [r7, #4]
 8001a68:	6812      	ldr	r2, [r2, #0]
 8001a6a:	69b9      	ldr	r1, [r7, #24]
 8001a6c:	430b      	orrs	r3, r1
 8001a6e:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8001a76:	2b01      	cmp	r3, #1
 8001a78:	d118      	bne.n	8001aac <HAL_ADC_Init+0x208>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	691b      	ldr	r3, [r3, #16]
 8001a80:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8001a84:	f023 0304 	bic.w	r3, r3, #4
 8001a88:	687a      	ldr	r2, [r7, #4]
 8001a8a:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8001a8c:	687a      	ldr	r2, [r7, #4]
 8001a8e:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8001a90:	4311      	orrs	r1, r2
 8001a92:	687a      	ldr	r2, [r7, #4]
 8001a94:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8001a96:	4311      	orrs	r1, r2
 8001a98:	687a      	ldr	r2, [r7, #4]
 8001a9a:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8001a9c:	430a      	orrs	r2, r1
 8001a9e:	431a      	orrs	r2, r3
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	f042 0201 	orr.w	r2, r2, #1
 8001aa8:	611a      	str	r2, [r3, #16]
 8001aaa:	e007      	b.n	8001abc <HAL_ADC_Init+0x218>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	691a      	ldr	r2, [r3, #16]
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	f022 0201 	bic.w	r2, r2, #1
 8001aba:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	691b      	ldr	r3, [r3, #16]
 8001ac0:	2b01      	cmp	r3, #1
 8001ac2:	d10c      	bne.n	8001ade <HAL_ADC_Init+0x23a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aca:	f023 010f 	bic.w	r1, r3, #15
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	69db      	ldr	r3, [r3, #28]
 8001ad2:	1e5a      	subs	r2, r3, #1
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	430a      	orrs	r2, r1
 8001ada:	631a      	str	r2, [r3, #48]	@ 0x30
 8001adc:	e007      	b.n	8001aee <HAL_ADC_Init+0x24a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	f022 020f 	bic.w	r2, r2, #15
 8001aec:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001af2:	f023 0303 	bic.w	r3, r3, #3
 8001af6:	f043 0201 	orr.w	r2, r3, #1
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	659a      	str	r2, [r3, #88]	@ 0x58
 8001afe:	e007      	b.n	8001b10 <HAL_ADC_Init+0x26c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b04:	f043 0210 	orr.w	r2, r3, #16
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8001b0c:	2301      	movs	r3, #1
 8001b0e:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8001b10:	7ffb      	ldrb	r3, [r7, #31]
}
 8001b12:	4618      	mov	r0, r3
 8001b14:	3720      	adds	r7, #32
 8001b16:	46bd      	mov	sp, r7
 8001b18:	bd80      	pop	{r7, pc}
 8001b1a:	bf00      	nop
 8001b1c:	20000010 	.word	0x20000010
 8001b20:	053e2d63 	.word	0x053e2d63
 8001b24:	50040000 	.word	0x50040000
 8001b28:	50040300 	.word	0x50040300
 8001b2c:	fff0c007 	.word	0xfff0c007

08001b30 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	b084      	sub	sp, #16
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	4618      	mov	r0, r3
 8001b3e:	f7ff fe77 	bl	8001830 <LL_ADC_REG_IsConversionOngoing>
 8001b42:	4603      	mov	r3, r0
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d14f      	bne.n	8001be8 <HAL_ADC_Start+0xb8>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8001b4e:	2b01      	cmp	r3, #1
 8001b50:	d101      	bne.n	8001b56 <HAL_ADC_Start+0x26>
 8001b52:	2302      	movs	r3, #2
 8001b54:	e04b      	b.n	8001bee <HAL_ADC_Start+0xbe>
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	2201      	movs	r2, #1
 8001b5a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001b5e:	6878      	ldr	r0, [r7, #4]
 8001b60:	f000 fdd0 	bl	8002704 <ADC_Enable>
 8001b64:	4603      	mov	r3, r0
 8001b66:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001b68:	7bfb      	ldrb	r3, [r7, #15]
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d137      	bne.n	8001bde <HAL_ADC_Start+0xae>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b72:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8001b76:	f023 0301 	bic.w	r3, r3, #1
 8001b7a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	659a      	str	r2, [r3, #88]	@ 0x58
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b86:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001b8a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001b8e:	d106      	bne.n	8001b9e <HAL_ADC_Start+0x6e>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b94:	f023 0206 	bic.w	r2, r3, #6
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001b9c:	e002      	b.n	8001ba4 <HAL_ADC_Start+0x74>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	221c      	movs	r2, #28
 8001baa:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	2200      	movs	r2, #0
 8001bb0:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
        }

      }
#else
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	68db      	ldr	r3, [r3, #12]
 8001bba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d007      	beq.n	8001bd2 <HAL_ADC_Start+0xa2>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bc6:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001bca:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	659a      	str	r2, [r3, #88]	@ 0x58
      }

      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	4618      	mov	r0, r3
 8001bd8:	f7ff fe02 	bl	80017e0 <LL_ADC_REG_StartConversion>
 8001bdc:	e006      	b.n	8001bec <HAL_ADC_Start+0xbc>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	2200      	movs	r2, #0
 8001be2:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
 8001be6:	e001      	b.n	8001bec <HAL_ADC_Start+0xbc>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001be8:	2302      	movs	r3, #2
 8001bea:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return tmp_hal_status;
 8001bec:	7bfb      	ldrb	r3, [r7, #15]
}
 8001bee:	4618      	mov	r0, r3
 8001bf0:	3710      	adds	r7, #16
 8001bf2:	46bd      	mov	sp, r7
 8001bf4:	bd80      	pop	{r7, pc}

08001bf6 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8001bf6:	b580      	push	{r7, lr}
 8001bf8:	b084      	sub	sp, #16
 8001bfa:	af00      	add	r7, sp, #0
 8001bfc:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8001c04:	2b01      	cmp	r3, #1
 8001c06:	d101      	bne.n	8001c0c <HAL_ADC_Stop+0x16>
 8001c08:	2302      	movs	r3, #2
 8001c0a:	e023      	b.n	8001c54 <HAL_ADC_Stop+0x5e>
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	2201      	movs	r2, #1
 8001c10:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8001c14:	2103      	movs	r1, #3
 8001c16:	6878      	ldr	r0, [r7, #4]
 8001c18:	f000 fcb8 	bl	800258c <ADC_ConversionStop>
 8001c1c:	4603      	mov	r3, r0
 8001c1e:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8001c20:	7bfb      	ldrb	r3, [r7, #15]
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d111      	bne.n	8001c4a <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8001c26:	6878      	ldr	r0, [r7, #4]
 8001c28:	f000 fdf2 	bl	8002810 <ADC_Disable>
 8001c2c:	4603      	mov	r3, r0
 8001c2e:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8001c30:	7bfb      	ldrb	r3, [r7, #15]
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d109      	bne.n	8001c4a <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c3a:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001c3e:	f023 0301 	bic.w	r3, r3, #1
 8001c42:	f043 0201 	orr.w	r2, r3, #1
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 8001c52:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c54:	4618      	mov	r0, r3
 8001c56:	3710      	adds	r7, #16
 8001c58:	46bd      	mov	sp, r7
 8001c5a:	bd80      	pop	{r7, pc}

08001c5c <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	b086      	sub	sp, #24
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	6078      	str	r0, [r7, #4]
 8001c64:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	695b      	ldr	r3, [r3, #20]
 8001c6a:	2b08      	cmp	r3, #8
 8001c6c:	d102      	bne.n	8001c74 <HAL_ADC_PollForConversion+0x18>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8001c6e:	2308      	movs	r3, #8
 8001c70:	617b      	str	r3, [r7, #20]
 8001c72:	e010      	b.n	8001c96 <HAL_ADC_PollForConversion+0x3a>
        tmp_Flag_End = (ADC_FLAG_EOC);
      }
    }
#else
    /* Check ADC DMA mode */
    if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	68db      	ldr	r3, [r3, #12]
 8001c7a:	f003 0301 	and.w	r3, r3, #1
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d007      	beq.n	8001c92 <HAL_ADC_PollForConversion+0x36>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c86:	f043 0220 	orr.w	r2, r3, #32
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	659a      	str	r2, [r3, #88]	@ 0x58
      return HAL_ERROR;
 8001c8e:	2301      	movs	r3, #1
 8001c90:	e06f      	b.n	8001d72 <HAL_ADC_PollForConversion+0x116>
    }
    else
    {
      tmp_Flag_End = (ADC_FLAG_EOC);
 8001c92:	2304      	movs	r3, #4
 8001c94:	617b      	str	r3, [r7, #20]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8001c96:	f7ff fbad 	bl	80013f4 <HAL_GetTick>
 8001c9a:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8001c9c:	e021      	b.n	8001ce2 <HAL_ADC_PollForConversion+0x86>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8001c9e:	683b      	ldr	r3, [r7, #0]
 8001ca0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ca4:	d01d      	beq.n	8001ce2 <HAL_ADC_PollForConversion+0x86>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8001ca6:	f7ff fba5 	bl	80013f4 <HAL_GetTick>
 8001caa:	4602      	mov	r2, r0
 8001cac:	693b      	ldr	r3, [r7, #16]
 8001cae:	1ad3      	subs	r3, r2, r3
 8001cb0:	683a      	ldr	r2, [r7, #0]
 8001cb2:	429a      	cmp	r2, r3
 8001cb4:	d302      	bcc.n	8001cbc <HAL_ADC_PollForConversion+0x60>
 8001cb6:	683b      	ldr	r3, [r7, #0]
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d112      	bne.n	8001ce2 <HAL_ADC_PollForConversion+0x86>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	681a      	ldr	r2, [r3, #0]
 8001cc2:	697b      	ldr	r3, [r7, #20]
 8001cc4:	4013      	ands	r3, r2
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d10b      	bne.n	8001ce2 <HAL_ADC_PollForConversion+0x86>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001cce:	f043 0204 	orr.w	r2, r3, #4
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	2200      	movs	r2, #0
 8001cda:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

          return HAL_TIMEOUT;
 8001cde:	2303      	movs	r3, #3
 8001ce0:	e047      	b.n	8001d72 <HAL_ADC_PollForConversion+0x116>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	681a      	ldr	r2, [r3, #0]
 8001ce8:	697b      	ldr	r3, [r7, #20]
 8001cea:	4013      	ands	r3, r2
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d0d6      	beq.n	8001c9e <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001cf4:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	4618      	mov	r0, r3
 8001d02:	f7ff fc43 	bl	800158c <LL_ADC_REG_IsTriggerSourceSWStart>
 8001d06:	4603      	mov	r3, r0
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d01c      	beq.n	8001d46 <HAL_ADC_PollForConversion+0xea>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	7e5b      	ldrb	r3, [r3, #25]
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d118      	bne.n	8001d46 <HAL_ADC_PollForConversion+0xea>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	f003 0308 	and.w	r3, r3, #8
 8001d1e:	2b08      	cmp	r3, #8
 8001d20:	d111      	bne.n	8001d46 <HAL_ADC_PollForConversion+0xea>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d26:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	659a      	str	r2, [r3, #88]	@ 0x58

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d32:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d105      	bne.n	8001d46 <HAL_ADC_PollForConversion+0xea>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d3e:	f043 0201 	orr.w	r2, r3, #1
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	659a      	str	r2, [r3, #88]	@ 0x58
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
  }
#else
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	68db      	ldr	r3, [r3, #12]
 8001d4c:	60fb      	str	r3, [r7, #12]
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8001d4e:	697b      	ldr	r3, [r7, #20]
 8001d50:	2b08      	cmp	r3, #8
 8001d52:	d104      	bne.n	8001d5e <HAL_ADC_PollForConversion+0x102>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	2208      	movs	r2, #8
 8001d5a:	601a      	str	r2, [r3, #0]
 8001d5c:	e008      	b.n	8001d70 <HAL_ADC_PollForConversion+0x114>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d103      	bne.n	8001d70 <HAL_ADC_PollForConversion+0x114>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	220c      	movs	r2, #12
 8001d6e:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8001d70:	2300      	movs	r3, #0
}
 8001d72:	4618      	mov	r0, r3
 8001d74:	3718      	adds	r7, #24
 8001d76:	46bd      	mov	sp, r7
 8001d78:	bd80      	pop	{r7, pc}

08001d7a <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8001d7a:	b480      	push	{r7}
 8001d7c:	b083      	sub	sp, #12
 8001d7e:	af00      	add	r7, sp, #0
 8001d80:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8001d88:	4618      	mov	r0, r3
 8001d8a:	370c      	adds	r7, #12
 8001d8c:	46bd      	mov	sp, r7
 8001d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d92:	4770      	bx	lr

08001d94 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	b0b6      	sub	sp, #216	@ 0xd8
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	6078      	str	r0, [r7, #4]
 8001d9c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001d9e:	2300      	movs	r3, #0
 8001da0:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8001da4:	2300      	movs	r3, #0
 8001da6:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8001dae:	2b01      	cmp	r3, #1
 8001db0:	d101      	bne.n	8001db6 <HAL_ADC_ConfigChannel+0x22>
 8001db2:	2302      	movs	r3, #2
 8001db4:	e3d5      	b.n	8002562 <HAL_ADC_ConfigChannel+0x7ce>
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	2201      	movs	r2, #1
 8001dba:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	4618      	mov	r0, r3
 8001dc4:	f7ff fd34 	bl	8001830 <LL_ADC_REG_IsConversionOngoing>
 8001dc8:	4603      	mov	r3, r0
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	f040 83ba 	bne.w	8002544 <HAL_ADC_ConfigChannel+0x7b0>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 8001dd0:	683b      	ldr	r3, [r7, #0]
 8001dd2:	685b      	ldr	r3, [r3, #4]
 8001dd4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 8001dd8:	683b      	ldr	r3, [r7, #0]
 8001dda:	685b      	ldr	r3, [r3, #4]
 8001ddc:	2b05      	cmp	r3, #5
 8001dde:	d824      	bhi.n	8001e2a <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8001de0:	683b      	ldr	r3, [r7, #0]
 8001de2:	685b      	ldr	r3, [r3, #4]
 8001de4:	3b02      	subs	r3, #2
 8001de6:	2b03      	cmp	r3, #3
 8001de8:	d81b      	bhi.n	8001e22 <HAL_ADC_ConfigChannel+0x8e>
 8001dea:	a201      	add	r2, pc, #4	@ (adr r2, 8001df0 <HAL_ADC_ConfigChannel+0x5c>)
 8001dec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001df0:	08001e01 	.word	0x08001e01
 8001df4:	08001e09 	.word	0x08001e09
 8001df8:	08001e11 	.word	0x08001e11
 8001dfc:	08001e19 	.word	0x08001e19
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8001e00:	230c      	movs	r3, #12
 8001e02:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8001e06:	e010      	b.n	8001e2a <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 8001e08:	2312      	movs	r3, #18
 8001e0a:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8001e0e:	e00c      	b.n	8001e2a <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8001e10:	2318      	movs	r3, #24
 8001e12:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8001e16:	e008      	b.n	8001e2a <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 8001e18:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001e1c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8001e20:	e003      	b.n	8001e2a <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 8001e22:	2306      	movs	r3, #6
 8001e24:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8001e28:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	6818      	ldr	r0, [r3, #0]
 8001e2e:	683b      	ldr	r3, [r7, #0]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	461a      	mov	r2, r3
 8001e34:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8001e38:	f7ff fbbb 	bl	80015b2 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	4618      	mov	r0, r3
 8001e42:	f7ff fcf5 	bl	8001830 <LL_ADC_REG_IsConversionOngoing>
 8001e46:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	4618      	mov	r0, r3
 8001e50:	f7ff fd15 	bl	800187e <LL_ADC_INJ_IsConversionOngoing>
 8001e54:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001e58:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	f040 81bf 	bne.w	80021e0 <HAL_ADC_ConfigChannel+0x44c>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001e62:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	f040 81ba 	bne.w	80021e0 <HAL_ADC_ConfigChannel+0x44c>
       )
    {
#if defined(ADC_SMPR1_SMPPLUS)
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8001e6c:	683b      	ldr	r3, [r7, #0]
 8001e6e:	689b      	ldr	r3, [r3, #8]
 8001e70:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8001e74:	d10f      	bne.n	8001e96 <HAL_ADC_ConfigChannel+0x102>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	6818      	ldr	r0, [r3, #0]
 8001e7a:	683b      	ldr	r3, [r7, #0]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	2200      	movs	r2, #0
 8001e80:	4619      	mov	r1, r3
 8001e82:	f7ff fbc2 	bl	800160a <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8001e8e:	4618      	mov	r0, r3
 8001e90:	f7ff fb69 	bl	8001566 <LL_ADC_SetSamplingTimeCommonConfig>
 8001e94:	e00e      	b.n	8001eb4 <HAL_ADC_ConfigChannel+0x120>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	6818      	ldr	r0, [r3, #0]
 8001e9a:	683b      	ldr	r3, [r7, #0]
 8001e9c:	6819      	ldr	r1, [r3, #0]
 8001e9e:	683b      	ldr	r3, [r7, #0]
 8001ea0:	689b      	ldr	r3, [r3, #8]
 8001ea2:	461a      	mov	r2, r3
 8001ea4:	f7ff fbb1 	bl	800160a <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	2100      	movs	r1, #0
 8001eae:	4618      	mov	r0, r3
 8001eb0:	f7ff fb59 	bl	8001566 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8001eb4:	683b      	ldr	r3, [r7, #0]
 8001eb6:	695a      	ldr	r2, [r3, #20]
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	68db      	ldr	r3, [r3, #12]
 8001ebe:	08db      	lsrs	r3, r3, #3
 8001ec0:	f003 0303 	and.w	r3, r3, #3
 8001ec4:	005b      	lsls	r3, r3, #1
 8001ec6:	fa02 f303 	lsl.w	r3, r2, r3
 8001eca:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8001ece:	683b      	ldr	r3, [r7, #0]
 8001ed0:	691b      	ldr	r3, [r3, #16]
 8001ed2:	2b04      	cmp	r3, #4
 8001ed4:	d00a      	beq.n	8001eec <HAL_ADC_ConfigChannel+0x158>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	6818      	ldr	r0, [r3, #0]
 8001eda:	683b      	ldr	r3, [r7, #0]
 8001edc:	6919      	ldr	r1, [r3, #16]
 8001ede:	683b      	ldr	r3, [r7, #0]
 8001ee0:	681a      	ldr	r2, [r3, #0]
 8001ee2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8001ee6:	f7ff fae9 	bl	80014bc <LL_ADC_SetOffset>
 8001eea:	e179      	b.n	80021e0 <HAL_ADC_ConfigChannel+0x44c>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	2100      	movs	r1, #0
 8001ef2:	4618      	mov	r0, r3
 8001ef4:	f7ff fb06 	bl	8001504 <LL_ADC_GetOffsetChannel>
 8001ef8:	4603      	mov	r3, r0
 8001efa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d10a      	bne.n	8001f18 <HAL_ADC_ConfigChannel+0x184>
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	2100      	movs	r1, #0
 8001f08:	4618      	mov	r0, r3
 8001f0a:	f7ff fafb 	bl	8001504 <LL_ADC_GetOffsetChannel>
 8001f0e:	4603      	mov	r3, r0
 8001f10:	0e9b      	lsrs	r3, r3, #26
 8001f12:	f003 021f 	and.w	r2, r3, #31
 8001f16:	e01e      	b.n	8001f56 <HAL_ADC_ConfigChannel+0x1c2>
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	2100      	movs	r1, #0
 8001f1e:	4618      	mov	r0, r3
 8001f20:	f7ff faf0 	bl	8001504 <LL_ADC_GetOffsetChannel>
 8001f24:	4603      	mov	r3, r0
 8001f26:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f2a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8001f2e:	fa93 f3a3 	rbit	r3, r3
 8001f32:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001f36:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8001f3a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001f3e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d101      	bne.n	8001f4a <HAL_ADC_ConfigChannel+0x1b6>
  {
    return 32U;
 8001f46:	2320      	movs	r3, #32
 8001f48:	e004      	b.n	8001f54 <HAL_ADC_ConfigChannel+0x1c0>
  }
  return __builtin_clz(value);
 8001f4a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001f4e:	fab3 f383 	clz	r3, r3
 8001f52:	b2db      	uxtb	r3, r3
 8001f54:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001f56:	683b      	ldr	r3, [r7, #0]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d105      	bne.n	8001f6e <HAL_ADC_ConfigChannel+0x1da>
 8001f62:	683b      	ldr	r3, [r7, #0]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	0e9b      	lsrs	r3, r3, #26
 8001f68:	f003 031f 	and.w	r3, r3, #31
 8001f6c:	e018      	b.n	8001fa0 <HAL_ADC_ConfigChannel+0x20c>
 8001f6e:	683b      	ldr	r3, [r7, #0]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f76:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001f7a:	fa93 f3a3 	rbit	r3, r3
 8001f7e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8001f82:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001f86:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 8001f8a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d101      	bne.n	8001f96 <HAL_ADC_ConfigChannel+0x202>
    return 32U;
 8001f92:	2320      	movs	r3, #32
 8001f94:	e004      	b.n	8001fa0 <HAL_ADC_ConfigChannel+0x20c>
  return __builtin_clz(value);
 8001f96:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001f9a:	fab3 f383 	clz	r3, r3
 8001f9e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8001fa0:	429a      	cmp	r2, r3
 8001fa2:	d106      	bne.n	8001fb2 <HAL_ADC_ConfigChannel+0x21e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	2200      	movs	r2, #0
 8001faa:	2100      	movs	r1, #0
 8001fac:	4618      	mov	r0, r3
 8001fae:	f7ff fabf 	bl	8001530 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	2101      	movs	r1, #1
 8001fb8:	4618      	mov	r0, r3
 8001fba:	f7ff faa3 	bl	8001504 <LL_ADC_GetOffsetChannel>
 8001fbe:	4603      	mov	r3, r0
 8001fc0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d10a      	bne.n	8001fde <HAL_ADC_ConfigChannel+0x24a>
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	2101      	movs	r1, #1
 8001fce:	4618      	mov	r0, r3
 8001fd0:	f7ff fa98 	bl	8001504 <LL_ADC_GetOffsetChannel>
 8001fd4:	4603      	mov	r3, r0
 8001fd6:	0e9b      	lsrs	r3, r3, #26
 8001fd8:	f003 021f 	and.w	r2, r3, #31
 8001fdc:	e01e      	b.n	800201c <HAL_ADC_ConfigChannel+0x288>
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	2101      	movs	r1, #1
 8001fe4:	4618      	mov	r0, r3
 8001fe6:	f7ff fa8d 	bl	8001504 <LL_ADC_GetOffsetChannel>
 8001fea:	4603      	mov	r3, r0
 8001fec:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ff0:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001ff4:	fa93 f3a3 	rbit	r3, r3
 8001ff8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 8001ffc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002000:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8002004:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002008:	2b00      	cmp	r3, #0
 800200a:	d101      	bne.n	8002010 <HAL_ADC_ConfigChannel+0x27c>
    return 32U;
 800200c:	2320      	movs	r3, #32
 800200e:	e004      	b.n	800201a <HAL_ADC_ConfigChannel+0x286>
  return __builtin_clz(value);
 8002010:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002014:	fab3 f383 	clz	r3, r3
 8002018:	b2db      	uxtb	r3, r3
 800201a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800201c:	683b      	ldr	r3, [r7, #0]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002024:	2b00      	cmp	r3, #0
 8002026:	d105      	bne.n	8002034 <HAL_ADC_ConfigChannel+0x2a0>
 8002028:	683b      	ldr	r3, [r7, #0]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	0e9b      	lsrs	r3, r3, #26
 800202e:	f003 031f 	and.w	r3, r3, #31
 8002032:	e018      	b.n	8002066 <HAL_ADC_ConfigChannel+0x2d2>
 8002034:	683b      	ldr	r3, [r7, #0]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800203c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002040:	fa93 f3a3 	rbit	r3, r3
 8002044:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 8002048:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800204c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8002050:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002054:	2b00      	cmp	r3, #0
 8002056:	d101      	bne.n	800205c <HAL_ADC_ConfigChannel+0x2c8>
    return 32U;
 8002058:	2320      	movs	r3, #32
 800205a:	e004      	b.n	8002066 <HAL_ADC_ConfigChannel+0x2d2>
  return __builtin_clz(value);
 800205c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002060:	fab3 f383 	clz	r3, r3
 8002064:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002066:	429a      	cmp	r2, r3
 8002068:	d106      	bne.n	8002078 <HAL_ADC_ConfigChannel+0x2e4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	2200      	movs	r2, #0
 8002070:	2101      	movs	r1, #1
 8002072:	4618      	mov	r0, r3
 8002074:	f7ff fa5c 	bl	8001530 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	2102      	movs	r1, #2
 800207e:	4618      	mov	r0, r3
 8002080:	f7ff fa40 	bl	8001504 <LL_ADC_GetOffsetChannel>
 8002084:	4603      	mov	r3, r0
 8002086:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800208a:	2b00      	cmp	r3, #0
 800208c:	d10a      	bne.n	80020a4 <HAL_ADC_ConfigChannel+0x310>
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	2102      	movs	r1, #2
 8002094:	4618      	mov	r0, r3
 8002096:	f7ff fa35 	bl	8001504 <LL_ADC_GetOffsetChannel>
 800209a:	4603      	mov	r3, r0
 800209c:	0e9b      	lsrs	r3, r3, #26
 800209e:	f003 021f 	and.w	r2, r3, #31
 80020a2:	e01e      	b.n	80020e2 <HAL_ADC_ConfigChannel+0x34e>
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	2102      	movs	r1, #2
 80020aa:	4618      	mov	r0, r3
 80020ac:	f7ff fa2a 	bl	8001504 <LL_ADC_GetOffsetChannel>
 80020b0:	4603      	mov	r3, r0
 80020b2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020b6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80020ba:	fa93 f3a3 	rbit	r3, r3
 80020be:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 80020c2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80020c6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 80020ca:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d101      	bne.n	80020d6 <HAL_ADC_ConfigChannel+0x342>
    return 32U;
 80020d2:	2320      	movs	r3, #32
 80020d4:	e004      	b.n	80020e0 <HAL_ADC_ConfigChannel+0x34c>
  return __builtin_clz(value);
 80020d6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80020da:	fab3 f383 	clz	r3, r3
 80020de:	b2db      	uxtb	r3, r3
 80020e0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80020e2:	683b      	ldr	r3, [r7, #0]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d105      	bne.n	80020fa <HAL_ADC_ConfigChannel+0x366>
 80020ee:	683b      	ldr	r3, [r7, #0]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	0e9b      	lsrs	r3, r3, #26
 80020f4:	f003 031f 	and.w	r3, r3, #31
 80020f8:	e014      	b.n	8002124 <HAL_ADC_ConfigChannel+0x390>
 80020fa:	683b      	ldr	r3, [r7, #0]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002100:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002102:	fa93 f3a3 	rbit	r3, r3
 8002106:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 8002108:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800210a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 800210e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002112:	2b00      	cmp	r3, #0
 8002114:	d101      	bne.n	800211a <HAL_ADC_ConfigChannel+0x386>
    return 32U;
 8002116:	2320      	movs	r3, #32
 8002118:	e004      	b.n	8002124 <HAL_ADC_ConfigChannel+0x390>
  return __builtin_clz(value);
 800211a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800211e:	fab3 f383 	clz	r3, r3
 8002122:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002124:	429a      	cmp	r2, r3
 8002126:	d106      	bne.n	8002136 <HAL_ADC_ConfigChannel+0x3a2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	2200      	movs	r2, #0
 800212e:	2102      	movs	r1, #2
 8002130:	4618      	mov	r0, r3
 8002132:	f7ff f9fd 	bl	8001530 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	2103      	movs	r1, #3
 800213c:	4618      	mov	r0, r3
 800213e:	f7ff f9e1 	bl	8001504 <LL_ADC_GetOffsetChannel>
 8002142:	4603      	mov	r3, r0
 8002144:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002148:	2b00      	cmp	r3, #0
 800214a:	d10a      	bne.n	8002162 <HAL_ADC_ConfigChannel+0x3ce>
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	2103      	movs	r1, #3
 8002152:	4618      	mov	r0, r3
 8002154:	f7ff f9d6 	bl	8001504 <LL_ADC_GetOffsetChannel>
 8002158:	4603      	mov	r3, r0
 800215a:	0e9b      	lsrs	r3, r3, #26
 800215c:	f003 021f 	and.w	r2, r3, #31
 8002160:	e017      	b.n	8002192 <HAL_ADC_ConfigChannel+0x3fe>
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	2103      	movs	r1, #3
 8002168:	4618      	mov	r0, r3
 800216a:	f7ff f9cb 	bl	8001504 <LL_ADC_GetOffsetChannel>
 800216e:	4603      	mov	r3, r0
 8002170:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002172:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002174:	fa93 f3a3 	rbit	r3, r3
 8002178:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 800217a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800217c:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 800217e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002180:	2b00      	cmp	r3, #0
 8002182:	d101      	bne.n	8002188 <HAL_ADC_ConfigChannel+0x3f4>
    return 32U;
 8002184:	2320      	movs	r3, #32
 8002186:	e003      	b.n	8002190 <HAL_ADC_ConfigChannel+0x3fc>
  return __builtin_clz(value);
 8002188:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800218a:	fab3 f383 	clz	r3, r3
 800218e:	b2db      	uxtb	r3, r3
 8002190:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002192:	683b      	ldr	r3, [r7, #0]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800219a:	2b00      	cmp	r3, #0
 800219c:	d105      	bne.n	80021aa <HAL_ADC_ConfigChannel+0x416>
 800219e:	683b      	ldr	r3, [r7, #0]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	0e9b      	lsrs	r3, r3, #26
 80021a4:	f003 031f 	and.w	r3, r3, #31
 80021a8:	e011      	b.n	80021ce <HAL_ADC_ConfigChannel+0x43a>
 80021aa:	683b      	ldr	r3, [r7, #0]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021b0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80021b2:	fa93 f3a3 	rbit	r3, r3
 80021b6:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 80021b8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80021ba:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 80021bc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d101      	bne.n	80021c6 <HAL_ADC_ConfigChannel+0x432>
    return 32U;
 80021c2:	2320      	movs	r3, #32
 80021c4:	e003      	b.n	80021ce <HAL_ADC_ConfigChannel+0x43a>
  return __builtin_clz(value);
 80021c6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80021c8:	fab3 f383 	clz	r3, r3
 80021cc:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80021ce:	429a      	cmp	r2, r3
 80021d0:	d106      	bne.n	80021e0 <HAL_ADC_ConfigChannel+0x44c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	2200      	movs	r2, #0
 80021d8:	2103      	movs	r1, #3
 80021da:	4618      	mov	r0, r3
 80021dc:	f7ff f9a8 	bl	8001530 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	4618      	mov	r0, r3
 80021e6:	f7ff fad5 	bl	8001794 <LL_ADC_IsEnabled>
 80021ea:	4603      	mov	r3, r0
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	f040 813f 	bne.w	8002470 <HAL_ADC_ConfigChannel+0x6dc>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	6818      	ldr	r0, [r3, #0]
 80021f6:	683b      	ldr	r3, [r7, #0]
 80021f8:	6819      	ldr	r1, [r3, #0]
 80021fa:	683b      	ldr	r3, [r7, #0]
 80021fc:	68db      	ldr	r3, [r3, #12]
 80021fe:	461a      	mov	r2, r3
 8002200:	f7ff fa2e 	bl	8001660 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002204:	683b      	ldr	r3, [r7, #0]
 8002206:	68db      	ldr	r3, [r3, #12]
 8002208:	4a8e      	ldr	r2, [pc, #568]	@ (8002444 <HAL_ADC_ConfigChannel+0x6b0>)
 800220a:	4293      	cmp	r3, r2
 800220c:	f040 8130 	bne.w	8002470 <HAL_ADC_ConfigChannel+0x6dc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002214:	683b      	ldr	r3, [r7, #0]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800221c:	2b00      	cmp	r3, #0
 800221e:	d10b      	bne.n	8002238 <HAL_ADC_ConfigChannel+0x4a4>
 8002220:	683b      	ldr	r3, [r7, #0]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	0e9b      	lsrs	r3, r3, #26
 8002226:	3301      	adds	r3, #1
 8002228:	f003 031f 	and.w	r3, r3, #31
 800222c:	2b09      	cmp	r3, #9
 800222e:	bf94      	ite	ls
 8002230:	2301      	movls	r3, #1
 8002232:	2300      	movhi	r3, #0
 8002234:	b2db      	uxtb	r3, r3
 8002236:	e019      	b.n	800226c <HAL_ADC_ConfigChannel+0x4d8>
 8002238:	683b      	ldr	r3, [r7, #0]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800223e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002240:	fa93 f3a3 	rbit	r3, r3
 8002244:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8002246:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002248:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 800224a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800224c:	2b00      	cmp	r3, #0
 800224e:	d101      	bne.n	8002254 <HAL_ADC_ConfigChannel+0x4c0>
    return 32U;
 8002250:	2320      	movs	r3, #32
 8002252:	e003      	b.n	800225c <HAL_ADC_ConfigChannel+0x4c8>
  return __builtin_clz(value);
 8002254:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002256:	fab3 f383 	clz	r3, r3
 800225a:	b2db      	uxtb	r3, r3
 800225c:	3301      	adds	r3, #1
 800225e:	f003 031f 	and.w	r3, r3, #31
 8002262:	2b09      	cmp	r3, #9
 8002264:	bf94      	ite	ls
 8002266:	2301      	movls	r3, #1
 8002268:	2300      	movhi	r3, #0
 800226a:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800226c:	2b00      	cmp	r3, #0
 800226e:	d079      	beq.n	8002364 <HAL_ADC_ConfigChannel+0x5d0>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002270:	683b      	ldr	r3, [r7, #0]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002278:	2b00      	cmp	r3, #0
 800227a:	d107      	bne.n	800228c <HAL_ADC_ConfigChannel+0x4f8>
 800227c:	683b      	ldr	r3, [r7, #0]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	0e9b      	lsrs	r3, r3, #26
 8002282:	3301      	adds	r3, #1
 8002284:	069b      	lsls	r3, r3, #26
 8002286:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800228a:	e015      	b.n	80022b8 <HAL_ADC_ConfigChannel+0x524>
 800228c:	683b      	ldr	r3, [r7, #0]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002292:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002294:	fa93 f3a3 	rbit	r3, r3
 8002298:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 800229a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800229c:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 800229e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d101      	bne.n	80022a8 <HAL_ADC_ConfigChannel+0x514>
    return 32U;
 80022a4:	2320      	movs	r3, #32
 80022a6:	e003      	b.n	80022b0 <HAL_ADC_ConfigChannel+0x51c>
  return __builtin_clz(value);
 80022a8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80022aa:	fab3 f383 	clz	r3, r3
 80022ae:	b2db      	uxtb	r3, r3
 80022b0:	3301      	adds	r3, #1
 80022b2:	069b      	lsls	r3, r3, #26
 80022b4:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80022b8:	683b      	ldr	r3, [r7, #0]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d109      	bne.n	80022d8 <HAL_ADC_ConfigChannel+0x544>
 80022c4:	683b      	ldr	r3, [r7, #0]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	0e9b      	lsrs	r3, r3, #26
 80022ca:	3301      	adds	r3, #1
 80022cc:	f003 031f 	and.w	r3, r3, #31
 80022d0:	2101      	movs	r1, #1
 80022d2:	fa01 f303 	lsl.w	r3, r1, r3
 80022d6:	e017      	b.n	8002308 <HAL_ADC_ConfigChannel+0x574>
 80022d8:	683b      	ldr	r3, [r7, #0]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022de:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80022e0:	fa93 f3a3 	rbit	r3, r3
 80022e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 80022e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80022e8:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 80022ea:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d101      	bne.n	80022f4 <HAL_ADC_ConfigChannel+0x560>
    return 32U;
 80022f0:	2320      	movs	r3, #32
 80022f2:	e003      	b.n	80022fc <HAL_ADC_ConfigChannel+0x568>
  return __builtin_clz(value);
 80022f4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80022f6:	fab3 f383 	clz	r3, r3
 80022fa:	b2db      	uxtb	r3, r3
 80022fc:	3301      	adds	r3, #1
 80022fe:	f003 031f 	and.w	r3, r3, #31
 8002302:	2101      	movs	r1, #1
 8002304:	fa01 f303 	lsl.w	r3, r1, r3
 8002308:	ea42 0103 	orr.w	r1, r2, r3
 800230c:	683b      	ldr	r3, [r7, #0]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002314:	2b00      	cmp	r3, #0
 8002316:	d10a      	bne.n	800232e <HAL_ADC_ConfigChannel+0x59a>
 8002318:	683b      	ldr	r3, [r7, #0]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	0e9b      	lsrs	r3, r3, #26
 800231e:	3301      	adds	r3, #1
 8002320:	f003 021f 	and.w	r2, r3, #31
 8002324:	4613      	mov	r3, r2
 8002326:	005b      	lsls	r3, r3, #1
 8002328:	4413      	add	r3, r2
 800232a:	051b      	lsls	r3, r3, #20
 800232c:	e018      	b.n	8002360 <HAL_ADC_ConfigChannel+0x5cc>
 800232e:	683b      	ldr	r3, [r7, #0]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002334:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002336:	fa93 f3a3 	rbit	r3, r3
 800233a:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 800233c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800233e:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 8002340:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002342:	2b00      	cmp	r3, #0
 8002344:	d101      	bne.n	800234a <HAL_ADC_ConfigChannel+0x5b6>
    return 32U;
 8002346:	2320      	movs	r3, #32
 8002348:	e003      	b.n	8002352 <HAL_ADC_ConfigChannel+0x5be>
  return __builtin_clz(value);
 800234a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800234c:	fab3 f383 	clz	r3, r3
 8002350:	b2db      	uxtb	r3, r3
 8002352:	3301      	adds	r3, #1
 8002354:	f003 021f 	and.w	r2, r3, #31
 8002358:	4613      	mov	r3, r2
 800235a:	005b      	lsls	r3, r3, #1
 800235c:	4413      	add	r3, r2
 800235e:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002360:	430b      	orrs	r3, r1
 8002362:	e080      	b.n	8002466 <HAL_ADC_ConfigChannel+0x6d2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002364:	683b      	ldr	r3, [r7, #0]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800236c:	2b00      	cmp	r3, #0
 800236e:	d107      	bne.n	8002380 <HAL_ADC_ConfigChannel+0x5ec>
 8002370:	683b      	ldr	r3, [r7, #0]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	0e9b      	lsrs	r3, r3, #26
 8002376:	3301      	adds	r3, #1
 8002378:	069b      	lsls	r3, r3, #26
 800237a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800237e:	e015      	b.n	80023ac <HAL_ADC_ConfigChannel+0x618>
 8002380:	683b      	ldr	r3, [r7, #0]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002386:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002388:	fa93 f3a3 	rbit	r3, r3
 800238c:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 800238e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002390:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 8002392:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002394:	2b00      	cmp	r3, #0
 8002396:	d101      	bne.n	800239c <HAL_ADC_ConfigChannel+0x608>
    return 32U;
 8002398:	2320      	movs	r3, #32
 800239a:	e003      	b.n	80023a4 <HAL_ADC_ConfigChannel+0x610>
  return __builtin_clz(value);
 800239c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800239e:	fab3 f383 	clz	r3, r3
 80023a2:	b2db      	uxtb	r3, r3
 80023a4:	3301      	adds	r3, #1
 80023a6:	069b      	lsls	r3, r3, #26
 80023a8:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80023ac:	683b      	ldr	r3, [r7, #0]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d109      	bne.n	80023cc <HAL_ADC_ConfigChannel+0x638>
 80023b8:	683b      	ldr	r3, [r7, #0]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	0e9b      	lsrs	r3, r3, #26
 80023be:	3301      	adds	r3, #1
 80023c0:	f003 031f 	and.w	r3, r3, #31
 80023c4:	2101      	movs	r1, #1
 80023c6:	fa01 f303 	lsl.w	r3, r1, r3
 80023ca:	e017      	b.n	80023fc <HAL_ADC_ConfigChannel+0x668>
 80023cc:	683b      	ldr	r3, [r7, #0]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023d2:	69fb      	ldr	r3, [r7, #28]
 80023d4:	fa93 f3a3 	rbit	r3, r3
 80023d8:	61bb      	str	r3, [r7, #24]
  return result;
 80023da:	69bb      	ldr	r3, [r7, #24]
 80023dc:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 80023de:	6a3b      	ldr	r3, [r7, #32]
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d101      	bne.n	80023e8 <HAL_ADC_ConfigChannel+0x654>
    return 32U;
 80023e4:	2320      	movs	r3, #32
 80023e6:	e003      	b.n	80023f0 <HAL_ADC_ConfigChannel+0x65c>
  return __builtin_clz(value);
 80023e8:	6a3b      	ldr	r3, [r7, #32]
 80023ea:	fab3 f383 	clz	r3, r3
 80023ee:	b2db      	uxtb	r3, r3
 80023f0:	3301      	adds	r3, #1
 80023f2:	f003 031f 	and.w	r3, r3, #31
 80023f6:	2101      	movs	r1, #1
 80023f8:	fa01 f303 	lsl.w	r3, r1, r3
 80023fc:	ea42 0103 	orr.w	r1, r2, r3
 8002400:	683b      	ldr	r3, [r7, #0]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002408:	2b00      	cmp	r3, #0
 800240a:	d10d      	bne.n	8002428 <HAL_ADC_ConfigChannel+0x694>
 800240c:	683b      	ldr	r3, [r7, #0]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	0e9b      	lsrs	r3, r3, #26
 8002412:	3301      	adds	r3, #1
 8002414:	f003 021f 	and.w	r2, r3, #31
 8002418:	4613      	mov	r3, r2
 800241a:	005b      	lsls	r3, r3, #1
 800241c:	4413      	add	r3, r2
 800241e:	3b1e      	subs	r3, #30
 8002420:	051b      	lsls	r3, r3, #20
 8002422:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002426:	e01d      	b.n	8002464 <HAL_ADC_ConfigChannel+0x6d0>
 8002428:	683b      	ldr	r3, [r7, #0]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800242e:	693b      	ldr	r3, [r7, #16]
 8002430:	fa93 f3a3 	rbit	r3, r3
 8002434:	60fb      	str	r3, [r7, #12]
  return result;
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 800243a:	697b      	ldr	r3, [r7, #20]
 800243c:	2b00      	cmp	r3, #0
 800243e:	d103      	bne.n	8002448 <HAL_ADC_ConfigChannel+0x6b4>
    return 32U;
 8002440:	2320      	movs	r3, #32
 8002442:	e005      	b.n	8002450 <HAL_ADC_ConfigChannel+0x6bc>
 8002444:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8002448:	697b      	ldr	r3, [r7, #20]
 800244a:	fab3 f383 	clz	r3, r3
 800244e:	b2db      	uxtb	r3, r3
 8002450:	3301      	adds	r3, #1
 8002452:	f003 021f 	and.w	r2, r3, #31
 8002456:	4613      	mov	r3, r2
 8002458:	005b      	lsls	r3, r3, #1
 800245a:	4413      	add	r3, r2
 800245c:	3b1e      	subs	r3, #30
 800245e:	051b      	lsls	r3, r3, #20
 8002460:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002464:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8002466:	683a      	ldr	r2, [r7, #0]
 8002468:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800246a:	4619      	mov	r1, r3
 800246c:	f7ff f8cd 	bl	800160a <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002470:	683b      	ldr	r3, [r7, #0]
 8002472:	681a      	ldr	r2, [r3, #0]
 8002474:	4b3d      	ldr	r3, [pc, #244]	@ (800256c <HAL_ADC_ConfigChannel+0x7d8>)
 8002476:	4013      	ands	r3, r2
 8002478:	2b00      	cmp	r3, #0
 800247a:	d06c      	beq.n	8002556 <HAL_ADC_ConfigChannel+0x7c2>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800247c:	483c      	ldr	r0, [pc, #240]	@ (8002570 <HAL_ADC_ConfigChannel+0x7dc>)
 800247e:	f7ff f80f 	bl	80014a0 <LL_ADC_GetCommonPathInternalCh>
 8002482:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002486:	683b      	ldr	r3, [r7, #0]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	4a3a      	ldr	r2, [pc, #232]	@ (8002574 <HAL_ADC_ConfigChannel+0x7e0>)
 800248c:	4293      	cmp	r3, r2
 800248e:	d127      	bne.n	80024e0 <HAL_ADC_ConfigChannel+0x74c>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002490:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002494:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002498:	2b00      	cmp	r3, #0
 800249a:	d121      	bne.n	80024e0 <HAL_ADC_ConfigChannel+0x74c>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	4a35      	ldr	r2, [pc, #212]	@ (8002578 <HAL_ADC_ConfigChannel+0x7e4>)
 80024a2:	4293      	cmp	r3, r2
 80024a4:	d157      	bne.n	8002556 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80024a6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80024aa:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80024ae:	4619      	mov	r1, r3
 80024b0:	482f      	ldr	r0, [pc, #188]	@ (8002570 <HAL_ADC_ConfigChannel+0x7dc>)
 80024b2:	f7fe ffe2 	bl	800147a <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80024b6:	4b31      	ldr	r3, [pc, #196]	@ (800257c <HAL_ADC_ConfigChannel+0x7e8>)
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	099b      	lsrs	r3, r3, #6
 80024bc:	4a30      	ldr	r2, [pc, #192]	@ (8002580 <HAL_ADC_ConfigChannel+0x7ec>)
 80024be:	fba2 2303 	umull	r2, r3, r2, r3
 80024c2:	099b      	lsrs	r3, r3, #6
 80024c4:	1c5a      	adds	r2, r3, #1
 80024c6:	4613      	mov	r3, r2
 80024c8:	005b      	lsls	r3, r3, #1
 80024ca:	4413      	add	r3, r2
 80024cc:	009b      	lsls	r3, r3, #2
 80024ce:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80024d0:	e002      	b.n	80024d8 <HAL_ADC_ConfigChannel+0x744>
          {
            wait_loop_index--;
 80024d2:	68bb      	ldr	r3, [r7, #8]
 80024d4:	3b01      	subs	r3, #1
 80024d6:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80024d8:	68bb      	ldr	r3, [r7, #8]
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d1f9      	bne.n	80024d2 <HAL_ADC_ConfigChannel+0x73e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80024de:	e03a      	b.n	8002556 <HAL_ADC_ConfigChannel+0x7c2>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80024e0:	683b      	ldr	r3, [r7, #0]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	4a27      	ldr	r2, [pc, #156]	@ (8002584 <HAL_ADC_ConfigChannel+0x7f0>)
 80024e6:	4293      	cmp	r3, r2
 80024e8:	d113      	bne.n	8002512 <HAL_ADC_ConfigChannel+0x77e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80024ea:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80024ee:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d10d      	bne.n	8002512 <HAL_ADC_ConfigChannel+0x77e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	4a1f      	ldr	r2, [pc, #124]	@ (8002578 <HAL_ADC_ConfigChannel+0x7e4>)
 80024fc:	4293      	cmp	r3, r2
 80024fe:	d12a      	bne.n	8002556 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002500:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002504:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002508:	4619      	mov	r1, r3
 800250a:	4819      	ldr	r0, [pc, #100]	@ (8002570 <HAL_ADC_ConfigChannel+0x7dc>)
 800250c:	f7fe ffb5 	bl	800147a <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002510:	e021      	b.n	8002556 <HAL_ADC_ConfigChannel+0x7c2>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8002512:	683b      	ldr	r3, [r7, #0]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	4a1c      	ldr	r2, [pc, #112]	@ (8002588 <HAL_ADC_ConfigChannel+0x7f4>)
 8002518:	4293      	cmp	r3, r2
 800251a:	d11c      	bne.n	8002556 <HAL_ADC_ConfigChannel+0x7c2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800251c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002520:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002524:	2b00      	cmp	r3, #0
 8002526:	d116      	bne.n	8002556 <HAL_ADC_ConfigChannel+0x7c2>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	4a12      	ldr	r2, [pc, #72]	@ (8002578 <HAL_ADC_ConfigChannel+0x7e4>)
 800252e:	4293      	cmp	r3, r2
 8002530:	d111      	bne.n	8002556 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002532:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002536:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800253a:	4619      	mov	r1, r3
 800253c:	480c      	ldr	r0, [pc, #48]	@ (8002570 <HAL_ADC_ConfigChannel+0x7dc>)
 800253e:	f7fe ff9c 	bl	800147a <LL_ADC_SetCommonPathInternalCh>
 8002542:	e008      	b.n	8002556 <HAL_ADC_ConfigChannel+0x7c2>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002548:	f043 0220 	orr.w	r2, r3, #32
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8002550:	2301      	movs	r3, #1
 8002552:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	2200      	movs	r2, #0
 800255a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 800255e:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8002562:	4618      	mov	r0, r3
 8002564:	37d8      	adds	r7, #216	@ 0xd8
 8002566:	46bd      	mov	sp, r7
 8002568:	bd80      	pop	{r7, pc}
 800256a:	bf00      	nop
 800256c:	80080000 	.word	0x80080000
 8002570:	50040300 	.word	0x50040300
 8002574:	c7520000 	.word	0xc7520000
 8002578:	50040000 	.word	0x50040000
 800257c:	20000010 	.word	0x20000010
 8002580:	053e2d63 	.word	0x053e2d63
 8002584:	cb840000 	.word	0xcb840000
 8002588:	80000001 	.word	0x80000001

0800258c <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 800258c:	b580      	push	{r7, lr}
 800258e:	b088      	sub	sp, #32
 8002590:	af00      	add	r7, sp, #0
 8002592:	6078      	str	r0, [r7, #4]
 8002594:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 8002596:	2300      	movs	r3, #0
 8002598:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 800259a:	683b      	ldr	r3, [r7, #0]
 800259c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	4618      	mov	r0, r3
 80025a4:	f7ff f944 	bl	8001830 <LL_ADC_REG_IsConversionOngoing>
 80025a8:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	4618      	mov	r0, r3
 80025b0:	f7ff f965 	bl	800187e <LL_ADC_INJ_IsConversionOngoing>
 80025b4:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 80025b6:	693b      	ldr	r3, [r7, #16]
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d103      	bne.n	80025c4 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	2b00      	cmp	r3, #0
 80025c0:	f000 8098 	beq.w	80026f4 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	68db      	ldr	r3, [r3, #12]
 80025ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d02a      	beq.n	8002628 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	7e5b      	ldrb	r3, [r3, #25]
 80025d6:	2b01      	cmp	r3, #1
 80025d8:	d126      	bne.n	8002628 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	7e1b      	ldrb	r3, [r3, #24]
 80025de:	2b01      	cmp	r3, #1
 80025e0:	d122      	bne.n	8002628 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 80025e2:	2301      	movs	r3, #1
 80025e4:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 80025e6:	e014      	b.n	8002612 <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 80025e8:	69fb      	ldr	r3, [r7, #28]
 80025ea:	4a45      	ldr	r2, [pc, #276]	@ (8002700 <ADC_ConversionStop+0x174>)
 80025ec:	4293      	cmp	r3, r2
 80025ee:	d90d      	bls.n	800260c <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80025f4:	f043 0210 	orr.w	r2, r3, #16
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002600:	f043 0201 	orr.w	r2, r3, #1
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8002608:	2301      	movs	r3, #1
 800260a:	e074      	b.n	80026f6 <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 800260c:	69fb      	ldr	r3, [r7, #28]
 800260e:	3301      	adds	r3, #1
 8002610:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800261c:	2b40      	cmp	r3, #64	@ 0x40
 800261e:	d1e3      	bne.n	80025e8 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	2240      	movs	r2, #64	@ 0x40
 8002626:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8002628:	69bb      	ldr	r3, [r7, #24]
 800262a:	2b02      	cmp	r3, #2
 800262c:	d014      	beq.n	8002658 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	4618      	mov	r0, r3
 8002634:	f7ff f8fc 	bl	8001830 <LL_ADC_REG_IsConversionOngoing>
 8002638:	4603      	mov	r3, r0
 800263a:	2b00      	cmp	r3, #0
 800263c:	d00c      	beq.n	8002658 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	4618      	mov	r0, r3
 8002644:	f7ff f8b9 	bl	80017ba <LL_ADC_IsDisableOngoing>
 8002648:	4603      	mov	r3, r0
 800264a:	2b00      	cmp	r3, #0
 800264c:	d104      	bne.n	8002658 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	4618      	mov	r0, r3
 8002654:	f7ff f8d8 	bl	8001808 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8002658:	69bb      	ldr	r3, [r7, #24]
 800265a:	2b01      	cmp	r3, #1
 800265c:	d014      	beq.n	8002688 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	4618      	mov	r0, r3
 8002664:	f7ff f90b 	bl	800187e <LL_ADC_INJ_IsConversionOngoing>
 8002668:	4603      	mov	r3, r0
 800266a:	2b00      	cmp	r3, #0
 800266c:	d00c      	beq.n	8002688 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	4618      	mov	r0, r3
 8002674:	f7ff f8a1 	bl	80017ba <LL_ADC_IsDisableOngoing>
 8002678:	4603      	mov	r3, r0
 800267a:	2b00      	cmp	r3, #0
 800267c:	d104      	bne.n	8002688 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	4618      	mov	r0, r3
 8002684:	f7ff f8e7 	bl	8001856 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8002688:	69bb      	ldr	r3, [r7, #24]
 800268a:	2b02      	cmp	r3, #2
 800268c:	d005      	beq.n	800269a <ADC_ConversionStop+0x10e>
 800268e:	69bb      	ldr	r3, [r7, #24]
 8002690:	2b03      	cmp	r3, #3
 8002692:	d105      	bne.n	80026a0 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8002694:	230c      	movs	r3, #12
 8002696:	617b      	str	r3, [r7, #20]
        break;
 8002698:	e005      	b.n	80026a6 <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 800269a:	2308      	movs	r3, #8
 800269c:	617b      	str	r3, [r7, #20]
        break;
 800269e:	e002      	b.n	80026a6 <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 80026a0:	2304      	movs	r3, #4
 80026a2:	617b      	str	r3, [r7, #20]
        break;
 80026a4:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 80026a6:	f7fe fea5 	bl	80013f4 <HAL_GetTick>
 80026aa:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80026ac:	e01b      	b.n	80026e6 <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 80026ae:	f7fe fea1 	bl	80013f4 <HAL_GetTick>
 80026b2:	4602      	mov	r2, r0
 80026b4:	68bb      	ldr	r3, [r7, #8]
 80026b6:	1ad3      	subs	r3, r2, r3
 80026b8:	2b05      	cmp	r3, #5
 80026ba:	d914      	bls.n	80026e6 <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	689a      	ldr	r2, [r3, #8]
 80026c2:	697b      	ldr	r3, [r7, #20]
 80026c4:	4013      	ands	r3, r2
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d00d      	beq.n	80026e6 <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026ce:	f043 0210 	orr.w	r2, r3, #16
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80026da:	f043 0201 	orr.w	r2, r3, #1
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 80026e2:	2301      	movs	r3, #1
 80026e4:	e007      	b.n	80026f6 <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	689a      	ldr	r2, [r3, #8]
 80026ec:	697b      	ldr	r3, [r7, #20]
 80026ee:	4013      	ands	r3, r2
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d1dc      	bne.n	80026ae <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 80026f4:	2300      	movs	r3, #0
}
 80026f6:	4618      	mov	r0, r3
 80026f8:	3720      	adds	r7, #32
 80026fa:	46bd      	mov	sp, r7
 80026fc:	bd80      	pop	{r7, pc}
 80026fe:	bf00      	nop
 8002700:	a33fffff 	.word	0xa33fffff

08002704 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002704:	b580      	push	{r7, lr}
 8002706:	b084      	sub	sp, #16
 8002708:	af00      	add	r7, sp, #0
 800270a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 800270c:	2300      	movs	r3, #0
 800270e:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	4618      	mov	r0, r3
 8002716:	f7ff f83d 	bl	8001794 <LL_ADC_IsEnabled>
 800271a:	4603      	mov	r3, r0
 800271c:	2b00      	cmp	r3, #0
 800271e:	d169      	bne.n	80027f4 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	689a      	ldr	r2, [r3, #8]
 8002726:	4b36      	ldr	r3, [pc, #216]	@ (8002800 <ADC_Enable+0xfc>)
 8002728:	4013      	ands	r3, r2
 800272a:	2b00      	cmp	r3, #0
 800272c:	d00d      	beq.n	800274a <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002732:	f043 0210 	orr.w	r2, r3, #16
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800273e:	f043 0201 	orr.w	r2, r3, #1
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8002746:	2301      	movs	r3, #1
 8002748:	e055      	b.n	80027f6 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	4618      	mov	r0, r3
 8002750:	f7fe fff8 	bl	8001744 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002754:	482b      	ldr	r0, [pc, #172]	@ (8002804 <ADC_Enable+0x100>)
 8002756:	f7fe fea3 	bl	80014a0 <LL_ADC_GetCommonPathInternalCh>
 800275a:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 800275c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002760:	2b00      	cmp	r3, #0
 8002762:	d013      	beq.n	800278c <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002764:	4b28      	ldr	r3, [pc, #160]	@ (8002808 <ADC_Enable+0x104>)
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	099b      	lsrs	r3, r3, #6
 800276a:	4a28      	ldr	r2, [pc, #160]	@ (800280c <ADC_Enable+0x108>)
 800276c:	fba2 2303 	umull	r2, r3, r2, r3
 8002770:	099b      	lsrs	r3, r3, #6
 8002772:	1c5a      	adds	r2, r3, #1
 8002774:	4613      	mov	r3, r2
 8002776:	005b      	lsls	r3, r3, #1
 8002778:	4413      	add	r3, r2
 800277a:	009b      	lsls	r3, r3, #2
 800277c:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800277e:	e002      	b.n	8002786 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8002780:	68bb      	ldr	r3, [r7, #8]
 8002782:	3b01      	subs	r3, #1
 8002784:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002786:	68bb      	ldr	r3, [r7, #8]
 8002788:	2b00      	cmp	r3, #0
 800278a:	d1f9      	bne.n	8002780 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 800278c:	f7fe fe32 	bl	80013f4 <HAL_GetTick>
 8002790:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002792:	e028      	b.n	80027e6 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	4618      	mov	r0, r3
 800279a:	f7fe fffb 	bl	8001794 <LL_ADC_IsEnabled>
 800279e:	4603      	mov	r3, r0
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d104      	bne.n	80027ae <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	4618      	mov	r0, r3
 80027aa:	f7fe ffcb 	bl	8001744 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80027ae:	f7fe fe21 	bl	80013f4 <HAL_GetTick>
 80027b2:	4602      	mov	r2, r0
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	1ad3      	subs	r3, r2, r3
 80027b8:	2b02      	cmp	r3, #2
 80027ba:	d914      	bls.n	80027e6 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	f003 0301 	and.w	r3, r3, #1
 80027c6:	2b01      	cmp	r3, #1
 80027c8:	d00d      	beq.n	80027e6 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027ce:	f043 0210 	orr.w	r2, r3, #16
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027da:	f043 0201 	orr.w	r2, r3, #1
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 80027e2:	2301      	movs	r3, #1
 80027e4:	e007      	b.n	80027f6 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	f003 0301 	and.w	r3, r3, #1
 80027f0:	2b01      	cmp	r3, #1
 80027f2:	d1cf      	bne.n	8002794 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80027f4:	2300      	movs	r3, #0
}
 80027f6:	4618      	mov	r0, r3
 80027f8:	3710      	adds	r7, #16
 80027fa:	46bd      	mov	sp, r7
 80027fc:	bd80      	pop	{r7, pc}
 80027fe:	bf00      	nop
 8002800:	8000003f 	.word	0x8000003f
 8002804:	50040300 	.word	0x50040300
 8002808:	20000010 	.word	0x20000010
 800280c:	053e2d63 	.word	0x053e2d63

08002810 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8002810:	b580      	push	{r7, lr}
 8002812:	b084      	sub	sp, #16
 8002814:	af00      	add	r7, sp, #0
 8002816:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	4618      	mov	r0, r3
 800281e:	f7fe ffcc 	bl	80017ba <LL_ADC_IsDisableOngoing>
 8002822:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	4618      	mov	r0, r3
 800282a:	f7fe ffb3 	bl	8001794 <LL_ADC_IsEnabled>
 800282e:	4603      	mov	r3, r0
 8002830:	2b00      	cmp	r3, #0
 8002832:	d047      	beq.n	80028c4 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	2b00      	cmp	r3, #0
 8002838:	d144      	bne.n	80028c4 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	689b      	ldr	r3, [r3, #8]
 8002840:	f003 030d 	and.w	r3, r3, #13
 8002844:	2b01      	cmp	r3, #1
 8002846:	d10c      	bne.n	8002862 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	4618      	mov	r0, r3
 800284e:	f7fe ff8d 	bl	800176c <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	2203      	movs	r2, #3
 8002858:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800285a:	f7fe fdcb 	bl	80013f4 <HAL_GetTick>
 800285e:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002860:	e029      	b.n	80028b6 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002866:	f043 0210 	orr.w	r2, r3, #16
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	659a      	str	r2, [r3, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002872:	f043 0201 	orr.w	r2, r3, #1
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 800287a:	2301      	movs	r3, #1
 800287c:	e023      	b.n	80028c6 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800287e:	f7fe fdb9 	bl	80013f4 <HAL_GetTick>
 8002882:	4602      	mov	r2, r0
 8002884:	68bb      	ldr	r3, [r7, #8]
 8002886:	1ad3      	subs	r3, r2, r3
 8002888:	2b02      	cmp	r3, #2
 800288a:	d914      	bls.n	80028b6 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	689b      	ldr	r3, [r3, #8]
 8002892:	f003 0301 	and.w	r3, r3, #1
 8002896:	2b00      	cmp	r3, #0
 8002898:	d00d      	beq.n	80028b6 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800289e:	f043 0210 	orr.w	r2, r3, #16
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028aa:	f043 0201 	orr.w	r2, r3, #1
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 80028b2:	2301      	movs	r3, #1
 80028b4:	e007      	b.n	80028c6 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	689b      	ldr	r3, [r3, #8]
 80028bc:	f003 0301 	and.w	r3, r3, #1
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d1dc      	bne.n	800287e <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80028c4:	2300      	movs	r3, #0
}
 80028c6:	4618      	mov	r0, r3
 80028c8:	3710      	adds	r7, #16
 80028ca:	46bd      	mov	sp, r7
 80028cc:	bd80      	pop	{r7, pc}

080028ce <LL_ADC_SetCommonPathInternalCh>:
{
 80028ce:	b480      	push	{r7}
 80028d0:	b083      	sub	sp, #12
 80028d2:	af00      	add	r7, sp, #0
 80028d4:	6078      	str	r0, [r7, #4]
 80028d6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	689b      	ldr	r3, [r3, #8]
 80028dc:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80028e0:	683b      	ldr	r3, [r7, #0]
 80028e2:	431a      	orrs	r2, r3
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	609a      	str	r2, [r3, #8]
}
 80028e8:	bf00      	nop
 80028ea:	370c      	adds	r7, #12
 80028ec:	46bd      	mov	sp, r7
 80028ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f2:	4770      	bx	lr

080028f4 <LL_ADC_GetCommonPathInternalCh>:
{
 80028f4:	b480      	push	{r7}
 80028f6:	b083      	sub	sp, #12
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	689b      	ldr	r3, [r3, #8]
 8002900:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8002904:	4618      	mov	r0, r3
 8002906:	370c      	adds	r7, #12
 8002908:	46bd      	mov	sp, r7
 800290a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800290e:	4770      	bx	lr

08002910 <LL_ADC_SetOffset>:
{
 8002910:	b480      	push	{r7}
 8002912:	b087      	sub	sp, #28
 8002914:	af00      	add	r7, sp, #0
 8002916:	60f8      	str	r0, [r7, #12]
 8002918:	60b9      	str	r1, [r7, #8]
 800291a:	607a      	str	r2, [r7, #4]
 800291c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	3360      	adds	r3, #96	@ 0x60
 8002922:	461a      	mov	r2, r3
 8002924:	68bb      	ldr	r3, [r7, #8]
 8002926:	009b      	lsls	r3, r3, #2
 8002928:	4413      	add	r3, r2
 800292a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 800292c:	697b      	ldr	r3, [r7, #20]
 800292e:	681a      	ldr	r2, [r3, #0]
 8002930:	4b08      	ldr	r3, [pc, #32]	@ (8002954 <LL_ADC_SetOffset+0x44>)
 8002932:	4013      	ands	r3, r2
 8002934:	687a      	ldr	r2, [r7, #4]
 8002936:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 800293a:	683a      	ldr	r2, [r7, #0]
 800293c:	430a      	orrs	r2, r1
 800293e:	4313      	orrs	r3, r2
 8002940:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002944:	697b      	ldr	r3, [r7, #20]
 8002946:	601a      	str	r2, [r3, #0]
}
 8002948:	bf00      	nop
 800294a:	371c      	adds	r7, #28
 800294c:	46bd      	mov	sp, r7
 800294e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002952:	4770      	bx	lr
 8002954:	03fff000 	.word	0x03fff000

08002958 <LL_ADC_GetOffsetChannel>:
{
 8002958:	b480      	push	{r7}
 800295a:	b085      	sub	sp, #20
 800295c:	af00      	add	r7, sp, #0
 800295e:	6078      	str	r0, [r7, #4]
 8002960:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	3360      	adds	r3, #96	@ 0x60
 8002966:	461a      	mov	r2, r3
 8002968:	683b      	ldr	r3, [r7, #0]
 800296a:	009b      	lsls	r3, r3, #2
 800296c:	4413      	add	r3, r2
 800296e:	60fb      	str	r3, [r7, #12]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8002978:	4618      	mov	r0, r3
 800297a:	3714      	adds	r7, #20
 800297c:	46bd      	mov	sp, r7
 800297e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002982:	4770      	bx	lr

08002984 <LL_ADC_SetOffsetState>:
{
 8002984:	b480      	push	{r7}
 8002986:	b087      	sub	sp, #28
 8002988:	af00      	add	r7, sp, #0
 800298a:	60f8      	str	r0, [r7, #12]
 800298c:	60b9      	str	r1, [r7, #8]
 800298e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	3360      	adds	r3, #96	@ 0x60
 8002994:	461a      	mov	r2, r3
 8002996:	68bb      	ldr	r3, [r7, #8]
 8002998:	009b      	lsls	r3, r3, #2
 800299a:	4413      	add	r3, r2
 800299c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 800299e:	697b      	ldr	r3, [r7, #20]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	431a      	orrs	r2, r3
 80029aa:	697b      	ldr	r3, [r7, #20]
 80029ac:	601a      	str	r2, [r3, #0]
}
 80029ae:	bf00      	nop
 80029b0:	371c      	adds	r7, #28
 80029b2:	46bd      	mov	sp, r7
 80029b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b8:	4770      	bx	lr

080029ba <LL_ADC_SetSamplingTimeCommonConfig>:
{
 80029ba:	b480      	push	{r7}
 80029bc:	b083      	sub	sp, #12
 80029be:	af00      	add	r7, sp, #0
 80029c0:	6078      	str	r0, [r7, #4]
 80029c2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	695b      	ldr	r3, [r3, #20]
 80029c8:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80029cc:	683b      	ldr	r3, [r7, #0]
 80029ce:	431a      	orrs	r2, r3
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	615a      	str	r2, [r3, #20]
}
 80029d4:	bf00      	nop
 80029d6:	370c      	adds	r7, #12
 80029d8:	46bd      	mov	sp, r7
 80029da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029de:	4770      	bx	lr

080029e0 <LL_ADC_REG_IsTriggerSourceSWStart>:
{
 80029e0:	b480      	push	{r7}
 80029e2:	b083      	sub	sp, #12
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	68db      	ldr	r3, [r3, #12]
 80029ec:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d101      	bne.n	80029f8 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80029f4:	2301      	movs	r3, #1
 80029f6:	e000      	b.n	80029fa <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80029f8:	2300      	movs	r3, #0
}
 80029fa:	4618      	mov	r0, r3
 80029fc:	370c      	adds	r7, #12
 80029fe:	46bd      	mov	sp, r7
 8002a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a04:	4770      	bx	lr

08002a06 <LL_ADC_INJ_IsTriggerSourceSWStart>:
{
 8002a06:	b480      	push	{r7}
 8002a08:	b083      	sub	sp, #12
 8002a0a:	af00      	add	r7, sp, #0
 8002a0c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a12:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d101      	bne.n	8002a1e <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8002a1a:	2301      	movs	r3, #1
 8002a1c:	e000      	b.n	8002a20 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8002a1e:	2300      	movs	r3, #0
}
 8002a20:	4618      	mov	r0, r3
 8002a22:	370c      	adds	r7, #12
 8002a24:	46bd      	mov	sp, r7
 8002a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a2a:	4770      	bx	lr

08002a2c <LL_ADC_INJ_GetTrigAuto>:
{
 8002a2c:	b480      	push	{r7}
 8002a2e:	b083      	sub	sp, #12
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_JAUTO));
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	68db      	ldr	r3, [r3, #12]
 8002a38:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
}
 8002a3c:	4618      	mov	r0, r3
 8002a3e:	370c      	adds	r7, #12
 8002a40:	46bd      	mov	sp, r7
 8002a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a46:	4770      	bx	lr

08002a48 <LL_ADC_INJ_SetQueueMode>:
{
 8002a48:	b480      	push	{r7}
 8002a4a:	b083      	sub	sp, #12
 8002a4c:	af00      	add	r7, sp, #0
 8002a4e:	6078      	str	r0, [r7, #4]
 8002a50:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_JQM | ADC_CFGR_JQDIS, QueueMode);
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	68db      	ldr	r3, [r3, #12]
 8002a56:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002a5a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002a5e:	683a      	ldr	r2, [r7, #0]
 8002a60:	431a      	orrs	r2, r3
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	60da      	str	r2, [r3, #12]
}
 8002a66:	bf00      	nop
 8002a68:	370c      	adds	r7, #12
 8002a6a:	46bd      	mov	sp, r7
 8002a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a70:	4770      	bx	lr

08002a72 <LL_ADC_SetChannelSamplingTime>:
{
 8002a72:	b480      	push	{r7}
 8002a74:	b087      	sub	sp, #28
 8002a76:	af00      	add	r7, sp, #0
 8002a78:	60f8      	str	r0, [r7, #12]
 8002a7a:	60b9      	str	r1, [r7, #8]
 8002a7c:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	3314      	adds	r3, #20
 8002a82:	461a      	mov	r2, r3
 8002a84:	68bb      	ldr	r3, [r7, #8]
 8002a86:	0e5b      	lsrs	r3, r3, #25
 8002a88:	009b      	lsls	r3, r3, #2
 8002a8a:	f003 0304 	and.w	r3, r3, #4
 8002a8e:	4413      	add	r3, r2
 8002a90:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 8002a92:	697b      	ldr	r3, [r7, #20]
 8002a94:	681a      	ldr	r2, [r3, #0]
 8002a96:	68bb      	ldr	r3, [r7, #8]
 8002a98:	0d1b      	lsrs	r3, r3, #20
 8002a9a:	f003 031f 	and.w	r3, r3, #31
 8002a9e:	2107      	movs	r1, #7
 8002aa0:	fa01 f303 	lsl.w	r3, r1, r3
 8002aa4:	43db      	mvns	r3, r3
 8002aa6:	401a      	ands	r2, r3
 8002aa8:	68bb      	ldr	r3, [r7, #8]
 8002aaa:	0d1b      	lsrs	r3, r3, #20
 8002aac:	f003 031f 	and.w	r3, r3, #31
 8002ab0:	6879      	ldr	r1, [r7, #4]
 8002ab2:	fa01 f303 	lsl.w	r3, r1, r3
 8002ab6:	431a      	orrs	r2, r3
 8002ab8:	697b      	ldr	r3, [r7, #20]
 8002aba:	601a      	str	r2, [r3, #0]
}
 8002abc:	bf00      	nop
 8002abe:	371c      	adds	r7, #28
 8002ac0:	46bd      	mov	sp, r7
 8002ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac6:	4770      	bx	lr

08002ac8 <LL_ADC_SetChannelSingleDiff>:
{
 8002ac8:	b480      	push	{r7}
 8002aca:	b085      	sub	sp, #20
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	60f8      	str	r0, [r7, #12]
 8002ad0:	60b9      	str	r1, [r7, #8]
 8002ad2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->DIFSEL,
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8002ada:	68bb      	ldr	r3, [r7, #8]
 8002adc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ae0:	43db      	mvns	r3, r3
 8002ae2:	401a      	ands	r2, r3
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	f003 0318 	and.w	r3, r3, #24
 8002aea:	4908      	ldr	r1, [pc, #32]	@ (8002b0c <LL_ADC_SetChannelSingleDiff+0x44>)
 8002aec:	40d9      	lsrs	r1, r3
 8002aee:	68bb      	ldr	r3, [r7, #8]
 8002af0:	400b      	ands	r3, r1
 8002af2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002af6:	431a      	orrs	r2, r3
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
}
 8002afe:	bf00      	nop
 8002b00:	3714      	adds	r7, #20
 8002b02:	46bd      	mov	sp, r7
 8002b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b08:	4770      	bx	lr
 8002b0a:	bf00      	nop
 8002b0c:	0007ffff 	.word	0x0007ffff

08002b10 <LL_ADC_IsEnabled>:
{
 8002b10:	b480      	push	{r7}
 8002b12:	b083      	sub	sp, #12
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	689b      	ldr	r3, [r3, #8]
 8002b1c:	f003 0301 	and.w	r3, r3, #1
 8002b20:	2b01      	cmp	r3, #1
 8002b22:	d101      	bne.n	8002b28 <LL_ADC_IsEnabled+0x18>
 8002b24:	2301      	movs	r3, #1
 8002b26:	e000      	b.n	8002b2a <LL_ADC_IsEnabled+0x1a>
 8002b28:	2300      	movs	r3, #0
}
 8002b2a:	4618      	mov	r0, r3
 8002b2c:	370c      	adds	r7, #12
 8002b2e:	46bd      	mov	sp, r7
 8002b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b34:	4770      	bx	lr

08002b36 <LL_ADC_StartCalibration>:
{
 8002b36:	b480      	push	{r7}
 8002b38:	b083      	sub	sp, #12
 8002b3a:	af00      	add	r7, sp, #0
 8002b3c:	6078      	str	r0, [r7, #4]
 8002b3e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	689b      	ldr	r3, [r3, #8]
 8002b44:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8002b48:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002b4c:	683a      	ldr	r2, [r7, #0]
 8002b4e:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8002b52:	4313      	orrs	r3, r2
 8002b54:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	609a      	str	r2, [r3, #8]
}
 8002b5c:	bf00      	nop
 8002b5e:	370c      	adds	r7, #12
 8002b60:	46bd      	mov	sp, r7
 8002b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b66:	4770      	bx	lr

08002b68 <LL_ADC_IsCalibrationOnGoing>:
{
 8002b68:	b480      	push	{r7}
 8002b6a:	b083      	sub	sp, #12
 8002b6c:	af00      	add	r7, sp, #0
 8002b6e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	689b      	ldr	r3, [r3, #8]
 8002b74:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8002b78:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002b7c:	d101      	bne.n	8002b82 <LL_ADC_IsCalibrationOnGoing+0x1a>
 8002b7e:	2301      	movs	r3, #1
 8002b80:	e000      	b.n	8002b84 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8002b82:	2300      	movs	r3, #0
}
 8002b84:	4618      	mov	r0, r3
 8002b86:	370c      	adds	r7, #12
 8002b88:	46bd      	mov	sp, r7
 8002b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b8e:	4770      	bx	lr

08002b90 <LL_ADC_REG_IsConversionOngoing>:
{
 8002b90:	b480      	push	{r7}
 8002b92:	b083      	sub	sp, #12
 8002b94:	af00      	add	r7, sp, #0
 8002b96:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	689b      	ldr	r3, [r3, #8]
 8002b9c:	f003 0304 	and.w	r3, r3, #4
 8002ba0:	2b04      	cmp	r3, #4
 8002ba2:	d101      	bne.n	8002ba8 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002ba4:	2301      	movs	r3, #1
 8002ba6:	e000      	b.n	8002baa <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002ba8:	2300      	movs	r3, #0
}
 8002baa:	4618      	mov	r0, r3
 8002bac:	370c      	adds	r7, #12
 8002bae:	46bd      	mov	sp, r7
 8002bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb4:	4770      	bx	lr

08002bb6 <LL_ADC_INJ_StartConversion>:
{
 8002bb6:	b480      	push	{r7}
 8002bb8:	b083      	sub	sp, #12
 8002bba:	af00      	add	r7, sp, #0
 8002bbc:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	689b      	ldr	r3, [r3, #8]
 8002bc2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002bc6:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002bca:	f043 0208 	orr.w	r2, r3, #8
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	609a      	str	r2, [r3, #8]
}
 8002bd2:	bf00      	nop
 8002bd4:	370c      	adds	r7, #12
 8002bd6:	46bd      	mov	sp, r7
 8002bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bdc:	4770      	bx	lr

08002bde <LL_ADC_INJ_IsConversionOngoing>:
{
 8002bde:	b480      	push	{r7}
 8002be0:	b083      	sub	sp, #12
 8002be2:	af00      	add	r7, sp, #0
 8002be4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	689b      	ldr	r3, [r3, #8]
 8002bea:	f003 0308 	and.w	r3, r3, #8
 8002bee:	2b08      	cmp	r3, #8
 8002bf0:	d101      	bne.n	8002bf6 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002bf2:	2301      	movs	r3, #1
 8002bf4:	e000      	b.n	8002bf8 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002bf6:	2300      	movs	r3, #0
}
 8002bf8:	4618      	mov	r0, r3
 8002bfa:	370c      	adds	r7, #12
 8002bfc:	46bd      	mov	sp, r7
 8002bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c02:	4770      	bx	lr

08002c04 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8002c04:	b580      	push	{r7, lr}
 8002c06:	b084      	sub	sp, #16
 8002c08:	af00      	add	r7, sp, #0
 8002c0a:	6078      	str	r0, [r7, #4]
 8002c0c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8002c0e:	2300      	movs	r3, #0
 8002c10:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8002c18:	2b01      	cmp	r3, #1
 8002c1a:	d101      	bne.n	8002c20 <HAL_ADCEx_Calibration_Start+0x1c>
 8002c1c:	2302      	movs	r3, #2
 8002c1e:	e04d      	b.n	8002cbc <HAL_ADCEx_Calibration_Start+0xb8>
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	2201      	movs	r2, #1
 8002c24:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8002c28:	6878      	ldr	r0, [r7, #4]
 8002c2a:	f7ff fdf1 	bl	8002810 <ADC_Disable>
 8002c2e:	4603      	mov	r3, r0
 8002c30:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8002c32:	7bfb      	ldrb	r3, [r7, #15]
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d136      	bne.n	8002ca6 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c3c:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002c40:	f023 0302 	bic.w	r3, r3, #2
 8002c44:	f043 0202 	orr.w	r2, r3, #2
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	659a      	str	r2, [r3, #88]	@ 0x58
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	6839      	ldr	r1, [r7, #0]
 8002c52:	4618      	mov	r0, r3
 8002c54:	f7ff ff6f 	bl	8002b36 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8002c58:	e014      	b.n	8002c84 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8002c5a:	68bb      	ldr	r3, [r7, #8]
 8002c5c:	3301      	adds	r3, #1
 8002c5e:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8002c60:	68bb      	ldr	r3, [r7, #8]
 8002c62:	f5b3 2f91 	cmp.w	r3, #296960	@ 0x48800
 8002c66:	d30d      	bcc.n	8002c84 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c6c:	f023 0312 	bic.w	r3, r3, #18
 8002c70:	f043 0210 	orr.w	r2, r3, #16
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	659a      	str	r2, [r3, #88]	@ 0x58
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	2200      	movs	r2, #0
 8002c7c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        return HAL_ERROR;
 8002c80:	2301      	movs	r3, #1
 8002c82:	e01b      	b.n	8002cbc <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	4618      	mov	r0, r3
 8002c8a:	f7ff ff6d 	bl	8002b68 <LL_ADC_IsCalibrationOnGoing>
 8002c8e:	4603      	mov	r3, r0
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d1e2      	bne.n	8002c5a <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c98:	f023 0303 	bic.w	r3, r3, #3
 8002c9c:	f043 0201 	orr.w	r2, r3, #1
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	659a      	str	r2, [r3, #88]	@ 0x58
 8002ca4:	e005      	b.n	8002cb2 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002caa:	f043 0210 	orr.w	r2, r3, #16
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	2200      	movs	r2, #0
 8002cb6:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 8002cba:	7bfb      	ldrb	r3, [r7, #15]
}
 8002cbc:	4618      	mov	r0, r3
 8002cbe:	3710      	adds	r7, #16
 8002cc0:	46bd      	mov	sp, r7
 8002cc2:	bd80      	pop	{r7, pc}

08002cc4 <HAL_ADCEx_InjectedStart>:
  *         For ADC master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedStart(ADC_HandleTypeDef *hadc)
{
 8002cc4:	b580      	push	{r7, lr}
 8002cc6:	b084      	sub	sp, #16
 8002cc8:	af00      	add	r7, sp, #0
 8002cca:	6078      	str	r0, [r7, #4]
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	4618      	mov	r0, r3
 8002cd2:	f7ff ff84 	bl	8002bde <LL_ADC_INJ_IsConversionOngoing>
 8002cd6:	4603      	mov	r3, r0
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d001      	beq.n	8002ce0 <HAL_ADCEx_InjectedStart+0x1c>
  {
    return HAL_BUSY;
 8002cdc:	2302      	movs	r3, #2
 8002cde:	e05f      	b.n	8002da0 <HAL_ADCEx_InjectedStart+0xdc>
       If JQDIS is not set at that point, returns an error
       - since software trigger detection is disabled. User needs to
       resort to HAL_ADCEx_DisableInjectedQueue() API to set JQDIS.
       - or (if JQDIS is intentionally reset) since JEXTEN = 0 which means
         the queue is empty */
    tmp_config_injected_queue = READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JQDIS);
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	68db      	ldr	r3, [r3, #12]
 8002ce6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8002cea:	60fb      	str	r3, [r7, #12]

    if ((READ_BIT(hadc->Instance->JSQR, ADC_JSQR_JEXTEN) == 0UL)
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002cf2:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d10a      	bne.n	8002d10 <HAL_ADCEx_InjectedStart+0x4c>
        && (tmp_config_injected_queue == 0UL)
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d107      	bne.n	8002d10 <HAL_ADCEx_InjectedStart+0x4c>
       )
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d04:	f043 0220 	orr.w	r2, r3, #32
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	659a      	str	r2, [r3, #88]	@ 0x58
      return HAL_ERROR;
 8002d0c:	2301      	movs	r3, #1
 8002d0e:	e047      	b.n	8002da0 <HAL_ADCEx_InjectedStart+0xdc>
    }

    /* Process locked */
    __HAL_LOCK(hadc);
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8002d16:	2b01      	cmp	r3, #1
 8002d18:	d101      	bne.n	8002d1e <HAL_ADCEx_InjectedStart+0x5a>
 8002d1a:	2302      	movs	r3, #2
 8002d1c:	e040      	b.n	8002da0 <HAL_ADCEx_InjectedStart+0xdc>
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	2201      	movs	r2, #1
 8002d22:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002d26:	6878      	ldr	r0, [r7, #4]
 8002d28:	f7ff fcec 	bl	8002704 <ADC_Enable>
 8002d2c:	4603      	mov	r3, r0
 8002d2e:	72fb      	strb	r3, [r7, #11]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002d30:	7afb      	ldrb	r3, [r7, #11]
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d12f      	bne.n	8002d96 <HAL_ADCEx_InjectedStart+0xd2>
    {
      /* Check if a regular conversion is ongoing */
      if ((hadc->State & HAL_ADC_STATE_REG_BUSY) != 0UL)
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d3a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d006      	beq.n	8002d50 <HAL_ADCEx_InjectedStart+0x8c>
      {
        /* Reset ADC error code field related to injected conversions only */
        CLEAR_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d46:	f023 0208 	bic.w	r2, r3, #8
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002d4e:	e002      	b.n	8002d56 <HAL_ADCEx_InjectedStart+0x92>
      }
      else
      {
        /* Set ADC error code to none */
        ADC_CLEAR_ERRORCODE(hadc);
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	2200      	movs	r2, #0
 8002d54:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Set ADC state                                                        */
      /* - Clear state bitfield related to injected group conversion results  */
      /* - Set state bitfield related to injected operation                   */
      ADC_STATE_CLR_SET(hadc->State,
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d5a:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002d5e:	f023 0301 	bic.w	r3, r3, #1
 8002d62:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	659a      	str	r2, [r3, #88]	@ 0x58
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Clear ADC group injected group conversion flag */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JEOC | ADC_FLAG_JEOS));
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	2260      	movs	r2, #96	@ 0x60
 8002d70:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	2200      	movs	r2, #0
 8002d76:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
      {
        /* ADC instance is not a multimode slave instance with multimode injected conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
      }
#else
      if (LL_ADC_INJ_GetTrigAuto(hadc->Instance) == LL_ADC_INJ_TRIG_INDEPENDENT)
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	4618      	mov	r0, r3
 8002d80:	f7ff fe54 	bl	8002a2c <LL_ADC_INJ_GetTrigAuto>
 8002d84:	4603      	mov	r3, r0
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d109      	bne.n	8002d9e <HAL_ADCEx_InjectedStart+0xda>
      {
        /* Start ADC group injected conversion */
        LL_ADC_INJ_StartConversion(hadc->Instance);
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	4618      	mov	r0, r3
 8002d90:	f7ff ff11 	bl	8002bb6 <LL_ADC_INJ_StartConversion>
 8002d94:	e003      	b.n	8002d9e <HAL_ADCEx_InjectedStart+0xda>

    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	2200      	movs	r2, #0
 8002d9a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
    }

    /* Return function status */
    return tmp_hal_status;
 8002d9e:	7afb      	ldrb	r3, [r7, #11]
  }
}
 8002da0:	4618      	mov	r0, r3
 8002da2:	3710      	adds	r7, #16
 8002da4:	46bd      	mov	sp, r7
 8002da6:	bd80      	pop	{r7, pc}

08002da8 <HAL_ADCEx_InjectedStop>:
  *         has already stopped conversion of ADC slave).
  * @param hadc ADC handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedStop(ADC_HandleTypeDef *hadc)
{
 8002da8:	b580      	push	{r7, lr}
 8002daa:	b084      	sub	sp, #16
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8002db6:	2b01      	cmp	r3, #1
 8002db8:	d101      	bne.n	8002dbe <HAL_ADCEx_InjectedStop+0x16>
 8002dba:	2302      	movs	r3, #2
 8002dbc:	e032      	b.n	8002e24 <HAL_ADCEx_InjectedStop+0x7c>
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	2201      	movs	r2, #1
 8002dc2:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* 1. Stop potential conversion on going on injected group only. */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_INJECTED_GROUP);
 8002dc6:	2102      	movs	r1, #2
 8002dc8:	6878      	ldr	r0, [r7, #4]
 8002dca:	f7ff fbdf 	bl	800258c <ADC_ConversionStop>
 8002dce:	4603      	mov	r3, r0
 8002dd0:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if injected conversions are effectively stopped   */
  /* and if no conversion on regular group is on-going                       */
  if (tmp_hal_status == HAL_OK)
 8002dd2:	7bfb      	ldrb	r3, [r7, #15]
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d120      	bne.n	8002e1a <HAL_ADCEx_InjectedStop+0x72>
  {
    if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	4618      	mov	r0, r3
 8002dde:	f7ff fed7 	bl	8002b90 <LL_ADC_REG_IsConversionOngoing>
 8002de2:	4603      	mov	r3, r0
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d112      	bne.n	8002e0e <HAL_ADCEx_InjectedStop+0x66>
    {
      /* 2. Disable the ADC peripheral */
      tmp_hal_status = ADC_Disable(hadc);
 8002de8:	6878      	ldr	r0, [r7, #4]
 8002dea:	f7ff fd11 	bl	8002810 <ADC_Disable>
 8002dee:	4603      	mov	r3, r0
 8002df0:	73fb      	strb	r3, [r7, #15]

      /* Check if ADC is effectively disabled */
      if (tmp_hal_status == HAL_OK)
 8002df2:	7bfb      	ldrb	r3, [r7, #15]
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d110      	bne.n	8002e1a <HAL_ADCEx_InjectedStop+0x72>
      {
        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002dfc:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002e00:	f023 0301 	bic.w	r3, r3, #1
 8002e04:	f043 0201 	orr.w	r2, r3, #1
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	659a      	str	r2, [r3, #88]	@ 0x58
 8002e0c:	e005      	b.n	8002e1a <HAL_ADCEx_InjectedStop+0x72>
    /* Conversion on injected group is stopped, but ADC not disabled since    */
    /* conversion on regular group is still running.                          */
    else
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e12:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	2200      	movs	r2, #0
 8002e1e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 8002e22:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e24:	4618      	mov	r0, r3
 8002e26:	3710      	adds	r7, #16
 8002e28:	46bd      	mov	sp, r7
 8002e2a:	bd80      	pop	{r7, pc}

08002e2c <HAL_ADCEx_InjectedPollForConversion>:
  * @note   Depending on hadc->Init.EOCSelection, JEOS or JEOC is
  *         checked and cleared depending on AUTDLY bit status.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedPollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8002e2c:	b580      	push	{r7, lr}
 8002e2e:	b088      	sub	sp, #32
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	6078      	str	r0, [r7, #4]
 8002e34:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of sequence selected */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	695b      	ldr	r3, [r3, #20]
 8002e3a:	2b08      	cmp	r3, #8
 8002e3c:	d102      	bne.n	8002e44 <HAL_ADCEx_InjectedPollForConversion+0x18>
  {
    tmp_flag_end = ADC_FLAG_JEOS;
 8002e3e:	2340      	movs	r3, #64	@ 0x40
 8002e40:	61fb      	str	r3, [r7, #28]
 8002e42:	e001      	b.n	8002e48 <HAL_ADCEx_InjectedPollForConversion+0x1c>
  }
  else /* end of conversion selected */
  {
    tmp_flag_end = ADC_FLAG_JEOC;
 8002e44:	2320      	movs	r3, #32
 8002e46:	61fb      	str	r3, [r7, #28]
  }

  /* Get timeout */
  tickstart = HAL_GetTick();
 8002e48:	f7fe fad4 	bl	80013f4 <HAL_GetTick>
 8002e4c:	61b8      	str	r0, [r7, #24]

  /* Wait until End of Conversion or Sequence flag is raised */
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8002e4e:	e021      	b.n	8002e94 <HAL_ADCEx_InjectedPollForConversion+0x68>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8002e50:	683b      	ldr	r3, [r7, #0]
 8002e52:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e56:	d01d      	beq.n	8002e94 <HAL_ADCEx_InjectedPollForConversion+0x68>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8002e58:	f7fe facc 	bl	80013f4 <HAL_GetTick>
 8002e5c:	4602      	mov	r2, r0
 8002e5e:	69bb      	ldr	r3, [r7, #24]
 8002e60:	1ad3      	subs	r3, r2, r3
 8002e62:	683a      	ldr	r2, [r7, #0]
 8002e64:	429a      	cmp	r2, r3
 8002e66:	d302      	bcc.n	8002e6e <HAL_ADCEx_InjectedPollForConversion+0x42>
 8002e68:	683b      	ldr	r3, [r7, #0]
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d112      	bne.n	8002e94 <HAL_ADCEx_InjectedPollForConversion+0x68>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	681a      	ldr	r2, [r3, #0]
 8002e74:	69fb      	ldr	r3, [r7, #28]
 8002e76:	4013      	ands	r3, r2
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d10b      	bne.n	8002e94 <HAL_ADCEx_InjectedPollForConversion+0x68>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e80:	f043 0204 	orr.w	r2, r3, #4
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	2200      	movs	r2, #0
 8002e8c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

          return HAL_TIMEOUT;
 8002e90:	2303      	movs	r3, #3
 8002e92:	e05c      	b.n	8002f4e <HAL_ADCEx_InjectedPollForConversion+0x122>
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	681a      	ldr	r2, [r3, #0]
 8002e9a:	69fb      	ldr	r3, [r7, #28]
 8002e9c:	4013      	ands	r3, r2
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d0d6      	beq.n	8002e50 <HAL_ADCEx_InjectedPollForConversion+0x24>
      }
    }
  }

  /* Retrieve ADC configuration */
  tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	4618      	mov	r0, r3
 8002ea8:	f7ff fdad 	bl	8002a06 <LL_ADC_INJ_IsTriggerSourceSWStart>
 8002eac:	6178      	str	r0, [r7, #20]
  tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	4618      	mov	r0, r3
 8002eb4:	f7ff fd94 	bl	80029e0 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002eb8:	6138      	str	r0, [r7, #16]
  {
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
  }
#else
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	68db      	ldr	r3, [r3, #12]
 8002ec0:	60fb      	str	r3, [r7, #12]
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ec6:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Determine whether any further conversion upcoming on group injected      */
  /* by external trigger or by automatic injected conversion                  */
  /* from group regular.                                                      */
  if ((tmp_adc_inj_is_trigger_source_sw_start != 0UL)            ||
 8002ece:	697b      	ldr	r3, [r7, #20]
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d10c      	bne.n	8002eee <HAL_ADCEx_InjectedPollForConversion+0xc2>
      ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL)      &&
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
  if ((tmp_adc_inj_is_trigger_source_sw_start != 0UL)            ||
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d125      	bne.n	8002f2a <HAL_ADCEx_InjectedPollForConversion+0xfe>
      ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL)      &&
 8002ede:	693b      	ldr	r3, [r7, #16]
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d022      	beq.n	8002f2a <HAL_ADCEx_InjectedPollForConversion+0xfe>
       ((tmp_adc_reg_is_trigger_source_sw_start != 0UL)  &&
        (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL))))
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
       ((tmp_adc_reg_is_trigger_source_sw_start != 0UL)  &&
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d11d      	bne.n	8002f2a <HAL_ADCEx_InjectedPollForConversion+0xfe>
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002ef8:	2b40      	cmp	r3, #64	@ 0x40
 8002efa:	d116      	bne.n	8002f2a <HAL_ADCEx_InjectedPollForConversion+0xfe>
      /* when the last context has been fully processed, JSQR is reset      */
      /* by the hardware. Even if no injected conversion is planned to come */
      /* (queue empty, triggers are ignored), it can start again            */
      /* immediately after setting a new context (JADSTART is still set).   */
      /* Therefore, state of HAL ADC injected group is kept to busy.        */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d111      	bne.n	8002f2a <HAL_ADCEx_InjectedPollForConversion+0xfe>
      {
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f0a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	659a      	str	r2, [r3, #88]	@ 0x58

        if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f16:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d105      	bne.n	8002f2a <HAL_ADCEx_InjectedPollForConversion+0xfe>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f22:	f043 0201 	orr.w	r2, r3, #1
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	659a      	str	r2, [r3, #88]	@ 0x58
      }
    }
  }

  /* Clear polled flag */
  if (tmp_flag_end == ADC_FLAG_JEOS)
 8002f2a:	69fb      	ldr	r3, [r7, #28]
 8002f2c:	2b40      	cmp	r3, #64	@ 0x40
 8002f2e:	d109      	bne.n	8002f44 <HAL_ADCEx_InjectedPollForConversion+0x118>
  {
    /* Clear end of sequence JEOS flag of injected group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature.   */
    /* For injected groups, no new conversion will start before JEOS is       */
    /* cleared.                                                               */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d108      	bne.n	8002f4c <HAL_ADCEx_InjectedPollForConversion+0x120>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JEOC | ADC_FLAG_JEOS));
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	2260      	movs	r2, #96	@ 0x60
 8002f40:	601a      	str	r2, [r3, #0]
 8002f42:	e003      	b.n	8002f4c <HAL_ADCEx_InjectedPollForConversion+0x120>
    }
  }
  else
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC);
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	2220      	movs	r2, #32
 8002f4a:	601a      	str	r2, [r3, #0]
  }

  /* Return API HAL status */
  return HAL_OK;
 8002f4c:	2300      	movs	r3, #0
}
 8002f4e:	4618      	mov	r0, r3
 8002f50:	3720      	adds	r7, #32
 8002f52:	46bd      	mov	sp, r7
 8002f54:	bd80      	pop	{r7, pc}

08002f56 <HAL_ADCEx_InjectedGetValue>:
  *            @arg @ref ADC_INJECTED_RANK_3 ADC group injected rank 3
  *            @arg @ref ADC_INJECTED_RANK_4 ADC group injected rank 4
  * @retval ADC group injected conversion data
  */
uint32_t HAL_ADCEx_InjectedGetValue(const ADC_HandleTypeDef *hadc, uint32_t InjectedRank)
{
 8002f56:	b480      	push	{r7}
 8002f58:	b085      	sub	sp, #20
 8002f5a:	af00      	add	r7, sp, #0
 8002f5c:	6078      	str	r0, [r7, #4]
 8002f5e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_INJECTED_RANK(InjectedRank));

  /* Get ADC converted value */
  switch (InjectedRank)
 8002f60:	683b      	ldr	r3, [r7, #0]
 8002f62:	f240 321a 	movw	r2, #794	@ 0x31a
 8002f66:	4293      	cmp	r3, r2
 8002f68:	d00d      	beq.n	8002f86 <HAL_ADCEx_InjectedGetValue+0x30>
 8002f6a:	683b      	ldr	r3, [r7, #0]
 8002f6c:	f240 321a 	movw	r2, #794	@ 0x31a
 8002f70:	4293      	cmp	r3, r2
 8002f72:	d81a      	bhi.n	8002faa <HAL_ADCEx_InjectedGetValue+0x54>
 8002f74:	683b      	ldr	r3, [r7, #0]
 8002f76:	f5b3 7f87 	cmp.w	r3, #270	@ 0x10e
 8002f7a:	d010      	beq.n	8002f9e <HAL_ADCEx_InjectedGetValue+0x48>
 8002f7c:	683b      	ldr	r3, [r7, #0]
 8002f7e:	f5b3 7f05 	cmp.w	r3, #532	@ 0x214
 8002f82:	d006      	beq.n	8002f92 <HAL_ADCEx_InjectedGetValue+0x3c>
 8002f84:	e011      	b.n	8002faa <HAL_ADCEx_InjectedGetValue+0x54>
  {
    case ADC_INJECTED_RANK_4:
      tmp_jdr = hadc->Instance->JDR4;
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002f8e:	60fb      	str	r3, [r7, #12]
      break;
 8002f90:	e011      	b.n	8002fb6 <HAL_ADCEx_InjectedGetValue+0x60>
    case ADC_INJECTED_RANK_3:
      tmp_jdr = hadc->Instance->JDR3;
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f9a:	60fb      	str	r3, [r7, #12]
      break;
 8002f9c:	e00b      	b.n	8002fb6 <HAL_ADCEx_InjectedGetValue+0x60>
    case ADC_INJECTED_RANK_2:
      tmp_jdr = hadc->Instance->JDR2;
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002fa6:	60fb      	str	r3, [r7, #12]
      break;
 8002fa8:	e005      	b.n	8002fb6 <HAL_ADCEx_InjectedGetValue+0x60>
    case ADC_INJECTED_RANK_1:
    default:
      tmp_jdr = hadc->Instance->JDR1;
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002fb2:	60fb      	str	r3, [r7, #12]
      break;
 8002fb4:	bf00      	nop
  }

  /* Return ADC converted value */
  return tmp_jdr;
 8002fb6:	68fb      	ldr	r3, [r7, #12]
}
 8002fb8:	4618      	mov	r0, r3
 8002fba:	3714      	adds	r7, #20
 8002fbc:	46bd      	mov	sp, r7
 8002fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc2:	4770      	bx	lr

08002fc4 <HAL_ADCEx_InjectedConfigChannel>:
  *         injected group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedConfigChannel(ADC_HandleTypeDef *hadc,
                                                  const ADC_InjectionConfTypeDef *pConfigInjected)
{
 8002fc4:	b580      	push	{r7, lr}
 8002fc6:	b0b6      	sub	sp, #216	@ 0xd8
 8002fc8:	af00      	add	r7, sp, #0
 8002fca:	6078      	str	r0, [r7, #4]
 8002fcc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002fce:	2300      	movs	r3, #0
 8002fd0:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmp_offset_shifted;
  uint32_t tmp_config_internal_channel;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0;
 8002fd4:	2300      	movs	r3, #0
 8002fd6:	60bb      	str	r3, [r7, #8]

  uint32_t tmp_jsqr_context_queue_being_built = 0U;
 8002fd8:	2300      	movs	r3, #0
 8002fda:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfigInjected->InjectedChannel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8002fe4:	2b01      	cmp	r3, #1
 8002fe6:	d102      	bne.n	8002fee <HAL_ADCEx_InjectedConfigChannel+0x2a>
 8002fe8:	2302      	movs	r3, #2
 8002fea:	f000 bc90 	b.w	800390e <HAL_ADCEx_InjectedConfigChannel+0x94a>
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	2201      	movs	r2, #1
 8002ff2:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  /*      injected channel rank. It is entered into queue only when all       */
  /*      injected ranks have been set.                                       */
  /*   Note: Scan mode is not present by hardware on this device, but used    */
  /*   by software for alignment over all STM32 devices.                      */

  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	691b      	ldr	r3, [r3, #16]
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d003      	beq.n	8003006 <HAL_ADCEx_InjectedConfigChannel+0x42>
      (pConfigInjected->InjectedNbrOfConversion == 1U))
 8002ffe:	683b      	ldr	r3, [r7, #0]
 8003000:	699b      	ldr	r3, [r3, #24]
  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 8003002:	2b01      	cmp	r3, #1
 8003004:	d130      	bne.n	8003068 <HAL_ADCEx_InjectedConfigChannel+0xa4>
    /*    (scan mode disabled, only rank 1 used)                              */
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - channel set to rank 1 (scan mode disabled, only rank 1 can be used) */

    if (pConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 8003006:	683b      	ldr	r3, [r7, #0]
 8003008:	685b      	ldr	r3, [r3, #4]
 800300a:	2b08      	cmp	r3, #8
 800300c:	d179      	bne.n	8003102 <HAL_ADCEx_InjectedConfigChannel+0x13e>
      /* Enable external trigger if trigger selection is different of         */
      /* software start.                                                      */
      /* Note: This configuration keeps the hardware feature of parameter     */
      /*       ExternalTrigInjecConvEdge "trigger edge none" equivalent to    */
      /*       software start.                                                */
      if (pConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 800300e:	683b      	ldr	r3, [r7, #0]
 8003010:	6a1b      	ldr	r3, [r3, #32]
 8003012:	2b00      	cmp	r3, #0
 8003014:	d010      	beq.n	8003038 <HAL_ADCEx_InjectedConfigChannel+0x74>
      {
        tmp_jsqr_context_queue_being_built = (ADC_JSQR_RK(pConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 8003016:	683b      	ldr	r3, [r7, #0]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	0e9b      	lsrs	r3, r3, #26
 800301c:	021b      	lsls	r3, r3, #8
 800301e:	f403 52f8 	and.w	r2, r3, #7936	@ 0x1f00
                                              | (pConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 8003022:	683b      	ldr	r3, [r7, #0]
 8003024:	6a1b      	ldr	r3, [r3, #32]
 8003026:	f003 033c 	and.w	r3, r3, #60	@ 0x3c
 800302a:	431a      	orrs	r2, r3
                                              | pConfigInjected->ExternalTrigInjecConvEdge
 800302c:	683b      	ldr	r3, [r7, #0]
 800302e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        tmp_jsqr_context_queue_being_built = (ADC_JSQR_RK(pConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 8003030:	4313      	orrs	r3, r2
 8003032:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003036:	e007      	b.n	8003048 <HAL_ADCEx_InjectedConfigChannel+0x84>
                                             );
      }
      else
      {
        tmp_jsqr_context_queue_being_built = (ADC_JSQR_RK(pConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1));
 8003038:	683b      	ldr	r3, [r7, #0]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	0e9b      	lsrs	r3, r3, #26
 800303e:	021b      	lsls	r3, r3, #8
 8003040:	f403 53f8 	and.w	r3, r3, #7936	@ 0x1f00
 8003044:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
      }

      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, tmp_jsqr_context_queue_being_built);
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800304e:	4b96      	ldr	r3, [pc, #600]	@ (80032a8 <HAL_ADCEx_InjectedConfigChannel+0x2e4>)
 8003050:	4013      	ands	r3, r2
 8003052:	687a      	ldr	r2, [r7, #4]
 8003054:	6812      	ldr	r2, [r2, #0]
 8003056:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 800305a:	430b      	orrs	r3, r1
 800305c:	64d3      	str	r3, [r2, #76]	@ 0x4c
      /* For debug and informative reasons, hadc handle saves JSQR setting */
      hadc->InjectionConfig.ContextQueue = tmp_jsqr_context_queue_being_built;
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8003064:	661a      	str	r2, [r3, #96]	@ 0x60
    if (pConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 8003066:	e04c      	b.n	8003102 <HAL_ADCEx_InjectedConfigChannel+0x13e>
    /* 1. Start new context and set parameters related to all injected        */
    /*    channels: injected sequence length and trigger.                     */

    /* if hadc->InjectionConfig.ChannelCount is equal to 0, this is the first */
    /*   call of the context under setting                                    */
    if (hadc->InjectionConfig.ChannelCount == 0U)
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800306c:	2b00      	cmp	r3, #0
 800306e:	d11d      	bne.n	80030ac <HAL_ADCEx_InjectedConfigChannel+0xe8>
    {
      /* Initialize number of channels that will be configured on the context */
      /*  being built                                                         */
      hadc->InjectionConfig.ChannelCount = pConfigInjected->InjectedNbrOfConversion;
 8003070:	683b      	ldr	r3, [r7, #0]
 8003072:	699a      	ldr	r2, [r3, #24]
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	665a      	str	r2, [r3, #100]	@ 0x64
      /* Handle hadc saves the context under build up over each HAL_ADCEx_InjectedConfigChannel()
         call, this context will be written in JSQR register at the last call.
         At this point, the context is merely reset  */
      hadc->InjectionConfig.ContextQueue = 0x00000000U;
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	2200      	movs	r2, #0
 800307c:	661a      	str	r2, [r3, #96]	@ 0x60
      /* Enable external trigger if trigger selection is different of         */
      /* software start.                                                      */
      /* Note: This configuration keeps the hardware feature of parameter     */
      /*       ExternalTrigInjecConvEdge "trigger edge none" equivalent to    */
      /*       software start.                                                */
      if (pConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 800307e:	683b      	ldr	r3, [r7, #0]
 8003080:	6a1b      	ldr	r3, [r3, #32]
 8003082:	2b00      	cmp	r3, #0
 8003084:	d00d      	beq.n	80030a2 <HAL_ADCEx_InjectedConfigChannel+0xde>
      {
        tmp_jsqr_context_queue_being_built = ((pConfigInjected->InjectedNbrOfConversion - 1U)
 8003086:	683b      	ldr	r3, [r7, #0]
 8003088:	699b      	ldr	r3, [r3, #24]
 800308a:	1e5a      	subs	r2, r3, #1
                                              | (pConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 800308c:	683b      	ldr	r3, [r7, #0]
 800308e:	6a1b      	ldr	r3, [r3, #32]
 8003090:	f003 033c 	and.w	r3, r3, #60	@ 0x3c
 8003094:	431a      	orrs	r2, r3
                                              | pConfigInjected->ExternalTrigInjecConvEdge
 8003096:	683b      	ldr	r3, [r7, #0]
 8003098:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        tmp_jsqr_context_queue_being_built = ((pConfigInjected->InjectedNbrOfConversion - 1U)
 800309a:	4313      	orrs	r3, r2
 800309c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80030a0:	e004      	b.n	80030ac <HAL_ADCEx_InjectedConfigChannel+0xe8>
                                             );
      }
      else
      {
        tmp_jsqr_context_queue_being_built = ((pConfigInjected->InjectedNbrOfConversion - 1U));
 80030a2:	683b      	ldr	r3, [r7, #0]
 80030a4:	699b      	ldr	r3, [r3, #24]
 80030a6:	3b01      	subs	r3, #1
 80030a8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /*    related to each channel: channel rank sequence                    */
    /* Clear the old JSQx bits for the selected rank */
    tmp_jsqr_context_queue_being_built &= ~ADC_JSQR_RK(ADC_SQR3_SQ10, pConfigInjected->InjectedRank);

    /* Set the JSQx bits for the selected rank */
    tmp_jsqr_context_queue_being_built |= ADC_JSQR_RK(pConfigInjected->InjectedChannel, pConfigInjected->InjectedRank);
 80030ac:	683b      	ldr	r3, [r7, #0]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	0e9b      	lsrs	r3, r3, #26
 80030b2:	f003 021f 	and.w	r2, r3, #31
 80030b6:	683b      	ldr	r3, [r7, #0]
 80030b8:	685b      	ldr	r3, [r3, #4]
 80030ba:	f003 031f 	and.w	r3, r3, #31
 80030be:	fa02 f303 	lsl.w	r3, r2, r3
 80030c2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80030c6:	4313      	orrs	r3, r2
 80030c8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0

    /* Decrease channel count  */
    hadc->InjectionConfig.ChannelCount--;
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80030d0:	1e5a      	subs	r2, r3, #1
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	665a      	str	r2, [r3, #100]	@ 0x64

    /* 3. tmp_jsqr_context_queue_being_built is fully built for this HAL_ADCEx_InjectedConfigChannel()
          call, aggregate the setting to those already built during the previous
          HAL_ADCEx_InjectedConfigChannel() calls (for the same context of course)  */
    hadc->InjectionConfig.ContextQueue |= tmp_jsqr_context_queue_being_built;
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80030da:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80030de:	431a      	orrs	r2, r3
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	661a      	str	r2, [r3, #96]	@ 0x60

    /* 4. End of context setting: if this is the last channel set, then write context
        into register JSQR and make it enter into queue                   */
    if (hadc->InjectionConfig.ChannelCount == 0U)
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d10a      	bne.n	8003102 <HAL_ADCEx_InjectedConfigChannel+0x13e>
    {
      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, hadc->InjectionConfig.ContextQueue);
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80030f2:	4b6d      	ldr	r3, [pc, #436]	@ (80032a8 <HAL_ADCEx_InjectedConfigChannel+0x2e4>)
 80030f4:	4013      	ands	r3, r2
 80030f6:	687a      	ldr	r2, [r7, #4]
 80030f8:	6e11      	ldr	r1, [r2, #96]	@ 0x60
 80030fa:	687a      	ldr	r2, [r7, #4]
 80030fc:	6812      	ldr	r2, [r2, #0]
 80030fe:	430b      	orrs	r3, r1
 8003100:	64d3      	str	r3, [r2, #76]	@ 0x4c
  /* conversion on going on injected group:                                   */
  /*  - Injected context queue: Queue disable (active context is kept) or     */
  /*    enable (context decremented, up to 2 contexts queued)                 */
  /*  - Injected discontinuous mode: can be enabled only if auto-injected     */
  /*    mode is disabled.                                                     */
  if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	4618      	mov	r0, r3
 8003108:	f7ff fd69 	bl	8002bde <LL_ADC_INJ_IsConversionOngoing>
 800310c:	4603      	mov	r3, r0
 800310e:	2b00      	cmp	r3, #0
 8003110:	d120      	bne.n	8003154 <HAL_ADCEx_InjectedConfigChannel+0x190>
  {
    /* If auto-injected mode is disabled: no constraint                       */
    if (pConfigInjected->AutoInjectedConv == DISABLE)
 8003112:	683b      	ldr	r3, [r7, #0]
 8003114:	7f5b      	ldrb	r3, [r3, #29]
 8003116:	2b00      	cmp	r3, #0
 8003118:	d110      	bne.n	800313c <HAL_ADCEx_InjectedConfigChannel+0x178>
    {
      MODIFY_REG(hadc->Instance->CFGR,
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	68db      	ldr	r3, [r3, #12]
 8003120:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8003124:	683b      	ldr	r3, [r7, #0]
 8003126:	7f9b      	ldrb	r3, [r3, #30]
 8003128:	055a      	lsls	r2, r3, #21
 800312a:	683b      	ldr	r3, [r7, #0]
 800312c:	7f1b      	ldrb	r3, [r3, #28]
 800312e:	051b      	lsls	r3, r3, #20
 8003130:	431a      	orrs	r2, r3
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	430a      	orrs	r2, r1
 8003138:	60da      	str	r2, [r3, #12]
 800313a:	e00b      	b.n	8003154 <HAL_ADCEx_InjectedConfigChannel+0x190>
    }
    /* If auto-injected mode is enabled: Injected discontinuous setting is    */
    /* discarded.                                                             */
    else
    {
      MODIFY_REG(hadc->Instance->CFGR,
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	68db      	ldr	r3, [r3, #12]
 8003142:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8003146:	683b      	ldr	r3, [r7, #0]
 8003148:	7f9b      	ldrb	r3, [r3, #30]
 800314a:	055a      	lsls	r2, r3, #21
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	430a      	orrs	r2, r1
 8003152:	60da      	str	r2, [r3, #12]
  /* conversion on going on regular and injected groups:                      */
  /*  - Automatic injected conversion: can be enabled if injected group       */
  /*    external triggers are disabled.                                       */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	4618      	mov	r0, r3
 800315a:	f7ff fd19 	bl	8002b90 <LL_ADC_REG_IsConversionOngoing>
 800315e:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	4618      	mov	r0, r3
 8003168:	f7ff fd39 	bl	8002bde <LL_ADC_INJ_IsConversionOngoing>
 800316c:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8

  if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003170:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003174:	2b00      	cmp	r3, #0
 8003176:	f040 8213 	bne.w	80035a0 <HAL_ADCEx_InjectedConfigChannel+0x5dc>
      && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800317a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800317e:	2b00      	cmp	r3, #0
 8003180:	f040 820e 	bne.w	80035a0 <HAL_ADCEx_InjectedConfigChannel+0x5dc>
     )
  {
    /* If injected group external triggers are disabled (set to injected      */
    /* software start): no constraint                                         */
    if ((pConfigInjected->ExternalTrigInjecConv == ADC_INJECTED_SOFTWARE_START)
 8003184:	683b      	ldr	r3, [r7, #0]
 8003186:	6a1b      	ldr	r3, [r3, #32]
 8003188:	2b00      	cmp	r3, #0
 800318a:	d003      	beq.n	8003194 <HAL_ADCEx_InjectedConfigChannel+0x1d0>
        || (pConfigInjected->ExternalTrigInjecConvEdge == ADC_EXTERNALTRIGINJECCONV_EDGE_NONE))
 800318c:	683b      	ldr	r3, [r7, #0]
 800318e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003190:	2b00      	cmp	r3, #0
 8003192:	d115      	bne.n	80031c0 <HAL_ADCEx_InjectedConfigChannel+0x1fc>
    {
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 8003194:	683b      	ldr	r3, [r7, #0]
 8003196:	7f5b      	ldrb	r3, [r3, #29]
 8003198:	2b01      	cmp	r3, #1
 800319a:	d108      	bne.n	80031ae <HAL_ADCEx_InjectedConfigChannel+0x1ea>
      {
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	68da      	ldr	r2, [r3, #12]
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	f042 7200 	orr.w	r2, r2, #33554432	@ 0x2000000
 80031aa:	60da      	str	r2, [r3, #12]
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 80031ac:	e01e      	b.n	80031ec <HAL_ADCEx_InjectedConfigChannel+0x228>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	68da      	ldr	r2, [r3, #12]
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	f022 7200 	bic.w	r2, r2, #33554432	@ 0x2000000
 80031bc:	60da      	str	r2, [r3, #12]
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 80031be:	e015      	b.n	80031ec <HAL_ADCEx_InjectedConfigChannel+0x228>
    }
    /* If Automatic injected conversion was intended to be set and could not  */
    /* due to injected group external triggers enabled, error is reported.    */
    else
    {
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 80031c0:	683b      	ldr	r3, [r7, #0]
 80031c2:	7f5b      	ldrb	r3, [r3, #29]
 80031c4:	2b01      	cmp	r3, #1
 80031c6:	d109      	bne.n	80031dc <HAL_ADCEx_InjectedConfigChannel+0x218>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031cc:	f043 0220 	orr.w	r2, r3, #32
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	659a      	str	r2, [r3, #88]	@ 0x58

        tmp_hal_status = HAL_ERROR;
 80031d4:	2301      	movs	r3, #1
 80031d6:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 80031da:	e007      	b.n	80031ec <HAL_ADCEx_InjectedConfigChannel+0x228>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	68da      	ldr	r2, [r3, #12]
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	f022 7200 	bic.w	r2, r2, #33554432	@ 0x2000000
 80031ea:	60da      	str	r2, [r3, #12]
      }
    }

    if (pConfigInjected->InjecOversamplingMode == ENABLE)
 80031ec:	683b      	ldr	r3, [r7, #0]
 80031ee:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80031f2:	2b01      	cmp	r3, #1
 80031f4:	d110      	bne.n	8003218 <HAL_ADCEx_InjectedConfigChannel+0x254>
      /* Configuration of Injected Oversampler:                                 */
      /*  - Oversampling Ratio                                                  */
      /*  - Right bit shift                                                     */

      /* Enable OverSampling mode */
      MODIFY_REG(hadc->Instance->CFGR2,
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	691b      	ldr	r3, [r3, #16]
 80031fc:	f423 72ff 	bic.w	r2, r3, #510	@ 0x1fe
 8003200:	683b      	ldr	r3, [r7, #0]
 8003202:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003204:	683b      	ldr	r3, [r7, #0]
 8003206:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003208:	430b      	orrs	r3, r1
 800320a:	431a      	orrs	r2, r3
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	f042 0202 	orr.w	r2, r2, #2
 8003214:	611a      	str	r2, [r3, #16]
 8003216:	e007      	b.n	8003228 <HAL_ADCEx_InjectedConfigChannel+0x264>
                );
    }
    else
    {
      /* Disable Regular OverSampling */
      CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_JOVSE);
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	691a      	ldr	r2, [r3, #16]
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	f022 0202 	bic.w	r2, r2, #2
 8003226:	611a      	str	r2, [r3, #16]
    }

#if defined(ADC_SMPR1_SMPPLUS)
    /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
    if (pConfigInjected->InjectedSamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8003228:	683b      	ldr	r3, [r7, #0]
 800322a:	689b      	ldr	r3, [r3, #8]
 800322c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003230:	d10f      	bne.n	8003252 <HAL_ADCEx_InjectedConfigChannel+0x28e>
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfigInjected->InjectedChannel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	6818      	ldr	r0, [r3, #0]
 8003236:	683b      	ldr	r3, [r7, #0]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	2200      	movs	r2, #0
 800323c:	4619      	mov	r1, r3
 800323e:	f7ff fc18 	bl	8002a72 <LL_ADC_SetChannelSamplingTime>

      /* Set ADC sampling time common configuration */
      LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 800324a:	4618      	mov	r0, r3
 800324c:	f7ff fbb5 	bl	80029ba <LL_ADC_SetSamplingTimeCommonConfig>
 8003250:	e00e      	b.n	8003270 <HAL_ADCEx_InjectedConfigChannel+0x2ac>
    }
    else
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfigInjected->InjectedChannel,
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	6818      	ldr	r0, [r3, #0]
 8003256:	683b      	ldr	r3, [r7, #0]
 8003258:	6819      	ldr	r1, [r3, #0]
                                    pConfigInjected->InjectedSamplingTime);
 800325a:	683b      	ldr	r3, [r7, #0]
 800325c:	689b      	ldr	r3, [r3, #8]
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfigInjected->InjectedChannel,
 800325e:	461a      	mov	r2, r3
 8003260:	f7ff fc07 	bl	8002a72 <LL_ADC_SetChannelSamplingTime>

      /* Set ADC sampling time common configuration */
      LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	2100      	movs	r1, #0
 800326a:	4618      	mov	r0, r3
 800326c:	f7ff fba5 	bl	80029ba <LL_ADC_SetSamplingTimeCommonConfig>

    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset with respect to the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
    tmp_offset_shifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, pConfigInjected->InjectedOffset);
 8003270:	683b      	ldr	r3, [r7, #0]
 8003272:	695a      	ldr	r2, [r3, #20]
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	68db      	ldr	r3, [r3, #12]
 800327a:	08db      	lsrs	r3, r3, #3
 800327c:	f003 0303 	and.w	r3, r3, #3
 8003280:	005b      	lsls	r3, r3, #1
 8003282:	fa02 f303 	lsl.w	r3, r2, r3
 8003286:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

    if (pConfigInjected->InjectedOffsetNumber != ADC_OFFSET_NONE)
 800328a:	683b      	ldr	r3, [r7, #0]
 800328c:	691b      	ldr	r3, [r3, #16]
 800328e:	2b04      	cmp	r3, #4
 8003290:	d00c      	beq.n	80032ac <HAL_ADCEx_InjectedConfigChannel+0x2e8>
    {
      /* Set ADC selected offset number */
      LL_ADC_SetOffset(hadc->Instance, pConfigInjected->InjectedOffsetNumber, pConfigInjected->InjectedChannel,
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	6818      	ldr	r0, [r3, #0]
 8003296:	683b      	ldr	r3, [r7, #0]
 8003298:	6919      	ldr	r1, [r3, #16]
 800329a:	683b      	ldr	r3, [r7, #0]
 800329c:	681a      	ldr	r2, [r3, #0]
 800329e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80032a2:	f7ff fb35 	bl	8002910 <LL_ADC_SetOffset>
 80032a6:	e17b      	b.n	80035a0 <HAL_ADCEx_InjectedConfigChannel+0x5dc>
 80032a8:	82082000 	.word	0x82082000
    }
    else
    {
      /* Scan each offset register to check if the selected channel is targeted. */
      /* If this is the case, the corresponding offset number is disabled.       */
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	2100      	movs	r1, #0
 80032b2:	4618      	mov	r0, r3
 80032b4:	f7ff fb50 	bl	8002958 <LL_ADC_GetOffsetChannel>
 80032b8:	4603      	mov	r3, r0
 80032ba:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d10a      	bne.n	80032d8 <HAL_ADCEx_InjectedConfigChannel+0x314>
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	2100      	movs	r1, #0
 80032c8:	4618      	mov	r0, r3
 80032ca:	f7ff fb45 	bl	8002958 <LL_ADC_GetOffsetChannel>
 80032ce:	4603      	mov	r3, r0
 80032d0:	0e9b      	lsrs	r3, r3, #26
 80032d2:	f003 021f 	and.w	r2, r3, #31
 80032d6:	e01e      	b.n	8003316 <HAL_ADCEx_InjectedConfigChannel+0x352>
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	2100      	movs	r1, #0
 80032de:	4618      	mov	r0, r3
 80032e0:	f7ff fb3a 	bl	8002958 <LL_ADC_GetOffsetChannel>
 80032e4:	4603      	mov	r3, r0
 80032e6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032ea:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80032ee:	fa93 f3a3 	rbit	r3, r3
 80032f2:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  return result;
 80032f6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80032fa:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 80032fe:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003302:	2b00      	cmp	r3, #0
 8003304:	d101      	bne.n	800330a <HAL_ADCEx_InjectedConfigChannel+0x346>
    return 32U;
 8003306:	2320      	movs	r3, #32
 8003308:	e004      	b.n	8003314 <HAL_ADCEx_InjectedConfigChannel+0x350>
  return __builtin_clz(value);
 800330a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800330e:	fab3 f383 	clz	r3, r3
 8003312:	b2db      	uxtb	r3, r3
 8003314:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 8003316:	683b      	ldr	r3, [r7, #0]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800331e:	2b00      	cmp	r3, #0
 8003320:	d105      	bne.n	800332e <HAL_ADCEx_InjectedConfigChannel+0x36a>
 8003322:	683b      	ldr	r3, [r7, #0]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	0e9b      	lsrs	r3, r3, #26
 8003328:	f003 031f 	and.w	r3, r3, #31
 800332c:	e018      	b.n	8003360 <HAL_ADCEx_InjectedConfigChannel+0x39c>
 800332e:	683b      	ldr	r3, [r7, #0]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003336:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800333a:	fa93 f3a3 	rbit	r3, r3
 800333e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8003342:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003346:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  if (value == 0U)
 800334a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800334e:	2b00      	cmp	r3, #0
 8003350:	d101      	bne.n	8003356 <HAL_ADCEx_InjectedConfigChannel+0x392>
    return 32U;
 8003352:	2320      	movs	r3, #32
 8003354:	e004      	b.n	8003360 <HAL_ADCEx_InjectedConfigChannel+0x39c>
  return __builtin_clz(value);
 8003356:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800335a:	fab3 f383 	clz	r3, r3
 800335e:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003360:	429a      	cmp	r2, r3
 8003362:	d106      	bne.n	8003372 <HAL_ADCEx_InjectedConfigChannel+0x3ae>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	2200      	movs	r2, #0
 800336a:	2100      	movs	r1, #0
 800336c:	4618      	mov	r0, r3
 800336e:	f7ff fb09 	bl	8002984 <LL_ADC_SetOffsetState>
      }
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	2101      	movs	r1, #1
 8003378:	4618      	mov	r0, r3
 800337a:	f7ff faed 	bl	8002958 <LL_ADC_GetOffsetChannel>
 800337e:	4603      	mov	r3, r0
 8003380:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003384:	2b00      	cmp	r3, #0
 8003386:	d10a      	bne.n	800339e <HAL_ADCEx_InjectedConfigChannel+0x3da>
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	2101      	movs	r1, #1
 800338e:	4618      	mov	r0, r3
 8003390:	f7ff fae2 	bl	8002958 <LL_ADC_GetOffsetChannel>
 8003394:	4603      	mov	r3, r0
 8003396:	0e9b      	lsrs	r3, r3, #26
 8003398:	f003 021f 	and.w	r2, r3, #31
 800339c:	e01e      	b.n	80033dc <HAL_ADCEx_InjectedConfigChannel+0x418>
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	2101      	movs	r1, #1
 80033a4:	4618      	mov	r0, r3
 80033a6:	f7ff fad7 	bl	8002958 <LL_ADC_GetOffsetChannel>
 80033aa:	4603      	mov	r3, r0
 80033ac:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033b0:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80033b4:	fa93 f3a3 	rbit	r3, r3
 80033b8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 80033bc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80033c0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 80033c4:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d101      	bne.n	80033d0 <HAL_ADCEx_InjectedConfigChannel+0x40c>
    return 32U;
 80033cc:	2320      	movs	r3, #32
 80033ce:	e004      	b.n	80033da <HAL_ADCEx_InjectedConfigChannel+0x416>
  return __builtin_clz(value);
 80033d0:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80033d4:	fab3 f383 	clz	r3, r3
 80033d8:	b2db      	uxtb	r3, r3
 80033da:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 80033dc:	683b      	ldr	r3, [r7, #0]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d105      	bne.n	80033f4 <HAL_ADCEx_InjectedConfigChannel+0x430>
 80033e8:	683b      	ldr	r3, [r7, #0]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	0e9b      	lsrs	r3, r3, #26
 80033ee:	f003 031f 	and.w	r3, r3, #31
 80033f2:	e018      	b.n	8003426 <HAL_ADCEx_InjectedConfigChannel+0x462>
 80033f4:	683b      	ldr	r3, [r7, #0]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033fc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003400:	fa93 f3a3 	rbit	r3, r3
 8003404:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 8003408:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800340c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8003410:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003414:	2b00      	cmp	r3, #0
 8003416:	d101      	bne.n	800341c <HAL_ADCEx_InjectedConfigChannel+0x458>
    return 32U;
 8003418:	2320      	movs	r3, #32
 800341a:	e004      	b.n	8003426 <HAL_ADCEx_InjectedConfigChannel+0x462>
  return __builtin_clz(value);
 800341c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003420:	fab3 f383 	clz	r3, r3
 8003424:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003426:	429a      	cmp	r2, r3
 8003428:	d106      	bne.n	8003438 <HAL_ADCEx_InjectedConfigChannel+0x474>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	2200      	movs	r2, #0
 8003430:	2101      	movs	r1, #1
 8003432:	4618      	mov	r0, r3
 8003434:	f7ff faa6 	bl	8002984 <LL_ADC_SetOffsetState>
      }
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	2102      	movs	r1, #2
 800343e:	4618      	mov	r0, r3
 8003440:	f7ff fa8a 	bl	8002958 <LL_ADC_GetOffsetChannel>
 8003444:	4603      	mov	r3, r0
 8003446:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800344a:	2b00      	cmp	r3, #0
 800344c:	d10a      	bne.n	8003464 <HAL_ADCEx_InjectedConfigChannel+0x4a0>
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	2102      	movs	r1, #2
 8003454:	4618      	mov	r0, r3
 8003456:	f7ff fa7f 	bl	8002958 <LL_ADC_GetOffsetChannel>
 800345a:	4603      	mov	r3, r0
 800345c:	0e9b      	lsrs	r3, r3, #26
 800345e:	f003 021f 	and.w	r2, r3, #31
 8003462:	e01e      	b.n	80034a2 <HAL_ADCEx_InjectedConfigChannel+0x4de>
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	2102      	movs	r1, #2
 800346a:	4618      	mov	r0, r3
 800346c:	f7ff fa74 	bl	8002958 <LL_ADC_GetOffsetChannel>
 8003470:	4603      	mov	r3, r0
 8003472:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003476:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800347a:	fa93 f3a3 	rbit	r3, r3
 800347e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 8003482:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003486:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 800348a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800348e:	2b00      	cmp	r3, #0
 8003490:	d101      	bne.n	8003496 <HAL_ADCEx_InjectedConfigChannel+0x4d2>
    return 32U;
 8003492:	2320      	movs	r3, #32
 8003494:	e004      	b.n	80034a0 <HAL_ADCEx_InjectedConfigChannel+0x4dc>
  return __builtin_clz(value);
 8003496:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800349a:	fab3 f383 	clz	r3, r3
 800349e:	b2db      	uxtb	r3, r3
 80034a0:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 80034a2:	683b      	ldr	r3, [r7, #0]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d105      	bne.n	80034ba <HAL_ADCEx_InjectedConfigChannel+0x4f6>
 80034ae:	683b      	ldr	r3, [r7, #0]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	0e9b      	lsrs	r3, r3, #26
 80034b4:	f003 031f 	and.w	r3, r3, #31
 80034b8:	e014      	b.n	80034e4 <HAL_ADCEx_InjectedConfigChannel+0x520>
 80034ba:	683b      	ldr	r3, [r7, #0]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034c0:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80034c2:	fa93 f3a3 	rbit	r3, r3
 80034c6:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 80034c8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80034ca:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 80034ce:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d101      	bne.n	80034da <HAL_ADCEx_InjectedConfigChannel+0x516>
    return 32U;
 80034d6:	2320      	movs	r3, #32
 80034d8:	e004      	b.n	80034e4 <HAL_ADCEx_InjectedConfigChannel+0x520>
  return __builtin_clz(value);
 80034da:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80034de:	fab3 f383 	clz	r3, r3
 80034e2:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80034e4:	429a      	cmp	r2, r3
 80034e6:	d106      	bne.n	80034f6 <HAL_ADCEx_InjectedConfigChannel+0x532>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	2200      	movs	r2, #0
 80034ee:	2102      	movs	r1, #2
 80034f0:	4618      	mov	r0, r3
 80034f2:	f7ff fa47 	bl	8002984 <LL_ADC_SetOffsetState>
      }
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	2103      	movs	r1, #3
 80034fc:	4618      	mov	r0, r3
 80034fe:	f7ff fa2b 	bl	8002958 <LL_ADC_GetOffsetChannel>
 8003502:	4603      	mov	r3, r0
 8003504:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003508:	2b00      	cmp	r3, #0
 800350a:	d10a      	bne.n	8003522 <HAL_ADCEx_InjectedConfigChannel+0x55e>
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	2103      	movs	r1, #3
 8003512:	4618      	mov	r0, r3
 8003514:	f7ff fa20 	bl	8002958 <LL_ADC_GetOffsetChannel>
 8003518:	4603      	mov	r3, r0
 800351a:	0e9b      	lsrs	r3, r3, #26
 800351c:	f003 021f 	and.w	r2, r3, #31
 8003520:	e017      	b.n	8003552 <HAL_ADCEx_InjectedConfigChannel+0x58e>
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	2103      	movs	r1, #3
 8003528:	4618      	mov	r0, r3
 800352a:	f7ff fa15 	bl	8002958 <LL_ADC_GetOffsetChannel>
 800352e:	4603      	mov	r3, r0
 8003530:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003532:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003534:	fa93 f3a3 	rbit	r3, r3
 8003538:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 800353a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800353c:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 800353e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003540:	2b00      	cmp	r3, #0
 8003542:	d101      	bne.n	8003548 <HAL_ADCEx_InjectedConfigChannel+0x584>
    return 32U;
 8003544:	2320      	movs	r3, #32
 8003546:	e003      	b.n	8003550 <HAL_ADCEx_InjectedConfigChannel+0x58c>
  return __builtin_clz(value);
 8003548:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800354a:	fab3 f383 	clz	r3, r3
 800354e:	b2db      	uxtb	r3, r3
 8003550:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 8003552:	683b      	ldr	r3, [r7, #0]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800355a:	2b00      	cmp	r3, #0
 800355c:	d105      	bne.n	800356a <HAL_ADCEx_InjectedConfigChannel+0x5a6>
 800355e:	683b      	ldr	r3, [r7, #0]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	0e9b      	lsrs	r3, r3, #26
 8003564:	f003 031f 	and.w	r3, r3, #31
 8003568:	e011      	b.n	800358e <HAL_ADCEx_InjectedConfigChannel+0x5ca>
 800356a:	683b      	ldr	r3, [r7, #0]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003570:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003572:	fa93 f3a3 	rbit	r3, r3
 8003576:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 8003578:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800357a:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 800357c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800357e:	2b00      	cmp	r3, #0
 8003580:	d101      	bne.n	8003586 <HAL_ADCEx_InjectedConfigChannel+0x5c2>
    return 32U;
 8003582:	2320      	movs	r3, #32
 8003584:	e003      	b.n	800358e <HAL_ADCEx_InjectedConfigChannel+0x5ca>
  return __builtin_clz(value);
 8003586:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003588:	fab3 f383 	clz	r3, r3
 800358c:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800358e:	429a      	cmp	r2, r3
 8003590:	d106      	bne.n	80035a0 <HAL_ADCEx_InjectedConfigChannel+0x5dc>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	2200      	movs	r2, #0
 8003598:	2103      	movs	r1, #3
 800359a:	4618      	mov	r0, r3
 800359c:	f7ff f9f2 	bl	8002984 <LL_ADC_SetOffsetState>
  }

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	4618      	mov	r0, r3
 80035a6:	f7ff fab3 	bl	8002b10 <LL_ADC_IsEnabled>
 80035aa:	4603      	mov	r3, r0
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	f040 813f 	bne.w	8003830 <HAL_ADCEx_InjectedConfigChannel+0x86c>
  {
    /* Set mode single-ended or differential input of the selected ADC channel */
    LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfigInjected->InjectedChannel, pConfigInjected->InjectedSingleDiff);
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	6818      	ldr	r0, [r3, #0]
 80035b6:	683b      	ldr	r3, [r7, #0]
 80035b8:	6819      	ldr	r1, [r3, #0]
 80035ba:	683b      	ldr	r3, [r7, #0]
 80035bc:	68db      	ldr	r3, [r3, #12]
 80035be:	461a      	mov	r2, r3
 80035c0:	f7ff fa82 	bl	8002ac8 <LL_ADC_SetChannelSingleDiff>

    /* Configuration of differential mode */
    /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
    if (pConfigInjected->InjectedSingleDiff == ADC_DIFFERENTIAL_ENDED)
 80035c4:	683b      	ldr	r3, [r7, #0]
 80035c6:	68db      	ldr	r3, [r3, #12]
 80035c8:	4a8e      	ldr	r2, [pc, #568]	@ (8003804 <HAL_ADCEx_InjectedConfigChannel+0x840>)
 80035ca:	4293      	cmp	r3, r2
 80035cc:	f040 8130 	bne.w	8003830 <HAL_ADCEx_InjectedConfigChannel+0x86c>
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	6818      	ldr	r0, [r3, #0]
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80035d4:	683b      	ldr	r3, [r7, #0]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d10b      	bne.n	80035f8 <HAL_ADCEx_InjectedConfigChannel+0x634>
 80035e0:	683b      	ldr	r3, [r7, #0]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	0e9b      	lsrs	r3, r3, #26
 80035e6:	3301      	adds	r3, #1
 80035e8:	f003 031f 	and.w	r3, r3, #31
 80035ec:	2b09      	cmp	r3, #9
 80035ee:	bf94      	ite	ls
 80035f0:	2301      	movls	r3, #1
 80035f2:	2300      	movhi	r3, #0
 80035f4:	b2db      	uxtb	r3, r3
 80035f6:	e019      	b.n	800362c <HAL_ADCEx_InjectedConfigChannel+0x668>
 80035f8:	683b      	ldr	r3, [r7, #0]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035fe:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003600:	fa93 f3a3 	rbit	r3, r3
 8003604:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8003606:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003608:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 800360a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800360c:	2b00      	cmp	r3, #0
 800360e:	d101      	bne.n	8003614 <HAL_ADCEx_InjectedConfigChannel+0x650>
    return 32U;
 8003610:	2320      	movs	r3, #32
 8003612:	e003      	b.n	800361c <HAL_ADCEx_InjectedConfigChannel+0x658>
  return __builtin_clz(value);
 8003614:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003616:	fab3 f383 	clz	r3, r3
 800361a:	b2db      	uxtb	r3, r3
 800361c:	3301      	adds	r3, #1
 800361e:	f003 031f 	and.w	r3, r3, #31
 8003622:	2b09      	cmp	r3, #9
 8003624:	bf94      	ite	ls
 8003626:	2301      	movls	r3, #1
 8003628:	2300      	movhi	r3, #0
 800362a:	b2db      	uxtb	r3, r3
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800362c:	2b00      	cmp	r3, #0
 800362e:	d079      	beq.n	8003724 <HAL_ADCEx_InjectedConfigChannel+0x760>
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003630:	683b      	ldr	r3, [r7, #0]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003638:	2b00      	cmp	r3, #0
 800363a:	d107      	bne.n	800364c <HAL_ADCEx_InjectedConfigChannel+0x688>
 800363c:	683b      	ldr	r3, [r7, #0]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	0e9b      	lsrs	r3, r3, #26
 8003642:	3301      	adds	r3, #1
 8003644:	069b      	lsls	r3, r3, #26
 8003646:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800364a:	e015      	b.n	8003678 <HAL_ADCEx_InjectedConfigChannel+0x6b4>
 800364c:	683b      	ldr	r3, [r7, #0]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003652:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003654:	fa93 f3a3 	rbit	r3, r3
 8003658:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 800365a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800365c:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 800365e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003660:	2b00      	cmp	r3, #0
 8003662:	d101      	bne.n	8003668 <HAL_ADCEx_InjectedConfigChannel+0x6a4>
    return 32U;
 8003664:	2320      	movs	r3, #32
 8003666:	e003      	b.n	8003670 <HAL_ADCEx_InjectedConfigChannel+0x6ac>
  return __builtin_clz(value);
 8003668:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800366a:	fab3 f383 	clz	r3, r3
 800366e:	b2db      	uxtb	r3, r3
 8003670:	3301      	adds	r3, #1
 8003672:	069b      	lsls	r3, r3, #26
 8003674:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003678:	683b      	ldr	r3, [r7, #0]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003680:	2b00      	cmp	r3, #0
 8003682:	d109      	bne.n	8003698 <HAL_ADCEx_InjectedConfigChannel+0x6d4>
 8003684:	683b      	ldr	r3, [r7, #0]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	0e9b      	lsrs	r3, r3, #26
 800368a:	3301      	adds	r3, #1
 800368c:	f003 031f 	and.w	r3, r3, #31
 8003690:	2101      	movs	r1, #1
 8003692:	fa01 f303 	lsl.w	r3, r1, r3
 8003696:	e017      	b.n	80036c8 <HAL_ADCEx_InjectedConfigChannel+0x704>
 8003698:	683b      	ldr	r3, [r7, #0]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800369e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80036a0:	fa93 f3a3 	rbit	r3, r3
 80036a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 80036a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80036a8:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 80036aa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d101      	bne.n	80036b4 <HAL_ADCEx_InjectedConfigChannel+0x6f0>
    return 32U;
 80036b0:	2320      	movs	r3, #32
 80036b2:	e003      	b.n	80036bc <HAL_ADCEx_InjectedConfigChannel+0x6f8>
  return __builtin_clz(value);
 80036b4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80036b6:	fab3 f383 	clz	r3, r3
 80036ba:	b2db      	uxtb	r3, r3
 80036bc:	3301      	adds	r3, #1
 80036be:	f003 031f 	and.w	r3, r3, #31
 80036c2:	2101      	movs	r1, #1
 80036c4:	fa01 f303 	lsl.w	r3, r1, r3
 80036c8:	ea42 0103 	orr.w	r1, r2, r3
 80036cc:	683b      	ldr	r3, [r7, #0]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d10a      	bne.n	80036ee <HAL_ADCEx_InjectedConfigChannel+0x72a>
 80036d8:	683b      	ldr	r3, [r7, #0]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	0e9b      	lsrs	r3, r3, #26
 80036de:	3301      	adds	r3, #1
 80036e0:	f003 021f 	and.w	r2, r3, #31
 80036e4:	4613      	mov	r3, r2
 80036e6:	005b      	lsls	r3, r3, #1
 80036e8:	4413      	add	r3, r2
 80036ea:	051b      	lsls	r3, r3, #20
 80036ec:	e018      	b.n	8003720 <HAL_ADCEx_InjectedConfigChannel+0x75c>
 80036ee:	683b      	ldr	r3, [r7, #0]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80036f6:	fa93 f3a3 	rbit	r3, r3
 80036fa:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 80036fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036fe:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 8003700:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003702:	2b00      	cmp	r3, #0
 8003704:	d101      	bne.n	800370a <HAL_ADCEx_InjectedConfigChannel+0x746>
    return 32U;
 8003706:	2320      	movs	r3, #32
 8003708:	e003      	b.n	8003712 <HAL_ADCEx_InjectedConfigChannel+0x74e>
  return __builtin_clz(value);
 800370a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800370c:	fab3 f383 	clz	r3, r3
 8003710:	b2db      	uxtb	r3, r3
 8003712:	3301      	adds	r3, #1
 8003714:	f003 021f 	and.w	r2, r3, #31
 8003718:	4613      	mov	r3, r2
 800371a:	005b      	lsls	r3, r3, #1
 800371c:	4413      	add	r3, r2
 800371e:	051b      	lsls	r3, r3, #20
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003720:	430b      	orrs	r3, r1
 8003722:	e080      	b.n	8003826 <HAL_ADCEx_InjectedConfigChannel+0x862>
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003724:	683b      	ldr	r3, [r7, #0]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800372c:	2b00      	cmp	r3, #0
 800372e:	d107      	bne.n	8003740 <HAL_ADCEx_InjectedConfigChannel+0x77c>
 8003730:	683b      	ldr	r3, [r7, #0]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	0e9b      	lsrs	r3, r3, #26
 8003736:	3301      	adds	r3, #1
 8003738:	069b      	lsls	r3, r3, #26
 800373a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800373e:	e015      	b.n	800376c <HAL_ADCEx_InjectedConfigChannel+0x7a8>
 8003740:	683b      	ldr	r3, [r7, #0]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003746:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003748:	fa93 f3a3 	rbit	r3, r3
 800374c:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 800374e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003750:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 8003752:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003754:	2b00      	cmp	r3, #0
 8003756:	d101      	bne.n	800375c <HAL_ADCEx_InjectedConfigChannel+0x798>
    return 32U;
 8003758:	2320      	movs	r3, #32
 800375a:	e003      	b.n	8003764 <HAL_ADCEx_InjectedConfigChannel+0x7a0>
  return __builtin_clz(value);
 800375c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800375e:	fab3 f383 	clz	r3, r3
 8003762:	b2db      	uxtb	r3, r3
 8003764:	3301      	adds	r3, #1
 8003766:	069b      	lsls	r3, r3, #26
 8003768:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800376c:	683b      	ldr	r3, [r7, #0]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003774:	2b00      	cmp	r3, #0
 8003776:	d109      	bne.n	800378c <HAL_ADCEx_InjectedConfigChannel+0x7c8>
 8003778:	683b      	ldr	r3, [r7, #0]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	0e9b      	lsrs	r3, r3, #26
 800377e:	3301      	adds	r3, #1
 8003780:	f003 031f 	and.w	r3, r3, #31
 8003784:	2101      	movs	r1, #1
 8003786:	fa01 f303 	lsl.w	r3, r1, r3
 800378a:	e017      	b.n	80037bc <HAL_ADCEx_InjectedConfigChannel+0x7f8>
 800378c:	683b      	ldr	r3, [r7, #0]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003792:	69fb      	ldr	r3, [r7, #28]
 8003794:	fa93 f3a3 	rbit	r3, r3
 8003798:	61bb      	str	r3, [r7, #24]
  return result;
 800379a:	69bb      	ldr	r3, [r7, #24]
 800379c:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 800379e:	6a3b      	ldr	r3, [r7, #32]
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d101      	bne.n	80037a8 <HAL_ADCEx_InjectedConfigChannel+0x7e4>
    return 32U;
 80037a4:	2320      	movs	r3, #32
 80037a6:	e003      	b.n	80037b0 <HAL_ADCEx_InjectedConfigChannel+0x7ec>
  return __builtin_clz(value);
 80037a8:	6a3b      	ldr	r3, [r7, #32]
 80037aa:	fab3 f383 	clz	r3, r3
 80037ae:	b2db      	uxtb	r3, r3
 80037b0:	3301      	adds	r3, #1
 80037b2:	f003 031f 	and.w	r3, r3, #31
 80037b6:	2101      	movs	r1, #1
 80037b8:	fa01 f303 	lsl.w	r3, r1, r3
 80037bc:	ea42 0103 	orr.w	r1, r2, r3
 80037c0:	683b      	ldr	r3, [r7, #0]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d10d      	bne.n	80037e8 <HAL_ADCEx_InjectedConfigChannel+0x824>
 80037cc:	683b      	ldr	r3, [r7, #0]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	0e9b      	lsrs	r3, r3, #26
 80037d2:	3301      	adds	r3, #1
 80037d4:	f003 021f 	and.w	r2, r3, #31
 80037d8:	4613      	mov	r3, r2
 80037da:	005b      	lsls	r3, r3, #1
 80037dc:	4413      	add	r3, r2
 80037de:	3b1e      	subs	r3, #30
 80037e0:	051b      	lsls	r3, r3, #20
 80037e2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80037e6:	e01d      	b.n	8003824 <HAL_ADCEx_InjectedConfigChannel+0x860>
 80037e8:	683b      	ldr	r3, [r7, #0]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037ee:	693b      	ldr	r3, [r7, #16]
 80037f0:	fa93 f3a3 	rbit	r3, r3
 80037f4:	60fb      	str	r3, [r7, #12]
  return result;
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 80037fa:	697b      	ldr	r3, [r7, #20]
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d103      	bne.n	8003808 <HAL_ADCEx_InjectedConfigChannel+0x844>
    return 32U;
 8003800:	2320      	movs	r3, #32
 8003802:	e005      	b.n	8003810 <HAL_ADCEx_InjectedConfigChannel+0x84c>
 8003804:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8003808:	697b      	ldr	r3, [r7, #20]
 800380a:	fab3 f383 	clz	r3, r3
 800380e:	b2db      	uxtb	r3, r3
 8003810:	3301      	adds	r3, #1
 8003812:	f003 021f 	and.w	r2, r3, #31
 8003816:	4613      	mov	r3, r2
 8003818:	005b      	lsls	r3, r3, #1
 800381a:	4413      	add	r3, r2
 800381c:	3b1e      	subs	r3, #30
 800381e:	051b      	lsls	r3, r3, #20
 8003820:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003824:	430b      	orrs	r3, r1
                                                 (__LL_ADC_CHANNEL_TO_DECIMAL_NB(
                                                    (uint32_t)pConfigInjected->InjectedChannel)
                                                  + 1UL) & 0x1FUL)),
                                    pConfigInjected->InjectedSamplingTime);
 8003826:	683a      	ldr	r2, [r7, #0]
 8003828:	6892      	ldr	r2, [r2, #8]
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800382a:	4619      	mov	r1, r3
 800382c:	f7ff f921 	bl	8002a72 <LL_ADC_SetChannelSamplingTime>
  /* internal measurement paths enable: If internal channel selected,       */
  /* enable dedicated internal buffers and path.                            */
  /* Note: these internal measurement paths can be disabled using           */
  /* HAL_ADC_DeInit().                                                      */

  if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfigInjected->InjectedChannel))
 8003830:	683b      	ldr	r3, [r7, #0]
 8003832:	681a      	ldr	r2, [r3, #0]
 8003834:	4b38      	ldr	r3, [pc, #224]	@ (8003918 <HAL_ADCEx_InjectedConfigChannel+0x954>)
 8003836:	4013      	ands	r3, r2
 8003838:	2b00      	cmp	r3, #0
 800383a:	d062      	beq.n	8003902 <HAL_ADCEx_InjectedConfigChannel+0x93e>
  {
    tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800383c:	4837      	ldr	r0, [pc, #220]	@ (800391c <HAL_ADCEx_InjectedConfigChannel+0x958>)
 800383e:	f7ff f859 	bl	80028f4 <LL_ADC_GetCommonPathInternalCh>
 8003842:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if ((pConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR)
 8003846:	683b      	ldr	r3, [r7, #0]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	4a35      	ldr	r2, [pc, #212]	@ (8003920 <HAL_ADCEx_InjectedConfigChannel+0x95c>)
 800384c:	4293      	cmp	r3, r2
 800384e:	d127      	bne.n	80038a0 <HAL_ADCEx_InjectedConfigChannel+0x8dc>
        && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003850:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003854:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003858:	2b00      	cmp	r3, #0
 800385a:	d121      	bne.n	80038a0 <HAL_ADCEx_InjectedConfigChannel+0x8dc>
    {
      if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	4a30      	ldr	r2, [pc, #192]	@ (8003924 <HAL_ADCEx_InjectedConfigChannel+0x960>)
 8003862:	4293      	cmp	r3, r2
 8003864:	d14d      	bne.n	8003902 <HAL_ADCEx_InjectedConfigChannel+0x93e>
      {
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003866:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800386a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800386e:	4619      	mov	r1, r3
 8003870:	482a      	ldr	r0, [pc, #168]	@ (800391c <HAL_ADCEx_InjectedConfigChannel+0x958>)
 8003872:	f7ff f82c 	bl	80028ce <LL_ADC_SetCommonPathInternalCh>
        /* Wait loop initialization and execution */
        /* Note: Variable divided by 2 to compensate partially              */
        /*       CPU processing cycles, scaling in us split to not          */
        /*       exceed 32 bits register capacity and handle low frequency. */
        wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL)
                           * (((SystemCoreClock / (100000UL * 2UL)) + 1UL) + 1UL));
 8003876:	4b2c      	ldr	r3, [pc, #176]	@ (8003928 <HAL_ADCEx_InjectedConfigChannel+0x964>)
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	099b      	lsrs	r3, r3, #6
 800387c:	4a2b      	ldr	r2, [pc, #172]	@ (800392c <HAL_ADCEx_InjectedConfigChannel+0x968>)
 800387e:	fba2 2303 	umull	r2, r3, r2, r3
 8003882:	099a      	lsrs	r2, r3, #6
 8003884:	4613      	mov	r3, r2
 8003886:	005b      	lsls	r3, r3, #1
 8003888:	4413      	add	r3, r2
 800388a:	009b      	lsls	r3, r3, #2
 800388c:	3318      	adds	r3, #24
        wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL)
 800388e:	60bb      	str	r3, [r7, #8]
        while (wait_loop_index != 0UL)
 8003890:	e002      	b.n	8003898 <HAL_ADCEx_InjectedConfigChannel+0x8d4>
        {
          wait_loop_index--;
 8003892:	68bb      	ldr	r3, [r7, #8]
 8003894:	3b01      	subs	r3, #1
 8003896:	60bb      	str	r3, [r7, #8]
        while (wait_loop_index != 0UL)
 8003898:	68bb      	ldr	r3, [r7, #8]
 800389a:	2b00      	cmp	r3, #0
 800389c:	d1f9      	bne.n	8003892 <HAL_ADCEx_InjectedConfigChannel+0x8ce>
      if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800389e:	e030      	b.n	8003902 <HAL_ADCEx_InjectedConfigChannel+0x93e>
        }
      }
    }
    else if ((pConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT)
 80038a0:	683b      	ldr	r3, [r7, #0]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	4a22      	ldr	r2, [pc, #136]	@ (8003930 <HAL_ADCEx_InjectedConfigChannel+0x96c>)
 80038a6:	4293      	cmp	r3, r2
 80038a8:	d113      	bne.n	80038d2 <HAL_ADCEx_InjectedConfigChannel+0x90e>
             && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80038aa:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80038ae:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d10d      	bne.n	80038d2 <HAL_ADCEx_InjectedConfigChannel+0x90e>
    {
      if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	4a1a      	ldr	r2, [pc, #104]	@ (8003924 <HAL_ADCEx_InjectedConfigChannel+0x960>)
 80038bc:	4293      	cmp	r3, r2
 80038be:	d120      	bne.n	8003902 <HAL_ADCEx_InjectedConfigChannel+0x93e>
      {
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80038c0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80038c4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80038c8:	4619      	mov	r1, r3
 80038ca:	4814      	ldr	r0, [pc, #80]	@ (800391c <HAL_ADCEx_InjectedConfigChannel+0x958>)
 80038cc:	f7fe ffff 	bl	80028ce <LL_ADC_SetCommonPathInternalCh>
      if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80038d0:	e017      	b.n	8003902 <HAL_ADCEx_InjectedConfigChannel+0x93e>
                                       LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
      }
    }
    else if ((pConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)
 80038d2:	683b      	ldr	r3, [r7, #0]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	4a17      	ldr	r2, [pc, #92]	@ (8003934 <HAL_ADCEx_InjectedConfigChannel+0x970>)
 80038d8:	4293      	cmp	r3, r2
 80038da:	d112      	bne.n	8003902 <HAL_ADCEx_InjectedConfigChannel+0x93e>
             && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80038dc:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80038e0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d10c      	bne.n	8003902 <HAL_ADCEx_InjectedConfigChannel+0x93e>
    {
      if (ADC_VREFINT_INSTANCE(hadc))
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	4a0d      	ldr	r2, [pc, #52]	@ (8003924 <HAL_ADCEx_InjectedConfigChannel+0x960>)
 80038ee:	4293      	cmp	r3, r2
 80038f0:	d107      	bne.n	8003902 <HAL_ADCEx_InjectedConfigChannel+0x93e>
      {
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80038f2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80038f6:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80038fa:	4619      	mov	r1, r3
 80038fc:	4807      	ldr	r0, [pc, #28]	@ (800391c <HAL_ADCEx_InjectedConfigChannel+0x958>)
 80038fe:	f7fe ffe6 	bl	80028ce <LL_ADC_SetCommonPathInternalCh>
      /* nothing to do */
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	2200      	movs	r2, #0
 8003906:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 800390a:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 800390e:	4618      	mov	r0, r3
 8003910:	37d8      	adds	r7, #216	@ 0xd8
 8003912:	46bd      	mov	sp, r7
 8003914:	bd80      	pop	{r7, pc}
 8003916:	bf00      	nop
 8003918:	80080000 	.word	0x80080000
 800391c:	50040300 	.word	0x50040300
 8003920:	c7520000 	.word	0xc7520000
 8003924:	50040000 	.word	0x50040000
 8003928:	20000010 	.word	0x20000010
 800392c:	053e2d63 	.word	0x053e2d63
 8003930:	cb840000 	.word	0xcb840000
 8003934:	80000001 	.word	0x80000001

08003938 <HAL_ADCEx_DisableInjectedQueue>:
  *         conversion is ongoing.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_DisableInjectedQueue(ADC_HandleTypeDef *hadc)
{
 8003938:	b580      	push	{r7, lr}
 800393a:	b086      	sub	sp, #24
 800393c:	af00      	add	r7, sp, #0
 800393e:	6078      	str	r0, [r7, #4]
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	4618      	mov	r0, r3
 8003946:	f7ff f923 	bl	8002b90 <LL_ADC_REG_IsConversionOngoing>
 800394a:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	4618      	mov	r0, r3
 8003952:	f7ff f944 	bl	8002bde <LL_ADC_INJ_IsConversionOngoing>
 8003956:	60f8      	str	r0, [r7, #12]

  /* Parameter can be set only if no conversion is on-going */
  if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003958:	693b      	ldr	r3, [r7, #16]
 800395a:	2b00      	cmp	r3, #0
 800395c:	d10c      	bne.n	8003978 <HAL_ADCEx_DisableInjectedQueue+0x40>
      && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	2b00      	cmp	r3, #0
 8003962:	d109      	bne.n	8003978 <HAL_ADCEx_DisableInjectedQueue+0x40>
     )
  {
    LL_ADC_INJ_SetQueueMode(hadc->Instance, LL_ADC_INJ_QUEUE_DISABLE);
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 800396c:	4618      	mov	r0, r3
 800396e:	f7ff f86b 	bl	8002a48 <LL_ADC_INJ_SetQueueMode>
    tmp_hal_status = HAL_OK;
 8003972:	2300      	movs	r3, #0
 8003974:	75fb      	strb	r3, [r7, #23]
 8003976:	e001      	b.n	800397c <HAL_ADCEx_DisableInjectedQueue+0x44>
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003978:	2301      	movs	r3, #1
 800397a:	75fb      	strb	r3, [r7, #23]
  }

  return tmp_hal_status;
 800397c:	7dfb      	ldrb	r3, [r7, #23]
}
 800397e:	4618      	mov	r0, r3
 8003980:	3718      	adds	r7, #24
 8003982:	46bd      	mov	sp, r7
 8003984:	bd80      	pop	{r7, pc}
	...

08003988 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003988:	b480      	push	{r7}
 800398a:	b085      	sub	sp, #20
 800398c:	af00      	add	r7, sp, #0
 800398e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	f003 0307 	and.w	r3, r3, #7
 8003996:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003998:	4b0c      	ldr	r3, [pc, #48]	@ (80039cc <__NVIC_SetPriorityGrouping+0x44>)
 800399a:	68db      	ldr	r3, [r3, #12]
 800399c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800399e:	68ba      	ldr	r2, [r7, #8]
 80039a0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80039a4:	4013      	ands	r3, r2
 80039a6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80039ac:	68bb      	ldr	r3, [r7, #8]
 80039ae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80039b0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80039b4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80039b8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80039ba:	4a04      	ldr	r2, [pc, #16]	@ (80039cc <__NVIC_SetPriorityGrouping+0x44>)
 80039bc:	68bb      	ldr	r3, [r7, #8]
 80039be:	60d3      	str	r3, [r2, #12]
}
 80039c0:	bf00      	nop
 80039c2:	3714      	adds	r7, #20
 80039c4:	46bd      	mov	sp, r7
 80039c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ca:	4770      	bx	lr
 80039cc:	e000ed00 	.word	0xe000ed00

080039d0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80039d0:	b480      	push	{r7}
 80039d2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80039d4:	4b04      	ldr	r3, [pc, #16]	@ (80039e8 <__NVIC_GetPriorityGrouping+0x18>)
 80039d6:	68db      	ldr	r3, [r3, #12]
 80039d8:	0a1b      	lsrs	r3, r3, #8
 80039da:	f003 0307 	and.w	r3, r3, #7
}
 80039de:	4618      	mov	r0, r3
 80039e0:	46bd      	mov	sp, r7
 80039e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039e6:	4770      	bx	lr
 80039e8:	e000ed00 	.word	0xe000ed00

080039ec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80039ec:	b480      	push	{r7}
 80039ee:	b083      	sub	sp, #12
 80039f0:	af00      	add	r7, sp, #0
 80039f2:	4603      	mov	r3, r0
 80039f4:	6039      	str	r1, [r7, #0]
 80039f6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80039f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	db0a      	blt.n	8003a16 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003a00:	683b      	ldr	r3, [r7, #0]
 8003a02:	b2da      	uxtb	r2, r3
 8003a04:	490c      	ldr	r1, [pc, #48]	@ (8003a38 <__NVIC_SetPriority+0x4c>)
 8003a06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a0a:	0112      	lsls	r2, r2, #4
 8003a0c:	b2d2      	uxtb	r2, r2
 8003a0e:	440b      	add	r3, r1
 8003a10:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003a14:	e00a      	b.n	8003a2c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003a16:	683b      	ldr	r3, [r7, #0]
 8003a18:	b2da      	uxtb	r2, r3
 8003a1a:	4908      	ldr	r1, [pc, #32]	@ (8003a3c <__NVIC_SetPriority+0x50>)
 8003a1c:	79fb      	ldrb	r3, [r7, #7]
 8003a1e:	f003 030f 	and.w	r3, r3, #15
 8003a22:	3b04      	subs	r3, #4
 8003a24:	0112      	lsls	r2, r2, #4
 8003a26:	b2d2      	uxtb	r2, r2
 8003a28:	440b      	add	r3, r1
 8003a2a:	761a      	strb	r2, [r3, #24]
}
 8003a2c:	bf00      	nop
 8003a2e:	370c      	adds	r7, #12
 8003a30:	46bd      	mov	sp, r7
 8003a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a36:	4770      	bx	lr
 8003a38:	e000e100 	.word	0xe000e100
 8003a3c:	e000ed00 	.word	0xe000ed00

08003a40 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003a40:	b480      	push	{r7}
 8003a42:	b089      	sub	sp, #36	@ 0x24
 8003a44:	af00      	add	r7, sp, #0
 8003a46:	60f8      	str	r0, [r7, #12]
 8003a48:	60b9      	str	r1, [r7, #8]
 8003a4a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	f003 0307 	and.w	r3, r3, #7
 8003a52:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003a54:	69fb      	ldr	r3, [r7, #28]
 8003a56:	f1c3 0307 	rsb	r3, r3, #7
 8003a5a:	2b04      	cmp	r3, #4
 8003a5c:	bf28      	it	cs
 8003a5e:	2304      	movcs	r3, #4
 8003a60:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003a62:	69fb      	ldr	r3, [r7, #28]
 8003a64:	3304      	adds	r3, #4
 8003a66:	2b06      	cmp	r3, #6
 8003a68:	d902      	bls.n	8003a70 <NVIC_EncodePriority+0x30>
 8003a6a:	69fb      	ldr	r3, [r7, #28]
 8003a6c:	3b03      	subs	r3, #3
 8003a6e:	e000      	b.n	8003a72 <NVIC_EncodePriority+0x32>
 8003a70:	2300      	movs	r3, #0
 8003a72:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003a74:	f04f 32ff 	mov.w	r2, #4294967295
 8003a78:	69bb      	ldr	r3, [r7, #24]
 8003a7a:	fa02 f303 	lsl.w	r3, r2, r3
 8003a7e:	43da      	mvns	r2, r3
 8003a80:	68bb      	ldr	r3, [r7, #8]
 8003a82:	401a      	ands	r2, r3
 8003a84:	697b      	ldr	r3, [r7, #20]
 8003a86:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003a88:	f04f 31ff 	mov.w	r1, #4294967295
 8003a8c:	697b      	ldr	r3, [r7, #20]
 8003a8e:	fa01 f303 	lsl.w	r3, r1, r3
 8003a92:	43d9      	mvns	r1, r3
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003a98:	4313      	orrs	r3, r2
         );
}
 8003a9a:	4618      	mov	r0, r3
 8003a9c:	3724      	adds	r7, #36	@ 0x24
 8003a9e:	46bd      	mov	sp, r7
 8003aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa4:	4770      	bx	lr
	...

08003aa8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003aa8:	b580      	push	{r7, lr}
 8003aaa:	b082      	sub	sp, #8
 8003aac:	af00      	add	r7, sp, #0
 8003aae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	3b01      	subs	r3, #1
 8003ab4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003ab8:	d301      	bcc.n	8003abe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003aba:	2301      	movs	r3, #1
 8003abc:	e00f      	b.n	8003ade <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003abe:	4a0a      	ldr	r2, [pc, #40]	@ (8003ae8 <SysTick_Config+0x40>)
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	3b01      	subs	r3, #1
 8003ac4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003ac6:	210f      	movs	r1, #15
 8003ac8:	f04f 30ff 	mov.w	r0, #4294967295
 8003acc:	f7ff ff8e 	bl	80039ec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003ad0:	4b05      	ldr	r3, [pc, #20]	@ (8003ae8 <SysTick_Config+0x40>)
 8003ad2:	2200      	movs	r2, #0
 8003ad4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003ad6:	4b04      	ldr	r3, [pc, #16]	@ (8003ae8 <SysTick_Config+0x40>)
 8003ad8:	2207      	movs	r2, #7
 8003ada:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003adc:	2300      	movs	r3, #0
}
 8003ade:	4618      	mov	r0, r3
 8003ae0:	3708      	adds	r7, #8
 8003ae2:	46bd      	mov	sp, r7
 8003ae4:	bd80      	pop	{r7, pc}
 8003ae6:	bf00      	nop
 8003ae8:	e000e010 	.word	0xe000e010

08003aec <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003aec:	b580      	push	{r7, lr}
 8003aee:	b082      	sub	sp, #8
 8003af0:	af00      	add	r7, sp, #0
 8003af2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003af4:	6878      	ldr	r0, [r7, #4]
 8003af6:	f7ff ff47 	bl	8003988 <__NVIC_SetPriorityGrouping>
}
 8003afa:	bf00      	nop
 8003afc:	3708      	adds	r7, #8
 8003afe:	46bd      	mov	sp, r7
 8003b00:	bd80      	pop	{r7, pc}

08003b02 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003b02:	b580      	push	{r7, lr}
 8003b04:	b086      	sub	sp, #24
 8003b06:	af00      	add	r7, sp, #0
 8003b08:	4603      	mov	r3, r0
 8003b0a:	60b9      	str	r1, [r7, #8]
 8003b0c:	607a      	str	r2, [r7, #4]
 8003b0e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003b10:	2300      	movs	r3, #0
 8003b12:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003b14:	f7ff ff5c 	bl	80039d0 <__NVIC_GetPriorityGrouping>
 8003b18:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003b1a:	687a      	ldr	r2, [r7, #4]
 8003b1c:	68b9      	ldr	r1, [r7, #8]
 8003b1e:	6978      	ldr	r0, [r7, #20]
 8003b20:	f7ff ff8e 	bl	8003a40 <NVIC_EncodePriority>
 8003b24:	4602      	mov	r2, r0
 8003b26:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003b2a:	4611      	mov	r1, r2
 8003b2c:	4618      	mov	r0, r3
 8003b2e:	f7ff ff5d 	bl	80039ec <__NVIC_SetPriority>
}
 8003b32:	bf00      	nop
 8003b34:	3718      	adds	r7, #24
 8003b36:	46bd      	mov	sp, r7
 8003b38:	bd80      	pop	{r7, pc}

08003b3a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003b3a:	b580      	push	{r7, lr}
 8003b3c:	b082      	sub	sp, #8
 8003b3e:	af00      	add	r7, sp, #0
 8003b40:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003b42:	6878      	ldr	r0, [r7, #4]
 8003b44:	f7ff ffb0 	bl	8003aa8 <SysTick_Config>
 8003b48:	4603      	mov	r3, r0
}
 8003b4a:	4618      	mov	r0, r3
 8003b4c:	3708      	adds	r7, #8
 8003b4e:	46bd      	mov	sp, r7
 8003b50:	bd80      	pop	{r7, pc}

08003b52 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8003b52:	b580      	push	{r7, lr}
 8003b54:	b082      	sub	sp, #8
 8003b56:	af00      	add	r7, sp, #0
 8003b58:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d101      	bne.n	8003b64 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8003b60:	2301      	movs	r3, #1
 8003b62:	e014      	b.n	8003b8e <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	791b      	ldrb	r3, [r3, #4]
 8003b68:	b2db      	uxtb	r3, r3
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d105      	bne.n	8003b7a <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	2200      	movs	r2, #0
 8003b72:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8003b74:	6878      	ldr	r0, [r7, #4]
 8003b76:	f7fd fb2b 	bl	80011d0 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	2202      	movs	r2, #2
 8003b7e:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	2200      	movs	r2, #0
 8003b84:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	2201      	movs	r2, #1
 8003b8a:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8003b8c:	2300      	movs	r3, #0
}
 8003b8e:	4618      	mov	r0, r3
 8003b90:	3708      	adds	r7, #8
 8003b92:	46bd      	mov	sp, r7
 8003b94:	bd80      	pop	{r7, pc}

08003b96 <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (when supported)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8003b96:	b480      	push	{r7}
 8003b98:	b083      	sub	sp, #12
 8003b9a:	af00      	add	r7, sp, #0
 8003b9c:	6078      	str	r0, [r7, #4]
 8003b9e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	795b      	ldrb	r3, [r3, #5]
 8003ba4:	2b01      	cmp	r3, #1
 8003ba6:	d101      	bne.n	8003bac <HAL_DAC_Start+0x16>
 8003ba8:	2302      	movs	r3, #2
 8003baa:	e040      	b.n	8003c2e <HAL_DAC_Start+0x98>
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	2201      	movs	r2, #1
 8003bb0:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	2202      	movs	r2, #2
 8003bb6:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	6819      	ldr	r1, [r3, #0]
 8003bbe:	683b      	ldr	r3, [r7, #0]
 8003bc0:	f003 0310 	and.w	r3, r3, #16
 8003bc4:	2201      	movs	r2, #1
 8003bc6:	409a      	lsls	r2, r3
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	430a      	orrs	r2, r1
 8003bce:	601a      	str	r2, [r3, #0]

#if defined (STM32L4P5xx) || defined (STM32L4Q5xx) || defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  if (Channel == DAC_CHANNEL_1)
 8003bd0:	683b      	ldr	r3, [r7, #0]
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d10f      	bne.n	8003bf6 <HAL_DAC_Start+0x60>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 8003be0:	2b02      	cmp	r3, #2
 8003be2:	d11d      	bne.n	8003c20 <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	685a      	ldr	r2, [r3, #4]
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	f042 0201 	orr.w	r2, r2, #1
 8003bf2:	605a      	str	r2, [r3, #4]
 8003bf4:	e014      	b.n	8003c20 <HAL_DAC_Start+0x8a>
    }
  }
  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 8003c00:	683b      	ldr	r3, [r7, #0]
 8003c02:	f003 0310 	and.w	r3, r3, #16
 8003c06:	2102      	movs	r1, #2
 8003c08:	fa01 f303 	lsl.w	r3, r1, r3
 8003c0c:	429a      	cmp	r2, r3
 8003c0e:	d107      	bne.n	8003c20 <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	685a      	ldr	r2, [r3, #4]
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	f042 0202 	orr.w	r2, r2, #2
 8003c1e:	605a      	str	r2, [r3, #4]
    /* Enable the selected DAC software conversion */
    SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
  }
#endif /* STM32L451xx STM32L452xx STM32L462xx */
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	2201      	movs	r2, #1
 8003c24:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	2200      	movs	r2, #0
 8003c2a:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8003c2c:	2300      	movs	r3, #0
}
 8003c2e:	4618      	mov	r0, r3
 8003c30:	370c      	adds	r7, #12
 8003c32:	46bd      	mov	sp, r7
 8003c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c38:	4770      	bx	lr

08003c3a <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8003c3a:	b480      	push	{r7}
 8003c3c:	b087      	sub	sp, #28
 8003c3e:	af00      	add	r7, sp, #0
 8003c40:	60f8      	str	r0, [r7, #12]
 8003c42:	60b9      	str	r1, [r7, #8]
 8003c44:	607a      	str	r2, [r7, #4]
 8003c46:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0;
 8003c48:	2300      	movs	r3, #0
 8003c4a:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8003c52:	68bb      	ldr	r3, [r7, #8]
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d105      	bne.n	8003c64 <HAL_DAC_SetValue+0x2a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8003c58:	697a      	ldr	r2, [r7, #20]
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	4413      	add	r3, r2
 8003c5e:	3308      	adds	r3, #8
 8003c60:	617b      	str	r3, [r7, #20]
 8003c62:	e004      	b.n	8003c6e <HAL_DAC_SetValue+0x34>
  }
  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8003c64:	697a      	ldr	r2, [r7, #20]
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	4413      	add	r3, r2
 8003c6a:	3314      	adds	r3, #20
 8003c6c:	617b      	str	r3, [r7, #20]
  }

  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8003c6e:	697b      	ldr	r3, [r7, #20]
 8003c70:	461a      	mov	r2, r3
 8003c72:	683b      	ldr	r3, [r7, #0]
 8003c74:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8003c76:	2300      	movs	r3, #0
}
 8003c78:	4618      	mov	r0, r3
 8003c7a:	371c      	adds	r7, #28
 8003c7c:	46bd      	mov	sp, r7
 8003c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c82:	4770      	bx	lr

08003c84 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (Whenever present)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8003c84:	b580      	push	{r7, lr}
 8003c86:	b088      	sub	sp, #32
 8003c88:	af00      	add	r7, sp, #0
 8003c8a:	60f8      	str	r0, [r7, #12]
 8003c8c:	60b9      	str	r1, [r7, #8]
 8003c8e:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 8003c90:	2300      	movs	r3, #0
 8003c92:	61bb      	str	r3, [r7, #24]
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	795b      	ldrb	r3, [r3, #5]
 8003c98:	2b01      	cmp	r3, #1
 8003c9a:	d101      	bne.n	8003ca0 <HAL_DAC_ConfigChannel+0x1c>
 8003c9c:	2302      	movs	r3, #2
 8003c9e:	e137      	b.n	8003f10 <HAL_DAC_ConfigChannel+0x28c>
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	2201      	movs	r2, #1
 8003ca4:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	2202      	movs	r2, #2
 8003caa:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8003cac:	68bb      	ldr	r3, [r7, #8]
 8003cae:	685b      	ldr	r3, [r3, #4]
 8003cb0:	2b04      	cmp	r3, #4
 8003cb2:	f040 8081 	bne.w	8003db8 <HAL_DAC_ConfigChannel+0x134>
  /* Sample on old configuration */
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8003cb6:	f7fd fb9d 	bl	80013f4 <HAL_GetTick>
 8003cba:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d140      	bne.n	8003d44 <HAL_DAC_ConfigChannel+0xc0>
    {

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8003cc2:	e018      	b.n	8003cf6 <HAL_DAC_ConfigChannel+0x72>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8003cc4:	f7fd fb96 	bl	80013f4 <HAL_GetTick>
 8003cc8:	4602      	mov	r2, r0
 8003cca:	69bb      	ldr	r3, [r7, #24]
 8003ccc:	1ad3      	subs	r3, r2, r3
 8003cce:	2b01      	cmp	r3, #1
 8003cd0:	d911      	bls.n	8003cf6 <HAL_DAC_ConfigChannel+0x72>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003cd8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d00a      	beq.n	8003cf6 <HAL_DAC_ConfigChannel+0x72>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	691b      	ldr	r3, [r3, #16]
 8003ce4:	f043 0208 	orr.w	r2, r3, #8
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	2203      	movs	r2, #3
 8003cf0:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8003cf2:	2303      	movs	r3, #3
 8003cf4:	e10c      	b.n	8003f10 <HAL_DAC_ConfigChannel+0x28c>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003cfc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d1df      	bne.n	8003cc4 <HAL_DAC_ConfigChannel+0x40>
          }
        }
      }
      HAL_Delay(1);
 8003d04:	2001      	movs	r0, #1
 8003d06:	f7fd fb81 	bl	800140c <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	68ba      	ldr	r2, [r7, #8]
 8003d10:	69d2      	ldr	r2, [r2, #28]
 8003d12:	641a      	str	r2, [r3, #64]	@ 0x40
 8003d14:	e023      	b.n	8003d5e <HAL_DAC_ConfigChannel+0xda>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8003d16:	f7fd fb6d 	bl	80013f4 <HAL_GetTick>
 8003d1a:	4602      	mov	r2, r0
 8003d1c:	69bb      	ldr	r3, [r7, #24]
 8003d1e:	1ad3      	subs	r3, r2, r3
 8003d20:	2b01      	cmp	r3, #1
 8003d22:	d90f      	bls.n	8003d44 <HAL_DAC_ConfigChannel+0xc0>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	da0a      	bge.n	8003d44 <HAL_DAC_ConfigChannel+0xc0>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	691b      	ldr	r3, [r3, #16]
 8003d32:	f043 0208 	orr.w	r2, r3, #8
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	2203      	movs	r2, #3
 8003d3e:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8003d40:	2303      	movs	r3, #3
 8003d42:	e0e5      	b.n	8003f10 <HAL_DAC_ConfigChannel+0x28c>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	dbe3      	blt.n	8003d16 <HAL_DAC_ConfigChannel+0x92>
          }
        }
      }
      HAL_Delay(1U);
 8003d4e:	2001      	movs	r0, #1
 8003d50:	f7fd fb5c 	bl	800140c <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	68ba      	ldr	r2, [r7, #8]
 8003d5a:	69d2      	ldr	r2, [r2, #28]
 8003d5c:	645a      	str	r2, [r3, #68]	@ 0x44
    }
#endif /* STM32L451xx STM32L452xx STM32L462xx */

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	f003 0310 	and.w	r3, r3, #16
 8003d6a:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8003d6e:	fa01 f303 	lsl.w	r3, r1, r3
 8003d72:	43db      	mvns	r3, r3
 8003d74:	ea02 0103 	and.w	r1, r2, r3
 8003d78:	68bb      	ldr	r3, [r7, #8]
 8003d7a:	6a1a      	ldr	r2, [r3, #32]
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	f003 0310 	and.w	r3, r3, #16
 8003d82:	409a      	lsls	r2, r3
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	430a      	orrs	r2, r1
 8003d8a:	649a      	str	r2, [r3, #72]	@ 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	f003 0310 	and.w	r3, r3, #16
 8003d98:	21ff      	movs	r1, #255	@ 0xff
 8003d9a:	fa01 f303 	lsl.w	r3, r1, r3
 8003d9e:	43db      	mvns	r3, r3
 8003da0:	ea02 0103 	and.w	r1, r2, r3
 8003da4:	68bb      	ldr	r3, [r7, #8]
 8003da6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	f003 0310 	and.w	r3, r3, #16
 8003dae:	409a      	lsls	r2, r3
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	430a      	orrs	r2, r1
 8003db6:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8003db8:	68bb      	ldr	r3, [r7, #8]
 8003dba:	695b      	ldr	r3, [r3, #20]
 8003dbc:	2b01      	cmp	r3, #1
 8003dbe:	d11d      	bne.n	8003dfc <HAL_DAC_ConfigChannel+0x178>
  /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003dc6:	61fb      	str	r3, [r7, #28]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	f003 0310 	and.w	r3, r3, #16
 8003dce:	221f      	movs	r2, #31
 8003dd0:	fa02 f303 	lsl.w	r3, r2, r3
 8003dd4:	43db      	mvns	r3, r3
 8003dd6:	69fa      	ldr	r2, [r7, #28]
 8003dd8:	4013      	ands	r3, r2
 8003dda:	61fb      	str	r3, [r7, #28]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8003ddc:	68bb      	ldr	r3, [r7, #8]
 8003dde:	699b      	ldr	r3, [r3, #24]
 8003de0:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	f003 0310 	and.w	r3, r3, #16
 8003de8:	697a      	ldr	r2, [r7, #20]
 8003dea:	fa02 f303 	lsl.w	r3, r2, r3
 8003dee:	69fa      	ldr	r2, [r7, #28]
 8003df0:	4313      	orrs	r3, r2
 8003df2:	61fb      	str	r3, [r7, #28]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	69fa      	ldr	r2, [r7, #28]
 8003dfa:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e02:	61fb      	str	r3, [r7, #28]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	f003 0310 	and.w	r3, r3, #16
 8003e0a:	2207      	movs	r2, #7
 8003e0c:	fa02 f303 	lsl.w	r3, r2, r3
 8003e10:	43db      	mvns	r3, r3
 8003e12:	69fa      	ldr	r2, [r7, #28]
 8003e14:	4013      	ands	r3, r2
 8003e16:	61fb      	str	r3, [r7, #28]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | sConfig->DAC_ConnectOnChipPeripheral);
 8003e18:	68bb      	ldr	r3, [r7, #8]
 8003e1a:	685a      	ldr	r2, [r3, #4]
 8003e1c:	68bb      	ldr	r3, [r7, #8]
 8003e1e:	68db      	ldr	r3, [r3, #12]
 8003e20:	431a      	orrs	r2, r3
 8003e22:	68bb      	ldr	r3, [r7, #8]
 8003e24:	691b      	ldr	r3, [r3, #16]
 8003e26:	4313      	orrs	r3, r2
 8003e28:	617b      	str	r3, [r7, #20]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	f003 0310 	and.w	r3, r3, #16
 8003e30:	697a      	ldr	r2, [r7, #20]
 8003e32:	fa02 f303 	lsl.w	r3, r2, r3
 8003e36:	69fa      	ldr	r2, [r7, #28]
 8003e38:	4313      	orrs	r3, r2
 8003e3a:	61fb      	str	r3, [r7, #28]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	69fa      	ldr	r2, [r7, #28]
 8003e42:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	6819      	ldr	r1, [r3, #0]
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	f003 0310 	and.w	r3, r3, #16
 8003e50:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003e54:	fa02 f303 	lsl.w	r3, r2, r3
 8003e58:	43da      	mvns	r2, r3
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	400a      	ands	r2, r1
 8003e60:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	61fb      	str	r3, [r7, #28]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	f003 0310 	and.w	r3, r3, #16
 8003e70:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8003e74:	fa02 f303 	lsl.w	r3, r2, r3
 8003e78:	43db      	mvns	r3, r3
 8003e7a:	69fa      	ldr	r2, [r7, #28]
 8003e7c:	4013      	ands	r3, r2
 8003e7e:	61fb      	str	r3, [r7, #28]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8003e80:	68bb      	ldr	r3, [r7, #8]
 8003e82:	689b      	ldr	r3, [r3, #8]
 8003e84:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	f003 0310 	and.w	r3, r3, #16
 8003e8c:	697a      	ldr	r2, [r7, #20]
 8003e8e:	fa02 f303 	lsl.w	r3, r2, r3
 8003e92:	69fa      	ldr	r2, [r7, #28]
 8003e94:	4313      	orrs	r3, r2
 8003e96:	61fb      	str	r3, [r7, #28]
#if defined (STM32L4P5xx) || defined (STM32L4Q5xx) || defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ == sConfig->DAC_HighFrequency)
 8003e98:	68bb      	ldr	r3, [r7, #8]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003ea0:	d104      	bne.n	8003eac <HAL_DAC_ConfigChannel+0x228>
  {
    tmpreg1 |= DAC_CR_HFSEL;
 8003ea2:	69fb      	ldr	r3, [r7, #28]
 8003ea4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003ea8:	61fb      	str	r3, [r7, #28]
 8003eaa:	e018      	b.n	8003ede <HAL_DAC_ConfigChannel+0x25a>
  }
  else
  {
    if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE == sConfig->DAC_HighFrequency)
 8003eac:	68bb      	ldr	r3, [r7, #8]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d104      	bne.n	8003ebe <HAL_DAC_ConfigChannel+0x23a>
    {
      tmpreg1 &= ~(DAC_CR_HFSEL);
 8003eb4:	69fb      	ldr	r3, [r7, #28]
 8003eb6:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8003eba:	61fb      	str	r3, [r7, #28]
 8003ebc:	e00f      	b.n	8003ede <HAL_DAC_ConfigChannel+0x25a>
    }
    else /* Automatic selection */
    {
      hclkfreq = HAL_RCC_GetHCLKFreq();
 8003ebe:	f001 f893 	bl	8004fe8 <HAL_RCC_GetHCLKFreq>
 8003ec2:	6138      	str	r0, [r7, #16]
      if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8003ec4:	693b      	ldr	r3, [r7, #16]
 8003ec6:	4a14      	ldr	r2, [pc, #80]	@ (8003f18 <HAL_DAC_ConfigChannel+0x294>)
 8003ec8:	4293      	cmp	r3, r2
 8003eca:	d904      	bls.n	8003ed6 <HAL_DAC_ConfigChannel+0x252>
      {
        /* High frequency enable when HCLK frequency higher than 80   */
         tmpreg1 |= DAC_CR_HFSEL;
 8003ecc:	69fb      	ldr	r3, [r7, #28]
 8003ece:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003ed2:	61fb      	str	r3, [r7, #28]
 8003ed4:	e003      	b.n	8003ede <HAL_DAC_ConfigChannel+0x25a>
      }
      else
      {
        /* High frequency disable when HCLK frequency higher than 80  */
        tmpreg1 &= ~(DAC_CR_HFSEL);
 8003ed6:	69fb      	ldr	r3, [r7, #28]
 8003ed8:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8003edc:	61fb      	str	r3, [r7, #28]
  }

#endif /* STM32L4P5xx STM32L4Q5xx STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx */

  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	69fa      	ldr	r2, [r7, #28]
 8003ee4:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	6819      	ldr	r1, [r3, #0]
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	f003 0310 	and.w	r3, r3, #16
 8003ef2:	22c0      	movs	r2, #192	@ 0xc0
 8003ef4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ef8:	43da      	mvns	r2, r3
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	400a      	ands	r2, r1
 8003f00:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	2201      	movs	r2, #1
 8003f06:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	2200      	movs	r2, #0
 8003f0c:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8003f0e:	2300      	movs	r3, #0
}
 8003f10:	4618      	mov	r0, r3
 8003f12:	3720      	adds	r7, #32
 8003f14:	46bd      	mov	sp, r7
 8003f16:	bd80      	pop	{r7, pc}
 8003f18:	04c4b400 	.word	0x04c4b400

08003f1c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003f1c:	b480      	push	{r7}
 8003f1e:	b087      	sub	sp, #28
 8003f20:	af00      	add	r7, sp, #0
 8003f22:	6078      	str	r0, [r7, #4]
 8003f24:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003f26:	2300      	movs	r3, #0
 8003f28:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003f2a:	e166      	b.n	80041fa <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003f2c:	683b      	ldr	r3, [r7, #0]
 8003f2e:	681a      	ldr	r2, [r3, #0]
 8003f30:	2101      	movs	r1, #1
 8003f32:	697b      	ldr	r3, [r7, #20]
 8003f34:	fa01 f303 	lsl.w	r3, r1, r3
 8003f38:	4013      	ands	r3, r2
 8003f3a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	f000 8158 	beq.w	80041f4 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003f44:	683b      	ldr	r3, [r7, #0]
 8003f46:	685b      	ldr	r3, [r3, #4]
 8003f48:	f003 0303 	and.w	r3, r3, #3
 8003f4c:	2b01      	cmp	r3, #1
 8003f4e:	d005      	beq.n	8003f5c <HAL_GPIO_Init+0x40>
 8003f50:	683b      	ldr	r3, [r7, #0]
 8003f52:	685b      	ldr	r3, [r3, #4]
 8003f54:	f003 0303 	and.w	r3, r3, #3
 8003f58:	2b02      	cmp	r3, #2
 8003f5a:	d130      	bne.n	8003fbe <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	689b      	ldr	r3, [r3, #8]
 8003f60:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003f62:	697b      	ldr	r3, [r7, #20]
 8003f64:	005b      	lsls	r3, r3, #1
 8003f66:	2203      	movs	r2, #3
 8003f68:	fa02 f303 	lsl.w	r3, r2, r3
 8003f6c:	43db      	mvns	r3, r3
 8003f6e:	693a      	ldr	r2, [r7, #16]
 8003f70:	4013      	ands	r3, r2
 8003f72:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003f74:	683b      	ldr	r3, [r7, #0]
 8003f76:	68da      	ldr	r2, [r3, #12]
 8003f78:	697b      	ldr	r3, [r7, #20]
 8003f7a:	005b      	lsls	r3, r3, #1
 8003f7c:	fa02 f303 	lsl.w	r3, r2, r3
 8003f80:	693a      	ldr	r2, [r7, #16]
 8003f82:	4313      	orrs	r3, r2
 8003f84:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	693a      	ldr	r2, [r7, #16]
 8003f8a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	685b      	ldr	r3, [r3, #4]
 8003f90:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003f92:	2201      	movs	r2, #1
 8003f94:	697b      	ldr	r3, [r7, #20]
 8003f96:	fa02 f303 	lsl.w	r3, r2, r3
 8003f9a:	43db      	mvns	r3, r3
 8003f9c:	693a      	ldr	r2, [r7, #16]
 8003f9e:	4013      	ands	r3, r2
 8003fa0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003fa2:	683b      	ldr	r3, [r7, #0]
 8003fa4:	685b      	ldr	r3, [r3, #4]
 8003fa6:	091b      	lsrs	r3, r3, #4
 8003fa8:	f003 0201 	and.w	r2, r3, #1
 8003fac:	697b      	ldr	r3, [r7, #20]
 8003fae:	fa02 f303 	lsl.w	r3, r2, r3
 8003fb2:	693a      	ldr	r2, [r7, #16]
 8003fb4:	4313      	orrs	r3, r2
 8003fb6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	693a      	ldr	r2, [r7, #16]
 8003fbc:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003fbe:	683b      	ldr	r3, [r7, #0]
 8003fc0:	685b      	ldr	r3, [r3, #4]
 8003fc2:	f003 0303 	and.w	r3, r3, #3
 8003fc6:	2b03      	cmp	r3, #3
 8003fc8:	d017      	beq.n	8003ffa <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	68db      	ldr	r3, [r3, #12]
 8003fce:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003fd0:	697b      	ldr	r3, [r7, #20]
 8003fd2:	005b      	lsls	r3, r3, #1
 8003fd4:	2203      	movs	r2, #3
 8003fd6:	fa02 f303 	lsl.w	r3, r2, r3
 8003fda:	43db      	mvns	r3, r3
 8003fdc:	693a      	ldr	r2, [r7, #16]
 8003fde:	4013      	ands	r3, r2
 8003fe0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003fe2:	683b      	ldr	r3, [r7, #0]
 8003fe4:	689a      	ldr	r2, [r3, #8]
 8003fe6:	697b      	ldr	r3, [r7, #20]
 8003fe8:	005b      	lsls	r3, r3, #1
 8003fea:	fa02 f303 	lsl.w	r3, r2, r3
 8003fee:	693a      	ldr	r2, [r7, #16]
 8003ff0:	4313      	orrs	r3, r2
 8003ff2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	693a      	ldr	r2, [r7, #16]
 8003ff8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003ffa:	683b      	ldr	r3, [r7, #0]
 8003ffc:	685b      	ldr	r3, [r3, #4]
 8003ffe:	f003 0303 	and.w	r3, r3, #3
 8004002:	2b02      	cmp	r3, #2
 8004004:	d123      	bne.n	800404e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8004006:	697b      	ldr	r3, [r7, #20]
 8004008:	08da      	lsrs	r2, r3, #3
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	3208      	adds	r2, #8
 800400e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004012:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFul << ((position & 0x07u) * 4u));
 8004014:	697b      	ldr	r3, [r7, #20]
 8004016:	f003 0307 	and.w	r3, r3, #7
 800401a:	009b      	lsls	r3, r3, #2
 800401c:	220f      	movs	r2, #15
 800401e:	fa02 f303 	lsl.w	r3, r2, r3
 8004022:	43db      	mvns	r3, r3
 8004024:	693a      	ldr	r2, [r7, #16]
 8004026:	4013      	ands	r3, r2
 8004028:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800402a:	683b      	ldr	r3, [r7, #0]
 800402c:	691a      	ldr	r2, [r3, #16]
 800402e:	697b      	ldr	r3, [r7, #20]
 8004030:	f003 0307 	and.w	r3, r3, #7
 8004034:	009b      	lsls	r3, r3, #2
 8004036:	fa02 f303 	lsl.w	r3, r2, r3
 800403a:	693a      	ldr	r2, [r7, #16]
 800403c:	4313      	orrs	r3, r2
 800403e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004040:	697b      	ldr	r3, [r7, #20]
 8004042:	08da      	lsrs	r2, r3, #3
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	3208      	adds	r2, #8
 8004048:	6939      	ldr	r1, [r7, #16]
 800404a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8004054:	697b      	ldr	r3, [r7, #20]
 8004056:	005b      	lsls	r3, r3, #1
 8004058:	2203      	movs	r2, #3
 800405a:	fa02 f303 	lsl.w	r3, r2, r3
 800405e:	43db      	mvns	r3, r3
 8004060:	693a      	ldr	r2, [r7, #16]
 8004062:	4013      	ands	r3, r2
 8004064:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004066:	683b      	ldr	r3, [r7, #0]
 8004068:	685b      	ldr	r3, [r3, #4]
 800406a:	f003 0203 	and.w	r2, r3, #3
 800406e:	697b      	ldr	r3, [r7, #20]
 8004070:	005b      	lsls	r3, r3, #1
 8004072:	fa02 f303 	lsl.w	r3, r2, r3
 8004076:	693a      	ldr	r2, [r7, #16]
 8004078:	4313      	orrs	r3, r2
 800407a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	693a      	ldr	r2, [r7, #16]
 8004080:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004082:	683b      	ldr	r3, [r7, #0]
 8004084:	685b      	ldr	r3, [r3, #4]
 8004086:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800408a:	2b00      	cmp	r3, #0
 800408c:	f000 80b2 	beq.w	80041f4 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004090:	4b61      	ldr	r3, [pc, #388]	@ (8004218 <HAL_GPIO_Init+0x2fc>)
 8004092:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004094:	4a60      	ldr	r2, [pc, #384]	@ (8004218 <HAL_GPIO_Init+0x2fc>)
 8004096:	f043 0301 	orr.w	r3, r3, #1
 800409a:	6613      	str	r3, [r2, #96]	@ 0x60
 800409c:	4b5e      	ldr	r3, [pc, #376]	@ (8004218 <HAL_GPIO_Init+0x2fc>)
 800409e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80040a0:	f003 0301 	and.w	r3, r3, #1
 80040a4:	60bb      	str	r3, [r7, #8]
 80040a6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80040a8:	4a5c      	ldr	r2, [pc, #368]	@ (800421c <HAL_GPIO_Init+0x300>)
 80040aa:	697b      	ldr	r3, [r7, #20]
 80040ac:	089b      	lsrs	r3, r3, #2
 80040ae:	3302      	adds	r3, #2
 80040b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80040b4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80040b6:	697b      	ldr	r3, [r7, #20]
 80040b8:	f003 0303 	and.w	r3, r3, #3
 80040bc:	009b      	lsls	r3, r3, #2
 80040be:	220f      	movs	r2, #15
 80040c0:	fa02 f303 	lsl.w	r3, r2, r3
 80040c4:	43db      	mvns	r3, r3
 80040c6:	693a      	ldr	r2, [r7, #16]
 80040c8:	4013      	ands	r3, r2
 80040ca:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80040d2:	d02b      	beq.n	800412c <HAL_GPIO_Init+0x210>
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	4a52      	ldr	r2, [pc, #328]	@ (8004220 <HAL_GPIO_Init+0x304>)
 80040d8:	4293      	cmp	r3, r2
 80040da:	d025      	beq.n	8004128 <HAL_GPIO_Init+0x20c>
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	4a51      	ldr	r2, [pc, #324]	@ (8004224 <HAL_GPIO_Init+0x308>)
 80040e0:	4293      	cmp	r3, r2
 80040e2:	d01f      	beq.n	8004124 <HAL_GPIO_Init+0x208>
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	4a50      	ldr	r2, [pc, #320]	@ (8004228 <HAL_GPIO_Init+0x30c>)
 80040e8:	4293      	cmp	r3, r2
 80040ea:	d019      	beq.n	8004120 <HAL_GPIO_Init+0x204>
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	4a4f      	ldr	r2, [pc, #316]	@ (800422c <HAL_GPIO_Init+0x310>)
 80040f0:	4293      	cmp	r3, r2
 80040f2:	d013      	beq.n	800411c <HAL_GPIO_Init+0x200>
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	4a4e      	ldr	r2, [pc, #312]	@ (8004230 <HAL_GPIO_Init+0x314>)
 80040f8:	4293      	cmp	r3, r2
 80040fa:	d00d      	beq.n	8004118 <HAL_GPIO_Init+0x1fc>
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	4a4d      	ldr	r2, [pc, #308]	@ (8004234 <HAL_GPIO_Init+0x318>)
 8004100:	4293      	cmp	r3, r2
 8004102:	d007      	beq.n	8004114 <HAL_GPIO_Init+0x1f8>
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	4a4c      	ldr	r2, [pc, #304]	@ (8004238 <HAL_GPIO_Init+0x31c>)
 8004108:	4293      	cmp	r3, r2
 800410a:	d101      	bne.n	8004110 <HAL_GPIO_Init+0x1f4>
 800410c:	2307      	movs	r3, #7
 800410e:	e00e      	b.n	800412e <HAL_GPIO_Init+0x212>
 8004110:	2308      	movs	r3, #8
 8004112:	e00c      	b.n	800412e <HAL_GPIO_Init+0x212>
 8004114:	2306      	movs	r3, #6
 8004116:	e00a      	b.n	800412e <HAL_GPIO_Init+0x212>
 8004118:	2305      	movs	r3, #5
 800411a:	e008      	b.n	800412e <HAL_GPIO_Init+0x212>
 800411c:	2304      	movs	r3, #4
 800411e:	e006      	b.n	800412e <HAL_GPIO_Init+0x212>
 8004120:	2303      	movs	r3, #3
 8004122:	e004      	b.n	800412e <HAL_GPIO_Init+0x212>
 8004124:	2302      	movs	r3, #2
 8004126:	e002      	b.n	800412e <HAL_GPIO_Init+0x212>
 8004128:	2301      	movs	r3, #1
 800412a:	e000      	b.n	800412e <HAL_GPIO_Init+0x212>
 800412c:	2300      	movs	r3, #0
 800412e:	697a      	ldr	r2, [r7, #20]
 8004130:	f002 0203 	and.w	r2, r2, #3
 8004134:	0092      	lsls	r2, r2, #2
 8004136:	4093      	lsls	r3, r2
 8004138:	693a      	ldr	r2, [r7, #16]
 800413a:	4313      	orrs	r3, r2
 800413c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800413e:	4937      	ldr	r1, [pc, #220]	@ (800421c <HAL_GPIO_Init+0x300>)
 8004140:	697b      	ldr	r3, [r7, #20]
 8004142:	089b      	lsrs	r3, r3, #2
 8004144:	3302      	adds	r3, #2
 8004146:	693a      	ldr	r2, [r7, #16]
 8004148:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800414c:	4b3b      	ldr	r3, [pc, #236]	@ (800423c <HAL_GPIO_Init+0x320>)
 800414e:	689b      	ldr	r3, [r3, #8]
 8004150:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	43db      	mvns	r3, r3
 8004156:	693a      	ldr	r2, [r7, #16]
 8004158:	4013      	ands	r3, r2
 800415a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800415c:	683b      	ldr	r3, [r7, #0]
 800415e:	685b      	ldr	r3, [r3, #4]
 8004160:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004164:	2b00      	cmp	r3, #0
 8004166:	d003      	beq.n	8004170 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8004168:	693a      	ldr	r2, [r7, #16]
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	4313      	orrs	r3, r2
 800416e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004170:	4a32      	ldr	r2, [pc, #200]	@ (800423c <HAL_GPIO_Init+0x320>)
 8004172:	693b      	ldr	r3, [r7, #16]
 8004174:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8004176:	4b31      	ldr	r3, [pc, #196]	@ (800423c <HAL_GPIO_Init+0x320>)
 8004178:	68db      	ldr	r3, [r3, #12]
 800417a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	43db      	mvns	r3, r3
 8004180:	693a      	ldr	r2, [r7, #16]
 8004182:	4013      	ands	r3, r2
 8004184:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004186:	683b      	ldr	r3, [r7, #0]
 8004188:	685b      	ldr	r3, [r3, #4]
 800418a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800418e:	2b00      	cmp	r3, #0
 8004190:	d003      	beq.n	800419a <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8004192:	693a      	ldr	r2, [r7, #16]
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	4313      	orrs	r3, r2
 8004198:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800419a:	4a28      	ldr	r2, [pc, #160]	@ (800423c <HAL_GPIO_Init+0x320>)
 800419c:	693b      	ldr	r3, [r7, #16]
 800419e:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80041a0:	4b26      	ldr	r3, [pc, #152]	@ (800423c <HAL_GPIO_Init+0x320>)
 80041a2:	685b      	ldr	r3, [r3, #4]
 80041a4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	43db      	mvns	r3, r3
 80041aa:	693a      	ldr	r2, [r7, #16]
 80041ac:	4013      	ands	r3, r2
 80041ae:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80041b0:	683b      	ldr	r3, [r7, #0]
 80041b2:	685b      	ldr	r3, [r3, #4]
 80041b4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d003      	beq.n	80041c4 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 80041bc:	693a      	ldr	r2, [r7, #16]
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	4313      	orrs	r3, r2
 80041c2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80041c4:	4a1d      	ldr	r2, [pc, #116]	@ (800423c <HAL_GPIO_Init+0x320>)
 80041c6:	693b      	ldr	r3, [r7, #16]
 80041c8:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80041ca:	4b1c      	ldr	r3, [pc, #112]	@ (800423c <HAL_GPIO_Init+0x320>)
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	43db      	mvns	r3, r3
 80041d4:	693a      	ldr	r2, [r7, #16]
 80041d6:	4013      	ands	r3, r2
 80041d8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80041da:	683b      	ldr	r3, [r7, #0]
 80041dc:	685b      	ldr	r3, [r3, #4]
 80041de:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d003      	beq.n	80041ee <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 80041e6:	693a      	ldr	r2, [r7, #16]
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	4313      	orrs	r3, r2
 80041ec:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80041ee:	4a13      	ldr	r2, [pc, #76]	@ (800423c <HAL_GPIO_Init+0x320>)
 80041f0:	693b      	ldr	r3, [r7, #16]
 80041f2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80041f4:	697b      	ldr	r3, [r7, #20]
 80041f6:	3301      	adds	r3, #1
 80041f8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80041fa:	683b      	ldr	r3, [r7, #0]
 80041fc:	681a      	ldr	r2, [r3, #0]
 80041fe:	697b      	ldr	r3, [r7, #20]
 8004200:	fa22 f303 	lsr.w	r3, r2, r3
 8004204:	2b00      	cmp	r3, #0
 8004206:	f47f ae91 	bne.w	8003f2c <HAL_GPIO_Init+0x10>
  }
}
 800420a:	bf00      	nop
 800420c:	bf00      	nop
 800420e:	371c      	adds	r7, #28
 8004210:	46bd      	mov	sp, r7
 8004212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004216:	4770      	bx	lr
 8004218:	40021000 	.word	0x40021000
 800421c:	40010000 	.word	0x40010000
 8004220:	48000400 	.word	0x48000400
 8004224:	48000800 	.word	0x48000800
 8004228:	48000c00 	.word	0x48000c00
 800422c:	48001000 	.word	0x48001000
 8004230:	48001400 	.word	0x48001400
 8004234:	48001800 	.word	0x48001800
 8004238:	48001c00 	.word	0x48001c00
 800423c:	40010400 	.word	0x40010400

08004240 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004240:	b480      	push	{r7}
 8004242:	b085      	sub	sp, #20
 8004244:	af00      	add	r7, sp, #0
 8004246:	6078      	str	r0, [r7, #4]
 8004248:	460b      	mov	r3, r1
 800424a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	691a      	ldr	r2, [r3, #16]
 8004250:	887b      	ldrh	r3, [r7, #2]
 8004252:	4013      	ands	r3, r2
 8004254:	2b00      	cmp	r3, #0
 8004256:	d002      	beq.n	800425e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004258:	2301      	movs	r3, #1
 800425a:	73fb      	strb	r3, [r7, #15]
 800425c:	e001      	b.n	8004262 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800425e:	2300      	movs	r3, #0
 8004260:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004262:	7bfb      	ldrb	r3, [r7, #15]
}
 8004264:	4618      	mov	r0, r3
 8004266:	3714      	adds	r7, #20
 8004268:	46bd      	mov	sp, r7
 800426a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800426e:	4770      	bx	lr

08004270 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004270:	b480      	push	{r7}
 8004272:	b083      	sub	sp, #12
 8004274:	af00      	add	r7, sp, #0
 8004276:	6078      	str	r0, [r7, #4]
 8004278:	460b      	mov	r3, r1
 800427a:	807b      	strh	r3, [r7, #2]
 800427c:	4613      	mov	r3, r2
 800427e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004280:	787b      	ldrb	r3, [r7, #1]
 8004282:	2b00      	cmp	r3, #0
 8004284:	d003      	beq.n	800428e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004286:	887a      	ldrh	r2, [r7, #2]
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800428c:	e002      	b.n	8004294 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800428e:	887a      	ldrh	r2, [r7, #2]
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8004294:	bf00      	nop
 8004296:	370c      	adds	r7, #12
 8004298:	46bd      	mov	sp, r7
 800429a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800429e:	4770      	bx	lr

080042a0 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80042a0:	b480      	push	{r7}
 80042a2:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80042a4:	4b0d      	ldr	r3, [pc, #52]	@ (80042dc <HAL_PWREx_GetVoltageRange+0x3c>)
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80042ac:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80042b0:	d102      	bne.n	80042b8 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 80042b2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80042b6:	e00b      	b.n	80042d0 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 80042b8:	4b08      	ldr	r3, [pc, #32]	@ (80042dc <HAL_PWREx_GetVoltageRange+0x3c>)
 80042ba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80042be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80042c2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80042c6:	d102      	bne.n	80042ce <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 80042c8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80042cc:	e000      	b.n	80042d0 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 80042ce:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 80042d0:	4618      	mov	r0, r3
 80042d2:	46bd      	mov	sp, r7
 80042d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042d8:	4770      	bx	lr
 80042da:	bf00      	nop
 80042dc:	40007000 	.word	0x40007000

080042e0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80042e0:	b480      	push	{r7}
 80042e2:	b085      	sub	sp, #20
 80042e4:	af00      	add	r7, sp, #0
 80042e6:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d141      	bne.n	8004372 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80042ee:	4b4b      	ldr	r3, [pc, #300]	@ (800441c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80042f6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80042fa:	d131      	bne.n	8004360 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80042fc:	4b47      	ldr	r3, [pc, #284]	@ (800441c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80042fe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004302:	4a46      	ldr	r2, [pc, #280]	@ (800441c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004304:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004308:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800430c:	4b43      	ldr	r3, [pc, #268]	@ (800441c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004314:	4a41      	ldr	r2, [pc, #260]	@ (800441c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004316:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800431a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 800431c:	4b40      	ldr	r3, [pc, #256]	@ (8004420 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	2232      	movs	r2, #50	@ 0x32
 8004322:	fb02 f303 	mul.w	r3, r2, r3
 8004326:	4a3f      	ldr	r2, [pc, #252]	@ (8004424 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004328:	fba2 2303 	umull	r2, r3, r2, r3
 800432c:	0c9b      	lsrs	r3, r3, #18
 800432e:	3301      	adds	r3, #1
 8004330:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004332:	e002      	b.n	800433a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	3b01      	subs	r3, #1
 8004338:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800433a:	4b38      	ldr	r3, [pc, #224]	@ (800441c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800433c:	695b      	ldr	r3, [r3, #20]
 800433e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004342:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004346:	d102      	bne.n	800434e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	2b00      	cmp	r3, #0
 800434c:	d1f2      	bne.n	8004334 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800434e:	4b33      	ldr	r3, [pc, #204]	@ (800441c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004350:	695b      	ldr	r3, [r3, #20]
 8004352:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004356:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800435a:	d158      	bne.n	800440e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800435c:	2303      	movs	r3, #3
 800435e:	e057      	b.n	8004410 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004360:	4b2e      	ldr	r3, [pc, #184]	@ (800441c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004362:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004366:	4a2d      	ldr	r2, [pc, #180]	@ (800441c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004368:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800436c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8004370:	e04d      	b.n	800440e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004378:	d141      	bne.n	80043fe <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800437a:	4b28      	ldr	r3, [pc, #160]	@ (800441c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004382:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004386:	d131      	bne.n	80043ec <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004388:	4b24      	ldr	r3, [pc, #144]	@ (800441c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800438a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800438e:	4a23      	ldr	r2, [pc, #140]	@ (800441c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004390:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004394:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004398:	4b20      	ldr	r3, [pc, #128]	@ (800441c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80043a0:	4a1e      	ldr	r2, [pc, #120]	@ (800441c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80043a2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80043a6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 80043a8:	4b1d      	ldr	r3, [pc, #116]	@ (8004420 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	2232      	movs	r2, #50	@ 0x32
 80043ae:	fb02 f303 	mul.w	r3, r2, r3
 80043b2:	4a1c      	ldr	r2, [pc, #112]	@ (8004424 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80043b4:	fba2 2303 	umull	r2, r3, r2, r3
 80043b8:	0c9b      	lsrs	r3, r3, #18
 80043ba:	3301      	adds	r3, #1
 80043bc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80043be:	e002      	b.n	80043c6 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	3b01      	subs	r3, #1
 80043c4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80043c6:	4b15      	ldr	r3, [pc, #84]	@ (800441c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80043c8:	695b      	ldr	r3, [r3, #20]
 80043ca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80043ce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80043d2:	d102      	bne.n	80043da <HAL_PWREx_ControlVoltageScaling+0xfa>
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d1f2      	bne.n	80043c0 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80043da:	4b10      	ldr	r3, [pc, #64]	@ (800441c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80043dc:	695b      	ldr	r3, [r3, #20]
 80043de:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80043e2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80043e6:	d112      	bne.n	800440e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80043e8:	2303      	movs	r3, #3
 80043ea:	e011      	b.n	8004410 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80043ec:	4b0b      	ldr	r3, [pc, #44]	@ (800441c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80043ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80043f2:	4a0a      	ldr	r2, [pc, #40]	@ (800441c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80043f4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80043f8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80043fc:	e007      	b.n	800440e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80043fe:	4b07      	ldr	r3, [pc, #28]	@ (800441c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004406:	4a05      	ldr	r2, [pc, #20]	@ (800441c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004408:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800440c:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800440e:	2300      	movs	r3, #0
}
 8004410:	4618      	mov	r0, r3
 8004412:	3714      	adds	r7, #20
 8004414:	46bd      	mov	sp, r7
 8004416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800441a:	4770      	bx	lr
 800441c:	40007000 	.word	0x40007000
 8004420:	20000010 	.word	0x20000010
 8004424:	431bde83 	.word	0x431bde83

08004428 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004428:	b580      	push	{r7, lr}
 800442a:	b088      	sub	sp, #32
 800442c:	af00      	add	r7, sp, #0
 800442e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	2b00      	cmp	r3, #0
 8004434:	d102      	bne.n	800443c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8004436:	2301      	movs	r3, #1
 8004438:	f000 bc08 	b.w	8004c4c <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800443c:	4b96      	ldr	r3, [pc, #600]	@ (8004698 <HAL_RCC_OscConfig+0x270>)
 800443e:	689b      	ldr	r3, [r3, #8]
 8004440:	f003 030c 	and.w	r3, r3, #12
 8004444:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004446:	4b94      	ldr	r3, [pc, #592]	@ (8004698 <HAL_RCC_OscConfig+0x270>)
 8004448:	68db      	ldr	r3, [r3, #12]
 800444a:	f003 0303 	and.w	r3, r3, #3
 800444e:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	f003 0310 	and.w	r3, r3, #16
 8004458:	2b00      	cmp	r3, #0
 800445a:	f000 80e4 	beq.w	8004626 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800445e:	69bb      	ldr	r3, [r7, #24]
 8004460:	2b00      	cmp	r3, #0
 8004462:	d007      	beq.n	8004474 <HAL_RCC_OscConfig+0x4c>
 8004464:	69bb      	ldr	r3, [r7, #24]
 8004466:	2b0c      	cmp	r3, #12
 8004468:	f040 808b 	bne.w	8004582 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800446c:	697b      	ldr	r3, [r7, #20]
 800446e:	2b01      	cmp	r3, #1
 8004470:	f040 8087 	bne.w	8004582 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004474:	4b88      	ldr	r3, [pc, #544]	@ (8004698 <HAL_RCC_OscConfig+0x270>)
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	f003 0302 	and.w	r3, r3, #2
 800447c:	2b00      	cmp	r3, #0
 800447e:	d005      	beq.n	800448c <HAL_RCC_OscConfig+0x64>
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	699b      	ldr	r3, [r3, #24]
 8004484:	2b00      	cmp	r3, #0
 8004486:	d101      	bne.n	800448c <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8004488:	2301      	movs	r3, #1
 800448a:	e3df      	b.n	8004c4c <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	6a1a      	ldr	r2, [r3, #32]
 8004490:	4b81      	ldr	r3, [pc, #516]	@ (8004698 <HAL_RCC_OscConfig+0x270>)
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	f003 0308 	and.w	r3, r3, #8
 8004498:	2b00      	cmp	r3, #0
 800449a:	d004      	beq.n	80044a6 <HAL_RCC_OscConfig+0x7e>
 800449c:	4b7e      	ldr	r3, [pc, #504]	@ (8004698 <HAL_RCC_OscConfig+0x270>)
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80044a4:	e005      	b.n	80044b2 <HAL_RCC_OscConfig+0x8a>
 80044a6:	4b7c      	ldr	r3, [pc, #496]	@ (8004698 <HAL_RCC_OscConfig+0x270>)
 80044a8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80044ac:	091b      	lsrs	r3, r3, #4
 80044ae:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80044b2:	4293      	cmp	r3, r2
 80044b4:	d223      	bcs.n	80044fe <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	6a1b      	ldr	r3, [r3, #32]
 80044ba:	4618      	mov	r0, r3
 80044bc:	f000 fda0 	bl	8005000 <RCC_SetFlashLatencyFromMSIRange>
 80044c0:	4603      	mov	r3, r0
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d001      	beq.n	80044ca <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 80044c6:	2301      	movs	r3, #1
 80044c8:	e3c0      	b.n	8004c4c <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80044ca:	4b73      	ldr	r3, [pc, #460]	@ (8004698 <HAL_RCC_OscConfig+0x270>)
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	4a72      	ldr	r2, [pc, #456]	@ (8004698 <HAL_RCC_OscConfig+0x270>)
 80044d0:	f043 0308 	orr.w	r3, r3, #8
 80044d4:	6013      	str	r3, [r2, #0]
 80044d6:	4b70      	ldr	r3, [pc, #448]	@ (8004698 <HAL_RCC_OscConfig+0x270>)
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	6a1b      	ldr	r3, [r3, #32]
 80044e2:	496d      	ldr	r1, [pc, #436]	@ (8004698 <HAL_RCC_OscConfig+0x270>)
 80044e4:	4313      	orrs	r3, r2
 80044e6:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80044e8:	4b6b      	ldr	r3, [pc, #428]	@ (8004698 <HAL_RCC_OscConfig+0x270>)
 80044ea:	685b      	ldr	r3, [r3, #4]
 80044ec:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	69db      	ldr	r3, [r3, #28]
 80044f4:	021b      	lsls	r3, r3, #8
 80044f6:	4968      	ldr	r1, [pc, #416]	@ (8004698 <HAL_RCC_OscConfig+0x270>)
 80044f8:	4313      	orrs	r3, r2
 80044fa:	604b      	str	r3, [r1, #4]
 80044fc:	e025      	b.n	800454a <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80044fe:	4b66      	ldr	r3, [pc, #408]	@ (8004698 <HAL_RCC_OscConfig+0x270>)
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	4a65      	ldr	r2, [pc, #404]	@ (8004698 <HAL_RCC_OscConfig+0x270>)
 8004504:	f043 0308 	orr.w	r3, r3, #8
 8004508:	6013      	str	r3, [r2, #0]
 800450a:	4b63      	ldr	r3, [pc, #396]	@ (8004698 <HAL_RCC_OscConfig+0x270>)
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	6a1b      	ldr	r3, [r3, #32]
 8004516:	4960      	ldr	r1, [pc, #384]	@ (8004698 <HAL_RCC_OscConfig+0x270>)
 8004518:	4313      	orrs	r3, r2
 800451a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800451c:	4b5e      	ldr	r3, [pc, #376]	@ (8004698 <HAL_RCC_OscConfig+0x270>)
 800451e:	685b      	ldr	r3, [r3, #4]
 8004520:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	69db      	ldr	r3, [r3, #28]
 8004528:	021b      	lsls	r3, r3, #8
 800452a:	495b      	ldr	r1, [pc, #364]	@ (8004698 <HAL_RCC_OscConfig+0x270>)
 800452c:	4313      	orrs	r3, r2
 800452e:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004530:	69bb      	ldr	r3, [r7, #24]
 8004532:	2b00      	cmp	r3, #0
 8004534:	d109      	bne.n	800454a <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	6a1b      	ldr	r3, [r3, #32]
 800453a:	4618      	mov	r0, r3
 800453c:	f000 fd60 	bl	8005000 <RCC_SetFlashLatencyFromMSIRange>
 8004540:	4603      	mov	r3, r0
 8004542:	2b00      	cmp	r3, #0
 8004544:	d001      	beq.n	800454a <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8004546:	2301      	movs	r3, #1
 8004548:	e380      	b.n	8004c4c <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800454a:	f000 fcc1 	bl	8004ed0 <HAL_RCC_GetSysClockFreq>
 800454e:	4602      	mov	r2, r0
 8004550:	4b51      	ldr	r3, [pc, #324]	@ (8004698 <HAL_RCC_OscConfig+0x270>)
 8004552:	689b      	ldr	r3, [r3, #8]
 8004554:	091b      	lsrs	r3, r3, #4
 8004556:	f003 030f 	and.w	r3, r3, #15
 800455a:	4950      	ldr	r1, [pc, #320]	@ (800469c <HAL_RCC_OscConfig+0x274>)
 800455c:	5ccb      	ldrb	r3, [r1, r3]
 800455e:	f003 031f 	and.w	r3, r3, #31
 8004562:	fa22 f303 	lsr.w	r3, r2, r3
 8004566:	4a4e      	ldr	r2, [pc, #312]	@ (80046a0 <HAL_RCC_OscConfig+0x278>)
 8004568:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800456a:	4b4e      	ldr	r3, [pc, #312]	@ (80046a4 <HAL_RCC_OscConfig+0x27c>)
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	4618      	mov	r0, r3
 8004570:	f7fc fef0 	bl	8001354 <HAL_InitTick>
 8004574:	4603      	mov	r3, r0
 8004576:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8004578:	7bfb      	ldrb	r3, [r7, #15]
 800457a:	2b00      	cmp	r3, #0
 800457c:	d052      	beq.n	8004624 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 800457e:	7bfb      	ldrb	r3, [r7, #15]
 8004580:	e364      	b.n	8004c4c <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	699b      	ldr	r3, [r3, #24]
 8004586:	2b00      	cmp	r3, #0
 8004588:	d032      	beq.n	80045f0 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800458a:	4b43      	ldr	r3, [pc, #268]	@ (8004698 <HAL_RCC_OscConfig+0x270>)
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	4a42      	ldr	r2, [pc, #264]	@ (8004698 <HAL_RCC_OscConfig+0x270>)
 8004590:	f043 0301 	orr.w	r3, r3, #1
 8004594:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004596:	f7fc ff2d 	bl	80013f4 <HAL_GetTick>
 800459a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800459c:	e008      	b.n	80045b0 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800459e:	f7fc ff29 	bl	80013f4 <HAL_GetTick>
 80045a2:	4602      	mov	r2, r0
 80045a4:	693b      	ldr	r3, [r7, #16]
 80045a6:	1ad3      	subs	r3, r2, r3
 80045a8:	2b02      	cmp	r3, #2
 80045aa:	d901      	bls.n	80045b0 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 80045ac:	2303      	movs	r3, #3
 80045ae:	e34d      	b.n	8004c4c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80045b0:	4b39      	ldr	r3, [pc, #228]	@ (8004698 <HAL_RCC_OscConfig+0x270>)
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	f003 0302 	and.w	r3, r3, #2
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d0f0      	beq.n	800459e <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80045bc:	4b36      	ldr	r3, [pc, #216]	@ (8004698 <HAL_RCC_OscConfig+0x270>)
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	4a35      	ldr	r2, [pc, #212]	@ (8004698 <HAL_RCC_OscConfig+0x270>)
 80045c2:	f043 0308 	orr.w	r3, r3, #8
 80045c6:	6013      	str	r3, [r2, #0]
 80045c8:	4b33      	ldr	r3, [pc, #204]	@ (8004698 <HAL_RCC_OscConfig+0x270>)
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	6a1b      	ldr	r3, [r3, #32]
 80045d4:	4930      	ldr	r1, [pc, #192]	@ (8004698 <HAL_RCC_OscConfig+0x270>)
 80045d6:	4313      	orrs	r3, r2
 80045d8:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80045da:	4b2f      	ldr	r3, [pc, #188]	@ (8004698 <HAL_RCC_OscConfig+0x270>)
 80045dc:	685b      	ldr	r3, [r3, #4]
 80045de:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	69db      	ldr	r3, [r3, #28]
 80045e6:	021b      	lsls	r3, r3, #8
 80045e8:	492b      	ldr	r1, [pc, #172]	@ (8004698 <HAL_RCC_OscConfig+0x270>)
 80045ea:	4313      	orrs	r3, r2
 80045ec:	604b      	str	r3, [r1, #4]
 80045ee:	e01a      	b.n	8004626 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80045f0:	4b29      	ldr	r3, [pc, #164]	@ (8004698 <HAL_RCC_OscConfig+0x270>)
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	4a28      	ldr	r2, [pc, #160]	@ (8004698 <HAL_RCC_OscConfig+0x270>)
 80045f6:	f023 0301 	bic.w	r3, r3, #1
 80045fa:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80045fc:	f7fc fefa 	bl	80013f4 <HAL_GetTick>
 8004600:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004602:	e008      	b.n	8004616 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004604:	f7fc fef6 	bl	80013f4 <HAL_GetTick>
 8004608:	4602      	mov	r2, r0
 800460a:	693b      	ldr	r3, [r7, #16]
 800460c:	1ad3      	subs	r3, r2, r3
 800460e:	2b02      	cmp	r3, #2
 8004610:	d901      	bls.n	8004616 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8004612:	2303      	movs	r3, #3
 8004614:	e31a      	b.n	8004c4c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004616:	4b20      	ldr	r3, [pc, #128]	@ (8004698 <HAL_RCC_OscConfig+0x270>)
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	f003 0302 	and.w	r3, r3, #2
 800461e:	2b00      	cmp	r3, #0
 8004620:	d1f0      	bne.n	8004604 <HAL_RCC_OscConfig+0x1dc>
 8004622:	e000      	b.n	8004626 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004624:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	f003 0301 	and.w	r3, r3, #1
 800462e:	2b00      	cmp	r3, #0
 8004630:	d073      	beq.n	800471a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8004632:	69bb      	ldr	r3, [r7, #24]
 8004634:	2b08      	cmp	r3, #8
 8004636:	d005      	beq.n	8004644 <HAL_RCC_OscConfig+0x21c>
 8004638:	69bb      	ldr	r3, [r7, #24]
 800463a:	2b0c      	cmp	r3, #12
 800463c:	d10e      	bne.n	800465c <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800463e:	697b      	ldr	r3, [r7, #20]
 8004640:	2b03      	cmp	r3, #3
 8004642:	d10b      	bne.n	800465c <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004644:	4b14      	ldr	r3, [pc, #80]	@ (8004698 <HAL_RCC_OscConfig+0x270>)
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800464c:	2b00      	cmp	r3, #0
 800464e:	d063      	beq.n	8004718 <HAL_RCC_OscConfig+0x2f0>
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	685b      	ldr	r3, [r3, #4]
 8004654:	2b00      	cmp	r3, #0
 8004656:	d15f      	bne.n	8004718 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8004658:	2301      	movs	r3, #1
 800465a:	e2f7      	b.n	8004c4c <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	685b      	ldr	r3, [r3, #4]
 8004660:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004664:	d106      	bne.n	8004674 <HAL_RCC_OscConfig+0x24c>
 8004666:	4b0c      	ldr	r3, [pc, #48]	@ (8004698 <HAL_RCC_OscConfig+0x270>)
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	4a0b      	ldr	r2, [pc, #44]	@ (8004698 <HAL_RCC_OscConfig+0x270>)
 800466c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004670:	6013      	str	r3, [r2, #0]
 8004672:	e025      	b.n	80046c0 <HAL_RCC_OscConfig+0x298>
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	685b      	ldr	r3, [r3, #4]
 8004678:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800467c:	d114      	bne.n	80046a8 <HAL_RCC_OscConfig+0x280>
 800467e:	4b06      	ldr	r3, [pc, #24]	@ (8004698 <HAL_RCC_OscConfig+0x270>)
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	4a05      	ldr	r2, [pc, #20]	@ (8004698 <HAL_RCC_OscConfig+0x270>)
 8004684:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004688:	6013      	str	r3, [r2, #0]
 800468a:	4b03      	ldr	r3, [pc, #12]	@ (8004698 <HAL_RCC_OscConfig+0x270>)
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	4a02      	ldr	r2, [pc, #8]	@ (8004698 <HAL_RCC_OscConfig+0x270>)
 8004690:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004694:	6013      	str	r3, [r2, #0]
 8004696:	e013      	b.n	80046c0 <HAL_RCC_OscConfig+0x298>
 8004698:	40021000 	.word	0x40021000
 800469c:	08005cf4 	.word	0x08005cf4
 80046a0:	20000010 	.word	0x20000010
 80046a4:	20000014 	.word	0x20000014
 80046a8:	4ba0      	ldr	r3, [pc, #640]	@ (800492c <HAL_RCC_OscConfig+0x504>)
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	4a9f      	ldr	r2, [pc, #636]	@ (800492c <HAL_RCC_OscConfig+0x504>)
 80046ae:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80046b2:	6013      	str	r3, [r2, #0]
 80046b4:	4b9d      	ldr	r3, [pc, #628]	@ (800492c <HAL_RCC_OscConfig+0x504>)
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	4a9c      	ldr	r2, [pc, #624]	@ (800492c <HAL_RCC_OscConfig+0x504>)
 80046ba:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80046be:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	685b      	ldr	r3, [r3, #4]
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d013      	beq.n	80046f0 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046c8:	f7fc fe94 	bl	80013f4 <HAL_GetTick>
 80046cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80046ce:	e008      	b.n	80046e2 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80046d0:	f7fc fe90 	bl	80013f4 <HAL_GetTick>
 80046d4:	4602      	mov	r2, r0
 80046d6:	693b      	ldr	r3, [r7, #16]
 80046d8:	1ad3      	subs	r3, r2, r3
 80046da:	2b64      	cmp	r3, #100	@ 0x64
 80046dc:	d901      	bls.n	80046e2 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80046de:	2303      	movs	r3, #3
 80046e0:	e2b4      	b.n	8004c4c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80046e2:	4b92      	ldr	r3, [pc, #584]	@ (800492c <HAL_RCC_OscConfig+0x504>)
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d0f0      	beq.n	80046d0 <HAL_RCC_OscConfig+0x2a8>
 80046ee:	e014      	b.n	800471a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046f0:	f7fc fe80 	bl	80013f4 <HAL_GetTick>
 80046f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80046f6:	e008      	b.n	800470a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80046f8:	f7fc fe7c 	bl	80013f4 <HAL_GetTick>
 80046fc:	4602      	mov	r2, r0
 80046fe:	693b      	ldr	r3, [r7, #16]
 8004700:	1ad3      	subs	r3, r2, r3
 8004702:	2b64      	cmp	r3, #100	@ 0x64
 8004704:	d901      	bls.n	800470a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8004706:	2303      	movs	r3, #3
 8004708:	e2a0      	b.n	8004c4c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800470a:	4b88      	ldr	r3, [pc, #544]	@ (800492c <HAL_RCC_OscConfig+0x504>)
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004712:	2b00      	cmp	r3, #0
 8004714:	d1f0      	bne.n	80046f8 <HAL_RCC_OscConfig+0x2d0>
 8004716:	e000      	b.n	800471a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004718:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	f003 0302 	and.w	r3, r3, #2
 8004722:	2b00      	cmp	r3, #0
 8004724:	d060      	beq.n	80047e8 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8004726:	69bb      	ldr	r3, [r7, #24]
 8004728:	2b04      	cmp	r3, #4
 800472a:	d005      	beq.n	8004738 <HAL_RCC_OscConfig+0x310>
 800472c:	69bb      	ldr	r3, [r7, #24]
 800472e:	2b0c      	cmp	r3, #12
 8004730:	d119      	bne.n	8004766 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004732:	697b      	ldr	r3, [r7, #20]
 8004734:	2b02      	cmp	r3, #2
 8004736:	d116      	bne.n	8004766 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004738:	4b7c      	ldr	r3, [pc, #496]	@ (800492c <HAL_RCC_OscConfig+0x504>)
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004740:	2b00      	cmp	r3, #0
 8004742:	d005      	beq.n	8004750 <HAL_RCC_OscConfig+0x328>
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	68db      	ldr	r3, [r3, #12]
 8004748:	2b00      	cmp	r3, #0
 800474a:	d101      	bne.n	8004750 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800474c:	2301      	movs	r3, #1
 800474e:	e27d      	b.n	8004c4c <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004750:	4b76      	ldr	r3, [pc, #472]	@ (800492c <HAL_RCC_OscConfig+0x504>)
 8004752:	685b      	ldr	r3, [r3, #4]
 8004754:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	691b      	ldr	r3, [r3, #16]
 800475c:	061b      	lsls	r3, r3, #24
 800475e:	4973      	ldr	r1, [pc, #460]	@ (800492c <HAL_RCC_OscConfig+0x504>)
 8004760:	4313      	orrs	r3, r2
 8004762:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004764:	e040      	b.n	80047e8 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	68db      	ldr	r3, [r3, #12]
 800476a:	2b00      	cmp	r3, #0
 800476c:	d023      	beq.n	80047b6 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800476e:	4b6f      	ldr	r3, [pc, #444]	@ (800492c <HAL_RCC_OscConfig+0x504>)
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	4a6e      	ldr	r2, [pc, #440]	@ (800492c <HAL_RCC_OscConfig+0x504>)
 8004774:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004778:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800477a:	f7fc fe3b 	bl	80013f4 <HAL_GetTick>
 800477e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004780:	e008      	b.n	8004794 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004782:	f7fc fe37 	bl	80013f4 <HAL_GetTick>
 8004786:	4602      	mov	r2, r0
 8004788:	693b      	ldr	r3, [r7, #16]
 800478a:	1ad3      	subs	r3, r2, r3
 800478c:	2b02      	cmp	r3, #2
 800478e:	d901      	bls.n	8004794 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8004790:	2303      	movs	r3, #3
 8004792:	e25b      	b.n	8004c4c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004794:	4b65      	ldr	r3, [pc, #404]	@ (800492c <HAL_RCC_OscConfig+0x504>)
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800479c:	2b00      	cmp	r3, #0
 800479e:	d0f0      	beq.n	8004782 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80047a0:	4b62      	ldr	r3, [pc, #392]	@ (800492c <HAL_RCC_OscConfig+0x504>)
 80047a2:	685b      	ldr	r3, [r3, #4]
 80047a4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	691b      	ldr	r3, [r3, #16]
 80047ac:	061b      	lsls	r3, r3, #24
 80047ae:	495f      	ldr	r1, [pc, #380]	@ (800492c <HAL_RCC_OscConfig+0x504>)
 80047b0:	4313      	orrs	r3, r2
 80047b2:	604b      	str	r3, [r1, #4]
 80047b4:	e018      	b.n	80047e8 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80047b6:	4b5d      	ldr	r3, [pc, #372]	@ (800492c <HAL_RCC_OscConfig+0x504>)
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	4a5c      	ldr	r2, [pc, #368]	@ (800492c <HAL_RCC_OscConfig+0x504>)
 80047bc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80047c0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047c2:	f7fc fe17 	bl	80013f4 <HAL_GetTick>
 80047c6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80047c8:	e008      	b.n	80047dc <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80047ca:	f7fc fe13 	bl	80013f4 <HAL_GetTick>
 80047ce:	4602      	mov	r2, r0
 80047d0:	693b      	ldr	r3, [r7, #16]
 80047d2:	1ad3      	subs	r3, r2, r3
 80047d4:	2b02      	cmp	r3, #2
 80047d6:	d901      	bls.n	80047dc <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80047d8:	2303      	movs	r3, #3
 80047da:	e237      	b.n	8004c4c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80047dc:	4b53      	ldr	r3, [pc, #332]	@ (800492c <HAL_RCC_OscConfig+0x504>)
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d1f0      	bne.n	80047ca <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	f003 0308 	and.w	r3, r3, #8
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d03c      	beq.n	800486e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	695b      	ldr	r3, [r3, #20]
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d01c      	beq.n	8004836 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80047fc:	4b4b      	ldr	r3, [pc, #300]	@ (800492c <HAL_RCC_OscConfig+0x504>)
 80047fe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004802:	4a4a      	ldr	r2, [pc, #296]	@ (800492c <HAL_RCC_OscConfig+0x504>)
 8004804:	f043 0301 	orr.w	r3, r3, #1
 8004808:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800480c:	f7fc fdf2 	bl	80013f4 <HAL_GetTick>
 8004810:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004812:	e008      	b.n	8004826 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004814:	f7fc fdee 	bl	80013f4 <HAL_GetTick>
 8004818:	4602      	mov	r2, r0
 800481a:	693b      	ldr	r3, [r7, #16]
 800481c:	1ad3      	subs	r3, r2, r3
 800481e:	2b02      	cmp	r3, #2
 8004820:	d901      	bls.n	8004826 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8004822:	2303      	movs	r3, #3
 8004824:	e212      	b.n	8004c4c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004826:	4b41      	ldr	r3, [pc, #260]	@ (800492c <HAL_RCC_OscConfig+0x504>)
 8004828:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800482c:	f003 0302 	and.w	r3, r3, #2
 8004830:	2b00      	cmp	r3, #0
 8004832:	d0ef      	beq.n	8004814 <HAL_RCC_OscConfig+0x3ec>
 8004834:	e01b      	b.n	800486e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004836:	4b3d      	ldr	r3, [pc, #244]	@ (800492c <HAL_RCC_OscConfig+0x504>)
 8004838:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800483c:	4a3b      	ldr	r2, [pc, #236]	@ (800492c <HAL_RCC_OscConfig+0x504>)
 800483e:	f023 0301 	bic.w	r3, r3, #1
 8004842:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004846:	f7fc fdd5 	bl	80013f4 <HAL_GetTick>
 800484a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800484c:	e008      	b.n	8004860 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800484e:	f7fc fdd1 	bl	80013f4 <HAL_GetTick>
 8004852:	4602      	mov	r2, r0
 8004854:	693b      	ldr	r3, [r7, #16]
 8004856:	1ad3      	subs	r3, r2, r3
 8004858:	2b02      	cmp	r3, #2
 800485a:	d901      	bls.n	8004860 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800485c:	2303      	movs	r3, #3
 800485e:	e1f5      	b.n	8004c4c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004860:	4b32      	ldr	r3, [pc, #200]	@ (800492c <HAL_RCC_OscConfig+0x504>)
 8004862:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004866:	f003 0302 	and.w	r3, r3, #2
 800486a:	2b00      	cmp	r3, #0
 800486c:	d1ef      	bne.n	800484e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	f003 0304 	and.w	r3, r3, #4
 8004876:	2b00      	cmp	r3, #0
 8004878:	f000 80a6 	beq.w	80049c8 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800487c:	2300      	movs	r3, #0
 800487e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004880:	4b2a      	ldr	r3, [pc, #168]	@ (800492c <HAL_RCC_OscConfig+0x504>)
 8004882:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004884:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004888:	2b00      	cmp	r3, #0
 800488a:	d10d      	bne.n	80048a8 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800488c:	4b27      	ldr	r3, [pc, #156]	@ (800492c <HAL_RCC_OscConfig+0x504>)
 800488e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004890:	4a26      	ldr	r2, [pc, #152]	@ (800492c <HAL_RCC_OscConfig+0x504>)
 8004892:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004896:	6593      	str	r3, [r2, #88]	@ 0x58
 8004898:	4b24      	ldr	r3, [pc, #144]	@ (800492c <HAL_RCC_OscConfig+0x504>)
 800489a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800489c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80048a0:	60bb      	str	r3, [r7, #8]
 80048a2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80048a4:	2301      	movs	r3, #1
 80048a6:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80048a8:	4b21      	ldr	r3, [pc, #132]	@ (8004930 <HAL_RCC_OscConfig+0x508>)
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d118      	bne.n	80048e6 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80048b4:	4b1e      	ldr	r3, [pc, #120]	@ (8004930 <HAL_RCC_OscConfig+0x508>)
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	4a1d      	ldr	r2, [pc, #116]	@ (8004930 <HAL_RCC_OscConfig+0x508>)
 80048ba:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80048be:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80048c0:	f7fc fd98 	bl	80013f4 <HAL_GetTick>
 80048c4:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80048c6:	e008      	b.n	80048da <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80048c8:	f7fc fd94 	bl	80013f4 <HAL_GetTick>
 80048cc:	4602      	mov	r2, r0
 80048ce:	693b      	ldr	r3, [r7, #16]
 80048d0:	1ad3      	subs	r3, r2, r3
 80048d2:	2b02      	cmp	r3, #2
 80048d4:	d901      	bls.n	80048da <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80048d6:	2303      	movs	r3, #3
 80048d8:	e1b8      	b.n	8004c4c <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80048da:	4b15      	ldr	r3, [pc, #84]	@ (8004930 <HAL_RCC_OscConfig+0x508>)
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d0f0      	beq.n	80048c8 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	689b      	ldr	r3, [r3, #8]
 80048ea:	2b01      	cmp	r3, #1
 80048ec:	d108      	bne.n	8004900 <HAL_RCC_OscConfig+0x4d8>
 80048ee:	4b0f      	ldr	r3, [pc, #60]	@ (800492c <HAL_RCC_OscConfig+0x504>)
 80048f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80048f4:	4a0d      	ldr	r2, [pc, #52]	@ (800492c <HAL_RCC_OscConfig+0x504>)
 80048f6:	f043 0301 	orr.w	r3, r3, #1
 80048fa:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80048fe:	e029      	b.n	8004954 <HAL_RCC_OscConfig+0x52c>
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	689b      	ldr	r3, [r3, #8]
 8004904:	2b05      	cmp	r3, #5
 8004906:	d115      	bne.n	8004934 <HAL_RCC_OscConfig+0x50c>
 8004908:	4b08      	ldr	r3, [pc, #32]	@ (800492c <HAL_RCC_OscConfig+0x504>)
 800490a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800490e:	4a07      	ldr	r2, [pc, #28]	@ (800492c <HAL_RCC_OscConfig+0x504>)
 8004910:	f043 0304 	orr.w	r3, r3, #4
 8004914:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004918:	4b04      	ldr	r3, [pc, #16]	@ (800492c <HAL_RCC_OscConfig+0x504>)
 800491a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800491e:	4a03      	ldr	r2, [pc, #12]	@ (800492c <HAL_RCC_OscConfig+0x504>)
 8004920:	f043 0301 	orr.w	r3, r3, #1
 8004924:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004928:	e014      	b.n	8004954 <HAL_RCC_OscConfig+0x52c>
 800492a:	bf00      	nop
 800492c:	40021000 	.word	0x40021000
 8004930:	40007000 	.word	0x40007000
 8004934:	4b9d      	ldr	r3, [pc, #628]	@ (8004bac <HAL_RCC_OscConfig+0x784>)
 8004936:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800493a:	4a9c      	ldr	r2, [pc, #624]	@ (8004bac <HAL_RCC_OscConfig+0x784>)
 800493c:	f023 0301 	bic.w	r3, r3, #1
 8004940:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004944:	4b99      	ldr	r3, [pc, #612]	@ (8004bac <HAL_RCC_OscConfig+0x784>)
 8004946:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800494a:	4a98      	ldr	r2, [pc, #608]	@ (8004bac <HAL_RCC_OscConfig+0x784>)
 800494c:	f023 0304 	bic.w	r3, r3, #4
 8004950:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	689b      	ldr	r3, [r3, #8]
 8004958:	2b00      	cmp	r3, #0
 800495a:	d016      	beq.n	800498a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800495c:	f7fc fd4a 	bl	80013f4 <HAL_GetTick>
 8004960:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004962:	e00a      	b.n	800497a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004964:	f7fc fd46 	bl	80013f4 <HAL_GetTick>
 8004968:	4602      	mov	r2, r0
 800496a:	693b      	ldr	r3, [r7, #16]
 800496c:	1ad3      	subs	r3, r2, r3
 800496e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004972:	4293      	cmp	r3, r2
 8004974:	d901      	bls.n	800497a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8004976:	2303      	movs	r3, #3
 8004978:	e168      	b.n	8004c4c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800497a:	4b8c      	ldr	r3, [pc, #560]	@ (8004bac <HAL_RCC_OscConfig+0x784>)
 800497c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004980:	f003 0302 	and.w	r3, r3, #2
 8004984:	2b00      	cmp	r3, #0
 8004986:	d0ed      	beq.n	8004964 <HAL_RCC_OscConfig+0x53c>
 8004988:	e015      	b.n	80049b6 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800498a:	f7fc fd33 	bl	80013f4 <HAL_GetTick>
 800498e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004990:	e00a      	b.n	80049a8 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004992:	f7fc fd2f 	bl	80013f4 <HAL_GetTick>
 8004996:	4602      	mov	r2, r0
 8004998:	693b      	ldr	r3, [r7, #16]
 800499a:	1ad3      	subs	r3, r2, r3
 800499c:	f241 3288 	movw	r2, #5000	@ 0x1388
 80049a0:	4293      	cmp	r3, r2
 80049a2:	d901      	bls.n	80049a8 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80049a4:	2303      	movs	r3, #3
 80049a6:	e151      	b.n	8004c4c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80049a8:	4b80      	ldr	r3, [pc, #512]	@ (8004bac <HAL_RCC_OscConfig+0x784>)
 80049aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80049ae:	f003 0302 	and.w	r3, r3, #2
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d1ed      	bne.n	8004992 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80049b6:	7ffb      	ldrb	r3, [r7, #31]
 80049b8:	2b01      	cmp	r3, #1
 80049ba:	d105      	bne.n	80049c8 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80049bc:	4b7b      	ldr	r3, [pc, #492]	@ (8004bac <HAL_RCC_OscConfig+0x784>)
 80049be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80049c0:	4a7a      	ldr	r2, [pc, #488]	@ (8004bac <HAL_RCC_OscConfig+0x784>)
 80049c2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80049c6:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	f003 0320 	and.w	r3, r3, #32
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d03c      	beq.n	8004a4e <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d01c      	beq.n	8004a16 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80049dc:	4b73      	ldr	r3, [pc, #460]	@ (8004bac <HAL_RCC_OscConfig+0x784>)
 80049de:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80049e2:	4a72      	ldr	r2, [pc, #456]	@ (8004bac <HAL_RCC_OscConfig+0x784>)
 80049e4:	f043 0301 	orr.w	r3, r3, #1
 80049e8:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80049ec:	f7fc fd02 	bl	80013f4 <HAL_GetTick>
 80049f0:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80049f2:	e008      	b.n	8004a06 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80049f4:	f7fc fcfe 	bl	80013f4 <HAL_GetTick>
 80049f8:	4602      	mov	r2, r0
 80049fa:	693b      	ldr	r3, [r7, #16]
 80049fc:	1ad3      	subs	r3, r2, r3
 80049fe:	2b02      	cmp	r3, #2
 8004a00:	d901      	bls.n	8004a06 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8004a02:	2303      	movs	r3, #3
 8004a04:	e122      	b.n	8004c4c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004a06:	4b69      	ldr	r3, [pc, #420]	@ (8004bac <HAL_RCC_OscConfig+0x784>)
 8004a08:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004a0c:	f003 0302 	and.w	r3, r3, #2
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d0ef      	beq.n	80049f4 <HAL_RCC_OscConfig+0x5cc>
 8004a14:	e01b      	b.n	8004a4e <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004a16:	4b65      	ldr	r3, [pc, #404]	@ (8004bac <HAL_RCC_OscConfig+0x784>)
 8004a18:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004a1c:	4a63      	ldr	r2, [pc, #396]	@ (8004bac <HAL_RCC_OscConfig+0x784>)
 8004a1e:	f023 0301 	bic.w	r3, r3, #1
 8004a22:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a26:	f7fc fce5 	bl	80013f4 <HAL_GetTick>
 8004a2a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004a2c:	e008      	b.n	8004a40 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004a2e:	f7fc fce1 	bl	80013f4 <HAL_GetTick>
 8004a32:	4602      	mov	r2, r0
 8004a34:	693b      	ldr	r3, [r7, #16]
 8004a36:	1ad3      	subs	r3, r2, r3
 8004a38:	2b02      	cmp	r3, #2
 8004a3a:	d901      	bls.n	8004a40 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8004a3c:	2303      	movs	r3, #3
 8004a3e:	e105      	b.n	8004c4c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004a40:	4b5a      	ldr	r3, [pc, #360]	@ (8004bac <HAL_RCC_OscConfig+0x784>)
 8004a42:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004a46:	f003 0302 	and.w	r3, r3, #2
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d1ef      	bne.n	8004a2e <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	f000 80f9 	beq.w	8004c4a <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a5c:	2b02      	cmp	r3, #2
 8004a5e:	f040 80cf 	bne.w	8004c00 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8004a62:	4b52      	ldr	r3, [pc, #328]	@ (8004bac <HAL_RCC_OscConfig+0x784>)
 8004a64:	68db      	ldr	r3, [r3, #12]
 8004a66:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a68:	697b      	ldr	r3, [r7, #20]
 8004a6a:	f003 0203 	and.w	r2, r3, #3
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a72:	429a      	cmp	r2, r3
 8004a74:	d12c      	bne.n	8004ad0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004a76:	697b      	ldr	r3, [r7, #20]
 8004a78:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a80:	3b01      	subs	r3, #1
 8004a82:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a84:	429a      	cmp	r2, r3
 8004a86:	d123      	bne.n	8004ad0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004a88:	697b      	ldr	r3, [r7, #20]
 8004a8a:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004a92:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004a94:	429a      	cmp	r2, r3
 8004a96:	d11b      	bne.n	8004ad0 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004a98:	697b      	ldr	r3, [r7, #20]
 8004a9a:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004aa2:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004aa4:	429a      	cmp	r2, r3
 8004aa6:	d113      	bne.n	8004ad0 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004aa8:	697b      	ldr	r3, [r7, #20]
 8004aaa:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ab2:	085b      	lsrs	r3, r3, #1
 8004ab4:	3b01      	subs	r3, #1
 8004ab6:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004ab8:	429a      	cmp	r2, r3
 8004aba:	d109      	bne.n	8004ad0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004abc:	697b      	ldr	r3, [r7, #20]
 8004abe:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ac6:	085b      	lsrs	r3, r3, #1
 8004ac8:	3b01      	subs	r3, #1
 8004aca:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004acc:	429a      	cmp	r2, r3
 8004ace:	d071      	beq.n	8004bb4 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004ad0:	69bb      	ldr	r3, [r7, #24]
 8004ad2:	2b0c      	cmp	r3, #12
 8004ad4:	d068      	beq.n	8004ba8 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004ad6:	4b35      	ldr	r3, [pc, #212]	@ (8004bac <HAL_RCC_OscConfig+0x784>)
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d105      	bne.n	8004aee <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8004ae2:	4b32      	ldr	r3, [pc, #200]	@ (8004bac <HAL_RCC_OscConfig+0x784>)
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d001      	beq.n	8004af2 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8004aee:	2301      	movs	r3, #1
 8004af0:	e0ac      	b.n	8004c4c <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8004af2:	4b2e      	ldr	r3, [pc, #184]	@ (8004bac <HAL_RCC_OscConfig+0x784>)
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	4a2d      	ldr	r2, [pc, #180]	@ (8004bac <HAL_RCC_OscConfig+0x784>)
 8004af8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004afc:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004afe:	f7fc fc79 	bl	80013f4 <HAL_GetTick>
 8004b02:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004b04:	e008      	b.n	8004b18 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004b06:	f7fc fc75 	bl	80013f4 <HAL_GetTick>
 8004b0a:	4602      	mov	r2, r0
 8004b0c:	693b      	ldr	r3, [r7, #16]
 8004b0e:	1ad3      	subs	r3, r2, r3
 8004b10:	2b02      	cmp	r3, #2
 8004b12:	d901      	bls.n	8004b18 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8004b14:	2303      	movs	r3, #3
 8004b16:	e099      	b.n	8004c4c <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004b18:	4b24      	ldr	r3, [pc, #144]	@ (8004bac <HAL_RCC_OscConfig+0x784>)
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d1f0      	bne.n	8004b06 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004b24:	4b21      	ldr	r3, [pc, #132]	@ (8004bac <HAL_RCC_OscConfig+0x784>)
 8004b26:	68da      	ldr	r2, [r3, #12]
 8004b28:	4b21      	ldr	r3, [pc, #132]	@ (8004bb0 <HAL_RCC_OscConfig+0x788>)
 8004b2a:	4013      	ands	r3, r2
 8004b2c:	687a      	ldr	r2, [r7, #4]
 8004b2e:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8004b30:	687a      	ldr	r2, [r7, #4]
 8004b32:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8004b34:	3a01      	subs	r2, #1
 8004b36:	0112      	lsls	r2, r2, #4
 8004b38:	4311      	orrs	r1, r2
 8004b3a:	687a      	ldr	r2, [r7, #4]
 8004b3c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004b3e:	0212      	lsls	r2, r2, #8
 8004b40:	4311      	orrs	r1, r2
 8004b42:	687a      	ldr	r2, [r7, #4]
 8004b44:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004b46:	0852      	lsrs	r2, r2, #1
 8004b48:	3a01      	subs	r2, #1
 8004b4a:	0552      	lsls	r2, r2, #21
 8004b4c:	4311      	orrs	r1, r2
 8004b4e:	687a      	ldr	r2, [r7, #4]
 8004b50:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8004b52:	0852      	lsrs	r2, r2, #1
 8004b54:	3a01      	subs	r2, #1
 8004b56:	0652      	lsls	r2, r2, #25
 8004b58:	4311      	orrs	r1, r2
 8004b5a:	687a      	ldr	r2, [r7, #4]
 8004b5c:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004b5e:	06d2      	lsls	r2, r2, #27
 8004b60:	430a      	orrs	r2, r1
 8004b62:	4912      	ldr	r1, [pc, #72]	@ (8004bac <HAL_RCC_OscConfig+0x784>)
 8004b64:	4313      	orrs	r3, r2
 8004b66:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004b68:	4b10      	ldr	r3, [pc, #64]	@ (8004bac <HAL_RCC_OscConfig+0x784>)
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	4a0f      	ldr	r2, [pc, #60]	@ (8004bac <HAL_RCC_OscConfig+0x784>)
 8004b6e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004b72:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004b74:	4b0d      	ldr	r3, [pc, #52]	@ (8004bac <HAL_RCC_OscConfig+0x784>)
 8004b76:	68db      	ldr	r3, [r3, #12]
 8004b78:	4a0c      	ldr	r2, [pc, #48]	@ (8004bac <HAL_RCC_OscConfig+0x784>)
 8004b7a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004b7e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004b80:	f7fc fc38 	bl	80013f4 <HAL_GetTick>
 8004b84:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004b86:	e008      	b.n	8004b9a <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004b88:	f7fc fc34 	bl	80013f4 <HAL_GetTick>
 8004b8c:	4602      	mov	r2, r0
 8004b8e:	693b      	ldr	r3, [r7, #16]
 8004b90:	1ad3      	subs	r3, r2, r3
 8004b92:	2b02      	cmp	r3, #2
 8004b94:	d901      	bls.n	8004b9a <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8004b96:	2303      	movs	r3, #3
 8004b98:	e058      	b.n	8004c4c <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004b9a:	4b04      	ldr	r3, [pc, #16]	@ (8004bac <HAL_RCC_OscConfig+0x784>)
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d0f0      	beq.n	8004b88 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004ba6:	e050      	b.n	8004c4a <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8004ba8:	2301      	movs	r3, #1
 8004baa:	e04f      	b.n	8004c4c <HAL_RCC_OscConfig+0x824>
 8004bac:	40021000 	.word	0x40021000
 8004bb0:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004bb4:	4b27      	ldr	r3, [pc, #156]	@ (8004c54 <HAL_RCC_OscConfig+0x82c>)
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d144      	bne.n	8004c4a <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8004bc0:	4b24      	ldr	r3, [pc, #144]	@ (8004c54 <HAL_RCC_OscConfig+0x82c>)
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	4a23      	ldr	r2, [pc, #140]	@ (8004c54 <HAL_RCC_OscConfig+0x82c>)
 8004bc6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004bca:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004bcc:	4b21      	ldr	r3, [pc, #132]	@ (8004c54 <HAL_RCC_OscConfig+0x82c>)
 8004bce:	68db      	ldr	r3, [r3, #12]
 8004bd0:	4a20      	ldr	r2, [pc, #128]	@ (8004c54 <HAL_RCC_OscConfig+0x82c>)
 8004bd2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004bd6:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004bd8:	f7fc fc0c 	bl	80013f4 <HAL_GetTick>
 8004bdc:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004bde:	e008      	b.n	8004bf2 <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004be0:	f7fc fc08 	bl	80013f4 <HAL_GetTick>
 8004be4:	4602      	mov	r2, r0
 8004be6:	693b      	ldr	r3, [r7, #16]
 8004be8:	1ad3      	subs	r3, r2, r3
 8004bea:	2b02      	cmp	r3, #2
 8004bec:	d901      	bls.n	8004bf2 <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8004bee:	2303      	movs	r3, #3
 8004bf0:	e02c      	b.n	8004c4c <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004bf2:	4b18      	ldr	r3, [pc, #96]	@ (8004c54 <HAL_RCC_OscConfig+0x82c>)
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d0f0      	beq.n	8004be0 <HAL_RCC_OscConfig+0x7b8>
 8004bfe:	e024      	b.n	8004c4a <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004c00:	69bb      	ldr	r3, [r7, #24]
 8004c02:	2b0c      	cmp	r3, #12
 8004c04:	d01f      	beq.n	8004c46 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004c06:	4b13      	ldr	r3, [pc, #76]	@ (8004c54 <HAL_RCC_OscConfig+0x82c>)
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	4a12      	ldr	r2, [pc, #72]	@ (8004c54 <HAL_RCC_OscConfig+0x82c>)
 8004c0c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004c10:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c12:	f7fc fbef 	bl	80013f4 <HAL_GetTick>
 8004c16:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004c18:	e008      	b.n	8004c2c <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004c1a:	f7fc fbeb 	bl	80013f4 <HAL_GetTick>
 8004c1e:	4602      	mov	r2, r0
 8004c20:	693b      	ldr	r3, [r7, #16]
 8004c22:	1ad3      	subs	r3, r2, r3
 8004c24:	2b02      	cmp	r3, #2
 8004c26:	d901      	bls.n	8004c2c <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8004c28:	2303      	movs	r3, #3
 8004c2a:	e00f      	b.n	8004c4c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004c2c:	4b09      	ldr	r3, [pc, #36]	@ (8004c54 <HAL_RCC_OscConfig+0x82c>)
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d1f0      	bne.n	8004c1a <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8004c38:	4b06      	ldr	r3, [pc, #24]	@ (8004c54 <HAL_RCC_OscConfig+0x82c>)
 8004c3a:	68da      	ldr	r2, [r3, #12]
 8004c3c:	4905      	ldr	r1, [pc, #20]	@ (8004c54 <HAL_RCC_OscConfig+0x82c>)
 8004c3e:	4b06      	ldr	r3, [pc, #24]	@ (8004c58 <HAL_RCC_OscConfig+0x830>)
 8004c40:	4013      	ands	r3, r2
 8004c42:	60cb      	str	r3, [r1, #12]
 8004c44:	e001      	b.n	8004c4a <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8004c46:	2301      	movs	r3, #1
 8004c48:	e000      	b.n	8004c4c <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8004c4a:	2300      	movs	r3, #0
}
 8004c4c:	4618      	mov	r0, r3
 8004c4e:	3720      	adds	r7, #32
 8004c50:	46bd      	mov	sp, r7
 8004c52:	bd80      	pop	{r7, pc}
 8004c54:	40021000 	.word	0x40021000
 8004c58:	feeefffc 	.word	0xfeeefffc

08004c5c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004c5c:	b580      	push	{r7, lr}
 8004c5e:	b086      	sub	sp, #24
 8004c60:	af00      	add	r7, sp, #0
 8004c62:	6078      	str	r0, [r7, #4]
 8004c64:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8004c66:	2300      	movs	r3, #0
 8004c68:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d101      	bne.n	8004c74 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004c70:	2301      	movs	r3, #1
 8004c72:	e11d      	b.n	8004eb0 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004c74:	4b90      	ldr	r3, [pc, #576]	@ (8004eb8 <HAL_RCC_ClockConfig+0x25c>)
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	f003 030f 	and.w	r3, r3, #15
 8004c7c:	683a      	ldr	r2, [r7, #0]
 8004c7e:	429a      	cmp	r2, r3
 8004c80:	d910      	bls.n	8004ca4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004c82:	4b8d      	ldr	r3, [pc, #564]	@ (8004eb8 <HAL_RCC_ClockConfig+0x25c>)
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	f023 020f 	bic.w	r2, r3, #15
 8004c8a:	498b      	ldr	r1, [pc, #556]	@ (8004eb8 <HAL_RCC_ClockConfig+0x25c>)
 8004c8c:	683b      	ldr	r3, [r7, #0]
 8004c8e:	4313      	orrs	r3, r2
 8004c90:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004c92:	4b89      	ldr	r3, [pc, #548]	@ (8004eb8 <HAL_RCC_ClockConfig+0x25c>)
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	f003 030f 	and.w	r3, r3, #15
 8004c9a:	683a      	ldr	r2, [r7, #0]
 8004c9c:	429a      	cmp	r2, r3
 8004c9e:	d001      	beq.n	8004ca4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004ca0:	2301      	movs	r3, #1
 8004ca2:	e105      	b.n	8004eb0 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	f003 0302 	and.w	r3, r3, #2
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d010      	beq.n	8004cd2 <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	689a      	ldr	r2, [r3, #8]
 8004cb4:	4b81      	ldr	r3, [pc, #516]	@ (8004ebc <HAL_RCC_ClockConfig+0x260>)
 8004cb6:	689b      	ldr	r3, [r3, #8]
 8004cb8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004cbc:	429a      	cmp	r2, r3
 8004cbe:	d908      	bls.n	8004cd2 <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004cc0:	4b7e      	ldr	r3, [pc, #504]	@ (8004ebc <HAL_RCC_ClockConfig+0x260>)
 8004cc2:	689b      	ldr	r3, [r3, #8]
 8004cc4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	689b      	ldr	r3, [r3, #8]
 8004ccc:	497b      	ldr	r1, [pc, #492]	@ (8004ebc <HAL_RCC_ClockConfig+0x260>)
 8004cce:	4313      	orrs	r3, r2
 8004cd0:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	f003 0301 	and.w	r3, r3, #1
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d079      	beq.n	8004dd2 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	685b      	ldr	r3, [r3, #4]
 8004ce2:	2b03      	cmp	r3, #3
 8004ce4:	d11e      	bne.n	8004d24 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004ce6:	4b75      	ldr	r3, [pc, #468]	@ (8004ebc <HAL_RCC_ClockConfig+0x260>)
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d101      	bne.n	8004cf6 <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 8004cf2:	2301      	movs	r3, #1
 8004cf4:	e0dc      	b.n	8004eb0 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8004cf6:	f000 f9dd 	bl	80050b4 <RCC_GetSysClockFreqFromPLLSource>
 8004cfa:	4603      	mov	r3, r0
 8004cfc:	4a70      	ldr	r2, [pc, #448]	@ (8004ec0 <HAL_RCC_ClockConfig+0x264>)
 8004cfe:	4293      	cmp	r3, r2
 8004d00:	d946      	bls.n	8004d90 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8004d02:	4b6e      	ldr	r3, [pc, #440]	@ (8004ebc <HAL_RCC_ClockConfig+0x260>)
 8004d04:	689b      	ldr	r3, [r3, #8]
 8004d06:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d140      	bne.n	8004d90 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004d0e:	4b6b      	ldr	r3, [pc, #428]	@ (8004ebc <HAL_RCC_ClockConfig+0x260>)
 8004d10:	689b      	ldr	r3, [r3, #8]
 8004d12:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004d16:	4a69      	ldr	r2, [pc, #420]	@ (8004ebc <HAL_RCC_ClockConfig+0x260>)
 8004d18:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004d1c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8004d1e:	2380      	movs	r3, #128	@ 0x80
 8004d20:	617b      	str	r3, [r7, #20]
 8004d22:	e035      	b.n	8004d90 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	685b      	ldr	r3, [r3, #4]
 8004d28:	2b02      	cmp	r3, #2
 8004d2a:	d107      	bne.n	8004d3c <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004d2c:	4b63      	ldr	r3, [pc, #396]	@ (8004ebc <HAL_RCC_ClockConfig+0x260>)
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d115      	bne.n	8004d64 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8004d38:	2301      	movs	r3, #1
 8004d3a:	e0b9      	b.n	8004eb0 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	685b      	ldr	r3, [r3, #4]
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d107      	bne.n	8004d54 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004d44:	4b5d      	ldr	r3, [pc, #372]	@ (8004ebc <HAL_RCC_ClockConfig+0x260>)
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	f003 0302 	and.w	r3, r3, #2
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d109      	bne.n	8004d64 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8004d50:	2301      	movs	r3, #1
 8004d52:	e0ad      	b.n	8004eb0 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004d54:	4b59      	ldr	r3, [pc, #356]	@ (8004ebc <HAL_RCC_ClockConfig+0x260>)
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d101      	bne.n	8004d64 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8004d60:	2301      	movs	r3, #1
 8004d62:	e0a5      	b.n	8004eb0 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8004d64:	f000 f8b4 	bl	8004ed0 <HAL_RCC_GetSysClockFreq>
 8004d68:	4603      	mov	r3, r0
 8004d6a:	4a55      	ldr	r2, [pc, #340]	@ (8004ec0 <HAL_RCC_ClockConfig+0x264>)
 8004d6c:	4293      	cmp	r3, r2
 8004d6e:	d90f      	bls.n	8004d90 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8004d70:	4b52      	ldr	r3, [pc, #328]	@ (8004ebc <HAL_RCC_ClockConfig+0x260>)
 8004d72:	689b      	ldr	r3, [r3, #8]
 8004d74:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d109      	bne.n	8004d90 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004d7c:	4b4f      	ldr	r3, [pc, #316]	@ (8004ebc <HAL_RCC_ClockConfig+0x260>)
 8004d7e:	689b      	ldr	r3, [r3, #8]
 8004d80:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004d84:	4a4d      	ldr	r2, [pc, #308]	@ (8004ebc <HAL_RCC_ClockConfig+0x260>)
 8004d86:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004d8a:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8004d8c:	2380      	movs	r3, #128	@ 0x80
 8004d8e:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004d90:	4b4a      	ldr	r3, [pc, #296]	@ (8004ebc <HAL_RCC_ClockConfig+0x260>)
 8004d92:	689b      	ldr	r3, [r3, #8]
 8004d94:	f023 0203 	bic.w	r2, r3, #3
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	685b      	ldr	r3, [r3, #4]
 8004d9c:	4947      	ldr	r1, [pc, #284]	@ (8004ebc <HAL_RCC_ClockConfig+0x260>)
 8004d9e:	4313      	orrs	r3, r2
 8004da0:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004da2:	f7fc fb27 	bl	80013f4 <HAL_GetTick>
 8004da6:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004da8:	e00a      	b.n	8004dc0 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004daa:	f7fc fb23 	bl	80013f4 <HAL_GetTick>
 8004dae:	4602      	mov	r2, r0
 8004db0:	693b      	ldr	r3, [r7, #16]
 8004db2:	1ad3      	subs	r3, r2, r3
 8004db4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004db8:	4293      	cmp	r3, r2
 8004dba:	d901      	bls.n	8004dc0 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 8004dbc:	2303      	movs	r3, #3
 8004dbe:	e077      	b.n	8004eb0 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004dc0:	4b3e      	ldr	r3, [pc, #248]	@ (8004ebc <HAL_RCC_ClockConfig+0x260>)
 8004dc2:	689b      	ldr	r3, [r3, #8]
 8004dc4:	f003 020c 	and.w	r2, r3, #12
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	685b      	ldr	r3, [r3, #4]
 8004dcc:	009b      	lsls	r3, r3, #2
 8004dce:	429a      	cmp	r2, r3
 8004dd0:	d1eb      	bne.n	8004daa <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8004dd2:	697b      	ldr	r3, [r7, #20]
 8004dd4:	2b80      	cmp	r3, #128	@ 0x80
 8004dd6:	d105      	bne.n	8004de4 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8004dd8:	4b38      	ldr	r3, [pc, #224]	@ (8004ebc <HAL_RCC_ClockConfig+0x260>)
 8004dda:	689b      	ldr	r3, [r3, #8]
 8004ddc:	4a37      	ldr	r2, [pc, #220]	@ (8004ebc <HAL_RCC_ClockConfig+0x260>)
 8004dde:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004de2:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	f003 0302 	and.w	r3, r3, #2
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d010      	beq.n	8004e12 <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	689a      	ldr	r2, [r3, #8]
 8004df4:	4b31      	ldr	r3, [pc, #196]	@ (8004ebc <HAL_RCC_ClockConfig+0x260>)
 8004df6:	689b      	ldr	r3, [r3, #8]
 8004df8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004dfc:	429a      	cmp	r2, r3
 8004dfe:	d208      	bcs.n	8004e12 <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004e00:	4b2e      	ldr	r3, [pc, #184]	@ (8004ebc <HAL_RCC_ClockConfig+0x260>)
 8004e02:	689b      	ldr	r3, [r3, #8]
 8004e04:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	689b      	ldr	r3, [r3, #8]
 8004e0c:	492b      	ldr	r1, [pc, #172]	@ (8004ebc <HAL_RCC_ClockConfig+0x260>)
 8004e0e:	4313      	orrs	r3, r2
 8004e10:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004e12:	4b29      	ldr	r3, [pc, #164]	@ (8004eb8 <HAL_RCC_ClockConfig+0x25c>)
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	f003 030f 	and.w	r3, r3, #15
 8004e1a:	683a      	ldr	r2, [r7, #0]
 8004e1c:	429a      	cmp	r2, r3
 8004e1e:	d210      	bcs.n	8004e42 <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004e20:	4b25      	ldr	r3, [pc, #148]	@ (8004eb8 <HAL_RCC_ClockConfig+0x25c>)
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	f023 020f 	bic.w	r2, r3, #15
 8004e28:	4923      	ldr	r1, [pc, #140]	@ (8004eb8 <HAL_RCC_ClockConfig+0x25c>)
 8004e2a:	683b      	ldr	r3, [r7, #0]
 8004e2c:	4313      	orrs	r3, r2
 8004e2e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004e30:	4b21      	ldr	r3, [pc, #132]	@ (8004eb8 <HAL_RCC_ClockConfig+0x25c>)
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	f003 030f 	and.w	r3, r3, #15
 8004e38:	683a      	ldr	r2, [r7, #0]
 8004e3a:	429a      	cmp	r2, r3
 8004e3c:	d001      	beq.n	8004e42 <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 8004e3e:	2301      	movs	r3, #1
 8004e40:	e036      	b.n	8004eb0 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	f003 0304 	and.w	r3, r3, #4
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d008      	beq.n	8004e60 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004e4e:	4b1b      	ldr	r3, [pc, #108]	@ (8004ebc <HAL_RCC_ClockConfig+0x260>)
 8004e50:	689b      	ldr	r3, [r3, #8]
 8004e52:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	68db      	ldr	r3, [r3, #12]
 8004e5a:	4918      	ldr	r1, [pc, #96]	@ (8004ebc <HAL_RCC_ClockConfig+0x260>)
 8004e5c:	4313      	orrs	r3, r2
 8004e5e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	f003 0308 	and.w	r3, r3, #8
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d009      	beq.n	8004e80 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004e6c:	4b13      	ldr	r3, [pc, #76]	@ (8004ebc <HAL_RCC_ClockConfig+0x260>)
 8004e6e:	689b      	ldr	r3, [r3, #8]
 8004e70:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	691b      	ldr	r3, [r3, #16]
 8004e78:	00db      	lsls	r3, r3, #3
 8004e7a:	4910      	ldr	r1, [pc, #64]	@ (8004ebc <HAL_RCC_ClockConfig+0x260>)
 8004e7c:	4313      	orrs	r3, r2
 8004e7e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004e80:	f000 f826 	bl	8004ed0 <HAL_RCC_GetSysClockFreq>
 8004e84:	4602      	mov	r2, r0
 8004e86:	4b0d      	ldr	r3, [pc, #52]	@ (8004ebc <HAL_RCC_ClockConfig+0x260>)
 8004e88:	689b      	ldr	r3, [r3, #8]
 8004e8a:	091b      	lsrs	r3, r3, #4
 8004e8c:	f003 030f 	and.w	r3, r3, #15
 8004e90:	490c      	ldr	r1, [pc, #48]	@ (8004ec4 <HAL_RCC_ClockConfig+0x268>)
 8004e92:	5ccb      	ldrb	r3, [r1, r3]
 8004e94:	f003 031f 	and.w	r3, r3, #31
 8004e98:	fa22 f303 	lsr.w	r3, r2, r3
 8004e9c:	4a0a      	ldr	r2, [pc, #40]	@ (8004ec8 <HAL_RCC_ClockConfig+0x26c>)
 8004e9e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004ea0:	4b0a      	ldr	r3, [pc, #40]	@ (8004ecc <HAL_RCC_ClockConfig+0x270>)
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	4618      	mov	r0, r3
 8004ea6:	f7fc fa55 	bl	8001354 <HAL_InitTick>
 8004eaa:	4603      	mov	r3, r0
 8004eac:	73fb      	strb	r3, [r7, #15]

  return status;
 8004eae:	7bfb      	ldrb	r3, [r7, #15]
}
 8004eb0:	4618      	mov	r0, r3
 8004eb2:	3718      	adds	r7, #24
 8004eb4:	46bd      	mov	sp, r7
 8004eb6:	bd80      	pop	{r7, pc}
 8004eb8:	40022000 	.word	0x40022000
 8004ebc:	40021000 	.word	0x40021000
 8004ec0:	04c4b400 	.word	0x04c4b400
 8004ec4:	08005cf4 	.word	0x08005cf4
 8004ec8:	20000010 	.word	0x20000010
 8004ecc:	20000014 	.word	0x20000014

08004ed0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004ed0:	b480      	push	{r7}
 8004ed2:	b089      	sub	sp, #36	@ 0x24
 8004ed4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004ed6:	2300      	movs	r3, #0
 8004ed8:	61fb      	str	r3, [r7, #28]
 8004eda:	2300      	movs	r3, #0
 8004edc:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004ede:	4b3e      	ldr	r3, [pc, #248]	@ (8004fd8 <HAL_RCC_GetSysClockFreq+0x108>)
 8004ee0:	689b      	ldr	r3, [r3, #8]
 8004ee2:	f003 030c 	and.w	r3, r3, #12
 8004ee6:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004ee8:	4b3b      	ldr	r3, [pc, #236]	@ (8004fd8 <HAL_RCC_GetSysClockFreq+0x108>)
 8004eea:	68db      	ldr	r3, [r3, #12]
 8004eec:	f003 0303 	and.w	r3, r3, #3
 8004ef0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004ef2:	693b      	ldr	r3, [r7, #16]
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d005      	beq.n	8004f04 <HAL_RCC_GetSysClockFreq+0x34>
 8004ef8:	693b      	ldr	r3, [r7, #16]
 8004efa:	2b0c      	cmp	r3, #12
 8004efc:	d121      	bne.n	8004f42 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	2b01      	cmp	r3, #1
 8004f02:	d11e      	bne.n	8004f42 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004f04:	4b34      	ldr	r3, [pc, #208]	@ (8004fd8 <HAL_RCC_GetSysClockFreq+0x108>)
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	f003 0308 	and.w	r3, r3, #8
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d107      	bne.n	8004f20 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004f10:	4b31      	ldr	r3, [pc, #196]	@ (8004fd8 <HAL_RCC_GetSysClockFreq+0x108>)
 8004f12:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004f16:	0a1b      	lsrs	r3, r3, #8
 8004f18:	f003 030f 	and.w	r3, r3, #15
 8004f1c:	61fb      	str	r3, [r7, #28]
 8004f1e:	e005      	b.n	8004f2c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004f20:	4b2d      	ldr	r3, [pc, #180]	@ (8004fd8 <HAL_RCC_GetSysClockFreq+0x108>)
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	091b      	lsrs	r3, r3, #4
 8004f26:	f003 030f 	and.w	r3, r3, #15
 8004f2a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004f2c:	4a2b      	ldr	r2, [pc, #172]	@ (8004fdc <HAL_RCC_GetSysClockFreq+0x10c>)
 8004f2e:	69fb      	ldr	r3, [r7, #28]
 8004f30:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004f34:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004f36:	693b      	ldr	r3, [r7, #16]
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	d10d      	bne.n	8004f58 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004f3c:	69fb      	ldr	r3, [r7, #28]
 8004f3e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004f40:	e00a      	b.n	8004f58 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8004f42:	693b      	ldr	r3, [r7, #16]
 8004f44:	2b04      	cmp	r3, #4
 8004f46:	d102      	bne.n	8004f4e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004f48:	4b25      	ldr	r3, [pc, #148]	@ (8004fe0 <HAL_RCC_GetSysClockFreq+0x110>)
 8004f4a:	61bb      	str	r3, [r7, #24]
 8004f4c:	e004      	b.n	8004f58 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8004f4e:	693b      	ldr	r3, [r7, #16]
 8004f50:	2b08      	cmp	r3, #8
 8004f52:	d101      	bne.n	8004f58 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004f54:	4b23      	ldr	r3, [pc, #140]	@ (8004fe4 <HAL_RCC_GetSysClockFreq+0x114>)
 8004f56:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004f58:	693b      	ldr	r3, [r7, #16]
 8004f5a:	2b0c      	cmp	r3, #12
 8004f5c:	d134      	bne.n	8004fc8 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004f5e:	4b1e      	ldr	r3, [pc, #120]	@ (8004fd8 <HAL_RCC_GetSysClockFreq+0x108>)
 8004f60:	68db      	ldr	r3, [r3, #12]
 8004f62:	f003 0303 	and.w	r3, r3, #3
 8004f66:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004f68:	68bb      	ldr	r3, [r7, #8]
 8004f6a:	2b02      	cmp	r3, #2
 8004f6c:	d003      	beq.n	8004f76 <HAL_RCC_GetSysClockFreq+0xa6>
 8004f6e:	68bb      	ldr	r3, [r7, #8]
 8004f70:	2b03      	cmp	r3, #3
 8004f72:	d003      	beq.n	8004f7c <HAL_RCC_GetSysClockFreq+0xac>
 8004f74:	e005      	b.n	8004f82 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8004f76:	4b1a      	ldr	r3, [pc, #104]	@ (8004fe0 <HAL_RCC_GetSysClockFreq+0x110>)
 8004f78:	617b      	str	r3, [r7, #20]
      break;
 8004f7a:	e005      	b.n	8004f88 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004f7c:	4b19      	ldr	r3, [pc, #100]	@ (8004fe4 <HAL_RCC_GetSysClockFreq+0x114>)
 8004f7e:	617b      	str	r3, [r7, #20]
      break;
 8004f80:	e002      	b.n	8004f88 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004f82:	69fb      	ldr	r3, [r7, #28]
 8004f84:	617b      	str	r3, [r7, #20]
      break;
 8004f86:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004f88:	4b13      	ldr	r3, [pc, #76]	@ (8004fd8 <HAL_RCC_GetSysClockFreq+0x108>)
 8004f8a:	68db      	ldr	r3, [r3, #12]
 8004f8c:	091b      	lsrs	r3, r3, #4
 8004f8e:	f003 030f 	and.w	r3, r3, #15
 8004f92:	3301      	adds	r3, #1
 8004f94:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004f96:	4b10      	ldr	r3, [pc, #64]	@ (8004fd8 <HAL_RCC_GetSysClockFreq+0x108>)
 8004f98:	68db      	ldr	r3, [r3, #12]
 8004f9a:	0a1b      	lsrs	r3, r3, #8
 8004f9c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004fa0:	697a      	ldr	r2, [r7, #20]
 8004fa2:	fb03 f202 	mul.w	r2, r3, r2
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	fbb2 f3f3 	udiv	r3, r2, r3
 8004fac:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004fae:	4b0a      	ldr	r3, [pc, #40]	@ (8004fd8 <HAL_RCC_GetSysClockFreq+0x108>)
 8004fb0:	68db      	ldr	r3, [r3, #12]
 8004fb2:	0e5b      	lsrs	r3, r3, #25
 8004fb4:	f003 0303 	and.w	r3, r3, #3
 8004fb8:	3301      	adds	r3, #1
 8004fba:	005b      	lsls	r3, r3, #1
 8004fbc:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8004fbe:	697a      	ldr	r2, [r7, #20]
 8004fc0:	683b      	ldr	r3, [r7, #0]
 8004fc2:	fbb2 f3f3 	udiv	r3, r2, r3
 8004fc6:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004fc8:	69bb      	ldr	r3, [r7, #24]
}
 8004fca:	4618      	mov	r0, r3
 8004fcc:	3724      	adds	r7, #36	@ 0x24
 8004fce:	46bd      	mov	sp, r7
 8004fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fd4:	4770      	bx	lr
 8004fd6:	bf00      	nop
 8004fd8:	40021000 	.word	0x40021000
 8004fdc:	08005d04 	.word	0x08005d04
 8004fe0:	00f42400 	.word	0x00f42400
 8004fe4:	007a1200 	.word	0x007a1200

08004fe8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004fe8:	b480      	push	{r7}
 8004fea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004fec:	4b03      	ldr	r3, [pc, #12]	@ (8004ffc <HAL_RCC_GetHCLKFreq+0x14>)
 8004fee:	681b      	ldr	r3, [r3, #0]
}
 8004ff0:	4618      	mov	r0, r3
 8004ff2:	46bd      	mov	sp, r7
 8004ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff8:	4770      	bx	lr
 8004ffa:	bf00      	nop
 8004ffc:	20000010 	.word	0x20000010

08005000 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8005000:	b580      	push	{r7, lr}
 8005002:	b086      	sub	sp, #24
 8005004:	af00      	add	r7, sp, #0
 8005006:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8005008:	2300      	movs	r3, #0
 800500a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800500c:	4b27      	ldr	r3, [pc, #156]	@ (80050ac <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800500e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005010:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005014:	2b00      	cmp	r3, #0
 8005016:	d003      	beq.n	8005020 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8005018:	f7ff f942 	bl	80042a0 <HAL_PWREx_GetVoltageRange>
 800501c:	6178      	str	r0, [r7, #20]
 800501e:	e014      	b.n	800504a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8005020:	4b22      	ldr	r3, [pc, #136]	@ (80050ac <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005022:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005024:	4a21      	ldr	r2, [pc, #132]	@ (80050ac <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005026:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800502a:	6593      	str	r3, [r2, #88]	@ 0x58
 800502c:	4b1f      	ldr	r3, [pc, #124]	@ (80050ac <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800502e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005030:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005034:	60fb      	str	r3, [r7, #12]
 8005036:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8005038:	f7ff f932 	bl	80042a0 <HAL_PWREx_GetVoltageRange>
 800503c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800503e:	4b1b      	ldr	r3, [pc, #108]	@ (80050ac <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005040:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005042:	4a1a      	ldr	r2, [pc, #104]	@ (80050ac <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005044:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005048:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800504a:	697b      	ldr	r3, [r7, #20]
 800504c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005050:	d10b      	bne.n	800506a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	2b80      	cmp	r3, #128	@ 0x80
 8005056:	d913      	bls.n	8005080 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	2ba0      	cmp	r3, #160	@ 0xa0
 800505c:	d902      	bls.n	8005064 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800505e:	2302      	movs	r3, #2
 8005060:	613b      	str	r3, [r7, #16]
 8005062:	e00d      	b.n	8005080 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005064:	2301      	movs	r3, #1
 8005066:	613b      	str	r3, [r7, #16]
 8005068:	e00a      	b.n	8005080 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	2b7f      	cmp	r3, #127	@ 0x7f
 800506e:	d902      	bls.n	8005076 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8005070:	2302      	movs	r3, #2
 8005072:	613b      	str	r3, [r7, #16]
 8005074:	e004      	b.n	8005080 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	2b70      	cmp	r3, #112	@ 0x70
 800507a:	d101      	bne.n	8005080 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800507c:	2301      	movs	r3, #1
 800507e:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8005080:	4b0b      	ldr	r3, [pc, #44]	@ (80050b0 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	f023 020f 	bic.w	r2, r3, #15
 8005088:	4909      	ldr	r1, [pc, #36]	@ (80050b0 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800508a:	693b      	ldr	r3, [r7, #16]
 800508c:	4313      	orrs	r3, r2
 800508e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8005090:	4b07      	ldr	r3, [pc, #28]	@ (80050b0 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	f003 030f 	and.w	r3, r3, #15
 8005098:	693a      	ldr	r2, [r7, #16]
 800509a:	429a      	cmp	r2, r3
 800509c:	d001      	beq.n	80050a2 <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 800509e:	2301      	movs	r3, #1
 80050a0:	e000      	b.n	80050a4 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 80050a2:	2300      	movs	r3, #0
}
 80050a4:	4618      	mov	r0, r3
 80050a6:	3718      	adds	r7, #24
 80050a8:	46bd      	mov	sp, r7
 80050aa:	bd80      	pop	{r7, pc}
 80050ac:	40021000 	.word	0x40021000
 80050b0:	40022000 	.word	0x40022000

080050b4 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80050b4:	b480      	push	{r7}
 80050b6:	b087      	sub	sp, #28
 80050b8:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80050ba:	4b2d      	ldr	r3, [pc, #180]	@ (8005170 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80050bc:	68db      	ldr	r3, [r3, #12]
 80050be:	f003 0303 	and.w	r3, r3, #3
 80050c2:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	2b03      	cmp	r3, #3
 80050c8:	d00b      	beq.n	80050e2 <RCC_GetSysClockFreqFromPLLSource+0x2e>
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	2b03      	cmp	r3, #3
 80050ce:	d825      	bhi.n	800511c <RCC_GetSysClockFreqFromPLLSource+0x68>
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	2b01      	cmp	r3, #1
 80050d4:	d008      	beq.n	80050e8 <RCC_GetSysClockFreqFromPLLSource+0x34>
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	2b02      	cmp	r3, #2
 80050da:	d11f      	bne.n	800511c <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 80050dc:	4b25      	ldr	r3, [pc, #148]	@ (8005174 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 80050de:	613b      	str	r3, [r7, #16]
    break;
 80050e0:	e01f      	b.n	8005122 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 80050e2:	4b25      	ldr	r3, [pc, #148]	@ (8005178 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 80050e4:	613b      	str	r3, [r7, #16]
    break;
 80050e6:	e01c      	b.n	8005122 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80050e8:	4b21      	ldr	r3, [pc, #132]	@ (8005170 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	f003 0308 	and.w	r3, r3, #8
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d107      	bne.n	8005104 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80050f4:	4b1e      	ldr	r3, [pc, #120]	@ (8005170 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80050f6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80050fa:	0a1b      	lsrs	r3, r3, #8
 80050fc:	f003 030f 	and.w	r3, r3, #15
 8005100:	617b      	str	r3, [r7, #20]
 8005102:	e005      	b.n	8005110 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8005104:	4b1a      	ldr	r3, [pc, #104]	@ (8005170 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	091b      	lsrs	r3, r3, #4
 800510a:	f003 030f 	and.w	r3, r3, #15
 800510e:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8005110:	4a1a      	ldr	r2, [pc, #104]	@ (800517c <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8005112:	697b      	ldr	r3, [r7, #20]
 8005114:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005118:	613b      	str	r3, [r7, #16]
    break;
 800511a:	e002      	b.n	8005122 <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 800511c:	2300      	movs	r3, #0
 800511e:	613b      	str	r3, [r7, #16]
    break;
 8005120:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005122:	4b13      	ldr	r3, [pc, #76]	@ (8005170 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005124:	68db      	ldr	r3, [r3, #12]
 8005126:	091b      	lsrs	r3, r3, #4
 8005128:	f003 030f 	and.w	r3, r3, #15
 800512c:	3301      	adds	r3, #1
 800512e:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8005130:	4b0f      	ldr	r3, [pc, #60]	@ (8005170 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005132:	68db      	ldr	r3, [r3, #12]
 8005134:	0a1b      	lsrs	r3, r3, #8
 8005136:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800513a:	693a      	ldr	r2, [r7, #16]
 800513c:	fb03 f202 	mul.w	r2, r3, r2
 8005140:	68bb      	ldr	r3, [r7, #8]
 8005142:	fbb2 f3f3 	udiv	r3, r2, r3
 8005146:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005148:	4b09      	ldr	r3, [pc, #36]	@ (8005170 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800514a:	68db      	ldr	r3, [r3, #12]
 800514c:	0e5b      	lsrs	r3, r3, #25
 800514e:	f003 0303 	and.w	r3, r3, #3
 8005152:	3301      	adds	r3, #1
 8005154:	005b      	lsls	r3, r3, #1
 8005156:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8005158:	693a      	ldr	r2, [r7, #16]
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005160:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8005162:	683b      	ldr	r3, [r7, #0]
}
 8005164:	4618      	mov	r0, r3
 8005166:	371c      	adds	r7, #28
 8005168:	46bd      	mov	sp, r7
 800516a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800516e:	4770      	bx	lr
 8005170:	40021000 	.word	0x40021000
 8005174:	00f42400 	.word	0x00f42400
 8005178:	007a1200 	.word	0x007a1200
 800517c:	08005d04 	.word	0x08005d04

08005180 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005180:	b580      	push	{r7, lr}
 8005182:	b086      	sub	sp, #24
 8005184:	af00      	add	r7, sp, #0
 8005186:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005188:	2300      	movs	r3, #0
 800518a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800518c:	2300      	movs	r3, #0
 800518e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005198:	2b00      	cmp	r3, #0
 800519a:	d040      	beq.n	800521e <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80051a0:	2b80      	cmp	r3, #128	@ 0x80
 80051a2:	d02a      	beq.n	80051fa <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80051a4:	2b80      	cmp	r3, #128	@ 0x80
 80051a6:	d825      	bhi.n	80051f4 <HAL_RCCEx_PeriphCLKConfig+0x74>
 80051a8:	2b60      	cmp	r3, #96	@ 0x60
 80051aa:	d026      	beq.n	80051fa <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80051ac:	2b60      	cmp	r3, #96	@ 0x60
 80051ae:	d821      	bhi.n	80051f4 <HAL_RCCEx_PeriphCLKConfig+0x74>
 80051b0:	2b40      	cmp	r3, #64	@ 0x40
 80051b2:	d006      	beq.n	80051c2 <HAL_RCCEx_PeriphCLKConfig+0x42>
 80051b4:	2b40      	cmp	r3, #64	@ 0x40
 80051b6:	d81d      	bhi.n	80051f4 <HAL_RCCEx_PeriphCLKConfig+0x74>
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d009      	beq.n	80051d0 <HAL_RCCEx_PeriphCLKConfig+0x50>
 80051bc:	2b20      	cmp	r3, #32
 80051be:	d010      	beq.n	80051e2 <HAL_RCCEx_PeriphCLKConfig+0x62>
 80051c0:	e018      	b.n	80051f4 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80051c2:	4b89      	ldr	r3, [pc, #548]	@ (80053e8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80051c4:	68db      	ldr	r3, [r3, #12]
 80051c6:	4a88      	ldr	r2, [pc, #544]	@ (80053e8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80051c8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80051cc:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80051ce:	e015      	b.n	80051fc <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	3304      	adds	r3, #4
 80051d4:	2100      	movs	r1, #0
 80051d6:	4618      	mov	r0, r3
 80051d8:	f000 fb02 	bl	80057e0 <RCCEx_PLLSAI1_Config>
 80051dc:	4603      	mov	r3, r0
 80051de:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80051e0:	e00c      	b.n	80051fc <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	3320      	adds	r3, #32
 80051e6:	2100      	movs	r1, #0
 80051e8:	4618      	mov	r0, r3
 80051ea:	f000 fbed 	bl	80059c8 <RCCEx_PLLSAI2_Config>
 80051ee:	4603      	mov	r3, r0
 80051f0:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80051f2:	e003      	b.n	80051fc <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80051f4:	2301      	movs	r3, #1
 80051f6:	74fb      	strb	r3, [r7, #19]
      break;
 80051f8:	e000      	b.n	80051fc <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 80051fa:	bf00      	nop
    }

    if(ret == HAL_OK)
 80051fc:	7cfb      	ldrb	r3, [r7, #19]
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d10b      	bne.n	800521a <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005202:	4b79      	ldr	r3, [pc, #484]	@ (80053e8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005204:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005208:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005210:	4975      	ldr	r1, [pc, #468]	@ (80053e8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005212:	4313      	orrs	r3, r2
 8005214:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8005218:	e001      	b.n	800521e <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800521a:	7cfb      	ldrb	r3, [r7, #19]
 800521c:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005226:	2b00      	cmp	r3, #0
 8005228:	d047      	beq.n	80052ba <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800522e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005232:	d030      	beq.n	8005296 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8005234:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005238:	d82a      	bhi.n	8005290 <HAL_RCCEx_PeriphCLKConfig+0x110>
 800523a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800523e:	d02a      	beq.n	8005296 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8005240:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005244:	d824      	bhi.n	8005290 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8005246:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800524a:	d008      	beq.n	800525e <HAL_RCCEx_PeriphCLKConfig+0xde>
 800524c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005250:	d81e      	bhi.n	8005290 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8005252:	2b00      	cmp	r3, #0
 8005254:	d00a      	beq.n	800526c <HAL_RCCEx_PeriphCLKConfig+0xec>
 8005256:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800525a:	d010      	beq.n	800527e <HAL_RCCEx_PeriphCLKConfig+0xfe>
 800525c:	e018      	b.n	8005290 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800525e:	4b62      	ldr	r3, [pc, #392]	@ (80053e8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005260:	68db      	ldr	r3, [r3, #12]
 8005262:	4a61      	ldr	r2, [pc, #388]	@ (80053e8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005264:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005268:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800526a:	e015      	b.n	8005298 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	3304      	adds	r3, #4
 8005270:	2100      	movs	r1, #0
 8005272:	4618      	mov	r0, r3
 8005274:	f000 fab4 	bl	80057e0 <RCCEx_PLLSAI1_Config>
 8005278:	4603      	mov	r3, r0
 800527a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800527c:	e00c      	b.n	8005298 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	3320      	adds	r3, #32
 8005282:	2100      	movs	r1, #0
 8005284:	4618      	mov	r0, r3
 8005286:	f000 fb9f 	bl	80059c8 <RCCEx_PLLSAI2_Config>
 800528a:	4603      	mov	r3, r0
 800528c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800528e:	e003      	b.n	8005298 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005290:	2301      	movs	r3, #1
 8005292:	74fb      	strb	r3, [r7, #19]
      break;
 8005294:	e000      	b.n	8005298 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 8005296:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005298:	7cfb      	ldrb	r3, [r7, #19]
 800529a:	2b00      	cmp	r3, #0
 800529c:	d10b      	bne.n	80052b6 <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800529e:	4b52      	ldr	r3, [pc, #328]	@ (80053e8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80052a0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80052a4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80052ac:	494e      	ldr	r1, [pc, #312]	@ (80053e8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80052ae:	4313      	orrs	r3, r2
 80052b0:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 80052b4:	e001      	b.n	80052ba <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80052b6:	7cfb      	ldrb	r3, [r7, #19]
 80052b8:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	f000 809f 	beq.w	8005406 <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 80052c8:	2300      	movs	r3, #0
 80052ca:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80052cc:	4b46      	ldr	r3, [pc, #280]	@ (80053e8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80052ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80052d0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	d101      	bne.n	80052dc <HAL_RCCEx_PeriphCLKConfig+0x15c>
 80052d8:	2301      	movs	r3, #1
 80052da:	e000      	b.n	80052de <HAL_RCCEx_PeriphCLKConfig+0x15e>
 80052dc:	2300      	movs	r3, #0
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d00d      	beq.n	80052fe <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80052e2:	4b41      	ldr	r3, [pc, #260]	@ (80053e8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80052e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80052e6:	4a40      	ldr	r2, [pc, #256]	@ (80053e8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80052e8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80052ec:	6593      	str	r3, [r2, #88]	@ 0x58
 80052ee:	4b3e      	ldr	r3, [pc, #248]	@ (80053e8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80052f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80052f2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80052f6:	60bb      	str	r3, [r7, #8]
 80052f8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80052fa:	2301      	movs	r3, #1
 80052fc:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80052fe:	4b3b      	ldr	r3, [pc, #236]	@ (80053ec <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	4a3a      	ldr	r2, [pc, #232]	@ (80053ec <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8005304:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005308:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800530a:	f7fc f873 	bl	80013f4 <HAL_GetTick>
 800530e:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005310:	e009      	b.n	8005326 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005312:	f7fc f86f 	bl	80013f4 <HAL_GetTick>
 8005316:	4602      	mov	r2, r0
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	1ad3      	subs	r3, r2, r3
 800531c:	2b02      	cmp	r3, #2
 800531e:	d902      	bls.n	8005326 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 8005320:	2303      	movs	r3, #3
 8005322:	74fb      	strb	r3, [r7, #19]
        break;
 8005324:	e005      	b.n	8005332 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005326:	4b31      	ldr	r3, [pc, #196]	@ (80053ec <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800532e:	2b00      	cmp	r3, #0
 8005330:	d0ef      	beq.n	8005312 <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 8005332:	7cfb      	ldrb	r3, [r7, #19]
 8005334:	2b00      	cmp	r3, #0
 8005336:	d15b      	bne.n	80053f0 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005338:	4b2b      	ldr	r3, [pc, #172]	@ (80053e8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800533a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800533e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005342:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005344:	697b      	ldr	r3, [r7, #20]
 8005346:	2b00      	cmp	r3, #0
 8005348:	d01f      	beq.n	800538a <HAL_RCCEx_PeriphCLKConfig+0x20a>
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005350:	697a      	ldr	r2, [r7, #20]
 8005352:	429a      	cmp	r2, r3
 8005354:	d019      	beq.n	800538a <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005356:	4b24      	ldr	r3, [pc, #144]	@ (80053e8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005358:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800535c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005360:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005362:	4b21      	ldr	r3, [pc, #132]	@ (80053e8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005364:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005368:	4a1f      	ldr	r2, [pc, #124]	@ (80053e8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800536a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800536e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005372:	4b1d      	ldr	r3, [pc, #116]	@ (80053e8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005374:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005378:	4a1b      	ldr	r2, [pc, #108]	@ (80053e8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800537a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800537e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005382:	4a19      	ldr	r2, [pc, #100]	@ (80053e8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005384:	697b      	ldr	r3, [r7, #20]
 8005386:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800538a:	697b      	ldr	r3, [r7, #20]
 800538c:	f003 0301 	and.w	r3, r3, #1
 8005390:	2b00      	cmp	r3, #0
 8005392:	d016      	beq.n	80053c2 <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005394:	f7fc f82e 	bl	80013f4 <HAL_GetTick>
 8005398:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800539a:	e00b      	b.n	80053b4 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800539c:	f7fc f82a 	bl	80013f4 <HAL_GetTick>
 80053a0:	4602      	mov	r2, r0
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	1ad3      	subs	r3, r2, r3
 80053a6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80053aa:	4293      	cmp	r3, r2
 80053ac:	d902      	bls.n	80053b4 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 80053ae:	2303      	movs	r3, #3
 80053b0:	74fb      	strb	r3, [r7, #19]
            break;
 80053b2:	e006      	b.n	80053c2 <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80053b4:	4b0c      	ldr	r3, [pc, #48]	@ (80053e8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80053b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80053ba:	f003 0302 	and.w	r3, r3, #2
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d0ec      	beq.n	800539c <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 80053c2:	7cfb      	ldrb	r3, [r7, #19]
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d10c      	bne.n	80053e2 <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80053c8:	4b07      	ldr	r3, [pc, #28]	@ (80053e8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80053ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80053ce:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80053d8:	4903      	ldr	r1, [pc, #12]	@ (80053e8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80053da:	4313      	orrs	r3, r2
 80053dc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80053e0:	e008      	b.n	80053f4 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80053e2:	7cfb      	ldrb	r3, [r7, #19]
 80053e4:	74bb      	strb	r3, [r7, #18]
 80053e6:	e005      	b.n	80053f4 <HAL_RCCEx_PeriphCLKConfig+0x274>
 80053e8:	40021000 	.word	0x40021000
 80053ec:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80053f0:	7cfb      	ldrb	r3, [r7, #19]
 80053f2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80053f4:	7c7b      	ldrb	r3, [r7, #17]
 80053f6:	2b01      	cmp	r3, #1
 80053f8:	d105      	bne.n	8005406 <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80053fa:	4ba0      	ldr	r3, [pc, #640]	@ (800567c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80053fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80053fe:	4a9f      	ldr	r2, [pc, #636]	@ (800567c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005400:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005404:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	f003 0301 	and.w	r3, r3, #1
 800540e:	2b00      	cmp	r3, #0
 8005410:	d00a      	beq.n	8005428 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005412:	4b9a      	ldr	r3, [pc, #616]	@ (800567c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005414:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005418:	f023 0203 	bic.w	r2, r3, #3
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005420:	4996      	ldr	r1, [pc, #600]	@ (800567c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005422:	4313      	orrs	r3, r2
 8005424:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	f003 0302 	and.w	r3, r3, #2
 8005430:	2b00      	cmp	r3, #0
 8005432:	d00a      	beq.n	800544a <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005434:	4b91      	ldr	r3, [pc, #580]	@ (800567c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005436:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800543a:	f023 020c 	bic.w	r2, r3, #12
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005442:	498e      	ldr	r1, [pc, #568]	@ (800567c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005444:	4313      	orrs	r3, r2
 8005446:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	f003 0304 	and.w	r3, r3, #4
 8005452:	2b00      	cmp	r3, #0
 8005454:	d00a      	beq.n	800546c <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005456:	4b89      	ldr	r3, [pc, #548]	@ (800567c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005458:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800545c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005464:	4985      	ldr	r1, [pc, #532]	@ (800567c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005466:	4313      	orrs	r3, r2
 8005468:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	f003 0308 	and.w	r3, r3, #8
 8005474:	2b00      	cmp	r3, #0
 8005476:	d00a      	beq.n	800548e <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005478:	4b80      	ldr	r3, [pc, #512]	@ (800567c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800547a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800547e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005486:	497d      	ldr	r1, [pc, #500]	@ (800567c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005488:	4313      	orrs	r3, r2
 800548a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	f003 0310 	and.w	r3, r3, #16
 8005496:	2b00      	cmp	r3, #0
 8005498:	d00a      	beq.n	80054b0 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800549a:	4b78      	ldr	r3, [pc, #480]	@ (800567c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800549c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80054a0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80054a8:	4974      	ldr	r1, [pc, #464]	@ (800567c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80054aa:	4313      	orrs	r3, r2
 80054ac:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	f003 0320 	and.w	r3, r3, #32
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d00a      	beq.n	80054d2 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80054bc:	4b6f      	ldr	r3, [pc, #444]	@ (800567c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80054be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80054c2:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80054ca:	496c      	ldr	r1, [pc, #432]	@ (800567c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80054cc:	4313      	orrs	r3, r2
 80054ce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d00a      	beq.n	80054f4 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80054de:	4b67      	ldr	r3, [pc, #412]	@ (800567c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80054e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80054e4:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80054ec:	4963      	ldr	r1, [pc, #396]	@ (800567c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80054ee:	4313      	orrs	r3, r2
 80054f0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d00a      	beq.n	8005516 <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005500:	4b5e      	ldr	r3, [pc, #376]	@ (800567c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005502:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005506:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800550e:	495b      	ldr	r1, [pc, #364]	@ (800567c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005510:	4313      	orrs	r3, r2
 8005512:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800551e:	2b00      	cmp	r3, #0
 8005520:	d00a      	beq.n	8005538 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005522:	4b56      	ldr	r3, [pc, #344]	@ (800567c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005524:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005528:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005530:	4952      	ldr	r1, [pc, #328]	@ (800567c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005532:	4313      	orrs	r3, r2
 8005534:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005540:	2b00      	cmp	r3, #0
 8005542:	d00a      	beq.n	800555a <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005544:	4b4d      	ldr	r3, [pc, #308]	@ (800567c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005546:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800554a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005552:	494a      	ldr	r1, [pc, #296]	@ (800567c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005554:	4313      	orrs	r3, r2
 8005556:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005562:	2b00      	cmp	r3, #0
 8005564:	d00a      	beq.n	800557c <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005566:	4b45      	ldr	r3, [pc, #276]	@ (800567c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005568:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800556c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005574:	4941      	ldr	r1, [pc, #260]	@ (800567c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005576:	4313      	orrs	r3, r2
 8005578:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005584:	2b00      	cmp	r3, #0
 8005586:	d00a      	beq.n	800559e <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005588:	4b3c      	ldr	r3, [pc, #240]	@ (800567c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800558a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800558e:	f023 0203 	bic.w	r2, r3, #3
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005596:	4939      	ldr	r1, [pc, #228]	@ (800567c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005598:	4313      	orrs	r3, r2
 800559a:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d028      	beq.n	80055fc <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80055aa:	4b34      	ldr	r3, [pc, #208]	@ (800567c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80055ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80055b0:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80055b8:	4930      	ldr	r1, [pc, #192]	@ (800567c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80055ba:	4313      	orrs	r3, r2
 80055bc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80055c4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80055c8:	d106      	bne.n	80055d8 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80055ca:	4b2c      	ldr	r3, [pc, #176]	@ (800567c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80055cc:	68db      	ldr	r3, [r3, #12]
 80055ce:	4a2b      	ldr	r2, [pc, #172]	@ (800567c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80055d0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80055d4:	60d3      	str	r3, [r2, #12]
 80055d6:	e011      	b.n	80055fc <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80055dc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80055e0:	d10c      	bne.n	80055fc <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	3304      	adds	r3, #4
 80055e6:	2101      	movs	r1, #1
 80055e8:	4618      	mov	r0, r3
 80055ea:	f000 f8f9 	bl	80057e0 <RCCEx_PLLSAI1_Config>
 80055ee:	4603      	mov	r3, r0
 80055f0:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80055f2:	7cfb      	ldrb	r3, [r7, #19]
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d001      	beq.n	80055fc <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 80055f8:	7cfb      	ldrb	r3, [r7, #19]
 80055fa:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005604:	2b00      	cmp	r3, #0
 8005606:	d04d      	beq.n	80056a4 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800560c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005610:	d108      	bne.n	8005624 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 8005612:	4b1a      	ldr	r3, [pc, #104]	@ (800567c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005614:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005618:	4a18      	ldr	r2, [pc, #96]	@ (800567c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800561a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800561e:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8005622:	e012      	b.n	800564a <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8005624:	4b15      	ldr	r3, [pc, #84]	@ (800567c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005626:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800562a:	4a14      	ldr	r2, [pc, #80]	@ (800567c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800562c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005630:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8005634:	4b11      	ldr	r3, [pc, #68]	@ (800567c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005636:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800563a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005642:	490e      	ldr	r1, [pc, #56]	@ (800567c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005644:	4313      	orrs	r3, r2
 8005646:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800564e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005652:	d106      	bne.n	8005662 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005654:	4b09      	ldr	r3, [pc, #36]	@ (800567c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005656:	68db      	ldr	r3, [r3, #12]
 8005658:	4a08      	ldr	r2, [pc, #32]	@ (800567c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800565a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800565e:	60d3      	str	r3, [r2, #12]
 8005660:	e020      	b.n	80056a4 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005666:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800566a:	d109      	bne.n	8005680 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800566c:	4b03      	ldr	r3, [pc, #12]	@ (800567c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800566e:	68db      	ldr	r3, [r3, #12]
 8005670:	4a02      	ldr	r2, [pc, #8]	@ (800567c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005672:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005676:	60d3      	str	r3, [r2, #12]
 8005678:	e014      	b.n	80056a4 <HAL_RCCEx_PeriphCLKConfig+0x524>
 800567a:	bf00      	nop
 800567c:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005684:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005688:	d10c      	bne.n	80056a4 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	3304      	adds	r3, #4
 800568e:	2101      	movs	r1, #1
 8005690:	4618      	mov	r0, r3
 8005692:	f000 f8a5 	bl	80057e0 <RCCEx_PLLSAI1_Config>
 8005696:	4603      	mov	r3, r0
 8005698:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800569a:	7cfb      	ldrb	r3, [r7, #19]
 800569c:	2b00      	cmp	r3, #0
 800569e:	d001      	beq.n	80056a4 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 80056a0:	7cfb      	ldrb	r3, [r7, #19]
 80056a2:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d028      	beq.n	8005702 <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80056b0:	4b4a      	ldr	r3, [pc, #296]	@ (80057dc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80056b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80056b6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80056be:	4947      	ldr	r1, [pc, #284]	@ (80057dc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80056c0:	4313      	orrs	r3, r2
 80056c2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80056ca:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80056ce:	d106      	bne.n	80056de <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80056d0:	4b42      	ldr	r3, [pc, #264]	@ (80057dc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80056d2:	68db      	ldr	r3, [r3, #12]
 80056d4:	4a41      	ldr	r2, [pc, #260]	@ (80057dc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80056d6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80056da:	60d3      	str	r3, [r2, #12]
 80056dc:	e011      	b.n	8005702 <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80056e2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80056e6:	d10c      	bne.n	8005702 <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	3304      	adds	r3, #4
 80056ec:	2101      	movs	r1, #1
 80056ee:	4618      	mov	r0, r3
 80056f0:	f000 f876 	bl	80057e0 <RCCEx_PLLSAI1_Config>
 80056f4:	4603      	mov	r3, r0
 80056f6:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80056f8:	7cfb      	ldrb	r3, [r7, #19]
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d001      	beq.n	8005702 <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 80056fe:	7cfb      	ldrb	r3, [r7, #19]
 8005700:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800570a:	2b00      	cmp	r3, #0
 800570c:	d01e      	beq.n	800574c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800570e:	4b33      	ldr	r3, [pc, #204]	@ (80057dc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005710:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005714:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800571e:	492f      	ldr	r1, [pc, #188]	@ (80057dc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005720:	4313      	orrs	r3, r2
 8005722:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800572c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005730:	d10c      	bne.n	800574c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	3304      	adds	r3, #4
 8005736:	2102      	movs	r1, #2
 8005738:	4618      	mov	r0, r3
 800573a:	f000 f851 	bl	80057e0 <RCCEx_PLLSAI1_Config>
 800573e:	4603      	mov	r3, r0
 8005740:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005742:	7cfb      	ldrb	r3, [r7, #19]
 8005744:	2b00      	cmp	r3, #0
 8005746:	d001      	beq.n	800574c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 8005748:	7cfb      	ldrb	r3, [r7, #19]
 800574a:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005754:	2b00      	cmp	r3, #0
 8005756:	d00b      	beq.n	8005770 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005758:	4b20      	ldr	r3, [pc, #128]	@ (80057dc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800575a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800575e:	f023 0204 	bic.w	r2, r3, #4
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005768:	491c      	ldr	r1, [pc, #112]	@ (80057dc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800576a:	4313      	orrs	r3, r2
 800576c:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005778:	2b00      	cmp	r3, #0
 800577a:	d00b      	beq.n	8005794 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 800577c:	4b17      	ldr	r3, [pc, #92]	@ (80057dc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800577e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005782:	f023 0218 	bic.w	r2, r3, #24
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800578c:	4913      	ldr	r1, [pc, #76]	@ (80057dc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800578e:	4313      	orrs	r3, r2
 8005790:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800579c:	2b00      	cmp	r3, #0
 800579e:	d017      	beq.n	80057d0 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 80057a0:	4b0e      	ldr	r3, [pc, #56]	@ (80057dc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80057a2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80057a6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80057b0:	490a      	ldr	r1, [pc, #40]	@ (80057dc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80057b2:	4313      	orrs	r3, r2
 80057b4:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80057be:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80057c2:	d105      	bne.n	80057d0 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80057c4:	4b05      	ldr	r3, [pc, #20]	@ (80057dc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80057c6:	68db      	ldr	r3, [r3, #12]
 80057c8:	4a04      	ldr	r2, [pc, #16]	@ (80057dc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80057ca:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80057ce:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80057d0:	7cbb      	ldrb	r3, [r7, #18]
}
 80057d2:	4618      	mov	r0, r3
 80057d4:	3718      	adds	r7, #24
 80057d6:	46bd      	mov	sp, r7
 80057d8:	bd80      	pop	{r7, pc}
 80057da:	bf00      	nop
 80057dc:	40021000 	.word	0x40021000

080057e0 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80057e0:	b580      	push	{r7, lr}
 80057e2:	b084      	sub	sp, #16
 80057e4:	af00      	add	r7, sp, #0
 80057e6:	6078      	str	r0, [r7, #4]
 80057e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80057ea:	2300      	movs	r3, #0
 80057ec:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80057ee:	4b72      	ldr	r3, [pc, #456]	@ (80059b8 <RCCEx_PLLSAI1_Config+0x1d8>)
 80057f0:	68db      	ldr	r3, [r3, #12]
 80057f2:	f003 0303 	and.w	r3, r3, #3
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d00e      	beq.n	8005818 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80057fa:	4b6f      	ldr	r3, [pc, #444]	@ (80059b8 <RCCEx_PLLSAI1_Config+0x1d8>)
 80057fc:	68db      	ldr	r3, [r3, #12]
 80057fe:	f003 0203 	and.w	r2, r3, #3
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	429a      	cmp	r2, r3
 8005808:	d103      	bne.n	8005812 <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	681b      	ldr	r3, [r3, #0]
       ||
 800580e:	2b00      	cmp	r3, #0
 8005810:	d142      	bne.n	8005898 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 8005812:	2301      	movs	r3, #1
 8005814:	73fb      	strb	r3, [r7, #15]
 8005816:	e03f      	b.n	8005898 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	2b03      	cmp	r3, #3
 800581e:	d018      	beq.n	8005852 <RCCEx_PLLSAI1_Config+0x72>
 8005820:	2b03      	cmp	r3, #3
 8005822:	d825      	bhi.n	8005870 <RCCEx_PLLSAI1_Config+0x90>
 8005824:	2b01      	cmp	r3, #1
 8005826:	d002      	beq.n	800582e <RCCEx_PLLSAI1_Config+0x4e>
 8005828:	2b02      	cmp	r3, #2
 800582a:	d009      	beq.n	8005840 <RCCEx_PLLSAI1_Config+0x60>
 800582c:	e020      	b.n	8005870 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800582e:	4b62      	ldr	r3, [pc, #392]	@ (80059b8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	f003 0302 	and.w	r3, r3, #2
 8005836:	2b00      	cmp	r3, #0
 8005838:	d11d      	bne.n	8005876 <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 800583a:	2301      	movs	r3, #1
 800583c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800583e:	e01a      	b.n	8005876 <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005840:	4b5d      	ldr	r3, [pc, #372]	@ (80059b8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005848:	2b00      	cmp	r3, #0
 800584a:	d116      	bne.n	800587a <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 800584c:	2301      	movs	r3, #1
 800584e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005850:	e013      	b.n	800587a <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005852:	4b59      	ldr	r3, [pc, #356]	@ (80059b8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800585a:	2b00      	cmp	r3, #0
 800585c:	d10f      	bne.n	800587e <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800585e:	4b56      	ldr	r3, [pc, #344]	@ (80059b8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005866:	2b00      	cmp	r3, #0
 8005868:	d109      	bne.n	800587e <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 800586a:	2301      	movs	r3, #1
 800586c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800586e:	e006      	b.n	800587e <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 8005870:	2301      	movs	r3, #1
 8005872:	73fb      	strb	r3, [r7, #15]
      break;
 8005874:	e004      	b.n	8005880 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8005876:	bf00      	nop
 8005878:	e002      	b.n	8005880 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800587a:	bf00      	nop
 800587c:	e000      	b.n	8005880 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800587e:	bf00      	nop
    }

    if(status == HAL_OK)
 8005880:	7bfb      	ldrb	r3, [r7, #15]
 8005882:	2b00      	cmp	r3, #0
 8005884:	d108      	bne.n	8005898 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 8005886:	4b4c      	ldr	r3, [pc, #304]	@ (80059b8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005888:	68db      	ldr	r3, [r3, #12]
 800588a:	f023 0203 	bic.w	r2, r3, #3
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	4949      	ldr	r1, [pc, #292]	@ (80059b8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005894:	4313      	orrs	r3, r2
 8005896:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8005898:	7bfb      	ldrb	r3, [r7, #15]
 800589a:	2b00      	cmp	r3, #0
 800589c:	f040 8086 	bne.w	80059ac <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80058a0:	4b45      	ldr	r3, [pc, #276]	@ (80059b8 <RCCEx_PLLSAI1_Config+0x1d8>)
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	4a44      	ldr	r2, [pc, #272]	@ (80059b8 <RCCEx_PLLSAI1_Config+0x1d8>)
 80058a6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80058aa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80058ac:	f7fb fda2 	bl	80013f4 <HAL_GetTick>
 80058b0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80058b2:	e009      	b.n	80058c8 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80058b4:	f7fb fd9e 	bl	80013f4 <HAL_GetTick>
 80058b8:	4602      	mov	r2, r0
 80058ba:	68bb      	ldr	r3, [r7, #8]
 80058bc:	1ad3      	subs	r3, r2, r3
 80058be:	2b02      	cmp	r3, #2
 80058c0:	d902      	bls.n	80058c8 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 80058c2:	2303      	movs	r3, #3
 80058c4:	73fb      	strb	r3, [r7, #15]
        break;
 80058c6:	e005      	b.n	80058d4 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80058c8:	4b3b      	ldr	r3, [pc, #236]	@ (80059b8 <RCCEx_PLLSAI1_Config+0x1d8>)
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d1ef      	bne.n	80058b4 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 80058d4:	7bfb      	ldrb	r3, [r7, #15]
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d168      	bne.n	80059ac <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80058da:	683b      	ldr	r3, [r7, #0]
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d113      	bne.n	8005908 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80058e0:	4b35      	ldr	r3, [pc, #212]	@ (80059b8 <RCCEx_PLLSAI1_Config+0x1d8>)
 80058e2:	691a      	ldr	r2, [r3, #16]
 80058e4:	4b35      	ldr	r3, [pc, #212]	@ (80059bc <RCCEx_PLLSAI1_Config+0x1dc>)
 80058e6:	4013      	ands	r3, r2
 80058e8:	687a      	ldr	r2, [r7, #4]
 80058ea:	6892      	ldr	r2, [r2, #8]
 80058ec:	0211      	lsls	r1, r2, #8
 80058ee:	687a      	ldr	r2, [r7, #4]
 80058f0:	68d2      	ldr	r2, [r2, #12]
 80058f2:	06d2      	lsls	r2, r2, #27
 80058f4:	4311      	orrs	r1, r2
 80058f6:	687a      	ldr	r2, [r7, #4]
 80058f8:	6852      	ldr	r2, [r2, #4]
 80058fa:	3a01      	subs	r2, #1
 80058fc:	0112      	lsls	r2, r2, #4
 80058fe:	430a      	orrs	r2, r1
 8005900:	492d      	ldr	r1, [pc, #180]	@ (80059b8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005902:	4313      	orrs	r3, r2
 8005904:	610b      	str	r3, [r1, #16]
 8005906:	e02d      	b.n	8005964 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8005908:	683b      	ldr	r3, [r7, #0]
 800590a:	2b01      	cmp	r3, #1
 800590c:	d115      	bne.n	800593a <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800590e:	4b2a      	ldr	r3, [pc, #168]	@ (80059b8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005910:	691a      	ldr	r2, [r3, #16]
 8005912:	4b2b      	ldr	r3, [pc, #172]	@ (80059c0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005914:	4013      	ands	r3, r2
 8005916:	687a      	ldr	r2, [r7, #4]
 8005918:	6892      	ldr	r2, [r2, #8]
 800591a:	0211      	lsls	r1, r2, #8
 800591c:	687a      	ldr	r2, [r7, #4]
 800591e:	6912      	ldr	r2, [r2, #16]
 8005920:	0852      	lsrs	r2, r2, #1
 8005922:	3a01      	subs	r2, #1
 8005924:	0552      	lsls	r2, r2, #21
 8005926:	4311      	orrs	r1, r2
 8005928:	687a      	ldr	r2, [r7, #4]
 800592a:	6852      	ldr	r2, [r2, #4]
 800592c:	3a01      	subs	r2, #1
 800592e:	0112      	lsls	r2, r2, #4
 8005930:	430a      	orrs	r2, r1
 8005932:	4921      	ldr	r1, [pc, #132]	@ (80059b8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005934:	4313      	orrs	r3, r2
 8005936:	610b      	str	r3, [r1, #16]
 8005938:	e014      	b.n	8005964 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800593a:	4b1f      	ldr	r3, [pc, #124]	@ (80059b8 <RCCEx_PLLSAI1_Config+0x1d8>)
 800593c:	691a      	ldr	r2, [r3, #16]
 800593e:	4b21      	ldr	r3, [pc, #132]	@ (80059c4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005940:	4013      	ands	r3, r2
 8005942:	687a      	ldr	r2, [r7, #4]
 8005944:	6892      	ldr	r2, [r2, #8]
 8005946:	0211      	lsls	r1, r2, #8
 8005948:	687a      	ldr	r2, [r7, #4]
 800594a:	6952      	ldr	r2, [r2, #20]
 800594c:	0852      	lsrs	r2, r2, #1
 800594e:	3a01      	subs	r2, #1
 8005950:	0652      	lsls	r2, r2, #25
 8005952:	4311      	orrs	r1, r2
 8005954:	687a      	ldr	r2, [r7, #4]
 8005956:	6852      	ldr	r2, [r2, #4]
 8005958:	3a01      	subs	r2, #1
 800595a:	0112      	lsls	r2, r2, #4
 800595c:	430a      	orrs	r2, r1
 800595e:	4916      	ldr	r1, [pc, #88]	@ (80059b8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005960:	4313      	orrs	r3, r2
 8005962:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8005964:	4b14      	ldr	r3, [pc, #80]	@ (80059b8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	4a13      	ldr	r2, [pc, #76]	@ (80059b8 <RCCEx_PLLSAI1_Config+0x1d8>)
 800596a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800596e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005970:	f7fb fd40 	bl	80013f4 <HAL_GetTick>
 8005974:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005976:	e009      	b.n	800598c <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005978:	f7fb fd3c 	bl	80013f4 <HAL_GetTick>
 800597c:	4602      	mov	r2, r0
 800597e:	68bb      	ldr	r3, [r7, #8]
 8005980:	1ad3      	subs	r3, r2, r3
 8005982:	2b02      	cmp	r3, #2
 8005984:	d902      	bls.n	800598c <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8005986:	2303      	movs	r3, #3
 8005988:	73fb      	strb	r3, [r7, #15]
          break;
 800598a:	e005      	b.n	8005998 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800598c:	4b0a      	ldr	r3, [pc, #40]	@ (80059b8 <RCCEx_PLLSAI1_Config+0x1d8>)
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005994:	2b00      	cmp	r3, #0
 8005996:	d0ef      	beq.n	8005978 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8005998:	7bfb      	ldrb	r3, [r7, #15]
 800599a:	2b00      	cmp	r3, #0
 800599c:	d106      	bne.n	80059ac <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800599e:	4b06      	ldr	r3, [pc, #24]	@ (80059b8 <RCCEx_PLLSAI1_Config+0x1d8>)
 80059a0:	691a      	ldr	r2, [r3, #16]
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	699b      	ldr	r3, [r3, #24]
 80059a6:	4904      	ldr	r1, [pc, #16]	@ (80059b8 <RCCEx_PLLSAI1_Config+0x1d8>)
 80059a8:	4313      	orrs	r3, r2
 80059aa:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80059ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80059ae:	4618      	mov	r0, r3
 80059b0:	3710      	adds	r7, #16
 80059b2:	46bd      	mov	sp, r7
 80059b4:	bd80      	pop	{r7, pc}
 80059b6:	bf00      	nop
 80059b8:	40021000 	.word	0x40021000
 80059bc:	07ff800f 	.word	0x07ff800f
 80059c0:	ff9f800f 	.word	0xff9f800f
 80059c4:	f9ff800f 	.word	0xf9ff800f

080059c8 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80059c8:	b580      	push	{r7, lr}
 80059ca:	b084      	sub	sp, #16
 80059cc:	af00      	add	r7, sp, #0
 80059ce:	6078      	str	r0, [r7, #4]
 80059d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80059d2:	2300      	movs	r3, #0
 80059d4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80059d6:	4b72      	ldr	r3, [pc, #456]	@ (8005ba0 <RCCEx_PLLSAI2_Config+0x1d8>)
 80059d8:	68db      	ldr	r3, [r3, #12]
 80059da:	f003 0303 	and.w	r3, r3, #3
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d00e      	beq.n	8005a00 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80059e2:	4b6f      	ldr	r3, [pc, #444]	@ (8005ba0 <RCCEx_PLLSAI2_Config+0x1d8>)
 80059e4:	68db      	ldr	r3, [r3, #12]
 80059e6:	f003 0203 	and.w	r2, r3, #3
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	429a      	cmp	r2, r3
 80059f0:	d103      	bne.n	80059fa <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	681b      	ldr	r3, [r3, #0]
       ||
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d142      	bne.n	8005a80 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 80059fa:	2301      	movs	r3, #1
 80059fc:	73fb      	strb	r3, [r7, #15]
 80059fe:	e03f      	b.n	8005a80 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	2b03      	cmp	r3, #3
 8005a06:	d018      	beq.n	8005a3a <RCCEx_PLLSAI2_Config+0x72>
 8005a08:	2b03      	cmp	r3, #3
 8005a0a:	d825      	bhi.n	8005a58 <RCCEx_PLLSAI2_Config+0x90>
 8005a0c:	2b01      	cmp	r3, #1
 8005a0e:	d002      	beq.n	8005a16 <RCCEx_PLLSAI2_Config+0x4e>
 8005a10:	2b02      	cmp	r3, #2
 8005a12:	d009      	beq.n	8005a28 <RCCEx_PLLSAI2_Config+0x60>
 8005a14:	e020      	b.n	8005a58 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005a16:	4b62      	ldr	r3, [pc, #392]	@ (8005ba0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	f003 0302 	and.w	r3, r3, #2
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d11d      	bne.n	8005a5e <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 8005a22:	2301      	movs	r3, #1
 8005a24:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005a26:	e01a      	b.n	8005a5e <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005a28:	4b5d      	ldr	r3, [pc, #372]	@ (8005ba0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d116      	bne.n	8005a62 <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 8005a34:	2301      	movs	r3, #1
 8005a36:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005a38:	e013      	b.n	8005a62 <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005a3a:	4b59      	ldr	r3, [pc, #356]	@ (8005ba0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d10f      	bne.n	8005a66 <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005a46:	4b56      	ldr	r3, [pc, #344]	@ (8005ba0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d109      	bne.n	8005a66 <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 8005a52:	2301      	movs	r3, #1
 8005a54:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005a56:	e006      	b.n	8005a66 <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 8005a58:	2301      	movs	r3, #1
 8005a5a:	73fb      	strb	r3, [r7, #15]
      break;
 8005a5c:	e004      	b.n	8005a68 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8005a5e:	bf00      	nop
 8005a60:	e002      	b.n	8005a68 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8005a62:	bf00      	nop
 8005a64:	e000      	b.n	8005a68 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8005a66:	bf00      	nop
    }

    if(status == HAL_OK)
 8005a68:	7bfb      	ldrb	r3, [r7, #15]
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d108      	bne.n	8005a80 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8005a6e:	4b4c      	ldr	r3, [pc, #304]	@ (8005ba0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005a70:	68db      	ldr	r3, [r3, #12]
 8005a72:	f023 0203 	bic.w	r2, r3, #3
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	4949      	ldr	r1, [pc, #292]	@ (8005ba0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005a7c:	4313      	orrs	r3, r2
 8005a7e:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8005a80:	7bfb      	ldrb	r3, [r7, #15]
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	f040 8086 	bne.w	8005b94 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8005a88:	4b45      	ldr	r3, [pc, #276]	@ (8005ba0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	4a44      	ldr	r2, [pc, #272]	@ (8005ba0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005a8e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005a92:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005a94:	f7fb fcae 	bl	80013f4 <HAL_GetTick>
 8005a98:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005a9a:	e009      	b.n	8005ab0 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005a9c:	f7fb fcaa 	bl	80013f4 <HAL_GetTick>
 8005aa0:	4602      	mov	r2, r0
 8005aa2:	68bb      	ldr	r3, [r7, #8]
 8005aa4:	1ad3      	subs	r3, r2, r3
 8005aa6:	2b02      	cmp	r3, #2
 8005aa8:	d902      	bls.n	8005ab0 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8005aaa:	2303      	movs	r3, #3
 8005aac:	73fb      	strb	r3, [r7, #15]
        break;
 8005aae:	e005      	b.n	8005abc <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005ab0:	4b3b      	ldr	r3, [pc, #236]	@ (8005ba0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d1ef      	bne.n	8005a9c <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8005abc:	7bfb      	ldrb	r3, [r7, #15]
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d168      	bne.n	8005b94 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005ac2:	683b      	ldr	r3, [r7, #0]
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d113      	bne.n	8005af0 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005ac8:	4b35      	ldr	r3, [pc, #212]	@ (8005ba0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005aca:	695a      	ldr	r2, [r3, #20]
 8005acc:	4b35      	ldr	r3, [pc, #212]	@ (8005ba4 <RCCEx_PLLSAI2_Config+0x1dc>)
 8005ace:	4013      	ands	r3, r2
 8005ad0:	687a      	ldr	r2, [r7, #4]
 8005ad2:	6892      	ldr	r2, [r2, #8]
 8005ad4:	0211      	lsls	r1, r2, #8
 8005ad6:	687a      	ldr	r2, [r7, #4]
 8005ad8:	68d2      	ldr	r2, [r2, #12]
 8005ada:	06d2      	lsls	r2, r2, #27
 8005adc:	4311      	orrs	r1, r2
 8005ade:	687a      	ldr	r2, [r7, #4]
 8005ae0:	6852      	ldr	r2, [r2, #4]
 8005ae2:	3a01      	subs	r2, #1
 8005ae4:	0112      	lsls	r2, r2, #4
 8005ae6:	430a      	orrs	r2, r1
 8005ae8:	492d      	ldr	r1, [pc, #180]	@ (8005ba0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005aea:	4313      	orrs	r3, r2
 8005aec:	614b      	str	r3, [r1, #20]
 8005aee:	e02d      	b.n	8005b4c <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8005af0:	683b      	ldr	r3, [r7, #0]
 8005af2:	2b01      	cmp	r3, #1
 8005af4:	d115      	bne.n	8005b22 <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005af6:	4b2a      	ldr	r3, [pc, #168]	@ (8005ba0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005af8:	695a      	ldr	r2, [r3, #20]
 8005afa:	4b2b      	ldr	r3, [pc, #172]	@ (8005ba8 <RCCEx_PLLSAI2_Config+0x1e0>)
 8005afc:	4013      	ands	r3, r2
 8005afe:	687a      	ldr	r2, [r7, #4]
 8005b00:	6892      	ldr	r2, [r2, #8]
 8005b02:	0211      	lsls	r1, r2, #8
 8005b04:	687a      	ldr	r2, [r7, #4]
 8005b06:	6912      	ldr	r2, [r2, #16]
 8005b08:	0852      	lsrs	r2, r2, #1
 8005b0a:	3a01      	subs	r2, #1
 8005b0c:	0552      	lsls	r2, r2, #21
 8005b0e:	4311      	orrs	r1, r2
 8005b10:	687a      	ldr	r2, [r7, #4]
 8005b12:	6852      	ldr	r2, [r2, #4]
 8005b14:	3a01      	subs	r2, #1
 8005b16:	0112      	lsls	r2, r2, #4
 8005b18:	430a      	orrs	r2, r1
 8005b1a:	4921      	ldr	r1, [pc, #132]	@ (8005ba0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005b1c:	4313      	orrs	r3, r2
 8005b1e:	614b      	str	r3, [r1, #20]
 8005b20:	e014      	b.n	8005b4c <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005b22:	4b1f      	ldr	r3, [pc, #124]	@ (8005ba0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005b24:	695a      	ldr	r2, [r3, #20]
 8005b26:	4b21      	ldr	r3, [pc, #132]	@ (8005bac <RCCEx_PLLSAI2_Config+0x1e4>)
 8005b28:	4013      	ands	r3, r2
 8005b2a:	687a      	ldr	r2, [r7, #4]
 8005b2c:	6892      	ldr	r2, [r2, #8]
 8005b2e:	0211      	lsls	r1, r2, #8
 8005b30:	687a      	ldr	r2, [r7, #4]
 8005b32:	6952      	ldr	r2, [r2, #20]
 8005b34:	0852      	lsrs	r2, r2, #1
 8005b36:	3a01      	subs	r2, #1
 8005b38:	0652      	lsls	r2, r2, #25
 8005b3a:	4311      	orrs	r1, r2
 8005b3c:	687a      	ldr	r2, [r7, #4]
 8005b3e:	6852      	ldr	r2, [r2, #4]
 8005b40:	3a01      	subs	r2, #1
 8005b42:	0112      	lsls	r2, r2, #4
 8005b44:	430a      	orrs	r2, r1
 8005b46:	4916      	ldr	r1, [pc, #88]	@ (8005ba0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005b48:	4313      	orrs	r3, r2
 8005b4a:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8005b4c:	4b14      	ldr	r3, [pc, #80]	@ (8005ba0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	4a13      	ldr	r2, [pc, #76]	@ (8005ba0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005b52:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005b56:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005b58:	f7fb fc4c 	bl	80013f4 <HAL_GetTick>
 8005b5c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005b5e:	e009      	b.n	8005b74 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005b60:	f7fb fc48 	bl	80013f4 <HAL_GetTick>
 8005b64:	4602      	mov	r2, r0
 8005b66:	68bb      	ldr	r3, [r7, #8]
 8005b68:	1ad3      	subs	r3, r2, r3
 8005b6a:	2b02      	cmp	r3, #2
 8005b6c:	d902      	bls.n	8005b74 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8005b6e:	2303      	movs	r3, #3
 8005b70:	73fb      	strb	r3, [r7, #15]
          break;
 8005b72:	e005      	b.n	8005b80 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005b74:	4b0a      	ldr	r3, [pc, #40]	@ (8005ba0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d0ef      	beq.n	8005b60 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8005b80:	7bfb      	ldrb	r3, [r7, #15]
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d106      	bne.n	8005b94 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8005b86:	4b06      	ldr	r3, [pc, #24]	@ (8005ba0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005b88:	695a      	ldr	r2, [r3, #20]
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	699b      	ldr	r3, [r3, #24]
 8005b8e:	4904      	ldr	r1, [pc, #16]	@ (8005ba0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005b90:	4313      	orrs	r3, r2
 8005b92:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8005b94:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b96:	4618      	mov	r0, r3
 8005b98:	3710      	adds	r7, #16
 8005b9a:	46bd      	mov	sp, r7
 8005b9c:	bd80      	pop	{r7, pc}
 8005b9e:	bf00      	nop
 8005ba0:	40021000 	.word	0x40021000
 8005ba4:	07ff800f 	.word	0x07ff800f
 8005ba8:	ff9f800f 	.word	0xff9f800f
 8005bac:	f9ff800f 	.word	0xf9ff800f

08005bb0 <arm_sin_f32>:
 8005bb0:	eddf 7a1f 	vldr	s15, [pc, #124]	@ 8005c30 <arm_sin_f32+0x80>
 8005bb4:	ee20 0a27 	vmul.f32	s0, s0, s15
 8005bb8:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8005bbc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005bc0:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8005bc4:	d504      	bpl.n	8005bd0 <arm_sin_f32+0x20>
 8005bc6:	ee17 3a90 	vmov	r3, s15
 8005bca:	3b01      	subs	r3, #1
 8005bcc:	ee07 3a90 	vmov	s15, r3
 8005bd0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005bd4:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 8005c34 <arm_sin_f32+0x84>
 8005bd8:	ee30 0a67 	vsub.f32	s0, s0, s15
 8005bdc:	ee20 0a07 	vmul.f32	s0, s0, s14
 8005be0:	eefc 7ac0 	vcvt.u32.f32	s15, s0
 8005be4:	ee17 3a90 	vmov	r3, s15
 8005be8:	b29b      	uxth	r3, r3
 8005bea:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005bee:	d21a      	bcs.n	8005c26 <arm_sin_f32+0x76>
 8005bf0:	ee07 3a90 	vmov	s15, r3
 8005bf4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005bf8:	1c59      	adds	r1, r3, #1
 8005bfa:	ee30 0a67 	vsub.f32	s0, s0, s15
 8005bfe:	4a0e      	ldr	r2, [pc, #56]	@ (8005c38 <arm_sin_f32+0x88>)
 8005c00:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8005c04:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8005c08:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 8005c0c:	ed93 7a00 	vldr	s14, [r3]
 8005c10:	edd2 6a00 	vldr	s13, [r2]
 8005c14:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8005c18:	ee20 0a26 	vmul.f32	s0, s0, s13
 8005c1c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005c20:	ee37 0a80 	vadd.f32	s0, s15, s0
 8005c24:	4770      	bx	lr
 8005c26:	ee30 0a47 	vsub.f32	s0, s0, s14
 8005c2a:	2101      	movs	r1, #1
 8005c2c:	2300      	movs	r3, #0
 8005c2e:	e7e6      	b.n	8005bfe <arm_sin_f32+0x4e>
 8005c30:	3e22f983 	.word	0x3e22f983
 8005c34:	44000000 	.word	0x44000000
 8005c38:	08005d34 	.word	0x08005d34

08005c3c <memset>:
 8005c3c:	4402      	add	r2, r0
 8005c3e:	4603      	mov	r3, r0
 8005c40:	4293      	cmp	r3, r2
 8005c42:	d100      	bne.n	8005c46 <memset+0xa>
 8005c44:	4770      	bx	lr
 8005c46:	f803 1b01 	strb.w	r1, [r3], #1
 8005c4a:	e7f9      	b.n	8005c40 <memset+0x4>

08005c4c <__libc_init_array>:
 8005c4c:	b570      	push	{r4, r5, r6, lr}
 8005c4e:	4d0d      	ldr	r5, [pc, #52]	@ (8005c84 <__libc_init_array+0x38>)
 8005c50:	4c0d      	ldr	r4, [pc, #52]	@ (8005c88 <__libc_init_array+0x3c>)
 8005c52:	1b64      	subs	r4, r4, r5
 8005c54:	10a4      	asrs	r4, r4, #2
 8005c56:	2600      	movs	r6, #0
 8005c58:	42a6      	cmp	r6, r4
 8005c5a:	d109      	bne.n	8005c70 <__libc_init_array+0x24>
 8005c5c:	4d0b      	ldr	r5, [pc, #44]	@ (8005c8c <__libc_init_array+0x40>)
 8005c5e:	4c0c      	ldr	r4, [pc, #48]	@ (8005c90 <__libc_init_array+0x44>)
 8005c60:	f000 f83c 	bl	8005cdc <_init>
 8005c64:	1b64      	subs	r4, r4, r5
 8005c66:	10a4      	asrs	r4, r4, #2
 8005c68:	2600      	movs	r6, #0
 8005c6a:	42a6      	cmp	r6, r4
 8005c6c:	d105      	bne.n	8005c7a <__libc_init_array+0x2e>
 8005c6e:	bd70      	pop	{r4, r5, r6, pc}
 8005c70:	f855 3b04 	ldr.w	r3, [r5], #4
 8005c74:	4798      	blx	r3
 8005c76:	3601      	adds	r6, #1
 8005c78:	e7ee      	b.n	8005c58 <__libc_init_array+0xc>
 8005c7a:	f855 3b04 	ldr.w	r3, [r5], #4
 8005c7e:	4798      	blx	r3
 8005c80:	3601      	adds	r6, #1
 8005c82:	e7f2      	b.n	8005c6a <__libc_init_array+0x1e>
 8005c84:	08006538 	.word	0x08006538
 8005c88:	08006538 	.word	0x08006538
 8005c8c:	08006538 	.word	0x08006538
 8005c90:	0800653c 	.word	0x0800653c

08005c94 <roundf>:
 8005c94:	ee10 0a10 	vmov	r0, s0
 8005c98:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 8005c9c:	3a7f      	subs	r2, #127	@ 0x7f
 8005c9e:	2a16      	cmp	r2, #22
 8005ca0:	dc15      	bgt.n	8005cce <roundf+0x3a>
 8005ca2:	2a00      	cmp	r2, #0
 8005ca4:	da08      	bge.n	8005cb8 <roundf+0x24>
 8005ca6:	3201      	adds	r2, #1
 8005ca8:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8005cac:	d101      	bne.n	8005cb2 <roundf+0x1e>
 8005cae:	f043 537e 	orr.w	r3, r3, #1065353216	@ 0x3f800000
 8005cb2:	ee00 3a10 	vmov	s0, r3
 8005cb6:	4770      	bx	lr
 8005cb8:	4907      	ldr	r1, [pc, #28]	@ (8005cd8 <roundf+0x44>)
 8005cba:	4111      	asrs	r1, r2
 8005cbc:	4201      	tst	r1, r0
 8005cbe:	d0fa      	beq.n	8005cb6 <roundf+0x22>
 8005cc0:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8005cc4:	4113      	asrs	r3, r2
 8005cc6:	4403      	add	r3, r0
 8005cc8:	ea23 0301 	bic.w	r3, r3, r1
 8005ccc:	e7f1      	b.n	8005cb2 <roundf+0x1e>
 8005cce:	2a80      	cmp	r2, #128	@ 0x80
 8005cd0:	d1f1      	bne.n	8005cb6 <roundf+0x22>
 8005cd2:	ee30 0a00 	vadd.f32	s0, s0, s0
 8005cd6:	4770      	bx	lr
 8005cd8:	007fffff 	.word	0x007fffff

08005cdc <_init>:
 8005cdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005cde:	bf00      	nop
 8005ce0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005ce2:	bc08      	pop	{r3}
 8005ce4:	469e      	mov	lr, r3
 8005ce6:	4770      	bx	lr

08005ce8 <_fini>:
 8005ce8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005cea:	bf00      	nop
 8005cec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005cee:	bc08      	pop	{r3}
 8005cf0:	469e      	mov	lr, r3
 8005cf2:	4770      	bx	lr
