#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Jan 24 18:20:07 2023
# Process ID: 9928
# Current directory: E:/Repos/POWERLAB-UTFSM/AX7020_PWM_test/PWM_test_Vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5692 E:\Repos\POWERLAB-UTFSM\AX7020_PWM_test\PWM_test_Vivado\PWM_test_Vivado.xpr
# Log file: E:/Repos/POWERLAB-UTFSM/AX7020_PWM_test/PWM_test_Vivado/vivado.log
# Journal file: E:/Repos/POWERLAB-UTFSM/AX7020_PWM_test/PWM_test_Vivado\vivado.jou
# Running On: ALAN-MAIN-PC, OS: Windows, CPU Frequency: 3600 MHz, CPU Physical cores: 12, Host memory: 25712 MB
#-----------------------------------------------------------
start_gui
open_project E:/Repos/POWERLAB-UTFSM/AX7020_PWM_test/PWM_test_Vivado/PWM_test_Vivado.xpr
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files E:/Repos/POWERLAB-UTFSM/AX7020_PWM_test/SystemVerilog_sources/pwm_16bits.sv] -no_script -reset -force -quiet
remove_files  E:/Repos/POWERLAB-UTFSM/AX7020_PWM_test/SystemVerilog_sources/pwm_16bits.sv
export_ip_user_files -of_objects  [get_files E:/Repos/POWERLAB-UTFSM/AX7020_PWM_test/SystemVerilog_sources/carrier_gen_16bits.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/Repos/POWERLAB-UTFSM/AX7020_PWM_test/SystemVerilog_sources/compare_16bits.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/Repos/POWERLAB-UTFSM/AX7020_PWM_test/SystemVerilog_sources/register_mask_16bits.sv] -no_script -reset -force -quiet
remove_files  {E:/Repos/POWERLAB-UTFSM/AX7020_PWM_test/SystemVerilog_sources/carrier_gen_16bits.sv E:/Repos/POWERLAB-UTFSM/AX7020_PWM_test/SystemVerilog_sources/compare_16bits.sv E:/Repos/POWERLAB-UTFSM/AX7020_PWM_test/SystemVerilog_sources/register_mask_16bits.sv}
export_ip_user_files -of_objects  [get_files E:/Repos/POWERLAB-UTFSM/AX7020_PWM_test/PWM_test_Vivado/PWM_test_Vivado.srcs/sources_1/new/div_pwm_clock.sv] -no_script -reset -force -quiet
remove_files  E:/Repos/POWERLAB-UTFSM/AX7020_PWM_test/PWM_test_Vivado/PWM_test_Vivado.srcs/sources_1/new/div_pwm_clock.sv
export_ip_user_files -of_objects  [get_files E:/Repos/POWERLAB-UTFSM/AX7020_PWM_test/SystemVerilog_sources/PKG_pwm.sv] -no_script -reset -force -quiet
remove_files  E:/Repos/POWERLAB-UTFSM/AX7020_PWM_test/SystemVerilog_sources/PKG_pwm.sv
add_files -norecurse {E:/Repos/POWERLAB-UTFSM/AX7020_PWM_test/SystemVerilog_sources/PKG_pwm.sv E:/Repos/POWERLAB-UTFSM/AX7020_PWM_test/SystemVerilog_sources/register_mask_16bits.sv E:/Repos/POWERLAB-UTFSM/AX7020_PWM_test/SystemVerilog_sources/compare_16bits.sv E:/Repos/POWERLAB-UTFSM/AX7020_PWM_test/SystemVerilog_sources/carrier_gen_16bits.sv E:/Repos/POWERLAB-UTFSM/AX7020_PWM_test/SystemVerilog_sources/pwm_16bits.sv}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files -norecurse E:/Repos/POWERLAB-UTFSM/AX7020_PWM_test/SystemVerilog_sources/div_pwm_clock.sv
update_compile_order -fileset sources_1
launch_simulation
open_wave_config E:/Repos/POWERLAB-UTFSM/AX7020_PWM_test/PWM_test_Vivado/TESTBENCH_pwm_16bits_behav.wcfg
source pwm_16bits.tcl
close_sim
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse E:/Repos/POWERLAB-UTFSM/AX7020_PWM_test/SystemVerilog_sources/TESTBENCH_pwm_16bits.sv
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files E:/Repos/POWERLAB-UTFSM/AX7020_PWM_test/PWM_test_Vivado/PWM_test_Vivado.srcs/sim_1/new/TESTBENCH_pwm_16bits.sv] -no_script -reset -force -quiet
remove_files  -fileset sim_1 E:/Repos/POWERLAB-UTFSM/AX7020_PWM_test/PWM_test_Vivado/PWM_test_Vivado.srcs/sim_1/new/TESTBENCH_pwm_16bits.sv
launch_simulation
open_wave_config E:/Repos/POWERLAB-UTFSM/AX7020_PWM_test/PWM_test_Vivado/TESTBENCH_pwm_16bits_behav.wcfg
source TESTBENCH_pwm_16bits.tcl
run 50 us
relaunch_sim
run 50 us
relaunch_sim
run 50 us
relaunch_sim
run 50 us
add_bp {E:/Repos/POWERLAB-UTFSM/AX7020_PWM_test/SystemVerilog_sources/div_pwm_clock.sv} 35
add_bp {E:/Repos/POWERLAB-UTFSM/AX7020_PWM_test/SystemVerilog_sources/div_pwm_clock.sv} 36
relaunch_sim
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run 50 us
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run 50 us
run 50 us
run 50 us
run 50 us
run 50 us
run 50 us
run 50 us
run 50 us
run 50 us
run 50 us
run 50 us
run 50 us
run 50 us
run 50 us
run 50 us
run 50 us
run 50 us
run 50 us
run 50 us
run 50 us
run 50 us
run 50 us
run 50 us
run 50 us
run 50 us
run 50 us
run 50 us
run 50 us
add_bp {E:/Repos/POWERLAB-UTFSM/AX7020_PWM_test/SystemVerilog_sources/div_pwm_clock.sv} 40
add_bp {E:/Repos/POWERLAB-UTFSM/AX7020_PWM_test/SystemVerilog_sources/div_pwm_clock.sv} 41
remove_bps -file {E:/Repos/POWERLAB-UTFSM/AX7020_PWM_test/SystemVerilog_sources/div_pwm_clock.sv} -line 36
remove_bps -file {E:/Repos/POWERLAB-UTFSM/AX7020_PWM_test/SystemVerilog_sources/div_pwm_clock.sv} -line 35
run all
remove_bps -file {E:/Repos/POWERLAB-UTFSM/AX7020_PWM_test/SystemVerilog_sources/div_pwm_clock.sv} -line 41
remove_bps -file {E:/Repos/POWERLAB-UTFSM/AX7020_PWM_test/SystemVerilog_sources/div_pwm_clock.sv} -line 40
relaunch_sim
run 50 us
relaunch_sim
run 50 us
add_bp {E:/Repos/POWERLAB-UTFSM/AX7020_PWM_test/SystemVerilog_sources/div_pwm_clock.sv} 44
relaunch_sim
run 50 us
run all
run all
run all
run 50 us
remove_bps -file {E:/Repos/POWERLAB-UTFSM/AX7020_PWM_test/SystemVerilog_sources/div_pwm_clock.sv} -line 44
run 50 us
relaunch_sim
relaunch_sim
relaunch_sim
run 50 us
relaunch_sim
run 50 us
relaunch_sim
run 50 us
relaunch_sim
run 50 us
add_bp {E:/Repos/POWERLAB-UTFSM/AX7020_PWM_test/SystemVerilog_sources/div_pwm_clock.sv} 36
remove_bps -file {E:/Repos/POWERLAB-UTFSM/AX7020_PWM_test/SystemVerilog_sources/div_pwm_clock.sv} -line 36
add_bp {E:/Repos/POWERLAB-UTFSM/AX7020_PWM_test/SystemVerilog_sources/div_pwm_clock.sv} 40
add_bp {E:/Repos/POWERLAB-UTFSM/AX7020_PWM_test/SystemVerilog_sources/div_pwm_clock.sv} 41
add_bp {E:/Repos/POWERLAB-UTFSM/AX7020_PWM_test/SystemVerilog_sources/div_pwm_clock.sv} 44
relaunch_sim
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
relaunch_sim
run 50 us
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
run 50 us
run 50 us
run 50 us
run 50 us
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
save_wave_config {E:/Repos/POWERLAB-UTFSM/AX7020_PWM_test/PWM_test_Vivado/TESTBENCH_pwm_16bits_behav.wcfg}
close_sim
launch_simulation
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
open_wave_config E:/Repos/POWERLAB-UTFSM/AX7020_PWM_test/PWM_test_Vivado/TESTBENCH_pwm_16bits_behav.wcfg
source TESTBENCH_pwm_16bits.tcl
run 50 us
remove_bps -file {E:/Repos/POWERLAB-UTFSM/AX7020_PWM_test/SystemVerilog_sources/div_pwm_clock.sv} -line 40
remove_bps -file {E:/Repos/POWERLAB-UTFSM/AX7020_PWM_test/SystemVerilog_sources/div_pwm_clock.sv} -line 41
remove_bps -file {E:/Repos/POWERLAB-UTFSM/AX7020_PWM_test/SystemVerilog_sources/div_pwm_clock.sv} -line 44
run 50 us
relaunch_sim
run 50 us
relaunch_sim
relaunch_sim
relaunch_sim
run 50 us
relaunch_sim
run 50 us
relaunch_sim
run 50 us
add_bp {E:/Repos/POWERLAB-UTFSM/AX7020_PWM_test/SystemVerilog_sources/div_pwm_clock.sv} 44
add_bp {E:/Repos/POWERLAB-UTFSM/AX7020_PWM_test/SystemVerilog_sources/div_pwm_clock.sv} 45
relaunch_sim
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
remove_bps -file {E:/Repos/POWERLAB-UTFSM/AX7020_PWM_test/SystemVerilog_sources/div_pwm_clock.sv} -line 44
remove_bps -file {E:/Repos/POWERLAB-UTFSM/AX7020_PWM_test/SystemVerilog_sources/div_pwm_clock.sv} -line 45
relaunch_sim
run 50 us
relaunch_sim
run 50 us
relaunch_sim
run 50 us
relaunch_sim
run 50 us
relaunch_sim
run 50 us
relaunch_sim
run 50 us
save_wave_config {E:/Repos/POWERLAB-UTFSM/AX7020_PWM_test/PWM_test_Vivado/TESTBENCH_pwm_16bits_behav.wcfg}
close_sim
launch_simulation
open_wave_config E:/Repos/POWERLAB-UTFSM/AX7020_PWM_test/PWM_test_Vivado/TESTBENCH_pwm_16bits_behav.wcfg
source TESTBENCH_pwm_16bits.tcl
relaunch_sim
relaunch_sim
update_compile_order -fileset sources_1
run 50 us
run 50 us
relaunch_sim
run 100 us
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
open_run impl_1
file mkdir E:/Repos/POWERLAB-UTFSM/AX7020_PWM_test/PWM_test_Vivado/PWM_test_Vivado.srcs/constrs_1
open_run synth_1 -name synth_1
file mkdir E:/Repos/POWERLAB-UTFSM/AX7020_PWM_test/PWM_test_Vivado/PWM_test_Vivado.srcs/constrs_1/new
close [ open E:/Repos/POWERLAB-UTFSM/AX7020_PWM_test/PWM_test_Vivado/PWM_test_Vivado.srcs/constrs_1/new/constraint_fpga.xdc w ]
add_files -fileset constrs_1 E:/Repos/POWERLAB-UTFSM/AX7020_PWM_test/PWM_test_Vivado/PWM_test_Vivado.srcs/constrs_1/new/constraint_fpga.xdc
set_property target_constrs_file E:/Repos/POWERLAB-UTFSM/AX7020_PWM_test/PWM_test_Vivado/PWM_test_Vivado.srcs/constrs_1/new/constraint_fpga.xdc [current_fileset -constrset]
refresh_design
save_wave_config {E:/Repos/POWERLAB-UTFSM/AX7020_PWM_test/PWM_test_Vivado/TESTBENCH_pwm_16bits_behav.wcfg}
set_property dataflow_viewer_settings "min_width=16"   [current_fileset]
close_sim
launch_simulation
open_wave_config E:/Repos/POWERLAB-UTFSM/AX7020_PWM_test/PWM_test_Vivado/TESTBENCH_pwm_16bits_behav.wcfg
source TESTBENCH_pwm_16bits.tcl
run 100 us
close_sim
launch_simulation
open_wave_config E:/Repos/POWERLAB-UTFSM/AX7020_PWM_test/PWM_test_Vivado/TESTBENCH_pwm_16bits_behav.wcfg
source TESTBENCH_pwm_16bits.tcl
run 100 us
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
close_design
launch_simulation -mode post-synthesis -type timing
open_wave_config E:/Repos/POWERLAB-UTFSM/AX7020_PWM_test/PWM_test_Vivado/TESTBENCH_pwm_16bits_behav.wcfg
source TESTBENCH_pwm_16bits.tcl
run 100 us
run 500 us
run 1000 us
relaunch_sim
run 1000 us
relaunch_sim
run 1000 us
relaunch_sim
run 1000 us
save_wave_config {E:/Repos/POWERLAB-UTFSM/AX7020_PWM_test/PWM_test_Vivado/TESTBENCH_pwm_16bits_behav.wcfg}
close_sim
close_design
close_design
launch_simulation
open_wave_config E:/Repos/POWERLAB-UTFSM/AX7020_PWM_test/PWM_test_Vivado/TESTBENCH_pwm_16bits_behav.wcfg
source TESTBENCH_pwm_16bits.tcl
run 1000 us
relaunch_sim
run 1000 us
relaunch_sim
run 1000 us
save_wave_config {E:/Repos/POWERLAB-UTFSM/AX7020_PWM_test/PWM_test_Vivado/TESTBENCH_pwm_16bits_behav.wcfg}
close_sim
launch_simulation -mode post-synthesis -type functional
open_wave_config E:/Repos/POWERLAB-UTFSM/AX7020_PWM_test/PWM_test_Vivado/TESTBENCH_pwm_16bits_behav.wcfg
source TESTBENCH_pwm_16bits.tcl
run 1000 us
relaunch_sim
run 1000 us
close_sim
close_design
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
open_run synth_1 -name synth_1
report_utilization -name utilization_1
launch_simulation -mode post-synthesis -type functional
open_wave_config E:/Repos/POWERLAB-UTFSM/AX7020_PWM_test/PWM_test_Vivado/TESTBENCH_pwm_16bits_behav.wcfg
source TESTBENCH_pwm_16bits.tcl
run 1000 us
relaunch_sim
run 1000 us
save_wave_config {E:/Repos/POWERLAB-UTFSM/AX7020_PWM_test/PWM_test_Vivado/TESTBENCH_pwm_16bits_behav.wcfg}
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
close_design
launch_simulation -mode post-synthesis -type functional
open_wave_config E:/Repos/POWERLAB-UTFSM/AX7020_PWM_test/PWM_test_Vivado/TESTBENCH_pwm_16bits_behav.wcfg
source TESTBENCH_pwm_16bits.tcl
run 1000 us
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
close_design
launch_simulation -mode post-synthesis -type functional
open_wave_config E:/Repos/POWERLAB-UTFSM/AX7020_PWM_test/PWM_test_Vivado/TESTBENCH_pwm_16bits_behav.wcfg
source TESTBENCH_pwm_16bits.tcl
run 1000 us
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_simulation
open_wave_config E:/Repos/POWERLAB-UTFSM/AX7020_PWM_test/PWM_test_Vivado/TESTBENCH_pwm_16bits_behav.wcfg
source TESTBENCH_pwm_16bits.tcl
run 1000 us
save_wave_config {E:/Repos/POWERLAB-UTFSM/AX7020_PWM_test/PWM_test_Vivado/TESTBENCH_pwm_16bits_behav.wcfg}
close_sim
close_sim
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_simulation
open_wave_config E:/Repos/POWERLAB-UTFSM/AX7020_PWM_test/PWM_test_Vivado/TESTBENCH_pwm_16bits_behav.wcfg
source TESTBENCH_pwm_16bits.tcl
run 1000 us
relaunch_sim
run 1000 us
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
close_design
launch_simulation -mode post-synthesis -type functional
open_wave_config E:/Repos/POWERLAB-UTFSM/AX7020_PWM_test/PWM_test_Vivado/TESTBENCH_pwm_16bits_behav.wcfg
source TESTBENCH_pwm_16bits.tcl
run 1000 us
save_wave_config {E:/Repos/POWERLAB-UTFSM/AX7020_PWM_test/PWM_test_Vivado/TESTBENCH_pwm_16bits_behav.wcfg}
close_sim
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
close_design
launch_simulation -mode post-synthesis -type functional
open_wave_config E:/Repos/POWERLAB-UTFSM/AX7020_PWM_test/PWM_test_Vivado/TESTBENCH_pwm_16bits_behav.wcfg
source TESTBENCH_pwm_16bits.tcl
run 1000 us
relaunch_sim
run 500 us
relaunch_sim
run 500 us
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_simulation
open_wave_config E:/Repos/POWERLAB-UTFSM/AX7020_PWM_test/PWM_test_Vivado/TESTBENCH_pwm_16bits_behav.wcfg
source TESTBENCH_pwm_16bits.tcl
run 500 us
relaunch_sim
run 500 us
relaunch_sim
run 500 us
save_wave_config {E:/Repos/POWERLAB-UTFSM/AX7020_PWM_test/PWM_test_Vivado/TESTBENCH_pwm_16bits_behav.wcfg}
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
close_design
launch_simulation -mode post-synthesis -type functional
open_wave_config E:/Repos/POWERLAB-UTFSM/AX7020_PWM_test/PWM_test_Vivado/TESTBENCH_pwm_16bits_behav.wcfg
source TESTBENCH_pwm_16bits.tcl
run 500 us
close_sim
launch_simulation
open_wave_config E:/Repos/POWERLAB-UTFSM/AX7020_PWM_test/PWM_test_Vivado/TESTBENCH_pwm_16bits_behav.wcfg
source TESTBENCH_pwm_16bits.tcl
run 500 us
relaunch_sim
run 500 us
add_bp {E:/Repos/POWERLAB-UTFSM/AX7020_PWM_test/SystemVerilog_sources/register_mask_16bits.sv} 38
relaunch_sim
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
close_sim
launch_simulation
open_wave_config E:/Repos/POWERLAB-UTFSM/AX7020_PWM_test/PWM_test_Vivado/TESTBENCH_pwm_16bits_behav.wcfg
source TESTBENCH_pwm_16bits.tcl
remove_bps -file {E:/Repos/POWERLAB-UTFSM/AX7020_PWM_test/SystemVerilog_sources/register_mask_16bits.sv} -line 38
run 500 us
add_bp {E:/Repos/POWERLAB-UTFSM/AX7020_PWM_test/SystemVerilog_sources/carrier_gen_16bits.sv} 49
add_bp {E:/Repos/POWERLAB-UTFSM/AX7020_PWM_test/SystemVerilog_sources/carrier_gen_16bits.sv} 50
relaunch_sim
run all
run all
run all
remove_bps -file {E:/Repos/POWERLAB-UTFSM/AX7020_PWM_test/SystemVerilog_sources/carrier_gen_16bits.sv} -line 49
remove_bps -file {E:/Repos/POWERLAB-UTFSM/AX7020_PWM_test/SystemVerilog_sources/carrier_gen_16bits.sv} -line 50
relaunch_sim
run 500 us
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
close_sim
launch_simulation
open_wave_config E:/Repos/POWERLAB-UTFSM/AX7020_PWM_test/PWM_test_Vivado/TESTBENCH_pwm_16bits_behav.wcfg
source TESTBENCH_pwm_16bits.tcl
run 500 us
relaunch_sim
run 500 us
run 500 us
relaunch_sim
run 500 us
relaunch_sim
run 500 us
relaunch_sim
run 500 us
relaunch_sim
run 500 us
relaunch_sim
run 500 us
relaunch_sim
run 500 us
relaunch_sim
run 500 us
relaunch_sim
run 500 us
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
save_wave_config {E:/Repos/POWERLAB-UTFSM/AX7020_PWM_test/PWM_test_Vivado/TESTBENCH_pwm_16bits_behav.wcfg}
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
close_design
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_simulation -mode post-synthesis -type functional
open_wave_config E:/Repos/POWERLAB-UTFSM/AX7020_PWM_test/PWM_test_Vivado/TESTBENCH_pwm_16bits_behav.wcfg
source TESTBENCH_pwm_16bits.tcl
run 500 us
launch_runs impl_1 -jobs 6
wait_on_run impl_1
open_run impl_1
report_utilization -name utilization_1
current_design synth_1
close_design
close_design
reset_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
open_run impl_1
report_methodology -name ultrafast_methodology_1
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
close_sim
close_design
add_files -norecurse E:/Repos/POWERLAB-UTFSM/AX7020_PWM_test/SystemVerilog_sources/dead_time.sv
update_compile_order -fileset sources_1
launch_simulation
open_wave_config E:/Repos/POWERLAB-UTFSM/AX7020_PWM_test/PWM_test_Vivado/TESTBENCH_pwm_16bits_behav.wcfg
source TESTBENCH_pwm_16bits.tcl
update_compile_order -fileset sources_1
run 500 us
relaunch_sim
run 500 us
relaunch_sim
run 500 us
save_wave_config {E:/Repos/POWERLAB-UTFSM/AX7020_PWM_test/PWM_test_Vivado/TESTBENCH_pwm_16bits_behav.wcfg}
close_sim
launch_simulation
open_wave_config E:/Repos/POWERLAB-UTFSM/AX7020_PWM_test/PWM_test_Vivado/TESTBENCH_pwm_16bits_behav.wcfg
source TESTBENCH_pwm_16bits.tcl
run 500 us
relaunch_sim
run 500 us
relaunch_sim
run 500 us
relaunch_sim
run 500 us
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
open_run synth_1 -name synth_1
report_utilization -name utilization_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
close_design
open_run impl_1
close_sim
