Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/user/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L secureip --snapshot fir_tb_func_impl xil_defaultlib.fir_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-4940] 'fir' remains a black box since it has no binding entity [/home/user/vlsi/vivado/exer4/exer4.srcs/sim_1/new/fir_tb.vhd:30]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture testbench of entity xil_defaultlib.fir_tb
Built simulation snapshot fir_tb_func_impl
