; NOTE: Assertions have been autogenerated by utils/intel_update_vplan_checks.py
; RUN: opt -S < %s -passes=hir-ssa-deconstruction,hir-vec-dir-insert,hir-vplan-vec \
; RUN: -disable-output -vplan-print-after-unroll -vplan-force-uf=2 -vplan-enable-partial-sums=true | FileCheck %s

; float foo(float *fp, float finit, long *lp, long linit) {
;   long l1;
;   float fsum = finit;
;   long lacc = linit;
;   for (l1 = 0; l1 < 1024; l1++) {
;     fsum += fp[l1];
;     lacc |= lp[l1];
;   }
;   return sum + (float)lacc;
; }

; Check that multiple float/integer reductions are handled.
define float @foo(ptr %fp, float %finit, ptr %lp, i64 %linit) {
; CHECK-LABEL:  VPlan after VPlan loop unrolling:
; CHECK-NEXT:  VPlan IR for: Initial VPlan for VF=4
; CHECK-NEXT:  External Defs Start:
; CHECK-DAG:     [[VP0:%.*]] = {%lacc.013}
; CHECK-DAG:     [[VP1:%.*]] = {%lp}
; CHECK-DAG:     [[VP2:%.*]] = {%fp}
; CHECK-DAG:     [[VP3:%.*]] = {%fsum.012}
; CHECK-NEXT:  External Defs End:
; CHECK-NEXT:    [[BB0:BB[0-9]+]]: # preds:
; CHECK-NEXT:     [DA: Uni] br [[BB1:BB[0-9]+]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB1]]: # preds: [[BB0]]
; CHECK-NEXT:     [DA: Uni] i64 [[VP_VECTOR_TRIP_COUNT:%.*]] = vector-trip-count i64 1024, UF = 2
; CHECK-NEXT:     [DA: Div] float [[VP_RED_INIT:%.*]] = reduction-init float 0.000000e+00
; CHECK-NEXT:     [DA: Div] i64 [[VP_RED_INIT_PSUM:%.*]] = reduction-init i64 0
; CHECK-NEXT:     [DA: Div] i64 [[VP_RED_INIT_1:%.*]] = reduction-init i64 0 i64 live-in1
; CHECK-NEXT:     [DA: Div] i64 [[VP__IND_INIT:%.*]] = induction-init{add} i64 live-in2 i64 1
; CHECK-NEXT:     [DA: Uni] i64 [[VP__IND_INIT_STEP:%.*]] = induction-init-step{add} i64 1
; CHECK-NEXT:     [DA: Uni] br [[BB2:BB[0-9]+]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB2]]: # preds: [[BB1]], cloned.[[BB3:BB[0-9]+]]
; CHECK-NEXT:     [DA: Div] i64 [[VP4:%.*]] = phi  [ i64 [[VP_RED_INIT_PSUM]], [[BB1]] ],  [ i64 [[VP5:%.*]], cloned.[[BB3]] ]
; CHECK-NEXT:     [DA: Div] i64 [[VP6:%.*]] = phi  [ i64 [[VP_RED_INIT_1]], [[BB1]] ],  [ i64 [[VP7:%.*]], cloned.[[BB3]] ]
; CHECK-NEXT:     [DA: Div] float [[VP8:%.*]] = phi  [ float [[VP_RED_INIT]], [[BB1]] ],  [ float [[VP9:%.*]], cloned.[[BB3]] ]
; CHECK-NEXT:     [DA: Div] float [[VP10:%.*]] = phi  [ float [[VP_RED_INIT]], [[BB1]] ],  [ float [[VP11:%.*]], cloned.[[BB3]] ]
; CHECK-NEXT:     [DA: Div] i64 [[VP12:%.*]] = phi  [ i64 [[VP__IND_INIT]], [[BB1]] ],  [ i64 [[VP13:%.*]], cloned.[[BB3]] ]
; CHECK-NEXT:     [DA: Div] ptr [[VP_SUBSCRIPT:%.*]] = subscript inbounds ptr [[FP0:%.*]] i64 [[VP12]]
; CHECK-NEXT:     [DA: Div] float [[VP_LOAD:%.*]] = load ptr [[VP_SUBSCRIPT]]
; CHECK-NEXT:     [DA: Div] float [[VP11]] = fadd float [[VP_LOAD]] float [[VP10]]
; CHECK-NEXT:     [DA: Div] ptr [[VP_SUBSCRIPT_1:%.*]] = subscript inbounds ptr [[LP0:%.*]] i64 [[VP12]]
; CHECK-NEXT:     [DA: Div] i64 [[VP_LOAD_1:%.*]] = load ptr [[VP_SUBSCRIPT_1]]
; CHECK-NEXT:     [DA: Div] i64 [[VP7]] = or i64 [[VP_LOAD_1]] i64 [[VP6]]
; CHECK-NEXT:     [DA: Div] i64 [[VP14:%.*]] = add i64 [[VP12]] i64 [[VP__IND_INIT_STEP]]
; CHECK-NEXT:     [DA: Uni] i1 [[VP15:%.*]] = icmp slt i64 [[VP14]] i64 [[VP_VECTOR_TRIP_COUNT]]
; CHECK-NEXT:     [DA: Uni] br cloned.[[BB3]]
; CHECK-EMPTY:
; CHECK-NEXT:    cloned.[[BB3]]: # preds: [[BB2]]
; CHECK-NEXT:     [DA: Div] ptr [[VP16:%.*]] = subscript inbounds ptr [[FP0]] i64 [[VP14]]
; CHECK-NEXT:     [DA: Div] float [[VP17:%.*]] = load ptr [[VP16]]
; CHECK-NEXT:     [DA: Div] float [[VP9]] = fadd float [[VP17]] float [[VP8]]
; CHECK-NEXT:     [DA: Div] ptr [[VP18:%.*]] = subscript inbounds ptr [[LP0]] i64 [[VP14]]
; CHECK-NEXT:     [DA: Div] i64 [[VP19:%.*]] = load ptr [[VP18]]
; CHECK-NEXT:     [DA: Div] i64 [[VP5]] = or i64 [[VP19]] i64 [[VP4]]
; CHECK-NEXT:     [DA: Div] i64 [[VP13]] = add i64 [[VP14]] i64 [[VP__IND_INIT_STEP]]
; CHECK-NEXT:     [DA: Uni] i1 [[VP20:%.*]] = icmp slt i64 [[VP13]] i64 [[VP_VECTOR_TRIP_COUNT]]
; CHECK-NEXT:     [DA: Uni] br i1 [[VP20]], [[BB2]], [[BB4:BB[0-9]+]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB4]]: # preds: cloned.[[BB3]]
; CHECK-NEXT:     [DA: Div] float [[VP21:%.*]] = fadd float [[VP11]] float [[VP9]]
; CHECK-NEXT:     [DA: Div] i64 [[VP22:%.*]] = or i64 [[VP7]] i64 [[VP5]]
; CHECK-NEXT:     [DA: Uni] float [[VP_RED_FINAL:%.*]] = reduction-final{fadd} float [[VP21]] float live-in0
; CHECK-NEXT:     [DA: Uni] i64 [[VP_RED_FINAL_1:%.*]] = reduction-final{u_or} i64 [[VP22]]
; CHECK-NEXT:     [DA: Uni] i64 [[VP__IND_FINAL:%.*]] = induction-final{add} i64 0 i64 1
; CHECK-NEXT:     [DA: Uni] br [[BB5:BB[0-9]+]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB5]]: # preds: [[BB4]]
; CHECK-NEXT:     [DA: Uni] br <External Block>
; CHECK-EMPTY:
; CHECK-NEXT:  External Uses:
; CHECK-NEXT:  Id: 0   float [[VP_RED_FINAL]] -> [[VP23:%.*]] = {%fsum.012}
; CHECK-EMPTY:
; CHECK-NEXT:  Id: 1   i64 [[VP_RED_FINAL_1]] -> [[VP24:%.*]] = {%lacc.013}
; CHECK-EMPTY:
; CHECK-NEXT:  Id: 2   no underlying for i64 [[VP__IND_FINAL]]
;
entry:
  br label %for.body

for.body:                                         ; preds = %entry, %for.body
  %lacc.013 = phi i64 [ %linit, %entry ], [ %or, %for.body ]
  %fsum.012 = phi float [ %finit, %entry ], [ %add, %for.body ]
  %l1.011 = phi i64 [ 0, %entry ], [ %inc, %for.body ]
  %arrayidx = getelementptr inbounds float, ptr %fp, i64 %l1.011
  %0 = load float, ptr %arrayidx, align 4
  %add = fadd fast float %0, %fsum.012
  %arrayidx1 = getelementptr inbounds i64, ptr %lp, i64 %l1.011
  %1 = load i64, ptr %arrayidx1, align 8
  %or = or i64 %1, %lacc.013
  %inc = add nuw nsw i64 %l1.011, 1
  %exitcond.not = icmp eq i64 %inc, 1024
  br i1 %exitcond.not, label %for.end, label %for.body

for.end:                                          ; preds = %for.body
  %add.lcssa = phi float [ %add, %for.body ]
  %or.lcssa = phi i64 [ %or, %for.body ]
  %conv = sitofp i64 %or.lcssa to float
  %add2 = fadd fast float %add.lcssa, %conv
  ret float %add2
}

