===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 13.0636 seconds

  ----User Time----  ----Wall Time----  ----Name----
    3.9196 ( 23.6%)    3.9196 ( 30.0%)  FIR Parser
    6.7709 ( 40.8%)    4.5159 ( 34.6%)  'firrtl.circuit' Pipeline
    1.5758 (  9.5%)    0.7897 (  6.0%)    'firrtl.module' Pipeline
    1.5730 (  9.5%)    0.7881 (  6.0%)      CSE
    0.0010 (  0.0%)    0.0006 (  0.0%)        (A) DominanceInfo
    0.0988 (  0.6%)    0.0988 (  0.8%)    InferWidths
    0.5213 (  3.1%)    0.5213 (  4.0%)    LowerBundleVector
    2.8672 ( 17.3%)    1.4381 ( 11.0%)    'firrtl.module' Pipeline
    1.3742 (  8.3%)    0.7058 (  5.4%)      ExpandWhens
    1.4883 (  9.0%)    0.7674 (  5.9%)      SimpleCanonicalizer
    1.6349 (  9.9%)    1.6349 ( 12.5%)    IMConstProp
    0.0378 (  0.2%)    0.0378 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0003 (  0.0%)    0.0003 (  0.0%)    BlackBoxReader
    0.0527 (  0.3%)    0.0272 (  0.2%)    'firrtl.module' Pipeline
    0.0492 (  0.3%)    0.0256 (  0.2%)      CheckWidths
    1.1201 (  6.8%)    1.1201 (  8.6%)  LowerFIRRTLToHW
    0.2488 (  1.5%)    0.2488 (  1.9%)  HWMemSimImpl
    2.1745 ( 13.1%)    1.0873 (  8.3%)  'hw.module' Pipeline
    0.0771 (  0.5%)    0.0423 (  0.3%)    HWCleanup
    0.8618 (  5.2%)    0.4413 (  3.4%)    CSE
    0.0012 (  0.0%)    0.0008 (  0.0%)      (A) DominanceInfo
    1.2279 (  7.4%)    0.6198 (  4.7%)    SimpleCanonicalizer
    0.4205 (  2.5%)    0.4205 (  3.2%)  HWLegalizeNames
    0.3406 (  2.1%)    0.1705 (  1.3%)  'hw.module' Pipeline
    0.3367 (  2.0%)    0.1684 (  1.3%)    PrettifyVerilog
    1.5712 (  9.5%)    1.5712 ( 12.0%)  Output
    0.0051 (  0.0%)    0.0051 (  0.0%)  Rest
   16.5759 (100.0%)   13.0636 (100.0%)  Total

{
  totalTime: 13.102,
  maxMemory: 785727488
}
