onerror {resume}
quietly WaveActivateNextPane {} 0
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/SIMULATION
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/tile_id
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/rst
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/srst
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/refclk
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/pllbypass
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/pllclk
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/cpuerr
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/irq
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/timer_irq
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/ipi
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/noc1_input_port
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/noc1_data_void_in
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/noc1_stop_in
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/noc1_output_port
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/noc1_data_void_out
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/noc1_stop_out
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/noc2_input_port
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/noc2_data_void_in
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/noc2_stop_in
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/noc2_output_port
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/noc2_data_void_out
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/noc2_stop_out
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/noc3_input_port
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/noc3_data_void_in
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/noc3_stop_in
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/noc3_output_port
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/noc3_data_void_out
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/noc3_stop_out
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/noc4_input_port
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/noc4_data_void_in
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/noc4_stop_in
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/noc4_output_port
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/noc4_data_void_out
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/noc4_stop_out
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/noc5_input_port
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/noc5_data_void_in
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/noc5_stop_in
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/noc5_output_port
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/noc5_data_void_out
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/noc5_stop_out
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/noc6_input_port
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/noc6_data_void_in
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/noc6_stop_in
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/noc6_output_port
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/noc6_data_void_out
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/noc6_stop_out
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/mon_cache
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/mon_dvfs_in
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/mon_dvfs
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/clk_feedthru
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/irqo_int
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/mon_dvfs_ctrl
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/dbgi
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/dbgo
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/cpurstn
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/cpu_rstn_state
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/cpu_rstn_next
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/dflush
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/l2_rstn
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/irqi
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/irqo
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/coherence_req_wrreq
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/coherence_req_data_in
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/coherence_req_full
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/coherence_fwd_rdreq
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/coherence_fwd_data_out
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/coherence_fwd_empty
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/coherence_rsp_rcv_rdreq
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/coherence_rsp_rcv_data_out
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/coherence_rsp_rcv_empty
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/coherence_rsp_snd_wrreq
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/coherence_rsp_snd_data_in
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/coherence_rsp_snd_full
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/dma_rcv_rdreq
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/dma_rcv_data_out
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/dma_rcv_empty
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/dma_snd_wrreq
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/dma_snd_data_in_cpu
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/dma_snd_data_in
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/dma_snd_full
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/remote_ahbs_snd_wrreq
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/remote_ahbs_snd_data_in
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/remote_ahbs_snd_full
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/remote_ahbs_rcv_rdreq
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/remote_ahbs_rcv_data_out
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/remote_ahbs_rcv_empty
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/apb_rcv_rdreq
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/apb_rcv_data_out
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/apb_rcv_empty
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/apb_snd_wrreq
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/apb_snd_data_in
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/apb_snd_full
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/remote_apb_rcv_rdreq
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/remote_apb_rcv_data_out
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/remote_apb_rcv_empty
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/remote_apb_snd_wrreq
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/remote_apb_snd_data_in
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/remote_apb_snd_full
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/remote_irq_rdreq
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/remote_irq_data_out
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/remote_irq_empty
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/remote_irq_ack_wrreq
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/remote_irq_ack_data_in
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/remote_irq_ack_full
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/ahbsi
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/ahbso
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/noc_ahbso
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/noc_ahbso_2
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/ctrl_ahbso
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/ahbmi
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/ahbmo
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/apbi
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/apbo
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/noc_apbi
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/noc_apbo
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/apb_req
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/apb_ack
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/mosi
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/somi
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/disas
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/pclow
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/this_cpu_id
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/this_cpu_id_lv
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/this_dvfs_pindex
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/this_dvfs_paddr
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/this_dvfs_pmask
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/this_dvfs_pconfig
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/this_cache_id
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/this_local_apb_en
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/this_remote_apb_slv_en
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/this_local_ahb_en
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/this_remote_ahb_slv_en
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/this_l2_pindex
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/this_l2_pconfig
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/this_has_dvfs
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/this_has_pll
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/this_extra_clk_buf
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/this_local_y
add wave -noupdate -group CPU /testbench/cpu/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/this_local_x
add wave -noupdate -group softmax_cxx_basic /testbench/cpu/esp_1/tiles_gen(4)/accelerator_tile/tile_acc_i/softmax_cxx_gen/noc_softmax_cxx_i/softmax_cxx_rlt_i/hls_conf
add wave -noupdate -group softmax_cxx_basic /testbench/cpu/esp_1/tiles_gen(4)/accelerator_tile/tile_acc_i/softmax_cxx_gen/noc_softmax_cxx_i/softmax_cxx_rlt_i/clk
add wave -noupdate -group softmax_cxx_basic /testbench/cpu/esp_1/tiles_gen(4)/accelerator_tile/tile_acc_i/softmax_cxx_gen/noc_softmax_cxx_i/softmax_cxx_rlt_i/acc_rst
add wave -noupdate -group softmax_cxx_basic -divider {configuration (accelerator interface)}
add wave -noupdate -group softmax_cxx_basic /testbench/cpu/esp_1/tiles_gen(4)/accelerator_tile/tile_acc_i/softmax_cxx_gen/noc_softmax_cxx_i/softmax_cxx_rlt_i/impl_basic_fx32_dma64_gen/softmax_cxx_basic_fx32_dma64_i/conf_info_rsc_dat
add wave -noupdate -group softmax_cxx_basic /testbench/cpu/esp_1/tiles_gen(4)/accelerator_tile/tile_acc_i/softmax_cxx_gen/noc_softmax_cxx_i/softmax_cxx_rlt_i/impl_basic_fx32_dma64_gen/softmax_cxx_basic_fx32_dma64_i/conf_info_rsc_vld
add wave -noupdate -group softmax_cxx_basic /testbench/cpu/esp_1/tiles_gen(4)/accelerator_tile/tile_acc_i/softmax_cxx_gen/noc_softmax_cxx_i/softmax_cxx_rlt_i/impl_basic_fx32_dma64_gen/softmax_cxx_basic_fx32_dma64_i/conf_info_rsc_rdy
add wave -noupdate -group softmax_cxx_basic -divider configuration
add wave -noupdate -group softmax_cxx_basic /testbench/cpu/esp_1/tiles_gen(4)/accelerator_tile/tile_acc_i/softmax_cxx_gen/noc_softmax_cxx_i/softmax_cxx_rlt_i/conf_info_batch
add wave -noupdate -group softmax_cxx_basic /testbench/cpu/esp_1/tiles_gen(4)/accelerator_tile/tile_acc_i/softmax_cxx_gen/noc_softmax_cxx_i/softmax_cxx_rlt_i/conf_done
add wave -noupdate -group softmax_cxx_basic -divider dma_read_ctrl
add wave -noupdate -group softmax_cxx_basic /testbench/cpu/esp_1/tiles_gen(4)/accelerator_tile/tile_acc_i/softmax_cxx_gen/noc_softmax_cxx_i/softmax_cxx_rlt_i/dma_read_ctrl_data_index
add wave -noupdate -group softmax_cxx_basic /testbench/cpu/esp_1/tiles_gen(4)/accelerator_tile/tile_acc_i/softmax_cxx_gen/noc_softmax_cxx_i/softmax_cxx_rlt_i/dma_read_ctrl_data_length
add wave -noupdate -group softmax_cxx_basic /testbench/cpu/esp_1/tiles_gen(4)/accelerator_tile/tile_acc_i/softmax_cxx_gen/noc_softmax_cxx_i/softmax_cxx_rlt_i/dma_read_ctrl_data_size
add wave -noupdate -group softmax_cxx_basic /testbench/cpu/esp_1/tiles_gen(4)/accelerator_tile/tile_acc_i/softmax_cxx_gen/noc_softmax_cxx_i/softmax_cxx_rlt_i/dma_read_ctrl_valid
add wave -noupdate -group softmax_cxx_basic /testbench/cpu/esp_1/tiles_gen(4)/accelerator_tile/tile_acc_i/softmax_cxx_gen/noc_softmax_cxx_i/softmax_cxx_rlt_i/dma_read_ctrl_ready
add wave -noupdate -group softmax_cxx_basic -divider dma_write_ctrl
add wave -noupdate -group softmax_cxx_basic /testbench/cpu/esp_1/tiles_gen(4)/accelerator_tile/tile_acc_i/softmax_cxx_gen/noc_softmax_cxx_i/softmax_cxx_rlt_i/dma_write_ctrl_data_index
add wave -noupdate -group softmax_cxx_basic /testbench/cpu/esp_1/tiles_gen(4)/accelerator_tile/tile_acc_i/softmax_cxx_gen/noc_softmax_cxx_i/softmax_cxx_rlt_i/dma_write_ctrl_data_length
add wave -noupdate -group softmax_cxx_basic /testbench/cpu/esp_1/tiles_gen(4)/accelerator_tile/tile_acc_i/softmax_cxx_gen/noc_softmax_cxx_i/softmax_cxx_rlt_i/dma_write_ctrl_data_size
add wave -noupdate -group softmax_cxx_basic /testbench/cpu/esp_1/tiles_gen(4)/accelerator_tile/tile_acc_i/softmax_cxx_gen/noc_softmax_cxx_i/softmax_cxx_rlt_i/dma_write_ctrl_valid
add wave -noupdate -group softmax_cxx_basic /testbench/cpu/esp_1/tiles_gen(4)/accelerator_tile/tile_acc_i/softmax_cxx_gen/noc_softmax_cxx_i/softmax_cxx_rlt_i/dma_write_ctrl_ready
add wave -noupdate -group softmax_cxx_basic -divider dma_read_chnl
add wave -noupdate -group softmax_cxx_basic /testbench/cpu/esp_1/tiles_gen(4)/accelerator_tile/tile_acc_i/softmax_cxx_gen/noc_softmax_cxx_i/softmax_cxx_rlt_i/dma_read_chnl_data
add wave -noupdate -group softmax_cxx_basic /testbench/cpu/esp_1/tiles_gen(4)/accelerator_tile/tile_acc_i/softmax_cxx_gen/noc_softmax_cxx_i/softmax_cxx_rlt_i/dma_read_chnl_valid
add wave -noupdate -group softmax_cxx_basic /testbench/cpu/esp_1/tiles_gen(4)/accelerator_tile/tile_acc_i/softmax_cxx_gen/noc_softmax_cxx_i/softmax_cxx_rlt_i/dma_read_chnl_ready
add wave -noupdate -group softmax_cxx_basic -divider dma_write_chnl
add wave -noupdate -group softmax_cxx_basic /testbench/cpu/esp_1/tiles_gen(4)/accelerator_tile/tile_acc_i/softmax_cxx_gen/noc_softmax_cxx_i/softmax_cxx_rlt_i/dma_write_chnl_data
add wave -noupdate -group softmax_cxx_basic /testbench/cpu/esp_1/tiles_gen(4)/accelerator_tile/tile_acc_i/softmax_cxx_gen/noc_softmax_cxx_i/softmax_cxx_rlt_i/dma_write_chnl_valid
add wave -noupdate -group softmax_cxx_basic /testbench/cpu/esp_1/tiles_gen(4)/accelerator_tile/tile_acc_i/softmax_cxx_gen/noc_softmax_cxx_i/softmax_cxx_rlt_i/dma_write_chnl_ready
add wave -noupdate -group softmax_cxx_basic -divider accelerator_done
add wave -noupdate -group softmax_cxx_basic /testbench/cpu/esp_1/tiles_gen(4)/accelerator_tile/tile_acc_i/softmax_cxx_gen/noc_softmax_cxx_i/softmax_cxx_rlt_i/acc_done
add wave -noupdate -group softmax_cxx_basic -divider conf_done_fsm
add wave -noupdate -group softmax_cxx_basic /testbench/cpu/esp_1/tiles_gen(4)/accelerator_tile/tile_acc_i/softmax_cxx_gen/noc_softmax_cxx_i/softmax_cxx_rlt_i/rsc_state
add wave -noupdate -group softmax_cxx_basic /testbench/cpu/esp_1/tiles_gen(4)/accelerator_tile/tile_acc_i/softmax_cxx_gen/noc_softmax_cxx_i/softmax_cxx_rlt_i/hls_conf
add wave -noupdate -group softmax_cxx_basic /testbench/cpu/esp_1/tiles_gen(4)/accelerator_tile/tile_acc_i/softmax_cxx_gen/noc_softmax_cxx_i/softmax_cxx_rlt_i/clk
add wave -noupdate -group softmax_cxx_basic /testbench/cpu/esp_1/tiles_gen(4)/accelerator_tile/tile_acc_i/softmax_cxx_gen/noc_softmax_cxx_i/softmax_cxx_rlt_i/acc_rst
add wave -noupdate -group softmax_cxx_basic -divider conf_done_fsm
add wave -noupdate -group softmax_cxx_basic /testbench/cpu/esp_1/tiles_gen(4)/accelerator_tile/tile_acc_i/softmax_cxx_gen/noc_softmax_cxx_i/softmax_cxx_rlt_i/conf_info_rsc_valid
add wave -noupdate -group softmax_cxx_basic /testbench/cpu/esp_1/tiles_gen(4)/accelerator_tile/tile_acc_i/softmax_cxx_gen/noc_softmax_cxx_i/softmax_cxx_rlt_i/conf_info_rsc_ready
add wave -noupdate -group softmax_cxx_basic /testbench/cpu/esp_1/tiles_gen(4)/accelerator_tile/tile_acc_i/softmax_cxx_gen/noc_softmax_cxx_i/softmax_cxx_rlt_i/rsc_state
add wave -noupdate -group softmax_cxx_basic /testbench/cpu/esp_1/tiles_gen(4)/accelerator_tile/tile_acc_i/softmax_cxx_gen/noc_softmax_cxx_i/softmax_cxx_rlt_i/rsc_state_next
add wave -noupdate -group softmax_cxx_hier /testbench/cpu/esp_1/tiles_gen(5)/accelerator_tile/tile_acc_i/softmax_cxx_gen/noc_softmax_cxx_i/softmax_cxx_rlt_i/hls_conf
add wave -noupdate -group softmax_cxx_hier /testbench/cpu/esp_1/tiles_gen(5)/accelerator_tile/tile_acc_i/softmax_cxx_gen/noc_softmax_cxx_i/softmax_cxx_rlt_i/clk
add wave -noupdate -group softmax_cxx_hier /testbench/cpu/esp_1/tiles_gen(5)/accelerator_tile/tile_acc_i/softmax_cxx_gen/noc_softmax_cxx_i/softmax_cxx_rlt_i/acc_rst
add wave -noupdate -group softmax_cxx_hier -divider {configuration (accelerator interface)}
add wave -noupdate -group softmax_cxx_hier /testbench/cpu/esp_1/tiles_gen(5)/accelerator_tile/tile_acc_i/softmax_cxx_gen/noc_softmax_cxx_i/softmax_cxx_rlt_i/impl_hier_fx32_dma64_gen/softmax_cxx_hier_fx32_dma64_i/conf_info_rsc_dat
add wave -noupdate -group softmax_cxx_hier /testbench/cpu/esp_1/tiles_gen(5)/accelerator_tile/tile_acc_i/softmax_cxx_gen/noc_softmax_cxx_i/softmax_cxx_rlt_i/impl_hier_fx32_dma64_gen/softmax_cxx_hier_fx32_dma64_i/conf_info_rsc_vld
add wave -noupdate -group softmax_cxx_hier /testbench/cpu/esp_1/tiles_gen(5)/accelerator_tile/tile_acc_i/softmax_cxx_gen/noc_softmax_cxx_i/softmax_cxx_rlt_i/impl_hier_fx32_dma64_gen/softmax_cxx_hier_fx32_dma64_i/conf_info_rsc_rdy
add wave -noupdate -group softmax_cxx_hier -divider configuration
add wave -noupdate -group softmax_cxx_hier /testbench/cpu/esp_1/tiles_gen(5)/accelerator_tile/tile_acc_i/softmax_cxx_gen/noc_softmax_cxx_i/softmax_cxx_rlt_i/conf_info_batch
add wave -noupdate -group softmax_cxx_hier /testbench/cpu/esp_1/tiles_gen(5)/accelerator_tile/tile_acc_i/softmax_cxx_gen/noc_softmax_cxx_i/softmax_cxx_rlt_i/conf_done
add wave -noupdate -group softmax_cxx_hier -divider dma_read_ctrl
add wave -noupdate -group softmax_cxx_hier /testbench/cpu/esp_1/tiles_gen(5)/accelerator_tile/tile_acc_i/softmax_cxx_gen/noc_softmax_cxx_i/softmax_cxx_rlt_i/dma_read_ctrl_data_index
add wave -noupdate -group softmax_cxx_hier /testbench/cpu/esp_1/tiles_gen(5)/accelerator_tile/tile_acc_i/softmax_cxx_gen/noc_softmax_cxx_i/softmax_cxx_rlt_i/dma_read_ctrl_data_length
add wave -noupdate -group softmax_cxx_hier /testbench/cpu/esp_1/tiles_gen(5)/accelerator_tile/tile_acc_i/softmax_cxx_gen/noc_softmax_cxx_i/softmax_cxx_rlt_i/dma_read_ctrl_data_size
add wave -noupdate -group softmax_cxx_hier /testbench/cpu/esp_1/tiles_gen(5)/accelerator_tile/tile_acc_i/softmax_cxx_gen/noc_softmax_cxx_i/softmax_cxx_rlt_i/dma_read_ctrl_valid
add wave -noupdate -group softmax_cxx_hier /testbench/cpu/esp_1/tiles_gen(5)/accelerator_tile/tile_acc_i/softmax_cxx_gen/noc_softmax_cxx_i/softmax_cxx_rlt_i/dma_read_ctrl_ready
add wave -noupdate -group softmax_cxx_hier -divider dma_write_ctrl
add wave -noupdate -group softmax_cxx_hier /testbench/cpu/esp_1/tiles_gen(5)/accelerator_tile/tile_acc_i/softmax_cxx_gen/noc_softmax_cxx_i/softmax_cxx_rlt_i/dma_write_ctrl_data_index
add wave -noupdate -group softmax_cxx_hier /testbench/cpu/esp_1/tiles_gen(5)/accelerator_tile/tile_acc_i/softmax_cxx_gen/noc_softmax_cxx_i/softmax_cxx_rlt_i/dma_write_ctrl_data_length
add wave -noupdate -group softmax_cxx_hier /testbench/cpu/esp_1/tiles_gen(5)/accelerator_tile/tile_acc_i/softmax_cxx_gen/noc_softmax_cxx_i/softmax_cxx_rlt_i/dma_write_ctrl_data_size
add wave -noupdate -group softmax_cxx_hier /testbench/cpu/esp_1/tiles_gen(5)/accelerator_tile/tile_acc_i/softmax_cxx_gen/noc_softmax_cxx_i/softmax_cxx_rlt_i/dma_write_ctrl_valid
add wave -noupdate -group softmax_cxx_hier /testbench/cpu/esp_1/tiles_gen(5)/accelerator_tile/tile_acc_i/softmax_cxx_gen/noc_softmax_cxx_i/softmax_cxx_rlt_i/dma_write_ctrl_ready
add wave -noupdate -group softmax_cxx_hier -divider dma_read_chnl
add wave -noupdate -group softmax_cxx_hier /testbench/cpu/esp_1/tiles_gen(5)/accelerator_tile/tile_acc_i/softmax_cxx_gen/noc_softmax_cxx_i/softmax_cxx_rlt_i/dma_read_chnl_data
add wave -noupdate -group softmax_cxx_hier /testbench/cpu/esp_1/tiles_gen(5)/accelerator_tile/tile_acc_i/softmax_cxx_gen/noc_softmax_cxx_i/softmax_cxx_rlt_i/dma_read_chnl_valid
add wave -noupdate -group softmax_cxx_hier /testbench/cpu/esp_1/tiles_gen(5)/accelerator_tile/tile_acc_i/softmax_cxx_gen/noc_softmax_cxx_i/softmax_cxx_rlt_i/dma_read_chnl_ready
add wave -noupdate -group softmax_cxx_hier -divider dma_write_chnl
add wave -noupdate -group softmax_cxx_hier /testbench/cpu/esp_1/tiles_gen(5)/accelerator_tile/tile_acc_i/softmax_cxx_gen/noc_softmax_cxx_i/softmax_cxx_rlt_i/dma_write_chnl_data
add wave -noupdate -group softmax_cxx_hier /testbench/cpu/esp_1/tiles_gen(5)/accelerator_tile/tile_acc_i/softmax_cxx_gen/noc_softmax_cxx_i/softmax_cxx_rlt_i/dma_write_chnl_valid
add wave -noupdate -group softmax_cxx_hier /testbench/cpu/esp_1/tiles_gen(5)/accelerator_tile/tile_acc_i/softmax_cxx_gen/noc_softmax_cxx_i/softmax_cxx_rlt_i/dma_write_chnl_ready
add wave -noupdate -group softmax_cxx_hier -divider accelerator_done
add wave -noupdate -group softmax_cxx_hier /testbench/cpu/esp_1/tiles_gen(5)/accelerator_tile/tile_acc_i/softmax_cxx_gen/noc_softmax_cxx_i/softmax_cxx_rlt_i/acc_done
add wave -noupdate -group softmax_cxx_hier -divider conf_done_fsm
add wave -noupdate -group softmax_cxx_hier /testbench/cpu/esp_1/tiles_gen(5)/accelerator_tile/tile_acc_i/softmax_cxx_gen/noc_softmax_cxx_i/softmax_cxx_rlt_i/rsc_state
add wave -noupdate -group softmax_cxx_hier /testbench/cpu/esp_1/tiles_gen(5)/accelerator_tile/tile_acc_i/softmax_cxx_gen/noc_softmax_cxx_i/softmax_cxx_rlt_i/hls_conf
add wave -noupdate -group softmax_cxx_hier /testbench/cpu/esp_1/tiles_gen(5)/accelerator_tile/tile_acc_i/softmax_cxx_gen/noc_softmax_cxx_i/softmax_cxx_rlt_i/clk
add wave -noupdate -group softmax_cxx_hier /testbench/cpu/esp_1/tiles_gen(5)/accelerator_tile/tile_acc_i/softmax_cxx_gen/noc_softmax_cxx_i/softmax_cxx_rlt_i/acc_rst
add wave -noupdate -group softmax_cxx_hier -divider conf_done_fsm
add wave -noupdate -group softmax_cxx_hier /testbench/cpu/esp_1/tiles_gen(5)/accelerator_tile/tile_acc_i/softmax_cxx_gen/noc_softmax_cxx_i/softmax_cxx_rlt_i/conf_info_rsc_valid
add wave -noupdate -group softmax_cxx_hier /testbench/cpu/esp_1/tiles_gen(5)/accelerator_tile/tile_acc_i/softmax_cxx_gen/noc_softmax_cxx_i/softmax_cxx_rlt_i/conf_info_rsc_ready
add wave -noupdate -group softmax_cxx_hier /testbench/cpu/esp_1/tiles_gen(5)/accelerator_tile/tile_acc_i/softmax_cxx_gen/noc_softmax_cxx_i/softmax_cxx_rlt_i/rsc_state
add wave -noupdate -group softmax_cxx_hier /testbench/cpu/esp_1/tiles_gen(5)/accelerator_tile/tile_acc_i/softmax_cxx_gen/noc_softmax_cxx_i/softmax_cxx_rlt_i/rsc_state_next
add wave -noupdate -group softmax_sysc_basic /testbench/cpu/esp_1/tiles_gen(6)/accelerator_tile/tile_acc_i/softmax_sysc_gen/noc_softmax_sysc_i/softmax_sysc_rlt_i/hls_conf
add wave -noupdate -group softmax_sysc_basic /testbench/cpu/esp_1/tiles_gen(6)/accelerator_tile/tile_acc_i/softmax_sysc_gen/noc_softmax_sysc_i/softmax_sysc_rlt_i/clk
add wave -noupdate -group softmax_sysc_basic /testbench/cpu/esp_1/tiles_gen(6)/accelerator_tile/tile_acc_i/softmax_sysc_gen/noc_softmax_sysc_i/softmax_sysc_rlt_i/acc_rst
add wave -noupdate -group softmax_sysc_basic -divider configuration
add wave -noupdate -group softmax_sysc_basic /testbench/cpu/esp_1/tiles_gen(6)/accelerator_tile/tile_acc_i/softmax_sysc_gen/noc_softmax_sysc_i/softmax_sysc_rlt_i/conf_info_batch
add wave -noupdate -group softmax_sysc_basic /testbench/cpu/esp_1/tiles_gen(6)/accelerator_tile/tile_acc_i/softmax_sysc_gen/noc_softmax_sysc_i/softmax_sysc_rlt_i/conf_done
add wave -noupdate -group softmax_sysc_basic -divider dam_read_ctrl
add wave -noupdate -group softmax_sysc_basic /testbench/cpu/esp_1/tiles_gen(6)/accelerator_tile/tile_acc_i/softmax_sysc_gen/noc_softmax_sysc_i/softmax_sysc_rlt_i/dma_read_ctrl_data_index
add wave -noupdate -group softmax_sysc_basic /testbench/cpu/esp_1/tiles_gen(6)/accelerator_tile/tile_acc_i/softmax_sysc_gen/noc_softmax_sysc_i/softmax_sysc_rlt_i/dma_read_ctrl_data_length
add wave -noupdate -group softmax_sysc_basic /testbench/cpu/esp_1/tiles_gen(6)/accelerator_tile/tile_acc_i/softmax_sysc_gen/noc_softmax_sysc_i/softmax_sysc_rlt_i/dma_read_ctrl_data_size
add wave -noupdate -group softmax_sysc_basic /testbench/cpu/esp_1/tiles_gen(6)/accelerator_tile/tile_acc_i/softmax_sysc_gen/noc_softmax_sysc_i/softmax_sysc_rlt_i/dma_read_ctrl_valid
add wave -noupdate -group softmax_sysc_basic /testbench/cpu/esp_1/tiles_gen(6)/accelerator_tile/tile_acc_i/softmax_sysc_gen/noc_softmax_sysc_i/softmax_sysc_rlt_i/dma_read_ctrl_ready
add wave -noupdate -group softmax_sysc_basic -divider dma_write_ctrl
add wave -noupdate -group softmax_sysc_basic /testbench/cpu/esp_1/tiles_gen(6)/accelerator_tile/tile_acc_i/softmax_sysc_gen/noc_softmax_sysc_i/softmax_sysc_rlt_i/dma_write_ctrl_data_index
add wave -noupdate -group softmax_sysc_basic /testbench/cpu/esp_1/tiles_gen(6)/accelerator_tile/tile_acc_i/softmax_sysc_gen/noc_softmax_sysc_i/softmax_sysc_rlt_i/dma_write_ctrl_data_length
add wave -noupdate -group softmax_sysc_basic /testbench/cpu/esp_1/tiles_gen(6)/accelerator_tile/tile_acc_i/softmax_sysc_gen/noc_softmax_sysc_i/softmax_sysc_rlt_i/dma_write_ctrl_data_size
add wave -noupdate -group softmax_sysc_basic /testbench/cpu/esp_1/tiles_gen(6)/accelerator_tile/tile_acc_i/softmax_sysc_gen/noc_softmax_sysc_i/softmax_sysc_rlt_i/dma_write_ctrl_valid
add wave -noupdate -group softmax_sysc_basic /testbench/cpu/esp_1/tiles_gen(6)/accelerator_tile/tile_acc_i/softmax_sysc_gen/noc_softmax_sysc_i/softmax_sysc_rlt_i/dma_write_ctrl_ready
add wave -noupdate -group softmax_sysc_basic -divider dma_read_chnl
add wave -noupdate -group softmax_sysc_basic /testbench/cpu/esp_1/tiles_gen(6)/accelerator_tile/tile_acc_i/softmax_sysc_gen/noc_softmax_sysc_i/softmax_sysc_rlt_i/dma_read_chnl_data
add wave -noupdate -group softmax_sysc_basic /testbench/cpu/esp_1/tiles_gen(6)/accelerator_tile/tile_acc_i/softmax_sysc_gen/noc_softmax_sysc_i/softmax_sysc_rlt_i/dma_read_chnl_valid
add wave -noupdate -group softmax_sysc_basic /testbench/cpu/esp_1/tiles_gen(6)/accelerator_tile/tile_acc_i/softmax_sysc_gen/noc_softmax_sysc_i/softmax_sysc_rlt_i/dma_read_chnl_ready
add wave -noupdate -group softmax_sysc_basic -divider dma_write_chnl
add wave -noupdate -group softmax_sysc_basic /testbench/cpu/esp_1/tiles_gen(6)/accelerator_tile/tile_acc_i/softmax_sysc_gen/noc_softmax_sysc_i/softmax_sysc_rlt_i/dma_write_chnl_data
add wave -noupdate -group softmax_sysc_basic /testbench/cpu/esp_1/tiles_gen(6)/accelerator_tile/tile_acc_i/softmax_sysc_gen/noc_softmax_sysc_i/softmax_sysc_rlt_i/dma_write_chnl_valid
add wave -noupdate -group softmax_sysc_basic /testbench/cpu/esp_1/tiles_gen(6)/accelerator_tile/tile_acc_i/softmax_sysc_gen/noc_softmax_sysc_i/softmax_sysc_rlt_i/dma_write_chnl_ready
add wave -noupdate -group softmax_sysc_basic -divider accelerator_done
add wave -noupdate -group softmax_sysc_basic /testbench/cpu/esp_1/tiles_gen(6)/accelerator_tile/tile_acc_i/softmax_sysc_gen/noc_softmax_sysc_i/softmax_sysc_rlt_i/acc_done
TreeUpdate [SetDefaultTree]
WaveRestoreCursors {{Cursor 1} {8014124800 ps} 0}
quietly wave cursor active 1
configure wave -namecolwidth 368
configure wave -valuecolwidth 260
configure wave -justifyvalue left
configure wave -signalnamewidth 1
configure wave -snapdistance 10
configure wave -datasetprefix 0
configure wave -rowmargin 4
configure wave -childrowmargin 2
configure wave -gridoffset 0
configure wave -gridperiod 1
configure wave -griddelta 40
configure wave -timeline 0
configure wave -timelineunits ns
update
WaveRestoreZoom {0 ps} {1889186880 ps}
