#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun Mar 23 15:56:40 2025
# Process ID: 37972
# Current directory: C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent32084 C:\Users\Karl\Documents\University\Spring 2025\ECE449\Project\ECE449-Lab-Project\ECE 449 Project\ECE 449 Project.xpr
# Log file: C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/vivado.log
# Journal file: C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.xpr}
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
source cpu_top_tb.tcl
restart
run 200 ns
restart
synth_design -rtl -name rtl_1
close_sim
launch_simulation
source cpu_top_tb.tcl
restart
run 200 ns
restart
run 200 us
restart
run 200 ps
run 200 ns
add_wave {{/cpu_top_tb/uut}} 
run 200 ns
restart
restart
run 200 ns
close_sim
launch_simulation
source cpu_top_tb.tcl
add_wave {{/cpu_top_tb}} 
restart
run 200 ns
restart
run 200 ns
close_sim
launch_simulation
source cpu_top_tb.tcl
add_wave {{/cpu_top_tb/uut/pc_addr}} {{/cpu_top_tb/uut/instruction}} {{/cpu_top_tb/uut/opcode}} {{/cpu_top_tb/uut/ra}} {{/cpu_top_tb/uut/rb}} {{/cpu_top_tb/uut/rc}} 
restart
run 200 ns
restart
run 200 ns
restart
relaunch_sim
restart
run 200 ns
restart
relaunch_sim
restart
run 200 ns
close_sim
launch_simulation
source cpu_top_tb.tcl
add_wave {{/cpu_top_tb/uut/pc_addr}} {{/cpu_top_tb/uut/instruction}} {{/cpu_top_tb/uut/opcode}} {{/cpu_top_tb/uut/ra}} {{/cpu_top_tb/uut/rb}} {{/cpu_top_tb/uut/rc}} 
restart
run 200 ns
restart
restart
close_sim
launch_simulation
source cpu_top_tb.tcl
add_wave {{/cpu_top_tb/uut/pc_addr}} {{/cpu_top_tb/uut/instruction}} {{/cpu_top_tb/uut/opcode}} {{/cpu_top_tb/uut/ra}} {{/cpu_top_tb/uut/rb}} {{/cpu_top_tb/uut/rc}} 
restart
run 200 ns
close_sim
reset_simulation -simset sim_1 -mode behavioral
launch_simulation
launch_simulation
launch_simulation
source cpu_top_tb.tcl
add_wave {{/cpu_top_tb/uut/pc_addr}} {{/cpu_top_tb/uut/instruction}} {{/cpu_top_tb/uut/opcode}} {{/cpu_top_tb/uut/ra}} {{/cpu_top_tb/uut/rb}} {{/cpu_top_tb/uut/rc}} 
restart
run 200 ns
restart
restart
run 200 ns
close_sim
reset_simulation -simset sim_1 -mode behavioral
launch_simulation
source cpu_top_tb.tcl
add_wave {{/cpu_top_tb/uut/pc_addr}} {{/cpu_top_tb/uut/instruction}} {{/cpu_top_tb/uut/opcode}} {{/cpu_top_tb/uut/ra}} {{/cpu_top_tb/uut/rb}} {{/cpu_top_tb/uut/rc}} 
restart
run 200 ns
restart
close_sim
reset_simulation -simset sim_1 -mode behavioral
launch_simulation
source cpu_top_tb.tcl
add_wave {{/cpu_top_tb/uut/pc_addr}} {{/cpu_top_tb/uut/instruction}} {{/cpu_top_tb/uut/opcode}} {{/cpu_top_tb/uut/ra}} {{/cpu_top_tb/uut/rb}} {{/cpu_top_tb/uut/rc}} 
restart
run 200 ns
close_sim
reset_simulation -simset sim_1 -mode behavioral
launch_simulation
source cpu_top_tb.tcl
add_wave {{/cpu_top_tb/uut/pc_addr}} {{/cpu_top_tb/uut/instruction}} {{/cpu_top_tb/uut/opcode}} {{/cpu_top_tb/uut/ra}} {{/cpu_top_tb/uut/rb}} {{/cpu_top_tb/uut/rc}} 
restart
run 200 ns
restart
relaunch_sim
add_wave {{/cpu_top_tb/uut/pc_addr}} {{/cpu_top_tb/uut/instruction}} {{/cpu_top_tb/uut/opcode}} {{/cpu_top_tb/uut/ra}} {{/cpu_top_tb/uut/rb}} {{/cpu_top_tb/uut/rc}} 
restart
run 200 ns
close_sim
reset_simulation -simset sim_1 -mode behavioral
