vhdl work "E:\FPGA\Projects\Current Projects\Systems\LCD_Control\TestCPU1_RegFile.vhd"
vhdl work "E:\FPGA\Projects\Current Projects\Systems\LCD_Control\TestCPU1_OutPins.vhd"
vhdl work "E:\FPGA\Projects\Current Projects\Systems\LCD_Control\TestCPU1_iRAM.vhd"
vhdl work "E:\FPGA\Projects\Current Projects\Systems\LCD_Control\TestCPU1_Cntl.vhd"
vhdl work "E:\FPGA\Projects\Current Projects\Systems\LCD_Control\TestCPU1_ALU.vhd"
vhdl work "E:\FPGA\Projects\Current Projects\Systems\LCD_Control\TestCPU1.vhd"
vhdl work "E:\FPGA\Projects\Current Projects\Systems\LCD_Control\mROM.vhd"
vhdl work "E:\FPGA\Projects\Current Projects\Systems\LCD_Control\TestCPU1_SynthBench.vhd"
