# FP_Arithmetic
This project aims to create Floating-Point arithmetic functional units. All of them are implmented using SystemVerilog HDL. Later, avalible IPs can be synthsized on the FPGA. 
