Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Mar 24 10:46:27 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_uart_fifo_timing_summary_routed.rpt -pb top_uart_fifo_timing_summary_routed.pb -rpx top_uart_fifo_timing_summary_routed.rpx -warn_on_violation
| Design       : top_uart_fifo
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (80)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (13)
5. checking no_input_delay (8)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (80)
-------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Divider/r_clk_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_UART/U_BAUD_Tick_Gen/tick_reg_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_UART/U_UART_RX/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_UART/U_UART_RX/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_UART/U_UART_RX/bit_count_reg_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_UART/U_UART_RX/bit_count_reg_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_UART/U_UART_RX/bit_count_reg_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_UART/U_UART_RX/tick_count_reg_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_UART/U_UART_RX/tick_count_reg_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_UART/U_UART_RX/tick_count_reg_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_UART/U_UART_RX/tick_count_reg_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_UART/U_UART_RX/tick_count_reg_reg[4]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (13)
-------------------------------------------------
 There are 13 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.915        0.000                      0                  625        0.035        0.000                      0                  625        3.750        0.000                       0                   276  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.971        0.000                      0                  504        0.035        0.000                      0                  504        3.750        0.000                       0                   276  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.915        0.000                      0                  121        0.592        0.000                      0                  121  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.971ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.971ns  (required time - arrival time)
  Source:                 U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.987ns  (logic 0.828ns (20.767%)  route 3.159ns (79.233%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.620     5.141    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/CLK
    SLICE_X61Y22         FDCE                                         r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[9]/Q
                         net (fo=2, routed)           1.090     6.688    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg_n_0_[9]
    SLICE_X64Y21         LUT4 (Prop_lut4_I2_O)        0.124     6.812 r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter[25]_i_10/O
                         net (fo=1, routed)           0.725     7.536    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter[25]_i_10_n_0
    SLICE_X63Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.660 r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter[25]_i_4/O
                         net (fo=26, routed)          1.344     9.004    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter[25]_i_4_n_0
    SLICE_X63Y24         LUT5 (Prop_lut5_I0_O)        0.124     9.128 r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter[19]_i_1/O
                         net (fo=1, routed)           0.000     9.128    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter[19]_i_1_n_0
    SLICE_X63Y24         FDCE                                         r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.502    14.843    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/CLK
    SLICE_X63Y24         FDCE                                         r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[19]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X63Y24         FDCE (Setup_fdce_C_D)        0.031    15.099    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                          -9.128    
  -------------------------------------------------------------------
                         slack                                  5.971    

Slack (MET) :             5.998ns  (required time - arrival time)
  Source:                 U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.954ns  (logic 2.069ns (52.325%)  route 1.885ns (47.675%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.625     5.146    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/CLK
    SLICE_X63Y20         FDCE                                         r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDCE (Prop_fdce_C_Q)         0.456     5.602 r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[3]/Q
                         net (fo=27, routed)          1.042     6.645    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg_n_0_[3]
    SLICE_X62Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     7.167 r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.167    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter0_carry_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.281 r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.281    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter0_carry__0_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.395 r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.395    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter0_carry__1_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.509 r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.509    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter0_carry__2_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.623 r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.009     7.632    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter0_carry__3_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.746 r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.746    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter0_carry__4_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.968 r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter0_carry__5/O[0]
                         net (fo=1, routed)           0.834     8.801    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter0_carry__5_n_7
    SLICE_X61Y25         LUT5 (Prop_lut5_I4_O)        0.299     9.100 r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter[25]_i_1/O
                         net (fo=1, routed)           0.000     9.100    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter[25]_i_1_n_0
    SLICE_X61Y25         FDCE                                         r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.501    14.842    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/CLK
    SLICE_X61Y25         FDCE                                         r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[25]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X61Y25         FDCE (Setup_fdce_C_D)        0.031    15.098    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                          -9.100    
  -------------------------------------------------------------------
                         slack                                  5.998    

Slack (MET) :             6.124ns  (required time - arrival time)
  Source:                 U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.842ns  (logic 1.939ns (50.465%)  route 1.903ns (49.535%))
  Logic Levels:           6  (CARRY4=5 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.625     5.146    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/CLK
    SLICE_X63Y20         FDCE                                         r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDCE (Prop_fdce_C_Q)         0.456     5.602 r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[3]/Q
                         net (fo=27, routed)          1.042     6.645    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg_n_0_[3]
    SLICE_X62Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     7.167 r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.167    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter0_carry_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.281 r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.281    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter0_carry__0_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.395 r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.395    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter0_carry__1_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.509 r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.509    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter0_carry__2_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.822 r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter0_carry__3/O[3]
                         net (fo=1, routed)           0.861     8.683    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter0_carry__3_n_4
    SLICE_X63Y24         LUT5 (Prop_lut5_I4_O)        0.306     8.989 r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter[20]_i_1/O
                         net (fo=1, routed)           0.000     8.989    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter[20]_i_1_n_0
    SLICE_X63Y24         FDCE                                         r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.502    14.843    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/CLK
    SLICE_X63Y24         FDCE                                         r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[20]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X63Y24         FDCE (Setup_fdce_C_D)        0.031    15.113    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                          -8.989    
  -------------------------------------------------------------------
                         slack                                  6.124    

Slack (MET) :             6.127ns  (required time - arrival time)
  Source:                 U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.822ns  (logic 1.957ns (51.201%)  route 1.865ns (48.799%))
  Logic Levels:           6  (CARRY4=5 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.625     5.146    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/CLK
    SLICE_X63Y20         FDCE                                         r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDCE (Prop_fdce_C_Q)         0.456     5.602 r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[3]/Q
                         net (fo=27, routed)          1.042     6.645    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg_n_0_[3]
    SLICE_X62Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     7.167 r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.167    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter0_carry_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.281 r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.281    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter0_carry__0_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.395 r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.395    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter0_carry__1_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.509 r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.509    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter0_carry__2_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.843 r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter0_carry__3/O[1]
                         net (fo=1, routed)           0.823     8.665    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter0_carry__3_n_6
    SLICE_X61Y24         LUT5 (Prop_lut5_I4_O)        0.303     8.968 r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter[18]_i_1/O
                         net (fo=1, routed)           0.000     8.968    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter[18]_i_1_n_0
    SLICE_X61Y24         FDCE                                         r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.501    14.842    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/CLK
    SLICE_X61Y24         FDCE                                         r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[18]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X61Y24         FDCE (Setup_fdce_C_D)        0.029    15.096    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                          -8.968    
  -------------------------------------------------------------------
                         slack                                  6.127    

Slack (MET) :             6.159ns  (required time - arrival time)
  Source:                 U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.794ns  (logic 2.053ns (54.108%)  route 1.741ns (45.892%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.625     5.146    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/CLK
    SLICE_X63Y20         FDCE                                         r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDCE (Prop_fdce_C_Q)         0.456     5.602 r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[3]/Q
                         net (fo=27, routed)          1.042     6.645    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg_n_0_[3]
    SLICE_X62Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     7.167 r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.167    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter0_carry_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.281 r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.281    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter0_carry__0_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.395 r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.395    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter0_carry__1_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.509 r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.509    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter0_carry__2_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.623 r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.009     7.632    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter0_carry__3_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.945 r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter0_carry__4/O[3]
                         net (fo=1, routed)           0.690     8.635    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter0_carry__4_n_4
    SLICE_X63Y25         LUT5 (Prop_lut5_I4_O)        0.306     8.941 r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter[24]_i_1/O
                         net (fo=1, routed)           0.000     8.941    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter[24]_i_1_n_0
    SLICE_X63Y25         FDCE                                         r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.502    14.843    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/CLK
    SLICE_X63Y25         FDCE                                         r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[24]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X63Y25         FDCE (Setup_fdce_C_D)        0.032    15.100    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                          -8.941    
  -------------------------------------------------------------------
                         slack                                  6.159    

Slack (MET) :             6.180ns  (required time - arrival time)
  Source:                 U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.785ns  (logic 1.841ns (48.642%)  route 1.944ns (51.358%))
  Logic Levels:           6  (CARRY4=5 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.625     5.146    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/CLK
    SLICE_X63Y20         FDCE                                         r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDCE (Prop_fdce_C_Q)         0.456     5.602 r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[3]/Q
                         net (fo=27, routed)          1.042     6.645    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg_n_0_[3]
    SLICE_X62Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     7.167 r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.167    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter0_carry_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.281 r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.281    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter0_carry__0_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.395 r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.395    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter0_carry__1_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.509 r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.509    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter0_carry__2_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.731 r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter0_carry__3/O[0]
                         net (fo=1, routed)           0.902     8.632    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter0_carry__3_n_7
    SLICE_X63Y24         LUT5 (Prop_lut5_I4_O)        0.299     8.931 r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter[17]_i_1/O
                         net (fo=1, routed)           0.000     8.931    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter[17]_i_1_n_0
    SLICE_X63Y24         FDCE                                         r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.502    14.843    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/CLK
    SLICE_X63Y24         FDCE                                         r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[17]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X63Y24         FDCE (Setup_fdce_C_D)        0.029    15.111    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                          -8.931    
  -------------------------------------------------------------------
                         slack                                  6.180    

Slack (MET) :             6.231ns  (required time - arrival time)
  Source:                 U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.727ns  (logic 0.828ns (22.217%)  route 2.899ns (77.783%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.620     5.141    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/CLK
    SLICE_X61Y22         FDCE                                         r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[9]/Q
                         net (fo=2, routed)           1.090     6.688    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg_n_0_[9]
    SLICE_X64Y21         LUT4 (Prop_lut4_I2_O)        0.124     6.812 r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter[25]_i_10/O
                         net (fo=1, routed)           0.725     7.536    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter[25]_i_10_n_0
    SLICE_X63Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.660 r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter[25]_i_4/O
                         net (fo=26, routed)          1.084     8.744    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter[25]_i_4_n_0
    SLICE_X63Y25         LUT5 (Prop_lut5_I0_O)        0.124     8.868 r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter[22]_i_1/O
                         net (fo=1, routed)           0.000     8.868    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter[22]_i_1_n_0
    SLICE_X63Y25         FDCE                                         r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.502    14.843    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/CLK
    SLICE_X63Y25         FDCE                                         r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[22]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X63Y25         FDCE (Setup_fdce_C_D)        0.031    15.099    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                          -8.868    
  -------------------------------------------------------------------
                         slack                                  6.231    

Slack (MET) :             6.231ns  (required time - arrival time)
  Source:                 U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.725ns  (logic 0.828ns (22.228%)  route 2.897ns (77.771%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.620     5.141    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/CLK
    SLICE_X61Y22         FDCE                                         r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[9]/Q
                         net (fo=2, routed)           1.090     6.688    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg_n_0_[9]
    SLICE_X64Y21         LUT4 (Prop_lut4_I2_O)        0.124     6.812 r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter[25]_i_10/O
                         net (fo=1, routed)           0.725     7.536    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter[25]_i_10_n_0
    SLICE_X63Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.660 r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter[25]_i_4/O
                         net (fo=26, routed)          1.082     8.742    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter[25]_i_4_n_0
    SLICE_X63Y25         LUT5 (Prop_lut5_I0_O)        0.124     8.866 r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter[21]_i_1/O
                         net (fo=1, routed)           0.000     8.866    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter[21]_i_1_n_0
    SLICE_X63Y25         FDCE                                         r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.502    14.843    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/CLK
    SLICE_X63Y25         FDCE                                         r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[21]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X63Y25         FDCE (Setup_fdce_C_D)        0.029    15.097    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                          -8.866    
  -------------------------------------------------------------------
                         slack                                  6.231    

Slack (MET) :             6.243ns  (required time - arrival time)
  Source:                 U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Divider/r_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Divider/r_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.717ns  (logic 1.767ns (47.538%)  route 1.950ns (52.462%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.617     5.138    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Divider/r_counter_reg[16]_0
    SLICE_X58Y24         FDCE                                         r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Divider/r_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDCE (Prop_fdce_C_Q)         0.456     5.594 r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Divider/r_counter_reg[2]/Q
                         net (fo=2, routed)           0.859     6.453    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Divider/r_counter[2]
    SLICE_X59Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.127 r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Divider/r_counter0_carry/CO[3]
                         net (fo=1, routed)           0.009     7.136    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Divider/r_counter0_carry_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.470 r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Divider/r_counter0_carry__0/O[1]
                         net (fo=1, routed)           1.082     8.552    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Divider/r_counter0_carry__0_n_6
    SLICE_X58Y25         LUT2 (Prop_lut2_I1_O)        0.303     8.855 r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Divider/r_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     8.855    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Divider/r_counter_0[6]
    SLICE_X58Y25         FDCE                                         r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Divider/r_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.501    14.842    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Divider/r_counter_reg[16]_0
    SLICE_X58Y25         FDCE                                         r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Divider/r_counter_reg[6]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X58Y25         FDCE (Setup_fdce_C_D)        0.031    15.098    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Divider/r_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                          -8.855    
  -------------------------------------------------------------------
                         slack                                  6.243    

Slack (MET) :             6.270ns  (required time - arrival time)
  Source:                 U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Divider/r_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Divider/r_counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.737ns  (logic 2.007ns (53.709%)  route 1.730ns (46.291%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.617     5.138    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Divider/r_counter_reg[16]_0
    SLICE_X58Y24         FDCE                                         r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Divider/r_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDCE (Prop_fdce_C_Q)         0.456     5.594 r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Divider/r_counter_reg[2]/Q
                         net (fo=2, routed)           0.859     6.453    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Divider/r_counter[2]
    SLICE_X59Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.127 r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Divider/r_counter0_carry/CO[3]
                         net (fo=1, routed)           0.009     7.136    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Divider/r_counter0_carry_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.250 r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Divider/r_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.250    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Divider/r_counter0_carry__0_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.364 r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Divider/r_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.364    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Divider/r_counter0_carry__1_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.677 r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Divider/r_counter0_carry__2/O[3]
                         net (fo=1, routed)           0.862     8.539    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Divider/r_counter0_carry__2_n_4
    SLICE_X58Y27         LUT2 (Prop_lut2_I1_O)        0.336     8.875 r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Divider/r_counter[16]_i_1/O
                         net (fo=1, routed)           0.000     8.875    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Divider/r_counter_0[16]
    SLICE_X58Y27         FDCE                                         r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Divider/r_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.504    14.845    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Divider/r_counter_reg[16]_0
    SLICE_X58Y27         FDCE                                         r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Divider/r_counter_reg[16]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X58Y27         FDCE (Setup_fdce_C_D)        0.075    15.145    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Divider/r_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                          -8.875    
  -------------------------------------------------------------------
                         slack                                  6.270    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 FIFO_TX/U_FIFO_CU/wptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_TX/U_REG_FILE/mem_reg_0_15_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.563     1.446    FIFO_TX/U_FIFO_CU/CLK
    SLICE_X57Y33         FDCE                                         r  FIFO_TX/U_FIFO_CU/wptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y33         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  FIFO_TX/U_FIFO_CU/wptr_reg_reg[0]/Q
                         net (fo=23, routed)          0.217     1.804    FIFO_TX/U_REG_FILE/mem_reg_0_15_6_7/ADDRD0
    SLICE_X56Y33         RAMD32                                       r  FIFO_TX/U_REG_FILE/mem_reg_0_15_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.830     1.957    FIFO_TX/U_REG_FILE/mem_reg_0_15_6_7/WCLK
    SLICE_X56Y33         RAMD32                                       r  FIFO_TX/U_REG_FILE/mem_reg_0_15_6_7/RAMA/CLK
                         clock pessimism             -0.498     1.459    
    SLICE_X56Y33         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.769    FIFO_TX/U_REG_FILE/mem_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 FIFO_TX/U_FIFO_CU/wptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_TX/U_REG_FILE/mem_reg_0_15_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.563     1.446    FIFO_TX/U_FIFO_CU/CLK
    SLICE_X57Y33         FDCE                                         r  FIFO_TX/U_FIFO_CU/wptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y33         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  FIFO_TX/U_FIFO_CU/wptr_reg_reg[0]/Q
                         net (fo=23, routed)          0.217     1.804    FIFO_TX/U_REG_FILE/mem_reg_0_15_6_7/ADDRD0
    SLICE_X56Y33         RAMD32                                       r  FIFO_TX/U_REG_FILE/mem_reg_0_15_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.830     1.957    FIFO_TX/U_REG_FILE/mem_reg_0_15_6_7/WCLK
    SLICE_X56Y33         RAMD32                                       r  FIFO_TX/U_REG_FILE/mem_reg_0_15_6_7/RAMA_D1/CLK
                         clock pessimism             -0.498     1.459    
    SLICE_X56Y33         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.769    FIFO_TX/U_REG_FILE/mem_reg_0_15_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 FIFO_TX/U_FIFO_CU/wptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_TX/U_REG_FILE/mem_reg_0_15_6_7/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.563     1.446    FIFO_TX/U_FIFO_CU/CLK
    SLICE_X57Y33         FDCE                                         r  FIFO_TX/U_FIFO_CU/wptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y33         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  FIFO_TX/U_FIFO_CU/wptr_reg_reg[0]/Q
                         net (fo=23, routed)          0.217     1.804    FIFO_TX/U_REG_FILE/mem_reg_0_15_6_7/ADDRD0
    SLICE_X56Y33         RAMD32                                       r  FIFO_TX/U_REG_FILE/mem_reg_0_15_6_7/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.830     1.957    FIFO_TX/U_REG_FILE/mem_reg_0_15_6_7/WCLK
    SLICE_X56Y33         RAMD32                                       r  FIFO_TX/U_REG_FILE/mem_reg_0_15_6_7/RAMB/CLK
                         clock pessimism             -0.498     1.459    
    SLICE_X56Y33         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.769    FIFO_TX/U_REG_FILE/mem_reg_0_15_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 FIFO_TX/U_FIFO_CU/wptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_TX/U_REG_FILE/mem_reg_0_15_6_7/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.563     1.446    FIFO_TX/U_FIFO_CU/CLK
    SLICE_X57Y33         FDCE                                         r  FIFO_TX/U_FIFO_CU/wptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y33         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  FIFO_TX/U_FIFO_CU/wptr_reg_reg[0]/Q
                         net (fo=23, routed)          0.217     1.804    FIFO_TX/U_REG_FILE/mem_reg_0_15_6_7/ADDRD0
    SLICE_X56Y33         RAMD32                                       r  FIFO_TX/U_REG_FILE/mem_reg_0_15_6_7/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.830     1.957    FIFO_TX/U_REG_FILE/mem_reg_0_15_6_7/WCLK
    SLICE_X56Y33         RAMD32                                       r  FIFO_TX/U_REG_FILE/mem_reg_0_15_6_7/RAMB_D1/CLK
                         clock pessimism             -0.498     1.459    
    SLICE_X56Y33         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.769    FIFO_TX/U_REG_FILE/mem_reg_0_15_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 FIFO_TX/U_FIFO_CU/wptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_TX/U_REG_FILE/mem_reg_0_15_6_7/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.563     1.446    FIFO_TX/U_FIFO_CU/CLK
    SLICE_X57Y33         FDCE                                         r  FIFO_TX/U_FIFO_CU/wptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y33         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  FIFO_TX/U_FIFO_CU/wptr_reg_reg[0]/Q
                         net (fo=23, routed)          0.217     1.804    FIFO_TX/U_REG_FILE/mem_reg_0_15_6_7/ADDRD0
    SLICE_X56Y33         RAMD32                                       r  FIFO_TX/U_REG_FILE/mem_reg_0_15_6_7/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.830     1.957    FIFO_TX/U_REG_FILE/mem_reg_0_15_6_7/WCLK
    SLICE_X56Y33         RAMD32                                       r  FIFO_TX/U_REG_FILE/mem_reg_0_15_6_7/RAMC/CLK
                         clock pessimism             -0.498     1.459    
    SLICE_X56Y33         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.769    FIFO_TX/U_REG_FILE/mem_reg_0_15_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 FIFO_TX/U_FIFO_CU/wptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_TX/U_REG_FILE/mem_reg_0_15_6_7/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.563     1.446    FIFO_TX/U_FIFO_CU/CLK
    SLICE_X57Y33         FDCE                                         r  FIFO_TX/U_FIFO_CU/wptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y33         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  FIFO_TX/U_FIFO_CU/wptr_reg_reg[0]/Q
                         net (fo=23, routed)          0.217     1.804    FIFO_TX/U_REG_FILE/mem_reg_0_15_6_7/ADDRD0
    SLICE_X56Y33         RAMD32                                       r  FIFO_TX/U_REG_FILE/mem_reg_0_15_6_7/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.830     1.957    FIFO_TX/U_REG_FILE/mem_reg_0_15_6_7/WCLK
    SLICE_X56Y33         RAMD32                                       r  FIFO_TX/U_REG_FILE/mem_reg_0_15_6_7/RAMC_D1/CLK
                         clock pessimism             -0.498     1.459    
    SLICE_X56Y33         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.769    FIFO_TX/U_REG_FILE/mem_reg_0_15_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 FIFO_TX/U_FIFO_CU/wptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_TX/U_REG_FILE/mem_reg_0_15_6_7/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.563     1.446    FIFO_TX/U_FIFO_CU/CLK
    SLICE_X57Y33         FDCE                                         r  FIFO_TX/U_FIFO_CU/wptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y33         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  FIFO_TX/U_FIFO_CU/wptr_reg_reg[0]/Q
                         net (fo=23, routed)          0.217     1.804    FIFO_TX/U_REG_FILE/mem_reg_0_15_6_7/ADDRD0
    SLICE_X56Y33         RAMS32                                       r  FIFO_TX/U_REG_FILE/mem_reg_0_15_6_7/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.830     1.957    FIFO_TX/U_REG_FILE/mem_reg_0_15_6_7/WCLK
    SLICE_X56Y33         RAMS32                                       r  FIFO_TX/U_REG_FILE/mem_reg_0_15_6_7/RAMD/CLK
                         clock pessimism             -0.498     1.459    
    SLICE_X56Y33         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.769    FIFO_TX/U_REG_FILE/mem_reg_0_15_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 FIFO_TX/U_FIFO_CU/wptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_TX/U_REG_FILE/mem_reg_0_15_6_7/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.563     1.446    FIFO_TX/U_FIFO_CU/CLK
    SLICE_X57Y33         FDCE                                         r  FIFO_TX/U_FIFO_CU/wptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y33         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  FIFO_TX/U_FIFO_CU/wptr_reg_reg[0]/Q
                         net (fo=23, routed)          0.217     1.804    FIFO_TX/U_REG_FILE/mem_reg_0_15_6_7/ADDRD0
    SLICE_X56Y33         RAMS32                                       r  FIFO_TX/U_REG_FILE/mem_reg_0_15_6_7/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.830     1.957    FIFO_TX/U_REG_FILE/mem_reg_0_15_6_7/WCLK
    SLICE_X56Y33         RAMS32                                       r  FIFO_TX/U_REG_FILE/mem_reg_0_15_6_7/RAMD_D1/CLK
                         clock pessimism             -0.498     1.459    
    SLICE_X56Y33         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.769    FIFO_TX/U_REG_FILE/mem_reg_0_15_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.951%)  route 0.241ns (63.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.561     1.444    FIFO_RX/U_FIFO_CU/clk
    SLICE_X55Y33         FDCE                                         r  FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y33         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]/Q
                         net (fo=23, routed)          0.241     1.826    FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/ADDRD0
    SLICE_X54Y33         RAMD32                                       r  FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.830     1.957    FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/WCLK
    SLICE_X54Y33         RAMD32                                       r  FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/RAMA/CLK
                         clock pessimism             -0.500     1.457    
    SLICE_X54Y33         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.767    FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.951%)  route 0.241ns (63.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.561     1.444    FIFO_RX/U_FIFO_CU/clk
    SLICE_X55Y33         FDCE                                         r  FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y33         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]/Q
                         net (fo=23, routed)          0.241     1.826    FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/ADDRD0
    SLICE_X54Y33         RAMD32                                       r  FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.830     1.957    FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/WCLK
    SLICE_X54Y33         RAMD32                                       r  FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/RAMA_D1/CLK
                         clock pessimism             -0.500     1.457    
    SLICE_X54Y33         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.767    FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.059    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X55Y32   FIFO_RX/U_FIFO_CU/empty_reg_reg_inv/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X55Y32   FIFO_RX/U_FIFO_CU/full_reg_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X55Y35   FIFO_RX/U_FIFO_CU/rptr_reg_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X55Y35   FIFO_RX/U_FIFO_CU/rptr_reg_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X55Y35   FIFO_RX/U_FIFO_CU/rptr_reg_reg[2]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X55Y35   FIFO_RX/U_FIFO_CU/rptr_reg_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X58Y34   U_Data_Save/data_reg_reg[5]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X60Y34   U_Data_Save/data_reg_reg[6]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X60Y34   U_Data_Save/data_reg_reg[7]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y34   FIFO_TX/U_REG_FILE/mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y34   FIFO_TX/U_REG_FILE/mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y34   FIFO_TX/U_REG_FILE/mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y34   FIFO_TX/U_REG_FILE/mem_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y34   FIFO_TX/U_REG_FILE/mem_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y34   FIFO_TX/U_REG_FILE/mem_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y33   FIFO_TX/U_REG_FILE/mem_reg_0_15_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y33   FIFO_TX/U_REG_FILE/mem_reg_0_15_6_7/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y34   FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y34   FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y33   FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y33   FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y33   FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y33   FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y33   FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y33   FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y33   FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y34   FIFO_TX/U_REG_FILE/mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y34   FIFO_TX/U_REG_FILE/mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y34   FIFO_TX/U_REG_FILE/mem_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.915ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.915ns  (required time - arrival time)
  Source:                 U_STOPWATCH_WATCH/db_reset/q_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOPWATCH_WATCH/U_clock_dp/U_sec/count_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.615ns  (logic 0.766ns (21.187%)  route 2.849ns (78.813%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.620     5.141    U_STOPWATCH_WATCH/db_reset/CLK
    SLICE_X60Y22         FDCE                                         r  U_STOPWATCH_WATCH/db_reset/q_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDCE (Prop_fdce_C_Q)         0.518     5.659 f  U_STOPWATCH_WATCH/db_reset/q_reg_reg[6]/Q
                         net (fo=2, routed)           0.814     6.473    U_STOPWATCH_WATCH/db_reset/q_next[5]
    SLICE_X60Y22         LUT4 (Prop_lut4_I3_O)        0.124     6.597 r  U_STOPWATCH_WATCH/db_reset/FSM_onehot_state[2]_i_5/O
                         net (fo=2, routed)           0.438     7.035    U_STOPWATCH_WATCH/db_reset/FSM_onehot_state[2]_i_5_n_0
    SLICE_X60Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.159 f  U_STOPWATCH_WATCH/db_reset/FSM_onehot_state[2]_i_2/O
                         net (fo=124, routed)         1.598     8.757    U_STOPWATCH_WATCH/U_clock_dp/U_sec/AR[0]
    SLICE_X59Y33         FDCE                                         f  U_STOPWATCH_WATCH/U_clock_dp/U_sec/count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.511    14.852    U_STOPWATCH_WATCH/U_clock_dp/U_sec/CLK
    SLICE_X59Y33         FDCE                                         r  U_STOPWATCH_WATCH/U_clock_dp/U_sec/count_reg_reg[0]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X59Y33         FDCE (Recov_fdce_C_CLR)     -0.405    14.672    U_STOPWATCH_WATCH/U_clock_dp/U_sec/count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.672    
                         arrival time                          -8.757    
  -------------------------------------------------------------------
                         slack                                  5.915    

Slack (MET) :             5.915ns  (required time - arrival time)
  Source:                 U_STOPWATCH_WATCH/db_reset/q_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOPWATCH_WATCH/U_clock_dp/U_sec/count_reg_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.615ns  (logic 0.766ns (21.187%)  route 2.849ns (78.813%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.620     5.141    U_STOPWATCH_WATCH/db_reset/CLK
    SLICE_X60Y22         FDCE                                         r  U_STOPWATCH_WATCH/db_reset/q_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDCE (Prop_fdce_C_Q)         0.518     5.659 f  U_STOPWATCH_WATCH/db_reset/q_reg_reg[6]/Q
                         net (fo=2, routed)           0.814     6.473    U_STOPWATCH_WATCH/db_reset/q_next[5]
    SLICE_X60Y22         LUT4 (Prop_lut4_I3_O)        0.124     6.597 r  U_STOPWATCH_WATCH/db_reset/FSM_onehot_state[2]_i_5/O
                         net (fo=2, routed)           0.438     7.035    U_STOPWATCH_WATCH/db_reset/FSM_onehot_state[2]_i_5_n_0
    SLICE_X60Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.159 f  U_STOPWATCH_WATCH/db_reset/FSM_onehot_state[2]_i_2/O
                         net (fo=124, routed)         1.598     8.757    U_STOPWATCH_WATCH/U_clock_dp/U_sec/AR[0]
    SLICE_X59Y33         FDCE                                         f  U_STOPWATCH_WATCH/U_clock_dp/U_sec/count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.511    14.852    U_STOPWATCH_WATCH/U_clock_dp/U_sec/CLK
    SLICE_X59Y33         FDCE                                         r  U_STOPWATCH_WATCH/U_clock_dp/U_sec/count_reg_reg[3]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X59Y33         FDCE (Recov_fdce_C_CLR)     -0.405    14.672    U_STOPWATCH_WATCH/U_clock_dp/U_sec/count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.672    
                         arrival time                          -8.757    
  -------------------------------------------------------------------
                         slack                                  5.915    

Slack (MET) :             5.915ns  (required time - arrival time)
  Source:                 U_STOPWATCH_WATCH/db_reset/q_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOPWATCH_WATCH/U_clock_dp/U_sec/count_reg_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.615ns  (logic 0.766ns (21.187%)  route 2.849ns (78.813%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.620     5.141    U_STOPWATCH_WATCH/db_reset/CLK
    SLICE_X60Y22         FDCE                                         r  U_STOPWATCH_WATCH/db_reset/q_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDCE (Prop_fdce_C_Q)         0.518     5.659 f  U_STOPWATCH_WATCH/db_reset/q_reg_reg[6]/Q
                         net (fo=2, routed)           0.814     6.473    U_STOPWATCH_WATCH/db_reset/q_next[5]
    SLICE_X60Y22         LUT4 (Prop_lut4_I3_O)        0.124     6.597 r  U_STOPWATCH_WATCH/db_reset/FSM_onehot_state[2]_i_5/O
                         net (fo=2, routed)           0.438     7.035    U_STOPWATCH_WATCH/db_reset/FSM_onehot_state[2]_i_5_n_0
    SLICE_X60Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.159 f  U_STOPWATCH_WATCH/db_reset/FSM_onehot_state[2]_i_2/O
                         net (fo=124, routed)         1.598     8.757    U_STOPWATCH_WATCH/U_clock_dp/U_sec/AR[0]
    SLICE_X59Y33         FDCE                                         f  U_STOPWATCH_WATCH/U_clock_dp/U_sec/count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.511    14.852    U_STOPWATCH_WATCH/U_clock_dp/U_sec/CLK
    SLICE_X59Y33         FDCE                                         r  U_STOPWATCH_WATCH/U_clock_dp/U_sec/count_reg_reg[4]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X59Y33         FDCE (Recov_fdce_C_CLR)     -0.405    14.672    U_STOPWATCH_WATCH/U_clock_dp/U_sec/count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.672    
                         arrival time                          -8.757    
  -------------------------------------------------------------------
                         slack                                  5.915    

Slack (MET) :             5.936ns  (required time - arrival time)
  Source:                 U_STOPWATCH_WATCH/db_reset/q_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOPWATCH_WATCH/U_stopwatch_dp/U_Time_Msec/count_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.593ns  (logic 0.766ns (21.321%)  route 2.827ns (78.679%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.620     5.141    U_STOPWATCH_WATCH/db_reset/CLK
    SLICE_X60Y22         FDCE                                         r  U_STOPWATCH_WATCH/db_reset/q_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDCE (Prop_fdce_C_Q)         0.518     5.659 f  U_STOPWATCH_WATCH/db_reset/q_reg_reg[6]/Q
                         net (fo=2, routed)           0.814     6.473    U_STOPWATCH_WATCH/db_reset/q_next[5]
    SLICE_X60Y22         LUT4 (Prop_lut4_I3_O)        0.124     6.597 r  U_STOPWATCH_WATCH/db_reset/FSM_onehot_state[2]_i_5/O
                         net (fo=2, routed)           0.438     7.035    U_STOPWATCH_WATCH/db_reset/FSM_onehot_state[2]_i_5_n_0
    SLICE_X60Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.159 f  U_STOPWATCH_WATCH/db_reset/FSM_onehot_state[2]_i_2/O
                         net (fo=124, routed)         1.575     8.734    U_STOPWATCH_WATCH/U_stopwatch_dp/U_Time_Msec/AR[0]
    SLICE_X62Y31         FDCE                                         f  U_STOPWATCH_WATCH/U_stopwatch_dp/U_Time_Msec/count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.509    14.850    U_STOPWATCH_WATCH/U_stopwatch_dp/U_Time_Msec/CLK
    SLICE_X62Y31         FDCE                                         r  U_STOPWATCH_WATCH/U_stopwatch_dp/U_Time_Msec/count_reg_reg[0]/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X62Y31         FDCE (Recov_fdce_C_CLR)     -0.405    14.670    U_STOPWATCH_WATCH/U_stopwatch_dp/U_Time_Msec/count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                          -8.734    
  -------------------------------------------------------------------
                         slack                                  5.936    

Slack (MET) :             5.940ns  (required time - arrival time)
  Source:                 U_STOPWATCH_WATCH/db_reset/q_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOPWATCH_WATCH/U_stopwatch_dp/U_Time_Msec/count_reg_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.588ns  (logic 0.766ns (21.347%)  route 2.822ns (78.653%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.620     5.141    U_STOPWATCH_WATCH/db_reset/CLK
    SLICE_X60Y22         FDCE                                         r  U_STOPWATCH_WATCH/db_reset/q_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDCE (Prop_fdce_C_Q)         0.518     5.659 f  U_STOPWATCH_WATCH/db_reset/q_reg_reg[6]/Q
                         net (fo=2, routed)           0.814     6.473    U_STOPWATCH_WATCH/db_reset/q_next[5]
    SLICE_X60Y22         LUT4 (Prop_lut4_I3_O)        0.124     6.597 r  U_STOPWATCH_WATCH/db_reset/FSM_onehot_state[2]_i_5/O
                         net (fo=2, routed)           0.438     7.035    U_STOPWATCH_WATCH/db_reset/FSM_onehot_state[2]_i_5_n_0
    SLICE_X60Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.159 f  U_STOPWATCH_WATCH/db_reset/FSM_onehot_state[2]_i_2/O
                         net (fo=124, routed)         1.571     8.730    U_STOPWATCH_WATCH/U_stopwatch_dp/U_Time_Msec/AR[0]
    SLICE_X63Y31         FDCE                                         f  U_STOPWATCH_WATCH/U_stopwatch_dp/U_Time_Msec/count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.509    14.850    U_STOPWATCH_WATCH/U_stopwatch_dp/U_Time_Msec/CLK
    SLICE_X63Y31         FDCE                                         r  U_STOPWATCH_WATCH/U_stopwatch_dp/U_Time_Msec/count_reg_reg[1]/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X63Y31         FDCE (Recov_fdce_C_CLR)     -0.405    14.670    U_STOPWATCH_WATCH/U_stopwatch_dp/U_Time_Msec/count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                          -8.730    
  -------------------------------------------------------------------
                         slack                                  5.940    

Slack (MET) :             5.940ns  (required time - arrival time)
  Source:                 U_STOPWATCH_WATCH/db_reset/q_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOPWATCH_WATCH/U_stopwatch_dp/U_Time_Msec/count_reg_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.588ns  (logic 0.766ns (21.347%)  route 2.822ns (78.653%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.620     5.141    U_STOPWATCH_WATCH/db_reset/CLK
    SLICE_X60Y22         FDCE                                         r  U_STOPWATCH_WATCH/db_reset/q_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDCE (Prop_fdce_C_Q)         0.518     5.659 f  U_STOPWATCH_WATCH/db_reset/q_reg_reg[6]/Q
                         net (fo=2, routed)           0.814     6.473    U_STOPWATCH_WATCH/db_reset/q_next[5]
    SLICE_X60Y22         LUT4 (Prop_lut4_I3_O)        0.124     6.597 r  U_STOPWATCH_WATCH/db_reset/FSM_onehot_state[2]_i_5/O
                         net (fo=2, routed)           0.438     7.035    U_STOPWATCH_WATCH/db_reset/FSM_onehot_state[2]_i_5_n_0
    SLICE_X60Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.159 f  U_STOPWATCH_WATCH/db_reset/FSM_onehot_state[2]_i_2/O
                         net (fo=124, routed)         1.571     8.730    U_STOPWATCH_WATCH/U_stopwatch_dp/U_Time_Msec/AR[0]
    SLICE_X63Y31         FDCE                                         f  U_STOPWATCH_WATCH/U_stopwatch_dp/U_Time_Msec/count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.509    14.850    U_STOPWATCH_WATCH/U_stopwatch_dp/U_Time_Msec/CLK
    SLICE_X63Y31         FDCE                                         r  U_STOPWATCH_WATCH/U_stopwatch_dp/U_Time_Msec/count_reg_reg[2]/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X63Y31         FDCE (Recov_fdce_C_CLR)     -0.405    14.670    U_STOPWATCH_WATCH/U_stopwatch_dp/U_Time_Msec/count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                          -8.730    
  -------------------------------------------------------------------
                         slack                                  5.940    

Slack (MET) :             5.984ns  (required time - arrival time)
  Source:                 U_STOPWATCH_WATCH/db_reset/q_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOPWATCH_WATCH/U_stopwatch_dp/U_Time_Msec/count_reg_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.631ns  (logic 0.766ns (21.096%)  route 2.865ns (78.904%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.620     5.141    U_STOPWATCH_WATCH/db_reset/CLK
    SLICE_X60Y22         FDCE                                         r  U_STOPWATCH_WATCH/db_reset/q_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDCE (Prop_fdce_C_Q)         0.518     5.659 f  U_STOPWATCH_WATCH/db_reset/q_reg_reg[6]/Q
                         net (fo=2, routed)           0.814     6.473    U_STOPWATCH_WATCH/db_reset/q_next[5]
    SLICE_X60Y22         LUT4 (Prop_lut4_I3_O)        0.124     6.597 r  U_STOPWATCH_WATCH/db_reset/FSM_onehot_state[2]_i_5/O
                         net (fo=2, routed)           0.438     7.035    U_STOPWATCH_WATCH/db_reset/FSM_onehot_state[2]_i_5_n_0
    SLICE_X60Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.159 f  U_STOPWATCH_WATCH/db_reset/FSM_onehot_state[2]_i_2/O
                         net (fo=124, routed)         1.613     8.772    U_STOPWATCH_WATCH/U_stopwatch_dp/U_Time_Msec/AR[0]
    SLICE_X64Y31         FDCE                                         f  U_STOPWATCH_WATCH/U_stopwatch_dp/U_Time_Msec/count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.509    14.850    U_STOPWATCH_WATCH/U_stopwatch_dp/U_Time_Msec/CLK
    SLICE_X64Y31         FDCE                                         r  U_STOPWATCH_WATCH/U_stopwatch_dp/U_Time_Msec/count_reg_reg[6]/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X64Y31         FDCE (Recov_fdce_C_CLR)     -0.319    14.756    U_STOPWATCH_WATCH/U_stopwatch_dp/U_Time_Msec/count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.756    
                         arrival time                          -8.772    
  -------------------------------------------------------------------
                         slack                                  5.984    

Slack (MET) :             5.997ns  (required time - arrival time)
  Source:                 U_STOPWATCH_WATCH/db_reset/q_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOPWATCH_WATCH/U_clock_dp/U_sec/count_reg_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.619ns  (logic 0.766ns (21.165%)  route 2.853ns (78.835%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.620     5.141    U_STOPWATCH_WATCH/db_reset/CLK
    SLICE_X60Y22         FDCE                                         r  U_STOPWATCH_WATCH/db_reset/q_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDCE (Prop_fdce_C_Q)         0.518     5.659 f  U_STOPWATCH_WATCH/db_reset/q_reg_reg[6]/Q
                         net (fo=2, routed)           0.814     6.473    U_STOPWATCH_WATCH/db_reset/q_next[5]
    SLICE_X60Y22         LUT4 (Prop_lut4_I3_O)        0.124     6.597 r  U_STOPWATCH_WATCH/db_reset/FSM_onehot_state[2]_i_5/O
                         net (fo=2, routed)           0.438     7.035    U_STOPWATCH_WATCH/db_reset/FSM_onehot_state[2]_i_5_n_0
    SLICE_X60Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.159 f  U_STOPWATCH_WATCH/db_reset/FSM_onehot_state[2]_i_2/O
                         net (fo=124, routed)         1.602     8.760    U_STOPWATCH_WATCH/U_clock_dp/U_sec/AR[0]
    SLICE_X60Y33         FDCE                                         f  U_STOPWATCH_WATCH/U_clock_dp/U_sec/count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.511    14.852    U_STOPWATCH_WATCH/U_clock_dp/U_sec/CLK
    SLICE_X60Y33         FDCE                                         r  U_STOPWATCH_WATCH/U_clock_dp/U_sec/count_reg_reg[1]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X60Y33         FDCE (Recov_fdce_C_CLR)     -0.319    14.758    U_STOPWATCH_WATCH/U_clock_dp/U_sec/count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.758    
                         arrival time                          -8.760    
  -------------------------------------------------------------------
                         slack                                  5.997    

Slack (MET) :             5.997ns  (required time - arrival time)
  Source:                 U_STOPWATCH_WATCH/db_reset/q_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOPWATCH_WATCH/U_clock_dp/U_sec/count_reg_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.619ns  (logic 0.766ns (21.165%)  route 2.853ns (78.835%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.620     5.141    U_STOPWATCH_WATCH/db_reset/CLK
    SLICE_X60Y22         FDCE                                         r  U_STOPWATCH_WATCH/db_reset/q_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDCE (Prop_fdce_C_Q)         0.518     5.659 f  U_STOPWATCH_WATCH/db_reset/q_reg_reg[6]/Q
                         net (fo=2, routed)           0.814     6.473    U_STOPWATCH_WATCH/db_reset/q_next[5]
    SLICE_X60Y22         LUT4 (Prop_lut4_I3_O)        0.124     6.597 r  U_STOPWATCH_WATCH/db_reset/FSM_onehot_state[2]_i_5/O
                         net (fo=2, routed)           0.438     7.035    U_STOPWATCH_WATCH/db_reset/FSM_onehot_state[2]_i_5_n_0
    SLICE_X60Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.159 f  U_STOPWATCH_WATCH/db_reset/FSM_onehot_state[2]_i_2/O
                         net (fo=124, routed)         1.602     8.760    U_STOPWATCH_WATCH/U_clock_dp/U_sec/AR[0]
    SLICE_X60Y33         FDCE                                         f  U_STOPWATCH_WATCH/U_clock_dp/U_sec/count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.511    14.852    U_STOPWATCH_WATCH/U_clock_dp/U_sec/CLK
    SLICE_X60Y33         FDCE                                         r  U_STOPWATCH_WATCH/U_clock_dp/U_sec/count_reg_reg[2]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X60Y33         FDCE (Recov_fdce_C_CLR)     -0.319    14.758    U_STOPWATCH_WATCH/U_clock_dp/U_sec/count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.758    
                         arrival time                          -8.760    
  -------------------------------------------------------------------
                         slack                                  5.997    

Slack (MET) :             5.997ns  (required time - arrival time)
  Source:                 U_STOPWATCH_WATCH/db_reset/q_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOPWATCH_WATCH/U_clock_dp/U_sec/count_reg_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.619ns  (logic 0.766ns (21.165%)  route 2.853ns (78.835%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.620     5.141    U_STOPWATCH_WATCH/db_reset/CLK
    SLICE_X60Y22         FDCE                                         r  U_STOPWATCH_WATCH/db_reset/q_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDCE (Prop_fdce_C_Q)         0.518     5.659 f  U_STOPWATCH_WATCH/db_reset/q_reg_reg[6]/Q
                         net (fo=2, routed)           0.814     6.473    U_STOPWATCH_WATCH/db_reset/q_next[5]
    SLICE_X60Y22         LUT4 (Prop_lut4_I3_O)        0.124     6.597 r  U_STOPWATCH_WATCH/db_reset/FSM_onehot_state[2]_i_5/O
                         net (fo=2, routed)           0.438     7.035    U_STOPWATCH_WATCH/db_reset/FSM_onehot_state[2]_i_5_n_0
    SLICE_X60Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.159 f  U_STOPWATCH_WATCH/db_reset/FSM_onehot_state[2]_i_2/O
                         net (fo=124, routed)         1.602     8.760    U_STOPWATCH_WATCH/U_clock_dp/U_sec/AR[0]
    SLICE_X60Y33         FDCE                                         f  U_STOPWATCH_WATCH/U_clock_dp/U_sec/count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.511    14.852    U_STOPWATCH_WATCH/U_clock_dp/U_sec/CLK
    SLICE_X60Y33         FDCE                                         r  U_STOPWATCH_WATCH/U_clock_dp/U_sec/count_reg_reg[5]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X60Y33         FDCE (Recov_fdce_C_CLR)     -0.319    14.758    U_STOPWATCH_WATCH/U_clock_dp/U_sec/count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.758    
                         arrival time                          -8.760    
  -------------------------------------------------------------------
                         slack                                  5.997    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.592ns  (arrival time - required time)
  Source:                 U_STOPWATCH_WATCH/db_reset/q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.246ns (46.020%)  route 0.289ns (53.980%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.582     1.465    U_STOPWATCH_WATCH/db_reset/CLK
    SLICE_X60Y23         FDCE                                         r  U_STOPWATCH_WATCH/db_reset/q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDCE (Prop_fdce_C_Q)         0.148     1.613 f  U_STOPWATCH_WATCH/db_reset/q_reg_reg[0]/Q
                         net (fo=2, routed)           0.072     1.685    U_STOPWATCH_WATCH/db_reset/q_reg_reg_n_0_[0]
    SLICE_X60Y23         LUT6 (Prop_lut6_I2_O)        0.098     1.783 f  U_STOPWATCH_WATCH/db_reset/FSM_onehot_state[2]_i_2/O
                         net (fo=124, routed)         0.217     2.000    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/AR[0]
    SLICE_X63Y23         FDCE                                         f  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.851     1.978    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/CLK
    SLICE_X63Y23         FDCE                                         r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[13]/C
                         clock pessimism             -0.478     1.500    
    SLICE_X63Y23         FDCE (Remov_fdce_C_CLR)     -0.092     1.408    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.592ns  (arrival time - required time)
  Source:                 U_STOPWATCH_WATCH/db_reset/q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.246ns (46.020%)  route 0.289ns (53.980%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.582     1.465    U_STOPWATCH_WATCH/db_reset/CLK
    SLICE_X60Y23         FDCE                                         r  U_STOPWATCH_WATCH/db_reset/q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDCE (Prop_fdce_C_Q)         0.148     1.613 f  U_STOPWATCH_WATCH/db_reset/q_reg_reg[0]/Q
                         net (fo=2, routed)           0.072     1.685    U_STOPWATCH_WATCH/db_reset/q_reg_reg_n_0_[0]
    SLICE_X60Y23         LUT6 (Prop_lut6_I2_O)        0.098     1.783 f  U_STOPWATCH_WATCH/db_reset/FSM_onehot_state[2]_i_2/O
                         net (fo=124, routed)         0.217     2.000    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/AR[0]
    SLICE_X63Y23         FDCE                                         f  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.851     1.978    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/CLK
    SLICE_X63Y23         FDCE                                         r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[14]/C
                         clock pessimism             -0.478     1.500    
    SLICE_X63Y23         FDCE (Remov_fdce_C_CLR)     -0.092     1.408    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.592ns  (arrival time - required time)
  Source:                 U_STOPWATCH_WATCH/db_reset/q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.246ns (46.020%)  route 0.289ns (53.980%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.582     1.465    U_STOPWATCH_WATCH/db_reset/CLK
    SLICE_X60Y23         FDCE                                         r  U_STOPWATCH_WATCH/db_reset/q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDCE (Prop_fdce_C_Q)         0.148     1.613 f  U_STOPWATCH_WATCH/db_reset/q_reg_reg[0]/Q
                         net (fo=2, routed)           0.072     1.685    U_STOPWATCH_WATCH/db_reset/q_reg_reg_n_0_[0]
    SLICE_X60Y23         LUT6 (Prop_lut6_I2_O)        0.098     1.783 f  U_STOPWATCH_WATCH/db_reset/FSM_onehot_state[2]_i_2/O
                         net (fo=124, routed)         0.217     2.000    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/AR[0]
    SLICE_X63Y23         FDCE                                         f  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.851     1.978    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/CLK
    SLICE_X63Y23         FDCE                                         r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[15]/C
                         clock pessimism             -0.478     1.500    
    SLICE_X63Y23         FDCE (Remov_fdce_C_CLR)     -0.092     1.408    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 U_STOPWATCH_WATCH/db_reset/q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.246ns (47.299%)  route 0.274ns (52.701%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.582     1.465    U_STOPWATCH_WATCH/db_reset/CLK
    SLICE_X60Y23         FDCE                                         r  U_STOPWATCH_WATCH/db_reset/q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDCE (Prop_fdce_C_Q)         0.148     1.613 f  U_STOPWATCH_WATCH/db_reset/q_reg_reg[0]/Q
                         net (fo=2, routed)           0.072     1.685    U_STOPWATCH_WATCH/db_reset/q_reg_reg_n_0_[0]
    SLICE_X60Y23         LUT6 (Prop_lut6_I2_O)        0.098     1.783 f  U_STOPWATCH_WATCH/db_reset/FSM_onehot_state[2]_i_2/O
                         net (fo=124, routed)         0.203     1.985    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/AR[0]
    SLICE_X61Y22         FDCE                                         f  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.851     1.978    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/CLK
    SLICE_X61Y22         FDCE                                         r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[10]/C
                         clock pessimism             -0.498     1.480    
    SLICE_X61Y22         FDCE (Remov_fdce_C_CLR)     -0.092     1.388    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.388    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 U_STOPWATCH_WATCH/db_reset/q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.246ns (47.299%)  route 0.274ns (52.701%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.582     1.465    U_STOPWATCH_WATCH/db_reset/CLK
    SLICE_X60Y23         FDCE                                         r  U_STOPWATCH_WATCH/db_reset/q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDCE (Prop_fdce_C_Q)         0.148     1.613 f  U_STOPWATCH_WATCH/db_reset/q_reg_reg[0]/Q
                         net (fo=2, routed)           0.072     1.685    U_STOPWATCH_WATCH/db_reset/q_reg_reg_n_0_[0]
    SLICE_X60Y23         LUT6 (Prop_lut6_I2_O)        0.098     1.783 f  U_STOPWATCH_WATCH/db_reset/FSM_onehot_state[2]_i_2/O
                         net (fo=124, routed)         0.203     1.985    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/AR[0]
    SLICE_X61Y22         FDCE                                         f  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.851     1.978    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/CLK
    SLICE_X61Y22         FDCE                                         r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[11]/C
                         clock pessimism             -0.498     1.480    
    SLICE_X61Y22         FDCE (Remov_fdce_C_CLR)     -0.092     1.388    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.388    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 U_STOPWATCH_WATCH/db_reset/q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.246ns (47.299%)  route 0.274ns (52.701%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.582     1.465    U_STOPWATCH_WATCH/db_reset/CLK
    SLICE_X60Y23         FDCE                                         r  U_STOPWATCH_WATCH/db_reset/q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDCE (Prop_fdce_C_Q)         0.148     1.613 f  U_STOPWATCH_WATCH/db_reset/q_reg_reg[0]/Q
                         net (fo=2, routed)           0.072     1.685    U_STOPWATCH_WATCH/db_reset/q_reg_reg_n_0_[0]
    SLICE_X60Y23         LUT6 (Prop_lut6_I2_O)        0.098     1.783 f  U_STOPWATCH_WATCH/db_reset/FSM_onehot_state[2]_i_2/O
                         net (fo=124, routed)         0.203     1.985    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/AR[0]
    SLICE_X61Y22         FDCE                                         f  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.851     1.978    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/CLK
    SLICE_X61Y22         FDCE                                         r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[12]/C
                         clock pessimism             -0.498     1.480    
    SLICE_X61Y22         FDCE (Remov_fdce_C_CLR)     -0.092     1.388    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.388    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 U_STOPWATCH_WATCH/db_reset/q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.246ns (47.299%)  route 0.274ns (52.701%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.582     1.465    U_STOPWATCH_WATCH/db_reset/CLK
    SLICE_X60Y23         FDCE                                         r  U_STOPWATCH_WATCH/db_reset/q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDCE (Prop_fdce_C_Q)         0.148     1.613 f  U_STOPWATCH_WATCH/db_reset/q_reg_reg[0]/Q
                         net (fo=2, routed)           0.072     1.685    U_STOPWATCH_WATCH/db_reset/q_reg_reg_n_0_[0]
    SLICE_X60Y23         LUT6 (Prop_lut6_I2_O)        0.098     1.783 f  U_STOPWATCH_WATCH/db_reset/FSM_onehot_state[2]_i_2/O
                         net (fo=124, routed)         0.203     1.985    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/AR[0]
    SLICE_X61Y22         FDCE                                         f  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.851     1.978    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/CLK
    SLICE_X61Y22         FDCE                                         r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[9]/C
                         clock pessimism             -0.498     1.480    
    SLICE_X61Y22         FDCE (Remov_fdce_C_CLR)     -0.092     1.388    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.388    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.607ns  (arrival time - required time)
  Source:                 U_STOPWATCH_WATCH/db_reset/q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.246ns (42.630%)  route 0.331ns (57.370%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.582     1.465    U_STOPWATCH_WATCH/db_reset/CLK
    SLICE_X60Y23         FDCE                                         r  U_STOPWATCH_WATCH/db_reset/q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDCE (Prop_fdce_C_Q)         0.148     1.613 f  U_STOPWATCH_WATCH/db_reset/q_reg_reg[0]/Q
                         net (fo=2, routed)           0.072     1.685    U_STOPWATCH_WATCH/db_reset/q_reg_reg_n_0_[0]
    SLICE_X60Y23         LUT6 (Prop_lut6_I2_O)        0.098     1.783 f  U_STOPWATCH_WATCH/db_reset/FSM_onehot_state[2]_i_2/O
                         net (fo=124, routed)         0.260     2.042    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/AR[0]
    SLICE_X64Y22         FDCE                                         f  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.853     1.980    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/CLK
    SLICE_X64Y22         FDCE                                         r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[0]/C
                         clock pessimism             -0.478     1.502    
    SLICE_X64Y22         FDCE (Remov_fdce_C_CLR)     -0.067     1.435    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.638ns  (arrival time - required time)
  Source:                 U_STOPWATCH_WATCH/db_reset/q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.246ns (42.141%)  route 0.338ns (57.859%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.582     1.465    U_STOPWATCH_WATCH/db_reset/CLK
    SLICE_X60Y23         FDCE                                         r  U_STOPWATCH_WATCH/db_reset/q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDCE (Prop_fdce_C_Q)         0.148     1.613 f  U_STOPWATCH_WATCH/db_reset/q_reg_reg[0]/Q
                         net (fo=2, routed)           0.072     1.685    U_STOPWATCH_WATCH/db_reset/q_reg_reg_n_0_[0]
    SLICE_X60Y23         LUT6 (Prop_lut6_I2_O)        0.098     1.783 f  U_STOPWATCH_WATCH/db_reset/FSM_onehot_state[2]_i_2/O
                         net (fo=124, routed)         0.266     2.049    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/AR[0]
    SLICE_X63Y21         FDCE                                         f  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.854     1.981    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/CLK
    SLICE_X63Y21         FDCE                                         r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[5]/C
                         clock pessimism             -0.478     1.503    
    SLICE_X63Y21         FDCE (Remov_fdce_C_CLR)     -0.092     1.411    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.638ns  (arrival time - required time)
  Source:                 U_STOPWATCH_WATCH/db_reset/q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.246ns (42.141%)  route 0.338ns (57.859%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.582     1.465    U_STOPWATCH_WATCH/db_reset/CLK
    SLICE_X60Y23         FDCE                                         r  U_STOPWATCH_WATCH/db_reset/q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDCE (Prop_fdce_C_Q)         0.148     1.613 f  U_STOPWATCH_WATCH/db_reset/q_reg_reg[0]/Q
                         net (fo=2, routed)           0.072     1.685    U_STOPWATCH_WATCH/db_reset/q_reg_reg_n_0_[0]
    SLICE_X60Y23         LUT6 (Prop_lut6_I2_O)        0.098     1.783 f  U_STOPWATCH_WATCH/db_reset/FSM_onehot_state[2]_i_2/O
                         net (fo=124, routed)         0.266     2.049    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/AR[0]
    SLICE_X63Y21         FDCE                                         f  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.854     1.981    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/CLK
    SLICE_X63Y21         FDCE                                         r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[6]/C
                         clock pessimism             -0.478     1.503    
    SLICE_X63Y21         FDCE (Remov_fdce_C_CLR)     -0.092     1.411    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.638    





