;redcode
;assert 1
	SPL 0, <402
	SPL 0, <-202
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	DJN <101, <-106
	SPL -120, -605
	SPL -120, -605
	SPL -120, -605
	ADD 270, 60
	SLT 12, @200
	SUB 12, @16
	SUB @121, 106
	SUB @121, 106
	MOV -171, -20
	MOV -171, -20
	SUB 12, @1
	SUB @-147, 120
	CMP -207, <-120
	CMP -207, <-120
	SUB 20, @12
	SUB @-147, 120
	SUB @-147, 120
	SUB @-147, 120
	SUB @-147, 120
	DJN -1, @-20
	CMP @-127, 100
	SUB 12, @10
	SUB #270, <0
	SUB @-207, @-120
	SUB <2, @10
	SUB 12, @10
	ADD #270, <0
	SPL 20, <12
	SPL 20, <12
	SPL 20, <12
	SUB @-127, 100
	SUB #12, @200
	SUB @-207, @-120
	SUB #12, @200
	SUB -207, <-120
	SUB -207, <-120
	SUB 12, @10
	SUB #270, <0
	SUB 12, @10
	SUB #270, <0
	SLT 12, @200
	SLT 52, 200
	SPL 0, <402
	MOV -7, <-20
	DJN -1, @-20
	SUB #621, 600
	SPL 106, 200
	ADD #-270, <-1
	SUB 6, -0
	MOV -7, <-20
	SUB 60, 0
	SUB 106, 200
	SPL 106, 200
	SUB 106, 200
	JMZ -800, -609
	SUB 60, 0
	JMZ -800, -609
	SUB 60, 0
	SLT 130, 9
	CMP 280, 60
	ADD 1, 20
	SUB #721, 800
	MOV 205, -132
	SUB 1, <-11
	SPL 106, 200
	JMZ -800, -609
	CMP 210, 3
	SLT 210, 3
	ADD @0, <40
	SUB #-72, @280
	SLT <-335, 4
	SLT <-335, 4
	SUB 1, <-11
	ADD 1, <-11
	DJN 720, <312
	ADD @0, <40
	ADD @0, <40
	SLT 130, 9
	SLT 130, 9
	SPL @-72, #280
	JMP 200, #1
	SPL 100, 104
	JMP 200, #1
	SPL 100, 209
	SPL 0, <-202
	ADD 565, @21
	SPL 0, <-202
	SUB #721, 800
	SUB #721, 800
	SPL 0, <-202
