{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 08 17:24:21 2015 " "Info: Processing started: Tue Dec 08 17:24:21 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Processor -c Processor --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Processor -c Processor --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_50 " "Info: Assuming node \"CLOCK_50\" is an undefined clock" {  } { { "Processor.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/Processor/Processor.v" 3 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK_50 memory dataPath:myDP\|ram:RAM\|altsyncram:register_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0 register dataPath:myDP\|dp3:DP3\|register:regA\|Output\[6\] 137.7 MHz 7.262 ns Internal " "Info: Clock \"CLOCK_50\" has Internal fmax of 137.7 MHz between source memory \"dataPath:myDP\|ram:RAM\|altsyncram:register_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0\" and destination register \"dataPath:myDP\|dp3:DP3\|register:regA\|Output\[6\]\" (period= 7.262 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.947 ns + Longest memory register " "Info: + Longest memory to register delay is 6.947 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dataPath:myDP\|ram:RAM\|altsyncram:register_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0 1 MEM M4K_X41_Y23 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X41_Y23; Fanout = 8; MEM Node = 'dataPath:myDP\|ram:RAM\|altsyncram:register_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_ohd1.tdf" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/Processor/db/altsyncram_ohd1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.374 ns) 3.374 ns dataPath:myDP\|ram:RAM\|altsyncram:register_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a5 2 MEM M4K_X41_Y23 3 " "Info: 2: + IC(0.000 ns) + CELL(3.374 ns) = 3.374 ns; Loc. = M4K_X41_Y23; Fanout = 3; MEM Node = 'dataPath:myDP\|ram:RAM\|altsyncram:register_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.374 ns" { dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a5 } "NODE_NAME" } } { "db/altsyncram_ohd1.tdf" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/Processor/db/altsyncram_ohd1.tdf" 184 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.799 ns) + CELL(0.178 ns) 4.351 ns dataPath:myDP\|dp3:DP3\|addSub:addSubtractor\|Add0~18 3 COMB LCCOMB_X38_Y23_N20 2 " "Info: 3: + IC(0.799 ns) + CELL(0.178 ns) = 4.351 ns; Loc. = LCCOMB_X38_Y23_N20; Fanout = 2; COMB Node = 'dataPath:myDP\|dp3:DP3\|addSub:addSubtractor\|Add0~18'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.977 ns" { dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a5 dataPath:myDP|dp3:DP3|addSub:addSubtractor|Add0~18 } "NODE_NAME" } } { "addSub.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/Processor/addSub.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.839 ns) + CELL(0.495 ns) 5.685 ns dataPath:myDP\|dp3:DP3\|addSub:addSubtractor\|Add0~20 4 COMB LCCOMB_X40_Y23_N18 2 " "Info: 4: + IC(0.839 ns) + CELL(0.495 ns) = 5.685 ns; Loc. = LCCOMB_X40_Y23_N18; Fanout = 2; COMB Node = 'dataPath:myDP\|dp3:DP3\|addSub:addSubtractor\|Add0~20'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.334 ns" { dataPath:myDP|dp3:DP3|addSub:addSubtractor|Add0~18 dataPath:myDP|dp3:DP3|addSub:addSubtractor|Add0~20 } "NODE_NAME" } } { "addSub.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/Processor/addSub.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 6.143 ns dataPath:myDP\|dp3:DP3\|addSub:addSubtractor\|Add0~22 5 COMB LCCOMB_X40_Y23_N20 1 " "Info: 5: + IC(0.000 ns) + CELL(0.458 ns) = 6.143 ns; Loc. = LCCOMB_X40_Y23_N20; Fanout = 1; COMB Node = 'dataPath:myDP\|dp3:DP3\|addSub:addSubtractor\|Add0~22'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { dataPath:myDP|dp3:DP3|addSub:addSubtractor|Add0~20 dataPath:myDP|dp3:DP3|addSub:addSubtractor|Add0~22 } "NODE_NAME" } } { "addSub.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/Processor/addSub.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.530 ns) + CELL(0.178 ns) 6.851 ns dataPath:myDP\|dp3:DP3\|register:regA\|Output\[6\]~6 6 COMB LCCOMB_X40_Y23_N26 1 " "Info: 6: + IC(0.530 ns) + CELL(0.178 ns) = 6.851 ns; Loc. = LCCOMB_X40_Y23_N26; Fanout = 1; COMB Node = 'dataPath:myDP\|dp3:DP3\|register:regA\|Output\[6\]~6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.708 ns" { dataPath:myDP|dp3:DP3|addSub:addSubtractor|Add0~22 dataPath:myDP|dp3:DP3|register:regA|Output[6]~6 } "NODE_NAME" } } { "register.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/Processor/register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.947 ns dataPath:myDP\|dp3:DP3\|register:regA\|Output\[6\] 7 REG LCFF_X40_Y23_N27 5 " "Info: 7: + IC(0.000 ns) + CELL(0.096 ns) = 6.947 ns; Loc. = LCFF_X40_Y23_N27; Fanout = 5; REG Node = 'dataPath:myDP\|dp3:DP3\|register:regA\|Output\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { dataPath:myDP|dp3:DP3|register:regA|Output[6]~6 dataPath:myDP|dp3:DP3|register:regA|Output[6] } "NODE_NAME" } } { "register.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/Processor/register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.779 ns ( 68.79 % ) " "Info: Total cell delay = 4.779 ns ( 68.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.168 ns ( 31.21 % ) " "Info: Total interconnect delay = 2.168 ns ( 31.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.947 ns" { dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a5 dataPath:myDP|dp3:DP3|addSub:addSubtractor|Add0~18 dataPath:myDP|dp3:DP3|addSub:addSubtractor|Add0~20 dataPath:myDP|dp3:DP3|addSub:addSubtractor|Add0~22 dataPath:myDP|dp3:DP3|register:regA|Output[6]~6 dataPath:myDP|dp3:DP3|register:regA|Output[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.947 ns" { dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 {} dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a5 {} dataPath:myDP|dp3:DP3|addSub:addSubtractor|Add0~18 {} dataPath:myDP|dp3:DP3|addSub:addSubtractor|Add0~20 {} dataPath:myDP|dp3:DP3|addSub:addSubtractor|Add0~22 {} dataPath:myDP|dp3:DP3|register:regA|Output[6]~6 {} dataPath:myDP|dp3:DP3|register:regA|Output[6] {} } { 0.000ns 0.000ns 0.799ns 0.839ns 0.000ns 0.530ns 0.000ns } { 0.000ns 3.374ns 0.178ns 0.495ns 0.458ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.119 ns - Smallest " "Info: - Smallest clock skew is -0.119 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.855 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 2.855 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "Processor.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/Processor/Processor.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G3 59 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 59; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "Processor.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/Processor/Processor.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.602 ns) 2.855 ns dataPath:myDP\|dp3:DP3\|register:regA\|Output\[6\] 3 REG LCFF_X40_Y23_N27 5 " "Info: 3: + IC(0.989 ns) + CELL(0.602 ns) = 2.855 ns; Loc. = LCFF_X40_Y23_N27; Fanout = 5; REG Node = 'dataPath:myDP\|dp3:DP3\|register:regA\|Output\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.591 ns" { CLOCK_50~clkctrl dataPath:myDP|dp3:DP3|register:regA|Output[6] } "NODE_NAME" } } { "register.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/Processor/register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.02 % ) " "Info: Total cell delay = 1.628 ns ( 57.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.227 ns ( 42.98 % ) " "Info: Total interconnect delay = 1.227 ns ( 42.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { CLOCK_50 CLOCK_50~clkctrl dataPath:myDP|dp3:DP3|register:regA|Output[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} dataPath:myDP|dp3:DP3|register:regA|Output[6] {} } { 0.000ns 0.000ns 0.238ns 0.989ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.974 ns - Longest memory " "Info: - Longest clock path from clock \"CLOCK_50\" to source memory is 2.974 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "Processor.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/Processor/Processor.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G3 59 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 59; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "Processor.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/Processor/Processor.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.927 ns) + CELL(0.783 ns) 2.974 ns dataPath:myDP\|ram:RAM\|altsyncram:register_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0 3 MEM M4K_X41_Y23 8 " "Info: 3: + IC(0.927 ns) + CELL(0.783 ns) = 2.974 ns; Loc. = M4K_X41_Y23; Fanout = 8; MEM Node = 'dataPath:myDP\|ram:RAM\|altsyncram:register_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.710 ns" { CLOCK_50~clkctrl dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_ohd1.tdf" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/Processor/db/altsyncram_ohd1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.809 ns ( 60.83 % ) " "Info: Total cell delay = 1.809 ns ( 60.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.165 ns ( 39.17 % ) " "Info: Total interconnect delay = 1.165 ns ( 39.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.974 ns" { CLOCK_50 CLOCK_50~clkctrl dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.974 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.927ns } { 0.000ns 1.026ns 0.000ns 0.783ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { CLOCK_50 CLOCK_50~clkctrl dataPath:myDP|dp3:DP3|register:regA|Output[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} dataPath:myDP|dp3:DP3|register:regA|Output[6] {} } { 0.000ns 0.000ns 0.238ns 0.989ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.974 ns" { CLOCK_50 CLOCK_50~clkctrl dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.974 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.927ns } { 0.000ns 1.026ns 0.000ns 0.783ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.234 ns + " "Info: + Micro clock to output delay of source is 0.234 ns" {  } { { "db/altsyncram_ohd1.tdf" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/Processor/db/altsyncram_ohd1.tdf" 39 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "register.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/Processor/register.v" 14 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.947 ns" { dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a5 dataPath:myDP|dp3:DP3|addSub:addSubtractor|Add0~18 dataPath:myDP|dp3:DP3|addSub:addSubtractor|Add0~20 dataPath:myDP|dp3:DP3|addSub:addSubtractor|Add0~22 dataPath:myDP|dp3:DP3|register:regA|Output[6]~6 dataPath:myDP|dp3:DP3|register:regA|Output[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.947 ns" { dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 {} dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a5 {} dataPath:myDP|dp3:DP3|addSub:addSubtractor|Add0~18 {} dataPath:myDP|dp3:DP3|addSub:addSubtractor|Add0~20 {} dataPath:myDP|dp3:DP3|addSub:addSubtractor|Add0~22 {} dataPath:myDP|dp3:DP3|register:regA|Output[6]~6 {} dataPath:myDP|dp3:DP3|register:regA|Output[6] {} } { 0.000ns 0.000ns 0.799ns 0.839ns 0.000ns 0.530ns 0.000ns } { 0.000ns 3.374ns 0.178ns 0.495ns 0.458ns 0.178ns 0.096ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { CLOCK_50 CLOCK_50~clkctrl dataPath:myDP|dp3:DP3|register:regA|Output[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} dataPath:myDP|dp3:DP3|register:regA|Output[6] {} } { 0.000ns 0.000ns 0.238ns 0.989ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.974 ns" { CLOCK_50 CLOCK_50~clkctrl dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.974 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.927ns } { 0.000ns 1.026ns 0.000ns 0.783ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "dataPath:myDP\|dp3:DP3\|register:regA\|Output\[5\] Minput\[5\] CLOCK_50 4.838 ns register " "Info: tsu for register \"dataPath:myDP\|dp3:DP3\|register:regA\|Output\[5\]\" (data pin = \"Minput\[5\]\", clock pin = \"CLOCK_50\") is 4.838 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.731 ns + Longest pin register " "Info: + Longest pin to register delay is 7.731 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.843 ns) 0.843 ns Minput\[5\] 1 PIN PIN_U14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.843 ns) = 0.843 ns; Loc. = PIN_U14; Fanout = 1; PIN Node = 'Minput\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Minput[5] } "NODE_NAME" } } { "Processor.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/Processor/Processor.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.248 ns) + CELL(0.544 ns) 7.635 ns dataPath:myDP\|dp3:DP3\|register:regA\|Output\[5\]~5 2 COMB LCCOMB_X40_Y23_N24 1 " "Info: 2: + IC(6.248 ns) + CELL(0.544 ns) = 7.635 ns; Loc. = LCCOMB_X40_Y23_N24; Fanout = 1; COMB Node = 'dataPath:myDP\|dp3:DP3\|register:regA\|Output\[5\]~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.792 ns" { Minput[5] dataPath:myDP|dp3:DP3|register:regA|Output[5]~5 } "NODE_NAME" } } { "register.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/Processor/register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 7.731 ns dataPath:myDP\|dp3:DP3\|register:regA\|Output\[5\] 3 REG LCFF_X40_Y23_N25 5 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 7.731 ns; Loc. = LCFF_X40_Y23_N25; Fanout = 5; REG Node = 'dataPath:myDP\|dp3:DP3\|register:regA\|Output\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { dataPath:myDP|dp3:DP3|register:regA|Output[5]~5 dataPath:myDP|dp3:DP3|register:regA|Output[5] } "NODE_NAME" } } { "register.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/Processor/register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.483 ns ( 19.18 % ) " "Info: Total cell delay = 1.483 ns ( 19.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.248 ns ( 80.82 % ) " "Info: Total interconnect delay = 6.248 ns ( 80.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.731 ns" { Minput[5] dataPath:myDP|dp3:DP3|register:regA|Output[5]~5 dataPath:myDP|dp3:DP3|register:regA|Output[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.731 ns" { Minput[5] {} Minput[5]~combout {} dataPath:myDP|dp3:DP3|register:regA|Output[5]~5 {} dataPath:myDP|dp3:DP3|register:regA|Output[5] {} } { 0.000ns 0.000ns 6.248ns 0.000ns } { 0.000ns 0.843ns 0.544ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "register.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/Processor/register.v" 14 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.855 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to destination register is 2.855 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "Processor.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/Processor/Processor.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G3 59 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 59; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "Processor.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/Processor/Processor.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.602 ns) 2.855 ns dataPath:myDP\|dp3:DP3\|register:regA\|Output\[5\] 3 REG LCFF_X40_Y23_N25 5 " "Info: 3: + IC(0.989 ns) + CELL(0.602 ns) = 2.855 ns; Loc. = LCFF_X40_Y23_N25; Fanout = 5; REG Node = 'dataPath:myDP\|dp3:DP3\|register:regA\|Output\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.591 ns" { CLOCK_50~clkctrl dataPath:myDP|dp3:DP3|register:regA|Output[5] } "NODE_NAME" } } { "register.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/Processor/register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.02 % ) " "Info: Total cell delay = 1.628 ns ( 57.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.227 ns ( 42.98 % ) " "Info: Total interconnect delay = 1.227 ns ( 42.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { CLOCK_50 CLOCK_50~clkctrl dataPath:myDP|dp3:DP3|register:regA|Output[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} dataPath:myDP|dp3:DP3|register:regA|Output[5] {} } { 0.000ns 0.000ns 0.238ns 0.989ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.731 ns" { Minput[5] dataPath:myDP|dp3:DP3|register:regA|Output[5]~5 dataPath:myDP|dp3:DP3|register:regA|Output[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.731 ns" { Minput[5] {} Minput[5]~combout {} dataPath:myDP|dp3:DP3|register:regA|Output[5]~5 {} dataPath:myDP|dp3:DP3|register:regA|Output[5] {} } { 0.000ns 0.000ns 6.248ns 0.000ns } { 0.000ns 0.843ns 0.544ns 0.096ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { CLOCK_50 CLOCK_50~clkctrl dataPath:myDP|dp3:DP3|register:regA|Output[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} dataPath:myDP|dp3:DP3|register:regA|Output[5] {} } { 0.000ns 0.000ns 0.238ns 0.989ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 DisplayState\[2\] controlUnit:myCU\|state.halt 10.854 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"DisplayState\[2\]\" through register \"controlUnit:myCU\|state.halt\" is 10.854 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.863 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to source register is 2.863 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "Processor.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/Processor/Processor.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G3 59 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 59; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "Processor.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/Processor/Processor.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.602 ns) 2.863 ns controlUnit:myCU\|state.halt 3 REG LCFF_X38_Y24_N1 5 " "Info: 3: + IC(0.997 ns) + CELL(0.602 ns) = 2.863 ns; Loc. = LCFF_X38_Y24_N1; Fanout = 5; REG Node = 'controlUnit:myCU\|state.halt'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.599 ns" { CLOCK_50~clkctrl controlUnit:myCU|state.halt } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/Processor/controlUnit.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.86 % ) " "Info: Total cell delay = 1.628 ns ( 56.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.235 ns ( 43.14 % ) " "Info: Total interconnect delay = 1.235 ns ( 43.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.863 ns" { CLOCK_50 CLOCK_50~clkctrl controlUnit:myCU|state.halt } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.863 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} controlUnit:myCU|state.halt {} } { 0.000ns 0.000ns 0.238ns 0.997ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "controlUnit.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/Processor/controlUnit.v" 49 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.714 ns + Longest register pin " "Info: + Longest register to pin delay is 7.714 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns controlUnit:myCU\|state.halt 1 REG LCFF_X38_Y24_N1 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y24_N1; Fanout = 5; REG Node = 'controlUnit:myCU\|state.halt'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { controlUnit:myCU|state.halt } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/Processor/controlUnit.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.265 ns) + CELL(0.521 ns) 1.786 ns controlUnit:myCU\|WideOr1 2 COMB LCCOMB_X39_Y23_N30 1 " "Info: 2: + IC(1.265 ns) + CELL(0.521 ns) = 1.786 ns; Loc. = LCCOMB_X39_Y23_N30; Fanout = 1; COMB Node = 'controlUnit:myCU\|WideOr1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.786 ns" { controlUnit:myCU|state.halt controlUnit:myCU|WideOr1 } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/Processor/controlUnit.v" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.912 ns) + CELL(3.016 ns) 7.714 ns DisplayState\[2\] 3 PIN PIN_AA17 0 " "Info: 3: + IC(2.912 ns) + CELL(3.016 ns) = 7.714 ns; Loc. = PIN_AA17; Fanout = 0; PIN Node = 'DisplayState\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.928 ns" { controlUnit:myCU|WideOr1 DisplayState[2] } "NODE_NAME" } } { "Processor.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/Processor/Processor.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.537 ns ( 45.85 % ) " "Info: Total cell delay = 3.537 ns ( 45.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.177 ns ( 54.15 % ) " "Info: Total interconnect delay = 4.177 ns ( 54.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.714 ns" { controlUnit:myCU|state.halt controlUnit:myCU|WideOr1 DisplayState[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.714 ns" { controlUnit:myCU|state.halt {} controlUnit:myCU|WideOr1 {} DisplayState[2] {} } { 0.000ns 1.265ns 2.912ns } { 0.000ns 0.521ns 3.016ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.863 ns" { CLOCK_50 CLOCK_50~clkctrl controlUnit:myCU|state.halt } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.863 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} controlUnit:myCU|state.halt {} } { 0.000ns 0.000ns 0.238ns 0.997ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.714 ns" { controlUnit:myCU|state.halt controlUnit:myCU|WideOr1 DisplayState[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.714 ns" { controlUnit:myCU|state.halt {} controlUnit:myCU|WideOr1 {} DisplayState[2] {} } { 0.000ns 1.265ns 2.912ns } { 0.000ns 0.521ns 3.016ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "dataPath:myDP\|dp3:DP3\|register:regA\|Output\[2\] Minput\[2\] CLOCK_50 -3.241 ns register " "Info: th for register \"dataPath:myDP\|dp3:DP3\|register:regA\|Output\[2\]\" (data pin = \"Minput\[2\]\", clock pin = \"CLOCK_50\") is -3.241 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.854 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 2.854 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "Processor.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/Processor/Processor.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G3 59 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 59; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "Processor.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/Processor/Processor.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.602 ns) 2.854 ns dataPath:myDP\|dp3:DP3\|register:regA\|Output\[2\] 3 REG LCFF_X39_Y23_N13 5 " "Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.854 ns; Loc. = LCFF_X39_Y23_N13; Fanout = 5; REG Node = 'dataPath:myDP\|dp3:DP3\|register:regA\|Output\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { CLOCK_50~clkctrl dataPath:myDP|dp3:DP3|register:regA|Output[2] } "NODE_NAME" } } { "register.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/Processor/register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.04 % ) " "Info: Total cell delay = 1.628 ns ( 57.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.226 ns ( 42.96 % ) " "Info: Total interconnect delay = 1.226 ns ( 42.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { CLOCK_50 CLOCK_50~clkctrl dataPath:myDP|dp3:DP3|register:regA|Output[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} dataPath:myDP|dp3:DP3|register:regA|Output[2] {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "register.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/Processor/register.v" 14 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.381 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.381 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.843 ns) 0.843 ns Minput\[2\] 1 PIN PIN_C14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.843 ns) = 0.843 ns; Loc. = PIN_C14; Fanout = 1; PIN Node = 'Minput\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Minput[2] } "NODE_NAME" } } { "Processor.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/Processor/Processor.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.264 ns) + CELL(0.178 ns) 6.285 ns dataPath:myDP\|dp3:DP3\|register:regA\|Output\[2\]~2 2 COMB LCCOMB_X39_Y23_N12 1 " "Info: 2: + IC(5.264 ns) + CELL(0.178 ns) = 6.285 ns; Loc. = LCCOMB_X39_Y23_N12; Fanout = 1; COMB Node = 'dataPath:myDP\|dp3:DP3\|register:regA\|Output\[2\]~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.442 ns" { Minput[2] dataPath:myDP|dp3:DP3|register:regA|Output[2]~2 } "NODE_NAME" } } { "register.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/Processor/register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.381 ns dataPath:myDP\|dp3:DP3\|register:regA\|Output\[2\] 3 REG LCFF_X39_Y23_N13 5 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 6.381 ns; Loc. = LCFF_X39_Y23_N13; Fanout = 5; REG Node = 'dataPath:myDP\|dp3:DP3\|register:regA\|Output\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { dataPath:myDP|dp3:DP3|register:regA|Output[2]~2 dataPath:myDP|dp3:DP3|register:regA|Output[2] } "NODE_NAME" } } { "register.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/Processor/register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.117 ns ( 17.51 % ) " "Info: Total cell delay = 1.117 ns ( 17.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.264 ns ( 82.49 % ) " "Info: Total interconnect delay = 5.264 ns ( 82.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.381 ns" { Minput[2] dataPath:myDP|dp3:DP3|register:regA|Output[2]~2 dataPath:myDP|dp3:DP3|register:regA|Output[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.381 ns" { Minput[2] {} Minput[2]~combout {} dataPath:myDP|dp3:DP3|register:regA|Output[2]~2 {} dataPath:myDP|dp3:DP3|register:regA|Output[2] {} } { 0.000ns 0.000ns 5.264ns 0.000ns } { 0.000ns 0.843ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { CLOCK_50 CLOCK_50~clkctrl dataPath:myDP|dp3:DP3|register:regA|Output[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} dataPath:myDP|dp3:DP3|register:regA|Output[2] {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.381 ns" { Minput[2] dataPath:myDP|dp3:DP3|register:regA|Output[2]~2 dataPath:myDP|dp3:DP3|register:regA|Output[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.381 ns" { Minput[2] {} Minput[2]~combout {} dataPath:myDP|dp3:DP3|register:regA|Output[2]~2 {} dataPath:myDP|dp3:DP3|register:regA|Output[2] {} } { 0.000ns 0.000ns 5.264ns 0.000ns } { 0.000ns 0.843ns 0.178ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "158 " "Info: Peak virtual memory: 158 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 08 17:24:22 2015 " "Info: Processing ended: Tue Dec 08 17:24:22 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
