# FPGA_1Bit_Adder
Used verilog to implement a 1 bit adder using the built in DIP switch. FPGA used was MIMAS V2 Spartan 6
Softwared used was Xilinx ISE, Code includes testbench setup for simulation. 
