// Seed: 3556924421
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  supply1 id_8 = 1 && -1 == -1 && -1'b0;
  wire id_9 = id_3;
  logic [-1 : -1 'b0] id_10;
endmodule
module module_1 #(
    parameter id_5 = 32'd0,
    parameter id_6 = 32'd97
) (
    output logic id_0,
    input supply1 id_1,
    input uwire id_2,
    input tri id_3,
    input wor id_4,
    output tri0 _id_5,
    output wand _id_6
);
  integer [-1 : id_6] id_8[{  -1  ,  1 'b0 } : id_5];
  ;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8
  );
  initial id_0 = id_2;
endmodule
