design_1_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v,incdir="$ref_dir/../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="$ref_dir/../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/fe67/hdl"incdir="$ref_dir/../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/fe67/hdl"incdir="../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_axis_data_fifo_0_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axis_data_fifo_0_1/sim/design_1_axis_data_fifo_0_1.v,incdir="$ref_dir/../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="$ref_dir/../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/fe67/hdl"incdir="$ref_dir/../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/fe67/hdl"incdir="../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_axi_dma_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_dma_0_0/sim/design_1_axi_dma_0_0.vhd,incdir="$ref_dir/../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="$ref_dir/../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/fe67/hdl"incdir="$ref_dir/../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/fe67/hdl"incdir="../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_rst_ps7_0_100M_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_rst_ps7_0_100M_1/sim/design_1_rst_ps7_0_100M_1.vhd,incdir="$ref_dir/../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="$ref_dir/../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/fe67/hdl"incdir="$ref_dir/../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/fe67/hdl"incdir="../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
xlconstant.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/e147/xlconstant.v,incdir="$ref_dir/../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="$ref_dir/../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/fe67/hdl"incdir="$ref_dir/../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/fe67/hdl"incdir="../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_xlconstant_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v,incdir="$ref_dir/../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="$ref_dir/../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/fe67/hdl"incdir="$ref_dir/../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/fe67/hdl"incdir="../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
xlconcat.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/2e37/xlconcat.v,incdir="$ref_dir/../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="$ref_dir/../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/fe67/hdl"incdir="$ref_dir/../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/fe67/hdl"incdir="../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_xlconcat_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v,incdir="$ref_dir/../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="$ref_dir/../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/fe67/hdl"incdir="$ref_dir/../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/fe67/hdl"incdir="../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
counter_v1_0_M00_AXIS.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/a277/hdl/counter_v1_0_M00_AXIS.v,incdir="$ref_dir/../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="$ref_dir/../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/fe67/hdl"incdir="$ref_dir/../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/fe67/hdl"incdir="../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
counter_v1_0.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/a277/hdl/counter_v1_0.v,incdir="$ref_dir/../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="$ref_dir/../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/fe67/hdl"incdir="$ref_dir/../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/fe67/hdl"incdir="../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_counter_0_2.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_counter_0_2/sim/design_1_counter_0_2.v,incdir="$ref_dir/../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="$ref_dir/../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/fe67/hdl"incdir="$ref_dir/../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/fe67/hdl"incdir="../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_xlconstant_1_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlconstant_1_0/sim/design_1_xlconstant_1_0.v,incdir="$ref_dir/../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="$ref_dir/../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/fe67/hdl"incdir="$ref_dir/../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/fe67/hdl"incdir="../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_auto_pc_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v,incdir="$ref_dir/../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="$ref_dir/../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/fe67/hdl"incdir="$ref_dir/../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/fe67/hdl"incdir="../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_auto_us_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_us_0/sim/design_1_auto_us_0.v,incdir="$ref_dir/../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="$ref_dir/../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/fe67/hdl"incdir="$ref_dir/../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/fe67/hdl"incdir="../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_auto_pc_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v,incdir="$ref_dir/../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="$ref_dir/../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/fe67/hdl"incdir="$ref_dir/../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/fe67/hdl"incdir="../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/hdl/design_1.v,incdir="$ref_dir/../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="$ref_dir/../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/fe67/hdl"incdir="$ref_dir/../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/fe67/hdl"incdir="../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
