`timescale 1ns / 1ps

module and_gate_using(input i_1, i_2, output o);
    
    and_gate (i_1,i_2,o);
    
endmodule
