{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1581020696131 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1581020696136 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 06 12:24:55 2020 " "Processing started: Thu Feb 06 12:24:55 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1581020696136 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581020696136 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA_Music_Box -c FPGA_Music_Box " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_Music_Box -c FPGA_Music_Box" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581020696137 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1581020696710 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1581020696710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source code/spi/spi_inputcontrollerspi.sv 1 1 " "Found 1 design units, including 1 entities, in source file source code/spi/spi_inputcontrollerspi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_InputControllerDac " "Found entity 1: SPI_InputControllerDac" {  } { { "Source Code/SPI/SPI_InputControllerSPI.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/SPI/SPI_InputControllerSPI.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581020710604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581020710604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source code/spi/spi_outputcontrollerdac.sv 1 1 " "Found 1 design units, including 1 entities, in source file source code/spi/spi_outputcontrollerdac.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_OutputControllerDac " "Found entity 1: SPI_OutputControllerDac" {  } { { "Source Code/SPI/SPI_OutputControllerDac.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/SPI/SPI_OutputControllerDac.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581020710608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581020710608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source code/user interface modules/musicboxstate_playsong1.sv 1 1 " "Found 1 design units, including 1 entities, in source file source code/user interface modules/musicboxstate_playsong1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MusicBoxState_PlaySong1 " "Found entity 1: MusicBoxState_PlaySong1" {  } { { "Source Code/User Interface Modules/MusicBoxState_PlaySong1.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/User Interface Modules/MusicBoxState_PlaySong1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581020710612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581020710612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source code/user interface modules/musicboxstate_playrecording.sv 1 1 " "Found 1 design units, including 1 entities, in source file source code/user interface modules/musicboxstate_playrecording.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MusicBoxState_PlayRecording " "Found entity 1: MusicBoxState_PlayRecording" {  } { { "Source Code/User Interface Modules/MusicBoxState_PlayRecording.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/User Interface Modules/MusicBoxState_PlayRecording.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581020710615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581020710615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source code/user interface modules/musicboxstate_makerecording.sv 1 1 " "Found 1 design units, including 1 entities, in source file source code/user interface modules/musicboxstate_makerecording.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MusicBoxState_MakeRecording " "Found entity 1: MusicBoxState_MakeRecording" {  } { { "Source Code/User Interface Modules/MusicBoxState_MakeRecording.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/User Interface Modules/MusicBoxState_MakeRecording.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581020710619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581020710619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source code/utility/clockgenerator.sv 1 1 " "Found 1 design units, including 1 entities, in source file source code/utility/clockgenerator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ClockGenerator " "Found entity 1: ClockGenerator" {  } { { "Source Code/Utility/ClockGenerator.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/Utility/ClockGenerator.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581020710623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581020710623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source code/user interface modules/musicboxstate_playsong0.sv 1 1 " "Found 1 design units, including 1 entities, in source file source code/user interface modules/musicboxstate_playsong0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MusicBoxState_PlaySong0 " "Found entity 1: MusicBoxState_PlaySong0" {  } { { "Source Code/User Interface Modules/MusicBoxState_PlaySong0.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/User Interface Modules/MusicBoxState_PlaySong0.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581020710626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581020710626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source code/user interface modules/musickeyscontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file source code/user interface modules/musickeyscontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MusicKeysController " "Found entity 1: MusicKeysController" {  } { { "Source Code/User Interface Modules/MusicKeysController.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/User Interface Modules/MusicKeysController.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581020710630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581020710630 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "MusicBoxStateController.sv(95) " "Verilog HDL information at MusicBoxStateController.sv(95): always construct contains both blocking and non-blocking assignments" {  } { { "Source Code/User Interface Modules/MusicBoxStateController.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/User Interface Modules/MusicBoxStateController.sv" 95 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1581020710633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source code/user interface modules/musicboxstatecontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file source code/user interface modules/musicboxstatecontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MusicBoxStateController " "Found entity 1: MusicBoxStateController" {  } { { "Source Code/User Interface Modules/MusicBoxStateController.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/User Interface Modules/MusicBoxStateController.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581020710634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581020710634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source code/user interface modules/ui_triggersmoother.sv 1 1 " "Found 1 design units, including 1 entities, in source file source code/user interface modules/ui_triggersmoother.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UI_TriggerSmoother " "Found entity 1: UI_TriggerSmoother" {  } { { "Source Code/User Interface Modules/UI_TriggerSmoother.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/User Interface Modules/UI_TriggerSmoother.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581020710636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581020710636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source code/musicbox_main.sv 1 1 " "Found 1 design units, including 1 entities, in source file source code/musicbox_main.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MusicBox_Main " "Found entity 1: MusicBox_Main" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581020710640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581020710640 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MusicBox_Main " "Elaborating entity \"MusicBox_Main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1581020710679 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 MusicBox_Main.sv(286) " "Verilog HDL assignment warning at MusicBox_Main.sv(286): truncated value with size 32 to match size of target (12)" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581020710681 "|MusicBox_Main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "max10Board_LEDSegments MusicBox_Main.sv(49) " "Output port \"max10Board_LEDSegments\" at MusicBox_Main.sv(49) has no driver" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 49 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1581020710681 "|MusicBox_Main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "max10Board_LED\[0\] MusicBox_Main.sv(80) " "Output port \"max10Board_LED\[0\]\" at MusicBox_Main.sv(80) has no driver" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 80 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1581020710681 "|MusicBox_Main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "max10Board_SDRAM_Address MusicBox_Main.sv(99) " "Output port \"max10Board_SDRAM_Address\" at MusicBox_Main.sv(99) has no driver" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 99 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1581020710681 "|MusicBox_Main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "max10Board_SDRAM_BankAddress MusicBox_Main.sv(100) " "Output port \"max10Board_SDRAM_BankAddress\" at MusicBox_Main.sv(100) has no driver" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 100 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1581020710681 "|MusicBox_Main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "max10Board_SDRAM_Clock MusicBox_Main.sv(97) " "Output port \"max10Board_SDRAM_Clock\" at MusicBox_Main.sv(97) has no driver" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 97 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1581020710681 "|MusicBox_Main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "max10Board_SDRAM_ClockEnable MusicBox_Main.sv(98) " "Output port \"max10Board_SDRAM_ClockEnable\" at MusicBox_Main.sv(98) has no driver" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 98 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1581020710681 "|MusicBox_Main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "max10Board_SDRAM_DataMask0 MusicBox_Main.sv(104) " "Output port \"max10Board_SDRAM_DataMask0\" at MusicBox_Main.sv(104) has no driver" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 104 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1581020710681 "|MusicBox_Main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "max10Board_SDRAM_DataMask1 MusicBox_Main.sv(105) " "Output port \"max10Board_SDRAM_DataMask1\" at MusicBox_Main.sv(105) has no driver" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 105 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1581020710681 "|MusicBox_Main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "max10Board_SDRAM_ChipSelect_n MusicBox_Main.sv(106) " "Output port \"max10Board_SDRAM_ChipSelect_n\" at MusicBox_Main.sv(106) has no driver" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 106 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1581020710681 "|MusicBox_Main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "max10Board_SDRAM_WriteEnable_n MusicBox_Main.sv(107) " "Output port \"max10Board_SDRAM_WriteEnable_n\" at MusicBox_Main.sv(107) has no driver" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 107 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1581020710682 "|MusicBox_Main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "max10Board_SDRAM_ColumnAddressStrobe_n MusicBox_Main.sv(108) " "Output port \"max10Board_SDRAM_ColumnAddressStrobe_n\" at MusicBox_Main.sv(108) has no driver" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 108 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1581020710682 "|MusicBox_Main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "max10Board_SDRAM_RowAddressStrobe_n MusicBox_Main.sv(109) " "Output port \"max10Board_SDRAM_RowAddressStrobe_n\" at MusicBox_Main.sv(109) has no driver" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 109 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1581020710682 "|MusicBox_Main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockGenerator ClockGenerator:clockGenerator_100hz " "Elaborating entity \"ClockGenerator\" for hierarchy \"ClockGenerator:clockGenerator_100hz\"" {  } { { "Source Code/MusicBox_Main.sv" "clockGenerator_100hz" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581020710683 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 ClockGenerator.sv(36) " "Verilog HDL assignment warning at ClockGenerator.sv(36): truncated value with size 32 to match size of target (15)" {  } { { "Source Code/Utility/ClockGenerator.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/Utility/ClockGenerator.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581020710684 "|MusicBox_Main|ClockGenerator:clockGenerator_100hz"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockGenerator ClockGenerator:clockGenerator_1hz " "Elaborating entity \"ClockGenerator\" for hierarchy \"ClockGenerator:clockGenerator_1hz\"" {  } { { "Source Code/MusicBox_Main.sv" "clockGenerator_1hz" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581020710686 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ClockGenerator.sv(36) " "Verilog HDL assignment warning at ClockGenerator.sv(36): truncated value with size 32 to match size of target (10)" {  } { { "Source Code/Utility/ClockGenerator.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/Utility/ClockGenerator.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581020710687 "|MusicBox_Main|ClockGenerator:clockGenerator_1hz"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UI_TriggerSmoother UI_TriggerSmoother:UIs_MusicKeys0 " "Elaborating entity \"UI_TriggerSmoother\" for hierarchy \"UI_TriggerSmoother:UIs_MusicKeys0\"" {  } { { "Source Code/MusicBox_Main.sv" "UIs_MusicKeys0" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581020710688 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 UI_TriggerSmoother.sv(30) " "Verilog HDL assignment warning at UI_TriggerSmoother.sv(30): truncated value with size 32 to match size of target (17)" {  } { { "Source Code/User Interface Modules/UI_TriggerSmoother.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/User Interface Modules/UI_TriggerSmoother.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581020710690 "|MusicBox_Main|UI_TriggerSmoother:UIs_MusicKeys0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MusicKeysController MusicKeysController:musicKeysController " "Elaborating entity \"MusicKeysController\" for hierarchy \"MusicKeysController:musicKeysController\"" {  } { { "Source Code/MusicBox_Main.sv" "musicKeysController" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581020710701 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 MusicKeysController.sv(15) " "Verilog HDL assignment warning at MusicKeysController.sv(15): truncated value with size 32 to match size of target (1)" {  } { { "Source Code/User Interface Modules/MusicKeysController.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/User Interface Modules/MusicKeysController.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581020710702 "|MusicBox_Main|MusicKeysController:musicKeysController"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 MusicKeysController.sv(16) " "Verilog HDL assignment warning at MusicKeysController.sv(16): truncated value with size 32 to match size of target (1)" {  } { { "Source Code/User Interface Modules/MusicKeysController.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/User Interface Modules/MusicKeysController.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581020710702 "|MusicBox_Main|MusicKeysController:musicKeysController"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 MusicKeysController.sv(17) " "Verilog HDL assignment warning at MusicKeysController.sv(17): truncated value with size 32 to match size of target (1)" {  } { { "Source Code/User Interface Modules/MusicKeysController.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/User Interface Modules/MusicKeysController.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581020710702 "|MusicBox_Main|MusicKeysController:musicKeysController"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 MusicKeysController.sv(18) " "Verilog HDL assignment warning at MusicKeysController.sv(18): truncated value with size 32 to match size of target (1)" {  } { { "Source Code/User Interface Modules/MusicKeysController.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/User Interface Modules/MusicKeysController.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581020710702 "|MusicBox_Main|MusicKeysController:musicKeysController"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 MusicKeysController.sv(19) " "Verilog HDL assignment warning at MusicKeysController.sv(19): truncated value with size 32 to match size of target (1)" {  } { { "Source Code/User Interface Modules/MusicKeysController.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/User Interface Modules/MusicKeysController.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581020710702 "|MusicBox_Main|MusicKeysController:musicKeysController"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 MusicKeysController.sv(20) " "Verilog HDL assignment warning at MusicKeysController.sv(20): truncated value with size 32 to match size of target (1)" {  } { { "Source Code/User Interface Modules/MusicKeysController.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/User Interface Modules/MusicKeysController.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581020710702 "|MusicBox_Main|MusicKeysController:musicKeysController"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "debugString MusicKeysController.sv(7) " "Output port \"debugString\" at MusicKeysController.sv(7) has no driver" {  } { { "Source Code/User Interface Modules/MusicKeysController.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/User Interface Modules/MusicKeysController.sv" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1581020710702 "|MusicBox_Main|MusicKeysController:musicKeysController"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MusicBoxStateController MusicBoxStateController:musicBoxStateController " "Elaborating entity \"MusicBoxStateController\" for hierarchy \"MusicBoxStateController:musicBoxStateController\"" {  } { { "Source Code/MusicBox_Main.sv" "musicBoxStateController" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581020710704 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 MusicBoxStateController.sv(48) " "Verilog HDL assignment warning at MusicBoxStateController.sv(48): truncated value with size 32 to match size of target (5)" {  } { { "Source Code/User Interface Modules/MusicBoxStateController.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/User Interface Modules/MusicBoxStateController.sv" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581020710707 "|MusicBox_Main|MusicBoxStateController:musicBoxStateController"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MusicBoxState_PlaySong0 MusicBoxStateController:musicBoxStateController\|MusicBoxState_PlaySong0:musicBoxState_PlaySong0 " "Elaborating entity \"MusicBoxState_PlaySong0\" for hierarchy \"MusicBoxStateController:musicBoxStateController\|MusicBoxState_PlaySong0:musicBoxState_PlaySong0\"" {  } { { "Source Code/User Interface Modules/MusicBoxStateController.sv" "musicBoxState_PlaySong0" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/User Interface Modules/MusicBoxStateController.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581020710709 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MusicBoxState_PlaySong0.sv(39) " "Verilog HDL assignment warning at MusicBoxState_PlaySong0.sv(39): truncated value with size 32 to match size of target (16)" {  } { { "Source Code/User Interface Modules/MusicBoxState_PlaySong0.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/User Interface Modules/MusicBoxState_PlaySong0.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581020710710 "|MusicBox_Main|MusicBoxStateController:musicBoxStateController|MusicBoxState_PlaySong0:musicBoxState_PlaySong0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MusicBoxState_PlaySong1 MusicBoxStateController:musicBoxStateController\|MusicBoxState_PlaySong1:musicBoxState_PlaySong1 " "Elaborating entity \"MusicBoxState_PlaySong1\" for hierarchy \"MusicBoxStateController:musicBoxStateController\|MusicBoxState_PlaySong1:musicBoxState_PlaySong1\"" {  } { { "Source Code/User Interface Modules/MusicBoxStateController.sv" "musicBoxState_PlaySong1" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/User Interface Modules/MusicBoxStateController.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581020710712 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MusicBoxState_PlaySong1.sv(34) " "Verilog HDL assignment warning at MusicBoxState_PlaySong1.sv(34): truncated value with size 32 to match size of target (16)" {  } { { "Source Code/User Interface Modules/MusicBoxState_PlaySong1.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/User Interface Modules/MusicBoxState_PlaySong1.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581020710713 "|MusicBox_Main|MusicBoxStateController:musicBoxStateController|MusicBoxState_PlaySong1:musicBoxState_PlaySong1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MusicBoxState_MakeRecording MusicBoxStateController:musicBoxStateController\|MusicBoxState_MakeRecording:musicBoxState_MakeRecording " "Elaborating entity \"MusicBoxState_MakeRecording\" for hierarchy \"MusicBoxStateController:musicBoxStateController\|MusicBoxState_MakeRecording:musicBoxState_MakeRecording\"" {  } { { "Source Code/User Interface Modules/MusicBoxStateController.sv" "musicBoxState_MakeRecording" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/User Interface Modules/MusicBoxStateController.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581020710714 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MusicBoxState_MakeRecording.sv(34) " "Verilog HDL assignment warning at MusicBoxState_MakeRecording.sv(34): truncated value with size 32 to match size of target (16)" {  } { { "Source Code/User Interface Modules/MusicBoxState_MakeRecording.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/User Interface Modules/MusicBoxState_MakeRecording.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581020710716 "|MusicBox_Main|MusicBoxStateController:musicBoxStateController|MusicBoxState_MakeRecording:musicBoxState_MakeRecording"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MusicBoxState_PlayRecording MusicBoxStateController:musicBoxStateController\|MusicBoxState_PlayRecording:MusicBoxState_PlayRecording " "Elaborating entity \"MusicBoxState_PlayRecording\" for hierarchy \"MusicBoxStateController:musicBoxStateController\|MusicBoxState_PlayRecording:MusicBoxState_PlayRecording\"" {  } { { "Source Code/User Interface Modules/MusicBoxStateController.sv" "MusicBoxState_PlayRecording" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/User Interface Modules/MusicBoxStateController.sv" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581020710717 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MusicBoxState_PlayRecording.sv(34) " "Verilog HDL assignment warning at MusicBoxState_PlayRecording.sv(34): truncated value with size 32 to match size of target (16)" {  } { { "Source Code/User Interface Modules/MusicBoxState_PlayRecording.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/User Interface Modules/MusicBoxState_PlayRecording.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581020710718 "|MusicBox_Main|MusicBoxStateController:musicBoxStateController|MusicBoxState_PlayRecording:MusicBoxState_PlayRecording"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_OutputControllerDac SPI_OutputControllerDac:sPI_OutputControllerDac " "Elaborating entity \"SPI_OutputControllerDac\" for hierarchy \"SPI_OutputControllerDac:sPI_OutputControllerDac\"" {  } { { "Source Code/MusicBox_Main.sv" "sPI_OutputControllerDac" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581020710720 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 SPI_OutputControllerDac.sv(96) " "Verilog HDL assignment warning at SPI_OutputControllerDac.sv(96): truncated value with size 32 to match size of target (16)" {  } { { "Source Code/SPI/SPI_OutputControllerDac.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/SPI/SPI_OutputControllerDac.sv" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581020710721 "|MusicBox_Main|SPI_OutputControllerDac:sPI_OutputControllerDac"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 SPI_OutputControllerDac.sv(114) " "Verilog HDL assignment warning at SPI_OutputControllerDac.sv(114): truncated value with size 32 to match size of target (16)" {  } { { "Source Code/SPI/SPI_OutputControllerDac.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/SPI/SPI_OutputControllerDac.sv" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581020710721 "|MusicBox_Main|SPI_OutputControllerDac:sPI_OutputControllerDac"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockGenerator SPI_OutputControllerDac:sPI_OutputControllerDac\|ClockGenerator:clockGenerator_714Khz " "Elaborating entity \"ClockGenerator\" for hierarchy \"SPI_OutputControllerDac:sPI_OutputControllerDac\|ClockGenerator:clockGenerator_714Khz\"" {  } { { "Source Code/SPI/SPI_OutputControllerDac.sv" "clockGenerator_714Khz" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/SPI/SPI_OutputControllerDac.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581020710723 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ClockGenerator.sv(36) " "Verilog HDL assignment warning at ClockGenerator.sv(36): truncated value with size 32 to match size of target (8)" {  } { { "Source Code/Utility/ClockGenerator.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/Utility/ClockGenerator.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581020710725 "|MusicBox_Main|SPI_OutputControllerDac:sPI_OutputControllerDac|ClockGenerator:clockGenerator_71Khz"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_InputControllerDac SPI_InputControllerDac:sPI_InputControllerDac " "Elaborating entity \"SPI_InputControllerDac\" for hierarchy \"SPI_InputControllerDac:sPI_InputControllerDac\"" {  } { { "Source Code/MusicBox_Main.sv" "sPI_InputControllerDac" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581020710726 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 SPI_InputControllerSPI.sv(84) " "Verilog HDL assignment warning at SPI_InputControllerSPI.sv(84): truncated value with size 32 to match size of target (16)" {  } { { "Source Code/SPI/SPI_InputControllerSPI.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/SPI/SPI_InputControllerSPI.sv" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581020710728 "|MusicBox_Main|SPI_InputControllerDac:sPI_InputControllerDac"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SPI_InputControllerSPI.sv(85) " "Verilog HDL assignment warning at SPI_InputControllerSPI.sv(85): truncated value with size 32 to match size of target (8)" {  } { { "Source Code/SPI/SPI_InputControllerSPI.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/SPI/SPI_InputControllerSPI.sv" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581020710728 "|MusicBox_Main|SPI_InputControllerDac:sPI_InputControllerDac"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockGenerator SPI_InputControllerDac:sPI_InputControllerDac\|ClockGenerator:clockGenerator_240KHz " "Elaborating entity \"ClockGenerator\" for hierarchy \"SPI_InputControllerDac:sPI_InputControllerDac\|ClockGenerator:clockGenerator_240KHz\"" {  } { { "Source Code/SPI/SPI_InputControllerSPI.sv" "clockGenerator_240KHz" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/SPI/SPI_InputControllerSPI.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581020710729 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 ClockGenerator.sv(36) " "Verilog HDL assignment warning at ClockGenerator.sv(36): truncated value with size 32 to match size of target (13)" {  } { { "Source Code/Utility/ClockGenerator.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/Utility/ClockGenerator.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581020710730 "|MusicBox_Main|SPI_InputControllerDac:sPI_InputControllerDac|ClockGenerator:clockGenerator_240KHz"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1581020711452 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "max10Board_SDRAM_Data\[0\] " "bidirectional pin \"max10Board_SDRAM_Data\[0\]\" has no driver" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 101 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1581020711466 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "max10Board_SDRAM_Data\[1\] " "bidirectional pin \"max10Board_SDRAM_Data\[1\]\" has no driver" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 101 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1581020711466 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "max10Board_SDRAM_Data\[2\] " "bidirectional pin \"max10Board_SDRAM_Data\[2\]\" has no driver" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 101 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1581020711466 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "max10Board_SDRAM_Data\[3\] " "bidirectional pin \"max10Board_SDRAM_Data\[3\]\" has no driver" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 101 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1581020711466 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "max10Board_SDRAM_Data\[4\] " "bidirectional pin \"max10Board_SDRAM_Data\[4\]\" has no driver" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 101 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1581020711466 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "max10Board_SDRAM_Data\[5\] " "bidirectional pin \"max10Board_SDRAM_Data\[5\]\" has no driver" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 101 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1581020711466 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "max10Board_SDRAM_Data\[6\] " "bidirectional pin \"max10Board_SDRAM_Data\[6\]\" has no driver" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 101 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1581020711466 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "max10Board_SDRAM_Data\[7\] " "bidirectional pin \"max10Board_SDRAM_Data\[7\]\" has no driver" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 101 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1581020711466 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "max10Board_SDRAM_Data\[8\] " "bidirectional pin \"max10Board_SDRAM_Data\[8\]\" has no driver" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 101 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1581020711466 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "max10Board_SDRAM_Data\[9\] " "bidirectional pin \"max10Board_SDRAM_Data\[9\]\" has no driver" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 101 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1581020711466 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "max10Board_SDRAM_Data\[10\] " "bidirectional pin \"max10Board_SDRAM_Data\[10\]\" has no driver" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 101 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1581020711466 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "max10Board_SDRAM_Data\[11\] " "bidirectional pin \"max10Board_SDRAM_Data\[11\]\" has no driver" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 101 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1581020711466 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "max10Board_SDRAM_Data\[12\] " "bidirectional pin \"max10Board_SDRAM_Data\[12\]\" has no driver" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 101 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1581020711466 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "max10Board_SDRAM_Data\[13\] " "bidirectional pin \"max10Board_SDRAM_Data\[13\]\" has no driver" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 101 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1581020711466 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "max10Board_SDRAM_Data\[14\] " "bidirectional pin \"max10Board_SDRAM_Data\[14\]\" has no driver" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 101 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1581020711466 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "max10Board_SDRAM_Data\[15\] " "bidirectional pin \"max10Board_SDRAM_Data\[15\]\" has no driver" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 101 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1581020711466 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1581020711466 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LEDSegments\[0\]\[0\] GND " "Pin \"max10Board_LEDSegments\[0\]\[0\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581020711647 "|MusicBox_Main|max10Board_LEDSegments[0][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LEDSegments\[0\]\[1\] GND " "Pin \"max10Board_LEDSegments\[0\]\[1\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581020711647 "|MusicBox_Main|max10Board_LEDSegments[0][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LEDSegments\[0\]\[2\] GND " "Pin \"max10Board_LEDSegments\[0\]\[2\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581020711647 "|MusicBox_Main|max10Board_LEDSegments[0][2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LEDSegments\[0\]\[3\] GND " "Pin \"max10Board_LEDSegments\[0\]\[3\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581020711647 "|MusicBox_Main|max10Board_LEDSegments[0][3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LEDSegments\[0\]\[4\] GND " "Pin \"max10Board_LEDSegments\[0\]\[4\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581020711647 "|MusicBox_Main|max10Board_LEDSegments[0][4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LEDSegments\[0\]\[5\] GND " "Pin \"max10Board_LEDSegments\[0\]\[5\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581020711647 "|MusicBox_Main|max10Board_LEDSegments[0][5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LEDSegments\[0\]\[6\] GND " "Pin \"max10Board_LEDSegments\[0\]\[6\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581020711647 "|MusicBox_Main|max10Board_LEDSegments[0][6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LEDSegments\[1\]\[0\] GND " "Pin \"max10Board_LEDSegments\[1\]\[0\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581020711647 "|MusicBox_Main|max10Board_LEDSegments[1][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LEDSegments\[1\]\[1\] GND " "Pin \"max10Board_LEDSegments\[1\]\[1\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581020711647 "|MusicBox_Main|max10Board_LEDSegments[1][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LEDSegments\[1\]\[2\] GND " "Pin \"max10Board_LEDSegments\[1\]\[2\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581020711647 "|MusicBox_Main|max10Board_LEDSegments[1][2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LEDSegments\[1\]\[3\] GND " "Pin \"max10Board_LEDSegments\[1\]\[3\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581020711647 "|MusicBox_Main|max10Board_LEDSegments[1][3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LEDSegments\[1\]\[4\] GND " "Pin \"max10Board_LEDSegments\[1\]\[4\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581020711647 "|MusicBox_Main|max10Board_LEDSegments[1][4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LEDSegments\[1\]\[5\] GND " "Pin \"max10Board_LEDSegments\[1\]\[5\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581020711647 "|MusicBox_Main|max10Board_LEDSegments[1][5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LEDSegments\[1\]\[6\] GND " "Pin \"max10Board_LEDSegments\[1\]\[6\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581020711647 "|MusicBox_Main|max10Board_LEDSegments[1][6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LEDSegments\[2\]\[0\] GND " "Pin \"max10Board_LEDSegments\[2\]\[0\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581020711647 "|MusicBox_Main|max10Board_LEDSegments[2][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LEDSegments\[2\]\[1\] GND " "Pin \"max10Board_LEDSegments\[2\]\[1\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581020711647 "|MusicBox_Main|max10Board_LEDSegments[2][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LEDSegments\[2\]\[2\] GND " "Pin \"max10Board_LEDSegments\[2\]\[2\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581020711647 "|MusicBox_Main|max10Board_LEDSegments[2][2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LEDSegments\[2\]\[3\] GND " "Pin \"max10Board_LEDSegments\[2\]\[3\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581020711647 "|MusicBox_Main|max10Board_LEDSegments[2][3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LEDSegments\[2\]\[4\] GND " "Pin \"max10Board_LEDSegments\[2\]\[4\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581020711647 "|MusicBox_Main|max10Board_LEDSegments[2][4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LEDSegments\[2\]\[5\] GND " "Pin \"max10Board_LEDSegments\[2\]\[5\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581020711647 "|MusicBox_Main|max10Board_LEDSegments[2][5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LEDSegments\[2\]\[6\] GND " "Pin \"max10Board_LEDSegments\[2\]\[6\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581020711647 "|MusicBox_Main|max10Board_LEDSegments[2][6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LEDSegments\[3\]\[0\] GND " "Pin \"max10Board_LEDSegments\[3\]\[0\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581020711647 "|MusicBox_Main|max10Board_LEDSegments[3][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LEDSegments\[3\]\[1\] GND " "Pin \"max10Board_LEDSegments\[3\]\[1\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581020711647 "|MusicBox_Main|max10Board_LEDSegments[3][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LEDSegments\[3\]\[2\] GND " "Pin \"max10Board_LEDSegments\[3\]\[2\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581020711647 "|MusicBox_Main|max10Board_LEDSegments[3][2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LEDSegments\[3\]\[3\] GND " "Pin \"max10Board_LEDSegments\[3\]\[3\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581020711647 "|MusicBox_Main|max10Board_LEDSegments[3][3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LEDSegments\[3\]\[4\] GND " "Pin \"max10Board_LEDSegments\[3\]\[4\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581020711647 "|MusicBox_Main|max10Board_LEDSegments[3][4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LEDSegments\[3\]\[5\] GND " "Pin \"max10Board_LEDSegments\[3\]\[5\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581020711647 "|MusicBox_Main|max10Board_LEDSegments[3][5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LEDSegments\[3\]\[6\] GND " "Pin \"max10Board_LEDSegments\[3\]\[6\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581020711647 "|MusicBox_Main|max10Board_LEDSegments[3][6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LEDSegments\[4\]\[0\] GND " "Pin \"max10Board_LEDSegments\[4\]\[0\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581020711647 "|MusicBox_Main|max10Board_LEDSegments[4][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LEDSegments\[4\]\[1\] GND " "Pin \"max10Board_LEDSegments\[4\]\[1\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581020711647 "|MusicBox_Main|max10Board_LEDSegments[4][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LEDSegments\[4\]\[2\] GND " "Pin \"max10Board_LEDSegments\[4\]\[2\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581020711647 "|MusicBox_Main|max10Board_LEDSegments[4][2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LEDSegments\[4\]\[3\] GND " "Pin \"max10Board_LEDSegments\[4\]\[3\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581020711647 "|MusicBox_Main|max10Board_LEDSegments[4][3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LEDSegments\[4\]\[4\] GND " "Pin \"max10Board_LEDSegments\[4\]\[4\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581020711647 "|MusicBox_Main|max10Board_LEDSegments[4][4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LEDSegments\[4\]\[5\] GND " "Pin \"max10Board_LEDSegments\[4\]\[5\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581020711647 "|MusicBox_Main|max10Board_LEDSegments[4][5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LEDSegments\[4\]\[6\] GND " "Pin \"max10Board_LEDSegments\[4\]\[6\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581020711647 "|MusicBox_Main|max10Board_LEDSegments[4][6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LEDSegments\[5\]\[0\] GND " "Pin \"max10Board_LEDSegments\[5\]\[0\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581020711647 "|MusicBox_Main|max10Board_LEDSegments[5][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LEDSegments\[5\]\[1\] GND " "Pin \"max10Board_LEDSegments\[5\]\[1\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581020711647 "|MusicBox_Main|max10Board_LEDSegments[5][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LEDSegments\[5\]\[2\] GND " "Pin \"max10Board_LEDSegments\[5\]\[2\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581020711647 "|MusicBox_Main|max10Board_LEDSegments[5][2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LEDSegments\[5\]\[3\] GND " "Pin \"max10Board_LEDSegments\[5\]\[3\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581020711647 "|MusicBox_Main|max10Board_LEDSegments[5][3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LEDSegments\[5\]\[4\] GND " "Pin \"max10Board_LEDSegments\[5\]\[4\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581020711647 "|MusicBox_Main|max10Board_LEDSegments[5][4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LEDSegments\[5\]\[5\] GND " "Pin \"max10Board_LEDSegments\[5\]\[5\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581020711647 "|MusicBox_Main|max10Board_LEDSegments[5][5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LEDSegments\[5\]\[6\] GND " "Pin \"max10Board_LEDSegments\[5\]\[6\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581020711647 "|MusicBox_Main|max10Board_LEDSegments[5][6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_LED\[0\] GND " "Pin \"max10Board_LED\[0\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581020711647 "|MusicBox_Main|max10Board_LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_SDRAM_Clock GND " "Pin \"max10Board_SDRAM_Clock\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581020711647 "|MusicBox_Main|max10Board_SDRAM_Clock"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_SDRAM_ClockEnable GND " "Pin \"max10Board_SDRAM_ClockEnable\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581020711647 "|MusicBox_Main|max10Board_SDRAM_ClockEnable"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_SDRAM_Address\[0\] GND " "Pin \"max10Board_SDRAM_Address\[0\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581020711647 "|MusicBox_Main|max10Board_SDRAM_Address[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_SDRAM_Address\[1\] GND " "Pin \"max10Board_SDRAM_Address\[1\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581020711647 "|MusicBox_Main|max10Board_SDRAM_Address[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_SDRAM_Address\[2\] GND " "Pin \"max10Board_SDRAM_Address\[2\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581020711647 "|MusicBox_Main|max10Board_SDRAM_Address[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_SDRAM_Address\[3\] GND " "Pin \"max10Board_SDRAM_Address\[3\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581020711647 "|MusicBox_Main|max10Board_SDRAM_Address[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_SDRAM_Address\[4\] GND " "Pin \"max10Board_SDRAM_Address\[4\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581020711647 "|MusicBox_Main|max10Board_SDRAM_Address[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_SDRAM_Address\[5\] GND " "Pin \"max10Board_SDRAM_Address\[5\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581020711647 "|MusicBox_Main|max10Board_SDRAM_Address[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_SDRAM_Address\[6\] GND " "Pin \"max10Board_SDRAM_Address\[6\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581020711647 "|MusicBox_Main|max10Board_SDRAM_Address[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_SDRAM_Address\[7\] GND " "Pin \"max10Board_SDRAM_Address\[7\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581020711647 "|MusicBox_Main|max10Board_SDRAM_Address[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_SDRAM_Address\[8\] GND " "Pin \"max10Board_SDRAM_Address\[8\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581020711647 "|MusicBox_Main|max10Board_SDRAM_Address[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_SDRAM_Address\[9\] GND " "Pin \"max10Board_SDRAM_Address\[9\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581020711647 "|MusicBox_Main|max10Board_SDRAM_Address[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_SDRAM_Address\[10\] GND " "Pin \"max10Board_SDRAM_Address\[10\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581020711647 "|MusicBox_Main|max10Board_SDRAM_Address[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_SDRAM_Address\[11\] GND " "Pin \"max10Board_SDRAM_Address\[11\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581020711647 "|MusicBox_Main|max10Board_SDRAM_Address[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_SDRAM_Address\[12\] GND " "Pin \"max10Board_SDRAM_Address\[12\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581020711647 "|MusicBox_Main|max10Board_SDRAM_Address[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_SDRAM_BankAddress\[0\] GND " "Pin \"max10Board_SDRAM_BankAddress\[0\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581020711647 "|MusicBox_Main|max10Board_SDRAM_BankAddress[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_SDRAM_BankAddress\[1\] GND " "Pin \"max10Board_SDRAM_BankAddress\[1\]\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581020711647 "|MusicBox_Main|max10Board_SDRAM_BankAddress[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_SDRAM_DataMask0 GND " "Pin \"max10Board_SDRAM_DataMask0\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581020711647 "|MusicBox_Main|max10Board_SDRAM_DataMask0"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_SDRAM_DataMask1 GND " "Pin \"max10Board_SDRAM_DataMask1\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581020711647 "|MusicBox_Main|max10Board_SDRAM_DataMask1"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_SDRAM_ChipSelect_n GND " "Pin \"max10Board_SDRAM_ChipSelect_n\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581020711647 "|MusicBox_Main|max10Board_SDRAM_ChipSelect_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_SDRAM_WriteEnable_n GND " "Pin \"max10Board_SDRAM_WriteEnable_n\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 107 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581020711647 "|MusicBox_Main|max10Board_SDRAM_WriteEnable_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_SDRAM_ColumnAddressStrobe_n GND " "Pin \"max10Board_SDRAM_ColumnAddressStrobe_n\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581020711647 "|MusicBox_Main|max10Board_SDRAM_ColumnAddressStrobe_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_SDRAM_RowAddressStrobe_n GND " "Pin \"max10Board_SDRAM_RowAddressStrobe_n\" is stuck at GND" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581020711647 "|MusicBox_Main|max10Board_SDRAM_RowAddressStrobe_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "max10Board_GPIO_Input_SPI_CS_n VCC " "Pin \"max10Board_GPIO_Input_SPI_CS_n\" is stuck at VCC" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581020711647 "|MusicBox_Main|max10Board_GPIO_Input_SPI_CS_n"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1581020711647 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1581020711770 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 " "7 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1581020712290 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/output_files/FPGA_Music_Box.map.smsg " "Generated suppressed messages file C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/output_files/FPGA_Music_Box.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581020712353 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1581020712553 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581020712553 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "max10Board_Buttons\[2\] " "No output dependent on input pin \"max10Board_Buttons\[2\]\"" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 81 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581020712687 "|MusicBox_Main|max10Board_Buttons[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "max10board_switches\[0\] " "No output dependent on input pin \"max10board_switches\[0\]\"" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 102 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581020712687 "|MusicBox_Main|max10board_switches[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "max10board_switches\[1\] " "No output dependent on input pin \"max10board_switches\[1\]\"" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 102 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581020712687 "|MusicBox_Main|max10board_switches[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "max10board_switches\[2\] " "No output dependent on input pin \"max10board_switches\[2\]\"" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 102 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581020712687 "|MusicBox_Main|max10board_switches[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "max10board_switches\[3\] " "No output dependent on input pin \"max10board_switches\[3\]\"" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 102 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581020712687 "|MusicBox_Main|max10board_switches[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "max10board_switches\[4\] " "No output dependent on input pin \"max10board_switches\[4\]\"" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 102 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581020712687 "|MusicBox_Main|max10board_switches[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "max10board_switches\[5\] " "No output dependent on input pin \"max10board_switches\[5\]\"" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 102 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581020712687 "|MusicBox_Main|max10board_switches[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "max10board_switches\[6\] " "No output dependent on input pin \"max10board_switches\[6\]\"" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 102 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581020712687 "|MusicBox_Main|max10board_switches[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "max10board_switches\[7\] " "No output dependent on input pin \"max10board_switches\[7\]\"" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 102 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581020712687 "|MusicBox_Main|max10board_switches[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "max10board_switches\[8\] " "No output dependent on input pin \"max10board_switches\[8\]\"" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 102 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581020712687 "|MusicBox_Main|max10board_switches[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "max10board_switches\[9\] " "No output dependent on input pin \"max10board_switches\[9\]\"" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 102 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581020712687 "|MusicBox_Main|max10board_switches[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "max10Board_GPIO_Input_SPI_SDO " "No output dependent on input pin \"max10Board_GPIO_Input_SPI_SDO\"" {  } { { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 94 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581020712687 "|MusicBox_Main|max10Board_GPIO_Input_SPI_SDO"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1581020712687 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "631 " "Implemented 631 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Implemented 25 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1581020712688 ""} { "Info" "ICUT_CUT_TM_OPINS" "80 " "Implemented 80 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1581020712688 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1581020712688 ""} { "Info" "ICUT_CUT_TM_LCELLS" "510 " "Implemented 510 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1581020712688 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1581020712688 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 134 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 134 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4754 " "Peak virtual memory: 4754 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1581020712743 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 06 12:25:12 2020 " "Processing ended: Thu Feb 06 12:25:12 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1581020712743 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1581020712743 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1581020712743 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1581020712743 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1581020714054 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1581020714060 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 06 12:25:13 2020 " "Processing started: Thu Feb 06 12:25:13 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1581020714060 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1581020714060 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FPGA_Music_Box -c FPGA_Music_Box " "Command: quartus_fit --read_settings_files=off --write_settings_files=off FPGA_Music_Box -c FPGA_Music_Box" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1581020714060 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1581020714213 ""}
{ "Info" "0" "" "Project  = FPGA_Music_Box" {  } {  } 0 0 "Project  = FPGA_Music_Box" 0 0 "Fitter" 0 0 1581020714213 ""}
{ "Info" "0" "" "Revision = FPGA_Music_Box" {  } {  } 0 0 "Revision = FPGA_Music_Box" 0 0 "Fitter" 0 0 1581020714213 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1581020714334 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1581020714334 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FPGA_Music_Box 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"FPGA_Music_Box\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1581020714350 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1581020714396 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1581020714396 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1581020714652 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1581020714660 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1581020714911 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1581020714911 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1581020714911 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1581020714911 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1581020714911 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1581020714911 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1581020714911 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1581020714911 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1581020714911 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1581020714911 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1581020714911 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1581020714911 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 1500 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1581020714916 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 1502 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1581020714916 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 1504 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1581020714916 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 1506 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1581020714916 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 1508 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1581020714916 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 1510 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1581020714916 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 1512 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1581020714916 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 1514 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1581020714916 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1581020714916 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1581020714917 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1581020714917 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1581020714917 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1581020714917 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1581020714920 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "max10Board_GPIO_Input_SPI_SCLK 4 2.5 V 2.5V 3.3V " "Pin max10Board_GPIO_Input_SPI_SCLK with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "max10Board_GPIO_Output_SPI_SCLK 4 3.3V " "Pin max10Board_GPIO_Output_SPI_SCLK in I/O bank 4 uses VCCIO 3.3V" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_GPIO_Output_SPI_SCLK } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_GPIO_Output_SPI_SCLK" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1581020715331 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "max10Board_GPIO_Output_SPI_SYNC_n 4 3.3V " "Pin max10Board_GPIO_Output_SPI_SYNC_n in I/O bank 4 uses VCCIO 3.3V" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_GPIO_Output_SPI_SYNC_n } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_GPIO_Output_SPI_SYNC_n" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 90 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1581020715331 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "max10Board_GPIO_Output_SPI_DIN 4 3.3V " "Pin max10Board_GPIO_Output_SPI_DIN in I/O bank 4 uses VCCIO 3.3V" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_GPIO_Output_SPI_DIN } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_GPIO_Output_SPI_DIN" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1581020715331 ""}  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_GPIO_Input_SPI_SCLK } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_GPIO_Input_SPI_SCLK" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1581020715331 ""}
{ "Error" "EFIOMGR_IO_BANK_INPUTS_VCCIO_INCOMPATIBLE" "max10Board_GPIO_Input_SPI_SDO 4 2.5 V 3.3V " "Pin max10Board_GPIO_Input_SPI_SDO is incompatible with I/O bank 4.  Pin uses I/O standard 2.5 V, which has a VCCIO requirement incompatible with that bank's VCCIO setting or its other pins that use VCCIO 3.3V." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "max10Board_GPIO_Output_SPI_SCLK 4 3.3V " "Pin max10Board_GPIO_Output_SPI_SCLK in I/O bank 4 uses VCCIO 3.3V" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_GPIO_Output_SPI_SCLK } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_GPIO_Output_SPI_SCLK" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1581020715332 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "max10Board_GPIO_Output_SPI_SYNC_n 4 3.3V " "Pin max10Board_GPIO_Output_SPI_SYNC_n in I/O bank 4 uses VCCIO 3.3V" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_GPIO_Output_SPI_SYNC_n } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_GPIO_Output_SPI_SYNC_n" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 90 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1581020715332 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "max10Board_GPIO_Output_SPI_DIN 4 3.3V " "Pin max10Board_GPIO_Output_SPI_DIN in I/O bank 4 uses VCCIO 3.3V" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_GPIO_Output_SPI_DIN } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_GPIO_Output_SPI_DIN" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1581020715332 ""}  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_GPIO_Input_SPI_SDO } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_GPIO_Input_SPI_SDO" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 94 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169029 "Pin %1!s! is incompatible with I/O bank %2!s!.  Pin uses I/O standard %3!s!, which has a VCCIO requirement incompatible with that bank's VCCIO setting or its other pins that use VCCIO %4!s!." 0 0 "Fitter" 0 -1 1581020715332 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "max10Board_GPIO_Input_SPI_CS_n 4 2.5 V 2.5V 3.3V " "Pin max10Board_GPIO_Input_SPI_CS_n with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "max10Board_GPIO_Output_SPI_SCLK 4 3.3V " "Pin max10Board_GPIO_Output_SPI_SCLK in I/O bank 4 uses VCCIO 3.3V" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_GPIO_Output_SPI_SCLK } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_GPIO_Output_SPI_SCLK" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1581020715333 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "max10Board_GPIO_Output_SPI_SYNC_n 4 3.3V " "Pin max10Board_GPIO_Output_SPI_SYNC_n in I/O bank 4 uses VCCIO 3.3V" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_GPIO_Output_SPI_SYNC_n } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_GPIO_Output_SPI_SYNC_n" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 90 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1581020715333 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "max10Board_GPIO_Output_SPI_DIN 4 3.3V " "Pin max10Board_GPIO_Output_SPI_DIN in I/O bank 4 uses VCCIO 3.3V" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_GPIO_Output_SPI_DIN } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_GPIO_Output_SPI_DIN" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1581020715333 ""}  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_GPIO_Input_SPI_CS_n } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_GPIO_Input_SPI_CS_n" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 95 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1581020715333 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1581020715334 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1581020715814 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1581020715831 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "39 MAX 10 " "39 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "max10board_switches\[0\] 3.3-V LVTTL C10 " "Pin max10board_switches\[0\] uses I/O standard 3.3-V LVTTL at C10" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10board_switches[0] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10board_switches\[0\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 102 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1581020715840 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "max10board_switches\[1\] 3.3-V LVTTL C11 " "Pin max10board_switches\[1\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10board_switches[1] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10board_switches\[1\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 102 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1581020715840 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "max10board_switches\[2\] 3.3-V LVTTL D12 " "Pin max10board_switches\[2\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10board_switches[2] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10board_switches\[2\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 102 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1581020715840 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "max10board_switches\[3\] 3.3-V LVTTL C12 " "Pin max10board_switches\[3\] uses I/O standard 3.3-V LVTTL at C12" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10board_switches[3] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10board_switches\[3\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 102 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1581020715840 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "max10board_switches\[4\] 3.3-V LVTTL A12 " "Pin max10board_switches\[4\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10board_switches[4] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10board_switches\[4\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 102 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1581020715840 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "max10board_switches\[5\] 3.3-V LVTTL B12 " "Pin max10board_switches\[5\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10board_switches[5] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10board_switches\[5\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 102 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1581020715840 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "max10board_switches\[6\] 3.3-V LVTTL A13 " "Pin max10board_switches\[6\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10board_switches[6] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10board_switches\[6\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 102 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1581020715840 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "max10board_switches\[7\] 3.3-V LVTTL A14 " "Pin max10board_switches\[7\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10board_switches[7] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10board_switches\[7\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 102 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1581020715840 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "max10board_switches\[8\] 3.3-V LVTTL B14 " "Pin max10board_switches\[8\] uses I/O standard 3.3-V LVTTL at B14" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10board_switches[8] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10board_switches\[8\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 102 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1581020715840 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "max10board_switches\[9\] 3.3-V LVTTL F15 " "Pin max10board_switches\[9\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10board_switches[9] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10board_switches\[9\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 102 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1581020715840 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "max10Board_SDRAM_Data\[0\] 3.3-V LVTTL Y21 " "Pin max10Board_SDRAM_Data\[0\] uses I/O standard 3.3-V LVTTL at Y21" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_SDRAM_Data[0] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_SDRAM_Data\[0\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 101 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1581020715840 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "max10Board_SDRAM_Data\[1\] 3.3-V LVTTL Y20 " "Pin max10Board_SDRAM_Data\[1\] uses I/O standard 3.3-V LVTTL at Y20" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_SDRAM_Data[1] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_SDRAM_Data\[1\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 101 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1581020715840 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "max10Board_SDRAM_Data\[2\] 3.3-V LVTTL AA22 " "Pin max10Board_SDRAM_Data\[2\] uses I/O standard 3.3-V LVTTL at AA22" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_SDRAM_Data[2] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_SDRAM_Data\[2\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 101 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1581020715840 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "max10Board_SDRAM_Data\[3\] 3.3-V LVTTL AA21 " "Pin max10Board_SDRAM_Data\[3\] uses I/O standard 3.3-V LVTTL at AA21" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_SDRAM_Data[3] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_SDRAM_Data\[3\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 101 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1581020715840 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "max10Board_SDRAM_Data\[4\] 3.3-V LVTTL Y22 " "Pin max10Board_SDRAM_Data\[4\] uses I/O standard 3.3-V LVTTL at Y22" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_SDRAM_Data[4] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_SDRAM_Data\[4\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 101 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1581020715840 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "max10Board_SDRAM_Data\[5\] 3.3-V LVTTL W22 " "Pin max10Board_SDRAM_Data\[5\] uses I/O standard 3.3-V LVTTL at W22" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_SDRAM_Data[5] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_SDRAM_Data\[5\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 101 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1581020715840 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "max10Board_SDRAM_Data\[6\] 3.3-V LVTTL W20 " "Pin max10Board_SDRAM_Data\[6\] uses I/O standard 3.3-V LVTTL at W20" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_SDRAM_Data[6] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_SDRAM_Data\[6\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 101 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1581020715840 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "max10Board_SDRAM_Data\[7\] 3.3-V LVTTL V21 " "Pin max10Board_SDRAM_Data\[7\] uses I/O standard 3.3-V LVTTL at V21" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_SDRAM_Data[7] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_SDRAM_Data\[7\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 101 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1581020715840 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "max10Board_SDRAM_Data\[8\] 3.3-V LVTTL P21 " "Pin max10Board_SDRAM_Data\[8\] uses I/O standard 3.3-V LVTTL at P21" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_SDRAM_Data[8] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_SDRAM_Data\[8\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 101 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1581020715840 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "max10Board_SDRAM_Data\[9\] 3.3-V LVTTL J22 " "Pin max10Board_SDRAM_Data\[9\] uses I/O standard 3.3-V LVTTL at J22" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_SDRAM_Data[9] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_SDRAM_Data\[9\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 101 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1581020715840 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "max10Board_SDRAM_Data\[10\] 3.3-V LVTTL H21 " "Pin max10Board_SDRAM_Data\[10\] uses I/O standard 3.3-V LVTTL at H21" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_SDRAM_Data[10] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_SDRAM_Data\[10\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 101 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1581020715840 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "max10Board_SDRAM_Data\[11\] 3.3-V LVTTL H22 " "Pin max10Board_SDRAM_Data\[11\] uses I/O standard 3.3-V LVTTL at H22" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_SDRAM_Data[11] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_SDRAM_Data\[11\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 101 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1581020715840 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "max10Board_SDRAM_Data\[12\] 3.3-V LVTTL G22 " "Pin max10Board_SDRAM_Data\[12\] uses I/O standard 3.3-V LVTTL at G22" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_SDRAM_Data[12] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_SDRAM_Data\[12\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 101 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1581020715840 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "max10Board_SDRAM_Data\[13\] 3.3-V LVTTL G20 " "Pin max10Board_SDRAM_Data\[13\] uses I/O standard 3.3-V LVTTL at G20" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_SDRAM_Data[13] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_SDRAM_Data\[13\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 101 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1581020715840 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "max10Board_SDRAM_Data\[14\] 3.3-V LVTTL G19 " "Pin max10Board_SDRAM_Data\[14\] uses I/O standard 3.3-V LVTTL at G19" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_SDRAM_Data[14] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_SDRAM_Data\[14\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 101 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1581020715840 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "max10Board_SDRAM_Data\[15\] 3.3-V LVTTL F22 " "Pin max10Board_SDRAM_Data\[15\] uses I/O standard 3.3-V LVTTL at F22" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_SDRAM_Data[15] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_SDRAM_Data\[15\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 101 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1581020715840 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "max10Board_Buttons\[1\] 3.3 V Schmitt Trigger A7 " "Pin max10Board_Buttons\[1\] uses I/O standard 3.3 V Schmitt Trigger at A7" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_Buttons[1] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_Buttons\[1\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1581020715840 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "max10Board_50MhzClock 3.3-V LVTTL P11 " "Pin max10Board_50MhzClock uses I/O standard 3.3-V LVTTL at P11" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_50MhzClock } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_50MhzClock" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 78 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1581020715840 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "max10Board_Buttons\[0\] 3.3 V Schmitt Trigger B8 " "Pin max10Board_Buttons\[0\] uses I/O standard 3.3 V Schmitt Trigger at B8" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_Buttons[0] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_Buttons\[0\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1581020715840 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "max10Board_GPIO_Input_MusicKeys\[0\] 3.3 V Schmitt Trigger V10 " "Pin max10Board_GPIO_Input_MusicKeys\[0\] uses I/O standard 3.3 V Schmitt Trigger at V10" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_GPIO_Input_MusicKeys[0] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_GPIO_Input_MusicKeys\[0\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 83 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1581020715840 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "max10Board_GPIO_Input_MusicKeys\[1\] 3.3 V Schmitt Trigger W10 " "Pin max10Board_GPIO_Input_MusicKeys\[1\] uses I/O standard 3.3 V Schmitt Trigger at W10" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_GPIO_Input_MusicKeys[1] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_GPIO_Input_MusicKeys\[1\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 83 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1581020715840 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "max10Board_GPIO_Input_MusicKeys\[2\] 3.3 V Schmitt Trigger V9 " "Pin max10Board_GPIO_Input_MusicKeys\[2\] uses I/O standard 3.3 V Schmitt Trigger at V9" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_GPIO_Input_MusicKeys[2] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_GPIO_Input_MusicKeys\[2\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 83 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1581020715840 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "max10Board_GPIO_Input_MusicKeys\[3\] 3.3 V Schmitt Trigger W9 " "Pin max10Board_GPIO_Input_MusicKeys\[3\] uses I/O standard 3.3 V Schmitt Trigger at W9" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_GPIO_Input_MusicKeys[3] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_GPIO_Input_MusicKeys\[3\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 83 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1581020715840 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "max10Board_GPIO_Input_MusicKeys\[4\] 3.3 V Schmitt Trigger V8 " "Pin max10Board_GPIO_Input_MusicKeys\[4\] uses I/O standard 3.3 V Schmitt Trigger at V8" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_GPIO_Input_MusicKeys[4] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_GPIO_Input_MusicKeys\[4\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 83 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1581020715840 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "max10Board_GPIO_Input_MusicKeys\[5\] 3.3 V Schmitt Trigger W8 " "Pin max10Board_GPIO_Input_MusicKeys\[5\] uses I/O standard 3.3 V Schmitt Trigger at W8" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_GPIO_Input_MusicKeys[5] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_GPIO_Input_MusicKeys\[5\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 83 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1581020715840 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "max10Board_GPIO_Input_PlayRecording 3.3 V Schmitt Trigger W5 " "Pin max10Board_GPIO_Input_PlayRecording uses I/O standard 3.3 V Schmitt Trigger at W5" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_GPIO_Input_PlayRecording } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_GPIO_Input_PlayRecording" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1581020715840 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "max10Board_GPIO_Input_PlaySong1 3.3 V Schmitt Trigger W7 " "Pin max10Board_GPIO_Input_PlaySong1 uses I/O standard 3.3 V Schmitt Trigger at W7" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_GPIO_Input_PlaySong1 } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_GPIO_Input_PlaySong1" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1581020715840 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "max10Board_GPIO_Input_MakeRecording 3.3 V Schmitt Trigger V5 " "Pin max10Board_GPIO_Input_MakeRecording uses I/O standard 3.3 V Schmitt Trigger at V5" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_GPIO_Input_MakeRecording } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_GPIO_Input_MakeRecording" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1581020715840 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "max10Board_GPIO_Input_PlaySong0 3.3 V Schmitt Trigger W6 " "Pin max10Board_GPIO_Input_PlaySong0 uses I/O standard 3.3 V Schmitt Trigger at W6" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_GPIO_Input_PlaySong0 } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_GPIO_Input_PlaySong0" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1581020715840 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1581020715840 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "16 " "Following 16 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "max10Board_SDRAM_Data\[0\] a permanently disabled " "Pin max10Board_SDRAM_Data\[0\] has a permanently disabled output enable" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_SDRAM_Data[0] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_SDRAM_Data\[0\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 101 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1581020715844 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "max10Board_SDRAM_Data\[1\] a permanently disabled " "Pin max10Board_SDRAM_Data\[1\] has a permanently disabled output enable" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_SDRAM_Data[1] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_SDRAM_Data\[1\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 101 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1581020715844 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "max10Board_SDRAM_Data\[2\] a permanently disabled " "Pin max10Board_SDRAM_Data\[2\] has a permanently disabled output enable" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_SDRAM_Data[2] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_SDRAM_Data\[2\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 101 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1581020715844 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "max10Board_SDRAM_Data\[3\] a permanently disabled " "Pin max10Board_SDRAM_Data\[3\] has a permanently disabled output enable" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_SDRAM_Data[3] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_SDRAM_Data\[3\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 101 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1581020715844 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "max10Board_SDRAM_Data\[4\] a permanently disabled " "Pin max10Board_SDRAM_Data\[4\] has a permanently disabled output enable" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_SDRAM_Data[4] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_SDRAM_Data\[4\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 101 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1581020715844 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "max10Board_SDRAM_Data\[5\] a permanently disabled " "Pin max10Board_SDRAM_Data\[5\] has a permanently disabled output enable" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_SDRAM_Data[5] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_SDRAM_Data\[5\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 101 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1581020715844 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "max10Board_SDRAM_Data\[6\] a permanently disabled " "Pin max10Board_SDRAM_Data\[6\] has a permanently disabled output enable" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_SDRAM_Data[6] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_SDRAM_Data\[6\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 101 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1581020715844 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "max10Board_SDRAM_Data\[7\] a permanently disabled " "Pin max10Board_SDRAM_Data\[7\] has a permanently disabled output enable" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_SDRAM_Data[7] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_SDRAM_Data\[7\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 101 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1581020715844 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "max10Board_SDRAM_Data\[8\] a permanently disabled " "Pin max10Board_SDRAM_Data\[8\] has a permanently disabled output enable" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_SDRAM_Data[8] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_SDRAM_Data\[8\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 101 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1581020715844 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "max10Board_SDRAM_Data\[9\] a permanently disabled " "Pin max10Board_SDRAM_Data\[9\] has a permanently disabled output enable" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_SDRAM_Data[9] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_SDRAM_Data\[9\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 101 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1581020715844 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "max10Board_SDRAM_Data\[10\] a permanently disabled " "Pin max10Board_SDRAM_Data\[10\] has a permanently disabled output enable" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_SDRAM_Data[10] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_SDRAM_Data\[10\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 101 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1581020715844 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "max10Board_SDRAM_Data\[11\] a permanently disabled " "Pin max10Board_SDRAM_Data\[11\] has a permanently disabled output enable" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_SDRAM_Data[11] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_SDRAM_Data\[11\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 101 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1581020715844 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "max10Board_SDRAM_Data\[12\] a permanently disabled " "Pin max10Board_SDRAM_Data\[12\] has a permanently disabled output enable" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_SDRAM_Data[12] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_SDRAM_Data\[12\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 101 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1581020715844 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "max10Board_SDRAM_Data\[13\] a permanently disabled " "Pin max10Board_SDRAM_Data\[13\] has a permanently disabled output enable" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_SDRAM_Data[13] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_SDRAM_Data\[13\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 101 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1581020715844 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "max10Board_SDRAM_Data\[14\] a permanently disabled " "Pin max10Board_SDRAM_Data\[14\] has a permanently disabled output enable" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_SDRAM_Data[14] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_SDRAM_Data\[14\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 101 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1581020715844 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "max10Board_SDRAM_Data\[15\] a permanently disabled " "Pin max10Board_SDRAM_Data\[15\] has a permanently disabled output enable" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_SDRAM_Data[15] } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_SDRAM_Data\[15\]" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 101 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1581020715844 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1581020715844 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "1 " "Following 1 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "max10Board_GPIO_Input_SPI_CS_n VCC " "Pin max10Board_GPIO_Input_SPI_CS_n has VCC driving its datain port" {  } { { "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { max10Board_GPIO_Input_SPI_CS_n } } } { "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10Board_GPIO_Input_SPI_CS_n" } } } } { "Source Code/MusicBox_Main.sv" "" { Text "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/Source Code/MusicBox_Main.sv" 95 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Google Drive/SCHOOL/W20/ECE 342 JUNIOR DESIGN II/Music Box Quartus/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1581020715847 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1581020715847 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 4 s 7 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 4 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4959 " "Peak virtual memory: 4959 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1581020716096 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Feb 06 12:25:16 2020 " "Processing ended: Thu Feb 06 12:25:16 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1581020716096 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1581020716096 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1581020716096 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1581020716096 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 141 s " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 141 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1581020716837 ""}
