WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2500070 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 22 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5000070 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 45 sec)
Warmup finished CPU 0 instructions: 25000002 cycles: 6250071 cumulative IPC: 4 (Simulation time: 00 hr 00 min 57 sec)
Warmup complete CPU 0 instructions: 25000002 cycles: 6250071 cumulative IPC: 4 (Simulation time: 00 hr 00 min 57 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 12745206 heartbeat IPC: 1.291 cumulative IPC: 0.7698 (Simulation time: 00 hr 01 min 25 sec)
Heartbeat CPU 0 instructions: 40000000 cycles: 25538810 heartbeat IPC: 0.7816 cumulative IPC: 0.7777 (Simulation time: 00 hr 02 min 20 sec)
Heartbeat CPU 0 instructions: 50000001 cycles: 38282070 heartbeat IPC: 0.7847 cumulative IPC: 0.7805 (Simulation time: 00 hr 03 min 15 sec)
Heartbeat CPU 0 instructions: 60000001 cycles: 50901547 heartbeat IPC: 0.7924 cumulative IPC: 0.7838 (Simulation time: 00 hr 04 min 10 sec)
Heartbeat CPU 0 instructions: 70000000 cycles: 63510745 heartbeat IPC: 0.7931 cumulative IPC: 0.7859 (Simulation time: 00 hr 05 min 05 sec)
Heartbeat CPU 0 instructions: 80000002 cycles: 76719211 heartbeat IPC: 0.7571 cumulative IPC: 0.7805 (Simulation time: 00 hr 06 min 02 sec)
Heartbeat CPU 0 instructions: 90000000 cycles: 89487255 heartbeat IPC: 0.7832 cumulative IPC: 0.7809 (Simulation time: 00 hr 06 min 57 sec)
Heartbeat CPU 0 instructions: 100000002 cycles: 102127469 heartbeat IPC: 0.7911 cumulative IPC: 0.7822 (Simulation time: 00 hr 07 min 52 sec)
*** Reached end of trace: (0, "../traces/secret_traces/srv/srv422.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000002 cycles: 114679789 heartbeat IPC: 0.7967 cumulative IPC: 0.7839 (Simulation time: 00 hr 08 min 47 sec)
Heartbeat CPU 0 instructions: 120000002 cycles: 127144581 heartbeat IPC: 0.8023 cumulative IPC: 0.7858 (Simulation time: 00 hr 09 min 41 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 127463953 cumulative IPC: 0.7845 (Simulation time: 00 hr 10 min 10 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 127463953 cumulative IPC: 0.7845 (Simulation time: 00 hr 10 min 10 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/srv/srv422.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.7845 instructions: 100000000 cycles: 127463953
CPU 0 Branch Prediction Accuracy: 80.33% MPKI: 36.68 Average ROB Occupancy at Mispredict: 5.036
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0965
BRANCH_INDIRECT: 26
BRANCH_CONDITIONAL: 8.64
BRANCH_DIRECT_CALL: 0.0984
BRANCH_INDIRECT_CALL: 1.74
BRANCH_RETURN: 0.101

L1D TOTAL        ACCESS:   30862638 HIT:   29331327 MISS:    1531311
L1D LOAD         ACCESS:   18414547 HIT:   17232361 MISS:    1182186
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:   12442698 HIT:   12098894 MISS:     343804
L1D TRANSLATION  ACCESS:       5393 HIT:         72 MISS:       5321
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 14.89 cycles
L1I TOTAL        ACCESS:   13519626 HIT:    4659701 MISS:    8859925
L1I LOAD         ACCESS:   13519626 HIT:    4659701 MISS:    8859925
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 7.242 cycles
L2C TOTAL        ACCESS:    8117764 HIT:    7702177 MISS:     415587
L2C LOAD         ACCESS:    7582454 HIT:    7243272 MISS:     339182
L2C RFO          ACCESS:     145224 HIT:     102945 MISS:      42279
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:     384765 HIT:     354946 MISS:      29819
L2C TRANSLATION  ACCESS:       5321 HIT:       1014 MISS:       4307
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 36.12 cycles
LLC TOTAL        ACCESS:     551583 HIT:     503127 MISS:      48456
LLC LOAD         ACCESS:     339182 HIT:     306505 MISS:      32677
LLC RFO          ACCESS:      42279 HIT:      34421 MISS:       7858
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     165815 HIT:     158893 MISS:       6922
LLC TRANSLATION  ACCESS:       4307 HIT:       3308 MISS:        999
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 149.5 cycles
cpu0_DTLB TOTAL        ACCESS:   24291016 HIT:   23239524 MISS:    1051492
cpu0_DTLB LOAD         ACCESS:   24291016 HIT:   23239524 MISS:    1051492
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 6.303 cycles
cpu0_ITLB TOTAL        ACCESS:   11915142 HIT:    9661516 MISS:    2253626
cpu0_ITLB LOAD         ACCESS:   11915142 HIT:    9661516 MISS:    2253626
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 2.445 cycles
cpu0_STLB TOTAL        ACCESS:    1806882 HIT:    1801656 MISS:       5226
cpu0_STLB LOAD         ACCESS:    1806882 HIT:    1801656 MISS:       5226
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 77.21 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       4876
  ROW_BUFFER_MISS:      36639
 AVG DBUS CONGESTED CYCLE: 3.887
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       2600
  FULL:      15138
