INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Homeworks/cpupip8/cpupip8.ip_user_files/ipstatic/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v" into library dist_mem_gen_v8_0_10
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0_10
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Homeworks/cpupip8/cpupip8.srcs/sources_1/ip/dmem1/sim/dmem1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Homeworks/cpupip8/cpupip8.srcs/sources_1/new/PCreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCreg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Homeworks/cpupip8/cpupip8.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Homeworks/cpupip8/cpupip8.srcs/sources_1/new/NPCmaker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPCmaker
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Homeworks/cpupip8/cpupip8.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Homeworks/cpupip8/cpupip8.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Homeworks/cpupip8/cpupip8.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Homeworks/cpupip8/cpupip8.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Homeworks/cpupip8/cpupip8.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Homeworks/cpupip8/cpupip8.srcs/sources_1/new/BJudge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BJudge
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Homeworks/cpupip8/cpupip8.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Homeworks/cpupip8/cpupip8.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Homeworks/cpupip8/cpupip8.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Homeworks/cpupip8/cpupip8.srcs/sources_1/new/sccomp_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Homeworks/cpupip8/cpupip8.srcs/sim_1/new/_246tb_ex10_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module _246tb_ex10_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Homeworks/cpupip8/cpupip8.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
