#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sat Jan 17 14:20:40 2026
# Process ID: 3566222
# Current directory: /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/ulp_krnl_proj_split_0_0_synth_1
# Command line: vivado -log ulp_krnl_proj_split_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ulp_krnl_proj_split_0_0.tcl
# Log file: /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/ulp_krnl_proj_split_0_0_synth_1/ulp_krnl_proj_split_0_0.vds
# Journal file: /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/ulp_krnl_proj_split_0_0_synth_1/vivado.jou
# Running On: cse-es62-02.cse.chalmers.se, OS: Linux, CPU Frequency: 722.668 MHz, CPU Physical cores: 16, Host memory: 66844 MB
#-----------------------------------------------------------
source ulp_krnl_proj_split_0_0.tcl -notrace
INFO: Dispatch client connection id - 40537
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/m2_2/shared/dat480-final/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/xo/ip_repo/xilinx_com_hls_krnl_proj_split_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/xo/ip_repo/xilinx_com_kernel_cmac_0_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/xo/ip_repo/xilinx_com_kernel_networklayer_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/opt/Xilinx/Vitis/2023.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2023.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axi_clk_metadata_adapter:1.0'. The one found in IP location '/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/axi_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/axi_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axis_clk_metadata_adapter:1.0'. The one found in IP location '/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/axis_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/axis_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:clk_metadata_adapter:1.0'. The one found in IP location '/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:pipeline_reg:1.0'. The one found in IP location '/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/pipeline_reg_v1_0' will take precedence over the same IP in location /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/pipeline_reg_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:shell_utils_build_info:1.0'. The one found in IP location '/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/shell_utils_build_info_v1_0' will take precedence over the same IP in the Xilinx installed IP.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_krnl_proj_split_0_0
Command: synth_design -top ulp_krnl_proj_split_0_0 -part xcu55c-fsvh2892-2L-e -directive sdx_optimization_effort_high -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu55c'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu55c'
INFO: [Device 21-403] Loading part xcu55c-fsvh2892-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3566371
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3143.043 ; gain = 390.711 ; free physical = 14659 ; free virtual = 46594
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ulp_krnl_proj_split_0_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_krnl_proj_split_0_0/synth/ulp_krnl_proj_split_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'krnl_proj_split' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split.v:9]
INFO: [Synth 8-6157] synthesizing module 'krnl_proj_split_control_s_axi' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_control_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_control_s_axi.v:220]
INFO: [Synth 8-6155] done synthesizing module 'krnl_proj_split_control_s_axi' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_control_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'krnl_proj_split_input_split' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_input_split.v:9]
INFO: [Synth 8-6157] synthesizing module 'krnl_proj_split_input_split_Pipeline_VITIS_LOOP_39_2' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_input_split_Pipeline_VITIS_LOOP_39_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'krnl_proj_split_flow_control_loop_pipe_sequential_init' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'krnl_proj_split_flow_control_loop_pipe_sequential_init' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'krnl_proj_split_input_split_Pipeline_VITIS_LOOP_39_2' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_input_split_Pipeline_VITIS_LOOP_39_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'krnl_proj_split_regslice_both' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'krnl_proj_split_regslice_both' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_regslice_both.v:11]
INFO: [Synth 8-6157] synthesizing module 'krnl_proj_split_regslice_both__parameterized0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'krnl_proj_split_regslice_both__parameterized0' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_regslice_both.v:11]
INFO: [Synth 8-6157] synthesizing module 'krnl_proj_split_regslice_both__parameterized1' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'krnl_proj_split_regslice_both__parameterized1' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_regslice_both.v:11]
INFO: [Synth 8-6157] synthesizing module 'krnl_proj_split_regslice_both__parameterized2' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'krnl_proj_split_regslice_both__parameterized2' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'krnl_proj_split_input_split' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_input_split.v:9]
INFO: [Synth 8-6157] synthesizing module 'krnl_proj_split_matcher_engine_1720_16_s' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_matcher_engine_1720_16_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'krnl_proj_split_matcher_engine_1720_16_s_state_1_RAM_1P_BRAM_1R1W' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_matcher_engine_1720_16_s_state_1_RAM_1P_BRAM_1R1W.v:7]
INFO: [Synth 8-3876] $readmem data file './krnl_proj_split_matcher_engine_1720_16_s_state_1_RAM_1P_BRAM_1R1W.dat' is read successfully [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_matcher_engine_1720_16_s_state_1_RAM_1P_BRAM_1R1W.v:31]
INFO: [Synth 8-6155] done synthesizing module 'krnl_proj_split_matcher_engine_1720_16_s_state_1_RAM_1P_BRAM_1R1W' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_matcher_engine_1720_16_s_state_1_RAM_1P_BRAM_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'krnl_proj_split_matcher_engine_1720_16_Pipeline_init_state' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_matcher_engine_1720_16_Pipeline_init_state.v:9]
INFO: [Synth 8-6155] done synthesizing module 'krnl_proj_split_matcher_engine_1720_16_Pipeline_init_state' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_matcher_engine_1720_16_Pipeline_init_state.v:9]
INFO: [Synth 8-6157] synthesizing module 'krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop.v:9]
INFO: [Synth 8-6157] synthesizing module 'krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_pattern_len_SHORT_ROM_AUTO_1R' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_pattern_len_SHORT_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_pattern_len_SHORT_ROM_AUTO_1R.dat' is read successfully [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_pattern_len_SHORT_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_pattern_len_SHORT_ROM_AUTO_1R' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_pattern_len_SHORT_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_0_ROM_bkb' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_0_ROM_bkb.v:7]
INFO: [Synth 8-3876] $readmem data file './krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_0_ROM_bkb.dat' is read successfully [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_0_ROM_bkb.v:28]
INFO: [Synth 8-6155] done synthesizing module 'krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_0_ROM_bkb' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_0_ROM_bkb.v:7]
INFO: [Synth 8-6157] synthesizing module 'krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_1_ROM_cud' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_1_ROM_cud.v:7]
INFO: [Synth 8-3876] $readmem data file './krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_1_ROM_cud.dat' is read successfully [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_1_ROM_cud.v:28]
INFO: [Synth 8-6155] done synthesizing module 'krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_1_ROM_cud' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_1_ROM_cud.v:7]
INFO: [Synth 8-6157] synthesizing module 'krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_2_ROM_dEe' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_2_ROM_dEe.v:7]
INFO: [Synth 8-3876] $readmem data file './krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_2_ROM_dEe.dat' is read successfully [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_2_ROM_dEe.v:28]
INFO: [Synth 8-6155] done synthesizing module 'krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_2_ROM_dEe' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_2_ROM_dEe.v:7]
INFO: [Synth 8-6157] synthesizing module 'krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_3_ROM_eOg' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_3_ROM_eOg.v:7]
INFO: [Synth 8-3876] $readmem data file './krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_3_ROM_eOg.dat' is read successfully [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_3_ROM_eOg.v:28]
INFO: [Synth 8-6155] done synthesizing module 'krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_3_ROM_eOg' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_3_ROM_eOg.v:7]
INFO: [Synth 8-6157] synthesizing module 'krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_4_ROM_fYi' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_4_ROM_fYi.v:7]
INFO: [Synth 8-3876] $readmem data file './krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_4_ROM_fYi.dat' is read successfully [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_4_ROM_fYi.v:28]
INFO: [Synth 8-6155] done synthesizing module 'krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_4_ROM_fYi' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_4_ROM_fYi.v:7]
INFO: [Synth 8-6157] synthesizing module 'krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_5_ROM_g8j' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_5_ROM_g8j.v:7]
INFO: [Synth 8-3876] $readmem data file './krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_5_ROM_g8j.dat' is read successfully [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_5_ROM_g8j.v:28]
INFO: [Synth 8-6155] done synthesizing module 'krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_5_ROM_g8j' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_5_ROM_g8j.v:7]
INFO: [Synth 8-6157] synthesizing module 'krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_6_ROM_hbi' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_6_ROM_hbi.v:7]
INFO: [Synth 8-3876] $readmem data file './krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_6_ROM_hbi.dat' is read successfully [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_6_ROM_hbi.v:28]
INFO: [Synth 8-6155] done synthesizing module 'krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_6_ROM_hbi' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_6_ROM_hbi.v:7]
INFO: [Synth 8-6157] synthesizing module 'krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_7_ROM_ibs' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_7_ROM_ibs.v:7]
INFO: [Synth 8-3876] $readmem data file './krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_7_ROM_ibs.dat' is read successfully [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_7_ROM_ibs.v:28]
INFO: [Synth 8-6155] done synthesizing module 'krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_7_ROM_ibs' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_7_ROM_ibs.v:7]
INFO: [Synth 8-6157] synthesizing module 'krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_8_ROM_jbC' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_8_ROM_jbC.v:7]
INFO: [Synth 8-3876] $readmem data file './krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_8_ROM_jbC.dat' is read successfully [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_8_ROM_jbC.v:28]
INFO: [Synth 8-6155] done synthesizing module 'krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_8_ROM_jbC' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_8_ROM_jbC.v:7]
INFO: [Synth 8-6157] synthesizing module 'krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_9_ROM_kbM' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_9_ROM_kbM.v:7]
INFO: [Synth 8-3876] $readmem data file './krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_9_ROM_kbM.dat' is read successfully [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_9_ROM_kbM.v:28]
INFO: [Synth 8-6155] done synthesizing module 'krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_9_ROM_kbM' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_9_ROM_kbM.v:7]
INFO: [Synth 8-6157] synthesizing module 'krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_10_ROMlbW' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_10_ROMlbW.v:7]
INFO: [Synth 8-3876] $readmem data file './krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_10_ROMlbW.dat' is read successfully [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_10_ROMlbW.v:28]
INFO: [Synth 8-6155] done synthesizing module 'krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_10_ROMlbW' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_10_ROMlbW.v:7]
INFO: [Synth 8-6157] synthesizing module 'krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_11_ROMmb6' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_11_ROMmb6.v:7]
INFO: [Synth 8-3876] $readmem data file './krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_11_ROMmb6.dat' is read successfully [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_11_ROMmb6.v:28]
INFO: [Synth 8-6155] done synthesizing module 'krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_11_ROMmb6' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_11_ROMmb6.v:7]
INFO: [Synth 8-6157] synthesizing module 'krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_12_ROMncg' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_12_ROMncg.v:7]
INFO: [Synth 8-3876] $readmem data file './krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_12_ROMncg.dat' is read successfully [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_12_ROMncg.v:28]
INFO: [Synth 8-6155] done synthesizing module 'krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_12_ROMncg' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_12_ROMncg.v:7]
INFO: [Synth 8-6157] synthesizing module 'krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_13_ROMocq' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_13_ROMocq.v:7]
INFO: [Synth 8-3876] $readmem data file './krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_13_ROMocq.dat' is read successfully [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_13_ROMocq.v:28]
INFO: [Synth 8-6155] done synthesizing module 'krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_13_ROMocq' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_13_ROMocq.v:7]
INFO: [Synth 8-6157] synthesizing module 'krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_14_ROMpcA' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_14_ROMpcA.v:7]
INFO: [Synth 8-3876] $readmem data file './krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_14_ROMpcA.dat' is read successfully [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_14_ROMpcA.v:28]
INFO: [Synth 8-6155] done synthesizing module 'krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_14_ROMpcA' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_14_ROMpcA.v:7]
INFO: [Synth 8-6157] synthesizing module 'krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_15_ROMqcK' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_15_ROMqcK.v:7]
INFO: [Synth 8-3876] $readmem data file './krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_15_ROMqcK.dat' is read successfully [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_15_ROMqcK.v:28]
INFO: [Synth 8-6155] done synthesizing module 'krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_15_ROMqcK' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_15_ROMqcK.v:7]
INFO: [Synth 8-6157] synthesizing module 'krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_pattern_id_SHORT_ROM_AUTO_1R' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_pattern_id_SHORT_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_pattern_id_SHORT_ROM_AUTO_1R.dat' is read successfully [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_pattern_id_SHORT_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_pattern_id_SHORT_ROM_AUTO_1R' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_pattern_id_SHORT_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'krnl_proj_split_sparsemux_513_8_1_1_1' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_sparsemux_513_8_1_1_1.v:9]
INFO: [Synth 8-226] default block is never used [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_sparsemux_513_8_1_1_1.v:1566]
INFO: [Synth 8-6155] done synthesizing module 'krnl_proj_split_sparsemux_513_8_1_1_1' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_sparsemux_513_8_1_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop.v:9]
INFO: [Synth 8-6157] synthesizing module 'krnl_proj_split_matcher_engine_1720_16_Pipeline_reset_state' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_matcher_engine_1720_16_Pipeline_reset_state.v:9]
INFO: [Synth 8-6155] done synthesizing module 'krnl_proj_split_matcher_engine_1720_16_Pipeline_reset_state' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_matcher_engine_1720_16_Pipeline_reset_state.v:9]
INFO: [Synth 8-6155] done synthesizing module 'krnl_proj_split_matcher_engine_1720_16_s' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_matcher_engine_1720_16_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'krnl_proj_split_matcher_engine_957_214_s' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_matcher_engine_957_214_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'krnl_proj_split_matcher_engine_957_214_s_state_RAM_1P_BRAM_1R1W' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_matcher_engine_957_214_s_state_RAM_1P_BRAM_1R1W.v:7]
INFO: [Synth 8-3876] $readmem data file './krnl_proj_split_matcher_engine_957_214_s_state_RAM_1P_BRAM_1R1W.dat' is read successfully [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_matcher_engine_957_214_s_state_RAM_1P_BRAM_1R1W.v:31]
INFO: [Synth 8-6155] done synthesizing module 'krnl_proj_split_matcher_engine_957_214_s_state_RAM_1P_BRAM_1R1W' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_matcher_engine_957_214_s_state_RAM_1P_BRAM_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'krnl_proj_split_matcher_engine_957_214_s_pattern_len_LONG_ROM_AUTO_1R' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_matcher_engine_957_214_s_pattern_len_LONG_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './krnl_proj_split_matcher_engine_957_214_s_pattern_len_LONG_ROM_AUTO_1R.dat' is read successfully [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_matcher_engine_957_214_s_pattern_len_LONG_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'krnl_proj_split_matcher_engine_957_214_s_pattern_len_LONG_ROM_AUTO_1R' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_matcher_engine_957_214_s_pattern_len_LONG_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'krnl_proj_split_matcher_engine_957_214_s_pattern_id_LONG_ROM_AUTO_1R' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_matcher_engine_957_214_s_pattern_id_LONG_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './krnl_proj_split_matcher_engine_957_214_s_pattern_id_LONG_ROM_AUTO_1R.dat' is read successfully [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_matcher_engine_957_214_s_pattern_id_LONG_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'krnl_proj_split_matcher_engine_957_214_s_pattern_id_LONG_ROM_AUTO_1R' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_matcher_engine_957_214_s_pattern_id_LONG_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'krnl_proj_split_matcher_engine_957_214_Pipeline_init_state' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_matcher_engine_957_214_Pipeline_init_state.v:9]
INFO: [Synth 8-6155] done synthesizing module 'krnl_proj_split_matcher_engine_957_214_Pipeline_init_state' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_matcher_engine_957_214_Pipeline_init_state.v:9]
INFO: [Synth 8-6157] synthesizing module 'krnl_proj_split_matcher_engine_957_214_Pipeline_reset_state' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_matcher_engine_957_214_Pipeline_reset_state.v:9]
INFO: [Synth 8-6155] done synthesizing module 'krnl_proj_split_matcher_engine_957_214_Pipeline_reset_state' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_matcher_engine_957_214_Pipeline_reset_state.v:9]
INFO: [Synth 8-6157] synthesizing module 'krnl_proj_split_matcher_engine_957_214_Pipeline_match_mask_loop' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_matcher_engine_957_214_Pipeline_match_mask_loop.v:9]
INFO: [Synth 8-6157] synthesizing module 'krnl_proj_split_matcher_engine_957_214_Pipeline_match_mask_loop_pattern_bytes_LONG_ROM_AUTO_1R' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_matcher_engine_957_214_Pipeline_match_mask_loop_pattern_bytes_LONG_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './krnl_proj_split_matcher_engine_957_214_Pipeline_match_mask_loop_pattern_bytes_LONG_ROM_AUTO_1R.dat' is read successfully [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_matcher_engine_957_214_Pipeline_match_mask_loop_pattern_bytes_LONG_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'krnl_proj_split_matcher_engine_957_214_Pipeline_match_mask_loop_pattern_bytes_LONG_ROM_AUTO_1R' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_matcher_engine_957_214_Pipeline_match_mask_loop_pattern_bytes_LONG_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6155] done synthesizing module 'krnl_proj_split_matcher_engine_957_214_Pipeline_match_mask_loop' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_matcher_engine_957_214_Pipeline_match_mask_loop.v:9]
INFO: [Synth 8-6155] done synthesizing module 'krnl_proj_split_matcher_engine_957_214_s' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_matcher_engine_957_214_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'krnl_proj_split_merge_matches' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_merge_matches.v:9]
INFO: [Synth 8-6157] synthesizing module 'krnl_proj_split_merge_matches_Pipeline_VITIS_LOOP_146_1' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_merge_matches_Pipeline_VITIS_LOOP_146_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'krnl_proj_split_merge_matches_Pipeline_VITIS_LOOP_146_1' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_merge_matches_Pipeline_VITIS_LOOP_146_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'krnl_proj_split_merge_matches' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_merge_matches.v:9]
INFO: [Synth 8-6157] synthesizing module 'krnl_proj_split_Block_entry211_proc' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_Block_entry211_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'krnl_proj_split_Block_entry211_proc' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_Block_entry211_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'krnl_proj_split_fifo_w9_d64_S' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_fifo_w9_d64_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'krnl_proj_split_fifo_w9_d64_S_ShiftReg' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_fifo_w9_d64_S.v:130]
INFO: [Synth 8-6155] done synthesizing module 'krnl_proj_split_fifo_w9_d64_S_ShiftReg' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_fifo_w9_d64_S.v:130]
WARNING: [Synth 8-7071] port 'reset' of module 'krnl_proj_split_fifo_w9_d64_S_ShiftReg' is unconnected for instance 'U_krnl_proj_split_fifo_w9_d64_S_ShiftReg' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_fifo_w9_d64_S.v:53]
WARNING: [Synth 8-7023] instance 'U_krnl_proj_split_fifo_w9_d64_S_ShiftReg' of module 'krnl_proj_split_fifo_w9_d64_S_ShiftReg' has 6 connections declared, but only 5 given [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_fifo_w9_d64_S.v:53]
INFO: [Synth 8-6155] done synthesizing module 'krnl_proj_split_fifo_w9_d64_S' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_fifo_w9_d64_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'krnl_proj_split_fifo_w16_d3_S' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_fifo_w16_d3_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'krnl_proj_split_fifo_w16_d3_S_ShiftReg' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_fifo_w16_d3_S.v:130]
INFO: [Synth 8-6155] done synthesizing module 'krnl_proj_split_fifo_w16_d3_S_ShiftReg' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_fifo_w16_d3_S.v:130]
WARNING: [Synth 8-7071] port 'reset' of module 'krnl_proj_split_fifo_w16_d3_S_ShiftReg' is unconnected for instance 'U_krnl_proj_split_fifo_w16_d3_S_ShiftReg' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_fifo_w16_d3_S.v:53]
WARNING: [Synth 8-7023] instance 'U_krnl_proj_split_fifo_w16_d3_S_ShiftReg' of module 'krnl_proj_split_fifo_w16_d3_S_ShiftReg' has 6 connections declared, but only 5 given [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_fifo_w16_d3_S.v:53]
INFO: [Synth 8-6155] done synthesizing module 'krnl_proj_split_fifo_w16_d3_S' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_fifo_w16_d3_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'krnl_proj_split_fifo_w64_d2_S' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_fifo_w64_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'krnl_proj_split_fifo_w64_d2_S_ShiftReg' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_fifo_w64_d2_S.v:130]
INFO: [Synth 8-6155] done synthesizing module 'krnl_proj_split_fifo_w64_d2_S_ShiftReg' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_fifo_w64_d2_S.v:130]
WARNING: [Synth 8-7071] port 'reset' of module 'krnl_proj_split_fifo_w64_d2_S_ShiftReg' is unconnected for instance 'U_krnl_proj_split_fifo_w64_d2_S_ShiftReg' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_fifo_w64_d2_S.v:53]
WARNING: [Synth 8-7023] instance 'U_krnl_proj_split_fifo_w64_d2_S_ShiftReg' of module 'krnl_proj_split_fifo_w64_d2_S_ShiftReg' has 6 connections declared, but only 5 given [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_fifo_w64_d2_S.v:53]
INFO: [Synth 8-6155] done synthesizing module 'krnl_proj_split_fifo_w64_d2_S' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_fifo_w64_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'krnl_proj_split_fifo_w33_d64_A' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_fifo_w33_d64_A.v:11]
INFO: [Synth 8-6157] synthesizing module 'krnl_proj_split_fifo_w33_d64_A_ram' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_fifo_w33_d64_A.v:188]
INFO: [Synth 8-6155] done synthesizing module 'krnl_proj_split_fifo_w33_d64_A_ram' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_fifo_w33_d64_A.v:188]
INFO: [Synth 8-6155] done synthesizing module 'krnl_proj_split_fifo_w33_d64_A' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_fifo_w33_d64_A.v:11]
INFO: [Synth 8-6157] synthesizing module 'krnl_proj_split_start_for_matcher_engine_1720_16_U0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_start_for_matcher_engine_1720_16_U0.v:11]
INFO: [Synth 8-6157] synthesizing module 'krnl_proj_split_start_for_matcher_engine_1720_16_U0_ShiftReg' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_start_for_matcher_engine_1720_16_U0.v:117]
INFO: [Synth 8-6155] done synthesizing module 'krnl_proj_split_start_for_matcher_engine_1720_16_U0_ShiftReg' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_start_for_matcher_engine_1720_16_U0.v:117]
WARNING: [Synth 8-7071] port 'reset' of module 'krnl_proj_split_start_for_matcher_engine_1720_16_U0_ShiftReg' is unconnected for instance 'U_krnl_proj_split_start_for_matcher_engine_1720_16_U0_ShiftReg' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_start_for_matcher_engine_1720_16_U0.v:50]
WARNING: [Synth 8-7023] instance 'U_krnl_proj_split_start_for_matcher_engine_1720_16_U0_ShiftReg' of module 'krnl_proj_split_start_for_matcher_engine_1720_16_U0_ShiftReg' has 6 connections declared, but only 5 given [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_start_for_matcher_engine_1720_16_U0.v:50]
INFO: [Synth 8-6155] done synthesizing module 'krnl_proj_split_start_for_matcher_engine_1720_16_U0' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_start_for_matcher_engine_1720_16_U0.v:11]
INFO: [Synth 8-6157] synthesizing module 'krnl_proj_split_start_for_matcher_engine_957_214_U0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_start_for_matcher_engine_957_214_U0.v:11]
INFO: [Synth 8-6157] synthesizing module 'krnl_proj_split_start_for_matcher_engine_957_214_U0_ShiftReg' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_start_for_matcher_engine_957_214_U0.v:117]
INFO: [Synth 8-6155] done synthesizing module 'krnl_proj_split_start_for_matcher_engine_957_214_U0_ShiftReg' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_start_for_matcher_engine_957_214_U0.v:117]
WARNING: [Synth 8-7071] port 'reset' of module 'krnl_proj_split_start_for_matcher_engine_957_214_U0_ShiftReg' is unconnected for instance 'U_krnl_proj_split_start_for_matcher_engine_957_214_U0_ShiftReg' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_start_for_matcher_engine_957_214_U0.v:50]
WARNING: [Synth 8-7023] instance 'U_krnl_proj_split_start_for_matcher_engine_957_214_U0_ShiftReg' of module 'krnl_proj_split_start_for_matcher_engine_957_214_U0_ShiftReg' has 6 connections declared, but only 5 given [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_start_for_matcher_engine_957_214_U0.v:50]
INFO: [Synth 8-6155] done synthesizing module 'krnl_proj_split_start_for_matcher_engine_957_214_U0' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_start_for_matcher_engine_957_214_U0.v:11]
INFO: [Synth 8-6155] done synthesizing module 'krnl_proj_split' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split.v:9]
INFO: [Synth 8-6155] done synthesizing module 'ulp_krnl_proj_split_0_0' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_krnl_proj_split_0_0/synth/ulp_krnl_proj_split_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3fc1/hdl/verilog/krnl_proj_split_control_s_axi.v:290]
WARNING: [Synth 8-7129] Port reset in module krnl_proj_split_start_for_matcher_engine_957_214_U0_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module krnl_proj_split_start_for_matcher_engine_1720_16_U0_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module krnl_proj_split_fifo_w64_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[1] in module krnl_proj_split_fifo_w64_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module krnl_proj_split_fifo_w16_d3_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module krnl_proj_split_fifo_w9_d64_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port short_matches_num_data_valid[6] in module krnl_proj_split_merge_matches_Pipeline_VITIS_LOOP_146_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port short_matches_num_data_valid[5] in module krnl_proj_split_merge_matches_Pipeline_VITIS_LOOP_146_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port short_matches_num_data_valid[4] in module krnl_proj_split_merge_matches_Pipeline_VITIS_LOOP_146_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port short_matches_num_data_valid[3] in module krnl_proj_split_merge_matches_Pipeline_VITIS_LOOP_146_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port short_matches_num_data_valid[2] in module krnl_proj_split_merge_matches_Pipeline_VITIS_LOOP_146_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port short_matches_num_data_valid[1] in module krnl_proj_split_merge_matches_Pipeline_VITIS_LOOP_146_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port short_matches_num_data_valid[0] in module krnl_proj_split_merge_matches_Pipeline_VITIS_LOOP_146_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port short_matches_fifo_cap[6] in module krnl_proj_split_merge_matches_Pipeline_VITIS_LOOP_146_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port short_matches_fifo_cap[5] in module krnl_proj_split_merge_matches_Pipeline_VITIS_LOOP_146_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port short_matches_fifo_cap[4] in module krnl_proj_split_merge_matches_Pipeline_VITIS_LOOP_146_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port short_matches_fifo_cap[3] in module krnl_proj_split_merge_matches_Pipeline_VITIS_LOOP_146_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port short_matches_fifo_cap[2] in module krnl_proj_split_merge_matches_Pipeline_VITIS_LOOP_146_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port short_matches_fifo_cap[1] in module krnl_proj_split_merge_matches_Pipeline_VITIS_LOOP_146_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port short_matches_fifo_cap[0] in module krnl_proj_split_merge_matches_Pipeline_VITIS_LOOP_146_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port long_matches_num_data_valid[6] in module krnl_proj_split_merge_matches_Pipeline_VITIS_LOOP_146_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port long_matches_num_data_valid[5] in module krnl_proj_split_merge_matches_Pipeline_VITIS_LOOP_146_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port long_matches_num_data_valid[4] in module krnl_proj_split_merge_matches_Pipeline_VITIS_LOOP_146_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port long_matches_num_data_valid[3] in module krnl_proj_split_merge_matches_Pipeline_VITIS_LOOP_146_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port long_matches_num_data_valid[2] in module krnl_proj_split_merge_matches_Pipeline_VITIS_LOOP_146_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port long_matches_num_data_valid[1] in module krnl_proj_split_merge_matches_Pipeline_VITIS_LOOP_146_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port long_matches_num_data_valid[0] in module krnl_proj_split_merge_matches_Pipeline_VITIS_LOOP_146_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port long_matches_fifo_cap[6] in module krnl_proj_split_merge_matches_Pipeline_VITIS_LOOP_146_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port long_matches_fifo_cap[5] in module krnl_proj_split_merge_matches_Pipeline_VITIS_LOOP_146_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port long_matches_fifo_cap[4] in module krnl_proj_split_merge_matches_Pipeline_VITIS_LOOP_146_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port long_matches_fifo_cap[3] in module krnl_proj_split_merge_matches_Pipeline_VITIS_LOOP_146_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port long_matches_fifo_cap[2] in module krnl_proj_split_merge_matches_Pipeline_VITIS_LOOP_146_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port long_matches_fifo_cap[1] in module krnl_proj_split_merge_matches_Pipeline_VITIS_LOOP_146_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port long_matches_fifo_cap[0] in module krnl_proj_split_merge_matches_Pipeline_VITIS_LOOP_146_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port short_matches_num_data_valid[6] in module krnl_proj_split_merge_matches is either unconnected or has no load
WARNING: [Synth 8-7129] Port short_matches_num_data_valid[5] in module krnl_proj_split_merge_matches is either unconnected or has no load
WARNING: [Synth 8-7129] Port short_matches_num_data_valid[4] in module krnl_proj_split_merge_matches is either unconnected or has no load
WARNING: [Synth 8-7129] Port short_matches_num_data_valid[3] in module krnl_proj_split_merge_matches is either unconnected or has no load
WARNING: [Synth 8-7129] Port short_matches_num_data_valid[2] in module krnl_proj_split_merge_matches is either unconnected or has no load
WARNING: [Synth 8-7129] Port short_matches_num_data_valid[1] in module krnl_proj_split_merge_matches is either unconnected or has no load
WARNING: [Synth 8-7129] Port short_matches_num_data_valid[0] in module krnl_proj_split_merge_matches is either unconnected or has no load
WARNING: [Synth 8-7129] Port short_matches_fifo_cap[6] in module krnl_proj_split_merge_matches is either unconnected or has no load
WARNING: [Synth 8-7129] Port short_matches_fifo_cap[5] in module krnl_proj_split_merge_matches is either unconnected or has no load
WARNING: [Synth 8-7129] Port short_matches_fifo_cap[4] in module krnl_proj_split_merge_matches is either unconnected or has no load
WARNING: [Synth 8-7129] Port short_matches_fifo_cap[3] in module krnl_proj_split_merge_matches is either unconnected or has no load
WARNING: [Synth 8-7129] Port short_matches_fifo_cap[2] in module krnl_proj_split_merge_matches is either unconnected or has no load
WARNING: [Synth 8-7129] Port short_matches_fifo_cap[1] in module krnl_proj_split_merge_matches is either unconnected or has no load
WARNING: [Synth 8-7129] Port short_matches_fifo_cap[0] in module krnl_proj_split_merge_matches is either unconnected or has no load
WARNING: [Synth 8-7129] Port long_matches_num_data_valid[6] in module krnl_proj_split_merge_matches is either unconnected or has no load
WARNING: [Synth 8-7129] Port long_matches_num_data_valid[5] in module krnl_proj_split_merge_matches is either unconnected or has no load
WARNING: [Synth 8-7129] Port long_matches_num_data_valid[4] in module krnl_proj_split_merge_matches is either unconnected or has no load
WARNING: [Synth 8-7129] Port long_matches_num_data_valid[3] in module krnl_proj_split_merge_matches is either unconnected or has no load
WARNING: [Synth 8-7129] Port long_matches_num_data_valid[2] in module krnl_proj_split_merge_matches is either unconnected or has no load
WARNING: [Synth 8-7129] Port long_matches_num_data_valid[1] in module krnl_proj_split_merge_matches is either unconnected or has no load
WARNING: [Synth 8-7129] Port long_matches_num_data_valid[0] in module krnl_proj_split_merge_matches is either unconnected or has no load
WARNING: [Synth 8-7129] Port long_matches_fifo_cap[6] in module krnl_proj_split_merge_matches is either unconnected or has no load
WARNING: [Synth 8-7129] Port long_matches_fifo_cap[5] in module krnl_proj_split_merge_matches is either unconnected or has no load
WARNING: [Synth 8-7129] Port long_matches_fifo_cap[4] in module krnl_proj_split_merge_matches is either unconnected or has no load
WARNING: [Synth 8-7129] Port long_matches_fifo_cap[3] in module krnl_proj_split_merge_matches is either unconnected or has no load
WARNING: [Synth 8-7129] Port long_matches_fifo_cap[2] in module krnl_proj_split_merge_matches is either unconnected or has no load
WARNING: [Synth 8-7129] Port long_matches_fifo_cap[1] in module krnl_proj_split_merge_matches is either unconnected or has no load
WARNING: [Synth 8-7129] Port long_matches_fifo_cap[0] in module krnl_proj_split_merge_matches is either unconnected or has no load
WARNING: [Synth 8-7129] Port def[0] in module krnl_proj_split_sparsemux_513_8_1_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module krnl_proj_split_matcher_engine_957_214_Pipeline_match_mask_loop_pattern_bytes_LONG_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module krnl_proj_split_matcher_engine_957_214_s_pattern_id_LONG_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module krnl_proj_split_matcher_engine_957_214_s_pattern_len_LONG_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module krnl_proj_split_matcher_engine_957_214_s_state_RAM_1P_BRAM_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port long_bytes_num_data_valid[6] in module krnl_proj_split_matcher_engine_957_214_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port long_bytes_num_data_valid[5] in module krnl_proj_split_matcher_engine_957_214_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port long_bytes_num_data_valid[4] in module krnl_proj_split_matcher_engine_957_214_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port long_bytes_num_data_valid[3] in module krnl_proj_split_matcher_engine_957_214_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port long_bytes_num_data_valid[2] in module krnl_proj_split_matcher_engine_957_214_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port long_bytes_num_data_valid[1] in module krnl_proj_split_matcher_engine_957_214_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port long_bytes_num_data_valid[0] in module krnl_proj_split_matcher_engine_957_214_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port long_bytes_fifo_cap[6] in module krnl_proj_split_matcher_engine_957_214_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port long_bytes_fifo_cap[5] in module krnl_proj_split_matcher_engine_957_214_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port long_bytes_fifo_cap[4] in module krnl_proj_split_matcher_engine_957_214_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port long_bytes_fifo_cap[3] in module krnl_proj_split_matcher_engine_957_214_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port long_bytes_fifo_cap[2] in module krnl_proj_split_matcher_engine_957_214_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port long_bytes_fifo_cap[1] in module krnl_proj_split_matcher_engine_957_214_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port long_bytes_fifo_cap[0] in module krnl_proj_split_matcher_engine_957_214_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port long_matches_num_data_valid[6] in module krnl_proj_split_matcher_engine_957_214_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port long_matches_num_data_valid[5] in module krnl_proj_split_matcher_engine_957_214_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port long_matches_num_data_valid[4] in module krnl_proj_split_matcher_engine_957_214_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port long_matches_num_data_valid[3] in module krnl_proj_split_matcher_engine_957_214_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port long_matches_num_data_valid[2] in module krnl_proj_split_matcher_engine_957_214_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port long_matches_num_data_valid[1] in module krnl_proj_split_matcher_engine_957_214_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port long_matches_num_data_valid[0] in module krnl_proj_split_matcher_engine_957_214_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port long_matches_fifo_cap[6] in module krnl_proj_split_matcher_engine_957_214_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port long_matches_fifo_cap[5] in module krnl_proj_split_matcher_engine_957_214_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port long_matches_fifo_cap[4] in module krnl_proj_split_matcher_engine_957_214_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port long_matches_fifo_cap[3] in module krnl_proj_split_matcher_engine_957_214_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port long_matches_fifo_cap[2] in module krnl_proj_split_matcher_engine_957_214_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port long_matches_fifo_cap[1] in module krnl_proj_split_matcher_engine_957_214_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port long_matches_fifo_cap[0] in module krnl_proj_split_matcher_engine_957_214_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_pattern_id_SHORT_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_15_ROMqcK is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_14_ROMpcA is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_13_ROMocq is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_12_ROMncg is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 4305.082 ; gain = 1552.750 ; free physical = 12114 ; free virtual = 44066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 4305.082 ; gain = 1552.750 ; free physical = 12114 ; free virtual = 44066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 4305.082 ; gain = 1552.750 ; free physical = 12114 ; free virtual = 44066
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.37 . Memory (MB): peak = 4305.082 ; gain = 0.000 ; free physical = 12116 ; free virtual = 44068
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_krnl_proj_split_0_0/constraints/krnl_proj_split_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_krnl_proj_split_0_0/constraints/krnl_proj_split_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/ulp_krnl_proj_split_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/ulp_krnl_proj_split_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4313.086 ; gain = 0.000 ; free physical = 14936 ; free virtual = 46889
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.27 . Memory (MB): peak = 4313.121 ; gain = 0.000 ; free physical = 14901 ; free virtual = 46853
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 4313.121 ; gain = 1560.789 ; free physical = 14497 ; free virtual = 46450
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu55c-fsvh2892-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 4325.008 ; gain = 1572.676 ; free physical = 14496 ; free virtual = 46449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/ulp_krnl_proj_split_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 4325.008 ; gain = 1572.676 ; free physical = 14497 ; free virtual = 46450
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'krnl_proj_split_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'krnl_proj_split_control_s_axi'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'krnl_proj_split_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'krnl_proj_split_control_s_axi'
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 15 for RAM "krnl_proj_split_matcher_engine_1720_16_s_state_1_RAM_1P_BRAM_1R1W:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "krnl_proj_split_matcher_engine_957_214_s_state_RAM_1P_BRAM_1R1W:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "krnl_proj_split_matcher_engine_957_214_s_state_RAM_1P_BRAM_1R1W:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "krnl_proj_split_matcher_engine_957_214_s_state_RAM_1P_BRAM_1R1W:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "krnl_proj_split_matcher_engine_957_214_s_state_RAM_1P_BRAM_1R1W:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "krnl_proj_split_matcher_engine_957_214_s_state_RAM_1P_BRAM_1R1W:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 33 for RAM "krnl_proj_split_matcher_engine_957_214_s_state_RAM_1P_BRAM_1R1W:/ram_reg"
INFO: [Synth 8-6904] The RAM "krnl_proj_split_fifo_w33_d64_A_ram:/mem_reg" of size (depth=63 x width=33) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 4329.094 ; gain = 1576.762 ; free physical = 9668 ; free virtual = 41638
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 2     
	   2 Input   18 Bit       Adders := 2     
	   2 Input   11 Bit       Adders := 3     
	   2 Input   10 Bit       Adders := 3     
	   2 Input    8 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 9     
	   3 Input    7 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 4     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 4     
	   2 Input    2 Bit       Adders := 2     
+---XORs : 
	   2 Input    512 Bit         XORs := 2     
	   2 Input     64 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	              512 Bit    Registers := 11    
	              214 Bit    Registers := 2     
	              213 Bit    Registers := 2     
	               64 Bit    Registers := 24    
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 8     
	               18 Bit    Registers := 2     
	               16 Bit    Registers := 5     
	               15 Bit    Registers := 3     
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 7     
	               10 Bit    Registers := 7     
	                8 Bit    Registers := 23    
	                7 Bit    Registers := 12    
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 5     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 18    
	                1 Bit    Registers := 685   
+---RAMs : 
	             199K Bit	(957 X 213 bit)          RAMs := 1     
	              25K Bit	(1720 X 15 bit)          RAMs := 1     
	               2K Bit	(63 X 33 bit)          RAMs := 2     
+---ROMs : 
	                    ROMs := 21    
+---Muxes : 
	   2 Input  512 Bit        Muxes := 7     
	   2 Input  214 Bit        Muxes := 1     
	   2 Input  213 Bit        Muxes := 2     
	   2 Input   64 Bit        Muxes := 15    
	   2 Input   33 Bit        Muxes := 2     
	   9 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 3     
	   2 Input   16 Bit        Muxes := 3     
	   2 Input   15 Bit        Muxes := 2     
	   2 Input   11 Bit        Muxes := 5     
	   2 Input   10 Bit        Muxes := 6     
	   3 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 4     
	   2 Input    8 Bit        Muxes := 1     
	   8 Input    7 Bit        Muxes := 1     
	   3 Input    7 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 6     
	   2 Input    5 Bit        Muxes := 6     
	   3 Input    5 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 8     
	   3 Input    4 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 6     
	   2 Input    2 Bit        Muxes := 36    
	   4 Input    2 Bit        Muxes := 14    
	   5 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 140   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 9024 (col length:94)
BRAMs: 4032 (col length: RAMB18 288 RAMB36 144)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-6904] The RAM "inst/long_matches_U/U_krnl_proj_split_fifo_w33_d64_A_ram/mem_reg" of size (depth=63 x width=33) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/short_matches_U/U_krnl_proj_split_fifo_w33_d64_A_ram/mem_reg" of size (depth=63 x width=33) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "inst/i_1/matcher_engine_957_214_U0/state_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "inst/i_1/matcher_engine_957_214_U0/state_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "inst/i_1/matcher_engine_957_214_U0/state_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "inst/i_1/matcher_engine_957_214_U0/state_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "inst/i_1/matcher_engine_957_214_U0/state_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 33 for RAM "inst/i_1/matcher_engine_957_214_U0/state_U/ram_reg"
INFO: [Synth 8-6904] The RAM "inst/long_matches_U/U_krnl_proj_split_fifo_w33_d64_A_ram/mem_reg" of size (depth=63 x width=33) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 15 for RAM "inst/i_2/matcher_engine_1720_16_U0/state_1_U/ram_reg"
INFO: [Synth 8-6904] The RAM "inst/short_matches_U/U_krnl_proj_split_fifo_w33_d64_A_ram/mem_reg" of size (depth=63 x width=33) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module krnl_proj_split_control_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module krnl_proj_split_control_s_axi.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:15 ; elapsed = 00:01:18 . Memory (MB): peak = 4329.094 ; gain = 1576.762 ; free physical = 9381 ; free virtual = 41368
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+-----------------------------------------------------------------------------------------------+----------------------------------------+---------------+----------------+
|Module Name                                                                                    | RTL Object                             | Depth x Width | Implemented As | 
+-----------------------------------------------------------------------------------------------+----------------------------------------+---------------+----------------+
|krnl_proj_split_matcher_engine_957_214_Pipeline_match_mask_loop_pattern_bytes_LONG_ROM_AUTO_1R | q0_reg                                 | 262144x8      | Block RAM      | 
|krnl_proj_split_matcher_engine_957_214_s                                                       | p_2_reg_198797_reg_rep                 | 1024x8        | Block RAM      | 
|krnl_proj_split_matcher_engine_957_214_s                                                       | zext_ln104_reg_199507_reg_rep          | 1024x12       | Block RAM      | 
|krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop                                   | pattern_len_SHORT_U/q0_reg             | 2048x5        | Block RAM      | 
|krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop                                   | zext_ln104_reg_20942_reg_rep           | 2048x8        | Block RAM      | 
|krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop                                   | zext_ln104_reg_20942_reg_rep           | 2048x8        | Block RAM      | 
|krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop                                   | zext_ln104_reg_20942_reg_rep           | 2048x8        | Block RAM      | 
|krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop                                   | zext_ln104_reg_20942_reg_rep           | 2048x8        | Block RAM      | 
|krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop                                   | zext_ln104_reg_20942_reg_rep           | 2048x8        | Block RAM      | 
|krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop                                   | zext_ln104_reg_20942_reg_rep           | 2048x8        | Block RAM      | 
|krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop                                   | zext_ln104_reg_20942_reg_rep           | 2048x8        | Block RAM      | 
|krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop                                   | zext_ln104_reg_20942_reg_rep           | 2048x8        | Block RAM      | 
|krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop                                   | zext_ln104_reg_20942_reg_rep           | 2048x8        | Block RAM      | 
|krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop                                   | zext_ln104_reg_20942_reg_rep           | 2048x8        | Block RAM      | 
|krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop                                   | zext_ln104_reg_20942_reg_rep           | 2048x8        | Block RAM      | 
|krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop                                   | zext_ln104_reg_20942_reg_rep           | 2048x8        | Block RAM      | 
|krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop                                   | zext_ln104_reg_20942_reg_rep           | 2048x8        | Block RAM      | 
|krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop                                   | zext_ln104_reg_20942_reg_rep           | 2048x8        | Block RAM      | 
|krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop                                   | zext_ln104_reg_20942_reg_rep           | 2048x8        | Block RAM      | 
|krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop                                   | zext_ln104_reg_20942_reg_rep           | 2048x8        | Block RAM      | 
|krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop                                   | zext_ln104_reg_20942_pp0_iter1_reg_reg | 2048x12       | Block RAM      | 
|krnl_proj_split_matcher_engine_957_214_Pipeline_match_mask_loop                                | pattern_bytes_LONG_U/q0_reg            | 262144x8      | Block RAM      | 
|krnl_proj_split_matcher_engine_957_214_s                                                       | p_2_reg_198797_reg_rep                 | 1024x8        | Block RAM      | 
|krnl_proj_split_matcher_engine_957_214_s                                                       | zext_ln104_reg_199507_reg_rep          | 1024x12       | Block RAM      | 
|krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop                                   | pattern_len_SHORT_U/q0_reg             | 2048x5        | Block RAM      | 
|krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop                                   | zext_ln104_reg_20942_reg_rep           | 2048x8        | Block RAM      | 
|krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop                                   | zext_ln104_reg_20942_reg_rep           | 2048x8        | Block RAM      | 
|krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop                                   | zext_ln104_reg_20942_reg_rep           | 2048x8        | Block RAM      | 
|krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop                                   | zext_ln104_reg_20942_reg_rep           | 2048x8        | Block RAM      | 
|krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop                                   | zext_ln104_reg_20942_reg_rep           | 2048x8        | Block RAM      | 
|krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop                                   | zext_ln104_reg_20942_reg_rep           | 2048x8        | Block RAM      | 
|krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop                                   | zext_ln104_reg_20942_reg_rep           | 2048x8        | Block RAM      | 
|krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop                                   | zext_ln104_reg_20942_reg_rep           | 2048x8        | Block RAM      | 
|krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop                                   | zext_ln104_reg_20942_reg_rep           | 2048x8        | Block RAM      | 
|krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop                                   | zext_ln104_reg_20942_reg_rep           | 2048x8        | Block RAM      | 
|krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop                                   | zext_ln104_reg_20942_reg_rep           | 2048x8        | Block RAM      | 
|krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop                                   | zext_ln104_reg_20942_reg_rep           | 2048x8        | Block RAM      | 
|krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop                                   | zext_ln104_reg_20942_reg_rep           | 2048x8        | Block RAM      | 
|krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop                                   | zext_ln104_reg_20942_reg_rep           | 2048x8        | Block RAM      | 
|krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop                                   | zext_ln104_reg_20942_reg_rep           | 2048x8        | Block RAM      | 
|krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop                                   | zext_ln104_reg_20942_reg_rep           | 2048x8        | Block RAM      | 
|krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop                                   | zext_ln104_reg_20942_pp0_iter1_reg_reg | 2048x12       | Block RAM      | 
+-----------------------------------------------------------------------------------------------+----------------------------------------+---------------+----------------+


Block RAM: Preliminary Mapping Report (see note below)
+-----------------------------------+-------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                        | RTL Object        | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-----------------------------------+-------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|inst/i_1/matcher_engine_957_214_U0 | state_U/ram_reg   | 957 x 213(READ_FIRST)  | W | R |                        |   |   | Port A           | 0      | 6      | 1,1,1,1,1,1     | 
|inst/i_2/matcher_engine_1720_16_U0 | state_1_U/ram_reg | 1 K x 15(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 1               | 
+-----------------------------------+-------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+--------------------------------------------------------------+-----------+----------------------+--------------+
|Module Name | RTL Object                                                   | Inference | Size (Depth x Width) | Primitives   | 
+------------+--------------------------------------------------------------+-----------+----------------------+--------------+
|inst        | long_matches_U/U_krnl_proj_split_fifo_w33_d64_A_ram/mem_reg  | Implied   | 64 x 33              | RAM64M8 x 5  | 
|inst        | short_matches_U/U_krnl_proj_split_fifo_w33_d64_A_ram/mem_reg | Implied   | 64 x 33              | RAM64M8 x 5  | 
+------------+--------------------------------------------------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:19 ; elapsed = 00:01:23 . Memory (MB): peak = 4356.781 ; gain = 1604.449 ; free physical = 9356 ; free virtual = 41344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:22 ; elapsed = 00:01:25 . Memory (MB): peak = 4356.781 ; gain = 1604.449 ; free physical = 8995 ; free virtual = 40983
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+-----------------------------------+-------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                        | RTL Object        | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-----------------------------------+-------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|inst/i_1/matcher_engine_957_214_U0 | state_U/ram_reg   | 957 x 213(READ_FIRST)  | W | R |                        |   |   | Port A           | 0      | 6      | 1,1,1,1,1,1     | 
|inst/i_2/matcher_engine_1720_16_U0 | state_1_U/ram_reg | 1 K x 15(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 1               | 
+-----------------------------------+-------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+


Distributed RAM: Final Mapping Report
+------------+--------------------------------------------------------------+-----------+----------------------+--------------+
|Module Name | RTL Object                                                   | Inference | Size (Depth x Width) | Primitives   | 
+------------+--------------------------------------------------------------+-----------+----------------------+--------------+
|inst        | long_matches_U/U_krnl_proj_split_fifo_w33_d64_A_ram/mem_reg  | Implied   | 64 x 33              | RAM64M8 x 5  | 
|inst        | short_matches_U/U_krnl_proj_split_fifo_w33_d64_A_ram/mem_reg | Implied   | 64 x 33              | RAM64M8 x 5  | 
+------------+--------------------------------------------------------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/matcher_engine_957_214_U0/grp_matcher_engine_957_214_Pipeline_match_mask_loop_fu_198832/pattern_bytes_LONG_U/q0_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/matcher_engine_957_214_U0/grp_matcher_engine_957_214_Pipeline_match_mask_loop_fu_198832/pattern_bytes_LONG_U/q0_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/matcher_engine_957_214_U0/grp_matcher_engine_957_214_Pipeline_match_mask_loop_fu_198832/pattern_bytes_LONG_U/q0_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/matcher_engine_957_214_U0/grp_matcher_engine_957_214_Pipeline_match_mask_loop_fu_198832/pattern_bytes_LONG_U/q0_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/matcher_engine_957_214_U0/grp_matcher_engine_957_214_Pipeline_match_mask_loop_fu_198832/pattern_bytes_LONG_U/q0_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/matcher_engine_957_214_U0/grp_matcher_engine_957_214_Pipeline_match_mask_loop_fu_198832/pattern_bytes_LONG_U/q0_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/matcher_engine_957_214_U0/grp_matcher_engine_957_214_Pipeline_match_mask_loop_fu_198832/pattern_bytes_LONG_U/q0_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/matcher_engine_957_214_U0/grp_matcher_engine_957_214_Pipeline_match_mask_loop_fu_198832/pattern_bytes_LONG_U/q0_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/matcher_engine_957_214_U0/grp_matcher_engine_957_214_Pipeline_match_mask_loop_fu_198832/pattern_bytes_LONG_U/q0_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/matcher_engine_957_214_U0/grp_matcher_engine_957_214_Pipeline_match_mask_loop_fu_198832/pattern_bytes_LONG_U/q0_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/matcher_engine_957_214_U0/grp_matcher_engine_957_214_Pipeline_match_mask_loop_fu_198832/pattern_bytes_LONG_U/q0_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/matcher_engine_957_214_U0/grp_matcher_engine_957_214_Pipeline_match_mask_loop_fu_198832/pattern_bytes_LONG_U/q0_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/matcher_engine_957_214_U0/grp_matcher_engine_957_214_Pipeline_match_mask_loop_fu_198832/pattern_bytes_LONG_U/q0_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/matcher_engine_957_214_U0/grp_matcher_engine_957_214_Pipeline_match_mask_loop_fu_198832/pattern_bytes_LONG_U/q0_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/matcher_engine_957_214_U0/grp_matcher_engine_957_214_Pipeline_match_mask_loop_fu_198832/pattern_bytes_LONG_U/q0_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/matcher_engine_957_214_U0/grp_matcher_engine_957_214_Pipeline_match_mask_loop_fu_198832/pattern_bytes_LONG_U/q0_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/matcher_engine_957_214_U0/grp_matcher_engine_957_214_Pipeline_match_mask_loop_fu_198832/pattern_bytes_LONG_U/q0_reg_2_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/matcher_engine_957_214_U0/grp_matcher_engine_957_214_Pipeline_match_mask_loop_fu_198832/pattern_bytes_LONG_U/q0_reg_2_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/matcher_engine_957_214_U0/grp_matcher_engine_957_214_Pipeline_match_mask_loop_fu_198832/pattern_bytes_LONG_U/q0_reg_2_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/matcher_engine_957_214_U0/grp_matcher_engine_957_214_Pipeline_match_mask_loop_fu_198832/pattern_bytes_LONG_U/q0_reg_2_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/matcher_engine_957_214_U0/grp_matcher_engine_957_214_Pipeline_match_mask_loop_fu_198832/pattern_bytes_LONG_U/q0_reg_2_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/matcher_engine_957_214_U0/grp_matcher_engine_957_214_Pipeline_match_mask_loop_fu_198832/pattern_bytes_LONG_U/q0_reg_2_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/matcher_engine_957_214_U0/grp_matcher_engine_957_214_Pipeline_match_mask_loop_fu_198832/pattern_bytes_LONG_U/q0_reg_2_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/matcher_engine_957_214_U0/grp_matcher_engine_957_214_Pipeline_match_mask_loop_fu_198832/pattern_bytes_LONG_U/q0_reg_2_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/matcher_engine_957_214_U0/grp_matcher_engine_957_214_Pipeline_match_mask_loop_fu_198832/pattern_bytes_LONG_U/q0_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/matcher_engine_957_214_U0/grp_matcher_engine_957_214_Pipeline_match_mask_loop_fu_198832/pattern_bytes_LONG_U/q0_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/matcher_engine_957_214_U0/grp_matcher_engine_957_214_Pipeline_match_mask_loop_fu_198832/pattern_bytes_LONG_U/q0_reg_3_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/matcher_engine_957_214_U0/grp_matcher_engine_957_214_Pipeline_match_mask_loop_fu_198832/pattern_bytes_LONG_U/q0_reg_3_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/matcher_engine_957_214_U0/grp_matcher_engine_957_214_Pipeline_match_mask_loop_fu_198832/pattern_bytes_LONG_U/q0_reg_3_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/matcher_engine_957_214_U0/grp_matcher_engine_957_214_Pipeline_match_mask_loop_fu_198832/pattern_bytes_LONG_U/q0_reg_3_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/matcher_engine_957_214_U0/grp_matcher_engine_957_214_Pipeline_match_mask_loop_fu_198832/pattern_bytes_LONG_U/q0_reg_3_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/matcher_engine_957_214_U0/grp_matcher_engine_957_214_Pipeline_match_mask_loop_fu_198832/pattern_bytes_LONG_U/q0_reg_3_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/matcher_engine_957_214_U0/grp_matcher_engine_957_214_Pipeline_match_mask_loop_fu_198832/pattern_bytes_LONG_U/q0_reg_4_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/matcher_engine_957_214_U0/grp_matcher_engine_957_214_Pipeline_match_mask_loop_fu_198832/pattern_bytes_LONG_U/q0_reg_4_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/matcher_engine_957_214_U0/grp_matcher_engine_957_214_Pipeline_match_mask_loop_fu_198832/pattern_bytes_LONG_U/q0_reg_4_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/matcher_engine_957_214_U0/grp_matcher_engine_957_214_Pipeline_match_mask_loop_fu_198832/pattern_bytes_LONG_U/q0_reg_4_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/matcher_engine_957_214_U0/grp_matcher_engine_957_214_Pipeline_match_mask_loop_fu_198832/pattern_bytes_LONG_U/q0_reg_4_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/matcher_engine_957_214_U0/grp_matcher_engine_957_214_Pipeline_match_mask_loop_fu_198832/pattern_bytes_LONG_U/q0_reg_4_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/matcher_engine_957_214_U0/grp_matcher_engine_957_214_Pipeline_match_mask_loop_fu_198832/pattern_bytes_LONG_U/q0_reg_4_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/matcher_engine_957_214_U0/grp_matcher_engine_957_214_Pipeline_match_mask_loop_fu_198832/pattern_bytes_LONG_U/q0_reg_4_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/matcher_engine_957_214_U0/grp_matcher_engine_957_214_Pipeline_match_mask_loop_fu_198832/pattern_bytes_LONG_U/q0_reg_5_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/matcher_engine_957_214_U0/grp_matcher_engine_957_214_Pipeline_match_mask_loop_fu_198832/pattern_bytes_LONG_U/q0_reg_5_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/matcher_engine_957_214_U0/grp_matcher_engine_957_214_Pipeline_match_mask_loop_fu_198832/pattern_bytes_LONG_U/q0_reg_5_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/matcher_engine_957_214_U0/grp_matcher_engine_957_214_Pipeline_match_mask_loop_fu_198832/pattern_bytes_LONG_U/q0_reg_5_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/matcher_engine_957_214_U0/grp_matcher_engine_957_214_Pipeline_match_mask_loop_fu_198832/pattern_bytes_LONG_U/q0_reg_5_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/matcher_engine_957_214_U0/grp_matcher_engine_957_214_Pipeline_match_mask_loop_fu_198832/pattern_bytes_LONG_U/q0_reg_5_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/matcher_engine_957_214_U0/grp_matcher_engine_957_214_Pipeline_match_mask_loop_fu_198832/pattern_bytes_LONG_U/q0_reg_5_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/matcher_engine_957_214_U0/grp_matcher_engine_957_214_Pipeline_match_mask_loop_fu_198832/pattern_bytes_LONG_U/q0_reg_5_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/matcher_engine_957_214_U0/grp_matcher_engine_957_214_Pipeline_match_mask_loop_fu_198832/pattern_bytes_LONG_U/q0_reg_6_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/matcher_engine_957_214_U0/grp_matcher_engine_957_214_Pipeline_match_mask_loop_fu_198832/pattern_bytes_LONG_U/q0_reg_6_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/matcher_engine_957_214_U0/grp_matcher_engine_957_214_Pipeline_match_mask_loop_fu_198832/pattern_bytes_LONG_U/q0_reg_6_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/matcher_engine_957_214_U0/grp_matcher_engine_957_214_Pipeline_match_mask_loop_fu_198832/pattern_bytes_LONG_U/q0_reg_6_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/matcher_engine_957_214_U0/grp_matcher_engine_957_214_Pipeline_match_mask_loop_fu_198832/pattern_bytes_LONG_U/q0_reg_6_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/matcher_engine_957_214_U0/grp_matcher_engine_957_214_Pipeline_match_mask_loop_fu_198832/pattern_bytes_LONG_U/q0_reg_6_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/matcher_engine_957_214_U0/grp_matcher_engine_957_214_Pipeline_match_mask_loop_fu_198832/pattern_bytes_LONG_U/q0_reg_6_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/matcher_engine_957_214_U0/grp_matcher_engine_957_214_Pipeline_match_mask_loop_fu_198832/pattern_bytes_LONG_U/q0_reg_6_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/matcher_engine_1720_16_U0/grp_matcher_engine_1720_16_Pipeline_pattern_loop_fu_198760/pattern_len_SHORT_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:24 ; elapsed = 00:01:27 . Memory (MB): peak = 4356.781 ; gain = 1604.449 ; free physical = 8708 ; free virtual = 40695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst/merge_matches_U0/grp_merge_matches_Pipeline_VITIS_LOOP_146_1_fu_109/tmp_4_i_reg_685_reg[0] with forward move, found 1 loads out of which
1 loads can have forward move
      Retimed registers names:
            inst/merge_matches_U0/grp_merge_matches_Pipeline_VITIS_LOOP_146_1_fu_109/tmp_4_i_reg_685_reg[0]_fret

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst/merge_matches_U0/grp_merge_matches_Pipeline_VITIS_LOOP_146_1_fu_109/and_ln146_reg_668_pp0_iter1_reg_reg[0] with forward move, found 1 loads out of which
1 loads can have forward move
      Retimed registers names:
            inst/merge_matches_U0/grp_merge_matches_Pipeline_VITIS_LOOP_146_1_fu_109/and_ln146_reg_668_pp0_iter1_reg_reg[0]_fret

---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:26 ; elapsed = 00:01:29 . Memory (MB): peak = 4356.781 ; gain = 1604.449 ; free physical = 8618 ; free virtual = 40606
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:26 ; elapsed = 00:01:29 . Memory (MB): peak = 4356.781 ; gain = 1604.449 ; free physical = 8618 ; free virtual = 40606
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:26 ; elapsed = 00:01:30 . Memory (MB): peak = 4356.781 ; gain = 1604.449 ; free physical = 8607 ; free virtual = 40595
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:26 ; elapsed = 00:01:30 . Memory (MB): peak = 4356.781 ; gain = 1604.449 ; free physical = 8603 ; free virtual = 40591
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:27 ; elapsed = 00:01:30 . Memory (MB): peak = 4356.781 ; gain = 1604.449 ; free physical = 8471 ; free virtual = 40459
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:27 ; elapsed = 00:01:30 . Memory (MB): peak = 4356.781 ; gain = 1604.449 ; free physical = 8465 ; free virtual = 40453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+-----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name        | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | SRL_SIG_reg[63] | 9      | 9          | 0      | 18      | 9      | 0      | 0      | 
|dsrl__1     | SRL_SIG_reg[2]  | 16     | 16         | 16     | 0       | 0      | 0      | 0      | 
+------------+-----------------+--------+------------+--------+---------+--------+--------+--------+


Retiming Report:
+--------------------+---+
|Retiming summary:   |   | 
+--------------------+---+
|Forward Retiming    | 2 | 
|Backward Retiming   | 0 | 
|New registers added | 2 | 
|Registers deleted   | 0 | 
+--------------------+---+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY8   |    48|
|2     |LUT1     |    24|
|3     |LUT2     |   436|
|4     |LUT3     |  1352|
|5     |LUT4     |  1133|
|6     |LUT5     |  1071|
|7     |LUT6     |  3020|
|8     |MUXF7    |   668|
|9     |MUXF8    |   321|
|10    |RAM64M8  |     4|
|11    |RAMB18E2 |    19|
|30    |RAMB36E2 |    64|
|88    |SRL16E   |    16|
|89    |SRLC32E  |    36|
|90    |FDRE     |  6099|
|91    |FDSE     |   102|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:27 ; elapsed = 00:01:30 . Memory (MB): peak = 4356.781 ; gain = 1604.449 ; free physical = 8458 ; free virtual = 40446
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:21 ; elapsed = 00:01:24 . Memory (MB): peak = 4360.691 ; gain = 1600.320 ; free physical = 10704 ; free virtual = 42692
Synthesis Optimization Complete : Time (s): cpu = 00:01:28 ; elapsed = 00:01:31 . Memory (MB): peak = 4360.691 ; gain = 1608.359 ; free physical = 10704 ; free virtual = 42692
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 4360.691 ; gain = 0.000 ; free physical = 10145 ; free virtual = 42133
INFO: [Netlist 29-17] Analyzing 1041 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4360.691 ; gain = 0.000 ; free physical = 9781 ; free virtual = 41769
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 4 instances

Synth Design complete | Checksum: 20f9f1c4
INFO: [Common 17-83] Releasing license: Synthesis
254 Infos, 119 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:33 ; elapsed = 00:01:37 . Memory (MB): peak = 4360.691 ; gain = 2961.016 ; free physical = 9764 ; free virtual = 41752
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 6129.630; main = 3541.296; forked = 2622.032
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 8433.008; main = 4356.785; forked = 4103.910
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4360.691 ; gain = 0.000 ; free physical = 9744 ; free virtual = 41750
INFO: [Common 17-1381] The checkpoint '/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/ulp_krnl_proj_split_0_0_synth_1/ulp_krnl_proj_split_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP ulp_krnl_proj_split_0_0, cache-ID = e6eded27ea18769b
INFO: [Coretcl 2-1174] Renamed 49 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4360.691 ; gain = 0.000 ; free physical = 9638 ; free virtual = 41681
INFO: [Common 17-1381] The checkpoint '/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/ulp_krnl_proj_split_0_0_synth_1/ulp_krnl_proj_split_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ulp_krnl_proj_split_0_0_utilization_synth.rpt -pb ulp_krnl_proj_split_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jan 17 14:22:25 2026...
