// Seed: 1139350385
module module_0 #(
    parameter id_2 = 32'd84
) (
    id_1,
    _id_2,
    id_3
);
  output wire id_3;
  output wire _id_2;
  inout supply0 id_1;
  logic ["" -  id_2 : 1] id_4[1 : 1];
  ;
  wire id_5 = id_4[-1 :-1];
  wire id_6;
  ;
  assign id_1 = 1;
  assign {id_5, id_5} = id_1;
endmodule
module module_1 #(
    parameter id_1  = 32'd37,
    parameter id_11 = 32'd33,
    parameter id_15 = 32'd84,
    parameter id_17 = 32'd17
) (
    output supply1 id_0,
    input wor _id_1,
    input supply1 id_2,
    output tri0 id_3,
    input supply1 id_4,
    output supply1 id_5,
    output uwire id_6,
    output tri id_7,
    input tri1 id_8,
    input supply1 id_9,
    input supply1 id_10,
    input supply1 _id_11,
    output uwire id_12
);
  parameter id_14 = id_5++;
  parameter id_15 = -1'b0;
  logic [7:0] id_16;
  ;
  wire _id_17;
  assign id_16[id_11&&id_1>>id_15&id_17&&((-1))] = -1;
  assign id_0 = id_11;
  wire id_18;
  module_0 modCall_1 (
      id_18,
      id_15,
      id_14
  );
  assign modCall_1.id_2 = 0;
endmodule
