// Seed: 2168381512
module module_0 (
    output supply0 id_0,
    input tri1 id_1,
    output wor id_2,
    output supply0 id_3,
    output wor id_4,
    output wor id_5,
    input wor id_6,
    input supply1 id_7,
    input tri0 id_8,
    input supply0 id_9,
    input tri id_10,
    input tri1 id_11,
    input tri1 id_12,
    input supply1 id_13,
    input uwire id_14,
    input tri1 id_15,
    output supply1 id_16,
    input wire id_17,
    input tri0 id_18,
    input wand id_19,
    input wor id_20,
    input tri0 id_21
);
  wire id_23;
  assign id_4 = 1 - 1;
  initial begin
    id_2 = 1;
    id_3 += 1'd0;
  end
endmodule
module module_1 (
    output wire id_0,
    output wand id_1,
    input  tri0 id_2,
    output wire id_3,
    output tri0 id_4,
    output tri1 id_5
);
  assign id_5 = 1;
  wire id_7;
  module_0(
      id_3,
      id_2,
      id_5,
      id_0,
      id_5,
      id_0,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_1,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2
  );
  wire id_8;
endmodule
