#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x12adb20 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x12a2ba0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x12acfb0 .functor NOT 1, L_0x12e2c10, C4<0>, C4<0>, C4<0>;
L_0x12e2940 .functor XOR 1, L_0x12e2750, L_0x12e28a0, C4<0>, C4<0>;
L_0x12e2b00 .functor XOR 1, L_0x12e2940, L_0x12e2a30, C4<0>, C4<0>;
v0x12e14e0_0 .net *"_ivl_10", 0 0, L_0x12e2a30;  1 drivers
v0x12e15e0_0 .net *"_ivl_12", 0 0, L_0x12e2b00;  1 drivers
v0x12e16c0_0 .net *"_ivl_2", 0 0, L_0x12e26b0;  1 drivers
v0x12e1780_0 .net *"_ivl_4", 0 0, L_0x12e2750;  1 drivers
v0x12e1860_0 .net *"_ivl_6", 0 0, L_0x12e28a0;  1 drivers
v0x12e1990_0 .net *"_ivl_8", 0 0, L_0x12e2940;  1 drivers
v0x12e1a70_0 .net "a", 0 0, v0x12e02d0_0;  1 drivers
v0x12e1b10_0 .net "b", 0 0, v0x12e0370_0;  1 drivers
v0x12e1bb0_0 .net "c", 0 0, v0x12e0410_0;  1 drivers
v0x12e1c50_0 .var "clk", 0 0;
v0x12e1cf0_0 .net "d", 0 0, v0x12e0550_0;  1 drivers
v0x12e1d90_0 .net "q_dut", 0 0, L_0x12e2610;  1 drivers
v0x12e1e30_0 .net "q_ref", 0 0, L_0x12a7470;  1 drivers
v0x12e1ed0_0 .var/2u "stats1", 159 0;
v0x12e1f70_0 .var/2u "strobe", 0 0;
v0x12e2010_0 .net "tb_match", 0 0, L_0x12e2c10;  1 drivers
v0x12e20d0_0 .net "tb_mismatch", 0 0, L_0x12acfb0;  1 drivers
v0x12e2190_0 .net "wavedrom_enable", 0 0, v0x12e0640_0;  1 drivers
v0x12e2230_0 .net "wavedrom_title", 511 0, v0x12e06e0_0;  1 drivers
L_0x12e26b0 .concat [ 1 0 0 0], L_0x12a7470;
L_0x12e2750 .concat [ 1 0 0 0], L_0x12a7470;
L_0x12e28a0 .concat [ 1 0 0 0], L_0x12e2610;
L_0x12e2a30 .concat [ 1 0 0 0], L_0x12a7470;
L_0x12e2c10 .cmp/eeq 1, L_0x12e26b0, L_0x12e2b00;
S_0x12aee40 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x12a2ba0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x12a7470 .functor OR 1, v0x12e0410_0, v0x12e0370_0, C4<0>, C4<0>;
v0x12ad220_0 .net "a", 0 0, v0x12e02d0_0;  alias, 1 drivers
v0x12ad2c0_0 .net "b", 0 0, v0x12e0370_0;  alias, 1 drivers
v0x12a75c0_0 .net "c", 0 0, v0x12e0410_0;  alias, 1 drivers
v0x12a7660_0 .net "d", 0 0, v0x12e0550_0;  alias, 1 drivers
v0x12df8d0_0 .net "q", 0 0, L_0x12a7470;  alias, 1 drivers
S_0x12dfa80 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x12a2ba0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x12e02d0_0 .var "a", 0 0;
v0x12e0370_0 .var "b", 0 0;
v0x12e0410_0 .var "c", 0 0;
v0x12e04b0_0 .net "clk", 0 0, v0x12e1c50_0;  1 drivers
v0x12e0550_0 .var "d", 0 0;
v0x12e0640_0 .var "wavedrom_enable", 0 0;
v0x12e06e0_0 .var "wavedrom_title", 511 0;
E_0x12b4d80/0 .event negedge, v0x12e04b0_0;
E_0x12b4d80/1 .event posedge, v0x12e04b0_0;
E_0x12b4d80 .event/or E_0x12b4d80/0, E_0x12b4d80/1;
E_0x12b4fd0 .event posedge, v0x12e04b0_0;
E_0x129f9f0 .event negedge, v0x12e04b0_0;
S_0x12dfdd0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x12dfa80;
 .timescale -12 -12;
v0x12dffd0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x12e00d0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x12dfa80;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x12e0840 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x12a2ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x12ba710 .functor AND 1, v0x12e02d0_0, v0x12e0370_0, C4<1>, C4<1>;
L_0x12ad020 .functor AND 1, L_0x12ba710, v0x12e0410_0, C4<1>, C4<1>;
L_0x12e2510 .functor AND 1, L_0x12ad020, v0x12e0550_0, C4<1>, C4<1>;
L_0x12e2610 .functor BUFZ 1, L_0x12e2510, C4<0>, C4<0>, C4<0>;
v0x12e0b30_0 .net "a", 0 0, v0x12e02d0_0;  alias, 1 drivers
v0x12e0c20_0 .net "ab", 0 0, L_0x12ba710;  1 drivers
v0x12e0ce0_0 .net "abc", 0 0, L_0x12ad020;  1 drivers
v0x12e0d80_0 .net "abcd", 0 0, L_0x12e2510;  1 drivers
v0x12e0e40_0 .net "b", 0 0, v0x12e0370_0;  alias, 1 drivers
v0x12e0f80_0 .net "c", 0 0, v0x12e0410_0;  alias, 1 drivers
v0x12e1070_0 .net "d", 0 0, v0x12e0550_0;  alias, 1 drivers
v0x12e1160_0 .net "q", 0 0, L_0x12e2610;  alias, 1 drivers
S_0x12e12c0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x12a2ba0;
 .timescale -12 -12;
E_0x12b4b20 .event anyedge, v0x12e1f70_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x12e1f70_0;
    %nor/r;
    %assign/vec4 v0x12e1f70_0, 0;
    %wait E_0x12b4b20;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x12dfa80;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12e0550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12e0410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12e0370_0, 0;
    %assign/vec4 v0x12e02d0_0, 0;
    %wait E_0x129f9f0;
    %wait E_0x12b4fd0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12e0550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12e0410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12e0370_0, 0;
    %assign/vec4 v0x12e02d0_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x12b4d80;
    %load/vec4 v0x12e02d0_0;
    %load/vec4 v0x12e0370_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12e0410_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12e0550_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12e0550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12e0410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12e0370_0, 0;
    %assign/vec4 v0x12e02d0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x12e00d0;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x12b4d80;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x12e0550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12e0410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12e0370_0, 0;
    %assign/vec4 v0x12e02d0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x12a2ba0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12e1c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12e1f70_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x12a2ba0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x12e1c50_0;
    %inv;
    %store/vec4 v0x12e1c50_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x12a2ba0;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x12e04b0_0, v0x12e20d0_0, v0x12e1a70_0, v0x12e1b10_0, v0x12e1bb0_0, v0x12e1cf0_0, v0x12e1e30_0, v0x12e1d90_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x12a2ba0;
T_7 ;
    %load/vec4 v0x12e1ed0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x12e1ed0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x12e1ed0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x12e1ed0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x12e1ed0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x12e1ed0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x12e1ed0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x12a2ba0;
T_8 ;
    %wait E_0x12b4d80;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12e1ed0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12e1ed0_0, 4, 32;
    %load/vec4 v0x12e2010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x12e1ed0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12e1ed0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12e1ed0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12e1ed0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x12e1e30_0;
    %load/vec4 v0x12e1e30_0;
    %load/vec4 v0x12e1d90_0;
    %xor;
    %load/vec4 v0x12e1e30_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x12e1ed0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12e1ed0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x12e1ed0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12e1ed0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit4/circuit4_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/human/circuit4/iter0/response27/top_module.sv";
