
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 1.60000000000000000000;
1.60000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_32_32_20_0";
mvm_32_32_20_0
set SRC_FILE "test.sv";
test.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./test.sv
Compiling source file ./test.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_32_32_20_0'.
Information: Building the design 'multipath' instantiated from design 'mvm_32_32_20_0' with
	the parameters "32,32,20,0". (HDL-193)

Inferred memory devices in process
	in routine multipath_k32_p32_b20_g0 line 281 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k32_p32_b20_g0' with
	the parameters "5,31". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP31 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k32_p32_b20_g0' with
	the parameters "1,32,20,0|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./test.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col32_b20_g0 line 173 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col32_b20_g0' with
	the parameters "20,32". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col32_b20_g0' with
	the parameters "40,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col32_b20_g0' with
	the parameters "20,0". (HDL-193)
Warning:  ./test.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./test.sv:27: unsigned to signed assignment occurs. (VER-318)
Warning:  ./test.sv:34: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b20_g0 line 29 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     add_out_reg     | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b20_SIZE32' with
	the parameters "20,32,5". (HDL-193)

Inferred memory devices in process
	in routine memory_b20_SIZE32_LOGSIZE5 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b20_SIZE32_LOGSIZE5 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  20   | N  |
=================================================
Statistics for MUX_OPs
=========================================================================
|        block name/line         | Inputs | Outputs | # sel inputs | MB |
=========================================================================
| memory_b20_SIZE32_LOGSIZE5/105 |   32   |   20    |      5       | N  |
=========================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "40,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  40   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 1503 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b20_g0_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b40_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b40_SIZE1_0'
  Processing 'increaser_b5_TOP31_0'
  Processing 'memory_b20_SIZE32_LOGSIZE5_0'
  Processing 'seqMemory_b20_SIZE32_0'
  Processing 'singlepath_n_row1_n_col32_b20_g0_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'multipath_k32_p32_b20_g0'
  Processing 'mvm_32_32_20_0'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b20_g0_1_DW01_add_0'
  Processing 'increaser_b5_TOP31_1_DW01_inc_0'
  Processing 'increaser_b5_TOP31_2_DW01_inc_0'
  Processing 'mac_b20_g0_2_DW01_add_0'
  Processing 'increaser_b5_TOP31_3_DW01_inc_0'
  Processing 'increaser_b5_TOP31_4_DW01_inc_0'
  Processing 'mac_b20_g0_3_DW01_add_0'
  Processing 'increaser_b5_TOP31_5_DW01_inc_0'
  Processing 'increaser_b5_TOP31_6_DW01_inc_0'
  Processing 'mac_b20_g0_4_DW01_add_0'
  Processing 'increaser_b5_TOP31_7_DW01_inc_0'
  Processing 'increaser_b5_TOP31_8_DW01_inc_0'
  Processing 'mac_b20_g0_5_DW01_add_0'
  Processing 'increaser_b5_TOP31_9_DW01_inc_0'
  Processing 'increaser_b5_TOP31_10_DW01_inc_0'
  Processing 'mac_b20_g0_6_DW01_add_0'
  Processing 'increaser_b5_TOP31_11_DW01_inc_0'
  Processing 'increaser_b5_TOP31_12_DW01_inc_0'
  Processing 'mac_b20_g0_7_DW01_add_0'
  Processing 'increaser_b5_TOP31_13_DW01_inc_0'
  Processing 'increaser_b5_TOP31_14_DW01_inc_0'
  Processing 'mac_b20_g0_8_DW01_add_0'
  Processing 'increaser_b5_TOP31_15_DW01_inc_0'
  Processing 'increaser_b5_TOP31_16_DW01_inc_0'
  Processing 'mac_b20_g0_9_DW01_add_0'
  Processing 'increaser_b5_TOP31_17_DW01_inc_0'
  Processing 'increaser_b5_TOP31_18_DW01_inc_0'
  Processing 'mac_b20_g0_10_DW01_add_0'
  Processing 'increaser_b5_TOP31_19_DW01_inc_0'
  Processing 'increaser_b5_TOP31_20_DW01_inc_0'
  Processing 'mac_b20_g0_11_DW01_add_0'
  Processing 'increaser_b5_TOP31_21_DW01_inc_0'
  Processing 'increaser_b5_TOP31_22_DW01_inc_0'
  Processing 'mac_b20_g0_12_DW01_add_0'
  Processing 'increaser_b5_TOP31_23_DW01_inc_0'
  Processing 'increaser_b5_TOP31_24_DW01_inc_0'
  Processing 'mac_b20_g0_13_DW01_add_0'
  Processing 'increaser_b5_TOP31_25_DW01_inc_0'
  Processing 'increaser_b5_TOP31_26_DW01_inc_0'
  Processing 'mac_b20_g0_14_DW01_add_0'
  Processing 'increaser_b5_TOP31_27_DW01_inc_0'
  Processing 'increaser_b5_TOP31_28_DW01_inc_0'
  Processing 'mac_b20_g0_15_DW01_add_0'
  Processing 'increaser_b5_TOP31_29_DW01_inc_0'
  Processing 'increaser_b5_TOP31_30_DW01_inc_0'
  Processing 'mac_b20_g0_16_DW01_add_0'
  Processing 'increaser_b5_TOP31_31_DW01_inc_0'
  Processing 'increaser_b5_TOP31_32_DW01_inc_0'
  Processing 'mac_b20_g0_17_DW01_add_0'
  Processing 'increaser_b5_TOP31_33_DW01_inc_0'
  Processing 'increaser_b5_TOP31_34_DW01_inc_0'
  Processing 'mac_b20_g0_18_DW01_add_0'
  Processing 'increaser_b5_TOP31_35_DW01_inc_0'
  Processing 'increaser_b5_TOP31_36_DW01_inc_0'
  Processing 'mac_b20_g0_19_DW01_add_0'
  Processing 'increaser_b5_TOP31_37_DW01_inc_0'
  Processing 'increaser_b5_TOP31_38_DW01_inc_0'
  Processing 'mac_b20_g0_20_DW01_add_0'
  Processing 'increaser_b5_TOP31_39_DW01_inc_0'
  Processing 'increaser_b5_TOP31_40_DW01_inc_0'
  Processing 'mac_b20_g0_21_DW01_add_0'
  Processing 'increaser_b5_TOP31_41_DW01_inc_0'
  Processing 'increaser_b5_TOP31_42_DW01_inc_0'
  Processing 'mac_b20_g0_22_DW01_add_0'
  Processing 'increaser_b5_TOP31_43_DW01_inc_0'
  Processing 'increaser_b5_TOP31_44_DW01_inc_0'
  Processing 'mac_b20_g0_23_DW01_add_0'
  Processing 'increaser_b5_TOP31_45_DW01_inc_0'
  Processing 'increaser_b5_TOP31_46_DW01_inc_0'
  Processing 'mac_b20_g0_24_DW01_add_0'
  Processing 'increaser_b5_TOP31_47_DW01_inc_0'
  Processing 'increaser_b5_TOP31_48_DW01_inc_0'
  Processing 'mac_b20_g0_25_DW01_add_0'
  Processing 'increaser_b5_TOP31_49_DW01_inc_0'
  Processing 'increaser_b5_TOP31_50_DW01_inc_0'
  Processing 'mac_b20_g0_26_DW01_add_0'
  Processing 'increaser_b5_TOP31_51_DW01_inc_0'
  Processing 'increaser_b5_TOP31_52_DW01_inc_0'
  Processing 'mac_b20_g0_27_DW01_add_0'
  Processing 'increaser_b5_TOP31_53_DW01_inc_0'
  Processing 'increaser_b5_TOP31_54_DW01_inc_0'
  Processing 'mac_b20_g0_28_DW01_add_0'
  Processing 'increaser_b5_TOP31_55_DW01_inc_0'
  Processing 'increaser_b5_TOP31_56_DW01_inc_0'
  Processing 'mac_b20_g0_29_DW01_add_0'
  Processing 'increaser_b5_TOP31_57_DW01_inc_0'
  Processing 'increaser_b5_TOP31_58_DW01_inc_0'
  Processing 'mac_b20_g0_30_DW01_add_0'
  Processing 'increaser_b5_TOP31_59_DW01_inc_0'
  Processing 'increaser_b5_TOP31_60_DW01_inc_0'
  Processing 'mac_b20_g0_31_DW01_add_0'
  Processing 'increaser_b5_TOP31_61_DW01_inc_0'
  Processing 'increaser_b5_TOP31_62_DW01_inc_0'
  Processing 'mac_b20_g0_0_DW01_add_0'
  Processing 'increaser_b5_TOP31_63_DW01_inc_0'
  Processing 'increaser_b5_TOP31_64_DW01_inc_0'
  Processing 'increaser_b5_TOP31_0_DW01_inc_0'
  Mapping 'mac_b20_g0_1_DW_mult_tc_0'
  Mapping 'mac_b20_g0_2_DW_mult_tc_0'
  Mapping 'mac_b20_g0_3_DW_mult_tc_0'
  Mapping 'mac_b20_g0_4_DW_mult_tc_0'
  Mapping 'mac_b20_g0_5_DW_mult_tc_0'
  Mapping 'mac_b20_g0_6_DW_mult_tc_0'
  Mapping 'mac_b20_g0_7_DW_mult_tc_0'
  Mapping 'mac_b20_g0_8_DW_mult_tc_0'
  Mapping 'mac_b20_g0_9_DW_mult_tc_0'
  Mapping 'mac_b20_g0_10_DW_mult_tc_0'
  Mapping 'mac_b20_g0_11_DW_mult_tc_0'
  Mapping 'mac_b20_g0_12_DW_mult_tc_0'
  Mapping 'mac_b20_g0_13_DW_mult_tc_0'
  Mapping 'mac_b20_g0_14_DW_mult_tc_0'
  Mapping 'mac_b20_g0_15_DW_mult_tc_0'
  Mapping 'mac_b20_g0_16_DW_mult_tc_0'
  Mapping 'mac_b20_g0_17_DW_mult_tc_0'
  Mapping 'mac_b20_g0_18_DW_mult_tc_0'
  Mapping 'mac_b20_g0_19_DW_mult_tc_0'
  Mapping 'mac_b20_g0_20_DW_mult_tc_0'
  Mapping 'mac_b20_g0_21_DW_mult_tc_0'
  Mapping 'mac_b20_g0_22_DW_mult_tc_0'
  Mapping 'mac_b20_g0_23_DW_mult_tc_0'
  Mapping 'mac_b20_g0_24_DW_mult_tc_0'
  Mapping 'mac_b20_g0_25_DW_mult_tc_0'
  Mapping 'mac_b20_g0_26_DW_mult_tc_0'
  Mapping 'mac_b20_g0_27_DW_mult_tc_0'
  Mapping 'mac_b20_g0_28_DW_mult_tc_0'
  Mapping 'mac_b20_g0_29_DW_mult_tc_0'
  Mapping 'mac_b20_g0_30_DW_mult_tc_0'
  Mapping 'mac_b20_g0_31_DW_mult_tc_0'
  Mapping 'mac_b20_g0_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:41  577769.6      1.80   61502.9  109570.3                          
    0:01:41  577769.6      1.80   61502.9  109570.3                          
    0:01:41  578371.2      1.80   61502.9  109150.8                          
    0:01:42  578965.0      1.80   61502.9  108731.3                          
    0:01:42  579558.7      1.80   61502.9  108311.8                          
    0:01:42  580152.4      1.80   61502.9  107892.3                          
    0:01:43  580746.1      1.80   61502.8  107472.8                          
    0:01:43  581339.8      1.80   61502.8  107053.3                          
    0:01:43  581933.5      1.80   61502.8  106633.8                          
    0:01:44  582527.2      1.80   61502.8  106214.3                          
    0:01:44  583120.9      1.80   61502.8  105794.8                          
    0:01:44  583714.7      1.80   61502.7  105375.3                          
    0:01:45  584512.9      1.80   50525.9   86777.4                          
    0:01:46  585338.6      1.80   38616.9   66902.8                          
    0:01:48  586127.8      1.80   27626.8   48240.6                          
    0:01:49  586951.3      1.80   15724.3   28558.3                          
    0:01:50  587753.1      1.80    4732.6    9489.2                          
    0:02:49  571457.4      0.86    1631.1      91.2                          
    0:02:50  571448.6      0.86    1631.1      91.2                          
    0:02:50  571448.6      0.86    1631.1      91.2                          
    0:02:54  571445.9      0.86    1630.8      91.2                          
    0:02:54  571445.9      0.86    1630.8      91.2                          
    0:02:56  571445.9      0.86    1630.8      91.2                          
    0:03:41  452327.4      0.52     489.3       0.0                          
    0:03:49  451393.2      0.48     522.4       0.0                          
    0:03:55  451573.6      0.45     495.9       0.0                          
    0:03:58  451575.7      0.45     495.7       0.0                          
    0:04:11  451577.6      0.45     494.9       0.0                          
    0:04:13  451579.4      0.45     494.3       0.0                          
    0:04:16  451580.5      0.45     493.8       0.0                          
    0:04:18  451581.3      0.45     493.1       0.0                          
    0:04:20  451582.3      0.45     492.3       0.0                          
    0:04:22  451583.1      0.45     492.0       0.0                          
    0:04:24  451585.0      0.45     491.1       0.0                          
    0:04:25  451586.9      0.44     490.2       0.0                          
    0:04:26  451590.3      0.44     488.7       0.0                          
    0:04:27  451593.8      0.44     487.3       0.0                          
    0:04:28  451597.2      0.44     485.9       0.0                          
    0:04:30  451600.7      0.43     484.4       0.0                          
    0:04:31  451603.1      0.43     482.4       0.0                          
    0:04:32  451606.5      0.43     481.0       0.0                          
    0:04:33  451610.0      0.43     479.5       0.0                          
    0:04:35  451609.7      0.43     479.5       0.0                          
    0:04:35  451609.7      0.43     479.5       0.0                          
    0:04:35  451609.7      0.43     479.5       0.0                          
    0:04:35  451609.7      0.43     479.5       0.0                          
    0:04:35  451609.7      0.43     479.5       0.0                          
    0:04:36  451627.8      0.42     467.5       0.0 path/genblk1[4].path/path/add_out_reg[38]/D
    0:04:36  451646.7      0.40     459.3       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:36  451651.2      0.40     457.5       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:04:36  451651.2      0.40     457.5       0.0                          
    0:04:36  451668.3      0.40     453.6       0.0 path/path/path/add_out_reg[39]/D
    0:04:37  451681.6      0.39     448.7       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:37  451693.8      0.38     443.7       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:37  451707.4      0.38     438.2       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:37  451727.6      0.37     435.1       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:37  451740.9      0.37     433.4       0.0 path/genblk1[28].path/path/add_out_reg[39]/D
    0:04:38  451750.2      0.37     432.7       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:38  451767.2      0.37     431.9       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:38  451777.1      0.37     430.9       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:38  451792.2      0.36     429.0       0.0 path/genblk1[28].path/path/add_out_reg[39]/D
    0:04:38  451799.1      0.36     428.6       0.0 path/path/path/add_out_reg[36]/D
    0:04:38  451803.4      0.36     427.9       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:39  451812.4      0.36     425.6       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:39  451827.1      0.36     424.5       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:39  451837.4      0.36     423.2       0.0 path/genblk1[28].path/path/add_out_reg[39]/D
    0:04:39  451842.8      0.36     422.0       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:39  451861.1      0.36     420.3       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:40  451871.0      0.36     419.3       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:40  451874.9      0.36     417.6       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:40  451883.5      0.35     416.4       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:40  451886.1      0.35     416.0       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:40  451894.4      0.35     415.1       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:40  451901.8      0.35     414.3       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:40  451903.1      0.35     413.9       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:40  451910.3      0.35     412.9       0.0 path/genblk1[17].path/path/add_out_reg[39]/D
    0:04:41  451912.4      0.35     412.0       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:41  451916.7      0.35     411.0       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:41  451927.3      0.35     410.0       0.0 path/genblk1[20].path/path/add_out_reg[35]/D
    0:04:41  451929.2      0.35     410.0       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:41  451935.1      0.35     409.6       0.0 path/genblk1[24].path/path/add_out_reg[39]/D
    0:04:41  451940.6      0.35     409.3       0.0 path/genblk1[24].path/path/add_out_reg[35]/D
    0:04:41  451953.7      0.35     407.9       0.0 path/genblk1[24].path/path/add_out_reg[37]/D
    0:04:41  451960.3      0.35     407.2       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:41  451964.6      0.35     406.8       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:42  451976.3      0.35     406.2       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:42  451978.1      0.34     405.8       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:42  451984.8      0.34     405.6       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:42  451989.1      0.34     405.3       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:42  451989.1      0.34     404.8       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:42  451994.1      0.34     404.7       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:42  452001.3      0.34     404.1       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:42  452004.2      0.34     403.5       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:42  452003.4      0.34     403.0       0.0 path/genblk1[19].path/path/add_out_reg[39]/D
    0:04:42  452009.0      0.34     402.8       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:42  452012.2      0.34     402.6       0.0 path/genblk1[29].path/path/add_out_reg[38]/D
    0:04:43  452015.1      0.34     402.1       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:43  452016.5      0.34     402.2       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:43  452020.2      0.34     401.8       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:43  452026.8      0.34     401.7       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:43  452034.8      0.34     401.4       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:43  452044.1      0.34     401.0       0.0 path/genblk1[18].path/path/add_out_reg[38]/D
    0:04:43  452053.2      0.34     400.9       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:43  452053.7      0.34     400.8       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:43  452055.8      0.34     400.7       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:43  452060.6      0.34     400.4       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:43  452067.5      0.34     400.1       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:44  452074.2      0.34     399.9       0.0 path/genblk1[10].path/path/add_out_reg[38]/D
    0:04:44  452077.4      0.34     399.7       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:44  452082.7      0.34     399.5       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:44  452094.9      0.34     399.4      19.2 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:44  452100.5      0.34     399.1      19.2 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:44  452103.2      0.34     399.1      19.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:44  452115.1      0.34     398.9      38.4 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:44  452118.3      0.34     398.9      38.4 path/genblk1[21].path/path/add_out_reg[38]/D
    0:04:44  452121.3      0.34     398.8      38.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:44  452121.5      0.34     398.8      38.4 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:45  452123.9      0.34     398.2      38.4 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:45  452124.7      0.34     398.1      38.4 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:45  452134.8      0.34     397.9      57.6 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:45  452136.7      0.33     397.6      57.6 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:45  452141.5      0.33     397.0      57.6 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:45  452147.6      0.33     396.8      57.6 path/genblk1[29].path/path/add_out_reg[39]/D
    0:04:45  452151.6      0.33     396.6      57.6 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:45  452156.4      0.33     396.0      57.6 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:45  452160.9      0.33     396.0      57.6 path/genblk1[10].path/path/add_out_reg[38]/D
    0:04:45  452168.1      0.33     395.9      57.6 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:45  452173.7      0.33     395.6      57.6 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:45  452179.8      0.33     395.0      57.6 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:46  452192.3      0.33     394.6      76.8 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:46  452204.8      0.33     394.2      96.1 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:46  452206.6      0.33     393.8      96.1 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:46  452213.6      0.33     393.5      96.1 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:46  452224.5      0.33     393.5      96.1 path/genblk1[2].path/path/add_out_reg[39]/D
    0:04:46  452228.2      0.33     393.3      96.1 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:46  452233.2      0.33     392.9      96.1 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:46  452239.1      0.33     392.4      96.1 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:46  452244.1      0.33     392.5      96.1 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:04:46  452245.2      0.33     392.5      96.1 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:46  452247.3      0.33     392.5      96.1 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:46  452249.5      0.33     392.3      96.1 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:47  452251.9      0.33     392.3      96.1 path/genblk1[29].path/path/add_out_reg[33]/D
    0:04:47  452262.8      0.33     392.0     109.1 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:47  452264.1      0.33     391.7     109.1 path/genblk1[7].path/path/add_out_reg[33]/D
    0:04:47  452276.6      0.33     391.6     128.3 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:47  452281.4      0.33     391.3     128.3 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:47  452283.8      0.33     391.2     128.3 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:47  452288.3      0.33     390.9     128.3 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:47  452294.2      0.33     390.5     128.3 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:04:47  452298.4      0.33     390.4     128.3 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:47  452303.5      0.33     389.9     128.3 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:47  452309.1      0.33     389.7     128.3 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:47  452311.2      0.33     389.6     128.3 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:48  452312.5      0.33     389.6     128.3 path/genblk1[21].path/path/add_out_reg[38]/D
    0:04:48  452314.9      0.33     389.5     128.3 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:04:48  452315.2      0.33     389.4     128.3 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:48  452317.0      0.33     389.1     128.3 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:04:48  452331.1      0.33     388.7     147.6 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:48  452335.7      0.33     388.7     147.6 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:48  452339.4      0.33     388.7     147.6 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:48  452343.4      0.33     388.2     147.6 path/genblk1[15].path/path/add_out_reg[37]/D
    0:04:48  452344.4      0.33     387.9     147.6 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:48  452348.4      0.33     388.0     147.6 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:48  452349.2      0.33     387.7     147.6 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:04:48  452351.6      0.33     387.3     147.6 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:49  452352.4      0.33     386.9     147.6 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:49  452366.0      0.33     386.8     147.6 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:49  452371.0      0.33     386.8     147.6 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:49  452376.9      0.32     386.2     147.6 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:49  452383.8      0.32     385.9     147.6 path/genblk1[30].path/path/add_out_reg[39]/D
    0:04:49  452388.3      0.32     385.6     147.6 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:49  452395.8      0.32     385.5     147.6 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:49  452408.0      0.32     385.3     160.6 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:04:49  452413.1      0.32     385.2     160.6 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:49  452414.1      0.32     385.3     160.6 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:49  452422.1      0.32     385.3     179.8 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:50  452417.0      0.32     385.2     160.6 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:50  452421.3      0.32     385.0     160.6 path/genblk1[9].path/path/add_out_reg[39]/D
    0:04:50  452428.8      0.32     385.0     160.6 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:04:50  452430.3      0.32     384.7     160.6 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:50  452433.0      0.32     384.4     160.6 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:50  452435.1      0.32     384.2     160.6 path/genblk1[9].path/path/add_out_reg[39]/D
    0:04:50  452438.6      0.32     384.0     160.6 path/genblk1[25].path/path/add_out_reg[39]/D
    0:04:50  452441.3      0.32     383.9     160.6 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:04:50  452444.4      0.32     383.6     160.6 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:50  452447.9      0.32     383.7     160.6 path/genblk1[19].path/path/add_out_reg[39]/D
    0:04:50  452453.2      0.32     383.5     160.6 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:50  452455.9      0.32     383.3     160.6 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:51  452475.6      0.32     383.0     199.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:51  452478.2      0.32     382.9     199.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:51  452480.1      0.32     382.8     199.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:51  452481.7      0.32     382.8     199.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:51  452482.2      0.32     382.6     199.0 path/genblk1[2].path/path/add_out_reg[39]/D
    0:04:51  452488.9      0.32     382.3     199.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:51  452495.0      0.32     381.8     199.0 path/genblk1[22].path/path/add_out_reg[39]/D
    0:04:51  452506.7      0.32     381.7     218.2 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:51  452512.5      0.32     381.5     218.2 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:04:51  452515.7      0.32     381.3     218.2 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:51  452515.2      0.32     381.2     218.2 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:51  452518.9      0.32     381.1     218.2 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:52  452531.2      0.32     380.9     265.8 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:52  452536.7      0.32     380.6     265.8 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:52  452538.6      0.32     380.3     265.8 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:04:52  452542.6      0.32     380.1     265.8 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:52  452548.5      0.32     379.8     265.8 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:04:52  452548.5      0.32     379.8     265.8 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:52  452560.4      0.32     379.7     265.8 path/genblk1[5].path/path/add_out_reg[38]/D
    0:04:52  452564.1      0.32     379.2     265.8 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:52  452567.9      0.32     378.9     265.8 path/genblk1[19].path/path/add_out_reg[39]/D
    0:04:52  452576.4      0.32     378.7     265.8 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:04:52  452581.2      0.32     378.4     265.8 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:52  452587.0      0.32     378.1     265.8 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:53  452589.4      0.32     377.9     265.8 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:53  452592.6      0.32     377.6     265.8 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:53  452596.1      0.32     377.5     265.8 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:53  452599.8      0.32     377.1     265.8 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:53  452604.3      0.32     376.7     265.8 path/genblk1[6].path/path/add_out_reg[37]/D
    0:04:53  452610.4      0.32     376.4     265.8 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:04:53  452613.1      0.32     376.2     265.8 path/genblk1[21].path/path/add_out_reg[37]/D
    0:04:53  452613.6      0.32     376.2     265.8 path/genblk1[6].path/path/add_out_reg[37]/D
    0:04:53  452618.1      0.31     375.9     265.8 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:53  452620.3      0.31     375.7     265.8 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:53  452620.5      0.31     375.5     265.8 path/genblk1[25].path/path/add_out_reg[35]/D
    0:04:53  452634.4      0.31     375.3     285.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:54  452635.7      0.31     375.0     285.0 path/genblk1[22].path/path/add_out_reg[39]/D
    0:04:54  452637.8      0.31     374.9     285.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:54  452638.1      0.31     374.7     285.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:54  452640.0      0.31     374.7     285.0 path/genblk1[22].path/path/add_out_reg[35]/D
    0:04:54  452641.6      0.31     374.6     285.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:54  452657.8      0.31     374.4     332.5 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:54  452658.3      0.31     374.0     332.5 path/genblk1[28].path/path/add_out_reg[37]/D
    0:04:54  452660.7      0.31     373.9     332.5 path/genblk1[28].path/path/add_out_reg[37]/D
    0:04:54  452665.2      0.31     373.6     332.5 path/genblk1[9].path/path/add_out_reg[39]/D
    0:04:54  452670.3      0.31     373.4     332.5 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:54  452676.7      0.31     373.3     332.5 path/genblk1[24].path/path/add_out_reg[37]/D
    0:04:55  452682.5      0.31     373.0     332.5 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:55  452683.3      0.31     372.9     332.5 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:55  452679.6      0.31     372.8     313.3 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:55  452683.6      0.31     372.5     313.3 path/genblk1[18].path/path/add_out_reg[37]/D
    0:04:55  452683.0      0.31     372.5     313.3 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:55  452685.2      0.31     372.2     313.3 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:55  452686.5      0.31     372.1     313.3 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:55  452690.5      0.31     371.9     313.3 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:55  452691.3      0.31     371.8     313.3 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:55  452692.9      0.31     371.7     313.3 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:55  452704.6      0.31     371.7     360.7 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:55  452709.4      0.31     371.3     360.7 path/genblk1[27].path/path/add_out_reg[38]/D
    0:04:56  452712.8      0.31     371.0     360.7 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:56  452715.8      0.31     370.9     360.7 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:56  452720.8      0.31     370.9     360.7 path/genblk1[28].path/path/add_out_reg[37]/D
    0:04:56  452722.2      0.31     370.8     360.7 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:56  452725.9      0.31     370.8     360.7 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:56  452733.1      0.31     370.4     360.7 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:56  452735.5      0.31     370.3     360.7 path/genblk1[1].path/path/add_out_reg[38]/D
    0:04:56  452738.1      0.31     370.3     360.7 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:56  452741.3      0.31     370.2     360.7 path/genblk1[30].path/path/add_out_reg[34]/D
    0:04:56  452744.0      0.31     370.2     360.7 path/genblk1[5].path/path/add_out_reg[36]/D
    0:04:56  452745.6      0.31     370.2     360.7 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:56  452748.0      0.31     370.0     360.7 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:57  452754.1      0.31     369.6     360.7 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:57  452757.8      0.31     369.3     360.7 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:57  452758.9      0.31     369.2     360.7 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:57  452757.8      0.31     369.0     341.5 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:04:57  452764.4      0.31     368.7     341.5 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:04:57  452778.0      0.31     368.5     360.5 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:57  452783.1      0.31     368.3     360.5 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:57  452788.4      0.30     367.8     360.5 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:04:57  452794.2      0.30     367.3     360.5 path/genblk1[5].path/path/add_out_reg[36]/D
    0:04:57  452803.0      0.30     367.2     360.5 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:57  452812.6      0.30     367.2     360.5 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:04:57  452814.2      0.30     367.0     360.5 path/genblk1[28].path/path/add_out_reg[37]/D
    0:04:58  452817.1      0.30     366.8     360.5 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:58  452820.3      0.30     366.8     360.5 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:58  452822.7      0.30     366.5     360.5 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:58  452830.4      0.30     366.5     360.5 path/genblk1[11].path/path/add_out_reg[37]/D
    0:04:58  452833.6      0.30     366.3     360.5 path/genblk1[19].path/path/add_out_reg[37]/D
    0:04:58  452846.4      0.30     366.1     379.7 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:58  452849.6      0.30     366.0     379.7 path/genblk1[19].path/path/add_out_reg[37]/D
    0:04:58  452851.4      0.30     366.1     379.7 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:04:58  452857.0      0.30     365.9     379.7 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:04:58  452856.5      0.30     365.9     379.7 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:58  452862.1      0.30     365.8     379.7 path/genblk1[31].path/path/add_out_reg[36]/D
    0:04:58  452865.0      0.30     365.7     379.7 path/genblk1[18].path/path/add_out_reg[37]/D
    0:04:58  452874.6      0.30     365.6     392.8 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:59  452875.9      0.30     365.5     392.8 path/genblk1[24].path/path/add_out_reg[34]/D
    0:04:59  452881.8      0.30     365.4     392.8 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:59  452882.5      0.30     364.9     392.8 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:59  452887.9      0.30     364.8     392.8 path/genblk1[6].path/path/add_out_reg[35]/D
    0:04:59  452884.1      0.30     364.7     392.8 path/genblk1[6].path/path/add_out_reg[35]/D
    0:04:59  452886.8      0.30     364.5     392.8 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:59  452888.1      0.30     364.2     392.8 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:04:59  452889.2      0.30     364.0     392.8 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:59  452894.8      0.30     363.8     392.8 path/genblk1[22].path/path/add_out_reg[31]/D
    0:05:00  452898.5      0.30     363.5     392.8 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:00  452902.5      0.30     363.4     392.8 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:00  452902.5      0.30     363.4     392.8 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:00  452906.8      0.30     363.2     392.8 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:00  452919.0      0.30     363.0     392.8 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:00  452921.4      0.30     363.1     392.8 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:00  452928.3      0.30     363.0     392.8 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:00  452930.2      0.30     362.9     392.8 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:00  452935.7      0.30     362.8     392.8 path/genblk1[22].path/path/add_out_reg[31]/D
    0:05:00  452937.3      0.30     362.7     392.8 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:01  452940.8      0.30     362.6     392.8 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:01  452943.7      0.30     362.4     392.8 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:01  452944.0      0.30     362.4     392.8 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:01  452941.9      0.30     362.4     392.8 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:01  452945.9      0.30     362.3     392.8 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:01  452948.3      0.30     362.2     392.8 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:01  452951.4      0.30     362.2     392.8 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:01  452957.3      0.30     362.3     392.8 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:01  452958.6      0.30     362.1     392.8 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:02  452962.3      0.30     362.0     392.8 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:02  452966.6      0.30     361.7     392.8 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:02  452962.1      0.30     361.5     347.1 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:02  452962.9      0.30     361.4     347.1 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:02  452965.8      0.30     361.6     347.1 path/genblk1[22].path/path/add_out_reg[31]/D
    0:05:02  452965.8      0.30     361.9     347.1 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:02  452966.9      0.30     361.8     347.1 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:02  452968.5      0.30     361.8     347.1 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:02  452965.5      0.30     361.6     301.5 path/genblk1[21].path/path/add_out_reg[31]/D
    0:05:02  452966.3      0.30     361.6     301.5 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:02  452967.4      0.30     361.6     301.5 path/genblk1[10].path/path/add_out_reg[39]/D
    0:05:03  452969.5      0.30     361.5     301.5 path/genblk1[6].path/path/add_out_reg[35]/D
    0:05:03  452971.1      0.30     361.4     301.5 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:03  452973.8      0.30     361.3     301.5 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:03  452978.0      0.30     361.1     301.5 path/genblk1[23].path/path/add_out_reg[38]/D
    0:05:03  452980.2      0.30     361.0     301.5 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:03  452979.6      0.30     361.0     301.5                          
    0:05:09  452979.6      0.30     361.0     301.5                          
    0:05:11  452905.4      0.30     361.0     301.5                          
    0:05:12  452841.1      0.30     361.0     301.5                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:05:12  452841.1      0.30     361.0     301.5                          
    0:05:12  452715.8      0.30     360.8       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:12  452719.0      0.30     360.9       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:12  452724.8      0.29     360.4       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:13  452728.3      0.29     360.3       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:13  452732.8      0.29     360.2       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:13  452737.8      0.29     360.4       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:13  452743.7      0.29     360.2       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:13  452745.8      0.29     360.2       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:13  452749.0      0.29     360.0       0.0 path/genblk1[6].path/path/add_out_reg[36]/D
    0:05:13  452757.5      0.29     359.9      19.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:13  452759.9      0.29     359.8      19.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:13  452768.4      0.29     359.8      32.1 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:13  452771.9      0.29     359.8      32.1 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:13  452778.5      0.29     359.1      32.1 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:13  452782.5      0.29     358.9      32.1 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:13  452783.6      0.29     358.7      32.1 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:14  452784.9      0.29     358.5      32.1 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:14  452789.2      0.29     358.4      32.1 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:14  452797.2      0.29     358.2      32.1 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:14  452802.2      0.29     358.0      32.1 path/genblk1[14].path/path/add_out_reg[38]/D
    0:05:14  452806.7      0.29     357.7      32.1 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:14  452812.1      0.29     357.5      32.1 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:14  452814.2      0.29     357.4      32.1 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:14  452816.0      0.29     357.3      32.1 path/genblk1[20].path/path/add_out_reg[33]/D
    0:05:14  452817.6      0.29     357.3      32.1 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:14  452827.8      0.29     357.2      45.1 path/genblk1[4].path/path/add_out_reg[33]/D
    0:05:14  452828.3      0.29     357.1      45.1 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:14  452831.7      0.29     357.3      45.1 path/genblk1[7].path/path/add_out_reg[34]/D
    0:05:15  452842.1      0.29     356.8      45.1 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:15  452843.7      0.29     356.8      45.1 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:15  452848.5      0.29     356.6      45.1 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:15  452859.4      0.29     356.5      45.1 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:15  452861.0      0.29     356.5      45.1 path/genblk1[20].path/path/add_out_reg[36]/D
    0:05:15  452874.6      0.29     356.3      58.2 path/path/path/add_out_reg[38]/D
    0:05:15  452887.9      0.29     356.2      77.2 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:15  452889.7      0.29     356.1      77.2 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:15  452894.8      0.29     356.0      77.1 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:15  452903.8      0.29     355.9      90.2 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:16  452906.2      0.29     355.9      90.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:16  452914.2      0.29     355.6      90.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:16  452925.4      0.29     355.5     137.8 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:16  452927.2      0.29     355.5     137.8 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:16  452938.4      0.29     355.5     150.9 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:16  452940.8      0.29     355.4     150.9 path/genblk1[12].path/path/add_out_reg[33]/D
    0:05:16  452944.5      0.29     355.2     150.9 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:16  452949.3      0.29     355.1     150.9 path/genblk1[12].path/path/add_out_reg[33]/D
    0:05:16  452965.8      0.29     354.9     170.1 path/genblk1[4].path/path/add_out_reg[34]/D
    0:05:16  452970.6      0.29     354.8     170.1 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:16  452984.7      0.29     354.8     189.3 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:16  452986.3      0.29     354.7     189.3 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:16  452989.7      0.29     354.7     189.2 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:17  453012.6      0.29     354.5     256.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:17  453013.2      0.29     354.5     256.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:17  453016.1      0.29     354.4     256.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:17  453017.4      0.29     354.4     256.0 path/genblk1[20].path/path/add_out_reg[36]/D
    0:05:17  453023.8      0.29     354.3     256.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:17  453037.6      0.29     354.2     275.0 path/genblk1[12].path/path/add_out_reg[33]/D
    0:05:17  453042.9      0.29     354.4     275.0 path/genblk1[26].path/path/add_out_reg[38]/D
    0:05:17  453046.4      0.29     354.0     275.0 path/genblk1[20].path/path/add_out_reg[36]/D
    0:05:17  453049.9      0.29     353.7     256.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:17  453054.1      0.29     353.4     256.0 path/genblk1[11].path/path/add_out_reg[37]/D
    0:05:17  453054.9      0.29     353.3     256.0 path/genblk1[24].path/path/add_out_reg[37]/D
    0:05:17  453056.2      0.29     353.3     255.9 path/genblk1[9].path/path/add_out_reg[39]/D
    0:05:17  453059.2      0.28     353.2     255.9 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:18  453067.4      0.28     353.1     255.9 path/genblk1[12].path/path/add_out_reg[33]/D
    0:05:18  453069.3      0.28     352.9     255.9 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:18  453073.5      0.28     352.5     255.9 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:18  453076.2      0.28     352.5     255.9 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:18  453077.3      0.28     352.4     255.9 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:18  453082.0      0.28     352.3     255.9 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:18  453083.6      0.28     352.2     255.9 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:18  453083.9      0.28     352.1     255.9 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:18  453087.9      0.28     352.1     255.9 path/genblk1[23].path/path/add_out_reg[33]/D
    0:05:18  453099.1      0.28     352.0     269.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:18  453106.3      0.28     351.8     269.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:18  453109.2      0.28     351.6     269.0 path/genblk1[20].path/path/add_out_reg[36]/D
    0:05:18  453116.1      0.28     351.5     269.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:19  453119.6      0.28     351.4     269.0 path/genblk1[1].path/path/add_out_reg[38]/D
    0:05:19  453125.9      0.28     351.2     269.0 path/genblk1[17].path/path/add_out_reg[35]/D
    0:05:19  453132.3      0.28     350.8     269.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:19  453140.3      0.28     350.6     269.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:19  453147.0      0.28     350.6     269.0 path/genblk1[4].path/path/add_out_reg[34]/D
    0:05:19  453157.9      0.28     350.2     269.0 path/genblk1[8].path/path/add_out_reg[35]/D
    0:05:19  453164.2      0.28     349.9     269.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:19  453165.6      0.28     349.7     269.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:19  453171.7      0.28     349.5     269.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:19  453172.5      0.28     349.5     269.0 path/genblk1[20].path/path/add_out_reg[36]/D
    0:05:19  453174.4      0.28     349.4     269.0 path/genblk1[11].path/path/add_out_reg[37]/D
    0:05:20  453176.7      0.28     349.3     269.0 path/genblk1[4].path/path/add_out_reg[34]/D
    0:05:20  453181.0      0.28     349.2     269.0 path/genblk1[12].path/path/add_out_reg[34]/D
    0:05:20  453183.1      0.28     349.1     269.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:20  453192.7      0.28     349.1     282.1 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:20  453196.4      0.28     349.0     282.1 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:20  453199.9      0.28     348.9     282.1 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:20  453203.3      0.28     348.8     282.1 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:20  453203.9      0.28     348.6     282.1 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:20  453209.5      0.28     348.5     282.1 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:20  453222.0      0.28     348.2     301.3 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:20  453246.2      0.28     348.0     314.4 path/genblk1[7].path/path/add_out_reg[38]/D
    0:05:21  453248.0      0.28     348.0     314.4 path/genblk1[9].path/path/add_out_reg[39]/D
    0:05:21  453248.0      0.28     347.9     314.4 path/genblk1[23].path/path/add_out_reg[31]/D
    0:05:21  453268.8      0.28     347.8     327.5 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:21  453268.8      0.28     347.8     327.5 path/genblk1[20].path/path/add_out_reg[36]/D
    0:05:21  453272.5      0.28     347.8     327.5 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:21  453275.4      0.28     347.6     327.5 path/genblk1[17].path/path/add_out_reg[35]/D
    0:05:21  453280.2      0.28     347.4     327.5 path/genblk1[7].path/path/add_out_reg[38]/D
    0:05:21  453283.9      0.28     347.2     327.5 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:21  453285.3      0.28     347.0     327.5 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:21  453292.5      0.28     346.9     327.5 path/genblk1[17].path/path/add_out_reg[35]/D
    0:05:21  453295.6      0.28     346.8     327.5 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:21  453301.8      0.28     346.3     327.5 path/genblk1[12].path/path/add_out_reg[34]/D
    0:05:22  453307.1      0.28     346.3     327.5 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:22  453310.5      0.28     346.1     327.5 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:22  453314.0      0.28     345.8     327.5 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:22  453320.7      0.28     345.5     327.5 path/path/path/add_out_reg[38]/D
    0:05:22  453323.3      0.28     345.5     327.5 path/genblk1[20].path/path/add_out_reg[36]/D
    0:05:22  453315.3      0.28     345.4     281.8 path/genblk1[5].path/path/add_out_reg[36]/D
    0:05:22  453317.5      0.28     345.1     281.8 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:22  453317.7      0.28     345.0     281.8 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:22  453319.1      0.28     344.9     281.8 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:22  453323.0      0.28     344.7     281.8 path/genblk1[7].path/path/add_out_reg[38]/D
    0:05:22  453326.8      0.28     344.5     281.8 path/genblk1[23].path/path/add_out_reg[37]/D
    0:05:22  453328.9      0.28     344.4     281.8 path/genblk1[20].path/path/add_out_reg[36]/D
    0:05:22  453332.1      0.28     344.4     281.8 path/genblk1[28].path/path/add_out_reg[39]/D
    0:05:23  453336.3      0.28     344.3     281.8 path/genblk1[20].path/path/add_out_reg[36]/D
    0:05:23  453340.1      0.28     344.2     281.8 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:23  453342.7      0.28     344.1     281.8 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:23  453347.5      0.28     344.0     281.8 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:23  453360.0      0.28     343.8     294.9 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:23  453367.7      0.28     343.6     294.9 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:23  453377.3      0.28     343.6     294.9 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:23  453380.2      0.28     343.5     294.9 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:23  453383.7      0.28     343.4     294.9 path/genblk1[17].path/path/add_out_reg[35]/D
    0:05:23  453399.1      0.28     343.2     307.9 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:23  453399.9      0.28     343.1     307.9 path/genblk1[9].path/path/add_out_reg[39]/D
    0:05:23  453406.6      0.28     342.9     307.9 path/genblk1[3].path/path/add_out_reg[34]/D
    0:05:24  453412.2      0.27     342.6     307.9 path/genblk1[7].path/path/add_out_reg[38]/D
    0:05:24  453418.3      0.27     342.5     307.9 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:24  453428.1      0.27     342.3     307.9 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:24  453432.1      0.27     342.1     307.9 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:24  453432.4      0.27     342.1     307.9 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:24  453437.2      0.27     342.0     307.9 path/genblk1[3].path/path/add_out_reg[34]/D
    0:05:24  453436.9      0.27     341.9     307.9 path/genblk1[3].path/path/add_out_reg[34]/D
    0:05:24  453440.1      0.27     341.7     307.9 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:24  453441.4      0.27     341.7     307.9 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:24  453448.9      0.27     341.5     307.9 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:24  453449.4      0.27     341.5     307.9 path/genblk1[17].path/path/add_out_reg[35]/D
    0:05:24  453450.5      0.27     341.2     307.9 path/genblk1[27].path/path/add_out_reg[35]/D
    0:05:25  453453.1      0.27     341.2     307.9 path/genblk1[23].path/path/add_out_reg[38]/D
    0:05:25  453454.7      0.27     341.1     307.9 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:25  453456.8      0.27     340.9     307.9 path/genblk1[24].path/path/add_out_reg[37]/D
    0:05:25  453460.3      0.27     340.9     307.9 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:25  453468.3      0.27     340.5     307.8 path/genblk1[9].path/path/add_out_reg[39]/D
    0:05:25  453469.1      0.27     340.6     307.8 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:25  453478.7      0.27     340.6     327.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:25  453484.2      0.27     340.4     327.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:25  453484.8      0.27     340.3     327.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:25  453486.9      0.27     340.3     327.0 path/genblk1[17].path/path/add_out_reg[37]/D
    0:05:25  453494.3      0.27     340.2     327.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:25  453498.9      0.27     340.1     327.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:25  453498.6      0.27     340.0     327.0 path/genblk1[27].path/path/add_out_reg[35]/D
    0:05:25  453505.3      0.27     339.7     327.0 path/genblk1[23].path/path/add_out_reg[38]/D
    0:05:26  453507.6      0.27     339.6     327.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:26  453511.4      0.27     339.5     327.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:26  453517.5      0.27     339.5     327.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:26  453517.0      0.27     339.5     327.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:26  453517.0      0.27     339.4     327.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:26  453518.8      0.27     339.5     327.0 path/genblk1[14].path/path/add_out_reg[38]/D
    0:05:26  453531.1      0.27     339.4     340.1 path/genblk1[28].path/path/add_out_reg[39]/D
    0:05:26  453532.9      0.27     339.3     340.1 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:26  453542.2      0.27     339.2     340.1 path/genblk1[22].path/path/add_out_reg[37]/D
    0:05:26  453542.0      0.27     339.1     340.1 path/genblk1[9].path/path/add_out_reg[39]/D
    0:05:26  453547.3      0.27     339.0     340.1 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:26  453550.5      0.27     338.9     340.1 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:26  453563.0      0.27     338.8     353.2 path/genblk1[20].path/path/add_out_reg[36]/D
    0:05:26  453565.1      0.27     338.7     353.2 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:27  453571.0      0.27     338.6     353.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:27  453578.1      0.27     338.6     353.2 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:27  453578.7      0.27     338.6     353.2 path/genblk1[29].path/path/add_out_reg[39]/D
    0:05:27  453585.1      0.27     338.3     353.2 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:27  453587.7      0.27     337.8     353.2 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:27  453590.4      0.27     337.8     353.1 path/genblk1[12].path/path/add_out_reg[35]/D
    0:05:27  453597.8      0.27     337.6     353.1 path/genblk1[9].path/path/add_out_reg[37]/D
    0:05:27  453602.6      0.27     337.6     353.1 path/genblk1[22].path/path/add_out_reg[37]/D
    0:05:27  453607.7      0.27     337.4     353.1 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:27  453609.8      0.27     337.2     353.1 path/genblk1[4].path/path/add_out_reg[38]/D
    0:05:27  453610.1      0.27     337.0     353.1 path/genblk1[22].path/path/add_out_reg[37]/D
    0:05:27  453613.8      0.27     337.1     353.1 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:28  453622.6      0.27     336.9     400.7 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:28  453629.5      0.27     337.0     400.7 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:28  453630.5      0.27     336.9     400.7 path/genblk1[24].path/path/add_out_reg[37]/D
    0:05:28  453633.2      0.27     336.9     400.7 path/genblk1[11].path/path/add_out_reg[36]/D
    0:05:28  453634.5      0.27     336.8     400.7 path/genblk1[20].path/path/add_out_reg[36]/D
    0:05:28  453636.1      0.27     336.9     400.7 path/genblk1[12].path/path/add_out_reg[39]/D
    0:05:28  453638.5      0.27     336.8     400.7 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:28  453641.7      0.27     336.8     400.7 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:28  453642.8      0.27     336.5     400.7 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:28  453644.1      0.27     336.6     400.7 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:28  453646.5      0.27     336.4     400.7 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:28  453649.7      0.27     336.4     400.7 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:29  453661.1      0.27     336.4     448.2 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:29  453670.4      0.27     336.3     467.4 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:29  453673.4      0.27     336.2     467.4 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:29  453673.4      0.27     336.2     467.4 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:29  453680.8      0.27     336.1     467.4 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:29  453680.8      0.27     336.1     467.4 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:29  453683.7      0.27     335.8     467.4 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:29  453698.9      0.27     335.5     515.0 path/genblk1[4].path/path/add_out_reg[29]/D
    0:05:29  453700.8      0.27     335.5     515.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:29  453703.2      0.27     335.7     515.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:29  453709.0      0.27     335.6     514.9 path/genblk1[5].path/path/add_out_reg[38]/D
    0:05:29  453710.6      0.27     335.6     514.9 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:29  453712.5      0.27     335.5     514.9 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:30  453715.9      0.27     335.4     514.9 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:30  453721.2      0.27     335.4     514.9 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:30  453725.2      0.27     335.2     514.9 path/genblk1[27].path/path/add_out_reg[37]/D
    0:05:30  453727.4      0.27     335.1     514.9 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:30  453735.3      0.27     335.0     514.9 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:31  453679.2      0.27     334.8     285.5 path/genblk1[18].path/path/net290261
    0:05:31  453652.9      0.27     334.8     228.1 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/net290823
    0:05:31  453601.5      0.27     334.7     141.9 path/genblk1[28].path/path/net290141
    0:05:31  453561.4      0.27     334.6      57.6 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/net290711
    0:05:31  453568.8      0.27     334.4       0.0 path/genblk1[9].path/path/add_out_reg[35]/D
    0:05:32  453569.9      0.27     334.4       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:32  453572.0      0.27     334.3       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:32  453576.0      0.27     334.3       0.0 path/genblk1[22].path/path/add_out_reg[37]/D
    0:05:32  453574.9      0.27     334.3       0.0 path/genblk1[29].path/path/add_out_reg[39]/D
    0:05:32  453578.9      0.27     334.0       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:05:32  453580.8      0.27     333.9       0.0 path/genblk1[23].path/path/add_out_reg[38]/D
    0:05:32  453583.2      0.27     334.0       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:32  453586.1      0.27     333.9       0.0 path/genblk1[22].path/path/add_out_reg[37]/D
    0:05:32  453587.4      0.27     333.8       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:32  453586.7      0.27     333.8       0.0 path/genblk1[20].path/path/add_out_reg[36]/D
    0:05:32  453588.5      0.27     333.8       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:32  453594.9      0.27     333.7       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:33  453599.7      0.27     333.6       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:33  453604.7      0.27     333.5       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:33  453615.1      0.27     333.7       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:33  453617.0      0.27     333.6       0.0 path/genblk1[6].path/path/add_out_reg[37]/D
    0:05:33  453625.0      0.26     333.5       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:33  453628.4      0.26     333.5       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:33  453630.5      0.26     333.4       0.0 path/genblk1[9].path/path/add_out_reg[35]/D
    0:05:33  453633.2      0.26     333.3       0.0 path/genblk1[26].path/path/add_out_reg[37]/D
    0:05:33  453636.9      0.26     333.2       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:33  453638.8      0.26     333.2       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:33  453641.4      0.26     333.1       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:33  453645.4      0.26     333.0       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:33  453652.1      0.26     332.9       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:34  453657.4      0.26     332.8       0.0 path/genblk1[21].path/path/add_out_reg[34]/D
    0:05:34  453663.5      0.26     332.7       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:34  453665.4      0.26     332.6       0.0 path/genblk1[23].path/path/add_out_reg[38]/D
    0:05:34  453667.8      0.26     332.5       0.0 path/genblk1[10].path/path/add_out_reg[37]/D
    0:05:34  453668.6      0.26     332.5       0.0 path/genblk1[27].path/path/add_out_reg[37]/D
    0:05:34  453680.5      0.26     332.3       0.0 path/genblk1[21].path/path/add_out_reg[34]/D
    0:05:34  453684.0      0.26     332.1       0.0 path/genblk1[16].path/path/add_out_reg[38]/D
    0:05:34  453685.9      0.26     332.1       0.0 path/genblk1[14].path/path/add_out_reg[35]/D
    0:05:34  453685.9      0.26     332.0       0.0 path/genblk1[14].path/path/add_out_reg[37]/D
    0:05:34  453686.7      0.26     332.0       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:34  453680.0      0.26     331.8       0.0 path/genblk1[3].path/path/add_out_reg[35]/D
    0:05:35  453681.6      0.26     331.8       0.0 path/genblk1[2].path/path/add_out_reg[38]/D
    0:05:35  453683.7      0.26     331.7       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:35  453685.1      0.26     331.6       0.0 path/genblk1[17].path/path/add_out_reg[37]/D
    0:05:35  453698.4      0.26     331.6       0.0 path/genblk1[21].path/path/add_out_reg[33]/D
    0:05:35  453698.9      0.26     331.5       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:35  453700.5      0.26     331.5       0.0 path/genblk1[3].path/path/add_out_reg[35]/D
    0:05:35  453701.0      0.26     331.4       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:35  453702.1      0.26     331.2       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:35  453704.8      0.26     331.2       0.0 path/genblk1[20].path/path/add_out_reg[36]/D
    0:05:35  453705.8      0.26     331.1       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:35  453704.0      0.26     331.1       0.0 path/genblk1[20].path/path/add_out_reg[36]/D
    0:05:36  453705.6      0.26     330.9       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:36  453705.3      0.26     330.8       0.0 path/genblk1[23].path/path/add_out_reg[38]/D
    0:05:36  453710.6      0.26     330.7       0.0 path/genblk1[22].path/path/add_out_reg[37]/D
    0:05:36  453710.1      0.26     330.7       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:36  453711.9      0.26     330.6       0.0 path/genblk1[29].path/path/add_out_reg[39]/D
    0:05:36  453712.7      0.26     330.5       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:36  453714.6      0.26     330.5       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:36  453731.9      0.26     330.4       0.0 path/genblk1[10].path/path/add_out_reg[37]/D
    0:05:36  453735.6      0.26     330.1       0.0 path/genblk1[21].path/path/add_out_reg[34]/D
    0:05:36  453742.3      0.26     330.0       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:36  453743.6      0.26     329.9       0.0 path/genblk1[26].path/path/add_out_reg[37]/D
    0:05:37  453745.5      0.26     329.6       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:37  453750.2      0.26     329.5       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:37  453752.4      0.26     329.4       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:37  453755.8      0.26     329.2       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:37  453757.7      0.26     329.2       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:37  453765.7      0.26     329.0       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:37  453773.1      0.26     328.7       0.0 path/genblk1[4].path/path/add_out_reg[38]/D
    0:05:37  453776.3      0.26     328.5       0.0 path/genblk1[17].path/path/add_out_reg[37]/D
    0:05:37  453778.7      0.26     328.4       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:37  453779.5      0.26     328.4       0.0 path/genblk1[10].path/path/add_out_reg[37]/D
    0:05:37  453780.6      0.26     328.3       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:37  453786.9      0.26     328.0       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:05:37  453790.4      0.26     328.0       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:38  453792.0      0.26     327.9       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:38  453794.9      0.26     327.8       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:38  453800.0      0.26     327.7       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:38  453801.0      0.26     327.7       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:38  453808.8      0.26     327.3       0.0 path/genblk1[1].path/path/add_out_reg[37]/D
    0:05:38  453809.6      0.26     327.2       0.0 path/genblk1[26].path/path/add_out_reg[37]/D
    0:05:38  453812.2      0.26     327.1       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:38  453812.2      0.26     327.1       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:38  453812.8      0.26     327.1       0.0 path/genblk1[8].path/path/add_out_reg[37]/D
    0:05:38  453821.8      0.26     327.0       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:38  453822.3      0.26     326.9       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:39  453827.4      0.26     326.7       0.0 path/genblk1[24].path/path/add_out_reg[38]/D
    0:05:39  453832.2      0.26     326.7       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:39  453836.4      0.26     326.6       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:39  453838.6      0.26     326.7       0.0 path/genblk1[11].path/path/add_out_reg[35]/D
    0:05:39  453846.0      0.26     326.6       0.0 path/genblk1[29].path/path/add_out_reg[39]/D
    0:05:39  453851.3      0.26     326.4       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:05:39  453851.9      0.26     326.4       0.0 path/genblk1[30].path/path/add_out_reg[38]/D
    0:05:39  453853.7      0.26     326.4       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:39  453859.6      0.26     326.2       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:39  453860.4      0.26     326.2       0.0 path/genblk1[17].path/path/add_out_reg[37]/D
    0:05:39  453863.3      0.26     326.1       0.0 path/genblk1[7].path/path/add_out_reg[38]/D
    0:05:39  453868.1      0.26     325.8       0.0 path/genblk1[26].path/path/add_out_reg[37]/D
    0:05:39  453870.5      0.26     325.8       0.0 path/genblk1[27].path/path/add_out_reg[37]/D
    0:05:39  453871.0      0.26     325.7       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:05:40  453873.9      0.26     325.7       0.0 path/genblk1[29].path/path/add_out_reg[33]/D
    0:05:40  453875.3      0.26     325.6       0.0 path/genblk1[9].path/path/add_out_reg[35]/D
    0:05:40  453879.0      0.26     325.6       0.0 path/genblk1[21].path/path/add_out_reg[34]/D
    0:05:40  453881.6      0.26     325.5       0.0 path/genblk1[30].path/path/add_out_reg[35]/D
    0:05:40  453892.0      0.26     325.5       0.0 path/genblk1[29].path/path/add_out_reg[34]/D
    0:05:40  453893.3      0.26     325.4       0.0 path/genblk1[2].path/path/add_out_reg[38]/D
    0:05:40  453903.5      0.26     325.2       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:05:40  453904.5      0.26     325.1       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:40  453905.6      0.26     325.1       0.0 path/genblk1[21].path/path/add_out_reg[34]/D
    0:05:40  453909.8      0.26     325.1       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:40  453918.1      0.26     325.0       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:40  453922.3      0.26     324.8       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:40  453923.9      0.26     324.8       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:41  453927.4      0.26     324.7       0.0 path/genblk1[14].path/path/add_out_reg[37]/D
    0:05:41  453929.3      0.26     324.7       0.0 path/genblk1[8].path/path/add_out_reg[37]/D
    0:05:41  453930.6      0.26     324.7       0.0 path/genblk1[7].path/path/add_out_reg[38]/D
    0:05:41  453945.2      0.26     324.5       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:41  453949.7      0.26     324.4       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:41  453954.3      0.26     324.4       0.0 path/genblk1[25].path/path/add_out_reg[36]/D
    0:05:41  453956.7      0.26     324.4       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:41  453960.6      0.26     324.3       0.0 path/genblk1[9].path/path/add_out_reg[35]/D
    0:05:41  453962.5      0.26     324.1       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:41  453968.1      0.26     324.1       0.0 path/genblk1[2].path/path/add_out_reg[38]/D
    0:05:41  453964.9      0.26     324.1       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:41  453964.9      0.26     324.1       0.0 path/genblk1[5].path/path/add_out_reg[37]/D
    0:05:42  453964.9      0.26     324.1       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:42  453966.8      0.26     323.9       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:42  453973.9      0.26     323.8       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:42  453979.3      0.26     323.8       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:42  453979.8      0.26     323.8       0.0 path/genblk1[18].path/path/add_out_reg[35]/D
    0:05:42  453981.1      0.26     323.8       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:05:42  453990.7      0.26     323.8       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:05:42  453986.4      0.26     323.7       0.0 path/genblk1[18].path/path/add_out_reg[35]/D
    0:05:42  453986.7      0.26     323.7       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:42  453995.8      0.26     323.7       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:42  453996.6      0.26     323.6       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:05:42  454002.7      0.26     323.4       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:42  454004.0      0.26     323.4       0.0 path/genblk1[7].path/path/add_out_reg[38]/D
    0:05:43  453997.4      0.26     323.3       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:43  454002.1      0.26     323.4       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:43  454002.1      0.26     323.4       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:43  453996.3      0.26     323.3       0.0 path/genblk1[11].path/path/add_out_reg[35]/D
    0:05:43  453998.4      0.26     323.2       0.0 path/genblk1[26].path/path/add_out_reg[37]/D
    0:05:43  454001.6      0.26     323.2       0.0 path/genblk1[21].path/path/add_out_reg[33]/D
    0:05:43  454007.7      0.26     323.2       0.0 path/genblk1[12].path/path/add_out_reg[36]/D
    0:05:43  454009.9      0.26     323.2       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:43  454011.7      0.26     323.2       0.0 path/genblk1[2].path/path/add_out_reg[38]/D
    0:05:43  454014.4      0.26     323.1       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:43  454017.8      0.26     323.0       0.0 path/genblk1[21].path/path/add_out_reg[33]/D
    0:05:43  454017.8      0.26     323.0       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:43  454020.8      0.25     323.0       0.0 path/genblk1[25].path/path/add_out_reg[36]/D
    0:05:44  454022.9      0.25     322.9       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:44  454025.8      0.25     322.9       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:44  454028.5      0.25     322.8       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:44  454028.2      0.25     322.8       0.0 path/genblk1[5].path/path/add_out_reg[37]/D
    0:05:44  454042.6      0.25     322.6       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:44  454046.6      0.25     322.6       0.0 path/genblk1[7].path/path/add_out_reg[38]/D
    0:05:44  454050.6      0.25     322.5       0.0 path/genblk1[23].path/path/add_out_reg[38]/D
    0:05:44  454049.5      0.25     322.2       0.0 path/genblk1[9].path/path/add_out_reg[35]/D
    0:05:44  454051.1      0.25     322.2       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:44  454056.7      0.25     322.1       0.0 path/genblk1[7].path/path/add_out_reg[38]/D
    0:05:44  454057.5      0.25     322.1       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:44  454060.1      0.25     322.1       0.0 path/genblk1[8].path/path/add_out_reg[37]/D
    0:05:44  454060.1      0.25     322.0       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:45  454060.4      0.25     322.0       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:45  454061.5      0.25     322.0       0.0 path/genblk1[2].path/path/add_out_reg[38]/D
    0:05:45  454066.2      0.25     321.9       0.0 path/genblk1[27].path/path/add_out_reg[37]/D
    0:05:45  454067.6      0.25     321.9       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:05:45  454067.8      0.25     322.0       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:45  454073.7      0.25     321.9       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:45  454079.3      0.25     321.7       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:45  454079.8      0.25     321.7       0.0 path/genblk1[25].path/path/add_out_reg[37]/D
    0:05:45  454081.7      0.25     321.6       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:45  454082.5      0.25     321.6       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:45  454083.8      0.25     321.6       0.0 path/genblk1[31].path/path/add_out_reg[39]/D
    0:05:45  454085.7      0.25     321.5       0.0 path/genblk1[13].path/path/add_out_reg[34]/D
    0:05:46  454087.5      0.25     321.3       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:46  454089.1      0.25     321.2       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:46  454090.2      0.25     321.2       0.0 path/genblk1[9].path/path/add_out_reg[35]/D
    0:05:46  454092.6      0.25     321.1       0.0 path/genblk1[28].path/path/add_out_reg[33]/D
    0:05:46  454095.0      0.25     321.1       0.0 path/genblk1[18].path/path/add_out_reg[38]/D
    0:05:46  454093.1      0.25     321.0       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:46  454096.0      0.25     321.0       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:46  454096.3      0.25     321.0       0.0 path/genblk1[6].path/path/add_out_reg[39]/D
    0:05:46  454102.7      0.25     320.9       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:46  454104.0      0.25     320.8       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:46  454106.4      0.25     320.8       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:46  454115.2      0.25     320.7       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:47  454117.3      0.25     320.6       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:47  454117.3      0.25     320.6       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:47  454119.2      0.25     320.4       0.0 path/genblk1[16].path/path/add_out_reg[38]/D
    0:05:47  454119.2      0.25     320.4       0.0 path/genblk1[4].path/path/add_out_reg[38]/D
    0:05:47  454122.9      0.25     320.4       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:47  454123.2      0.25     320.4       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:47  454128.5      0.25     320.3       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:47  454129.3      0.25     320.0       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:47  454137.0      0.25     319.9       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:47  454138.3      0.25     319.8       0.0 path/genblk1[26].path/path/add_out_reg[38]/D
    0:05:47  454142.9      0.25     319.7       0.0 path/genblk1[11].path/path/add_out_reg[35]/D
    0:05:48  454152.7      0.25     319.6       0.0 path/genblk1[4].path/path/add_out_reg[38]/D
    0:05:48  454157.0      0.25     319.5       0.0 path/genblk1[9].path/path/add_out_reg[35]/D
    0:05:48  454163.1      0.25     319.4       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:48  454165.2      0.25     319.4       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:48  454168.9      0.25     319.3       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:48  454170.0      0.25     319.3       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:48  454171.3      0.25     319.3       0.0 path/genblk1[8].path/path/add_out_reg[37]/D
    0:05:48  454172.1      0.25     319.2       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:48  454173.2      0.25     319.2       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:48  454173.2      0.25     319.2       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:48  454175.6      0.25     319.0       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:48  454176.9      0.25     319.0       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:48  454179.3      0.25     319.0       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:49  454179.3      0.25     319.0       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:49  454181.7      0.25     318.8       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:49  454183.3      0.25     318.7       0.0 path/genblk1[21].path/path/add_out_reg[33]/D
    0:05:49  454184.6      0.25     318.7       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:49  454184.1      0.25     318.7       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:05:49  454187.0      0.25     318.6       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:49  454193.9      0.25     318.5       0.0 path/genblk1[20].path/path/add_out_reg[39]/D
    0:05:49  454196.9      0.25     318.4       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:49  454200.0      0.25     318.3       0.0 path/genblk1[11].path/path/add_out_reg[38]/D
    0:05:49  454201.4      0.25     318.3       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:49  454203.8      0.25     318.2       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:50  454204.6      0.25     318.2       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:50  454206.2      0.25     318.1       0.0 path/genblk1[12].path/path/add_out_reg[36]/D
    0:05:50  454207.8      0.25     318.0       0.0 path/path/path/add_out_reg[30]/D
    0:05:50  454209.6      0.25     317.8       0.0 path/genblk1[2].path/path/add_out_reg[38]/D
    0:05:50  454213.1      0.25     317.4       0.0 path/genblk1[23].path/path/add_out_reg[38]/D
    0:05:50  454214.4      0.25     317.4       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:50  454224.5      0.25     317.4       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:50  454229.8      0.25     317.4       0.0 path/genblk1[1].path/path/add_out_reg[34]/D
    0:05:50  454231.2      0.25     317.2       0.0 path/genblk1[12].path/path/add_out_reg[36]/D
    0:05:50  454232.8      0.25     317.1       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:50  454232.8      0.25     317.1       0.0 path/genblk1[11].path/path/add_out_reg[39]/D
    0:05:50  454234.6      0.25     317.0       0.0 path/genblk1[9].path/path/add_out_reg[35]/D
    0:05:50  454235.7      0.25     317.0       0.0 path/genblk1[14].path/path/add_out_reg[37]/D
    0:05:51  454235.7      0.25     317.0       0.0 path/genblk1[26].path/path/add_out_reg[38]/D
    0:05:51  454245.3      0.25     316.9       0.0 path/genblk1[12].path/path/add_out_reg[36]/D
    0:05:51  454247.9      0.25     316.7       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:51  454247.9      0.25     316.7       0.0 path/path/path/add_out_reg[35]/D
    0:05:51  454252.4      0.25     316.7       0.0 path/genblk1[11].path/path/add_out_reg[39]/D
    0:05:51  454252.4      0.25     316.7       0.0 path/genblk1[21].path/path/add_out_reg[34]/D
    0:05:51  454255.6      0.25     316.7       0.0 path/genblk1[30].path/path/add_out_reg[36]/D
    0:05:51  454257.0      0.25     316.7       0.0 path/genblk1[18].path/path/add_out_reg[38]/D
    0:05:51  454257.8      0.25     316.6       0.0 path/genblk1[14].path/path/add_out_reg[37]/D
    0:05:51  454261.2      0.25     316.6       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:51  454266.0      0.25     316.3       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:51  454272.1      0.25     316.1       0.0 path/genblk1[11].path/path/add_out_reg[39]/D
    0:05:51  454273.7      0.25     316.1       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:52  454280.9      0.25     316.0       0.0 path/path/path/add_out_reg[37]/D
    0:05:52  454281.2      0.25     316.0       0.0 path/genblk1[30].path/path/add_out_reg[36]/D
    0:05:52  454285.7      0.25     315.9       0.0 path/genblk1[4].path/path/add_out_reg[38]/D
    0:05:52  454290.8      0.25     315.9       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:52  454291.6      0.25     315.9       0.0 path/genblk1[9].path/path/add_out_reg[35]/D
    0:05:52  454301.1      0.25     315.8       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:05:52  454301.1      0.25     315.8       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:52  454305.4      0.25     315.7       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:52  454307.2      0.25     315.4       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:05:52  454308.6      0.25     315.4       0.0 path/genblk1[29].path/path/add_out_reg[34]/D
    0:05:52  454313.1      0.25     315.3       0.0 path/genblk1[29].path/path/add_out_reg[34]/D
    0:05:52  454320.0      0.25     315.0       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:52  454331.5      0.25     314.9       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:53  454332.2      0.25     314.8       0.0 path/genblk1[10].path/path/add_out_reg[37]/D
    0:05:53  454333.6      0.25     314.8       0.0 path/genblk1[5].path/path/add_out_reg[37]/D
    0:05:53  454332.0      0.25     314.8       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:53  454337.6      0.25     314.8       0.0 path/genblk1[2].path/path/add_out_reg[38]/D
    0:05:53  454341.8      0.25     314.7       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:53  454345.8      0.25     314.5       0.0 path/genblk1[7].path/path/add_out_reg[38]/D
    0:05:53  454356.2      0.25     314.4       0.0 path/genblk1[14].path/path/add_out_reg[37]/D
    0:05:53  454357.5      0.25     314.2       0.0 path/genblk1[25].path/path/add_out_reg[36]/D
    0:05:53  454358.6      0.25     314.2       0.0 path/genblk1[25].path/path/add_out_reg[39]/D
    0:05:53  454367.9      0.25     314.2       0.0 path/genblk1[25].path/path/add_out_reg[38]/D
    0:05:53  454369.0      0.25     314.2       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:53  454376.7      0.25     314.1       0.0 path/genblk1[5].path/path/add_out_reg[37]/D
    0:05:53  454377.5      0.25     314.1       0.0 path/genblk1[5].path/path/add_out_reg[37]/D
    0:05:53  454380.7      0.25     314.1       0.0 path/genblk1[25].path/path/add_out_reg[38]/D
    0:05:54  454380.1      0.25     314.1       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:54  454380.9      0.25     314.0       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:54  454380.7      0.25     314.0       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:54  454381.2      0.25     313.9       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:54  454382.3      0.25     313.9       0.0 path/genblk1[9].path/path/add_out_reg[36]/D
    0:05:54  454392.1      0.25     313.9       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:54  454392.1      0.25     313.8       0.0 path/genblk1[1].path/path/add_out_reg[34]/D
    0:05:54  454393.2      0.25     313.8       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:54  454395.3      0.25     313.8       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:54  454395.6      0.25     313.8       0.0 path/genblk1[12].path/path/add_out_reg[38]/D
    0:05:54  454404.9      0.25     313.7       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:54  454405.1      0.25     313.5       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:55  454407.0      0.25     313.5       0.0 path/genblk1[12].path/path/add_out_reg[38]/D
    0:05:55  454409.7      0.25     313.4       0.0 path/genblk1[28].path/path/add_out_reg[34]/D
    0:05:55  454411.3      0.25     313.2       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:55  454429.9      0.25     313.2       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:55  454438.1      0.25     313.0       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:55  454441.3      0.25     312.9       0.0 path/genblk1[8].path/path/add_out_reg[37]/D
    0:05:55  454441.3      0.25     312.9       0.0 path/genblk1[25].path/path/add_out_reg[38]/D
    0:05:55  454442.4      0.25     312.9       0.0 path/genblk1[4].path/path/add_out_reg[38]/D
    0:05:55  454451.9      0.25     312.8       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:55  454452.5      0.25     312.8       0.0 path/genblk1[5].path/path/add_out_reg[37]/D
    0:05:55  454458.9      0.25     312.7       0.0 path/genblk1[4].path/path/add_out_reg[38]/D
    0:05:56  454458.9      0.25     312.6       0.0 path/genblk1[20].path/path/add_out_reg[39]/D
    0:05:56  454463.7      0.25     312.6       0.0 path/genblk1[10].path/path/add_out_reg[37]/D
    0:05:56  454475.4      0.25     312.5       0.0 path/genblk1[18].path/path/add_out_reg[38]/D
    0:05:56  454480.9      0.25     312.5       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:56  454482.3      0.25     312.5       0.0 path/genblk1[9].path/path/add_out_reg[36]/D
    0:05:56  454483.6      0.25     312.5       0.0 path/genblk1[9].path/path/add_out_reg[36]/D
    0:05:56  454484.1      0.25     312.4       0.0 path/genblk1[26].path/path/add_out_reg[37]/D
    0:05:56  454483.3      0.25     312.4       0.0 path/genblk1[6].path/path/add_out_reg[37]/D
    0:05:56  454485.2      0.25     312.3       0.0 path/genblk1[30].path/path/add_out_reg[36]/D
    0:05:56  454488.7      0.25     312.2       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:56  454494.0      0.25     312.1       0.0 path/genblk1[4].path/path/add_out_reg[38]/D
    0:05:56  454497.2      0.25     312.0       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:56  454497.7      0.25     312.0       0.0 path/genblk1[23].path/path/add_out_reg[38]/D
    0:05:57  454502.5      0.25     312.0       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:57  454521.1      0.25     311.9       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:05:57  454523.0      0.25     311.9       0.0 path/genblk1[4].path/path/add_out_reg[38]/D
    0:05:57  454524.3      0.25     311.9       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:57  454524.0      0.25     311.9       0.0 path/genblk1[10].path/path/add_out_reg[37]/D
    0:05:57  454523.0      0.25     311.9       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:57  454522.4      0.25     311.9       0.0 path/genblk1[8].path/path/add_out_reg[37]/D
    0:05:57  454522.4      0.25     311.9       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:57  454522.7      0.25     311.8       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:57  454527.2      0.25     311.8       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:57  454535.2      0.25     311.6       0.0 path/genblk1[29].path/path/add_out_reg[34]/D
    0:05:57  454537.3      0.25     311.6       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:57  454539.2      0.25     311.5       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:58  454540.3      0.25     311.5       0.0 path/genblk1[12].path/path/add_out_reg[38]/D
    0:05:58  454541.1      0.25     311.4       0.0 path/genblk1[12].path/path/add_out_reg[38]/D
    0:05:58  454544.0      0.25     311.4       0.0 path/genblk1[19].path/path/add_out_reg[36]/D
    0:05:58  454544.0      0.25     311.3       0.0 path/genblk1[23].path/path/add_out_reg[38]/D
    0:05:58  454544.8      0.25     311.2       0.0 path/genblk1[29].path/path/add_out_reg[34]/D
    0:05:58  454545.3      0.25     311.1       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:58  454544.3      0.25     311.1       0.0 path/genblk1[16].path/path/add_out_reg[38]/D
    0:05:58  454546.1      0.24     311.0       0.0 path/genblk1[12].path/path/add_out_reg[38]/D
    0:05:58  454547.2      0.24     311.0       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:58  454548.2      0.24     310.9       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:58  454549.3      0.24     310.9       0.0 path/genblk1[2].path/path/add_out_reg[38]/D
    0:05:59  454550.1      0.24     310.9       0.0 path/genblk1[10].path/path/add_out_reg[37]/D
    0:05:59  454550.4      0.24     310.8       0.0 path/genblk1[20].path/path/add_out_reg[39]/D
    0:05:59  454551.2      0.24     310.8       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:59  454550.9      0.24     310.7       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:59  454552.8      0.24     310.4       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:59  454555.2      0.24     310.4       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:59  454559.7      0.24     310.3       0.0 path/genblk1[25].path/path/add_out_reg[35]/D
    0:05:59  454560.5      0.24     310.2       0.0 path/genblk1[18].path/path/add_out_reg[38]/D
    0:05:59  454562.9      0.24     310.2       0.0 path/genblk1[27].path/path/add_out_reg[33]/D
    0:05:59  454565.0      0.24     310.1       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:59  454566.6      0.24     310.1       0.0 path/genblk1[9].path/path/add_out_reg[35]/D
    0:05:59  454575.4      0.24     310.1       0.0 path/genblk1[16].path/path/add_out_reg[38]/D
    0:06:00  454575.9      0.24     310.1       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:00  454576.7      0.24     310.1       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:06:00  454576.2      0.24     310.0       0.0 path/genblk1[9].path/path/add_out_reg[35]/D
    0:06:00  454581.5      0.24     310.0       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:06:00  454585.7      0.24     310.0       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:06:00  454585.7      0.24     310.0       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:06:00  454595.6      0.24     309.9       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:06:00  454608.9      0.24     309.9       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:06:00  454611.3      0.24     309.9       0.0 path/genblk1[6].path/path/add_out_reg[37]/D
    0:06:00  454612.1      0.24     309.9       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:06:00  454619.3      0.24     309.9       0.0 path/genblk1[21].path/path/add_out_reg[34]/D
    0:06:00  454622.2      0.24     309.8       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:06:00  454627.2      0.24     309.8       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:06:01  454628.8      0.24     309.7       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:06:01  454630.7      0.24     309.6       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:06:01  454631.2      0.24     309.5       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:06:01  454633.9      0.24     309.4       0.0 path/genblk1[16].path/path/add_out_reg[38]/D
    0:06:01  454645.1      0.24     309.3       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:01  454645.9      0.24     309.3       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:06:01  454648.8      0.24     309.3       0.0 path/genblk1[16].path/path/add_out_reg[37]/D
    0:06:01  454648.8      0.24     309.2       0.0 path/genblk1[9].path/path/add_out_reg[35]/D
    0:06:01  454661.3      0.24     309.2       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:06:01  454657.6      0.24     309.2       0.0 path/genblk1[25].path/path/add_out_reg[35]/D
    0:06:01  454660.2      0.24     309.2       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][25]/D
    0:06:01  454661.0      0.24     309.2       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:06:02  454662.4      0.24     309.1       0.0 path/genblk1[9].path/path/add_out_reg[35]/D
    0:06:02  454661.3      0.24     309.1       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:06:02  454662.1      0.24     309.0       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][25]/D
    0:06:02  454661.3      0.24     309.0       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:06:02  454662.9      0.24     309.0       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:06:02  454656.2      0.24     309.0       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:06:02  454659.2      0.24     308.9       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:06:02  454659.2      0.24     308.9       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:06:02  454660.5      0.24     308.9       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:06:02  454663.2      0.24     308.9       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:06:02  454664.0      0.24     308.8       0.0 path/genblk1[13].path/path/add_out_reg[33]/D
    0:06:02  454664.7      0.24     308.8       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:06:03  454664.7      0.24     308.8       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:06:03  454671.7      0.24     308.7       0.0 path/genblk1[13].path/path/add_out_reg[38]/D
    0:06:03  454671.4      0.24     308.7       0.0 path/genblk1[10].path/path/add_out_reg[37]/D
    0:06:03  454672.7      0.24     308.6       0.0 path/genblk1[26].path/path/add_out_reg[38]/D
    0:06:03  454675.7      0.24     308.5       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:06:03  454676.2      0.24     308.5       0.0 path/genblk1[16].path/path/add_out_reg[37]/D
    0:06:03  454675.7      0.24     308.5       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:06:03  454675.7      0.24     308.6       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:06:03  454679.1      0.24     308.6       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:06:03  454681.8      0.24     308.5       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:06:03  454681.8      0.24     308.5       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:06:03  454682.0      0.24     308.5       0.0 path/genblk1[10].path/path/add_out_reg[34]/D
    0:06:04  454681.8      0.24     308.4       0.0 path/genblk1[12].path/path/add_out_reg[38]/D
    0:06:04  454681.5      0.24     308.4       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:06:04  454682.8      0.24     308.3       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:06:04  454683.6      0.24     308.3       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:06:04  454686.0      0.24     308.2       0.0 path/genblk1[19].path/path/add_out_reg[36]/D
    0:06:04  454686.8      0.24     308.2       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:06:04  454690.0      0.24     308.1       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:06:05  454692.7      0.24     308.1       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:06:05  454692.7      0.24     308.1       0.0                          
    0:06:06  454692.7      0.24     308.1       0.0                          
    0:06:20  452941.6      0.25     307.0       0.0                          
    0:06:24  452690.8      0.25     306.8       0.0                          
    0:06:29  452579.8      0.25     306.8       0.0                          
    0:06:30  452565.2      0.25     306.8       0.0                          
    0:06:30  452554.0      0.25     306.8       0.0                          
    0:06:30  452554.0      0.25     306.8       0.0                          
    0:06:32  452554.0      0.25     306.8       0.0                          
    0:06:35  451988.3      0.26     311.2       0.0                          
    0:06:35  451978.7      0.26     311.2       0.0                          
    0:06:36  451978.7      0.26     311.2       0.0                          
    0:06:36  451978.7      0.26     311.2       0.0                          
    0:06:36  451978.7      0.26     311.2       0.0                          
    0:06:36  451978.7      0.26     311.2       0.0                          
    0:06:36  451978.7      0.26     311.2       0.0                          
    0:06:36  451988.3      0.25     308.0       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:06:37  451995.4      0.24     307.8       0.0 path/genblk1[17].path/path/add_out_reg[33]/D
    0:06:37  451997.0      0.24     307.5       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:06:37  451996.2      0.24     307.5       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:06:37  452000.8      0.24     307.3       0.0 path/genblk1[10].path/path/add_out_reg[33]/D
    0:06:37  452009.3      0.24     306.8       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:06:37  452010.1      0.24     306.8       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:06:37  452010.9      0.24     306.9       0.0 path/genblk1[5].path/path/add_out_reg[37]/D
    0:06:37  452014.1      0.24     306.8       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:06:37  452017.0      0.24     306.7       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:06:37  452018.0      0.24     306.7       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:06:37  452021.5      0.24     306.6       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:06:37  452026.0      0.24     306.3       0.0 path/genblk1[27].path/path/add_out_reg[33]/D
    0:06:38  452026.0      0.24     306.3       0.0                          
    0:06:38  452021.8      0.24     306.3       0.0                          
    0:06:49  451987.7      0.24     306.3       0.0                          
    0:06:51  451910.6      0.24     306.3       0.0                          
    0:06:51  451796.5      0.24     306.3       0.0                          
    0:06:52  451685.5      0.24     306.3       0.0                          
    0:06:52  451574.6      0.24     306.3       0.0                          
    0:06:53  451463.7      0.24     306.3       0.0                          
    0:06:53  451352.8      0.24     306.3       0.0                          
    0:06:54  451240.3      0.24     306.3       0.0                          
    0:06:54  451129.3      0.24     306.3       0.0                          
    0:06:55  451018.4      0.24     306.3       0.0                          
    0:06:55  450907.5      0.24     306.3       0.0                          
    0:06:56  450796.6      0.24     306.3       0.0                          
    0:06:57  450685.7      0.24     306.3       0.0                          
    0:06:57  450574.7      0.24     306.3       0.0                          
    0:06:58  450463.8      0.24     306.3       0.0                          
    0:06:58  450352.1      0.24     306.3       0.0                          
    0:06:59  450242.0      0.24     306.3       0.0                          
    0:06:59  450130.2      0.24     306.3       0.0                          
    0:07:00  450020.1      0.24     306.3       0.0                          
    0:07:00  449908.4      0.24     306.3       0.0                          
    0:07:01  449798.3      0.24     306.3       0.0                          
    0:07:01  449736.3      0.24     306.3       0.0                          
    0:07:01  449661.0      0.24     306.2       0.0                          
    0:07:01  449654.1      0.24     306.2       0.0                          
    0:07:02  449560.2      0.24     306.2       0.0                          
    0:07:02  449477.2      0.24     306.2       0.0                          
    0:07:03  449338.4      0.24     306.2       0.0                          
    0:07:03  449204.3      0.24     306.2       0.0                          
    0:07:04  449069.4      0.24     306.2       0.0                          
    0:07:04  448932.2      0.24     306.2       0.0                          
    0:07:05  448802.1      0.24     306.2       0.0                          
    0:07:05  448663.3      0.24     306.2       0.0                          
    0:07:06  448529.2      0.24     306.2       0.0                          
    0:07:06  448394.3      0.24     306.2       0.0                          
    0:07:07  448257.1      0.24     306.2       0.0                          
    0:07:07  448127.0      0.24     306.2       0.0                          
    0:07:08  447988.1      0.24     306.2       0.0                          
    0:07:09  447854.1      0.24     306.2       0.0                          
    0:07:09  447719.2      0.24     306.2       0.0                          
    0:07:10  447582.0      0.24     306.2       0.0                          
    0:07:10  447451.9      0.24     306.2       0.0                          
    0:07:11  447313.0      0.24     306.2       0.0                          
    0:07:11  447179.0      0.24     306.2       0.0                          
    0:07:12  447044.1      0.24     306.2       0.0                          
    0:07:12  446906.1      0.24     306.2       0.0                          
    0:07:13  446764.0      0.24     306.2       0.0                          
    0:07:13  446626.8      0.24     306.2       0.0                          
    0:07:14  446487.9      0.24     306.2       0.0                          
    0:07:14  446347.5      0.24     306.2       0.0                          
    0:07:15  446213.4      0.24     306.2       0.0                          
    0:07:16  446080.9      0.24     306.2       0.0                          
    0:07:16  445938.9      0.24     306.2       0.0                          
    0:07:17  445801.6      0.24     306.2       0.0                          
    0:07:17  445662.8      0.24     306.2       0.0                          
    0:07:18  445522.3      0.24     306.2       0.0                          
    0:07:18  445388.3      0.24     306.2       0.0                          
    0:07:19  445255.8      0.24     306.2       0.0                          
    0:07:19  445113.8      0.24     306.2       0.0                          
    0:07:20  444976.5      0.24     306.2       0.0                          
    0:07:20  444901.5      0.24     306.2       0.0                          
    0:07:20  444890.6      0.24     306.2       0.0                          
    0:07:21  444881.8      0.24     306.2       0.0                          
    0:07:21  444874.9      0.24     306.2       0.0                          
    0:07:21  444872.0      0.24     306.2       0.0                          
    0:07:21  444870.6      0.24     306.2       0.0                          
    0:07:21  444864.8      0.24     306.2       0.0                          
    0:07:21  444855.7      0.24     306.2       0.0                          
    0:07:21  444832.1      0.24     306.2       0.0                          
    0:07:21  444818.2      0.24     306.1       0.0                          
    0:07:21  444771.1      0.24     306.0       0.0                          
    0:07:22  444673.3      0.24     306.0       0.0                          
    0:07:22  444593.7      0.24     306.0       0.0                          
    0:07:22  444439.7      0.24     306.0       0.0                          
    0:07:22  444295.0      0.24     306.0       0.0                          
    0:07:23  444133.0      0.24     306.0       0.0                          
    0:07:23  443979.8      0.24     306.0       0.0                          
    0:07:23  443913.0      0.24     306.0       0.0                          
    0:07:23  443898.4      0.24     306.0       0.0                          
    0:07:23  443879.8      0.24     306.0       0.0                          
    0:07:23  443873.1      0.24     306.0       0.0                          
    0:07:23  443868.3      0.24     306.0       0.0                          
    0:07:23  443854.2      0.24     306.0       0.0                          
    0:07:23  443844.9      0.24     306.0       0.0                          
    0:07:24  443844.4      0.24     306.0       0.0                          
    0:07:24  443841.7      0.24     306.0       0.0                          
    0:07:24  443838.3      0.24     306.0       0.0                          
    0:07:24  443820.5      0.24     305.9       0.0                          
    0:07:24  443816.7      0.24     305.9       0.0                          
    0:07:24  443815.9      0.24     305.9       0.0                          
    0:07:24  443805.6      0.24     305.9       0.0                          
    0:07:26  443786.1      0.24     305.9       0.0                          
    0:07:26  443780.3      0.24     305.9       0.0                          
    0:07:27  443778.7      0.24     305.9       0.0                          
    0:07:27  443775.8      0.24     305.9       0.0                          
    0:07:27  443772.8      0.24     305.9       0.0                          
    0:07:28  443771.8      0.24     305.9       0.0                          
    0:07:28  443771.0      0.24     305.9       0.0                          
    0:07:29  443769.1      0.24     305.9       0.0                          
    0:07:29  443767.3      0.24     305.9       0.0                          
    0:07:30  443766.5      0.24     305.9       0.0                          
    0:07:30  443765.4      0.24     305.9       0.0                          
    0:07:35  443764.6      0.24     305.9       0.0                          
    0:07:39  443763.3      0.24     305.9       0.0                          
    0:07:39  443761.4      0.24     305.9       0.0                          
    0:07:39  443757.4      0.24     305.9       0.0                          
    0:07:39  443754.0      0.24     305.9       0.0                          
    0:07:39  443750.8      0.24     305.9       0.0                          
    0:07:39  443743.6      0.24     305.9       0.0                          
    0:07:39  443736.4      0.24     305.8       0.0                          
    0:07:39  443727.1      0.24     305.8       0.0                          
    0:07:40  443719.6      0.24     305.8       0.0                          
    0:07:40  443718.1      0.24     305.8       0.0                          
    0:07:40  443717.8      0.24     305.8       0.0                          
    0:07:40  443717.3      0.24     305.8       0.0                          
    0:07:40  443709.5      0.24     305.8       0.0                          
    0:07:40  443707.9      0.24     305.8       0.0                          
    0:07:40  443707.4      0.24     305.8       0.0                          
    0:07:42  443703.2      0.24     305.8       0.0                          
    0:07:43  443685.1      0.26     309.7       0.0                          
    0:07:43  443685.1      0.26     309.7       0.0                          
    0:07:43  443685.1      0.26     309.7       0.0                          
    0:07:44  443685.1      0.26     309.7       0.0                          
    0:07:44  443685.1      0.26     309.7       0.0                          
    0:07:44  443685.1      0.26     309.7       0.0                          
    0:07:44  443693.3      0.24     306.3       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:07:44  443695.2      0.24     306.0       0.0 path/genblk1[21].path/path/add_out_reg[34]/D
    0:07:44  443698.1      0.24     305.7       0.0 path/genblk1[12].path/path/add_out_reg[38]/D
    0:07:45  443699.4      0.24     305.9       0.0                          
    0:07:45  443702.9      0.24     305.8       0.0                          
    0:07:45  443705.5      0.24     305.8       0.0 path/genblk1[25].path/path/add_out_reg[35]/D
    0:07:45  443706.9      0.24     305.8       0.0 path/genblk1[10].path/path/add_out_reg[36]/D
    0:07:45  443707.7      0.24     305.7       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:07:45  443710.1      0.24     305.7       0.0 path/genblk1[23].path/path/add_out_reg[38]/D
    0:07:46  443711.4      0.24     305.6       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:07:46  443711.9      0.24     305.6       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:07:46  443716.5      0.24     305.5       0.0 path/genblk1[12].path/path/add_out_reg[38]/D
    0:07:46  443716.7      0.24     305.4       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:07:46  443719.4      0.24     305.4       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:07:46  443720.2      0.24     305.3       0.0 path/genblk1[4].path/path/add_out_reg[38]/D
    0:07:46  443721.2      0.24     305.2       0.0 path/genblk1[20].path/path/add_out_reg[38]/D
    0:07:46  443723.1      0.24     305.2       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:07:46  443725.2      0.24     305.1       0.0 path/genblk1[31].path/path/add_out_reg[33]/D
    0:07:46  443730.0      0.24     305.0       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:07:46  443730.3      0.24     304.9       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:46  443733.2      0.24     304.9       0.0 path/genblk1[12].path/path/add_out_reg[38]/D
    0:07:46  443734.0      0.24     304.8       0.0 path/genblk1[7].path/path/add_out_reg[38]/D
    0:07:47  443742.0      0.24     304.8       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:07:47  443746.5      0.24     304.8       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:07:47  443746.5      0.24     304.8       0.0 path/genblk1[10].path/path/add_out_reg[36]/D
    0:07:47  443752.6      0.24     304.7       0.0 path/genblk1[25].path/path/add_out_reg[35]/D
    0:07:47  443756.4      0.24     304.6       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:07:47  443759.8      0.24     304.6       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][25]/D
    0:07:47  443765.1      0.24     304.4       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:07:47  443767.0      0.24     304.3       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:07:47  443771.8      0.24     304.1       0.0 path/genblk1[9].path/path/add_out_reg[38]/D
    0:07:47  443772.6      0.24     304.1       0.0 path/genblk1[9].path/path/add_out_reg[38]/D
    0:07:47  443775.0      0.24     304.0       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:07:47  443776.3      0.24     304.0       0.0 path/genblk1[4].path/path/add_out_reg[38]/D
    0:07:48  443773.6      0.24     303.8       0.0 path/path/path/add_out_reg[33]/D
    0:07:48  443773.4      0.24     303.8       0.0 path/genblk1[12].path/path/add_out_reg[38]/D
    0:07:48  443776.6      0.24     303.7       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:07:48  443781.9      0.24     303.6       0.0 path/genblk1[5].path/path/add_out_reg[37]/D
    0:07:48  443783.8      0.24     303.6       0.0 path/genblk1[10].path/path/add_out_reg[36]/D
    0:07:48  443789.3      0.24     303.4       0.0 path/genblk1[31].path/path/add_out_reg[33]/D
    0:07:48  443794.1      0.24     303.3       0.0 path/genblk1[17].path/path/add_out_reg[36]/D
    0:07:48  443794.9      0.24     303.2       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:07:48  443794.7      0.24     303.2       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][25]/D
    0:07:48  443796.8      0.24     303.1       0.0 path/genblk1[23].path/path/add_out_reg[38]/D
    0:07:48  443796.5      0.24     303.0       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:07:48  443798.4      0.24     303.0       0.0 path/genblk1[25].path/path/add_out_reg[35]/D
    0:07:49  443804.0      0.24     302.9       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:07:49  443812.5      0.24     302.7       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:07:49  443819.4      0.24     303.4       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:07:49  443821.0      0.24     303.2       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:07:49  443822.6      0.24     303.2       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:07:49  443823.4      0.24     303.2       0.0 path/genblk1[7].path/path/add_out_reg[34]/D
    0:07:49  443826.8      0.24     303.2       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:49  443830.8      0.24     303.0       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:07:49  443832.2      0.24     303.0       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:07:49  443835.9      0.24     303.0       0.0 path/genblk1[5].path/path/add_out_reg[37]/D
    0:07:49  443842.0      0.24     302.9       0.0 path/genblk1[31].path/path/add_out_reg[33]/D
    0:07:49  443842.8      0.24     302.9       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:07:50  443843.6      0.24     302.8       0.0 path/genblk1[23].path/path/add_out_reg[38]/D
    0:07:50  443844.9      0.24     302.9       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:07:50  443841.7      0.24     302.9       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:50  443844.9      0.24     302.8       0.0 path/genblk1[9].path/path/add_out_reg[38]/D
    0:07:50  443846.8      0.24     302.8       0.0 path/genblk1[9].path/path/add_out_reg[33]/D
    0:07:50  443854.8      0.24     302.8       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:07:50  443856.9      0.24     302.8       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:07:50  443859.3      0.24     302.8       0.0 path/genblk1[18].path/path/add_out_reg[38]/D
    0:07:50  443863.0      0.24     302.8       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:50  443865.4      0.24     302.8       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:07:50  443867.5      0.24     302.7       0.0 path/path/path/add_out_reg[33]/D
    0:07:51  443871.5      0.24     302.6       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:07:51  443872.9      0.24     302.5       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:07:51  443875.5      0.24     302.4       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:07:51  443878.2      0.24     302.4       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:07:51  443878.7      0.24     302.3       0.0 path/genblk1[22].path/path/add_out_reg[37]/D
    0:07:51  443884.0      0.24     302.3       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:07:51  443885.9      0.24     302.3       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:07:51  443887.8      0.24     302.3       0.0 path/genblk1[1].path/path/add_out_reg[37]/D
    0:07:51  443888.6      0.24     302.2       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:07:51  443888.6      0.24     302.0       0.0 path/genblk1[14].path/path/add_out_reg[39]/D
    0:07:51  443899.2      0.24     301.9       0.0 path/genblk1[25].path/path/add_out_reg[35]/D
    0:07:51  443910.6      0.24     301.8       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:07:51  443912.2      0.24     301.8       0.0 path/genblk1[25].path/path/add_out_reg[35]/D
    0:07:52  443916.5      0.24     301.7       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:07:52  443917.8      0.24     301.7       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:07:52  443924.7      0.24     301.7       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:07:52  443928.2      0.24     301.6       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:07:52  443937.2      0.24     301.6       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:07:52  443944.2      0.24     301.5       0.0 path/genblk1[18].path/path/add_out_reg[35]/D
    0:07:52  443946.8      0.24     301.5       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:07:52  443952.4      0.24     301.4       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:07:52  443961.4      0.24     301.4       0.0 path/genblk1[5].path/path/add_out_reg[37]/D
    0:07:52  443962.5      0.24     301.4       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:07:52  443974.2      0.24     301.4       0.0 path/genblk1[5].path/path/add_out_reg[37]/D
    0:07:52  443977.1      0.24     301.4       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:07:52  443977.9      0.24     301.4       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:07:53  443980.3      0.24     301.4       0.0 path/genblk1[21].path/path/add_out_reg[34]/D
    0:07:53  443997.9      0.24     301.4       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:53  444000.8      0.24     301.4       0.0 path/genblk1[1].path/path/add_out_reg[37]/D
    0:07:53  444004.8      0.24     301.4       0.0 path/genblk1[23].path/path/add_out_reg[38]/D
    0:07:53  444007.7      0.24     301.3       0.0 path/genblk1[24].path/path/add_out_reg[38]/D
    0:07:53  444001.1      0.24     301.3       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:07:53  444001.1      0.24     301.2       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:07:53  443995.8      0.24     301.2       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:53  443997.6      0.24     301.2       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:07:53  443999.7      0.24     301.1       0.0 path/genblk1[9].path/path/add_out_reg[33]/D
    0:07:53  444001.3      0.24     301.1       0.0 path/genblk1[9].path/path/add_out_reg[33]/D
    0:07:53  444003.5      0.24     301.1       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:07:53  444004.3      0.24     301.1       0.0 path/genblk1[25].path/path/add_out_reg[35]/D
    0:07:54  444004.3      0.24     301.1       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:07:54  444004.5      0.24     301.1       0.0 path/genblk1[1].path/path/add_out_reg[39]/D
    0:07:54  444004.8      0.24     300.7       0.0 path/genblk1[23].path/path/add_out_reg[38]/D
    0:07:54  444015.4      0.24     300.5       0.0 path/genblk1[31].path/path/add_out_reg[33]/D
    0:07:54  444015.4      0.24     300.5       0.0 path/genblk1[9].path/path/add_out_reg[33]/D
    0:07:54  444018.6      0.24     300.5       0.0 path/genblk1[18].path/path/add_out_reg[38]/D
    0:07:54  444018.6      0.24     300.5       0.0 path/genblk1[11].path/path/add_out_reg[35]/D
    0:07:54  444025.5      0.24     300.3       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:07:54  444027.9      0.24     300.3       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:07:54  444032.2      0.24     300.3       0.0 path/genblk1[25].path/path/add_out_reg[35]/D
    0:07:54  444033.0      0.24     300.2       0.0 path/genblk1[16].path/path/add_out_reg[37]/D
    0:07:54  444041.8      0.24     300.2       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:07:54  444046.3      0.24     300.1       0.0 path/genblk1[6].path/path/add_out_reg[39]/D
    0:07:54  444047.4      0.24     299.9       0.0 path/path/path/add_out_reg[34]/D
    0:07:55  444047.4      0.24     299.9       0.0 path/genblk1[9].path/path/add_out_reg[33]/D
    0:07:55  444048.4      0.24     299.9       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:07:55  444050.3      0.24     299.8       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:07:55  444043.6      0.24     299.8       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:55  444045.8      0.24     299.8       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:07:55  444049.2      0.24     299.8       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:07:55  444051.3      0.24     299.8       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:07:55  444051.3      0.24     299.8       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:07:55  444052.7      0.24     299.7       0.0 path/genblk1[31].path/path/add_out_reg[33]/D
    0:07:55  444053.5      0.24     299.6       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:07:55  444055.6      0.24     299.6       0.0 path/genblk1[27].path/path/add_out_reg[36]/D
    0:07:55  444059.6      0.24     299.6       0.0 path/genblk1[20].path/path/add_out_reg[35]/D
    0:07:55  444060.4      0.24     299.5       0.0 path/genblk1[27].path/path/add_out_reg[37]/D
    0:07:56  444061.2      0.24     299.5       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:07:56  444064.1      0.24     299.5       0.0 path/genblk1[20].path/path/add_out_reg[35]/D
    0:07:56  444066.8      0.24     299.4       0.0 path/genblk1[18].path/path/add_out_reg[38]/D
    0:07:56  444067.0      0.24     299.4       0.0 path/genblk1[1].path/path/add_out_reg[39]/D
    0:07:56  444076.1      0.24     299.3       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:07:56  444076.1      0.24     299.3       0.0 path/genblk1[20].path/path/add_out_reg[35]/D
    0:07:56  444078.2      0.24     299.2       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:07:56  444079.0      0.24     299.2       0.0 path/genblk1[22].path/path/add_out_reg[37]/D
    0:07:56  444080.1      0.24     299.2       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:07:56  444080.6      0.24     299.2       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:07:56  444091.0      0.23     299.0       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:07:56  444093.6      0.23     299.0       0.0 path/genblk1[11].path/path/add_out_reg[35]/D
    0:07:57  444093.4      0.23     298.9       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:07:57  444096.6      0.23     298.9       0.0 path/genblk1[10].path/path/add_out_reg[36]/D
    0:07:57  444097.4      0.23     298.8       0.0 path/genblk1[9].path/path/add_out_reg[38]/D
    0:07:57  444097.4      0.23     298.8       0.0 path/genblk1[26].path/path/add_out_reg[34]/D
    0:07:57  444101.9      0.23     298.8       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:07:57  444104.5      0.23     298.8       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:07:57  444105.1      0.23     298.8       0.0 path/genblk1[25].path/path/add_out_reg[35]/D
    0:07:57  444105.1      0.23     298.8       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:07:57  444106.9      0.23     298.7       0.0 path/genblk1[30].path/path/add_out_reg[38]/D
    0:07:57  444108.3      0.23     298.6       0.0 path/genblk1[5].path/path/add_out_reg[37]/D
    0:07:57  444109.3      0.23     298.5       0.0 path/genblk1[9].path/path/add_out_reg[38]/D
    0:07:57  444110.1      0.23     298.5       0.0 path/genblk1[25].path/path/add_out_reg[35]/D
    0:07:57  444110.4      0.23     298.5       0.0 path/genblk1[28].path/path/add_out_reg[37]/D
    0:07:57  444115.2      0.23     298.5       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:07:58  444116.5      0.23     298.4       0.0 path/genblk1[3].path/path/add_out_reg[38]/D
    0:07:58  444118.9      0.23     298.3       0.0 path/genblk1[16].path/path/add_out_reg[37]/D
    0:07:58  444119.4      0.23     298.3       0.0 path/genblk1[5].path/path/add_out_reg[27]/D
    0:07:58  444121.3      0.23     298.2       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:07:58  444123.2      0.23     298.2       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:07:58  444123.2      0.23     298.1       0.0 path/genblk1[27].path/path/add_out_reg[37]/D
    0:07:58  444124.0      0.23     298.1       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:07:58  444124.8      0.23     298.0       0.0 path/genblk1[22].path/path/add_out_reg[37]/D
    0:07:58  444127.4      0.23     298.0       0.0 path/genblk1[11].path/path/add_out_reg[35]/D
    0:07:58  444132.5      0.23     298.0       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:58  444139.1      0.23     297.9       0.0 path/genblk1[20].path/path/add_out_reg[35]/D
    0:07:58  444140.5      0.23     297.9       0.0 path/genblk1[1].path/path/add_out_reg[36]/D
    0:07:59  444141.8      0.23     297.9       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:07:59  444142.6      0.23     297.9       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:07:59  444143.4      0.23     297.8       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:59  444143.4      0.23     297.8       0.0 path/genblk1[28].path/path/add_out_reg[37]/D
    0:07:59  444145.8      0.23     297.8       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:07:59  444146.8      0.23     297.7       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:07:59  444147.6      0.23     297.6       0.0 path/genblk1[3].path/path/add_out_reg[38]/D
    0:07:59  444147.6      0.23     297.6       0.0 path/genblk1[16].path/path/add_out_reg[37]/D
    0:07:59  444155.6      0.23     297.5       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:07:59  444160.9      0.23     297.5       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:07:59  444161.7      0.23     297.4       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:07:59  444161.7      0.23     297.4       0.0 path/genblk1[18].path/path/add_out_reg[38]/D
    0:08:00  444163.9      0.23     297.3       0.0 path/genblk1[26].path/path/add_out_reg[38]/D
    0:08:00  444163.9      0.23     297.3       0.0 path/genblk1[30].path/path/add_out_reg[38]/D
    0:08:00  444165.7      0.23     297.3       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:08:00  444165.7      0.23     297.2       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:08:00  444166.8      0.23     297.2       0.0 path/genblk1[25].path/path/add_out_reg[35]/D
    0:08:00  444167.9      0.23     297.2       0.0 path/genblk1[5].path/path/add_out_reg[34]/D
    0:08:00  444170.5      0.23     297.1       0.0 path/genblk1[20].path/path/add_out_reg[35]/D
    0:08:00  444173.7      0.23     297.1       0.0 path/genblk1[22].path/path/add_out_reg[39]/D
    0:08:00  444172.6      0.23     297.1       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:08:00  444173.2      0.23     297.1       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:08:00  444172.1      0.23     297.1       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:08:00  444172.9      0.23     297.1       0.0 path/genblk1[12].path/path/add_out_reg[38]/D
    0:08:00  444175.6      0.23     297.0       0.0 path/genblk1[7].path/path/add_out_reg[38]/D
    0:08:01  444176.1      0.23     297.0       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:08:01  444178.5      0.23     297.0       0.0 path/genblk1[9].path/path/add_out_reg[38]/D
    0:08:01  444180.9      0.23     297.0       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:08:01  444182.2      0.23     296.9       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:08:01  444184.1      0.23     296.9       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:08:01  444192.9      0.23     296.9       0.0 path/genblk1[30].path/path/add_out_reg[38]/D
    0:08:01  444192.9      0.23     296.9       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:08:01  444198.4      0.23     296.9       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:08:01  444198.4      0.23     296.9       0.0 path/genblk1[1].path/path/add_out_reg[36]/D
    0:08:01  444200.3      0.23     296.8       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:08:01  444201.6      0.23     296.8       0.0 path/genblk1[12].path/path/add_out_reg[39]/D
    0:08:01  444202.4      0.23     296.8       0.0 path/genblk1[9].path/path/add_out_reg[38]/D
    0:08:01  444196.9      0.23     296.8       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:08:02  444199.8      0.23     296.8       0.0 path/genblk1[9].path/path/add_out_reg[38]/D
    0:08:02  444205.1      0.23     296.7       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:08:02  444206.4      0.23     296.7       0.0 path/genblk1[25].path/path/add_out_reg[35]/D
    0:08:02  444212.3      0.23     296.6       0.0 path/genblk1[22].path/path/add_out_reg[37]/D
    0:08:02  444214.1      0.23     296.6       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:08:02  444220.5      0.23     296.6       0.0 path/genblk1[5].path/path/add_out_reg[35]/D
    0:08:02  444226.1      0.23     296.5       0.0 path/genblk1[11].path/path/add_out_reg[35]/D
    0:08:02  444227.2      0.23     296.5       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:08:03  444229.0      0.23     296.4       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:08:03  444231.4      0.23     296.3       0.0 path/genblk1[5].path/path/add_out_reg[35]/D
    0:08:03  444235.2      0.23     296.3       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:08:03  444236.5      0.23     296.3       0.0 path/genblk1[10].path/path/add_out_reg[36]/D
    0:08:03  444240.5      0.23     296.2       0.0 path/genblk1[1].path/path/add_out_reg[36]/D
    0:08:03  444245.3      0.23     296.0       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:08:03  444251.6      0.23     295.9       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:08:03  444257.0      0.23     295.9       0.0 path/genblk1[19].path/path/add_out_reg[33]/D
    0:08:03  444260.7      0.23     295.6       0.0 path/genblk1[27].path/path/add_out_reg[37]/D
    0:08:03  444266.3      0.23     295.6       0.0 path/genblk1[24].path/path/add_out_reg[38]/D
    0:08:03  444270.3      0.23     295.5       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:08:03  444274.8      0.23     295.5       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:08:03  444278.8      0.23     295.5       0.0 path/genblk1[25].path/path/add_out_reg[35]/D
    0:08:03  444280.9      0.23     295.4       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:08:04  444286.0      0.23     295.3       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:08:04  444292.9      0.23     295.2       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:08:04  444296.3      0.23     295.1       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:08:04  444300.3      0.23     295.1       0.0 path/genblk1[11].path/path/add_out_reg[35]/D
    0:08:04  444303.5      0.23     295.0       0.0 path/genblk1[16].path/path/add_out_reg[37]/D
    0:08:04  444310.2      0.23     294.9       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:08:04  444311.8      0.23     294.9       0.0 path/genblk1[8].path/path/add_out_reg[37]/D
    0:08:04  444317.6      0.23     294.8       0.0 path/genblk1[24].path/path/add_out_reg[38]/D
    0:08:04  444318.4      0.23     294.7       0.0 path/genblk1[8].path/path/add_out_reg[37]/D
    0:08:04  444324.5      0.23     294.6       0.0 path/genblk1[18].path/path/add_out_reg[35]/D
    0:08:04  444328.0      0.23     294.6       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:08:04  444331.4      0.23     294.5       0.0 path/genblk1[1].path/path/add_out_reg[36]/D
    0:08:05  444333.6      0.23     294.5       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:08:05  444335.7      0.23     294.5       0.0 path/genblk1[19].path/path/add_out_reg[33]/D
    0:08:05  444342.6      0.23     294.5       0.0 path/genblk1[19].path/path/add_out_reg[36]/D
    0:08:05  444347.7      0.23     294.4       0.0 path/genblk1[18].path/path/add_out_reg[35]/D
    0:08:05  444348.5      0.23     294.4       0.0 path/genblk1[26].path/path/add_out_reg[38]/D
    0:08:05  444351.1      0.23     294.7       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:08:05  444352.2      0.23     294.7       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:08:05  444355.9      0.23     294.6       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:08:05  444360.2      0.23     294.5       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:08:05  444365.2      0.23     294.5       0.0 path/genblk1[20].path/path/add_out_reg[35]/D
    0:08:05  444368.2      0.23     294.4       0.0 path/genblk1[18].path/path/add_out_reg[35]/D
    0:08:05  444371.9      0.23     294.4       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:08:06  444375.3      0.23     294.3       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:08:06  444379.1      0.23     294.2       0.0 path/genblk1[25].path/path/add_out_reg[35]/D
    0:08:06  444383.8      0.23     293.9       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:08:06  444390.0      0.23     293.8       0.0 path/genblk1[8].path/path/add_out_reg[37]/D
    0:08:06  444395.6      0.23     293.7       0.0 path/genblk1[9].path/path/add_out_reg[38]/D
    0:08:06  444401.4      0.23     293.6       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:08:06  444406.2      0.23     293.6       0.0 path/genblk1[8].path/path/add_out_reg[37]/D
    0:08:06  444405.9      0.23     293.6       0.0 path/genblk1[9].path/path/add_out_reg[38]/D
    0:08:06  444415.8      0.23     293.5       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:08:06  444426.7      0.23     293.4       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:08:06  444428.5      0.23     293.4       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:08:06  444432.5      0.23     293.1       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:08:06  444436.5      0.23     293.0       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:08:07  444440.5      0.23     292.9       0.0 path/genblk1[28].path/path/add_out_reg[37]/D
    0:08:07  444445.0      0.23     292.9       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:08:07  444448.8      0.23     292.9       0.0 path/genblk1[8].path/path/add_out_reg[37]/D
    0:08:07  444452.2      0.23     292.8       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:08:07  444455.7      0.23     292.8       0.0 path/genblk1[14].path/path/add_out_reg[37]/D
    0:08:07  444465.5      0.23     292.7       0.0 path/genblk1[9].path/path/add_out_reg[38]/D
    0:08:07  444471.6      0.23     292.6       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:08:07  444477.5      0.23     292.5       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:08:07  444482.5      0.23     292.4       0.0 path/genblk1[8].path/path/add_out_reg[37]/D
    0:08:07  444484.1      0.23     292.3       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:08:07  444491.3      0.23     292.3       0.0 path/genblk1[16].path/path/add_out_reg[37]/D
    0:08:07  444492.1      0.23     292.2       0.0 path/genblk1[26].path/path/add_out_reg[38]/D
    0:08:07  444494.0      0.23     292.2       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:08:08  444494.0      0.23     292.2       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:08:08  444497.2      0.23     292.3       0.0 path/genblk1[14].path/path/add_out_reg[39]/D
    0:08:08  444499.3      0.23     292.3       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:08:08  444503.5      0.23     292.2       0.0 path/genblk1[27].path/path/add_out_reg[37]/D
    0:08:08  444507.0      0.23     292.2       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:08:08  444509.4      0.23     292.2       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:08:08  444512.6      0.23     292.1       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:08:08  444515.8      0.23     292.1       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:08:08  444521.1      0.23     292.0       0.0 path/genblk1[21].path/path/add_out_reg[34]/D
    0:08:08  444526.2      0.23     292.0       0.0 path/genblk1[5].path/path/add_out_reg[35]/D
    0:08:08  444527.5      0.23     291.9       0.0 path/genblk1[22].path/path/add_out_reg[37]/D
    0:08:08  444530.7      0.23     292.0       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:08:09  444534.1      0.23     292.2       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:08:09  444539.2      0.23     292.0       0.0 path/genblk1[6].path/path/add_out_reg[35]/D
    0:08:09  444541.6      0.23     292.0       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:08:09  444545.0      0.23     291.9       0.0 path/genblk1[10].path/path/add_out_reg[36]/D
    0:08:09  444548.8      0.23     291.9       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:08:09  444548.8      0.23     291.9       0.0 path/genblk1[22].path/path/add_out_reg[37]/D
    0:08:09  444550.6      0.23     291.8       0.0 path/genblk1[10].path/path/add_out_reg[36]/D
    0:08:09  444554.9      0.23     291.8       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:08:09  444558.1      0.23     291.6       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:08:09  444561.8      0.23     291.5       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:08:09  444565.0      0.23     291.4       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:08:09  444568.2      0.23     291.4       0.0 path/genblk1[25].path/path/add_out_reg[35]/D
    0:08:10  444569.8      0.23     291.4       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:08:10  444570.8      0.23     291.4       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:08:10  444571.9      0.23     291.4       0.0 path/genblk1[10].path/path/add_out_reg[36]/D
    0:08:10  444576.7      0.23     291.4       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:08:10  444577.2      0.23     291.2       0.0 path/genblk1[1].path/path/add_out_reg[36]/D
    0:08:10  444578.3      0.23     291.2       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:08:10  444584.9      0.23     291.1       0.0 path/genblk1[16].path/path/add_out_reg[39]/D
    0:08:10  444586.8      0.23     291.0       0.0 path/genblk1[11].path/path/add_out_reg[35]/D
    0:08:10  444588.9      0.23     291.0       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:08:10  444591.3      0.23     291.0       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:08:10  444593.7      0.23     291.0       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:08:10  444596.1      0.23     291.0       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:08:11  444602.2      0.23     290.9       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:08:11  444604.1      0.23     290.8       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:08:11  444604.9      0.23     290.8       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:08:11  444606.8      0.23     290.7       0.0 path/genblk1[14].path/path/add_out_reg[39]/D
    0:08:11  444612.1      0.23     290.6       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:08:11  444613.4      0.23     290.6       0.0 path/genblk1[5].path/path/add_out_reg[35]/D
    0:08:11  444620.9      0.23     290.5       0.0 path/genblk1[5].path/path/add_out_reg[35]/D
    0:08:11  444624.0      0.23     290.5       0.0 path/genblk1[20].path/path/add_out_reg[36]/D
    0:08:11  444624.0      0.22     290.5       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:08:11  444625.4      0.22     290.4       0.0 path/genblk1[18].path/path/add_out_reg[35]/D
    0:08:11  444628.8      0.22     290.3       0.0 path/genblk1[24].path/path/add_out_reg[29]/D
    0:08:11  444632.6      0.22     290.2       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:08:11  444635.5      0.22     290.2       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:08:11  444639.5      0.22     290.2       0.0 path/genblk1[21].path/path/add_out_reg[34]/D
    0:08:12  444636.8      0.22     290.1       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:08:12  444640.0      0.22     290.1       0.0 path/genblk1[26].path/path/add_out_reg[38]/D
    0:08:12  444643.5      0.22     290.0       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:08:12  444646.7      0.22     290.0       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:08:12  444649.6      0.22     290.0       0.0 path/genblk1[6].path/path/add_out_reg[35]/D
    0:08:12  444652.0      0.22     290.0       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:08:12  444650.9      0.22     289.9       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:08:12  444655.4      0.22     289.9       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:08:12  444661.6      0.22     289.9       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:08:12  444661.8      0.22     289.8       0.0 path/genblk1[10].path/path/add_out_reg[33]/D
    0:08:12  444662.6      0.22     289.8       0.0 path/genblk1[7].path/path/add_out_reg[39]/D
    0:08:13  444663.7      0.22     289.8       0.0 path/genblk1[18].path/path/add_out_reg[35]/D
    0:08:13  444665.3      0.22     289.7       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:08:13  444665.3      0.22     289.7       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:08:13  444667.9      0.22     289.7       0.0 path/genblk1[10].path/path/add_out_reg[33]/D
    0:08:13  444670.3      0.22     289.7       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:08:13  444674.9      0.22     289.7       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:08:13  444675.1      0.22     289.7       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:08:13  444675.9      0.22     289.6       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:08:13  444676.7      0.22     289.6       0.0 path/genblk1[18].path/path/add_out_reg[35]/D
    0:08:13  444678.8      0.22     289.5       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:08:13  444681.8      0.22     289.5       0.0 path/genblk1[7].path/path/add_out_reg[39]/D
    0:08:13  444685.0      0.22     289.5       0.0 path/genblk1[31].path/path/add_out_reg[38]/D
    0:08:14  444687.6      0.22     289.5       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:08:14  444687.6      0.22     289.5       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:08:14  444689.7      0.22     289.4       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:08:14  444691.3      0.22     289.4       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:08:14  444692.1      0.22     289.4       0.0 path/genblk1[5].path/path/add_out_reg[35]/D
    0:08:14  444693.2      0.22     289.4       0.0 path/genblk1[8].path/path/add_out_reg[33]/D
    0:08:14  444695.1      0.22     289.3       0.0 path/genblk1[25].path/path/add_out_reg[35]/D
    0:08:14  444695.1      0.22     289.3       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:08:14  444695.1      0.22     289.3       0.0 path/genblk1[10].path/path/add_out_reg[33]/D
    0:08:14  444696.4      0.22     289.3       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:08:14  444696.4      0.22     289.3       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:08:14  444698.5      0.22     289.2       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:08:15  444700.1      0.22     289.2       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:08:15  444700.9      0.22     289.1       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:08:15  444704.9      0.22     289.1       0.0 path/genblk1[13].path/path/add_out_reg[36]/D
    0:08:15  444707.0      0.22     289.1       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:08:15  444711.6      0.22     289.1       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:08:15  444712.9      0.22     289.0       0.0 path/genblk1[24].path/path/add_out_reg[38]/D
    0:08:15  444713.4      0.22     289.0       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:08:15  444716.1      0.22     289.0       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:08:15  444717.1      0.22     289.0       0.0 path/genblk1[5].path/path/add_out_reg[35]/D
    0:08:15  444718.5      0.22     289.0       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:08:15  444718.2      0.22     289.0       0.0 path/genblk1[18].path/path/add_out_reg[35]/D
    0:08:16  444720.3      0.22     289.0       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:08:16  444722.7      0.22     289.0       0.0 path/genblk1[21].path/path/add_out_reg[34]/D
    0:08:16  444725.7      0.22     289.4       0.0 path/genblk1[31].path/path/add_out_reg[38]/D
    0:08:16  444726.2      0.22     289.4       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][32]/D
    0:08:16  444727.3      0.22     289.4       0.0 path/genblk1[24].path/path/add_out_reg[36]/D
    0:08:16  444727.3      0.22     289.4       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:08:16  444727.0      0.22     289.4       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:08:16  444727.0      0.22     289.3       0.0 path/genblk1[20].path/path/add_out_reg[35]/D
    0:08:16  444727.5      0.22     289.3       0.0 path/genblk1[28].path/path/add_out_reg[37]/D
    0:08:16  444731.8      0.22     289.3       0.0 path/genblk1[26].path/path/add_out_reg[38]/D
    0:08:16  444732.8      0.22     289.2       0.0 path/genblk1[16].path/path/add_out_reg[39]/D
    0:08:16  444733.6      0.22     289.2       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][32]/D
    0:08:16  444738.2      0.22     289.2       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:08:17  444739.0      0.22     289.2       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:08:17  444740.0      0.22     289.2       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:08:17  444742.4      0.22     289.1       0.0 path/genblk1[9].path/path/add_out_reg[38]/D
    0:08:17  444747.5      0.22     288.8       0.0 path/genblk1[25].path/path/add_out_reg[35]/D
    0:08:17  444749.3      0.22     288.8       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:08:17  444750.9      0.22     288.8       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:08:17  444755.5      0.22     288.8       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:08:17  444758.1      0.22     288.7       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:08:17  444760.2      0.22     288.7       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:08:17  444765.0      0.22     288.6       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:08:17  444767.2      0.22     288.6       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:08:17  444773.5      0.22     288.6       0.0 path/genblk1[1].path/path/add_out_reg[36]/D
    0:08:18  444775.1      0.22     288.5       0.0 path/genblk1[25].path/path/add_out_reg[35]/D
    0:08:18  444776.5      0.22     288.5       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:08:18  444782.6      0.22     288.4       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:08:18  444785.5      0.22     288.4       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:08:18  444787.9      0.22     288.4       0.0 path/genblk1[5].path/path/add_out_reg[35]/D
    0:08:18  444792.7      0.22     288.4       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:08:18  444793.2      0.22     288.3       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:08:18  444794.8      0.22     288.3       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:08:18  444799.1      0.22     288.3       0.0 path/genblk1[15].path/path/add_out_reg[38]/D
    0:08:18  444802.3      0.22     288.2       0.0 path/genblk1[10].path/path/add_out_reg[36]/D
    0:08:18  444804.1      0.22     288.1       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:08:18  444810.2      0.22     288.1       0.0 path/genblk1[25].path/path/add_out_reg[35]/D
    0:08:19  444811.3      0.22     288.1       0.0 path/genblk1[11].path/path/add_out_reg[34]/D
    0:08:19  444814.2      0.22     288.1       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:08:21  444816.4      0.22     288.1       0.0                          
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_32_32_20_0' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[12].path/path/reset': 1821 load(s), 1 driver(s)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 49352 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_32_32_20_0
Version: J-2014.09-SP5-2
Date   : Thu Dec  3 05:54:56 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_32_32_20_0' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           66
Number of nets:                            66
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:             216280.877176
Buf/Inv area:                    13380.863995
Noncombinational area:          228535.488020
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                444816.365195
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_32_32_20_0
Version: J-2014.09-SP5-2
Date   : Thu Dec  3 05:55:15 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_32_32_20_0         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  = 162.4232 mW   (89%)
  Net Switching Power  =  20.6030 mW   (11%)
                         ---------
Total Dynamic Power    = 183.0262 mW  (100%)

Cell Leakage Power     =   9.3142 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       1.5348e+05        1.6332e+03        3.8897e+06        1.5900e+05  (  82.66%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  8.9518e+03        1.8969e+04        5.4244e+06        3.3345e+04  (  17.34%)
--------------------------------------------------------------------------------------------------
Total          1.6243e+05 uW     2.0602e+04 uW     9.3142e+06 nW     1.9234e+05 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_32_32_20_0
Version: J-2014.09-SP5-2
Date   : Thu Dec  3 05:55:16 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[25].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[25].path/path/add_out_reg[35]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_32_32_20_0     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[25].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[14]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[25].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[14]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/genblk1[25].path/Mat_a_Mem/Mem/U20/Z (TBUF_X2)     0.13       0.21 f
  path/genblk1[25].path/Mat_a_Mem/Mem/data_out[14] (memory_b20_SIZE32_LOGSIZE5_14)
                                                          0.00       0.21 f
  path/genblk1[25].path/Mat_a_Mem/data_out[14] (seqMemory_b20_SIZE32_14)
                                                          0.00       0.21 f
  path/genblk1[25].path/path/in0[14] (mac_b20_g0_7)       0.00       0.21 f
  path/genblk1[25].path/path/mult_21/a[14] (mac_b20_g0_7_DW_mult_tc_1)
                                                          0.00       0.21 f
  path/genblk1[25].path/path/mult_21/U2189/Z (XOR2_X1)
                                                          0.07       0.29 f
  path/genblk1[25].path/path/mult_21/U2091/ZN (NAND2_X1)
                                                          0.04       0.33 r
  path/genblk1[25].path/path/mult_21/U1340/Z (CLKBUF_X3)
                                                          0.06       0.39 r
  path/genblk1[25].path/path/mult_21/U1718/ZN (OAI22_X1)
                                                          0.04       0.43 f
  path/genblk1[25].path/path/mult_21/U574/CO (FA_X1)      0.09       0.52 f
  path/genblk1[25].path/path/mult_21/U563/S (FA_X1)       0.12       0.64 f
  path/genblk1[25].path/path/mult_21/U561/CO (FA_X1)      0.09       0.73 f
  path/genblk1[25].path/path/mult_21/U552/S (FA_X1)       0.13       0.87 r
  path/genblk1[25].path/path/mult_21/U551/S (FA_X1)       0.12       0.99 f
  path/genblk1[25].path/path/mult_21/U1576/ZN (NAND2_X1)
                                                          0.04       1.03 r
  path/genblk1[25].path/path/mult_21/U1498/ZN (OAI21_X1)
                                                          0.03       1.06 f
  path/genblk1[25].path/path/mult_21/U1483/ZN (AOI21_X1)
                                                          0.05       1.11 r
  path/genblk1[25].path/path/mult_21/U1481/ZN (OAI21_X1)
                                                          0.04       1.15 f
  path/genblk1[25].path/path/mult_21/U1378/Z (BUF_X2)     0.05       1.20 f
  path/genblk1[25].path/path/mult_21/U1485/ZN (AOI21_X1)
                                                          0.05       1.25 r
  path/genblk1[25].path/path/mult_21/U1355/ZN (XNOR2_X1)
                                                          0.04       1.29 f
  path/genblk1[25].path/path/mult_21/product[27] (mac_b20_g0_7_DW_mult_tc_1)
                                                          0.00       1.29 f
  path/genblk1[25].path/path/add_27/A[27] (mac_b20_g0_7_DW01_add_1)
                                                          0.00       1.29 f
  path/genblk1[25].path/path/add_27/U739/ZN (NOR2_X1)     0.05       1.35 r
  path/genblk1[25].path/path/add_27/U831/ZN (OAI21_X1)
                                                          0.03       1.38 f
  path/genblk1[25].path/path/add_27/U818/ZN (AOI21_X1)
                                                          0.06       1.44 r
  path/genblk1[25].path/path/add_27/U835/ZN (OAI21_X1)
                                                          0.03       1.47 f
  path/genblk1[25].path/path/add_27/U846/ZN (AOI21_X1)
                                                          0.05       1.53 r
  path/genblk1[25].path/path/add_27/U832/ZN (OAI21_X1)
                                                          0.04       1.56 f
  path/genblk1[25].path/path/add_27/U534/Z (BUF_X1)       0.05       1.61 f
  path/genblk1[25].path/path/add_27/U844/ZN (AOI21_X1)
                                                          0.05       1.66 r
  path/genblk1[25].path/path/add_27/U465/ZN (XNOR2_X1)
                                                          0.06       1.72 r
  path/genblk1[25].path/path/add_27/SUM[35] (mac_b20_g0_7_DW01_add_1)
                                                          0.00       1.72 r
  path/genblk1[25].path/path/U17/ZN (INV_X1)              0.02       1.74 f
  path/genblk1[25].path/path/U18/ZN (NOR2_X1)             0.04       1.78 r
  path/genblk1[25].path/path/add_out_reg[35]/D (DFF_X2)
                                                          0.01       1.79 r
  data arrival time                                                  1.79

  clock clk (rise edge)                                   1.60       1.60
  clock network delay (ideal)                             0.00       1.60
  path/genblk1[25].path/path/add_out_reg[35]/CK (DFF_X2)
                                                          0.00       1.60 r
  library setup time                                     -0.03       1.57
  data required time                                                 1.57
  --------------------------------------------------------------------------
  data required time                                                 1.57
  data arrival time                                                 -1.79
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.22


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 31 nets to module multipath_k32_p32_b20_g0 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
