<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 33 has been inferred" BundleName="gmem" VarName="c" ParentFunc="filt(hls::stream&lt;hls::axis&lt;ap_int&lt;16&gt;, 1ul, 1ul, 1ul, (unsigned char)56, false&gt;, 0&gt;&amp;, short*, hls::stream&lt;hls::axis&lt;ap_int&lt;16&gt;, 1ul, 1ul, 1ul, (unsigned char)56, false&gt;, 0&gt;&amp;)" Length="33" Direction="read" AccessID="c1seq" OrigID="islist entry.load.111 entry.load.221 entry.load.218 entry.load.215 entry.load.212 entry.load.209 entry.load.206 entry.load.203 entry.load.200 entry.load.197 entry.load.194 entry.load.191 entry.load.188 entry.load.185 entry.load.182 entry.load.179 entry.load.176 entry.load.173 entry.load.170 entry.load.167 entry.load.164 entry.load.161 entry.load.158 entry.load.155 entry.load.152 entry.load.149 entry.load.146 entry.load.143 entry.load.140 entry.load.137 entry.load.134 entry.load.131 entry.load.128" OrigDirection="islist read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzeBoundsPatternMissed" src_info="filt.cpp:18:19" msg_id="214-252" msg_severity="INFO" msg_body="Could not analyze the loop bounds" resolution="214-252" LoopLoc="filt.cpp:18:19" LoopName="VITIS_LOOP_18_1" ParentFunc="filt(hls::stream&lt;hls::axis&lt;ap_int&lt;16&gt;, 1ul, 1ul, 1ul, (unsigned char)56, false&gt;, 0&gt;&amp;, short*, hls::stream&lt;hls::axis&lt;ap_int&lt;16&gt;, 1ul, 1ul, 1ul, (unsigned char)56, false&gt;, 0&gt;&amp;)"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="c" ParentFunc="filt(hls::stream&lt;hls::axis&lt;ap_int&lt;16&gt;, 1ul, 1ul, 1ul, (unsigned char)56, false&gt;, 0&gt;&amp;, short*, hls::stream&lt;hls::axis&lt;ap_int&lt;16&gt;, 1ul, 1ul, 1ul, (unsigned char)56, false&gt;, 0&gt;&amp;)" OrigID="c1seq" OrigDirection="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 33 and bit width 16 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" Length="33" Width="16" Direction="read"/>
</VitisHLS:BurstInfo>

