Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Apr 18 09:17:47 2019
| Host         : DESKTOP-MBF5BR3 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab3_3_control_sets_placed.rpt
| Design       : lab3_3
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    14 |
| Unused register locations in slices containing registers |    51 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |           10 |
|      7 |            1 |
|      8 |            1 |
|     12 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              26 |           10 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               4 |            3 |
| Yes          | No                    | Yes                    |              55 |           18 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------+---------------------------------+------------------+------------------+----------------+
|     Clock Signal    |          Enable Signal          | Set/Reset Signal | Slice Load Count | Bel Load Count |
+---------------------+---------------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG      | reg_file/reg_file[3][3]_i_1_n_0 | rst_IBUF         |                1 |              4 |
|  clk_IBUF_BUFG      | reg_file/reg_file[5][3]_i_1_n_0 | rst_IBUF         |                1 |              4 |
|  clk_IBUF_BUFG      | reg_file/reg_file               | rst_IBUF         |                1 |              4 |
|  clk_IBUF_BUFG      | reg_file/reg_file[7][3]_i_1_n_0 | rst_IBUF         |                1 |              4 |
|  clk_IBUF_BUFG      | reg_file/reg_file[1][3]_i_1_n_0 | rst_IBUF         |                1 |              4 |
|  clk_IBUF_BUFG      | reg_file/reg_file[4][3]_i_1_n_0 | rst_IBUF         |                2 |              4 |
|  clk_IBUF_BUFG      | reg_file/reg_file[6][3]_i_1_n_0 | rst_IBUF         |                1 |              4 |
|  clk_IBUF_BUFG      | reg_file/reg_file[2][3]_i_1_n_0 | rst_IBUF         |                2 |              4 |
|  clk_IBUF_BUFG      | cnt                             | rst_IBUF         |                2 |              4 |
|  clk_IBUF_BUFG      | out[3]_i_1_n_0                  |                  |                3 |              4 |
|  inst/inst/clk_out1 | display[14]_i_1_n_0             | rst_IBUF         |                2 |              7 |
|  clk_IBUF_BUFG      |                                 | rst_IBUF         |                4 |              8 |
|  inst/inst/clk_out1 | count/E[0]                      | rst_IBUF         |                4 |             12 |
|  inst/inst/clk_out1 |                                 | rst_IBUF         |                6 |             18 |
+---------------------+---------------------------------+------------------+------------------+----------------+


