 
****************************************
Report : design
        -physical
Design : FIFO
Version: Q-2019.12
Date   : Wed Mar  8 11:07:33 2023
****************************************

	Parasitic source    : LPE
	Parasitic mode      : RealRC
	Extraction mode     : MIN_MAX
	Extraction derating : 125/125/125
****************************** P&R Summary ********************************
Date : Wed Mar  8 11:07:33 2023
Machine Host Name: xunil-03.coe.drexel.edu
Working Directory: /home/njs82@drexel.edu/ECEC574/icc_pnr
Library Name:      fifo.mw
Cell Name:         FIFO.CEL;11
Design Statistics:
    Number of Module Cells:        775
    Number of Pins:                5011
    Number of IO Pins:             90
    Number of Nets:                908
    Average Pins Per Net (Signal): 3.40331

Chip Utilization:
    Total Std Cell Area:           2989.24
    Core Size:     width 91.96, height 55.18; area 5073.98
    Chip Size:     width 111.96, height 75.18; area 8416.70
    Std cells utilization:         58.91% 
    Cell/Core Ratio:               58.91%
    Cell/Chip Ratio:               35.52%
    Number of Cell Rows:            33

Master Instantiation:
	MasterName	Type	InstCount
	=================================
	AO22X1_RVT	STD	225
	DFFX1_RVT	STD	128
	DFFARX1_RVT	STD	97
	HADDX1_RVT	STD	90
	INVX1_RVT	STD	47
	AO221X1_RVT	STD	34
	AO222X1_RVT	STD	32
	AO21X1_RVT	STD	30
	OR2X1_RVT	STD	30
	NOR4X1_RVT	STD	11
	NAND2X0_RVT	STD	8
	NAND3X0_RVT	STD	6
	AND2X1_RVT	STD	6
	AND4X1_RVT	STD	5
	OR4X1_RVT	STD	5
	DFFASX1_RVT	STD	4
	XOR2X1_RVT	STD	4
	AOI21X1_RVT	STD	2
	OA21X1_RVT	STD	2
	NBUFFX2_RVT	STD	2
	NOR2X0_RVT	STD	2
	INVX0_RVT	STD	1
	NAND4X0_RVT	STD	1
	OR3X2_RVT	STD	1
	XNOR2X1_RVT	STD	1
	AND3X1_RVT	STD	1
	=================================

Timing/Optimization Information:

Global Routing Information:
    layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.15
    layer M2, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.15
    layer M3, dir Hor, min width = 0.06, min space = 0.06 pitch = 0.30
    layer M4, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.30
    layer M5, dir Hor, min width = 0.06, min space = 0.06 pitch = 0.61
    layer M6, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.61
    layer M7, dir Hor, min width = 0.06, min space = 0.06 pitch = 1.22
    layer M8, dir Ver, min width = 0.06, min space = 0.06 pitch = 1.22
    layer M9, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.43
    layer MRDL, dir Ver, min width = 2.00, min space = 2.00 pitch = 4.86
     
    Average gCell capacity  6.15	 on layer (1)	 M1
    Average gCell capacity  10.63	 on layer (2)	 M2
    Average gCell capacity  5.45	 on layer (3)	 M3
    Average gCell capacity  5.39	 on layer (4)	 M4
    Average gCell capacity  2.71	 on layer (5)	 M5
    Average gCell capacity  2.60	 on layer (6)	 M6
    Average gCell capacity  1.27	 on layer (7)	 M7
    Average gCell capacity  1.36	 on layer (8)	 M8
    Average gCell capacity  0.67	 on layer (9)	 M9
    Average gCell capacity  0.33	 on layer (10)	 MRDL
     
    Initial. Both Dirs: Overflow =    17 Max = 1 GRCs =    24 (0.40%)
    Initial. H routing: Overflow =    17 Max = 1 (GRCs = 10) GRCs =    24 (0.80%)
    Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
     
    phase1. Both Dirs: Overflow =     9 Max = 1 GRCs =    16 (0.27%)
    phase1. H routing: Overflow =     9 Max = 1 (GRCs =  2) GRCs =    16 (0.53%)
    phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
     
    phase2. Both Dirs: Overflow =     8 Max = 1 GRCs =    14 (0.23%)
    phase2. H routing: Overflow =     8 Max = 1 (GRCs =  2) GRCs =    14 (0.46%)
    phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
     
    phase3. Both Dirs: Overflow =     8 Max = 1 GRCs =    14 (0.23%)
    phase3. H routing: Overflow =     8 Max = 1 (GRCs =  2) GRCs =    14 (0.46%)
    phase3. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
     
    Total Wire Length = 11426.80
    Layer M1 wire length = 816.25
    Layer M2 wire length = 5437.65
    Layer M3 wire length = 4818.86
    Layer M4 wire length = 160.70
    Layer M5 wire length = 193.32
    Layer M6 wire length = 0.00
    Layer M7 wire length = 0.00
    Layer M8 wire length = 0.00
    Layer M9 wire length = 0.00
    Layer MRDL wire length = 0.00
    Total Number of Contacts = 5338
    Via VIA12SQ_C count = 3042
    Via VIA23SQ_C count = 2259
    Via VIA34SQ_C count = 27
    Via VIA45SQ_C count = 10
    Via VIA56SQ_C count = 0
    Via VIA67SQ_C count = 0
    Via VIA78SQ_C count = 0
    Via VIA89_C count = 0
    Via VIA9RDL count = 0
     
    Elapsed real time: 0:00:00
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:00 total = 0:00:00
    Total Proc Memory(MB): 2228

Track Assignment Information:
    Number of wires with overlap after iteration 0 = 2051 of 7507

    Number of wires with overlap after iteration 1 = 777 of 5966

    Total M1 wire length: 757.6
    Total M2 wire length: 5631.8
    Total M3 wire length: 5114.7
    Total M4 wire length: 232.7
    Total M5 wire length: 200.6
    Total M6 wire length: 0.0
    Total M7 wire length: 0.0
    Total M8 wire length: 0.0
    Total M9 wire length: 0.0
    Total MRDL wire length: 0.0
    Total wire length: 11937.4

    Elapsed real time: 0:00:01
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:01 total = 0:00:01
    Total Proc Memory(MB): 2228

Detailed Routing Information:
    

    ---------- Detail route ----------

     
    Iteration 0: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	5550
     
    Iteration 1: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	5247
     
    Iteration 2: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	5750
     
    Iteration 3: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	4765
     
    Iteration 4: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	5261
     
    Iteration 5: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	4588
     
    Iteration 6: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	4369
     
    Iteration 7: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	4189
     
    Iteration 8: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	3621
     
    Iteration 9: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	3569
     
    Elapsed real time: 0:36:58
    Elapsed cpu time: sys = 0:00:12 usr = 0:36:44 total = 0:36:56
    Total Proc Memory(MB): 2228
     
    Cumulative run time upto current stage: Elapsed = 0:36:58 CPU = 0:36:56
     
    DR finished with 0 open nets, of which 0 are frozen
    DR finished with 2531 violations
     
    DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	2531
    	Diff net spacing : 573
    	End of line spacing : 115
    	Less than minimum area : 2
    	Less than minimum edge length : 965
    	Less than minimum width : 1
    	Same net spacing : 171
    	Via-Metal Concave corner rule : 704
    Total number of nets = 908
    0 open nets, of which 0 are frozen
    Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                     0 ports without pins of 0 cells connected to 0 nets
                                     0 ports of 0 cover cells connected to 0 non-pg nets
    Total number of DRCs = 2531
    Total number of antenna violations = antenna checking not active
    Total number of voltage-area violations = no voltage-areas defined
    

     
    Elapsed real time: 0:00:00
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:00 total = 0:00:00
    Total Proc Memory(MB): 2228
     
    Cumulative run time upto current stage: Elapsed = 0:36:58 CPU = 0:36:56
     
    Total Wire Length =                    13662 micron
    Total Number of Contacts =             6439
    Total Number of Wires =                12205
    Total Number of PtConns =              3068
    Total Number of Routed Wires =       12205
    Total Routed Wire Length =           13469 micron
    Total Number of Routed Contacts =       6439
    	Layer               M1 :       1286 micron
    	Layer               M2 :       6065 micron
    	Layer               M3 :       4832 micron
    	Layer               M4 :        796 micron
    	Layer               M5 :        683 micron
    	Layer               M6 :          0 micron
    	Layer               M7 :          0 micron
    	Layer               M8 :          0 micron
    	Layer               M9 :          0 micron
    	Layer             MRDL :          0 micron
    	Via          VIA45SQ_C :         40
    	Via     VIA45SQ_C(rot) :        208
    	Via          VIA34SQ_C :        293
    	Via          VIA23SQ_C :        214
    	Via     VIA23SQ_C(rot) :       2175
    	Via        VIA23BAR1_C :          8
    	Via   VIA23BAR1_C(rot) :        155
    	Via          VIA12SQ_C :       3235
    	Via     VIA12SQ_C(rot) :        111
     
    Redundant via conversion report:
    --------------------------------

      Total optimized via conversion rate =  0.00% (0 / 6439 vias)
     
        Layer VIA1       =  0.00% (0      / 3346    vias)
            Un-optimized = 100.00% (3346    vias)
        Layer VIA2       =  0.00% (0      / 2552    vias)
            Un-optimized = 100.00% (2552    vias)
        Layer VIA3       =  0.00% (0      / 293     vias)
            Un-optimized = 100.00% (293     vias)
        Layer VIA4       =  0.00% (0      / 248     vias)
            Un-optimized = 100.00% (248     vias)
     
      Total double via conversion rate    =  0.00% (0 / 6439 vias)
     
        Layer VIA1       =  0.00% (0      / 3346    vias)
        Layer VIA2       =  0.00% (0      / 2552    vias)
        Layer VIA3       =  0.00% (0      / 293     vias)
        Layer VIA4       =  0.00% (0      / 248     vias)
     
      The optimized via conversion rate based on total routed via count =  0.00% (0 / 6439 vias)
     
        Layer VIA1       =  0.00% (0      / 3346    vias)
            Un-optimized = 100.00% (3346    vias)
        Layer VIA2       =  0.00% (0      / 2552    vias)
            Un-optimized = 100.00% (2552    vias)
        Layer VIA3       =  0.00% (0      / 293     vias)
            Un-optimized = 100.00% (293     vias)
        Layer VIA4       =  0.00% (0      / 248     vias)
            Un-optimized = 100.00% (248     vias)
     

DRC information: 
      Less than minimum edge length: 965 
      Via-Metal Concave corner rule: 704 
      Diff net spacing: 573 
      Same net spacing: 171 
      End of line spacing: 115 
      Less than minimum area: 2 
      Less than minimum width: 1 
      Total error number: 2531

Ring Wiring Statistics:
    metal6 Wire Length(count):                296.70(4)
    metal7 Wire Length(count):                443.84(4)
  ==============================================
    Total Wire Length(count):                 740.54(8)
    Number of via6 Contacts:              8
  ==============================================
    Total Number of Contacts:        8

Stripe Wiring Statistics:

User Wiring Statistics:

PG follow-pin Wiring Statistics:
    metal1 Wire Length(count):               3326.56(34)
  ==============================================
    Total Wire Length(count):                3326.56(34)
    Number of via1 Contacts:             68
    Number of via2 Contacts:             68
    Number of via3 Contacts:             68
    Number of via4 Contacts:             68
    Number of via5 Contacts:             68
  ==============================================
    Total Number of Contacts:      340

Signal Wiring Statistics:
    metal1 Wire Length(count):               1574.30(5970)
    metal2 Wire Length(count):               6217.80(10274)
    metal3 Wire Length(count):               4832.29(1896)
    metal4 Wire Length(count):                796.37(332)
    metal5 Wire Length(count):                682.94(199)
  ==============================================
    Total Wire Length(count):               14103.69(18671)

      Mask Name      Contact Code    Number Of Contacts    Percentage
        via1       VIA12SQ_C(1)              3346	        100
        via2       VIA23SQ_C(9)              2389	       93.6
        via2     VIA23BAR1_C(10)               163	       6.39
        via3       VIA34SQ_C(17)               293	        100
        via4       VIA45SQ_C(25)               248	        100
  ==============================================
    Total Number of Contacts:     6439

  Horizontal/Vertical Wire Distribution:
    Layer      Hor. Wire (% of Hor.)     Ver. Wire (% of Ver.)
    metal1          1420.44 (19.39%)           153.86 ( 2.27%)
    metal2           421.96 ( 5.76%)          5795.84 (85.52%)
    metal3          4800.98 (65.53%)            31.31 ( 0.46%)
    metal4            10.94 ( 0.15%)           785.43 (11.59%)
    metal5           672.30 ( 9.18%)            10.64 ( 0.16%)
  ==============================================================
    Total           7326.62                   6777.07
1
