
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 1000000
Simulation Instructions: 29000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 1600 MT/s

CPU 0 runs /home/jiaqi/CA_Grad_Lab/lab/traces/hmmer-342870169847-trace.gz
CPU 0 Bimodal branch predictor
CPU 0 L2C IP-based stride prefetcher

Warmup complete CPU 0 instructions: 1000001 cycles: 667219 (Simulation time: 0 hr 0 min 4 sec) 

Heartbeat CPU 0 instructions: 10000000 cycles: 9393137 heartbeat IPC: 1.06461 cumulative IPC: 1.03141 (Simulation time: 0 hr 0 min 44 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 20045222 heartbeat IPC: 0.938783 cumulative IPC: 0.980493 (Simulation time: 0 hr 1 min 27 sec) 
*** Reached end of trace for Core: 0 Repeating trace: /home/jiaqi/CA_Grad_Lab/lab/traces/hmmer-342870169847-trace.gz
Heartbeat CPU 0 instructions: 30000000 cycles: 30544741 heartbeat IPC: 0.952425 cumulative IPC: 0.970629 (Simulation time: 0 hr 2 min 12 sec) 
Finished CPU 0 instructions: 29000001 cycles: 29877523 cumulative IPC: 0.970629 (Simulation time: 0 hr 2 min 12 sec) 

CPU 0 Branch Prediction Accuracy: 99.6017% MPKI: 0.189793

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.970629 instructions: 29000001 cycles: 29877523
L1D TOTAL     ACCESS:   11567504  HIT:   11414854  MISS:     152650
L1D LOAD      ACCESS:    9225077  HIT:    9158020  MISS:      67057
L1D RFO       ACCESS:    2342427  HIT:    2256834  MISS:      85593
L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1I TOTAL     ACCESS:    7436961  HIT:    7436630  MISS:        331
L1I LOAD      ACCESS:    7436961  HIT:    7436630  MISS:        331
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L2C TOTAL     ACCESS:     383144  HIT:     290479  MISS:      92665
L2C LOAD      ACCESS:      67373  HIT:      65603  MISS:       1770
L2C RFO       ACCESS:      85593  HIT:        114  MISS:      85479
L2C PREFETCH  ACCESS:     144461  HIT:     139049  MISS:       5412
L2C WRITEBACK ACCESS:      85717  HIT:      85713  MISS:          4
L2C PREFETCH  REQUESTED:     150502  ISSUED:     150502  USEFUL:       5909  USELESS:        286
LLC TOTAL     ACCESS:     177921  HIT:      90787  MISS:      87134
LLC LOAD      ACCESS:       1757  HIT:       1063  MISS:        694
LLC RFO       ACCESS:      85479  HIT:        277  MISS:      85202
LLC PREFETCH  ACCESS:       5427  HIT:       4192  MISS:       1235
LLC WRITEBACK ACCESS:      85258  HIT:      85255  MISS:          3
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:        282  USELESS:        990
Major fault: 0 Minor fault: 1068
CPU 0 L2C PC-based stride prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      60733  ROW_BUFFER_MISS:      26394
 DBUS_CONGESTED:      60333
 WQ ROW_BUFFER_HIT:      21018  ROW_BUFFER_MISS:      35648  FULL:          0

 AVG_CONGESTED_CYCLE: 13
