{
  "schema": "xilinx.com:schema:json_instance:1.0",
  "ip_inst": {
    "xci_name": "axi_i2s_adi_0",
    "component_reference": "digilentinc.com:user:axi_i2s_adi:1.2",
    "ip_revision": "1",
    "gen_directory": "../../../../Zybo-Z7-HW.gen/sources_1/ip/axi_i2s_adi_0",
    "parameters": {
      "component_parameters": {
        "C_S00_AXI_BASEADDR": [ { "value": "0xFFFFFFFF", "resolve_type": "user", "format": "bitString", "enabled": false, "usage": "all" } ],
        "C_S00_AXI_HIGHADDR": [ { "value": "0x00000000", "resolve_type": "user", "format": "bitString", "enabled": false, "usage": "all" } ],
        "Component_Name": [ { "value": "axi_i2s_adi_0", "resolve_type": "user", "usage": "all" } ],
        "C_LRCLK_POL": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "C_BCLK_POL": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "C_DMA_TYPE": [ { "value": "1", "value_src": "user", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "C_HAS_TX": [ { "value": "1", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "C_HAS_RX": [ { "value": "1", "resolve_type": "user", "format": "long", "usage": "all" } ]
      },
      "model_parameters": {
        "C_S00_AXI_DATA_WIDTH": [ { "value": "32", "format": "long", "usage": "all" } ],
        "C_S00_AXI_ADDR_WIDTH": [ { "value": "6", "format": "long", "usage": "all" } ],
        "C_SLOT_WIDTH": [ { "value": "24", "format": "long", "usage": "all" } ],
        "C_LRCLK_POL": [ { "value": "0", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_BCLK_POL": [ { "value": "0", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_DMA_TYPE": [ { "value": "1", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_NUM_CH": [ { "value": "1", "format": "long", "usage": "all" } ],
        "C_HAS_TX": [ { "value": "1", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_HAS_RX": [ { "value": "1", "resolve_type": "generated", "format": "long", "usage": "all" } ]
      },
      "project_parameters": {
        "ARCHITECTURE": [ { "value": "zynq" } ],
        "BASE_BOARD_PART": [ { "value": "digilentinc.com:zybo-z7-10:part0:1.1" } ],
        "BOARD_CONNECTIONS": [ { "value": "" } ],
        "DEVICE": [ { "value": "xc7z010" } ],
        "NEXTGEN_VERSAL": [ { "value": "0" } ],
        "PACKAGE": [ { "value": "clg400" } ],
        "PREFHDL": [ { "value": "VHDL" } ],
        "SILICON_REVISION": [ { "value": "" } ],
        "SIMULATOR_LANGUAGE": [ { "value": "MIXED" } ],
        "SPEEDGRADE": [ { "value": "-1" } ],
        "STATIC_POWER": [ { "value": "" } ],
        "TEMPERATURE_GRADE": [ { "value": "" } ]
      },
      "runtime_parameters": {
        "IPCONTEXT": [ { "value": "IP_Flow" } ],
        "IPREVISION": [ { "value": "1" } ],
        "MANAGED": [ { "value": "TRUE" } ],
        "OUTPUTDIR": [ { "value": "../../../../Zybo-Z7-HW.gen/sources_1/ip/axi_i2s_adi_0" } ],
        "SELECTEDSIMMODEL": [ { "value": "" } ],
        "SHAREDDIR": [ { "value": "." } ],
        "SWVERSION": [ { "value": "2024.1" } ],
        "SYNTHESISFLOW": [ { "value": "OUT_OF_CONTEXT" } ]
      }
    },
    "boundary": {
      "ports": {
        "DATA_CLK_I": [ { "direction": "in" } ],
        "BCLK_O": [ { "direction": "out", "size_left": "0", "size_right": "0" } ],
        "LRCLK_O": [ { "direction": "out", "size_left": "0", "size_right": "0" } ],
        "SDATA_O": [ { "direction": "out", "size_left": "0", "size_right": "0" } ],
        "SDATA_I": [ { "direction": "in", "size_left": "0", "size_right": "0" } ],
        "MUTEN_O": [ { "direction": "out" } ],
        "DMA_REQ_TX_ACLK": [ { "direction": "in" } ],
        "DMA_REQ_TX_RSTN": [ { "direction": "in" } ],
        "DMA_REQ_TX_DAVALID": [ { "direction": "in" } ],
        "DMA_REQ_TX_DATYPE": [ { "direction": "in", "size_left": "1", "size_right": "0" } ],
        "DMA_REQ_TX_DAREADY": [ { "direction": "out" } ],
        "DMA_REQ_TX_DRVALID": [ { "direction": "out" } ],
        "DMA_REQ_TX_DRTYPE": [ { "direction": "out", "size_left": "1", "size_right": "0" } ],
        "DMA_REQ_TX_DRLAST": [ { "direction": "out" } ],
        "DMA_REQ_TX_DRREADY": [ { "direction": "in" } ],
        "DMA_REQ_RX_ACLK": [ { "direction": "in" } ],
        "DMA_REQ_RX_RSTN": [ { "direction": "in" } ],
        "DMA_REQ_RX_DAVALID": [ { "direction": "in" } ],
        "DMA_REQ_RX_DATYPE": [ { "direction": "in", "size_left": "1", "size_right": "0" } ],
        "DMA_REQ_RX_DAREADY": [ { "direction": "out" } ],
        "DMA_REQ_RX_DRVALID": [ { "direction": "out" } ],
        "DMA_REQ_RX_DRTYPE": [ { "direction": "out", "size_left": "1", "size_right": "0" } ],
        "DMA_REQ_RX_DRLAST": [ { "direction": "out" } ],
        "DMA_REQ_RX_DRREADY": [ { "direction": "in" } ],
        "s00_axi_awaddr": [ { "direction": "in", "size_left": "5", "size_right": "0" } ],
        "s00_axi_awprot": [ { "direction": "in", "size_left": "2", "size_right": "0" } ],
        "s00_axi_awvalid": [ { "direction": "in" } ],
        "s00_axi_awready": [ { "direction": "out" } ],
        "s00_axi_wdata": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "s00_axi_wstrb": [ { "direction": "in", "size_left": "3", "size_right": "0" } ],
        "s00_axi_wvalid": [ { "direction": "in" } ],
        "s00_axi_wready": [ { "direction": "out" } ],
        "s00_axi_bresp": [ { "direction": "out", "size_left": "1", "size_right": "0" } ],
        "s00_axi_bvalid": [ { "direction": "out" } ],
        "s00_axi_bready": [ { "direction": "in" } ],
        "s00_axi_araddr": [ { "direction": "in", "size_left": "5", "size_right": "0" } ],
        "s00_axi_arprot": [ { "direction": "in", "size_left": "2", "size_right": "0" } ],
        "s00_axi_arvalid": [ { "direction": "in" } ],
        "s00_axi_arready": [ { "direction": "out" } ],
        "s00_axi_rdata": [ { "direction": "out", "size_left": "31", "size_right": "0" } ],
        "s00_axi_rresp": [ { "direction": "out", "size_left": "1", "size_right": "0" } ],
        "s00_axi_rvalid": [ { "direction": "out" } ],
        "s00_axi_rready": [ { "direction": "in" } ],
        "s00_axi_aclk": [ { "direction": "in" } ],
        "s00_axi_aresetn": [ { "direction": "in" } ]
      },
      "interfaces": {
        "S00_AXI": {
          "vlnv": "xilinx.com:interface:aximm:1.0",
          "abstraction_type": "xilinx.com:interface:aximm_rtl:1.0",
          "mode": "slave",
          "memory_map_ref": "S00_AXI",
          "parameters": {
            "WIZ.DATA_WIDTH": [ { "value": "32", "value_src": "constant", "format": "long", "usage": "all" } ],
            "WIZ.NUM_REG": [ { "value": "12", "value_src": "constant", "format": "long", "usage": "all" } ],
            "SUPPORTS_NARROW_BURST": [ { "value": "0", "value_src": "constant", "format": "long", "usage": "all" } ],
            "DATA_WIDTH": [ { "value": "32", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "PROTOCOL": [ { "value": "AXI4LITE", "value_src": "constant", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "FREQ_HZ": [ { "value": "100000000", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "ID_WIDTH": [ { "value": "0", "value_src": "constant", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "ADDR_WIDTH": [ { "value": "6", "value_src": "auto", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "AWUSER_WIDTH": [ { "value": "0", "value_src": "constant", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "ARUSER_WIDTH": [ { "value": "0", "value_src": "constant", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "WUSER_WIDTH": [ { "value": "0", "value_src": "constant", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "RUSER_WIDTH": [ { "value": "0", "value_src": "constant", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "BUSER_WIDTH": [ { "value": "0", "value_src": "constant", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "READ_WRITE_MODE": [ { "value": "READ_WRITE", "value_src": "constant", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_BURST": [ { "value": "0", "value_src": "constant", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_LOCK": [ { "value": "0", "value_src": "constant", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_PROT": [ { "value": "1", "value_src": "constant", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_CACHE": [ { "value": "0", "value_src": "constant", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_QOS": [ { "value": "0", "value_src": "constant", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_REGION": [ { "value": "0", "value_src": "constant", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_WSTRB": [ { "value": "1", "value_src": "constant", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_BRESP": [ { "value": "1", "value_src": "constant", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_RRESP": [ { "value": "1", "value_src": "constant", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "NUM_READ_OUTSTANDING": [ { "value": "1", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "NUM_WRITE_OUTSTANDING": [ { "value": "1", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "MAX_BURST_LENGTH": [ { "value": "1", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "PHASE": [ { "value": "0.0", "resolve_type": "generated", "format": "float", "is_ips_inferred": true, "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "NUM_READ_THREADS": [ { "value": "1", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "NUM_WRITE_THREADS": [ { "value": "1", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "RUSER_BITS_PER_BYTE": [ { "value": "0", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "WUSER_BITS_PER_BYTE": [ { "value": "0", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "AWADDR": [ { "physical_name": "s00_axi_awaddr" } ],
            "AWPROT": [ { "physical_name": "s00_axi_awprot" } ],
            "AWVALID": [ { "physical_name": "s00_axi_awvalid" } ],
            "AWREADY": [ { "physical_name": "s00_axi_awready" } ],
            "WDATA": [ { "physical_name": "s00_axi_wdata" } ],
            "WSTRB": [ { "physical_name": "s00_axi_wstrb" } ],
            "WVALID": [ { "physical_name": "s00_axi_wvalid" } ],
            "WREADY": [ { "physical_name": "s00_axi_wready" } ],
            "BRESP": [ { "physical_name": "s00_axi_bresp" } ],
            "BVALID": [ { "physical_name": "s00_axi_bvalid" } ],
            "BREADY": [ { "physical_name": "s00_axi_bready" } ],
            "ARADDR": [ { "physical_name": "s00_axi_araddr" } ],
            "ARPROT": [ { "physical_name": "s00_axi_arprot" } ],
            "ARVALID": [ { "physical_name": "s00_axi_arvalid" } ],
            "ARREADY": [ { "physical_name": "s00_axi_arready" } ],
            "RDATA": [ { "physical_name": "s00_axi_rdata" } ],
            "RRESP": [ { "physical_name": "s00_axi_rresp" } ],
            "RVALID": [ { "physical_name": "s00_axi_rvalid" } ],
            "RREADY": [ { "physical_name": "s00_axi_rready" } ]
          }
        },
        "S00_AXI_RST": {
          "vlnv": "xilinx.com:signal:reset:1.0",
          "abstraction_type": "xilinx.com:signal:reset_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "POLARITY": [ { "value": "ACTIVE_LOW", "value_src": "constant", "usage": "all" } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "RST": [ { "physical_name": "s00_axi_aresetn" } ]
          }
        },
        "S00_AXI_CLK": {
          "vlnv": "xilinx.com:signal:clock:1.0",
          "abstraction_type": "xilinx.com:signal:clock_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "ASSOCIATED_BUSIF": [ { "value": "S00_AXI", "value_src": "constant", "usage": "all" } ],
            "ASSOCIATED_RESET": [ { "value": "s00_axi_aresetn", "value_src": "constant", "usage": "all" } ],
            "FREQ_HZ": [ { "value": "100000000", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "FREQ_TOLERANCE_HZ": [ { "value": "0", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "PHASE": [ { "value": "0.0", "resolve_type": "generated", "format": "float", "is_ips_inferred": true, "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_PORT": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "CLK": [ { "physical_name": "s00_axi_aclk" } ]
          }
        },
        "DMA_TX_REQ": {
          "vlnv": "xilinx.com:interface:axis:1.0",
          "abstraction_type": "xilinx.com:interface:axis_rtl:1.0",
          "mode": "master",
          "parameters": {
            "TDATA_NUM_BYTES": [ { "value": "0", "value_src": "constant", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "TDEST_WIDTH": [ { "value": "0", "value_src": "constant", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "TID_WIDTH": [ { "value": "0", "value_src": "constant", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "TUSER_WIDTH": [ { "value": "2", "value_src": "constant", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_TREADY": [ { "value": "1", "value_src": "constant", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_TSTRB": [ { "value": "0", "value_src": "constant", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_TKEEP": [ { "value": "0", "value_src": "constant", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_TLAST": [ { "value": "1", "value_src": "constant", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "FREQ_HZ": [ { "value": "100000000", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "PHASE": [ { "value": "0.0", "resolve_type": "generated", "format": "float", "is_ips_inferred": true, "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "LAYERED_METADATA": [ { "value": "undef", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "TUSER": [ { "physical_name": "DMA_REQ_TX_DRTYPE" } ],
            "TVALID": [ { "physical_name": "DMA_REQ_TX_DRVALID" } ],
            "TLAST": [ { "physical_name": "DMA_REQ_TX_DRLAST" } ],
            "TREADY": [ { "physical_name": "DMA_REQ_TX_DRREADY" } ]
          }
        },
        "DMA_TX_ACK": {
          "vlnv": "xilinx.com:interface:axis:1.0",
          "abstraction_type": "xilinx.com:interface:axis_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "TDATA_NUM_BYTES": [ { "value": "0", "value_src": "constant", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "TDEST_WIDTH": [ { "value": "0", "value_src": "constant", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "TID_WIDTH": [ { "value": "0", "value_src": "constant", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "TUSER_WIDTH": [ { "value": "2", "value_src": "constant", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_TREADY": [ { "value": "1", "value_src": "constant", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_TSTRB": [ { "value": "0", "value_src": "constant", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_TKEEP": [ { "value": "0", "value_src": "constant", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_TLAST": [ { "value": "0", "value_src": "constant", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "FREQ_HZ": [ { "value": "100000000", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "PHASE": [ { "value": "0.0", "resolve_type": "generated", "format": "float", "is_ips_inferred": true, "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "LAYERED_METADATA": [ { "value": "undef", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "TUSER": [ { "physical_name": "DMA_REQ_TX_DATYPE" } ],
            "TVALID": [ { "physical_name": "DMA_REQ_TX_DAVALID" } ],
            "TREADY": [ { "physical_name": "DMA_REQ_TX_DAREADY" } ]
          }
        },
        "DMA_RX_REQ": {
          "vlnv": "xilinx.com:interface:axis:1.0",
          "abstraction_type": "xilinx.com:interface:axis_rtl:1.0",
          "mode": "master",
          "parameters": {
            "TDATA_NUM_BYTES": [ { "value": "0", "value_src": "constant", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "TDEST_WIDTH": [ { "value": "0", "value_src": "constant", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "TID_WIDTH": [ { "value": "0", "value_src": "constant", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "TUSER_WIDTH": [ { "value": "2", "value_src": "constant", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_TREADY": [ { "value": "1", "value_src": "constant", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_TSTRB": [ { "value": "0", "value_src": "constant", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_TKEEP": [ { "value": "0", "value_src": "constant", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_TLAST": [ { "value": "1", "value_src": "constant", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "FREQ_HZ": [ { "value": "100000000", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "PHASE": [ { "value": "0.0", "resolve_type": "generated", "format": "float", "is_ips_inferred": true, "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "LAYERED_METADATA": [ { "value": "undef", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "TUSER": [ { "physical_name": "DMA_REQ_RX_DRTYPE" } ],
            "TVALID": [ { "physical_name": "DMA_REQ_RX_DRVALID" } ],
            "TLAST": [ { "physical_name": "DMA_REQ_RX_DRLAST" } ],
            "TREADY": [ { "physical_name": "DMA_REQ_RX_DRREADY" } ]
          }
        },
        "DMA_RX_ACK": {
          "vlnv": "xilinx.com:interface:axis:1.0",
          "abstraction_type": "xilinx.com:interface:axis_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "TDATA_NUM_BYTES": [ { "value": "0", "value_src": "constant", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "TDEST_WIDTH": [ { "value": "0", "value_src": "constant", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "TID_WIDTH": [ { "value": "0", "value_src": "constant", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "TUSER_WIDTH": [ { "value": "2", "value_src": "constant", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_TREADY": [ { "value": "1", "value_src": "constant", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_TSTRB": [ { "value": "0", "value_src": "constant", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_TKEEP": [ { "value": "0", "value_src": "constant", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_TLAST": [ { "value": "0", "value_src": "constant", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "FREQ_HZ": [ { "value": "100000000", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "PHASE": [ { "value": "0.0", "resolve_type": "generated", "format": "float", "is_ips_inferred": true, "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "LAYERED_METADATA": [ { "value": "undef", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "TUSER": [ { "physical_name": "DMA_REQ_RX_DATYPE" } ],
            "TVALID": [ { "physical_name": "DMA_REQ_RX_DAVALID" } ],
            "TREADY": [ { "physical_name": "DMA_REQ_RX_DAREADY" } ]
          }
        },
        "DMA_TX_CLK": {
          "vlnv": "xilinx.com:signal:clock:1.0",
          "abstraction_type": "xilinx.com:signal:clock_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "ASSOCIATED_BUSIF": [ { "value": "DMA_TX_REQ:DMA_TX_ACK", "value_src": "constant", "usage": "all" } ],
            "ASSOCIATED_RESET": [ { "value": "DMA_REQ_TX_RSTN", "value_src": "constant", "usage": "all" } ],
            "FREQ_HZ": [ { "value": "100000000", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "FREQ_TOLERANCE_HZ": [ { "value": "0", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "PHASE": [ { "value": "0.0", "resolve_type": "generated", "format": "float", "is_ips_inferred": true, "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_PORT": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "CLK": [ { "physical_name": "DMA_REQ_TX_ACLK" } ]
          }
        },
        "DMA_TX_RST": {
          "vlnv": "xilinx.com:signal:reset:1.0",
          "abstraction_type": "xilinx.com:signal:reset_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "POLARITY": [ { "value": "ACTIVE_LOW", "value_src": "constant", "usage": "all" } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "RST": [ { "physical_name": "DMA_REQ_TX_RSTN" } ]
          }
        },
        "DMA_RX_CLK": {
          "vlnv": "xilinx.com:signal:clock:1.0",
          "abstraction_type": "xilinx.com:signal:clock_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "ASSOCIATED_BUSIF": [ { "value": "DMA_RX_REQ:DMA_RX_ACK", "value_src": "constant", "usage": "all" } ],
            "ASSOCIATED_RESET": [ { "value": "DMA_REQ_RX_RSTN", "value_src": "constant", "usage": "all" } ],
            "FREQ_HZ": [ { "value": "100000000", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "FREQ_TOLERANCE_HZ": [ { "value": "0", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "PHASE": [ { "value": "0.0", "resolve_type": "generated", "format": "float", "is_ips_inferred": true, "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_PORT": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "CLK": [ { "physical_name": "DMA_REQ_RX_ACLK" } ]
          }
        },
        "DMA_RX_RST": {
          "vlnv": "xilinx.com:signal:reset:1.0",
          "abstraction_type": "xilinx.com:signal:reset_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "POLARITY": [ { "value": "ACTIVE_LOW", "value_src": "constant", "usage": "all" } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "RST": [ { "physical_name": "DMA_REQ_RX_RSTN" } ]
          }
        }
      },
      "memory_maps": {
        "S00_AXI": {
          "address_blocks": {
            "S00_AXI_reg": {
              "base_address": "0",
              "range": "4096",
              "usage": "register",
              "parameters": {
                "OFFSET_BASE_PARAM": [ { "value": "C_S00_AXI_BASEADDR" } ],
                "OFFSET_HIGH_PARAM": [ { "value": "C_S00_AXI_HIGHADDR" } ]
              }
            }
          }
        }
      }
    }
  }
}