/*
 * Copyright (c) 2025 Nordic Semiconductor ASA
 *
 * SPDX-License-Identifier: LicenseRef-Nordic-5-Clause
 */

&mram1x {
	/delete-node/ partitions;

	/* Redefine the "partitions" DTS node. */
	partitions {
		compatible = "fixed-partitions";
		#address-cells = <1>;
		#size-cells = <1>;

		/* Partitions belonging to the MRAM_10 memory block.
		 * The start of the MRAM_10 memory is reserved for internal IronSide SE firmware.
		 */

		cpuapp_boot_partition: partition@30000 {
			reg = <0x30000 DT_SIZE_K(24)>;
		};

		/* When using merged slots, the definition of MCUboot slots is common for all
		 * images and points to the "merged" partition.
		 */
		slot0_partition: partition@36000 {
			reg = <0x36000 DT_SIZE_K(808)>;
		};

		cpuapp_slot0_partition: partition@36800 {
			reg = <0x36800 DT_SIZE_K(586)>;
		};

		cpurad_slot0_partition: partition@c9000 {
			reg = <0xc9000 DT_SIZE_K(220)>;
		};

		/* Partitions belonging to the MRAM_11 memory block. */

		slot1_partition: partition@100000 {
			reg = <0x100000 DT_SIZE_K(808)>;
		};

		cpuapp_slot1_partition: partition@100800 {
			reg = <0x100800 DT_SIZE_K(586)>;
		};

		cpurad_slot1_partition: partition@193000 {
			reg = <0x193000 DT_SIZE_K(220)>;
		};

		storage_partition: partition@1ca000 {
			reg = <0x1ca000 DT_SIZE_K(40)>;
		};

		periphconf_partition: partition@1d4000 {
			reg = <0x1d4000 DT_SIZE_K(8)>;
		};

		/* The end of the MRAM_11 memory is left unallocated. */
	};
};
