TimeQuest Timing Analyzer report for M3
Sun Jun 21 15:07:31 2015
Quartus II Version 11.0 Build 157 04/27/2011 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Fmax Summary
  7. Setup Summary
  8. Hold Summary
  9. Recovery Summary
 10. Removal Summary
 11. Minimum Pulse Width Summary
 12. Setup: 'FPGA_CLK'
 13. Hold: 'FPGA_CLK'
 14. Minimum Pulse Width: 'FPGA_CLK'
 15. Setup Times
 16. Hold Times
 17. Clock to Output Times
 18. Minimum Clock to Output Times
 19. Propagation Delay
 20. Minimum Propagation Delay
 21. Output Enable Times
 22. Minimum Output Enable Times
 23. Output Disable Times
 24. Minimum Output Disable Times
 25. Setup Transfers
 26. Hold Transfers
 27. Report TCCS
 28. Report RSKM
 29. Unconstrained Paths
 30. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                     ;
+--------------------+--------------------------------------------------+
; Quartus II Version ; Version 11.0 Build 157 04/27/2011 SJ Web Edition ;
; Revision Name      ; M3                                               ;
; Device Family      ; Cyclone II                                       ;
; Device Name        ; EP2C8F256C8                                      ;
; Timing Models      ; Final                                            ;
; Delay Model        ; Slow Model                                       ;
; Rise/Fall Delays   ; Unavailable                                      ;
+--------------------+--------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; M3.sdc        ; OK     ; Sun Jun 21 15:07:31 2015 ;
+---------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                              ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets      ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; FPGA_CLK   ; Base ; 10.000 ; 100.0 MHz ; 0.000 ; 5.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { FPGA_CLK } ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+


+-------------------------------------------------+
; Fmax Summary                                    ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 41.29 MHz ; 41.29 MHz       ; FPGA_CLK   ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Setup Summary                      ;
+----------+---------+---------------+
; Clock    ; Slack   ; End Point TNS ;
+----------+---------+---------------+
; FPGA_CLK ; -14.218 ; -2090.750     ;
+----------+---------+---------------+


+----------------------------------+
; Hold Summary                     ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; FPGA_CLK ; 0.499 ; 0.000         ;
+----------+-------+---------------+


--------------------
; Recovery Summary ;
--------------------
No paths to report.


-------------------
; Removal Summary ;
-------------------
No paths to report.


+----------------------------------+
; Minimum Pulse Width Summary      ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; FPGA_CLK ; 2.231 ; 0.000         ;
+----------+-------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'FPGA_CLK'                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                                  ; To Node                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -14.218 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[14] ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[94] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.001     ; 24.257     ;
; -14.136 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[12] ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[94] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.001     ; 24.175     ;
; -14.132 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[14] ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[93] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.001     ; 24.171     ;
; -14.129 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[11] ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[94] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.001     ; 24.168     ;
; -14.120 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[13] ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[94] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.001     ; 24.159     ;
; -14.119 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[15] ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[94] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.001     ; 24.158     ;
; -14.118 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[10] ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[94] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.001     ; 24.157     ;
; -14.112 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[9]  ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[94] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.001     ; 24.151     ;
; -14.050 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[12] ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[93] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.001     ; 24.089     ;
; -14.043 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[11] ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[93] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.001     ; 24.082     ;
; -14.034 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[13] ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[93] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.001     ; 24.073     ;
; -14.033 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[15] ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[93] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.001     ; 24.072     ;
; -14.032 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[10] ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[93] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.001     ; 24.071     ;
; -14.026 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[9]  ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[93] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.001     ; 24.065     ;
; -13.942 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[14] ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[92] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.001     ; 23.981     ;
; -13.860 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[12] ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[92] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.001     ; 23.899     ;
; -13.856 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[14] ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[91] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.001     ; 23.895     ;
; -13.853 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[11] ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[92] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.001     ; 23.892     ;
; -13.844 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[13] ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[92] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.001     ; 23.883     ;
; -13.843 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[15] ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[92] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.001     ; 23.882     ;
; -13.842 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[10] ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[92] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.001     ; 23.881     ;
; -13.836 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[9]  ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[92] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.001     ; 23.875     ;
; -13.774 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[12] ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[91] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.001     ; 23.813     ;
; -13.770 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[14] ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[90] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.001     ; 23.809     ;
; -13.767 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[11] ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[91] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.001     ; 23.806     ;
; -13.766 ; processor:inst3|mult_20_18:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_dqq2:auto_generated|ded_mult_h281:ded_mult1|external_mult_registers[33]  ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[56]    ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.002     ; 23.804     ;
; -13.758 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[13] ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[91] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.001     ; 23.797     ;
; -13.757 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[15] ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[91] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.001     ; 23.796     ;
; -13.756 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[10] ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[91] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.001     ; 23.795     ;
; -13.750 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[9]  ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[91] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.001     ; 23.789     ;
; -13.748 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[4]  ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[94] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.011      ; 23.799     ;
; -13.745 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[1]  ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[94] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.011      ; 23.796     ;
; -13.716 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[16] ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[94] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.011      ; 23.767     ;
; -13.701 ; processor:inst3|mult_20_18:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_dqq2:auto_generated|ded_mult_h281:ded_mult1|external_mult_registers[28]  ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[56]    ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.002     ; 23.739     ;
; -13.688 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[12] ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[90] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.001     ; 23.727     ;
; -13.684 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[14] ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[89] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.001     ; 23.723     ;
; -13.681 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[11] ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[90] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.001     ; 23.720     ;
; -13.680 ; processor:inst3|mult_20_18:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_dqq2:auto_generated|ded_mult_h281:ded_mult1|external_mult_registers[33]  ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[55]    ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.002     ; 23.718     ;
; -13.672 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[13] ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[90] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.001     ; 23.711     ;
; -13.671 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[15] ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[90] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.001     ; 23.710     ;
; -13.670 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[10] ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[90] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.001     ; 23.709     ;
; -13.664 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[9]  ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[90] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.001     ; 23.703     ;
; -13.662 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[4]  ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[93] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.011      ; 23.713     ;
; -13.659 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[1]  ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[93] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.011      ; 23.710     ;
; -13.630 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[16] ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[93] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.011      ; 23.681     ;
; -13.615 ; processor:inst3|mult_20_18:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_dqq2:auto_generated|ded_mult_h281:ded_mult1|external_mult_registers[28]  ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[55]    ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.002     ; 23.653     ;
; -13.602 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[12] ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[89] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.001     ; 23.641     ;
; -13.598 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[14] ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[88] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.001     ; 23.637     ;
; -13.595 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[11] ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[89] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.001     ; 23.634     ;
; -13.594 ; processor:inst3|mult_20_18:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_dqq2:auto_generated|ded_mult_h281:ded_mult1|external_mult_registers[33]  ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[54]    ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.002     ; 23.632     ;
; -13.586 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[13] ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[89] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.001     ; 23.625     ;
; -13.585 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[15] ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[89] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.001     ; 23.624     ;
; -13.584 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[10] ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[89] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.001     ; 23.623     ;
; -13.584 ; processor:inst3|mult_20_18:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_dqq2:auto_generated|ded_mult_h281:ded_mult1|external_mult_registers[29]  ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[56]    ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.002     ; 23.622     ;
; -13.578 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[9]  ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[89] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.001     ; 23.617     ;
; -13.529 ; processor:inst3|mult_20_18:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_dqq2:auto_generated|ded_mult_h281:ded_mult1|external_mult_registers[28]  ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[54]    ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.002     ; 23.567     ;
; -13.516 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[12] ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[88] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.001     ; 23.555     ;
; -13.512 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[14] ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[87] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.001     ; 23.551     ;
; -13.509 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[11] ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[88] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.001     ; 23.548     ;
; -13.500 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[13] ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[88] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.001     ; 23.539     ;
; -13.499 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[15] ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[88] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.001     ; 23.538     ;
; -13.498 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[10] ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[88] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.001     ; 23.537     ;
; -13.498 ; processor:inst3|mult_20_18:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_dqq2:auto_generated|ded_mult_h281:ded_mult1|external_mult_registers[29]  ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[55]    ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.002     ; 23.536     ;
; -13.497 ; processor:inst3|mult_20_18:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_dqq2:auto_generated|ded_mult_h281:ded_mult1|external_mult_registers[32]  ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[56]    ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.002     ; 23.535     ;
; -13.492 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[9]  ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[88] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.001     ; 23.531     ;
; -13.472 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[4]  ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[92] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.011      ; 23.523     ;
; -13.469 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[1]  ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[92] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.011      ; 23.520     ;
; -13.440 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[16] ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[92] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.011      ; 23.491     ;
; -13.430 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[12] ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[87] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.001     ; 23.469     ;
; -13.426 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[14] ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[86] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.001     ; 23.465     ;
; -13.423 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[11] ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[87] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.001     ; 23.462     ;
; -13.414 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[13] ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[87] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.001     ; 23.453     ;
; -13.413 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[15] ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[87] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.001     ; 23.452     ;
; -13.412 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[10] ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[87] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.001     ; 23.451     ;
; -13.412 ; processor:inst3|mult_20_18:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_dqq2:auto_generated|ded_mult_h281:ded_mult1|external_mult_registers[29]  ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[54]    ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.002     ; 23.450     ;
; -13.411 ; processor:inst3|mult_20_18:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_dqq2:auto_generated|ded_mult_h281:ded_mult1|external_mult_registers[32]  ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[55]    ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.002     ; 23.449     ;
; -13.406 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[9]  ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[87] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.001     ; 23.445     ;
; -13.404 ; processor:inst3|mult_20_18:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_dqq2:auto_generated|ded_mult_h281:ded_mult1|external_mult_registers[33]  ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[53]    ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.002     ; 23.442     ;
; -13.402 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[0]  ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[94] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.020      ; 23.462     ;
; -13.396 ; processor:inst3|mult_20_18:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_dqq2:auto_generated|ded_mult_h281:ded_mult1|external_mult_registers[30]  ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[56]    ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.002     ; 23.434     ;
; -13.386 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[4]  ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[91] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.011      ; 23.437     ;
; -13.383 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[1]  ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[91] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.011      ; 23.434     ;
; -13.375 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[7]  ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[94] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.011      ; 23.426     ;
; -13.374 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[2]  ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[94] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.011      ; 23.425     ;
; -13.369 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[17] ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[94] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.011      ; 23.420     ;
; -13.363 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[5]  ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[94] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.011      ; 23.414     ;
; -13.362 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[3]  ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[94] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.011      ; 23.413     ;
; -13.362 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[6]  ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[94] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.011      ; 23.413     ;
; -13.355 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[8]  ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[94] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.020      ; 23.415     ;
; -13.354 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[16] ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[91] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.011      ; 23.405     ;
; -13.344 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[12] ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[86] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.001     ; 23.383     ;
; -13.340 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[14] ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[85] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.001     ; 23.379     ;
; -13.339 ; processor:inst3|mult_20_18:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_dqq2:auto_generated|ded_mult_h281:ded_mult1|external_mult_registers[28]  ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[53]    ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.002     ; 23.377     ;
; -13.337 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[11] ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[86] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.001     ; 23.376     ;
; -13.328 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[13] ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[86] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.001     ; 23.367     ;
; -13.327 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[15] ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[86] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.001     ; 23.366     ;
; -13.326 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[10] ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[86] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.001     ; 23.365     ;
; -13.325 ; processor:inst3|mult_20_18:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_dqq2:auto_generated|ded_mult_h281:ded_mult1|external_mult_registers[32]  ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[54]    ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.002     ; 23.363     ;
; -13.320 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[9]  ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[86] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.001     ; 23.359     ;
; -13.318 ; processor:inst3|mult_20_18:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_dqq2:auto_generated|ded_mult_h281:ded_mult1|external_mult_registers[33]  ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[52]    ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.002     ; 23.356     ;
+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'FPGA_CLK'                                                                                                                              ;
+-------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; 0.499 ; host_itf:inst2|seg_clk         ; host_itf:inst2|seg_clk         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|state.IDLE     ; processor:inst3|state.IDLE     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|state.COMPLETE ; processor:inst3|state.COMPLETE ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|state.RUNNING  ; processor:inst3|state.RUNNING  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[7]     ; processor:inst3|cnt_clk[7]     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[6]     ; processor:inst3|cnt_clk[6]     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[4]     ; processor:inst3|cnt_clk[4]     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[5]     ; processor:inst3|cnt_clk[5]     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[2]     ; processor:inst3|cnt_clk[2]     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[3]     ; processor:inst3|cnt_clk[3]     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[0]     ; processor:inst3|cnt_clk[0]     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[1]     ; processor:inst3|cnt_clk[1]     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[8]     ; processor:inst3|cnt_clk[8]     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[9]     ; processor:inst3|cnt_clk[9]     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[10]    ; processor:inst3|cnt_clk[10]    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[11]    ; processor:inst3|cnt_clk[11]    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[12]    ; processor:inst3|cnt_clk[12]    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[13]    ; processor:inst3|cnt_clk[13]    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[15]    ; processor:inst3|cnt_clk[15]    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[14]    ; processor:inst3|cnt_clk[14]    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[25]    ; processor:inst3|cnt_clk[25]    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[24]    ; processor:inst3|cnt_clk[24]    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[31]    ; processor:inst3|cnt_clk[31]    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[30]    ; processor:inst3|cnt_clk[30]    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[26]    ; processor:inst3|cnt_clk[26]    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[27]    ; processor:inst3|cnt_clk[27]    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[29]    ; processor:inst3|cnt_clk[29]    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[28]    ; processor:inst3|cnt_clk[28]    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[22]    ; processor:inst3|cnt_clk[22]    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[23]    ; processor:inst3|cnt_clk[23]    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[19]    ; processor:inst3|cnt_clk[19]    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[18]    ; processor:inst3|cnt_clk[18]    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[16]    ; processor:inst3|cnt_clk[16]    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[17]    ; processor:inst3|cnt_clk[17]    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[21]    ; processor:inst3|cnt_clk[21]    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[20]    ; processor:inst3|cnt_clk[20]    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|pow_sum[0]     ; processor:inst3|pow_sum[0]     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|pow_sum[16]    ; processor:inst3|pow_sum[16]    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|pow_sum[32]    ; processor:inst3|pow_sum[32]    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|sum[0]         ; processor:inst3|sum[0]         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|pow_sum[48]    ; processor:inst3|pow_sum[48]    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|sum[48]        ; processor:inst3|sum[48]        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|sum[32]        ; processor:inst3|sum[32]        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|sum[16]        ; processor:inst3|sum[16]        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|pow_sum[17]    ; processor:inst3|pow_sum[17]    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|pow_sum[1]     ; processor:inst3|pow_sum[1]     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|pow_sum[2]     ; processor:inst3|pow_sum[2]     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|pow_sum[34]    ; processor:inst3|pow_sum[34]    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|pow_sum[18]    ; processor:inst3|pow_sum[18]    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|sum[2]         ; processor:inst3|sum[2]         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|pow_sum[19]    ; processor:inst3|pow_sum[19]    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|sum[3]         ; processor:inst3|sum[3]         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|pow_sum[3]     ; processor:inst3|pow_sum[3]     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|pow_sum[15]    ; processor:inst3|pow_sum[15]    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|pow_sum[31]    ; processor:inst3|pow_sum[31]    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|pow_sum[33]    ; processor:inst3|pow_sum[33]    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|sum[1]         ; processor:inst3|sum[1]         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|sum[49]        ; processor:inst3|sum[49]        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|pow_sum[49]    ; processor:inst3|pow_sum[49]    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|sum[50]        ; processor:inst3|sum[50]        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|sum[34]        ; processor:inst3|sum[34]        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|sum[18]        ; processor:inst3|sum[18]        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|pow_sum[50]    ; processor:inst3|pow_sum[50]    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|pow_sum[35]    ; processor:inst3|pow_sum[35]    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|sum[35]        ; processor:inst3|sum[35]        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|sum[19]        ; processor:inst3|sum[19]        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|pow_sum[51]    ; processor:inst3|pow_sum[51]    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|sum[51]        ; processor:inst3|sum[51]        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|pow_sum[47]    ; processor:inst3|pow_sum[47]    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|sum[47]        ; processor:inst3|sum[47]        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|pow_sum[14]    ; processor:inst3|pow_sum[14]    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|pow_sum[30]    ; processor:inst3|pow_sum[30]    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|sum[33]        ; processor:inst3|sum[33]        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|sum[31]        ; processor:inst3|sum[31]        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|pow_sum[46]    ; processor:inst3|pow_sum[46]    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|sum[46]        ; processor:inst3|sum[46]        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|pow_sum[13]    ; processor:inst3|pow_sum[13]    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|pow_sum[29]    ; processor:inst3|pow_sum[29]    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|sum[17]        ; processor:inst3|sum[17]        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|sum[30]        ; processor:inst3|sum[30]        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|sum[15]        ; processor:inst3|sum[15]        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|pow_sum[45]    ; processor:inst3|pow_sum[45]    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|sum[45]        ; processor:inst3|sum[45]        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|pow_sum[12]    ; processor:inst3|pow_sum[12]    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|pow_sum[28]    ; processor:inst3|pow_sum[28]    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|sum[29]        ; processor:inst3|sum[29]        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|sum[14]        ; processor:inst3|sum[14]        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|pow_sum[44]    ; processor:inst3|pow_sum[44]    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|sum[44]        ; processor:inst3|sum[44]        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|pow_sum[11]    ; processor:inst3|pow_sum[11]    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|pow_sum[27]    ; processor:inst3|pow_sum[27]    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|sum[12]        ; processor:inst3|sum[12]        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|sum[62]        ; processor:inst3|sum[62]        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|pow_sum[6]     ; processor:inst3|pow_sum[6]     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|pow_sum[38]    ; processor:inst3|pow_sum[38]    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|sum[6]         ; processor:inst3|sum[6]         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|sum[5]         ; processor:inst3|sum[5]         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|pow_sum[21]    ; processor:inst3|pow_sum[21]    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|pow_sum[37]    ; processor:inst3|pow_sum[37]    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|pow_sum[5]     ; processor:inst3|pow_sum[5]     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
+-------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'FPGA_CLK'                                                                                              ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                    ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------+
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[0]               ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[0]               ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[0]~_Duplicate_1  ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[0]~_Duplicate_1  ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[0]~_Duplicate_2  ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[0]~_Duplicate_2  ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[0]~_Duplicate_3  ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[0]~_Duplicate_3  ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[10]              ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[10]              ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[10]~_Duplicate_1 ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[10]~_Duplicate_1 ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[10]~_Duplicate_2 ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[10]~_Duplicate_2 ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[10]~_Duplicate_3 ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[10]~_Duplicate_3 ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[11]              ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[11]              ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[11]~_Duplicate_1 ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[11]~_Duplicate_1 ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[11]~_Duplicate_2 ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[11]~_Duplicate_2 ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[11]~_Duplicate_3 ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[11]~_Duplicate_3 ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[12]              ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[12]              ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[12]~_Duplicate_1 ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[12]~_Duplicate_1 ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[12]~_Duplicate_2 ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[12]~_Duplicate_2 ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[12]~_Duplicate_3 ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[12]~_Duplicate_3 ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[13]              ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[13]              ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[13]~_Duplicate_1 ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[13]~_Duplicate_1 ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[13]~_Duplicate_2 ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[13]~_Duplicate_2 ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[13]~_Duplicate_3 ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[13]~_Duplicate_3 ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[14]              ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[14]              ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[14]~_Duplicate_1 ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[14]~_Duplicate_1 ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[14]~_Duplicate_2 ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[14]~_Duplicate_2 ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[14]~_Duplicate_3 ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[14]~_Duplicate_3 ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[15]              ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[15]              ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[15]~_Duplicate_1 ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[15]~_Duplicate_1 ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[15]~_Duplicate_2 ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[15]~_Duplicate_2 ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[15]~_Duplicate_3 ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[15]~_Duplicate_3 ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[16]              ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[16]              ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[16]~_Duplicate_1 ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[16]~_Duplicate_1 ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[16]~_Duplicate_2 ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[16]~_Duplicate_2 ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[16]~_Duplicate_3 ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[16]~_Duplicate_3 ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[17]              ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[17]              ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[17]~_Duplicate_1 ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[17]~_Duplicate_1 ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[17]~_Duplicate_2 ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[17]~_Duplicate_2 ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[17]~_Duplicate_3 ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[17]~_Duplicate_3 ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[18]              ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[18]              ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[18]~_Duplicate_1 ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[18]~_Duplicate_1 ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[18]~_Duplicate_2 ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[18]~_Duplicate_2 ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[18]~_Duplicate_3 ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[18]~_Duplicate_3 ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[19]              ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[19]              ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[19]~_Duplicate_1 ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[19]~_Duplicate_1 ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[19]~_Duplicate_2 ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[19]~_Duplicate_2 ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[19]~_Duplicate_3 ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[19]~_Duplicate_3 ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[1]               ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[1]               ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[1]~_Duplicate_1  ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[1]~_Duplicate_1  ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[1]~_Duplicate_2  ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[1]~_Duplicate_2  ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[1]~_Duplicate_3  ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[1]~_Duplicate_3  ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[20]              ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[20]              ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[20]~_Duplicate_1 ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[20]~_Duplicate_1 ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------+


+-----------------------------------------------------------------------------+
; Setup Times                                                                 ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; CPLD_0        ; FPGA_CLK   ; 13.674 ; 13.674 ; Rise       ; FPGA_CLK        ;
; XM0OEN        ; FPGA_CLK   ; 8.222  ; 8.222  ; Rise       ; FPGA_CLK        ;
; XM0WEN        ; FPGA_CLK   ; 7.936  ; 7.936  ; Rise       ; FPGA_CLK        ;
; XM0_ADDR[*]   ; FPGA_CLK   ; 16.587 ; 16.587 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[0]  ; FPGA_CLK   ; 15.471 ; 15.471 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[1]  ; FPGA_CLK   ; 10.555 ; 10.555 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[2]  ; FPGA_CLK   ; 13.730 ; 13.730 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[3]  ; FPGA_CLK   ; 11.076 ; 11.076 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[4]  ; FPGA_CLK   ; 13.197 ; 13.197 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[5]  ; FPGA_CLK   ; 15.240 ; 15.240 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[6]  ; FPGA_CLK   ; 15.053 ; 15.053 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[7]  ; FPGA_CLK   ; 15.256 ; 15.256 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[8]  ; FPGA_CLK   ; 15.086 ; 15.086 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[9]  ; FPGA_CLK   ; 15.000 ; 15.000 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[10] ; FPGA_CLK   ; 15.951 ; 15.951 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[11] ; FPGA_CLK   ; 15.923 ; 15.923 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[12] ; FPGA_CLK   ; 13.260 ; 13.260 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[13] ; FPGA_CLK   ; 13.775 ; 13.775 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[14] ; FPGA_CLK   ; 16.107 ; 16.107 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[15] ; FPGA_CLK   ; 15.881 ; 15.881 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[16] ; FPGA_CLK   ; 16.243 ; 16.243 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[17] ; FPGA_CLK   ; 15.988 ; 15.988 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[18] ; FPGA_CLK   ; 16.154 ; 16.154 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[19] ; FPGA_CLK   ; 16.587 ; 16.587 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[20] ; FPGA_CLK   ; 12.700 ; 12.700 ; Rise       ; FPGA_CLK        ;
+---------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Hold Times                                                                    ;
+---------------+------------+---------+---------+------------+-----------------+
; Data Port     ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference ;
+---------------+------------+---------+---------+------------+-----------------+
; CPLD_0        ; FPGA_CLK   ; -8.132  ; -8.132  ; Rise       ; FPGA_CLK        ;
; XM0OEN        ; FPGA_CLK   ; 1.073   ; 1.073   ; Rise       ; FPGA_CLK        ;
; XM0WEN        ; FPGA_CLK   ; -3.961  ; -3.961  ; Rise       ; FPGA_CLK        ;
; XM0_ADDR[*]   ; FPGA_CLK   ; -5.780  ; -5.780  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[0]  ; FPGA_CLK   ; -9.459  ; -9.459  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[1]  ; FPGA_CLK   ; -6.173  ; -6.173  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[2]  ; FPGA_CLK   ; -6.763  ; -6.763  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[3]  ; FPGA_CLK   ; -5.780  ; -5.780  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[4]  ; FPGA_CLK   ; -7.320  ; -7.320  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[5]  ; FPGA_CLK   ; -9.228  ; -9.228  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[6]  ; FPGA_CLK   ; -9.041  ; -9.041  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[7]  ; FPGA_CLK   ; -9.244  ; -9.244  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[8]  ; FPGA_CLK   ; -9.074  ; -9.074  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[9]  ; FPGA_CLK   ; -8.988  ; -8.988  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[10] ; FPGA_CLK   ; -9.939  ; -9.939  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[11] ; FPGA_CLK   ; -9.911  ; -9.911  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[12] ; FPGA_CLK   ; -7.654  ; -7.654  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[13] ; FPGA_CLK   ; -7.419  ; -7.419  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[14] ; FPGA_CLK   ; -10.095 ; -10.095 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[15] ; FPGA_CLK   ; -9.869  ; -9.869  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[16] ; FPGA_CLK   ; -10.231 ; -10.231 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[17] ; FPGA_CLK   ; -9.976  ; -9.976  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[18] ; FPGA_CLK   ; -10.142 ; -10.142 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[19] ; FPGA_CLK   ; -10.575 ; -10.575 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[20] ; FPGA_CLK   ; -8.725  ; -8.725  ; Rise       ; FPGA_CLK        ;
+---------------+------------+---------+---------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; XM0_DATA[*]   ; FPGA_CLK   ; 9.581 ; 9.581 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[0]  ; FPGA_CLK   ; 9.430 ; 9.430 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[1]  ; FPGA_CLK   ; 8.169 ; 8.169 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[2]  ; FPGA_CLK   ; 8.697 ; 8.697 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[3]  ; FPGA_CLK   ; 8.608 ; 8.608 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[4]  ; FPGA_CLK   ; 9.108 ; 9.108 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[5]  ; FPGA_CLK   ; 9.044 ; 9.044 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[6]  ; FPGA_CLK   ; 8.652 ; 8.652 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[7]  ; FPGA_CLK   ; 8.599 ; 8.599 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[8]  ; FPGA_CLK   ; 8.718 ; 8.718 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[9]  ; FPGA_CLK   ; 8.850 ; 8.850 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[10] ; FPGA_CLK   ; 8.462 ; 8.462 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[11] ; FPGA_CLK   ; 8.399 ; 8.399 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[12] ; FPGA_CLK   ; 8.461 ; 8.461 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[13] ; FPGA_CLK   ; 9.061 ; 9.061 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[14] ; FPGA_CLK   ; 8.717 ; 8.717 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[15] ; FPGA_CLK   ; 9.581 ; 9.581 ; Rise       ; FPGA_CLK        ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; XM0_DATA[*]   ; FPGA_CLK   ; 8.169 ; 8.169 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[0]  ; FPGA_CLK   ; 9.430 ; 9.430 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[1]  ; FPGA_CLK   ; 8.169 ; 8.169 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[2]  ; FPGA_CLK   ; 8.697 ; 8.697 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[3]  ; FPGA_CLK   ; 8.608 ; 8.608 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[4]  ; FPGA_CLK   ; 9.108 ; 9.108 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[5]  ; FPGA_CLK   ; 9.044 ; 9.044 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[6]  ; FPGA_CLK   ; 8.652 ; 8.652 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[7]  ; FPGA_CLK   ; 8.599 ; 8.599 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[8]  ; FPGA_CLK   ; 8.718 ; 8.718 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[9]  ; FPGA_CLK   ; 8.850 ; 8.850 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[10] ; FPGA_CLK   ; 8.462 ; 8.462 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[11] ; FPGA_CLK   ; 8.399 ; 8.399 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[12] ; FPGA_CLK   ; 8.461 ; 8.461 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[13] ; FPGA_CLK   ; 9.061 ; 9.061 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[14] ; FPGA_CLK   ; 8.717 ; 8.717 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[15] ; FPGA_CLK   ; 9.581 ; 9.581 ; Rise       ; FPGA_CLK        ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------+
; Propagation Delay                                             ;
+------------+--------------+--------+--------+--------+--------+
; Input Port ; Output Port  ; RR     ; RF     ; FR     ; FF     ;
+------------+--------------+--------+--------+--------+--------+
; CPLD_0     ; XM0_DATA[0]  ; 12.528 ; 12.528 ; 12.528 ; 12.528 ;
; CPLD_0     ; XM0_DATA[1]  ; 12.834 ; 12.834 ; 12.834 ; 12.834 ;
; CPLD_0     ; XM0_DATA[2]  ; 12.106 ; 12.106 ; 12.106 ; 12.106 ;
; CPLD_0     ; XM0_DATA[3]  ; 12.106 ; 12.106 ; 12.106 ; 12.106 ;
; CPLD_0     ; XM0_DATA[4]  ; 12.463 ; 12.463 ; 12.463 ; 12.463 ;
; CPLD_0     ; XM0_DATA[5]  ; 12.834 ; 12.834 ; 12.834 ; 12.834 ;
; CPLD_0     ; XM0_DATA[6]  ; 12.078 ; 12.078 ; 12.078 ; 12.078 ;
; CPLD_0     ; XM0_DATA[7]  ; 12.078 ; 12.078 ; 12.078 ; 12.078 ;
; CPLD_0     ; XM0_DATA[8]  ; 12.099 ; 12.099 ; 12.099 ; 12.099 ;
; CPLD_0     ; XM0_DATA[9]  ; 12.834 ; 12.834 ; 12.834 ; 12.834 ;
; CPLD_0     ; XM0_DATA[10] ; 12.006 ; 12.006 ; 12.006 ; 12.006 ;
; CPLD_0     ; XM0_DATA[11] ; 12.006 ; 12.006 ; 12.006 ; 12.006 ;
; CPLD_0     ; XM0_DATA[12] ; 12.528 ; 12.528 ; 12.528 ; 12.528 ;
; CPLD_0     ; XM0_DATA[13] ; 11.707 ; 11.707 ; 11.707 ; 11.707 ;
; CPLD_0     ; XM0_DATA[14] ; 11.775 ; 11.775 ; 11.775 ; 11.775 ;
; CPLD_0     ; XM0_DATA[15] ; 11.727 ; 11.727 ; 11.727 ; 11.727 ;
; XM0OEN     ; XM0_DATA[0]  ; 6.654  ; 6.654  ; 6.654  ; 6.654  ;
; XM0OEN     ; XM0_DATA[1]  ; 6.960  ; 6.960  ; 6.960  ; 6.960  ;
; XM0OEN     ; XM0_DATA[2]  ; 6.232  ; 6.232  ; 6.232  ; 6.232  ;
; XM0OEN     ; XM0_DATA[3]  ; 6.232  ; 6.232  ; 6.232  ; 6.232  ;
; XM0OEN     ; XM0_DATA[4]  ; 6.589  ; 6.589  ; 6.589  ; 6.589  ;
; XM0OEN     ; XM0_DATA[5]  ; 6.960  ; 6.960  ; 6.960  ; 6.960  ;
; XM0OEN     ; XM0_DATA[6]  ; 6.204  ; 6.204  ; 6.204  ; 6.204  ;
; XM0OEN     ; XM0_DATA[7]  ; 6.204  ; 6.204  ; 6.204  ; 6.204  ;
; XM0OEN     ; XM0_DATA[8]  ; 6.225  ; 6.225  ; 6.225  ; 6.225  ;
; XM0OEN     ; XM0_DATA[9]  ; 6.960  ; 6.960  ; 6.960  ; 6.960  ;
; XM0OEN     ; XM0_DATA[10] ; 6.132  ; 6.132  ; 6.132  ; 6.132  ;
; XM0OEN     ; XM0_DATA[11] ; 6.132  ; 6.132  ; 6.132  ; 6.132  ;
; XM0OEN     ; XM0_DATA[12] ; 6.654  ; 6.654  ; 6.654  ; 6.654  ;
; XM0OEN     ; XM0_DATA[13] ; 5.833  ; 5.833  ; 5.833  ; 5.833  ;
; XM0OEN     ; XM0_DATA[14] ; 5.901  ; 5.901  ; 5.901  ; 5.901  ;
; XM0OEN     ; XM0_DATA[15] ; 5.853  ; 5.853  ; 5.853  ; 5.853  ;
+------------+--------------+--------+--------+--------+--------+


+---------------------------------------------------------------+
; Minimum Propagation Delay                                     ;
+------------+--------------+--------+--------+--------+--------+
; Input Port ; Output Port  ; RR     ; RF     ; FR     ; FF     ;
+------------+--------------+--------+--------+--------+--------+
; CPLD_0     ; XM0_DATA[0]  ; 12.528 ; 12.528 ; 12.528 ; 12.528 ;
; CPLD_0     ; XM0_DATA[1]  ; 12.834 ; 12.834 ; 12.834 ; 12.834 ;
; CPLD_0     ; XM0_DATA[2]  ; 12.106 ; 12.106 ; 12.106 ; 12.106 ;
; CPLD_0     ; XM0_DATA[3]  ; 12.106 ; 12.106 ; 12.106 ; 12.106 ;
; CPLD_0     ; XM0_DATA[4]  ; 12.463 ; 12.463 ; 12.463 ; 12.463 ;
; CPLD_0     ; XM0_DATA[5]  ; 12.834 ; 12.834 ; 12.834 ; 12.834 ;
; CPLD_0     ; XM0_DATA[6]  ; 12.078 ; 12.078 ; 12.078 ; 12.078 ;
; CPLD_0     ; XM0_DATA[7]  ; 12.078 ; 12.078 ; 12.078 ; 12.078 ;
; CPLD_0     ; XM0_DATA[8]  ; 12.099 ; 12.099 ; 12.099 ; 12.099 ;
; CPLD_0     ; XM0_DATA[9]  ; 12.834 ; 12.834 ; 12.834 ; 12.834 ;
; CPLD_0     ; XM0_DATA[10] ; 12.006 ; 12.006 ; 12.006 ; 12.006 ;
; CPLD_0     ; XM0_DATA[11] ; 12.006 ; 12.006 ; 12.006 ; 12.006 ;
; CPLD_0     ; XM0_DATA[12] ; 12.528 ; 12.528 ; 12.528 ; 12.528 ;
; CPLD_0     ; XM0_DATA[13] ; 11.707 ; 11.707 ; 11.707 ; 11.707 ;
; CPLD_0     ; XM0_DATA[14] ; 11.775 ; 11.775 ; 11.775 ; 11.775 ;
; CPLD_0     ; XM0_DATA[15] ; 11.727 ; 11.727 ; 11.727 ; 11.727 ;
; XM0OEN     ; XM0_DATA[0]  ; 6.654  ; 6.654  ; 6.654  ; 6.654  ;
; XM0OEN     ; XM0_DATA[1]  ; 6.960  ; 6.960  ; 6.960  ; 6.960  ;
; XM0OEN     ; XM0_DATA[2]  ; 6.232  ; 6.232  ; 6.232  ; 6.232  ;
; XM0OEN     ; XM0_DATA[3]  ; 6.232  ; 6.232  ; 6.232  ; 6.232  ;
; XM0OEN     ; XM0_DATA[4]  ; 6.589  ; 6.589  ; 6.589  ; 6.589  ;
; XM0OEN     ; XM0_DATA[5]  ; 6.960  ; 6.960  ; 6.960  ; 6.960  ;
; XM0OEN     ; XM0_DATA[6]  ; 6.204  ; 6.204  ; 6.204  ; 6.204  ;
; XM0OEN     ; XM0_DATA[7]  ; 6.204  ; 6.204  ; 6.204  ; 6.204  ;
; XM0OEN     ; XM0_DATA[8]  ; 6.225  ; 6.225  ; 6.225  ; 6.225  ;
; XM0OEN     ; XM0_DATA[9]  ; 6.960  ; 6.960  ; 6.960  ; 6.960  ;
; XM0OEN     ; XM0_DATA[10] ; 6.132  ; 6.132  ; 6.132  ; 6.132  ;
; XM0OEN     ; XM0_DATA[11] ; 6.132  ; 6.132  ; 6.132  ; 6.132  ;
; XM0OEN     ; XM0_DATA[12] ; 6.654  ; 6.654  ; 6.654  ; 6.654  ;
; XM0OEN     ; XM0_DATA[13] ; 5.833  ; 5.833  ; 5.833  ; 5.833  ;
; XM0OEN     ; XM0_DATA[14] ; 5.901  ; 5.901  ; 5.901  ; 5.901  ;
; XM0OEN     ; XM0_DATA[15] ; 5.853  ; 5.853  ; 5.853  ; 5.853  ;
+------------+--------------+--------+--------+--------+--------+


+--------------------------------------------------------------------------+
; Output Enable Times                                                      ;
+---------------+------------+-------+------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+------+------------+-----------------+
; XM0_DATA[*]   ; FPGA_CLK   ; 7.409 ;      ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[0]  ; FPGA_CLK   ; 8.230 ;      ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[1]  ; FPGA_CLK   ; 8.536 ;      ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[2]  ; FPGA_CLK   ; 7.808 ;      ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[3]  ; FPGA_CLK   ; 7.808 ;      ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[4]  ; FPGA_CLK   ; 8.165 ;      ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[5]  ; FPGA_CLK   ; 8.536 ;      ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[6]  ; FPGA_CLK   ; 7.780 ;      ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[7]  ; FPGA_CLK   ; 7.780 ;      ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[8]  ; FPGA_CLK   ; 7.801 ;      ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[9]  ; FPGA_CLK   ; 8.536 ;      ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[10] ; FPGA_CLK   ; 7.708 ;      ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[11] ; FPGA_CLK   ; 7.708 ;      ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[12] ; FPGA_CLK   ; 8.230 ;      ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[13] ; FPGA_CLK   ; 7.409 ;      ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[14] ; FPGA_CLK   ; 7.477 ;      ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[15] ; FPGA_CLK   ; 7.429 ;      ; Rise       ; FPGA_CLK        ;
+---------------+------------+-------+------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Output Enable Times                                              ;
+---------------+------------+-------+------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+------+------------+-----------------+
; XM0_DATA[*]   ; FPGA_CLK   ; 7.409 ;      ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[0]  ; FPGA_CLK   ; 8.230 ;      ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[1]  ; FPGA_CLK   ; 8.536 ;      ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[2]  ; FPGA_CLK   ; 7.808 ;      ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[3]  ; FPGA_CLK   ; 7.808 ;      ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[4]  ; FPGA_CLK   ; 8.165 ;      ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[5]  ; FPGA_CLK   ; 8.536 ;      ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[6]  ; FPGA_CLK   ; 7.780 ;      ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[7]  ; FPGA_CLK   ; 7.780 ;      ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[8]  ; FPGA_CLK   ; 7.801 ;      ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[9]  ; FPGA_CLK   ; 8.536 ;      ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[10] ; FPGA_CLK   ; 7.708 ;      ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[11] ; FPGA_CLK   ; 7.708 ;      ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[12] ; FPGA_CLK   ; 8.230 ;      ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[13] ; FPGA_CLK   ; 7.409 ;      ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[14] ; FPGA_CLK   ; 7.477 ;      ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[15] ; FPGA_CLK   ; 7.429 ;      ; Rise       ; FPGA_CLK        ;
+---------------+------------+-------+------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Output Disable Times                                                              ;
+---------------+------------+-----------+-----------+------------+-----------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+---------------+------------+-----------+-----------+------------+-----------------+
; XM0_DATA[*]   ; FPGA_CLK   ; 7.409     ;           ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[0]  ; FPGA_CLK   ; 8.230     ;           ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[1]  ; FPGA_CLK   ; 8.536     ;           ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[2]  ; FPGA_CLK   ; 7.808     ;           ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[3]  ; FPGA_CLK   ; 7.808     ;           ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[4]  ; FPGA_CLK   ; 8.165     ;           ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[5]  ; FPGA_CLK   ; 8.536     ;           ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[6]  ; FPGA_CLK   ; 7.780     ;           ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[7]  ; FPGA_CLK   ; 7.780     ;           ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[8]  ; FPGA_CLK   ; 7.801     ;           ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[9]  ; FPGA_CLK   ; 8.536     ;           ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[10] ; FPGA_CLK   ; 7.708     ;           ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[11] ; FPGA_CLK   ; 7.708     ;           ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[12] ; FPGA_CLK   ; 8.230     ;           ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[13] ; FPGA_CLK   ; 7.409     ;           ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[14] ; FPGA_CLK   ; 7.477     ;           ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[15] ; FPGA_CLK   ; 7.429     ;           ; Rise       ; FPGA_CLK        ;
+---------------+------------+-----------+-----------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                      ;
+---------------+------------+-----------+-----------+------------+-----------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+---------------+------------+-----------+-----------+------------+-----------------+
; XM0_DATA[*]   ; FPGA_CLK   ; 7.409     ;           ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[0]  ; FPGA_CLK   ; 8.230     ;           ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[1]  ; FPGA_CLK   ; 8.536     ;           ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[2]  ; FPGA_CLK   ; 7.808     ;           ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[3]  ; FPGA_CLK   ; 7.808     ;           ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[4]  ; FPGA_CLK   ; 8.165     ;           ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[5]  ; FPGA_CLK   ; 8.536     ;           ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[6]  ; FPGA_CLK   ; 7.780     ;           ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[7]  ; FPGA_CLK   ; 7.780     ;           ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[8]  ; FPGA_CLK   ; 7.801     ;           ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[9]  ; FPGA_CLK   ; 8.536     ;           ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[10] ; FPGA_CLK   ; 7.708     ;           ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[11] ; FPGA_CLK   ; 7.708     ;           ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[12] ; FPGA_CLK   ; 8.230     ;           ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[13] ; FPGA_CLK   ; 7.409     ;           ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[14] ; FPGA_CLK   ; 7.477     ;           ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[15] ; FPGA_CLK   ; 7.429     ;           ; Rise       ; FPGA_CLK        ;
+---------------+------------+-----------+-----------+------------+-----------------+


+-----------------------------------------------------------------------+
; Setup Transfers                                                       ;
+------------+----------+--------------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+--------------+----------+----------+----------+
; FPGA_CLK   ; FPGA_CLK ; > 2147483647 ; 0        ; 0        ; 0        ;
+------------+----------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------+
; Hold Transfers                                                        ;
+------------+----------+--------------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+--------------+----------+----------+----------+
; FPGA_CLK   ; FPGA_CLK ; > 2147483647 ; 0        ; 0        ; 0        ;
+------------+----------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 3     ; 3    ;
; Unconstrained Input Ports       ; 41    ; 41   ;
; Unconstrained Input Port Paths  ; 4082  ; 4082 ;
; Unconstrained Output Ports      ; 29    ; 29   ;
; Unconstrained Output Port Paths ; 77    ; 77   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II TimeQuest Timing Analyzer
    Info: Version 11.0 Build 157 04/27/2011 SJ Web Edition
    Info: Processing started: Sun Jun 21 15:07:29 2015
Info: Command: quartus_sta M3 -c M3
Info: qsta_default_script.tcl version: #1
Warning: Parallel compilation is not licensed and has been disabled
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "inst3|box_muller|sl0|x[15]|combout" is a latch
    Warning: Node "inst3|box_muller|sl0|x[13]|combout" is a latch
    Warning: Node "inst3|box_muller|sl0|x[14]|combout" is a latch
    Warning: Node "inst3|box_muller|cos0|x[15]|combout" is a latch
    Warning: Node "inst3|box_muller|sl0|x[12]|combout" is a latch
    Warning: Node "inst3|box_muller|sl0|x[11]|combout" is a latch
    Warning: Node "inst3|box_muller|sl0|x[10]|combout" is a latch
    Warning: Node "inst3|box_muller|cos0|x[14]|combout" is a latch
    Warning: Node "inst3|box_muller|sl0|x[9]|combout" is a latch
    Warning: Node "inst3|box_muller|sl0|x[8]|combout" is a latch
    Warning: Node "inst3|box_muller|sl0|x[7]|combout" is a latch
    Warning: Node "inst3|box_muller|cos0|x[13]|combout" is a latch
    Warning: Node "inst3|box_muller|cos0|x[12]|combout" is a latch
    Warning: Node "inst3|box_muller|cos0|x[11]|combout" is a latch
    Warning: Node "inst3|box_muller|cos0|x[10]|combout" is a latch
    Warning: Node "inst3|box_muller|sl0|x[4]|combout" is a latch
    Warning: Node "inst3|box_muller|sl0|x[6]|combout" is a latch
    Warning: Node "inst3|box_muller|sl0|x[5]|combout" is a latch
    Warning: Node "inst3|box_muller|cos0|x[9]|combout" is a latch
    Warning: Node "inst3|box_muller|sl0|x[3]|combout" is a latch
    Warning: Node "inst3|box_muller|sl0|x[2]|combout" is a latch
    Warning: Node "inst3|box_muller|sl0|x[1]|combout" is a latch
    Warning: Node "inst3|box_muller|cos0|x[8]|combout" is a latch
    Warning: Node "inst3|box_muller|cos0|x[7]|combout" is a latch
    Warning: Node "inst3|box_muller|cos0|x[6]|combout" is a latch
    Warning: Node "inst3|box_muller|cos0|x[5]|combout" is a latch
    Warning: Node "inst3|box_muller|sl0|x[0]|combout" is a latch
    Warning: Node "inst3|box_muller|cos0|x[3]|combout" is a latch
    Warning: Node "inst3|box_muller|cos0|x[4]|combout" is a latch
    Warning: Node "inst3|box_muller|cos0|x[0]|combout" is a latch
    Warning: Node "inst3|box_muller|cos0|x[2]|combout" is a latch
    Warning: Node "inst3|box_muller|cos0|x[1]|combout" is a latch
Info: Reading SDC File: 'M3.sdc'
Warning: Node: host_itf:inst2|seg_clk was determined to be a clock but was found without an associated clock assignment.
Warning: Node: CPLD_0 was determined to be a clock but was found without an associated clock assignment.
Warning: Node: processor:inst3|BoxMuller:box_muller|LSFR:lsfr0|data[11] was determined to be a clock but was found without an associated clock assignment.
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -14.218
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:   -14.218     -2090.750 FPGA_CLK 
Info: Worst-case hold slack is 0.499
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.499         0.000 FPGA_CLK 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is 2.231
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     2.231         0.000 FPGA_CLK 
Info: The selected device family is not supported by the report_metastability command.
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 38 warnings
    Info: Peak virtual memory: 278 megabytes
    Info: Processing ended: Sun Jun 21 15:07:31 2015
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


