// Seed: 2537919353
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  always @(posedge 1) begin
    if (id_4) begin
      id_4 = 1;
    end else begin
      if (id_1(id_1 ^ id_4) && 1 == 1) begin
        $display(id_1, 1);
        disable id_5;
      end
    end
  end
  wire id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  always id_3 = #1 1;
  module_0(
      id_4, id_4, id_5, id_4
  );
endmodule
