{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1588877708352 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588877708357 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 07 13:55:08 2020 " "Processing started: Thu May 07 13:55:08 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588877708357 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588877708357 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DATAPATH -c DATAPATH " "Command: quartus_map --read_settings_files=on --write_settings_files=off DATAPATH -c DATAPATH" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588877708357 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1588877709076 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1588877709076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux5.v 1 1 " "Found 1 design units, including 1 entities, in source file mux5.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX5 " "Found entity 1: MUX5" {  } { { "MUX5.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/MUX5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588877724462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588877724462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cand.v 1 1 " "Found 1 design units, including 1 entities, in source file cand.v" { { "Info" "ISGN_ENTITY_NAME" "1 CAND " "Found entity 1: CAND" {  } { { "CAND.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/CAND.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588877724501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588877724501 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "aluop aluOp DATAPATH.v(3) " "Verilog HDL Declaration information at DATAPATH.v(3): object \"aluop\" differs only in case from object \"aluOp\" in the same scope" {  } { { "DATAPATH.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAPATH.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1588877724535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 DATAPATH " "Found entity 1: DATAPATH" {  } { { "DATAPATH.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAPATH.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588877724536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588877724536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX1 " "Found entity 1: MUX1" {  } { { "MUX1.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/MUX1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588877724545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588877724545 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU.v(19) " "Verilog HDL warning at ALU.v(19): extended using \"x\" or \"z\"" {  } { { "ALU.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/ALU.v" 19 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1588877724555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588877724556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588877724556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2 " "Found entity 1: MUX2" {  } { { "MUX2.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/MUX2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588877724565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588877724565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signext.v 1 1 " "Found 1 design units, including 1 entities, in source file signext.v" { { "Info" "ISGN_ENTITY_NAME" "1 SIGNEXT " "Found entity 1: SIGNEXT" {  } { { "SIGNEXT.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/SIGNEXT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588877724575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588877724575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc.v 1 1 " "Found 1 design units, including 1 entities, in source file uc.v" { { "Info" "ISGN_ENTITY_NAME" "1 UC " "Found entity 1: UC" {  } { { "UC.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/UC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588877724579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588877724579 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "zf DATAPATH.v(33) " "Verilog HDL Implicit Net warning at DATAPATH.v(33): created implicit net for \"zf\"" {  } { { "DATAPATH.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAPATH.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588877724580 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DATAPATH " "Elaborating entity \"DATAPATH\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1588877724732 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pc.v 1 1 " "Using design file pc.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "pc.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/pc.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588877724920 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1588877724920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:p1 " "Elaborating entity \"PC\" for hierarchy \"PC:p1\"" {  } { { "DATAPATH.v" "p1" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAPATH.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588877724921 ""}
{ "Warning" "WSGN_SEARCH_FILE" "add.v 1 1 " "Using design file add.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ADD " "Found entity 1: ADD" {  } { { "add.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/add.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588877724978 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1588877724978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD ADD:p2 " "Elaborating entity \"ADD\" for hierarchy \"ADD:p2\"" {  } { { "DATAPATH.v" "p2" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAPATH.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588877724979 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 add.v(10) " "Verilog HDL assignment warning at add.v(10): truncated value with size 32 to match size of target (8)" {  } { { "add.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/add.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588877724990 "|DATAPATH|ADD:p2"}
{ "Warning" "WSGN_SEARCH_FILE" "inst_mem.v 1 1 " "Using design file inst_mem.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 INST_MEM " "Found entity 1: INST_MEM" {  } { { "inst_mem.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/inst_mem.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588877725007 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1588877725007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INST_MEM INST_MEM:p3 " "Elaborating entity \"INST_MEM\" for hierarchy \"INST_MEM:p3\"" {  } { { "DATAPATH.v" "p3" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAPATH.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588877725009 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "MR inst_mem.v(6) " "Verilog HDL warning at inst_mem.v(6): object MR used but never assigned" {  } { { "inst_mem.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/inst_mem.v" 6 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1588877725022 "|DATAPATH|INST_MEM:p3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "MR 0 inst_mem.v(6) " "Net \"MR\" at inst_mem.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "inst_mem.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/inst_mem.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1588877725022 "|DATAPATH|INST_MEM:p3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CAND CAND:p4 " "Elaborating entity \"CAND\" for hierarchy \"CAND:p4\"" {  } { { "DATAPATH.v" "p4" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAPATH.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588877725023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX5 MUX5:p5 " "Elaborating entity \"MUX5\" for hierarchy \"MUX5:p5\"" {  } { { "DATAPATH.v" "p5" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAPATH.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588877725038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX1 MUX1:p6 " "Elaborating entity \"MUX1\" for hierarchy \"MUX1:p6\"" {  } { { "DATAPATH.v" "p6" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAPATH.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588877725050 ""}
{ "Warning" "WSGN_SEARCH_FILE" "registers.v 1 1 " "Using design file registers.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTERS " "Found entity 1: REGISTERS" {  } { { "registers.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/registers.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588877725078 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1588877725078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTERS REGISTERS:p7 " "Elaborating entity \"REGISTERS\" for hierarchy \"REGISTERS:p7\"" {  } { { "DATAPATH.v" "p7" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAPATH.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588877725079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2 MUX2:p8 " "Elaborating entity \"MUX2\" for hierarchy \"MUX2:p8\"" {  } { { "DATAPATH.v" "p8" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAPATH.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588877725091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:p9 " "Elaborating entity \"ALU\" for hierarchy \"ALU:p9\"" {  } { { "DATAPATH.v" "p9" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAPATH.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588877725133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SIGNEXT SIGNEXT:p10 " "Elaborating entity \"SIGNEXT\" for hierarchy \"SIGNEXT:p10\"" {  } { { "DATAPATH.v" "p10" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAPATH.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588877725147 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alucontrol.v 1 1 " "Using design file alucontrol.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALUCONTROL " "Found entity 1: ALUCONTROL" {  } { { "alucontrol.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/alucontrol.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588877725201 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1588877725201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUCONTROL ALUCONTROL:p11 " "Elaborating entity \"ALUCONTROL\" for hierarchy \"ALUCONTROL:p11\"" {  } { { "DATAPATH.v" "p11" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAPATH.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588877725202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UC UC:p12 " "Elaborating entity \"UC\" for hierarchy \"UC:p12\"" {  } { { "DATAPATH.v" "p12" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAPATH.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588877725213 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regDst UC.v(15) " "Verilog HDL Always Construct warning at UC.v(15): inferring latch(es) for variable \"regDst\", which holds its previous value in one or more paths through the always construct" {  } { { "UC.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/UC.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1588877725224 "|UC"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aluSrc UC.v(15) " "Verilog HDL Always Construct warning at UC.v(15): inferring latch(es) for variable \"aluSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "UC.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/UC.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1588877725225 "|UC"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memtoReg UC.v(15) " "Verilog HDL Always Construct warning at UC.v(15): inferring latch(es) for variable \"memtoReg\", which holds its previous value in one or more paths through the always construct" {  } { { "UC.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/UC.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1588877725225 "|UC"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regWrite UC.v(15) " "Verilog HDL Always Construct warning at UC.v(15): inferring latch(es) for variable \"regWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "UC.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/UC.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1588877725225 "|UC"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memRead UC.v(15) " "Verilog HDL Always Construct warning at UC.v(15): inferring latch(es) for variable \"memRead\", which holds its previous value in one or more paths through the always construct" {  } { { "UC.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/UC.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1588877725225 "|UC"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memWrite UC.v(15) " "Verilog HDL Always Construct warning at UC.v(15): inferring latch(es) for variable \"memWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "UC.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/UC.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1588877725225 "|UC"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "branch UC.v(15) " "Verilog HDL Always Construct warning at UC.v(15): inferring latch(es) for variable \"branch\", which holds its previous value in one or more paths through the always construct" {  } { { "UC.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/UC.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1588877725225 "|UC"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aluOp UC.v(15) " "Verilog HDL Always Construct warning at UC.v(15): inferring latch(es) for variable \"aluOp\", which holds its previous value in one or more paths through the always construct" {  } { { "UC.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/UC.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1588877725225 "|UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOp\[0\] UC.v(28) " "Inferred latch for \"aluOp\[0\]\" at UC.v(28)" {  } { { "UC.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/UC.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588877725225 "|UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOp\[1\] UC.v(28) " "Inferred latch for \"aluOp\[1\]\" at UC.v(28)" {  } { { "UC.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/UC.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588877725225 "|UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "branch UC.v(28) " "Inferred latch for \"branch\" at UC.v(28)" {  } { { "UC.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/UC.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588877725225 "|UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memWrite UC.v(28) " "Inferred latch for \"memWrite\" at UC.v(28)" {  } { { "UC.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/UC.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588877725225 "|UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memRead UC.v(28) " "Inferred latch for \"memRead\" at UC.v(28)" {  } { { "UC.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/UC.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588877725225 "|UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regWrite UC.v(28) " "Inferred latch for \"regWrite\" at UC.v(28)" {  } { { "UC.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/UC.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588877725225 "|UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memtoReg UC.v(28) " "Inferred latch for \"memtoReg\" at UC.v(28)" {  } { { "UC.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/UC.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588877725225 "|UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluSrc UC.v(28) " "Inferred latch for \"aluSrc\" at UC.v(28)" {  } { { "UC.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/UC.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588877725225 "|UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regDst UC.v(28) " "Inferred latch for \"regDst\" at UC.v(28)" {  } { { "UC.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/UC.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588877725225 "|UC"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "pru\[0\] GND " "Pin \"pru\[0\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAPATH.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588877725717 "|DATAPATH|pru[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pru\[1\] GND " "Pin \"pru\[1\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAPATH.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588877725717 "|DATAPATH|pru[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pru\[2\] GND " "Pin \"pru\[2\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAPATH.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588877725717 "|DATAPATH|pru[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pru\[3\] GND " "Pin \"pru\[3\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAPATH.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588877725717 "|DATAPATH|pru[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pru\[4\] GND " "Pin \"pru\[4\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAPATH.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588877725717 "|DATAPATH|pru[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pru\[5\] GND " "Pin \"pru\[5\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAPATH.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588877725717 "|DATAPATH|pru[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pru\[6\] GND " "Pin \"pru\[6\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAPATH.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588877725717 "|DATAPATH|pru[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pru\[7\] GND " "Pin \"pru\[7\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAPATH.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588877725717 "|DATAPATH|pru[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pru\[8\] GND " "Pin \"pru\[8\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAPATH.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588877725717 "|DATAPATH|pru[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pru\[9\] GND " "Pin \"pru\[9\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAPATH.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588877725717 "|DATAPATH|pru[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pru\[10\] GND " "Pin \"pru\[10\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAPATH.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588877725717 "|DATAPATH|pru[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pru\[11\] GND " "Pin \"pru\[11\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAPATH.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588877725717 "|DATAPATH|pru[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pru\[12\] GND " "Pin \"pru\[12\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAPATH.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588877725717 "|DATAPATH|pru[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pru\[13\] GND " "Pin \"pru\[13\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAPATH.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588877725717 "|DATAPATH|pru[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pru\[14\] GND " "Pin \"pru\[14\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAPATH.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588877725717 "|DATAPATH|pru[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pru\[15\] GND " "Pin \"pru\[15\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAPATH.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588877725717 "|DATAPATH|pru[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pru\[16\] GND " "Pin \"pru\[16\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAPATH.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588877725717 "|DATAPATH|pru[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pru\[17\] GND " "Pin \"pru\[17\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAPATH.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588877725717 "|DATAPATH|pru[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pru\[18\] GND " "Pin \"pru\[18\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAPATH.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588877725717 "|DATAPATH|pru[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pru\[19\] GND " "Pin \"pru\[19\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAPATH.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588877725717 "|DATAPATH|pru[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pru\[20\] GND " "Pin \"pru\[20\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAPATH.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588877725717 "|DATAPATH|pru[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pru\[21\] GND " "Pin \"pru\[21\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAPATH.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588877725717 "|DATAPATH|pru[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pru\[22\] GND " "Pin \"pru\[22\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAPATH.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588877725717 "|DATAPATH|pru[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pru\[23\] GND " "Pin \"pru\[23\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAPATH.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588877725717 "|DATAPATH|pru[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pru\[24\] GND " "Pin \"pru\[24\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAPATH.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588877725717 "|DATAPATH|pru[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pru\[25\] GND " "Pin \"pru\[25\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAPATH.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588877725717 "|DATAPATH|pru[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pru\[26\] GND " "Pin \"pru\[26\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAPATH.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588877725717 "|DATAPATH|pru[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pru\[27\] GND " "Pin \"pru\[27\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAPATH.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588877725717 "|DATAPATH|pru[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pru\[28\] GND " "Pin \"pru\[28\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAPATH.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588877725717 "|DATAPATH|pru[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pru\[29\] GND " "Pin \"pru\[29\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAPATH.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588877725717 "|DATAPATH|pru[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pru\[30\] GND " "Pin \"pru\[30\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAPATH.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588877725717 "|DATAPATH|pru[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pru\[31\] GND " "Pin \"pru\[31\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAPATH.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588877725717 "|DATAPATH|pru[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1588877725717 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "DATAPATH.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAPATH.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588877725827 "|DATAPATH|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "aluop\[0\] " "No output dependent on input pin \"aluop\[0\]\"" {  } { { "DATAPATH.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAPATH.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588877725827 "|DATAPATH|aluop[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "aluop\[1\] " "No output dependent on input pin \"aluop\[1\]\"" {  } { { "DATAPATH.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAPATH.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588877725827 "|DATAPATH|aluop[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "aluop\[2\] " "No output dependent on input pin \"aluop\[2\]\"" {  } { { "DATAPATH.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAPATH.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588877725827 "|DATAPATH|aluop[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1588877725827 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "36 " "Implemented 36 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1588877725827 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1588877725827 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1588877725827 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/output_files/DATAPATH.map.smsg " "Generated suppressed messages file C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/output_files/DATAPATH.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588877726473 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 56 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 56 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4706 " "Peak virtual memory: 4706 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588877726545 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 07 13:55:26 2020 " "Processing ended: Thu May 07 13:55:26 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588877726545 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588877726545 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588877726545 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1588877726545 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1588877730516 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588877730522 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 07 13:55:28 2020 " "Processing started: Thu May 07 13:55:28 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588877730522 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1588877730522 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DATAPATH -c DATAPATH " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DATAPATH -c DATAPATH" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1588877730522 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1588877730747 ""}
{ "Info" "0" "" "Project  = DATAPATH" {  } {  } 0 0 "Project  = DATAPATH" 0 0 "Fitter" 0 0 1588877730748 ""}
{ "Info" "0" "" "Revision = DATAPATH" {  } {  } 0 0 "Revision = DATAPATH" 0 0 "Fitter" 0 0 1588877730748 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1588877730833 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1588877730834 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "DATAPATH 5M80ZT100C4 " "Automatically selected device 5M80ZT100C4 for design DATAPATH" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1588877731578 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1588877731579 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1588877731803 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1588877731816 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M160ZT100C4 " "Device 5M160ZT100C4 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1588877732770 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M240ZT100C4 " "Device 5M240ZT100C4 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1588877732770 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZT100C4 " "Device 5M570ZT100C4 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1588877732770 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1588877732770 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "36 36 " "No exact pin location assignment(s) for 36 pins of 36 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1588877732936 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DATAPATH.sdc " "Synopsys Design Constraints File file not found: 'DATAPATH.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1588877733112 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1588877733114 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1588877733114 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1588877733114 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1588877733115 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1588877733115 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Fitter" 0 -1 1588877733115 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1588877733115 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1588877733163 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1588877733168 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1588877733194 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1588877733200 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1588877733216 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1588877733222 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1588877733235 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1588877733235 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1588877733235 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1588877733235 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "36 unused 3.3V 4 32 0 " "Number of I/O pins in group: 36 (unused VREF, 3.3V VCCIO, 4 input, 32 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1588877733272 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1588877733272 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1588877733272 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 38 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  38 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1588877733272 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 41 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1588877733272 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1588877733272 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1588877733272 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588877733375 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1588877733487 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1588877733825 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588877733898 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1588877733960 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1588877734044 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588877734045 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1588877734061 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 12 { 0 ""} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1588877734367 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1588877734367 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1588877734474 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1588877734474 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1588877734474 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588877734475 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.03 " "Total time spent on timing analysis during the Fitter is 0.03 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1588877734561 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588877734626 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1588877734676 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/output_files/DATAPATH.fit.smsg " "Generated suppressed messages file C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/output_files/DATAPATH.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1588877734808 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5064 " "Peak virtual memory: 5064 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588877734876 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 07 13:55:34 2020 " "Processing ended: Thu May 07 13:55:34 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588877734876 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588877734876 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588877734876 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1588877734876 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1588877737734 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588877737740 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 07 13:55:37 2020 " "Processing started: Thu May 07 13:55:37 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588877737740 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1588877737740 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DATAPATH -c DATAPATH " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DATAPATH -c DATAPATH" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1588877737740 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1588877738052 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1588877738113 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1588877738131 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4655 " "Peak virtual memory: 4655 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588877738431 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 07 13:55:38 2020 " "Processing ended: Thu May 07 13:55:38 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588877738431 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588877738431 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588877738431 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1588877738431 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1588877739086 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1588877740059 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588877740065 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 07 13:55:39 2020 " "Processing started: Thu May 07 13:55:39 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588877740065 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1588877740065 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DATAPATH -c DATAPATH " "Command: quartus_sta DATAPATH -c DATAPATH" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1588877740065 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1588877740259 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1588877740607 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1588877740607 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1588877740739 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1588877740765 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DATAPATH.sdc " "Synopsys Design Constraints File file not found: 'DATAPATH.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1588877740853 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1588877740854 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1588877740854 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1588877740854 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1588877740855 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1588877740866 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588877740874 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1588877740902 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588877740909 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588877740920 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588877740926 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588877740936 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588877740943 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1588877740945 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1588877740986 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1588877740987 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4649 " "Peak virtual memory: 4649 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588877741081 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 07 13:55:41 2020 " "Processing ended: Thu May 07 13:55:41 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588877741081 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588877741081 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588877741081 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1588877741081 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1588877742649 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588877742655 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 07 13:55:42 2020 " "Processing started: Thu May 07 13:55:42 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588877742655 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1588877742655 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off DATAPATH -c DATAPATH " "Command: quartus_eda --read_settings_files=off --write_settings_files=off DATAPATH -c DATAPATH" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1588877742655 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1588877743338 ""}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "DATAPATH.vo DATAPATH_v.sdo C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/simulation/modelsim/ simulation " "Generated files \"DATAPATH.vo\" and \"DATAPATH_v.sdo\" in directory \"C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204018 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1588877743402 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4614 " "Peak virtual memory: 4614 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588877743489 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 07 13:55:43 2020 " "Processing ended: Thu May 07 13:55:43 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588877743489 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588877743489 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588877743489 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1588877743489 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 68 s " "Quartus Prime Full Compilation was successful. 0 errors, 68 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1588877744163 ""}
