/* Generated by Yosys 0.35+29 (git sha1 2a18fe5fa, clang++  -fPIC -Os) */

(* top =  1  *)
(* src = "tests/full-adder/half_adder.v:3.1-19.10" *)
module half_adder(i_bit1, i_bit2, o_sum, o_carry);
  (* src = "./tests/gate_finding/mycells-not-working.v:3.7-3.8" *)
  wire _00_;
  (* src = "./tests/gate_finding/mycells-not-working.v:4.8-4.9" *)
  wire _01_;
  (* src = "./tests/gate_finding/mycells-not-working.v:3.7-3.8" *)
  wire _02_;
  (* src = "./tests/gate_finding/mycells-not-working.v:4.8-4.9" *)
  wire _03_;
  (* src = "./tests/gate_finding/mycells-not-working.v:13.7-13.8" *)
  wire _04_;
  (* src = "./tests/gate_finding/mycells-not-working.v:13.10-13.11" *)
  wire _05_;
  (* src = "./tests/gate_finding/mycells-not-working.v:14.8-14.9" *)
  wire _06_;
  (* src = "./tests/gate_finding/mycells-not-working.v:13.7-13.8" *)
  wire _07_;
  (* src = "./tests/gate_finding/mycells-not-working.v:13.10-13.11" *)
  wire _08_;
  (* src = "./tests/gate_finding/mycells-not-working.v:14.8-14.9" *)
  wire _09_;
  (* src = "./tests/gate_finding/mycells-not-working.v:13.7-13.8" *)
  wire _10_;
  (* src = "./tests/gate_finding/mycells-not-working.v:13.10-13.11" *)
  wire _11_;
  (* src = "./tests/gate_finding/mycells-not-working.v:14.8-14.9" *)
  wire _12_;
  (* src = "tests/full-adder/half_adder.v:11.10-11.16" *)
  wire _13_;
  (* src = "tests/full-adder/half_adder.v:12.10-12.16" *)
  wire _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  (* src = "tests/full-adder/half_adder.v:14.10-14.17" *)
  wire _18_;
  (* src = "tests/full-adder/half_adder.v:13.10-13.15" *)
  wire _19_;
  (* src = "./tests/gate_finding/mycells-not-working.v:4.12-4.14" *)
  wire _20_;
  (* src = "./tests/gate_finding/mycells-not-working.v:4.12-4.14" *)
  wire _21_;
  (* src = "./tests/gate_finding/mycells-not-working.v:14.12-14.20" *)
  wire _22_;
  (* src = "./tests/gate_finding/mycells-not-working.v:14.14-14.19" *)
  wire _23_;
  (* src = "./tests/gate_finding/mycells-not-working.v:14.12-14.20" *)
  wire _24_;
  (* src = "./tests/gate_finding/mycells-not-working.v:14.14-14.19" *)
  wire _25_;
  (* src = "./tests/gate_finding/mycells-not-working.v:14.12-14.20" *)
  wire _26_;
  (* src = "./tests/gate_finding/mycells-not-working.v:14.14-14.19" *)
  wire _27_;
  (* src = "tests/full-adder/half_adder.v:11.10-11.16" *)
  input i_bit1;
  wire i_bit1;
  (* src = "tests/full-adder/half_adder.v:12.10-12.16" *)
  input i_bit2;
  wire i_bit2;
  (* src = "tests/full-adder/half_adder.v:14.10-14.17" *)
  output o_carry;
  wire o_carry;
  (* src = "tests/full-adder/half_adder.v:13.10-13.15" *)
  output o_sum;
  wire o_sum;
  assign _20_ = ~ (* src = "./tests/gate_finding/mycells-not-working.v:4.12-4.14" *) _00_;
  assign _21_ = ~ (* src = "./tests/gate_finding/mycells-not-working.v:4.12-4.14" *) _02_;
  assign _22_ = ~ (* src = "./tests/gate_finding/mycells-not-working.v:14.12-14.20" *) _23_;
  assign _23_ = _04_ | (* src = "./tests/gate_finding/mycells-not-working.v:14.14-14.19" *) _05_;
  assign _24_ = ~ (* src = "./tests/gate_finding/mycells-not-working.v:14.12-14.20" *) _25_;
  assign _25_ = _07_ | (* src = "./tests/gate_finding/mycells-not-working.v:14.14-14.19" *) _08_;
  assign _26_ = ~ (* src = "./tests/gate_finding/mycells-not-working.v:14.12-14.20" *) _27_;
  assign _27_ = _10_ | (* src = "./tests/gate_finding/mycells-not-working.v:14.14-14.19" *) _11_;
  assign _13_ = i_bit1;
  assign _14_ = i_bit2;
  assign o_carry = _18_;
  assign o_sum = _19_;
  assign _12_ = _26_;
  assign _10_ = _18_;
  assign _11_ = _17_;
  assign _19_ = _12_;
  assign _09_ = _24_;
  assign _07_ = _13_;
  assign _08_ = _14_;
  assign _17_ = _09_;
  assign _06_ = _22_;
  assign _04_ = _15_;
  assign _05_ = _16_;
  assign _18_ = _06_;
  assign _03_ = _21_;
  assign _02_ = _14_;
  assign _16_ = _03_;
  assign _01_ = _20_;
  assign _00_ = _13_;
  assign _15_ = _01_;
endmodule
