\section{Conference and Workshop Publications}

\cvitem{}{F. Previlon, \textbf{M. Wilkening}, V. Sridharan, S. Gurumurthi, and D. Kaeli. \textit{"Examining the Impact of ACE interference on Multi-Bit AVF Estimates"}. In Workshop on System Effects of Logic Soft Errors (SELSE-11), Austin, TX, April 2015.}
\cvitem{}{\textbf{M. Wilkening}, V. Sridharan, D. Kaeli, S. Gurumurthi, F. Previlon, and S. Li. \textit{"Calculating Architectural Vulnerability Factors for Spatial Multi-Bit Transient Faults"}. In International Symposium on Microarchitecture (MICRO-47), Cambridge, UK, December 2014.}
\cvitem{}{H. Jeon, \textbf{M. Wilkening}, V. Sridharan, S. Gurumurthi, and G. Loh. \textit{"Architectural Vulnerability Modeling and Analysis of Integrated Graphics Processors"}. In Workshop on System Effects of Logic Soft Errors (SELSE-9), Stanford, CA, March 2013.}

\section{Technical Articles and Presentations}

\cvitem{}{\textbf{Mark Wilkening}. \textit{"Infrastructure for AVF Modeling"}.
gem5 User Workshop at International Symposium of Computer Architecture (ISCA-42), Portland, OR, June 2015.}

\cvitem{}{Vilas Sridharan, \textbf{Mark Wilkening}, and Sudhanva Gurumurthi, \textit{"Determining the vulnerability of multi-threaded program code to soft errors"}. United States Patent, US 9292418 B2. Published March 22, 2016}
