nlist: 1024
nprobe: 2
OPQ enable: 0
data directory/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT100M_IVF1024,PQ16_12_banks
ground truth directory/mnt/scratch/wenqi/saved_npy_data/gnd
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 3
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 4
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 5
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 6
Inferred parameters:
centroids_per_partition_even: 171
centroids_per_partition_last_PE: 169
nprobe_per_table_construction_pe_larger: 1
nprobe_per_table_construction_pe_smaller: 1
Found Platform
Platform Name: Xilinx
Finished getting device...
Finished creating context...
Finished creating command queue...
INFO: Reading vadd.xclbin
Loading: 'vadd.xclbin'
Finished loading binary...
Finished creating program...
Finished creating kernel...
Start to allocate device memory...
Starting copy from Host to device...
Host to device finished...
Comparing Results...

=====  Recall: 0.69929999  =====
nlist: 1024
nprobe: 4
OPQ enable: 0
data directory/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT100M_IVF1024,PQ16_12_banks
ground truth directory/mnt/scratch/wenqi/saved_npy_data/gnd
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 5
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 6
Inferred parameters:
centroids_per_partition_even: 171
centroids_per_partition_last_PE: 169
nprobe_per_table_construction_pe_larger: 1
nprobe_per_table_construction_pe_smaller: 1
Found Platform
Platform Name: Xilinx
Finished getting device...
Finished creating context...
Finished creating command queue...
INFO: Reading vadd.xclbin
Loading: 'vadd.xclbin'
Finished loading binary...
Finished creating program...
Finished creating kernel...
Start to allocate device memory...
Starting copy from Host to device...
Host to device finished...
Comparing Results...

=====  Recall: 0.83810002  =====
nlist: 1024
nprobe: 12
OPQ enable: 0
data directory/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT100M_IVF1024,PQ16_12_banks
ground truth directory/mnt/scratch/wenqi/saved_npy_data/gnd
Inferred parameters:
centroids_per_partition_even: 171
centroids_per_partition_last_PE: 169
nprobe_per_table_construction_pe_larger: 2
nprobe_per_table_construction_pe_smaller: 2
Found Platform
Platform Name: Xilinx
Finished getting device...
Finished creating context...
Finished creating command queue...
INFO: Reading vadd.xclbin
Loading: 'vadd.xclbin'
Finished loading binary...
Finished creating program...
Finished creating kernel...
Start to allocate device memory...
Starting copy from Host to device...
Host to device finished...
Comparing Results...

=====  Recall: 0.95069999  =====
nlist: 2048
nprobe: 2
OPQ enable: 0
data directory/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT100M_IVF2048,PQ16_12_banks
ground truth directory/mnt/scratch/wenqi/saved_npy_data/gnd
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 3
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 4
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 5
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 6
Inferred parameters:
centroids_per_partition_even: 342
centroids_per_partition_last_PE: 338
nprobe_per_table_construction_pe_larger: 1
nprobe_per_table_construction_pe_smaller: 1
Found Platform
Platform Name: Xilinx
Finished getting device...
Finished creating context...
Finished creating command queue...
INFO: Reading vadd.xclbin
Loading: 'vadd.xclbin'
Finished loading binary...
Finished creating program...
Finished creating kernel...
Start to allocate device memory...
Starting copy from Host to device...
Host to device finished...
Comparing Results...

=====  Recall: 0.65210003  =====
nlist: 2048
nprobe: 4
OPQ enable: 0
data directory/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT100M_IVF2048,PQ16_12_banks
ground truth directory/mnt/scratch/wenqi/saved_npy_data/gnd
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 5
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 6
Inferred parameters:
centroids_per_partition_even: 342
centroids_per_partition_last_PE: 338
nprobe_per_table_construction_pe_larger: 1
nprobe_per_table_construction_pe_smaller: 1
Found Platform
Platform Name: Xilinx
Finished getting device...
Finished creating context...
Finished creating command queue...
INFO: Reading vadd.xclbin
Loading: 'vadd.xclbin'
Finished loading binary...
Finished creating program...
Finished creating kernel...
Start to allocate device memory...
Starting copy from Host to device...
Host to device finished...
Comparing Results...

=====  Recall: 0.80040002  =====
nlist: 2048
nprobe: 15
OPQ enable: 0
data directory/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT100M_IVF2048,PQ16_12_banks
ground truth directory/mnt/scratch/wenqi/saved_npy_data/gnd
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 16
Inferred parameters:
centroids_per_partition_even: 342
centroids_per_partition_last_PE: 338
nprobe_per_table_construction_pe_larger: 3
nprobe_per_table_construction_pe_smaller: 1
Found Platform
Platform Name: Xilinx
Finished getting device...
Finished creating context...
Finished creating command queue...
INFO: Reading vadd.xclbin
Loading: 'vadd.xclbin'
Finished loading binary...
Finished creating program...
Finished creating kernel...
Start to allocate device memory...
Starting copy from Host to device...
Host to device finished...
Comparing Results...

=====  Recall: 0.95340002  =====
nlist: 4096
nprobe: 2
OPQ enable: 0
data directory/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT100M_IVF4096,PQ16_12_banks
ground truth directory/mnt/scratch/wenqi/saved_npy_data/gnd
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 3
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 4
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 5
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 6
Inferred parameters:
centroids_per_partition_even: 683
centroids_per_partition_last_PE: 681
nprobe_per_table_construction_pe_larger: 1
nprobe_per_table_construction_pe_smaller: 1
Found Platform
Platform Name: Xilinx
Finished getting device...
Finished creating context...
Finished creating command queue...
INFO: Reading vadd.xclbin
Loading: 'vadd.xclbin'
Finished loading binary...
Finished creating program...
Finished creating kernel...
Start to allocate device memory...
Starting copy from Host to device...
Host to device finished...
Comparing Results...

=====  Recall: 0.61199999  =====
nlist: 4096
nprobe: 6
OPQ enable: 0
data directory/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT100M_IVF4096,PQ16_12_banks
ground truth directory/mnt/scratch/wenqi/saved_npy_data/gnd
Inferred parameters:
centroids_per_partition_even: 683
centroids_per_partition_last_PE: 681
nprobe_per_table_construction_pe_larger: 1
nprobe_per_table_construction_pe_smaller: 1
Found Platform
Platform Name: Xilinx
Finished getting device...
Finished creating context...
Finished creating command queue...
INFO: Reading vadd.xclbin
Loading: 'vadd.xclbin'
Finished loading binary...
Finished creating program...
Finished creating kernel...
Start to allocate device memory...
Starting copy from Host to device...
Host to device finished...
Comparing Results...

=====  Recall: 0.82779998  =====
nlist: 4096
nprobe: 20
OPQ enable: 0
data directory/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT100M_IVF4096,PQ16_12_banks
ground truth directory/mnt/scratch/wenqi/saved_npy_data/gnd
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 21
Inferred parameters:
centroids_per_partition_even: 683
centroids_per_partition_last_PE: 681
nprobe_per_table_construction_pe_larger: 4
nprobe_per_table_construction_pe_smaller: 1
Found Platform
Platform Name: Xilinx
Finished getting device...
Finished creating context...
Finished creating command queue...
INFO: Reading vadd.xclbin
Loading: 'vadd.xclbin'
Finished loading binary...
Finished creating program...
Finished creating kernel...
Start to allocate device memory...
Starting copy from Host to device...
Host to device finished...
Comparing Results...

=====  Recall: 0.95130002  =====
nlist: 8192
nprobe: 3
OPQ enable: 0
data directory/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT100M_IVF8192,PQ16_12_banks
ground truth directory/mnt/scratch/wenqi/saved_npy_data/gnd
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 4
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 5
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 6
Inferred parameters:
centroids_per_partition_even: 1366
centroids_per_partition_last_PE: 1362
nprobe_per_table_construction_pe_larger: 1
nprobe_per_table_construction_pe_smaller: 1
Found Platform
Platform Name: Xilinx
Finished getting device...
Finished creating context...
Finished creating command queue...
INFO: Reading vadd.xclbin
Loading: 'vadd.xclbin'
Finished loading binary...
Finished creating program...
Finished creating kernel...
Start to allocate device memory...
Starting copy from Host to device...
Host to device finished...
Comparing Results...

=====  Recall: 0.65280002  =====
nlist: 8192
nprobe: 7
OPQ enable: 0
data directory/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT100M_IVF8192,PQ16_12_banks
ground truth directory/mnt/scratch/wenqi/saved_npy_data/gnd
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 8
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 9
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 10
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 11
Inferred parameters:
centroids_per_partition_even: 1366
centroids_per_partition_last_PE: 1362
nprobe_per_table_construction_pe_larger: 2
nprobe_per_table_construction_pe_smaller: 1
Found Platform
Platform Name: Xilinx
Finished getting device...
Finished creating context...
Finished creating command queue...
INFO: Reading vadd.xclbin
Loading: 'vadd.xclbin'
Finished loading binary...
Finished creating program...
Finished creating kernel...
Start to allocate device memory...
Starting copy from Host to device...
Host to device finished...
Comparing Results...

=====  Recall: 0.81089997  =====
nlist: 8192
nprobe: 26
OPQ enable: 0
data directory/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT100M_IVF8192,PQ16_12_banks
ground truth directory/mnt/scratch/wenqi/saved_npy_data/gnd
Inferred parameters:
centroids_per_partition_even: 1366
centroids_per_partition_last_PE: 1362
nprobe_per_table_construction_pe_larger: 5
nprobe_per_table_construction_pe_smaller: 1
Found Platform
Platform Name: Xilinx
Finished getting device...
Finished creating context...
Finished creating command queue...
INFO: Reading vadd.xclbin
Loading: 'vadd.xclbin'
Finished loading binary...
Finished creating program...
Finished creating kernel...
Start to allocate device memory...
Starting copy from Host to device...
Host to device finished...
Comparing Results...

=====  Recall: 0.95069999  =====
nlist: 16384
nprobe: 3
OPQ enable: 0
data directory/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT100M_IVF16384,PQ16_12_banks
ground truth directory/mnt/scratch/wenqi/saved_npy_data/gnd
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 4
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 5
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 6
Inferred parameters:
centroids_per_partition_even: 2731
centroids_per_partition_last_PE: 2729
nprobe_per_table_construction_pe_larger: 1
nprobe_per_table_construction_pe_smaller: 1
Found Platform
Platform Name: Xilinx
Finished getting device...
Finished creating context...
Finished creating command queue...
INFO: Reading vadd.xclbin
Loading: 'vadd.xclbin'
Finished loading binary...
Finished creating program...
Finished creating kernel...
Start to allocate device memory...
Starting copy from Host to device...
Host to device finished...
Comparing Results...

=====  Recall: 0.61000001  =====
nlist: 16384
nprobe: 9
OPQ enable: 0
data directory/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT100M_IVF16384,PQ16_12_banks
ground truth directory/mnt/scratch/wenqi/saved_npy_data/gnd
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 10
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 11
Inferred parameters:
centroids_per_partition_even: 2731
centroids_per_partition_last_PE: 2729
nprobe_per_table_construction_pe_larger: 2
nprobe_per_table_construction_pe_smaller: 1
Found Platform
Platform Name: Xilinx
Finished getting device...
Finished creating context...
Finished creating command queue...
INFO: Reading vadd.xclbin
Loading: 'vadd.xclbin'
Finished loading binary...
Finished creating program...
Finished creating kernel...
Start to allocate device memory...
Starting copy from Host to device...
Host to device finished...
Comparing Results...

=====  Recall: 0.81529999  =====
nlist: 16384
nprobe: 35
OPQ enable: 0
data directory/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT100M_IVF16384,PQ16_12_banks
ground truth directory/mnt/scratch/wenqi/saved_npy_data/gnd
Inferred parameters:
centroids_per_partition_even: 2731
centroids_per_partition_last_PE: 2729
nprobe_per_table_construction_pe_larger: 6
nprobe_per_table_construction_pe_smaller: 5
Found Platform
Platform Name: Xilinx
Finished getting device...
Finished creating context...
Finished creating command queue...
INFO: Reading vadd.xclbin
Loading: 'vadd.xclbin'
Finished loading binary...
Finished creating program...
Finished creating kernel...
Start to allocate device memory...
Starting copy from Host to device...
Host to device finished...
Comparing Results...

=====  Recall: 0.95179999  =====
nlist: 32768
nprobe: 4
OPQ enable: 0
data directory/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT100M_IVF32768,PQ16_12_banks
ground truth directory/mnt/scratch/wenqi/saved_npy_data/gnd
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 5
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 6
Inferred parameters:
centroids_per_partition_even: 5462
centroids_per_partition_last_PE: 5458
nprobe_per_table_construction_pe_larger: 1
nprobe_per_table_construction_pe_smaller: 1
Found Platform
Platform Name: Xilinx
Finished getting device...
Finished creating context...
Finished creating command queue...
INFO: Reading vadd.xclbin
Loading: 'vadd.xclbin'
Finished loading binary...
Finished creating program...
Finished creating kernel...
Start to allocate device memory...
Starting copy from Host to device...
Host to device finished...
Comparing Results...

=====  Recall: 0.62699997  =====
nlist: 32768
nprobe: 11
OPQ enable: 0
data directory/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT100M_IVF32768,PQ16_12_banks
ground truth directory/mnt/scratch/wenqi/saved_npy_data/gnd
Inferred parameters:
centroids_per_partition_even: 5462
centroids_per_partition_last_PE: 5458
nprobe_per_table_construction_pe_larger: 2
nprobe_per_table_construction_pe_smaller: 1
Found Platform
Platform Name: Xilinx
Finished getting device...
Finished creating context...
Finished creating command queue...
INFO: Reading vadd.xclbin
Loading: 'vadd.xclbin'
Finished loading binary...
Finished creating program...
Finished creating kernel...
Start to allocate device memory...
Starting copy from Host to device...
Host to device finished...
Comparing Results...

=====  Recall: 0.80729997  =====
nlist: 32768
nprobe: 49
OPQ enable: 0
data directory/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT100M_IVF32768,PQ16_12_banks
ground truth directory/mnt/scratch/wenqi/saved_npy_data/gnd
Inferred parameters:
centroids_per_partition_even: 5462
centroids_per_partition_last_PE: 5458
nprobe_per_table_construction_pe_larger: 9
nprobe_per_table_construction_pe_smaller: 4
Found Platform
Platform Name: Xilinx
Finished getting device...
Finished creating context...
Finished creating command queue...
INFO: Reading vadd.xclbin
Loading: 'vadd.xclbin'
Finished loading binary...
Finished creating program...
Finished creating kernel...
Start to allocate device memory...
Starting copy from Host to device...
Host to device finished...
Comparing Results...

=====  Recall: 0.95039999  =====
nlist: 65536
nprobe: 5
OPQ enable: 0
data directory/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT100M_IVF65536,PQ16_12_banks
ground truth directory/mnt/scratch/wenqi/saved_npy_data/gnd
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 6
Inferred parameters:
centroids_per_partition_even: 10923
centroids_per_partition_last_PE: 10921
nprobe_per_table_construction_pe_larger: 1
nprobe_per_table_construction_pe_smaller: 1
Found Platform
Platform Name: Xilinx
Finished getting device...
Finished creating context...
Finished creating command queue...
INFO: Reading vadd.xclbin
Loading: 'vadd.xclbin'
Finished loading binary...
Finished creating program...
Finished creating kernel...
Start to allocate device memory...
Starting copy from Host to device...
Host to device finished...
Comparing Results...

=====  Recall: 0.61769998  =====
nlist: 65536
nprobe: 14
OPQ enable: 0
data directory/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT100M_IVF65536,PQ16_12_banks
ground truth directory/mnt/scratch/wenqi/saved_npy_data/gnd
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 15
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 16
Inferred parameters:
centroids_per_partition_even: 10923
centroids_per_partition_last_PE: 10921
nprobe_per_table_construction_pe_larger: 3
nprobe_per_table_construction_pe_smaller: 1
Found Platform
Platform Name: Xilinx
Finished getting device...
Finished creating context...
Finished creating command queue...
INFO: Reading vadd.xclbin
Loading: 'vadd.xclbin'
Finished loading binary...
Finished creating program...
Finished creating kernel...
Start to allocate device memory...
Starting copy from Host to device...
Host to device finished...
Comparing Results...

=====  Recall: 0.80000001  =====
nlist: 65536
nprobe: 65
OPQ enable: 0
data directory/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT100M_IVF65536,PQ16_12_banks
ground truth directory/mnt/scratch/wenqi/saved_npy_data/gnd
Inferred parameters:
centroids_per_partition_even: 10923
centroids_per_partition_last_PE: 10921
nprobe_per_table_construction_pe_larger: 11
nprobe_per_table_construction_pe_smaller: 10
Found Platform
Platform Name: Xilinx
Finished getting device...
Finished creating context...
Finished creating command queue...
INFO: Reading vadd.xclbin
Loading: 'vadd.xclbin'
Finished loading binary...
Finished creating program...
Finished creating kernel...
Start to allocate device memory...
Starting copy from Host to device...
Host to device finished...
Comparing Results...

=====  Recall: 0.95109999  =====
nlist: 1024
nprobe: 2
OPQ enable: 1
data directory/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT100M_OPQ16,IVF1024,PQ16_12_banks
ground truth directory/mnt/scratch/wenqi/saved_npy_data/gnd
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 3
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 4
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 5
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 6
Inferred parameters:
centroids_per_partition_even: 171
centroids_per_partition_last_PE: 169
nprobe_per_table_construction_pe_larger: 1
nprobe_per_table_construction_pe_smaller: 1
Found Platform
Platform Name: Xilinx
Finished getting device...
Finished creating context...
Finished creating command queue...
INFO: Reading vadd.xclbin
Loading: 'vadd.xclbin'
Finished loading binary...
Finished creating program...
Finished creating kernel...
Start to allocate device memory...
Starting copy from Host to device...
Host to device finished...
Comparing Results...

=====  Recall: 0.70130002  =====
nlist: 1024
nprobe: 4
OPQ enable: 1
data directory/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT100M_OPQ16,IVF1024,PQ16_12_banks
ground truth directory/mnt/scratch/wenqi/saved_npy_data/gnd
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 5
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 6
Inferred parameters:
centroids_per_partition_even: 171
centroids_per_partition_last_PE: 169
nprobe_per_table_construction_pe_larger: 1
nprobe_per_table_construction_pe_smaller: 1
Found Platform
Platform Name: Xilinx
Finished getting device...
Finished creating context...
Finished creating command queue...
INFO: Reading vadd.xclbin
Loading: 'vadd.xclbin'
Finished loading binary...
Finished creating program...
Finished creating kernel...
Start to allocate device memory...
Starting copy from Host to device...
Host to device finished...
Comparing Results...

=====  Recall: 0.84119999  =====
nlist: 1024
nprobe: 11
OPQ enable: 1
data directory/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT100M_OPQ16,IVF1024,PQ16_12_banks
ground truth directory/mnt/scratch/wenqi/saved_npy_data/gnd
Inferred parameters:
centroids_per_partition_even: 171
centroids_per_partition_last_PE: 169
nprobe_per_table_construction_pe_larger: 2
nprobe_per_table_construction_pe_smaller: 1
Found Platform
Platform Name: Xilinx
Finished getting device...
Finished creating context...
Finished creating command queue...
INFO: Reading vadd.xclbin
Loading: 'vadd.xclbin'
Finished loading binary...
Finished creating program...
Finished creating kernel...
Start to allocate device memory...
Starting copy from Host to device...
Host to device finished...
Comparing Results...

=====  Recall: 0.95200002  =====
nlist: 2048
nprobe: 2
OPQ enable: 1
data directory/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT100M_OPQ16,IVF2048,PQ16_12_banks
ground truth directory/mnt/scratch/wenqi/saved_npy_data/gnd
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 3
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 4
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 5
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 6
Inferred parameters:
centroids_per_partition_even: 342
centroids_per_partition_last_PE: 338
nprobe_per_table_construction_pe_larger: 1
nprobe_per_table_construction_pe_smaller: 1
Found Platform
Platform Name: Xilinx
Finished getting device...
Finished creating context...
Finished creating command queue...
INFO: Reading vadd.xclbin
Loading: 'vadd.xclbin'
Finished loading binary...
Finished creating program...
Finished creating kernel...
Start to allocate device memory...
Starting copy from Host to device...
Host to device finished...
Comparing Results...

=====  Recall: 0.65539998  =====
nlist: 2048
nprobe: 4
OPQ enable: 1
data directory/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT100M_OPQ16,IVF2048,PQ16_12_banks
ground truth directory/mnt/scratch/wenqi/saved_npy_data/gnd
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 5
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 6
Inferred parameters:
centroids_per_partition_even: 342
centroids_per_partition_last_PE: 338
nprobe_per_table_construction_pe_larger: 1
nprobe_per_table_construction_pe_smaller: 1
Found Platform
Platform Name: Xilinx
Finished getting device...
Finished creating context...
Finished creating command queue...
INFO: Reading vadd.xclbin
Loading: 'vadd.xclbin'
Finished loading binary...
Finished creating program...
Finished creating kernel...
Start to allocate device memory...
Starting copy from Host to device...
Host to device finished...
Comparing Results...

=====  Recall: 0.80280000  =====
nlist: 2048
nprobe: 14
OPQ enable: 1
data directory/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT100M_OPQ16,IVF2048,PQ16_12_banks
ground truth directory/mnt/scratch/wenqi/saved_npy_data/gnd
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 15
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 16
Inferred parameters:
centroids_per_partition_even: 342
centroids_per_partition_last_PE: 338
nprobe_per_table_construction_pe_larger: 3
nprobe_per_table_construction_pe_smaller: 1
Found Platform
Platform Name: Xilinx
Finished getting device...
Finished creating context...
Finished creating command queue...
INFO: Reading vadd.xclbin
Loading: 'vadd.xclbin'
Finished loading binary...
Finished creating program...
Finished creating kernel...
Start to allocate device memory...
Starting copy from Host to device...
Host to device finished...
Comparing Results...

=====  Recall: 0.95319998  =====
nlist: 4096
nprobe: 2
OPQ enable: 1
data directory/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT100M_OPQ16,IVF4096,PQ16_12_banks
ground truth directory/mnt/scratch/wenqi/saved_npy_data/gnd
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 3
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 4
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 5
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 6
Inferred parameters:
centroids_per_partition_even: 683
centroids_per_partition_last_PE: 681
nprobe_per_table_construction_pe_larger: 1
nprobe_per_table_construction_pe_smaller: 1
Found Platform
Platform Name: Xilinx
Finished getting device...
Finished creating context...
Finished creating command queue...
INFO: Reading vadd.xclbin
Loading: 'vadd.xclbin'
Finished loading binary...
Finished creating program...
Finished creating kernel...
Start to allocate device memory...
Starting copy from Host to device...
Host to device finished...
Comparing Results...

=====  Recall: 0.61470002  =====
nlist: 4096
nprobe: 6
OPQ enable: 1
data directory/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT100M_OPQ16,IVF4096,PQ16_12_banks
ground truth directory/mnt/scratch/wenqi/saved_npy_data/gnd
Inferred parameters:
centroids_per_partition_even: 683
centroids_per_partition_last_PE: 681
nprobe_per_table_construction_pe_larger: 1
nprobe_per_table_construction_pe_smaller: 1
Found Platform
Platform Name: Xilinx
Finished getting device...
Finished creating context...
Finished creating command queue...
INFO: Reading vadd.xclbin
Loading: 'vadd.xclbin'
Finished loading binary...
Finished creating program...
Finished creating kernel...
Start to allocate device memory...
Starting copy from Host to device...
Host to device finished...
Comparing Results...

=====  Recall: 0.82880002  =====
nlist: 4096
nprobe: 19
OPQ enable: 1
data directory/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT100M_OPQ16,IVF4096,PQ16_12_banks
ground truth directory/mnt/scratch/wenqi/saved_npy_data/gnd
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 20
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 21
Inferred parameters:
centroids_per_partition_even: 683
centroids_per_partition_last_PE: 681
nprobe_per_table_construction_pe_larger: 4
nprobe_per_table_construction_pe_smaller: 1
Found Platform
Platform Name: Xilinx
Finished getting device...
Finished creating context...
Finished creating command queue...
INFO: Reading vadd.xclbin
Loading: 'vadd.xclbin'
Finished loading binary...
Finished creating program...
Finished creating kernel...
Start to allocate device memory...
Starting copy from Host to device...
Host to device finished...
Comparing Results...

=====  Recall: 0.95130002  =====
nlist: 8192
nprobe: 3
OPQ enable: 1
data directory/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT100M_OPQ16,IVF8192,PQ16_12_banks
ground truth directory/mnt/scratch/wenqi/saved_npy_data/gnd
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 4
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 5
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 6
Inferred parameters:
centroids_per_partition_even: 1366
centroids_per_partition_last_PE: 1362
nprobe_per_table_construction_pe_larger: 1
nprobe_per_table_construction_pe_smaller: 1
Found Platform
Platform Name: Xilinx
Finished getting device...
Finished creating context...
Finished creating command queue...
INFO: Reading vadd.xclbin
Loading: 'vadd.xclbin'
Finished loading binary...
Finished creating program...
Finished creating kernel...
Start to allocate device memory...
Starting copy from Host to device...
Host to device finished...
Comparing Results...

=====  Recall: 0.65259999  =====
nlist: 8192
nprobe: 7
OPQ enable: 1
data directory/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT100M_OPQ16,IVF8192,PQ16_12_banks
ground truth directory/mnt/scratch/wenqi/saved_npy_data/gnd
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 8
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 9
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 10
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 11
Inferred parameters:
centroids_per_partition_even: 1366
centroids_per_partition_last_PE: 1362
nprobe_per_table_construction_pe_larger: 2
nprobe_per_table_construction_pe_smaller: 1
Found Platform
Platform Name: Xilinx
Finished getting device...
Finished creating context...
Finished creating command queue...
INFO: Reading vadd.xclbin
Loading: 'vadd.xclbin'
Finished loading binary...
Finished creating program...
Finished creating kernel...
Start to allocate device memory...
Starting copy from Host to device...
Host to device finished...
Comparing Results...

=====  Recall: 0.81269997  =====
nlist: 8192
nprobe: 25
OPQ enable: 1
data directory/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT100M_OPQ16,IVF8192,PQ16_12_banks
ground truth directory/mnt/scratch/wenqi/saved_npy_data/gnd
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 26
Inferred parameters:
centroids_per_partition_even: 1366
centroids_per_partition_last_PE: 1362
nprobe_per_table_construction_pe_larger: 5
nprobe_per_table_construction_pe_smaller: 1
Found Platform
Platform Name: Xilinx
Finished getting device...
Finished creating context...
Finished creating command queue...
INFO: Reading vadd.xclbin
Loading: 'vadd.xclbin'
Finished loading binary...
Finished creating program...
Finished creating kernel...
Start to allocate device memory...
Starting copy from Host to device...
Host to device finished...
Comparing Results...

=====  Recall: 0.95080000  =====
nlist: 16384
nprobe: 3
OPQ enable: 1
data directory/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT100M_OPQ16,IVF16384,PQ16_12_banks
ground truth directory/mnt/scratch/wenqi/saved_npy_data/gnd
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 4
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 5
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 6
Inferred parameters:
centroids_per_partition_even: 2731
centroids_per_partition_last_PE: 2729
nprobe_per_table_construction_pe_larger: 1
nprobe_per_table_construction_pe_smaller: 1
Found Platform
Platform Name: Xilinx
Finished getting device...
Finished creating context...
Finished creating command queue...
INFO: Reading vadd.xclbin
Loading: 'vadd.xclbin'
Finished loading binary...
Finished creating program...
Finished creating kernel...
Start to allocate device memory...
Starting copy from Host to device...
Host to device finished...
Comparing Results...

=====  Recall: 0.61049998  =====
nlist: 16384
nprobe: 9
OPQ enable: 1
data directory/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT100M_OPQ16,IVF16384,PQ16_12_banks
ground truth directory/mnt/scratch/wenqi/saved_npy_data/gnd
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 10
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 11
Inferred parameters:
centroids_per_partition_even: 2731
centroids_per_partition_last_PE: 2729
nprobe_per_table_construction_pe_larger: 2
nprobe_per_table_construction_pe_smaller: 1
Found Platform
Platform Name: Xilinx
Finished getting device...
Finished creating context...
Finished creating command queue...
INFO: Reading vadd.xclbin
Loading: 'vadd.xclbin'
Finished loading binary...
Finished creating program...
Finished creating kernel...
Start to allocate device memory...
Starting copy from Host to device...
Host to device finished...
Comparing Results...

=====  Recall: 0.81610000  =====
nlist: 16384
nprobe: 33
OPQ enable: 1
data directory/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT100M_OPQ16,IVF16384,PQ16_12_banks
ground truth directory/mnt/scratch/wenqi/saved_npy_data/gnd
Inferred parameters:
centroids_per_partition_even: 2731
centroids_per_partition_last_PE: 2729
nprobe_per_table_construction_pe_larger: 6
nprobe_per_table_construction_pe_smaller: 3
Found Platform
Platform Name: Xilinx
Finished getting device...
Finished creating context...
Finished creating command queue...
INFO: Reading vadd.xclbin
Loading: 'vadd.xclbin'
Finished loading binary...
Finished creating program...
Finished creating kernel...
Start to allocate device memory...
Starting copy from Host to device...
Host to device finished...
Comparing Results...

=====  Recall: 0.95090002  =====
nlist: 32768
nprobe: 4
OPQ enable: 1
data directory/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT100M_OPQ16,IVF32768,PQ16_12_banks
ground truth directory/mnt/scratch/wenqi/saved_npy_data/gnd
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 5
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 6
Inferred parameters:
centroids_per_partition_even: 5462
centroids_per_partition_last_PE: 5458
nprobe_per_table_construction_pe_larger: 1
nprobe_per_table_construction_pe_smaller: 1
Found Platform
Platform Name: Xilinx
Finished getting device...
Finished creating context...
Finished creating command queue...
INFO: Reading vadd.xclbin
Loading: 'vadd.xclbin'
Finished loading binary...
Finished creating program...
Finished creating kernel...
Start to allocate device memory...
Starting copy from Host to device...
Host to device finished...
Comparing Results...

=====  Recall: 0.62500000  =====
nlist: 32768
nprobe: 11
OPQ enable: 1
data directory/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT100M_OPQ16,IVF32768,PQ16_12_banks
ground truth directory/mnt/scratch/wenqi/saved_npy_data/gnd
Inferred parameters:
centroids_per_partition_even: 5462
centroids_per_partition_last_PE: 5458
nprobe_per_table_construction_pe_larger: 2
nprobe_per_table_construction_pe_smaller: 1
Found Platform
Platform Name: Xilinx
Finished getting device...
Finished creating context...
Finished creating command queue...
INFO: Reading vadd.xclbin
Loading: 'vadd.xclbin'
Finished loading binary...
Finished creating program...
Finished creating kernel...
Start to allocate device memory...
Starting copy from Host to device...
Host to device finished...
Comparing Results...

=====  Recall: 0.80919999  =====
nlist: 32768
nprobe: 47
OPQ enable: 1
data directory/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT100M_OPQ16,IVF32768,PQ16_12_banks
ground truth directory/mnt/scratch/wenqi/saved_npy_data/gnd
Inferred parameters:
centroids_per_partition_even: 5462
centroids_per_partition_last_PE: 5458
nprobe_per_table_construction_pe_larger: 8
nprobe_per_table_construction_pe_smaller: 7
Found Platform
Platform Name: Xilinx
Finished getting device...
Finished creating context...
Finished creating command queue...
INFO: Reading vadd.xclbin
Loading: 'vadd.xclbin'
Finished loading binary...
Finished creating program...
Finished creating kernel...
Start to allocate device memory...
Starting copy from Host to device...
Host to device finished...
Comparing Results...

=====  Recall: 0.95069999  =====
nlist: 65536
nprobe: 5
OPQ enable: 1
data directory/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT100M_OPQ16,IVF65536,PQ16_12_banks
ground truth directory/mnt/scratch/wenqi/saved_npy_data/gnd
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 6
Inferred parameters:
centroids_per_partition_even: 10923
centroids_per_partition_last_PE: 10921
nprobe_per_table_construction_pe_larger: 1
nprobe_per_table_construction_pe_smaller: 1
Found Platform
Platform Name: Xilinx
Finished getting device...
Finished creating context...
Finished creating command queue...
INFO: Reading vadd.xclbin
Loading: 'vadd.xclbin'
Finished loading binary...
Finished creating program...
Finished creating kernel...
Start to allocate device memory...
Starting copy from Host to device...
Host to device finished...
Comparing Results...

=====  Recall: 0.61350000  =====
nlist: 65536
nprobe: 15
OPQ enable: 1
data directory/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT100M_OPQ16,IVF65536,PQ16_12_banks
ground truth directory/mnt/scratch/wenqi/saved_npy_data/gnd
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 16
Inferred parameters:
centroids_per_partition_even: 10923
centroids_per_partition_last_PE: 10921
nprobe_per_table_construction_pe_larger: 3
nprobe_per_table_construction_pe_smaller: 1
Found Platform
Platform Name: Xilinx
Finished getting device...
Finished creating context...
Finished creating command queue...
INFO: Reading vadd.xclbin
Loading: 'vadd.xclbin'
Finished loading binary...
Finished creating program...
Finished creating kernel...
Start to allocate device memory...
Starting copy from Host to device...
Host to device finished...
Comparing Results...

=====  Recall: 0.80919999  =====
nlist: 65536
nprobe: 64
OPQ enable: 1
data directory/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT100M_OPQ16,IVF65536,PQ16_12_banks
ground truth directory/mnt/scratch/wenqi/saved_npy_data/gnd
Inferred parameters:
centroids_per_partition_even: 10923
centroids_per_partition_last_PE: 10921
nprobe_per_table_construction_pe_larger: 11
nprobe_per_table_construction_pe_smaller: 9
Found Platform
Platform Name: Xilinx
Finished getting device...
Finished creating context...
Finished creating command queue...
INFO: Reading vadd.xclbin
Loading: 'vadd.xclbin'
Finished loading binary...
Finished creating program...
Finished creating kernel...
Start to allocate device memory...
Starting copy from Host to device...
Host to device finished...
Comparing Results...

=====  Recall: 0.95109999  =====
Executing command:
./host vadd.xclbin 1024 2 0 /mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT100M_IVF1024,PQ16_12_banks /mnt/scratch/wenqi/saved_npy_data/gnd


dbname=SIFT100M index_key=IVF1024,PQ16 topK=100 recall_goal=0.6 QPS=3774.8954353964396


Executing command:
./host vadd.xclbin 1024 4 0 /mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT100M_IVF1024,PQ16_12_banks /mnt/scratch/wenqi/saved_npy_data/gnd


dbname=SIFT100M index_key=IVF1024,PQ16 topK=100 recall_goal=0.8 QPS=1927.3355934555393


Executing command:
./host vadd.xclbin 1024 12 0 /mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT100M_IVF1024,PQ16_12_banks /mnt/scratch/wenqi/saved_npy_data/gnd


dbname=SIFT100M index_key=IVF1024,PQ16 topK=100 recall_goal=0.95 QPS=663.0816054531831


Executing command:
./host vadd.xclbin 2048 2 0 /mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT100M_IVF2048,PQ16_12_banks /mnt/scratch/wenqi/saved_npy_data/gnd


dbname=SIFT100M index_key=IVF2048,PQ16 topK=100 recall_goal=0.6 QPS=7126.263130139818


Executing command:
./host vadd.xclbin 2048 4 0 /mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT100M_IVF2048,PQ16_12_banks /mnt/scratch/wenqi/saved_npy_data/gnd


dbname=SIFT100M index_key=IVF2048,PQ16 topK=100 recall_goal=0.8 QPS=3666.54933708788


Executing command:
./host vadd.xclbin 2048 15 0 /mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT100M_IVF2048,PQ16_12_banks /mnt/scratch/wenqi/saved_npy_data/gnd


dbname=SIFT100M index_key=IVF2048,PQ16 topK=100 recall_goal=0.95 QPS=1019.3970877863998


Executing command:
./host vadd.xclbin 4096 2 0 /mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT100M_IVF4096,PQ16_12_banks /mnt/scratch/wenqi/saved_npy_data/gnd


dbname=SIFT100M index_key=IVF4096,PQ16 topK=100 recall_goal=0.6 QPS=12625.959730764034


Executing command:
./host vadd.xclbin 4096 6 0 /mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT100M_IVF4096,PQ16_12_banks /mnt/scratch/wenqi/saved_npy_data/gnd


dbname=SIFT100M index_key=IVF4096,PQ16 topK=100 recall_goal=0.8 QPS=4682.875660285468


Executing command:
./host vadd.xclbin 4096 20 0 /mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT100M_IVF4096,PQ16_12_banks /mnt/scratch/wenqi/saved_npy_data/gnd


dbname=SIFT100M index_key=IVF4096,PQ16 topK=100 recall_goal=0.95 QPS=1464.4161519243892


Executing command:
./host vadd.xclbin 8192 3 0 /mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT100M_IVF8192,PQ16_12_banks /mnt/scratch/wenqi/saved_npy_data/gnd


dbname=SIFT100M index_key=IVF8192,PQ16 topK=100 recall_goal=0.6 QPS=6358.976967785423


Executing command:
./host vadd.xclbin 8192 7 0 /mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT100M_IVF8192,PQ16_12_banks /mnt/scratch/wenqi/saved_npy_data/gnd


dbname=SIFT100M index_key=IVF8192,PQ16 topK=100 recall_goal=0.8 QPS=6358.73435751348


Executing command:
./host vadd.xclbin 8192 26 0 /mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT100M_IVF8192,PQ16_12_banks /mnt/scratch/wenqi/saved_npy_data/gnd


dbname=SIFT100M index_key=IVF8192,PQ16 topK=100 recall_goal=0.95 QPS=2068.483346640576


Executing command:
./host vadd.xclbin 16384 3 0 /mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT100M_IVF16384,PQ16_12_banks /mnt/scratch/wenqi/saved_npy_data/gnd


dbname=SIFT100M index_key=IVF16384,PQ16 topK=100 recall_goal=0.6 QPS=3192.124390703257


Executing command:
./host vadd.xclbin 16384 9 0 /mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT100M_IVF16384,PQ16_12_banks /mnt/scratch/wenqi/saved_npy_data/gnd


dbname=SIFT100M index_key=IVF16384,PQ16 topK=100 recall_goal=0.8 QPS=3192.042875519904


Executing command:
./host vadd.xclbin 16384 35 0 /mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT100M_IVF16384,PQ16_12_banks /mnt/scratch/wenqi/saved_npy_data/gnd


dbname=SIFT100M index_key=IVF16384,PQ16 topK=100 recall_goal=0.95 QPS=2646.552864893476


Executing command:
./host vadd.xclbin 32768 4 0 /mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT100M_IVF32768,PQ16_12_banks /mnt/scratch/wenqi/saved_npy_data/gnd


dbname=SIFT100M index_key=IVF32768,PQ16 topK=100 recall_goal=0.6 QPS=1598.9306351911841


Executing command:
./host vadd.xclbin 32768 11 0 /mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT100M_IVF32768,PQ16_12_banks /mnt/scratch/wenqi/saved_npy_data/gnd


dbname=SIFT100M index_key=IVF32768,PQ16 topK=100 recall_goal=0.8 QPS=1598.8692796454347


Executing command:
./host vadd.xclbin 32768 49 0 /mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT100M_IVF32768,PQ16_12_banks /mnt/scratch/wenqi/saved_npy_data/gnd


dbname=SIFT100M index_key=IVF32768,PQ16 topK=100 recall_goal=0.95 QPS=1598.8539414947368


Executing command:
./host vadd.xclbin 65536 5 0 /mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT100M_IVF65536,PQ16_12_banks /mnt/scratch/wenqi/saved_npy_data/gnd


dbname=SIFT100M index_key=IVF65536,PQ16 topK=100 recall_goal=0.6 QPS=800.2496778995046


Executing command:
./host vadd.xclbin 65536 14 0 /mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT100M_IVF65536,PQ16_12_banks /mnt/scratch/wenqi/saved_npy_data/gnd


dbname=SIFT100M index_key=IVF65536,PQ16 topK=100 recall_goal=0.8 QPS=800.2432739552825


Executing command:
./host vadd.xclbin 65536 65 0 /mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT100M_IVF65536,PQ16_12_banks /mnt/scratch/wenqi/saved_npy_data/gnd


dbname=SIFT100M index_key=IVF65536,PQ16 topK=100 recall_goal=0.95 QPS=800.2304663743158


Executing command:
./host vadd.xclbin 1024 2 1 /mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT100M_OPQ16,IVF1024,PQ16_12_banks /mnt/scratch/wenqi/saved_npy_data/gnd


dbname=SIFT100M index_key=OPQ16,IVF1024,PQ16 topK=100 recall_goal=0.6 QPS=3775.736362984191


Executing command:
./host vadd.xclbin 1024 4 1 /mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT100M_OPQ16,IVF1024,PQ16_12_banks /mnt/scratch/wenqi/saved_npy_data/gnd


dbname=SIFT100M index_key=OPQ16,IVF1024,PQ16 topK=100 recall_goal=0.8 QPS=1927.8855144466102


Executing command:
./host vadd.xclbin 1024 11 1 /mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT100M_OPQ16,IVF1024,PQ16_12_banks /mnt/scratch/wenqi/saved_npy_data/gnd


dbname=SIFT100M index_key=OPQ16,IVF1024,PQ16 topK=100 recall_goal=0.95 QPS=721.2197268019676


Executing command:
./host vadd.xclbin 2048 2 1 /mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT100M_OPQ16,IVF2048,PQ16_12_banks /mnt/scratch/wenqi/saved_npy_data/gnd


dbname=SIFT100M index_key=OPQ16,IVF2048,PQ16 topK=100 recall_goal=0.6 QPS=7124.841472277241


Executing command:
./host vadd.xclbin 2048 4 1 /mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT100M_OPQ16,IVF2048,PQ16_12_banks /mnt/scratch/wenqi/saved_npy_data/gnd


dbname=SIFT100M index_key=OPQ16,IVF2048,PQ16 topK=100 recall_goal=0.8 QPS=3665.0845718264954


Executing command:
./host vadd.xclbin 2048 14 1 /mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT100M_OPQ16,IVF2048,PQ16_12_banks /mnt/scratch/wenqi/saved_npy_data/gnd


dbname=SIFT100M index_key=OPQ16,IVF2048,PQ16 topK=100 recall_goal=0.95 QPS=1089.86955351314


Executing command:
./host vadd.xclbin 4096 2 1 /mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT100M_OPQ16,IVF4096,PQ16_12_banks /mnt/scratch/wenqi/saved_npy_data/gnd


dbname=SIFT100M index_key=OPQ16,IVF4096,PQ16 topK=100 recall_goal=0.6 QPS=12625.130827918203


Executing command:
./host vadd.xclbin 4096 6 1 /mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT100M_OPQ16,IVF4096,PQ16_12_banks /mnt/scratch/wenqi/saved_npy_data/gnd


dbname=SIFT100M index_key=OPQ16,IVF4096,PQ16 topK=100 recall_goal=0.8 QPS=4684.498992832718


Executing command:
./host vadd.xclbin 4096 19 1 /mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT100M_OPQ16,IVF4096,PQ16_12_banks /mnt/scratch/wenqi/saved_npy_data/gnd


dbname=SIFT100M index_key=OPQ16,IVF4096,PQ16 topK=100 recall_goal=0.95 QPS=1539.0392701260166


Executing command:
./host vadd.xclbin 8192 3 1 /mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT100M_OPQ16,IVF8192,PQ16_12_banks /mnt/scratch/wenqi/saved_npy_data/gnd


dbname=SIFT100M index_key=OPQ16,IVF8192,PQ16 topK=100 recall_goal=0.6 QPS=6358.451335592703


Executing command:
./host vadd.xclbin 8192 7 1 /mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT100M_OPQ16,IVF8192,PQ16_12_banks /mnt/scratch/wenqi/saved_npy_data/gnd


dbname=SIFT100M index_key=OPQ16,IVF8192,PQ16 topK=100 recall_goal=0.8 QPS=6358.613059319501


Executing command:
./host vadd.xclbin 8192 25 1 /mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT100M_OPQ16,IVF8192,PQ16_12_banks /mnt/scratch/wenqi/saved_npy_data/gnd


dbname=SIFT100M index_key=OPQ16,IVF8192,PQ16 topK=100 recall_goal=0.95 QPS=2148.1400329524686


Executing command:
./host vadd.xclbin 16384 3 1 /mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT100M_OPQ16,IVF16384,PQ16_12_banks /mnt/scratch/wenqi/saved_npy_data/gnd


dbname=SIFT100M index_key=OPQ16,IVF16384,PQ16 topK=100 recall_goal=0.6 QPS=3192.042875519904


Executing command:
./host vadd.xclbin 16384 9 1 /mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT100M_OPQ16,IVF16384,PQ16_12_banks /mnt/scratch/wenqi/saved_npy_data/gnd


dbname=SIFT100M index_key=OPQ16,IVF16384,PQ16 topK=100 recall_goal=0.8 QPS=3191.9206105505746


Executing command:
./host vadd.xclbin 16384 33 1 /mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT100M_OPQ16,IVF16384,PQ16_12_banks /mnt/scratch/wenqi/saved_npy_data/gnd


dbname=SIFT100M index_key=OPQ16,IVF16384,PQ16 topK=100 recall_goal=0.95 QPS=2801.0890634278608


Executing command:
./host vadd.xclbin 32768 4 1 /mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT100M_OPQ16,IVF32768,PQ16_12_banks /mnt/scratch/wenqi/saved_npy_data/gnd


dbname=SIFT100M index_key=OPQ16,IVF32768,PQ16 topK=100 recall_goal=0.6 QPS=1598.8974003527167


Executing command:
./host vadd.xclbin 32768 11 1 /mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT100M_OPQ16,IVF32768,PQ16_12_banks /mnt/scratch/wenqi/saved_npy_data/gnd


dbname=SIFT100M index_key=OPQ16,IVF32768,PQ16 topK=100 recall_goal=0.8 QPS=1598.8922874232733


Executing command:
./host vadd.xclbin 32768 47 1 /mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT100M_OPQ16,IVF32768,PQ16_12_banks /mnt/scratch/wenqi/saved_npy_data/gnd


dbname=SIFT100M index_key=OPQ16,IVF32768,PQ16 topK=100 recall_goal=0.95 QPS=1598.8462725297427


Executing command:
./host vadd.xclbin 65536 5 1 /mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT100M_OPQ16,IVF65536,PQ16_12_banks /mnt/scratch/wenqi/saved_npy_data/gnd


dbname=SIFT100M index_key=OPQ16,IVF65536,PQ16 topK=100 recall_goal=0.6 QPS=800.2496778995046


Executing command:
./host vadd.xclbin 65536 15 1 /mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT100M_OPQ16,IVF65536,PQ16_12_banks /mnt/scratch/wenqi/saved_npy_data/gnd


dbname=SIFT100M index_key=OPQ16,IVF65536,PQ16 topK=100 recall_goal=0.8 QPS=800.2432739552825


Executing command:
./host vadd.xclbin 65536 64 1 /mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT100M_OPQ16,IVF65536,PQ16_12_banks /mnt/scratch/wenqi/saved_npy_data/gnd


dbname=SIFT100M index_key=OPQ16,IVF65536,PQ16 topK=100 recall_goal=0.95 QPS=800.2240627375666


