Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Wed Nov 26 19:49:17 2025
| Host         : dis-lab-SYS-7049GP-TRT running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_methodology -file RBU_methodology_drc_routed.rpt -pb RBU_methodology_drc_routed.pb -rpx RBU_methodology_drc_routed.rpx
| Design       : RBU
| Device       : xcu280-fsvh2892-2L-e
| Speed File   : -2L
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 587
+-----------+----------+--------------------------------+------------+
| Rule      | Severity | Description                    | Violations |
+-----------+----------+--------------------------------+------------+
| DPIR-2    | Warning  | Asynchronous driver check      | 192        |
| TIMING-18 | Warning  | Missing input or output delay  | 390        |
| TIMING-20 | Warning  | Non-clocked latch              | 4          |
| LATCH-1   | Advisory | Existing latches in the design | 1          |
+-----------+----------+--------------------------------+------------+

2. REPORT DETAILS
-----------------
DPIR-2#1 Warning
Asynchronous driver check  
DSP ModMul_0/mul_z0/out_reg input pin ModMul_0/mul_z0/out_reg/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2 Warning
Asynchronous driver check  
DSP ModMul_0/mul_z0/out_reg input pin ModMul_0/mul_z0/out_reg/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3 Warning
Asynchronous driver check  
DSP ModMul_0/mul_z0/out_reg input pin ModMul_0/mul_z0/out_reg/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4 Warning
Asynchronous driver check  
DSP ModMul_0/mul_z0/out_reg input pin ModMul_0/mul_z0/out_reg/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5 Warning
Asynchronous driver check  
DSP ModMul_0/mul_z0/out_reg input pin ModMul_0/mul_z0/out_reg/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6 Warning
Asynchronous driver check  
DSP ModMul_0/mul_z0/out_reg input pin ModMul_0/mul_z0/out_reg/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7 Warning
Asynchronous driver check  
DSP ModMul_0/mul_z0/out_reg input pin ModMul_0/mul_z0/out_reg/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#8 Warning
Asynchronous driver check  
DSP ModMul_0/mul_z0/out_reg input pin ModMul_0/mul_z0/out_reg/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#9 Warning
Asynchronous driver check  
DSP ModMul_0/mul_z0/out_reg input pin ModMul_0/mul_z0/out_reg/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#10 Warning
Asynchronous driver check  
DSP ModMul_0/mul_z0/out_reg input pin ModMul_0/mul_z0/out_reg/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#11 Warning
Asynchronous driver check  
DSP ModMul_0/mul_z0/out_reg input pin ModMul_0/mul_z0/out_reg/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#12 Warning
Asynchronous driver check  
DSP ModMul_0/mul_z0/out_reg input pin ModMul_0/mul_z0/out_reg/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#13 Warning
Asynchronous driver check  
DSP ModMul_0/mul_z0/out_reg input pin ModMul_0/mul_z0/out_reg/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#14 Warning
Asynchronous driver check  
DSP ModMul_0/mul_z0/out_reg input pin ModMul_0/mul_z0/out_reg/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#15 Warning
Asynchronous driver check  
DSP ModMul_0/mul_z0/out_reg input pin ModMul_0/mul_z0/out_reg/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#16 Warning
Asynchronous driver check  
DSP ModMul_0/mul_z0/out_reg input pin ModMul_0/mul_z0/out_reg/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#17 Warning
Asynchronous driver check  
DSP ModMul_0/mul_z0/out_reg input pin ModMul_0/mul_z0/out_reg/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#18 Warning
Asynchronous driver check  
DSP ModMul_0/mul_z0/out_reg input pin ModMul_0/mul_z0/out_reg/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#19 Warning
Asynchronous driver check  
DSP ModMul_0/mul_z0/out_reg input pin ModMul_0/mul_z0/out_reg/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#20 Warning
Asynchronous driver check  
DSP ModMul_0/mul_z0/out_reg input pin ModMul_0/mul_z0/out_reg/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#21 Warning
Asynchronous driver check  
DSP ModMul_0/mul_z0/out_reg input pin ModMul_0/mul_z0/out_reg/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#22 Warning
Asynchronous driver check  
DSP ModMul_0/mul_z0/out_reg input pin ModMul_0/mul_z0/out_reg/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#23 Warning
Asynchronous driver check  
DSP ModMul_0/mul_z0/out_reg input pin ModMul_0/mul_z0/out_reg/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#24 Warning
Asynchronous driver check  
DSP ModMul_0/mul_z0/out_reg input pin ModMul_0/mul_z0/out_reg/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#25 Warning
Asynchronous driver check  
DSP ModMul_0/mul_z0/out_reg input pin ModMul_0/mul_z0/out_reg/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#26 Warning
Asynchronous driver check  
DSP ModMul_0/mul_z0/out_reg input pin ModMul_0/mul_z0/out_reg/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#27 Warning
Asynchronous driver check  
DSP ModMul_0/mul_z0/out_reg input pin ModMul_0/mul_z0/out_reg/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#28 Warning
Asynchronous driver check  
DSP ModMul_0/mul_z0/out_reg input pin ModMul_0/mul_z0/out_reg/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#29 Warning
Asynchronous driver check  
DSP ModMul_0/mul_z0/out_reg input pin ModMul_0/mul_z0/out_reg/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#30 Warning
Asynchronous driver check  
DSP ModMul_0/mul_z0/out_reg input pin ModMul_0/mul_z0/out_reg/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#31 Warning
Asynchronous driver check  
DSP ModMul_0/mul_z0/out_reg input pin ModMul_0/mul_z0/out_reg/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#32 Warning
Asynchronous driver check  
DSP ModMul_0/mul_z0/out_reg input pin ModMul_0/mul_z0/out_reg/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#33 Warning
Asynchronous driver check  
DSP ModMul_0/mul_z2/out_reg input pin ModMul_0/mul_z2/out_reg/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#34 Warning
Asynchronous driver check  
DSP ModMul_0/mul_z2/out_reg input pin ModMul_0/mul_z2/out_reg/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#35 Warning
Asynchronous driver check  
DSP ModMul_0/mul_z2/out_reg input pin ModMul_0/mul_z2/out_reg/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#36 Warning
Asynchronous driver check  
DSP ModMul_0/mul_z2/out_reg input pin ModMul_0/mul_z2/out_reg/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#37 Warning
Asynchronous driver check  
DSP ModMul_0/mul_z2/out_reg input pin ModMul_0/mul_z2/out_reg/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#38 Warning
Asynchronous driver check  
DSP ModMul_0/mul_z2/out_reg input pin ModMul_0/mul_z2/out_reg/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#39 Warning
Asynchronous driver check  
DSP ModMul_0/mul_z2/out_reg input pin ModMul_0/mul_z2/out_reg/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#40 Warning
Asynchronous driver check  
DSP ModMul_0/mul_z2/out_reg input pin ModMul_0/mul_z2/out_reg/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#41 Warning
Asynchronous driver check  
DSP ModMul_0/mul_z2/out_reg input pin ModMul_0/mul_z2/out_reg/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#42 Warning
Asynchronous driver check  
DSP ModMul_0/mul_z2/out_reg input pin ModMul_0/mul_z2/out_reg/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#43 Warning
Asynchronous driver check  
DSP ModMul_0/mul_z2/out_reg input pin ModMul_0/mul_z2/out_reg/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#44 Warning
Asynchronous driver check  
DSP ModMul_0/mul_z2/out_reg input pin ModMul_0/mul_z2/out_reg/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#45 Warning
Asynchronous driver check  
DSP ModMul_0/mul_z2/out_reg input pin ModMul_0/mul_z2/out_reg/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#46 Warning
Asynchronous driver check  
DSP ModMul_0/mul_z2/out_reg input pin ModMul_0/mul_z2/out_reg/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#47 Warning
Asynchronous driver check  
DSP ModMul_0/mul_z2/out_reg input pin ModMul_0/mul_z2/out_reg/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#48 Warning
Asynchronous driver check  
DSP ModMul_0/mul_z2/out_reg input pin ModMul_0/mul_z2/out_reg/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#49 Warning
Asynchronous driver check  
DSP ModMul_0/mul_z2/out_reg input pin ModMul_0/mul_z2/out_reg/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#50 Warning
Asynchronous driver check  
DSP ModMul_0/mul_z2/out_reg input pin ModMul_0/mul_z2/out_reg/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#51 Warning
Asynchronous driver check  
DSP ModMul_0/mul_z2/out_reg input pin ModMul_0/mul_z2/out_reg/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#52 Warning
Asynchronous driver check  
DSP ModMul_0/mul_z2/out_reg input pin ModMul_0/mul_z2/out_reg/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#53 Warning
Asynchronous driver check  
DSP ModMul_0/mul_z2/out_reg input pin ModMul_0/mul_z2/out_reg/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#54 Warning
Asynchronous driver check  
DSP ModMul_0/mul_z2/out_reg input pin ModMul_0/mul_z2/out_reg/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#55 Warning
Asynchronous driver check  
DSP ModMul_0/mul_z2/out_reg input pin ModMul_0/mul_z2/out_reg/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#56 Warning
Asynchronous driver check  
DSP ModMul_0/mul_z2/out_reg input pin ModMul_0/mul_z2/out_reg/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#57 Warning
Asynchronous driver check  
DSP ModMul_0/mul_z2/out_reg input pin ModMul_0/mul_z2/out_reg/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#58 Warning
Asynchronous driver check  
DSP ModMul_0/mul_z2/out_reg input pin ModMul_0/mul_z2/out_reg/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#59 Warning
Asynchronous driver check  
DSP ModMul_0/mul_z2/out_reg input pin ModMul_0/mul_z2/out_reg/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#60 Warning
Asynchronous driver check  
DSP ModMul_0/mul_z2/out_reg input pin ModMul_0/mul_z2/out_reg/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#61 Warning
Asynchronous driver check  
DSP ModMul_0/mul_z2/out_reg input pin ModMul_0/mul_z2/out_reg/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#62 Warning
Asynchronous driver check  
DSP ModMul_0/mul_z2/out_reg input pin ModMul_0/mul_z2/out_reg/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#63 Warning
Asynchronous driver check  
DSP ModMul_0/mul_z2/out_reg input pin ModMul_0/mul_z2/out_reg/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#64 Warning
Asynchronous driver check  
DSP ModMul_0/mul_z2/out_reg input pin ModMul_0/mul_z2/out_reg/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#65 Warning
Asynchronous driver check  
DSP ModMul_0/mul_z4/out_reg input pin ModMul_0/mul_z4/out_reg/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#66 Warning
Asynchronous driver check  
DSP ModMul_0/mul_z4/out_reg input pin ModMul_0/mul_z4/out_reg/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#67 Warning
Asynchronous driver check  
DSP ModMul_0/mul_z4/out_reg input pin ModMul_0/mul_z4/out_reg/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#68 Warning
Asynchronous driver check  
DSP ModMul_0/mul_z4/out_reg input pin ModMul_0/mul_z4/out_reg/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#69 Warning
Asynchronous driver check  
DSP ModMul_0/mul_z4/out_reg input pin ModMul_0/mul_z4/out_reg/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#70 Warning
Asynchronous driver check  
DSP ModMul_0/mul_z4/out_reg input pin ModMul_0/mul_z4/out_reg/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#71 Warning
Asynchronous driver check  
DSP ModMul_0/mul_z4/out_reg input pin ModMul_0/mul_z4/out_reg/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#72 Warning
Asynchronous driver check  
DSP ModMul_0/mul_z4/out_reg input pin ModMul_0/mul_z4/out_reg/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#73 Warning
Asynchronous driver check  
DSP ModMul_0/mul_z4/out_reg input pin ModMul_0/mul_z4/out_reg/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#74 Warning
Asynchronous driver check  
DSP ModMul_0/mul_z4/out_reg input pin ModMul_0/mul_z4/out_reg/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#75 Warning
Asynchronous driver check  
DSP ModMul_0/mul_z4/out_reg input pin ModMul_0/mul_z4/out_reg/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#76 Warning
Asynchronous driver check  
DSP ModMul_0/mul_z4/out_reg input pin ModMul_0/mul_z4/out_reg/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#77 Warning
Asynchronous driver check  
DSP ModMul_0/mul_z4/out_reg input pin ModMul_0/mul_z4/out_reg/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#78 Warning
Asynchronous driver check  
DSP ModMul_0/mul_z4/out_reg input pin ModMul_0/mul_z4/out_reg/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#79 Warning
Asynchronous driver check  
DSP ModMul_0/mul_z4/out_reg input pin ModMul_0/mul_z4/out_reg/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#80 Warning
Asynchronous driver check  
DSP ModMul_0/mul_z4/out_reg input pin ModMul_0/mul_z4/out_reg/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#81 Warning
Asynchronous driver check  
DSP ModMul_0/mul_z4/out_reg input pin ModMul_0/mul_z4/out_reg/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#82 Warning
Asynchronous driver check  
DSP ModMul_0/mul_z4/out_reg input pin ModMul_0/mul_z4/out_reg/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#83 Warning
Asynchronous driver check  
DSP ModMul_0/mul_z4/out_reg input pin ModMul_0/mul_z4/out_reg/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#84 Warning
Asynchronous driver check  
DSP ModMul_0/mul_z4/out_reg input pin ModMul_0/mul_z4/out_reg/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#85 Warning
Asynchronous driver check  
DSP ModMul_0/mul_z4/out_reg input pin ModMul_0/mul_z4/out_reg/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#86 Warning
Asynchronous driver check  
DSP ModMul_0/mul_z4/out_reg input pin ModMul_0/mul_z4/out_reg/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#87 Warning
Asynchronous driver check  
DSP ModMul_0/mul_z4/out_reg input pin ModMul_0/mul_z4/out_reg/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#88 Warning
Asynchronous driver check  
DSP ModMul_0/mul_z4/out_reg input pin ModMul_0/mul_z4/out_reg/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#89 Warning
Asynchronous driver check  
DSP ModMul_0/mul_z4/out_reg input pin ModMul_0/mul_z4/out_reg/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#90 Warning
Asynchronous driver check  
DSP ModMul_0/mul_z4/out_reg input pin ModMul_0/mul_z4/out_reg/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#91 Warning
Asynchronous driver check  
DSP ModMul_0/mul_z4/out_reg input pin ModMul_0/mul_z4/out_reg/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#92 Warning
Asynchronous driver check  
DSP ModMul_0/mul_z4/out_reg input pin ModMul_0/mul_z4/out_reg/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#93 Warning
Asynchronous driver check  
DSP ModMul_0/mul_z4/out_reg input pin ModMul_0/mul_z4/out_reg/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#94 Warning
Asynchronous driver check  
DSP ModMul_0/mul_z4/out_reg input pin ModMul_0/mul_z4/out_reg/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#95 Warning
Asynchronous driver check  
DSP ModMul_0/mul_z4/out_reg input pin ModMul_0/mul_z4/out_reg/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#96 Warning
Asynchronous driver check  
DSP ModMul_0/mul_z4/out_reg input pin ModMul_0/mul_z4/out_reg/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#97 Warning
Asynchronous driver check  
DSP ModMul_0/pipe_z1/out_reg input pin ModMul_0/pipe_z1/out_reg/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#98 Warning
Asynchronous driver check  
DSP ModMul_0/pipe_z1/out_reg input pin ModMul_0/pipe_z1/out_reg/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#99 Warning
Asynchronous driver check  
DSP ModMul_0/pipe_z1/out_reg input pin ModMul_0/pipe_z1/out_reg/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#100 Warning
Asynchronous driver check  
DSP ModMul_0/pipe_z1/out_reg input pin ModMul_0/pipe_z1/out_reg/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#101 Warning
Asynchronous driver check  
DSP ModMul_0/pipe_z1/out_reg input pin ModMul_0/pipe_z1/out_reg/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#102 Warning
Asynchronous driver check  
DSP ModMul_0/pipe_z1/out_reg input pin ModMul_0/pipe_z1/out_reg/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#103 Warning
Asynchronous driver check  
DSP ModMul_0/pipe_z1/out_reg input pin ModMul_0/pipe_z1/out_reg/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#104 Warning
Asynchronous driver check  
DSP ModMul_0/pipe_z1/out_reg input pin ModMul_0/pipe_z1/out_reg/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#105 Warning
Asynchronous driver check  
DSP ModMul_0/pipe_z1/out_reg input pin ModMul_0/pipe_z1/out_reg/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#106 Warning
Asynchronous driver check  
DSP ModMul_0/pipe_z1/out_reg input pin ModMul_0/pipe_z1/out_reg/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#107 Warning
Asynchronous driver check  
DSP ModMul_0/pipe_z1/out_reg input pin ModMul_0/pipe_z1/out_reg/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#108 Warning
Asynchronous driver check  
DSP ModMul_0/pipe_z1/out_reg input pin ModMul_0/pipe_z1/out_reg/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#109 Warning
Asynchronous driver check  
DSP ModMul_0/pipe_z1/out_reg input pin ModMul_0/pipe_z1/out_reg/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#110 Warning
Asynchronous driver check  
DSP ModMul_0/pipe_z1/out_reg input pin ModMul_0/pipe_z1/out_reg/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#111 Warning
Asynchronous driver check  
DSP ModMul_0/pipe_z1/out_reg input pin ModMul_0/pipe_z1/out_reg/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#112 Warning
Asynchronous driver check  
DSP ModMul_0/pipe_z1/out_reg input pin ModMul_0/pipe_z1/out_reg/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#113 Warning
Asynchronous driver check  
DSP ModMul_0/pipe_z1/out_reg input pin ModMul_0/pipe_z1/out_reg/D[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#114 Warning
Asynchronous driver check  
DSP ModMul_0/pipe_z1/out_reg input pin ModMul_0/pipe_z1/out_reg/D[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#115 Warning
Asynchronous driver check  
DSP ModMul_0/pipe_z1/out_reg input pin ModMul_0/pipe_z1/out_reg/D[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#116 Warning
Asynchronous driver check  
DSP ModMul_0/pipe_z1/out_reg input pin ModMul_0/pipe_z1/out_reg/D[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#117 Warning
Asynchronous driver check  
DSP ModMul_0/pipe_z1/out_reg input pin ModMul_0/pipe_z1/out_reg/D[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#118 Warning
Asynchronous driver check  
DSP ModMul_0/pipe_z1/out_reg input pin ModMul_0/pipe_z1/out_reg/D[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#119 Warning
Asynchronous driver check  
DSP ModMul_0/pipe_z1/out_reg input pin ModMul_0/pipe_z1/out_reg/D[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#120 Warning
Asynchronous driver check  
DSP ModMul_0/pipe_z1/out_reg input pin ModMul_0/pipe_z1/out_reg/D[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#121 Warning
Asynchronous driver check  
DSP ModMul_0/pipe_z1/out_reg input pin ModMul_0/pipe_z1/out_reg/D[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#122 Warning
Asynchronous driver check  
DSP ModMul_0/pipe_z1/out_reg input pin ModMul_0/pipe_z1/out_reg/D[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#123 Warning
Asynchronous driver check  
DSP ModMul_0/pipe_z1/out_reg input pin ModMul_0/pipe_z1/out_reg/D[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#124 Warning
Asynchronous driver check  
DSP ModMul_0/pipe_z1/out_reg input pin ModMul_0/pipe_z1/out_reg/D[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#125 Warning
Asynchronous driver check  
DSP ModMul_0/pipe_z1/out_reg input pin ModMul_0/pipe_z1/out_reg/D[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#126 Warning
Asynchronous driver check  
DSP ModMul_0/pipe_z1/out_reg input pin ModMul_0/pipe_z1/out_reg/D[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#127 Warning
Asynchronous driver check  
DSP ModMul_0/pipe_z1/out_reg input pin ModMul_0/pipe_z1/out_reg/D[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#128 Warning
Asynchronous driver check  
DSP ModMul_0/pipe_z1/out_reg input pin ModMul_0/pipe_z1/out_reg/D[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#129 Warning
Asynchronous driver check  
DSP ModMul_0/pipe_z3/out_reg input pin ModMul_0/pipe_z3/out_reg/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#130 Warning
Asynchronous driver check  
DSP ModMul_0/pipe_z3/out_reg input pin ModMul_0/pipe_z3/out_reg/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#131 Warning
Asynchronous driver check  
DSP ModMul_0/pipe_z3/out_reg input pin ModMul_0/pipe_z3/out_reg/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#132 Warning
Asynchronous driver check  
DSP ModMul_0/pipe_z3/out_reg input pin ModMul_0/pipe_z3/out_reg/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#133 Warning
Asynchronous driver check  
DSP ModMul_0/pipe_z3/out_reg input pin ModMul_0/pipe_z3/out_reg/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#134 Warning
Asynchronous driver check  
DSP ModMul_0/pipe_z3/out_reg input pin ModMul_0/pipe_z3/out_reg/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#135 Warning
Asynchronous driver check  
DSP ModMul_0/pipe_z3/out_reg input pin ModMul_0/pipe_z3/out_reg/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#136 Warning
Asynchronous driver check  
DSP ModMul_0/pipe_z3/out_reg input pin ModMul_0/pipe_z3/out_reg/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#137 Warning
Asynchronous driver check  
DSP ModMul_0/pipe_z3/out_reg input pin ModMul_0/pipe_z3/out_reg/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#138 Warning
Asynchronous driver check  
DSP ModMul_0/pipe_z3/out_reg input pin ModMul_0/pipe_z3/out_reg/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#139 Warning
Asynchronous driver check  
DSP ModMul_0/pipe_z3/out_reg input pin ModMul_0/pipe_z3/out_reg/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#140 Warning
Asynchronous driver check  
DSP ModMul_0/pipe_z3/out_reg input pin ModMul_0/pipe_z3/out_reg/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#141 Warning
Asynchronous driver check  
DSP ModMul_0/pipe_z3/out_reg input pin ModMul_0/pipe_z3/out_reg/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#142 Warning
Asynchronous driver check  
DSP ModMul_0/pipe_z3/out_reg input pin ModMul_0/pipe_z3/out_reg/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#143 Warning
Asynchronous driver check  
DSP ModMul_0/pipe_z3/out_reg input pin ModMul_0/pipe_z3/out_reg/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#144 Warning
Asynchronous driver check  
DSP ModMul_0/pipe_z3/out_reg input pin ModMul_0/pipe_z3/out_reg/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#145 Warning
Asynchronous driver check  
DSP ModMul_0/pipe_z3/out_reg input pin ModMul_0/pipe_z3/out_reg/D[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#146 Warning
Asynchronous driver check  
DSP ModMul_0/pipe_z3/out_reg input pin ModMul_0/pipe_z3/out_reg/D[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#147 Warning
Asynchronous driver check  
DSP ModMul_0/pipe_z3/out_reg input pin ModMul_0/pipe_z3/out_reg/D[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#148 Warning
Asynchronous driver check  
DSP ModMul_0/pipe_z3/out_reg input pin ModMul_0/pipe_z3/out_reg/D[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#149 Warning
Asynchronous driver check  
DSP ModMul_0/pipe_z3/out_reg input pin ModMul_0/pipe_z3/out_reg/D[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#150 Warning
Asynchronous driver check  
DSP ModMul_0/pipe_z3/out_reg input pin ModMul_0/pipe_z3/out_reg/D[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#151 Warning
Asynchronous driver check  
DSP ModMul_0/pipe_z3/out_reg input pin ModMul_0/pipe_z3/out_reg/D[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#152 Warning
Asynchronous driver check  
DSP ModMul_0/pipe_z3/out_reg input pin ModMul_0/pipe_z3/out_reg/D[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#153 Warning
Asynchronous driver check  
DSP ModMul_0/pipe_z3/out_reg input pin ModMul_0/pipe_z3/out_reg/D[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#154 Warning
Asynchronous driver check  
DSP ModMul_0/pipe_z3/out_reg input pin ModMul_0/pipe_z3/out_reg/D[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#155 Warning
Asynchronous driver check  
DSP ModMul_0/pipe_z3/out_reg input pin ModMul_0/pipe_z3/out_reg/D[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#156 Warning
Asynchronous driver check  
DSP ModMul_0/pipe_z3/out_reg input pin ModMul_0/pipe_z3/out_reg/D[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#157 Warning
Asynchronous driver check  
DSP ModMul_0/pipe_z3/out_reg input pin ModMul_0/pipe_z3/out_reg/D[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#158 Warning
Asynchronous driver check  
DSP ModMul_0/pipe_z3/out_reg input pin ModMul_0/pipe_z3/out_reg/D[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#159 Warning
Asynchronous driver check  
DSP ModMul_0/pipe_z3/out_reg input pin ModMul_0/pipe_z3/out_reg/D[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#160 Warning
Asynchronous driver check  
DSP ModMul_0/pipe_z3/out_reg input pin ModMul_0/pipe_z3/out_reg/D[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#161 Warning
Asynchronous driver check  
DSP ModMul_0/pipe_z5/out_reg input pin ModMul_0/pipe_z5/out_reg/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#162 Warning
Asynchronous driver check  
DSP ModMul_0/pipe_z5/out_reg input pin ModMul_0/pipe_z5/out_reg/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#163 Warning
Asynchronous driver check  
DSP ModMul_0/pipe_z5/out_reg input pin ModMul_0/pipe_z5/out_reg/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#164 Warning
Asynchronous driver check  
DSP ModMul_0/pipe_z5/out_reg input pin ModMul_0/pipe_z5/out_reg/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#165 Warning
Asynchronous driver check  
DSP ModMul_0/pipe_z5/out_reg input pin ModMul_0/pipe_z5/out_reg/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#166 Warning
Asynchronous driver check  
DSP ModMul_0/pipe_z5/out_reg input pin ModMul_0/pipe_z5/out_reg/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#167 Warning
Asynchronous driver check  
DSP ModMul_0/pipe_z5/out_reg input pin ModMul_0/pipe_z5/out_reg/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#168 Warning
Asynchronous driver check  
DSP ModMul_0/pipe_z5/out_reg input pin ModMul_0/pipe_z5/out_reg/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#169 Warning
Asynchronous driver check  
DSP ModMul_0/pipe_z5/out_reg input pin ModMul_0/pipe_z5/out_reg/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#170 Warning
Asynchronous driver check  
DSP ModMul_0/pipe_z5/out_reg input pin ModMul_0/pipe_z5/out_reg/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#171 Warning
Asynchronous driver check  
DSP ModMul_0/pipe_z5/out_reg input pin ModMul_0/pipe_z5/out_reg/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#172 Warning
Asynchronous driver check  
DSP ModMul_0/pipe_z5/out_reg input pin ModMul_0/pipe_z5/out_reg/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#173 Warning
Asynchronous driver check  
DSP ModMul_0/pipe_z5/out_reg input pin ModMul_0/pipe_z5/out_reg/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#174 Warning
Asynchronous driver check  
DSP ModMul_0/pipe_z5/out_reg input pin ModMul_0/pipe_z5/out_reg/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#175 Warning
Asynchronous driver check  
DSP ModMul_0/pipe_z5/out_reg input pin ModMul_0/pipe_z5/out_reg/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#176 Warning
Asynchronous driver check  
DSP ModMul_0/pipe_z5/out_reg input pin ModMul_0/pipe_z5/out_reg/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#177 Warning
Asynchronous driver check  
DSP ModMul_0/pipe_z5/out_reg input pin ModMul_0/pipe_z5/out_reg/D[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#178 Warning
Asynchronous driver check  
DSP ModMul_0/pipe_z5/out_reg input pin ModMul_0/pipe_z5/out_reg/D[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#179 Warning
Asynchronous driver check  
DSP ModMul_0/pipe_z5/out_reg input pin ModMul_0/pipe_z5/out_reg/D[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#180 Warning
Asynchronous driver check  
DSP ModMul_0/pipe_z5/out_reg input pin ModMul_0/pipe_z5/out_reg/D[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#181 Warning
Asynchronous driver check  
DSP ModMul_0/pipe_z5/out_reg input pin ModMul_0/pipe_z5/out_reg/D[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#182 Warning
Asynchronous driver check  
DSP ModMul_0/pipe_z5/out_reg input pin ModMul_0/pipe_z5/out_reg/D[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#183 Warning
Asynchronous driver check  
DSP ModMul_0/pipe_z5/out_reg input pin ModMul_0/pipe_z5/out_reg/D[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#184 Warning
Asynchronous driver check  
DSP ModMul_0/pipe_z5/out_reg input pin ModMul_0/pipe_z5/out_reg/D[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#185 Warning
Asynchronous driver check  
DSP ModMul_0/pipe_z5/out_reg input pin ModMul_0/pipe_z5/out_reg/D[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#186 Warning
Asynchronous driver check  
DSP ModMul_0/pipe_z5/out_reg input pin ModMul_0/pipe_z5/out_reg/D[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#187 Warning
Asynchronous driver check  
DSP ModMul_0/pipe_z5/out_reg input pin ModMul_0/pipe_z5/out_reg/D[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#188 Warning
Asynchronous driver check  
DSP ModMul_0/pipe_z5/out_reg input pin ModMul_0/pipe_z5/out_reg/D[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#189 Warning
Asynchronous driver check  
DSP ModMul_0/pipe_z5/out_reg input pin ModMul_0/pipe_z5/out_reg/D[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#190 Warning
Asynchronous driver check  
DSP ModMul_0/pipe_z5/out_reg input pin ModMul_0/pipe_z5/out_reg/D[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#191 Warning
Asynchronous driver check  
DSP ModMul_0/pipe_z5/out_reg input pin ModMul_0/pipe_z5/out_reg/D[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#192 Warning
Asynchronous driver check  
DSP ModMul_0/pipe_z5/out_reg input pin ModMul_0/pipe_z5/out_reg/D[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on A0[0] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on A0[10] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on A0[11] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on A0[12] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on A0[13] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on A0[14] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on A0[15] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on A0[16] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on A0[17] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on A0[18] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on A0[19] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on A0[1] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on A0[20] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on A0[21] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on A0[22] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on A0[23] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on A0[24] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on A0[25] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on A0[26] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on A0[27] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on A0[28] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on A0[29] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on A0[2] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on A0[30] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An input delay is missing on A0[31] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An input delay is missing on A0[32] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An input delay is missing on A0[33] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An input delay is missing on A0[34] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An input delay is missing on A0[35] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An input delay is missing on A0[36] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An input delay is missing on A0[37] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An input delay is missing on A0[38] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An input delay is missing on A0[39] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An input delay is missing on A0[3] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An input delay is missing on A0[40] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An input delay is missing on A0[41] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An input delay is missing on A0[42] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An input delay is missing on A0[43] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An input delay is missing on A0[44] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An input delay is missing on A0[45] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An input delay is missing on A0[46] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An input delay is missing on A0[47] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An input delay is missing on A0[4] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An input delay is missing on A0[5] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An input delay is missing on A0[6] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An input delay is missing on A0[7] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An input delay is missing on A0[8] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An input delay is missing on A0[9] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An input delay is missing on A1[0] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An input delay is missing on A1[10] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#51 Warning
Missing input or output delay  
An input delay is missing on A1[11] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#52 Warning
Missing input or output delay  
An input delay is missing on A1[12] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#53 Warning
Missing input or output delay  
An input delay is missing on A1[13] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#54 Warning
Missing input or output delay  
An input delay is missing on A1[14] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#55 Warning
Missing input or output delay  
An input delay is missing on A1[15] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#56 Warning
Missing input or output delay  
An input delay is missing on A1[16] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#57 Warning
Missing input or output delay  
An input delay is missing on A1[17] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#58 Warning
Missing input or output delay  
An input delay is missing on A1[18] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#59 Warning
Missing input or output delay  
An input delay is missing on A1[19] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#60 Warning
Missing input or output delay  
An input delay is missing on A1[1] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#61 Warning
Missing input or output delay  
An input delay is missing on A1[20] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#62 Warning
Missing input or output delay  
An input delay is missing on A1[21] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#63 Warning
Missing input or output delay  
An input delay is missing on A1[22] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#64 Warning
Missing input or output delay  
An input delay is missing on A1[23] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#65 Warning
Missing input or output delay  
An input delay is missing on A1[24] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#66 Warning
Missing input or output delay  
An input delay is missing on A1[25] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#67 Warning
Missing input or output delay  
An input delay is missing on A1[26] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#68 Warning
Missing input or output delay  
An input delay is missing on A1[27] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#69 Warning
Missing input or output delay  
An input delay is missing on A1[28] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#70 Warning
Missing input or output delay  
An input delay is missing on A1[29] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#71 Warning
Missing input or output delay  
An input delay is missing on A1[2] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#72 Warning
Missing input or output delay  
An input delay is missing on A1[30] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#73 Warning
Missing input or output delay  
An input delay is missing on A1[31] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#74 Warning
Missing input or output delay  
An input delay is missing on A1[32] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#75 Warning
Missing input or output delay  
An input delay is missing on A1[33] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#76 Warning
Missing input or output delay  
An input delay is missing on A1[34] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#77 Warning
Missing input or output delay  
An input delay is missing on A1[35] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#78 Warning
Missing input or output delay  
An input delay is missing on A1[36] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#79 Warning
Missing input or output delay  
An input delay is missing on A1[37] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#80 Warning
Missing input or output delay  
An input delay is missing on A1[38] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#81 Warning
Missing input or output delay  
An input delay is missing on A1[39] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#82 Warning
Missing input or output delay  
An input delay is missing on A1[3] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#83 Warning
Missing input or output delay  
An input delay is missing on A1[40] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#84 Warning
Missing input or output delay  
An input delay is missing on A1[41] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#85 Warning
Missing input or output delay  
An input delay is missing on A1[42] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#86 Warning
Missing input or output delay  
An input delay is missing on A1[43] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#87 Warning
Missing input or output delay  
An input delay is missing on A1[44] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#88 Warning
Missing input or output delay  
An input delay is missing on A1[45] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#89 Warning
Missing input or output delay  
An input delay is missing on A1[46] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#90 Warning
Missing input or output delay  
An input delay is missing on A1[47] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#91 Warning
Missing input or output delay  
An input delay is missing on A1[4] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#92 Warning
Missing input or output delay  
An input delay is missing on A1[5] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#93 Warning
Missing input or output delay  
An input delay is missing on A1[6] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#94 Warning
Missing input or output delay  
An input delay is missing on A1[7] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#95 Warning
Missing input or output delay  
An input delay is missing on A1[8] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#96 Warning
Missing input or output delay  
An input delay is missing on A1[9] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#97 Warning
Missing input or output delay  
An input delay is missing on C[0] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#98 Warning
Missing input or output delay  
An input delay is missing on C[10] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#99 Warning
Missing input or output delay  
An input delay is missing on C[11] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#100 Warning
Missing input or output delay  
An input delay is missing on C[12] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#101 Warning
Missing input or output delay  
An input delay is missing on C[13] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#102 Warning
Missing input or output delay  
An input delay is missing on C[14] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#103 Warning
Missing input or output delay  
An input delay is missing on C[15] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#104 Warning
Missing input or output delay  
An input delay is missing on C[16] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#105 Warning
Missing input or output delay  
An input delay is missing on C[17] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#106 Warning
Missing input or output delay  
An input delay is missing on C[18] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#107 Warning
Missing input or output delay  
An input delay is missing on C[19] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#108 Warning
Missing input or output delay  
An input delay is missing on C[1] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#109 Warning
Missing input or output delay  
An input delay is missing on C[20] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#110 Warning
Missing input or output delay  
An input delay is missing on C[21] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#111 Warning
Missing input or output delay  
An input delay is missing on C[22] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#112 Warning
Missing input or output delay  
An input delay is missing on C[23] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#113 Warning
Missing input or output delay  
An input delay is missing on C[24] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#114 Warning
Missing input or output delay  
An input delay is missing on C[25] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#115 Warning
Missing input or output delay  
An input delay is missing on C[26] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#116 Warning
Missing input or output delay  
An input delay is missing on C[27] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#117 Warning
Missing input or output delay  
An input delay is missing on C[28] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#118 Warning
Missing input or output delay  
An input delay is missing on C[29] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#119 Warning
Missing input or output delay  
An input delay is missing on C[2] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#120 Warning
Missing input or output delay  
An input delay is missing on C[30] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#121 Warning
Missing input or output delay  
An input delay is missing on C[31] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#122 Warning
Missing input or output delay  
An input delay is missing on C[32] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#123 Warning
Missing input or output delay  
An input delay is missing on C[33] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#124 Warning
Missing input or output delay  
An input delay is missing on C[34] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#125 Warning
Missing input or output delay  
An input delay is missing on C[35] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#126 Warning
Missing input or output delay  
An input delay is missing on C[36] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#127 Warning
Missing input or output delay  
An input delay is missing on C[37] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#128 Warning
Missing input or output delay  
An input delay is missing on C[38] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#129 Warning
Missing input or output delay  
An input delay is missing on C[39] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#130 Warning
Missing input or output delay  
An input delay is missing on C[3] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#131 Warning
Missing input or output delay  
An input delay is missing on C[40] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#132 Warning
Missing input or output delay  
An input delay is missing on C[41] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#133 Warning
Missing input or output delay  
An input delay is missing on C[42] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#134 Warning
Missing input or output delay  
An input delay is missing on C[43] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#135 Warning
Missing input or output delay  
An input delay is missing on C[44] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#136 Warning
Missing input or output delay  
An input delay is missing on C[45] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#137 Warning
Missing input or output delay  
An input delay is missing on C[46] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#138 Warning
Missing input or output delay  
An input delay is missing on C[47] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#139 Warning
Missing input or output delay  
An input delay is missing on C[4] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#140 Warning
Missing input or output delay  
An input delay is missing on C[5] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#141 Warning
Missing input or output delay  
An input delay is missing on C[6] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#142 Warning
Missing input or output delay  
An input delay is missing on C[7] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#143 Warning
Missing input or output delay  
An input delay is missing on C[8] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#144 Warning
Missing input or output delay  
An input delay is missing on C[9] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#145 Warning
Missing input or output delay  
An input delay is missing on mode[0] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#146 Warning
Missing input or output delay  
An input delay is missing on mode[1] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#147 Warning
Missing input or output delay  
An input delay is missing on mode[2] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#148 Warning
Missing input or output delay  
An input delay is missing on mu[0] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#149 Warning
Missing input or output delay  
An input delay is missing on mu[10] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#150 Warning
Missing input or output delay  
An input delay is missing on mu[11] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#151 Warning
Missing input or output delay  
An input delay is missing on mu[12] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#152 Warning
Missing input or output delay  
An input delay is missing on mu[13] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#153 Warning
Missing input or output delay  
An input delay is missing on mu[14] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#154 Warning
Missing input or output delay  
An input delay is missing on mu[15] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#155 Warning
Missing input or output delay  
An input delay is missing on mu[16] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#156 Warning
Missing input or output delay  
An input delay is missing on mu[17] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#157 Warning
Missing input or output delay  
An input delay is missing on mu[18] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#158 Warning
Missing input or output delay  
An input delay is missing on mu[19] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#159 Warning
Missing input or output delay  
An input delay is missing on mu[1] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#160 Warning
Missing input or output delay  
An input delay is missing on mu[20] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#161 Warning
Missing input or output delay  
An input delay is missing on mu[21] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#162 Warning
Missing input or output delay  
An input delay is missing on mu[22] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#163 Warning
Missing input or output delay  
An input delay is missing on mu[23] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#164 Warning
Missing input or output delay  
An input delay is missing on mu[24] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#165 Warning
Missing input or output delay  
An input delay is missing on mu[25] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#166 Warning
Missing input or output delay  
An input delay is missing on mu[26] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#167 Warning
Missing input or output delay  
An input delay is missing on mu[27] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#168 Warning
Missing input or output delay  
An input delay is missing on mu[28] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#169 Warning
Missing input or output delay  
An input delay is missing on mu[29] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#170 Warning
Missing input or output delay  
An input delay is missing on mu[2] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#171 Warning
Missing input or output delay  
An input delay is missing on mu[30] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#172 Warning
Missing input or output delay  
An input delay is missing on mu[31] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#173 Warning
Missing input or output delay  
An input delay is missing on mu[32] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#174 Warning
Missing input or output delay  
An input delay is missing on mu[33] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#175 Warning
Missing input or output delay  
An input delay is missing on mu[34] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#176 Warning
Missing input or output delay  
An input delay is missing on mu[35] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#177 Warning
Missing input or output delay  
An input delay is missing on mu[36] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#178 Warning
Missing input or output delay  
An input delay is missing on mu[37] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#179 Warning
Missing input or output delay  
An input delay is missing on mu[38] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#180 Warning
Missing input or output delay  
An input delay is missing on mu[39] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#181 Warning
Missing input or output delay  
An input delay is missing on mu[3] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#182 Warning
Missing input or output delay  
An input delay is missing on mu[40] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#183 Warning
Missing input or output delay  
An input delay is missing on mu[41] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#184 Warning
Missing input or output delay  
An input delay is missing on mu[42] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#185 Warning
Missing input or output delay  
An input delay is missing on mu[43] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#186 Warning
Missing input or output delay  
An input delay is missing on mu[44] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#187 Warning
Missing input or output delay  
An input delay is missing on mu[45] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#188 Warning
Missing input or output delay  
An input delay is missing on mu[46] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#189 Warning
Missing input or output delay  
An input delay is missing on mu[47] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#190 Warning
Missing input or output delay  
An input delay is missing on mu[48] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#191 Warning
Missing input or output delay  
An input delay is missing on mu[49] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#192 Warning
Missing input or output delay  
An input delay is missing on mu[4] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#193 Warning
Missing input or output delay  
An input delay is missing on mu[5] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#194 Warning
Missing input or output delay  
An input delay is missing on mu[6] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#195 Warning
Missing input or output delay  
An input delay is missing on mu[7] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#196 Warning
Missing input or output delay  
An input delay is missing on mu[8] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#197 Warning
Missing input or output delay  
An input delay is missing on mu[9] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#198 Warning
Missing input or output delay  
An input delay is missing on q[0] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#199 Warning
Missing input or output delay  
An input delay is missing on q[10] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#200 Warning
Missing input or output delay  
An input delay is missing on q[11] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#201 Warning
Missing input or output delay  
An input delay is missing on q[12] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#202 Warning
Missing input or output delay  
An input delay is missing on q[13] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#203 Warning
Missing input or output delay  
An input delay is missing on q[14] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#204 Warning
Missing input or output delay  
An input delay is missing on q[15] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#205 Warning
Missing input or output delay  
An input delay is missing on q[16] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#206 Warning
Missing input or output delay  
An input delay is missing on q[17] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#207 Warning
Missing input or output delay  
An input delay is missing on q[18] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#208 Warning
Missing input or output delay  
An input delay is missing on q[19] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#209 Warning
Missing input or output delay  
An input delay is missing on q[1] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#210 Warning
Missing input or output delay  
An input delay is missing on q[20] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#211 Warning
Missing input or output delay  
An input delay is missing on q[21] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#212 Warning
Missing input or output delay  
An input delay is missing on q[22] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#213 Warning
Missing input or output delay  
An input delay is missing on q[23] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#214 Warning
Missing input or output delay  
An input delay is missing on q[24] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#215 Warning
Missing input or output delay  
An input delay is missing on q[25] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#216 Warning
Missing input or output delay  
An input delay is missing on q[26] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#217 Warning
Missing input or output delay  
An input delay is missing on q[27] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#218 Warning
Missing input or output delay  
An input delay is missing on q[28] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#219 Warning
Missing input or output delay  
An input delay is missing on q[29] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#220 Warning
Missing input or output delay  
An input delay is missing on q[2] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#221 Warning
Missing input or output delay  
An input delay is missing on q[30] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#222 Warning
Missing input or output delay  
An input delay is missing on q[31] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#223 Warning
Missing input or output delay  
An input delay is missing on q[32] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#224 Warning
Missing input or output delay  
An input delay is missing on q[33] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#225 Warning
Missing input or output delay  
An input delay is missing on q[34] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#226 Warning
Missing input or output delay  
An input delay is missing on q[35] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#227 Warning
Missing input or output delay  
An input delay is missing on q[36] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#228 Warning
Missing input or output delay  
An input delay is missing on q[37] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#229 Warning
Missing input or output delay  
An input delay is missing on q[38] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#230 Warning
Missing input or output delay  
An input delay is missing on q[39] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#231 Warning
Missing input or output delay  
An input delay is missing on q[3] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#232 Warning
Missing input or output delay  
An input delay is missing on q[40] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#233 Warning
Missing input or output delay  
An input delay is missing on q[41] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#234 Warning
Missing input or output delay  
An input delay is missing on q[42] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#235 Warning
Missing input or output delay  
An input delay is missing on q[43] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#236 Warning
Missing input or output delay  
An input delay is missing on q[44] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#237 Warning
Missing input or output delay  
An input delay is missing on q[45] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#238 Warning
Missing input or output delay  
An input delay is missing on q[46] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#239 Warning
Missing input or output delay  
An input delay is missing on q[47] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#240 Warning
Missing input or output delay  
An input delay is missing on q[4] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#241 Warning
Missing input or output delay  
An input delay is missing on q[5] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#242 Warning
Missing input or output delay  
An input delay is missing on q[6] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#243 Warning
Missing input or output delay  
An input delay is missing on q[7] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#244 Warning
Missing input or output delay  
An input delay is missing on q[8] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#245 Warning
Missing input or output delay  
An input delay is missing on q[9] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#246 Warning
Missing input or output delay  
An input delay is missing on rstn relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#247 Warning
Missing input or output delay  
An output delay is missing on B0[0] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#248 Warning
Missing input or output delay  
An output delay is missing on B0[10] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#249 Warning
Missing input or output delay  
An output delay is missing on B0[11] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#250 Warning
Missing input or output delay  
An output delay is missing on B0[12] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#251 Warning
Missing input or output delay  
An output delay is missing on B0[13] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#252 Warning
Missing input or output delay  
An output delay is missing on B0[14] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#253 Warning
Missing input or output delay  
An output delay is missing on B0[15] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#254 Warning
Missing input or output delay  
An output delay is missing on B0[16] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#255 Warning
Missing input or output delay  
An output delay is missing on B0[17] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#256 Warning
Missing input or output delay  
An output delay is missing on B0[18] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#257 Warning
Missing input or output delay  
An output delay is missing on B0[19] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#258 Warning
Missing input or output delay  
An output delay is missing on B0[1] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#259 Warning
Missing input or output delay  
An output delay is missing on B0[20] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#260 Warning
Missing input or output delay  
An output delay is missing on B0[21] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#261 Warning
Missing input or output delay  
An output delay is missing on B0[22] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#262 Warning
Missing input or output delay  
An output delay is missing on B0[23] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#263 Warning
Missing input or output delay  
An output delay is missing on B0[24] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#264 Warning
Missing input or output delay  
An output delay is missing on B0[25] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#265 Warning
Missing input or output delay  
An output delay is missing on B0[26] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#266 Warning
Missing input or output delay  
An output delay is missing on B0[27] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#267 Warning
Missing input or output delay  
An output delay is missing on B0[28] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#268 Warning
Missing input or output delay  
An output delay is missing on B0[29] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#269 Warning
Missing input or output delay  
An output delay is missing on B0[2] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#270 Warning
Missing input or output delay  
An output delay is missing on B0[30] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#271 Warning
Missing input or output delay  
An output delay is missing on B0[31] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#272 Warning
Missing input or output delay  
An output delay is missing on B0[32] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#273 Warning
Missing input or output delay  
An output delay is missing on B0[33] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#274 Warning
Missing input or output delay  
An output delay is missing on B0[34] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#275 Warning
Missing input or output delay  
An output delay is missing on B0[35] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#276 Warning
Missing input or output delay  
An output delay is missing on B0[36] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#277 Warning
Missing input or output delay  
An output delay is missing on B0[37] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#278 Warning
Missing input or output delay  
An output delay is missing on B0[38] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#279 Warning
Missing input or output delay  
An output delay is missing on B0[39] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#280 Warning
Missing input or output delay  
An output delay is missing on B0[3] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#281 Warning
Missing input or output delay  
An output delay is missing on B0[40] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#282 Warning
Missing input or output delay  
An output delay is missing on B0[41] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#283 Warning
Missing input or output delay  
An output delay is missing on B0[42] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#284 Warning
Missing input or output delay  
An output delay is missing on B0[43] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#285 Warning
Missing input or output delay  
An output delay is missing on B0[44] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#286 Warning
Missing input or output delay  
An output delay is missing on B0[45] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#287 Warning
Missing input or output delay  
An output delay is missing on B0[46] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#288 Warning
Missing input or output delay  
An output delay is missing on B0[47] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#289 Warning
Missing input or output delay  
An output delay is missing on B0[4] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#290 Warning
Missing input or output delay  
An output delay is missing on B0[5] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#291 Warning
Missing input or output delay  
An output delay is missing on B0[6] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#292 Warning
Missing input or output delay  
An output delay is missing on B0[7] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#293 Warning
Missing input or output delay  
An output delay is missing on B0[8] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#294 Warning
Missing input or output delay  
An output delay is missing on B0[9] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#295 Warning
Missing input or output delay  
An output delay is missing on B1[0] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#296 Warning
Missing input or output delay  
An output delay is missing on B1[10] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#297 Warning
Missing input or output delay  
An output delay is missing on B1[11] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#298 Warning
Missing input or output delay  
An output delay is missing on B1[12] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#299 Warning
Missing input or output delay  
An output delay is missing on B1[13] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#300 Warning
Missing input or output delay  
An output delay is missing on B1[14] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#301 Warning
Missing input or output delay  
An output delay is missing on B1[15] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#302 Warning
Missing input or output delay  
An output delay is missing on B1[16] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#303 Warning
Missing input or output delay  
An output delay is missing on B1[17] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#304 Warning
Missing input or output delay  
An output delay is missing on B1[18] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#305 Warning
Missing input or output delay  
An output delay is missing on B1[19] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#306 Warning
Missing input or output delay  
An output delay is missing on B1[1] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#307 Warning
Missing input or output delay  
An output delay is missing on B1[20] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#308 Warning
Missing input or output delay  
An output delay is missing on B1[21] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#309 Warning
Missing input or output delay  
An output delay is missing on B1[22] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#310 Warning
Missing input or output delay  
An output delay is missing on B1[23] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#311 Warning
Missing input or output delay  
An output delay is missing on B1[24] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#312 Warning
Missing input or output delay  
An output delay is missing on B1[25] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#313 Warning
Missing input or output delay  
An output delay is missing on B1[26] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#314 Warning
Missing input or output delay  
An output delay is missing on B1[27] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#315 Warning
Missing input or output delay  
An output delay is missing on B1[28] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#316 Warning
Missing input or output delay  
An output delay is missing on B1[29] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#317 Warning
Missing input or output delay  
An output delay is missing on B1[2] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#318 Warning
Missing input or output delay  
An output delay is missing on B1[30] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#319 Warning
Missing input or output delay  
An output delay is missing on B1[31] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#320 Warning
Missing input or output delay  
An output delay is missing on B1[32] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#321 Warning
Missing input or output delay  
An output delay is missing on B1[33] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#322 Warning
Missing input or output delay  
An output delay is missing on B1[34] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#323 Warning
Missing input or output delay  
An output delay is missing on B1[35] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#324 Warning
Missing input or output delay  
An output delay is missing on B1[36] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#325 Warning
Missing input or output delay  
An output delay is missing on B1[37] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#326 Warning
Missing input or output delay  
An output delay is missing on B1[38] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#327 Warning
Missing input or output delay  
An output delay is missing on B1[39] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#328 Warning
Missing input or output delay  
An output delay is missing on B1[3] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#329 Warning
Missing input or output delay  
An output delay is missing on B1[40] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#330 Warning
Missing input or output delay  
An output delay is missing on B1[41] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#331 Warning
Missing input or output delay  
An output delay is missing on B1[42] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#332 Warning
Missing input or output delay  
An output delay is missing on B1[43] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#333 Warning
Missing input or output delay  
An output delay is missing on B1[44] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#334 Warning
Missing input or output delay  
An output delay is missing on B1[45] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#335 Warning
Missing input or output delay  
An output delay is missing on B1[46] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#336 Warning
Missing input or output delay  
An output delay is missing on B1[47] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#337 Warning
Missing input or output delay  
An output delay is missing on B1[4] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#338 Warning
Missing input or output delay  
An output delay is missing on B1[5] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#339 Warning
Missing input or output delay  
An output delay is missing on B1[6] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#340 Warning
Missing input or output delay  
An output delay is missing on B1[7] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#341 Warning
Missing input or output delay  
An output delay is missing on B1[8] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#342 Warning
Missing input or output delay  
An output delay is missing on B1[9] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#343 Warning
Missing input or output delay  
An output delay is missing on M[0] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#344 Warning
Missing input or output delay  
An output delay is missing on M[10] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#345 Warning
Missing input or output delay  
An output delay is missing on M[11] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#346 Warning
Missing input or output delay  
An output delay is missing on M[12] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#347 Warning
Missing input or output delay  
An output delay is missing on M[13] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#348 Warning
Missing input or output delay  
An output delay is missing on M[14] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#349 Warning
Missing input or output delay  
An output delay is missing on M[15] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#350 Warning
Missing input or output delay  
An output delay is missing on M[16] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#351 Warning
Missing input or output delay  
An output delay is missing on M[17] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#352 Warning
Missing input or output delay  
An output delay is missing on M[18] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#353 Warning
Missing input or output delay  
An output delay is missing on M[19] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#354 Warning
Missing input or output delay  
An output delay is missing on M[1] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#355 Warning
Missing input or output delay  
An output delay is missing on M[20] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#356 Warning
Missing input or output delay  
An output delay is missing on M[21] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#357 Warning
Missing input or output delay  
An output delay is missing on M[22] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#358 Warning
Missing input or output delay  
An output delay is missing on M[23] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#359 Warning
Missing input or output delay  
An output delay is missing on M[24] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#360 Warning
Missing input or output delay  
An output delay is missing on M[25] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#361 Warning
Missing input or output delay  
An output delay is missing on M[26] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#362 Warning
Missing input or output delay  
An output delay is missing on M[27] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#363 Warning
Missing input or output delay  
An output delay is missing on M[28] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#364 Warning
Missing input or output delay  
An output delay is missing on M[29] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#365 Warning
Missing input or output delay  
An output delay is missing on M[2] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#366 Warning
Missing input or output delay  
An output delay is missing on M[30] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#367 Warning
Missing input or output delay  
An output delay is missing on M[31] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#368 Warning
Missing input or output delay  
An output delay is missing on M[32] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#369 Warning
Missing input or output delay  
An output delay is missing on M[33] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#370 Warning
Missing input or output delay  
An output delay is missing on M[34] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#371 Warning
Missing input or output delay  
An output delay is missing on M[35] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#372 Warning
Missing input or output delay  
An output delay is missing on M[36] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#373 Warning
Missing input or output delay  
An output delay is missing on M[37] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#374 Warning
Missing input or output delay  
An output delay is missing on M[38] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#375 Warning
Missing input or output delay  
An output delay is missing on M[39] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#376 Warning
Missing input or output delay  
An output delay is missing on M[3] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#377 Warning
Missing input or output delay  
An output delay is missing on M[40] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#378 Warning
Missing input or output delay  
An output delay is missing on M[41] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#379 Warning
Missing input or output delay  
An output delay is missing on M[42] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#380 Warning
Missing input or output delay  
An output delay is missing on M[43] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#381 Warning
Missing input or output delay  
An output delay is missing on M[44] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#382 Warning
Missing input or output delay  
An output delay is missing on M[45] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#383 Warning
Missing input or output delay  
An output delay is missing on M[46] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#384 Warning
Missing input or output delay  
An output delay is missing on M[47] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#385 Warning
Missing input or output delay  
An output delay is missing on M[4] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#386 Warning
Missing input or output delay  
An output delay is missing on M[5] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#387 Warning
Missing input or output delay  
An output delay is missing on M[6] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#388 Warning
Missing input or output delay  
An output delay is missing on M[7] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#389 Warning
Missing input or output delay  
An output delay is missing on M[8] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#390 Warning
Missing input or output delay  
An output delay is missing on M[9] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch mux_lat_sel_mu_reg cannot be properly analyzed as its control pin mux_lat_sel_mu_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch mux_lat_sel_reg[0] cannot be properly analyzed as its control pin mux_lat_sel_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch mux_lat_sel_reg[2] cannot be properly analyzed as its control pin mux_lat_sel_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch mux_lat_sel_reg[4] cannot be properly analyzed as its control pin mux_lat_sel_reg[4]/G is not reached by a timing clock
Related violations: <none>

LATCH-1#1 Advisory
Existing latches in the design  
There are 4 latches found in the design. Inferred latches are often the result of HDL coding mistakes, such as incomplete if or case statements.
Related violations: <none>


