{"vcs1":{"timestamp_begin":1752217604.330203829, "rt":13.60, "ut":12.67, "st":0.43}}
{"vcselab":{"timestamp_begin":1752217618.038212059, "rt":0.49, "ut":0.34, "st":0.12}}
{"link":{"timestamp_begin":1752217618.597867379, "rt":0.69, "ut":0.45, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1752217603.630482523}
{"VCS_COMP_START_TIME": 1752217603.630482523}
{"VCS_COMP_END_TIME": 1752217619.382891593}
{"VCS_USER_OPTIONS": "-full64 -licqueue +incdir+/apps/vcsmx/vcs/U-2023.03-SP2//etc/uvm-1.2/src /apps/vcsmx/vcs/U-2023.03-SP2//etc/uvm-1.2/src/uvm.sv /apps/vcsmx/vcs/U-2023.03-SP2//etc/uvm-1.2/src/dpi/uvm_dpi.cc -CFLAGS -DVCS -timescale=1ns/1ns +vcs+flush+all +warn=all -sverilog design.sv testbench.sv"}
{"vcs1": {"peak_mem": 400988}}
{"vcselab": {"peak_mem": 233712}}
