7cc4e1bbe300 ("clk: mediatek: Fix asymmetrical PLL enable and disable control")
be17ca6ac76a ("clk: mediatek: Disable tuner_en before change PLL rate")
e2f744a82d72 ("clk: mediatek: Add MT2712 clock support")
