// =============================================================================
// bram_out_buffer.sv  —  CR-5: BRAM output buffer (double-buffered drain)
// =============================================================================
//
//  Replaces register_bank for the output role. Stores OC_LANES-wide INT8 result
//  vectors (post requant + activation from vector_unit). Double-buffered so the
//  current tile's results drain (to DDR3 / next layer) while the next tile
//  computes → 0 added stall in steady state (CR-5 acceptance).
//
//  Banked OC_LANES wide: one full output vector written per cycle on in_valid;
//  one vector read per cycle on rd_en. Ping-pong via wr_buf / rd_buf.
//
//  Synthesis: (* ram_style = "block" *) → RAMB.
// =============================================================================

`timescale 1ns/1ps

module bram_out_buffer #(
    parameter integer DATA_W   = 8,
    parameter integer OC_LANES = 16,
    parameter integer OUT_DEPTH= 1024,                 // output positions per half
    parameter integer ADDR_W   = $clog2(OUT_DEPTH)
)(
    input  wire                       clk,
    input  wire                       rst_n,

    // ── Write a full output vector (from vector_unit) ────────────────────────
    input  wire                       wr_en,
    input  wire                       wr_buf,
    input  wire [ADDR_W-1:0]          wr_addr,
    input  wire signed [DATA_W-1:0]   wr_vec [0:OC_LANES-1],

    // ── Read a full output vector (drain) ────────────────────────────────────
    input  wire                       rd_en,
    input  wire                       rd_buf,
    input  wire [ADDR_W-1:0]          rd_addr,
    output reg  signed [DATA_W-1:0]   rd_vec [0:OC_LANES-1],
    output reg                        rd_valid
);

    genvar l;
    generate
        for (l = 0; l < OC_LANES; l = l + 1) begin : g_lane
            (* ram_style = "block" *) reg signed [DATA_W-1:0] mem0 [0:OUT_DEPTH-1];
            (* ram_style = "block" *) reg signed [DATA_W-1:0] mem1 [0:OUT_DEPTH-1];

            always @(posedge clk) begin
                if (wr_en) begin
                    if (wr_buf == 1'b0) mem0[wr_addr] <= wr_vec[l];
                    else                mem1[wr_addr] <= wr_vec[l];
                end
            end
            always @(posedge clk) begin
                if (rd_en)
                    rd_vec[l] <= (rd_buf == 1'b0) ? mem0[rd_addr] : mem1[rd_addr];
            end
        end
    endgenerate

    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) rd_valid <= 1'b0;
        else        rd_valid <= rd_en;
    end

endmodule
