diff --git a/rtl/core/cpu.sv b/rtl/core/cpu.sv
index 0554c4a..1c2948e 100644
--- a/rtl/core/cpu.sv
+++ b/rtl/core/cpu.sv
@@ -134,7 +134,7 @@ module cpu
 
   fetch #(
       .RESET_VECTOR(RESET_VECTOR)
-  ) fetch (
+  ) i_fetch (
 `ifdef COMMIT_TRACER
       .fe_tracer_o  (fe_tracer),
 `endif
@@ -214,7 +214,7 @@ module cpu
     de_info.pc          = pipe1.pc;
   end
 
-  decode decode (
+  decode i_decode (
       .clk_i       (clk_i),
       .rst_ni      (rst_ni),
       .fwd_a_i     (de_fwd_a),
@@ -329,7 +329,7 @@ module cpu
     ex_wr_csr = pipe2.wr_csr;
   end
 
-  execution execution (
+  execution i_execution (
     `ifdef COMMIT_TRACER
       .csr_wr_data_o(ex_csr_wr_data),
     `endif
@@ -466,7 +466,7 @@ module cpu
     me_data_req.ld_op_sign = pipe3.ld_op_sign;
   end
 
-  memory memory (
+  memory i_memory (
       // data req starts from execute and continue in mem for correct stall beignning
       .clk_i            (clk_i),
       .rst_ni           (rst_ni),
@@ -527,7 +527,7 @@ module cpu
     end
   end
 
-  writeback writeback (
+  writeback i_writeback (
 `ifdef COMMIT_TRACER
       .fe_tracer_i     (pipe4.fe_tracer),
       .wr_en_i         (pipe4.wr_en),
@@ -559,7 +559,7 @@ module cpu
   // MULTIPLE STAGE
   // ============================================================================
 
-  hazard_unit hazard_unit (
+  hazard_unit i_hazard_unit (
       .r1_addr_de_i (pipe1.inst.r1_addr),
       .r2_addr_de_i (pipe1.inst.r2_addr),
       .r1_addr_ex_i (pipe2.r1_addr),
@@ -581,7 +581,7 @@ module cpu
       .fwd_b_de_o   (de_fwd_b)
   );
 
-  memory_arbiter memory_arbiter (
+  memory_arbiter i_memory_arbiter (
       .clk_i       (clk_i),
       .rst_ni      (rst_ni),
       .icache_req_i(lx_ireq),
diff --git a/rtl/core/stage01_fetch/fetch.sv b/rtl/core/stage01_fetch/fetch.sv
index 96cd7a5..6c42492 100644
--- a/rtl/core/stage01_fetch/fetch.sv
+++ b/rtl/core/stage01_fetch/fetch.sv
@@ -282,7 +282,7 @@ module fetch
       .BLK_SIZE   (BLK_SIZE),
       .XLEN       (XLEN),
       .NUM_WAY    (IC_WAY)
-  ) i_cache (
+  ) i_icache (
       .clk_i         (clk_i),
       .rst_ni        (rst_ni),
       .flush_i       (flush_i),
@@ -297,7 +297,7 @@ module fetch
   // RISC-V Compressed Decoder: 16-bit compressed instruction'ları 32-bit
   // formata çevirir ve illegal instruction tespiti yapar
   // ============================================================================
-  compressed_decoder compressed_decoder (
+  compressed_decoder i_compressed_decoder (
       .instr_i        (buff_res.blk),
       .instr_o        (inst_o),
       .is_compressed_o(is_comp),
diff --git a/rtl/core/stage02_decode/control_unit.sv b/rtl/core/stage02_decode/control_unit.sv
index 7bf3d51..9a27c08 100644
--- a/rtl/core/stage02_decode/control_unit.sv
+++ b/rtl/core/stage02_decode/control_unit.sv
@@ -23,6 +23,7 @@ module control_unit
   logic csr_supported;
   logic csr_write_intent;
   logic instr_is_csr;
+  logic csr_read_only;
 
   always_comb begin
     illegal_shift = 1'b0;
@@ -40,6 +41,8 @@ module control_unit
     // CSR adresi core tarafından destekleniyor mu?
     csr_supported = is_supported_csr(inst_i[31:20]);
     // Yazma niyeti var mı?
+    // CSR read-only mı? (CSR address bits [11:10] == 2'b11 means read-only)
+    csr_read_only = (inst_i[31:30] == 2'b11);
     csr_write_intent =
        (instr_type_i == CSR_RW)  ||
        (instr_type_i == CSR_RWI) ||
@@ -53,9 +56,10 @@ module control_unit
     end else if (instr_is_csr && !csr_supported) begin
       // cycle/cycleh/instret alias (C00/C02/C80/C82) burada yakalanacak
       ctrl_o.exc_type = ILLEGAL_INSTRUCTION;
+    end else if (instr_is_csr && csr_read_only && csr_write_intent) begin
+      // Read-only CSR'ye yazma girişimi illegal instruction
+      ctrl_o.exc_type = ILLEGAL_INSTRUCTION;
     end
-    // CSR supported olsa bile READ-ONLY ise ve write-intent varsa illegal olabilir.
-    // (Şu anda OK, çünkü senin desteklediğin CSR’lerin hepsi writable.)
 
 
     ctrl_o.alu_in1_sel = instr_type_i == u_auipc ? 2'd2 : (instr_type_i == i_jalr ? 2'b1 : 2'b0);
diff --git a/rtl/core/stage02_decode/decode.sv b/rtl/core/stage02_decode/decode.sv
index cf10a4f..02d3ea0 100644
--- a/rtl/core/stage02_decode/decode.sv
+++ b/rtl/core/stage02_decode/decode.sv
@@ -38,13 +38,13 @@ module decode
     exc_type_o = ctrl_o.exc_type;
   end
 
-  control_unit control_unit (
+  control_unit i_control_unit (
       .inst_i      (inst_i),
       .instr_type_i(instr_type_i),
       .ctrl_o      (ctrl_o)
   );
 
-  reg_file reg_file (
+  reg_file i_reg_file (
       .clk_i    (clk_i),
       .rst_ni   (rst_ni),
       .rw_en_i  (rf_rw_en_i),
@@ -56,7 +56,7 @@ module decode
       .r2_data_o(r2_data)
   );
 
-  extend extend (
+  extend i_extend (
       .imm_i(inst_i[31:7]),
       .sel_i(ctrl_o.imm_sel),
       .imm_o(imm_o)
diff --git a/rtl/core/stage03_execute/alu.sv b/rtl/core/stage03_execute/alu.sv
index 0b301ab..c3e20f6 100644
--- a/rtl/core/stage03_execute/alu.sv
+++ b/rtl/core/stage03_execute/alu.sv
@@ -224,7 +224,7 @@ module alu
       .XLEN(32),
       .YLEN(32),
       .TYP (Mul_Type)
-  ) u_mul (
+  ) i_mul (
       .a(mul_op_A),
       .b(mul_op_B),
       .c(unsigned_prod)
@@ -242,7 +242,7 @@ module alu
 
   seq_multiplier #(
       .SIZE(32)
-  ) seq_multiplier_inst (
+  ) i_seq_multiplier (
       .clk_i         (clk_i),
       .rst_ni        (rst_ni),
       .start_i       (mul_start),
@@ -261,7 +261,7 @@ module alu
   // ------------------------------------------------------------
   divu_int #(
       .WIDTH(32)
-  ) divu_int_inst (
+  ) i_divu_int (
       .clk_i     (clk_i),
       .rst_ni    (rst_ni),
       .start_i   (div_start),
diff --git a/rtl/core/stage03_execute/cs_reg_file.sv b/rtl/core/stage03_execute/cs_reg_file.sv
index d489058..2919fc3 100644
--- a/rtl/core/stage03_execute/cs_reg_file.sv
+++ b/rtl/core/stage03_execute/cs_reg_file.sv
@@ -79,6 +79,12 @@ module cs_reg_file
   localparam logic [11:0] MCYCLEH   = 12'hB80;
   localparam logic [11:0] MINSTRETH = 12'hB82;
 
+  // User-mode Counter Shadow Registers (read-only aliases)
+  localparam logic [11:0] CYCLE     = 12'hC00;
+  localparam logic [11:0] INSTRET   = 12'hC02;
+  localparam logic [11:0] CYCLEH    = 12'hC80;
+  localparam logic [11:0] INSTRETH  = 12'hC82;
+
   // Optional CSRs (read-only-zero for test compatibility)
   localparam logic [11:0] SCOUNTEREN    = 12'h106;
   localparam logic [11:0] MCOUNTINHIBIT = 12'h320;
@@ -347,12 +353,18 @@ module cs_reg_file
         MCAUSE:   csr_rdata_o = mcause;
         MTVAL:    csr_rdata_o = mtval_reg;
 
-        // Performance Counters
+        // Performance Counters (Machine)
         MCYCLE:    csr_rdata_o = mcycle;
         MCYCLEH:   csr_rdata_o = mcycleh;
         MINSTRET:  csr_rdata_o = minstret;
         MINSTRETH: csr_rdata_o = minstreth;
 
+        // User-mode Counter Shadows (read-only aliases to M-mode counters)
+        CYCLE:     csr_rdata_o = mcycle;
+        CYCLEH:    csr_rdata_o = mcycleh;
+        INSTRET:   csr_rdata_o = minstret;
+        INSTRETH:  csr_rdata_o = minstreth;
+
         // Optional CSRs (read-only-zero)
         MCOUNTEREN,
         SCOUNTEREN,
diff --git a/rtl/core/stage03_execute/execution.sv b/rtl/core/stage03_execute/execution.sv
index 46e302f..29f2cbb 100644
--- a/rtl/core/stage03_execute/execution.sv
+++ b/rtl/core/stage03_execute/execution.sv
@@ -93,7 +93,7 @@ module execution
     exc_type_o = pc_sel_o && pc_target_o[0] ? INSTR_MISALIGNED : NO_EXCEPTION;
   end
 
-  alu alu (
+  alu i_alu (
       .clk_i      (clk_i),
       .rst_ni     (rst_ni),
       .alu_a_i    (operant_a),
@@ -134,7 +134,7 @@ module execution
   end
 `endif
 
-  cs_reg_file u_cs_reg_file (
+  cs_reg_file i_cs_reg_file (
       .clk_i           (clk_i),
       .rst_ni          (rst_ni),
       .stall_i         (stall_i),
diff --git a/rtl/core/stage03_execute/mul_div/wallace32x32/mul.sv b/rtl/core/stage03_execute/mul_div/wallace32x32/mul.sv
index 746c584..344e6c9 100644
--- a/rtl/core/stage03_execute/mul_div/wallace32x32/mul.sv
+++ b/rtl/core/stage03_execute/mul_div/wallace32x32/mul.sv
@@ -15,14 +15,14 @@ module mul #(
 
   generate
     if (TYP == 0) begin : gen_dadda
-      dadda dadda_comp (
+      dadda i_dadda (
           a,
           b,
           z0,
           z1
       );
     end else begin : gen_wallace
-      wallace wallace_comp (
+      wallace i_wallace (
           a,
           b,
           z0,
diff --git a/rtl/core/stage04_memory/memory.sv b/rtl/core/stage04_memory/memory.sv
index 19fb88b..5680b2e 100644
--- a/rtl/core/stage04_memory/memory.sv
+++ b/rtl/core/stage04_memory/memory.sv
@@ -98,7 +98,7 @@ module memory
     end
   end
 
-  pma dpma (
+  pma i_dpma (
       .addr_i     (ex_data_req_i.addr),
       .uncached_o (uncached),
       .memregion_o(memregion),
@@ -115,7 +115,7 @@ module memory
       .BLK_SIZE   (BLK_SIZE),
       .XLEN       (XLEN),
       .NUM_WAY    (DC_WAY)
-  ) dcache (
+  ) i_dcache (
       .clk_i         (clk_i),
       .rst_ni        (rst_ni),
       .flush_i       (fe_flush_cache_i),
@@ -153,7 +153,7 @@ module memory
     pherip_wdata = !memregion ? ex_data_req_i.data : '0;
   end
 
-  uart uart_inst (
+  uart i_uart (
       .clk_i     (clk_i),
       .rst_ni    (rst_ni),
       .stb_i     (pherip_valid),
diff --git a/rtl/include/writeback_log.svh b/rtl/include/writeback_log.svh
index 4c5e544..129dabf 100644
--- a/rtl/include/writeback_log.svh
+++ b/rtl/include/writeback_log.svh
@@ -13,9 +13,9 @@
 
 // Define SOC path based on top module name
 `ifdef VERILATOR
-  `define SOC $root.ceres_wrapper.soc
+  `define SOC $root.ceres_wrapper.i_soc
 `else
-  `define SOC tb_wrapper.ceres_wrapper.soc
+  `define SOC tb_wrapper.ceres_wrapper.i_soc
 `endif
 
 `ifdef LOG_COMMIT
diff --git a/rtl/periph/uart.sv b/rtl/periph/uart.sv
index 2b25f46..faf0ff4 100644
--- a/rtl/periph/uart.sv
+++ b/rtl/periph/uart.sv
@@ -33,7 +33,7 @@ module uart
   logic        rx_empty;
   logic        rx_re;
 
-  uart_tx uart_tx (
+  uart_tx i_uart_tx (
       .clk_i     (clk_i),
       .rst_ni    (rst_ni),
       .baud_div_i(baud_div),
@@ -45,7 +45,7 @@ module uart
       .tx_bit_o  (uart_tx_o)
   );
 
-  uart_rx uart_rx (
+  uart_rx i_uart_rx (
       .clk_i     (clk_i),
       .rst_ni    (rst_ni),
       .baud_div_i(baud_div),
diff --git a/rtl/periph/uart_rx.sv b/rtl/periph/uart_rx.sv
index c5cb9cc..199483f 100644
--- a/rtl/periph/uart_rx.sv
+++ b/rtl/periph/uart_rx.sv
@@ -39,7 +39,7 @@ module uart_rx #(  // counter
   wbit_fifo #(
       .DATA_WIDTH(DATA_WIDTH),
       .FIFO_DEPTH(FIFO_DEPTH)
-  ) rx_buffer (
+  ) i_rx_buffer (
       .clk       (clk_i),
       .rst       (!rst_ni),
       .write_en  (rx_we),
diff --git a/rtl/periph/uart_tx.sv b/rtl/periph/uart_tx.sv
index 8c4c12a..b1d216e 100644
--- a/rtl/periph/uart_tx.sv
+++ b/rtl/periph/uart_tx.sv
@@ -39,7 +39,7 @@ module uart_tx #(  // counter
   wbit_fifo #(
       .DATA_WIDTH(DATA_WIDTH),
       .FIFO_DEPTH(FIFO_DEPTH)
-  ) tx_buffer (
+  ) i_tx_buffer (
       .clk       (clk_i),
       .rst       (!rst_ni),
       .write_en  (tx_we_i),
diff --git a/rtl/pkg/ceres_param.sv b/rtl/pkg/ceres_param.sv
index 6b7d0bb..7452cca 100644
--- a/rtl/pkg/ceres_param.sv
+++ b/rtl/pkg/ceres_param.sv
@@ -653,13 +653,21 @@ package ceres_param;
       12'h344,  // mip
 
       // ============================
-      // Counters
+      // Counters (Machine)
       // ============================
       12'hB00,  // mcycle
       12'hB02,  // minstret
       12'hB80,  // mcycleh (RV32)
       12'hB82,  // minstreth (RV32)
 
+      // ============================
+      // User-mode Counter Shadows (read-only)
+      // ============================
+      12'hC00,  // cycle (alias to mcycle)
+      12'hC02,  // instret (alias to minstret)
+      12'hC80,  // cycleh (alias to mcycleh)
+      12'hC82,  // instreth (alias to minstreth)
+
       12'h3A0,  // pmpcfg0
       12'h3B0,  // pmpaddr0
       // ============================
diff --git a/rtl/tracer/konata_logger.sv b/rtl/tracer/konata_logger.sv
index f152c1c..a4d5f79 100644
--- a/rtl/tracer/konata_logger.sv
+++ b/rtl/tracer/konata_logger.sv
@@ -25,9 +25,9 @@ module konata_logger;
   string  log_path;
 
 `ifdef VERILATOR
-  `define SOC $root.ceres_wrapper.soc
+  `define SOC $root.ceres_wrapper.i_soc
 `else
-  `define SOC tb_wrapper.ceres_wrapper.soc
+  `define SOC tb_wrapper.ceres_wrapper.i_soc
 `endif
 
   // ----------------------------------------------------------------------------
@@ -181,7 +181,7 @@ module konata_logger;
   logic wb_enter_now;
 
   always @(posedge `SOC.clk_i) begin
-    flush_fe  = `SOC.fetch.flush_i;
+    flush_fe  = `SOC.i_fetch.flush_i;
 
     // CPU tarafı ile birebir:
     //  - Front: FETCH & pipe1 sadece NO_STALL iken ilerliyor
@@ -253,8 +253,8 @@ module konata_logger;
       // ----------------------------------------------------------------------
       // 4) FETCH ENTER
       // ----------------------------------------------------------------------
-      fetch_valid_int = `SOC.fetch.fetch_valid;
-      fetch_buf_valid = `SOC.fetch.buff_res.valid;
+      fetch_valid_int = `SOC.i_fetch.fetch_valid;
+      fetch_buf_valid = `SOC.i_fetch.buff_res.valid;
 
       fetch_enter = adv_front && !flush_fe && fetch_valid_int && fetch_buf_valid;
 
@@ -263,25 +263,25 @@ module konata_logger;
         string            g_str;
 
         log_issue(fid);
-        log_line_pc_inst(fid, `SOC.fetch.pc_o, `SOC.fetch.inst_o);
+        log_line_pc_inst(fid, `SOC.i_fetch.pc_o, `SOC.i_fetch.inst_o);
 
         // Instr grup etiketi (tek seferlik, issue sırasında)
-        g_str = instr_group(`SOC.fetch.instr_type_o);
+        g_str = instr_group(`SOC.i_fetch.instr_type_o);
         if (fd) $fwrite(fd, "L\t%0d\t1\tgrp=%s\n", fid, g_str);
 
         log_stage_start(fid, "F");
 
         fetch_s <= '{
             id              : fid,
-            pc              : `SOC.fetch.pc_o,
-            inst            : `SOC.fetch.inst_o,
+            pc              : `SOC.i_fetch.pc_o,
+            inst            : `SOC.i_fetch.inst_o,
             valid           : 1'b1,
             started_f       : 1'b1,
             started_d       : 1'b0,
             started_x       : 1'b0,
             started_m       : 1'b0,
             started_wb      : 1'b0,
-            instr_type      : `SOC.fetch.instr_type_o,
+            instr_type      : `SOC.i_fetch.instr_type_o,
             stall_cycles    : 0,
             mem_stall_cycles: 0,
             first_stall     : NO_STALL,
diff --git a/rtl/wrapper/ceres_soc.sv b/rtl/wrapper/ceres_soc.sv
index b8dbf45..b1c4cc2 100644
--- a/rtl/wrapper/ceres_soc.sv
+++ b/rtl/wrapper/ceres_soc.sv
@@ -187,7 +187,7 @@ module ceres_soc
   // ==========================================================================
   // CPU Core
   // ==========================================================================
-  cpu u_cpu (
+  cpu i_cpu (
       .clk_i      (clk_i),
       .rst_ni     (sys_rst_n),
       .iomem_req_o(cpu_mem_req),
diff --git a/rtl/wrapper/ceres_wrapper.sv b/rtl/wrapper/ceres_wrapper.sv
index 4a0df1e..ab97b55 100644
--- a/rtl/wrapper/ceres_wrapper.sv
+++ b/rtl/wrapper/ceres_wrapper.sv
@@ -154,7 +154,7 @@ module ceres_wrapper
   // ==========================================================================
   // CPU Core (instance name 'soc' for tracer compatibility)
   // ==========================================================================
-  cpu soc (
+  cpu i_soc (
       .clk_i      (clk_i),
       .rst_ni     (sys_rst_n),
       .iomem_req_o(cpu_mem_req),
@@ -177,7 +177,7 @@ module ceres_wrapper
       .CPU_CLK         (CLK_FREQ_HZ),
       .PROG_BAUD_RATE  (BAUD_RATE),
       .PROGRAM_SEQUENCE(PROG_SEQUENCE)
-  ) u_main_ram (
+  ) i_main_ram (
       .clk_i          (clk_i),
       .rst_ni         (rst_ni),
       .addr_i         (ram_addr),
diff --git a/rtl/wrapper/wrapper_ram.sv b/rtl/wrapper/wrapper_ram.sv
index 714424f..683dd3e 100644
--- a/rtl/wrapper/wrapper_ram.sv
+++ b/rtl/wrapper/wrapper_ram.sv
@@ -164,7 +164,7 @@ module wrapper_ram
       .MAGIC_SEQ   (PROGRAM_SEQUENCE),
       .SEQ_LENGTH  (9),
       .BREAK_CYCLES(1_000_000)
-  ) u_programmer (
+  ) i_programmer (
       .clk_i         (clk_i),
       .rst_ni        (rst_ni),
       .uart_rx_i     (ram_prog_rx_i),
diff --git a/script/makefiles/config/toolchain.mk b/script/makefiles/config/toolchain.mk
index 9b25c4f..ac24a08 100644
--- a/script/makefiles/config/toolchain.mk
+++ b/script/makefiles/config/toolchain.mk
@@ -24,9 +24,10 @@ RISCV_OBJCOPY  ?= $(RISCV_PREFIX)-objcopy
 # Spike Simulator
 # -----------------------------------------
 SPIKE          ?= $(HOME)/tools/spike/bin/spike
-SPIKE_ISA      ?= RV32IMC
+SPIKE_ISA      ?= rv32imc_zicntr
 SPIKE_PC       ?= 0x80000000
-SPIKE_FLAGS    := --isa=$(SPIKE_ISA) --pc=$(SPIKE_PC) --log-commits
+SPIKE_PRIV     ?= m
+SPIKE_FLAGS    := --isa=$(SPIKE_ISA) --pc=$(SPIKE_PC) --priv=$(SPIKE_PRIV) --log-commits
 
 # -----------------------------------------
 # EDA Tools
diff --git a/script/makefiles/test/run_test.mk b/script/makefiles/test/run_test.mk
index a4fe839..253d5e4 100755
--- a/script/makefiles/test/run_test.mk
+++ b/script/makefiles/test/run_test.mk
@@ -180,7 +180,7 @@ run_spike:
 	echo -e "$(GREEN)✓ Using PASS address: $$PASS_ADDR$(RESET)"; \
 	DEBUG_CMD="$(BUILD_DIR)/test_work/$(TEST_NAME)_spike.cmd"; \
 	echo -e "until pc 0 $$PASS_ADDR\nquit" > "$$DEBUG_CMD"; \
-	$(SPIKE) -d --isa=RV32IMC --pc=0x80000000 --log-commits \
+	$(SPIKE) -d --isa=$(SPIKE_ISA) --pc=$(SPIKE_PC) --priv=$(SPIKE_PRIV) --log-commits \
 		--debug-cmd="$$DEBUG_CMD" \
 		$(ELF_FILE) \
 		2>&1 | tee $(SPIKE_LOG); \
diff --git a/sim/do/questa.do b/sim/do/questa.do
deleted file mode 100644
index e5e0905..0000000
--- a/sim/do/questa.do
+++ /dev/null
@@ -1,117 +0,0 @@
-################## Settings ##################
-
-set WildcardFilter [lsearch -not -all -inline $WildcardFilter Memory]
-set WildcardFilter [lsearch -not -all -inline $WildcardFilter Nets]
-set WildcardFilter [lsearch -not -all -inline $WildcardFilter Variable]
-set WildcardFilter [lsearch -not -all -inline $WildcardFilter Constant]
-set WildcardFilter [lsearch -not -all -inline $WildcardFilter Parameter]
-set WildcardFilter [lsearch -not -all -inline $WildcardFilter SpecParam]
-set WildcardFilter [lsearch -not -all -inline $WildcardFilter Generic]
-
-set WildcardSizeThreshold 163840
-configure wave -namecolwidth 250
-configure wave -valuecolwidth 50
-configure wave -justifyvalue left
-configure wave -signalnamewidth 1
-
-add wave -position insertpoint -radix hexadecimal -group "WRAPPER"  sim:/tb_wrapper/ceres_wrapper/soc/decode/reg_file/registers
-add wave -position insertpoint -radix hexadecimal -group "WRAPPER" -group "UART_TX_BUFFER" sim:/tb_wrapper/ceres_wrapper/soc/memory/uart_inst/uart_tx/tx_buffer/*
-
-add wave -position insertpoint -radix hexadecimal -group "WRAPPER"  -group "CSR" sim:/tb_wrapper/ceres_wrapper/soc/execution/u_cs_reg_file/*
-
-################## Wrapper ##################
-add wave -position insertpoint -radix hexadecimal        -group "WRAPPER" -group in       sim:/tb_wrapper/*
-
-
-################## SOC ##################
-add wave -position insertpoint -radix hexadecimal -in       -group "WRAPPER" -group "SOC" -group in       sim:/tb_wrapper/ceres_wrapper/soc/*
-add wave -position insertpoint -radix hexadecimal -out      -group "WRAPPER" -group "SOC" -group out      sim:/tb_wrapper/ceres_wrapper/soc/*
-add wave -position insertpoint -radix hexadecimal -internal -group "WRAPPER" -group "SOC" -group internal sim:/tb_wrapper/ceres_wrapper/soc/*
-
-add wave -position insertpoint -radix hexadecimal  -group "WRAPPER" -group "SOC"  -group "FETCH1" -group internal sim:/tb_wrapper/ceres_wrapper/soc/fetch/*
-add wave -position insertpoint -radix hexadecimal  -group "WRAPPER" -group "SOC"  -group "DECODE2" -group internal sim:/tb_wrapper/ceres_wrapper/soc/decode/*
-add wave -position insertpoint -radix hexadecimal  -group "WRAPPER" -group "SOC"  -group "EXECUTION3" -group internal sim:/tb_wrapper/ceres_wrapper/soc/execution/*
-add wave -position insertpoint -radix hexadecimal  -group "WRAPPER" -group "SOC"  -group "MEMORY4" -group internal sim:/tb_wrapper/ceres_wrapper/soc/memory/*
-add wave -position insertpoint -radix hexadecimal  -group "WRAPPER" -group "SOC"  -group "WRITEBACK5" -group internal sim:/tb_wrapper/ceres_wrapper/soc/writeback/*
-
-################## BRANCH PREDICTION ##################
-add wave -position insertpoint  \
--radix hexadecimal          -group "WRAPPER" -group "SOC"  -group "FETCH1" -group "BRANCH PREDICTION" \
-sim:/tb_wrapper/ceres_wrapper/soc/ex_pc_target_last \
-sim:/tb_wrapper/ceres_wrapper/soc/ex_pc_sel \
-
-
-add wave -position insertpoint -radix hexadecimal    -in          -group "WRAPPER" -group "SOC"  -group "FETCH1" -group "BRANCH PREDICTION"     -group in        sim:/tb_wrapper/ceres_wrapper/soc/fetch/branch_prediction/*
-add wave -position insertpoint -radix hexadecimal    -out         -group "WRAPPER" -group "SOC"  -group "FETCH1" -group "BRANCH PREDICTION"     -group out       sim:/tb_wrapper/ceres_wrapper/soc/fetch/branch_prediction/*
-add wave -position insertpoint -radix hexadecimal    -internal    -group "WRAPPER" -group "SOC"  -group "FETCH1" -group "BRANCH PREDICTION"     -group internal  sim:/tb_wrapper/ceres_wrapper/soc/fetch/branch_prediction/*
-add wave -position insertpoint -radix hexadecimal     -in         -group "WRAPPER" -group "SOC"  -group "FETCH1" -group "BRANCH PREDICTION"  -group "RAS"  -group in         sim:/tb_wrapper/ceres_wrapper/soc/fetch/branch_prediction/ras/*
-add wave -position insertpoint -radix hexadecimal     -out        -group "WRAPPER" -group "SOC"  -group "FETCH1" -group "BRANCH PREDICTION"  -group "RAS"  -group out        sim:/tb_wrapper/ceres_wrapper/soc/fetch/branch_prediction/ras/*
-add wave -position insertpoint -radix hexadecimal     -internal   -group "WRAPPER" -group "SOC"  -group "FETCH1" -group "BRANCH PREDICTION"  -group "RAS"  -group internal   sim:/tb_wrapper/ceres_wrapper/soc/fetch/branch_prediction/ras/*
-add wave -position insertpoint -radix hexadecimal        -group "WRAPPER" -group "SOC"  -group "FETCH1" -group "IPMA"                    sim:/tb_wrapper/ceres_wrapper/soc/fetch/ipma/*
-
-
-################## ALIGN BUFFER ##################
-add wave -position insertpoint -radix hexadecimal -in       -group "WRAPPER" -group "SOC"  -group "FETCH1" -group "ALIGN BUFFER" -group in       sim:/tb_wrapper/ceres_wrapper/soc/fetch/align_buffer/*
-add wave -position insertpoint -radix hexadecimal -out      -group "WRAPPER" -group "SOC"  -group "FETCH1" -group "ALIGN BUFFER" -group out      sim:/tb_wrapper/ceres_wrapper/soc/fetch/align_buffer/*
-add wave -position insertpoint -radix hexadecimal -internal -group "WRAPPER" -group "SOC"  -group "FETCH1" -group "ALIGN BUFFER" -group internal sim:/tb_wrapper/ceres_wrapper/soc/fetch/align_buffer/*
-
-################## ICACHE TOP ##################
-add wave -position insertpoint -radix hexadecimal -in       -group "WRAPPER" -group "SOC"  -group "FETCH1" -group "ICACHE" -group in       sim:/tb_wrapper/ceres_wrapper/soc/fetch/icache/*
-add wave -position insertpoint -radix hexadecimal -out      -group "WRAPPER" -group "SOC"  -group "FETCH1" -group "ICACHE" -group out      sim:/tb_wrapper/ceres_wrapper/soc/fetch/icache/*
-add wave -position insertpoint -radix hexadecimal -internal -group "WRAPPER" -group "SOC"  -group "FETCH1" -group "ICACHE" -group internal sim:/tb_wrapper/ceres_wrapper/soc/fetch/icache/*
-
-################## COMPRESSED DECODER ##################
-add wave -position insertpoint -radix hexadecimal -in       -group "WRAPPER" -group "SOC"  -group "FETCH1" -group "COMP DECODER" -group in       sim:/tb_wrapper/ceres_wrapper/soc/fetch/compressed_decoder/*
-add wave -position insertpoint -radix hexadecimal -out      -group "WRAPPER" -group "SOC"  -group "FETCH1" -group "COMP DECODER" -group out      sim:/tb_wrapper/ceres_wrapper/soc/fetch/compressed_decoder/*
-add wave -position insertpoint -radix hexadecimal -internal -group "WRAPPER" -group "SOC"  -group "FETCH1" -group "COMP DECODER" -group internal sim:/tb_wrapper/ceres_wrapper/soc/fetch/compressed_decoder/*
-
-################## CONTROL UNIT ##################
-add wave -position insertpoint -radix hexadecimal -in       -group "WRAPPER" -group "SOC"  -group "DECODE2" -group "CONTROL UNIT" -group in       sim:/tb_wrapper/ceres_wrapper/soc/decode/control_unit/*
-add wave -position insertpoint -radix hexadecimal -out      -group "WRAPPER" -group "SOC"  -group "DECODE2" -group "CONTROL UNIT" -group out      sim:/tb_wrapper/ceres_wrapper/soc/decode/control_unit/*
-add wave -position insertpoint -radix hexadecimal -internal -group "WRAPPER" -group "SOC"  -group "DECODE2" -group "CONTROL UNIT" -group internal sim:/tb_wrapper/ceres_wrapper/soc/decode/control_unit/*
-
-################## REG FILE ##################
-add wave -position insertpoint -radix hexadecimal -in       -group "WRAPPER" -group "SOC"  -group "DECODE2" -group "REG FILE" -group in       sim:/tb_wrapper/ceres_wrapper/soc/decode/reg_file/*
-add wave -position insertpoint -radix hexadecimal -out      -group "WRAPPER" -group "SOC"  -group "DECODE2" -group "REG FILE" -group out      sim:/tb_wrapper/ceres_wrapper/soc/decode/reg_file/*
-add wave -position insertpoint -radix hexadecimal -internal -group "WRAPPER" -group "SOC"  -group "DECODE2" -group "REG FILE" -group internal sim:/tb_wrapper/ceres_wrapper/soc/decode/reg_file/*
-
-################## EXTEND ##################
-add wave -position insertpoint -radix hexadecimal        -group "WRAPPER" -group "SOC"  -group "DECODE2" -group "EXTEND" -group in       sim:/tb_wrapper/ceres_wrapper/soc/decode/extend/*
-
-################## ALU ##################
-add wave -position insertpoint -radix hexadecimal -in       -group "WRAPPER" -group "SOC"  -group "EXECUTION3" -group "ALU" -group in       sim:/tb_wrapper/ceres_wrapper/soc/execution/alu/*
-add wave -position insertpoint -radix hexadecimal -out      -group "WRAPPER" -group "SOC"  -group "EXECUTION3" -group "ALU" -group out      sim:/tb_wrapper/ceres_wrapper/soc/execution/alu/*
-add wave -position insertpoint -radix hexadecimal -internal -group "WRAPPER" -group "SOC"  -group "EXECUTION3" -group "ALU" -group internal sim:/tb_wrapper/ceres_wrapper/soc/execution/alu/*
-
-################## CS_RF ##################
-add wave -position insertpoint -radix hexadecimal -in       -group "WRAPPER" -group "SOC"  -group "EXECUTION3" -group "CSR" -group in       sim:/tb_wrapper/ceres_wrapper/soc/execution/u_cs_reg_file/*
-add wave -position insertpoint -radix hexadecimal -out      -group "WRAPPER" -group "SOC"  -group "EXECUTION3" -group "CSR" -group out      sim:/tb_wrapper/ceres_wrapper/soc/execution/u_cs_reg_file/*
-add wave -position insertpoint -radix hexadecimal -internal -group "WRAPPER" -group "SOC"  -group "EXECUTION3" -group "CSR" -group internal sim:/tb_wrapper/ceres_wrapper/soc/execution/u_cs_reg_file/*
-
-
-################## DCACHE ##################
-add wave -position insertpoint -radix hexadecimal -in       -group "WRAPPER" -group "SOC"  -group "MEMORY4" -group "DCACHE" -group in       sim:/tb_wrapper/ceres_wrapper/soc/memory/dcache/*
-add wave -position insertpoint -radix hexadecimal -out      -group "WRAPPER" -group "SOC"  -group "MEMORY4" -group "DCACHE" -group out      sim:/tb_wrapper/ceres_wrapper/soc/memory/dcache/*
-add wave -position insertpoint -radix hexadecimal -internal -group "WRAPPER" -group "SOC"  -group "MEMORY4" -group "DCACHE" -group internal sim:/tb_wrapper/ceres_wrapper/soc/memory/dcache/*
-#add wave -position insertpoint -radix hexadecimal           -group "WRAPPER" -group "SOC"  -group "MEMORY4" -group "DPMA"                   sim:/tb_wrapper/ceres_wrapper/soc/memory/dpma/*
-
-################## UART ##################
-add wave -position insertpoint -radix hexadecimal  -group "WRAPPER" -group "SOC"  -group "MEMORY4" -group "UART"   sim:/tb_wrapper/ceres_wrapper/soc/memory/uart_inst/*
-add wave -position insertpoint -radix hexadecimal  -group "WRAPPER" -group "SOC"  -group "MEMORY4" -group "UART"  -group "UART_TX" sim:/tb_wrapper/ceres_wrapper/soc/memory/uart_inst/uart_tx/*
-add wave -position insertpoint -radix hexadecimal  -group "WRAPPER" -group "SOC"  -group "MEMORY4" -group "UART"  -group "UART_TX" sim:/tb_wrapper/ceres_wrapper/soc/memory/uart_inst/uart_tx/tx_buffer/*
-add wave -position insertpoint -radix hexadecimal  -group "WRAPPER" -group "SOC"  -group "MEMORY4" -group "UART"  -group "UART_RX" sim:/tb_wrapper/ceres_wrapper/soc/memory/uart_inst/uart_rx/*
-add wave -position insertpoint -radix hexadecimal  -group "WRAPPER" -group "SOC"  -group "MEMORY4" -group "UART"  -group "UART_RX" sim:/tb_wrapper/ceres_wrapper/soc/memory/uart_inst/uart_rx/rx_buffer/*
-
-################## ARBITER ##################
-add wave -position insertpoint -radix hexadecimal -in       -group "WRAPPER" -group "SOC"  -group "ARBITER" -group in       sim:/tb_wrapper/ceres_wrapper/soc/memory_arbiter/*
-add wave -position insertpoint -radix hexadecimal -out      -group "WRAPPER" -group "SOC"  -group "ARBITER" -group out      sim:/tb_wrapper/ceres_wrapper/soc/memory_arbiter/*
-add wave -position insertpoint -radix hexadecimal -internal -group "WRAPPER" -group "SOC"  -group "ARBITER" -group internal sim:/tb_wrapper/ceres_wrapper/soc/memory_arbiter/*
-
-################## HAZARD ##################
-add wave -position insertpoint -radix hexadecimal -in       -group "WRAPPER" -group "SOC"  -group "HAZARD" -group in       sim:/tb_wrapper/ceres_wrapper/soc/hazard_unit/*
-add wave -position insertpoint -radix hexadecimal -out      -group "WRAPPER" -group "SOC"  -group "HAZARD" -group out      sim:/tb_wrapper/ceres_wrapper/soc/hazard_unit/*
-add wave -position insertpoint -radix hexadecimal -internal -group "WRAPPER" -group "SOC"  -group "HAZARD" -group internal sim:/tb_wrapper/ceres_wrapper/soc/hazard_unit/*
-
-
-run 10000ns
-wave zoom full
\ No newline at end of file
diff --git a/subrepo/coremark b/subrepo/coremark
--- a/subrepo/coremark
+++ b/subrepo/coremark
@@ -1 +1 @@
-Subproject commit 888534eb867d1cf787547fc8305685b99f75fc7f
+Subproject commit 888534eb867d1cf787547fc8305685b99f75fc7f-dirty
diff --git a/subrepo/riscv-tests b/subrepo/riscv-tests
--- a/subrepo/riscv-tests
+++ b/subrepo/riscv-tests
@@ -1 +1 @@
-Subproject commit 6ca449c9ca190b689be17ee881cd4d7cedec0a8f
+Subproject commit 6ca449c9ca190b689be17ee881cd4d7cedec0a8f-dirty
