INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoreSight_L2_Decoder_lee
INFO: [VRFC 10-311] analyzing module ControlCore
INFO: [VRFC 10-311] analyzing module ControlSwitch
INFO: [VRFC 10-311] analyzing module FIFO
INFO: [VRFC 10-311] analyzing module Collection
INFO: [VRFC 10-311] analyzing module PreProcess
INFO: [VRFC 10-2458] undeclared symbol b0, assumed default net type wire [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:928]
INFO: [VRFC 10-311] analyzing module Index_Formmatter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sim_1/new/CoreSight_L2_Deocde_lee_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoreSight_L2_Deocde_lee_sim
