// Seed: 612040701
module module_0 (
    input tri id_0,
    output supply1 id_1,
    input supply0 id_2
);
  bit id_4, id_5, id_6;
  wire id_7;
  assign module_1.type_22 = 0;
  always_latch id_6 <= -1 || 1;
endmodule
module module_0 (
    input wand id_0,
    output wire id_1,
    input supply0 id_2,
    id_13,
    input tri0 id_3,
    input uwire id_4#(
        .id_14(""),
        .id_15(module_1),
        .id_16(-1)
    ),
    output tri id_5,
    input supply1 id_6,
    input supply0 id_7,
    input uwire id_8,
    output wire id_9,
    input wor id_10,
    output uwire id_11
);
  assign id_1 = -1;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_2
  );
endmodule
