{"Source Block": ["hdl/projects/fmcadc5/vc707/system_top.v@299:309@HdlStmAssign", "  assign dac_clk = spi_clk;\n  assign dac_data = spi_mosi;\n  assign dac_sync_1 = spi_csn[3];\n  assign dac_sync_0 = spi_csn[2];\n  assign spi_csn_1 = spi_csn[1];\n  assign spi_csn_0 = spi_csn[0];\n\n  // instantiations\n\n  IBUFDS_GTE2 i_ibufds_rx_ref_clk_0 (\n    .CEB (1'd0),\n"], "Clone Blocks": [["hdl/projects/fmcadc5/vc707/system_top.v@296:306", "\n  assign iic_rstn = 1'b1;\n  assign fan_pwm = 1'b1;\n  assign dac_clk = spi_clk;\n  assign dac_data = spi_mosi;\n  assign dac_sync_1 = spi_csn[3];\n  assign dac_sync_0 = spi_csn[2];\n  assign spi_csn_1 = spi_csn[1];\n  assign spi_csn_0 = spi_csn[0];\n\n  // instantiations\n"], ["hdl/projects/fmcadc5/vc707/system_top.v@298:308", "  assign fan_pwm = 1'b1;\n  assign dac_clk = spi_clk;\n  assign dac_data = spi_mosi;\n  assign dac_sync_1 = spi_csn[3];\n  assign dac_sync_0 = spi_csn[2];\n  assign spi_csn_1 = spi_csn[1];\n  assign spi_csn_0 = spi_csn[0];\n\n  // instantiations\n\n  IBUFDS_GTE2 i_ibufds_rx_ref_clk_0 (\n"], ["hdl/projects/fmcadc5/vc707/system_top.v@295:305", "  // spi\n\n  assign iic_rstn = 1'b1;\n  assign fan_pwm = 1'b1;\n  assign dac_clk = spi_clk;\n  assign dac_data = spi_mosi;\n  assign dac_sync_1 = spi_csn[3];\n  assign dac_sync_0 = spi_csn[2];\n  assign spi_csn_1 = spi_csn[1];\n  assign spi_csn_0 = spi_csn[0];\n\n"], ["hdl/projects/fmcadc5/vc707/system_top.v@297:307", "  assign iic_rstn = 1'b1;\n  assign fan_pwm = 1'b1;\n  assign dac_clk = spi_clk;\n  assign dac_data = spi_mosi;\n  assign dac_sync_1 = spi_csn[3];\n  assign dac_sync_0 = spi_csn[2];\n  assign spi_csn_1 = spi_csn[1];\n  assign spi_csn_0 = spi_csn[0];\n\n  // instantiations\n\n"], ["hdl/projects/fmcadc5/vc707/system_top.v@294:304", "\n  // spi\n\n  assign iic_rstn = 1'b1;\n  assign fan_pwm = 1'b1;\n  assign dac_clk = spi_clk;\n  assign dac_data = spi_mosi;\n  assign dac_sync_1 = spi_csn[3];\n  assign dac_sync_0 = spi_csn[2];\n  assign spi_csn_1 = spi_csn[1];\n  assign spi_csn_0 = spi_csn[0];\n"]], "Diff Content": {"Delete": [], "Add": [[304, "  assign drst_1 = 1'b0;\n"], [304, "  assign arst_1 = 1'b0;\n"], [304, "  assign drst_0 = 1'b0;\n"], [304, "  assign arst_0 = 1'b0;\n"], [304, "  always @(posedge up_clk or negedge up_rstn) begin\n"], [304, "    if (up_rstn == 1'b0) begin\n"], [304, "      gpio_o_60_56_d <= 5'd0;\n"], [304, "      gpio_dld <= 1'b0;\n"], [304, "    end else begin\n"], [304, "      gpio_o_60_56_d <= gpio_o[60:56];\n"], [304, "      if (gpio_o[60:56] == gpio_o_60_56_d) begin\n"], [304, "        gpio_dld <= 1'b0;\n"], [304, "      end else begin\n"], [304, "        gpio_dld <= 1'b1;\n"], [304, "      end\n"], [304, "    end\n"], [304, "  end\n"], [304, "  ad_lvds_out #(\n"], [304, "    .DEVICE_TYPE (0),\n"], [304, "    .SINGLE_ENDED (0),\n"], [304, "    .IODELAY_ENABLE (1),\n"], [304, "    .IODELAY_CTRL (1),\n"], [304, "    .IODELAY_GROUP (\"FMCADC5_SYSREF_IODELAY_GROUP\"))\n"], [304, "  i_rx_sysref (\n"], [304, "    .tx_clk (rx_clk),\n"], [304, "    .tx_data_p (rx_sysref_s),\n"], [304, "    .tx_data_n (rx_sysref_s),\n"], [304, "    .tx_data_out_p (rx_sysref_p),\n"], [304, "    .tx_data_out_n (rx_sysref_n),\n"], [304, "    .up_clk (up_clk),\n"], [304, "    .up_dld (gpio_dld),\n"], [304, "    .up_dwdata (gpio_o[60:56]),\n"], [304, "    .up_drdata (gpio_i[60:56]),\n"], [304, "    .delay_clk (delay_clk),\n"], [304, "    .delay_rst (delay_rst),\n"], [304, "    .delay_locked (gpio_i[61]));\n"]]}}