// Seed: 2201361774
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_2 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_6, id_7, id_8;
  wire id_9;
  module_0(
      id_4, id_2, id_2
  );
  assign #id_10 id_6 = id_8;
  tri1 id_11;
  assign id_11 = 1;
endmodule
