RISCV MP+[rf-addr-ws]+fence.r.rw
"RfLeave DpAddrdW WsBack Rfe Fence.r.rwdRR Fre"
Cycle=Rfe Fence.r.rwdRR Fre RfLeave DpAddrdW WsBack
Relax=
Safe=Rfe Fre Fence.r.rwdRR DpAddrdW RfLeave WsBack
Generator=diy7 (version 7.51+4(dev))
Prefetch=0:x=F,0:y=W,1:x=F,1:y=W,2:y=F,2:x=T
Com=Rf Ws Fr
Orig=RfLeave DpAddrdW WsBack Rfe Fence.r.rwdRR Fre
{
0:x5=1; 0:x6=x; 0:x7=2; 0:x8=y;
1:x6=x; 1:x8=1; 1:x9=y;
2:x6=y; 2:x8=x;
}
 P0          | P1            | P2          ;
 sw x5,0(x6) | lw x5,0(x6)   | lw x5,0(x6) ;
 sw x7,0(x8) | xor x7,x5,x5  | fence r,rw  ;
             | add x10,x9,x7 | lw x7,0(x8) ;
             | sw x8,0(x10)  |             ;
exists
(y=2 /\ 1:x5=1 /\ 2:x5=2 /\ 2:x7=0)
