// Seed: 1686014355
module module_0 (
    input tri0 id_0,
    input uwire id_1,
    output wand id_2,
    output wire id_3,
    input wor id_4,
    input supply0 id_5,
    input supply0 id_6,
    output supply1 id_7,
    output supply1 id_8,
    output tri1 id_9,
    input supply0 id_10,
    input tri0 id_11,
    input wire id_12,
    output wire id_13,
    output wire id_14,
    input wire id_15,
    input tri0 id_16,
    output wor id_17,
    input wor id_18
);
endmodule
module module_1 (
    input wor id_0,
    output uwire id_1#(.id_10(-1'h0)),
    output tri1 id_2,
    input tri id_3,
    output uwire id_4,
    input tri1 id_5,
    output tri0 id_6,
    input wand id_7,
    input supply1 id_8
);
  rpmos (-1, id_6, 1);
  module_0 modCall_1 (
      id_5,
      id_5,
      id_4,
      id_1,
      id_8,
      id_5,
      id_0,
      id_1,
      id_1,
      id_1,
      id_7,
      id_0,
      id_5,
      id_1,
      id_4,
      id_3,
      id_7,
      id_2,
      id_3
  );
  assign id_10 = -1;
endmodule
