////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____ 
//  /   /\/   / 
// /___/  \  /    Vendor: Xilinx 
// \   \   \/     Version : 14.7
//  \   \         Application : sch2hdl
//  /   /         Filename : MUX4T1_4.vf
// /___/   /\     Timestamp : 01/10/2016 12:46:15
// \   \  /  \ 
//  \___\/\___\ 
//
//Command: sch2hdl -sympath E:/PushBox/ipcore_dir -intstyle ise -family spartan3 -verilog E:/PushBox/MUX4T1_4.vf -w E:/PushBox/MUX4T1_4.sch
//Design Name: MUX4T1_4
//Device: spartan3
//Purpose:
//    This verilog netlist is translated from an ECS schematic.It can be 
//    synthesized and simulated, but it should not be modified. 
//
`timescale 1ns / 1ps

module MUX4T1_4(I0, 
                I1, 
                I2, 
                I3, 
                s, 
                o);

    input [3:0] I0;
    input [3:0] I1;
    input [3:0] I2;
    input [3:0] I3;
    input [1:0] s;
   output [3:0] o;
   
   wire XLXN_6;
   wire XLXN_7;
   wire XLXN_9;
   wire XLXN_10;
   wire XLXN_11;
   wire XLXN_12;
   wire XLXN_22;
   wire XLXN_23;
   wire XLXN_24;
   wire XLXN_26;
   wire XLXN_27;
   wire XLXN_28;
   wire XLXN_29;
   wire XLXN_31;
   wire XLXN_32;
   wire XLXN_33;
   wire XLXN_34;
   wire XLXN_36;
   wire XLXN_40;
   wire XLXN_56;
   wire XLXN_57;
   wire XLXN_58;
   
   INV  XLXI_1 (.I(s[0]), 
               .O(XLXN_6));
   INV  XLXI_2 (.I(s[1]), 
               .O(XLXN_7));
   AND2  XLXI_3 (.I0(XLXN_7), 
                .I1(XLXN_6), 
                .O(XLXN_40));
   AND2  XLXI_4 (.I0(XLXN_7), 
                .I1(s[0]), 
                .O(XLXN_56));
   AND2  XLXI_5 (.I0(s[1]), 
                .I1(XLXN_6), 
                .O(XLXN_57));
   AND2  XLXI_6 (.I0(s[1]), 
                .I1(s[0]), 
                .O(XLXN_58));
   AND2  XLXI_7 (.I0(I0[0]), 
                .I1(XLXN_40), 
                .O(XLXN_9));
   AND2  XLXI_8 (.I0(I1[0]), 
                .I1(XLXN_56), 
                .O(XLXN_10));
   AND2  XLXI_9 (.I0(I2[0]), 
                .I1(XLXN_57), 
                .O(XLXN_11));
   AND2  XLXI_10 (.I0(I3[0]), 
                 .I1(XLXN_58), 
                 .O(XLXN_12));
   OR4  XLXI_11 (.I0(XLXN_12), 
                .I1(XLXN_11), 
                .I2(XLXN_10), 
                .I3(XLXN_9), 
                .O(o[0]));
   OR4  XLXI_17 (.I0(XLXN_24), 
                .I1(XLXN_26), 
                .I2(XLXN_23), 
                .I3(XLXN_22), 
                .O(o[1]));
   AND2  XLXI_18 (.I0(I0[1]), 
                 .I1(XLXN_40), 
                 .O(XLXN_22));
   AND2  XLXI_19 (.I0(I1[1]), 
                 .I1(XLXN_56), 
                 .O(XLXN_23));
   AND2  XLXI_20 (.I0(I2[1]), 
                 .I1(XLXN_57), 
                 .O(XLXN_26));
   AND2  XLXI_21 (.I0(I3[1]), 
                 .I1(XLXN_58), 
                 .O(XLXN_24));
   OR4  XLXI_22 (.I0(XLXN_29), 
                .I1(XLXN_31), 
                .I2(XLXN_28), 
                .I3(XLXN_27), 
                .O(o[2]));
   AND2  XLXI_23 (.I0(I0[2]), 
                 .I1(XLXN_40), 
                 .O(XLXN_27));
   AND2  XLXI_24 (.I0(I1[2]), 
                 .I1(XLXN_56), 
                 .O(XLXN_28));
   AND2  XLXI_25 (.I0(I2[2]), 
                 .I1(XLXN_57), 
                 .O(XLXN_31));
   AND2  XLXI_26 (.I0(I3[2]), 
                 .I1(XLXN_58), 
                 .O(XLXN_29));
   OR4  XLXI_27 (.I0(XLXN_34), 
                .I1(XLXN_36), 
                .I2(XLXN_33), 
                .I3(XLXN_32), 
                .O(o[3]));
   AND2  XLXI_28 (.I0(I0[3]), 
                 .I1(XLXN_40), 
                 .O(XLXN_32));
   AND2  XLXI_29 (.I0(I1[3]), 
                 .I1(XLXN_56), 
                 .O(XLXN_33));
   AND2  XLXI_30 (.I0(I2[3]), 
                 .I1(XLXN_57), 
                 .O(XLXN_36));
   AND2  XLXI_31 (.I0(I3[3]), 
                 .I1(XLXN_58), 
                 .O(XLXN_34));
endmodule
