{
  "module_name": "ata.h",
  "hash_id": "b7672f9bf6d07be45b83bee2401869598023e4ee21ca2282614440f739cc83df",
  "original_prompt": "Ingested from linux-6.6.14/include/linux/ata.h",
  "human_readable_source": " \n\n \n\n#ifndef __LINUX_ATA_H__\n#define __LINUX_ATA_H__\n\n#include <linux/bits.h>\n#include <linux/string.h>\n#include <linux/types.h>\n\n \n#define ATA_DMA_BOUNDARY\t0xffffUL\n#define ATA_DMA_MASK\t\t0xffffffffULL\n\nenum {\n\t \n\tATA_MAX_DEVICES\t\t= 2,\t \n\tATA_MAX_PRD\t\t= 256,\t \n\tATA_SECT_SIZE\t\t= 512,\n\tATA_MAX_SECTORS_128\t= 128,\n\tATA_MAX_SECTORS\t\t= 256,\n\tATA_MAX_SECTORS_1024    = 1024,\n\tATA_MAX_SECTORS_LBA48\t= 65535, \n\tATA_MAX_SECTORS_TAPE\t= 65535,\n\tATA_MAX_TRIM_RNUM\t= 64,\t \n\n\tATA_ID_WORDS\t\t= 256,\n\tATA_ID_CONFIG\t\t= 0,\n\tATA_ID_CYLS\t\t= 1,\n\tATA_ID_HEADS\t\t= 3,\n\tATA_ID_SECTORS\t\t= 6,\n\tATA_ID_SERNO\t\t= 10,\n\tATA_ID_BUF_SIZE\t\t= 21,\n\tATA_ID_FW_REV\t\t= 23,\n\tATA_ID_PROD\t\t= 27,\n\tATA_ID_MAX_MULTSECT\t= 47,\n\tATA_ID_DWORD_IO\t\t= 48,\t \n\tATA_ID_TRUSTED\t\t= 48,\t \n\tATA_ID_CAPABILITY\t= 49,\n\tATA_ID_OLD_PIO_MODES\t= 51,\n\tATA_ID_OLD_DMA_MODES\t= 52,\n\tATA_ID_FIELD_VALID\t= 53,\n\tATA_ID_CUR_CYLS\t\t= 54,\n\tATA_ID_CUR_HEADS\t= 55,\n\tATA_ID_CUR_SECTORS\t= 56,\n\tATA_ID_MULTSECT\t\t= 59,\n\tATA_ID_LBA_CAPACITY\t= 60,\n\tATA_ID_SWDMA_MODES\t= 62,\n\tATA_ID_MWDMA_MODES\t= 63,\n\tATA_ID_PIO_MODES\t= 64,\n\tATA_ID_EIDE_DMA_MIN\t= 65,\n\tATA_ID_EIDE_DMA_TIME\t= 66,\n\tATA_ID_EIDE_PIO\t\t= 67,\n\tATA_ID_EIDE_PIO_IORDY\t= 68,\n\tATA_ID_ADDITIONAL_SUPP\t= 69,\n\tATA_ID_QUEUE_DEPTH\t= 75,\n\tATA_ID_SATA_CAPABILITY\t= 76,\n\tATA_ID_SATA_CAPABILITY_2\t= 77,\n\tATA_ID_FEATURE_SUPP\t= 78,\n\tATA_ID_MAJOR_VER\t= 80,\n\tATA_ID_COMMAND_SET_1\t= 82,\n\tATA_ID_COMMAND_SET_2\t= 83,\n\tATA_ID_CFSSE\t\t= 84,\n\tATA_ID_CFS_ENABLE_1\t= 85,\n\tATA_ID_CFS_ENABLE_2\t= 86,\n\tATA_ID_CSF_DEFAULT\t= 87,\n\tATA_ID_UDMA_MODES\t= 88,\n\tATA_ID_HW_CONFIG\t= 93,\n\tATA_ID_SPG\t\t= 98,\n\tATA_ID_LBA_CAPACITY_2\t= 100,\n\tATA_ID_SECTOR_SIZE\t= 106,\n\tATA_ID_WWN\t\t= 108,\n\tATA_ID_LOGICAL_SECTOR_SIZE\t= 117,\t \n\tATA_ID_COMMAND_SET_3\t= 119,\n\tATA_ID_COMMAND_SET_4\t= 120,\n\tATA_ID_LAST_LUN\t\t= 126,\n\tATA_ID_DLF\t\t= 128,\n\tATA_ID_CSFO\t\t= 129,\n\tATA_ID_CFA_POWER\t= 160,\n\tATA_ID_CFA_KEY_MGMT\t= 162,\n\tATA_ID_CFA_MODES\t= 163,\n\tATA_ID_DATA_SET_MGMT\t= 169,\n\tATA_ID_SCT_CMD_XPORT\t= 206,\n\tATA_ID_ROT_SPEED\t= 217,\n\tATA_ID_PIO4\t\t= (1 << 1),\n\n\tATA_ID_SERNO_LEN\t= 20,\n\tATA_ID_FW_REV_LEN\t= 8,\n\tATA_ID_PROD_LEN\t\t= 40,\n\tATA_ID_WWN_LEN\t\t= 8,\n\n\tATA_PCI_CTL_OFS\t\t= 2,\n\n\tATA_PIO0\t\t= (1 << 0),\n\tATA_PIO1\t\t= ATA_PIO0 | (1 << 1),\n\tATA_PIO2\t\t= ATA_PIO1 | (1 << 2),\n\tATA_PIO3\t\t= ATA_PIO2 | (1 << 3),\n\tATA_PIO4\t\t= ATA_PIO3 | (1 << 4),\n\tATA_PIO5\t\t= ATA_PIO4 | (1 << 5),\n\tATA_PIO6\t\t= ATA_PIO5 | (1 << 6),\n\n\tATA_PIO4_ONLY\t\t= (1 << 4),\n\n\tATA_SWDMA0\t\t= (1 << 0),\n\tATA_SWDMA1\t\t= ATA_SWDMA0 | (1 << 1),\n\tATA_SWDMA2\t\t= ATA_SWDMA1 | (1 << 2),\n\n\tATA_SWDMA2_ONLY\t\t= (1 << 2),\n\n\tATA_MWDMA0\t\t= (1 << 0),\n\tATA_MWDMA1\t\t= ATA_MWDMA0 | (1 << 1),\n\tATA_MWDMA2\t\t= ATA_MWDMA1 | (1 << 2),\n\tATA_MWDMA3\t\t= ATA_MWDMA2 | (1 << 3),\n\tATA_MWDMA4\t\t= ATA_MWDMA3 | (1 << 4),\n\n\tATA_MWDMA12_ONLY\t= (1 << 1) | (1 << 2),\n\tATA_MWDMA2_ONLY\t\t= (1 << 2),\n\n\tATA_UDMA0\t\t= (1 << 0),\n\tATA_UDMA1\t\t= ATA_UDMA0 | (1 << 1),\n\tATA_UDMA2\t\t= ATA_UDMA1 | (1 << 2),\n\tATA_UDMA3\t\t= ATA_UDMA2 | (1 << 3),\n\tATA_UDMA4\t\t= ATA_UDMA3 | (1 << 4),\n\tATA_UDMA5\t\t= ATA_UDMA4 | (1 << 5),\n\tATA_UDMA6\t\t= ATA_UDMA5 | (1 << 6),\n\tATA_UDMA7\t\t= ATA_UDMA6 | (1 << 7),\n\t \n\n\tATA_UDMA24_ONLY\t\t= (1 << 2) | (1 << 4),\n\n\tATA_UDMA_MASK_40C\t= ATA_UDMA2,\t \n\n\t \n\tATA_PRD_SZ\t\t= 8,\n\tATA_PRD_TBL_SZ\t\t= (ATA_MAX_PRD * ATA_PRD_SZ),\n\tATA_PRD_EOT\t\t= (1 << 31),\t \n\n\tATA_DMA_TABLE_OFS\t= 4,\n\tATA_DMA_STATUS\t\t= 2,\n\tATA_DMA_CMD\t\t= 0,\n\tATA_DMA_WR\t\t= (1 << 3),\n\tATA_DMA_START\t\t= (1 << 0),\n\tATA_DMA_INTR\t\t= (1 << 2),\n\tATA_DMA_ERR\t\t= (1 << 1),\n\tATA_DMA_ACTIVE\t\t= (1 << 0),\n\n\t \n\tATA_HOB\t\t\t= (1 << 7),\t \n\tATA_NIEN\t\t= (1 << 1),\t \n\tATA_LBA\t\t\t= (1 << 6),\t \n\tATA_DEV1\t\t= (1 << 4),\t \n\tATA_DEVICE_OBS\t\t= (1 << 7) | (1 << 5),  \n\tATA_DEVCTL_OBS\t\t= (1 << 3),\t \n\tATA_BUSY\t\t= (1 << 7),\t \n\tATA_DRDY\t\t= (1 << 6),\t \n\tATA_DF\t\t\t= (1 << 5),\t \n\tATA_DSC\t\t\t= (1 << 4),\t \n\tATA_DRQ\t\t\t= (1 << 3),\t \n\tATA_CORR\t\t= (1 << 2),\t \n\tATA_SENSE\t\t= (1 << 1),\t \n\tATA_ERR\t\t\t= (1 << 0),\t \n\tATA_SRST\t\t= (1 << 2),\t \n\tATA_ICRC\t\t= (1 << 7),\t \n\tATA_BBK\t\t\t= ATA_ICRC,\t \n\tATA_UNC\t\t\t= (1 << 6),\t \n\tATA_MC\t\t\t= (1 << 5),\t \n\tATA_IDNF\t\t= (1 << 4),\t \n\tATA_MCR\t\t\t= (1 << 3),\t \n\tATA_ABORTED\t\t= (1 << 2),\t \n\tATA_TRK0NF\t\t= (1 << 1),\t \n\tATA_AMNF\t\t= (1 << 0),\t \n\tATAPI_LFS\t\t= 0xF0,\t\t \n\tATAPI_EOM\t\t= ATA_TRK0NF,\t \n\tATAPI_ILI\t\t= ATA_AMNF,\t \n\tATAPI_IO\t\t= (1 << 1),\n\tATAPI_COD\t\t= (1 << 0),\n\n\t \n\tATA_REG_DATA\t\t= 0x00,\n\tATA_REG_ERR\t\t= 0x01,\n\tATA_REG_NSECT\t\t= 0x02,\n\tATA_REG_LBAL\t\t= 0x03,\n\tATA_REG_LBAM\t\t= 0x04,\n\tATA_REG_LBAH\t\t= 0x05,\n\tATA_REG_DEVICE\t\t= 0x06,\n\tATA_REG_STATUS\t\t= 0x07,\n\n\tATA_REG_FEATURE\t\t= ATA_REG_ERR,  \n\tATA_REG_CMD\t\t= ATA_REG_STATUS,\n\tATA_REG_BYTEL\t\t= ATA_REG_LBAM,\n\tATA_REG_BYTEH\t\t= ATA_REG_LBAH,\n\tATA_REG_DEVSEL\t\t= ATA_REG_DEVICE,\n\tATA_REG_IRQ\t\t= ATA_REG_NSECT,\n\n\t \n\tATA_CMD_DEV_RESET\t= 0x08,  \n\tATA_CMD_CHK_POWER\t= 0xE5,  \n\tATA_CMD_STANDBY\t\t= 0xE2,  \n\tATA_CMD_IDLE\t\t= 0xE3,  \n\tATA_CMD_EDD\t\t= 0x90,\t \n\tATA_CMD_DOWNLOAD_MICRO  = 0x92,\n\tATA_CMD_DOWNLOAD_MICRO_DMA = 0x93,\n\tATA_CMD_NOP\t\t= 0x00,\n\tATA_CMD_FLUSH\t\t= 0xE7,\n\tATA_CMD_FLUSH_EXT\t= 0xEA,\n\tATA_CMD_ID_ATA\t\t= 0xEC,\n\tATA_CMD_ID_ATAPI\t= 0xA1,\n\tATA_CMD_SERVICE\t\t= 0xA2,\n\tATA_CMD_READ\t\t= 0xC8,\n\tATA_CMD_READ_EXT\t= 0x25,\n\tATA_CMD_READ_QUEUED\t= 0x26,\n\tATA_CMD_READ_STREAM_EXT\t= 0x2B,\n\tATA_CMD_READ_STREAM_DMA_EXT = 0x2A,\n\tATA_CMD_WRITE\t\t= 0xCA,\n\tATA_CMD_WRITE_EXT\t= 0x35,\n\tATA_CMD_WRITE_QUEUED\t= 0x36,\n\tATA_CMD_WRITE_STREAM_EXT = 0x3B,\n\tATA_CMD_WRITE_STREAM_DMA_EXT = 0x3A,\n\tATA_CMD_WRITE_FUA_EXT\t= 0x3D,\n\tATA_CMD_WRITE_QUEUED_FUA_EXT = 0x3E,\n\tATA_CMD_FPDMA_READ\t= 0x60,\n\tATA_CMD_FPDMA_WRITE\t= 0x61,\n\tATA_CMD_NCQ_NON_DATA\t= 0x63,\n\tATA_CMD_FPDMA_SEND\t= 0x64,\n\tATA_CMD_FPDMA_RECV\t= 0x65,\n\tATA_CMD_PIO_READ\t= 0x20,\n\tATA_CMD_PIO_READ_EXT\t= 0x24,\n\tATA_CMD_PIO_WRITE\t= 0x30,\n\tATA_CMD_PIO_WRITE_EXT\t= 0x34,\n\tATA_CMD_READ_MULTI\t= 0xC4,\n\tATA_CMD_READ_MULTI_EXT\t= 0x29,\n\tATA_CMD_WRITE_MULTI\t= 0xC5,\n\tATA_CMD_WRITE_MULTI_EXT\t= 0x39,\n\tATA_CMD_WRITE_MULTI_FUA_EXT = 0xCE,\n\tATA_CMD_SET_FEATURES\t= 0xEF,\n\tATA_CMD_SET_MULTI\t= 0xC6,\n\tATA_CMD_PACKET\t\t= 0xA0,\n\tATA_CMD_VERIFY\t\t= 0x40,\n\tATA_CMD_VERIFY_EXT\t= 0x42,\n\tATA_CMD_WRITE_UNCORR_EXT = 0x45,\n\tATA_CMD_STANDBYNOW1\t= 0xE0,\n\tATA_CMD_IDLEIMMEDIATE\t= 0xE1,\n\tATA_CMD_SLEEP\t\t= 0xE6,\n\tATA_CMD_INIT_DEV_PARAMS\t= 0x91,\n\tATA_CMD_READ_NATIVE_MAX\t= 0xF8,\n\tATA_CMD_READ_NATIVE_MAX_EXT = 0x27,\n\tATA_CMD_SET_MAX\t\t= 0xF9,\n\tATA_CMD_SET_MAX_EXT\t= 0x37,\n\tATA_CMD_READ_LOG_EXT\t= 0x2F,\n\tATA_CMD_WRITE_LOG_EXT\t= 0x3F,\n\tATA_CMD_READ_LOG_DMA_EXT = 0x47,\n\tATA_CMD_WRITE_LOG_DMA_EXT = 0x57,\n\tATA_CMD_TRUSTED_NONDATA\t= 0x5B,\n\tATA_CMD_TRUSTED_RCV\t= 0x5C,\n\tATA_CMD_TRUSTED_RCV_DMA = 0x5D,\n\tATA_CMD_TRUSTED_SND\t= 0x5E,\n\tATA_CMD_TRUSTED_SND_DMA = 0x5F,\n\tATA_CMD_PMP_READ\t= 0xE4,\n\tATA_CMD_PMP_READ_DMA\t= 0xE9,\n\tATA_CMD_PMP_WRITE\t= 0xE8,\n\tATA_CMD_PMP_WRITE_DMA\t= 0xEB,\n\tATA_CMD_CONF_OVERLAY\t= 0xB1,\n\tATA_CMD_SEC_SET_PASS\t= 0xF1,\n\tATA_CMD_SEC_UNLOCK\t= 0xF2,\n\tATA_CMD_SEC_ERASE_PREP\t= 0xF3,\n\tATA_CMD_SEC_ERASE_UNIT\t= 0xF4,\n\tATA_CMD_SEC_FREEZE_LOCK\t= 0xF5,\n\tATA_CMD_SEC_DISABLE_PASS = 0xF6,\n\tATA_CMD_CONFIG_STREAM\t= 0x51,\n\tATA_CMD_SMART\t\t= 0xB0,\n\tATA_CMD_MEDIA_LOCK\t= 0xDE,\n\tATA_CMD_MEDIA_UNLOCK\t= 0xDF,\n\tATA_CMD_DSM\t\t= 0x06,\n\tATA_CMD_CHK_MED_CRD_TYP = 0xD1,\n\tATA_CMD_CFA_REQ_EXT_ERR = 0x03,\n\tATA_CMD_CFA_WRITE_NE\t= 0x38,\n\tATA_CMD_CFA_TRANS_SECT\t= 0x87,\n\tATA_CMD_CFA_ERASE\t= 0xC0,\n\tATA_CMD_CFA_WRITE_MULT_NE = 0xCD,\n\tATA_CMD_REQ_SENSE_DATA  = 0x0B,\n\tATA_CMD_SANITIZE_DEVICE = 0xB4,\n\tATA_CMD_ZAC_MGMT_IN\t= 0x4A,\n\tATA_CMD_ZAC_MGMT_OUT\t= 0x9F,\n\n\t \n\tATA_CMD_RESTORE\t\t= 0x10,\n\n\t \n\tATA_SUBCMD_FPDMA_RECV_RD_LOG_DMA_EXT = 0x01,\n\tATA_SUBCMD_FPDMA_RECV_ZAC_MGMT_IN    = 0x02,\n\n\t \n\tATA_SUBCMD_FPDMA_SEND_DSM            = 0x00,\n\tATA_SUBCMD_FPDMA_SEND_WR_LOG_DMA_EXT = 0x02,\n\n\t \n\tATA_SUBCMD_NCQ_NON_DATA_ABORT_QUEUE  = 0x00,\n\tATA_SUBCMD_NCQ_NON_DATA_SET_FEATURES = 0x05,\n\tATA_SUBCMD_NCQ_NON_DATA_ZERO_EXT     = 0x06,\n\tATA_SUBCMD_NCQ_NON_DATA_ZAC_MGMT_OUT = 0x07,\n\n\t \n\tATA_SUBCMD_ZAC_MGMT_IN_REPORT_ZONES = 0x00,\n\n\t \n\tATA_SUBCMD_ZAC_MGMT_OUT_CLOSE_ZONE = 0x01,\n\tATA_SUBCMD_ZAC_MGMT_OUT_FINISH_ZONE = 0x02,\n\tATA_SUBCMD_ZAC_MGMT_OUT_OPEN_ZONE = 0x03,\n\tATA_SUBCMD_ZAC_MGMT_OUT_RESET_WRITE_POINTER = 0x04,\n\n\t \n\tATA_LOG_DIRECTORY\t= 0x0,\n\tATA_LOG_SATA_NCQ\t= 0x10,\n\tATA_LOG_NCQ_NON_DATA\t= 0x12,\n\tATA_LOG_NCQ_SEND_RECV\t= 0x13,\n\tATA_LOG_CDL\t\t= 0x18,\n\tATA_LOG_CDL_SIZE\t= ATA_SECT_SIZE,\n\tATA_LOG_IDENTIFY_DEVICE\t= 0x30,\n\tATA_LOG_SENSE_NCQ\t= 0x0F,\n\tATA_LOG_SENSE_NCQ_SIZE\t= ATA_SECT_SIZE * 2,\n\tATA_LOG_CONCURRENT_POSITIONING_RANGES = 0x47,\n\n\t \n\tATA_LOG_SUPPORTED_CAPABILITIES\t= 0x03,\n\tATA_LOG_CURRENT_SETTINGS  = 0x04,\n\tATA_LOG_SECURITY\t  = 0x06,\n\tATA_LOG_SATA_SETTINGS\t  = 0x08,\n\tATA_LOG_ZONED_INFORMATION = 0x09,\n\n\t \n\tATA_LOG_DEVSLP_OFFSET\t  = 0x30,\n\tATA_LOG_DEVSLP_SIZE\t  = 0x08,\n\tATA_LOG_DEVSLP_MDAT\t  = 0x00,\n\tATA_LOG_DEVSLP_MDAT_MASK  = 0x1F,\n\tATA_LOG_DEVSLP_DETO\t  = 0x01,\n\tATA_LOG_DEVSLP_VALID\t  = 0x07,\n\tATA_LOG_DEVSLP_VALID_MASK = 0x80,\n\tATA_LOG_NCQ_PRIO_OFFSET   = 0x09,\n\n\t \n\tATA_LOG_NCQ_SEND_RECV_SUBCMDS_OFFSET\t= 0x00,\n\tATA_LOG_NCQ_SEND_RECV_SUBCMDS_DSM\t= (1 << 0),\n\tATA_LOG_NCQ_SEND_RECV_DSM_OFFSET\t= 0x04,\n\tATA_LOG_NCQ_SEND_RECV_DSM_TRIM\t\t= (1 << 0),\n\tATA_LOG_NCQ_SEND_RECV_RD_LOG_OFFSET\t= 0x08,\n\tATA_LOG_NCQ_SEND_RECV_RD_LOG_SUPPORTED  = (1 << 0),\n\tATA_LOG_NCQ_SEND_RECV_WR_LOG_OFFSET\t= 0x0C,\n\tATA_LOG_NCQ_SEND_RECV_WR_LOG_SUPPORTED  = (1 << 0),\n\tATA_LOG_NCQ_SEND_RECV_ZAC_MGMT_OFFSET\t= 0x10,\n\tATA_LOG_NCQ_SEND_RECV_ZAC_MGMT_OUT_SUPPORTED = (1 << 0),\n\tATA_LOG_NCQ_SEND_RECV_ZAC_MGMT_IN_SUPPORTED = (1 << 1),\n\tATA_LOG_NCQ_SEND_RECV_SIZE\t\t= 0x14,\n\n\t \n\tATA_LOG_NCQ_NON_DATA_SUBCMDS_OFFSET\t= 0x00,\n\tATA_LOG_NCQ_NON_DATA_ABORT_OFFSET\t= 0x00,\n\tATA_LOG_NCQ_NON_DATA_ABORT_NCQ\t\t= (1 << 0),\n\tATA_LOG_NCQ_NON_DATA_ABORT_ALL\t\t= (1 << 1),\n\tATA_LOG_NCQ_NON_DATA_ABORT_STREAMING\t= (1 << 2),\n\tATA_LOG_NCQ_NON_DATA_ABORT_NON_STREAMING = (1 << 3),\n\tATA_LOG_NCQ_NON_DATA_ABORT_SELECTED\t= (1 << 4),\n\tATA_LOG_NCQ_NON_DATA_ZAC_MGMT_OFFSET\t= 0x1C,\n\tATA_LOG_NCQ_NON_DATA_ZAC_MGMT_OUT\t= (1 << 0),\n\tATA_LOG_NCQ_NON_DATA_SIZE\t\t= 0x40,\n\n\t \n\tATA_CMD_READ_LONG\t= 0x22,\n\tATA_CMD_READ_LONG_ONCE\t= 0x23,\n\tATA_CMD_WRITE_LONG\t= 0x32,\n\tATA_CMD_WRITE_LONG_ONCE\t= 0x33,\n\n\t \n\tSETFEATURES_XFER\t= 0x03,\n\tXFER_UDMA_7\t\t= 0x47,\n\tXFER_UDMA_6\t\t= 0x46,\n\tXFER_UDMA_5\t\t= 0x45,\n\tXFER_UDMA_4\t\t= 0x44,\n\tXFER_UDMA_3\t\t= 0x43,\n\tXFER_UDMA_2\t\t= 0x42,\n\tXFER_UDMA_1\t\t= 0x41,\n\tXFER_UDMA_0\t\t= 0x40,\n\tXFER_MW_DMA_4\t\t= 0x24,\t \n\tXFER_MW_DMA_3\t\t= 0x23,\t \n\tXFER_MW_DMA_2\t\t= 0x22,\n\tXFER_MW_DMA_1\t\t= 0x21,\n\tXFER_MW_DMA_0\t\t= 0x20,\n\tXFER_SW_DMA_2\t\t= 0x12,\n\tXFER_SW_DMA_1\t\t= 0x11,\n\tXFER_SW_DMA_0\t\t= 0x10,\n\tXFER_PIO_6\t\t= 0x0E,\t \n\tXFER_PIO_5\t\t= 0x0D,\t \n\tXFER_PIO_4\t\t= 0x0C,\n\tXFER_PIO_3\t\t= 0x0B,\n\tXFER_PIO_2\t\t= 0x0A,\n\tXFER_PIO_1\t\t= 0x09,\n\tXFER_PIO_0\t\t= 0x08,\n\tXFER_PIO_SLOW\t\t= 0x00,\n\n\tSETFEATURES_WC_ON\t= 0x02,  \n\tSETFEATURES_WC_OFF\t= 0x82,  \n\n\tSETFEATURES_RA_ON\t= 0xaa,  \n\tSETFEATURES_RA_OFF\t= 0x55,  \n\n\t \n\tSETFEATURES_AAM_ON\t= 0x42,\n\tSETFEATURES_AAM_OFF\t= 0xC2,\n\n\tSETFEATURES_SPINUP\t\t= 0x07,  \n\tSETFEATURES_SPINUP_TIMEOUT\t= 30000,  \n\n\tSETFEATURES_SATA_ENABLE = 0x10,  \n\tSETFEATURES_SATA_DISABLE = 0x90,  \n\n\tSETFEATURES_CDL\t\t= 0x0d,  \n\n\t \n\tSATA_FPDMA_OFFSET\t= 0x01,\t \n\tSATA_FPDMA_AA\t\t= 0x02,  \n\tSATA_DIPM\t\t= 0x03,\t \n\tSATA_FPDMA_IN_ORDER\t= 0x04,\t \n\tSATA_AN\t\t\t= 0x05,\t \n\tSATA_SSP\t\t= 0x06,\t \n\tSATA_DEVSLP\t\t= 0x09,\t \n\n\tSETFEATURE_SENSE_DATA\t= 0xC3,  \n\tSETFEATURE_SENSE_DATA_SUCC_NCQ = 0xC4,  \n\n\t \n\tATA_SET_MAX_ADDR\t= 0x00,\n\tATA_SET_MAX_PASSWD\t= 0x01,\n\tATA_SET_MAX_LOCK\t= 0x02,\n\tATA_SET_MAX_UNLOCK\t= 0x03,\n\tATA_SET_MAX_FREEZE_LOCK\t= 0x04,\n\tATA_SET_MAX_PASSWD_DMA\t= 0x05,\n\tATA_SET_MAX_UNLOCK_DMA\t= 0x06,\n\n\t \n\tATA_DCO_RESTORE\t\t= 0xC0,\n\tATA_DCO_FREEZE_LOCK\t= 0xC1,\n\tATA_DCO_IDENTIFY\t= 0xC2,\n\tATA_DCO_SET\t\t= 0xC3,\n\n\t \n\tATA_SMART_ENABLE\t= 0xD8,\n\tATA_SMART_READ_VALUES\t= 0xD0,\n\tATA_SMART_READ_THRESHOLDS = 0xD1,\n\n\t \n\tATA_DSM_TRIM\t\t= 0x01,\n\n\t \n\tATA_SMART_LBAM_PASS\t= 0x4F,\n\tATA_SMART_LBAH_PASS\t= 0xC2,\n\n\t \n\tATAPI_PKT_DMA\t\t= (1 << 0),\n\tATAPI_DMADIR\t\t= (1 << 2),\t \n\tATAPI_CDB_LEN\t\t= 16,\n\n\t \n\tSATA_PMP_MAX_PORTS\t= 15,\n\tSATA_PMP_CTRL_PORT\t= 15,\n\n\tSATA_PMP_GSCR_DWORDS\t= 128,\n\tSATA_PMP_GSCR_PROD_ID\t= 0,\n\tSATA_PMP_GSCR_REV\t= 1,\n\tSATA_PMP_GSCR_PORT_INFO\t= 2,\n\tSATA_PMP_GSCR_ERROR\t= 32,\n\tSATA_PMP_GSCR_ERROR_EN\t= 33,\n\tSATA_PMP_GSCR_FEAT\t= 64,\n\tSATA_PMP_GSCR_FEAT_EN\t= 96,\n\n\tSATA_PMP_PSCR_STATUS\t= 0,\n\tSATA_PMP_PSCR_ERROR\t= 1,\n\tSATA_PMP_PSCR_CONTROL\t= 2,\n\n\tSATA_PMP_FEAT_BIST\t= (1 << 0),\n\tSATA_PMP_FEAT_PMREQ\t= (1 << 1),\n\tSATA_PMP_FEAT_DYNSSC\t= (1 << 2),\n\tSATA_PMP_FEAT_NOTIFY\t= (1 << 3),\n\n\t \n\tATA_CBL_NONE\t\t= 0,\n\tATA_CBL_PATA40\t\t= 1,\n\tATA_CBL_PATA80\t\t= 2,\n\tATA_CBL_PATA40_SHORT\t= 3,\t \n\tATA_CBL_PATA_UNK\t= 4,\t \n\tATA_CBL_PATA_IGN\t= 5,\t \n\tATA_CBL_SATA\t\t= 6,\n\n\t \n\tSCR_STATUS\t\t= 0,\n\tSCR_ERROR\t\t= 1,\n\tSCR_CONTROL\t\t= 2,\n\tSCR_ACTIVE\t\t= 3,\n\tSCR_NOTIFICATION\t= 4,\n\n\t \n\tSERR_DATA_RECOVERED\t= (1 << 0),  \n\tSERR_COMM_RECOVERED\t= (1 << 1),  \n\tSERR_DATA\t\t= (1 << 8),  \n\tSERR_PERSISTENT\t\t= (1 << 9),  \n\tSERR_PROTOCOL\t\t= (1 << 10),  \n\tSERR_INTERNAL\t\t= (1 << 11),  \n\tSERR_PHYRDY_CHG\t\t= (1 << 16),  \n\tSERR_PHY_INT_ERR\t= (1 << 17),  \n\tSERR_COMM_WAKE\t\t= (1 << 18),  \n\tSERR_10B_8B_ERR\t\t= (1 << 19),  \n\tSERR_DISPARITY\t\t= (1 << 20),  \n\tSERR_CRC\t\t= (1 << 21),  \n\tSERR_HANDSHAKE\t\t= (1 << 22),  \n\tSERR_LINK_SEQ_ERR\t= (1 << 23),  \n\tSERR_TRANS_ST_ERROR\t= (1 << 24),  \n\tSERR_UNRECOG_FIS\t= (1 << 25),  \n\tSERR_DEV_XCHG\t\t= (1 << 26),  \n};\n\nenum ata_prot_flags {\n\t \n\tATA_PROT_FLAG_PIO\t= (1 << 0),  \n\tATA_PROT_FLAG_DMA\t= (1 << 1),  \n\tATA_PROT_FLAG_NCQ\t= (1 << 2),  \n\tATA_PROT_FLAG_ATAPI\t= (1 << 3),  \n\n\t \n\tATA_PROT_UNKNOWN\t= (u8)-1,\n\tATA_PROT_NODATA\t\t= 0,\n\tATA_PROT_PIO\t\t= ATA_PROT_FLAG_PIO,\n\tATA_PROT_DMA\t\t= ATA_PROT_FLAG_DMA,\n\tATA_PROT_NCQ_NODATA\t= ATA_PROT_FLAG_NCQ,\n\tATA_PROT_NCQ\t\t= ATA_PROT_FLAG_DMA | ATA_PROT_FLAG_NCQ,\n\tATAPI_PROT_NODATA\t= ATA_PROT_FLAG_ATAPI,\n\tATAPI_PROT_PIO\t\t= ATA_PROT_FLAG_ATAPI | ATA_PROT_FLAG_PIO,\n\tATAPI_PROT_DMA\t\t= ATA_PROT_FLAG_ATAPI | ATA_PROT_FLAG_DMA,\n};\n\nenum ata_ioctls {\n\tATA_IOC_GET_IO32\t= 0x309,  \n\tATA_IOC_SET_IO32\t= 0x324,  \n};\n\n \n\nstruct ata_bmdma_prd {\n\t__le32\t\t\taddr;\n\t__le32\t\t\tflags_len;\n};\n\n \n#define ata_id_is_ata(id)\t(((id)[ATA_ID_CONFIG] & (1 << 15)) == 0)\n#define ata_id_has_lba(id)\t((id)[ATA_ID_CAPABILITY] & (1 << 9))\n#define ata_id_has_dma(id)\t((id)[ATA_ID_CAPABILITY] & (1 << 8))\n#define ata_id_has_ncq(id)\t((id)[ATA_ID_SATA_CAPABILITY] & (1 << 8))\n#define ata_id_queue_depth(id)\t(((id)[ATA_ID_QUEUE_DEPTH] & 0x1f) + 1)\n#define ata_id_removable(id)\t((id)[ATA_ID_CONFIG] & (1 << 7))\n#define ata_id_has_atapi_AN(id)\t\\\n\t((((id)[ATA_ID_SATA_CAPABILITY] != 0x0000) && \\\n\t  ((id)[ATA_ID_SATA_CAPABILITY] != 0xffff)) && \\\n\t ((id)[ATA_ID_FEATURE_SUPP] & (1 << 5)))\n#define ata_id_has_fpdma_aa(id)\t\\\n\t((((id)[ATA_ID_SATA_CAPABILITY] != 0x0000) && \\\n\t  ((id)[ATA_ID_SATA_CAPABILITY] != 0xffff)) && \\\n\t ((id)[ATA_ID_FEATURE_SUPP] & (1 << 2)))\n#define ata_id_has_devslp(id)\t\\\n\t((((id)[ATA_ID_SATA_CAPABILITY] != 0x0000) && \\\n\t  ((id)[ATA_ID_SATA_CAPABILITY] != 0xffff)) && \\\n\t ((id)[ATA_ID_FEATURE_SUPP] & (1 << 8)))\n#define ata_id_has_ncq_autosense(id) \\\n\t((((id)[ATA_ID_SATA_CAPABILITY] != 0x0000) && \\\n\t  ((id)[ATA_ID_SATA_CAPABILITY] != 0xffff)) && \\\n\t ((id)[ATA_ID_FEATURE_SUPP] & (1 << 7)))\n#define ata_id_has_dipm(id)\t\\\n\t((((id)[ATA_ID_SATA_CAPABILITY] != 0x0000) && \\\n\t  ((id)[ATA_ID_SATA_CAPABILITY] != 0xffff)) && \\\n\t ((id)[ATA_ID_FEATURE_SUPP] & (1 << 3)))\n#define ata_id_iordy_disable(id) ((id)[ATA_ID_CAPABILITY] & (1 << 10))\n#define ata_id_has_iordy(id) ((id)[ATA_ID_CAPABILITY] & (1 << 11))\n#define ata_id_u32(id,n)\t\\\n\t(((u32) (id)[(n) + 1] << 16) | ((u32) (id)[(n)]))\n#define ata_id_u64(id,n)\t\\\n\t( ((u64) (id)[(n) + 3] << 48) |\t\\\n\t  ((u64) (id)[(n) + 2] << 32) |\t\\\n\t  ((u64) (id)[(n) + 1] << 16) |\t\\\n\t  ((u64) (id)[(n) + 0]) )\n\n#define ata_id_cdb_intr(id)\t(((id)[ATA_ID_CONFIG] & 0x60) == 0x20)\n#define ata_id_has_da(id)\t((id)[ATA_ID_SATA_CAPABILITY_2] & (1 << 4))\n\nstatic inline bool ata_id_has_hipm(const u16 *id)\n{\n\tu16 val = id[ATA_ID_SATA_CAPABILITY];\n\n\tif (val == 0 || val == 0xffff)\n\t\treturn false;\n\n\treturn val & (1 << 9);\n}\n\nstatic inline bool ata_id_has_fua(const u16 *id)\n{\n\tif ((id[ATA_ID_CFSSE] & 0xC000) != 0x4000)\n\t\treturn false;\n\treturn id[ATA_ID_CFSSE] & (1 << 6);\n}\n\nstatic inline bool ata_id_has_flush(const u16 *id)\n{\n\tif ((id[ATA_ID_COMMAND_SET_2] & 0xC000) != 0x4000)\n\t\treturn false;\n\treturn id[ATA_ID_COMMAND_SET_2] & (1 << 12);\n}\n\nstatic inline bool ata_id_has_flush_ext(const u16 *id)\n{\n\tif ((id[ATA_ID_COMMAND_SET_2] & 0xC000) != 0x4000)\n\t\treturn false;\n\treturn id[ATA_ID_COMMAND_SET_2] & (1 << 13);\n}\n\nstatic inline u32 ata_id_logical_sector_size(const u16 *id)\n{\n\t \n\tif ((id[ATA_ID_SECTOR_SIZE] & 0xd000) == 0x5000)\n\t\treturn (((id[ATA_ID_LOGICAL_SECTOR_SIZE+1] << 16)\n\t\t\t + id[ATA_ID_LOGICAL_SECTOR_SIZE]) * sizeof(u16)) ;\n\treturn ATA_SECT_SIZE;\n}\n\nstatic inline u8 ata_id_log2_per_physical_sector(const u16 *id)\n{\n\t \n\tif ((id[ATA_ID_SECTOR_SIZE] & 0xe000) == 0x6000)\n\t\treturn (id[ATA_ID_SECTOR_SIZE] & 0xf);\n\treturn 0;\n}\n\n \nstatic inline u16 ata_id_logical_sector_offset(const u16 *id,\n\t u8 log2_per_phys)\n{\n\tu16 word_209 = id[209];\n\n\tif ((log2_per_phys > 1) && (word_209 & 0xc000) == 0x4000) {\n\t\tu16 first = word_209 & 0x3fff;\n\t\tif (first > 0)\n\t\t\treturn (1 << log2_per_phys) - first;\n\t}\n\treturn 0;\n}\n\nstatic inline bool ata_id_has_lba48(const u16 *id)\n{\n\tif ((id[ATA_ID_COMMAND_SET_2] & 0xC000) != 0x4000)\n\t\treturn false;\n\tif (!ata_id_u64(id, ATA_ID_LBA_CAPACITY_2))\n\t\treturn false;\n\treturn id[ATA_ID_COMMAND_SET_2] & (1 << 10);\n}\n\nstatic inline bool ata_id_hpa_enabled(const u16 *id)\n{\n\t \n\tif ((id[ATA_ID_COMMAND_SET_2] & 0xC000) != 0x4000)\n\t\treturn false;\n\t \n\tif ((id[ATA_ID_CSF_DEFAULT] & 0xC000) != 0x4000)\n\t\treturn false;\n\t \n\tif ((id[ATA_ID_CFS_ENABLE_1] & (1 << 10)) == 0)\n\t\treturn false;\n\treturn id[ATA_ID_COMMAND_SET_1] & (1 << 10);\n}\n\nstatic inline bool ata_id_has_wcache(const u16 *id)\n{\n\t \n\tif ((id[ATA_ID_COMMAND_SET_2] & 0xC000) != 0x4000)\n\t\treturn false;\n\treturn id[ATA_ID_COMMAND_SET_1] & (1 << 5);\n}\n\nstatic inline bool ata_id_has_pm(const u16 *id)\n{\n\tif ((id[ATA_ID_COMMAND_SET_2] & 0xC000) != 0x4000)\n\t\treturn false;\n\treturn id[ATA_ID_COMMAND_SET_1] & (1 << 3);\n}\n\nstatic inline bool ata_id_rahead_enabled(const u16 *id)\n{\n\tif ((id[ATA_ID_CSF_DEFAULT] & 0xC000) != 0x4000)\n\t\treturn false;\n\treturn id[ATA_ID_CFS_ENABLE_1] & (1 << 6);\n}\n\nstatic inline bool ata_id_wcache_enabled(const u16 *id)\n{\n\tif ((id[ATA_ID_CSF_DEFAULT] & 0xC000) != 0x4000)\n\t\treturn false;\n\treturn id[ATA_ID_CFS_ENABLE_1] & (1 << 5);\n}\n\nstatic inline bool ata_id_has_read_log_dma_ext(const u16 *id)\n{\n\t \n\tif (!(id[ATA_ID_CFS_ENABLE_2] & (1 << 15)))\n\t\treturn false;\n\n\t \n\tif ((id[ATA_ID_COMMAND_SET_3] & 0xC008) == 0x4008 ||\n\t    (id[ATA_ID_COMMAND_SET_4] & 0xC008) == 0x4008)\n\t\treturn true;\n\n\treturn false;\n}\n\nstatic inline bool ata_id_has_sense_reporting(const u16 *id)\n{\n\tif (!(id[ATA_ID_CFS_ENABLE_2] & BIT(15)))\n\t\treturn false;\n\tif ((id[ATA_ID_COMMAND_SET_3] & (BIT(15) | BIT(14))) != BIT(14))\n\t\treturn false;\n\treturn id[ATA_ID_COMMAND_SET_3] & BIT(6);\n}\n\nstatic inline bool ata_id_sense_reporting_enabled(const u16 *id)\n{\n\tif (!ata_id_has_sense_reporting(id))\n\t\treturn false;\n\t \n\tif ((id[ATA_ID_COMMAND_SET_4] & (BIT(15) | BIT(14))) != BIT(14))\n\t\treturn false;\n\treturn id[ATA_ID_COMMAND_SET_4] & BIT(6);\n}\n\n \nstatic inline bool ata_id_sct_data_tables(const u16 *id)\n{\n\treturn id[ATA_ID_SCT_CMD_XPORT] & (1 << 5) ? true : false;\n}\n\nstatic inline bool ata_id_sct_features_ctrl(const u16 *id)\n{\n\treturn id[ATA_ID_SCT_CMD_XPORT] & (1 << 4) ? true : false;\n}\n\nstatic inline bool ata_id_sct_error_recovery_ctrl(const u16 *id)\n{\n\treturn id[ATA_ID_SCT_CMD_XPORT] & (1 << 3) ? true : false;\n}\n\nstatic inline bool ata_id_sct_long_sector_access(const u16 *id)\n{\n\treturn id[ATA_ID_SCT_CMD_XPORT] & (1 << 1) ? true : false;\n}\n\nstatic inline bool ata_id_sct_supported(const u16 *id)\n{\n\treturn id[ATA_ID_SCT_CMD_XPORT] & (1 << 0) ? true : false;\n}\n\n \n\nstatic inline unsigned int ata_id_major_version(const u16 *id)\n{\n\tunsigned int mver;\n\n\tif (id[ATA_ID_MAJOR_VER] == 0xFFFF)\n\t\treturn 0;\n\n\tfor (mver = 14; mver >= 1; mver--)\n\t\tif (id[ATA_ID_MAJOR_VER] & (1 << mver))\n\t\t\tbreak;\n\treturn mver;\n}\n\nstatic inline bool ata_id_is_sata(const u16 *id)\n{\n\t \n\tif (id[ATA_ID_HW_CONFIG] == 0 && (short)id[ATA_ID_MAJOR_VER] >= 0x0020)\n\t\treturn true;\n\treturn false;\n}\n\nstatic inline bool ata_id_has_tpm(const u16 *id)\n{\n\t \n\tif (ata_id_major_version(id) < 8)\n\t\treturn false;\n\tif ((id[48] & 0xC000) != 0x4000)\n\t\treturn false;\n\treturn id[48] & (1 << 0);\n}\n\nstatic inline bool ata_id_has_dword_io(const u16 *id)\n{\n\t \n\tif (ata_id_major_version(id) > 7)\n\t\treturn false;\n\treturn id[ATA_ID_DWORD_IO] & (1 << 0);\n}\n\nstatic inline bool ata_id_has_trusted(const u16 *id)\n{\n\tif (ata_id_major_version(id) <= 7)\n\t\treturn false;\n\treturn id[ATA_ID_TRUSTED] & (1 << 0);\n}\n\nstatic inline bool ata_id_has_unload(const u16 *id)\n{\n\tif (ata_id_major_version(id) >= 7 &&\n\t    (id[ATA_ID_CFSSE] & 0xC000) == 0x4000 &&\n\t    id[ATA_ID_CFSSE] & (1 << 13))\n\t\treturn true;\n\treturn false;\n}\n\nstatic inline bool ata_id_has_wwn(const u16 *id)\n{\n\treturn (id[ATA_ID_CSF_DEFAULT] & 0xC100) == 0x4100;\n}\n\nstatic inline int ata_id_form_factor(const u16 *id)\n{\n\tu16 val = id[168];\n\n\tif (ata_id_major_version(id) < 7 || val == 0 || val == 0xffff)\n\t\treturn 0;\n\n\tval &= 0xf;\n\n\tif (val > 5)\n\t\treturn 0;\n\n\treturn val;\n}\n\nstatic inline int ata_id_rotation_rate(const u16 *id)\n{\n\tu16 val = id[217];\n\n\tif (ata_id_major_version(id) < 7 || val == 0 || val == 0xffff)\n\t\treturn 0;\n\n\tif (val > 1 && val < 0x401)\n\t\treturn 0;\n\n\treturn val;\n}\n\nstatic inline bool ata_id_has_ncq_send_and_recv(const u16 *id)\n{\n\treturn id[ATA_ID_SATA_CAPABILITY_2] & BIT(6);\n}\n\nstatic inline bool ata_id_has_ncq_non_data(const u16 *id)\n{\n\treturn id[ATA_ID_SATA_CAPABILITY_2] & BIT(5);\n}\n\nstatic inline bool ata_id_has_ncq_prio(const u16 *id)\n{\n\treturn id[ATA_ID_SATA_CAPABILITY] & BIT(12);\n}\n\nstatic inline bool ata_id_has_trim(const u16 *id)\n{\n\tif (ata_id_major_version(id) >= 7 &&\n\t    (id[ATA_ID_DATA_SET_MGMT] & 1))\n\t\treturn true;\n\treturn false;\n}\n\nstatic inline bool ata_id_has_zero_after_trim(const u16 *id)\n{\n\t \n\tif (ata_id_has_trim(id) &&\n\t    (id[ATA_ID_ADDITIONAL_SUPP] & 0x4020) == 0x4020)\n\t\treturn true;\n\n\treturn false;\n}\n\nstatic inline bool ata_id_current_chs_valid(const u16 *id)\n{\n\t \n\treturn (id[ATA_ID_FIELD_VALID] & 1) &&  \n\t\tid[ATA_ID_CUR_CYLS] &&   \n\t\tid[ATA_ID_CUR_HEADS] &&   \n\t\tid[ATA_ID_CUR_HEADS] <= 16 &&\n\t\tid[ATA_ID_CUR_SECTORS];     \n}\n\nstatic inline bool ata_id_is_cfa(const u16 *id)\n{\n\tif ((id[ATA_ID_CONFIG] == 0x848A) ||\t \n\t    (id[ATA_ID_CONFIG] == 0x844A))\t \n\t\treturn true;\n\t \n\treturn (id[ATA_ID_COMMAND_SET_2] & 0xC004) == 0x4004;\n}\n\nstatic inline bool ata_id_is_ssd(const u16 *id)\n{\n\treturn id[ATA_ID_ROT_SPEED] == 0x01;\n}\n\nstatic inline u8 ata_id_zoned_cap(const u16 *id)\n{\n\treturn (id[ATA_ID_ADDITIONAL_SUPP] & 0x3);\n}\n\nstatic inline bool ata_id_pio_need_iordy(const u16 *id, const u8 pio)\n{\n\t \n\tif (pio > 4 && ata_id_is_cfa(id))\n\t\treturn false;\n\t \n\tif (pio > 2)\n\t\treturn true;\n\t \n\treturn ata_id_has_iordy(id);\n}\n\nstatic inline bool ata_drive_40wire(const u16 *dev_id)\n{\n\tif (ata_id_is_sata(dev_id))\n\t\treturn false;\t \n\tif ((dev_id[ATA_ID_HW_CONFIG] & 0xE000) == 0x6000)\n\t\treturn false;\t \n\treturn true;\n}\n\nstatic inline bool ata_drive_40wire_relaxed(const u16 *dev_id)\n{\n\tif ((dev_id[ATA_ID_HW_CONFIG] & 0x2000) == 0x2000)\n\t\treturn false;\t \n\treturn true;\n}\n\nstatic inline int atapi_cdb_len(const u16 *dev_id)\n{\n\tu16 tmp = dev_id[ATA_ID_CONFIG] & 0x3;\n\tswitch (tmp) {\n\tcase 0:\t\treturn 12;\n\tcase 1:\t\treturn 16;\n\tdefault:\treturn -1;\n\t}\n}\n\nstatic inline int atapi_command_packet_set(const u16 *dev_id)\n{\n\treturn (dev_id[ATA_ID_CONFIG] >> 8) & 0x1f;\n}\n\nstatic inline bool atapi_id_dmadir(const u16 *dev_id)\n{\n\treturn ata_id_major_version(dev_id) >= 7 && (dev_id[62] & 0x8000);\n}\n\nstatic inline bool ata_ok(u8 status)\n{\n\treturn ((status & (ATA_BUSY | ATA_DRDY | ATA_DF | ATA_DRQ | ATA_ERR))\n\t\t\t== ATA_DRDY);\n}\n\nstatic inline bool lba_28_ok(u64 block, u32 n_block)\n{\n\t \n\treturn ((block + n_block) < ((1 << 28) - 1)) && (n_block <= ATA_MAX_SECTORS);\n}\n\nstatic inline bool lba_48_ok(u64 block, u32 n_block)\n{\n\t \n\treturn ((block + n_block - 1) < ((u64)1 << 48)) && (n_block <= ATA_MAX_SECTORS_LBA48);\n}\n\n#define sata_pmp_gscr_vendor(gscr)\t((gscr)[SATA_PMP_GSCR_PROD_ID] & 0xffff)\n#define sata_pmp_gscr_devid(gscr)\t((gscr)[SATA_PMP_GSCR_PROD_ID] >> 16)\n#define sata_pmp_gscr_rev(gscr)\t\t(((gscr)[SATA_PMP_GSCR_REV] >> 8) & 0xff)\n#define sata_pmp_gscr_ports(gscr)\t((gscr)[SATA_PMP_GSCR_PORT_INFO] & 0xf)\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}