Classic Timing Analyzer report for Register_5bit
Wed Oct 01 14:54:07 2014
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                       ;
+------------------------------+-------+---------------+-------------+-----------------+-----------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From            ; To              ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+-----------------+-----------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 5.675 ns    ; Clear           ; outData[4]~reg0 ; --         ; Clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 8.782 ns    ; outData[0]~reg0 ; outData[0]      ; Clock      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -3.204 ns   ; inData[3]       ; outData[3]~reg0 ; --         ; Clock    ; 0            ;
; Total number of failed paths ;       ;               ;             ;                 ;                 ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+-----------------+-----------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C15AF484C7      ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------+
; tsu                                                                        ;
+-------+--------------+------------+-----------+-----------------+----------+
; Slack ; Required tsu ; Actual tsu ; From      ; To              ; To Clock ;
+-------+--------------+------------+-----------+-----------------+----------+
; N/A   ; None         ; 5.675 ns   ; Clear     ; outData[0]~reg0 ; Clock    ;
; N/A   ; None         ; 5.675 ns   ; Clear     ; outData[1]~reg0 ; Clock    ;
; N/A   ; None         ; 5.675 ns   ; Clear     ; outData[2]~reg0 ; Clock    ;
; N/A   ; None         ; 5.675 ns   ; Clear     ; outData[3]~reg0 ; Clock    ;
; N/A   ; None         ; 5.675 ns   ; Clear     ; outData[4]~reg0 ; Clock    ;
; N/A   ; None         ; 5.260 ns   ; inData[4] ; outData[4]~reg0 ; Clock    ;
; N/A   ; None         ; 4.866 ns   ; Load      ; outData[0]~reg0 ; Clock    ;
; N/A   ; None         ; 4.866 ns   ; Load      ; outData[1]~reg0 ; Clock    ;
; N/A   ; None         ; 4.866 ns   ; Load      ; outData[2]~reg0 ; Clock    ;
; N/A   ; None         ; 4.866 ns   ; Load      ; outData[3]~reg0 ; Clock    ;
; N/A   ; None         ; 4.866 ns   ; Load      ; outData[4]~reg0 ; Clock    ;
; N/A   ; None         ; 4.625 ns   ; inData[0] ; outData[0]~reg0 ; Clock    ;
; N/A   ; None         ; 3.598 ns   ; inData[1] ; outData[1]~reg0 ; Clock    ;
; N/A   ; None         ; 3.591 ns   ; inData[2] ; outData[2]~reg0 ; Clock    ;
; N/A   ; None         ; 3.452 ns   ; inData[3] ; outData[3]~reg0 ; Clock    ;
+-------+--------------+------------+-----------+-----------------+----------+


+-------------------------------------------------------------------------------+
; tco                                                                           ;
+-------+--------------+------------+-----------------+------------+------------+
; Slack ; Required tco ; Actual tco ; From            ; To         ; From Clock ;
+-------+--------------+------------+-----------------+------------+------------+
; N/A   ; None         ; 8.782 ns   ; outData[0]~reg0 ; outData[0] ; Clock      ;
; N/A   ; None         ; 8.594 ns   ; outData[4]~reg0 ; outData[4] ; Clock      ;
; N/A   ; None         ; 6.901 ns   ; outData[3]~reg0 ; outData[3] ; Clock      ;
; N/A   ; None         ; 6.550 ns   ; outData[2]~reg0 ; outData[2] ; Clock      ;
; N/A   ; None         ; 6.540 ns   ; outData[1]~reg0 ; outData[1] ; Clock      ;
+-------+--------------+------------+-----------------+------------+------------+


+----------------------------------------------------------------------------------+
; th                                                                               ;
+---------------+-------------+-----------+-----------+-----------------+----------+
; Minimum Slack ; Required th ; Actual th ; From      ; To              ; To Clock ;
+---------------+-------------+-----------+-----------+-----------------+----------+
; N/A           ; None        ; -3.204 ns ; inData[3] ; outData[3]~reg0 ; Clock    ;
; N/A           ; None        ; -3.343 ns ; inData[2] ; outData[2]~reg0 ; Clock    ;
; N/A           ; None        ; -3.350 ns ; inData[1] ; outData[1]~reg0 ; Clock    ;
; N/A           ; None        ; -4.377 ns ; inData[0] ; outData[0]~reg0 ; Clock    ;
; N/A           ; None        ; -4.496 ns ; Clear     ; outData[3]~reg0 ; Clock    ;
; N/A           ; None        ; -4.497 ns ; Clear     ; outData[1]~reg0 ; Clock    ;
; N/A           ; None        ; -4.500 ns ; Clear     ; outData[0]~reg0 ; Clock    ;
; N/A           ; None        ; -4.500 ns ; Clear     ; outData[2]~reg0 ; Clock    ;
; N/A           ; None        ; -4.503 ns ; Clear     ; outData[4]~reg0 ; Clock    ;
; N/A           ; None        ; -4.618 ns ; Load      ; outData[0]~reg0 ; Clock    ;
; N/A           ; None        ; -4.618 ns ; Load      ; outData[1]~reg0 ; Clock    ;
; N/A           ; None        ; -4.618 ns ; Load      ; outData[2]~reg0 ; Clock    ;
; N/A           ; None        ; -4.618 ns ; Load      ; outData[3]~reg0 ; Clock    ;
; N/A           ; None        ; -4.618 ns ; Load      ; outData[4]~reg0 ; Clock    ;
; N/A           ; None        ; -5.012 ns ; inData[4] ; outData[4]~reg0 ; Clock    ;
+---------------+-------------+-----------+-----------+-----------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Wed Oct 01 14:54:07 2014
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Register_5bit -c Register_5bit --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "Clock" is an undefined clock
Info: No valid register-to-register data paths exist for clock "Clock"
Info: tsu for register "outData[0]~reg0" (data pin = "Clear", clock pin = "Clock") is 5.675 ns
    Info: + Longest pin to register delay is 8.564 ns
        Info: 1: + IC(0.000 ns) + CELL(0.863 ns) = 0.863 ns; Loc. = PIN_AB13; Fanout = 6; PIN Node = 'Clear'
        Info: 2: + IC(6.503 ns) + CELL(0.178 ns) = 7.544 ns; Loc. = LCCOMB_X1_Y5_N2; Fanout = 5; COMB Node = 'outData[0]~1'
        Info: 3: + IC(0.262 ns) + CELL(0.758 ns) = 8.564 ns; Loc. = LCFF_X1_Y5_N9; Fanout = 1; REG Node = 'outData[0]~reg0'
        Info: Total cell delay = 1.799 ns ( 21.01 % )
        Info: Total interconnect delay = 6.765 ns ( 78.99 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "Clock" to destination register is 2.851 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 5; COMB Node = 'Clock~clkctrl'
        Info: 3: + IC(0.985 ns) + CELL(0.602 ns) = 2.851 ns; Loc. = LCFF_X1_Y5_N9; Fanout = 1; REG Node = 'outData[0]~reg0'
        Info: Total cell delay = 1.628 ns ( 57.10 % )
        Info: Total interconnect delay = 1.223 ns ( 42.90 % )
Info: tco from clock "Clock" to destination pin "outData[0]" through register "outData[0]~reg0" is 8.782 ns
    Info: + Longest clock path from clock "Clock" to source register is 2.851 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 5; COMB Node = 'Clock~clkctrl'
        Info: 3: + IC(0.985 ns) + CELL(0.602 ns) = 2.851 ns; Loc. = LCFF_X1_Y5_N9; Fanout = 1; REG Node = 'outData[0]~reg0'
        Info: Total cell delay = 1.628 ns ( 57.10 % )
        Info: Total interconnect delay = 1.223 ns ( 42.90 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 5.654 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y5_N9; Fanout = 1; REG Node = 'outData[0]~reg0'
        Info: 2: + IC(2.648 ns) + CELL(3.006 ns) = 5.654 ns; Loc. = PIN_A6; Fanout = 0; PIN Node = 'outData[0]'
        Info: Total cell delay = 3.006 ns ( 53.17 % )
        Info: Total interconnect delay = 2.648 ns ( 46.83 % )
Info: th for register "outData[3]~reg0" (data pin = "inData[3]", clock pin = "Clock") is -3.204 ns
    Info: + Longest clock path from clock "Clock" to destination register is 2.851 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 5; COMB Node = 'Clock~clkctrl'
        Info: 3: + IC(0.985 ns) + CELL(0.602 ns) = 2.851 ns; Loc. = LCFF_X1_Y5_N23; Fanout = 1; REG Node = 'outData[3]~reg0'
        Info: Total cell delay = 1.628 ns ( 57.10 % )
        Info: Total interconnect delay = 1.223 ns ( 42.90 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 6.341 ns
        Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_T6; Fanout = 1; PIN Node = 'inData[3]'
        Info: 2: + IC(4.856 ns) + CELL(0.545 ns) = 6.245 ns; Loc. = LCCOMB_X1_Y5_N22; Fanout = 1; COMB Node = 'outData~4'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 6.341 ns; Loc. = LCFF_X1_Y5_N23; Fanout = 1; REG Node = 'outData[3]~reg0'
        Info: Total cell delay = 1.485 ns ( 23.42 % )
        Info: Total interconnect delay = 4.856 ns ( 76.58 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 160 megabytes
    Info: Processing ended: Wed Oct 01 14:54:07 2014
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


