-- -------------------------------------------------------------
-- 
-- File Name: C:\ultrazohm_sw\ip_cores\parallel_8_min_cost_function\hdlsrc\parallel_8_min_cost_function\parallel_8_sim_min_cost_function_dut.vhd
-- Created: 2022-11-08 13:32:13
-- 
-- Generated by MATLAB 9.12 and HDL Coder 3.20
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: parallel_8_sim_min_cost_function_dut
-- Source Path: parallel_8_sim_min_cost_function/parallel_8_sim_min_cost_function_dut
-- Hierarchy Level: 1
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY parallel_8_sim_min_cost_function_dut IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        dut_enable                        :   IN    std_logic;  -- ufix1
        Index_in                          :   IN    std_logic_vector(31 DOWNTO 0);  -- sfix32
        done_prediction_and_cost_function :   IN    std_logic;  -- ufix1
        J_in_0                            :   IN    std_logic_vector(19 DOWNTO 0);  -- sfix20_En9
        J_in_1                            :   IN    std_logic_vector(19 DOWNTO 0);  -- sfix20_En9
        J_in_2                            :   IN    std_logic_vector(19 DOWNTO 0);  -- sfix20_En9
        J_in_3                            :   IN    std_logic_vector(19 DOWNTO 0);  -- sfix20_En9
        J_in_4                            :   IN    std_logic_vector(19 DOWNTO 0);  -- sfix20_En9
        J_in_5                            :   IN    std_logic_vector(19 DOWNTO 0);  -- sfix20_En9
        J_in_6                            :   IN    std_logic_vector(19 DOWNTO 0);  -- sfix20_En9
        J_in_7                            :   IN    std_logic_vector(19 DOWNTO 0);  -- sfix20_En9
        phase_voltages_per_switching_state_in_0 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_1 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_2 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_3 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_4 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_5 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_6 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_7 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_8 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_9 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_10 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_11 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_12 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_13 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_14 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_15 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_16 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_17 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_18 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_19 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_20 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_21 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_22 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_23 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_24 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_25 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_26 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_27 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_28 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_29 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_30 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_31 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        ce_out                            :   OUT   std_logic;  -- ufix1
        done_min_cost_function_and_vopt   :   OUT   std_logic;  -- ufix1
        J_AXI                             :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En9
        Index                             :   OUT   std_logic_vector(31 DOWNTO 0);  -- sfix32
        voltages_0                        :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        voltages_1                        :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        voltages_2                        :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        voltages_3                        :   OUT   std_logic_vector(23 DOWNTO 0)  -- sfix24_En11
        );
END parallel_8_sim_min_cost_function_dut;


ARCHITECTURE rtl OF parallel_8_sim_min_cost_function_dut IS

  -- Component Declarations
  COMPONENT parallel_8_sim_min_cost_function_src_Min_cost_function_and_vopt1
    PORT( clk                             :   IN    std_logic;
          clk_enable                      :   IN    std_logic;
          reset                           :   IN    std_logic;
          Index_in                        :   IN    std_logic_vector(31 DOWNTO 0);  -- sfix32
          done_prediction_and_cost_function :   IN    std_logic;  -- ufix1
          J_in_0                          :   IN    std_logic_vector(19 DOWNTO 0);  -- sfix20_En9
          J_in_1                          :   IN    std_logic_vector(19 DOWNTO 0);  -- sfix20_En9
          J_in_2                          :   IN    std_logic_vector(19 DOWNTO 0);  -- sfix20_En9
          J_in_3                          :   IN    std_logic_vector(19 DOWNTO 0);  -- sfix20_En9
          J_in_4                          :   IN    std_logic_vector(19 DOWNTO 0);  -- sfix20_En9
          J_in_5                          :   IN    std_logic_vector(19 DOWNTO 0);  -- sfix20_En9
          J_in_6                          :   IN    std_logic_vector(19 DOWNTO 0);  -- sfix20_En9
          J_in_7                          :   IN    std_logic_vector(19 DOWNTO 0);  -- sfix20_En9
          phase_voltages_per_switching_state_in_0 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_in_1 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_in_2 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_in_3 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_in_4 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_in_5 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_in_6 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_in_7 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_in_8 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_in_9 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_in_10 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_in_11 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_in_12 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_in_13 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_in_14 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_in_15 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_in_16 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_in_17 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_in_18 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_in_19 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_in_20 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_in_21 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_in_22 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_in_23 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_in_24 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_in_25 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_in_26 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_in_27 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_in_28 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_in_29 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_in_30 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_in_31 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          ce_out                          :   OUT   std_logic;  -- ufix1
          done_min_cost_function_and_vopt :   OUT   std_logic;  -- ufix1
          J_AXI                           :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En9
          Index                           :   OUT   std_logic_vector(31 DOWNTO 0);  -- sfix32
          voltages_0                      :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          voltages_1                      :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          voltages_2                      :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          voltages_3                      :   OUT   std_logic_vector(23 DOWNTO 0)  -- sfix24_En11
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : parallel_8_sim_min_cost_function_src_Min_cost_function_and_vopt1
    USE ENTITY work.parallel_8_sim_min_cost_function_src_Min_cost_function_and_vopt1(rtl);

  -- Signals
  SIGNAL enb                              : std_logic;
  SIGNAL done_prediction_and_cost_function_sig : std_logic;  -- ufix1
  SIGNAL ce_out_sig                       : std_logic;  -- ufix1
  SIGNAL done_min_cost_function_and_vopt_sig : std_logic;  -- ufix1
  SIGNAL J_AXI_sig                        : std_logic_vector(19 DOWNTO 0);  -- ufix20
  SIGNAL Index_sig                        : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL voltages_0_sig                   : std_logic_vector(23 DOWNTO 0);  -- ufix24
  SIGNAL voltages_1_sig                   : std_logic_vector(23 DOWNTO 0);  -- ufix24
  SIGNAL voltages_2_sig                   : std_logic_vector(23 DOWNTO 0);  -- ufix24
  SIGNAL voltages_3_sig                   : std_logic_vector(23 DOWNTO 0);  -- ufix24

BEGIN
  u_parallel_8_sim_min_cost_function_src_Min_cost_function_and_vopt1 : parallel_8_sim_min_cost_function_src_Min_cost_function_and_vopt1
    PORT MAP( clk => clk,
              clk_enable => enb,
              reset => reset,
              Index_in => Index_in,  -- sfix32
              done_prediction_and_cost_function => done_prediction_and_cost_function_sig,  -- ufix1
              J_in_0 => J_in_0,  -- sfix20_En9
              J_in_1 => J_in_1,  -- sfix20_En9
              J_in_2 => J_in_2,  -- sfix20_En9
              J_in_3 => J_in_3,  -- sfix20_En9
              J_in_4 => J_in_4,  -- sfix20_En9
              J_in_5 => J_in_5,  -- sfix20_En9
              J_in_6 => J_in_6,  -- sfix20_En9
              J_in_7 => J_in_7,  -- sfix20_En9
              phase_voltages_per_switching_state_in_0 => phase_voltages_per_switching_state_in_0,  -- sfix24_En11
              phase_voltages_per_switching_state_in_1 => phase_voltages_per_switching_state_in_1,  -- sfix24_En11
              phase_voltages_per_switching_state_in_2 => phase_voltages_per_switching_state_in_2,  -- sfix24_En11
              phase_voltages_per_switching_state_in_3 => phase_voltages_per_switching_state_in_3,  -- sfix24_En11
              phase_voltages_per_switching_state_in_4 => phase_voltages_per_switching_state_in_4,  -- sfix24_En11
              phase_voltages_per_switching_state_in_5 => phase_voltages_per_switching_state_in_5,  -- sfix24_En11
              phase_voltages_per_switching_state_in_6 => phase_voltages_per_switching_state_in_6,  -- sfix24_En11
              phase_voltages_per_switching_state_in_7 => phase_voltages_per_switching_state_in_7,  -- sfix24_En11
              phase_voltages_per_switching_state_in_8 => phase_voltages_per_switching_state_in_8,  -- sfix24_En11
              phase_voltages_per_switching_state_in_9 => phase_voltages_per_switching_state_in_9,  -- sfix24_En11
              phase_voltages_per_switching_state_in_10 => phase_voltages_per_switching_state_in_10,  -- sfix24_En11
              phase_voltages_per_switching_state_in_11 => phase_voltages_per_switching_state_in_11,  -- sfix24_En11
              phase_voltages_per_switching_state_in_12 => phase_voltages_per_switching_state_in_12,  -- sfix24_En11
              phase_voltages_per_switching_state_in_13 => phase_voltages_per_switching_state_in_13,  -- sfix24_En11
              phase_voltages_per_switching_state_in_14 => phase_voltages_per_switching_state_in_14,  -- sfix24_En11
              phase_voltages_per_switching_state_in_15 => phase_voltages_per_switching_state_in_15,  -- sfix24_En11
              phase_voltages_per_switching_state_in_16 => phase_voltages_per_switching_state_in_16,  -- sfix24_En11
              phase_voltages_per_switching_state_in_17 => phase_voltages_per_switching_state_in_17,  -- sfix24_En11
              phase_voltages_per_switching_state_in_18 => phase_voltages_per_switching_state_in_18,  -- sfix24_En11
              phase_voltages_per_switching_state_in_19 => phase_voltages_per_switching_state_in_19,  -- sfix24_En11
              phase_voltages_per_switching_state_in_20 => phase_voltages_per_switching_state_in_20,  -- sfix24_En11
              phase_voltages_per_switching_state_in_21 => phase_voltages_per_switching_state_in_21,  -- sfix24_En11
              phase_voltages_per_switching_state_in_22 => phase_voltages_per_switching_state_in_22,  -- sfix24_En11
              phase_voltages_per_switching_state_in_23 => phase_voltages_per_switching_state_in_23,  -- sfix24_En11
              phase_voltages_per_switching_state_in_24 => phase_voltages_per_switching_state_in_24,  -- sfix24_En11
              phase_voltages_per_switching_state_in_25 => phase_voltages_per_switching_state_in_25,  -- sfix24_En11
              phase_voltages_per_switching_state_in_26 => phase_voltages_per_switching_state_in_26,  -- sfix24_En11
              phase_voltages_per_switching_state_in_27 => phase_voltages_per_switching_state_in_27,  -- sfix24_En11
              phase_voltages_per_switching_state_in_28 => phase_voltages_per_switching_state_in_28,  -- sfix24_En11
              phase_voltages_per_switching_state_in_29 => phase_voltages_per_switching_state_in_29,  -- sfix24_En11
              phase_voltages_per_switching_state_in_30 => phase_voltages_per_switching_state_in_30,  -- sfix24_En11
              phase_voltages_per_switching_state_in_31 => phase_voltages_per_switching_state_in_31,  -- sfix24_En11
              ce_out => ce_out_sig,  -- ufix1
              done_min_cost_function_and_vopt => done_min_cost_function_and_vopt_sig,  -- ufix1
              J_AXI => J_AXI_sig,  -- sfix20_En9
              Index => Index_sig,  -- sfix32
              voltages_0 => voltages_0_sig,  -- sfix24_En11
              voltages_1 => voltages_1_sig,  -- sfix24_En11
              voltages_2 => voltages_2_sig,  -- sfix24_En11
              voltages_3 => voltages_3_sig  -- sfix24_En11
              );

  done_prediction_and_cost_function_sig <= done_prediction_and_cost_function;

  enb <= dut_enable;

  ce_out <= ce_out_sig;

  done_min_cost_function_and_vopt <= done_min_cost_function_and_vopt_sig;

  J_AXI <= J_AXI_sig;

  Index <= Index_sig;

  voltages_0 <= voltages_0_sig;

  voltages_1 <= voltages_1_sig;

  voltages_2 <= voltages_2_sig;

  voltages_3 <= voltages_3_sig;

END rtl;

