#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Feb 11 21:10:40 2026
# Process ID: 37864
# Current directory: C:/Users/28220/Documents/GitHub/FPGA_UART
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent34056 C:\Users\28220\Documents\GitHub\FPGA_UART\USART_MAX.xpr
# Log file: C:/Users/28220/Documents/GitHub/FPGA_UART/vivado.log
# Journal file: C:/Users/28220/Documents/GitHub/FPGA_UART\vivado.jou
# Running On: RZY, OS: Windows, CPU Frequency: 3686 MHz, CPU Physical cores: 16, Host memory: 33820 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/28220/Documents/GitHub/FPGA_UART/USART_MAX.xpr
update_compile_order -fileset sources_1
