<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Tests imported from utd-sv
should_fail: 0
tags: utd-sv
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/utd-sv
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v</a>
time_elapsed: 0.017s
ram usage: 9832 KB
</pre>
<pre class="log">

module sctag_dir_out (
	parity_vld_out,
	so,
	parity_vld,
	rddata_out_c6_top,
	rddata_out_c6_bottom,
	rd_data_sel_c6_top,
	rd_data_sel_c6_bottom,
	parity_vld_in,
	rclk,
	si,
	se
);
	input [31:0] rddata_out_c6_top;
	input [31:0] rddata_out_c6_bottom;
	input rd_data_sel_c6_top;
	input rd_data_sel_c6_bottom;
	input [2:0] parity_vld_in;
	output [2:0] parity_vld_out;
	output so;
	input rclk;
	input si;
	input se;
	output parity_vld;
	wire [31:0] rddata_out_c6;
	wire row1_parity;
	wire row2_parity;
	wire parity_vld_prev;
	mux2ds #(32) mux_rddata_out_c6(
		.dout(rddata_out_c6[31:0]),
		.in0(rddata_out_c6_top[31:0]),
		.in1(rddata_out_c6_bottom[31:0]),
		.sel0(rd_data_sel_c6_top),
		.sel1(~rd_data_sel_c6_top)
	);
	zzpar16 par_row1_parity(
		.z(row1_parity),
		.d({1&#39;b0, rddata_out_c6[30], rddata_out_c6[28], rddata_out_c6[26], rddata_out_c6[24], rddata_out_c6[22], rddata_out_c6[20], rddata_out_c6[18], rddata_out_c6[16], rddata_out_c6[14], rddata_out_c6[12], rddata_out_c6[10], rddata_out_c6[8], rddata_out_c6[6], rddata_out_c6[4], rddata_out_c6[2]})
	);
	zzpar16 par_row2_parity(
		.z(row2_parity),
		.d({rddata_out_c6[31], rddata_out_c6[29], rddata_out_c6[27], rddata_out_c6[25], rddata_out_c6[23], rddata_out_c6[21], rddata_out_c6[19], rddata_out_c6[17], rddata_out_c6[15], rddata_out_c6[13], rddata_out_c6[11], rddata_out_c6[9], rddata_out_c6[7], rddata_out_c6[5], rddata_out_c6[3], rddata_out_c6[1]})
	);
	assign parity_vld_prev = (((row1_parity ^ row2_parity) &amp; rddata_out_c6[0]) &amp; (rd_data_sel_c6_top | rd_data_sel_c6_bottom));
	dff_s #(1) ff_parity_vld(
		.q(parity_vld),
		.din(parity_vld_prev),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	assign parity_vld_out = parity_vld_in;
endmodule

</pre>
</body>