# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1400 0.000512 1024 4.56067e-41 370 47360 2.23846 21.2603 65.6685 89.2193 89.2828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1400 0.000512 1024 4.57033e-41 370 47304 2.23802 25.0552 65.5493 92.8934 92.9542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1400 0.000512 1024 4.56123e-41 370 47280 2.23414 26.4704 65.5904 94.3452 94.4126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1400 0.000512 1024 4.558e-41 370 47328 2.24205 24.445 65.6754 92.4163 92.4795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1400 0.000512 1024 4.58743e-41 370 47300 2.23306 24.7382 65.6362 92.6607 92.7212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1400 0.000512 1024 4.57454e-41 370 47264 2.23117 25.2649 65.5487 93.0992 93.1596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1400 0.000512 1024 4.59107e-41 370 47280 2.23379 25.557 65.6282 93.4696 93.5342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1400 0.000512 1024 4.56417e-41 370 47232 2.23578 24.9582 65.5815 92.8273 92.8894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1400 0.000512 1024 4.58112e-41 370 47232 2.23846 24.8824 65.6121 92.7852 92.8489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1400 0.000512 1024 4.56263e-41 370 47200 2.22826 26.7244 65.5901 94.5989 94.6627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1400 0.000512 1024 4.57258e-41 370 47104 2.23293 30.6196 65.5387 98.4431 98.5068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1400 0.000512 1024 4.58309e-41 375 47360 2.24461 21.2044 65.6017 89.1023 89.1671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1400 0.000512 1024 4.55632e-41 375 47360 2.24003 21.5264 65.5864 89.4079 89.4689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1400 0.000512 1024 4.58673e-41 375 47328 2.23846 21.5839 65.6279 89.5002 89.5631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1400 0.000512 1024 4.55576e-41 375 47320 2.23846 21.7293 65.6375 89.6553 89.7187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1400 0.000512 1024 4.57678e-41 375 47296 2.23846 23.023 65.5559 90.8693 90.9317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1400 0.000512 1024 4.58757e-41 375 47304 2.23846 25.6746 65.5822 93.5493 93.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1400 0.000512 1024 4.56585e-41 375 47280 2.23619 25.3648 65.5644 93.2158 93.2782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1400 0.000512 1024 4.55954e-41 375 47232 2.23437 26.8321 65.5071 94.6225 94.6866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1400 0.000512 1024 4.58869e-41 375 47300 2.24256 27.302 65.5943 95.1901 95.2537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1400 0.000512 1024 4.56935e-41 375 47264 2.23654 27.077 65.5714 94.9371 95.0006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1400 0.000512 1024 4.57902e-41 375 47280 2.23885 27.0613 65.6475 94.9998 95.0621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1400 0.000512 1024 4.58855e-41 375 47232 2.23766 25.6389 65.5528 93.483 93.5465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1400 0.000512 1024 4.57944e-41 375 47040 2.22675 28.2105 65.4365 95.9255 95.9885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1400 0.000512 1024 4.58127e-41 375 47200 2.24051 29.7654 65.6219 97.6784 97.7416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1400 0.000512 1024 4.57426e-41 375 47104 2.24051 27.5157 65.5615 95.3713 95.4348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1400 0.000512 1024 4.57146e-41 380 47328 2.24256 20.3506 65.6438 88.2896 88.3514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1400 0.000512 1024 4.58183e-41 380 47320 2.23709 22.9434 65.5834 90.8163 90.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1400 0.000512 1024 4.55744e-41 380 47328 2.24262 21.5818 65.603 89.4812 89.5427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1400 0.000512 1024 4.56179e-41 380 47320 2.24051 21.9667 65.667 89.9236 89.9856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1400 0.000512 1024 4.57524e-41 380 47296 2.23642 22.1099 65.579 89.9784 90.0423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1400 0.000512 1024 4.56137e-41 380 47304 2.23994 27.6458 65.6608 95.5985 95.6628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1400 0.000512 1024 4.55926e-41 380 47232 2.23914 19.5747 65.5849 87.4528 87.5145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1400 0.000512 1024 4.57846e-41 380 47280 2.23891 27.5395 65.63 95.4599 95.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1400 0.000512 1024 4.57454e-41 380 47200 2.24032 19.0403 65.5695 86.9031 86.9657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1400 0.000512 1024 4.5723e-41 380 47232 2.23456 25.385 65.5327 93.2045 93.2685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1400 0.000512 1024 4.56543e-41 380 47040 2.23264 17.9141 65.4192 85.6166 85.6826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1400 0.000512 1024 4.57328e-41 380 47200 2.2303 26.1489 65.5606 93.9934 94.0602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1400 0.000512 1024 4.56361e-41 380 47000 2.22618 18.5016 65.4234 86.2027 86.2659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1400 0.000512 1024 4.56515e-41 380 47264 2.24064 32.5707 65.6093 100.471 100.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1400 0.000512 1024 4.58014e-41 380 47040 2.23197 21.114 65.4545 88.8509 88.9146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1400 0.000512 1024 4.5779e-41 380 47160 2.22925 31.5961 65.4828 99.3592 99.4222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1400 0.000512 1024 4.57398e-41 380 47040 2.23136 21.3954 65.5329 89.2126 89.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1400 0.000512 1024 4.57048e-41 380 47232 2.23702 31.1648 65.6292 99.0841 99.1478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1400 0.000512 1024 4.58127e-41 380 47104 2.24176 21.1719 65.6406 89.1059 89.1671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1400 0.000512 1024 4.57244e-41 380 47040 2.22899 27.212 65.4602 94.9532 95.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1400 0.000512 1024 4.56795e-41 380 46848 2.22982 18.9318 65.4577 86.6719 86.7352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1400 0.000512 1024 4.56921e-41 380 47000 2.22186 28.3132 65.3725 95.9596 96.0246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1400 0.000512 1024 4.58561e-41 380 46800 2.22429 20.7147 65.4161 88.4099 88.4736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1400 0.000512 1024 4.57328e-41 384 47328 2.2487 20.6541 65.5885 88.5475 88.6115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1400 0.000512 1024 4.58939e-41 384 47320 2.24275 21.7883 65.6002 89.686 89.7494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1400 0.000512 1024 4.56473e-41 384 47280 2.23846 21.5137 65.6202 89.4259 89.4894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1400 0.000512 1024 4.5807e-41 384 47232 2.24067 14.293 65.5398 82.1252 82.1872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1400 0.000512 1024 4.56949e-41 384 47264 2.23843 24.7117 65.5948 92.5973 92.6609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1400 0.000512 1024 4.58211e-41 384 47152 2.23056 16.2324 65.5191 84.0368 84.1003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1400 0.000512 1024 4.56599e-41 384 47296 2.24278 24.0893 65.6609 92.0443 92.1066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1400 0.000512 1024 4.58309e-41 384 47232 2.24461 16.2502 65.583 84.1275 84.1912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1400 0.000512 1024 4.5716e-41 384 47232 2.23776 26.8898 65.5688 94.7482 94.8104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1400 0.000512 1024 4.58911e-41 384 47088 2.23261 19.284 65.4841 87.0516 87.1156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1400 0.000512 1024 4.56963e-41 384 47280 2.24365 25.9625 65.6104 93.8697 93.9318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1400 0.000512 1024 4.5573e-41 384 47200 2.24157 18.3745 65.6615 86.3283 86.3871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1400 0.000512 1024 4.56543e-41 384 47232 2.24051 31.634 65.6188 99.5433 99.6068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1400 0.000512 1024 4.56585e-41 384 47040 2.23312 20.6202 65.4827 88.3878 88.4507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1400 0.000512 1024 4.5587e-41 384 47200 2.23642 31.8355 65.5744 99.6963 99.7606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1400 0.000512 1024 4.55969e-41 384 47000 2.22838 21.4246 65.4373 89.1451 89.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1400 0.000512 1024 4.56557e-41 384 47152 2.23702 30.8144 65.5174 98.6207 98.6831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1400 0.000512 1024 4.58421e-41 384 47040 2.2327 20.585 65.4725 88.3416 88.4064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1400 0.000512 1024 4.58267e-41 384 47160 2.22989 28.8391 65.4937 96.6158 96.6773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1400 0.000512 1024 4.57762e-41 384 47040 2.23434 20.1768 65.4924 87.9539 88.0169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1400 0.000512 1024 4.57216e-41 384 47232 2.24256 27.9454 65.6154 95.854 95.9167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1400 0.000512 1024 4.56249e-41 384 47104 2.24246 19.7286 65.6543 87.6769 87.7385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1400 0.000512 1024 4.5807e-41 375 47360 2.24176 22.6256 65.6569 90.5764 90.6377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1400 0.000512 1024 4.57202e-41 375 47360 2.24323 20.5238 65.6721 88.4897 88.5531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1400 0.000512 1024 4.56907e-41 375 47280 2.24083 13.4406 65.5639 81.2975 81.3603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1400 0.000512 1024 4.58084e-41 375 47328 2.23846 22.0221 65.5711 89.8826 89.9485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1400 0.000512 1024 4.58014e-41 375 47232 2.23642 14.6079 65.5111 82.4073 82.4706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1400 0.000512 1024 4.55604e-41 375 47320 2.23949 23.1772 65.5675 91.036 91.1023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1400 0.000512 1024 4.55772e-41 375 47264 2.23763 15.3071 65.6396 83.2353 83.2989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1400 0.000512 1024 4.56515e-41 375 47296 2.24038 24.0624 65.6168 91.9702 92.0362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1400 0.000512 1024 4.58393e-41 375 47232 2.24051 16.2567 65.5584 84.1057 84.1679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1400 0.000512 1024 4.58897e-41 375 47304 2.24314 26.8076 65.5742 94.6789 94.7425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1400 0.000512 1024 4.57846e-41 375 47232 2.23949 19.0054 65.6354 86.9301 86.9936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1400 0.000512 1024 4.57916e-41 375 47280 2.23594 25.5448 65.6146 93.4498 93.5128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1400 0.000512 1024 4.58603e-41 375 47200 2.23949 18.1446 65.5542 85.9892 86.0533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1400 0.000512 1024 4.56053e-41 375 47232 2.23984 30.6521 65.5709 98.5154 98.5783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1400 0.000512 1024 4.57692e-41 375 47040 2.22925 19.9619 65.4369 87.6832 87.7466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1400 0.000512 1024 4.58393e-41 375 47300 2.24048 30.9309 65.66 98.8798 98.9433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1400 0.000512 1024 4.55604e-41 375 47200 2.24086 21.4632 65.6592 89.4159 89.4771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1400 0.000512 1024 4.57454e-41 375 47264 2.23846 29.012 65.6348 96.9372 97.0016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1400 0.000512 1024 4.56515e-41 375 47040 2.23558 19.4068 65.4089 87.1033 87.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1400 0.000512 1024 4.55772e-41 375 47280 2.24102 27.7279 65.6618 95.6871 95.7521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1400 0.000512 1024 4.56235e-41 375 47040 2.22634 19.5734 65.5028 87.356 87.4168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1400 0.000512 1024 4.57033e-41 375 47232 2.24029 28.01 65.5615 95.8632 95.9246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1400 0.000512 1024 4.58056e-41 375 47104 2.23891 19.2782 65.5466 87.1171 87.1813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1400 0.000512 1024 4.57888e-41 384 47328 2.24426 20.3705 65.5976 88.2644 88.3264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1400 0.000512 1024 4.55618e-41 384 47296 2.24051 13.4083 65.6082 81.3111 81.3724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1400 0.000512 1024 4.57902e-41 384 47320 2.24256 21.0807 65.6524 89.0268 89.0909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1400 0.000512 1024 4.56179e-41 384 47280 2.24048 14.0183 65.6468 81.9552 82.0193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1400 0.000512 1024 4.5723e-41 384 47280 2.24192 23.5889 65.5429 91.4253 91.4875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1400 0.000512 1024 4.58785e-41 384 47232 2.24051 14.6621 65.5642 82.5171 82.5808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1400 0.000512 1024 4.56109e-41 384 47264 2.23728 22.1188 65.5483 89.96 90.0239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1400 0.000512 1024 4.56613e-41 384 47152 2.2343 14.4118 65.5328 82.2275 82.2909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1400 0.000512 1024 4.58042e-41 384 47040 2.22701 12.2319 65.4469 79.9584 80.0203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1400 0.000512 1024 4.56837e-41 384 47296 2.24419 23.0767 65.6419 91.0142 91.0787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1400 0.000512 1024 4.59009e-41 384 47232 2.24128 15.523 65.5982 83.413 83.4749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1400 0.000512 1024 4.57174e-41 384 47040 2.23334 13.1268 65.4871 80.9015 80.9647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1400 0.000512 1024 4.57916e-41 384 47232 2.24112 31.617 65.528 99.4372 99.5038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1400 0.000512 1024 4.55716e-41 384 47088 2.23642 20.6252 65.4828 88.3963 88.4593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1400 0.000512 1024 4.58743e-41 384 47088 2.23562 17.3316 65.5857 85.2025 85.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1400 0.000512 1024 4.5807e-41 384 47280 2.24061 30.7023 65.6539 98.6465 98.7097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1400 0.000512 1024 4.56081e-41 384 47200 2.24323 21.1748 65.6461 89.1173 89.1822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1400 0.000512 1024 4.57874e-41 384 47040 2.23248 16.7282 65.5397 84.5547 84.6174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1400 0.000512 1024 4.58141e-41 384 47232 2.23846 27.4201 65.6215 95.3304 95.3946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1400 0.000512 1024 4.59107e-41 384 47040 2.23763 19.1504 65.4894 86.9296 86.9915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1400 0.000512 1024 4.59065e-41 384 46944 2.2359 17.2194 65.4822 84.9891 85.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1400 0.000512 1024 4.56669e-41 384 47200 2.23642 28.6121 65.5811 96.4814 96.5457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1400 0.000512 1024 4.57328e-41 384 47000 2.22829 19.6686 65.3931 87.3406 87.4046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1400 0.000512 1024 4.57384e-41 384 46800 2.22659 17.3807 65.2521 84.9117 84.9736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1400 0.000512 1024 4.56011e-41 384 47152 2.23315 27.0213 65.4687 94.7772 94.8388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1400 0.000512 1024 4.58771e-41 384 47040 2.23437 19.3066 65.5318 87.1246 87.1916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1400 0.000512 1024 4.58771e-41 384 46704 2.22595 16.3103 65.1728 83.7596 83.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1400 0.000512 1024 4.57538e-41 384 47160 2.23232 27.8783 65.5001 95.6625 95.7264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1400 0.000512 1024 4.58897e-41 384 47040 2.23213 19.3687 65.5564 87.211 87.2755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1400 0.000512 1024 4.58267e-41 384 46800 2.22643 16.4543 65.3386 84.0714 84.1359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1400 0.000512 1024 4.58603e-41 384 47232 2.24237 27.1892 65.6603 95.147 95.2098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1400 0.000512 1024 4.59079e-41 384 47104 2.2457 20.0531 65.6487 88 88.0624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1400 0.000512 1024 4.56123e-41 384 46848 2.23533 16.5834 65.4893 84.363 84.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1400 0.000512 1024 4.55744e-41 400 47264 2.24275 21.8724 65.6566 89.8239 89.8907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1400 0.000512 1024 4.5751e-41 400 47232 2.24106 14.4853 65.5908 82.3692 82.4335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1400 0.000512 1024 4.55969e-41 400 47240 2.24051 24.3393 65.5805 92.2153 92.2808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1400 0.000512 1024 4.56277e-41 400 47200 2.24051 16.1685 65.5725 84.0315 84.0967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1400 0.000512 1024 4.56571e-41 400 47160 2.24106 13.4086 65.5834 81.2863 81.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1400 0.000512 1024 4.57762e-41 400 47232 2.24051 22.8621 65.5749 90.7288 90.7919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1400 0.000512 1024 4.5779e-41 400 47136 2.23667 15.0289 65.5581 82.8747 82.9393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1400 0.000512 1024 4.56613e-41 400 47088 2.23696 12.5683 65.5173 80.3767 80.4405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1400 0.000512 1024 4.55856e-41 400 47208 2.23846 31.1218 65.6152 99.0252 99.0904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1400 0.000512 1024 4.57888e-41 400 47152 2.23901 19.8063 65.6147 87.7117 87.7792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1400 0.000512 1024 4.56655e-41 400 47040 2.23578 17.0363 65.536 84.8586 84.9236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1400 0.000512 1024 4.58561e-41 400 47232 2.24634 29.9713 65.5951 97.863 97.9251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1400 0.000512 1024 4.58953e-41 400 47104 2.23437 19.3987 66.1375 87.8201 87.8815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1400 0.000512 1024 4.57412e-41 400 47040 2.23856 15.931 65.5543 83.7755 83.8408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1400 0.000512 1024 4.58379e-41 400 47232 2.24346 30.062 65.5975 97.9542 98.0185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1400 0.000512 1024 4.573e-41 400 47088 2.23642 20.8409 65.5705 88.6999 88.7621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1400 0.000512 1024 4.58575e-41 400 47088 2.24042 18.2936 65.6631 86.2484 86.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1400 0.000512 1024 4.56515e-41 400 46944 2.23779 16.4037 65.5631 84.254 84.3145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1400 0.000512 1024 4.56067e-41 400 47200 2.23978 29.5137 65.5528 97.3576 97.4213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1400 0.000512 1024 4.58645e-41 400 47040 2.23437 20.2937 65.5219 88.0996 88.1623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1400 0.000512 1024 4.57762e-41 400 47040 2.23885 17.9072 65.6175 85.8128 85.8767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1400 0.000512 1024 4.57328e-41 400 46720 2.22618 16.0847 65.2527 83.6149 83.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1400 0.000512 1024 4.5765e-41 400 47136 2.23437 28.2511 65.5105 96.0501 96.1129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1400 0.000512 1024 4.59107e-41 400 47040 2.24051 19.7959 65.5498 87.6379 87.6995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1400 0.000512 1024 4.5744e-41 400 46944 2.23616 16.9036 65.5692 84.7623 84.8252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1400 0.000512 1024 4.59079e-41 400 46848 2.23597 15.391 65.5209 83.2035 83.2655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1400 0.000512 1024 4.56557e-41 400 47200 2.23846 28.8423 65.6579 96.7886 96.8509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1400 0.000512 1024 4.56711e-41 400 47000 2.23232 21.197 65.5188 89.0015 89.0623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1400 0.000512 1024 4.55744e-41 400 46800 2.22339 17.3507 65.3869 85.0131 85.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1400 0.000512 1024 4.56627e-41 400 46800 2.23546 16.853 65.452 84.5911 84.6529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1400 0.000512 1024 4.57202e-41 384 47328 2.24448 23.4688 65.5882 91.3518 91.4166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1400 0.000512 1024 4.55646e-41 384 47296 2.24128 14.6101 65.5817 82.4864 82.5487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1400 0.000512 1024 4.58014e-41 384 47232 2.23814 12.146 65.6113 80.0458 80.1082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1400 0.000512 1024 4.56011e-41 384 47320 2.24211 22.341 65.6521 90.2865 90.3493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1400 0.000512 1024 4.57468e-41 384 47280 2.24381 14.5426 65.651 82.4895 82.5548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1400 0.000512 1024 4.56529e-41 384 47160 2.23046 12.2169 65.5032 80.0036 80.0645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1400 0.000512 1024 4.56669e-41 384 47280 2.24163 29.1812 65.5571 97.0317 97.0943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1400 0.000512 1024 4.5723e-41 384 47232 2.24016 18.5585 65.5453 86.3942 86.4585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1400 0.000512 1024 4.58098e-41 384 47088 2.23104 15.8165 65.4887 83.5867 83.6509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1400 0.000512 1024 4.57846e-41 384 47040 2.23418 13.4124 65.4257 81.124 81.1877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1400 0.000512 1024 4.5779e-41 384 47264 2.23846 28.2298 66.1736 96.6937 96.7572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1400 0.000512 1024 4.58925e-41 384 47152 2.23418 17.9814 65.474 85.7397 85.8033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1400 0.000512 1024 4.58084e-41 384 47040 2.22822 14.9176 65.458 82.6563 82.7187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1400 0.000512 1024 4.5779e-41 384 47040 2.23296 13.3394 65.474 81.0973 81.1633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1400 0.000512 1024 4.5758e-41 384 47296 2.24621 26.8719 65.6543 94.8232 94.8879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1400 0.000512 1024 4.57062e-41 384 47232 2.24074 17.9282 65.5976 85.8198 85.8812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1400 0.000512 1024 4.57033e-41 384 47040 2.23539 14.8871 65.4257 82.5984 82.6614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1400 0.000512 1024 4.58855e-41 384 47104 2.2431 13.6108 65.6527 81.5577 81.6232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1400 0.000512 1024 4.55954e-41 384 47232 2.23747 27.5536 65.5808 95.4254 95.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1400 0.000512 1024 4.58295e-41 384 47088 2.23232 19.2922 65.4757 87.0525 87.1157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1400 0.000512 1024 4.57916e-41 384 47088 2.23654 16.5959 65.5723 84.457 84.5173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1400 0.000512 1024 4.57678e-41 384 46944 2.23622 15.842 65.4363 83.5649 83.6289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1400 0.000512 1024 4.58533e-41 384 47280 2.2423 27.3606 65.6547 95.3062 95.3691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1400 0.000512 1024 4.57832e-41 384 47200 2.24256 18.987 65.6078 86.8888 86.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1400 0.000512 1024 4.57762e-41 384 47040 2.23027 16.8607 65.5445 84.6867 84.7483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1400 0.000512 1024 4.56067e-41 384 47040 2.24419 15.4044 65.6102 83.3176 83.3864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1400 0.000512 1024 4.57033e-41 400 47264 2.24256 24.2519 65.5902 92.1387 92.2006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1400 0.000512 1024 4.58883e-41 400 47232 2.24051 16.1132 65.5801 83.9846 84.0493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1400 0.000512 1024 4.58925e-41 400 47136 2.23466 13.471 65.5097 81.266 81.3283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1400 0.000512 1024 4.57832e-41 400 47240 2.23821 22.992 65.6284 90.9104 90.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1400 0.000512 1024 4.5751e-41 400 47200 2.24176 15.019 65.6245 82.9352 83.0019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1400 0.000512 1024 4.58967e-41 400 47160 2.23939 12.8266 65.5715 80.6904 80.7524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1400 0.000512 1024 4.58211e-41 400 47040 2.2361 11.21 65.451 78.9458 79.0084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1400 0.000512 1024 4.56389e-41 400 47232 2.24227 30.1111 65.5715 97.9764 98.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1400 0.000512 1024 4.5807e-41 400 47136 2.23846 19.0371 65.5129 86.8413 86.9052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1400 0.000512 1024 4.5772e-41 400 47088 2.23696 16.0789 65.5691 83.937 84.0004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1400 0.000512 1024 4.56179e-41 400 47040 2.2353 13.6362 65.5613 81.4861 81.5476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1400 0.000512 1024 4.58365e-41 400 47208 2.23466 29.0243 65.5961 96.9095 96.9718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1400 0.000512 1024 4.56137e-41 400 47152 2.23846 18.6172 65.6073 86.5127 86.5795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1400 0.000512 1024 4.57062e-41 400 47040 2.23613 15.2952 65.4775 83.0591 83.1208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1400 0.000512 1024 4.58365e-41 400 47040 2.2369 13.4246 65.614 81.3277 81.3899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1400 0.000512 1024 4.58253e-41 400 47232 2.24522 27.5199 65.6483 95.4659 95.5305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1400 0.000512 1024 4.57846e-41 400 47104 2.23642 18.7326 65.5708 86.5894 86.6527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1400 0.000512 1024 4.58491e-41 400 47040 2.23686 16.0154 65.5528 83.8574 83.9186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1400 0.000512 1024 4.56823e-41 400 46848 2.23027 14.3958 65.3452 82.021 82.0872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1400 0.000512 1024 4.5709e-41 400 47232 2.24256 29.938 65.6526 97.8842 97.9476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1400 0.000512 1024 4.57482e-41 400 47088 2.23731 20.8092 65.515 88.6155 88.6775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1400 0.000512 1024 4.57552e-41 400 47088 2.24096 17.8646 65.6695 85.8234 85.8873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1400 0.000512 1024 4.58827e-41 400 46944 2.23792 16.8311 65.5736 84.6939 84.7585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1400 0.000512 1024 4.56361e-41 400 46800 2.22858 16.0666 65.4158 83.7632 83.8267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1400 0.000512 1024 4.5779e-41 400 47200 2.23846 28.7969 65.6202 96.7054 96.7692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1400 0.000512 1024 4.58281e-41 400 47040 2.23546 20.4461 65.462 88.1967 88.2606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1400 0.000512 1024 4.56193e-41 400 47040 2.23453 17.7117 65.6314 85.6279 85.6917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1400 0.000512 1024 4.58463e-41 400 46720 2.23011 16.3105 65.3142 83.9063 83.9721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1400 0.000512 1024 4.57033e-41 400 46800 2.23651 16.556 65.5178 84.3628 84.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1400 0.000512 1024 4.58575e-41 420 47200 2.24256 23.7387 65.6672 91.6992 91.7644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1400 0.000512 1024 4.57356e-41 420 47168 2.24461 15.755 65.6715 83.7223 83.7863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1400 0.000512 1024 4.5723e-41 420 47136 2.2407 13.1709 65.6643 81.1279 81.1909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1400 0.000512 1024 4.58855e-41 420 47104 2.24458 11.4354 65.613 79.3435 79.4079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1400 0.000512 1024 4.5723e-41 420 47160 2.23811 31.802 65.5676 99.6582 99.7218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1400 0.000512 1024 4.56543e-41 420 47120 2.2401 19.9771 65.5658 87.8353 87.8981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1400 0.000512 1024 4.58953e-41 420 47040 2.24048 16.9308 65.5028 84.7259 84.7876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1400 0.000512 1024 4.5587e-41 420 47040 2.2391 14.6327 65.5648 82.4875 82.5508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1400 0.000512 1024 4.57832e-41 420 47184 2.24435 30.5459 65.6678 98.5089 98.5702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1400 0.000512 1024 4.55618e-41 420 47136 2.24493 19.3642 65.6637 87.3247 87.3861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1400 0.000512 1024 4.58673e-41 420 47088 2.2433 16.0281 65.6569 83.9814 84.0479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1400 0.000512 1024 4.57496e-41 420 47040 2.23914 14.2495 65.6507 82.1926 82.2541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1400 0.000512 1024 4.56431e-41 420 46800 2.22621 13.015 65.406 80.6979 80.7639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1400 0.000512 1024 4.56193e-41 420 47152 2.23853 28.1827 65.8907 96.3647 96.4281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1400 0.000512 1024 4.59051e-41 420 47040 2.23395 18.6218 65.555 86.4634 86.5237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1400 0.000512 1024 4.56151e-41 420 47040 2.23613 15.5975 65.5842 83.4687 83.5302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1400 0.000512 1024 4.58771e-41 420 46816 2.22758 13.7316 65.3492 81.3593 81.4226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1400 0.000512 1024 4.57132e-41 420 46760 2.2279 12.7406 65.3502 80.3706 80.4332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1400 0.000512 1024 4.5716e-41 420 47168 2.24144 27.6961 65.6093 95.5971 95.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1400 0.000512 1024 4.58911e-41 420 47104 2.2424 18.917 65.6616 86.8707 86.9336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1400 0.000512 1024 4.55898e-41 420 47040 2.24304 16.2315 65.6107 84.1371 84.2002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1400 0.000512 1024 4.58253e-41 420 46848 2.23619 14.4323 65.4932 82.2136 82.2795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1400 0.000512 1024 4.57748e-41 420 46720 2.22611 13.9059 65.3557 81.538 81.6104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1400 0.000512 1024 4.58393e-41 384 47328 2.24262 21.6085 65.5984 89.5017 89.5645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1400 0.000512 1024 4.57328e-41 384 47296 2.2487 14.2368 65.602 82.1411 82.2047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1400 0.000512 1024 4.56375e-41 384 47232 2.24666 11.9341 65.5995 79.8293 79.8935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1400 0.000512 1024 4.56935e-41 384 47232 2.2385 10.5063 65.6432 78.4415 78.5059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1400 0.000512 1024 4.57734e-41 384 47320 2.24147 28.4262 65.6483 96.3684 96.4324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1400 0.000512 1024 4.56445e-41 384 47280 2.24461 17.9569 65.5907 85.8473 85.9092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1400 0.000512 1024 4.56305e-41 384 47160 2.23232 14.5494 65.4928 82.3313 82.3931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1400 0.000512 1024 4.58183e-41 384 47200 2.24474 13.2342 65.5958 81.1277 81.1901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1400 0.000512 1024 4.56641e-41 384 47000 2.22816 11.3668 65.4477 79.0927 79.1571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1400 0.000512 1024 4.57552e-41 384 47280 2.23827 26.7366 65.6105 94.6402 94.7033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1400 0.000512 1024 4.57566e-41 384 47232 2.23901 17.1926 65.6188 85.1034 85.1645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1400 0.000512 1024 4.59009e-41 384 47088 2.23232 14.0462 65.4271 81.7579 81.8217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1400 0.000512 1024 4.56921e-41 384 47040 2.23446 12.6299 65.4743 80.3913 80.4543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1400 0.000512 1024 4.57398e-41 384 47040 2.2353 11.239 65.5553 79.0827 79.1468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1400 0.000512 1024 4.58827e-41 384 47264 2.23494 24.8367 65.6013 92.7249 92.7888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1400 0.000512 1024 4.58925e-41 384 47152 2.23546 16.5772 65.5222 84.3863 84.4528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1400 0.000512 1024 4.55562e-41 384 47040 2.22822 13.7693 65.4477 81.4967 81.5614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1400 0.000512 1024 4.58477e-41 384 47040 2.23232 12.2556 65.4791 80.0169 80.0809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1400 0.000512 1024 4.55688e-41 384 47040 2.23846 10.8393 65.5498 78.6791 78.7432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1400 0.000512 1024 4.58225e-41 384 47296 2.2441 25.3112 65.6111 93.2187 93.2809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1400 0.000512 1024 4.58225e-41 384 47232 2.24051 17.1049 65.5948 84.9982 85.0614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1400 0.000512 1024 4.56375e-41 384 47040 2.2344 14.3995 65.4297 82.1149 82.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1400 0.000512 1024 4.56095e-41 384 47104 2.23933 13.3502 65.6091 81.2476 81.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1400 0.000512 1024 4.58561e-41 384 47040 2.24115 12.0285 65.6075 79.9281 79.9928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1400 0.000512 1024 4.57832e-41 384 46848 2.23408 11.6642 65.4888 79.439 79.5034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1400 0.000512 1024 4.55576e-41 384 47344 2.2424 21.4066 65.6532 89.3526 89.4143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1400 0.000512 1024 4.57888e-41 384 47328 2.24125 24.2329 65.6529 92.1784 92.2419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1400 0.000512 1024 4.58379e-41 384 47296 2.24173 16.1115 65.5995 84.005 84.0663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1400 0.000512 1024 4.57538e-41 384 47232 2.23878 13.33 65.5621 81.1831 81.2477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1400 0.000512 1024 4.55856e-41 384 47232 2.24227 12.1541 65.6025 80.0517 80.1137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1400 0.000512 1024 4.57019e-41 384 47200 2.24288 11.2558 65.5826 79.1369 79.1983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1400 0.000512 1024 4.5807e-41 384 47040 2.23638 10.1137 65.4846 77.8871 77.9529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1400 0.000512 1024 4.56739e-41 384 47040 2.23107 9.95981 65.4701 77.7115 77.7736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1400 0.000512 1024 4.58967e-41 384 47104 2.24582 9.77322 65.6483 77.7155 77.7848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1400 0.000512 1024 4.55786e-41 420 46816 2.22618 9.79968 65.4127 77.4882 77.5544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1400 0.000512 1024 4.58729e-41 384 47040 2.23254 8.90858 65.5256 76.72 76.7816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1400 0.000512 1024 4.57818e-41 400 46760 2.22224 9.39974 65.8841 77.558 77.6212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1400 0.000512 1024 4.56025e-41 384 47040 2.23846 8.93856 65.5893 76.8166 76.8798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1400 0.000512 1024 4.56949e-41 384 47232 2.24051 10.1806 65.6007 78.0721 78.1394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1400 0.000512 1024 4.57776e-41 384 46560 2.22096 14.8421 65.1775 82.2907 82.3532
