
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'drauch' on host 'yoshi.ece.utexas.edu' (Linux_x86_64 version 3.10.0-1160.11.1.el7.x86_64) on Sat Mar 20 12:56:06 CDT 2021
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/home/ecelrc/students/drauch/research/scale-cnn/networks/td_fused/layers/tdf3/r4_o16'
Sourcing Tcl script 'tdf3.tcl'
INFO: [HLS 200-1510] Running: open_project -reset tdf3_prj 
INFO: [HLS 200-10] Creating and opening project '/home/ecelrc/students/drauch/research/scale-cnn/networks/td_fused/layers/tdf3/r4_o16/tdf3_prj'.
INFO: [HLS 200-1510] Running: add_files -cflags -I .. -I /home/ecelrc/students/drauch/research/scale-cnn/common -D FAST_COMPILE=0 /home/ecelrc/students/drauch/research/scale-cnn/common/global_defines.h tdf3.cpp 
INFO: [HLS 200-10] Adding design file '/home/ecelrc/students/drauch/research/scale-cnn/common/global_defines.h' to the project
INFO: [HLS 200-10] Adding design file 'tdf3.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb -cflags -I .. -I /home/ecelrc/students/drauch/research/scale-cnn/common/test -I /home/ecelrc/students/drauch/research/scale-cnn/common /home/ecelrc/students/drauch/research/scale-cnn/common/test/tb_utils.cpp ../test/golden.cpp ../test/tb_tdf3.cpp 
INFO: [HLS 200-10] Adding test bench file '/home/ecelrc/students/drauch/research/scale-cnn/common/test/tb_utils.cpp' to the project
INFO: [HLS 200-10] Adding test bench file '../test/golden.cpp' to the project
INFO: [HLS 200-10] Adding test bench file '../test/tb_tdf3.cpp' to the project
INFO: [HLS 200-1510] Running: set_top tdf3_top 
INFO: [HLS 200-1510] Running: open_solution -reset solution1 
INFO: [HLS 200-10] Creating and opening solution '/home/ecelrc/students/drauch/research/scale-cnn/networks/td_fused/layers/tdf3/r4_o16/tdf3_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
WARNING: [HLS 200-40] No /home/ecelrc/students/drauch/research/scale-cnn/networks/td_fused/layers/tdf3/r4_o16/tdf3_prj/solution1/solution1.aps file found.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xcvu3p-ffvc1517-3-e 
INFO: [HLS 200-10] Setting target device to 'xcvu3p-ffvc1517-3-e'
INFO: [HLS 200-1510] Running: create_clock -period 10 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: set_directive_bind_storage -type ram_s2p -impl uram tdf3_top in_data 
INFO: [HLS 200-1510] Running: set_directive_bind_storage -type ram_s2p -impl uram tdf3_top out_data 
INFO: [HLS 200-1510] Running: set_directive_bind_storage -type ram_2p -impl bram tdf3_top filter_data 
INFO: [HLS 200-1510] Running: set_directive_bind_storage -type ram_2p -impl bram tdf3_top adjustments 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 tdf3_top in_data -dim 3 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 tdf3_top filter_data -dim 4 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 tdf3_top out_data -dim 3 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 tdf3_top adjustments -dim 2 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 16 -dim 1 tdf3_top filter_data 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 16 -dim 1 tdf3 weight_vecs 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 16 -dim 1 tdf3 products 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 3 tdf3 ifmap_vec 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 4 tdf3 weight_vecs 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 2 tdf3 products 
INFO: [HLS 200-1510] Running: set_directive_pipeline tdf3_readInputs/IL6 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 4 tdf3_readInputs/IL6 
INFO: [HLS 200-1510] Running: set_directive_pipeline tdf3_readFilters/FL6 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 4 tdf3_readFilters/FL6 
INFO: [HLS 200-1510] Running: set_directive_pipeline tdf3_dot_product/DP_OUTER_3 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 4 tdf3_dot_product/DP_OUTER_3 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 2 tdf3_adjust/ADJUST_LOOP 
INFO: [HLS 200-1510] Running: set_directive_dataflow tdf3/TOP_LOOP 
INFO: [HLS 200-1510] Running: config_op hadd -impl fulldsp -latency 1 
INFO: [HLS 200-1445] Configure operator 'hadd' with implementation style 'fulldsp'.
INFO: [HLS 200-1446] Configure operator 'hadd' with latency 1.
INFO: [HLS 200-1510] Running: config_op hmul -impl maxdsp -latency 1 
INFO: [HLS 200-1445] Configure operator 'hmul' with implementation style 'maxdsp'.
INFO: [HLS 200-1446] Configure operator 'hmul' with latency 1.
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../../../../../../common/test/tb_utils.cpp in debug mode
   Compiling ../../../../../test/golden.cpp in debug mode
   Compiling ../../../../../test/tb_tdf3.cpp in debug mode
   Compiling ../../../../tdf3.cpp in debug mode
   Generating csim.exe
In file included from /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/include/hls_hotbm_apfixed.h:45:0,
                 from /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/include/hls_math.h:1065,
                 from ../../../../tdf3_conv_stages.h:8,
                 from ../../../../tdf3.cpp:6:
/usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/include/utils/x_hls_utils.h:243:40: warning: ‘hls_preserve’ attribute directive ignored [-Wattributes]
 __attribute__((hls_preserve)) T reg(T d)
                                        ^
Beginning functional validation.
Generating random inputs.
Running synthesized function...
Running golden comparison function...
Comparing expected vs. actual values.
0 out of 50176 points exceeded low error threshold.
35774 out of 50176 points equaled their exact expected values.
Validation successful.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 11.22 seconds. CPU system time: 1.37 seconds. Elapsed time: 12.89 seconds; current allocated memory: 240.157 MB.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode off 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 240.357 MB.
INFO: [HLS 200-10] Analyzing design file 'tdf3.cpp' ... 
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:117:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:118:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:119:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:120:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:121:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:151:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:152:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:153:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:154:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:155:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:156:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:157:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:158:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:159:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:160:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:210:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:211:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:212:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:239:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:240:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:241:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:242:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:243:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:244:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:280:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:281:9
WARNING: [HLS 207-5301] unused parameter 'k': ./tdf3_conv_stages.h:76:37
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 32.74 seconds. CPU system time: 2.75 seconds. Elapsed time: 35.75 seconds; current allocated memory: 243.826 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'tdf3_adjust_value(decimal16, decimal16, decimal16, decimal16)' into 'tdf3_adjust(decimal16*, decimal16*, decimal16 (*) [4], unsigned short)' (./tdf3_conv_stages.h:223:20)
WARNING: [HLS 214-185] The resource pragma (storage) on function argument, in 'call' is unsupported (tdf3.cpp:300:9)
INFO: [HLS 214-188] Unrolling loop 'IL6' (./tdf3_conv_stages.h:25:15) in function 'tdf3_readInputs' partially with a factor of 4 (./tdf3_conv_stages.h:25:15)
INFO: [HLS 214-188] Unrolling loop 'FL6' (./tdf3_conv_stages.h:49:15) in function 'tdf3_readFilters' partially with a factor of 4 (./tdf3_conv_stages.h:49:15)
INFO: [HLS 214-186] Unrolling loop 'FL7' (./tdf3_conv_stages.h:50:18) in function 'tdf3_readFilters' completely with a factor of 16 (./tdf3_conv_stages.h:50:18)
INFO: [HLS 214-186] Unrolling loop 'FL7' (./tdf3_conv_stages.h:50:18) in function 'tdf3_readFilters' completely with a factor of 16 (./tdf3_conv_stages.h:50:18)
INFO: [HLS 214-186] Unrolling loop 'FL7' (./tdf3_conv_stages.h:50:18) in function 'tdf3_readFilters' completely with a factor of 16 (./tdf3_conv_stages.h:50:18)
INFO: [HLS 214-186] Unrolling loop 'FL7' (./tdf3_conv_stages.h:50:18) in function 'tdf3_readFilters' completely with a factor of 16 (./tdf3_conv_stages.h:50:18)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_117_2' (./tdf3_conv_stages.h:117:25) in function 'tdf3_writeOutputs_aligned' completely with a factor of 4 (./tdf3_conv_stages.h:117:25)
INFO: [HLS 214-188] Unrolling loop 'DP_OUTER_3' (./tdf3_conv_stages.h:149:22) in function 'tdf3_dot_product' partially with a factor of 4 (./tdf3_conv_stages.h:149:22)
INFO: [HLS 214-188] Unrolling loop 'ADJUST_LOOP' (./tdf3_conv_stages.h:213:17) in function 'tdf3_adjust' partially with a factor of 2 (./tdf3_conv_stages.h:213:17)
INFO: [HLS 214-178] Inlining function 'fp_struct<decimal16>::fp_struct(decimal16)' into 'int generic_signbit<decimal16>(decimal16)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_signbit.h:11:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<decimal16>::__signbit() const' into 'int generic_signbit<decimal16>(decimal16)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_signbit.h:11:0)
INFO: [HLS 214-178] Inlining function 'int generic_signbit<decimal16>(decimal16)' into 'hls::signbit(decimal16)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/signbithalf.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'hls::signbit(decimal16)' into 'tdf3_adjust(decimal16*, decimal16*, decimal16 (*) [4], unsigned short)' (./tdf3_conv_stages.h:212:0)
INFO: [HLS 214-248] cyclic reshaped array 'out_data' on dimension 3 with 4 (tdf3.cpp:299:137)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 8.19 seconds. CPU system time: 0.76 seconds. Elapsed time: 9.37 seconds; current allocated memory: 246.656 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 246.657 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.35 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.48 seconds; current allocated memory: 268.178 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 290.086 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'IL_LOOP' (tdf3.cpp:56) in function 'tdf3_accum_2' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'DP_OUTER_1' (./tdf3_conv_stages.h:147) in function 'tdf3_dot_product' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'DP_OUTER_2' (./tdf3_conv_stages.h:148) in function 'tdf3_dot_product' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'DP_OUTER_3' (./tdf3_conv_stages.h:149) in function 'tdf3_dot_product' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'FL4' (./tdf3_conv_stages.h:47) in function 'tdf3_readFilters' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'FL5' (./tdf3_conv_stages.h:48) in function 'tdf3_readFilters' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'IL_LOOP' (tdf3.cpp:20) in function 'tdf3_accum_1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'WRPC_LOOP' (tdf3.cpp:64) in function 'tdf3_accum_2' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'DP_OUTER_1' (./tdf3_conv_stages.h:147) in function 'tdf3_dot_product' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'DP_OUTER_2' (./tdf3_conv_stages.h:148) in function 'tdf3_dot_product' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'DP_INNER' (./tdf3_conv_stages.h:152) in function 'tdf3_dot_product' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'FL4' (./tdf3_conv_stages.h:47) in function 'tdf3_readFilters' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'FL5' (./tdf3_conv_stages.h:48) in function 'tdf3_readFilters' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'WRPC_LOOP' (tdf3.cpp:28) in function 'tdf3_accum_1' completely with a factor of 8.
WARNING: [HLS 200-1476] Applying partition directive (tdf3.cpp:301:4) and reshape directive (tdf3.cpp:302:9) on the same variable 'filter_data' (tdf3.cpp:301) may lead to unexpected synthesis behaviors.\

INFO: [XFORM 203-131] Reshaping array 'in_data' (tdf3.cpp:300) in dimension 3 with a cyclic factor of 4.
INFO: [XFORM 203-131] Reshaping array 'filter_data' (tdf3.cpp:301) in dimension 4 with a cyclic factor of 4.
INFO: [XFORM 203-131] Reshaping array 'adjustments' (tdf3.cpp:302) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'ifmap_vec' (tdf3.cpp:153) in dimension 3 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_vecs' (tdf3.cpp:154) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'products' (tdf3.cpp:155) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sums' (tdf3.cpp:156) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outputs' (tdf3.cpp:157) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'indices' (tdf3.cpp:160) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'accum1_out_0' (tdf3.cpp:178) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'accum1_out_1' (tdf3.cpp:179) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'accum1_out_2' (tdf3.cpp:180) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'accum1_out_3' (tdf3.cpp:181) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'accum1_out_4' (tdf3.cpp:182) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'accum1_out_5' (tdf3.cpp:183) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'accum1_out_6' (tdf3.cpp:184) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'accum1_out_7' (tdf3.cpp:185) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'accum1_out_8' (tdf3.cpp:186) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'accum1_out_9' (tdf3.cpp:187) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'accum1_out_10' (tdf3.cpp:188) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'accum1_out_11' (tdf3.cpp:189) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'accum1_out_12' (tdf3.cpp:190) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'accum1_out_13' (tdf3.cpp:191) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'accum1_out_14' (tdf3.cpp:192) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'accum1_out_15' (tdf3.cpp:193) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'accum2_out_0' (tdf3.cpp:226) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'accum2_out_1' (tdf3.cpp:227) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'accum2_out_2' (tdf3.cpp:228) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'accum2_out_3' (tdf3.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'accum2_out_4' (tdf3.cpp:230) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'accum2_out_5' (tdf3.cpp:231) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'accum2_out_6' (tdf3.cpp:232) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'accum2_out_7' (tdf3.cpp:233) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'accum2_out_8' (tdf3.cpp:234) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'accum2_out_9' (tdf3.cpp:235) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'accum2_out_10' (tdf3.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'accum2_out_11' (tdf3.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'accum2_out_12' (tdf3.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'accum2_out_13' (tdf3.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'accum2_out_14' (tdf3.cpp:240) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'accum2_out_15' (tdf3.cpp:241) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'filter_data' (tdf3.cpp:301) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vals' (tdf3.cpp:60) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vals' (tdf3.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_vecs' (tdf3.cpp:154) in dimension 4 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'products' (tdf3.cpp:155) in dimension 2 with a cyclic factor 4.
INFO: [XFORM 203-102] Partitioning array 'ifmap_vec.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'ifmap_vec1.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'ifmap_vec2.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'ifmap_vec3.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs1.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs2.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs3.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs16.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs164.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs165.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs166.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs17.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs177.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs178.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs179.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs18.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs1810.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs1811.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs1812.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs19.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs1913.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs1914.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs1915.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs20.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs2016.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs2017.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs2018.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs21.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs2119.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs2120.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs2121.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs22.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs2222.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs2223.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs2224.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs23.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs2325.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs2326.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs2327.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs24.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs2428.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs2429.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs2430.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs25.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs2531.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs2532.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs2533.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs26.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs2634.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs2635.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs2636.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs27.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs2737.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs2738.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs2739.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs28.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs2840.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs2841.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs2842.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs29.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs2943.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs2944.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs2945.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs30.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs3046.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs3047.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs3048.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'ifmap_vec.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'ifmap_vec1.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'ifmap_vec2.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'ifmap_vec3.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs1.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs2.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs3.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs4.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs44.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs45.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs46.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs5.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs57.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs58.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs59.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs6.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs610.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs611.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs612.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs7.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs713.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs714.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs715.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs8.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs816.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs817.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs818.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs9.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs919.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs920.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs921.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs10.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs1022.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs1023.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs1024.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs11.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs1125.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs1126.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs1127.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs12.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs1228.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs1229.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs1230.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs13.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs1331.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs1332.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs1333.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs14.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs1434.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs1435.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs1436.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs15.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs1537.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs1538.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs1539.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs16.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs1640.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs1641.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs1642.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs17.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs1743.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs1744.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs1745.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs18.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs1846.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs1847.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs1848.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'ifmap_vec.0' (tdf3.cpp:153) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'ifmap_vec.1' (tdf3.cpp:153) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'ifmap_vec.2' (tdf3.cpp:153) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'ifmap_vec.3' (tdf3.cpp:153) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.0.0' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.0.1' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.0.2' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.0.3' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.1.0' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.1.1' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.1.2' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.1.3' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.2.0' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.2.1' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.2.2' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.2.3' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.3.0' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.3.1' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.3.2' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.3.3' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.4.0' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.4.1' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.4.2' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.4.3' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.5.0' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.5.1' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.5.2' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.5.3' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.6.0' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.6.1' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.6.2' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.6.3' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.7.0' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.7.1' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.7.2' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.7.3' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.8.0' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.8.1' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.8.2' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.8.3' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.9.0' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.9.1' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.9.2' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.9.3' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.10.0' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.10.1' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.10.2' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.10.3' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.11.0' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.11.1' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.11.2' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.11.3' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.12.0' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.12.1' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.12.2' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.12.3' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.13.0' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.13.1' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.13.2' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.13.3' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.14.0' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.14.1' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.14.2' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.14.3' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.15.0' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.15.1' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.15.2' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.15.3' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'ifmap_vec.0.0' (tdf3.cpp:153) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'ifmap_vec.1.0' (tdf3.cpp:153) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'ifmap_vec.2.0' (tdf3.cpp:153) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'ifmap_vec.3.0' (tdf3.cpp:153) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.0.0.0' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.0.1.0' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.0.2.0' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.0.3.0' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.1.0.0' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.1.1.0' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.1.2.0' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.1.3.0' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.2.0.0' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.2.1.0' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.2.2.0' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.2.3.0' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.3.0.0' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.3.1.0' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.3.2.0' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.3.3.0' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.4.0.0' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.4.1.0' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.4.2.0' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.4.3.0' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.5.0.0' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.5.1.0' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.5.2.0' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.5.3.0' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.6.0.0' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.6.1.0' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.6.2.0' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.6.3.0' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.7.0.0' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.7.1.0' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.7.2.0' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.7.3.0' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.8.0.0' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.8.1.0' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.8.2.0' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.8.3.0' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.9.0.0' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.9.1.0' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.9.2.0' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.9.3.0' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.10.0.0' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.10.1.0' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.10.2.0' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.10.3.0' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.11.0.0' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.11.1.0' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.11.2.0' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.11.3.0' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.12.0.0' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.12.1.0' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.12.2.0' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.12.3.0' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.13.0.0' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.13.1.0' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.13.2.0' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.13.3.0' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.14.0.0' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.14.1.0' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.14.2.0' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.14.3.0' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.15.0.0' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.15.1.0' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.15.2.0' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.15.3.0' (tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-721] Extract dataflow region from loop TOP_LOOP (tdf3.cpp:150)  of function 'tdf3'.
INFO: [HLS 200-988] Store statement on variable  'sums[0]200' (tdf3.cpp:156) in a dataflow region ( 'dataflow_in_loop_TOP_LOOP' (tdf3.cpp:150:7)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'sums[1]201' (tdf3.cpp:156) in a dataflow region ( 'dataflow_in_loop_TOP_LOOP' (tdf3.cpp:150:7)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'sums[2]202' (tdf3.cpp:156) in a dataflow region ( 'dataflow_in_loop_TOP_LOOP' (tdf3.cpp:150:7)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'sums[3]203' (tdf3.cpp:156) in a dataflow region ( 'dataflow_in_loop_TOP_LOOP' (tdf3.cpp:150:7)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'sums[4]204' (tdf3.cpp:156) in a dataflow region ( 'dataflow_in_loop_TOP_LOOP' (tdf3.cpp:150:7)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'sums[5]205' (tdf3.cpp:156) in a dataflow region ( 'dataflow_in_loop_TOP_LOOP' (tdf3.cpp:150:7)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'sums[6]206' (tdf3.cpp:156) in a dataflow region ( 'dataflow_in_loop_TOP_LOOP' (tdf3.cpp:150:7)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'sums[7]207' (tdf3.cpp:156) in a dataflow region ( 'dataflow_in_loop_TOP_LOOP' (tdf3.cpp:150:7)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'sums[8]208' (tdf3.cpp:156) in a dataflow region ( 'dataflow_in_loop_TOP_LOOP' (tdf3.cpp:150:7)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'sums[9]209' (tdf3.cpp:156) in a dataflow region ( 'dataflow_in_loop_TOP_LOOP' (tdf3.cpp:150:7)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'sums[10]210' (tdf3.cpp:156) in a dataflow region ( 'dataflow_in_loop_TOP_LOOP' (tdf3.cpp:150:7)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'sums[11]211' (tdf3.cpp:156) in a dataflow region ( 'dataflow_in_loop_TOP_LOOP' (tdf3.cpp:150:7)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'sums[12]212' (tdf3.cpp:156) in a dataflow region ( 'dataflow_in_loop_TOP_LOOP' (tdf3.cpp:150:7)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'sums[13]213' (tdf3.cpp:156) in a dataflow region ( 'dataflow_in_loop_TOP_LOOP' (tdf3.cpp:150:7)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'sums[14]214' (tdf3.cpp:156) in a dataflow region ( 'dataflow_in_loop_TOP_LOOP' (tdf3.cpp:150:7)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'sums[15]215' (tdf3.cpp:156) in a dataflow region ( 'dataflow_in_loop_TOP_LOOP' (tdf3.cpp:150:7)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_TOP_LOOP' (tdf3.cpp:150:7), detected/extracted 70 process function(s): 
	 'tdf3_get_next_ijk'
	 'tdf3_readInputs'
	 'tdf3_readFilters'
	 'tdf3_dot_product'
	 'tdf3_accum_1'
	 'tdf3_accum_1'
	 'tdf3_accum_1'
	 'tdf3_accum_1'
	 'tdf3_accum_1'
	 'tdf3_accum_1'
	 'tdf3_accum_1'
	 'tdf3_accum_1'
	 'tdf3_accum_1'
	 'tdf3_accum_1'
	 'tdf3_accum_1'
	 'tdf3_accum_1'
	 'tdf3_accum_1'
	 'tdf3_accum_1'
	 'tdf3_accum_1'
	 'tdf3_accum_1'
	 'tdf3_accum_2'
	 'tdf3_accum_2'
	 'tdf3_accum_2'
	 'tdf3_accum_2'
	 'tdf3_accum_2'
	 'tdf3_accum_2'
	 'tdf3_accum_2'
	 'tdf3_accum_2'
	 'tdf3_accum_2'
	 'tdf3_accum_2'
	 'tdf3_accum_2'
	 'tdf3_accum_2'
	 'tdf3_accum_2'
	 'tdf3_accum_2'
	 'tdf3_accum_2'
	 'tdf3_accum_2'
	 'tdf3_accum_3'
	 'Block_entry_proc_proc'
	 'tdf3_accum_3'
	 'Block_entry_proc_proc311'
	 'tdf3_accum_3'
	 'Block_entry_proc_proc312'
	 'tdf3_accum_3'
	 'Block_entry_proc_proc313'
	 'tdf3_accum_3'
	 'Block_entry_proc_proc314'
	 'tdf3_accum_3'
	 'Block_entry_proc_proc315'
	 'tdf3_accum_3'
	 'Block_entry_proc_proc316'
	 'tdf3_accum_3'
	 'Block_entry_proc_proc317'
	 'tdf3_accum_3'
	 'Block_entry_proc_proc318'
	 'tdf3_accum_3'
	 'Block_entry_proc_proc319'
	 'tdf3_accum_3'
	 'Block_entry_proc_proc320'
	 'tdf3_accum_3'
	 'Block_entry_proc_proc321'
	 'tdf3_accum_3'
	 'Block_entry_proc_proc322'
	 'tdf3_accum_3'
	 'Block_entry_proc_proc323'
	 'tdf3_accum_3'
	 'Block_entry_proc_proc324'
	 'tdf3_accum_3'
	 'Block_entry_proc_proc325'
	 'tdf3_adjust'
	 'tdf3_writeOutputs_aligned'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 5.89 seconds. CPU system time: 0.28 seconds. Elapsed time: 7.22 seconds; current allocated memory: 338.074 MB.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[2][1]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[2][2]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[9][1]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[15][3]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[12][2]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[3][0]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[12][1]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[8][1]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[0][2]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[12][3]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[0][0]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[10][0]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[2][3]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[11][0]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[2][0]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[4][2]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[4][1]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[14][1]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[11][3]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[13][2]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[6][0]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[3][2]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[13][0]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[10][1]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[14][2]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[1][0]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[4][3]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[6][1]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[6][2]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[6][3]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[3][1]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[13][1]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[1][1]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[1][3]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[9][2]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[7][0]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[11][1]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[0][1]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[4][0]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[7][1]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[10][3]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[10][2]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[7][2]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[12][0]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[14][0]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[11][2]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[3][3]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[1][2]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[9][3]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[15][2]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[8][0]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[7][3]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[8][2]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[15][1]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[0][3]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[14][3]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[5][2]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[5][3]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[15][0]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[9][0]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[8][3]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[5][0]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[5][1]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[13][3]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[2][1]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[2][2]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[9][1]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[15][3]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[12][2]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[3][0]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[12][1]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[8][1]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[0][2]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[12][3]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[0][0]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[10][0]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[2][3]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[11][0]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[2][0]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[4][2]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[4][1]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[14][1]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[11][3]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[13][2]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[6][0]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[3][2]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[13][0]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[10][1]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[14][2]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[1][0]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[4][3]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[6][1]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[6][2]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[6][3]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[3][1]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[13][1]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[1][1]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[1][3]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[9][2]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[7][0]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[11][1]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[0][1]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[4][0]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[7][1]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[10][3]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[10][2]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[7][2]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[12][0]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[14][0]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[11][2]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[3][3]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[1][2]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[9][3]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[15][2]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[8][0]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[7][3]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[8][2]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[15][1]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[0][3]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[14][3]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[5][2]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[5][3]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[15][0]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[9][0]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[8][3]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[5][0]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[5][1]' (./tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[13][3]' (./tdf3_conv_stages.h:139).
INFO: [HLS 200-472] Inferring partial write operation for 'filter_data[0]' (tdf3.cpp:305:28)
INFO: [HLS 200-472] Inferring partial write operation for 'adjustments' (tdf3.cpp:306:22)
INFO: [HLS 200-472] Inferring partial write operation for 'ifmap_vec[0][0][0]' (./tdf3_conv_stages.h:33:35)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_vecs[0][0][0][0]' (./tdf3_conv_stages.h:55:43)
INFO: [HLS 200-472] Inferring partial write operation for 'products[0][0]' (./tdf3_conv_stages.h:153:32)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out[0]' (tdf3.cpp:39:28)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out[1]' (tdf3.cpp:40:28)
INTERNAL-INFO: never seen llvm instruction 'hsub'(535)
INTERNAL-INFO: never seen llvm instruction 'hsub'(535)
WARNING: [HLS 200-1449] Process tdf3_readInputs has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 5.09 seconds. CPU system time: 0.38 seconds. Elapsed time: 5.98 seconds; current allocated memory: 890.636 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'tdf3_top' ...
WARNING: [SYN 201-103] Legalizing function name 'tdf3_accum_2.1' to 'tdf3_accum_2_1'.
WARNING: [SYN 201-103] Legalizing function name 'tdf3_accum_2.2' to 'tdf3_accum_2_2'.
WARNING: [SYN 201-103] Legalizing function name 'tdf3_accum_2.3' to 'tdf3_accum_2_3'.
WARNING: [SYN 201-103] Legalizing function name 'tdf3_accum_2.4' to 'tdf3_accum_2_4'.
WARNING: [SYN 201-103] Legalizing function name 'tdf3_accum_2.5' to 'tdf3_accum_2_5'.
WARNING: [SYN 201-103] Legalizing function name 'tdf3_accum_2.6' to 'tdf3_accum_2_6'.
WARNING: [SYN 201-103] Legalizing function name 'tdf3_accum_2.7' to 'tdf3_accum_2_7'.
WARNING: [SYN 201-103] Legalizing function name 'tdf3_accum_2.8' to 'tdf3_accum_2_8'.
WARNING: [SYN 201-103] Legalizing function name 'tdf3_accum_2.9' to 'tdf3_accum_2_9'.
WARNING: [SYN 201-103] Legalizing function name 'tdf3_accum_2.10' to 'tdf3_accum_2_10'.
WARNING: [SYN 201-103] Legalizing function name 'tdf3_accum_2.11' to 'tdf3_accum_2_11'.
WARNING: [SYN 201-103] Legalizing function name 'tdf3_accum_2.12' to 'tdf3_accum_2_12'.
WARNING: [SYN 201-103] Legalizing function name 'tdf3_accum_2.13' to 'tdf3_accum_2_13'.
WARNING: [SYN 201-103] Legalizing function name 'tdf3_accum_2.14' to 'tdf3_accum_2_14'.
WARNING: [SYN 201-103] Legalizing function name 'tdf3_accum_2.15' to 'tdf3_accum_2_15'.
WARNING: [SYN 201-103] Legalizing function name 'tdf3_accum_3.1' to 'tdf3_accum_3_1'.
WARNING: [SYN 201-103] Legalizing function name 'tdf3_accum_3.2' to 'tdf3_accum_3_2'.
WARNING: [SYN 201-103] Legalizing function name 'tdf3_accum_3.3' to 'tdf3_accum_3_3'.
WARNING: [SYN 201-103] Legalizing function name 'tdf3_accum_3.4' to 'tdf3_accum_3_4'.
WARNING: [SYN 201-103] Legalizing function name 'tdf3_accum_3.5' to 'tdf3_accum_3_5'.
WARNING: [SYN 201-103] Legalizing function name 'tdf3_accum_3.6' to 'tdf3_accum_3_6'.
WARNING: [SYN 201-103] Legalizing function name 'tdf3_accum_3.7' to 'tdf3_accum_3_7'.
WARNING: [SYN 201-103] Legalizing function name 'tdf3_accum_3.8' to 'tdf3_accum_3_8'.
WARNING: [SYN 201-103] Legalizing function name 'tdf3_accum_3.9' to 'tdf3_accum_3_9'.
WARNING: [SYN 201-103] Legalizing function name 'tdf3_accum_3.10' to 'tdf3_accum_3_10'.
WARNING: [SYN 201-103] Legalizing function name 'tdf3_accum_3.11' to 'tdf3_accum_3_11'.
WARNING: [SYN 201-103] Legalizing function name 'tdf3_accum_3.12' to 'tdf3_accum_3_12'.
WARNING: [SYN 201-103] Legalizing function name 'tdf3_accum_3.13' to 'tdf3_accum_3_13'.
WARNING: [SYN 201-103] Legalizing function name 'tdf3_accum_3.14' to 'tdf3_accum_3_14'.
WARNING: [SYN 201-103] Legalizing function name 'tdf3_accum_3.15' to 'tdf3_accum_3_15'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf3_get_next_ijk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.59 seconds; current allocated memory: 891.707 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 891.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf3_readInputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'IL6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'IL6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 892.061 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 892.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf3_readFilters' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FL6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'FL6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 893.405 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 894.615 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf3_dot_product' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DP_OUTER_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'DP_OUTER_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.74 seconds; current allocated memory: 896.087 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.58 seconds. CPU system time: 0 seconds. Elapsed time: 0.64 seconds; current allocated memory: 897.899 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf3_accum_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'IL_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'IL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.96 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.04 seconds; current allocated memory: 898.081 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 898.311 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf3_accum_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'IL_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'IL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 898.442 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 898.622 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf3_accum_2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'IL_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'IL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 898.753 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 898.933 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf3_accum_2_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'IL_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'IL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 899.063 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 899.243 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf3_accum_2_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'IL_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'IL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 899.373 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 899.553 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf3_accum_2_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'IL_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'IL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 899.683 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 899.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf3_accum_2_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'IL_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'IL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 899.993 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 900.173 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf3_accum_2_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'IL_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'IL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 900.304 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 900.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf3_accum_2_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'IL_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'IL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 900.614 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 900.794 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf3_accum_2_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'IL_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'IL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 900.924 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 901.104 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf3_accum_2_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'IL_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'IL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 901.234 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 901.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf3_accum_2_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'IL_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'IL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 901.574 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 901.783 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf3_accum_2_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'IL_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'IL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 901.913 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 902.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf3_accum_2_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'IL_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'IL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 902.224 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 902.405 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf3_accum_2_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'IL_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'IL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 902.535 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 902.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf3_accum_2_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'IL_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'IL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 902.845 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 903.025 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf3_accum_2_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'IL_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'IL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 903.156 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 903.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf3_accum_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 903.407 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 903.501 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 903.531 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 903.565 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf3_accum_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 903.636 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 903.731 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc311' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 903.761 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 903.794 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf3_accum_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 903.865 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 903.959 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc312' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 903.989 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 904.052 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf3_accum_3_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 904.123 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 904.218 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc313' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 904.248 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 904.282 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf3_accum_3_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 904.360 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 904.455 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc314' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 904.485 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 904.519 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf3_accum_3_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 904.589 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 904.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc315' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 904.714 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 904.748 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf3_accum_3_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 904.848 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 904.942 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc316' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 904.972 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 905.006 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf3_accum_3_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 905.076 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 905.171 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc317' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 905.201 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 905.235 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf3_accum_3_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 905.306 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 905.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc318' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 905.460 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 905.493 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf3_accum_3_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 905.564 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 905.658 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc319' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 905.688 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 905.722 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf3_accum_3_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 905.793 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 905.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc320' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 905.917 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 905.951 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf3_accum_3_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 906.022 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 906.116 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc321' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.22 seconds; current allocated memory: 906.146 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 906.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf3_accum_3_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 906.251 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 906.345 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc322' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 906.375 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 906.409 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf3_accum_3_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 906.480 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 906.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc323' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 906.608 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 906.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf3_accum_3_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 906.742 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 906.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc324' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 906.866 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 906.900 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf3_accum_3_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 907.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 907.095 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc325' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 907.125 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 907.158 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf3_adjust' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ADJUST_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'ADJUST_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 907.893 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 909.272 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf3_writeOutputs_aligned' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.66 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 909.483 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 909.786 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_TOP_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_0_0_0_0 (from tdf3_readFilters_U0 to tdf3_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_0_1_0_0 (from tdf3_readFilters_U0 to tdf3_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_0_2_0_0 (from tdf3_readFilters_U0 to tdf3_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_0_3_0_0 (from tdf3_readFilters_U0 to tdf3_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_1_0_0_0 (from tdf3_readFilters_U0 to tdf3_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_1_1_0_0 (from tdf3_readFilters_U0 to tdf3_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_1_2_0_0 (from tdf3_readFilters_U0 to tdf3_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_1_3_0_0 (from tdf3_readFilters_U0 to tdf3_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_2_0_0_0 (from tdf3_readFilters_U0 to tdf3_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_2_1_0_0 (from tdf3_readFilters_U0 to tdf3_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_2_2_0_0 (from tdf3_readFilters_U0 to tdf3_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_2_3_0_0 (from tdf3_readFilters_U0 to tdf3_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_3_0_0_0 (from tdf3_readFilters_U0 to tdf3_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_3_1_0_0 (from tdf3_readFilters_U0 to tdf3_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_3_2_0_0 (from tdf3_readFilters_U0 to tdf3_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_3_3_0_0 (from tdf3_readFilters_U0 to tdf3_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_4_0_0_0 (from tdf3_readFilters_U0 to tdf3_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_4_1_0_0 (from tdf3_readFilters_U0 to tdf3_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_4_2_0_0 (from tdf3_readFilters_U0 to tdf3_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_4_3_0_0 (from tdf3_readFilters_U0 to tdf3_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_5_0_0_0 (from tdf3_readFilters_U0 to tdf3_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_5_1_0_0 (from tdf3_readFilters_U0 to tdf3_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_5_2_0_0 (from tdf3_readFilters_U0 to tdf3_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_5_3_0_0 (from tdf3_readFilters_U0 to tdf3_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_6_0_0_0 (from tdf3_readFilters_U0 to tdf3_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_6_1_0_0 (from tdf3_readFilters_U0 to tdf3_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_6_2_0_0 (from tdf3_readFilters_U0 to tdf3_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_6_3_0_0 (from tdf3_readFilters_U0 to tdf3_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_7_0_0_0 (from tdf3_readFilters_U0 to tdf3_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_7_1_0_0 (from tdf3_readFilters_U0 to tdf3_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_7_2_0_0 (from tdf3_readFilters_U0 to tdf3_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_7_3_0_0 (from tdf3_readFilters_U0 to tdf3_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_8_0_0_0 (from tdf3_readFilters_U0 to tdf3_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_8_1_0_0 (from tdf3_readFilters_U0 to tdf3_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_8_2_0_0 (from tdf3_readFilters_U0 to tdf3_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_8_3_0_0 (from tdf3_readFilters_U0 to tdf3_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_9_0_0_0 (from tdf3_readFilters_U0 to tdf3_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_9_1_0_0 (from tdf3_readFilters_U0 to tdf3_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_9_2_0_0 (from tdf3_readFilters_U0 to tdf3_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_9_3_0_0 (from tdf3_readFilters_U0 to tdf3_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_10_0_0_0 (from tdf3_readFilters_U0 to tdf3_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_10_1_0_0 (from tdf3_readFilters_U0 to tdf3_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_10_2_0_0 (from tdf3_readFilters_U0 to tdf3_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_10_3_0_0 (from tdf3_readFilters_U0 to tdf3_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_11_0_0_0 (from tdf3_readFilters_U0 to tdf3_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_11_1_0_0 (from tdf3_readFilters_U0 to tdf3_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_11_2_0_0 (from tdf3_readFilters_U0 to tdf3_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_11_3_0_0 (from tdf3_readFilters_U0 to tdf3_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_12_0_0_0 (from tdf3_readFilters_U0 to tdf3_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_12_1_0_0 (from tdf3_readFilters_U0 to tdf3_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_12_2_0_0 (from tdf3_readFilters_U0 to tdf3_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_12_3_0_0 (from tdf3_readFilters_U0 to tdf3_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_13_0_0_0 (from tdf3_readFilters_U0 to tdf3_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_13_1_0_0 (from tdf3_readFilters_U0 to tdf3_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_13_2_0_0 (from tdf3_readFilters_U0 to tdf3_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_13_3_0_0 (from tdf3_readFilters_U0 to tdf3_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_14_0_0_0 (from tdf3_readFilters_U0 to tdf3_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_14_1_0_0 (from tdf3_readFilters_U0 to tdf3_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_14_2_0_0 (from tdf3_readFilters_U0 to tdf3_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_14_3_0_0 (from tdf3_readFilters_U0 to tdf3_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_15_0_0_0 (from tdf3_readFilters_U0 to tdf3_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_15_1_0_0 (from tdf3_readFilters_U0 to tdf3_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_15_2_0_0 (from tdf3_readFilters_U0 to tdf3_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_15_3_0_0 (from tdf3_readFilters_U0 to tdf3_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.27 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.82 seconds; current allocated memory: 910.809 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 9.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 9.54 seconds; current allocated memory: 912.271 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.3 seconds; current allocated memory: 912.370 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.19 seconds; current allocated memory: 912.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf3_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.26 seconds; current allocated memory: 912.642 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'filter_data_0' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'adjustments' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.28 seconds; current allocated memory: 912.811 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf3_get_next_ijk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'i' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'j' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'k' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf3_get_next_ijk'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.35 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.45 seconds; current allocated memory: 913.061 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf3_readInputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf3_readInputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 913.989 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf3_readFilters' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf3_readFilters'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 916.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf3_dot_product' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf3_dot_product'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.66 seconds; current allocated memory: 924.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf3_accum_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf3_accum_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.99 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.21 seconds; current allocated memory: 930.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf3_accum_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf3_accum_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 931.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf3_accum_2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf3_accum_2_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 932.964 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf3_accum_2_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf3_accum_2_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 934.033 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf3_accum_2_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf3_accum_2_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 935.089 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf3_accum_2_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf3_accum_2_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 936.158 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf3_accum_2_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf3_accum_2_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 937.214 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf3_accum_2_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf3_accum_2_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 938.269 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf3_accum_2_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf3_accum_2_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 939.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf3_accum_2_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf3_accum_2_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 940.365 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf3_accum_2_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf3_accum_2_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 941.421 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf3_accum_2_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf3_accum_2_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 942.490 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf3_accum_2_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf3_accum_2_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 943.546 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf3_accum_2_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf3_accum_2_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 944.632 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf3_accum_2_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf3_accum_2_13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 945.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf3_accum_2_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf3_accum_2_14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 946.698 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf3_accum_2_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf3_accum_2_15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 947.783 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf3_accum_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf3_accum_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 948.604 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 949.112 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf3_accum_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf3_accum_3_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 949.413 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc311' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc311'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 949.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf3_accum_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf3_accum_3_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 950.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc312' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc312'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 950.744 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf3_accum_3_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf3_accum_3_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 951.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc313' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc313'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 951.530 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf3_accum_3_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf3_accum_3_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 951.847 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc314' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc314'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 952.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf3_accum_3_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf3_accum_3_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 952.649 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc315' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc315'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 953.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf3_accum_3_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf3_accum_3_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 953.479 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc316' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc316'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 953.964 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf3_accum_3_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf3_accum_3_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 954.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc317' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc317'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 954.765 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf3_accum_3_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf3_accum_3_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 955.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc318' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc318'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 955.596 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf3_accum_3_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf3_accum_3_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 955.884 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc319' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc319'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 956.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf3_accum_3_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf3_accum_3_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 956.686 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc320' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc320'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 957.200 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf3_accum_3_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf3_accum_3_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 957.487 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc321' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc321'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 958.001 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf3_accum_3_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf3_accum_3_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 958.318 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc322' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc322'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 958.803 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf3_accum_3_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf3_accum_3_13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 959.149 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc323' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc323'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 959.604 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf3_accum_3_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf3_accum_3_14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 959.951 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc324' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc324'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 960.464 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf3_accum_3_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf3_accum_3_15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 960.736 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc325' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc325'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 961.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf3_adjust' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_164_1_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf3_adjust'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 964.310 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf3_writeOutputs_aligned' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf3_writeOutputs_aligned'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.59 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.74 seconds; current allocated memory: 969.171 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_TOP_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_TOP_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 9.84 seconds. CPU system time: 0.04 seconds. Elapsed time: 9.94 seconds; current allocated memory: 995.411 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 8.28 seconds. CPU system time: 0.08 seconds. Elapsed time: 8.53 seconds; current allocated memory: 1006.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf3_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'tdf3_top/dummy_val' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'tdf3_top/out_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'tdf3_top' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf3_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.51 seconds; current allocated memory: 1007.996 MB.
INFO: [HLS 200-741] Implementing PIPO tdf3_top_dataflow_in_loop_TOP_LOOP_ifmap_vec_0_0_0_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'tdf3_top_dataflow_in_loop_TOP_LOOP_ifmap_vec_0_0_0_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-740] Implementing PIPO tdf3_top_dataflow_in_loop_TOP_LOOP_products_0_0_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'tdf3_top_dataflow_in_loop_TOP_LOOP_products_0_0_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-740] Implementing PIPO tdf3_top_dataflow_in_loop_TOP_LOOP_accum1_out_0_0_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'tdf3_top_dataflow_in_loop_TOP_LOOP_accum1_out_0_0_memcore_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'indices_01_c_U(tdf3_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'indices_12_c_U(tdf3_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'indices_01_c1_U(tdf3_top_fifo_w6_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'indices_12_c2_U(tdf3_top_fifo_w12_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum2_out_0_0_U(tdf3_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum2_out_0_1_U(tdf3_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum2_out_1_0_U(tdf3_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum2_out_1_1_U(tdf3_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum2_out_2_0_U(tdf3_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum2_out_2_1_U(tdf3_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum2_out_3_0_U(tdf3_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum2_out_3_1_U(tdf3_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum2_out_4_0_U(tdf3_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum2_out_4_1_U(tdf3_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum2_out_5_0_U(tdf3_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum2_out_5_1_U(tdf3_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum2_out_6_0_U(tdf3_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum2_out_6_1_U(tdf3_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum2_out_7_0_U(tdf3_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum2_out_7_1_U(tdf3_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum2_out_8_0_U(tdf3_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum2_out_8_1_U(tdf3_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum2_out_9_0_U(tdf3_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum2_out_9_1_U(tdf3_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum2_out_10_0_U(tdf3_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum2_out_10_1_U(tdf3_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum2_out_11_0_U(tdf3_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum2_out_11_1_U(tdf3_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum2_out_12_0_U(tdf3_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum2_out_12_1_U(tdf3_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum2_out_13_0_U(tdf3_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum2_out_13_1_U(tdf3_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum2_out_14_0_U(tdf3_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum2_out_14_1_U(tdf3_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum2_out_15_0_U(tdf3_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum2_out_15_1_U(tdf3_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_channel_U(tdf3_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sums_0_U(tdf3_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_79_channel_U(tdf3_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sums_1_U(tdf3_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_80_channel_U(tdf3_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sums_2_U(tdf3_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_81_channel_U(tdf3_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sums_3_U(tdf3_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_82_channel_U(tdf3_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sums_4_U(tdf3_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_83_channel_U(tdf3_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sums_5_U(tdf3_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_84_channel_U(tdf3_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sums_6_U(tdf3_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_85_channel_U(tdf3_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sums_7_U(tdf3_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_86_channel_U(tdf3_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sums_8_U(tdf3_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_87_channel_U(tdf3_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sums_9_U(tdf3_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_88_channel_U(tdf3_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sums_10_U(tdf3_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_89_channel_U(tdf3_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sums_11_U(tdf3_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_90_channel_U(tdf3_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sums_12_U(tdf3_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_91_channel_U(tdf3_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sums_13_U(tdf3_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_92_channel_U(tdf3_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sums_14_U(tdf3_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_93_channel_U(tdf3_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sums_15_U(tdf3_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputs_0_U(tdf3_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputs_1_U(tdf3_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputs_2_U(tdf3_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputs_3_U(tdf3_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputs_4_U(tdf3_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputs_5_U(tdf3_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputs_6_U(tdf3_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputs_7_U(tdf3_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputs_8_U(tdf3_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputs_9_U(tdf3_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputs_10_U(tdf3_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputs_11_U(tdf3_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputs_12_U(tdf3_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputs_13_U(tdf3_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputs_14_U(tdf3_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputs_15_U(tdf3_top_fifo_w16_d2_S)' using Shift Registers.
WARNING: [RTMG 210-274] Memory 'tdf3_top_in_data' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'tdf3_top_in_data_rom' using ultra ROMs.
INFO: [RTMG 210-278] Implementing memory 'tdf3_top_filter_data_0_ram (RAM_2P_BRAM)' using block RAMs.
WARNING: [RTMG 210-274] Memory 'tdf3_top_filter_data_1' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'tdf3_top_filter_data_1_rom' using block ROMs.
INFO: [RTMG 210-278] Implementing memory 'tdf3_top_adjustments_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO tdf3_top_dataflow_in_loop_TOP_LOOP_ifmap_vec_0_0_0_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO tdf3_top_dataflow_in_loop_TOP_LOOP_products_0_0_memcore using a separate memory for each block
INFO: [HLS 200-740] Implementing PIPO tdf3_top_dataflow_in_loop_TOP_LOOP_accum1_out_0_0_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO tdf3_top_dataflow_in_loop_TOP_LOOP_ifmap_vec_0_0_0_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO tdf3_top_dataflow_in_loop_TOP_LOOP_products_0_0_memcore using a separate memory for each block
INFO: [HLS 200-740] Implementing PIPO tdf3_top_dataflow_in_loop_TOP_LOOP_accum1_out_0_0_memcore using a separate memory for each block
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 16.24 seconds. CPU system time: 1.27 seconds. Elapsed time: 22.6 seconds; current allocated memory: 1021.022 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for tdf3_top.
INFO: [VLOG 209-307] Generating Verilog RTL for tdf3_top.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 141.34 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 147.31 seconds. CPU system time: 7.55 seconds. Elapsed time: 172.31 seconds; current allocated memory: 1.004 GB.
INFO: [HLS 200-112] Total CPU user time: 163.32 seconds. Total CPU system time: 10.73 seconds. Total elapsed time: 190.28 seconds; peak allocated memory: 1021.022 MB.
INFO: [Common 17-206] Exiting vitis_hls at Sat Mar 20 12:59:16 2021...
