# Active SVF file /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/syn/TOP_SYS.svf
#-----------------------------------------------------------------------------
# This file is automatically generated by Design Compiler
# Filename  : /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/syn/TOP_SYS.svf
# Timestamp : Wed Sep 20 00:41:58 2023
# DC Version: K-2015.06 (built May 28, 2015)
#-----------------------------------------------------------------------------

guide


guide_environment \
  { { dc_product_version K-2015.06 } \
    { dc_product_build_date { May 28, 2015 } } \
    { bus_dimension_separator_style ][ } \
    { bus_extraction_style %s\[%d:%d\] } \
    { bus_multiple_separator_style , } \
    { bus_naming_style %s[%d] } \
    { bus_range_separator_style : } \
    { dc_allow_rtl_pg false } \
    { hdlin_allow_4state_parameters TRUE } \
    { hdlin_enable_hier_naming FALSE } \
    { hdlin_enable_upf_compatible_naming FALSE } \
    { hdlin_generate_naming_style %s_%d } \
    { hdlin_generate_separator_style _ } \
    { hdlin_infer_enumerated_types FALSE } \
    { hdlin_optimize_enum_types FALSE } \
    { hdlin_preserve_sequential none } \
    { hdlin_sverilog_std 2012 } \
    { hdlin_sv_packages enable } \
    { hdlin_sv_union_member_naming FALSE } \
    { hdlin_vhdl_std 2008 } \
    { hdlin_vrlg_std 2005 } \
    { hdlin_while_loop_iterations 4096 } \
    { link_portname_allow_period_to_match_underscore false } \
    { port_complement_naming_style %s_BAR } \
    { simplified_verification_mode FALSE } \
    { template_naming_style %s_%p } \
    { template_parameter_style %s%d } \
    { template_separator_style _ } \
    { upf_iso_filter_elements_with_applies_to ENABLE } \
    { upf_isols_allow_instances_in_elements true } \
    { link_library { * scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db } } \
    { target_library { scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db } } \
    { search_path { . /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/ALU /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/FIFO /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/Clock_Divider /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/Clock_Gating /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/DATA_SYNC /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/RegFile /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/PULSE_GEN /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/RST_SYNC /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/SYS_CTRL /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/divmux /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/UART_RX /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/UART_TX /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/Top } } \
    { synopsys_root /opt/Synopsys/Synplify2015 } \
    { cwd /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/syn } \
    { analyze { -format verilog -library WORK ALU.v } } \
    { analyze { -format verilog -library WORK sync.v } } \
    { analyze { -format verilog -library WORK MEMO.v } } \
    { analyze { -format verilog -library WORK WFIFO.v } } \
    { analyze { -format verilog -library WORK RFIFO.v } } \
    { analyze { -format verilog -library WORK FIFO_TOP.v } } \
    { analyze { -format verilog -library WORK divmux.v } } \
    { analyze { -format verilog -library WORK CLK_Divider_Integer.v } } \
    { analyze { -format verilog -library WORK CLK_GATE.v } } \
    { analyze { -format verilog -library WORK bussynchro.v } } \
    { analyze { -format verilog -library WORK RegFile.v } } \
    { analyze { -format verilog -library WORK PulseGene.v } } \
    { analyze { -format verilog -library WORK resetsynchro.v } } \
    { analyze { -format verilog -library WORK SYS_CTRL.v } } \
    { analyze { -format verilog -library WORK uart_rx_top.v } } \
    { analyze { -format verilog -library WORK finitestatemachine.v } } \
    { analyze { -format verilog -library WORK data_sampling.v } } \
    { analyze { -format verilog -library WORK deserializer.v } } \
    { analyze { -format verilog -library WORK stop_check.v } } \
    { analyze { -format verilog -library WORK edge_bit_counter.v } } \
    { analyze { -format verilog -library WORK parity_check.v } } \
    { analyze { -format verilog -library WORK start_check.v } } \
    { analyze { -format verilog -library WORK top_tx.v } } \
    { analyze { -format verilog -library WORK fsm.v } } \
    { analyze { -format verilog -library WORK mux.v } } \
    { analyze { -format verilog -library WORK serializer.v } } \
    { analyze { -format verilog -library WORK parity.v } } \
    { analyze { -format verilog -library WORK TOPSYS.v } } } 

guide_instance_map \
  -design { TOP_SYS } \
  -instance { U0_sysctrl } \
  -linked { sysctrl } 

guide_instance_map \
  -design { TOP_SYS } \
  -instance { U0_CLK_DIV } \
  -linked { CLK_DIV } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/Clock_Divider/CLK_Divider_Integer.v 12.309 } 

guide_replace \
  -origin { Presto_rounding } \
  -design { CLK_DIV } \
  -input { 7 src_1 } \
  -input { 1 src_2 } \
  -output { 8 round_out } \
  -pre_resource { { 8 } add_36 = ADD { { src_1 ZERO 8 } { src_2 ZERO 8 } } } \
  -pre_assign { round_out = { add_36 ZERO 8 } } \
  -post_resource { { 8 } concat_src = CONCAT { { src_1 ZERO 7 } { src_2 ZERO 1 } } } \
  -post_resource { { 9 } add_36_round = ADD { { concat_src ZERO 9 } { U`b00000001 ZERO 9 } } } \
  -post_assign { round_out = { add_36_round 8 1 ZERO 8 } } 

guide_replace \
  -origin { Presto_aco } \
  -type { svfReplacePrestoConditionalAccumulation } \
  -design { CLK_DIV } \
  -input { 1 src_1 } \
  -input { 1 src_2 } \
  -input { 8 src_3 } \
  -output { 8 aco_out } \
  -pre_resource { { 8 } add_42 = ADD { { src_3 ZERO 8 } { U`b00000001 } } } \
  -pre_resource { { 8 }  C95 = SELECT { { src_1 } { src_2 } { U`b00000001 } { add_42 ZERO 8 } } } \
  -pre_assign { aco_out = {  C95 ZERO 8 } } \
  -post_resource { { 8 } mult_add_42_aco = MULT { { src_3 ZERO 8 } { src_2 ZERO 8 } } } \
  -post_resource { { 8 } add_42_aco = ADD { { mult_add_42_aco ZERO 8 } { U`b00000001 } } } \
  -post_assign { aco_out = { add_42_aco ZERO 8 } } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { TOP_SYS } \
  -instance { U0_UART_TX } \
  -linked { UART_TX } 

guide_instance_map \
  -design { TOP_SYS } \
  -instance { U0_Uart_Rx_Top } \
  -linked { Uart_Rx_Top } 

guide_instance_map \
  -design { TOP_SYS } \
  -instance { U0_Pulse } \
  -linked { Pulse } 

guide_instance_map \
  -design { TOP_SYS } \
  -instance { U0_DATA_SYNC } \
  -linked { DATA_SYNC } 

guide_instance_map \
  -design { TOP_SYS } \
  -instance { U0_FIFO } \
  -linked { FIFO } 

guide_instance_map \
  -design { TOP_SYS } \
  -instance { U0_RST_SYNC } \
  -linked { RST_SYNC } 

guide_instance_map \
  -design { TOP_SYS } \
  -instance { U0_CLK_GATE } \
  -linked { CLK_GATE } 

guide_instance_map \
  -design { TOP_SYS } \
  -instance { U0_ALU } \
  -linked { ALU } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/ALU/ALU.v 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { TOP_SYS } \
  -instance { U0_RegFile } \
  -linked { RegFile } 

guide_instance_map \
  -design { TOP_SYS } \
  -instance { U0_divmux } \
  -linked { divmux } 

guide_instance_map \
  -design { UART_TX } \
  -instance { U0_serializer } \
  -linked { serializer } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/UART_TX/serializer.v 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { UART_TX } \
  -instance { U0_fsm } \
  -linked { fsm } 

guide_instance_map \
  -design { UART_TX } \
  -instance { U0_parity } \
  -linked { parity } 

guide_instance_map \
  -design { UART_TX } \
  -instance { U0_mux } \
  -linked { mux } 

guide_instance_map \
  -design { Uart_Rx_Top } \
  -instance { U0_edgebitcounter } \
  -linked { edgebitcounter } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/UART_RX/edge_bit_counter.v 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { Uart_Rx_Top } \
  -instance { U0_data_sampling } \
  -linked { data_sampling } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/UART_RX/data_sampling.v 12.309 } 

guide_replace \
  -origin { Presto_div2 } \
  -type { svfReplacePrestoRedundantOpRemoval } \
  -design { data_sampling } \
  -input { 6 src_1 } \
  -output { 32 div_24_out } \
  -pre_resource { { 32 } div_24 = DIV { { src_1 ZERO 32 } { U`b00000000000000000000000000000010 } } } \
  -pre_assign { div_24_out = { div_24 ZERO 32 } } \
  -post_assign { div_24_out = { src_1 5 1 ZERO 32 } } 

guide_replace \
  -origin { Presto_div2 } \
  -type { svfReplacePrestoRedundantOpRemoval } \
  -design { data_sampling } \
  -input { 6 src_1 } \
  -output { 32 div_24_2_out } \
  -pre_resource { { 32 } div_24_2 = DIV { { src_1 ZERO 32 } { U`b00000000000000000000000000000010 } } } \
  -pre_assign { div_24_2_out = { div_24_2 ZERO 32 } } \
  -post_assign { div_24_2_out = { src_1 5 1 ZERO 32 } } 

guide_replace \
  -origin { Presto_div2 } \
  -type { svfReplacePrestoRedundantOpRemoval } \
  -design { data_sampling } \
  -input { 6 src_1 } \
  -output { 32 div_24_3_out } \
  -pre_resource { { 32 } div_24_3 = DIV { { src_1 ZERO 32 } { U`b00000000000000000000000000000010 } } } \
  -pre_assign { div_24_3_out = { div_24_3 ZERO 32 } } \
  -post_assign { div_24_3_out = { src_1 5 1 ZERO 32 } } 

guide_replace \
  -origin { Presto_div2 } \
  -type { svfReplacePrestoRedundantOpRemoval } \
  -design { data_sampling } \
  -input { 6 src_1 } \
  -output { 32 div_32_out } \
  -pre_resource { { 32 } div_32 = DIV { { src_1 ZERO 32 } { U`b00000000000000000000000000000010 } } } \
  -pre_assign { div_32_out = { div_32 ZERO 32 } } \
  -post_assign { div_32_out = { src_1 5 1 ZERO 32 } } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { Uart_Rx_Top } \
  -instance { U0_deserializer } \
  -linked { deserializer } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/UART_RX/deserializer.v 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { Uart_Rx_Top } \
  -instance { U0_stop_check } \
  -linked { stop_check } 

guide_instance_map \
  -design { Uart_Rx_Top } \
  -instance { U0_start_check } \
  -linked { start_check } 

guide_instance_map \
  -design { Uart_Rx_Top } \
  -instance { U0_parity_check } \
  -linked { parity_check } 

guide_instance_map \
  -design { Uart_Rx_Top } \
  -instance { U0_fsmRX } \
  -linked { fsmRX } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/UART_RX/finitestatemachine.v 12.309 } 

guide_replace \
  -origin { Presto_div2 } \
  -type { svfReplacePrestoRedundantOpRemoval } \
  -design { fsmRX } \
  -input { 6 src_1 } \
  -output { 32 div_63_out } \
  -pre_resource { { 32 } div_63 = DIV { { src_1 ZERO 32 } { U`b00000000000000000000000000000010 } } } \
  -pre_assign { div_63_out = { div_63 ZERO 32 } } \
  -post_assign { div_63_out = { src_1 5 1 ZERO 32 } } 

guide_replace \
  -origin { Presto_div2 } \
  -type { svfReplacePrestoRedundantOpRemoval } \
  -design { fsmRX } \
  -input { 6 src_1 } \
  -output { 32 div_63_2_out } \
  -pre_resource { { 32 } div_63_2 = DIV { { src_1 ZERO 32 } { U`b00000000000000000000000000000010 } } } \
  -pre_assign { div_63_2_out = { div_63_2 ZERO 32 } } \
  -post_assign { div_63_2_out = { src_1 5 1 ZERO 32 } } 

guide_replace \
  -origin { Presto_div2 } \
  -type { svfReplacePrestoRedundantOpRemoval } \
  -design { fsmRX } \
  -input { 6 src_1 } \
  -output { 32 div_82_out } \
  -pre_resource { { 32 } div_82 = DIV { { src_1 ZERO 32 } { U`b00000000000000000000000000000010 } } } \
  -pre_assign { div_82_out = { div_82 ZERO 32 } } \
  -post_assign { div_82_out = { src_1 5 1 ZERO 32 } } 

guide_replace \
  -origin { Presto_div2 } \
  -type { svfReplacePrestoRedundantOpRemoval } \
  -design { fsmRX } \
  -input { 6 src_1 } \
  -output { 32 div_82_2_out } \
  -pre_resource { { 32 } div_82_2 = DIV { { src_1 ZERO 32 } { U`b00000000000000000000000000000010 } } } \
  -pre_assign { div_82_2_out = { div_82_2 ZERO 32 } } \
  -post_assign { div_82_2_out = { src_1 5 1 ZERO 32 } } 

guide_replace \
  -origin { Presto_div2 } \
  -type { svfReplacePrestoRedundantOpRemoval } \
  -design { fsmRX } \
  -input { 6 src_1 } \
  -output { 32 div_93_out } \
  -pre_resource { { 32 } div_93 = DIV { { src_1 ZERO 32 } { U`b00000000000000000000000000000010 } } } \
  -pre_assign { div_93_out = { div_93 ZERO 32 } } \
  -post_assign { div_93_out = { src_1 5 1 ZERO 32 } } 

guide_replace \
  -origin { Presto_div2 } \
  -type { svfReplacePrestoRedundantOpRemoval } \
  -design { fsmRX } \
  -input { 6 src_1 } \
  -output { 32 div_93_2_out } \
  -pre_resource { { 32 } div_93_2 = DIV { { src_1 ZERO 32 } { U`b00000000000000000000000000000010 } } } \
  -pre_assign { div_93_2_out = { div_93_2 ZERO 32 } } \
  -post_assign { div_93_2_out = { src_1 5 1 ZERO 32 } } 

guide_replace \
  -origin { Presto_div2 } \
  -type { svfReplacePrestoRedundantOpRemoval } \
  -design { fsmRX } \
  -input { 6 src_1 } \
  -output { 32 div_159_out } \
  -pre_resource { { 32 } div_159 = DIV { { src_1 ZERO 32 } { U`b00000000000000000000000000000010 } } } \
  -pre_assign { div_159_out = { div_159 ZERO 32 } } \
  -post_assign { div_159_out = { src_1 5 1 ZERO 32 } } 

guide_replace \
  -origin { Presto_div2 } \
  -type { svfReplacePrestoRedundantOpRemoval } \
  -design { fsmRX } \
  -input { 6 src_1 } \
  -output { 32 div_159_2_out } \
  -pre_resource { { 32 } div_159_2 = DIV { { src_1 ZERO 32 } { U`b00000000000000000000000000000010 } } } \
  -pre_assign { div_159_2_out = { div_159_2 ZERO 32 } } \
  -post_assign { div_159_2_out = { src_1 5 1 ZERO 32 } } 

guide_replace \
  -origin { Presto_div2 } \
  -type { svfReplacePrestoRedundantOpRemoval } \
  -design { fsmRX } \
  -input { 6 src_1 } \
  -output { 32 div_164_out } \
  -pre_resource { { 32 } div_164 = DIV { { src_1 ZERO 32 } { U`b00000000000000000000000000000010 } } } \
  -pre_assign { div_164_out = { div_164 ZERO 32 } } \
  -post_assign { div_164_out = { src_1 5 1 ZERO 32 } } 

guide_replace \
  -origin { Presto_div2 } \
  -type { svfReplacePrestoRedundantOpRemoval } \
  -design { fsmRX } \
  -input { 6 src_1 } \
  -output { 32 div_174_out } \
  -pre_resource { { 32 } div_174 = DIV { { src_1 ZERO 32 } { U`b00000000000000000000000000000010 } } } \
  -pre_assign { div_174_out = { div_174 ZERO 32 } } \
  -post_assign { div_174_out = { src_1 5 1 ZERO 32 } } 

guide_replace \
  -origin { Presto_div2 } \
  -type { svfReplacePrestoRedundantOpRemoval } \
  -design { fsmRX } \
  -input { 6 src_1 } \
  -output { 32 div_192_out } \
  -pre_resource { { 32 } div_192 = DIV { { src_1 ZERO 32 } { U`b00000000000000000000000000000010 } } } \
  -pre_assign { div_192_out = { div_192 ZERO 32 } } \
  -post_assign { div_192_out = { src_1 5 1 ZERO 32 } } 

guide_replace \
  -origin { Presto_div2 } \
  -type { svfReplacePrestoRedundantOpRemoval } \
  -design { fsmRX } \
  -input { 6 src_1 } \
  -output { 32 div_192_2_out } \
  -pre_resource { { 32 } div_192_2 = DIV { { src_1 ZERO 32 } { U`b00000000000000000000000000000010 } } } \
  -pre_assign { div_192_2_out = { div_192_2 ZERO 32 } } \
  -post_assign { div_192_2_out = { src_1 5 1 ZERO 32 } } 

guide_replace \
  -origin { Presto_div2 } \
  -type { svfReplacePrestoRedundantOpRemoval } \
  -design { fsmRX } \
  -input { 6 src_1 } \
  -output { 32 div_197_out } \
  -pre_resource { { 32 } div_197 = DIV { { src_1 ZERO 32 } { U`b00000000000000000000000000000010 } } } \
  -pre_assign { div_197_out = { div_197 ZERO 32 } } \
  -post_assign { div_197_out = { src_1 5 1 ZERO 32 } } 

guide_replace \
  -origin { Presto_div2 } \
  -type { svfReplacePrestoRedundantOpRemoval } \
  -design { fsmRX } \
  -input { 6 src_1 } \
  -output { 32 div_208_out } \
  -pre_resource { { 32 } div_208 = DIV { { src_1 ZERO 32 } { U`b00000000000000000000000000000010 } } } \
  -pre_assign { div_208_out = { div_208 ZERO 32 } } \
  -post_assign { div_208_out = { src_1 5 1 ZERO 32 } } 

guide_replace \
  -origin { Presto_div2 } \
  -type { svfReplacePrestoRedundantOpRemoval } \
  -design { fsmRX } \
  -input { 6 src_1 } \
  -output { 32 div_208_2_out } \
  -pre_resource { { 32 } div_208_2 = DIV { { src_1 ZERO 32 } { U`b00000000000000000000000000000010 } } } \
  -pre_assign { div_208_2_out = { div_208_2 ZERO 32 } } \
  -post_assign { div_208_2_out = { src_1 5 1 ZERO 32 } } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { FIFO } \
  -instance { U0_memory } \
  -linked { memory } 

guide_instance_map \
  -design { FIFO } \
  -instance { U0_sync } \
  -linked { sync } 

guide_instance_map \
  -design { FIFO } \
  -instance { U0_WFIFO } \
  -linked { WFIFO } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/FIFO/WFIFO.v 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { FIFO } \
  -instance { U0_RFIFO } \
  -linked { RFIFO } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/FIFO/RFIFO.v 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_environment \
  { { elaborate { -library WORK TOP_SYS } } \
    { current_design TOP_SYS } } 

guide_uniquify \
  -design { TOP_SYS } \
  { { U0_CLK_DIV CLK_DIV_0 } \
    { U1_CLK_DIV CLK_DIV_0 } \
    { U0_RST_SYNC RST_SYNC_0 } \
    { U1_RST_SYNC RST_SYNC_0 } \
    { U0_FIFO/U0_sync sync_0 } \
    { U0_FIFO/U1_sync sync_0 } } 

guide_transformation \
  -design { ALU } \
  -type { share } \
  -input { 8 src13 } \
  -input { 8 src14 } \
  -output { 1 src18 } \
  -output { 1 src17 } \
  -output { 1 src16 } \
  -pre_resource { { 1 } eq_73 = EQ { { src13 } { src14 } } } \
  -pre_resource { { 1 } gt_79 = UGT { { src13 } { src14 } } } \
  -pre_resource { { 1 } lt_85 = ULT { { src13 } { src14 } } } \
  -pre_assign { src18 = { eq_73.out.1 } } \
  -pre_assign { src17 = { gt_79.out.1 } } \
  -pre_assign { src16 = { lt_85.out.1 } } \
  -post_resource { { 1 0 1 0 1 0 } r69 = CMP6 { { src13 } { src14 } { 0 } } } \
  -post_assign { src18 = { r69.out.5 } } \
  -post_assign { src17 = { r69.out.3 } } \
  -post_assign { src16 = { r69.out.1 } } 

guide_transformation \
  -design { ALU } \
  -type { map } \
  -input { 8 src13 } \
  -input { 8 src14 } \
  -output { 9 src15 } \
  -pre_resource { { 9 } add_43 = UADD { { src13 ZERO 9 } { src14 ZERO 9 } } } \
  -pre_assign { src15 = { add_43.out.1 } } \
  -post_resource { { 9 } add_43 = ADD { { src13 ZERO 9 } { src14 ZERO 9 } } } \
  -post_assign { src15 = { add_43.out.1 } } 

guide_transformation \
  -design { ALU } \
  -type { map } \
  -input { 8 src13 } \
  -input { 8 src14 } \
  -output { 9 src21 } \
  -pre_resource { { 9 } sub_46 = USUB { { src13 ZERO 9 } { src14 ZERO 9 } } } \
  -pre_assign { src21 = { sub_46.out.1 } } \
  -post_resource { { 9 } sub_46 = SUB { { src13 ZERO 9 } { src14 ZERO 9 } } } \
  -post_assign { src21 = { sub_46.out.1 } } 

guide_transformation \
  -design { ALU } \
  -type { map } \
  -input { 8 src13 } \
  -input { 8 src14 } \
  -output { 16 src20 } \
  -pre_resource { { 16 } mult_49 = MULT_TC { { src13 } { src14 } { 0 } } } \
  -pre_assign { src20 = { mult_49.out.1 } } \
  -post_resource { { 16 } mult_49 = MULT_TC { { src13 } { src14 } { 0 } } } \
  -post_assign { src20 = { mult_49.out.1 } } 

guide_transformation \
  -design { ALU } \
  -type { map } \
  -input { 8 src13 } \
  -input { 8 src14 } \
  -output { 8 src19 } \
  -pre_resource { { 8 } div_52 = UDIV { { src13 } { src14 } } } \
  -pre_assign { src19 = { div_52.out.1 } } \
  -post_resource { { 8 } div_52 = UDIV { { src13 } { src14 } } } \
  -post_assign { src19 = { div_52.out.1 } } 

guide_transformation \
  -design { CLK_DIV_0 } \
  -type { map } \
  -input { 8 src42 } \
  -input { 7 src43 } \
  -output { 1 src44 } \
  -pre_resource { { 1 } eq_36 = EQ { { src42 } { src43 ZERO 8 } } } \
  -pre_assign { src44 = { eq_36.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } eq_36 = CMP6 { { src42 } { src43 ZERO 8 } { 0 } } } \
  -post_assign { src44 = { eq_36.out.5 } } 

guide_transformation \
  -design { CLK_DIV_0 } \
  -type { map } \
  -input { 8 src42 } \
  -input { 8 src48 } \
  -output { 1 src49 } \
  -pre_resource { { 1 } eq_36_2 = EQ { { src42 } { src48 } } } \
  -pre_assign { src49 = { eq_36_2.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } eq_36_2 = CMP6 { { src42 } { src48 } { 0 } } } \
  -post_assign { src49 = { eq_36_2.out.5 } } 

guide_transformation \
  -design { CLK_DIV_0 } \
  -type { map } \
  -input { 8 src51 } \
  -output { 8 src52 } \
  -pre_resource { { 8 } add_42_aco = UADD { { src51 } { `b00000001 } } } \
  -pre_assign { src52 = { add_42_aco.out.1 } } \
  -post_resource { { 8 } add_42_aco = ADD { { src51 } { `b00000001 } } } \
  -post_assign { src52 = { add_42_aco.out.1 } } 

guide_transformation \
  -design { CLK_DIV_0 } \
  -type { map } \
  -input { 8 src45 } \
  -output { 9 src47 } \
  -pre_resource { { 9 } add_36_round = UADD { { src45 ZERO 9 } { `b000000001 } } } \
  -pre_assign { src47 = { add_36_round.out.1 } } \
  -post_resource { { 9 } add_36_round = ADD { { src45 ZERO 9 } { `b000000001 } } } \
  -post_assign { src47 = { add_36_round.out.1 } } 

guide_transformation \
  -design { CLK_DIV_0 } \
  -type { map } \
  -input { 8 src42 } \
  -input { 1 src50 } \
  -output { 9 src51 } \
  -pre_resource { { 9 } mult_add_42_aco = MULT_TC { { src42 } { src50 } { 0 } } } \
  -pre_assign { src51 = { mult_add_42_aco.out.1 } } \
  -post_resource { { 9 } mult_add_42_aco = MULT_TC { { src42 } { src50 } { 0 } } } \
  -post_assign { src51 = { mult_add_42_aco.out.1 } } 

guide_transformation \
  -design { RFIFO } \
  -type { map } \
  -input { 4 src64 } \
  -input { 4 src65 } \
  -output { 1 src66 } \
  -pre_resource { { 1 } eq_15 = EQ { { src64 } { src65 } } } \
  -pre_assign { src66 = { eq_15.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } eq_15 = CMP6 { { src64 } { src65 } { 0 } } } \
  -post_assign { src66 = { eq_15.out.5 } } 

guide_transformation \
  -design { RFIFO } \
  -type { map } \
  -input { 4 src67 } \
  -output { 4 src69 } \
  -pre_resource { { 4 } add_27 = UADD { { src67 } { `b0001 } } } \
  -pre_assign { src69 = { add_27.out.1 } } \
  -post_resource { { 4 } add_27 = ADD { { src67 } { `b0001 } } } \
  -post_assign { src69 = { add_27.out.1 } } 

guide_transformation \
  -design { WFIFO } \
  -type { map } \
  -input { 2 src87 } \
  -input { 2 src88 } \
  -output { 1 src89 } \
  -pre_resource { { 1 } eq_15 = EQ { { src87 } { src88 } } } \
  -pre_assign { src89 = { eq_15.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } eq_15 = CMP6 { { src87 } { src88 } { 0 } } } \
  -post_assign { src89 = { eq_15.out.5 } } 

guide_transformation \
  -design { WFIFO } \
  -type { map } \
  -input { 4 src90 } \
  -output { 4 src92 } \
  -pre_resource { { 4 } add_27 = UADD { { src90 } { `b0001 } } } \
  -pre_assign { src92 = { add_27.out.1 } } \
  -post_resource { { 4 } add_27 = ADD { { src90 } { `b0001 } } } \
  -post_assign { src92 = { add_27.out.1 } } 

guide_transformation \
  -design { fsmRX } \
  -type { share } \
  -input { 5 src119 } \
  -output { 6 src126 } \
  -output { 6 src136 } \
  -output { 6 src142 } \
  -output { 6 src123 } \
  -output { 6 src133 } \
  -output { 6 src140 } \
  -pre_resource { { 6 } add_63 = UADD { { src119 ZERO 6 } { `b000101 } } } \
  -pre_resource { { 6 } add_82 = UADD { { src119 ZERO 6 } { `b000101 } } } \
  -pre_resource { { 6 } add_93 = UADD { { src119 ZERO 6 } { `b000101 } } } \
  -pre_resource { { 6 } add_159_2 = UADD { { src119 ZERO 6 } { `b000101 } } } \
  -pre_resource { { 6 } add_192_2 = UADD { { src119 ZERO 6 } { `b000101 } } } \
  -pre_resource { { 6 } add_208_2 = UADD { { src119 ZERO 6 } { `b000101 } } } \
  -pre_assign { src126 = { add_63.out.1 } } \
  -pre_assign { src136 = { add_82.out.1 } } \
  -pre_assign { src142 = { add_93.out.1 } } \
  -pre_assign { src123 = { add_159_2.out.1 } } \
  -pre_assign { src133 = { add_192_2.out.1 } } \
  -pre_assign { src140 = { add_208_2.out.1 } } \
  -post_resource { { 6 } r132 = ADD { { src119 ZERO 6 } { `b000101 } } } \
  -post_assign { src126 = { r132.out.1 } } \
  -post_assign { src136 = { r132.out.1 } } \
  -post_assign { src142 = { r132.out.1 } } \
  -post_assign { src123 = { r132.out.1 } } \
  -post_assign { src133 = { r132.out.1 } } \
  -post_assign { src140 = { r132.out.1 } } 

guide_transformation \
  -design { fsmRX } \
  -type { share } \
  -input { 5 src124 } \
  -input { 6 src126 } \
  -output { 1 src130 } \
  -output { 1 src146 } \
  -output { 1 src155 } \
  -output { 1 src129 } \
  -output { 1 src145 } \
  -output { 1 src152 } \
  -pre_resource { { 1 } eq_63 = EQ { { src124 ZERO 6 } { src126 } } } \
  -pre_resource { { 1 } eq_82 = EQ { { src124 ZERO 6 } { src126 } } } \
  -pre_resource { { 1 } eq_93 = EQ { { src124 ZERO 6 } { src126 } } } \
  -pre_resource { { 1 } eq_159_2 = EQ { { src124 ZERO 6 } { src126 } } } \
  -pre_resource { { 1 } eq_192_2 = EQ { { src124 ZERO 6 } { src126 } } } \
  -pre_resource { { 1 } eq_208_2 = EQ { { src124 ZERO 6 } { src126 } } } \
  -pre_assign { src130 = { eq_63.out.1 } } \
  -pre_assign { src146 = { eq_82.out.1 } } \
  -pre_assign { src155 = { eq_93.out.1 } } \
  -pre_assign { src129 = { eq_159_2.out.1 } } \
  -pre_assign { src145 = { eq_192_2.out.1 } } \
  -pre_assign { src152 = { eq_208_2.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } r133 = CMP6 { { src124 ZERO 6 } { src126 } { 0 } } } \
  -post_assign { src130 = { r133.out.5 } } \
  -post_assign { src146 = { r133.out.5 } } \
  -post_assign { src155 = { r133.out.5 } } \
  -post_assign { src129 = { r133.out.5 } } \
  -post_assign { src145 = { r133.out.5 } } \
  -post_assign { src152 = { r133.out.5 } } 

guide_transformation \
  -design { fsmRX } \
  -type { share } \
  -input { 5 src119 } \
  -output { 6 src127 } \
  -output { 6 src137 } \
  -output { 6 src143 } \
  -output { 6 src121 } \
  -output { 6 src132 } \
  -output { 6 src139 } \
  -pre_resource { { 6 } add_63_2 = UADD { { src119 ZERO 6 } { `b000100 } } } \
  -pre_resource { { 6 } add_82_2 = UADD { { src119 ZERO 6 } { `b000100 } } } \
  -pre_resource { { 6 } add_93_2 = UADD { { src119 ZERO 6 } { `b000100 } } } \
  -pre_resource { { 6 } add_159 = UADD { { src119 ZERO 6 } { `b000100 } } } \
  -pre_resource { { 6 } add_192 = UADD { { src119 ZERO 6 } { `b000100 } } } \
  -pre_resource { { 6 } add_208 = UADD { { src119 ZERO 6 } { `b000100 } } } \
  -pre_assign { src127 = { add_63_2.out.1 } } \
  -pre_assign { src137 = { add_82_2.out.1 } } \
  -pre_assign { src143 = { add_93_2.out.1 } } \
  -pre_assign { src121 = { add_159.out.1 } } \
  -pre_assign { src132 = { add_192.out.1 } } \
  -pre_assign { src139 = { add_208.out.1 } } \
  -post_resource { { 6 } r134 = ADD { { src119 ZERO 6 } { `b000100 } } } \
  -post_assign { src127 = { r134.out.1 } } \
  -post_assign { src137 = { r134.out.1 } } \
  -post_assign { src143 = { r134.out.1 } } \
  -post_assign { src121 = { r134.out.1 } } \
  -post_assign { src132 = { r134.out.1 } } \
  -post_assign { src139 = { r134.out.1 } } 

guide_transformation \
  -design { fsmRX } \
  -type { share } \
  -input { 5 src124 } \
  -input { 6 src127 } \
  -output { 1 src131 } \
  -output { 1 src147 } \
  -output { 1 src156 } \
  -output { 1 src128 } \
  -output { 1 src144 } \
  -output { 1 src151 } \
  -pre_resource { { 1 } eq_63_2 = EQ { { src124 ZERO 6 } { src127 } } } \
  -pre_resource { { 1 } eq_82_2 = EQ { { src124 ZERO 6 } { src127 } } } \
  -pre_resource { { 1 } eq_93_2 = EQ { { src124 ZERO 6 } { src127 } } } \
  -pre_resource { { 1 } eq_159 = EQ { { src124 ZERO 6 } { src127 } } } \
  -pre_resource { { 1 } eq_192 = EQ { { src124 ZERO 6 } { src127 } } } \
  -pre_resource { { 1 } eq_208 = EQ { { src124 ZERO 6 } { src127 } } } \
  -pre_assign { src131 = { eq_63_2.out.1 } } \
  -pre_assign { src147 = { eq_82_2.out.1 } } \
  -pre_assign { src156 = { eq_93_2.out.1 } } \
  -pre_assign { src128 = { eq_159.out.1 } } \
  -pre_assign { src144 = { eq_192.out.1 } } \
  -pre_assign { src151 = { eq_208.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } r135 = CMP6 { { src124 ZERO 6 } { src127 } { 0 } } } \
  -post_assign { src131 = { r135.out.5 } } \
  -post_assign { src147 = { r135.out.5 } } \
  -post_assign { src156 = { r135.out.5 } } \
  -post_assign { src128 = { r135.out.5 } } \
  -post_assign { src144 = { r135.out.5 } } \
  -post_assign { src151 = { r135.out.5 } } 

guide_transformation \
  -design { fsmRX } \
  -type { share } \
  -input { 5 src124 } \
  -input { 5 src119 } \
  -output { 1 src125 } \
  -output { 1 src135 } \
  -output { 1 src134 } \
  -pre_resource { { 1 } eq_164_2 = EQ { { src124 } { src119 } } } \
  -pre_resource { { 1 } eq_174_2 = EQ { { src124 } { src119 } } } \
  -pre_resource { { 1 } eq_197_2 = EQ { { src124 } { src119 } } } \
  -pre_assign { src125 = { eq_164_2.out.1 } } \
  -pre_assign { src135 = { eq_174_2.out.1 } } \
  -pre_assign { src134 = { eq_197_2.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } r136 = CMP6 { { src124 } { src119 } { 0 } } } \
  -post_assign { src125 = { r136.out.5 } } \
  -post_assign { src135 = { r136.out.5 } } \
  -post_assign { src134 = { r136.out.5 } } 

guide_transformation \
  -design { fsmRX } \
  -type { share } \
  -input { 6 src113 } \
  -output { 7 src141 } \
  -output { 7 src138 } \
  -output { 7 src148 } \
  -output { 7 src115 } \
  -pre_resource { { 7 } sub_213 = USUB { { src113 ZERO 7 } { `b0000001 } } } \
  -pre_resource { { 7 } sub_234 = USUB { { src113 ZERO 7 } { `b0000001 } } } \
  -pre_resource { { 7 } sub_225 = USUB { { src113 ZERO 7 } { `b0000001 } } } \
  -pre_resource { { 7 } sub_263 = USUB { { src113 ZERO 7 } { `b0000001 } } } \
  -pre_assign { src141 = { sub_213.out.1 } } \
  -pre_assign { src138 = { sub_234.out.1 } } \
  -pre_assign { src148 = { sub_225.out.1 } } \
  -pre_assign { src115 = { sub_263.out.1 } } \
  -post_resource { { 7 } r137 = SUB { { src113 ZERO 7 } { `b0000001 } } } \
  -post_assign { src141 = { r137.out.1 } } \
  -post_assign { src138 = { r137.out.1 } } \
  -post_assign { src148 = { r137.out.1 } } \
  -post_assign { src115 = { r137.out.1 } } 

guide_transformation \
  -design { fsmRX } \
  -type { share } \
  -input { 5 src116 } \
  -input { 32 src149 } \
  -input { 32 src157 } \
  -input { 32 src117 } \
  -output { 1 src150 } \
  -output { 1 src158 } \
  -output { 1 src118 } \
  -pre_resource { { 1 } eq_234 = EQ { { src116 ZERO 32 } { src149 } } } \
  -pre_resource { { 1 } eq_225 = EQ { { src116 ZERO 32 } { src157 } } } \
  -pre_resource { { 1 } eq_263 = EQ { { src116 ZERO 32 } { src117 } } } \
  -pre_assign { src150 = { eq_234.out.1 } } \
  -pre_assign { src158 = { eq_225.out.1 } } \
  -pre_assign { src118 = { eq_263.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } r139 = CMP6 { { src116 ZERO 32 } { src117 } { 0 } } } \
  -post_assign { src150 = { r139.out.5 } } \
  -post_assign { src158 = { r139.out.5 } } \
  -post_assign { src118 = { r139.out.5 } } 

guide_transformation \
  -design { fsmRX } \
  -type { map } \
  -input { 5 src124 } \
  -input { 32 src153 } \
  -output { 1 src154 } \
  -pre_resource { { 1 } eq_213 = EQ { { src124 ZERO 32 } { src153 } } } \
  -pre_assign { src154 = { eq_213.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } eq_213 = CMP6 { { src124 ZERO 32 } { src153 } { 0 } } } \
  -post_assign { src154 = { eq_213.out.5 } } 

guide_transformation \
  -design { fsmRX } \
  -type { map } \
  -input { 5 src116 } \
  -output { 5 src159 } \
  -pre_resource { { 5 } add_270 = UADD { { src116 } { `b00001 } } } \
  -pre_assign { src159 = { add_270.out.1 } } \
  -post_resource { { 5 } add_270 = ADD { { src116 } { `b00001 } } } \
  -post_assign { src159 = { add_270.out.1 } } 

guide_transformation \
  -design { data_sampling } \
  -type { map } \
  -input { 5 src208 } \
  -output { 6 src210 } \
  -pre_resource { { 6 } sub_24 = USUB { { src208 ZERO 6 } { `b000001 } } } \
  -pre_assign { src210 = { sub_24.out.1 } } \
  -post_resource { { 6 } sub_24 = SUB { { src208 ZERO 6 } { `b000001 } } } \
  -post_assign { src210 = { sub_24.out.1 } } 

guide_transformation \
  -design { data_sampling } \
  -type { map } \
  -input { 5 src211 } \
  -input { 32 src218 } \
  -output { 1 src219 } \
  -pre_resource { { 1 } eq_24 = EQ { { src211 ZERO 32 } { src218 } } } \
  -pre_assign { src219 = { eq_24.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } eq_24 = CMP6 { { src211 ZERO 32 } { src218 } { 0 } } } \
  -post_assign { src219 = { eq_24.out.5 } } 

guide_transformation \
  -design { data_sampling } \
  -type { map } \
  -input { 5 src211 } \
  -input { 5 src208 } \
  -output { 1 src212 } \
  -pre_resource { { 1 } eq_24_2 = EQ { { src211 } { src208 } } } \
  -pre_assign { src212 = { eq_24_2.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } eq_24_2 = CMP6 { { src211 } { src208 } { 0 } } } \
  -post_assign { src212 = { eq_24_2.out.5 } } 

guide_transformation \
  -design { data_sampling } \
  -type { map } \
  -input { 5 src208 } \
  -output { 6 src213 } \
  -pre_resource { { 6 } add_24 = UADD { { src208 ZERO 6 } { `b000001 } } } \
  -pre_assign { src213 = { add_24.out.1 } } \
  -post_resource { { 6 } add_24 = ADD { { src208 ZERO 6 } { `b000001 } } } \
  -post_assign { src213 = { add_24.out.1 } } 

guide_transformation \
  -design { data_sampling } \
  -type { map } \
  -input { 5 src211 } \
  -input { 6 src213 } \
  -output { 1 src220 } \
  -pre_resource { { 1 } eq_24_3 = EQ { { src211 ZERO 6 } { src213 } } } \
  -pre_assign { src220 = { eq_24_3.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } eq_24_3 = CMP6 { { src211 ZERO 6 } { src213 } { 0 } } } \
  -post_assign { src220 = { eq_24_3.out.5 } } 

guide_transformation \
  -design { data_sampling } \
  -type { map } \
  -input { 5 src208 } \
  -output { 6 src215 } \
  -pre_resource { { 6 } add_32 = UADD { { src208 ZERO 6 } { `b000010 } } } \
  -pre_assign { src215 = { add_32.out.1 } } \
  -post_resource { { 6 } add_32 = ADD { { src208 ZERO 6 } { `b000010 } } } \
  -post_assign { src215 = { add_32.out.1 } } 

guide_transformation \
  -design { data_sampling } \
  -type { map } \
  -input { 5 src211 } \
  -input { 6 src215 } \
  -output { 1 src221 } \
  -pre_resource { { 1 } eq_32 = EQ { { src211 ZERO 6 } { src215 } } } \
  -pre_assign { src221 = { eq_32.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } eq_32 = CMP6 { { src211 ZERO 6 } { src215 } { 0 } } } \
  -post_assign { src221 = { eq_32.out.5 } } 

guide_transformation \
  -design { data_sampling } \
  -type { map } \
  -input { 6 src216 } \
  -output { 7 src217 } \
  -pre_resource { { 7 } sub_32 = USUB { { src216 ZERO 7 } { `b0000001 } } } \
  -pre_assign { src217 = { sub_32.out.1 } } \
  -post_resource { { 7 } sub_32 = SUB { { src216 ZERO 7 } { `b0000001 } } } \
  -post_assign { src217 = { sub_32.out.1 } } 

guide_transformation \
  -design { data_sampling } \
  -type { map } \
  -input { 5 src211 } \
  -input { 32 src222 } \
  -output { 1 src223 } \
  -pre_resource { { 1 } eq_32_2 = EQ { { src211 ZERO 32 } { src222 } } } \
  -pre_assign { src223 = { eq_32_2.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } eq_32_2 = CMP6 { { src211 ZERO 32 } { src222 } { 0 } } } \
  -post_assign { src223 = { eq_32_2.out.5 } } 

guide_transformation \
  -design { data_sampling } \
  -type { map } \
  -input { 2 src226 } \
  -output { 2 src227 } \
  -pre_resource { { 2 } add_27 = UADD { { src226 } { `b01 } } } \
  -pre_assign { src227 = { add_27.out.1 } } \
  -post_resource { { 2 } add_27 = ADD { { src226 } { `b01 } } } \
  -post_assign { src227 = { add_27.out.1 } } 

guide_transformation \
  -design { data_sampling } \
  -type { map } \
  -input { 2 src224 } \
  -output { 2 src225 } \
  -pre_resource { { 2 } add_29 = UADD { { src224 } { `b01 } } } \
  -pre_assign { src225 = { add_29.out.1 } } \
  -post_resource { { 2 } add_29 = ADD { { src224 } { `b01 } } } \
  -post_assign { src225 = { add_29.out.1 } } 

guide_transformation \
  -design { data_sampling } \
  -type { map } \
  -input { 2 src226 } \
  -input { 2 src224 } \
  -output { 1 src228 } \
  -pre_resource { { 1 } gt_36 = UGT { { src226 } { src224 } } } \
  -pre_assign { src228 = { gt_36.out.1 } } \
  -post_resource { { 1 0 } gt_36 = CMP2A { { src224 } { src226 } { 0 } { 0 } } } \
  -post_assign { src228 = { gt_36.out.1 } } 

guide_transformation \
  -design { edgebitcounter } \
  -type { share } \
  -input { 6 src241 } \
  -output { 7 src243 } \
  -output { 7 src244 } \
  -pre_resource { { 7 } sub_13 = USUB { { src241 ZERO 7 } { `b0000001 } } } \
  -pre_resource { { 7 } sub_65 = USUB { { src241 ZERO 7 } { `b0000001 } } } \
  -pre_assign { src243 = { sub_13.out.1 } } \
  -pre_assign { src244 = { sub_65.out.1 } } \
  -post_resource { { 7 } r65 = SUB { { src241 ZERO 7 } { `b0000001 } } } \
  -post_assign { src243 = { r65.out.1 } } \
  -post_assign { src244 = { r65.out.1 } } 

guide_transformation \
  -design { edgebitcounter } \
  -type { share } \
  -input { 5 src245 } \
  -input { 32 src246 } \
  -input { 32 src248 } \
  -output { 1 src247 } \
  -output { 1 src249 } \
  -pre_resource { { 1 } eq_13 = EQ { { src245 ZERO 32 } { src246 } } } \
  -pre_resource { { 1 } eq_65 = EQ { { src245 ZERO 32 } { src248 } } } \
  -pre_assign { src247 = { eq_13.out.1 } } \
  -pre_assign { src249 = { eq_65.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } r66 = CMP6 { { src245 ZERO 32 } { src248 } { 0 } } } \
  -post_assign { src247 = { r66.out.5 } } \
  -post_assign { src249 = { r66.out.5 } } 

guide_transformation \
  -design { edgebitcounter } \
  -type { map } \
  -input { 5 src245 } \
  -output { 5 src250 } \
  -pre_resource { { 5 } add_47 = UADD { { src245 } { `b00001 } } } \
  -pre_assign { src250 = { add_47.out.1 } } \
  -post_resource { { 5 } add_47 = ADD { { src245 } { `b00001 } } } \
  -post_assign { src250 = { add_47.out.1 } } 

guide_transformation \
  -design { edgebitcounter } \
  -type { map } \
  -input { 4 src251 } \
  -output { 4 src252 } \
  -pre_resource { { 4 } add_69 = UADD { { src251 } { `b0001 } } } \
  -pre_assign { src252 = { add_69.out.1 } } \
  -post_resource { { 4 } add_69 = ADD { { src251 } { `b0001 } } } \
  -post_assign { src252 = { add_69.out.1 } } 

guide_transformation \
  -design { serializer } \
  -type { map } \
  -input { 4 src283 } \
  -output { 4 src285 } \
  -pre_resource { { 4 } add_39 = UADD { { src283 } { `b0001 } } } \
  -pre_assign { src285 = { add_39.out.1 } } \
  -post_resource { { 4 } add_39 = ADD { { src283 } { `b0001 } } } \
  -post_assign { src285 = { add_39.out.1 } } 

guide_uniquify \
  -design { TOP_SYS } \
  { { U1_CLK_DIV CLK_DIV_1 } \
    { U1_RST_SYNC RST_SYNC_1 } \
    { U0_FIFO/U1_sync sync_1 } \
    { U1_CLK_DIV/U9 CLK_DIV_0_MUX_OP_2_1_1_0 } \
    { U0_CLK_DIV/U9 CLK_DIV_0_MUX_OP_2_1_1_1 } } 

guide_uniquify \
  -design { TOP_SYS } \
  { { U0_ALU/div_52 ALU_DW_div_uns_0 } } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { ../src/std_logic_1164_93.vhd 12.309 } 

guide_info \
  -file \
  { { ../src/std_logic_1164_93.vhd 50085 } } 

guide_info \
  -version { ./DW_div_rpl.vhd.e 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_transformation \
  -design { ALU } \
  -type { map } \
  -input { 8 src39 } \
  -input { 8 src40 } \
  -output { 16 src41 } \
  -pre_resource { { 16 } mult_49 = MULT_TC { { src39 } { src40 } { 0 } } } \
  -pre_assign { src41 = { mult_49.out.1 } } \
  -post_resource { { 16 } mult_49 = MULT_TC { { src39 } { src40 } { 0 } } } \
  -post_assign { src41 = { mult_49.out.1 } } 

guide_transformation \
  -design { CLK_DIV_0 } \
  -type { map } \
  -input { 8 src61 } \
  -input { 1 src62 } \
  -output { 9 src63 } \
  -pre_resource { { 9 } mult_add_42_aco = MULT_TC { { src61 } { src62 } { 0 } } } \
  -pre_assign { src63 = { mult_add_42_aco.out.1 } } \
  -post_resource { { 9 } mult_add_42_aco = MULT_TC { { src61 } { src62 } { 0 } } } \
  -post_assign { src63 = { mult_add_42_aco.out.1 } } 

guide_transformation \
  -design { CLK_DIV_0 } \
  -type { map } \
  -input { 8 src58 } \
  -output { 8 src60 } \
  -pre_resource { { 8 } add_42_aco = UADD { { src58 } { `b00000001 } } } \
  -pre_assign { src60 = { add_42_aco.out.1 } } \
  -post_resource { { 8 } add_42_aco = ADD { { src58 } { `b00000001 } } } \
  -post_assign { src60 = { add_42_aco.out.1 } } 

guide_transformation \
  -design { CLK_DIV_1 } \
  -type { map } \
  -input { 8 src61 } \
  -input { 1 src62 } \
  -output { 9 src63 } \
  -pre_resource { { 9 } mult_add_42_aco = MULT_TC { { src61 } { src62 } { 0 } } } \
  -pre_assign { src63 = { mult_add_42_aco.out.1 } } \
  -post_resource { { 9 } mult_add_42_aco = MULT_TC { { src61 } { src62 } { 0 } } } \
  -post_assign { src63 = { mult_add_42_aco.out.1 } } 

guide_transformation \
  -design { CLK_DIV_1 } \
  -type { map } \
  -input { 8 src58 } \
  -output { 8 src60 } \
  -pre_resource { { 8 } add_42_aco = UADD { { src58 } { `b00000001 } } } \
  -pre_assign { src60 = { add_42_aco.out.1 } } \
  -post_resource { { 8 } add_42_aco = ADD { { src58 } { `b00000001 } } } \
  -post_assign { src60 = { add_42_aco.out.1 } } 

guide_uniquify \
  -design { TOP_SYS } \
  { { U0_ALU/dp_cluster_0/mult_49 ALU_DW02_mult_0 } } 

guide_uniquify \
  -design { TOP_SYS } \
  { { U0_CLK_DIV/dp_cluster_0/mult_add_42_aco CLK_DIV_0_DW02_mult_0 } } 

guide_uniquify \
  -design { TOP_SYS } \
  { { U1_CLK_DIV/dp_cluster_0/mult_add_42_aco CLK_DIV_1_DW02_mult_0 } } 

guide_multiplier \
  -design { TOP_SYS } \
  -instance { U0_ALU/div_52 } \
  -arch { rpl } 

guide_multiplier \
  -design { TOP_SYS } \
  -instance { U0_ALU/mult_49 } \
  -arch { csa } 

guide_multiplier \
  -design { TOP_SYS } \
  -instance { U0_CLK_DIV/mult_add_42_aco } \
  -arch { csa } 

guide_multiplier \
  -design { TOP_SYS } \
  -instance { U1_CLK_DIV/mult_add_42_aco } \
  -arch { csa } 

#---- Recording stopped at Wed Sep 20 00:42:44 2023

setup
