Timing Analyzer report for toolflow
Wed Apr 16 18:21:20 2025
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'iCLK'
 14. Slow 1200mV 85C Model Hold: 'iCLK'
 15. Slow 1200mV 85C Model Recovery: 'iCLK'
 16. Slow 1200mV 85C Model Removal: 'iCLK'
 17. Slow 1200mV 85C Model Metastability Summary
 18. Slow 1200mV 0C Model Fmax Summary
 19. Slow 1200mV 0C Model Setup Summary
 20. Slow 1200mV 0C Model Hold Summary
 21. Slow 1200mV 0C Model Recovery Summary
 22. Slow 1200mV 0C Model Removal Summary
 23. Slow 1200mV 0C Model Minimum Pulse Width Summary
 24. Slow 1200mV 0C Model Setup: 'iCLK'
 25. Slow 1200mV 0C Model Hold: 'iCLK'
 26. Slow 1200mV 0C Model Recovery: 'iCLK'
 27. Slow 1200mV 0C Model Removal: 'iCLK'
 28. Slow 1200mV 0C Model Metastability Summary
 29. Fast 1200mV 0C Model Setup Summary
 30. Fast 1200mV 0C Model Hold Summary
 31. Fast 1200mV 0C Model Recovery Summary
 32. Fast 1200mV 0C Model Removal Summary
 33. Fast 1200mV 0C Model Minimum Pulse Width Summary
 34. Fast 1200mV 0C Model Setup: 'iCLK'
 35. Fast 1200mV 0C Model Hold: 'iCLK'
 36. Fast 1200mV 0C Model Recovery: 'iCLK'
 37. Fast 1200mV 0C Model Removal: 'iCLK'
 38. Fast 1200mV 0C Model Metastability Summary
 39. Multicorner Timing Analysis Summary
 40. Board Trace Model Assignments
 41. Input Transition Times
 42. Signal Integrity Metrics (Slow 1200mv 0c Model)
 43. Signal Integrity Metrics (Slow 1200mv 85c Model)
 44. Signal Integrity Metrics (Fast 1200mv 0c Model)
 45. Setup Transfers
 46. Hold Transfers
 47. Recovery Transfers
 48. Removal Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths Summary
 52. Clock Status Summary
 53. Unconstrained Input Ports
 54. Unconstrained Output Ports
 55. Unconstrained Input Ports
 56. Unconstrained Output Ports
 57. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; toolflow                                                ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE115F29C7                                           ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.59        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  38.7%      ;
;     Processor 3            ;   4.6%      ;
;     Processor 4            ;   2.8%      ;
;     Processors 5-12        ;   1.6%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; toolflow.sdc  ; OK     ; Wed Apr 16 18:21:18 2025 ;
+---------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                           ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets  ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+
; iCLK       ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { iCLK } ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 51.32 MHz ; 51.32 MHz       ; iCLK       ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+-------+---------------------+
; Clock ; Slack ; End Point TNS       ;
+-------+-------+---------------------+
; iCLK  ; 0.515 ; 0.000               ;
+-------+-------+---------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; iCLK  ; 0.404 ; 0.000              ;
+-------+-------+--------------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; iCLK  ; 17.933 ; 0.000                 ;
+-------+--------+-----------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+-------+-------+-----------------------+
; Clock ; Slack ; End Point TNS         ;
+-------+-------+-----------------------+
; iCLK  ; 1.474 ; 0.000                 ;
+-------+-------+-----------------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+-------+-----------------------------------+
; Clock ; Slack ; End Point TNS                     ;
+-------+-------+-----------------------------------+
; iCLK  ; 9.630 ; 0.000                             ;
+-------+-------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'iCLK'                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                    ; To Node                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.515 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a0~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:1:dffi|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.407     ; 19.076     ;
; 0.515 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a0~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:0:dffi|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.407     ; 19.076     ;
; 0.540 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a6~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:1:dffi|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.398     ; 19.060     ;
; 0.540 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a6~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:0:dffi|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.398     ; 19.060     ;
; 0.626 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a0~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:12:dffi|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.443     ; 18.929     ;
; 0.627 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a0~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:13:dffi|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.443     ; 18.928     ;
; 0.633 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a0~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:22:dffi|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.444     ; 18.921     ;
; 0.639 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a0~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:8:dffi|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.407     ; 18.952     ;
; 0.639 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a0~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:7:dffi|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.407     ; 18.952     ;
; 0.651 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a6~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:12:dffi|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.434     ; 18.913     ;
; 0.652 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a6~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:13:dffi|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.434     ; 18.912     ;
; 0.658 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a6~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:22:dffi|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.435     ; 18.905     ;
; 0.664 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a0~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:11:dffi|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.417     ; 18.917     ;
; 0.664 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a6~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:8:dffi|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.398     ; 18.936     ;
; 0.664 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a6~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:7:dffi|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.398     ; 18.936     ;
; 0.689 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a6~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:11:dffi|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.408     ; 18.901     ;
; 0.782 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a0~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:5:dffi|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.403     ; 18.813     ;
; 0.782 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a0~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:4:dffi|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.403     ; 18.813     ;
; 0.784 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a0~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:3:dffi|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.403     ; 18.811     ;
; 0.786 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a0~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:2:dffi|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.403     ; 18.809     ;
; 0.806 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a0~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:10:dffi|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.417     ; 18.775     ;
; 0.807 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a0~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:9:dffi|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.417     ; 18.774     ;
; 0.807 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a6~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:5:dffi|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.394     ; 18.797     ;
; 0.807 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a6~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:4:dffi|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.394     ; 18.797     ;
; 0.809 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a6~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:3:dffi|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.394     ; 18.795     ;
; 0.811 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a6~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:2:dffi|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.394     ; 18.793     ;
; 0.813 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a0~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:26:dffi|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.442     ; 18.743     ;
; 0.817 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a0~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:20:dffi|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.442     ; 18.739     ;
; 0.817 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a0~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:24:dffi|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.442     ; 18.739     ;
; 0.817 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a0~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:25:dffi|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.442     ; 18.739     ;
; 0.818 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a0~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:6:dffi|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.408     ; 18.772     ;
; 0.818 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a0~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:18:dffi|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.408     ; 18.772     ;
; 0.818 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a0~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:19:dffi|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.408     ; 18.772     ;
; 0.818 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a0~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:21:dffi|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.442     ; 18.738     ;
; 0.818 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a0~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:23:dffi|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.442     ; 18.738     ;
; 0.831 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a6~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:10:dffi|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.408     ; 18.759     ;
; 0.832 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a6~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:9:dffi|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.408     ; 18.758     ;
; 0.838 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a0~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:30:dffi|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.391     ; 18.769     ;
; 0.838 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a6~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:26:dffi|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.433     ; 18.727     ;
; 0.842 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a6~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:20:dffi|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.433     ; 18.723     ;
; 0.842 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a6~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:24:dffi|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.433     ; 18.723     ;
; 0.842 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a6~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:25:dffi|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.433     ; 18.723     ;
; 0.843 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a0~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:31:dffi|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.391     ; 18.764     ;
; 0.843 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a6~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:6:dffi|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.399     ; 18.756     ;
; 0.843 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a6~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:18:dffi|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.399     ; 18.756     ;
; 0.843 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a6~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:19:dffi|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.399     ; 18.756     ;
; 0.843 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a6~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:21:dffi|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.433     ; 18.722     ;
; 0.843 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a6~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:23:dffi|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.433     ; 18.722     ;
; 0.863 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a6~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:30:dffi|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.382     ; 18.753     ;
; 0.868 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a6~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:31:dffi|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.382     ; 18.748     ;
; 0.873 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a0~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:14:dffi|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.410     ; 18.715     ;
; 0.874 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a0~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:15:dffi|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.410     ; 18.714     ;
; 0.898 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a6~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:14:dffi|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.401     ; 18.699     ;
; 0.899 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a6~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:15:dffi|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.401     ; 18.698     ;
; 1.118 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a0~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:28:dffi|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.407     ; 18.473     ;
; 1.119 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a0~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:29:dffi|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.407     ; 18.472     ;
; 1.120 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a0~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:27:dffi|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.407     ; 18.471     ;
; 1.143 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a6~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:28:dffi|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.398     ; 18.457     ;
; 1.144 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a6~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:29:dffi|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.398     ; 18.456     ;
; 1.145 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a6~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:27:dffi|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.398     ; 18.455     ;
; 1.321 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a0~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:17:dffi|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.407     ; 18.270     ;
; 1.325 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a0~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:16:dffi|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.407     ; 18.266     ;
; 1.346 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a6~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:17:dffi|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.398     ; 18.254     ;
; 1.350 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a6~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:16:dffi|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.398     ; 18.250     ;
; 2.605 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:26:dffi|s_Q                                            ; N_Reg:EXRegALU|neg_dffg:\NBit_DFF:31:dffi|s_Q          ; iCLK         ; iCLK        ; 20.000       ; -0.061     ; 17.332     ;
; 2.660 ; N_Reg:IDRegRT|neg_dffg:\NBit_DFF:1:dffi|s_Q                                                  ; N_Reg:EXRegALU|neg_dffg:\NBit_DFF:31:dffi|s_Q          ; iCLK         ; iCLK        ; 20.000       ; -0.092     ; 17.246     ;
; 2.706 ; mem:IMem|ram~43                                                                              ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:1:dffi|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.065     ; 17.227     ;
; 2.706 ; mem:IMem|ram~43                                                                              ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:0:dffi|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.065     ; 17.227     ;
; 2.737 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:26:dffi|s_Q                                            ; N_Reg:EXRegALU|neg_dffg:\NBit_DFF:29:dffi|s_Q          ; iCLK         ; iCLK        ; 20.000       ; -0.063     ; 17.198     ;
; 2.792 ; N_Reg:IDRegRT|neg_dffg:\NBit_DFF:1:dffi|s_Q                                                  ; N_Reg:EXRegALU|neg_dffg:\NBit_DFF:29:dffi|s_Q          ; iCLK         ; iCLK        ; 20.000       ; -0.094     ; 17.112     ;
; 2.817 ; mem:IMem|ram~43                                                                              ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:12:dffi|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.101     ; 17.080     ;
; 2.818 ; mem:IMem|ram~43                                                                              ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:13:dffi|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.101     ; 17.079     ;
; 2.824 ; mem:IMem|ram~43                                                                              ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:22:dffi|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.102     ; 17.072     ;
; 2.830 ; mem:IMem|ram~43                                                                              ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:8:dffi|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.065     ; 17.103     ;
; 2.830 ; mem:IMem|ram~43                                                                              ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:7:dffi|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.065     ; 17.103     ;
; 2.842 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a3~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:12:dffi|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.456     ; 16.700     ;
; 2.842 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a3~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:13:dffi|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.456     ; 16.700     ;
; 2.846 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a3~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:22:dffi|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.457     ; 16.695     ;
; 2.855 ; mem:IMem|ram~43                                                                              ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:11:dffi|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.075     ; 17.068     ;
; 2.881 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a3~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:8:dffi|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.420     ; 16.697     ;
; 2.881 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a3~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:7:dffi|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.420     ; 16.697     ;
; 2.906 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a3~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:11:dffi|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.430     ; 16.662     ;
; 2.937 ; N_Reg:IDRegRS|neg_dffg:\NBit_DFF:0:dffi|s_Q                                                  ; N_Reg:EXRegALU|neg_dffg:\NBit_DFF:31:dffi|s_Q          ; iCLK         ; iCLK        ; 20.000       ; -0.070     ; 16.991     ;
; 2.964 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:26:dffi|s_Q                                            ; N_Reg:EXRegALU|neg_dffg:\NBit_DFF:30:dffi|s_Q          ; iCLK         ; iCLK        ; 20.000       ; -0.061     ; 16.973     ;
; 2.973 ; mem:IMem|ram~43                                                                              ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:5:dffi|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.061     ; 16.964     ;
; 2.973 ; mem:IMem|ram~43                                                                              ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:4:dffi|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.061     ; 16.964     ;
; 2.975 ; mem:IMem|ram~43                                                                              ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:3:dffi|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.061     ; 16.962     ;
; 2.977 ; mem:IMem|ram~43                                                                              ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:2:dffi|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.061     ; 16.960     ;
; 2.997 ; mem:IMem|ram~43                                                                              ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:10:dffi|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.075     ; 16.926     ;
; 2.998 ; mem:IMem|ram~43                                                                              ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:9:dffi|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.075     ; 16.925     ;
; 3.004 ; mem:IMem|ram~43                                                                              ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:26:dffi|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.100     ; 16.894     ;
; 3.008 ; mem:IMem|ram~43                                                                              ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:20:dffi|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.100     ; 16.890     ;
; 3.008 ; mem:IMem|ram~43                                                                              ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:24:dffi|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.100     ; 16.890     ;
; 3.008 ; mem:IMem|ram~43                                                                              ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:25:dffi|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.100     ; 16.890     ;
; 3.009 ; mem:IMem|ram~43                                                                              ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:6:dffi|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.066     ; 16.923     ;
; 3.009 ; mem:IMem|ram~43                                                                              ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:18:dffi|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.066     ; 16.923     ;
; 3.009 ; mem:IMem|ram~43                                                                              ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:19:dffi|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.066     ; 16.923     ;
; 3.009 ; mem:IMem|ram~43                                                                              ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:21:dffi|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.100     ; 16.889     ;
; 3.009 ; mem:IMem|ram~43                                                                              ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:23:dffi|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.100     ; 16.889     ;
; 3.019 ; N_Reg:IDRegRT|neg_dffg:\NBit_DFF:1:dffi|s_Q                                                  ; N_Reg:EXRegALU|neg_dffg:\NBit_DFF:30:dffi|s_Q          ; iCLK         ; iCLK        ; 20.000       ; -0.092     ; 16.887     ;
+-------+----------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'iCLK'                                                                                                                                                                                                                                                                                                                                                     ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                             ; To Node                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.404 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:30:dffi|s_Q                                                                                ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:30:dffi|s_Q                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.079      ; 0.669      ;
; 0.405 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:21:dffi|s_Q                                                                                ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:21:dffi|s_Q                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                            ; iCLK         ; iCLK        ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:6:dffi|s_Q                                                                                 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:6:dffi|s_Q                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:3:dffi|s_Q                                                                                 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:3:dffi|s_Q                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:15:dffi|s_Q                                                                                ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:15:dffi|s_Q                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:18:dffi|s_Q                                                                                ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:18:dffi|s_Q                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:27:dffi|s_Q                                                                                ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:27:dffi|s_Q                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.078      ; 0.669      ;
; 0.406 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:12:dffi|s_Q                                                                                ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:12:dffi|s_Q                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:24:dffi|s_Q                                                                                ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:24:dffi|s_Q                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:9:dffi|s_Q                                                                                 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:9:dffi|s_Q                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.077      ; 0.669      ;
; 0.410 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                            ; iCLK         ; iCLK        ; 0.000        ; 0.078      ; 0.674      ;
; 0.410 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:2:dffi|s_Q                                                                                 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:2:dffi|s_Q                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.078      ; 0.674      ;
; 0.431 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:30:dffi|s_Q                                                                                ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:30:dffi|s_Q                                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.079      ; 0.696      ;
; 0.436 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:28:dffi|s_Q                                                                                ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:28:dffi|s_Q                                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.078      ; 0.700      ;
; 0.437 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:19:dffi|s_Q                                                                                ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:19:dffi|s_Q                                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.078      ; 0.701      ;
; 0.437 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:19:dffi|s_Q                                                                                ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:20:dffi|s_Q                                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.078      ; 0.701      ;
; 0.438 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:28:dffi|s_Q                                                                                ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:29:dffi|s_Q                                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.078      ; 0.702      ;
; 0.439 ; N_Reg:IDRegRT|neg_dffg:\NBit_DFF:6:dffi|s_Q                                                                                           ; N_Reg:EXRegRT|neg_dffg:\NBit_DFF:6:dffi|s_Q                                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.078      ; 0.703      ;
; 0.444 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:21:dffi|s_Q                                                                                ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:23:dffi|s_Q                                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.078      ; 0.708      ;
; 0.446 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:21:dffi|s_Q                                                                                ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:22:dffi|s_Q                                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.078      ; 0.710      ;
; 0.446 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:21:dffi|s_Q                                                                                ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:21:dffi|s_Q                                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.078      ; 0.710      ;
; 0.446 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:18:dffi|s_Q                                                                                ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:18:dffi|s_Q                                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.078      ; 0.710      ;
; 0.447 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:27:dffi|s_Q                                                                                ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:27:dffi|s_Q                                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.078      ; 0.711      ;
; 0.453 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:16:dffi|s_Q                                                                                ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:16:dffi|s_Q                                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.077      ; 0.716      ;
; 0.453 ; N_Reg:IDRegRT|neg_dffg:\NBit_DFF:14:dffi|s_Q                                                                                          ; N_Reg:EXRegRT|neg_dffg:\NBit_DFF:14:dffi|s_Q                                                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.078      ; 0.717      ;
; 0.455 ; N_Reg:IDRegRT|neg_dffg:\NBit_DFF:8:dffi|s_Q                                                                                           ; N_Reg:EXRegRT|neg_dffg:\NBit_DFF:8:dffi|s_Q                                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.078      ; 0.719      ;
; 0.460 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:10:dffi|s_Q                                                                                ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:10:dffi|s_Q                                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.077      ; 0.723      ;
; 0.461 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:10:dffi|s_Q                                                                                ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:11:dffi|s_Q                                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.077      ; 0.724      ;
; 0.467 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                            ; iCLK         ; iCLK        ; 0.000        ; 0.078      ; 0.731      ;
; 0.468 ; N_Reg:IDRegRT|neg_dffg:\NBit_DFF:28:dffi|s_Q                                                                                          ; N_Reg:EXRegRT|neg_dffg:\NBit_DFF:28:dffi|s_Q                                                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.079      ; 0.733      ;
; 0.470 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe3a[0]                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.078      ; 0.734      ;
; 0.480 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:2:dffi|s_Q                                                                                 ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:2:dffi|s_Q                                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.078      ; 0.744      ;
; 0.480 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:2:dffi|s_Q                                                                                 ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:3:dffi|s_Q                                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.078      ; 0.744      ;
; 0.483 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:2:dffi|s_Q                                                                                 ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:5:dffi|s_Q                                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.078      ; 0.747      ;
; 0.483 ; mem:IMem|ram~43                                                                                                                       ; N_Reg:IDRegInst|neg_dffg:\NBit_DFF:14:dffi|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.078      ; 0.747      ;
; 0.555 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:26:dffi|s_Q                                                                                ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:26:dffi|s_Q                                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.077      ; 0.818      ;
; 0.560 ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:6:dffi|s_Q                                                                                            ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a36~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.469      ; 1.251      ;
; 0.569 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:12:dffi|s_Q                                                                                ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:13:dffi|s_Q                                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.077      ; 0.832      ;
; 0.569 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:7:dffi|s_Q                                                                                 ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:7:dffi|s_Q                                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.078      ; 0.833      ;
; 0.571 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:24:dffi|s_Q                                                                                ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:24:dffi|s_Q                                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.077      ; 0.834      ;
; 0.571 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:7:dffi|s_Q                                                                                 ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:8:dffi|s_Q                                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.078      ; 0.835      ;
; 0.574 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:12:dffi|s_Q                                                                                ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:12:dffi|s_Q                                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.077      ; 0.837      ;
; 0.576 ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:7:dffi|s_Q                                                                                            ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a36~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.469      ; 1.267      ;
; 0.576 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:11:dffi|s_Q                                                                                ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:11:dffi|s_Q                                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.077      ; 0.839      ;
; 0.576 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:5:dffi|s_Q                                                                                 ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:5:dffi|s_Q                                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.078      ; 0.840      ;
; 0.584 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe3a[1]                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.078      ; 0.848      ;
; 0.601 ; N_Reg:IDRegRT|neg_dffg:\NBit_DFF:5:dffi|s_Q                                                                                           ; N_Reg:EXRegRT|neg_dffg:\NBit_DFF:5:dffi|s_Q                                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.079      ; 0.866      ;
; 0.602 ; N_Reg:EXRegInst|neg_dffg:\NBit_DFF:12:dffi|s_Q                                                                                        ; N_Reg:WBRegINST|neg_dffg:\NBit_DFF:12:dffi|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.078      ; 0.866      ;
; 0.602 ; N_Reg:EXRegInst|neg_dffg:\NBit_DFF:11:dffi|s_Q                                                                                        ; N_Reg:WBRegINST|neg_dffg:\NBit_DFF:11:dffi|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.077      ; 0.865      ;
; 0.603 ; N_Reg:EXRegInst|neg_dffg:\NBit_DFF:15:dffi|s_Q                                                                                        ; N_Reg:WBRegINST|neg_dffg:\NBit_DFF:15:dffi|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.077      ; 0.866      ;
; 0.608 ; N_Reg:IDRegRT|neg_dffg:\NBit_DFF:4:dffi|s_Q                                                                                           ; N_Reg:EXRegRT|neg_dffg:\NBit_DFF:4:dffi|s_Q                                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.079      ; 0.873      ;
; 0.609 ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:28:dffi|s_Q                                                                                           ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.460      ; 1.291      ;
; 0.622 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe3a[0]                         ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a36~portb_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.456      ; 1.300      ;
; 0.623 ; N_Reg:IDRegRT|neg_dffg:\NBit_DFF:18:dffi|s_Q                                                                                          ; N_Reg:EXRegRT|neg_dffg:\NBit_DFF:18:dffi|s_Q                                                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.078      ; 0.887      ;
; 0.624 ; N_Reg:IDRegRT|neg_dffg:\NBit_DFF:26:dffi|s_Q                                                                                          ; N_Reg:EXRegRT|neg_dffg:\NBit_DFF:26:dffi|s_Q                                                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.078      ; 0.888      ;
; 0.624 ; N_Reg:IDRegRT|neg_dffg:\NBit_DFF:3:dffi|s_Q                                                                                           ; N_Reg:EXRegRT|neg_dffg:\NBit_DFF:3:dffi|s_Q                                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.078      ; 0.888      ;
; 0.624 ; N_Reg:IDRegInst|neg_dffg:\NBit_DFF:14:dffi|s_Q                                                                                        ; N_Reg:EXRegInst|neg_dffg:\NBit_DFF:14:dffi|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.078      ; 0.888      ;
; 0.633 ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:14:dffi|s_Q                                                                                           ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.446      ; 1.301      ;
; 0.637 ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:12:dffi|s_Q                                                                                           ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a36~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.455      ; 1.314      ;
; 0.642 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe3a[0]                         ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a0~portb_address_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.447      ; 1.311      ;
; 0.645 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:23:dffi|s_Q                                                                                ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:23:dffi|s_Q                                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.078      ; 0.909      ;
; 0.646 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:29:dffi|s_Q                                                                                ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:29:dffi|s_Q                                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.078      ; 0.910      ;
; 0.653 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:13:dffi|s_Q                                                                                ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:13:dffi|s_Q                                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.077      ; 0.916      ;
; 0.654 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:13:dffi|s_Q                                                                                ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:14:dffi|s_Q                                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.077      ; 0.917      ;
; 0.654 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:8:dffi|s_Q                                                                                 ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:8:dffi|s_Q                                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.078      ; 0.918      ;
; 0.658 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:25:dffi|s_Q                                                                                ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:26:dffi|s_Q                                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.077      ; 0.921      ;
; 0.661 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:4:dffi|s_Q                                                                                 ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:5:dffi|s_Q                                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.078      ; 0.925      ;
; 0.664 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:24:dffi|s_Q                                                                                ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:26:dffi|s_Q                                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.077      ; 0.927      ;
; 0.664 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:30:dffi|s_Q                                                                                ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:31:dffi|s_Q                                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.079      ; 0.929      ;
; 0.665 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:12:dffi|s_Q                                                                                ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:14:dffi|s_Q                                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.077      ; 0.928      ;
; 0.667 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|cntr_p8h:cntr5|counter_reg_bit[0] ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|cntr_p8h:cntr5|counter_reg_bit[0]                            ; iCLK         ; iCLK        ; 0.000        ; 0.077      ; 0.930      ;
; 0.668 ; N_Reg:EXRegALU|neg_dffg:\NBit_DFF:7:dffi|s_Q                                                                                          ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a5~portb_address_reg0                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.394      ; 1.284      ;
; 0.670 ; N_Reg:EXRegALU|neg_dffg:\NBit_DFF:6:dffi|s_Q                                                                                          ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a7~portb_address_reg0                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.390      ; 1.282      ;
; 0.673 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:25:dffi|s_Q                                                                                ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:25:dffi|s_Q                                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.077      ; 0.936      ;
; 0.673 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:3:dffi|s_Q                                                                                 ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:5:dffi|s_Q                                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.078      ; 0.937      ;
; 0.676 ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:26:dffi|s_Q                                                                                           ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.445      ; 1.343      ;
; 0.677 ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:8:dffi|s_Q                                                                                            ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a36~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.469      ; 1.368      ;
; 0.680 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:24:dffi|s_Q                                                                                ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:25:dffi|s_Q                                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.077      ; 0.943      ;
; 0.682 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:27:dffi|s_Q                                                                                ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:29:dffi|s_Q                                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.078      ; 0.946      ;
; 0.686 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:18:dffi|s_Q                                                                                ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:20:dffi|s_Q                                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.078      ; 0.950      ;
; 0.688 ; N_Reg:EXRegALU|neg_dffg:\NBit_DFF:4:dffi|s_Q                                                                                          ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a5~portb_address_reg0                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.394      ; 1.304      ;
; 0.691 ; N_Reg:EXRegALU|neg_dffg:\NBit_DFF:6:dffi|s_Q                                                                                          ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a5~portb_address_reg0                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.394      ; 1.307      ;
; 0.691 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:27:dffi|s_Q                                                                                ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:28:dffi|s_Q                                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.078      ; 0.955      ;
; 0.695 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:18:dffi|s_Q                                                                                ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:19:dffi|s_Q                                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.078      ; 0.959      ;
; 0.699 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:3:dffi|s_Q                                                                                 ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:3:dffi|s_Q                                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.078      ; 0.963      ;
; 0.700 ; N_Reg:EXRegALU|neg_dffg:\NBit_DFF:7:dffi|s_Q                                                                                          ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a7~portb_address_reg0                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.390      ; 1.312      ;
; 0.711 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a36~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.454      ; 1.387      ;
; 0.712 ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:13:dffi|s_Q                                                                                           ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.446      ; 1.380      ;
; 0.714 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a36~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.454      ; 1.390      ;
; 0.724 ; N_Reg:EXRegALU|neg_dffg:\NBit_DFF:4:dffi|s_Q                                                                                          ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a7~portb_address_reg0                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.390      ; 1.336      ;
; 0.728 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a0~porta_address_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.445      ; 1.395      ;
; 0.743 ; MIP_REG:MainRegister|N_Reg:\g_reg:3:g_regOther:g_regi|neg_dffg:\NBit_DFF:1:dffi|s_Q                                                   ; N_Reg:IDRegRS|neg_dffg:\NBit_DFF:1:dffi|s_Q                                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.078      ; 1.007      ;
; 0.778 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                            ; iCLK         ; iCLK        ; 0.000        ; 0.078      ; 1.042      ;
; 0.805 ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:1:dffi|s_Q                                                                                            ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.471      ; 1.498      ;
; 0.805 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:31:dffi|s_Q                                                                                ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:31:dffi|s_Q                                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.079      ; 1.070      ;
; 0.830 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:9:dffi|s_Q                                                                                 ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:11:dffi|s_Q                                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.077      ; 1.093      ;
; 0.833 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:11:dffi|s_Q                                                                                     ; N_Reg:EXRegControl|neg_dffg:\NBit_DFF:11:dffi|s_Q                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.078      ; 1.097      ;
; 0.853 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:6:dffi|s_Q                                                                                 ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:7:dffi|s_Q                                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.079      ; 1.118      ;
; 0.855 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:6:dffi|s_Q                                                                                 ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:8:dffi|s_Q                                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.079      ; 1.120      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'iCLK'                                                                                                                                                                                                                                                                                                   ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.933 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a0  ; iCLK         ; iCLK        ; 20.000       ; 0.233      ; 2.222      ;
; 17.933 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a1  ; iCLK         ; iCLK        ; 20.000       ; 0.233      ; 2.222      ;
; 17.933 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a2  ; iCLK         ; iCLK        ; 20.000       ; 0.233      ; 2.222      ;
; 17.933 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a3  ; iCLK         ; iCLK        ; 20.000       ; 0.233      ; 2.222      ;
; 17.933 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a4  ; iCLK         ; iCLK        ; 20.000       ; 0.233      ; 2.222      ;
; 17.933 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a5  ; iCLK         ; iCLK        ; 20.000       ; 0.233      ; 2.222      ;
; 17.933 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a6  ; iCLK         ; iCLK        ; 20.000       ; 0.233      ; 2.222      ;
; 17.933 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a7  ; iCLK         ; iCLK        ; 20.000       ; 0.233      ; 2.222      ;
; 17.933 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a8  ; iCLK         ; iCLK        ; 20.000       ; 0.233      ; 2.222      ;
; 17.933 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a9  ; iCLK         ; iCLK        ; 20.000       ; 0.233      ; 2.222      ;
; 17.933 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a10 ; iCLK         ; iCLK        ; 20.000       ; 0.233      ; 2.222      ;
; 17.933 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a11 ; iCLK         ; iCLK        ; 20.000       ; 0.233      ; 2.222      ;
; 17.933 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a12 ; iCLK         ; iCLK        ; 20.000       ; 0.233      ; 2.222      ;
; 17.933 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a13 ; iCLK         ; iCLK        ; 20.000       ; 0.233      ; 2.222      ;
; 17.933 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a14 ; iCLK         ; iCLK        ; 20.000       ; 0.233      ; 2.222      ;
; 17.933 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a15 ; iCLK         ; iCLK        ; 20.000       ; 0.233      ; 2.222      ;
; 17.933 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a16 ; iCLK         ; iCLK        ; 20.000       ; 0.233      ; 2.222      ;
; 17.933 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a17 ; iCLK         ; iCLK        ; 20.000       ; 0.233      ; 2.222      ;
; 17.933 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a18 ; iCLK         ; iCLK        ; 20.000       ; 0.233      ; 2.222      ;
; 17.933 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a19 ; iCLK         ; iCLK        ; 20.000       ; 0.233      ; 2.222      ;
; 17.933 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a20 ; iCLK         ; iCLK        ; 20.000       ; 0.233      ; 2.222      ;
; 17.933 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a21 ; iCLK         ; iCLK        ; 20.000       ; 0.233      ; 2.222      ;
; 17.933 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a22 ; iCLK         ; iCLK        ; 20.000       ; 0.233      ; 2.222      ;
; 17.933 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a23 ; iCLK         ; iCLK        ; 20.000       ; 0.233      ; 2.222      ;
; 17.933 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a24 ; iCLK         ; iCLK        ; 20.000       ; 0.233      ; 2.222      ;
; 17.933 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a25 ; iCLK         ; iCLK        ; 20.000       ; 0.233      ; 2.222      ;
; 17.933 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a26 ; iCLK         ; iCLK        ; 20.000       ; 0.233      ; 2.222      ;
; 17.933 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a27 ; iCLK         ; iCLK        ; 20.000       ; 0.233      ; 2.222      ;
; 17.933 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a28 ; iCLK         ; iCLK        ; 20.000       ; 0.233      ; 2.222      ;
; 17.933 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a29 ; iCLK         ; iCLK        ; 20.000       ; 0.233      ; 2.222      ;
; 17.933 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a30 ; iCLK         ; iCLK        ; 20.000       ; 0.233      ; 2.222      ;
; 17.933 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a31 ; iCLK         ; iCLK        ; 20.000       ; 0.233      ; 2.222      ;
; 17.933 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a32 ; iCLK         ; iCLK        ; 20.000       ; 0.233      ; 2.222      ;
; 17.933 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a33 ; iCLK         ; iCLK        ; 20.000       ; 0.233      ; 2.222      ;
; 17.933 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a34 ; iCLK         ; iCLK        ; 20.000       ; 0.233      ; 2.222      ;
; 17.933 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a35 ; iCLK         ; iCLK        ; 20.000       ; 0.233      ; 2.222      ;
; 17.948 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a36 ; iCLK         ; iCLK        ; 20.000       ; 0.242      ; 2.216      ;
; 17.948 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a37 ; iCLK         ; iCLK        ; 20.000       ; 0.242      ; 2.216      ;
; 17.948 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a38 ; iCLK         ; iCLK        ; 20.000       ; 0.242      ; 2.216      ;
; 17.948 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a39 ; iCLK         ; iCLK        ; 20.000       ; 0.242      ; 2.216      ;
; 17.948 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a40 ; iCLK         ; iCLK        ; 20.000       ; 0.242      ; 2.216      ;
; 17.948 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a41 ; iCLK         ; iCLK        ; 20.000       ; 0.242      ; 2.216      ;
; 17.948 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a42 ; iCLK         ; iCLK        ; 20.000       ; 0.242      ; 2.216      ;
; 17.948 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a43 ; iCLK         ; iCLK        ; 20.000       ; 0.242      ; 2.216      ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'iCLK'                                                                                                                                                                                                                                                                                                   ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                 ; To Node                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.474 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a36 ; iCLK         ; iCLK        ; 0.000        ; 0.404      ; 2.064      ;
; 1.474 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a37 ; iCLK         ; iCLK        ; 0.000        ; 0.404      ; 2.064      ;
; 1.474 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a38 ; iCLK         ; iCLK        ; 0.000        ; 0.404      ; 2.064      ;
; 1.474 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a39 ; iCLK         ; iCLK        ; 0.000        ; 0.404      ; 2.064      ;
; 1.474 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a40 ; iCLK         ; iCLK        ; 0.000        ; 0.404      ; 2.064      ;
; 1.474 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a41 ; iCLK         ; iCLK        ; 0.000        ; 0.404      ; 2.064      ;
; 1.474 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a42 ; iCLK         ; iCLK        ; 0.000        ; 0.404      ; 2.064      ;
; 1.474 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a43 ; iCLK         ; iCLK        ; 0.000        ; 0.404      ; 2.064      ;
; 1.490 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a0  ; iCLK         ; iCLK        ; 0.000        ; 0.395      ; 2.071      ;
; 1.490 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a1  ; iCLK         ; iCLK        ; 0.000        ; 0.395      ; 2.071      ;
; 1.490 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a2  ; iCLK         ; iCLK        ; 0.000        ; 0.395      ; 2.071      ;
; 1.490 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a3  ; iCLK         ; iCLK        ; 0.000        ; 0.395      ; 2.071      ;
; 1.490 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a4  ; iCLK         ; iCLK        ; 0.000        ; 0.395      ; 2.071      ;
; 1.490 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a5  ; iCLK         ; iCLK        ; 0.000        ; 0.395      ; 2.071      ;
; 1.490 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a6  ; iCLK         ; iCLK        ; 0.000        ; 0.395      ; 2.071      ;
; 1.490 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a7  ; iCLK         ; iCLK        ; 0.000        ; 0.395      ; 2.071      ;
; 1.490 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a8  ; iCLK         ; iCLK        ; 0.000        ; 0.395      ; 2.071      ;
; 1.490 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a9  ; iCLK         ; iCLK        ; 0.000        ; 0.395      ; 2.071      ;
; 1.490 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a10 ; iCLK         ; iCLK        ; 0.000        ; 0.395      ; 2.071      ;
; 1.490 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a11 ; iCLK         ; iCLK        ; 0.000        ; 0.395      ; 2.071      ;
; 1.490 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a12 ; iCLK         ; iCLK        ; 0.000        ; 0.395      ; 2.071      ;
; 1.490 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a13 ; iCLK         ; iCLK        ; 0.000        ; 0.395      ; 2.071      ;
; 1.490 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a14 ; iCLK         ; iCLK        ; 0.000        ; 0.395      ; 2.071      ;
; 1.490 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a15 ; iCLK         ; iCLK        ; 0.000        ; 0.395      ; 2.071      ;
; 1.490 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a16 ; iCLK         ; iCLK        ; 0.000        ; 0.395      ; 2.071      ;
; 1.490 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a17 ; iCLK         ; iCLK        ; 0.000        ; 0.395      ; 2.071      ;
; 1.490 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a18 ; iCLK         ; iCLK        ; 0.000        ; 0.395      ; 2.071      ;
; 1.490 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a19 ; iCLK         ; iCLK        ; 0.000        ; 0.395      ; 2.071      ;
; 1.490 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a20 ; iCLK         ; iCLK        ; 0.000        ; 0.395      ; 2.071      ;
; 1.490 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a21 ; iCLK         ; iCLK        ; 0.000        ; 0.395      ; 2.071      ;
; 1.490 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a22 ; iCLK         ; iCLK        ; 0.000        ; 0.395      ; 2.071      ;
; 1.490 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a23 ; iCLK         ; iCLK        ; 0.000        ; 0.395      ; 2.071      ;
; 1.490 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a24 ; iCLK         ; iCLK        ; 0.000        ; 0.395      ; 2.071      ;
; 1.490 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a25 ; iCLK         ; iCLK        ; 0.000        ; 0.395      ; 2.071      ;
; 1.490 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a26 ; iCLK         ; iCLK        ; 0.000        ; 0.395      ; 2.071      ;
; 1.490 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a27 ; iCLK         ; iCLK        ; 0.000        ; 0.395      ; 2.071      ;
; 1.490 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a28 ; iCLK         ; iCLK        ; 0.000        ; 0.395      ; 2.071      ;
; 1.490 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a29 ; iCLK         ; iCLK        ; 0.000        ; 0.395      ; 2.071      ;
; 1.490 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a30 ; iCLK         ; iCLK        ; 0.000        ; 0.395      ; 2.071      ;
; 1.490 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a31 ; iCLK         ; iCLK        ; 0.000        ; 0.395      ; 2.071      ;
; 1.490 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a32 ; iCLK         ; iCLK        ; 0.000        ; 0.395      ; 2.071      ;
; 1.490 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a33 ; iCLK         ; iCLK        ; 0.000        ; 0.395      ; 2.071      ;
; 1.490 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a34 ; iCLK         ; iCLK        ; 0.000        ; 0.395      ; 2.071      ;
; 1.490 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a35 ; iCLK         ; iCLK        ; 0.000        ; 0.395      ; 2.071      ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 2
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 32.545 ns




+-------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary               ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 56.28 MHz ; 56.28 MHz       ; iCLK       ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; iCLK  ; 2.232 ; 0.000              ;
+-------+-------+--------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; iCLK  ; 0.356 ; 0.000             ;
+-------+-------+-------------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+-------+--------+----------------------+
; Clock ; Slack  ; End Point TNS        ;
+-------+--------+----------------------+
; iCLK  ; 18.129 ; 0.000                ;
+-------+--------+----------------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+-------+-------+----------------------+
; Clock ; Slack ; End Point TNS        ;
+-------+-------+----------------------+
; iCLK  ; 1.331 ; 0.000                ;
+-------+-------+----------------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+-------+----------------------------------+
; Clock ; Slack ; End Point TNS                    ;
+-------+-------+----------------------------------+
; iCLK  ; 9.648 ; 0.000                            ;
+-------+-------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'iCLK'                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                    ; To Node                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.232 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a0~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:1:dffi|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.367     ; 17.400     ;
; 2.232 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a0~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:0:dffi|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.367     ; 17.400     ;
; 2.235 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a6~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:1:dffi|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.359     ; 17.405     ;
; 2.235 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a6~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:0:dffi|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.359     ; 17.405     ;
; 2.255 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a0~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:12:dffi|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.399     ; 17.345     ;
; 2.255 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a0~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:13:dffi|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.399     ; 17.345     ;
; 2.258 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a6~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:12:dffi|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.391     ; 17.350     ;
; 2.258 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a6~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:13:dffi|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.391     ; 17.350     ;
; 2.259 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a0~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:22:dffi|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.399     ; 17.341     ;
; 2.262 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a6~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:22:dffi|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.391     ; 17.346     ;
; 2.320 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a0~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:8:dffi|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.366     ; 17.313     ;
; 2.320 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a0~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:7:dffi|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.366     ; 17.313     ;
; 2.323 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a6~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:8:dffi|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.358     ; 17.318     ;
; 2.323 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a6~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:7:dffi|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.358     ; 17.318     ;
; 2.333 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a0~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:11:dffi|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.375     ; 17.291     ;
; 2.336 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a6~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:11:dffi|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.367     ; 17.296     ;
; 2.444 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a0~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:4:dffi|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.357     ; 17.198     ;
; 2.445 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a0~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:5:dffi|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.357     ; 17.197     ;
; 2.446 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a0~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:3:dffi|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.357     ; 17.196     ;
; 2.447 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a6~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:4:dffi|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.349     ; 17.203     ;
; 2.448 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a0~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:2:dffi|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.357     ; 17.194     ;
; 2.448 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a6~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:5:dffi|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.349     ; 17.202     ;
; 2.449 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a6~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:3:dffi|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.349     ; 17.201     ;
; 2.451 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a6~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:2:dffi|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.349     ; 17.199     ;
; 2.454 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a0~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:10:dffi|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.375     ; 17.170     ;
; 2.454 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a0~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:9:dffi|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.375     ; 17.170     ;
; 2.454 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a0~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:6:dffi|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.368     ; 17.177     ;
; 2.454 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a0~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:18:dffi|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.368     ; 17.177     ;
; 2.454 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a0~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:19:dffi|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.368     ; 17.177     ;
; 2.456 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a0~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:26:dffi|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.398     ; 17.145     ;
; 2.457 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a6~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:10:dffi|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.367     ; 17.175     ;
; 2.457 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a6~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:9:dffi|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.367     ; 17.175     ;
; 2.457 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a6~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:6:dffi|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.360     ; 17.182     ;
; 2.457 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a6~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:18:dffi|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.360     ; 17.182     ;
; 2.457 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a6~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:19:dffi|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.360     ; 17.182     ;
; 2.459 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a0~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:24:dffi|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.398     ; 17.142     ;
; 2.459 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a0~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:25:dffi|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.398     ; 17.142     ;
; 2.459 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a6~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:26:dffi|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.390     ; 17.150     ;
; 2.460 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a0~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:20:dffi|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.397     ; 17.142     ;
; 2.461 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a0~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:21:dffi|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.397     ; 17.141     ;
; 2.461 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a0~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:23:dffi|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.397     ; 17.141     ;
; 2.462 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a6~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:24:dffi|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.390     ; 17.147     ;
; 2.462 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a6~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:25:dffi|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.390     ; 17.147     ;
; 2.463 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a6~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:20:dffi|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.389     ; 17.147     ;
; 2.464 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a6~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:21:dffi|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.389     ; 17.146     ;
; 2.464 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a6~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:23:dffi|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.389     ; 17.146     ;
; 2.484 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a0~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:30:dffi|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.348     ; 17.167     ;
; 2.487 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a6~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:30:dffi|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.340     ; 17.172     ;
; 2.489 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a0~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:31:dffi|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.348     ; 17.162     ;
; 2.492 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a6~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:31:dffi|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.340     ; 17.167     ;
; 2.498 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a0~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:14:dffi|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.369     ; 17.132     ;
; 2.498 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a0~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:15:dffi|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.369     ; 17.132     ;
; 2.501 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a6~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:14:dffi|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.361     ; 17.137     ;
; 2.501 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a6~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:15:dffi|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.361     ; 17.137     ;
; 2.757 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a0~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:28:dffi|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.366     ; 16.876     ;
; 2.757 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a0~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:29:dffi|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.366     ; 16.876     ;
; 2.759 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a0~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:27:dffi|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.366     ; 16.874     ;
; 2.760 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a6~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:28:dffi|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.358     ; 16.881     ;
; 2.760 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a6~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:29:dffi|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.358     ; 16.881     ;
; 2.762 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a6~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:27:dffi|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.358     ; 16.879     ;
; 2.954 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a0~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:17:dffi|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.367     ; 16.678     ;
; 2.957 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a0~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:16:dffi|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.367     ; 16.675     ;
; 2.957 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a6~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:17:dffi|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.359     ; 16.683     ;
; 2.960 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a6~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:16:dffi|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.359     ; 16.680     ;
; 4.158 ; mem:IMem|ram~43                                                                              ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:1:dffi|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.058     ; 15.783     ;
; 4.158 ; mem:IMem|ram~43                                                                              ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:0:dffi|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.058     ; 15.783     ;
; 4.168 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:26:dffi|s_Q                                            ; N_Reg:EXRegALU|neg_dffg:\NBit_DFF:31:dffi|s_Q          ; iCLK         ; iCLK        ; 20.000       ; -0.049     ; 15.782     ;
; 4.174 ; N_Reg:IDRegRT|neg_dffg:\NBit_DFF:1:dffi|s_Q                                                  ; N_Reg:EXRegALU|neg_dffg:\NBit_DFF:31:dffi|s_Q          ; iCLK         ; iCLK        ; 20.000       ; -0.077     ; 15.748     ;
; 4.181 ; mem:IMem|ram~43                                                                              ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:12:dffi|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.090     ; 15.728     ;
; 4.181 ; mem:IMem|ram~43                                                                              ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:13:dffi|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.090     ; 15.728     ;
; 4.185 ; mem:IMem|ram~43                                                                              ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:22:dffi|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.090     ; 15.724     ;
; 4.209 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a3~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:12:dffi|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.414     ; 15.376     ;
; 4.209 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a3~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:13:dffi|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.414     ; 15.376     ;
; 4.213 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a3~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:22:dffi|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.414     ; 15.372     ;
; 4.228 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a3~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:8:dffi|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.381     ; 15.390     ;
; 4.228 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a3~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:7:dffi|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.381     ; 15.390     ;
; 4.242 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:26:dffi|s_Q                                            ; N_Reg:EXRegALU|neg_dffg:\NBit_DFF:29:dffi|s_Q          ; iCLK         ; iCLK        ; 20.000       ; -0.051     ; 15.706     ;
; 4.245 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a3~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:11:dffi|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.390     ; 15.364     ;
; 4.246 ; mem:IMem|ram~43                                                                              ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:8:dffi|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.057     ; 15.696     ;
; 4.246 ; mem:IMem|ram~43                                                                              ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:7:dffi|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.057     ; 15.696     ;
; 4.248 ; N_Reg:IDRegRT|neg_dffg:\NBit_DFF:1:dffi|s_Q                                                  ; N_Reg:EXRegALU|neg_dffg:\NBit_DFF:29:dffi|s_Q          ; iCLK         ; iCLK        ; 20.000       ; -0.079     ; 15.672     ;
; 4.259 ; mem:IMem|ram~43                                                                              ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:11:dffi|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.066     ; 15.674     ;
; 4.356 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a3~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:4:dffi|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.372     ; 15.271     ;
; 4.357 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a3~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:5:dffi|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.372     ; 15.270     ;
; 4.359 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a3~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:3:dffi|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.372     ; 15.268     ;
; 4.360 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a3~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:2:dffi|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.372     ; 15.267     ;
; 4.367 ; N_Reg:IDRegRS|neg_dffg:\NBit_DFF:0:dffi|s_Q                                                  ; N_Reg:EXRegALU|neg_dffg:\NBit_DFF:31:dffi|s_Q          ; iCLK         ; iCLK        ; 20.000       ; -0.055     ; 15.577     ;
; 4.368 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a3~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:10:dffi|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.390     ; 15.241     ;
; 4.369 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a3~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:9:dffi|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.390     ; 15.240     ;
; 4.370 ; mem:IMem|ram~43                                                                              ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:4:dffi|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.048     ; 15.581     ;
; 4.371 ; mem:IMem|ram~43                                                                              ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:5:dffi|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.048     ; 15.580     ;
; 4.372 ; mem:IMem|ram~43                                                                              ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:3:dffi|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.048     ; 15.579     ;
; 4.374 ; mem:IMem|ram~43                                                                              ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:2:dffi|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.048     ; 15.577     ;
; 4.376 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a3~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:6:dffi|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.383     ; 15.240     ;
; 4.376 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a3~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:19:dffi|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.383     ; 15.240     ;
; 4.377 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a3~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:18:dffi|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.383     ; 15.239     ;
; 4.377 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a3~portb_address_reg0 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:26:dffi|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.413     ; 15.209     ;
; 4.380 ; mem:IMem|ram~43                                                                              ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:10:dffi|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.066     ; 15.553     ;
; 4.380 ; mem:IMem|ram~43                                                                              ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:9:dffi|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.066     ; 15.553     ;
; 4.380 ; mem:IMem|ram~43                                                                              ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:6:dffi|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.059     ; 15.560     ;
+-------+----------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'iCLK'                                                                                                                                                                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                             ; To Node                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.356 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:30:dffi|s_Q                                                                                ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:30:dffi|s_Q                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.070      ; 0.597      ;
; 0.357 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:12:dffi|s_Q                                                                                ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:12:dffi|s_Q                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:21:dffi|s_Q                                                                                ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:21:dffi|s_Q                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:24:dffi|s_Q                                                                                ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:24:dffi|s_Q                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                            ; iCLK         ; iCLK        ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:9:dffi|s_Q                                                                                 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:9:dffi|s_Q                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:6:dffi|s_Q                                                                                 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:6:dffi|s_Q                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:3:dffi|s_Q                                                                                 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:3:dffi|s_Q                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:15:dffi|s_Q                                                                                ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:15:dffi|s_Q                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:18:dffi|s_Q                                                                                ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:18:dffi|s_Q                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:27:dffi|s_Q                                                                                ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:27:dffi|s_Q                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.069      ; 0.597      ;
; 0.368 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                            ; iCLK         ; iCLK        ; 0.000        ; 0.069      ; 0.608      ;
; 0.368 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:2:dffi|s_Q                                                                                 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:2:dffi|s_Q                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.069      ; 0.608      ;
; 0.390 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:30:dffi|s_Q                                                                                ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:30:dffi|s_Q                                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.070      ; 0.631      ;
; 0.395 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:28:dffi|s_Q                                                                                ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:28:dffi|s_Q                                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.069      ; 0.635      ;
; 0.396 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:19:dffi|s_Q                                                                                ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:19:dffi|s_Q                                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.069      ; 0.636      ;
; 0.396 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:19:dffi|s_Q                                                                                ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:20:dffi|s_Q                                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.069      ; 0.636      ;
; 0.397 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:28:dffi|s_Q                                                                                ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:29:dffi|s_Q                                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.069      ; 0.637      ;
; 0.402 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:21:dffi|s_Q                                                                                ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:23:dffi|s_Q                                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.069      ; 0.642      ;
; 0.404 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:21:dffi|s_Q                                                                                ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:22:dffi|s_Q                                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.069      ; 0.644      ;
; 0.404 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:21:dffi|s_Q                                                                                ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:21:dffi|s_Q                                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.069      ; 0.644      ;
; 0.404 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:18:dffi|s_Q                                                                                ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:18:dffi|s_Q                                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.069      ; 0.644      ;
; 0.404 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:27:dffi|s_Q                                                                                ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:27:dffi|s_Q                                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.069      ; 0.644      ;
; 0.406 ; N_Reg:IDRegRT|neg_dffg:\NBit_DFF:6:dffi|s_Q                                                                                           ; N_Reg:EXRegRT|neg_dffg:\NBit_DFF:6:dffi|s_Q                                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.070      ; 0.647      ;
; 0.410 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:16:dffi|s_Q                                                                                ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:16:dffi|s_Q                                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.069      ; 0.650      ;
; 0.416 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:10:dffi|s_Q                                                                                ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:10:dffi|s_Q                                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.069      ; 0.656      ;
; 0.418 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:10:dffi|s_Q                                                                                ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:11:dffi|s_Q                                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.069      ; 0.658      ;
; 0.419 ; N_Reg:IDRegRT|neg_dffg:\NBit_DFF:14:dffi|s_Q                                                                                          ; N_Reg:EXRegRT|neg_dffg:\NBit_DFF:14:dffi|s_Q                                                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.068      ; 0.658      ;
; 0.423 ; N_Reg:IDRegRT|neg_dffg:\NBit_DFF:8:dffi|s_Q                                                                                           ; N_Reg:EXRegRT|neg_dffg:\NBit_DFF:8:dffi|s_Q                                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.069      ; 0.663      ;
; 0.431 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                            ; iCLK         ; iCLK        ; 0.000        ; 0.069      ; 0.671      ;
; 0.432 ; N_Reg:IDRegRT|neg_dffg:\NBit_DFF:28:dffi|s_Q                                                                                          ; N_Reg:EXRegRT|neg_dffg:\NBit_DFF:28:dffi|s_Q                                                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.070      ; 0.673      ;
; 0.434 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe3a[0]                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.069      ; 0.674      ;
; 0.434 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:2:dffi|s_Q                                                                                 ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:2:dffi|s_Q                                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.069      ; 0.674      ;
; 0.434 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:2:dffi|s_Q                                                                                 ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:3:dffi|s_Q                                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.069      ; 0.674      ;
; 0.438 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:2:dffi|s_Q                                                                                 ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:5:dffi|s_Q                                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.069      ; 0.678      ;
; 0.446 ; mem:IMem|ram~43                                                                                                                       ; N_Reg:IDRegInst|neg_dffg:\NBit_DFF:14:dffi|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.068      ; 0.685      ;
; 0.502 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:26:dffi|s_Q                                                                                ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:26:dffi|s_Q                                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.069      ; 0.742      ;
; 0.514 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:12:dffi|s_Q                                                                                ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:13:dffi|s_Q                                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.069      ; 0.754      ;
; 0.516 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:7:dffi|s_Q                                                                                 ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:7:dffi|s_Q                                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.069      ; 0.756      ;
; 0.517 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:7:dffi|s_Q                                                                                 ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:8:dffi|s_Q                                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.069      ; 0.757      ;
; 0.519 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:12:dffi|s_Q                                                                                ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:12:dffi|s_Q                                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.069      ; 0.759      ;
; 0.520 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:24:dffi|s_Q                                                                                ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:24:dffi|s_Q                                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.069      ; 0.760      ;
; 0.521 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:11:dffi|s_Q                                                                                ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:11:dffi|s_Q                                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.069      ; 0.761      ;
; 0.522 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:5:dffi|s_Q                                                                                 ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:5:dffi|s_Q                                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.069      ; 0.762      ;
; 0.532 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe3a[1]                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.069      ; 0.772      ;
; 0.535 ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:6:dffi|s_Q                                                                                            ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a36~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.422      ; 1.158      ;
; 0.550 ; N_Reg:EXRegInst|neg_dffg:\NBit_DFF:11:dffi|s_Q                                                                                        ; N_Reg:WBRegINST|neg_dffg:\NBit_DFF:11:dffi|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.069      ; 0.790      ;
; 0.550 ; N_Reg:IDRegRT|neg_dffg:\NBit_DFF:5:dffi|s_Q                                                                                           ; N_Reg:EXRegRT|neg_dffg:\NBit_DFF:5:dffi|s_Q                                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.070      ; 0.791      ;
; 0.551 ; N_Reg:EXRegInst|neg_dffg:\NBit_DFF:15:dffi|s_Q                                                                                        ; N_Reg:WBRegINST|neg_dffg:\NBit_DFF:15:dffi|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.069      ; 0.791      ;
; 0.551 ; N_Reg:EXRegInst|neg_dffg:\NBit_DFF:12:dffi|s_Q                                                                                        ; N_Reg:WBRegINST|neg_dffg:\NBit_DFF:12:dffi|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.069      ; 0.791      ;
; 0.556 ; N_Reg:IDRegRT|neg_dffg:\NBit_DFF:4:dffi|s_Q                                                                                           ; N_Reg:EXRegRT|neg_dffg:\NBit_DFF:4:dffi|s_Q                                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.070      ; 0.797      ;
; 0.557 ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:7:dffi|s_Q                                                                                            ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a36~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.422      ; 1.180      ;
; 0.570 ; N_Reg:IDRegRT|neg_dffg:\NBit_DFF:18:dffi|s_Q                                                                                          ; N_Reg:EXRegRT|neg_dffg:\NBit_DFF:18:dffi|s_Q                                                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.069      ; 0.810      ;
; 0.570 ; N_Reg:IDRegRT|neg_dffg:\NBit_DFF:3:dffi|s_Q                                                                                           ; N_Reg:EXRegRT|neg_dffg:\NBit_DFF:3:dffi|s_Q                                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.070      ; 0.811      ;
; 0.571 ; N_Reg:IDRegRT|neg_dffg:\NBit_DFF:26:dffi|s_Q                                                                                          ; N_Reg:EXRegRT|neg_dffg:\NBit_DFF:26:dffi|s_Q                                                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.069      ; 0.811      ;
; 0.571 ; N_Reg:IDRegInst|neg_dffg:\NBit_DFF:14:dffi|s_Q                                                                                        ; N_Reg:EXRegInst|neg_dffg:\NBit_DFF:14:dffi|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.068      ; 0.810      ;
; 0.584 ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:28:dffi|s_Q                                                                                           ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.414      ; 1.199      ;
; 0.591 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:23:dffi|s_Q                                                                                ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:23:dffi|s_Q                                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.069      ; 0.831      ;
; 0.592 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:29:dffi|s_Q                                                                                ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:29:dffi|s_Q                                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.069      ; 0.832      ;
; 0.598 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:13:dffi|s_Q                                                                                ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:14:dffi|s_Q                                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.069      ; 0.838      ;
; 0.598 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:13:dffi|s_Q                                                                                ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:13:dffi|s_Q                                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.069      ; 0.838      ;
; 0.600 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:8:dffi|s_Q                                                                                 ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:8:dffi|s_Q                                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.069      ; 0.840      ;
; 0.601 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:25:dffi|s_Q                                                                                ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:26:dffi|s_Q                                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.069      ; 0.841      ;
; 0.602 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe3a[0]                         ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a36~portb_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.408      ; 1.211      ;
; 0.607 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:4:dffi|s_Q                                                                                 ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:5:dffi|s_Q                                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.069      ; 0.847      ;
; 0.608 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:24:dffi|s_Q                                                                                ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:26:dffi|s_Q                                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.069      ; 0.848      ;
; 0.608 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:12:dffi|s_Q                                                                                ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:14:dffi|s_Q                                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.069      ; 0.848      ;
; 0.610 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|cntr_p8h:cntr5|counter_reg_bit[0] ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|cntr_p8h:cntr5|counter_reg_bit[0]                            ; iCLK         ; iCLK        ; 0.000        ; 0.069      ; 0.850      ;
; 0.611 ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:14:dffi|s_Q                                                                                           ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.403      ; 1.215      ;
; 0.611 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:30:dffi|s_Q                                                                                ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:31:dffi|s_Q                                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.070      ; 0.852      ;
; 0.615 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:3:dffi|s_Q                                                                                 ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:5:dffi|s_Q                                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.069      ; 0.855      ;
; 0.616 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:25:dffi|s_Q                                                                                ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:25:dffi|s_Q                                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.069      ; 0.856      ;
; 0.618 ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:12:dffi|s_Q                                                                                           ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a36~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.411      ; 1.230      ;
; 0.621 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe3a[0]                         ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a0~portb_address_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.400      ; 1.222      ;
; 0.626 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:24:dffi|s_Q                                                                                ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:25:dffi|s_Q                                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.069      ; 0.866      ;
; 0.626 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:27:dffi|s_Q                                                                                ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:29:dffi|s_Q                                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.069      ; 0.866      ;
; 0.630 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:18:dffi|s_Q                                                                                ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:20:dffi|s_Q                                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.069      ; 0.870      ;
; 0.632 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:27:dffi|s_Q                                                                                ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:28:dffi|s_Q                                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.069      ; 0.872      ;
; 0.635 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:18:dffi|s_Q                                                                                ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:19:dffi|s_Q                                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.069      ; 0.875      ;
; 0.638 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:3:dffi|s_Q                                                                                 ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:3:dffi|s_Q                                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.069      ; 0.878      ;
; 0.643 ; N_Reg:EXRegALU|neg_dffg:\NBit_DFF:7:dffi|s_Q                                                                                          ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a5~portb_address_reg0                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.356      ; 1.200      ;
; 0.644 ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:26:dffi|s_Q                                                                                           ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.402      ; 1.247      ;
; 0.651 ; N_Reg:EXRegALU|neg_dffg:\NBit_DFF:6:dffi|s_Q                                                                                          ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a7~portb_address_reg0                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.347      ; 1.199      ;
; 0.652 ; N_Reg:EXRegALU|neg_dffg:\NBit_DFF:4:dffi|s_Q                                                                                          ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a5~portb_address_reg0                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.356      ; 1.209      ;
; 0.659 ; MIP_REG:MainRegister|N_Reg:\g_reg:3:g_regOther:g_regi|neg_dffg:\NBit_DFF:1:dffi|s_Q                                                   ; N_Reg:IDRegRS|neg_dffg:\NBit_DFF:1:dffi|s_Q                                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.070      ; 0.900      ;
; 0.664 ; N_Reg:EXRegALU|neg_dffg:\NBit_DFF:6:dffi|s_Q                                                                                          ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a5~portb_address_reg0                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.356      ; 1.221      ;
; 0.665 ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:8:dffi|s_Q                                                                                            ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a36~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.422      ; 1.288      ;
; 0.672 ; N_Reg:EXRegALU|neg_dffg:\NBit_DFF:7:dffi|s_Q                                                                                          ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a7~portb_address_reg0                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.347      ; 1.220      ;
; 0.676 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a36~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.406      ; 1.283      ;
; 0.679 ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:13:dffi|s_Q                                                                                           ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.403      ; 1.283      ;
; 0.682 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a36~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.406      ; 1.289      ;
; 0.692 ; N_Reg:EXRegALU|neg_dffg:\NBit_DFF:4:dffi|s_Q                                                                                          ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a7~portb_address_reg0                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.347      ; 1.240      ;
; 0.697 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a0~porta_address_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.398      ; 1.296      ;
; 0.706 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                            ; iCLK         ; iCLK        ; 0.000        ; 0.069      ; 0.946      ;
; 0.736 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:11:dffi|s_Q                                                                                     ; N_Reg:EXRegControl|neg_dffg:\NBit_DFF:11:dffi|s_Q                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.070      ; 0.977      ;
; 0.742 ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:1:dffi|s_Q                                                                                            ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.424      ; 1.367      ;
; 0.749 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:31:dffi|s_Q                                                                                ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:31:dffi|s_Q                                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.070      ; 0.990      ;
; 0.772 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:9:dffi|s_Q                                                                                 ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:11:dffi|s_Q                                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.069      ; 1.012      ;
; 0.779 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:6:dffi|s_Q                                                                                 ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:7:dffi|s_Q                                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 1.021      ;
; 0.781 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:6:dffi|s_Q                                                                                 ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:8:dffi|s_Q                                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 1.023      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'iCLK'                                                                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.129 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a0  ; iCLK         ; iCLK        ; 20.000       ; 0.218      ; 2.020      ;
; 18.129 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a1  ; iCLK         ; iCLK        ; 20.000       ; 0.218      ; 2.020      ;
; 18.129 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a2  ; iCLK         ; iCLK        ; 20.000       ; 0.218      ; 2.020      ;
; 18.129 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a3  ; iCLK         ; iCLK        ; 20.000       ; 0.218      ; 2.020      ;
; 18.129 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a4  ; iCLK         ; iCLK        ; 20.000       ; 0.218      ; 2.020      ;
; 18.129 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a5  ; iCLK         ; iCLK        ; 20.000       ; 0.218      ; 2.020      ;
; 18.129 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a6  ; iCLK         ; iCLK        ; 20.000       ; 0.218      ; 2.020      ;
; 18.129 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a7  ; iCLK         ; iCLK        ; 20.000       ; 0.218      ; 2.020      ;
; 18.129 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a8  ; iCLK         ; iCLK        ; 20.000       ; 0.218      ; 2.020      ;
; 18.129 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a9  ; iCLK         ; iCLK        ; 20.000       ; 0.218      ; 2.020      ;
; 18.129 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a10 ; iCLK         ; iCLK        ; 20.000       ; 0.218      ; 2.020      ;
; 18.129 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a11 ; iCLK         ; iCLK        ; 20.000       ; 0.218      ; 2.020      ;
; 18.129 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a12 ; iCLK         ; iCLK        ; 20.000       ; 0.218      ; 2.020      ;
; 18.129 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a13 ; iCLK         ; iCLK        ; 20.000       ; 0.218      ; 2.020      ;
; 18.129 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a14 ; iCLK         ; iCLK        ; 20.000       ; 0.218      ; 2.020      ;
; 18.129 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a15 ; iCLK         ; iCLK        ; 20.000       ; 0.218      ; 2.020      ;
; 18.129 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a16 ; iCLK         ; iCLK        ; 20.000       ; 0.218      ; 2.020      ;
; 18.129 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a17 ; iCLK         ; iCLK        ; 20.000       ; 0.218      ; 2.020      ;
; 18.129 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a18 ; iCLK         ; iCLK        ; 20.000       ; 0.218      ; 2.020      ;
; 18.129 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a19 ; iCLK         ; iCLK        ; 20.000       ; 0.218      ; 2.020      ;
; 18.129 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a20 ; iCLK         ; iCLK        ; 20.000       ; 0.218      ; 2.020      ;
; 18.129 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a21 ; iCLK         ; iCLK        ; 20.000       ; 0.218      ; 2.020      ;
; 18.129 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a22 ; iCLK         ; iCLK        ; 20.000       ; 0.218      ; 2.020      ;
; 18.129 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a23 ; iCLK         ; iCLK        ; 20.000       ; 0.218      ; 2.020      ;
; 18.129 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a24 ; iCLK         ; iCLK        ; 20.000       ; 0.218      ; 2.020      ;
; 18.129 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a25 ; iCLK         ; iCLK        ; 20.000       ; 0.218      ; 2.020      ;
; 18.129 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a26 ; iCLK         ; iCLK        ; 20.000       ; 0.218      ; 2.020      ;
; 18.129 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a27 ; iCLK         ; iCLK        ; 20.000       ; 0.218      ; 2.020      ;
; 18.129 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a28 ; iCLK         ; iCLK        ; 20.000       ; 0.218      ; 2.020      ;
; 18.129 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a29 ; iCLK         ; iCLK        ; 20.000       ; 0.218      ; 2.020      ;
; 18.129 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a30 ; iCLK         ; iCLK        ; 20.000       ; 0.218      ; 2.020      ;
; 18.129 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a31 ; iCLK         ; iCLK        ; 20.000       ; 0.218      ; 2.020      ;
; 18.129 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a32 ; iCLK         ; iCLK        ; 20.000       ; 0.218      ; 2.020      ;
; 18.129 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a33 ; iCLK         ; iCLK        ; 20.000       ; 0.218      ; 2.020      ;
; 18.129 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a34 ; iCLK         ; iCLK        ; 20.000       ; 0.218      ; 2.020      ;
; 18.129 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a35 ; iCLK         ; iCLK        ; 20.000       ; 0.218      ; 2.020      ;
; 18.143 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a36 ; iCLK         ; iCLK        ; 20.000       ; 0.225      ; 2.013      ;
; 18.143 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a37 ; iCLK         ; iCLK        ; 20.000       ; 0.225      ; 2.013      ;
; 18.143 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a38 ; iCLK         ; iCLK        ; 20.000       ; 0.225      ; 2.013      ;
; 18.143 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a39 ; iCLK         ; iCLK        ; 20.000       ; 0.225      ; 2.013      ;
; 18.143 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a40 ; iCLK         ; iCLK        ; 20.000       ; 0.225      ; 2.013      ;
; 18.143 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a41 ; iCLK         ; iCLK        ; 20.000       ; 0.225      ; 2.013      ;
; 18.143 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a42 ; iCLK         ; iCLK        ; 20.000       ; 0.225      ; 2.013      ;
; 18.143 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a43 ; iCLK         ; iCLK        ; 20.000       ; 0.225      ; 2.013      ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'iCLK'                                                                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                 ; To Node                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.331 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a36 ; iCLK         ; iCLK        ; 0.000        ; 0.363      ; 1.862      ;
; 1.331 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a37 ; iCLK         ; iCLK        ; 0.000        ; 0.363      ; 1.862      ;
; 1.331 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a38 ; iCLK         ; iCLK        ; 0.000        ; 0.363      ; 1.862      ;
; 1.331 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a39 ; iCLK         ; iCLK        ; 0.000        ; 0.363      ; 1.862      ;
; 1.331 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a40 ; iCLK         ; iCLK        ; 0.000        ; 0.363      ; 1.862      ;
; 1.331 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a41 ; iCLK         ; iCLK        ; 0.000        ; 0.363      ; 1.862      ;
; 1.331 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a42 ; iCLK         ; iCLK        ; 0.000        ; 0.363      ; 1.862      ;
; 1.331 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a43 ; iCLK         ; iCLK        ; 0.000        ; 0.363      ; 1.862      ;
; 1.346 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a0  ; iCLK         ; iCLK        ; 0.000        ; 0.355      ; 1.869      ;
; 1.346 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a1  ; iCLK         ; iCLK        ; 0.000        ; 0.355      ; 1.869      ;
; 1.346 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a2  ; iCLK         ; iCLK        ; 0.000        ; 0.355      ; 1.869      ;
; 1.346 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a3  ; iCLK         ; iCLK        ; 0.000        ; 0.355      ; 1.869      ;
; 1.346 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a4  ; iCLK         ; iCLK        ; 0.000        ; 0.355      ; 1.869      ;
; 1.346 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a5  ; iCLK         ; iCLK        ; 0.000        ; 0.355      ; 1.869      ;
; 1.346 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a6  ; iCLK         ; iCLK        ; 0.000        ; 0.355      ; 1.869      ;
; 1.346 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a7  ; iCLK         ; iCLK        ; 0.000        ; 0.355      ; 1.869      ;
; 1.346 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a8  ; iCLK         ; iCLK        ; 0.000        ; 0.355      ; 1.869      ;
; 1.346 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a9  ; iCLK         ; iCLK        ; 0.000        ; 0.355      ; 1.869      ;
; 1.346 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a10 ; iCLK         ; iCLK        ; 0.000        ; 0.355      ; 1.869      ;
; 1.346 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a11 ; iCLK         ; iCLK        ; 0.000        ; 0.355      ; 1.869      ;
; 1.346 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a12 ; iCLK         ; iCLK        ; 0.000        ; 0.355      ; 1.869      ;
; 1.346 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a13 ; iCLK         ; iCLK        ; 0.000        ; 0.355      ; 1.869      ;
; 1.346 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a14 ; iCLK         ; iCLK        ; 0.000        ; 0.355      ; 1.869      ;
; 1.346 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a15 ; iCLK         ; iCLK        ; 0.000        ; 0.355      ; 1.869      ;
; 1.346 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a16 ; iCLK         ; iCLK        ; 0.000        ; 0.355      ; 1.869      ;
; 1.346 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a17 ; iCLK         ; iCLK        ; 0.000        ; 0.355      ; 1.869      ;
; 1.346 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a18 ; iCLK         ; iCLK        ; 0.000        ; 0.355      ; 1.869      ;
; 1.346 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a19 ; iCLK         ; iCLK        ; 0.000        ; 0.355      ; 1.869      ;
; 1.346 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a20 ; iCLK         ; iCLK        ; 0.000        ; 0.355      ; 1.869      ;
; 1.346 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a21 ; iCLK         ; iCLK        ; 0.000        ; 0.355      ; 1.869      ;
; 1.346 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a22 ; iCLK         ; iCLK        ; 0.000        ; 0.355      ; 1.869      ;
; 1.346 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a23 ; iCLK         ; iCLK        ; 0.000        ; 0.355      ; 1.869      ;
; 1.346 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a24 ; iCLK         ; iCLK        ; 0.000        ; 0.355      ; 1.869      ;
; 1.346 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a25 ; iCLK         ; iCLK        ; 0.000        ; 0.355      ; 1.869      ;
; 1.346 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a26 ; iCLK         ; iCLK        ; 0.000        ; 0.355      ; 1.869      ;
; 1.346 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a27 ; iCLK         ; iCLK        ; 0.000        ; 0.355      ; 1.869      ;
; 1.346 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a28 ; iCLK         ; iCLK        ; 0.000        ; 0.355      ; 1.869      ;
; 1.346 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a29 ; iCLK         ; iCLK        ; 0.000        ; 0.355      ; 1.869      ;
; 1.346 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a30 ; iCLK         ; iCLK        ; 0.000        ; 0.355      ; 1.869      ;
; 1.346 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a31 ; iCLK         ; iCLK        ; 0.000        ; 0.355      ; 1.869      ;
; 1.346 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a32 ; iCLK         ; iCLK        ; 0.000        ; 0.355      ; 1.869      ;
; 1.346 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a33 ; iCLK         ; iCLK        ; 0.000        ; 0.355      ; 1.869      ;
; 1.346 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a34 ; iCLK         ; iCLK        ; 0.000        ; 0.355      ; 1.869      ;
; 1.346 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a35 ; iCLK         ; iCLK        ; 0.000        ; 0.355      ; 1.869      ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 2
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 33.193 ns




+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; iCLK  ; 7.042 ; 0.000              ;
+-------+-------+--------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; iCLK  ; 0.180 ; 0.000             ;
+-------+-------+-------------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+-------+--------+----------------------+
; Clock ; Slack  ; End Point TNS        ;
+-------+--------+----------------------+
; iCLK  ; 18.961 ; 0.000                ;
+-------+--------+----------------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+-------+-------+----------------------+
; Clock ; Slack ; End Point TNS        ;
+-------+-------+----------------------+
; iCLK  ; 0.721 ; 0.000                ;
+-------+-------+----------------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+-------+----------------------------------+
; Clock ; Slack ; End Point TNS                    ;
+-------+-------+----------------------------------+
; iCLK  ; 9.374 ; 0.000                            ;
+-------+-------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'iCLK'                                                                                                                                                                                                   ;
+-------+--------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 7.042 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:11:dffi|s_Q ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a6~porta_address_reg0  ; iCLK         ; iCLK        ; 10.000       ; -0.261     ; 2.706      ;
; 7.271 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:11:dffi|s_Q ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a3~porta_address_reg0  ; iCLK         ; iCLK        ; 10.000       ; -0.241     ; 2.497      ;
; 7.477 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:8:dffi|s_Q  ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a6~porta_address_reg0  ; iCLK         ; iCLK        ; 10.000       ; -0.270     ; 2.262      ;
; 7.540 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:11:dffi|s_Q ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a0~porta_address_reg0  ; iCLK         ; iCLK        ; 10.000       ; -0.254     ; 2.215      ;
; 7.613 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:5:dffi|s_Q  ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a6~porta_address_reg0  ; iCLK         ; iCLK        ; 10.000       ; -0.277     ; 2.119      ;
; 7.628 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:5:dffi|s_Q  ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a0~porta_address_reg0  ; iCLK         ; iCLK        ; 10.000       ; -0.270     ; 2.111      ;
; 7.639 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:5:dffi|s_Q  ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a11~porta_address_reg0 ; iCLK         ; iCLK        ; 10.000       ; -0.270     ; 2.100      ;
; 7.758 ; N_Reg:EXRegALU|neg_dffg:\NBit_DFF:5:dffi|s_Q           ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a5~porta_address_reg0  ; iCLK         ; iCLK        ; 10.000       ; -0.297     ; 1.954      ;
; 7.790 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:9:dffi|s_Q  ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a3~porta_address_reg0  ; iCLK         ; iCLK        ; 10.000       ; -0.241     ; 1.978      ;
; 7.792 ; N_Reg:EXRegALU|neg_dffg:\NBit_DFF:9:dffi|s_Q           ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a5~porta_address_reg0  ; iCLK         ; iCLK        ; 10.000       ; -0.295     ; 1.922      ;
; 7.813 ; N_Reg:EXRegALU|neg_dffg:\NBit_DFF:11:dffi|s_Q          ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a5~porta_address_reg0  ; iCLK         ; iCLK        ; 10.000       ; -0.295     ; 1.901      ;
; 7.819 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:3:dffi|s_Q  ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a3~porta_address_reg0  ; iCLK         ; iCLK        ; 10.000       ; -0.257     ; 1.933      ;
; 7.858 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:5:dffi|s_Q  ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a3~porta_address_reg0  ; iCLK         ; iCLK        ; 10.000       ; -0.257     ; 1.894      ;
; 7.868 ; N_Reg:EXRegALU|neg_dffg:\NBit_DFF:2:dffi|s_Q           ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a5~porta_address_reg0  ; iCLK         ; iCLK        ; 10.000       ; -0.309     ; 1.832      ;
; 7.883 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:11:dffi|s_Q ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a11~porta_address_reg0 ; iCLK         ; iCLK        ; 10.000       ; -0.254     ; 1.872      ;
; 7.930 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:9:dffi|s_Q  ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a6~porta_address_reg0  ; iCLK         ; iCLK        ; 10.000       ; -0.261     ; 1.818      ;
; 7.936 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:9:dffi|s_Q  ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a0~porta_address_reg0  ; iCLK         ; iCLK        ; 10.000       ; -0.254     ; 1.819      ;
; 7.938 ; N_Reg:EXRegALU|neg_dffg:\NBit_DFF:5:dffi|s_Q           ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a7~porta_address_reg0  ; iCLK         ; iCLK        ; 10.000       ; -0.303     ; 1.768      ;
; 7.959 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:9:dffi|s_Q  ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a11~porta_address_reg0 ; iCLK         ; iCLK        ; 10.000       ; -0.254     ; 1.796      ;
; 7.963 ; N_Reg:EXRegALU|neg_dffg:\NBit_DFF:9:dffi|s_Q           ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a7~porta_address_reg0  ; iCLK         ; iCLK        ; 10.000       ; -0.301     ; 1.745      ;
; 7.973 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:6:dffi|s_Q  ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a0~porta_address_reg0  ; iCLK         ; iCLK        ; 10.000       ; -0.262     ; 1.774      ;
; 7.975 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:3:dffi|s_Q  ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a11~porta_address_reg0 ; iCLK         ; iCLK        ; 10.000       ; -0.270     ; 1.764      ;
; 8.014 ; N_Reg:EXRegALU|neg_dffg:\NBit_DFF:3:dffi|s_Q           ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a5~porta_address_reg0  ; iCLK         ; iCLK        ; 10.000       ; -0.309     ; 1.686      ;
; 8.015 ; N_Reg:EXRegALU|neg_dffg:\NBit_DFF:11:dffi|s_Q          ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a7~porta_address_reg0  ; iCLK         ; iCLK        ; 10.000       ; -0.301     ; 1.693      ;
; 8.044 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:8:dffi|s_Q  ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a3~porta_address_reg0  ; iCLK         ; iCLK        ; 10.000       ; -0.250     ; 1.715      ;
; 8.048 ; N_Reg:EXRegALU|neg_dffg:\NBit_DFF:2:dffi|s_Q           ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a7~porta_address_reg0  ; iCLK         ; iCLK        ; 10.000       ; -0.315     ; 1.646      ;
; 8.104 ; N_Reg:EXRegALU|neg_dffg:\NBit_DFF:5:dffi|s_Q           ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a1~porta_address_reg0  ; iCLK         ; iCLK        ; 10.000       ; -0.290     ; 1.615      ;
; 8.131 ; N_Reg:EXRegALU|neg_dffg:\NBit_DFF:10:dffi|s_Q          ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a7~porta_address_reg0  ; iCLK         ; iCLK        ; 10.000       ; -0.301     ; 1.577      ;
; 8.144 ; N_Reg:EXRegALU|neg_dffg:\NBit_DFF:9:dffi|s_Q           ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a1~porta_address_reg0  ; iCLK         ; iCLK        ; 10.000       ; -0.288     ; 1.577      ;
; 8.154 ; N_Reg:EXRegALU|neg_dffg:\NBit_DFF:10:dffi|s_Q          ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a5~porta_address_reg0  ; iCLK         ; iCLK        ; 10.000       ; -0.295     ; 1.560      ;
; 8.163 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:3:dffi|s_Q  ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a6~porta_address_reg0  ; iCLK         ; iCLK        ; 10.000       ; -0.277     ; 1.569      ;
; 8.178 ; N_Reg:EXRegALU|neg_dffg:\NBit_DFF:11:dffi|s_Q          ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a1~porta_address_reg0  ; iCLK         ; iCLK        ; 10.000       ; -0.288     ; 1.543      ;
; 8.195 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:10:dffi|s_Q ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a11~porta_address_reg0 ; iCLK         ; iCLK        ; 10.000       ; -0.254     ; 1.560      ;
; 8.195 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:10:dffi|s_Q ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a6~porta_address_reg0  ; iCLK         ; iCLK        ; 10.000       ; -0.261     ; 1.553      ;
; 8.212 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:10:dffi|s_Q ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a0~porta_address_reg0  ; iCLK         ; iCLK        ; 10.000       ; -0.254     ; 1.543      ;
; 8.212 ; N_Reg:EXRegALU|neg_dffg:\NBit_DFF:3:dffi|s_Q           ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a1~porta_address_reg0  ; iCLK         ; iCLK        ; 10.000       ; -0.302     ; 1.495      ;
; 8.258 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:6:dffi|s_Q  ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a6~porta_address_reg0  ; iCLK         ; iCLK        ; 10.000       ; -0.269     ; 1.482      ;
; 8.263 ; N_Reg:EXRegALU|neg_dffg:\NBit_DFF:2:dffi|s_Q           ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a1~porta_address_reg0  ; iCLK         ; iCLK        ; 10.000       ; -0.302     ; 1.444      ;
; 8.265 ; N_Reg:EXRegALU|neg_dffg:\NBit_DFF:3:dffi|s_Q           ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a0~porta_address_reg0  ; iCLK         ; iCLK        ; 10.000       ; -0.296     ; 1.448      ;
; 8.266 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:8:dffi|s_Q  ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a0~porta_address_reg0  ; iCLK         ; iCLK        ; 10.000       ; -0.263     ; 1.480      ;
; 8.268 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:10:dffi|s_Q ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a3~porta_address_reg0  ; iCLK         ; iCLK        ; 10.000       ; -0.241     ; 1.500      ;
; 8.339 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:3:dffi|s_Q  ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a0~porta_address_reg0  ; iCLK         ; iCLK        ; 10.000       ; -0.270     ; 1.400      ;
; 8.347 ; N_Reg:EXRegALU|neg_dffg:\NBit_DFF:10:dffi|s_Q          ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a1~porta_address_reg0  ; iCLK         ; iCLK        ; 10.000       ; -0.288     ; 1.374      ;
; 8.387 ; N_Reg:EXRegRT|neg_dffg:\NBit_DFF:1:dffi|s_Q            ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a1~porta_datain_reg0   ; iCLK         ; iCLK        ; 10.000       ; -0.279     ; 1.343      ;
; 8.394 ; N_Reg:EXRegControl|neg_dffg:\NBit_DFF:11:dffi|s_Q      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a1~porta_address_reg0  ; iCLK         ; iCLK        ; 10.000       ; -0.263     ; 1.352      ;
; 8.394 ; N_Reg:EXRegControl|neg_dffg:\NBit_DFF:11:dffi|s_Q      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a1~porta_we_reg        ; iCLK         ; iCLK        ; 10.000       ; -0.263     ; 1.352      ;
; 8.396 ; N_Reg:EXRegControl|neg_dffg:\NBit_DFF:11:dffi|s_Q      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a1~porta_datain_reg0   ; iCLK         ; iCLK        ; 10.000       ; -0.260     ; 1.353      ;
; 8.403 ; N_Reg:EXRegControl|neg_dffg:\NBit_DFF:11:dffi|s_Q      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a0~porta_address_reg0  ; iCLK         ; iCLK        ; 10.000       ; -0.257     ; 1.349      ;
; 8.403 ; N_Reg:EXRegControl|neg_dffg:\NBit_DFF:11:dffi|s_Q      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a0~porta_we_reg        ; iCLK         ; iCLK        ; 10.000       ; -0.257     ; 1.349      ;
; 8.405 ; N_Reg:EXRegControl|neg_dffg:\NBit_DFF:11:dffi|s_Q      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 10.000       ; -0.254     ; 1.350      ;
; 8.424 ; N_Reg:EXRegALU|neg_dffg:\NBit_DFF:2:dffi|s_Q           ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a0~porta_address_reg0  ; iCLK         ; iCLK        ; 10.000       ; -0.296     ; 1.289      ;
; 8.428 ; N_Reg:EXRegRT|neg_dffg:\NBit_DFF:3:dffi|s_Q            ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 10.000       ; -0.273     ; 1.308      ;
; 8.437 ; N_Reg:EXRegALU|neg_dffg:\NBit_DFF:3:dffi|s_Q           ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a7~porta_address_reg0  ; iCLK         ; iCLK        ; 10.000       ; -0.315     ; 1.257      ;
; 8.441 ; N_Reg:EXRegRT|neg_dffg:\NBit_DFF:14:dffi|s_Q           ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a5~porta_datain_reg0   ; iCLK         ; iCLK        ; 10.000       ; -0.269     ; 1.299      ;
; 8.448 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:6:dffi|s_Q  ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a3~porta_address_reg0  ; iCLK         ; iCLK        ; 10.000       ; -0.249     ; 1.312      ;
; 8.461 ; N_Reg:EXRegALU|neg_dffg:\NBit_DFF:8:dffi|s_Q           ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a1~porta_address_reg0  ; iCLK         ; iCLK        ; 10.000       ; -0.288     ; 1.260      ;
; 8.465 ; N_Reg:EXRegRT|neg_dffg:\NBit_DFF:8:dffi|s_Q            ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 10.000       ; -0.275     ; 1.269      ;
; 8.473 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:2:dffi|s_Q  ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a11~porta_address_reg0 ; iCLK         ; iCLK        ; 10.000       ; -0.270     ; 1.266      ;
; 8.477 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:2:dffi|s_Q  ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a6~porta_address_reg0  ; iCLK         ; iCLK        ; 10.000       ; -0.277     ; 1.255      ;
; 8.482 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:4:dffi|s_Q  ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a6~porta_address_reg0  ; iCLK         ; iCLK        ; 10.000       ; -0.277     ; 1.250      ;
; 8.483 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:4:dffi|s_Q  ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a11~porta_address_reg0 ; iCLK         ; iCLK        ; 10.000       ; -0.270     ; 1.256      ;
; 8.483 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:4:dffi|s_Q  ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a0~porta_address_reg0  ; iCLK         ; iCLK        ; 10.000       ; -0.270     ; 1.256      ;
; 8.487 ; N_Reg:EXRegALU|neg_dffg:\NBit_DFF:8:dffi|s_Q           ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a0~porta_address_reg0  ; iCLK         ; iCLK        ; 10.000       ; -0.282     ; 1.240      ;
; 8.492 ; N_Reg:EXRegALU|neg_dffg:\NBit_DFF:5:dffi|s_Q           ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a0~porta_address_reg0  ; iCLK         ; iCLK        ; 10.000       ; -0.284     ; 1.233      ;
; 8.501 ; N_Reg:EXRegALU|neg_dffg:\NBit_DFF:9:dffi|s_Q           ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a0~porta_address_reg0  ; iCLK         ; iCLK        ; 10.000       ; -0.282     ; 1.226      ;
; 8.501 ; N_Reg:EXRegALU|neg_dffg:\NBit_DFF:10:dffi|s_Q          ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a0~porta_address_reg0  ; iCLK         ; iCLK        ; 10.000       ; -0.282     ; 1.226      ;
; 8.521 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:4:dffi|s_Q  ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a3~porta_address_reg0  ; iCLK         ; iCLK        ; 10.000       ; -0.257     ; 1.231      ;
; 8.531 ; N_Reg:EXRegALU|neg_dffg:\NBit_DFF:11:dffi|s_Q          ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a0~porta_address_reg0  ; iCLK         ; iCLK        ; 10.000       ; -0.282     ; 1.196      ;
; 8.547 ; N_Reg:EXRegRT|neg_dffg:\NBit_DFF:11:dffi|s_Q           ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 10.000       ; -0.256     ; 1.206      ;
; 8.562 ; N_Reg:EXRegRT|neg_dffg:\NBit_DFF:26:dffi|s_Q           ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a1~porta_datain_reg0   ; iCLK         ; iCLK        ; 10.000       ; -0.274     ; 1.173      ;
; 8.584 ; N_Reg:EXRegControl|neg_dffg:\NBit_DFF:11:dffi|s_Q      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a7~porta_address_reg0  ; iCLK         ; iCLK        ; 10.000       ; -0.276     ; 1.149      ;
; 8.584 ; N_Reg:EXRegControl|neg_dffg:\NBit_DFF:11:dffi|s_Q      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a7~porta_we_reg        ; iCLK         ; iCLK        ; 10.000       ; -0.276     ; 1.149      ;
; 8.585 ; N_Reg:EXRegControl|neg_dffg:\NBit_DFF:11:dffi|s_Q      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a5~porta_address_reg0  ; iCLK         ; iCLK        ; 10.000       ; -0.270     ; 1.154      ;
; 8.585 ; N_Reg:EXRegControl|neg_dffg:\NBit_DFF:11:dffi|s_Q      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a5~porta_we_reg        ; iCLK         ; iCLK        ; 10.000       ; -0.270     ; 1.154      ;
; 8.586 ; N_Reg:EXRegControl|neg_dffg:\NBit_DFF:11:dffi|s_Q      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a7~porta_datain_reg0   ; iCLK         ; iCLK        ; 10.000       ; -0.273     ; 1.150      ;
; 8.587 ; N_Reg:EXRegControl|neg_dffg:\NBit_DFF:11:dffi|s_Q      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a5~porta_datain_reg0   ; iCLK         ; iCLK        ; 10.000       ; -0.267     ; 1.155      ;
; 8.592 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:7:dffi|s_Q  ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a0~porta_address_reg0  ; iCLK         ; iCLK        ; 10.000       ; -0.263     ; 1.154      ;
; 8.595 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:7:dffi|s_Q  ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a6~porta_address_reg0  ; iCLK         ; iCLK        ; 10.000       ; -0.270     ; 1.144      ;
; 8.596 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:7:dffi|s_Q  ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a3~porta_address_reg0  ; iCLK         ; iCLK        ; 10.000       ; -0.250     ; 1.163      ;
; 8.611 ; N_Reg:EXRegRT|neg_dffg:\NBit_DFF:4:dffi|s_Q            ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a1~porta_datain_reg0   ; iCLK         ; iCLK        ; 10.000       ; -0.287     ; 1.111      ;
; 8.629 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:8:dffi|s_Q  ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a11~porta_address_reg0 ; iCLK         ; iCLK        ; 10.000       ; -0.263     ; 1.117      ;
; 8.646 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:6:dffi|s_Q  ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a11~porta_address_reg0 ; iCLK         ; iCLK        ; 10.000       ; -0.262     ; 1.101      ;
; 8.647 ; N_Reg:EXRegALU|neg_dffg:\NBit_DFF:7:dffi|s_Q           ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a0~porta_address_reg0  ; iCLK         ; iCLK        ; 10.000       ; -0.263     ; 1.099      ;
; 8.651 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:2:dffi|s_Q  ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a0~porta_address_reg0  ; iCLK         ; iCLK        ; 10.000       ; -0.270     ; 1.088      ;
; 8.655 ; N_Reg:EXRegALU|neg_dffg:\NBit_DFF:6:dffi|s_Q           ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a0~porta_address_reg0  ; iCLK         ; iCLK        ; 10.000       ; -0.263     ; 1.091      ;
; 8.675 ; N_Reg:EXRegALU|neg_dffg:\NBit_DFF:8:dffi|s_Q           ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a7~porta_address_reg0  ; iCLK         ; iCLK        ; 10.000       ; -0.301     ; 1.033      ;
; 8.683 ; N_Reg:EXRegRT|neg_dffg:\NBit_DFF:25:dffi|s_Q           ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a1~porta_datain_reg0   ; iCLK         ; iCLK        ; 10.000       ; -0.272     ; 1.054      ;
; 8.686 ; N_Reg:EXRegRT|neg_dffg:\NBit_DFF:28:dffi|s_Q           ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a7~porta_datain_reg0   ; iCLK         ; iCLK        ; 10.000       ; -0.305     ; 1.018      ;
; 8.688 ; N_Reg:EXRegRT|neg_dffg:\NBit_DFF:7:dffi|s_Q            ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a7~porta_datain_reg0   ; iCLK         ; iCLK        ; 10.000       ; -0.286     ; 1.035      ;
; 8.688 ; N_Reg:EXRegALU|neg_dffg:\NBit_DFF:8:dffi|s_Q           ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a5~porta_address_reg0  ; iCLK         ; iCLK        ; 10.000       ; -0.295     ; 1.026      ;
; 8.692 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:2:dffi|s_Q  ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a3~porta_address_reg0  ; iCLK         ; iCLK        ; 10.000       ; -0.257     ; 1.060      ;
; 8.692 ; N_Reg:EXRegRT|neg_dffg:\NBit_DFF:5:dffi|s_Q            ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a5~porta_datain_reg0   ; iCLK         ; iCLK        ; 10.000       ; -0.294     ; 1.023      ;
; 8.705 ; N_Reg:EXRegRT|neg_dffg:\NBit_DFF:2:dffi|s_Q            ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a1~porta_datain_reg0   ; iCLK         ; iCLK        ; 10.000       ; -0.266     ; 1.038      ;
; 8.750 ; N_Reg:EXRegRT|neg_dffg:\NBit_DFF:18:dffi|s_Q           ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 10.000       ; -0.260     ; 0.999      ;
; 8.781 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:7:dffi|s_Q  ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a11~porta_address_reg0 ; iCLK         ; iCLK        ; 10.000       ; -0.263     ; 0.965      ;
; 8.790 ; N_Reg:EXRegALU|neg_dffg:\NBit_DFF:4:dffi|s_Q           ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a1~porta_address_reg0  ; iCLK         ; iCLK        ; 10.000       ; -0.269     ; 0.950      ;
; 8.795 ; N_Reg:EXRegALU|neg_dffg:\NBit_DFF:4:dffi|s_Q           ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a0~porta_address_reg0  ; iCLK         ; iCLK        ; 10.000       ; -0.263     ; 0.951      ;
; 8.825 ; N_Reg:EXRegRT|neg_dffg:\NBit_DFF:20:dffi|s_Q           ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a1~porta_datain_reg0   ; iCLK         ; iCLK        ; 10.000       ; -0.259     ; 0.925      ;
; 8.829 ; N_Reg:EXRegALU|neg_dffg:\NBit_DFF:7:dffi|s_Q           ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a1~porta_address_reg0  ; iCLK         ; iCLK        ; 10.000       ; -0.269     ; 0.911      ;
; 8.835 ; N_Reg:EXRegALU|neg_dffg:\NBit_DFF:6:dffi|s_Q           ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a1~porta_address_reg0  ; iCLK         ; iCLK        ; 10.000       ; -0.269     ; 0.905      ;
+-------+--------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'iCLK'                                                                                                                                                                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                             ; To Node                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.180 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:24:dffi|s_Q                                                                                ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:24:dffi|s_Q                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:6:dffi|s_Q                                                                                 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:6:dffi|s_Q                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:3:dffi|s_Q                                                                                 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:3:dffi|s_Q                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:18:dffi|s_Q                                                                                ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:18:dffi|s_Q                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:27:dffi|s_Q                                                                                ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:27:dffi|s_Q                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:30:dffi|s_Q                                                                                ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:30:dffi|s_Q                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:12:dffi|s_Q                                                                                ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:12:dffi|s_Q                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:21:dffi|s_Q                                                                                ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:21:dffi|s_Q                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                            ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:9:dffi|s_Q                                                                                 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:9:dffi|s_Q                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:15:dffi|s_Q                                                                                ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:15:dffi|s_Q                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.307      ;
; 0.187 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:2:dffi|s_Q                                                                                 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:2:dffi|s_Q                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.043      ; 0.314      ;
; 0.188 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                            ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.314      ;
; 0.193 ; N_Reg:IDRegRT|neg_dffg:\NBit_DFF:6:dffi|s_Q                                                                                           ; N_Reg:EXRegRT|neg_dffg:\NBit_DFF:6:dffi|s_Q                                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.319      ;
; 0.194 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:28:dffi|s_Q                                                                                ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:28:dffi|s_Q                                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.043      ; 0.321      ;
; 0.194 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:30:dffi|s_Q                                                                                ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:30:dffi|s_Q                                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.043      ; 0.321      ;
; 0.195 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:19:dffi|s_Q                                                                                ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:19:dffi|s_Q                                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.043      ; 0.322      ;
; 0.195 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:19:dffi|s_Q                                                                                ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:20:dffi|s_Q                                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.043      ; 0.322      ;
; 0.196 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:28:dffi|s_Q                                                                                ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:29:dffi|s_Q                                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.043      ; 0.323      ;
; 0.199 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:21:dffi|s_Q                                                                                ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:23:dffi|s_Q                                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; N_Reg:IDRegRT|neg_dffg:\NBit_DFF:14:dffi|s_Q                                                                                          ; N_Reg:EXRegRT|neg_dffg:\NBit_DFF:14:dffi|s_Q                                                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.325      ;
; 0.200 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:21:dffi|s_Q                                                                                ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:21:dffi|s_Q                                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.326      ;
; 0.201 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:21:dffi|s_Q                                                                                ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:22:dffi|s_Q                                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.327      ;
; 0.201 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:27:dffi|s_Q                                                                                ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:27:dffi|s_Q                                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.043      ; 0.328      ;
; 0.202 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:18:dffi|s_Q                                                                                ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:18:dffi|s_Q                                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.043      ; 0.329      ;
; 0.202 ; N_Reg:IDRegRT|neg_dffg:\NBit_DFF:8:dffi|s_Q                                                                                           ; N_Reg:EXRegRT|neg_dffg:\NBit_DFF:8:dffi|s_Q                                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.043      ; 0.329      ;
; 0.204 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:16:dffi|s_Q                                                                                ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:16:dffi|s_Q                                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.330      ;
; 0.206 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                            ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.332      ;
; 0.206 ; N_Reg:IDRegRT|neg_dffg:\NBit_DFF:28:dffi|s_Q                                                                                          ; N_Reg:EXRegRT|neg_dffg:\NBit_DFF:28:dffi|s_Q                                                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.043      ; 0.333      ;
; 0.207 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:10:dffi|s_Q                                                                                ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:10:dffi|s_Q                                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.333      ;
; 0.209 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe3a[0]                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.335      ;
; 0.209 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:10:dffi|s_Q                                                                                ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:11:dffi|s_Q                                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.335      ;
; 0.215 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:2:dffi|s_Q                                                                                 ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:3:dffi|s_Q                                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.043      ; 0.342      ;
; 0.216 ; mem:IMem|ram~43                                                                                                                       ; N_Reg:IDRegInst|neg_dffg:\NBit_DFF:14:dffi|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.342      ;
; 0.220 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:2:dffi|s_Q                                                                                 ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:5:dffi|s_Q                                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.043      ; 0.347      ;
; 0.220 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:2:dffi|s_Q                                                                                 ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:2:dffi|s_Q                                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.043      ; 0.347      ;
; 0.250 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:26:dffi|s_Q                                                                                ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:26:dffi|s_Q                                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.043      ; 0.377      ;
; 0.256 ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:6:dffi|s_Q                                                                                            ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a36~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.228      ; 0.588      ;
; 0.259 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:12:dffi|s_Q                                                                                ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:13:dffi|s_Q                                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.385      ;
; 0.259 ; N_Reg:EXRegInst|neg_dffg:\NBit_DFF:11:dffi|s_Q                                                                                        ; N_Reg:WBRegINST|neg_dffg:\NBit_DFF:11:dffi|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.043      ; 0.386      ;
; 0.259 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:7:dffi|s_Q                                                                                 ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:7:dffi|s_Q                                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.043      ; 0.386      ;
; 0.260 ; N_Reg:EXRegInst|neg_dffg:\NBit_DFF:15:dffi|s_Q                                                                                        ; N_Reg:WBRegINST|neg_dffg:\NBit_DFF:15:dffi|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.043      ; 0.387      ;
; 0.260 ; N_Reg:IDRegRT|neg_dffg:\NBit_DFF:5:dffi|s_Q                                                                                           ; N_Reg:EXRegRT|neg_dffg:\NBit_DFF:5:dffi|s_Q                                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.043      ; 0.387      ;
; 0.261 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:24:dffi|s_Q                                                                                ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:24:dffi|s_Q                                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.043      ; 0.388      ;
; 0.261 ; N_Reg:EXRegInst|neg_dffg:\NBit_DFF:12:dffi|s_Q                                                                                        ; N_Reg:WBRegINST|neg_dffg:\NBit_DFF:12:dffi|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.043      ; 0.388      ;
; 0.261 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:7:dffi|s_Q                                                                                 ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:8:dffi|s_Q                                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.043      ; 0.388      ;
; 0.261 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:5:dffi|s_Q                                                                                 ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:5:dffi|s_Q                                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.043      ; 0.388      ;
; 0.262 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:12:dffi|s_Q                                                                                ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:12:dffi|s_Q                                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.388      ;
; 0.262 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:11:dffi|s_Q                                                                                ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:11:dffi|s_Q                                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.388      ;
; 0.265 ; N_Reg:IDRegRT|neg_dffg:\NBit_DFF:4:dffi|s_Q                                                                                           ; N_Reg:EXRegRT|neg_dffg:\NBit_DFF:4:dffi|s_Q                                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.043      ; 0.392      ;
; 0.267 ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:7:dffi|s_Q                                                                                            ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a36~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.228      ; 0.599      ;
; 0.269 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe3a[1]                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.395      ;
; 0.272 ; N_Reg:IDRegRT|neg_dffg:\NBit_DFF:26:dffi|s_Q                                                                                          ; N_Reg:EXRegRT|neg_dffg:\NBit_DFF:26:dffi|s_Q                                                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.398      ;
; 0.272 ; N_Reg:IDRegRT|neg_dffg:\NBit_DFF:18:dffi|s_Q                                                                                          ; N_Reg:EXRegRT|neg_dffg:\NBit_DFF:18:dffi|s_Q                                                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.398      ;
; 0.272 ; N_Reg:IDRegRT|neg_dffg:\NBit_DFF:3:dffi|s_Q                                                                                           ; N_Reg:EXRegRT|neg_dffg:\NBit_DFF:3:dffi|s_Q                                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.398      ;
; 0.274 ; N_Reg:IDRegInst|neg_dffg:\NBit_DFF:14:dffi|s_Q                                                                                        ; N_Reg:EXRegInst|neg_dffg:\NBit_DFF:14:dffi|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.400      ;
; 0.287 ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:28:dffi|s_Q                                                                                           ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.221      ; 0.612      ;
; 0.293 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:23:dffi|s_Q                                                                                ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:23:dffi|s_Q                                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:29:dffi|s_Q                                                                                ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:29:dffi|s_Q                                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.043      ; 0.420      ;
; 0.296 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe3a[0]                         ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a36~portb_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.215      ; 0.615      ;
; 0.297 ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:14:dffi|s_Q                                                                                           ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.213      ; 0.614      ;
; 0.298 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:13:dffi|s_Q                                                                                ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:13:dffi|s_Q                                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.424      ;
; 0.299 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:13:dffi|s_Q                                                                                ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:14:dffi|s_Q                                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:25:dffi|s_Q                                                                                ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:26:dffi|s_Q                                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.043      ; 0.426      ;
; 0.299 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:30:dffi|s_Q                                                                                ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:31:dffi|s_Q                                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.043      ; 0.426      ;
; 0.299 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:8:dffi|s_Q                                                                                 ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:8:dffi|s_Q                                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.043      ; 0.426      ;
; 0.300 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|cntr_p8h:cntr5|counter_reg_bit[0] ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|cntr_p8h:cntr5|counter_reg_bit[0]                            ; iCLK         ; iCLK        ; 0.000        ; 0.043      ; 0.427      ;
; 0.302 ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:12:dffi|s_Q                                                                                           ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a36~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.220      ; 0.626      ;
; 0.303 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:4:dffi|s_Q                                                                                 ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:5:dffi|s_Q                                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.043      ; 0.430      ;
; 0.304 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:25:dffi|s_Q                                                                                ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:25:dffi|s_Q                                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.043      ; 0.431      ;
; 0.305 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:24:dffi|s_Q                                                                                ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:26:dffi|s_Q                                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.043      ; 0.432      ;
; 0.305 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:12:dffi|s_Q                                                                                ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:14:dffi|s_Q                                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.431      ;
; 0.308 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:27:dffi|s_Q                                                                                ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:29:dffi|s_Q                                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.043      ; 0.435      ;
; 0.308 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:3:dffi|s_Q                                                                                 ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:5:dffi|s_Q                                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.043      ; 0.435      ;
; 0.309 ; N_Reg:EXRegALU|neg_dffg:\NBit_DFF:7:dffi|s_Q                                                                                          ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a5~portb_address_reg0                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.188      ; 0.601      ;
; 0.309 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:24:dffi|s_Q                                                                                ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:25:dffi|s_Q                                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.043      ; 0.436      ;
; 0.313 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe3a[0]                         ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a0~portb_address_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.208      ; 0.625      ;
; 0.313 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:18:dffi|s_Q                                                                                ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:20:dffi|s_Q                                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.043      ; 0.440      ;
; 0.315 ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:26:dffi|s_Q                                                                                           ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.213      ; 0.632      ;
; 0.316 ; N_Reg:EXRegALU|neg_dffg:\NBit_DFF:4:dffi|s_Q                                                                                          ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a5~portb_address_reg0                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.188      ; 0.608      ;
; 0.316 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:27:dffi|s_Q                                                                                ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:28:dffi|s_Q                                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.043      ; 0.443      ;
; 0.319 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:18:dffi|s_Q                                                                                ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:19:dffi|s_Q                                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.043      ; 0.446      ;
; 0.319 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:3:dffi|s_Q                                                                                 ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:3:dffi|s_Q                                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.043      ; 0.446      ;
; 0.321 ; N_Reg:EXRegALU|neg_dffg:\NBit_DFF:6:dffi|s_Q                                                                                          ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a5~portb_address_reg0                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.188      ; 0.613      ;
; 0.323 ; N_Reg:EXRegALU|neg_dffg:\NBit_DFF:6:dffi|s_Q                                                                                          ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a7~portb_address_reg0                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.180      ; 0.607      ;
; 0.325 ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:8:dffi|s_Q                                                                                            ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a36~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.228      ; 0.657      ;
; 0.331 ; MIP_REG:MainRegister|N_Reg:\g_reg:3:g_regOther:g_regi|neg_dffg:\NBit_DFF:1:dffi|s_Q                                                   ; N_Reg:IDRegRS|neg_dffg:\NBit_DFF:1:dffi|s_Q                                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.043      ; 0.458      ;
; 0.333 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a36~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.214      ; 0.651      ;
; 0.335 ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:13:dffi|s_Q                                                                                           ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.213      ; 0.652      ;
; 0.335 ; N_Reg:EXRegALU|neg_dffg:\NBit_DFF:7:dffi|s_Q                                                                                          ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a7~portb_address_reg0                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.180      ; 0.619      ;
; 0.336 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a36~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.214      ; 0.654      ;
; 0.341 ; N_Reg:EXRegALU|neg_dffg:\NBit_DFF:4:dffi|s_Q                                                                                          ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a7~portb_address_reg0                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.180      ; 0.625      ;
; 0.350 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a0~porta_address_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.207      ; 0.661      ;
; 0.358 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:11:dffi|s_Q                                                                                     ; N_Reg:EXRegControl|neg_dffg:\NBit_DFF:11:dffi|s_Q                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.043      ; 0.485      ;
; 0.358 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:31:dffi|s_Q                                                                                ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:31:dffi|s_Q                                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.043      ; 0.485      ;
; 0.360 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                            ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.486      ;
; 0.371 ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:1:dffi|s_Q                                                                                            ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.229      ; 0.704      ;
; 0.373 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:9:dffi|s_Q                                                                                 ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:11:dffi|s_Q                                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.499      ;
; 0.381 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:6:dffi|s_Q                                                                                 ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:7:dffi|s_Q                                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.044      ; 0.509      ;
; 0.383 ; PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:6:dffi|s_Q                                                                                 ; N_Reg:IFReg2|neg_dffg:\NBit_DFF:8:dffi|s_Q                                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.044      ; 0.511      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'iCLK'                                                                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.961 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a0  ; iCLK         ; iCLK        ; 20.000       ; 0.097      ; 1.091      ;
; 18.961 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a1  ; iCLK         ; iCLK        ; 20.000       ; 0.097      ; 1.091      ;
; 18.961 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a2  ; iCLK         ; iCLK        ; 20.000       ; 0.097      ; 1.091      ;
; 18.961 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a3  ; iCLK         ; iCLK        ; 20.000       ; 0.097      ; 1.091      ;
; 18.961 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a4  ; iCLK         ; iCLK        ; 20.000       ; 0.097      ; 1.091      ;
; 18.961 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a5  ; iCLK         ; iCLK        ; 20.000       ; 0.097      ; 1.091      ;
; 18.961 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a6  ; iCLK         ; iCLK        ; 20.000       ; 0.097      ; 1.091      ;
; 18.961 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a7  ; iCLK         ; iCLK        ; 20.000       ; 0.097      ; 1.091      ;
; 18.961 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a8  ; iCLK         ; iCLK        ; 20.000       ; 0.097      ; 1.091      ;
; 18.961 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a9  ; iCLK         ; iCLK        ; 20.000       ; 0.097      ; 1.091      ;
; 18.961 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a10 ; iCLK         ; iCLK        ; 20.000       ; 0.097      ; 1.091      ;
; 18.961 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a11 ; iCLK         ; iCLK        ; 20.000       ; 0.097      ; 1.091      ;
; 18.961 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a12 ; iCLK         ; iCLK        ; 20.000       ; 0.097      ; 1.091      ;
; 18.961 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a13 ; iCLK         ; iCLK        ; 20.000       ; 0.097      ; 1.091      ;
; 18.961 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a14 ; iCLK         ; iCLK        ; 20.000       ; 0.097      ; 1.091      ;
; 18.961 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a15 ; iCLK         ; iCLK        ; 20.000       ; 0.097      ; 1.091      ;
; 18.961 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a16 ; iCLK         ; iCLK        ; 20.000       ; 0.097      ; 1.091      ;
; 18.961 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a17 ; iCLK         ; iCLK        ; 20.000       ; 0.097      ; 1.091      ;
; 18.961 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a18 ; iCLK         ; iCLK        ; 20.000       ; 0.097      ; 1.091      ;
; 18.961 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a19 ; iCLK         ; iCLK        ; 20.000       ; 0.097      ; 1.091      ;
; 18.961 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a20 ; iCLK         ; iCLK        ; 20.000       ; 0.097      ; 1.091      ;
; 18.961 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a21 ; iCLK         ; iCLK        ; 20.000       ; 0.097      ; 1.091      ;
; 18.961 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a22 ; iCLK         ; iCLK        ; 20.000       ; 0.097      ; 1.091      ;
; 18.961 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a23 ; iCLK         ; iCLK        ; 20.000       ; 0.097      ; 1.091      ;
; 18.961 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a24 ; iCLK         ; iCLK        ; 20.000       ; 0.097      ; 1.091      ;
; 18.961 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a25 ; iCLK         ; iCLK        ; 20.000       ; 0.097      ; 1.091      ;
; 18.961 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a26 ; iCLK         ; iCLK        ; 20.000       ; 0.097      ; 1.091      ;
; 18.961 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a27 ; iCLK         ; iCLK        ; 20.000       ; 0.097      ; 1.091      ;
; 18.961 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a28 ; iCLK         ; iCLK        ; 20.000       ; 0.097      ; 1.091      ;
; 18.961 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a29 ; iCLK         ; iCLK        ; 20.000       ; 0.097      ; 1.091      ;
; 18.961 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a30 ; iCLK         ; iCLK        ; 20.000       ; 0.097      ; 1.091      ;
; 18.961 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a31 ; iCLK         ; iCLK        ; 20.000       ; 0.097      ; 1.091      ;
; 18.961 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a32 ; iCLK         ; iCLK        ; 20.000       ; 0.097      ; 1.091      ;
; 18.961 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a33 ; iCLK         ; iCLK        ; 20.000       ; 0.097      ; 1.091      ;
; 18.961 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a34 ; iCLK         ; iCLK        ; 20.000       ; 0.097      ; 1.091      ;
; 18.961 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a35 ; iCLK         ; iCLK        ; 20.000       ; 0.097      ; 1.091      ;
; 18.975 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a36 ; iCLK         ; iCLK        ; 20.000       ; 0.104      ; 1.084      ;
; 18.975 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a37 ; iCLK         ; iCLK        ; 20.000       ; 0.104      ; 1.084      ;
; 18.975 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a38 ; iCLK         ; iCLK        ; 20.000       ; 0.104      ; 1.084      ;
; 18.975 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a39 ; iCLK         ; iCLK        ; 20.000       ; 0.104      ; 1.084      ;
; 18.975 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a40 ; iCLK         ; iCLK        ; 20.000       ; 0.104      ; 1.084      ;
; 18.975 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a41 ; iCLK         ; iCLK        ; 20.000       ; 0.104      ; 1.084      ;
; 18.975 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a42 ; iCLK         ; iCLK        ; 20.000       ; 0.104      ; 1.084      ;
; 18.975 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a43 ; iCLK         ; iCLK        ; 20.000       ; 0.104      ; 1.084      ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'iCLK'                                                                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                 ; To Node                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.721 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a36 ; iCLK         ; iCLK        ; 0.000        ; 0.190      ; 1.001      ;
; 0.721 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a37 ; iCLK         ; iCLK        ; 0.000        ; 0.190      ; 1.001      ;
; 0.721 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a38 ; iCLK         ; iCLK        ; 0.000        ; 0.190      ; 1.001      ;
; 0.721 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a39 ; iCLK         ; iCLK        ; 0.000        ; 0.190      ; 1.001      ;
; 0.721 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a40 ; iCLK         ; iCLK        ; 0.000        ; 0.190      ; 1.001      ;
; 0.721 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a41 ; iCLK         ; iCLK        ; 0.000        ; 0.190      ; 1.001      ;
; 0.721 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a42 ; iCLK         ; iCLK        ; 0.000        ; 0.190      ; 1.001      ;
; 0.721 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a43 ; iCLK         ; iCLK        ; 0.000        ; 0.190      ; 1.001      ;
; 0.734 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a0  ; iCLK         ; iCLK        ; 0.000        ; 0.183      ; 1.007      ;
; 0.734 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a1  ; iCLK         ; iCLK        ; 0.000        ; 0.183      ; 1.007      ;
; 0.734 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a2  ; iCLK         ; iCLK        ; 0.000        ; 0.183      ; 1.007      ;
; 0.734 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a3  ; iCLK         ; iCLK        ; 0.000        ; 0.183      ; 1.007      ;
; 0.734 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a4  ; iCLK         ; iCLK        ; 0.000        ; 0.183      ; 1.007      ;
; 0.734 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a5  ; iCLK         ; iCLK        ; 0.000        ; 0.183      ; 1.007      ;
; 0.734 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a6  ; iCLK         ; iCLK        ; 0.000        ; 0.183      ; 1.007      ;
; 0.734 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a7  ; iCLK         ; iCLK        ; 0.000        ; 0.183      ; 1.007      ;
; 0.734 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a8  ; iCLK         ; iCLK        ; 0.000        ; 0.183      ; 1.007      ;
; 0.734 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a9  ; iCLK         ; iCLK        ; 0.000        ; 0.183      ; 1.007      ;
; 0.734 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a10 ; iCLK         ; iCLK        ; 0.000        ; 0.183      ; 1.007      ;
; 0.734 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a11 ; iCLK         ; iCLK        ; 0.000        ; 0.183      ; 1.007      ;
; 0.734 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a12 ; iCLK         ; iCLK        ; 0.000        ; 0.183      ; 1.007      ;
; 0.734 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a13 ; iCLK         ; iCLK        ; 0.000        ; 0.183      ; 1.007      ;
; 0.734 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a14 ; iCLK         ; iCLK        ; 0.000        ; 0.183      ; 1.007      ;
; 0.734 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a15 ; iCLK         ; iCLK        ; 0.000        ; 0.183      ; 1.007      ;
; 0.734 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a16 ; iCLK         ; iCLK        ; 0.000        ; 0.183      ; 1.007      ;
; 0.734 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a17 ; iCLK         ; iCLK        ; 0.000        ; 0.183      ; 1.007      ;
; 0.734 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a18 ; iCLK         ; iCLK        ; 0.000        ; 0.183      ; 1.007      ;
; 0.734 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a19 ; iCLK         ; iCLK        ; 0.000        ; 0.183      ; 1.007      ;
; 0.734 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a20 ; iCLK         ; iCLK        ; 0.000        ; 0.183      ; 1.007      ;
; 0.734 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a21 ; iCLK         ; iCLK        ; 0.000        ; 0.183      ; 1.007      ;
; 0.734 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a22 ; iCLK         ; iCLK        ; 0.000        ; 0.183      ; 1.007      ;
; 0.734 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a23 ; iCLK         ; iCLK        ; 0.000        ; 0.183      ; 1.007      ;
; 0.734 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a24 ; iCLK         ; iCLK        ; 0.000        ; 0.183      ; 1.007      ;
; 0.734 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a25 ; iCLK         ; iCLK        ; 0.000        ; 0.183      ; 1.007      ;
; 0.734 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a26 ; iCLK         ; iCLK        ; 0.000        ; 0.183      ; 1.007      ;
; 0.734 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a27 ; iCLK         ; iCLK        ; 0.000        ; 0.183      ; 1.007      ;
; 0.734 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a28 ; iCLK         ; iCLK        ; 0.000        ; 0.183      ; 1.007      ;
; 0.734 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a29 ; iCLK         ; iCLK        ; 0.000        ; 0.183      ; 1.007      ;
; 0.734 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a30 ; iCLK         ; iCLK        ; 0.000        ; 0.183      ; 1.007      ;
; 0.734 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a31 ; iCLK         ; iCLK        ; 0.000        ; 0.183      ; 1.007      ;
; 0.734 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a32 ; iCLK         ; iCLK        ; 0.000        ; 0.183      ; 1.007      ;
; 0.734 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a33 ; iCLK         ; iCLK        ; 0.000        ; 0.183      ; 1.007      ;
; 0.734 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a34 ; iCLK         ; iCLK        ; 0.000        ; 0.183      ; 1.007      ;
; 0.734 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a35 ; iCLK         ; iCLK        ; 0.000        ; 0.183      ; 1.007      ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 2
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 36.352 ns




+-----------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                         ;
+------------------+-------+-------+----------+---------+---------------------+
; Clock            ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack ; 0.515 ; 0.180 ; 17.933   ; 0.721   ; 9.374               ;
;  iCLK            ; 0.515 ; 0.180 ; 17.933   ; 0.721   ; 9.374               ;
; Design-wide TNS  ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  iCLK            ; 0.000 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+------------------+-------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; oALUOut[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[8]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[9]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[10]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[11]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[12]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[13]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[14]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[15]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[16]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[17]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[18]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[19]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[20]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[21]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[22]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[23]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[24]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[25]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[26]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[27]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[28]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[29]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[30]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[31]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; iInstAddr[0]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[1]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[12]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[13]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[14]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[15]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[16]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[17]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[18]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[19]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[20]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[21]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[22]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[23]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[24]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[25]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[26]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[27]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[28]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[29]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[30]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[31]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iCLK                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iRST                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstLd                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[29]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[2]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[3]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[4]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[5]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[6]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[7]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[8]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[9]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[10]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[11]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[27]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[31]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[30]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[28]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[26]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[3]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[5]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[4]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[1]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[2]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[22]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[21]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[25]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[23]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[24]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[17]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[16]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[20]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[18]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[19]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[9]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[8]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[6]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[7]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[10]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[15]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[14]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[13]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[12]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[11]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; oALUOut[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; oALUOut[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[20]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[21]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[22]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[23]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[24]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[25]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[26]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[27]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[28]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[29]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[30]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[31]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; oALUOut[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; oALUOut[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[20]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[21]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[22]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[23]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[24]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[25]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[26]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[27]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[28]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[29]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[30]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[31]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; oALUOut[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; oALUOut[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[20]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[21]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[22]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[23]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[24]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[25]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[26]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[27]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[28]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[29]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[30]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[31]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; iCLK       ; iCLK     ; 0        ; 128      ; 0        ; 10003214 ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; iCLK       ; iCLK     ; 0        ; 128      ; 0        ; 10003214 ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; iCLK       ; iCLK     ; 0        ; 0        ; 0        ; 44       ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; iCLK       ; iCLK     ; 0        ; 0        ; 0        ; 44       ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 44    ; 44   ;
; Unconstrained Input Port Paths  ; 1383  ; 1383 ;
; Unconstrained Output Ports      ; 32    ; 32   ;
; Unconstrained Output Port Paths ; 32    ; 32   ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; iCLK   ; iCLK  ; Base ; Constrained ;
+--------+-------+------+-------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                            ;
+---------------+--------------------------------------------------------------------------------------+
; Input Port    ; Comment                                                                              ;
+---------------+--------------------------------------------------------------------------------------+
; iInstAddr[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[0]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[1]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[2]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[3]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[4]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[5]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[6]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[7]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[8]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[9]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[10]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[11]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[12]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[13]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[14]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[15]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[16]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[17]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[18]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[19]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[20]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[21]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[22]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[23]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[24]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[25]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[26]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[27]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[28]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[29]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[30]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[31]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstLd       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iRST          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; oALUOut[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[20] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[21] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[22] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[23] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[24] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[25] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[26] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[27] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[28] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[29] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[30] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[31] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                            ;
+---------------+--------------------------------------------------------------------------------------+
; Input Port    ; Comment                                                                              ;
+---------------+--------------------------------------------------------------------------------------+
; iInstAddr[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[0]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[1]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[2]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[3]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[4]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[5]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[6]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[7]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[8]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[9]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[10]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[11]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[12]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[13]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[14]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[15]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[16]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[17]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[18]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[19]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[20]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[21]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[22]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[23]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[24]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[25]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[26]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[27]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[28]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[29]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[30]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[31]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstLd       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iRST          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; oALUOut[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[20] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[21] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[22] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[23] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[24] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[25] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[26] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[27] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[28] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[29] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[30] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[31] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Wed Apr 16 18:21:17 2025
Info: Command: quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (332104): Reading SDC File: 'toolflow.sdc'
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 0.515
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.515               0.000 iCLK 
Info (332146): Worst-case hold slack is 0.404
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.404               0.000 iCLK 
Info (332146): Worst-case recovery slack is 17.933
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    17.933               0.000 iCLK 
Info (332146): Worst-case removal slack is 1.474
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.474               0.000 iCLK 
Info (332146): Worst-case minimum pulse width slack is 9.630
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.630               0.000 iCLK 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 2
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 32.545 ns
    Info (332114): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.515
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 0.515 
    Info (332115): ===================================================================
    Info (332115): From Node    : mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a0~portb_address_reg0
    Info (332115): To Node      : PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:1:dffi|s_Q
    Info (332115): Launch Clock : iCLK (INVERTED)
    Info (332115): Latch Clock  : iCLK (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     10.000     10.000           launch edge time
    Info (332115):     13.458      3.458  F        clock network delay
    Info (332115):     13.721      0.263     uTco  mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a0~portb_address_reg0
    Info (332115):     16.611      2.890 FR  CELL  IMem|ram_rtl_0|auto_generated|ram_block1a0|portbdataout[4]
    Info (332115):     17.250      0.639 RR    IC  IMem|ram~54|datad
    Info (332115):     17.405      0.155 RR  CELL  IMem|ram~54|combout
    Info (332115):     18.778      1.373 RR    IC  MainRegister|g_mux1|Mux20~0|dataa
    Info (332115):     19.215      0.437 RF  CELL  MainRegister|g_mux1|Mux20~0|combout
    Info (332115):     19.945      0.730 FF    IC  MainRegister|g_mux1|Mux20~1|datad
    Info (332115):     20.095      0.150 FR  CELL  MainRegister|g_mux1|Mux20~1|combout
    Info (332115):     21.123      1.028 RR    IC  MainRegister|g_mux1|Mux20~2|datad
    Info (332115):     21.278      0.155 RR  CELL  MainRegister|g_mux1|Mux20~2|combout
    Info (332115):     21.515      0.237 RR    IC  MainRegister|g_mux1|Mux20~3|dataa
    Info (332115):     21.912      0.397 RR  CELL  MainRegister|g_mux1|Mux20~3|combout
    Info (332115):     22.947      1.035 RR    IC  MainRegister|g_mux1|Mux20~19|datab
    Info (332115):     23.349      0.402 RR  CELL  MainRegister|g_mux1|Mux20~19|combout
    Info (332115):     23.607      0.258 RR    IC  g_zeroflag|Equal0~6|datab
    Info (332115):     24.039      0.432 RF  CELL  g_zeroflag|Equal0~6|combout
    Info (332115):     25.019      0.980 FF    IC  g_zeroflag|Equal0~9|dataa
    Info (332115):     25.372      0.353 FF  CELL  g_zeroflag|Equal0~9|combout
    Info (332115):     25.651      0.279 FF    IC  g_zeroflag|Equal0~20|dataa
    Info (332115):     26.004      0.353 FF  CELL  g_zeroflag|Equal0~20|combout
    Info (332115):     26.254      0.250 FF    IC  Fetch|g_RegJump|\G_NBit_MUX:4:MUXI|o_O~2|datac
    Info (332115):     26.535      0.281 FF  CELL  Fetch|g_RegJump|\G_NBit_MUX:4:MUXI|o_O~2|combout
    Info (332115):     27.496      0.961 FF    IC  Fetch|g_RegJump|\G_NBit_MUX:12:MUXI|o_O~0|datac
    Info (332115):     27.777      0.281 FF  CELL  Fetch|g_RegJump|\G_NBit_MUX:12:MUXI|o_O~0|combout
    Info (332115):     28.014      0.237 FF    IC  Fetch|g_RegJump|\G_NBit_MUX:12:MUXI|o_O~1|datac
    Info (332115):     28.295      0.281 FF  CELL  Fetch|g_RegJump|\G_NBit_MUX:12:MUXI|o_O~1|combout
    Info (332115):     28.546      0.251 FF    IC  Fetch|g_zeroflag|Equal0~11|datad
    Info (332115):     28.671      0.125 FF  CELL  Fetch|g_zeroflag|Equal0~11|combout
    Info (332115):     29.354      0.683 FF    IC  Fetch|g_zeroflag|Equal0~14|datab
    Info (332115):     29.704      0.350 FF  CELL  Fetch|g_zeroflag|Equal0~14|combout
    Info (332115):     29.939      0.235 FF    IC  Fetch|g_zeroflag|Equal0~16|datac
    Info (332115):     30.220      0.281 FF  CELL  Fetch|g_zeroflag|Equal0~16|combout
    Info (332115):     30.490      0.270 FF    IC  Fetch|g_zeroflag|Equal0~17|datab
    Info (332115):     30.840      0.350 FF  CELL  Fetch|g_zeroflag|Equal0~17|combout
    Info (332115):     31.079      0.239 FF    IC  PC|g_pc|\NBit_DFF:1:dffi|s_Q~0|datad
    Info (332115):     31.204      0.125 FF  CELL  PC|g_pc|\NBit_DFF:1:dffi|s_Q~0|combout
    Info (332115):     31.431      0.227 FF    IC  PC|g_pc|\NBit_DFF:1:dffi|s_Q~1|datad
    Info (332115):     31.581      0.150 FR  CELL  PC|g_pc|\NBit_DFF:1:dffi|s_Q~1|combout
    Info (332115):     31.826      0.245 RR    IC  PC|g_pc|\NBit_DFF:1:dffi|s_Q|ena
    Info (332115):     32.534      0.708 RR  CELL  PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:1:dffi|s_Q
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     30.000     30.000           latch edge time
    Info (332115):     33.018      3.018  F        clock network delay
    Info (332115):     33.051      0.033           clock pessimism removed
    Info (332115):     33.031     -0.020           clock uncertainty
    Info (332115):     33.049      0.018     uTsu  PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:1:dffi|s_Q
    Info (332115): 
    Info (332115): Data Arrival Time  :    32.534
    Info (332115): Data Required Time :    33.049
    Info (332115): Slack              :     0.515 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.404
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.404 
    Info (332115): ===================================================================
    Info (332115): From Node    : PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:30:dffi|s_Q
    Info (332115): To Node      : PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:30:dffi|s_Q
    Info (332115): Launch Clock : iCLK (INVERTED)
    Info (332115): Latch Clock  : iCLK (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     10.000     10.000           launch edge time
    Info (332115):     13.034      3.034  F        clock network delay
    Info (332115):     13.266      0.232     uTco  PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:30:dffi|s_Q
    Info (332115):     13.266      0.000 FF  CELL  PC|g_pc|\NBit_DFF:30:dffi|s_Q|q
    Info (332115):     13.266      0.000 FF    IC  PC|g_pcMux|\G_NBit_MUX:30:MUXI|o_O~0|datac
    Info (332115):     13.627      0.361 FF  CELL  PC|g_pcMux|\G_NBit_MUX:30:MUXI|o_O~0|combout
    Info (332115):     13.627      0.000 FF    IC  PC|g_pc|\NBit_DFF:30:dffi|s_Q|d
    Info (332115):     13.703      0.076 FF  CELL  PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:30:dffi|s_Q
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     10.000     10.000           latch edge time
    Info (332115):     13.146      3.146  F        clock network delay
    Info (332115):     13.113     -0.033           clock pessimism removed
    Info (332115):     13.113      0.000           clock uncertainty
    Info (332115):     13.299      0.186      uTh  PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:30:dffi|s_Q
    Info (332115): 
    Info (332115): Data Arrival Time  :    13.703
    Info (332115): Data Required Time :    13.299
    Info (332115): Slack              :     0.404 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 17.933
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 17.933 
    Info (332115): ===================================================================
    Info (332115): From Node    : N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6
    Info (332115): To Node      : N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a0
    Info (332115): Launch Clock : iCLK (INVERTED)
    Info (332115): Latch Clock  : iCLK (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     10.000     10.000           launch edge time
    Info (332115):     13.123      3.123  F        clock network delay
    Info (332115):     13.355      0.232     uTco  N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6
    Info (332115):     13.355      0.000 RR  CELL  IDRegControl|\NBit_DFF:14:dffi|s_Q_rtl_0|auto_generated|dffe6|q
    Info (332115):     14.065      0.710 RR    IC  IDRegControl|\NBit_DFF:14:dffi|s_Q_rtl_0|auto_generated|altsyncram4|ram_block7a0|clr0
    Info (332115):     15.345      1.280 RF  CELL  N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     30.000     30.000           latch edge time
    Info (332115):     33.323      3.323  F        clock network delay
    Info (332115):     33.356      0.033           clock pessimism removed
    Info (332115):     33.336     -0.020           clock uncertainty
    Info (332115):     33.278     -0.058     uTsu  N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Arrival Time  :    15.345
    Info (332115): Data Required Time :    33.278
    Info (332115): Slack              :    17.933 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.474
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 1.474 
    Info (332115): ===================================================================
    Info (332115): From Node    : N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6
    Info (332115): To Node      : N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a36
    Info (332115): Launch Clock : iCLK (INVERTED)
    Info (332115): Latch Clock  : iCLK (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     10.000     10.000           launch edge time
    Info (332115):     13.013      3.013  F        clock network delay
    Info (332115):     13.245      0.232     uTco  N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6
    Info (332115):     13.245      0.000 FF  CELL  IDRegControl|\NBit_DFF:14:dffi|s_Q_rtl_0|auto_generated|dffe6|q
    Info (332115):     13.911      0.666 FF    IC  IDRegControl|\NBit_DFF:14:dffi|s_Q_rtl_0|auto_generated|altsyncram4|ram_block7a36|clr0
    Info (332115):     15.077      1.166 FR  CELL  N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a36
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     10.000     10.000           latch edge time
    Info (332115):     13.450      3.450  F        clock network delay
    Info (332115):     13.417     -0.033           clock pessimism removed
    Info (332115):     13.417      0.000           clock uncertainty
    Info (332115):     13.603      0.186      uTh  N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a36
    Info (332115): 
    Info (332115): Data Arrival Time  :    15.077
    Info (332115): Data Required Time :    13.603
    Info (332115): Slack              :     1.474 
    Info (332115): ===================================================================
    Info (332115): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332146): Worst-case setup slack is 2.232
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.232               0.000 iCLK 
Info (332146): Worst-case hold slack is 0.356
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.356               0.000 iCLK 
Info (332146): Worst-case recovery slack is 18.129
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    18.129               0.000 iCLK 
Info (332146): Worst-case removal slack is 1.331
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.331               0.000 iCLK 
Info (332146): Worst-case minimum pulse width slack is 9.648
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.648               0.000 iCLK 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 2
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 33.193 ns
    Info (332114): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.232
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 2.232 
    Info (332115): ===================================================================
    Info (332115): From Node    : mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a0~portb_address_reg0
    Info (332115): To Node      : PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:1:dffi|s_Q
    Info (332115): Launch Clock : iCLK (INVERTED)
    Info (332115): Latch Clock  : iCLK (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     10.000     10.000           launch edge time
    Info (332115):     13.115      3.115  F        clock network delay
    Info (332115):     13.351      0.236     uTco  mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a0~portb_address_reg0
    Info (332115):     15.969      2.618 FR  CELL  IMem|ram_rtl_0|auto_generated|ram_block1a0|portbdataout[4]
    Info (332115):     16.567      0.598 RR    IC  IMem|ram~54|datad
    Info (332115):     16.711      0.144 RR  CELL  IMem|ram~54|combout
    Info (332115):     17.990      1.279 RR    IC  MainRegister|g_mux1|Mux20~0|dataa
    Info (332115):     18.384      0.394 RF  CELL  MainRegister|g_mux1|Mux20~0|combout
    Info (332115):     19.038      0.654 FF    IC  MainRegister|g_mux1|Mux20~1|datad
    Info (332115):     19.172      0.134 FR  CELL  MainRegister|g_mux1|Mux20~1|combout
    Info (332115):     20.134      0.962 RR    IC  MainRegister|g_mux1|Mux20~2|datad
    Info (332115):     20.278      0.144 RR  CELL  MainRegister|g_mux1|Mux20~2|combout
    Info (332115):     20.498      0.220 RR    IC  MainRegister|g_mux1|Mux20~3|dataa
    Info (332115):     20.856      0.358 RR  CELL  MainRegister|g_mux1|Mux20~3|combout
    Info (332115):     21.835      0.979 RR    IC  MainRegister|g_mux1|Mux20~19|datab
    Info (332115):     22.204      0.369 RR  CELL  MainRegister|g_mux1|Mux20~19|combout
    Info (332115):     22.443      0.239 RR    IC  g_zeroflag|Equal0~6|datab
    Info (332115):     22.837      0.394 RF  CELL  g_zeroflag|Equal0~6|combout
    Info (332115):     23.708      0.871 FF    IC  g_zeroflag|Equal0~9|dataa
    Info (332115):     24.021      0.313 FF  CELL  g_zeroflag|Equal0~9|combout
    Info (332115):     24.273      0.252 FF    IC  g_zeroflag|Equal0~20|dataa
    Info (332115):     24.586      0.313 FF  CELL  g_zeroflag|Equal0~20|combout
    Info (332115):     24.815      0.229 FF    IC  Fetch|g_RegJump|\G_NBit_MUX:4:MUXI|o_O~2|datac
    Info (332115):     25.052      0.237 FR  CELL  Fetch|g_RegJump|\G_NBit_MUX:4:MUXI|o_O~2|combout
    Info (332115):     25.961      0.909 RR    IC  Fetch|g_RegJump|\G_NBit_MUX:12:MUXI|o_O~0|datac
    Info (332115):     26.204      0.243 RF  CELL  Fetch|g_RegJump|\G_NBit_MUX:12:MUXI|o_O~0|combout
    Info (332115):     26.421      0.217 FF    IC  Fetch|g_RegJump|\G_NBit_MUX:12:MUXI|o_O~1|datac
    Info (332115):     26.673      0.252 FF  CELL  Fetch|g_RegJump|\G_NBit_MUX:12:MUXI|o_O~1|combout
    Info (332115):     26.902      0.229 FF    IC  Fetch|g_zeroflag|Equal0~11|datad
    Info (332115):     27.036      0.134 FR  CELL  Fetch|g_zeroflag|Equal0~11|combout
    Info (332115):     27.697      0.661 RR    IC  Fetch|g_zeroflag|Equal0~14|datab
    Info (332115):     28.010      0.313 RR  CELL  Fetch|g_zeroflag|Equal0~14|combout
    Info (332115):     28.197      0.187 RR    IC  Fetch|g_zeroflag|Equal0~16|datac
    Info (332115):     28.460      0.263 RR  CELL  Fetch|g_zeroflag|Equal0~16|combout
    Info (332115):     28.678      0.218 RR    IC  Fetch|g_zeroflag|Equal0~17|datab
    Info (332115):     28.991      0.313 RR  CELL  Fetch|g_zeroflag|Equal0~17|combout
    Info (332115):     29.186      0.195 RR    IC  PC|g_pc|\NBit_DFF:1:dffi|s_Q~0|datad
    Info (332115):     29.330      0.144 RR  CELL  PC|g_pc|\NBit_DFF:1:dffi|s_Q~0|combout
    Info (332115):     29.518      0.188 RR    IC  PC|g_pc|\NBit_DFF:1:dffi|s_Q~1|datad
    Info (332115):     29.643      0.125 RF  CELL  PC|g_pc|\NBit_DFF:1:dffi|s_Q~1|combout
    Info (332115):     29.889      0.246 FF    IC  PC|g_pc|\NBit_DFF:1:dffi|s_Q|ena
    Info (332115):     30.515      0.626 FF  CELL  PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:1:dffi|s_Q
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     30.000     30.000           latch edge time
    Info (332115):     32.719      2.719  F        clock network delay
    Info (332115):     32.748      0.029           clock pessimism removed
    Info (332115):     32.728     -0.020           clock uncertainty
    Info (332115):     32.747      0.019     uTsu  PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:1:dffi|s_Q
    Info (332115): 
    Info (332115): Data Arrival Time  :    30.515
    Info (332115): Data Required Time :    32.747
    Info (332115): Slack              :     2.232 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.356
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.356 
    Info (332115): ===================================================================
    Info (332115): From Node    : PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:30:dffi|s_Q
    Info (332115): To Node      : PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:30:dffi|s_Q
    Info (332115): Launch Clock : iCLK (INVERTED)
    Info (332115): Latch Clock  : iCLK (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     10.000     10.000           launch edge time
    Info (332115):     12.738      2.738  F        clock network delay
    Info (332115):     12.951      0.213     uTco  PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:30:dffi|s_Q
    Info (332115):     12.951      0.000 FF  CELL  PC|g_pc|\NBit_DFF:30:dffi|s_Q|q
    Info (332115):     12.951      0.000 FF    IC  PC|g_pcMux|\G_NBit_MUX:30:MUXI|o_O~0|datac
    Info (332115):     13.270      0.319 FF  CELL  PC|g_pcMux|\G_NBit_MUX:30:MUXI|o_O~0|combout
    Info (332115):     13.270      0.000 FF    IC  PC|g_pc|\NBit_DFF:30:dffi|s_Q|d
    Info (332115):     13.335      0.065 FF  CELL  PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:30:dffi|s_Q
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     10.000     10.000           latch edge time
    Info (332115):     12.837      2.837  F        clock network delay
    Info (332115):     12.808     -0.029           clock pessimism removed
    Info (332115):     12.808      0.000           clock uncertainty
    Info (332115):     12.979      0.171      uTh  PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:30:dffi|s_Q
    Info (332115): 
    Info (332115): Data Arrival Time  :    13.335
    Info (332115): Data Required Time :    12.979
    Info (332115): Slack              :     0.356 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 18.129
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 18.129 
    Info (332115): ===================================================================
    Info (332115): From Node    : N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6
    Info (332115): To Node      : N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a0
    Info (332115): Launch Clock : iCLK (INVERTED)
    Info (332115): Latch Clock  : iCLK (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     10.000     10.000           launch edge time
    Info (332115):     12.815      2.815  F        clock network delay
    Info (332115):     13.028      0.213     uTco  N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6
    Info (332115):     13.028      0.000 RR  CELL  IDRegControl|\NBit_DFF:14:dffi|s_Q_rtl_0|auto_generated|dffe6|q
    Info (332115):     13.687      0.659 RR    IC  IDRegControl|\NBit_DFF:14:dffi|s_Q_rtl_0|auto_generated|altsyncram4|ram_block7a0|clr0
    Info (332115):     14.835      1.148 RF  CELL  N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     30.000     30.000           latch edge time
    Info (332115):     33.004      3.004  F        clock network delay
    Info (332115):     33.033      0.029           clock pessimism removed
    Info (332115):     33.013     -0.020           clock uncertainty
    Info (332115):     32.964     -0.049     uTsu  N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Arrival Time  :    14.835
    Info (332115): Data Required Time :    32.964
    Info (332115): Slack              :    18.129 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.331
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 1.331 
    Info (332115): ===================================================================
    Info (332115): From Node    : N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6
    Info (332115): To Node      : N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a36
    Info (332115): Launch Clock : iCLK (INVERTED)
    Info (332115): Latch Clock  : iCLK (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     10.000     10.000           launch edge time
    Info (332115):     12.717      2.717  F        clock network delay
    Info (332115):     12.930      0.213     uTco  N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6
    Info (332115):     12.930      0.000 FF  CELL  IDRegControl|\NBit_DFF:14:dffi|s_Q_rtl_0|auto_generated|dffe6|q
    Info (332115):     13.530      0.600 FF    IC  IDRegControl|\NBit_DFF:14:dffi|s_Q_rtl_0|auto_generated|altsyncram4|ram_block7a36|clr0
    Info (332115):     14.579      1.049 FR  CELL  N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a36
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     10.000     10.000           latch edge time
    Info (332115):     13.109      3.109  F        clock network delay
    Info (332115):     13.080     -0.029           clock pessimism removed
    Info (332115):     13.080      0.000           clock uncertainty
    Info (332115):     13.248      0.168      uTh  N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a36
    Info (332115): 
    Info (332115): Data Arrival Time  :    14.579
    Info (332115): Data Required Time :    13.248
    Info (332115): Slack              :     1.331 
    Info (332115): ===================================================================
    Info (332115): 
Info: Analyzing Fast 1200mV 0C Model
Info (332146): Worst-case setup slack is 7.042
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.042               0.000 iCLK 
Info (332146): Worst-case hold slack is 0.180
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.180               0.000 iCLK 
Info (332146): Worst-case recovery slack is 18.961
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    18.961               0.000 iCLK 
Info (332146): Worst-case removal slack is 0.721
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.721               0.000 iCLK 
Info (332146): Worst-case minimum pulse width slack is 9.374
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.374               0.000 iCLK 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 2
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 36.352 ns
    Info (332114): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 7.042
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 7.042 
    Info (332115): ===================================================================
    Info (332115): From Node    : PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:11:dffi|s_Q
    Info (332115): To Node      : mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a6~porta_address_reg0
    Info (332115): Launch Clock : iCLK (INVERTED)
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     10.000     10.000           launch edge time
    Info (332115):     11.993      1.993  F        clock network delay
    Info (332115):     12.098      0.105     uTco  PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:11:dffi|s_Q
    Info (332115):     12.098      0.000 FF  CELL  PC|g_pc|\NBit_DFF:11:dffi|s_Q|q
    Info (332115):     12.797      0.699 FF    IC  s_IMemAddr[11]~9|datac
    Info (332115):     12.930      0.133 FF  CELL  s_IMemAddr[11]~9|combout
    Info (332115):     14.645      1.715 FF    IC  IMem|ram_rtl_0|auto_generated|ram_block1a6|portaaddr[9]
    Info (332115):     14.699      0.054 FF  CELL  mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a6~porta_address_reg0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     21.713      1.713  R        clock network delay
    Info (332115):     21.732      0.019           clock pessimism removed
    Info (332115):     21.712     -0.020           clock uncertainty
    Info (332115):     21.741      0.029     uTsu  mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a6~porta_address_reg0
    Info (332115): 
    Info (332115): Data Arrival Time  :    14.699
    Info (332115): Data Required Time :    21.741
    Info (332115): Slack              :     7.042 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.180
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.180 
    Info (332115): ===================================================================
    Info (332115): From Node    : PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:24:dffi|s_Q
    Info (332115): To Node      : PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:24:dffi|s_Q
    Info (332115): Launch Clock : iCLK (INVERTED)
    Info (332115): Latch Clock  : iCLK (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     10.000     10.000           launch edge time
    Info (332115):     11.933      1.933  F        clock network delay
    Info (332115):     12.038      0.105     uTco  PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:24:dffi|s_Q
    Info (332115):     12.038      0.000 RR  CELL  PC|g_pc|\NBit_DFF:24:dffi|s_Q|q
    Info (332115):     12.038      0.000 RR    IC  PC|g_pcMux|\G_NBit_MUX:24:MUXI|o_O~0|datac
    Info (332115):     12.209      0.171 RR  CELL  PC|g_pcMux|\G_NBit_MUX:24:MUXI|o_O~0|combout
    Info (332115):     12.209      0.000 RR    IC  PC|g_pc|\NBit_DFF:24:dffi|s_Q|d
    Info (332115):     12.240      0.031 RR  CELL  PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:24:dffi|s_Q
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     10.000     10.000           latch edge time
    Info (332115):     11.995      1.995  F        clock network delay
    Info (332115):     11.976     -0.019           clock pessimism removed
    Info (332115):     11.976      0.000           clock uncertainty
    Info (332115):     12.060      0.084      uTh  PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:24:dffi|s_Q
    Info (332115): 
    Info (332115): Data Arrival Time  :    12.240
    Info (332115): Data Required Time :    12.060
    Info (332115): Slack              :     0.180 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 18.961
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 18.961 
    Info (332115): ===================================================================
    Info (332115): From Node    : N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6
    Info (332115): To Node      : N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a0
    Info (332115): Launch Clock : iCLK (INVERTED)
    Info (332115): Latch Clock  : iCLK (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     10.000     10.000           launch edge time
    Info (332115):     12.005      2.005  F        clock network delay
    Info (332115):     12.110      0.105     uTco  N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6
    Info (332115):     12.110      0.000 FF  CELL  IDRegControl|\NBit_DFF:14:dffi|s_Q_rtl_0|auto_generated|dffe6|q
    Info (332115):     12.485      0.375 FF    IC  IDRegControl|\NBit_DFF:14:dffi|s_Q_rtl_0|auto_generated|altsyncram4|ram_block7a0|clr0
    Info (332115):     13.096      0.611 FR  CELL  N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     30.000     30.000           latch edge time
    Info (332115):     32.083      2.083  F        clock network delay
    Info (332115):     32.102      0.019           clock pessimism removed
    Info (332115):     32.082     -0.020           clock uncertainty
    Info (332115):     32.057     -0.025     uTsu  N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Arrival Time  :    13.096
    Info (332115): Data Required Time :    32.057
    Info (332115): Slack              :    18.961 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.721
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.721 
    Info (332115): ===================================================================
    Info (332115): From Node    : N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6
    Info (332115): To Node      : N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a36
    Info (332115): Launch Clock : iCLK (INVERTED)
    Info (332115): Latch Clock  : iCLK (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     10.000     10.000           launch edge time
    Info (332115):     11.943      1.943  F        clock network delay
    Info (332115):     12.048      0.105     uTco  N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6
    Info (332115):     12.048      0.000 RR  CELL  IDRegControl|\NBit_DFF:14:dffi|s_Q_rtl_0|auto_generated|dffe6|q
    Info (332115):     12.364      0.316 RR    IC  IDRegControl|\NBit_DFF:14:dffi|s_Q_rtl_0|auto_generated|altsyncram4|ram_block7a36|clr0
    Info (332115):     12.944      0.580 RF  CELL  N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a36
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     10.000     10.000           latch edge time
    Info (332115):     12.152      2.152  F        clock network delay
    Info (332115):     12.133     -0.019           clock pessimism removed
    Info (332115):     12.133      0.000           clock uncertainty
    Info (332115):     12.223      0.090      uTh  N_Reg:IDRegControl|neg_dffg:\NBit_DFF:14:dffi|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a36
    Info (332115): 
    Info (332115): Data Arrival Time  :    12.944
    Info (332115): Data Required Time :    12.223
    Info (332115): Slack              :     0.721 
    Info (332115): ===================================================================
    Info (332115): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 954 megabytes
    Info: Processing ended: Wed Apr 16 18:21:20 2025
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


