<profile>

<section name = "Vitis HLS Report for 'Loop_realfft_be_stream_output_proc4'" level="0">
<item name = "Date">Sat Mar 26 21:16:48 2022
</item>
<item name = "Version">2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)</item>
<item name = "Project">be_vhls_prj</item>
<item name = "Solution">IPXACTExport (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">4.00 ns, 1.823 ns, 1.08 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">514, 515, 2.056 us, 2.060 us, 512, 512, loop rewind stp(delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- realfft_be_stream_output">514, 514, 4, 1, 1, 512, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 37, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 105, -</column>
<column name="Register">-, -, 218, 64, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_fu_98_p2">+, 0, 0, 14, 9, 1</column>
<column name="ap_condition_91">and, 0, 0, 2, 1, 1</column>
<column name="dout_val_last_V_fu_104_p2">icmp, 0, 0, 11, 9, 2</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5_pp0_stage0_iter3">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">14, 3, 1, 3</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter3">9, 2, 1, 2</column>
<column name="ap_phi_mux_dout_val_i_0_0_0_in_phi_fu_84_p4">14, 3, 32, 96</column>
<column name="ap_phi_mux_i1_phi_fu_71_p6">14, 3, 9, 27</column>
<column name="dout_TDATA_blk_n">9, 2, 1, 2</column>
<column name="i1_reg_67">9, 2, 9, 18</column>
<column name="real_spectrum_hi_i_blk_n">9, 2, 1, 2</column>
<column name="real_spectrum_lo_i_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">2, 0, 2, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="dout_val_last_V_reg_133">1, 0, 1, 0</column>
<column name="i1_reg_67">9, 0, 9, 0</column>
<column name="i_reg_128">9, 0, 9, 0</column>
<column name="real_spectrum_hi_i_read_reg_143">32, 0, 32, 0</column>
<column name="real_spectrum_lo_i_read_reg_138">32, 0, 32, 0</column>
<column name="tmp_1_reg_124">1, 0, 1, 0</column>
<column name="dout_val_last_V_reg_133">64, 32, 1, 0</column>
<column name="tmp_1_reg_124">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Loop_realfft_be_stream_output_proc4, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Loop_realfft_be_stream_output_proc4, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Loop_realfft_be_stream_output_proc4, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Loop_realfft_be_stream_output_proc4, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Loop_realfft_be_stream_output_proc4, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Loop_realfft_be_stream_output_proc4, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Loop_realfft_be_stream_output_proc4, return value</column>
<column name="real_spectrum_lo_i_dout">in, 32, ap_fifo, real_spectrum_lo_i, pointer</column>
<column name="real_spectrum_lo_i_empty_n">in, 1, ap_fifo, real_spectrum_lo_i, pointer</column>
<column name="real_spectrum_lo_i_read">out, 1, ap_fifo, real_spectrum_lo_i, pointer</column>
<column name="real_spectrum_hi_i_dout">in, 32, ap_fifo, real_spectrum_hi_i, pointer</column>
<column name="real_spectrum_hi_i_empty_n">in, 1, ap_fifo, real_spectrum_hi_i, pointer</column>
<column name="real_spectrum_hi_i_read">out, 1, ap_fifo, real_spectrum_hi_i, pointer</column>
<column name="dout_TREADY">in, 1, axis, dout, pointer</column>
<column name="dout_TDATA">out, 48, axis, dout, pointer</column>
<column name="dout_TVALID">out, 1, axis, dout, pointer</column>
</table>
</item>
</section>
</profile>
