INFO: [HLS 200-10] Running 'C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/vivado_hls.exe'
INFO: [HLS 200-10] For user 'AJAY' on host 'ajay' (Windows NT_amd64 version 6.2) on Mon Apr 22 22:21:02 +0530 2024
INFO: [HLS 200-10] In directory 'D:/WEB_Model_final'
INFO: [HLS 200-10] Opening project 'D:/WEB_Model_final/WEB_MODEL_2'.
INFO: [HLS 200-10] Adding design file 'WebModel.c' to the project
INFO: [HLS 200-10] Adding test bench file 'WebModel_test_suite.c' to the project
INFO: [HLS 200-10] Opening solution 'D:/WEB_Model_final/WEB_MODEL_2/solution2'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbv484-2'
INFO: [HLS 200-10] Analyzing design file 'WebModel.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 102.641 ; gain = 46.664
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 102.641 ; gain = 46.664
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 139.762 ; gain = 83.785
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (WebModel.c:179) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense' (WebModel.c:26) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (WebModel.c:35) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (WebModel.c:179) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense.1' (WebModel.c:26) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (WebModel.c:35) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (WebModel.c:179) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense.2' (WebModel.c:26) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (WebModel.c:35) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 140.891 ; gain = 84.914
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (WebModel.c:127) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (WebModel.c:161) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (WebModel.c:127) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (WebModel.c:161) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (WebModel.c:127) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (WebModel.c:161) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (WebModel.c:127) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (WebModel.c:161) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (WebModel.c:127) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (WebModel.c:161) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (WebModel.c:127) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (WebModel.c:161) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-102] Partitioning array 'axesA' automatically.
INFO: [XFORM 203-101] Partitioning array 'dense_69_kernel_array'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'dense_70_bias_array'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (WebModel.c:179) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (WebModel.c:35) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (WebModel.c:179) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (WebModel.c:35) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (WebModel.c:179) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense' (WebModel.c:26) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (WebModel.c:35) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (WebModel.c:12:9) to (WebModel.c:27:5) in function 'k2c_dense.2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (WebModel.c:12:9) to (WebModel.c:27:5) in function 'k2c_dense.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (WebModel.c:12:9) to (WebModel.c:52:20) in function 'k2c_dense'... converting 3 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[3192 x float]P.i64.i64' into 'WebModel'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[8 x float]P.i64.i64' into 'WebModel'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 143.875 ; gain = 87.898
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (WebModel.c:270:29) in function 'k2c_matmul.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (WebModel.c:269:20) in function 'k2c_matmul.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (WebModel.c:270:29) in function 'k2c_matmul.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (WebModel.c:269:20) in function 'k2c_matmul.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (WebModel.c:270:29) in function 'k2c_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (WebModel.c:269:20) in function 'k2c_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (WebModel.c:228:20) in function 'k2c_dense.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (WebModel.c:228:20) in function 'k2c_dense.1' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (WebModel.c:228:20) in function 'k2c_dense' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1' (WebModel.c:67:26) in function 'k2c_affine_matmul' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (WebModel.c:64:23) in function 'k2c_affine_matmul'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 257.770 ; gain = 201.793
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'WebModel' ...
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.2' to 'k2c_dense_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.1' to 'k2c_matmul_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.1' to 'k2c_dot_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.1' to 'k2c_dense_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.2' to 'k2c_matmul_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.2' to 'k2c_dot_2'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.71 seconds; current allocated memory: 212.472 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.182 seconds; current allocated memory: 212.593 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 12.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('C_load') on array 'C' to 'fadd' operation ('tmp_5') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2'.
WARNING: [SCHED 204-21] Estimated clock period (10.186ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('inneridx_mid1', WebModel.c:272) (2.82 ns)
	'add' operation ('sum_mid1', WebModel.c:272) (3.53 ns)
	'select' operation ('sum_cast_mid2_v', WebModel.c:274) (1.06 ns)
	'getelementptr' operation ('B_addr', WebModel.c:276) (0 ns)
	'load' operation ('B_load_3', WebModel.c:276) on array 'A' (2.77 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.452 seconds; current allocated memory: 213.226 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 213.579 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.271 seconds; current allocated memory: 215.191 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.347 seconds; current allocated memory: 216.569 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_relu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.434 seconds; current allocated memory: 216.843 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.148 seconds; current allocated memory: 216.968 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:70) of variable 'tmp_7', WebModel.c:70 on array 'C' and 'load' operation ('C_load_1', WebModel.c:70) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:70) of variable 'tmp_7', WebModel.c:70 on array 'C' and 'load' operation ('C_load_1', WebModel.c:70) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:70) of variable 'tmp_7', WebModel.c:70 on array 'C' and 'load' operation ('C_load_1', WebModel.c:70) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:70) of variable 'tmp_7', WebModel.c:70 on array 'C' and 'load' operation ('C_load_1', WebModel.c:70) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:70) of variable 'tmp_7', WebModel.c:70 on array 'C' and 'load' operation ('C_load_1', WebModel.c:70) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 10.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('C_load_1') on array 'C' to 'fadd' operation ('tmp_7') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load_1', WebModel.c:70) on array 'C' (2.77 ns)
	'fadd' operation ('tmp_7', WebModel.c:70) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.374 seconds; current allocated memory: 217.328 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.156 seconds; current allocated memory: 217.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.222 seconds; current allocated memory: 217.808 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.328 seconds; current allocated memory: 218.183 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 12.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('C_load') on array 'C' to 'fadd' operation ('tmp_5') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2'.
WARNING: [SCHED 204-21] Estimated clock period (9.738ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('inneridx_mid1', WebModel.c:272) (2.82 ns)
	'add' operation ('sum_mid1', WebModel.c:272) (3.53 ns)
	'select' operation ('sum_cast_mid2_v', WebModel.c:274) (0.616 ns)
	'getelementptr' operation ('B_addr', WebModel.c:276) (0 ns)
	'load' operation ('B_load_2', WebModel.c:276) on array 'B' (2.77 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.661 seconds; current allocated memory: 218.795 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.244 seconds; current allocated memory: 219.124 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.299 seconds; current allocated memory: 220.746 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.351 seconds; current allocated memory: 222.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load', WebModel.c:232->WebModel.c:35) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load', WebModel.c:232->WebModel.c:35) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load', WebModel.c:232->WebModel.c:35) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load', WebModel.c:232->WebModel.c:35) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load', WebModel.c:232->WebModel.c:35) on array 'output_array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 7.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('output_array_load') on array 'output_array' to 'fadd' operation ('tmp_4_i') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 1.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('output_array_load', WebModel.c:232->WebModel.c:35) on array 'output_array' (2.77 ns)
	'fadd' operation ('tmp_4_i', WebModel.c:232->WebModel.c:35) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.702 seconds; current allocated memory: 222.632 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.416 seconds; current allocated memory: 223.017 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 12.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('C_load') on array 'C' to 'fadd' operation ('tmp_5') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2'.
WARNING: [SCHED 204-21] Estimated clock period (10.192ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('inneridx_mid1', WebModel.c:272) (2.82 ns)
	'add' operation ('sum_mid1', WebModel.c:272) (3.53 ns)
	'select' operation ('sum_cast_mid2_v', WebModel.c:274) (1.07 ns)
	'getelementptr' operation ('B_addr', WebModel.c:276) (0 ns)
	'load' operation ('B_load_1', WebModel.c:276) on array 'B' (2.77 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.612 seconds; current allocated memory: 223.608 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.242 seconds; current allocated memory: 223.937 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 225.536 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.396 seconds; current allocated memory: 226.991 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i4', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load_1', WebModel.c:232->WebModel.c:35) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i4', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load_1', WebModel.c:232->WebModel.c:35) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i4', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load_1', WebModel.c:232->WebModel.c:35) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i4', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load_1', WebModel.c:232->WebModel.c:35) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i4', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load_1', WebModel.c:232->WebModel.c:35) on array 'output_array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 7.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('output_array_load_1') on array 'output_array' to 'fadd' operation ('tmp_4_i4') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('output_array_load_1', WebModel.c:232->WebModel.c:35) on array 'output_array' (2.77 ns)
	'fadd' operation ('tmp_4_i4', WebModel.c:232->WebModel.c:35) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.747 seconds; current allocated memory: 227.919 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.411 seconds; current allocated memory: 228.455 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'WebModel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.411 seconds; current allocated memory: 229.150 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.537 seconds; current allocated memory: 230.033 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_64s_64s_64_2_1' to 'WebModel_mul_64s_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_sub2idx'.
INFO: [HLS 200-111]  Elapsed time: 0.697 seconds; current allocated memory: 230.681 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fadd_32ns_32ns_32_5_full_dsp_1' to 'WebModel_fadd_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_fmul_32ns_32ns_32_3_max_dsp_1' to 'WebModel_fmul_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_64ns_64ns_128_2_1' to 'WebModel_mul_64nseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_128ns_64ns_192_2_1' to 'WebModel_mul_128nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_16s_16s_16ns_16_1_1' to 'WebModel_mac_mulag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_16s_16s_16s_16_1_1' to 'WebModel_mac_mulahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_mul_16s_16s_16_1_1' to 'WebModel_mul_mul_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulag8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulahbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_128nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_ibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.625 seconds; current allocated memory: 231.696 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_69_fwork' to 'k2c_dot_dense_69_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_udiv_64ns_64ns_64_68_seq_1' to 'WebModel_udiv_64nkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_udiv_18ns_64ns_64_22_seq_1' to 'WebModel_udiv_18nlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_urem_64ns_64ns_64_68_seq_1' to 'WebModel_urem_64nmb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_18nlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64nkbM': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nmb6': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot'.
INFO: [HLS 200-111]  Elapsed time: 0.584 seconds; current allocated memory: 234.666 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_relu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fcmp_32ns_32ns_1_1_1' to 'WebModel_fcmp_32nncg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fcmp_32nncg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_relu_func'.
INFO: [HLS 200-111]  Elapsed time: 0.696 seconds; current allocated memory: 235.115 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulag8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.449 seconds; current allocated memory: 235.899 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_2'.
INFO: [HLS 200-111]  Elapsed time: 0.437 seconds; current allocated memory: 236.673 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_14s_14s_14ns_14_1_1' to 'WebModel_mac_mulaocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_14s_14s_14s_14_1_1' to 'WebModel_mac_mulapcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulaocq': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulapcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_128nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_ibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.684 seconds; current allocated memory: 237.747 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_70_fwork' to 'k2c_dot_1_dense_7qcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64nkbM': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nmb6': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_1'.
INFO: [HLS 200-111]  Elapsed time: 0.558 seconds; current allocated memory: 240.755 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_1'.
INFO: [HLS 200-111]  Elapsed time: 0.77 seconds; current allocated memory: 241.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_9s_9s_9ns_9_1_1' to 'WebModel_mac_mularcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_9s_9s_9s_9_1_1' to 'WebModel_mac_mulasc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mularcU': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulasc4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_128nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_ibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_2'.
INFO: [HLS 200-111]  Elapsed time: 0.704 seconds; current allocated memory: 242.822 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_71_fwork' to 'k2c_dot_2_dense_7tde' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64nkbM': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nmb6': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_2'.
INFO: [HLS 200-111]  Elapsed time: 0.588 seconds; current allocated memory: 245.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fdiv_32ns_32ns_32_12_1' to 'WebModel_fdiv_32nudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_fexp_32ns_32ns_32_8_full_dsp_1' to 'WebModel_fexp_32nvdy' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fdiv_32nudo': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fexp_32nvdy': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense'.
INFO: [HLS 200-111]  Elapsed time: 0.926 seconds; current allocated memory: 247.419 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'WebModel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'WebModel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'dense_69_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_output_arra' to 'WebModel_dense_69wdI' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_69_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_69_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_69_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_69_output_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra' to 'WebModel_dense_69xdS' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_7' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_7' to 'WebModel_dense_69yd2' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_6' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_6' to 'WebModel_dense_69zec' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_5' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_5' to 'WebModel_dense_69Aem' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_4' to 'WebModel_dense_69Bew' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_3' to 'WebModel_dense_69CeG' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_2' to 'WebModel_dense_69DeQ' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_1' to 'WebModel_dense_69Ee0' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_8' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_8' to 'WebModel_dense_69Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_bias_array' to 'WebModel_dense_69Gfk' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_bias_array_9' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_bias_array_9' to 'WebModel_dense_69Hfu' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_output_arra' to 'WebModel_dense_70IfE' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_output_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra' to 'WebModel_dense_70JfO' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_arra_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra_1' to 'WebModel_dense_70KfY' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_70_bias_array_7' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array_7' to 'WebModel_dense_70Lf8' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_bias_array_s' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array_s' to 'WebModel_dense_70Mgi' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_bias_array_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array_1' to 'WebModel_dense_70Ngs' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_bias_array_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array_2' to 'WebModel_dense_70OgC' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_bias_array_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array_3' to 'WebModel_dense_70PgM' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_bias_array_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array_4' to 'WebModel_dense_70QgW' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_bias_array_5' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array_5' to 'WebModel_dense_70Rg6' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_bias_array_6' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array_6' to 'WebModel_dense_70Shg' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_bias_array' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array' to 'WebModel_dense_70Thq' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_bias_numel' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_arra' to 'WebModel_dense_71UhA' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_kernel_arra_0' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_arra_0' to 'WebModel_dense_71VhK' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_71_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_shap' to 'WebModel_dense_69WhU' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_output_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_output_shap' to 'WebModel_dense_69Xh4' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_shap' to 'WebModel_dense_70Yie' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_70_output_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_output_shap' to 'WebModel_dense_70Zio' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_shap' to 'WebModel_dense_710iy' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_bias_array' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_bias_array' to 'WebModel_dense_711iI' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_ndim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'WebModel'.
INFO: [HLS 200-111]  Elapsed time: 3.93 seconds; current allocated memory: 249.586 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_mul_64s_bkb_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_mul_64nseOg_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_mul_128nfYi_MulnS_2'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_udiv_64nkbM_div'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_udiv_18nlbW_div'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_urem_64nmb6_div'
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_dense_69_jbC_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permA_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permB_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_1_dense_7qcK_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_2_dense_7tde_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69wdI_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69xdS_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69yd2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69zec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69Aem_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69Bew_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69CeG_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69DeQ_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69Ee0_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69Ffa_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69Gfk_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70JfO_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70Lf8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70Mgi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70Ngs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70OgC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70PgM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70QgW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70Rg6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70Shg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_71UhA_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69WhU_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:46 . Memory (MB): peak = 338.461 ; gain = 282.484
INFO: [SYSC 207-301] Generating SystemC RTL for WebModel.
INFO: [VHDL 208-304] Generating VHDL RTL for WebModel.
INFO: [VLOG 209-307] Generating Verilog RTL for WebModel.
INFO: [HLS 200-112] Total elapsed time: 45.921 seconds; peak allocated memory: 249.586 MB.
