

================================================================
== Vivado HLS Report for 'padding557'
================================================================
* Date:           Mon Sep  6 00:44:35 2021

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        ultranet
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.519 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3450|     3450| 17.250 us | 17.250 us |  3450|  3450|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |     3449|     3449|      3449|          -|          -|     1|    no    |
        | + Loop 1.1  |       82|       82|         1|          -|          -|    82|    no    |
        | + Loop 1.2  |     3280|     3280|         2|          1|          1|  3280|    yes   |
        | + Loop 1.3  |       82|       82|         1|          -|          -|    82|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|      180|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|      194|    -|
|Register             |        -|      -|      397|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|      397|      374|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1344|   3008|   869120|   434560|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4032|   9024|  2607360|  1303680|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln96_fu_205_p2                |     +    |      0|  0|  12|          12|           1|
    |i_fu_255_p2                       |     +    |      0|  0|   7|           7|           1|
    |rep_fu_181_p2                     |     +    |      0|  0|  32|          32|           1|
    |s_2_fu_243_p2                     |     +    |      0|  0|   7|           7|           1|
    |s_fu_193_p2                       |     +    |      0|  0|   7|           7|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3                   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state7                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_161                  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op51_read_state5     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln102_2_fu_231_p2            |   icmp   |      0|  0|  11|           7|           7|
    |icmp_ln102_fu_225_p2              |   icmp   |      0|  0|  11|           7|           1|
    |icmp_ln115_fu_249_p2              |   icmp   |      0|  0|  11|           7|           7|
    |icmp_ln86_fu_176_p2               |   icmp   |      0|  0|  20|          32|          32|
    |icmp_ln90_fu_187_p2               |   icmp   |      0|  0|  11|           7|           7|
    |icmp_ln96_fu_199_p2               |   icmp   |      0|  0|  13|          12|          11|
    |icmp_ln98_fu_211_p2               |   icmp   |      0|  0|  11|           7|           7|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |or_ln102_fu_237_p2                |    or    |      0|  0|   2|           1|           1|
    |select_ln98_fu_217_p3             |  select  |      0|  0|   7|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 180|         156|          89|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                           |  38|          7|    1|          7|
    |ap_done                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1             |  15|          3|    1|          3|
    |ap_phi_mux_tmp_V_phi_fu_156_p4      |   9|          2|  256|        512|
    |ap_phi_reg_pp0_iter1_tmp_V_reg_152  |   9|          2|  256|        512|
    |i_0_i_i_i_reg_165                   |   9|          2|    7|         14|
    |in_V_V_blk_n                        |   9|          2|    1|          2|
    |indvar_flatten_i_reg_130            |   9|          2|   12|         24|
    |padding_out_V_V_blk_n               |   9|          2|    1|          2|
    |padding_out_V_V_din                 |  15|          3|  256|        768|
    |real_start                          |   9|          2|    1|          2|
    |rep_0_i_i_i_reg_108                 |   9|          2|   32|         64|
    |reps_blk_n                          |   9|          2|    1|          2|
    |reps_c_i_blk_n                      |   9|          2|    1|          2|
    |reps_out_blk_n                      |   9|          2|    1|          2|
    |s2_0_i_i_i_reg_141                  |   9|          2|    7|         14|
    |s_0_i_i_i_reg_119                   |   9|          2|    7|         14|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               | 194|         41|  842|       1946|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+-----+----+-----+-----------+
    |                Name                |  FF | LUT| Bits| Const Bits|
    +------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                           |    6|   0|    6|          0|
    |ap_done_reg                         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_tmp_V_reg_152  |  256|   0|  256|          0|
    |i_0_i_i_i_reg_165                   |    7|   0|    7|          0|
    |icmp_ln96_reg_283                   |    1|   0|    1|          0|
    |indvar_flatten_i_reg_130            |   12|   0|   12|          0|
    |or_ln102_reg_292                    |    1|   0|    1|          0|
    |rep_0_i_i_i_reg_108                 |   32|   0|   32|          0|
    |rep_reg_269                         |   32|   0|   32|          0|
    |reps_read_reg_261                   |   32|   0|   32|          0|
    |s2_0_i_i_i_reg_141                  |    7|   0|    7|          0|
    |s_0_i_i_i_reg_119                   |    7|   0|    7|          0|
    |start_once_reg                      |    1|   0|    1|          0|
    +------------------------------------+-----+----+-----+-----------+
    |Total                               |  397|   0|  397|          0|
    +------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-----------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs |    padding557   | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs |    padding557   | return value |
|ap_start                |  in |    1| ap_ctrl_hs |    padding557   | return value |
|start_full_n            |  in |    1| ap_ctrl_hs |    padding557   | return value |
|ap_done                 | out |    1| ap_ctrl_hs |    padding557   | return value |
|ap_continue             |  in |    1| ap_ctrl_hs |    padding557   | return value |
|ap_idle                 | out |    1| ap_ctrl_hs |    padding557   | return value |
|ap_ready                | out |    1| ap_ctrl_hs |    padding557   | return value |
|start_out               | out |    1| ap_ctrl_hs |    padding557   | return value |
|start_write             | out |    1| ap_ctrl_hs |    padding557   | return value |
|reps_dout               |  in |   32|   ap_fifo  |       reps      |    pointer   |
|reps_empty_n            |  in |    1|   ap_fifo  |       reps      |    pointer   |
|reps_read               | out |    1|   ap_fifo  |       reps      |    pointer   |
|reps_out_din            | out |   32|   ap_fifo  |     reps_out    |    pointer   |
|reps_out_full_n         |  in |    1|   ap_fifo  |     reps_out    |    pointer   |
|reps_out_write          | out |    1|   ap_fifo  |     reps_out    |    pointer   |
|in_V_V_dout             |  in |  256|   ap_fifo  |      in_V_V     |    pointer   |
|in_V_V_empty_n          |  in |    1|   ap_fifo  |      in_V_V     |    pointer   |
|in_V_V_read             | out |    1|   ap_fifo  |      in_V_V     |    pointer   |
|padding_out_V_V_din     | out |  256|   ap_fifo  | padding_out_V_V |    pointer   |
|padding_out_V_V_full_n  |  in |    1|   ap_fifo  | padding_out_V_V |    pointer   |
|padding_out_V_V_write   | out |    1|   ap_fifo  | padding_out_V_V |    pointer   |
|reps_c_i_din            | out |   32|   ap_fifo  |     reps_c_i    |    pointer   |
|reps_c_i_full_n         |  in |    1|   ap_fifo  |     reps_c_i    |    pointer   |
|reps_c_i_write          | out |    1|   ap_fifo  |     reps_c_i    |    pointer   |
+------------------------+-----+-----+------------+-----------------+--------------+

