############################################################
## This file is generated automatically by Vivado HLS.
## Please DO NOT edit it.
## Copyright (C) 2014 Xilinx Inc. All rights reserved.
############################################################
set_directive_interface -mode ap_memory "filter_top" coefs
set_directive_interface -mode ap_fifo "filter_top" in
set_directive_interface -mode ap_memory "filter_top" inxn2
set_directive_interface -mode ap_memory "filter_top" outxk1
set_directive_interface -mode ap_fifo "filter_top" out
