Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Wed Mar 13 22:34:50 2024
| Host         : lapdune2 running 64-bit Ubuntu 22.04.2 LTS
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file ./output/post_route_timing.rpt
| Design       : DAPHNE2
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
gen_spy_afe[3].gen_spy_bit[6].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
                               eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[4]
                                                              -0.543        
rx_addr_reg_reg[27]/C          eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[5]
                                                              -0.512        
rx_addr_reg_reg[27]/C          eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[2]
                                                              -0.466        
gen_spy_afe[3].gen_spy_bit[6].spy_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
                               eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[13]
                                                              -0.450        
rx_addr_reg_reg[27]/C          eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[8]
                                                              -0.431        
gen_spy_afe[3].gen_spy_bit[5].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
                               eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[6]
                                                              -0.430        
gen_spy_afe[3].gen_spy_bit[7].spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
                               eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[0]
                                                              -0.430        
gen_spy_afe[3].gen_spy_bit[5].spy_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
                               eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[15]
                                                              -0.427        
gen_spy_afe[3].gen_spy_bit[6].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
                               eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[10]
                                                              -0.412        
rx_addr_reg_reg[27]/C          eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[3]
                                                              -0.350        
rx_addr_reg_reg[27]/C          eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[11]
                                                              -0.336        
gen_spy_afe[3].gen_spy_bit[5].spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
                               eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[1]
                                                              -0.312        
rx_addr_reg_reg[27]/C          eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[12]
                                                              -0.276        
gen_spy_afe[3].gen_spy_bit[5].spy_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
                               eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[14]
                                                              -0.236        
rx_addr_reg_reg[27]/C          eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[7]
                                                              -0.112        
rx_addr_reg_reg[27]/C          eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[26]
                                                              -0.109        
gen_spy_afe[4].gen_spy_bit[1].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
                               eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[9]
                                                              -0.006        
rx_addr_reg_reg[27]/C          eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[17]
                                                              -0.005        
rx_addr_reg_reg[27]/C          eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[19]
                                                              0.003         
rx_addr_reg_reg[27]/C          eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[25]
                                                              0.055         
rx_addr_reg_reg[27]/C          eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[24]
                                                              0.103         
rx_addr_reg_reg[27]/C          eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[29]
                                                              0.152         
rx_addr_reg_reg[27]/C          eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[22]
                                                              0.177         
rx_addr_reg_reg[27]/C          eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[18]
                                                              0.238         
rx_addr_reg_reg[24]/C          eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[21]
                                                              0.246         
rx_addr_reg_reg[27]/C          eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[20]
                                                              0.282         
rx_addr_reg_reg[24]/C          eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[23]
                                                              0.290         
rx_addr_reg_reg[24]/C          eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[33]
                                                              0.365         
rx_addr_reg_reg[24]/C          eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[30]
                                                              0.417         
rx_addr_reg_reg[27]/C          eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[39]
                                                              0.418         
rx_addr_reg_reg[27]/C          eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[34]
                                                              0.430         
rx_addr_reg_reg[27]/C          eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[16]
                                                              0.436         
rx_addr_reg_reg[27]/C          eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[31]
                                                              0.436         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[10]_rep__0/C
                               gen_spy_afe[0].gen_spy_bit[7].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[12]
                                                              0.446         
rx_addr_reg_reg[24]/C          eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[28]
                                                              0.456         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[10]_rep__0/C
                               gen_spy_afe[0].gen_spy_bit[3].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[12]
                                                              0.459         
eth_int_inst/data_manager_blk/TX_DATA_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RDCLK
                               eth_int_inst/data_manager_blk/GEC_TX_SEQ_CTL/data_fifo_rd_data_reg_reg[58]/D
                                                              0.466         
core_inst/st40_sender_inst/sela_reg[1]/C
                               core_inst/st40_sender_inst/dout_reg_reg[26]/D
                                                              0.467         
rx_addr_reg_reg[27]/C          eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[32]
                                                              0.468         
eth_int_inst/data_manager_blk/TX_DATA_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RDCLK
                               eth_int_inst/data_manager_blk/GEC_TX_SEQ_CTL/data_fifo_rd_data_reg_reg[4]/D
                                                              0.473         
rx_addr_reg_reg[27]/C          eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[27]
                                                              0.473         
eth_int_inst/data_manager_blk/TX_DATA_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RDCLK
                               eth_int_inst/data_manager_blk/GEC_TX_SEQ_CTL/data_fifo_rd_data_reg_reg[11]/D
                                                              0.476         
rx_addr_reg_reg[24]/C          eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[47]
                                                              0.479         
eth_int_inst/data_manager_blk/TX_DATA_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RDCLK
                               eth_int_inst/data_manager_blk/GEC_TX_SEQ_CTL/data_fifo_rd_data_reg_reg[38]/D
                                                              0.492         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/FSM_onehot_Sreg0_reg[8]/C
                               eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[9]_rep__7/D
                                                              0.493         
eth_int_inst/data_manager_blk/TX_DATA_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RDCLK
                               eth_int_inst/data_manager_blk/GEC_TX_SEQ_CTL/data_fifo_rd_data_reg_reg[36]/D
                                                              0.504         
eth_int_inst/data_manager_blk/TX_DATA_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RDCLK
                               eth_int_inst/data_manager_blk/GEC_TX_SEQ_CTL/data_fifo_rd_data_reg_reg[37]/D
                                                              0.509         
eth_int_inst/data_manager_blk/TX_DATA_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RDCLK
                               eth_int_inst/data_manager_blk/GEC_TX_SEQ_CTL/data_fifo_rd_data_reg_reg[39]/D
                                                              0.514         
eth_int_inst/data_manager_blk/TX_DATA_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RDCLK
                               eth_int_inst/data_manager_blk/GEC_TX_SEQ_CTL/data_fifo_rd_data_reg_reg[43]/D
                                                              0.517         
eth_int_inst/data_manager_blk/TX_DATA_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RDCLK
                               eth_int_inst/data_manager_blk/GEC_TX_SEQ_CTL/data_fifo_rd_data_reg_reg[50]/D
                                                              0.518         
eth_int_inst/data_manager_blk/TX_DATA_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RDCLK
                               eth_int_inst/data_manager_blk/GEC_TX_SEQ_CTL/data_fifo_rd_data_reg_reg[9]/D
                                                              0.522         
eth_int_inst/data_manager_blk/TX_DATA_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RDCLK
                               eth_int_inst/data_manager_blk/GEC_TX_SEQ_CTL/data_fifo_rd_data_reg_reg[53]/D
                                                              0.524         
eth_int_inst/data_manager_blk/TX_DATA_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RDCLK
                               eth_int_inst/data_manager_blk/GEC_TX_SEQ_CTL/data_fifo_rd_data_reg_reg[21]/D
                                                              0.525         
eth_int_inst/data_manager_blk/TX_DATA_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RDCLK
                               eth_int_inst/data_manager_blk/GEC_TX_SEQ_CTL/data_fifo_rd_data_reg_reg[8]/D
                                                              0.526         
phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[15]/R
                                                              0.530         
eth_int_inst/data_manager_blk/TX_DATA_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RDCLK
                               eth_int_inst/data_manager_blk/GEC_TX_SEQ_CTL/data_fifo_rd_data_reg_reg[59]/D
                                                              0.531         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[0]_rep__0/C
                               gen_spy_afe[0].gen_spy_bit[6].spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[2]
                                                              0.535         
eth_int_inst/data_manager_blk/TX_DATA_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RDCLK
                               eth_int_inst/data_manager_blk/GEC_TX_SEQ_CTL/data_fifo_rd_data_reg_reg[19]/D
                                                              0.536         
eth_int_inst/data_manager_blk/TX_DATA_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RDCLK
                               eth_int_inst/data_manager_blk/GEC_TX_SEQ_CTL/data_fifo_rd_data_reg_reg[29]/D
                                                              0.538         
eth_int_inst/data_manager_blk/TX_DATA_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RDCLK
                               eth_int_inst/data_manager_blk/GEC_TX_SEQ_CTL/data_fifo_rd_data_reg_reg[28]/D
                                                              0.538         
rx_addr_reg_reg[24]/C          eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[42]
                                                              0.539         
eth_int_inst/data_manager_blk/TX_DATA_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RDCLK
                               eth_int_inst/data_manager_blk/GEC_TX_SEQ_CTL/data_fifo_rd_data_reg_reg[61]/D
                                                              0.541         
eth_int_inst/data_manager_blk/TX_DATA_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RDCLK
                               eth_int_inst/data_manager_blk/GEC_TX_SEQ_CTL/data_fifo_rd_data_reg_reg[45]/D
                                                              0.541         
core_inst/st40_sender_inst/sela_reg[0]/C
                               core_inst/st40_sender_inst/FSM_sequential_state_reg[1]/D
                                                              0.543         
core_inst/st40_sender_inst/sela_reg[1]/C
                               core_inst/st40_sender_inst/dout_reg_reg[24]/D
                                                              0.543         
eth_int_inst/data_manager_blk/TX_DATA_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RDCLK
                               eth_int_inst/data_manager_blk/GEC_TX_SEQ_CTL/data_fifo_rd_data_reg_reg[56]/D
                                                              0.546         
eth_int_inst/data_manager_blk/TX_DATA_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RDCLK
                               eth_int_inst/data_manager_blk/GEC_TX_SEQ_CTL/data_fifo_rd_data_reg_reg[5]/D
                                                              0.547         
core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[1].stc_inst/genfifo[0].fifo_inst/RDCLK
                               core_inst/st40_sender_inst/selc_reg[2]/D
                                                              0.547         
eth_int_inst/data_manager_blk/TX_DATA_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RDCLK
                               eth_int_inst/data_manager_blk/GEC_TX_SEQ_CTL/data_fifo_rd_data_reg_reg[54]/D
                                                              0.555         
eth_int_inst/data_manager_blk/TX_DATA_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RDCLK
                               eth_int_inst/data_manager_blk/GEC_TX_SEQ_CTL/data_fifo_rd_data_reg_reg[51]/D
                                                              0.564         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[0]_rep__0/C
                               gen_spy_afe[0].gen_spy_bit[4].spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[2]
                                                              0.567         
eth_int_inst/data_manager_blk/TX_DATA_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RDCLK
                               eth_int_inst/data_manager_blk/GEC_TX_SEQ_CTL/data_fifo_rd_data_reg_reg[55]/D
                                                              0.573         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[8]/C
                               gen_spy_afe[0].gen_spy_bit[3].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[10]
                                                              0.575         
eth_int_inst/data_manager_blk/TX_DATA_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RDCLK
                               eth_int_inst/data_manager_blk/GEC_TX_SEQ_CTL/data_fifo_rd_data_reg_reg[3]/D
                                                              0.577         
eth_int_inst/data_manager_blk/TX_DATA_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RDCLK
                               eth_int_inst/data_manager_blk/GEC_TX_SEQ_CTL/data_fifo_rd_data_reg_reg[46]/D
                                                              0.578         
eth_int_inst/data_manager_blk/TX_DATA_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RDCLK
                               eth_int_inst/data_manager_blk/GEC_TX_SEQ_CTL/data_fifo_rd_data_reg_reg[13]/D
                                                              0.579         
eth_int_inst/data_manager_blk/TX_DATA_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RDCLK
                               eth_int_inst/data_manager_blk/GEC_TX_SEQ_CTL/data_fifo_rd_data_reg_reg[18]/D
                                                              0.579         
eth_int_inst/data_manager_blk/TX_DATA_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RDCLK
                               eth_int_inst/data_manager_blk/GEC_TX_SEQ_CTL/data_fifo_rd_data_reg_reg[6]/D
                                                              0.580         
eth_int_inst/data_manager_blk/TX_DATA_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RDCLK
                               eth_int_inst/data_manager_blk/GEC_TX_SEQ_CTL/data_fifo_rd_data_reg_reg[24]/D
                                                              0.586         
eth_int_inst/data_manager_blk/TX_DATA_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RDCLK
                               eth_int_inst/data_manager_blk/GEC_TX_SEQ_CTL/data_fifo_rd_data_reg_reg[22]/D
                                                              0.588         
core_inst/st40_sender_inst/sela_reg[0]/C
                               core_inst/st40_sender_inst/dout_reg_reg[17]/D
                                                              0.590         
eth_int_inst/data_manager_blk/TX_DATA_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RDCLK
                               eth_int_inst/data_manager_blk/GEC_TX_SEQ_CTL/data_fifo_rd_data_reg_reg[31]/D
                                                              0.601         
rx_addr_reg_reg[24]/C          eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[36]
                                                              0.602         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[10]_rep__0/C
                               gen_spy_afe[0].gen_spy_bit[4].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[12]
                                                              0.603         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[11]_rep/C
                               gen_spy_afe[3].gen_spy_bit[8].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[13]
                                                              0.605         
eth_int_inst/data_manager_blk/TX_DATA_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RDCLK
                               eth_int_inst/data_manager_blk/GEC_TX_SEQ_CTL/data_fifo_rd_data_reg_reg[52]/D
                                                              0.613         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[8]/C
                               gen_spy_afe[1].gen_spy_bit[2].spy_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[10]
                                                              0.616         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[10]/C
                               gen_spy_afe[0].gen_spy_bit[6].spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[12]
                                                              0.619         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[0]_rep__0/C
                               gen_spy_afe[0].gen_spy_bit[3].spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[2]
                                                              0.623         
eth_int_inst/data_manager_blk/TX_DATA_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RDCLK
                               eth_int_inst/data_manager_blk/GEC_TX_SEQ_CTL/data_fifo_rd_data_reg_reg[30]/D
                                                              0.624         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[0]/C
                               gen_spy_afe[0].gen_spy_bit[3].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[2]
                                                              0.625         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[8]/C
                               gen_spy_afe[0].gen_spy_bit[7].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[10]
                                                              0.634         
phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[14]/R
                                                              0.636         
phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[6]/R
                                                              0.636         
eth_int_inst/data_manager_blk/TX_DATA_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RDCLK
                               eth_int_inst/data_manager_blk/GEC_TX_SEQ_CTL/data_fifo_rd_data_reg_reg[16]/D
                                                              0.638         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[10]/C
                               gen_spy_afe[0].gen_spy_bit[7].spy_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[12]
                                                              0.656         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[8]_rep__3/C
                               gen_spy_afe[0].gen_spy_bit[8].spy_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[10]
                                                              0.656         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/FSM_onehot_Sreg0_reg[7]/C
                               eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[1]_rep__14/D
                                                              0.657         
eth_int_inst/data_manager_blk/TX_DATA_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RDCLK
                               eth_int_inst/data_manager_blk/GEC_TX_SEQ_CTL/data_fifo_rd_data_reg_reg[42]/D
                                                              0.666         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[2]_rep__4/C
                               gen_spy_afe[0].gen_spy_bit[0].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[4]
                                                              0.674         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/FSM_onehot_Sreg0_reg[7]/C
                               eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[3]_rep__8/D
                                                              0.682         
eth_int_inst/data_manager_blk/TX_DATA_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RDCLK
                               eth_int_inst/data_manager_blk/GEC_TX_SEQ_CTL/data_fifo_rd_data_reg_reg[62]/D
                                                              0.682         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[0]_rep__2/C
                               gen_spy_afe[2].gen_spy_bit[4].spy_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[2]
                                                              0.683         
eth_int_inst/data_manager_blk/TX_DATA_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RDCLK
                               eth_int_inst/data_manager_blk/GEC_TX_SEQ_CTL/data_fifo_rd_data_reg_reg[40]/D
                                                              0.686         
phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[11]/R
                                                              0.686         
core_inst/st40_sender_inst/sela_reg[1]/C
                               core_inst/st40_sender_inst/dout_reg_reg[28]/D
                                                              0.688         
core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[1].stc_inst/genfifo[0].fifo_inst/RDCLK
                               core_inst/st40_sender_inst/selc_reg[0]/D
                                                              0.704         
core_inst/st40_sender_inst/sela_reg[0]/C
                               core_inst/st40_sender_inst/dout_reg_reg[18]/D
                                                              0.753         
core_inst/st40_sender_inst/sela_reg[0]/C
                               core_inst/st40_sender_inst/dout_reg_reg[20]/D
                                                              0.779         
core_inst/st40_sender_inst/sela_reg[0]/C
                               core_inst/st40_sender_inst/dout_reg_reg[22]/D
                                                              0.817         
core_inst/st40_sender_inst/sela_reg[1]/C
                               core_inst/st40_sender_inst/dout_reg_reg[14]/D
                                                              0.899         
core_inst/st40_sender_inst/sela_reg[1]/C
                               core_inst/st40_sender_inst/dout_reg_reg[15]/D
                                                              0.900         
core_inst/st40_sender_inst/sela_reg[1]/C
                               core_inst/st40_sender_inst/dout_reg_reg[19]/D
                                                              0.902         
core_inst/st40_sender_inst/sela_reg[0]/C
                               core_inst/st40_sender_inst/dout_reg_reg[27]/D
                                                              0.965         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/txmod/cctr_reg[0]/S
                                                              0.986         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/txmod/cctr_reg[1]/S
                                                              0.986         
core_inst/st40_sender_inst/sela_reg[0]/C
                               core_inst/st40_sender_inst/dout_reg_reg[29]/D
                                                              1.017         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[1]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]/R
                                                              1.034         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[1]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[11]/R
                                                              1.034         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[1]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[8]/R
                                                              1.034         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[1]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[9]/R
                                                              1.034         
core_inst/st40_sender_inst/sela_reg[0]/C
                               core_inst/st40_sender_inst/dout_reg_reg[16]/D
                                                              1.050         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[1]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[0]/R
                                                              1.057         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[1]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[1]/R
                                                              1.057         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[1]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[2]/R
                                                              1.057         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[1]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[3]/R
                                                              1.057         
core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[1].stc_inst/genfifo[0].fifo_inst/RDCLK
                               core_inst/st40_sender_inst/selc_reg[1]/D
                                                              1.092         
reset_inst/reset_fe_mclk_reg_reg/C
                               fe_inst/gen_afe[4].afe_inst/genfebit[6].dfebit_inst/iserdese2_master_inst/RST
                                                              1.112         
reset_inst/reset_fe_mclk_reg_reg/C
                               fe_inst/gen_afe[4].afe_inst/genfebit[6].dfebit_inst/iserdese2_master_inst/RST
                                                              1.112         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[1]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[10]/R
                                                              1.112         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[1]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[11]/R
                                                              1.112         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[1]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[8]/R
                                                              1.112         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[1]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[9]/R
                                                              1.112         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[1]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1_reg[1]/R
                                                              1.124         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[1]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1_reg[2]/R
                                                              1.124         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[1]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1_reg[3]/R
                                                              1.124         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[1]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1_reg[4]/R
                                                              1.124         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[1]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1_reg[5]/R
                                                              1.124         
core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[1].stc_inst/genfifo[0].fifo_inst/RDCLK
                               core_inst/st40_sender_inst/FSM_sequential_state_reg[0]/D
                                                              1.139         
core_inst/st40_sender_inst/selc_reg[2]/C
                               core_inst/st40_sender_inst/dout_reg_reg[13]/D
                                                              1.142         
core_inst/st40_sender_inst/selc_reg[2]/C
                               core_inst/st40_sender_inst/dout_reg_reg[11]/D
                                                              1.143         
core_inst/st40_sender_inst/selc_reg[2]/C
                               core_inst/st40_sender_inst/dout_reg_reg[30]/D
                                                              1.162         
core_inst/st40_sender_inst/sela_reg[0]/C
                               core_inst/st40_sender_inst/dout_reg_reg[23]/D
                                                              1.166         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[1]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[4]/R
                                                              1.170         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[1]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[5]/R
                                                              1.170         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[1]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[6]/R
                                                              1.170         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[1]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[7]/R
                                                              1.170         
core_inst/st40_sender_inst/sela_reg[0]/C
                               core_inst/st40_sender_inst/dout_reg_reg[9]/D
                                                              1.183         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[1]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[4]/R
                                                              1.184         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[1]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[5]/R
                                                              1.184         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[1]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]/R
                                                              1.184         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[1]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[7]/R
                                                              1.184         
core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[1].stc_inst/genfifo[0].fifo_inst/RDCLK
                               core_inst/st40_sender_inst/sela_reg[1]/D
                                                              1.186         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[1]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1_reg[0]/R
                                                              1.195         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/sctr_reg[1]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_reg/D
                                                              1.212         
core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[1].stc_inst/genfifo[0].fifo_inst/RDCLK
                               core_inst/st40_sender_inst/sela_reg[0]/D
                                                              1.218         
reset_inst/reset_fe_mclk_reg_reg/C
                               fe_inst/gen_afe[4].afe_inst/genfebit[6].dfebit_inst/iserdese2_slave_inst/RST
                                                              1.219         
reset_inst/reset_fe_mclk_reg_reg/C
                               fe_inst/gen_afe[4].afe_inst/genfebit[6].dfebit_inst/iserdese2_slave_inst/RST
                                                              1.219         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[1]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[0]/R
                                                              1.220         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[1]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[1]/R
                                                              1.220         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[1]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[2]/R
                                                              1.220         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[1]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[3]/R
                                                              1.220         
core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[1].stc_inst/genfifo[0].fifo_inst/RDCLK
                               core_inst/st40_sender_inst/sela_reg[2]/D
                                                              1.226         
core_inst/st40_sender_inst/sela_reg[1]/C
                               core_inst/st40_sender_inst/dout_reg_reg[25]/D
                                                              1.260         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[7]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[0]/CE
                                                              1.295         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[7]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[1]/CE
                                                              1.295         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[7]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[2]/CE
                                                              1.295         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[7]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[3]/CE
                                                              1.295         
reset_inst/reset_fe_mclk_reg_reg/C
                               fe_inst/gen_afe[4].afe_inst/genfebit[7].dfebit_inst/iserdese2_master_inst/RST
                                                              1.335         
reset_inst/reset_fe_mclk_reg_reg/C
                               fe_inst/gen_afe[4].afe_inst/genfebit[7].dfebit_inst/iserdese2_master_inst/RST
                                                              1.335         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[4]/CE
                                                              1.370         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[5]/CE
                                                              1.370         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[6]/CE
                                                              1.370         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[7]/CE
                                                              1.370         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[7]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[10]/CE
                                                              1.380         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[7]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[11]/CE
                                                              1.380         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[7]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[8]/CE
                                                              1.380         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[7]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[9]/CE
                                                              1.380         
core_inst/st40_sender_inst/sela_reg[1]/C
                               core_inst/st40_sender_inst/dout_reg_reg[21]/D
                                                              1.384         
core_inst/st40_sender_inst/sela_reg[1]/C
                               core_inst/st40_sender_inst/dout_reg_reg[12]/D
                                                              1.392         
core_inst/st40_sender_inst/selc_reg[2]/C
                               core_inst/st40_sender_inst/kout_reg_reg[1]/D
                                                              1.400         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[5]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[0]/CE
                                                              1.423         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[5]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[1]/CE
                                                              1.423         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[5]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[2]/CE
                                                              1.423         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[5]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[3]/CE
                                                              1.423         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[7]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[4]/CE
                                                              1.431         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[7]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[5]/CE
                                                              1.431         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[7]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[6]/CE
                                                              1.431         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[7]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[7]/CE
                                                              1.431         
core_inst/st40_sender_inst/sela_reg[1]/C
                               core_inst/st40_sender_inst/dout_reg_reg[31]/D
                                                              1.432         
core_inst/st40_sender_inst/sela_reg[0]/C
                               core_inst/st40_sender_inst/dout_reg_reg[10]/D
                                                              1.433         
core_inst/st40_sender_inst/sela_reg[0]/C
                               core_inst/st40_sender_inst/dout_reg_reg[2]/D
                                                              1.447         
core_inst/st40_sender_inst/dout_reg_reg[21]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt3_daphne2_daq_txonly_i/gtpe2_i/TXDATA[21]
                                                              1.450         
reset_inst/reset_fe_mclk_reg_reg/C
                               fe_inst/gen_afe[4].afe_inst/genfebit[7].dfebit_inst/iserdese2_slave_inst/RST
                                                              1.453         
reset_inst/reset_fe_mclk_reg_reg/C
                               fe_inst/gen_afe[4].afe_inst/genfebit[7].dfebit_inst/iserdese2_slave_inst/RST
                                                              1.453         
core_inst/st40_sender_inst/dout_reg_reg[3]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt2_daphne2_daq_txonly_i/gtpe2_i/TXDATA[3]
                                                              1.463         
core_inst/st40_sender_inst/sela_reg[0]/C
                               core_inst/st40_sender_inst/dout_reg_reg[8]/D
                                                              1.468         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[12]/CE
                                                              1.482         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[13]/CE
                                                              1.482         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]/CE
                                                              1.482         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[15]/CE
                                                              1.482         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[0]/CE
                                                              1.487         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[1]/CE
                                                              1.487         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[2]/CE
                                                              1.487         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[3]/CE
                                                              1.487         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[14]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[10]/CE
                                                              1.493         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[14]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[11]/CE
                                                              1.493         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[14]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[8]/CE
                                                              1.493         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[14]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[9]/CE
                                                              1.493         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[5]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[10]/CE
                                                              1.507         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[5]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[11]/CE
                                                              1.507         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[5]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[8]/CE
                                                              1.507         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[5]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[9]/CE
                                                              1.507         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/tx/phy/wb_reg[0]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/txmod/q_reg/D
                                                              1.517         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[14]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[0]/CE
                                                              1.520         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[14]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[1]/CE
                                                              1.520         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[14]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[2]/CE
                                                              1.520         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[14]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[3]/CE
                                                              1.520         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/q_reg/D
                                                              1.527         
core_inst/gen_stream_sender[2].stream_sender_inst/dout_reg_reg[0]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt2_daphne2_daq_txonly_i/gtpe2_i/TXDATA[0]
                                                              1.532         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[5]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[12]/CE
                                                              1.539         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[5]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[13]/CE
                                                              1.539         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[5]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[14]/CE
                                                              1.539         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[5]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[15]/CE
                                                              1.539         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[7]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[12]/CE
                                                              1.540         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[7]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[13]/CE
                                                              1.540         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[7]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[14]/CE
                                                              1.540         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[7]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[15]/CE
                                                              1.540         
core_inst/st40_sender_inst/dout_reg_reg[6]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt2_daphne2_daq_txonly_i/gtpe2_i/TXDATA[6]
                                                              1.547         
core_inst/gen_stream_sender[3].stream_sender_inst/dout_reg_reg[30]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt3_daphne2_daq_txonly_i/gtpe2_i/TXDATA[30]
                                                              1.548         
core_inst/st40_sender_inst/sela_reg[0]/C
                               core_inst/st40_sender_inst/dout_reg_reg[1]/D
                                                              1.555         
phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/RXUSERRDY_reg/R
                                                              1.555         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[14]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[4]/CE
                                                              1.557         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[14]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[5]/CE
                                                              1.557         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[14]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[6]/CE
                                                              1.557         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[14]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[7]/CE
                                                              1.557         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[5]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[4]/CE
                                                              1.559         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[5]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[5]/CE
                                                              1.559         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[5]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[6]/CE
                                                              1.559         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[5]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[7]/CE
                                                              1.559         
core_inst/st40_sender_inst/dout_reg_reg[19]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt3_daphne2_daq_txonly_i/gtpe2_i/TXDATA[19]
                                                              1.566         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/cctr_reg[0]/S
                                                              1.567         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/cctr_reg[1]/R
                                                              1.567         
reset_inst/reset_fe_mclk_reg_reg/C
                               fe_inst/gen_afe[4].afe_inst/genfebit[5].dfebit_inst/iserdese2_master_inst/RST
                                                              1.569         
reset_inst/reset_fe_mclk_reg_reg/C
                               fe_inst/gen_afe[4].afe_inst/genfebit[5].dfebit_inst/iserdese2_master_inst/RST
                                                              1.569         
core_inst/st40_sender_inst/sela_reg[0]/C
                               core_inst/st40_sender_inst/dout_reg_reg[5]/D
                                                              1.577         
eth_int_inst/reset_mgr/reset_reg_replica/C
                               eth_int_inst/data_manager_blk/RX_SRC_MAC_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RST
                                                              1.597         
core_inst/st40_sender_inst/dout_reg_reg[0]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt1_daphne2_daq_txonly_i/gtpe2_i/TXDATA[0]
                                                              1.603         
core_inst/gen_stream_sender[3].stream_sender_inst/dout_reg_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt3_daphne2_daq_txonly_i/gtpe2_i/TXDATA[2]
                                                              1.609         
core_inst/st40_sender_inst/dout_reg_reg[26]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt3_daphne2_daq_txonly_i/gtpe2_i/TXDATA[26]
                                                              1.619         
core_inst/st40_sender_inst/dout_reg_reg[14]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt3_daphne2_daq_txonly_i/gtpe2_i/TXDATA[14]
                                                              1.619         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[10]/CE
                                                              1.620         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[11]/CE
                                                              1.620         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[8]/CE
                                                              1.620         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[9]/CE
                                                              1.620         
core_inst/st40_sender_inst/dout_reg_reg[18]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt3_daphne2_daq_txonly_i/gtpe2_i/TXDATA[18]
                                                              1.622         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/dctr_reg[12]/CE
                                                              1.627         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/dctr_reg[13]/CE
                                                              1.627         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/dctr_reg[14]/CE
                                                              1.627         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/dctr_reg[15]/CE
                                                              1.627         
core_inst/st40_sender_inst/dout_reg_reg[9]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt1_daphne2_daq_txonly_i/gtpe2_i/TXDATA[9]
                                                              1.639         
eth_int_inst/reset_mgr/reset_reg_replica/C
                               eth_int_inst/data_manager_blk/RX_DATA_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RST
                                                              1.646         
core_inst/gen_stream_sender[0].stream_sender_inst/dout_reg_reg[12]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXDATA[12]
                                                              1.646         
core_inst/st40_sender_inst/dout_reg_reg[17]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt3_daphne2_daq_txonly_i/gtpe2_i/TXDATA[17]
                                                              1.652         
core_inst/st40_sender_inst/dout_reg_reg[23]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt3_daphne2_daq_txonly_i/gtpe2_i/TXDATA[23]
                                                              1.656         
core_inst/gen_stream_sender[3].stream_sender_inst/dout_reg_reg[7]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt3_daphne2_daq_txonly_i/gtpe2_i/TXDATA[7]
                                                              1.658         
core_inst/st40_sender_inst/dout_reg_reg[11]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt2_daphne2_daq_txonly_i/gtpe2_i/TXDATA[11]
                                                              1.660         
core_inst/gen_stream_sender[2].stream_sender_inst/dout_reg_reg[30]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt2_daphne2_daq_txonly_i/gtpe2_i/TXDATA[30]
                                                              1.664         
core_inst/st40_sender_inst/dout_reg_reg[0]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXDATA[0]
                                                              1.669         
core_inst/st40_sender_inst/dout_reg_reg[3]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXDATA[3]
                                                              1.677         
core_inst/st40_sender_inst/dout_reg_reg[20]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXDATA[20]
                                                              1.679         
reset_inst/reset_fe_mclk_reg_reg/C
                               fe_inst/gen_afe[4].afe_inst/genfebit[5].dfebit_inst/iserdese2_slave_inst/RST
                                                              1.685         
reset_inst/reset_fe_mclk_reg_reg/C
                               fe_inst/gen_afe[4].afe_inst/genfebit[5].dfebit_inst/iserdese2_slave_inst/RST
                                                              1.685         
core_inst/st40_sender_inst/dout_reg_reg[5]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt3_daphne2_daq_txonly_i/gtpe2_i/TXDATA[5]
                                                              1.690         
core_inst/st40_sender_inst/sela_reg[1]/C
                               core_inst/st40_sender_inst/dout_reg_reg[3]/D
                                                              1.693         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[14]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[12]/CE
                                                              1.694         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[14]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[13]/CE
                                                              1.694         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[14]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[14]/CE
                                                              1.694         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[14]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[15]/CE
                                                              1.694         
core_inst/st40_sender_inst/sela_reg[1]/C
                               core_inst/st40_sender_inst/kout_reg_reg[0]/D
                                                              1.695         
core_inst/st40_sender_inst/dout_reg_reg[19]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt1_daphne2_daq_txonly_i/gtpe2_i/TXDATA[19]
                                                              1.708         
endpoint_inst/timestamp_reg_reg[30]/C
                               core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[4].stc_inst/ts_reg_reg[62]/D
                                                              1.711         
endpoint_inst/timestamp_reg_reg[30]/C
                               core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[4].stc_inst/ts_reg_reg[62]/D
                                                              1.711         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_time_cnt_reg[0]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[3]/CE
                                                              1.716         
core_inst/st40_sender_inst/dout_reg_reg[24]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt2_daphne2_daq_txonly_i/gtpe2_i/TXDATA[24]
                                                              1.731         
core_inst/gen_stream_sender[3].stream_sender_inst/dout_reg_reg[15]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt3_daphne2_daq_txonly_i/gtpe2_i/TXDATA[15]
                                                              1.733         
core_inst/gen_stream_sender[0].stream_sender_inst/dout_reg_reg[14]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXDATA[14]
                                                              1.737         
core_inst/st40_sender_inst/dout_reg_reg[29]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt1_daphne2_daq_txonly_i/gtpe2_i/TXDATA[29]
                                                              1.738         
eth_int_inst/reset_mgr/reset_reg_replica/C
                               eth_int_inst/data_manager_blk/TX_DATA_INFO_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/RST
                                                              1.739         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/dctr_reg[10]/CE
                                                              1.748         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/dctr_reg[11]/CE
                                                              1.748         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/dctr_reg[8]/CE
                                                              1.748         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/dctr_reg[9]/CE
                                                              1.748         
core_inst/st40_sender_inst/sela_reg[0]/C
                               core_inst/st40_sender_inst/dout_reg_reg[0]/D
                                                              1.750         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/dctr_reg[0]/CE
                                                              1.762         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/dctr_reg[1]/CE
                                                              1.762         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/dctr_reg[2]/CE
                                                              1.762         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/dctr_reg[3]/CE
                                                              1.762         
core_inst/st40_sender_inst/dout_reg_reg[23]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXDATA[23]
                                                              1.765         
core_inst/st40_sender_inst/dout_reg_reg[7]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt2_daphne2_daq_txonly_i/gtpe2_i/TXDATA[7]
                                                              1.768         
core_inst/st40_sender_inst/dout_reg_reg[11]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXDATA[11]
                                                              1.775         
endpoint_inst/timestamp_reg_reg[30]/C
                               core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[4].stc_inst/ts_reg_reg[63]/D
                                                              1.776         
endpoint_inst/timestamp_reg_reg[30]/C
                               core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[4].stc_inst/ts_reg_reg[63]/D
                                                              1.776         
core_inst/st40_sender_inst/dout_reg_reg[20]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt2_daphne2_daq_txonly_i/gtpe2_i/TXDATA[20]
                                                              1.779         
core_inst/st40_sender_inst/dout_reg_reg[13]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt1_daphne2_daq_txonly_i/gtpe2_i/TXDATA[13]
                                                              1.786         
core_inst/st40_sender_inst/sela_reg[1]/C
                               core_inst/st40_sender_inst/dout_reg_reg[4]/D
                                                              1.789         
core_inst/gen_stream_sender[0].stream_sender_inst/dout_reg_reg[15]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXDATA[15]
                                                              1.794         
endpoint_inst/timestamp_reg_reg[30]/C
                               core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[4].stc_inst/ts_reg_reg[61]/D
                                                              1.795         
endpoint_inst/timestamp_reg_reg[30]/C
                               core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[4].stc_inst/ts_reg_reg[61]/D
                                                              1.795         
core_inst/gen_stream_sender[0].stream_sender_inst/dout_reg_reg[13]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXDATA[13]
                                                              1.801         
reset_inst/reset_fe_mclk_reg_reg/C
                               fe_inst/gen_afe[4].afe_inst/genfebit[4].dfebit_inst/iserdese2_master_inst/RST
                                                              1.801         
reset_inst/reset_fe_mclk_reg_reg/C
                               fe_inst/gen_afe[4].afe_inst/genfebit[4].dfebit_inst/iserdese2_master_inst/RST
                                                              1.801         
core_inst/st40_sender_inst/dout_reg_reg[10]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt2_daphne2_daq_txonly_i/gtpe2_i/TXDATA[10]
                                                              1.808         
endpoint_inst/timestamp_reg_reg[30]/C
                               core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[4].stc_inst/ts_reg_reg[58]/D
                                                              1.810         
endpoint_inst/timestamp_reg_reg[30]/C
                               core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[4].stc_inst/ts_reg_reg[58]/D
                                                              1.810         
phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/check_tlock_max_reg/R
                                                              1.810         
core_inst/st40_sender_inst/dout_reg_reg[15]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt2_daphne2_daq_txonly_i/gtpe2_i/TXDATA[15]
                                                              1.813         
endpoint_inst/timestamp_reg_reg[30]/C
                               core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[4].stc_inst/ts_reg_reg[60]/D
                                                              1.815         
endpoint_inst/timestamp_reg_reg[30]/C
                               core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[4].stc_inst/ts_reg_reg[60]/D
                                                              1.815         
core_inst/st40_sender_inst/dout_reg_reg[22]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt3_daphne2_daq_txonly_i/gtpe2_i/TXDATA[22]
                                                              1.819         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_time_cnt_reg[0]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[0]/CE
                                                              1.822         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_time_cnt_reg[0]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[1]/CE
                                                              1.822         
core_inst/st40_sender_inst/dout_reg_reg[8]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt1_daphne2_daq_txonly_i/gtpe2_i/TXDATA[8]
                                                              1.830         
core_inst/st40_sender_inst/dout_reg_reg[31]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt3_daphne2_daq_txonly_i/gtpe2_i/TXDATA[31]
                                                              1.831         
core_inst/st40_sender_inst/dout_reg_reg[19]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXDATA[19]
                                                              1.833         
core_inst/st40_sender_inst/dout_reg_reg[18]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt2_daphne2_daq_txonly_i/gtpe2_i/TXDATA[18]
                                                              1.840         
phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/reset_time_out_reg/S
                                                              1.841         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_wait_bypass_reg/D
                                                              1.845         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[28]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[24]/CE
                                                              1.847         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[28]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[25]/CE
                                                              1.847         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[28]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[26]/CE
                                                              1.847         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[28]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[27]/CE
                                                              1.847         
core_inst/st40_sender_inst/dout_reg_reg[6]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXDATA[6]
                                                              1.857         
core_inst/st40_sender_inst/FSM_sequential_state_reg[1]/C
                               core_inst/st40_sender_inst/kout_reg_reg[3]/D
                                                              1.864         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[28]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[28]/CE
                                                              1.865         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[28]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[29]/CE
                                                              1.865         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[28]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[30]/CE
                                                              1.865         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[28]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[31]/CE
                                                              1.865         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/dctr_reg[4]/CE
                                                              1.870         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/dctr_reg[5]/CE
                                                              1.870         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/dctr_reg[6]/CE
                                                              1.870         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/dctr_reg[7]/CE
                                                              1.870         
core_inst/st40_sender_inst/dout_reg_reg[4]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt3_daphne2_daq_txonly_i/gtpe2_i/TXDATA[4]
                                                              1.872         
endpoint_inst/timestamp_reg_reg[30]/C
                               core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[4].stc_inst/ts_reg_reg[59]/D
                                                              1.875         
endpoint_inst/timestamp_reg_reg[30]/C
                               core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[4].stc_inst/ts_reg_reg[59]/D
                                                              1.875         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[12]/R
                                                              1.875         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[13]/R
                                                              1.875         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]/R
                                                              1.875         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[15]/R
                                                              1.875         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[10]/R
                                                              1.886         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[11]/R
                                                              1.886         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[8]/R
                                                              1.886         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[9]/R
                                                              1.886         
core_inst/st40_sender_inst/dout_reg_reg[6]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt1_daphne2_daq_txonly_i/gtpe2_i/TXDATA[6]
                                                              1.887         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[0]/R
                                                              1.888         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[1]/R
                                                              1.888         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[2]/R
                                                              1.888         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[3]/R
                                                              1.888         
core_inst/st40_sender_inst/sela_reg[0]/C
                               core_inst/st40_sender_inst/dout_reg_reg[7]/D
                                                              1.889         
endpoint_inst/timestamp_reg_reg[30]/C
                               core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[4].stc_inst/ts_reg_reg[57]/D
                                                              1.894         
endpoint_inst/timestamp_reg_reg[30]/C
                               core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[4].stc_inst/ts_reg_reg[57]/D
                                                              1.894         
core_inst/st40_sender_inst/dout_reg_reg[16]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt3_daphne2_daq_txonly_i/gtpe2_i/TXDATA[16]
                                                              1.898         
phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/gtrxreset_i_reg/R
                                                              1.903         
endpoint_inst/timestamp_reg_reg[30]/C
                               core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[4].stc_inst/ts_reg_reg[54]/D
                                                              1.909         
endpoint_inst/timestamp_reg_reg[30]/C
                               core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[4].stc_inst/ts_reg_reg[54]/D
                                                              1.909         
endpoint_inst/timestamp_reg_reg[30]/C
                               core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[4].stc_inst/ts_reg_reg[56]/D
                                                              1.914         
endpoint_inst/timestamp_reg_reg[30]/C
                               core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[4].stc_inst/ts_reg_reg[56]/D
                                                              1.914         
reset_inst/reset_fe_mclk_reg_reg/C
                               fe_inst/gen_afe[4].afe_inst/genfebit[4].dfebit_inst/iserdese2_slave_inst/RST
                                                              1.918         
reset_inst/reset_fe_mclk_reg_reg/C
                               fe_inst/gen_afe[4].afe_inst/genfebit[4].dfebit_inst/iserdese2_slave_inst/RST
                                                              1.918         
core_inst/gen_stream_sender[2].stream_sender_inst/dout_reg_reg[29]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt2_daphne2_daq_txonly_i/gtpe2_i/TXDATA[29]
                                                              1.928         
endpoint_inst/timestamp_reg_reg[30]/C
                               ts_spy_gen[1].ts_spy_inst/gendelay[14].srlc32e_0_inst/D
                                                              1.929         
endpoint_inst/timestamp_reg_reg[30]/C
                               ts_spy_gen[1].ts_spy_inst/gendelay[14].srlc32e_0_inst/D
                                                              1.929         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[28]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[12]/CE
                                                              1.941         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[28]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[13]/CE
                                                              1.941         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[28]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[14]/CE
                                                              1.941         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[28]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[15]/CE
                                                              1.941         
core_inst/st40_sender_inst/dout_reg_reg[20]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt3_daphne2_daq_txonly_i/gtpe2_i/TXDATA[20]
                                                              1.942         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[28]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[0]/CE
                                                              1.943         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[28]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[1]/CE
                                                              1.943         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[28]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[2]/CE
                                                              1.943         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[28]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[3]/CE
                                                              1.943         
core_inst/st40_sender_inst/dout_reg_reg[22]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt2_daphne2_daq_txonly_i/gtpe2_i/TXDATA[22]
                                                              1.945         
core_inst/gen_stream_sender[3].stream_sender_inst/dout_reg_reg[24]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt3_daphne2_daq_txonly_i/gtpe2_i/TXDATA[24]
                                                              1.947         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1_reg[4]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[10]/CE
                                                              1.947         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1_reg[4]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[11]/CE
                                                              1.947         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1_reg[4]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[8]/CE
                                                              1.947         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1_reg[4]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[9]/CE
                                                              1.947         
core_inst/st40_sender_inst/dout_reg_reg[18]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXDATA[18]
                                                              1.953         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[28]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[20]/CE
                                                              1.957         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[28]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[21]/CE
                                                              1.957         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[28]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[22]/CE
                                                              1.957         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[28]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[23]/CE
                                                              1.957         
core_inst/st40_sender_inst/dout_reg_reg[25]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt2_daphne2_daq_txonly_i/gtpe2_i/TXDATA[25]
                                                              1.958         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[28]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[16]/CE
                                                              1.964         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[28]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[17]/CE
                                                              1.964         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[28]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[18]/CE
                                                              1.964         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[28]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[19]/CE
                                                              1.964         
core_inst/st40_sender_inst/dout_reg_reg[21]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXDATA[21]
                                                              1.971         
endpoint_inst/timestamp_reg_reg[30]/C
                               core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[4].stc_inst/ts_reg_reg[55]/D
                                                              1.974         
endpoint_inst/timestamp_reg_reg[30]/C
                               core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[4].stc_inst/ts_reg_reg[55]/D
                                                              1.974         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[28]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[4]/CE
                                                              1.976         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[28]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[5]/CE
                                                              1.976         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[28]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[6]/CE
                                                              1.976         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[28]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[7]/CE
                                                              1.976         
core_inst/st40_sender_inst/dout_reg_reg[0]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt3_daphne2_daq_txonly_i/gtpe2_i/TXDATA[0]
                                                              1.977         
phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[2]/R
                                                              1.991         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_time_cnt_reg[4]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[0]/CE
                                                              1.992         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_time_cnt_reg[4]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[1]/CE
                                                              1.992         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_time_cnt_reg[4]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[2]/CE
                                                              1.992         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_time_cnt_reg[4]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[3]/CE
                                                              1.992         
endpoint_inst/timestamp_reg_reg[30]/C
                               core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[4].stc_inst/ts_reg_reg[53]/D
                                                              1.993         
endpoint_inst/timestamp_reg_reg[30]/C
                               core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[4].stc_inst/ts_reg_reg[53]/D
                                                              1.993         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[4]/R
                                                              1.995         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[5]/R
                                                              1.995         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[6]/R
                                                              1.995         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[7]/R
                                                              1.995         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_time_cnt_reg[0]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[2]/CE
                                                              1.997         
reset_inst/reset_fe_mclk_reg_reg/C
                               fe_inst/gen_afe[4].afe_inst/ffebit_inst/iserdese2_master_inst/RST
                                                              1.998         
reset_inst/reset_fe_mclk_reg_reg/C
                               fe_inst/gen_afe[4].afe_inst/ffebit_inst/iserdese2_master_inst/RST
                                                              1.998         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[12]/R
                                                              2.001         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[13]/R
                                                              2.001         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[14]/R
                                                              2.001         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[15]/R
                                                              2.001         
endpoint_inst/timestamp_reg_reg[30]/C
                               core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[4].stc_inst/ts_reg_reg[50]/D
                                                              2.007         
endpoint_inst/timestamp_reg_reg[30]/C
                               core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[4].stc_inst/ts_reg_reg[50]/D
                                                              2.007         
phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/run_phase_alignment_int_reg/R
                                                              2.007         
phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/rx_fsm_reset_done_int_reg/R
                                                              2.007         
core_inst/st40_sender_inst/dout_reg_reg[6]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt3_daphne2_daq_txonly_i/gtpe2_i/TXDATA[6]
                                                              2.011         
endpoint_inst/timestamp_reg_reg[30]/C
                               core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[4].stc_inst/ts_reg_reg[52]/D
                                                              2.012         
endpoint_inst/timestamp_reg_reg[30]/C
                               core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[4].stc_inst/ts_reg_reg[52]/D
                                                              2.012         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[7]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_wait_bypass_reg/D
                                                              2.018         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[4]/R
                                                              2.025         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[5]/R
                                                              2.025         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[6]/R
                                                              2.025         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[7]/R
                                                              2.025         
core_inst/gen_stream_sender[0].stream_sender_inst/fifo_gen[4].fifo18e1_inst/RDCLK
                               core_inst/gen_stream_sender[0].stream_sender_inst/crc_inst/lfsr_c_reg[6]/D
                                                              2.030         
core_inst/gen_stream_sender[0].stream_sender_inst/fifo_gen[4].fifo18e1_inst/RDCLK
                               core_inst/gen_stream_sender[0].stream_sender_inst/crc_inst/lfsr_c_reg[2]/D
                                                              2.034         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[14]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/time_out_wait_bypass_reg/D
                                                              2.035         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1_reg[4]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[4]/CE
                                                              2.056         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1_reg[4]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[5]/CE
                                                              2.056         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1_reg[4]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[6]/CE
                                                              2.056         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1_reg[4]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[7]/CE
                                                              2.056         
core_inst/st40_sender_inst/dout_reg_reg[4]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt1_daphne2_daq_txonly_i/gtpe2_i/TXDATA[4]
                                                              2.062         
phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[0]/R
                                                              2.062         
phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[1]/R
                                                              2.062         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[28]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[10]/CE
                                                              2.063         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[28]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[11]/CE
                                                              2.063         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[28]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[8]/CE
                                                              2.063         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[28]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[9]/CE
                                                              2.063         
core_inst/sender0_spy_hi_inst/reset_reg_reg/C
                               core_inst/sender0_spy_lo_inst/dia_reg_reg[13]/CE
                                                              2.065         
phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                               phy_inst/U0/core_gt_common_reset_i/COMMON_RESET_reg/R
                                                              2.071         
phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                               phy_inst/U0/core_gt_common_reset_i/common_reset_asserted_reg/R
                                                              2.071         
phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                               phy_inst/U0/core_gt_common_reset_i/state_reg/R
                                                              2.071         
endpoint_inst/timestamp_reg_reg[30]/C
                               core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[4].stc_inst/ts_reg_reg[51]/D
                                                              2.072         
endpoint_inst/timestamp_reg_reg[30]/C
                               core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[4].stc_inst/ts_reg_reg[51]/D
                                                              2.072         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1_reg[4]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[0]/CE
                                                              2.073         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1_reg[4]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[1]/CE
                                                              2.073         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1_reg[4]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[2]/CE
                                                              2.073         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1_reg[4]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[3]/CE
                                                              2.073         
phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[3]/R
                                                              2.078         
endpoint_inst/timestamp_reg_reg[30]/C
                               core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[4].stc_inst/ts_reg_reg[49]/D
                                                              2.091         
endpoint_inst/timestamp_reg_reg[30]/C
                               core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[4].stc_inst/ts_reg_reg[49]/D
                                                              2.091         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[5]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_wait_bypass_reg/D
                                                              2.100         
endpoint_inst/timestamp_reg_reg[30]/C
                               core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[4].stc_inst/ts_reg_reg[46]/D
                                                              2.106         
endpoint_inst/timestamp_reg_reg[30]/C
                               core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[4].stc_inst/ts_reg_reg[46]/D
                                                              2.106         
reset_inst/reset_fe_mclk_reg_reg/C
                               fe_inst/gen_afe[4].afe_inst/ffebit_inst/iserdese2_slave_inst/RST
                                                              2.107         
reset_inst/reset_fe_mclk_reg_reg/C
                               fe_inst/gen_afe[4].afe_inst/ffebit_inst/iserdese2_slave_inst/RST
                                                              2.107         
endpoint_inst/timestamp_reg_reg[30]/C
                               core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[4].stc_inst/ts_reg_reg[48]/D
                                                              2.111         
endpoint_inst/timestamp_reg_reg[30]/C
                               core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[4].stc_inst/ts_reg_reg[48]/D
                                                              2.111         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[10]/R
                                                              2.113         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[11]/R
                                                              2.113         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[8]/R
                                                              2.113         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[9]/R
                                                              2.113         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[1]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_reg/D
                                                              2.115         
endpoint_inst/timestamp_reg_reg[30]/C
                               core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[4].stc_inst/ts_reg_reg[47]/D
                                                              2.171         
endpoint_inst/timestamp_reg_reg[30]/C
                               core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[4].stc_inst/ts_reg_reg[47]/D
                                                              2.171         
reset_inst/reset_fe_mclk_reg_reg/C
                               fe_inst/gen_afe[4].afe_inst/genfebit[3].dfebit_inst/iserdese2_master_inst/RST
                                                              2.186         
reset_inst/reset_fe_mclk_reg_reg/C
                               fe_inst/gen_afe[4].afe_inst/genfebit[3].dfebit_inst/iserdese2_master_inst/RST
                                                              2.186         
endpoint_inst/timestamp_reg_reg[30]/C
                               core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[4].stc_inst/ts_reg_reg[45]/D
                                                              2.190         
endpoint_inst/timestamp_reg_reg[30]/C
                               core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[4].stc_inst/ts_reg_reg[45]/D
                                                              2.190         
endpoint_inst/timestamp_reg_reg[30]/C
                               core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[4].stc_inst/ts_reg_reg[42]/D
                                                              2.205         
endpoint_inst/timestamp_reg_reg[30]/C
                               core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[4].stc_inst/ts_reg_reg[42]/D
                                                              2.205         
endpoint_inst/timestamp_reg_reg[30]/C
                               core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[4].stc_inst/ts_reg_reg[44]/D
                                                              2.210         
endpoint_inst/timestamp_reg_reg[30]/C
                               core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[4].stc_inst/ts_reg_reg[44]/D
                                                              2.210         
eth_int_inst/reset_mgr/reset_reg_replica/C
                               eth_int_inst/data_manager_blk/TX_CTRL_MAC_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RST
                                                              2.213         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[1]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[15]/D
                                                              2.217         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[1]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[13]/D
                                                              2.222         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[4]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[13]/D
                                                              2.227         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[4]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[15]/D
                                                              2.232         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[18]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[16]/CE
                                                              2.241         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[18]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[17]/CE
                                                              2.241         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[18]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[18]/CE
                                                              2.241         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[18]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[19]/CE
                                                              2.241         
endpoint_inst/timestamp_reg_reg[30]/C
                               core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[4].stc_inst/ts_reg_reg[43]/D
                                                              2.270         
endpoint_inst/timestamp_reg_reg[30]/C
                               core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[4].stc_inst/ts_reg_reg[43]/D
                                                              2.270         
phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_done_reg/CLR
                                                              2.284         
endpoint_inst/timestamp_reg_reg[30]/C
                               core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[4].stc_inst/ts_reg_reg[41]/D
                                                              2.289         
endpoint_inst/timestamp_reg_reg[30]/C
                               core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[4].stc_inst/ts_reg_reg[41]/D
                                                              2.289         
reset_inst/reset_fe_mclk_reg_reg/C
                               fe_inst/gen_afe[4].afe_inst/genfebit[3].dfebit_inst/iserdese2_slave_inst/RST
                                                              2.296         
reset_inst/reset_fe_mclk_reg_reg/C
                               fe_inst/gen_afe[4].afe_inst/genfebit[3].dfebit_inst/iserdese2_slave_inst/RST
                                                              2.296         
endpoint_inst/timestamp_reg_reg[30]/C
                               core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[4].stc_inst/ts_reg_reg[38]/D
                                                              2.304         
endpoint_inst/timestamp_reg_reg[30]/C
                               core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[4].stc_inst/ts_reg_reg[38]/D
                                                              2.304         
endpoint_inst/timestamp_reg_reg[30]/C
                               core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[4].stc_inst/ts_reg_reg[40]/D
                                                              2.309         
endpoint_inst/timestamp_reg_reg[30]/C
                               core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[4].stc_inst/ts_reg_reg[40]/D
                                                              2.309         
reset_inst/reset_fe_mclk_reg_reg/C
                               fe_inst/gen_afe[4].afe_inst/auto_fsm_inst/count_reg_reg[2]/R
                                                              2.332         
reset_inst/reset_fe_mclk_reg_reg/C
                               fe_inst/gen_afe[4].afe_inst/auto_fsm_inst/count_reg_reg[3]/R
                                                              2.332         
reset_inst/reset_fe_mclk_reg_reg/C
                               fe_inst/gen_afe[4].afe_inst/auto_fsm_inst/count_reg_reg[5]/R
                                                              2.332         
reset_inst/reset_fe_mclk_reg_reg/C
                               fe_inst/gen_afe[4].afe_inst/auto_fsm_inst/count_reg_reg[6]/R
                                                              2.332         
reset_inst/reset_fe_mclk_reg_reg/C
                               fe_inst/gen_afe[4].afe_inst/auto_fsm_inst/count_reg_reg[2]/R
                                                              2.332         
reset_inst/reset_fe_mclk_reg_reg/C
                               fe_inst/gen_afe[4].afe_inst/auto_fsm_inst/count_reg_reg[3]/R
                                                              2.332         
reset_inst/reset_fe_mclk_reg_reg/C
                               fe_inst/gen_afe[4].afe_inst/auto_fsm_inst/count_reg_reg[5]/R
                                                              2.332         
reset_inst/reset_fe_mclk_reg_reg/C
                               fe_inst/gen_afe[4].afe_inst/auto_fsm_inst/count_reg_reg[6]/R
                                                              2.332         
reset_inst/reset_fe_mclk_reg_reg/C
                               fe_inst/gen_afe[4].afe_inst/auto_fsm_inst/count_reg_reg[4]/R
                                                              2.336         
reset_inst/reset_fe_mclk_reg_reg/C
                               fe_inst/gen_afe[4].afe_inst/auto_fsm_inst/count_reg_reg[4]/R
                                                              2.336         
endpoint_inst/timestamp_reg_reg[30]/C
                               core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[4].stc_inst/ts_reg_reg[39]/D
                                                              2.369         
endpoint_inst/timestamp_reg_reg[30]/C
                               core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[4].stc_inst/ts_reg_reg[39]/D
                                                              2.369         
endpoint_inst/timestamp_reg_reg[30]/C
                               core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[4].stc_inst/ts_reg_reg[37]/D
                                                              2.388         
endpoint_inst/timestamp_reg_reg[30]/C
                               core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[4].stc_inst/ts_reg_reg[37]/D
                                                              2.388         
endpoint_inst/timestamp_reg_reg[30]/C
                               core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[4].stc_inst/ts_reg_reg[34]/D
                                                              2.402         
endpoint_inst/timestamp_reg_reg[30]/C
                               core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[4].stc_inst/ts_reg_reg[34]/D
                                                              2.402         
endpoint_inst/timestamp_reg_reg[30]/C
                               core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[4].stc_inst/ts_reg_reg[36]/D
                                                              2.407         
endpoint_inst/timestamp_reg_reg[30]/C
                               core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[4].stc_inst/ts_reg_reg[36]/D
                                                              2.407         
phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[3]/CLR
                                                              2.465         
phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[4]/CLR
                                                              2.465         
phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[5]/CLR
                                                              2.465         
phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[6]/CLR
                                                              2.465         
endpoint_inst/timestamp_reg_reg[30]/C
                               core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[4].stc_inst/ts_reg_reg[35]/D
                                                              2.467         
endpoint_inst/timestamp_reg_reg[30]/C
                               core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[4].stc_inst/ts_reg_reg[35]/D
                                                              2.467         
phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[2]/CLR
                                                              2.468         
endpoint_inst/timestamp_reg_reg[50]/C
                               core_inst/gen_stream_sender[0].stream_sender_inst/timestamp_reg_reg[50]/D
                                                              2.476         
endpoint_inst/timestamp_reg_reg[50]/C
                               core_inst/gen_stream_sender[0].stream_sender_inst/timestamp_reg_reg[50]/D
                                                              2.476         
endpoint_inst/timestamp_reg_reg[30]/C
                               core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[4].stc_inst/ts_reg_reg[33]/D
                                                              2.486         
endpoint_inst/timestamp_reg_reg[30]/C
                               core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[4].stc_inst/ts_reg_reg[33]/D
                                                              2.486         
endpoint_inst/timestamp_reg_reg[30]/C
                               core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[3].stc_inst/ts_reg_reg[62]/D
                                                              2.489         
endpoint_inst/timestamp_reg_reg[30]/C
                               core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[3].stc_inst/ts_reg_reg[62]/D
                                                              2.489         
reset_inst/reset_fe_mclk_reg_reg/C
                               fe_inst/gen_afe[4].afe_inst/genfebit[2].dfebit_inst/iserdese2_master_inst/RST
                                                              2.547         
reset_inst/reset_fe_mclk_reg_reg/C
                               fe_inst/gen_afe[4].afe_inst/genfebit[2].dfebit_inst/iserdese2_master_inst/RST
                                                              2.547         
endpoint_inst/timestamp_reg_reg[30]/C
                               core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[3].stc_inst/ts_reg_reg[63]/D
                                                              2.547         
endpoint_inst/timestamp_reg_reg[30]/C
                               core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[3].stc_inst/ts_reg_reg[63]/D
                                                              2.547         
endpoint_inst/timestamp_reg_reg[30]/C
                               core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[3].stc_inst/ts_reg_reg[61]/D
                                                              2.568         
endpoint_inst/timestamp_reg_reg[30]/C
                               core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[3].stc_inst/ts_reg_reg[61]/D
                                                              2.568         
endpoint_inst/timestamp_reg_reg[30]/C
                               core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[3].stc_inst/ts_reg_reg[60]/D
                                                              2.582         
endpoint_inst/timestamp_reg_reg[30]/C
                               core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[3].stc_inst/ts_reg_reg[60]/D
                                                              2.582         
phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[0]/CLR
                                                              2.583         
phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[1]/CLR
                                                              2.583         
endpoint_inst/timestamp_reg_reg[30]/C
                               core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[3].stc_inst/ts_reg_reg[58]/D
                                                              2.587         
endpoint_inst/timestamp_reg_reg[30]/C
                               core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[3].stc_inst/ts_reg_reg[58]/D
                                                              2.587         
endpoint_inst/timestamp_reg_reg[30]/C
                               core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[4].stc_inst/ts_reg_reg[32]/D
                                                              2.595         
endpoint_inst/timestamp_reg_reg[30]/C
                               core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[4].stc_inst/ts_reg_reg[32]/D
                                                              2.595         
endpoint_inst/timestamp_reg_reg[30]/C
                               core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[4].stc_inst/ts_reg_reg[31]/D
                                                              2.644         
endpoint_inst/timestamp_reg_reg[30]/C
                               core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[4].stc_inst/ts_reg_reg[31]/D
                                                              2.644         
endpoint_inst/timestamp_reg_reg[30]/C
                               core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[3].stc_inst/ts_reg_reg[59]/D
                                                              2.645         
endpoint_inst/timestamp_reg_reg[30]/C
                               core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[3].stc_inst/ts_reg_reg[59]/D
                                                              2.645         
reset_inst/reset_fe_mclk_reg_reg/C
                               fe_inst/gen_afe[4].afe_inst/genfebit[2].dfebit_inst/iserdese2_slave_inst/RST
                                                              2.665         
reset_inst/reset_fe_mclk_reg_reg/C
                               fe_inst/gen_afe[4].afe_inst/genfebit[2].dfebit_inst/iserdese2_slave_inst/RST
                                                              2.665         
endpoint_inst/timestamp_reg_reg[30]/C
                               core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[3].stc_inst/ts_reg_reg[57]/D
                                                              2.666         
endpoint_inst/timestamp_reg_reg[30]/C
                               core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[3].stc_inst/ts_reg_reg[57]/D
                                                              2.666         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/txmod/cctr_reg[1]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/txmod/cctr_reg[1]/D
                                                              2.681         
endpoint_inst/timestamp_reg_reg[30]/C
                               core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[3].stc_inst/ts_reg_reg[56]/D
                                                              2.682         
endpoint_inst/timestamp_reg_reg[30]/C
                               core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[3].stc_inst/ts_reg_reg[56]/D
                                                              2.682         
endpoint_inst/timestamp_reg_reg[30]/C
                               core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[3].stc_inst/ts_reg_reg[54]/D
                                                              2.687         
endpoint_inst/timestamp_reg_reg[30]/C
                               core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[3].stc_inst/ts_reg_reg[54]/D
                                                              2.687         
endpoint_inst/timestamp_reg_reg[30]/C
                               core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[3].stc_inst/ts_reg_reg[55]/D
                                                              2.745         
endpoint_inst/timestamp_reg_reg[30]/C
                               core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[3].stc_inst/ts_reg_reg[55]/D
                                                              2.745         
eth_int_inst/reset_mgr/reset_reg_replica/C
                               eth_int_inst/data_manager_blk/RX_DATA_INFO_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/RST
                                                              2.755         
reset_inst/reset_fe_mclk_reg_reg/C
                               fe_inst/gen_afe[4].afe_inst/auto_fsm_inst/old_reg_reg[0]/CE
                                                              2.763         
reset_inst/reset_fe_mclk_reg_reg/C
                               fe_inst/gen_afe[4].afe_inst/auto_fsm_inst/old_reg_reg[11]/CE
                                                              2.763         
reset_inst/reset_fe_mclk_reg_reg/C
                               fe_inst/gen_afe[4].afe_inst/auto_fsm_inst/old_reg_reg[1]/CE
                                                              2.763         
reset_inst/reset_fe_mclk_reg_reg/C
                               fe_inst/gen_afe[4].afe_inst/auto_fsm_inst/old_reg_reg[4]/CE
                                                              2.763         
reset_inst/reset_fe_mclk_reg_reg/C
                               fe_inst/gen_afe[4].afe_inst/auto_fsm_inst/old_reg_reg[5]/CE
                                                              2.763         
reset_inst/reset_fe_mclk_reg_reg/C
                               fe_inst/gen_afe[4].afe_inst/auto_fsm_inst/old_reg_reg[6]/CE
                                                              2.763         
reset_inst/reset_fe_mclk_reg_reg/C
                               fe_inst/gen_afe[4].afe_inst/auto_fsm_inst/old_reg_reg[7]/CE
                                                              2.763         
reset_inst/reset_fe_mclk_reg_reg/C
                               fe_inst/gen_afe[4].afe_inst/auto_fsm_inst/old_reg_reg[8]/CE
                                                              2.763         
reset_inst/reset_fe_mclk_reg_reg/C
                               fe_inst/gen_afe[4].afe_inst/auto_fsm_inst/old_reg_reg[0]/CE
                                                              2.763         
reset_inst/reset_fe_mclk_reg_reg/C
                               fe_inst/gen_afe[4].afe_inst/auto_fsm_inst/old_reg_reg[11]/CE
                                                              2.763         
reset_inst/reset_fe_mclk_reg_reg/C
                               fe_inst/gen_afe[4].afe_inst/auto_fsm_inst/old_reg_reg[1]/CE
                                                              2.763         
reset_inst/reset_fe_mclk_reg_reg/C
                               fe_inst/gen_afe[4].afe_inst/auto_fsm_inst/old_reg_reg[4]/CE
                                                              2.763         
reset_inst/reset_fe_mclk_reg_reg/C
                               fe_inst/gen_afe[4].afe_inst/auto_fsm_inst/old_reg_reg[5]/CE
                                                              2.763         
reset_inst/reset_fe_mclk_reg_reg/C
                               fe_inst/gen_afe[4].afe_inst/auto_fsm_inst/old_reg_reg[6]/CE
                                                              2.763         
reset_inst/reset_fe_mclk_reg_reg/C
                               fe_inst/gen_afe[4].afe_inst/auto_fsm_inst/old_reg_reg[7]/CE
                                                              2.763         
reset_inst/reset_fe_mclk_reg_reg/C
                               fe_inst/gen_afe[4].afe_inst/auto_fsm_inst/old_reg_reg[8]/CE
                                                              2.763         
endpoint_inst/timestamp_reg_reg[30]/C
                               core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[3].stc_inst/ts_reg_reg[53]/D
                                                              2.766         
endpoint_inst/timestamp_reg_reg[30]/C
                               core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[3].stc_inst/ts_reg_reg[53]/D
                                                              2.766         
endpoint_inst/timestamp_reg_reg[30]/C
                               core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[3].stc_inst/ts_reg_reg[52]/D
                                                              2.780         
endpoint_inst/timestamp_reg_reg[30]/C
                               core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[3].stc_inst/ts_reg_reg[52]/D
                                                              2.780         
endpoint_inst/timestamp_reg_reg[30]/C
                               core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[3].stc_inst/ts_reg_reg[50]/D
                                                              2.785         
endpoint_inst/timestamp_reg_reg[30]/C
                               core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[3].stc_inst/ts_reg_reg[50]/D
                                                              2.785         
reset_inst/reset_fe_mclk_reg_reg/C
                               fe_inst/gen_afe[4].afe_inst/auto_fsm_inst/count_reg_reg[2]/CE
                                                              2.798         
reset_inst/reset_fe_mclk_reg_reg/C
                               fe_inst/gen_afe[4].afe_inst/auto_fsm_inst/count_reg_reg[3]/CE
                                                              2.798         
reset_inst/reset_fe_mclk_reg_reg/C
                               fe_inst/gen_afe[4].afe_inst/auto_fsm_inst/count_reg_reg[5]/CE
                                                              2.798         
reset_inst/reset_fe_mclk_reg_reg/C
                               fe_inst/gen_afe[4].afe_inst/auto_fsm_inst/count_reg_reg[6]/CE
                                                              2.798         
reset_inst/reset_fe_mclk_reg_reg/C
                               fe_inst/gen_afe[4].afe_inst/auto_fsm_inst/count_reg_reg[2]/CE
                                                              2.798         
reset_inst/reset_fe_mclk_reg_reg/C
                               fe_inst/gen_afe[4].afe_inst/auto_fsm_inst/count_reg_reg[3]/CE
                                                              2.798         
reset_inst/reset_fe_mclk_reg_reg/C
                               fe_inst/gen_afe[4].afe_inst/auto_fsm_inst/count_reg_reg[5]/CE
                                                              2.798         
reset_inst/reset_fe_mclk_reg_reg/C
                               fe_inst/gen_afe[4].afe_inst/auto_fsm_inst/count_reg_reg[6]/CE
                                                              2.798         
phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[0]/CLR
                                                              2.821         
eth_int_inst/reset_mgr/reset_reg_replica/C
                               eth_int_inst/data_manager_blk/TX_CTRL_INFO_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/RST
                                                              2.821         
reset_inst/reset_fe_mclk_reg_reg/C
                               fe_inst/gen_afe[4].afe_inst/auto_fsm_inst/count_reg_reg[0]/CE
                                                              2.830         
reset_inst/reset_fe_mclk_reg_reg/C
                               fe_inst/gen_afe[4].afe_inst/auto_fsm_inst/count_reg_reg[1]/CE
                                                              2.830         
reset_inst/reset_fe_mclk_reg_reg/C
                               fe_inst/gen_afe[4].afe_inst/auto_fsm_inst/count_reg_reg[0]/CE
                                                              2.830         
reset_inst/reset_fe_mclk_reg_reg/C
                               fe_inst/gen_afe[4].afe_inst/auto_fsm_inst/count_reg_reg[1]/CE
                                                              2.830         
endpoint_inst/timestamp_reg_reg[30]/C
                               core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[3].stc_inst/ts_reg_reg[51]/D
                                                              2.843         
endpoint_inst/timestamp_reg_reg[30]/C
                               core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[3].stc_inst/ts_reg_reg[51]/D
                                                              2.843         
phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_done_reg/CLR
                                                              2.846         
endpoint_inst/timestamp_reg_reg[50]/C
                               core_inst/gen_stream_sender[3].stream_sender_inst/timestamp_reg_reg[50]/D
                                                              2.847         
endpoint_inst/timestamp_reg_reg[50]/C
                               core_inst/gen_stream_sender[3].stream_sender_inst/timestamp_reg_reg[50]/D
                                                              2.847         
reset_inst/reset_fe_mclk_reg_reg/C
                               fe_inst/gen_afe[4].afe_inst/auto_fsm_inst/cntvalue_reg_reg[0]/CE
                                                              2.862         
reset_inst/reset_fe_mclk_reg_reg/C
                               fe_inst/gen_afe[4].afe_inst/auto_fsm_inst/cntvalue_reg_reg[1]/CE
                                                              2.862         
reset_inst/reset_fe_mclk_reg_reg/C
                               fe_inst/gen_afe[4].afe_inst/auto_fsm_inst/cntvalue_reg_reg[0]/CE
                                                              2.862         
reset_inst/reset_fe_mclk_reg_reg/C
                               fe_inst/gen_afe[4].afe_inst/auto_fsm_inst/cntvalue_reg_reg[1]/CE
                                                              2.862         
endpoint_inst/timestamp_reg_reg[30]/C
                               core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[3].stc_inst/ts_reg_reg[49]/D
                                                              2.864         
endpoint_inst/timestamp_reg_reg[30]/C
                               core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[3].stc_inst/ts_reg_reg[49]/D
                                                              2.864         
reset_inst/reset_fe_mclk_reg_reg/C
                               fe_inst/gen_afe[4].afe_inst/auto_fsm_inst/old_reg_reg[10]/CE
                                                              2.865         
reset_inst/reset_fe_mclk_reg_reg/C
                               fe_inst/gen_afe[4].afe_inst/auto_fsm_inst/old_reg_reg[12]/CE
                                                              2.865         
reset_inst/reset_fe_mclk_reg_reg/C
                               fe_inst/gen_afe[4].afe_inst/auto_fsm_inst/old_reg_reg[13]/CE
                                                              2.865         
reset_inst/reset_fe_mclk_reg_reg/C
                               fe_inst/gen_afe[4].afe_inst/auto_fsm_inst/old_reg_reg[2]/CE
                                                              2.865         
reset_inst/reset_fe_mclk_reg_reg/C
                               fe_inst/gen_afe[4].afe_inst/auto_fsm_inst/old_reg_reg[3]/CE
                                                              2.865         
reset_inst/reset_fe_mclk_reg_reg/C
                               fe_inst/gen_afe[4].afe_inst/auto_fsm_inst/old_reg_reg[10]/CE
                                                              2.865         
reset_inst/reset_fe_mclk_reg_reg/C
                               fe_inst/gen_afe[4].afe_inst/auto_fsm_inst/old_reg_reg[12]/CE
                                                              2.865         
reset_inst/reset_fe_mclk_reg_reg/C
                               fe_inst/gen_afe[4].afe_inst/auto_fsm_inst/old_reg_reg[13]/CE
                                                              2.865         
reset_inst/reset_fe_mclk_reg_reg/C
                               fe_inst/gen_afe[4].afe_inst/auto_fsm_inst/old_reg_reg[2]/CE
                                                              2.865         
reset_inst/reset_fe_mclk_reg_reg/C
                               fe_inst/gen_afe[4].afe_inst/auto_fsm_inst/old_reg_reg[3]/CE
                                                              2.865         
reset_inst/reset_fe_mclk_reg_reg/C
                               fe_inst/gen_afe[4].afe_inst/auto_fsm_inst/old_reg_reg[9]/CE
                                                              2.871         
reset_inst/reset_fe_mclk_reg_reg/C
                               fe_inst/gen_afe[4].afe_inst/auto_fsm_inst/old_reg_reg[9]/CE
                                                              2.871         
endpoint_inst/timestamp_reg_reg[30]/C
                               core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[3].stc_inst/ts_reg_reg[48]/D
                                                              2.879         
endpoint_inst/timestamp_reg_reg[30]/C
                               core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[3].stc_inst/ts_reg_reg[48]/D
                                                              2.879         
endpoint_inst/timestamp_reg_reg[30]/C
                               core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[3].stc_inst/ts_reg_reg[46]/D
                                                              2.884         
endpoint_inst/timestamp_reg_reg[30]/C
                               core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[3].stc_inst/ts_reg_reg[46]/D
                                                              2.884         
reset_inst/reset_fe_mclk_reg_reg/C
                               fe_inst/gen_afe[4].afe_inst/genfebit[0].dfebit_inst/iserdese2_master_inst/RST
                                                              2.905         
reset_inst/reset_fe_mclk_reg_reg/C
                               fe_inst/gen_afe[4].afe_inst/genfebit[0].dfebit_inst/iserdese2_master_inst/RST
                                                              2.905         
eth_int_inst/reset_mgr/reset_reg_replica/C
                               eth_int_inst/data_manager_blk/TX_CTRL_ADDR_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RST
                                                              2.915         
reset_inst/reset_fe_mclk_reg_reg/C
                               fe_inst/gen_afe[4].afe_inst/auto_fsm_inst/count_reg_reg[4]/CE
                                                              2.918         
reset_inst/reset_fe_mclk_reg_reg/C
                               fe_inst/gen_afe[4].afe_inst/auto_fsm_inst/count_reg_reg[4]/CE
                                                              2.918         
fe_inst/gen_afe[0].afe_inst/genfebit[3].dfebit_inst/iserdese2_slave_inst/CLKDIV
                               gen_spy_afe[0].gen_spy_bit[3].spy_inst/gendelay[10].srlc32e_0_inst/D
                                                              2.927         
fe_inst/gen_afe[0].afe_inst/genfebit[3].dfebit_inst/iserdese2_slave_inst/CLKDIV
                               gen_spy_afe[0].gen_spy_bit[3].spy_inst/gendelay[10].srlc32e_0_inst/D
                                                              2.927         
endpoint_inst/timestamp_reg_reg[30]/C
                               core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[4].stc_inst/ts_reg_reg[30]/D
                                                              2.938         
endpoint_inst/timestamp_reg_reg[30]/C
                               core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[4].stc_inst/ts_reg_reg[30]/D
                                                              2.938         
endpoint_inst/timestamp_reg_reg[30]/C
                               core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[3].stc_inst/ts_reg_reg[47]/D
                                                              2.942         
endpoint_inst/timestamp_reg_reg[30]/C
                               core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[3].stc_inst/ts_reg_reg[47]/D
                                                              2.942         
reset_inst/reset_fe_mclk_reg_reg/C
                               fe_inst/gen_afe[4].afe_inst/auto_fsm_inst/new_reg_reg[0]/CE
                                                              2.956         
reset_inst/reset_fe_mclk_reg_reg/C
                               fe_inst/gen_afe[4].afe_inst/auto_fsm_inst/new_reg_reg[0]/CE
                                                              2.956         
phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[1]/CLR
                                                              2.987         
phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[6]/CLR
                                                              2.987         
phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[4]/CLR
                                                              3.026         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/cctr_reg[0]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/cctr_reg[1]/D
                                                              3.037         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/cctr_reg[0]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/cctr_reg[0]/D
                                                              3.039         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/txmod/cctr_reg[0]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/txmod/cctr_reg[0]/D
                                                              3.050         
phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[2]/CLR
                                                              3.060         
phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[3]/CLR
                                                              3.060         
phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[5]/CLR
                                                              3.060         
eth_int_inst/reset_mgr/reset_reg_replica/C
                               eth_int_inst/data_manager_blk/RX_SRC_ADDR_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RST
                                                              3.277         
eth_int_inst/reset_mgr/reset_reg_replica/C
                               eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RST
                                                              3.291         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXMCOMMAALIGNEN
                                                              4.292         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXPCOMMAALIGNEN
                                                              4.292         
eth_int_inst/reset_mgr/reset_reg_replica_1/C
                               eth_int_inst/data_manager_blk/TX_DATA_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RST
                                                              4.455         
eth_int_inst/reset_mgr/reset_reg_replica_3/C
                               eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[17]/PRE
                                                              4.499         
eth_int_inst/reset_mgr/reset_reg_replica_3/C
                               eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[18]/PRE
                                                              4.499         
eth_int_inst/reset_mgr/reset_reg_replica_3/C
                               eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[26]/PRE
                                                              4.499         
eth_int_inst/reset_mgr/reset_reg_replica_3/C
                               eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[27]/PRE
                                                              4.499         
eth_int_inst/reset_mgr/reset_reg_replica_3/C
                               eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[10]/PRE
                                                              4.623         
eth_int_inst/reset_mgr/reset_reg_replica_3/C
                               eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[15]/PRE
                                                              4.623         
eth_int_inst/reset_mgr/reset_reg_replica_3/C
                               eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[23]/PRE
                                                              4.623         
eth_int_inst/reset_mgr/reset_reg_replica_3/C
                               eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[2]/PRE
                                                              4.623         
eth_int_inst/reset_mgr/reset_reg_replica_3/C
                               eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[31]/PRE
                                                              4.623         
eth_int_inst/reset_mgr/reset_reg_replica_3/C
                               eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[5]/PRE
                                                              4.623         
eth_int_inst/reset_mgr/reset_reg_replica_3/C
                               eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[7]/PRE
                                                              4.623         
eth_int_inst/reset_mgr/reset_reg_replica_3/C
                               eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[11]/PRE
                                                              4.840         
eth_int_inst/reset_mgr/reset_reg_replica_3/C
                               eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[19]/PRE
                                                              4.840         
eth_int_inst/reset_mgr/reset_reg_replica_3/C
                               eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[1]/PRE
                                                              4.840         
eth_int_inst/reset_mgr/reset_reg_replica_3/C
                               eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[25]/PRE
                                                              4.840         
eth_int_inst/reset_mgr/reset_reg_replica_3/C
                               eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[3]/PRE
                                                              4.840         
eth_int_inst/reset_mgr/reset_reg_replica_3/C
                               eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[13]/PRE
                                                              4.959         
eth_int_inst/reset_mgr/reset_reg_replica_3/C
                               eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[21]/PRE
                                                              4.959         
eth_int_inst/reset_mgr/reset_reg_replica_3/C
                               eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[29]/PRE
                                                              4.959         
eth_int_inst/reset_mgr/reset_reg_replica_3/C
                               eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[6]/PRE
                                                              4.959         
eth_int_inst/reset_mgr/reset_reg_replica_3/C
                               eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[9]/PRE
                                                              4.959         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[4]/D
                                                              4.967         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[0]/D
                                                              5.016         
eth_int_inst/reset_mgr/reset_reg_replica_3/C
                               eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[14]/PRE
                                                              5.165         
eth_int_inst/reset_mgr/reset_reg_replica_3/C
                               eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[20]/PRE
                                                              5.165         
eth_int_inst/reset_mgr/reset_reg_replica_3/C
                               eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[22]/PRE
                                                              5.165         
eth_int_inst/reset_mgr/reset_reg_replica_3/C
                               eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[28]/PRE
                                                              5.165         
eth_int_inst/reset_mgr/reset_reg_replica_3/C
                               eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[30]/PRE
                                                              5.165         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[11]/D
                                                              5.173         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[3]/D
                                                              5.178         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[13]/CE
                                                              5.182         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[0]/CE
                                                              5.197         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[1]/CE
                                                              5.197         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[6]/CE
                                                              5.197         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[7]/CE
                                                              5.197         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[12]/CE
                                                              5.220         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[13]/CE
                                                              5.220         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[4]/CE
                                                              5.220         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[5]/CE
                                                              5.220         
eth_int_inst/reset_mgr/reset_reg_replica_3/C
                               eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[12]/PRE
                                                              5.239         
eth_int_inst/reset_mgr/reset_reg_replica_3/C
                               eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[16]/PRE
                                                              5.239         
eth_int_inst/reset_mgr/reset_reg_replica_3/C
                               eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[24]/PRE
                                                              5.239         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[12]/D
                                                              5.247         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[8]/D
                                                              5.281         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[12]/CE
                                                              5.291         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[4]/CE
                                                              5.291         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[5]/CE
                                                              5.291         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[2]/D
                                                              5.291         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[0]/CE
                                                              5.297         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[1]/CE
                                                              5.297         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[6]/CE
                                                              5.297         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[7]/CE
                                                              5.297         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[10]/D
                                                              5.330         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[6]/D
                                                              5.355         
eth_int_inst/reset_mgr/reset_reg_replica_3/C
                               eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[0]/PRE
                                                              5.362         
eth_int_inst/reset_mgr/reset_reg_replica_3/C
                               eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[4]/PRE
                                                              5.362         
eth_int_inst/reset_mgr/reset_reg_replica_3/C
                               eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[8]/PRE
                                                              5.362         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[14]/CE
                                                              5.386         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[15]/CE
                                                              5.386         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[8]/CE
                                                              5.386         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[9]/CE
                                                              5.386         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/drp_op_done_o_reg/D
                                                              5.401         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[14]/CE
                                                              5.402         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[15]/CE
                                                              5.402         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[8]/CE
                                                              5.402         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[9]/CE
                                                              5.402         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[7]/D
                                                              5.406         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[8]/D
                                                              5.424         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[15]/D
                                                              5.430         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[5]/D
                                                              5.435         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[13]/D
                                                              5.451         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[9]/D
                                                              5.452         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/txcharisk_double_reg[0]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[0]/D
                                                              5.457         
eth_int_inst/reset_mgr/reset_reg_replica_5/C
                               eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[13]/PRE
                                                              5.462         
eth_int_inst/reset_mgr/reset_reg_replica_5/C
                               eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[14]/PRE
                                                              5.462         
eth_int_inst/reset_mgr/reset_reg_replica_5/C
                               eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[5]/PRE
                                                              5.462         
eth_int_inst/reset_mgr/reset_reg_replica_5/C
                               eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[6]/PRE
                                                              5.462         
eth_int_inst/reset_mgr/reset_reg_replica_5/C
                               eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[11]/PRE
                                                              5.466         
eth_int_inst/reset_mgr/reset_reg_replica_5/C
                               eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[19]/PRE
                                                              5.466         
eth_int_inst/reset_mgr/reset_reg_replica_5/C
                               eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[3]/PRE
                                                              5.466         
eth_int_inst/reset_mgr/reset_reg_replica_5/C
                               eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[8]/PRE
                                                              5.466         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[13]/D
                                                              5.473         
eth_int_inst/reset_mgr/reset_reg_replica_5/C
                               eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[16]/PRE
                                                              5.493         
eth_int_inst/reset_mgr/reset_reg_replica_5/C
                               eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[21]/PRE
                                                              5.493         
eth_int_inst/reset_mgr/reset_reg_replica_5/C
                               eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[22]/PRE
                                                              5.493         
eth_int_inst/reset_mgr/reset_reg_replica_5/C
                               eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[29]/PRE
                                                              5.493         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[10]/CLR
                                                              5.499         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[11]/CLR
                                                              5.499         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[2]/CLR
                                                              5.499         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[3]/CLR
                                                              5.499         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[14]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[14]/D
                                                              5.523         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[10]/D
                                                              5.525         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[2]/CE
                                                              5.526         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[3]/CE
                                                              5.526         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[1]/D
                                                              5.526         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[5]/CLR
                                                              5.527         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[6]/CLR
                                                              5.527         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[7]/CLR
                                                              5.527         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_o_reg/CLR
                                                              5.527         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[4]/D
                                                              5.529         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[10]/CE
                                                              5.538         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[11]/CE
                                                              5.538         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[1]/PRE
                                                              5.566         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[2]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]/D
                                                              5.571         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[11]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[11]/D
                                                              5.576         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[15]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]/D
                                                              5.592         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[1]/D
                                                              5.599         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[14]/D
                                                              5.617         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[10]/CE
                                                              5.626         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[11]/CE
                                                              5.626         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[2]/CE
                                                              5.626         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[3]/CE
                                                              5.626         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[13]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[13]/D
                                                              5.637         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[2]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPDI[6]
                                                              5.642         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[5]/D
                                                              5.651         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[5]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[5]/D
                                                              5.655         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[0]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[0]/D
                                                              5.656         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[14]/CLR
                                                              5.658         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[15]/CLR
                                                              5.658         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[8]/CLR
                                                              5.658         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[9]/CLR
                                                              5.658         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[0]/D
                                                              5.658         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[10]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[10]/D
                                                              5.662         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[2]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPDI[10]
                                                              5.670         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[7]/D
                                                              5.678         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/drp_op_done_o_reg/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPDI[15]
                                                              5.681         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[6]/D
                                                              5.682         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[11]/D
                                                              5.682         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[1]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[1]/D
                                                              5.694         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[9]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]/D
                                                              5.696         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[14]/D
                                                              5.700         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[12]/D
                                                              5.706         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[2]/D
                                                              5.708         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[0]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[0]/D
                                                              5.710         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_s_reg/CLR
                                                              5.710         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_ss_reg/CLR
                                                              5.710         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[3]/D
                                                              5.715         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[9]/D
                                                              5.723         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[4]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[4]/D
                                                              5.728         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/txcharisk_double_reg[1]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]/D
                                                              5.738         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[3]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[3]/D
                                                              5.740         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[0]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[0]/D
                                                              5.740         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[0]/CLR
                                                              5.749         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[1]/CLR
                                                              5.749         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[6]/CLR
                                                              5.749         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[7]/CLR
                                                              5.749         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[12]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[12]/D
                                                              5.751         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[6]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[6]/D
                                                              5.755         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[8]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[8]/D
                                                              5.757         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[1]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[1]/D
                                                              5.761         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/drp_op_done_o_reg/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPDI[4]
                                                              5.762         
eth_int_inst/reset_mgr/reset_reg_replica_5/C
                               eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[15]/PRE
                                                              5.766         
eth_int_inst/reset_mgr/reset_reg_replica_5/C
                               eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[23]/PRE
                                                              5.766         
eth_int_inst/reset_mgr/reset_reg_replica_5/C
                               eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[30]/PRE
                                                              5.766         
eth_int_inst/reset_mgr/reset_reg_replica_5/C
                               eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[7]/PRE
                                                              5.766         
eth_int_inst/reset_mgr/reset_reg_replica_5/C
                               eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[24]/PRE
                                                              5.769         
eth_int_inst/reset_mgr/reset_reg_replica_5/C
                               eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[31]/PRE
                                                              5.769         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[1]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[1]/D
                                                              5.778         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[3]/CLR
                                                              5.788         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[4]/CLR
                                                              5.788         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[13]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPDI[13]
                                                              5.801         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[15]/D
                                                              5.813         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[8]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPDI[8]
                                                              5.813         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[0]/CLR
                                                              5.822         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[2]/CLR
                                                              5.822         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_sss_reg/CLR
                                                              5.822         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[2]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPDI[2]
                                                              5.826         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[7]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]/D
                                                              5.832         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[2]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPDI[7]
                                                              5.833         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/drp_op_done_o_reg/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPWE
                                                              5.844         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/drp_op_done_o_reg/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPDI[0]
                                                              5.854         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[2]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPDI[12]
                                                              5.861         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/state_reg[3]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/cctr_reg[10]/R
                                                              5.887         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/state_reg[3]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/cctr_reg[11]/R
                                                              5.887         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/state_reg[3]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/cctr_reg[8]/R
                                                              5.887         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/state_reg[3]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/cctr_reg[9]/R
                                                              5.887         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/state_reg[3]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/cctr_reg[0]/R
                                                              5.894         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/state_reg[3]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/cctr_reg[1]/R
                                                              5.894         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/state_reg[3]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/cctr_reg[2]/R
                                                              5.894         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/state_reg[3]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/cctr_reg[3]/R
                                                              5.894         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[5]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPDI[5]
                                                              5.895         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/drp_op_done_o_reg/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPDI[14]
                                                              5.945         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[1]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPDI[1]
                                                              5.961         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[5]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPEN
                                                              5.981         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[3]/D
                                                              5.983         
spi_inst/shift_reg_reg[3]/C    spi_inst/FSM_onehot_state_reg[5]/D
                                                              5.985         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[2]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPDI[11]
                                                              5.987         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/state_reg[3]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/cctr_reg[4]/R
                                                              5.995         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/state_reg[3]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/cctr_reg[5]/R
                                                              5.995         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/state_reg[3]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/cctr_reg[6]/R
                                                              5.995         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/state_reg[3]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/cctr_reg[7]/R
                                                              5.995         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[2]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPDI[3]
                                                              6.007         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[0]/D
                                                              6.069         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[4]/D
                                                              6.083         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/drp_op_done_o_reg/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPADDR[0]
                                                              6.126         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[2]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPDI[9]
                                                              6.166         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[5]/D
                                                              6.192         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[6]/D
                                                              6.210         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/state_reg[3]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/cctr_reg[12]/R
                                                              6.232         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/state_reg[3]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/cctr_reg[13]/R
                                                              6.232         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/state_reg[3]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/cctr_reg[14]/R
                                                              6.232         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/state_reg[3]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/cctr_reg[15]/R
                                                              6.232         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/drp_op_done_o_reg/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPADDR[4]
                                                              6.234         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[16]/CE
                                                              6.278         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[17]/CE
                                                              6.278         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[0]/CE
                                                              6.312         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[1]/CE
                                                              6.312         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[2]/CE
                                                              6.312         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[3]/CE
                                                              6.312         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_counter_reg[3]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_counter_reg[16]/CE
                                                              6.314         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_counter_reg[3]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_counter_reg[17]/CE
                                                              6.314         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[12]/CE
                                                              6.389         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[13]/CE
                                                              6.389         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[14]/CE
                                                              6.389         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[15]/CE
                                                              6.389         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[4]/CE
                                                              6.392         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[5]/CE
                                                              6.392         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[6]/CE
                                                              6.392         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[7]/CE
                                                              6.392         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_counter_reg[3]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_counter_reg[12]/CE
                                                              6.423         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_counter_reg[3]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_counter_reg[13]/CE
                                                              6.423         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_counter_reg[3]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_counter_reg[14]/CE
                                                              6.423         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_counter_reg[3]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_counter_reg[15]/CE
                                                              6.423         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[1]/D
                                                              6.428         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/FSM_sequential_tx_state_reg[3]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/FSM_sequential_tx_state_reg[0]/CE
                                                              6.468         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/FSM_sequential_tx_state_reg[3]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/FSM_sequential_tx_state_reg[1]/CE
                                                              6.468         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/FSM_sequential_tx_state_reg[3]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/FSM_sequential_tx_state_reg[2]/CE
                                                              6.468         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/FSM_sequential_tx_state_reg[3]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/FSM_sequential_tx_state_reg[3]/CE
                                                              6.468         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[3]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/flag_reg/D
                                                              6.489         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[10]/CE
                                                              6.509         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[11]/CE
                                                              6.509         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[8]/CE
                                                              6.509         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[9]/CE
                                                              6.509         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_ss_reg/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[7]/D
                                                              6.540         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_counter_reg[3]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_counter_reg[10]/CE
                                                              6.542         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_counter_reg[3]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_counter_reg[11]/CE
                                                              6.542         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_counter_reg[3]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_counter_reg[8]/CE
                                                              6.542         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_counter_reg[3]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_counter_reg[9]/CE
                                                              6.542         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_ss_reg/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_o_reg/D
                                                              6.545         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_counter_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_counter_reg[4]/CE
                                                              6.592         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_counter_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_counter_reg[5]/CE
                                                              6.592         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_counter_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_counter_reg[6]/CE
                                                              6.592         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_counter_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_counter_reg[7]/CE
                                                              6.592         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_counter_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_counter_reg[16]/CE
                                                              6.601         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_counter_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_counter_reg[17]/CE
                                                              6.601         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[3]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[1]/CE
                                                              6.674         
phy_inst/U0/core_gt_common_i/cpllreset_wait_reg[126]_srl31/CLK
                               phy_inst/U0/core_gt_common_i/cpllreset_wait_reg[127]/D
                                                              6.692         
phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[94]_srl31/CLK
                               phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[95]/D
                                                              6.692         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/time_out_counter_reg[3]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/time_out_counter_reg[16]/CE
                                                              6.694         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/time_out_counter_reg[3]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/time_out_counter_reg[17]/CE
                                                              6.694         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[3]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[2]/CE
                                                              6.704         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[3]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[3]/CE
                                                              6.704         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_counter_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_counter_reg[12]/CE
                                                              6.712         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_counter_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_counter_reg[13]/CE
                                                              6.712         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_counter_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_counter_reg[14]/CE
                                                              6.712         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_counter_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_counter_reg[15]/CE
                                                              6.712         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_counter_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_counter_reg[0]/CE
                                                              6.729         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_counter_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_counter_reg[1]/CE
                                                              6.729         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_counter_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_counter_reg[2]/CE
                                                              6.729         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_counter_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_counter_reg[3]/CE
                                                              6.729         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_time_cnt_reg[1]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/FSM_sequential_tx_state_reg[0]/CE
                                                              6.779         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_time_cnt_reg[1]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/FSM_sequential_tx_state_reg[2]/CE
                                                              6.779         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[3]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[0]/CE
                                                              6.783         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/state_reg[3]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/sctr_reg[12]/R
                                                              6.788         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/state_reg[3]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/sctr_reg[13]/R
                                                              6.788         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/state_reg[3]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/sctr_reg[14]/R
                                                              6.788         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/state_reg[3]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/sctr_reg[15]/R
                                                              6.788         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_time_cnt_reg[1]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/FSM_sequential_tx_state_reg[3]/CE
                                                              6.788         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_counter_reg[3]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_counter_reg[4]/CE
                                                              6.803         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_counter_reg[3]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_counter_reg[5]/CE
                                                              6.803         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_counter_reg[3]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_counter_reg[6]/CE
                                                              6.803         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_counter_reg[3]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_counter_reg[7]/CE
                                                              6.803         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_ss_reg/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[2]/D
                                                              6.807         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_counter_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_counter_reg[10]/CE
                                                              6.832         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_counter_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_counter_reg[11]/CE
                                                              6.832         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_counter_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_counter_reg[8]/CE
                                                              6.832         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_counter_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_counter_reg[9]/CE
                                                              6.832         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/cctr_reg[15]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/f_ok_reg/D
                                                              6.833         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync6/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_s_reg/D
                                                              6.868         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/state_reg[3]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/sctr_reg[10]/R
                                                              6.900         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/state_reg[3]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/sctr_reg[11]/R
                                                              6.900         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/state_reg[3]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/sctr_reg[8]/R
                                                              6.900         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/state_reg[3]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/sctr_reg[9]/R
                                                              6.900         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/time_out_counter_reg[3]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/time_out_counter_reg[4]/CE
                                                              6.927         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/time_out_counter_reg[3]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/time_out_counter_reg[5]/CE
                                                              6.927         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/time_out_counter_reg[3]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/time_out_counter_reg[6]/CE
                                                              6.927         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/time_out_counter_reg[3]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/time_out_counter_reg[7]/CE
                                                              6.927         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/sync_sys_clk_p/s2/da_reg[0]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/state_reg[1]/D
                                                              6.934         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_time_cnt_reg[0]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/FSM_sequential_tx_state_reg[0]/CE
                                                              6.961         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_time_cnt_reg[0]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/FSM_sequential_tx_state_reg[2]/CE
                                                              6.961         
phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[63]_srl32/CLK
                               phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[94]_srl31/D
                                                              6.971         
phy_inst/U0/core_gt_common_i/cpllreset_wait_reg[95]_srl32/CLK
                               phy_inst/U0/core_gt_common_i/cpllreset_wait_reg[126]_srl31/D
                                                              6.971         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_time_cnt_reg[0]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_time_cnt_reg[0]/CE
                                                              6.972         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_time_cnt_reg[0]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_time_cnt_reg[1]/CE
                                                              6.972         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/sync_t/q_reg[0]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/cctr_reg[4]/CE
                                                              6.980         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/sync_t/q_reg[0]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/cctr_reg[5]/CE
                                                              6.980         
core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[127]/D
                                                              7.009         
core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/CLK
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[95]/D
                                                              7.009         
core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/CLK
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/D
                                                              7.288         
core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/D
                                                              7.288         
core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[31]_srl32/CLK
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/D
                                                              7.291         
core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/CLK
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/D
                                                              7.306         
core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32/CLK
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/D
                                                              7.306         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[0]/R
                                                              8.769         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[1]/R
                                                              8.769         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[2]/R
                                                              8.769         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[3]/R
                                                              8.769         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/rx/phy/dec/q_reg[7]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[0]/CE
                                                              8.898         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/rx/phy/dec/q_reg[7]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[1]/CE
                                                              8.898         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/rx/phy/dec/q_reg[7]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[2]/CE
                                                              8.898         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/rx/phy/dec/q_reg[7]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[3]/CE
                                                              8.898         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[10]/R
                                                              8.980         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[11]/R
                                                              8.980         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[8]/R
                                                              8.980         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[9]/R
                                                              8.980         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[4]/R
                                                              8.997         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[5]/R
                                                              8.997         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[6]/R
                                                              8.997         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[7]/R
                                                              8.997         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/rx/phy/dec/q_reg[7]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[4]/CE
                                                              9.007         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/rx/phy/dec/q_reg[7]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[5]/CE
                                                              9.007         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/rx/phy/dec/q_reg[7]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[6]/CE
                                                              9.007         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/rx/phy/dec/q_reg[7]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[7]/CE
                                                              9.007         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/rx/phy/dec/q_reg[7]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[20]/CE
                                                              9.102         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/rx/phy/dec/q_reg[7]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[21]/CE
                                                              9.102         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/rx/phy/dec/q_reg[7]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[22]/CE
                                                              9.102         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/rx/phy/dec/q_reg[7]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[23]/CE
                                                              9.102         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/rx/phy/dec/q_reg[7]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[10]/CE
                                                              9.124         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/rx/phy/dec/q_reg[7]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[11]/CE
                                                              9.124         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/rx/phy/dec/q_reg[7]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[8]/CE
                                                              9.124         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/rx/phy/dec/q_reg[7]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[9]/CE
                                                              9.124         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/rx/phy/dec/q_reg[7]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[28]/CE
                                                              9.136         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/rx/phy/dec/q_reg[7]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[29]/CE
                                                              9.136         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/rx/phy/dec/q_reg[7]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[30]/CE
                                                              9.136         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/rx/phy/dec/q_reg[7]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[31]/CE
                                                              9.136         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[32]/R
                                                              9.206         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[33]/R
                                                              9.206         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[34]/R
                                                              9.206         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[35]/R
                                                              9.206         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ctrl/txbuf/p_reg[0]/R
                                                              9.212         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ctrl/txbuf/p_reg[1]/R
                                                              9.212         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ctrl/txbuf/p_reg[2]/R
                                                              9.212         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ctrl/txbuf/p_reg[3]/R
                                                              9.212         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ctrl/txbuf/p_reg[4]/R
                                                              9.212         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ctrl/rxbuf/p_reg[0]/R
                                                              9.225         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ctrl/rxbuf/p_reg[1]/R
                                                              9.225         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/rx/phy/dec/q_reg[7]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[12]/CE
                                                              9.242         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/rx/phy/dec/q_reg[7]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[13]/CE
                                                              9.242         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/rx/phy/dec/q_reg[7]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[14]/CE
                                                              9.242         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/rx/phy/dec/q_reg[7]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[15]/CE
                                                              9.242         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[16]/R
                                                              9.287         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[17]/R
                                                              9.287         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[18]/R
                                                              9.287         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[19]/R
                                                              9.287         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[28]/R
                                                              9.313         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[29]/R
                                                              9.313         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[30]/R
                                                              9.313         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[31]/R
                                                              9.313         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/rx/phy/dec/q_reg[7]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[16]/CE
                                                              9.360         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/rx/phy/dec/q_reg[7]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[17]/CE
                                                              9.360         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/rx/phy/dec/q_reg[7]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[18]/CE
                                                              9.360         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/rx/phy/dec/q_reg[7]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[19]/CE
                                                              9.360         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXUSRCLK2
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[6]/D
                                                              9.365         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/regfile/tstamp_i_reg[0]/R
                                                              9.378         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/regfile/tstamp_i_reg[1]/R
                                                              9.378         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/regfile/tstamp_i_reg[2]/R
                                                              9.378         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/regfile/tstamp_i_reg[6]/R
                                                              9.378         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/regfile/tstamp_i_reg[7]/R
                                                              9.378         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ctrl/rxbuf/p_reg[2]/R
                                                              9.381         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ctrl/rxbuf/p_reg[3]/R
                                                              9.381         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ctrl/rxbuf/p_reg[4]/R
                                                              9.381         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/rx/phy/dec/q_reg[7]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[24]/CE
                                                              9.383         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/rx/phy/dec/q_reg[7]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[25]/CE
                                                              9.383         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/rx/phy/dec/q_reg[7]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[26]/CE
                                                              9.383         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/rx/phy/dec/q_reg[7]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[27]/CE
                                                              9.383         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[12]/R
                                                              9.394         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[13]/R
                                                              9.394         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[14]/R
                                                              9.394         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[15]/R
                                                              9.394         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/rx/phy/sctr_reg[0]/R
                                                              9.408         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/rx/phy/sctr_reg[1]/R
                                                              9.408         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/rx/phy/sctr_reg[2]/R
                                                              9.408         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/rx/phy/sctr_reg[3]/R
                                                              9.408         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/rx/phy/dec/q_reg[7]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[32]/CE
                                                              9.408         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/rx/phy/dec/q_reg[7]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[33]/CE
                                                              9.408         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/rx/phy/dec/q_reg[7]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[34]/CE
                                                              9.408         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/rx/phy/dec/q_reg[7]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[35]/CE
                                                              9.408         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXUSRCLK2
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[12]/D
                                                              9.466         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXUSRCLK2
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[4]/D
                                                              9.574         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXUSRCLK2
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[15]/D
                                                              9.583         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXUSRCLK2
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[14]/D
                                                              9.648         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXUSRCLK2
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[11]/D
                                                              9.658         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXUSRCLK2
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[13]/D
                                                              9.798         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXUSRCLK2
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[10]/D
                                                              10.084        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXUSRCLK2
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[3]/D
                                                              10.433        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXUSRCLK2
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[2]/D
                                                              10.493        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[10]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[0]/CE
                                                              12.655        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[10]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[1]/CE
                                                              12.655        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[10]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[2]/CE
                                                              12.655        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[10]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[3]/CE
                                                              12.655        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[10]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]/CE
                                                              12.763        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[10]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[4]/CE
                                                              12.763        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[10]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[5]/CE
                                                              12.763        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[10]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[6]/CE
                                                              12.763        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[10]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[7]/CE
                                                              12.763        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[10]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[10]/CE
                                                              12.764        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[10]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[11]/CE
                                                              12.764        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[10]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[8]/CE
                                                              12.764        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[10]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[9]/CE
                                                              12.764        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[10]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[12]/CE
                                                              12.772        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[10]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[13]/CE
                                                              12.772        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[10]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[14]/CE
                                                              12.772        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[10]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[15]/CE
                                                              12.772        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[5]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[12]/CE
                                                              12.969        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[5]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/CE
                                                              13.079        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[5]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[11]/CE
                                                              13.079        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[5]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[8]/CE
                                                              13.079        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[5]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[9]/CE
                                                              13.079        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[5]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/CE
                                                              13.224        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[5]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[5]/CE
                                                              13.224        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[5]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/CE
                                                              13.224        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[5]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[7]/CE
                                                              13.224        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[10]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_reg/D
                                                              13.306        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[5]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[0]/CE
                                                              13.317        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[5]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[1]/CE
                                                              13.317        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[5]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[2]/CE
                                                              13.317        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[5]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/CE
                                                              13.317        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]/R
                                                              13.471        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/R
                                                              13.559        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[11]/R
                                                              13.559        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[8]/R
                                                              13.559        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[9]/R
                                                              13.559        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[12]/R
                                                              13.582        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[13]/R
                                                              13.582        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[14]/R
                                                              13.582        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[15]/R
                                                              13.582        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[5]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_reg/D
                                                              13.705        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXUSRCLK2
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxbufstatus_reg_reg[2]/D
                                                              13.750        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXUSRCLK2
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg_reg[1]/D
                                                              13.853        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[1]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXCHARDISPVAL[1]
                                                              13.859        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[5]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXDATA[5]
                                                              13.860        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[0]/R
                                                              13.876        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[1]/R
                                                              13.876        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[2]/R
                                                              13.876        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[3]/R
                                                              13.876        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[0]/R
                                                              13.897        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[1]/R
                                                              13.897        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[2]/R
                                                              13.897        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/R
                                                              13.897        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXUSRCLK2
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[8]/D
                                                              13.929        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXDATA[15]
                                                              13.946        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[12]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXDATA[12]
                                                              13.946        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXUSRCLK2
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[5]/D
                                                              13.963        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[1]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXDATA[1]
                                                              13.966        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXUSRCLK2
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg_reg[0]/D
                                                              13.977        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[4]/R
                                                              13.985        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[5]/R
                                                              13.985        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[6]/R
                                                              13.985        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[7]/R
                                                              13.985        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXUSRCLK2
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[9]/D
                                                              13.985        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[10]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXDATA[10]
                                                              13.998        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXUSRCLK2
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[7]/D
                                                              14.005        



