<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>G:\_Programming\_DOCS\Schematics\ModularNBrain\FPGA\Logic\NBLogic\impl\gwsynthesis\NBLogic.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>G:\_Programming\_DOCS\Schematics\ModularNBrain\FPGA\Logic\NBLogic\src\Logic.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.06</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Nov 17 19:23:09 2022
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>795</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>318</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>13</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>2</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
<td>Base</td>
<td>80.000</td>
<td>12.500
<td>0.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT </td>
</tr>
<tr>
<td>n150_3</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>n150_s0/F </td>
</tr>
<tr>
<td>n600_3</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>n600_s0/F </td>
</tr>
<tr>
<td>tmp_3_0</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>CLK13/tmp_s1/Q </td>
</tr>
<tr>
<td>tmp_3</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>CLK20/tmp_s1/Q </td>
</tr>
<tr>
<td>NBMMU/nSetBANK0</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>NBMMU/nSetBANK0_s9/F </td>
</tr>
<tr>
<td>NBMMU/nSetBANK1</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>NBMMU/nSetBANK1_s9/F </td>
</tr>
<tr>
<td>NBMMU/TSTOUT3_d</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>NBMMU/TSTOUT3_d_s/F </td>
</tr>
<tr>
<td>NBMMU/nSetBANK3</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>NBMMU/nSetBANK3_s9/F </td>
</tr>
<tr>
<td>NBMMU/nSetBANK4</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>NBMMU/nSetBANK4_s9/F </td>
</tr>
<tr>
<td>NBMMU/nSetBANK5</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>NBMMU/nSetBANK5_s9/F </td>
</tr>
<tr>
<td>NBMMU/nSetBANK6</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>NBMMU/nSetBANK6_s9/F </td>
</tr>
<tr>
<td>NBMMU/nSetBANK7</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>NBMMU/nSetBANK7_s9/F </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
<td>12.500(MHz)</td>
<td>154.279(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>tmp_3_0</td>
<td>50.000(MHz)</td>
<td>287.578(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of n150_3!</h4>
<h4>No timing paths to get frequency of n600_3!</h4>
<h4>No timing paths to get frequency of tmp_3!</h4>
<h4>No timing paths to get frequency of NBMMU/nSetBANK0!</h4>
<h4>No timing paths to get frequency of NBMMU/nSetBANK1!</h4>
<h4>No timing paths to get frequency of NBMMU/TSTOUT3_d!</h4>
<h4>No timing paths to get frequency of NBMMU/nSetBANK3!</h4>
<h4>No timing paths to get frequency of NBMMU/nSetBANK4!</h4>
<h4>No timing paths to get frequency of NBMMU/nSetBANK5!</h4>
<h4>No timing paths to get frequency of NBMMU/nSetBANK6!</h4>
<h4>No timing paths to get frequency of NBMMU/nSetBANK7!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n150_3</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n150_3</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n600_3</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n600_3</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tmp_3_0</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tmp_3_0</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tmp_3</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tmp_3</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>NBMMU/nSetBANK0</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>NBMMU/nSetBANK0</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>NBMMU/nSetBANK1</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>NBMMU/nSetBANK1</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>NBMMU/TSTOUT3_d</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>NBMMU/TSTOUT3_d</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>NBMMU/nSetBANK3</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>NBMMU/nSetBANK3</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>NBMMU/nSetBANK4</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>NBMMU/nSetBANK4</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>NBMMU/nSetBANK5</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>NBMMU/nSetBANK5</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>NBMMU/nSetBANK6</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>NBMMU/nSetBANK6</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>NBMMU/nSetBANK7</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>NBMMU/nSetBANK7</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>6.110</td>
<td>n192_s4/I3</td>
<td>CLRCOPnxt_s1/D</td>
<td>n150_3:[F]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>10.000</td>
<td>-1.771</td>
<td>5.231</td>
</tr>
<tr>
<td>2</td>
<td>7.800</td>
<td>CLRCOP_s1/Q</td>
<td>KBint_s1/CE</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>tmp_3_0:[F]</td>
<td>10.000</td>
<td>-1.344</td>
<td>3.471</td>
</tr>
<tr>
<td>3</td>
<td>8.529</td>
<td>CLRKBD_s1/Q</td>
<td>KBcount_0_s3/D</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>tmp_3_0:[F]</td>
<td>10.000</td>
<td>-1.344</td>
<td>2.385</td>
</tr>
<tr>
<td>4</td>
<td>8.927</td>
<td>CLRCOP_s1/Q</td>
<td>KBcount_1_s3/D</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>tmp_3_0:[F]</td>
<td>10.000</td>
<td>-1.344</td>
<td>1.987</td>
</tr>
<tr>
<td>5</td>
<td>8.985</td>
<td>CLRCOP_s1/Q</td>
<td>KBcount_2_s2/CE</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>tmp_3_0:[F]</td>
<td>10.000</td>
<td>-1.344</td>
<td>2.285</td>
</tr>
<tr>
<td>6</td>
<td>10.466</td>
<td>CLRKBD_s1/Q</td>
<td>COPint_s1/CE</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>tmp_3_0:[F]</td>
<td>10.000</td>
<td>-1.344</td>
<td>0.805</td>
</tr>
<tr>
<td>7</td>
<td>10.706</td>
<td>n118_s2/I0</td>
<td>CLK13/tmp_s1/D</td>
<td>tmp_3_0:[F]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>10.000</td>
<td>-1.771</td>
<td>0.634</td>
</tr>
<tr>
<td>8</td>
<td>10.706</td>
<td>n108_s2/I0</td>
<td>CLK20/tmp_s1/D</td>
<td>tmp_3:[F]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>10.000</td>
<td>-1.771</td>
<td>0.634</td>
</tr>
<tr>
<td>9</td>
<td>14.303</td>
<td>KBint_s1/Q</td>
<td>DATAout_5_s0/D</td>
<td>tmp_3_0:[F]</td>
<td>n600_3:[F]</td>
<td>20.000</td>
<td>-0.334</td>
<td>5.601</td>
</tr>
<tr>
<td>10</td>
<td>14.463</td>
<td>COPint_s1/Q</td>
<td>DATAout_7_s0/D</td>
<td>tmp_3_0:[F]</td>
<td>n600_3:[F]</td>
<td>20.000</td>
<td>-0.344</td>
<td>5.451</td>
</tr>
<tr>
<td>11</td>
<td>14.904</td>
<td>KBint_s1/Q</td>
<td>DATAout_4_s0/D</td>
<td>tmp_3_0:[F]</td>
<td>n600_3:[F]</td>
<td>20.000</td>
<td>-0.344</td>
<td>5.009</td>
</tr>
<tr>
<td>12</td>
<td>17.682</td>
<td>KBcount_0_s3/Q</td>
<td>KBcount_2_s2/D</td>
<td>tmp_3_0:[F]</td>
<td>tmp_3_0:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>1.918</td>
</tr>
<tr>
<td>13</td>
<td>18.804</td>
<td>ENABLEREG_0_s0/Q</td>
<td>FRMint_s2/CE</td>
<td>n150_3:[F]</td>
<td>tmp_3:[F]</td>
<td>20.000</td>
<td>0.326</td>
<td>0.796</td>
</tr>
<tr>
<td>14</td>
<td>73.518</td>
<td>CLK20/count_4_s0/Q</td>
<td>CLK20/count_24_s0/RESET</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>80.000</td>
<td>0.000</td>
<td>6.438</td>
</tr>
<tr>
<td>15</td>
<td>73.518</td>
<td>CLK20/count_4_s0/Q</td>
<td>CLK20/count_25_s0/RESET</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>80.000</td>
<td>0.000</td>
<td>6.438</td>
</tr>
<tr>
<td>16</td>
<td>73.518</td>
<td>CLK20/count_4_s0/Q</td>
<td>CLK20/count_26_s0/RESET</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>80.000</td>
<td>0.000</td>
<td>6.438</td>
</tr>
<tr>
<td>17</td>
<td>73.518</td>
<td>CLK20/count_4_s0/Q</td>
<td>CLK20/count_27_s0/RESET</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>80.000</td>
<td>0.000</td>
<td>6.438</td>
</tr>
<tr>
<td>18</td>
<td>73.518</td>
<td>CLK20/count_4_s0/Q</td>
<td>CLK20/count_28_s0/RESET</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>80.000</td>
<td>0.000</td>
<td>6.438</td>
</tr>
<tr>
<td>19</td>
<td>73.518</td>
<td>CLK20/count_4_s0/Q</td>
<td>CLK20/count_29_s0/RESET</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>80.000</td>
<td>0.000</td>
<td>6.438</td>
</tr>
<tr>
<td>20</td>
<td>73.576</td>
<td>CLK20/count_4_s0/Q</td>
<td>CLK20/tmp_s1/CE</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>80.000</td>
<td>0.000</td>
<td>6.381</td>
</tr>
<tr>
<td>21</td>
<td>73.576</td>
<td>CLK20/count_4_s0/Q</td>
<td>CLK20/count_31_s0/RESET</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>80.000</td>
<td>0.000</td>
<td>6.381</td>
</tr>
<tr>
<td>22</td>
<td>73.576</td>
<td>CLK20/count_4_s0/Q</td>
<td>CLK20/count_30_s0/RESET</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>80.000</td>
<td>0.000</td>
<td>6.381</td>
</tr>
<tr>
<td>23</td>
<td>73.895</td>
<td>CLK20/count_4_s0/Q</td>
<td>CLK20/count_18_s0/RESET</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>80.000</td>
<td>0.000</td>
<td>6.062</td>
</tr>
<tr>
<td>24</td>
<td>73.895</td>
<td>CLK20/count_4_s0/Q</td>
<td>CLK20/count_19_s0/RESET</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>80.000</td>
<td>0.000</td>
<td>6.062</td>
</tr>
<tr>
<td>25</td>
<td>73.895</td>
<td>CLK20/count_4_s0/Q</td>
<td>CLK20/count_20_s0/RESET</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>80.000</td>
<td>0.000</td>
<td>6.062</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-0.913</td>
<td>n118_s2/I0</td>
<td>CLK13/tmp_s1/D</td>
<td>tmp_3_0:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>-1.258</td>
<td>0.374</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-0.913</td>
<td>n108_s2/I0</td>
<td>CLK20/tmp_s1/D</td>
<td>tmp_3:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>-1.258</td>
<td>0.374</td>
</tr>
<tr>
<td>3</td>
<td>0.655</td>
<td>ENABLEREG_0_s0/Q</td>
<td>FRMint_s2/CE</td>
<td>n150_3:[F]</td>
<td>tmp_3:[F]</td>
<td>0.000</td>
<td>0.129</td>
<td>0.571</td>
</tr>
<tr>
<td>4</td>
<td>0.708</td>
<td>CLK13/count_0_s0/Q</td>
<td>CLK13/count_0_s0/D</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>5</td>
<td>0.708</td>
<td>CLK20/count_0_s0/Q</td>
<td>CLK20/count_0_s0/D</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>6</td>
<td>0.709</td>
<td>KBcount_1_s3/Q</td>
<td>KBcount_1_s3/D</td>
<td>tmp_3_0:[F]</td>
<td>tmp_3_0:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>7</td>
<td>0.730</td>
<td>CLK13/count_2_s0/Q</td>
<td>CLK13/count_2_s0/D</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>8</td>
<td>0.730</td>
<td>CLK13/count_6_s0/Q</td>
<td>CLK13/count_6_s0/D</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>9</td>
<td>0.730</td>
<td>CLK13/count_8_s0/Q</td>
<td>CLK13/count_8_s0/D</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>10</td>
<td>0.730</td>
<td>CLK13/count_12_s0/Q</td>
<td>CLK13/count_12_s0/D</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>11</td>
<td>0.730</td>
<td>CLK13/count_14_s0/Q</td>
<td>CLK13/count_14_s0/D</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>12</td>
<td>0.730</td>
<td>CLK13/count_18_s0/Q</td>
<td>CLK13/count_18_s0/D</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>13</td>
<td>0.730</td>
<td>CLK13/count_20_s0/Q</td>
<td>CLK13/count_20_s0/D</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>14</td>
<td>0.730</td>
<td>CLK13/count_24_s0/Q</td>
<td>CLK13/count_24_s0/D</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>15</td>
<td>0.730</td>
<td>CLK13/count_26_s0/Q</td>
<td>CLK13/count_26_s0/D</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>16</td>
<td>0.730</td>
<td>CLK13/count_30_s0/Q</td>
<td>CLK13/count_30_s0/D</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>17</td>
<td>0.730</td>
<td>CLK20/count_2_s0/Q</td>
<td>CLK20/count_2_s0/D</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>18</td>
<td>0.730</td>
<td>CLK20/count_6_s0/Q</td>
<td>CLK20/count_6_s0/D</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>19</td>
<td>0.730</td>
<td>CLK20/count_8_s0/Q</td>
<td>CLK20/count_8_s0/D</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>20</td>
<td>0.730</td>
<td>CLK20/count_12_s0/Q</td>
<td>CLK20/count_12_s0/D</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>21</td>
<td>0.730</td>
<td>CLK20/count_14_s0/Q</td>
<td>CLK20/count_14_s0/D</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>22</td>
<td>0.730</td>
<td>CLK20/count_18_s0/Q</td>
<td>CLK20/count_18_s0/D</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>23</td>
<td>0.730</td>
<td>CLK20/count_20_s0/Q</td>
<td>CLK20/count_20_s0/D</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>24</td>
<td>0.730</td>
<td>CLK20/count_24_s0/Q</td>
<td>CLK20/count_24_s0/D</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>25</td>
<td>0.730</td>
<td>CLK20/count_26_s0/Q</td>
<td>CLK20/count_26_s0/D</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>8.292</td>
<td>CLRKBD_s1/Q</td>
<td>KBint_s1/PRESET</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>tmp_3_0:[F]</td>
<td>10.000</td>
<td>-1.344</td>
<td>2.978</td>
</tr>
<tr>
<td>2</td>
<td>10.459</td>
<td>CLRCOP_s1/Q</td>
<td>COPint_s1/PRESET</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>tmp_3_0:[F]</td>
<td>10.000</td>
<td>-1.344</td>
<td>0.811</td>
</tr>
<tr>
<td>3</td>
<td>17.841</td>
<td>ENABLEREG_0_s0/Q</td>
<td>FRMint_s2/PRESET</td>
<td>n150_3:[F]</td>
<td>tmp_3:[F]</td>
<td>20.000</td>
<td>0.326</td>
<td>1.760</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.277</td>
<td>ENABLEREG_0_s0/Q</td>
<td>FRMint_s2/PRESET</td>
<td>n150_3:[F]</td>
<td>tmp_3:[F]</td>
<td>0.000</td>
<td>0.129</td>
<td>1.193</td>
</tr>
<tr>
<td>2</td>
<td>9.639</td>
<td>CLRCOP_s1/Q</td>
<td>COPint_s1/PRESET</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>tmp_3_0:[F]</td>
<td>-10.000</td>
<td>-0.894</td>
<td>0.578</td>
</tr>
<tr>
<td>3</td>
<td>10.830</td>
<td>CLRCOP_s1/Q</td>
<td>KBint_s1/PRESET</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>tmp_3_0:[F]</td>
<td>-10.000</td>
<td>-0.894</td>
<td>1.769</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>7.416</td>
<td>8.666</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>tmp_3</td>
<td>FRMint_s2</td>
</tr>
<tr>
<td>2</td>
<td>7.483</td>
<td>8.733</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>tmp_3_0</td>
<td>COPint_s1</td>
</tr>
<tr>
<td>3</td>
<td>7.483</td>
<td>8.733</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>tmp_3_0</td>
<td>KBint_s1</td>
</tr>
<tr>
<td>4</td>
<td>7.483</td>
<td>8.733</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>tmp_3_0</td>
<td>KBcount_2_s2</td>
</tr>
<tr>
<td>5</td>
<td>7.483</td>
<td>8.733</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>tmp_3_0</td>
<td>KBcount_1_s3</td>
</tr>
<tr>
<td>6</td>
<td>7.483</td>
<td>8.733</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>tmp_3_0</td>
<td>KBcount_0_s3</td>
</tr>
<tr>
<td>7</td>
<td>7.623</td>
<td>8.873</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>NBMMU/nSetBANK1</td>
<td>NBMMU/Bankreg1/Q_6_s1</td>
</tr>
<tr>
<td>8</td>
<td>7.623</td>
<td>8.873</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>NBMMU/nSetBANK1</td>
<td>NBMMU/Bankreg1/Q_5_s1</td>
</tr>
<tr>
<td>9</td>
<td>7.623</td>
<td>8.873</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>NBMMU/nSetBANK1</td>
<td>NBMMU/Bankreg1/Q_1_s1</td>
</tr>
<tr>
<td>10</td>
<td>7.623</td>
<td>8.873</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>NBMMU/nSetBANK1</td>
<td>NBMMU/Bankreg1/Q_7_s1</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.110</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>75.231</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>81.341</td>
</tr>
<tr>
<td class="label">From</td>
<td>n192_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLRCOPnxt_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n150_3:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n150_3</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2</td>
<td>R16C18[0][B]</td>
<td>n150_s0/F</td>
</tr>
<tr>
<td>73.777</td>
<td>3.777</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[3][A]</td>
<td style=" font-weight:bold;">n192_s4/I3</td>
</tr>
<tr>
<td>74.403</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C24[3][A]</td>
<td style=" background: #97FFFF;">n192_s4/F</td>
</tr>
<tr>
<td>74.409</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[0][A]</td>
<td>n192_s1/I3</td>
</tr>
<tr>
<td>75.231</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C24[0][A]</td>
<td style=" background: #97FFFF;">n192_s1/F</td>
</tr>
<tr>
<td>75.231</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[0][A]</td>
<td style=" font-weight:bold;">CLRCOPnxt_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>81.771</td>
<td>1.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[0][A]</td>
<td>CLRCOPnxt_s1/CLK</td>
</tr>
<tr>
<td>81.741</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CLRCOPnxt_s1</td>
</tr>
<tr>
<td>81.341</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C24[0][A]</td>
<td>CLRCOPnxt_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.771</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.448, 27.683%; route: 0.005, 0.105%; tC2Q: 3.777, 72.212%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.771, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.800</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.241</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.041</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLRCOP_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>KBint_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tmp_3_0:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.771</td>
<td>1.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[2][B]</td>
<td>CLRCOP_s1/CLK</td>
</tr>
<tr>
<td>2.229</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R15C23[2][B]</td>
<td style=" font-weight:bold;">CLRCOP_s1/Q</td>
</tr>
<tr>
<td>2.658</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[3][A]</td>
<td>n852_s0/I3</td>
</tr>
<tr>
<td>3.719</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C22[3][A]</td>
<td style=" background: #97FFFF;">n852_s0/F</td>
</tr>
<tr>
<td>5.241</td>
<td>1.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td style=" font-weight:bold;">KBint_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmp_3_0</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>6</td>
<td>R15C21[0][A]</td>
<td>CLK13/tmp_s1/Q</td>
</tr>
<tr>
<td>13.114</td>
<td>3.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td>KBint_s1/CLK</td>
</tr>
<tr>
<td>13.084</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>KBint_s1</td>
</tr>
<tr>
<td>13.041</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C22[1][A]</td>
<td>KBint_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.344</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.771, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.061, 30.572%; route: 1.951, 56.222%; tC2Q: 0.458, 13.206%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.114, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.529</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.156</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.684</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLRKBD_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>KBcount_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tmp_3_0:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.771</td>
<td>1.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[2][A]</td>
<td>CLRKBD_s1/CLK</td>
</tr>
<tr>
<td>2.229</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R15C23[2][A]</td>
<td style=" font-weight:bold;">CLRKBD_s1/Q</td>
</tr>
<tr>
<td>3.057</td>
<td>0.828</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][A]</td>
<td>n122_s3/I2</td>
</tr>
<tr>
<td>4.156</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][A]</td>
<td style=" background: #97FFFF;">n122_s3/F</td>
</tr>
<tr>
<td>4.156</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][A]</td>
<td style=" font-weight:bold;">KBcount_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmp_3_0</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>6</td>
<td>R15C21[0][A]</td>
<td>CLK13/tmp_s1/Q</td>
</tr>
<tr>
<td>13.114</td>
<td>3.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][A]</td>
<td>KBcount_0_s3/CLK</td>
</tr>
<tr>
<td>13.084</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>KBcount_0_s3</td>
</tr>
<tr>
<td>12.684</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C21[2][A]</td>
<td>KBcount_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.344</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.771, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 46.080%; route: 0.828, 34.703%; tC2Q: 0.458, 19.217%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.114, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.927</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.757</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.684</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLRCOP_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>KBcount_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tmp_3_0:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.771</td>
<td>1.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[2][B]</td>
<td>CLRCOP_s1/CLK</td>
</tr>
<tr>
<td>2.229</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R15C23[2][B]</td>
<td style=" font-weight:bold;">CLRCOP_s1/Q</td>
</tr>
<tr>
<td>2.658</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>n121_s2/I2</td>
</tr>
<tr>
<td>3.757</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td style=" background: #97FFFF;">n121_s2/F</td>
</tr>
<tr>
<td>3.757</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td style=" font-weight:bold;">KBcount_1_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmp_3_0</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>6</td>
<td>R15C21[0][A]</td>
<td>CLK13/tmp_s1/Q</td>
</tr>
<tr>
<td>13.114</td>
<td>3.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>KBcount_1_s3/CLK</td>
</tr>
<tr>
<td>13.084</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>KBcount_1_s3</td>
</tr>
<tr>
<td>12.684</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>KBcount_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.344</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.771, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 55.312%; route: 0.430, 21.620%; tC2Q: 0.458, 23.068%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.114, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.985</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.056</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.041</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLRCOP_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>KBcount_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tmp_3_0:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.771</td>
<td>1.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[2][B]</td>
<td>CLRCOP_s1/CLK</td>
</tr>
<tr>
<td>2.229</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R15C23[2][B]</td>
<td style=" font-weight:bold;">CLRCOP_s1/Q</td>
</tr>
<tr>
<td>2.658</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[1][B]</td>
<td>KBcount_2_s4/I0</td>
</tr>
<tr>
<td>3.719</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C22[1][B]</td>
<td style=" background: #97FFFF;">KBcount_2_s4/F</td>
</tr>
<tr>
<td>4.056</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td style=" font-weight:bold;">KBcount_2_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmp_3_0</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>6</td>
<td>R15C21[0][A]</td>
<td>CLK13/tmp_s1/Q</td>
</tr>
<tr>
<td>13.114</td>
<td>3.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>KBcount_2_s2/CLK</td>
</tr>
<tr>
<td>13.084</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>KBcount_2_s2</td>
</tr>
<tr>
<td>13.041</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>KBcount_2_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.344</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.771, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.061, 46.430%; route: 0.766, 33.514%; tC2Q: 0.458, 20.057%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.114, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.466</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.575</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.041</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLRKBD_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>COPint_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tmp_3_0:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.771</td>
<td>1.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[2][A]</td>
<td>CLRKBD_s1/CLK</td>
</tr>
<tr>
<td>2.229</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R15C23[2][A]</td>
<td style=" font-weight:bold;">CLRKBD_s1/Q</td>
</tr>
<tr>
<td>2.575</td>
<td>0.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td style=" font-weight:bold;">COPint_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmp_3_0</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>6</td>
<td>R15C21[0][A]</td>
<td>CLK13/tmp_s1/Q</td>
</tr>
<tr>
<td>13.114</td>
<td>3.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td>COPint_s1/CLK</td>
</tr>
<tr>
<td>13.084</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>COPint_s1</td>
</tr>
<tr>
<td>13.041</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C23[1][A]</td>
<td>COPint_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.344</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.771, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.346, 43.044%; tC2Q: 0.458, 56.956%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.114, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.706</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>70.634</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>81.341</td>
</tr>
<tr>
<td class="label">From</td>
<td>n118_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK13/tmp_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tmp_3_0:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmp_3_0</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>6</td>
<td>R15C21[0][A]</td>
<td>CLK13/tmp_s1/Q</td>
</tr>
<tr>
<td>70.008</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td style=" font-weight:bold;">n118_s2/I0</td>
</tr>
<tr>
<td>70.634</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td style=" background: #97FFFF;">n118_s2/F</td>
</tr>
<tr>
<td>70.634</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td style=" font-weight:bold;">CLK13/tmp_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>81.771</td>
<td>1.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>CLK13/tmp_s1/CLK</td>
</tr>
<tr>
<td>81.741</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CLK13/tmp_s1</td>
</tr>
<tr>
<td>81.341</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>CLK13/tmp_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.771</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 98.708%; route: 0.000, 0.000%; tC2Q: 0.008, 1.292%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.771, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.706</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>70.634</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>81.341</td>
</tr>
<tr>
<td class="label">From</td>
<td>n108_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK20/tmp_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tmp_3:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmp_3</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2</td>
<td>R15C21[1][A]</td>
<td>CLK20/tmp_s1/Q</td>
</tr>
<tr>
<td>70.008</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td style=" font-weight:bold;">n108_s2/I0</td>
</tr>
<tr>
<td>70.634</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td style=" background: #97FFFF;">n108_s2/F</td>
</tr>
<tr>
<td>70.634</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td style=" font-weight:bold;">CLK20/tmp_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>81.771</td>
<td>1.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td>CLK20/tmp_s1/CLK</td>
</tr>
<tr>
<td>81.741</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CLK20/tmp_s1</td>
</tr>
<tr>
<td>81.341</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C21[1][A]</td>
<td>CLK20/tmp_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.771</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 98.708%; route: 0.000, 0.000%; tC2Q: 0.008, 1.292%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.771, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.303</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.715</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.018</td>
</tr>
<tr>
<td class="label">From</td>
<td>KBint_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DATAout_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tmp_3_0:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n600_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmp_3_0</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>6</td>
<td>R15C21[0][A]</td>
<td>CLK13/tmp_s1/Q</td>
</tr>
<tr>
<td>13.114</td>
<td>3.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td>KBint_s1/CLK</td>
</tr>
<tr>
<td>13.573</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R15C22[1][A]</td>
<td style=" font-weight:bold;">KBint_s1/Q</td>
</tr>
<tr>
<td>14.864</td>
<td>1.292</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[2][A]</td>
<td>n611_s0/I0</td>
</tr>
<tr>
<td>15.963</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[2][A]</td>
<td style=" background: #97FFFF;">n611_s0/F</td>
</tr>
<tr>
<td>18.715</td>
<td>2.752</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR13[A]</td>
<td style=" font-weight:bold;">DATAout_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n600_3</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>7</td>
<td>R15C22[3][B]</td>
<td>n600_s0/F</td>
</tr>
<tr>
<td>33.448</td>
<td>3.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR13[A]</td>
<td>DATAout_5_s0/G</td>
</tr>
<tr>
<td>33.418</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DATAout_5_s0</td>
</tr>
<tr>
<td>33.018</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR13[A]</td>
<td>DATAout_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.334</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.114, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 19.623%; route: 4.043, 72.194%; tC2Q: 0.458, 8.184%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.448, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.463</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.565</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.028</td>
</tr>
<tr>
<td class="label">From</td>
<td>COPint_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DATAout_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tmp_3_0:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n600_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmp_3_0</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>6</td>
<td>R15C21[0][A]</td>
<td>CLK13/tmp_s1/Q</td>
</tr>
<tr>
<td>13.114</td>
<td>3.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td>COPint_s1/CLK</td>
</tr>
<tr>
<td>13.573</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R15C23[1][A]</td>
<td style=" font-weight:bold;">COPint_s1/Q</td>
</tr>
<tr>
<td>15.364</td>
<td>1.791</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C25[0][A]</td>
<td>n599_s1/I0</td>
</tr>
<tr>
<td>16.463</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C25[0][A]</td>
<td style=" background: #97FFFF;">n599_s1/F</td>
</tr>
<tr>
<td>18.565</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT42[A]</td>
<td style=" font-weight:bold;">DATAout_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n600_3</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>7</td>
<td>R15C22[3][B]</td>
<td>n600_s0/F</td>
</tr>
<tr>
<td>33.458</td>
<td>3.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT42[A]</td>
<td>DATAout_7_s0/G</td>
</tr>
<tr>
<td>33.428</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DATAout_7_s0</td>
</tr>
<tr>
<td>33.028</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT42[A]</td>
<td>DATAout_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.344</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.114, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 20.162%; route: 3.894, 71.430%; tC2Q: 0.458, 8.408%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.458, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.904</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.124</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.028</td>
</tr>
<tr>
<td class="label">From</td>
<td>KBint_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DATAout_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tmp_3_0:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n600_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmp_3_0</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>6</td>
<td>R15C21[0][A]</td>
<td>CLK13/tmp_s1/Q</td>
</tr>
<tr>
<td>13.114</td>
<td>3.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td>KBint_s1/CLK</td>
</tr>
<tr>
<td>13.573</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R15C22[1][A]</td>
<td style=" font-weight:bold;">KBint_s1/Q</td>
</tr>
<tr>
<td>14.864</td>
<td>1.292</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[1][B]</td>
<td>n617_s0/I1</td>
</tr>
<tr>
<td>15.686</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[1][B]</td>
<td style=" background: #97FFFF;">n617_s0/F</td>
</tr>
<tr>
<td>18.124</td>
<td>2.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR14[A]</td>
<td style=" font-weight:bold;">DATAout_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n600_3</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>7</td>
<td>R15C22[3][B]</td>
<td>n600_s0/F</td>
</tr>
<tr>
<td>33.458</td>
<td>3.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR14[A]</td>
<td>DATAout_4_s0/G</td>
</tr>
<tr>
<td>33.428</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DATAout_4_s0</td>
</tr>
<tr>
<td>33.028</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR14[A]</td>
<td>DATAout_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.344</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.114, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 16.409%; route: 3.729, 74.441%; tC2Q: 0.458, 9.150%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.458, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.682</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.033</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.714</td>
</tr>
<tr>
<td class="label">From</td>
<td>KBcount_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>KBcount_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tmp_3_0:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tmp_3_0:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmp_3_0</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>6</td>
<td>R15C21[0][A]</td>
<td>CLK13/tmp_s1/Q</td>
</tr>
<tr>
<td>13.114</td>
<td>3.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][A]</td>
<td>KBcount_0_s3/CLK</td>
</tr>
<tr>
<td>13.573</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FR</td>
<td>4</td>
<td>R15C21[2][A]</td>
<td style=" font-weight:bold;">KBcount_0_s3/Q</td>
</tr>
<tr>
<td>14.001</td>
<td>0.428</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>n120_s0/I0</td>
</tr>
<tr>
<td>15.033</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td style=" background: #97FFFF;">n120_s0/F</td>
</tr>
<tr>
<td>15.033</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td style=" font-weight:bold;">KBcount_2_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmp_3_0</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>6</td>
<td>R15C21[0][A]</td>
<td>CLK13/tmp_s1/Q</td>
</tr>
<tr>
<td>33.114</td>
<td>3.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>KBcount_2_s2/CLK</td>
</tr>
<tr>
<td>32.714</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>KBcount_2_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.114, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 53.797%; route: 0.428, 22.311%; tC2Q: 0.458, 23.892%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.114, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.804</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.242</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.047</td>
</tr>
<tr>
<td class="label">From</td>
<td>ENABLEREG_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>FRMint_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n150_3:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tmp_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n150_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2</td>
<td>R16C18[0][B]</td>
<td>n150_s0/F</td>
</tr>
<tr>
<td>13.446</td>
<td>3.446</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][A]</td>
<td>ENABLEREG_0_s0/G</td>
</tr>
<tr>
<td>13.905</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R15C24[2][A]</td>
<td style=" font-weight:bold;">ENABLEREG_0_s0/Q</td>
</tr>
<tr>
<td>14.242</td>
<td>0.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[1][A]</td>
<td style=" font-weight:bold;">FRMint_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmp_3</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2</td>
<td>R15C21[1][A]</td>
<td>CLK20/tmp_s1/Q</td>
</tr>
<tr>
<td>33.120</td>
<td>3.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[1][A]</td>
<td>FRMint_s2/CLK</td>
</tr>
<tr>
<td>33.090</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>FRMint_s2</td>
</tr>
<tr>
<td>33.047</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C24[1][A]</td>
<td>FRMint_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.326</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.446, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.337, 42.406%; tC2Q: 0.458, 57.594%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.120, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>73.518</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.209</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>81.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK20/count_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK20/count_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.771</td>
<td>1.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[2][A]</td>
<td>CLK20/count_4_s0/CLK</td>
</tr>
<tr>
<td>2.229</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C14[2][A]</td>
<td style=" font-weight:bold;">CLK20/count_4_s0/Q</td>
</tr>
<tr>
<td>2.649</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[3][A]</td>
<td>CLK20/n71_s6/I0</td>
</tr>
<tr>
<td>3.710</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C15[3][A]</td>
<td style=" background: #97FFFF;">CLK20/n71_s6/F</td>
</tr>
<tr>
<td>4.129</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[3][B]</td>
<td>CLK20/n71_s2/I3</td>
</tr>
<tr>
<td>5.161</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C14[3][B]</td>
<td style=" background: #97FFFF;">CLK20/n71_s2/F</td>
</tr>
<tr>
<td>5.965</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C15[0][A]</td>
<td>CLK20/n71_s0/I2</td>
</tr>
<tr>
<td>7.026</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R15C15[0][A]</td>
<td style=" background: #97FFFF;">CLK20/n71_s0/F</td>
</tr>
<tr>
<td>8.209</td>
<td>1.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td style=" font-weight:bold;">CLK20/count_24_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>81.771</td>
<td>1.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>CLK20/count_24_s0/CLK</td>
</tr>
<tr>
<td>81.727</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>CLK20/count_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>80.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.771, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.154, 48.987%; route: 2.826, 43.894%; tC2Q: 0.458, 7.119%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.771, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>73.518</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.209</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>81.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK20/count_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK20/count_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.771</td>
<td>1.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[2][A]</td>
<td>CLK20/count_4_s0/CLK</td>
</tr>
<tr>
<td>2.229</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C14[2][A]</td>
<td style=" font-weight:bold;">CLK20/count_4_s0/Q</td>
</tr>
<tr>
<td>2.649</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[3][A]</td>
<td>CLK20/n71_s6/I0</td>
</tr>
<tr>
<td>3.710</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C15[3][A]</td>
<td style=" background: #97FFFF;">CLK20/n71_s6/F</td>
</tr>
<tr>
<td>4.129</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[3][B]</td>
<td>CLK20/n71_s2/I3</td>
</tr>
<tr>
<td>5.161</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C14[3][B]</td>
<td style=" background: #97FFFF;">CLK20/n71_s2/F</td>
</tr>
<tr>
<td>5.965</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C15[0][A]</td>
<td>CLK20/n71_s0/I2</td>
</tr>
<tr>
<td>7.026</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R15C15[0][A]</td>
<td style=" background: #97FFFF;">CLK20/n71_s0/F</td>
</tr>
<tr>
<td>8.209</td>
<td>1.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td style=" font-weight:bold;">CLK20/count_25_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>81.771</td>
<td>1.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td>CLK20/count_25_s0/CLK</td>
</tr>
<tr>
<td>81.727</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C18[0][B]</td>
<td>CLK20/count_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>80.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.771, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.154, 48.987%; route: 2.826, 43.894%; tC2Q: 0.458, 7.119%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.771, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>73.518</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.209</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>81.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK20/count_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK20/count_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.771</td>
<td>1.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[2][A]</td>
<td>CLK20/count_4_s0/CLK</td>
</tr>
<tr>
<td>2.229</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C14[2][A]</td>
<td style=" font-weight:bold;">CLK20/count_4_s0/Q</td>
</tr>
<tr>
<td>2.649</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[3][A]</td>
<td>CLK20/n71_s6/I0</td>
</tr>
<tr>
<td>3.710</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C15[3][A]</td>
<td style=" background: #97FFFF;">CLK20/n71_s6/F</td>
</tr>
<tr>
<td>4.129</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[3][B]</td>
<td>CLK20/n71_s2/I3</td>
</tr>
<tr>
<td>5.161</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C14[3][B]</td>
<td style=" background: #97FFFF;">CLK20/n71_s2/F</td>
</tr>
<tr>
<td>5.965</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C15[0][A]</td>
<td>CLK20/n71_s0/I2</td>
</tr>
<tr>
<td>7.026</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R15C15[0][A]</td>
<td style=" background: #97FFFF;">CLK20/n71_s0/F</td>
</tr>
<tr>
<td>8.209</td>
<td>1.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[1][A]</td>
<td style=" font-weight:bold;">CLK20/count_26_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>81.771</td>
<td>1.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[1][A]</td>
<td>CLK20/count_26_s0/CLK</td>
</tr>
<tr>
<td>81.727</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C18[1][A]</td>
<td>CLK20/count_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>80.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.771, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.154, 48.987%; route: 2.826, 43.894%; tC2Q: 0.458, 7.119%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.771, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>73.518</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.209</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>81.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK20/count_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK20/count_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.771</td>
<td>1.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[2][A]</td>
<td>CLK20/count_4_s0/CLK</td>
</tr>
<tr>
<td>2.229</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C14[2][A]</td>
<td style=" font-weight:bold;">CLK20/count_4_s0/Q</td>
</tr>
<tr>
<td>2.649</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[3][A]</td>
<td>CLK20/n71_s6/I0</td>
</tr>
<tr>
<td>3.710</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C15[3][A]</td>
<td style=" background: #97FFFF;">CLK20/n71_s6/F</td>
</tr>
<tr>
<td>4.129</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[3][B]</td>
<td>CLK20/n71_s2/I3</td>
</tr>
<tr>
<td>5.161</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C14[3][B]</td>
<td style=" background: #97FFFF;">CLK20/n71_s2/F</td>
</tr>
<tr>
<td>5.965</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C15[0][A]</td>
<td>CLK20/n71_s0/I2</td>
</tr>
<tr>
<td>7.026</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R15C15[0][A]</td>
<td style=" background: #97FFFF;">CLK20/n71_s0/F</td>
</tr>
<tr>
<td>8.209</td>
<td>1.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[1][B]</td>
<td style=" font-weight:bold;">CLK20/count_27_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>81.771</td>
<td>1.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[1][B]</td>
<td>CLK20/count_27_s0/CLK</td>
</tr>
<tr>
<td>81.727</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C18[1][B]</td>
<td>CLK20/count_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>80.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.771, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.154, 48.987%; route: 2.826, 43.894%; tC2Q: 0.458, 7.119%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.771, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>73.518</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.209</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>81.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK20/count_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK20/count_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.771</td>
<td>1.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[2][A]</td>
<td>CLK20/count_4_s0/CLK</td>
</tr>
<tr>
<td>2.229</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C14[2][A]</td>
<td style=" font-weight:bold;">CLK20/count_4_s0/Q</td>
</tr>
<tr>
<td>2.649</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[3][A]</td>
<td>CLK20/n71_s6/I0</td>
</tr>
<tr>
<td>3.710</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C15[3][A]</td>
<td style=" background: #97FFFF;">CLK20/n71_s6/F</td>
</tr>
<tr>
<td>4.129</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[3][B]</td>
<td>CLK20/n71_s2/I3</td>
</tr>
<tr>
<td>5.161</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C14[3][B]</td>
<td style=" background: #97FFFF;">CLK20/n71_s2/F</td>
</tr>
<tr>
<td>5.965</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C15[0][A]</td>
<td>CLK20/n71_s0/I2</td>
</tr>
<tr>
<td>7.026</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R15C15[0][A]</td>
<td style=" background: #97FFFF;">CLK20/n71_s0/F</td>
</tr>
<tr>
<td>8.209</td>
<td>1.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[2][A]</td>
<td style=" font-weight:bold;">CLK20/count_28_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>81.771</td>
<td>1.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[2][A]</td>
<td>CLK20/count_28_s0/CLK</td>
</tr>
<tr>
<td>81.727</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C18[2][A]</td>
<td>CLK20/count_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>80.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.771, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.154, 48.987%; route: 2.826, 43.894%; tC2Q: 0.458, 7.119%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.771, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>73.518</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.209</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>81.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK20/count_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK20/count_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.771</td>
<td>1.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[2][A]</td>
<td>CLK20/count_4_s0/CLK</td>
</tr>
<tr>
<td>2.229</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C14[2][A]</td>
<td style=" font-weight:bold;">CLK20/count_4_s0/Q</td>
</tr>
<tr>
<td>2.649</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[3][A]</td>
<td>CLK20/n71_s6/I0</td>
</tr>
<tr>
<td>3.710</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C15[3][A]</td>
<td style=" background: #97FFFF;">CLK20/n71_s6/F</td>
</tr>
<tr>
<td>4.129</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[3][B]</td>
<td>CLK20/n71_s2/I3</td>
</tr>
<tr>
<td>5.161</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C14[3][B]</td>
<td style=" background: #97FFFF;">CLK20/n71_s2/F</td>
</tr>
<tr>
<td>5.965</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C15[0][A]</td>
<td>CLK20/n71_s0/I2</td>
</tr>
<tr>
<td>7.026</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R15C15[0][A]</td>
<td style=" background: #97FFFF;">CLK20/n71_s0/F</td>
</tr>
<tr>
<td>8.209</td>
<td>1.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[2][B]</td>
<td style=" font-weight:bold;">CLK20/count_29_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>81.771</td>
<td>1.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[2][B]</td>
<td>CLK20/count_29_s0/CLK</td>
</tr>
<tr>
<td>81.727</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C18[2][B]</td>
<td>CLK20/count_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>80.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.771, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.154, 48.987%; route: 2.826, 43.894%; tC2Q: 0.458, 7.119%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.771, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>73.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.151</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>81.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK20/count_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK20/tmp_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.771</td>
<td>1.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[2][A]</td>
<td>CLK20/count_4_s0/CLK</td>
</tr>
<tr>
<td>2.229</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C14[2][A]</td>
<td style=" font-weight:bold;">CLK20/count_4_s0/Q</td>
</tr>
<tr>
<td>2.649</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[3][A]</td>
<td>CLK20/n71_s6/I0</td>
</tr>
<tr>
<td>3.710</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C15[3][A]</td>
<td style=" background: #97FFFF;">CLK20/n71_s6/F</td>
</tr>
<tr>
<td>4.129</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[3][B]</td>
<td>CLK20/n71_s2/I3</td>
</tr>
<tr>
<td>5.161</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C14[3][B]</td>
<td style=" background: #97FFFF;">CLK20/n71_s2/F</td>
</tr>
<tr>
<td>5.965</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C15[0][A]</td>
<td>CLK20/n71_s0/I2</td>
</tr>
<tr>
<td>7.026</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R15C15[0][A]</td>
<td style=" background: #97FFFF;">CLK20/n71_s0/F</td>
</tr>
<tr>
<td>8.151</td>
<td>1.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td style=" font-weight:bold;">CLK20/tmp_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>81.771</td>
<td>1.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td>CLK20/tmp_s1/CLK</td>
</tr>
<tr>
<td>81.727</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C21[1][A]</td>
<td>CLK20/tmp_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>80.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.771, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.154, 49.430%; route: 2.768, 43.387%; tC2Q: 0.458, 7.183%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.771, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>73.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.151</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>81.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK20/count_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK20/count_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.771</td>
<td>1.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[2][A]</td>
<td>CLK20/count_4_s0/CLK</td>
</tr>
<tr>
<td>2.229</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C14[2][A]</td>
<td style=" font-weight:bold;">CLK20/count_4_s0/Q</td>
</tr>
<tr>
<td>2.649</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[3][A]</td>
<td>CLK20/n71_s6/I0</td>
</tr>
<tr>
<td>3.710</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C15[3][A]</td>
<td style=" background: #97FFFF;">CLK20/n71_s6/F</td>
</tr>
<tr>
<td>4.129</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[3][B]</td>
<td>CLK20/n71_s2/I3</td>
</tr>
<tr>
<td>5.161</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C14[3][B]</td>
<td style=" background: #97FFFF;">CLK20/n71_s2/F</td>
</tr>
<tr>
<td>5.965</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C15[0][A]</td>
<td>CLK20/n71_s0/I2</td>
</tr>
<tr>
<td>7.026</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R15C15[0][A]</td>
<td style=" background: #97FFFF;">CLK20/n71_s0/F</td>
</tr>
<tr>
<td>8.151</td>
<td>1.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19[0][B]</td>
<td style=" font-weight:bold;">CLK20/count_31_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>81.771</td>
<td>1.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19[0][B]</td>
<td>CLK20/count_31_s0/CLK</td>
</tr>
<tr>
<td>81.727</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C19[0][B]</td>
<td>CLK20/count_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>80.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.771, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.154, 49.430%; route: 2.768, 43.387%; tC2Q: 0.458, 7.183%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.771, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>73.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.151</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>81.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK20/count_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK20/count_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.771</td>
<td>1.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[2][A]</td>
<td>CLK20/count_4_s0/CLK</td>
</tr>
<tr>
<td>2.229</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C14[2][A]</td>
<td style=" font-weight:bold;">CLK20/count_4_s0/Q</td>
</tr>
<tr>
<td>2.649</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[3][A]</td>
<td>CLK20/n71_s6/I0</td>
</tr>
<tr>
<td>3.710</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C15[3][A]</td>
<td style=" background: #97FFFF;">CLK20/n71_s6/F</td>
</tr>
<tr>
<td>4.129</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[3][B]</td>
<td>CLK20/n71_s2/I3</td>
</tr>
<tr>
<td>5.161</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C14[3][B]</td>
<td style=" background: #97FFFF;">CLK20/n71_s2/F</td>
</tr>
<tr>
<td>5.965</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C15[0][A]</td>
<td>CLK20/n71_s0/I2</td>
</tr>
<tr>
<td>7.026</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R15C15[0][A]</td>
<td style=" background: #97FFFF;">CLK20/n71_s0/F</td>
</tr>
<tr>
<td>8.151</td>
<td>1.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19[0][A]</td>
<td style=" font-weight:bold;">CLK20/count_30_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>81.771</td>
<td>1.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19[0][A]</td>
<td>CLK20/count_30_s0/CLK</td>
</tr>
<tr>
<td>81.727</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C19[0][A]</td>
<td>CLK20/count_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>80.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.771, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.154, 49.430%; route: 2.768, 43.387%; tC2Q: 0.458, 7.183%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.771, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>73.895</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.832</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>81.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK20/count_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK20/count_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.771</td>
<td>1.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[2][A]</td>
<td>CLK20/count_4_s0/CLK</td>
</tr>
<tr>
<td>2.229</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C14[2][A]</td>
<td style=" font-weight:bold;">CLK20/count_4_s0/Q</td>
</tr>
<tr>
<td>2.649</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[3][A]</td>
<td>CLK20/n71_s6/I0</td>
</tr>
<tr>
<td>3.710</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C15[3][A]</td>
<td style=" background: #97FFFF;">CLK20/n71_s6/F</td>
</tr>
<tr>
<td>4.129</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[3][B]</td>
<td>CLK20/n71_s2/I3</td>
</tr>
<tr>
<td>5.161</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C14[3][B]</td>
<td style=" background: #97FFFF;">CLK20/n71_s2/F</td>
</tr>
<tr>
<td>5.965</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C15[0][A]</td>
<td>CLK20/n71_s0/I2</td>
</tr>
<tr>
<td>7.026</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R15C15[0][A]</td>
<td style=" background: #97FFFF;">CLK20/n71_s0/F</td>
</tr>
<tr>
<td>7.832</td>
<td>0.806</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[0][A]</td>
<td style=" font-weight:bold;">CLK20/count_18_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>81.771</td>
<td>1.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[0][A]</td>
<td>CLK20/count_18_s0/CLK</td>
</tr>
<tr>
<td>81.727</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C17[0][A]</td>
<td>CLK20/count_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>80.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.771, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.154, 52.032%; route: 2.449, 40.407%; tC2Q: 0.458, 7.561%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.771, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>73.895</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.832</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>81.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK20/count_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK20/count_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.771</td>
<td>1.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[2][A]</td>
<td>CLK20/count_4_s0/CLK</td>
</tr>
<tr>
<td>2.229</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C14[2][A]</td>
<td style=" font-weight:bold;">CLK20/count_4_s0/Q</td>
</tr>
<tr>
<td>2.649</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[3][A]</td>
<td>CLK20/n71_s6/I0</td>
</tr>
<tr>
<td>3.710</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C15[3][A]</td>
<td style=" background: #97FFFF;">CLK20/n71_s6/F</td>
</tr>
<tr>
<td>4.129</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[3][B]</td>
<td>CLK20/n71_s2/I3</td>
</tr>
<tr>
<td>5.161</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C14[3][B]</td>
<td style=" background: #97FFFF;">CLK20/n71_s2/F</td>
</tr>
<tr>
<td>5.965</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C15[0][A]</td>
<td>CLK20/n71_s0/I2</td>
</tr>
<tr>
<td>7.026</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R15C15[0][A]</td>
<td style=" background: #97FFFF;">CLK20/n71_s0/F</td>
</tr>
<tr>
<td>7.832</td>
<td>0.806</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[0][B]</td>
<td style=" font-weight:bold;">CLK20/count_19_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>81.771</td>
<td>1.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[0][B]</td>
<td>CLK20/count_19_s0/CLK</td>
</tr>
<tr>
<td>81.727</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C17[0][B]</td>
<td>CLK20/count_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>80.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.771, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.154, 52.032%; route: 2.449, 40.407%; tC2Q: 0.458, 7.561%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.771, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>73.895</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.832</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>81.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK20/count_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK20/count_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.771</td>
<td>1.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[2][A]</td>
<td>CLK20/count_4_s0/CLK</td>
</tr>
<tr>
<td>2.229</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C14[2][A]</td>
<td style=" font-weight:bold;">CLK20/count_4_s0/Q</td>
</tr>
<tr>
<td>2.649</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[3][A]</td>
<td>CLK20/n71_s6/I0</td>
</tr>
<tr>
<td>3.710</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C15[3][A]</td>
<td style=" background: #97FFFF;">CLK20/n71_s6/F</td>
</tr>
<tr>
<td>4.129</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[3][B]</td>
<td>CLK20/n71_s2/I3</td>
</tr>
<tr>
<td>5.161</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C14[3][B]</td>
<td style=" background: #97FFFF;">CLK20/n71_s2/F</td>
</tr>
<tr>
<td>5.965</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C15[0][A]</td>
<td>CLK20/n71_s0/I2</td>
</tr>
<tr>
<td>7.026</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R15C15[0][A]</td>
<td style=" background: #97FFFF;">CLK20/n71_s0/F</td>
</tr>
<tr>
<td>7.832</td>
<td>0.806</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[1][A]</td>
<td style=" font-weight:bold;">CLK20/count_20_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>81.771</td>
<td>1.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[1][A]</td>
<td>CLK20/count_20_s0/CLK</td>
</tr>
<tr>
<td>81.727</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C17[1][A]</td>
<td>CLK20/count_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>80.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.771, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.154, 52.032%; route: 2.449, 40.407%; tC2Q: 0.458, 7.561%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.771, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.913</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>80.374</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>81.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>n118_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK13/tmp_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tmp_3_0:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmp_3_0</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>R15C21[0][A]</td>
<td>CLK13/tmp_s1/Q</td>
</tr>
<tr>
<td>80.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td style=" font-weight:bold;">n118_s2/I0</td>
</tr>
<tr>
<td>80.374</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td style=" background: #97FFFF;">n118_s2/F</td>
</tr>
<tr>
<td>80.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td style=" font-weight:bold;">CLK13/tmp_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>81.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>CLK13/tmp_s1/CLK</td>
</tr>
<tr>
<td>81.288</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CLK13/tmp_s1</td>
</tr>
<tr>
<td>81.288</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>CLK13/tmp_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.258</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 99.369%; route: 0.000, 0.000%; tC2Q: 0.002, 0.631%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.913</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>80.374</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>81.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>n108_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK20/tmp_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tmp_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmp_3</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2</td>
<td>R15C21[1][A]</td>
<td>CLK20/tmp_s1/Q</td>
</tr>
<tr>
<td>80.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td style=" font-weight:bold;">n108_s2/I0</td>
</tr>
<tr>
<td>80.374</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td style=" background: #97FFFF;">n108_s2/F</td>
</tr>
<tr>
<td>80.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td style=" font-weight:bold;">CLK20/tmp_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>81.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td>CLK20/tmp_s1/CLK</td>
</tr>
<tr>
<td>81.288</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CLK20/tmp_s1</td>
</tr>
<tr>
<td>81.288</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C21[1][A]</td>
<td>CLK20/tmp_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.258</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 99.369%; route: 0.000, 0.000%; tC2Q: 0.002, 0.631%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.655</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.913</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.258</td>
</tr>
<tr>
<td class="label">From</td>
<td>ENABLEREG_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>FRMint_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n150_3:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tmp_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n150_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2</td>
<td>R16C18[0][B]</td>
<td>n150_s0/F</td>
</tr>
<tr>
<td>12.342</td>
<td>2.342</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][A]</td>
<td>ENABLEREG_0_s0/G</td>
</tr>
<tr>
<td>12.676</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R15C24[2][A]</td>
<td style=" font-weight:bold;">ENABLEREG_0_s0/Q</td>
</tr>
<tr>
<td>12.913</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[1][A]</td>
<td style=" font-weight:bold;">FRMint_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmp_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2</td>
<td>R15C21[1][A]</td>
<td>CLK20/tmp_s1/Q</td>
</tr>
<tr>
<td>12.213</td>
<td>2.213</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[1][A]</td>
<td>FRMint_s2/CLK</td>
</tr>
<tr>
<td>12.243</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>FRMint_s2</td>
</tr>
<tr>
<td>12.258</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C24[1][A]</td>
<td>FRMint_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.129</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.342, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.213, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.965</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.258</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK13/count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK13/count_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td>CLK13/count_0_s0/CLK</td>
</tr>
<tr>
<td>1.591</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C20[0][A]</td>
<td style=" font-weight:bold;">CLK13/count_0_s0/Q</td>
</tr>
<tr>
<td>1.593</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td>CLK13/n38_s2/I0</td>
</tr>
<tr>
<td>1.965</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td style=" background: #97FFFF;">CLK13/n38_s2/F</td>
</tr>
<tr>
<td>1.965</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td style=" font-weight:bold;">CLK13/count_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td>CLK13/count_0_s0/CLK</td>
</tr>
<tr>
<td>1.258</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C20[0][A]</td>
<td>CLK13/count_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.965</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.258</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK20/count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK20/count_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C16[0][A]</td>
<td>CLK20/count_0_s0/CLK</td>
</tr>
<tr>
<td>1.591</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C16[0][A]</td>
<td style=" font-weight:bold;">CLK20/count_0_s0/Q</td>
</tr>
<tr>
<td>1.593</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C16[0][A]</td>
<td>CLK20/n38_s2/I0</td>
</tr>
<tr>
<td>1.965</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C16[0][A]</td>
<td style=" background: #97FFFF;">CLK20/n38_s2/F</td>
</tr>
<tr>
<td>1.965</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[0][A]</td>
<td style=" font-weight:bold;">CLK20/count_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C16[0][A]</td>
<td>CLK20/count_0_s0/CLK</td>
</tr>
<tr>
<td>1.258</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C16[0][A]</td>
<td>CLK20/count_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.861</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.152</td>
</tr>
<tr>
<td class="label">From</td>
<td>KBcount_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>KBcount_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tmp_3_0:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tmp_3_0:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmp_3_0</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>6</td>
<td>R15C21[0][A]</td>
<td>CLK13/tmp_s1/Q</td>
</tr>
<tr>
<td>12.152</td>
<td>2.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>KBcount_1_s3/CLK</td>
</tr>
<tr>
<td>12.485</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>3</td>
<td>R15C22[0][A]</td>
<td style=" font-weight:bold;">KBcount_1_s3/Q</td>
</tr>
<tr>
<td>12.489</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>n121_s2/I0</td>
</tr>
<tr>
<td>12.861</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td style=" background: #97FFFF;">n121_s2/F</td>
</tr>
<tr>
<td>12.861</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td style=" font-weight:bold;">KBcount_1_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmp_3_0</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>6</td>
<td>R15C21[0][A]</td>
<td>CLK13/tmp_s1/Q</td>
</tr>
<tr>
<td>12.152</td>
<td>2.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>KBcount_1_s3/CLK</td>
</tr>
<tr>
<td>12.152</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>KBcount_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.152, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.152, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.258</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK13/count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK13/count_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td>CLK13/count_2_s0/CLK</td>
</tr>
<tr>
<td>1.591</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C20[1][A]</td>
<td style=" font-weight:bold;">CLK13/count_2_s0/Q</td>
</tr>
<tr>
<td>1.593</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C20[1][A]</td>
<td>CLK13/n36_s/I1</td>
</tr>
<tr>
<td>1.987</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td style=" background: #97FFFF;">CLK13/n36_s/SUM</td>
</tr>
<tr>
<td>1.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td style=" font-weight:bold;">CLK13/count_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td>CLK13/count_2_s0/CLK</td>
</tr>
<tr>
<td>1.258</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C20[1][A]</td>
<td>CLK13/count_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.258</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK13/count_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK13/count_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[0][A]</td>
<td>CLK13/count_6_s0/CLK</td>
</tr>
<tr>
<td>1.591</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C21[0][A]</td>
<td style=" font-weight:bold;">CLK13/count_6_s0/Q</td>
</tr>
<tr>
<td>1.593</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C21[0][A]</td>
<td>CLK13/n32_s/I1</td>
</tr>
<tr>
<td>1.987</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C21[0][A]</td>
<td style=" background: #97FFFF;">CLK13/n32_s/SUM</td>
</tr>
<tr>
<td>1.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[0][A]</td>
<td style=" font-weight:bold;">CLK13/count_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[0][A]</td>
<td>CLK13/count_6_s0/CLK</td>
</tr>
<tr>
<td>1.258</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C21[0][A]</td>
<td>CLK13/count_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.258</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK13/count_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK13/count_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[1][A]</td>
<td>CLK13/count_8_s0/CLK</td>
</tr>
<tr>
<td>1.591</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C21[1][A]</td>
<td style=" font-weight:bold;">CLK13/count_8_s0/Q</td>
</tr>
<tr>
<td>1.593</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C21[1][A]</td>
<td>CLK13/n30_s/I1</td>
</tr>
<tr>
<td>1.987</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C21[1][A]</td>
<td style=" background: #97FFFF;">CLK13/n30_s/SUM</td>
</tr>
<tr>
<td>1.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[1][A]</td>
<td style=" font-weight:bold;">CLK13/count_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[1][A]</td>
<td>CLK13/count_8_s0/CLK</td>
</tr>
<tr>
<td>1.258</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C21[1][A]</td>
<td>CLK13/count_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.258</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK13/count_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK13/count_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[0][A]</td>
<td>CLK13/count_12_s0/CLK</td>
</tr>
<tr>
<td>1.591</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C22[0][A]</td>
<td style=" font-weight:bold;">CLK13/count_12_s0/Q</td>
</tr>
<tr>
<td>1.593</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C22[0][A]</td>
<td>CLK13/n26_s/I1</td>
</tr>
<tr>
<td>1.987</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C22[0][A]</td>
<td style=" background: #97FFFF;">CLK13/n26_s/SUM</td>
</tr>
<tr>
<td>1.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][A]</td>
<td style=" font-weight:bold;">CLK13/count_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[0][A]</td>
<td>CLK13/count_12_s0/CLK</td>
</tr>
<tr>
<td>1.258</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C22[0][A]</td>
<td>CLK13/count_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.258</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK13/count_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK13/count_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td>CLK13/count_14_s0/CLK</td>
</tr>
<tr>
<td>1.591</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C22[1][A]</td>
<td style=" font-weight:bold;">CLK13/count_14_s0/Q</td>
</tr>
<tr>
<td>1.593</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C22[1][A]</td>
<td>CLK13/n24_s/I1</td>
</tr>
<tr>
<td>1.987</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td style=" background: #97FFFF;">CLK13/n24_s/SUM</td>
</tr>
<tr>
<td>1.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td style=" font-weight:bold;">CLK13/count_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td>CLK13/count_14_s0/CLK</td>
</tr>
<tr>
<td>1.258</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C22[1][A]</td>
<td>CLK13/count_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.258</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK13/count_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK13/count_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td>CLK13/count_18_s0/CLK</td>
</tr>
<tr>
<td>1.591</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C23[0][A]</td>
<td style=" font-weight:bold;">CLK13/count_18_s0/Q</td>
</tr>
<tr>
<td>1.593</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C23[0][A]</td>
<td>CLK13/n20_s/I1</td>
</tr>
<tr>
<td>1.987</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td style=" background: #97FFFF;">CLK13/n20_s/SUM</td>
</tr>
<tr>
<td>1.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td style=" font-weight:bold;">CLK13/count_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td>CLK13/count_18_s0/CLK</td>
</tr>
<tr>
<td>1.258</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C23[0][A]</td>
<td>CLK13/count_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.258</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK13/count_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK13/count_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td>CLK13/count_20_s0/CLK</td>
</tr>
<tr>
<td>1.591</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C23[1][A]</td>
<td style=" font-weight:bold;">CLK13/count_20_s0/Q</td>
</tr>
<tr>
<td>1.593</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C23[1][A]</td>
<td>CLK13/n18_s/I1</td>
</tr>
<tr>
<td>1.987</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td style=" background: #97FFFF;">CLK13/n18_s/SUM</td>
</tr>
<tr>
<td>1.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td style=" font-weight:bold;">CLK13/count_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td>CLK13/count_20_s0/CLK</td>
</tr>
<tr>
<td>1.258</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C23[1][A]</td>
<td>CLK13/count_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.258</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK13/count_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK13/count_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[0][A]</td>
<td>CLK13/count_24_s0/CLK</td>
</tr>
<tr>
<td>1.591</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C24[0][A]</td>
<td style=" font-weight:bold;">CLK13/count_24_s0/Q</td>
</tr>
<tr>
<td>1.593</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C24[0][A]</td>
<td>CLK13/n14_s/I1</td>
</tr>
<tr>
<td>1.987</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C24[0][A]</td>
<td style=" background: #97FFFF;">CLK13/n14_s/SUM</td>
</tr>
<tr>
<td>1.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[0][A]</td>
<td style=" font-weight:bold;">CLK13/count_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[0][A]</td>
<td>CLK13/count_24_s0/CLK</td>
</tr>
<tr>
<td>1.258</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C24[0][A]</td>
<td>CLK13/count_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.258</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK13/count_26_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK13/count_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td>CLK13/count_26_s0/CLK</td>
</tr>
<tr>
<td>1.591</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C24[1][A]</td>
<td style=" font-weight:bold;">CLK13/count_26_s0/Q</td>
</tr>
<tr>
<td>1.593</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C24[1][A]</td>
<td>CLK13/n12_s/I1</td>
</tr>
<tr>
<td>1.987</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td style=" background: #97FFFF;">CLK13/n12_s/SUM</td>
</tr>
<tr>
<td>1.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td style=" font-weight:bold;">CLK13/count_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td>CLK13/count_26_s0/CLK</td>
</tr>
<tr>
<td>1.258</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C24[1][A]</td>
<td>CLK13/count_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.258</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK13/count_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK13/count_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>CLK13/count_30_s0/CLK</td>
</tr>
<tr>
<td>1.591</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C25[0][A]</td>
<td style=" font-weight:bold;">CLK13/count_30_s0/Q</td>
</tr>
<tr>
<td>1.593</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C25[0][A]</td>
<td>CLK13/n8_s/I1</td>
</tr>
<tr>
<td>1.987</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td style=" background: #97FFFF;">CLK13/n8_s/SUM</td>
</tr>
<tr>
<td>1.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td style=" font-weight:bold;">CLK13/count_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>CLK13/count_30_s0/CLK</td>
</tr>
<tr>
<td>1.258</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>CLK13/count_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.258</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK20/count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK20/count_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[1][A]</td>
<td>CLK20/count_2_s0/CLK</td>
</tr>
<tr>
<td>1.591</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C14[1][A]</td>
<td style=" font-weight:bold;">CLK20/count_2_s0/Q</td>
</tr>
<tr>
<td>1.593</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C14[1][A]</td>
<td>CLK20/n36_s/I1</td>
</tr>
<tr>
<td>1.987</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C14[1][A]</td>
<td style=" background: #97FFFF;">CLK20/n36_s/SUM</td>
</tr>
<tr>
<td>1.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[1][A]</td>
<td style=" font-weight:bold;">CLK20/count_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[1][A]</td>
<td>CLK20/count_2_s0/CLK</td>
</tr>
<tr>
<td>1.258</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C14[1][A]</td>
<td>CLK20/count_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.258</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK20/count_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK20/count_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[0][A]</td>
<td>CLK20/count_6_s0/CLK</td>
</tr>
<tr>
<td>1.591</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C15[0][A]</td>
<td style=" font-weight:bold;">CLK20/count_6_s0/Q</td>
</tr>
<tr>
<td>1.593</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C15[0][A]</td>
<td>CLK20/n32_s/I1</td>
</tr>
<tr>
<td>1.987</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C15[0][A]</td>
<td style=" background: #97FFFF;">CLK20/n32_s/SUM</td>
</tr>
<tr>
<td>1.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[0][A]</td>
<td style=" font-weight:bold;">CLK20/count_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[0][A]</td>
<td>CLK20/count_6_s0/CLK</td>
</tr>
<tr>
<td>1.258</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C15[0][A]</td>
<td>CLK20/count_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.258</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK20/count_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK20/count_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>CLK20/count_8_s0/CLK</td>
</tr>
<tr>
<td>1.591</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C15[1][A]</td>
<td style=" font-weight:bold;">CLK20/count_8_s0/Q</td>
</tr>
<tr>
<td>1.593</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C15[1][A]</td>
<td>CLK20/n30_s/I1</td>
</tr>
<tr>
<td>1.987</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td style=" background: #97FFFF;">CLK20/n30_s/SUM</td>
</tr>
<tr>
<td>1.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td style=" font-weight:bold;">CLK20/count_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>CLK20/count_8_s0/CLK</td>
</tr>
<tr>
<td>1.258</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>CLK20/count_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.258</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK20/count_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK20/count_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[0][A]</td>
<td>CLK20/count_12_s0/CLK</td>
</tr>
<tr>
<td>1.591</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C16[0][A]</td>
<td style=" font-weight:bold;">CLK20/count_12_s0/Q</td>
</tr>
<tr>
<td>1.593</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C16[0][A]</td>
<td>CLK20/n26_s/I1</td>
</tr>
<tr>
<td>1.987</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C16[0][A]</td>
<td style=" background: #97FFFF;">CLK20/n26_s/SUM</td>
</tr>
<tr>
<td>1.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[0][A]</td>
<td style=" font-weight:bold;">CLK20/count_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[0][A]</td>
<td>CLK20/count_12_s0/CLK</td>
</tr>
<tr>
<td>1.258</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C16[0][A]</td>
<td>CLK20/count_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.258</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK20/count_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK20/count_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[1][A]</td>
<td>CLK20/count_14_s0/CLK</td>
</tr>
<tr>
<td>1.591</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C16[1][A]</td>
<td style=" font-weight:bold;">CLK20/count_14_s0/Q</td>
</tr>
<tr>
<td>1.593</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C16[1][A]</td>
<td>CLK20/n24_s/I1</td>
</tr>
<tr>
<td>1.987</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C16[1][A]</td>
<td style=" background: #97FFFF;">CLK20/n24_s/SUM</td>
</tr>
<tr>
<td>1.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[1][A]</td>
<td style=" font-weight:bold;">CLK20/count_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[1][A]</td>
<td>CLK20/count_14_s0/CLK</td>
</tr>
<tr>
<td>1.258</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C16[1][A]</td>
<td>CLK20/count_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.258</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK20/count_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK20/count_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[0][A]</td>
<td>CLK20/count_18_s0/CLK</td>
</tr>
<tr>
<td>1.591</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C17[0][A]</td>
<td style=" font-weight:bold;">CLK20/count_18_s0/Q</td>
</tr>
<tr>
<td>1.593</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C17[0][A]</td>
<td>CLK20/n20_s/I1</td>
</tr>
<tr>
<td>1.987</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C17[0][A]</td>
<td style=" background: #97FFFF;">CLK20/n20_s/SUM</td>
</tr>
<tr>
<td>1.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[0][A]</td>
<td style=" font-weight:bold;">CLK20/count_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[0][A]</td>
<td>CLK20/count_18_s0/CLK</td>
</tr>
<tr>
<td>1.258</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C17[0][A]</td>
<td>CLK20/count_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.258</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK20/count_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK20/count_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[1][A]</td>
<td>CLK20/count_20_s0/CLK</td>
</tr>
<tr>
<td>1.591</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C17[1][A]</td>
<td style=" font-weight:bold;">CLK20/count_20_s0/Q</td>
</tr>
<tr>
<td>1.593</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C17[1][A]</td>
<td>CLK20/n18_s/I1</td>
</tr>
<tr>
<td>1.987</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C17[1][A]</td>
<td style=" background: #97FFFF;">CLK20/n18_s/SUM</td>
</tr>
<tr>
<td>1.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[1][A]</td>
<td style=" font-weight:bold;">CLK20/count_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[1][A]</td>
<td>CLK20/count_20_s0/CLK</td>
</tr>
<tr>
<td>1.258</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C17[1][A]</td>
<td>CLK20/count_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.258</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK20/count_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK20/count_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>CLK20/count_24_s0/CLK</td>
</tr>
<tr>
<td>1.591</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C18[0][A]</td>
<td style=" font-weight:bold;">CLK20/count_24_s0/Q</td>
</tr>
<tr>
<td>1.593</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C18[0][A]</td>
<td>CLK20/n14_s/I1</td>
</tr>
<tr>
<td>1.987</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td style=" background: #97FFFF;">CLK20/n14_s/SUM</td>
</tr>
<tr>
<td>1.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td style=" font-weight:bold;">CLK20/count_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>CLK20/count_24_s0/CLK</td>
</tr>
<tr>
<td>1.258</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>CLK20/count_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.258</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK20/count_26_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK20/count_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[1][A]</td>
<td>CLK20/count_26_s0/CLK</td>
</tr>
<tr>
<td>1.591</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C18[1][A]</td>
<td style=" font-weight:bold;">CLK20/count_26_s0/Q</td>
</tr>
<tr>
<td>1.593</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C18[1][A]</td>
<td>CLK20/n12_s/I1</td>
</tr>
<tr>
<td>1.987</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C18[1][A]</td>
<td style=" background: #97FFFF;">CLK20/n12_s/SUM</td>
</tr>
<tr>
<td>1.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][A]</td>
<td style=" font-weight:bold;">CLK20/count_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[1][A]</td>
<td>CLK20/count_26_s0/CLK</td>
</tr>
<tr>
<td>1.258</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C18[1][A]</td>
<td>CLK20/count_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.292</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.749</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.041</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLRKBD_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>KBint_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tmp_3_0:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.771</td>
<td>1.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[2][A]</td>
<td>CLRKBD_s1/CLK</td>
</tr>
<tr>
<td>2.229</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R15C23[2][A]</td>
<td style=" font-weight:bold;">CLRKBD_s1/Q</td>
</tr>
<tr>
<td>2.582</td>
<td>0.353</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[1][B]</td>
<td>n130_s0/I0</td>
</tr>
<tr>
<td>3.614</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C23[1][B]</td>
<td style=" background: #97FFFF;">n130_s0/F</td>
</tr>
<tr>
<td>4.749</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td style=" font-weight:bold;">KBint_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmp_3_0</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>6</td>
<td>R15C21[0][A]</td>
<td>CLK13/tmp_s1/Q</td>
</tr>
<tr>
<td>13.114</td>
<td>3.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td>KBint_s1/CLK</td>
</tr>
<tr>
<td>13.084</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>KBint_s1</td>
</tr>
<tr>
<td>13.041</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C22[1][A]</td>
<td>KBint_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.344</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.771, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 34.649%; route: 1.488, 49.962%; tC2Q: 0.458, 15.389%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.114, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.459</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.582</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.041</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLRCOP_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>COPint_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tmp_3_0:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.771</td>
<td>1.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[2][B]</td>
<td>CLRCOP_s1/CLK</td>
</tr>
<tr>
<td>2.229</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R15C23[2][B]</td>
<td style=" font-weight:bold;">CLRCOP_s1/Q</td>
</tr>
<tr>
<td>2.582</td>
<td>0.353</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td style=" font-weight:bold;">COPint_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmp_3_0</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>6</td>
<td>R15C21[0][A]</td>
<td>CLK13/tmp_s1/Q</td>
</tr>
<tr>
<td>13.114</td>
<td>3.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td>COPint_s1/CLK</td>
</tr>
<tr>
<td>13.084</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>COPint_s1</td>
</tr>
<tr>
<td>13.041</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C23[1][A]</td>
<td>COPint_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.344</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.771, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.353, 43.503%; tC2Q: 0.458, 56.497%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.114, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.841</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.206</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.047</td>
</tr>
<tr>
<td class="label">From</td>
<td>ENABLEREG_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>FRMint_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n150_3:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tmp_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n150_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2</td>
<td>R16C18[0][B]</td>
<td>n150_s0/F</td>
</tr>
<tr>
<td>13.446</td>
<td>3.446</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][A]</td>
<td>ENABLEREG_0_s0/G</td>
</tr>
<tr>
<td>13.905</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R15C24[2][A]</td>
<td style=" font-weight:bold;">ENABLEREG_0_s0/Q</td>
</tr>
<tr>
<td>14.244</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[0][B]</td>
<td>n107_s0/I3</td>
</tr>
<tr>
<td>14.870</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C24[0][B]</td>
<td style=" background: #97FFFF;">n107_s0/F</td>
</tr>
<tr>
<td>15.206</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[1][A]</td>
<td style=" font-weight:bold;">FRMint_s2/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmp_3</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2</td>
<td>R15C21[1][A]</td>
<td>CLK20/tmp_s1/Q</td>
</tr>
<tr>
<td>33.120</td>
<td>3.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[1][A]</td>
<td>FRMint_s2/CLK</td>
</tr>
<tr>
<td>33.090</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>FRMint_s2</td>
</tr>
<tr>
<td>33.047</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C24[1][A]</td>
<td>FRMint_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.326</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.446, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 35.576%; route: 0.675, 38.377%; tC2Q: 0.458, 26.047%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.120, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.277</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.535</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.258</td>
</tr>
<tr>
<td class="label">From</td>
<td>ENABLEREG_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>FRMint_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n150_3:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tmp_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n150_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2</td>
<td>R16C18[0][B]</td>
<td>n150_s0/F</td>
</tr>
<tr>
<td>12.342</td>
<td>2.342</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][A]</td>
<td>ENABLEREG_0_s0/G</td>
</tr>
<tr>
<td>12.676</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R15C24[2][A]</td>
<td style=" font-weight:bold;">ENABLEREG_0_s0/Q</td>
</tr>
<tr>
<td>12.913</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[0][B]</td>
<td>n107_s0/I3</td>
</tr>
<tr>
<td>13.298</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C24[0][B]</td>
<td style=" background: #97FFFF;">n107_s0/F</td>
</tr>
<tr>
<td>13.535</td>
<td>0.237</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[1][A]</td>
<td style=" font-weight:bold;">FRMint_s2/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmp_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2</td>
<td>R15C21[1][A]</td>
<td>CLK20/tmp_s1/Q</td>
</tr>
<tr>
<td>12.213</td>
<td>2.213</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[1][A]</td>
<td>FRMint_s2/CLK</td>
</tr>
<tr>
<td>12.243</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>FRMint_s2</td>
</tr>
<tr>
<td>12.258</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C24[1][A]</td>
<td>FRMint_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.129</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.342, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 32.280%; route: 0.474, 39.773%; tC2Q: 0.333, 27.948%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.213, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.639</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.836</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-7.803</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLRCOP_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>COPint_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tmp_3_0:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[2][B]</td>
<td>CLRCOP_s1/CLK</td>
</tr>
<tr>
<td>1.591</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R15C23[2][B]</td>
<td style=" font-weight:bold;">CLRCOP_s1/Q</td>
</tr>
<tr>
<td>1.836</td>
<td>0.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td style=" font-weight:bold;">COPint_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-10.000</td>
<td>-10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmp_3_0</td>
</tr>
<tr>
<td>-10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>6</td>
<td>R15C21[0][A]</td>
<td>CLK13/tmp_s1/Q</td>
</tr>
<tr>
<td>-7.848</td>
<td>2.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td>COPint_s1/CLK</td>
</tr>
<tr>
<td>-7.818</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>COPint_s1</td>
</tr>
<tr>
<td>-7.803</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C23[1][A]</td>
<td>COPint_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.894</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.245, 42.360%; tC2Q: 0.333, 57.640%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.152, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.830</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.027</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-7.803</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLRCOP_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>KBint_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tmp_3_0:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[2][B]</td>
<td>CLRCOP_s1/CLK</td>
</tr>
<tr>
<td>1.591</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R15C23[2][B]</td>
<td style=" font-weight:bold;">CLRCOP_s1/Q</td>
</tr>
<tr>
<td>1.836</td>
<td>0.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[1][B]</td>
<td>n130_s0/I1</td>
</tr>
<tr>
<td>2.221</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C23[1][B]</td>
<td style=" background: #97FFFF;">n130_s0/F</td>
</tr>
<tr>
<td>3.027</td>
<td>0.806</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td style=" font-weight:bold;">KBint_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-10.000</td>
<td>-10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmp_3_0</td>
</tr>
<tr>
<td>-10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>6</td>
<td>R15C21[0][A]</td>
<td>CLK13/tmp_s1/Q</td>
</tr>
<tr>
<td>-7.848</td>
<td>2.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td>KBint_s1/CLK</td>
</tr>
<tr>
<td>-7.818</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>KBint_s1</td>
</tr>
<tr>
<td>-7.803</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C22[1][A]</td>
<td>KBint_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.894</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 21.760%; route: 1.051, 59.400%; tC2Q: 0.333, 18.840%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.152, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.416</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.666</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>tmp_3</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>FRMint_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>tmp_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK20/tmp_s1/Q</td>
</tr>
<tr>
<td>13.120</td>
<td>3.120</td>
<td>tNET</td>
<td>FF</td>
<td>FRMint_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>tmp_3</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK20/tmp_s1/Q</td>
</tr>
<tr>
<td>21.786</td>
<td>1.786</td>
<td>tNET</td>
<td>RR</td>
<td>FRMint_s2/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.483</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.733</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>tmp_3_0</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>COPint_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>tmp_3_0</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK13/tmp_s1/Q</td>
</tr>
<tr>
<td>13.114</td>
<td>3.114</td>
<td>tNET</td>
<td>FF</td>
<td>COPint_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>tmp_3_0</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK13/tmp_s1/Q</td>
</tr>
<tr>
<td>21.847</td>
<td>1.847</td>
<td>tNET</td>
<td>RR</td>
<td>COPint_s1/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.483</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.733</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>tmp_3_0</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>KBint_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>tmp_3_0</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK13/tmp_s1/Q</td>
</tr>
<tr>
<td>13.114</td>
<td>3.114</td>
<td>tNET</td>
<td>FF</td>
<td>KBint_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>tmp_3_0</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK13/tmp_s1/Q</td>
</tr>
<tr>
<td>21.847</td>
<td>1.847</td>
<td>tNET</td>
<td>RR</td>
<td>KBint_s1/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.483</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.733</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>tmp_3_0</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>KBcount_2_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>tmp_3_0</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK13/tmp_s1/Q</td>
</tr>
<tr>
<td>13.114</td>
<td>3.114</td>
<td>tNET</td>
<td>FF</td>
<td>KBcount_2_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>tmp_3_0</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK13/tmp_s1/Q</td>
</tr>
<tr>
<td>21.847</td>
<td>1.847</td>
<td>tNET</td>
<td>RR</td>
<td>KBcount_2_s2/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.483</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.733</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>tmp_3_0</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>KBcount_1_s3</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>tmp_3_0</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK13/tmp_s1/Q</td>
</tr>
<tr>
<td>13.114</td>
<td>3.114</td>
<td>tNET</td>
<td>FF</td>
<td>KBcount_1_s3/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>tmp_3_0</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK13/tmp_s1/Q</td>
</tr>
<tr>
<td>21.847</td>
<td>1.847</td>
<td>tNET</td>
<td>RR</td>
<td>KBcount_1_s3/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.483</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.733</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>tmp_3_0</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>KBcount_0_s3</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>tmp_3_0</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK13/tmp_s1/Q</td>
</tr>
<tr>
<td>13.114</td>
<td>3.114</td>
<td>tNET</td>
<td>FF</td>
<td>KBcount_0_s3/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>tmp_3_0</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK13/tmp_s1/Q</td>
</tr>
<tr>
<td>21.847</td>
<td>1.847</td>
<td>tNET</td>
<td>RR</td>
<td>KBcount_0_s3/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.623</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.873</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>NBMMU/nSetBANK1</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>NBMMU/Bankreg1/Q_6_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>NBMMU/nSetBANK1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>NBMMU/nSetBANK1_s9/F</td>
</tr>
<tr>
<td>12.376</td>
<td>2.376</td>
<td>tNET</td>
<td>FF</td>
<td>NBMMU/Bankreg1/Q_6_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>NBMMU/nSetBANK1</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>NBMMU/nSetBANK1_s9/F</td>
</tr>
<tr>
<td>21.249</td>
<td>1.249</td>
<td>tNET</td>
<td>RR</td>
<td>NBMMU/Bankreg1/Q_6_s1/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.623</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.873</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>NBMMU/nSetBANK1</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>NBMMU/Bankreg1/Q_5_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>NBMMU/nSetBANK1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>NBMMU/nSetBANK1_s9/F</td>
</tr>
<tr>
<td>12.376</td>
<td>2.376</td>
<td>tNET</td>
<td>FF</td>
<td>NBMMU/Bankreg1/Q_5_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>NBMMU/nSetBANK1</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>NBMMU/nSetBANK1_s9/F</td>
</tr>
<tr>
<td>21.249</td>
<td>1.249</td>
<td>tNET</td>
<td>RR</td>
<td>NBMMU/Bankreg1/Q_5_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.623</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.873</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>NBMMU/nSetBANK1</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>NBMMU/Bankreg1/Q_1_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>NBMMU/nSetBANK1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>NBMMU/nSetBANK1_s9/F</td>
</tr>
<tr>
<td>12.376</td>
<td>2.376</td>
<td>tNET</td>
<td>FF</td>
<td>NBMMU/Bankreg1/Q_1_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>NBMMU/nSetBANK1</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>NBMMU/nSetBANK1_s9/F</td>
</tr>
<tr>
<td>21.249</td>
<td>1.249</td>
<td>tNET</td>
<td>RR</td>
<td>NBMMU/Bankreg1/Q_1_s1/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.623</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.873</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>NBMMU/nSetBANK1</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>NBMMU/Bankreg1/Q_7_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>NBMMU/nSetBANK1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>NBMMU/nSetBANK1_s9/F</td>
</tr>
<tr>
<td>12.376</td>
<td>2.376</td>
<td>tNET</td>
<td>FF</td>
<td>NBMMU/Bankreg1/Q_7_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>NBMMU/nSetBANK1</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>NBMMU/nSetBANK1_s9/F</td>
</tr>
<tr>
<td>21.249</td>
<td>1.249</td>
<td>tNET</td>
<td>RR</td>
<td>NBMMU/Bankreg1/Q_7_s1/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>73</td>
<td>cpuclkO_d</td>
<td>7.800</td>
<td>2.478</td>
</tr>
<tr>
<td>33</td>
<td>n71_3</td>
<td>73.518</td>
<td>1.486</td>
</tr>
<tr>
<td>33</td>
<td>n71_3</td>
<td>74.066</td>
<td>1.016</td>
</tr>
<tr>
<td>6</td>
<td>tmp_3_0</td>
<td>10.706</td>
<td>3.114</td>
</tr>
<tr>
<td>6</td>
<td>CLRCOP</td>
<td>7.800</td>
<td>0.497</td>
</tr>
<tr>
<td>5</td>
<td>CLRKBD</td>
<td>8.292</td>
<td>0.828</td>
</tr>
<tr>
<td>4</td>
<td>KBcount[0]</td>
<td>16.523</td>
<td>0.428</td>
</tr>
<tr>
<td>3</td>
<td>count[0]</td>
<td>75.013</td>
<td>0.812</td>
</tr>
<tr>
<td>3</td>
<td>count[0]</td>
<td>75.728</td>
<td>0.424</td>
</tr>
<tr>
<td>3</td>
<td>KBcount[1]</td>
<td>16.832</td>
<td>0.343</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R14C21</td>
<td>81.94%</td>
</tr>
<tr>
<td>R14C23</td>
<td>80.56%</td>
</tr>
<tr>
<td>R14C22</td>
<td>79.17%</td>
</tr>
<tr>
<td>R14C24</td>
<td>79.17%</td>
</tr>
<tr>
<td>R14C17</td>
<td>77.78%</td>
</tr>
<tr>
<td>R14C15</td>
<td>76.39%</td>
</tr>
<tr>
<td>R14C16</td>
<td>76.39%</td>
</tr>
<tr>
<td>R14C18</td>
<td>76.39%</td>
</tr>
<tr>
<td>R15C30</td>
<td>75.00%</td>
</tr>
<tr>
<td>R16C25</td>
<td>70.83%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
