
===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_tt_025C_1v80 Corner ===================================

Startpoint: rst (input port clocked by clk)
Endpoint: _134_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.500000    2.500000 v input external delay
     1    0.002597    0.008163    0.004070    2.504070 v rst (in)
                                                         rst (net)
                      0.008163    0.000000    2.504070 v input51/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.010772    0.068738    0.107894    2.611964 v input51/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net51 (net)
                      0.068738    0.000236    2.612200 v fanout87/A (sky130_fd_sc_hd__buf_4)
     8    0.062261    0.087513    0.205527    2.817728 v fanout87/X (sky130_fd_sc_hd__buf_4)
                                                         net87 (net)
                      0.087513    0.000002    2.817729 v fanout86/A (sky130_fd_sc_hd__buf_4)
     9    0.045201    0.071628    0.198731    3.016460 v fanout86/X (sky130_fd_sc_hd__buf_4)
                                                         net86 (net)
                      0.071628    0.000004    3.016464 v fanout85/A (sky130_fd_sc_hd__buf_4)
    10    0.049876    0.076702    0.197232    3.213696 v fanout85/X (sky130_fd_sc_hd__buf_4)
                                                         net85 (net)
                      0.076702    0.000208    3.213905 v _109_/A (sky130_fd_sc_hd__inv_2)
     1    0.005157    0.036858    0.060735    3.274640 ^ _109_/Y (sky130_fd_sc_hd__inv_2)
                                                         _039_ (net)
                      0.036858    0.000032    3.274672 ^ _134_/RESET_B (sky130_fd_sc_hd__dfrtp_4)
                                              3.274672   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.052611    0.239890    0.171142    5.171142 ^ clk (in)
                                                         clk (net)
                      0.240267    0.000000    5.171142 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.087713    0.105352    0.241034    5.412177 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.105427    0.002641    5.414817 ^ clkbuf_2_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.036335    0.056590    0.161367    5.576185 ^ clkbuf_2_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_2_1__leaf_clk (net)
                      0.056596    0.000308    5.576492 ^ _134_/CLK (sky130_fd_sc_hd__dfrtp_4)
                                 -0.005000    5.571492   clock uncertainty
                                  0.000000    5.571492   clock reconvergence pessimism
                                  0.223388    5.794880   library recovery time
                                              5.794880   data required time
---------------------------------------------------------------------------------------------
                                              5.794880   data required time
                                             -3.274672   data arrival time
---------------------------------------------------------------------------------------------
                                              2.520208   slack (MET)


Startpoint: _144_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.052611    0.239890    0.171142    0.171142 ^ clk (in)
                                                         clk (net)
                      0.240267    0.000000    0.171142 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.087713    0.105352    0.241034    0.412176 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.105588    0.003422    0.415598 ^ clkbuf_2_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.060239    0.078191    0.178643    0.594241 ^ clkbuf_2_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_2_0__leaf_clk (net)
                      0.078314    0.001792    0.596034 ^ _144_/CLK (sky130_fd_sc_hd__dfrtp_1)
     1    0.012743    0.122718    0.392173    0.988207 ^ _144_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net65 (net)
                      0.122718    0.000345    0.988552 ^ output65/A (sky130_fd_sc_hd__buf_2)
     1    0.033920    0.171458    0.226012    1.214564 ^ output65/X (sky130_fd_sc_hd__buf_2)
                                                         sine_out[7] (net)
                      0.171458    0.000074    1.214638 ^ sine_out[7] (out)
                                              1.214638   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.005000    4.995000   clock uncertainty
                                  0.000000    4.995000   clock reconvergence pessimism
                                 -2.250000    2.745000   output external delay
                                              2.745000   data required time
---------------------------------------------------------------------------------------------
                                              2.745000   data required time
                                             -1.214638   data arrival time
---------------------------------------------------------------------------------------------
                                              1.530362   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_tt_025C_1v80 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_tt_025C_1v80 Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 5 unannotated drivers.
 clkload0/X
 clkload1/X
 clkload2/Y
 mem_i0_88/HI
 mem_i1_89/HI
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
Writing metric design__max_slew_violation__count__corner:nom_tt_025C_1v80: 0
max fanout violation count 0
Writing metric design__max_fanout_violation__count__corner:nom_tt_025C_1v80: 0
max cap violation count 0
Writing metric design__max_cap_violation__count__corner:nom_tt_025C_1v80: 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 50 input ports missing set_input_delay.
  addr00[0]
  addr00[1]
  addr00[2]
  addr00[3]
  addr00[4]
  addr00[5]
  addr00[6]
  addr00[7]
  addr01[0]
  addr01[1]
  addr01[2]
  addr01[3]
  addr01[4]
  addr01[5]
  addr01[6]
  addr01[7]
  csb00
  csb01
  din00[0]
  din00[10]
  din00[11]
  din00[12]
  din00[13]
  din00[14]
  din00[15]
  din00[1]
  din00[2]
  din00[3]
  din00[4]
  din00[5]
  din00[6]
  din00[7]
  din00[8]
  din00[9]
  din01[0]
  din01[10]
  din01[11]
  din01[12]
  din01[13]
  din01[14]
  din01[15]
  din01[1]
  din01[2]
  din01[3]
  din01[4]
  din01[5]
  din01[6]
  din01[7]
  din01[8]
  din01[9]
Warning: There are 52 unconstrained endpoints.
  mem_i0/addr0[0]
  mem_i0/addr0[1]
  mem_i0/addr0[2]
  mem_i0/addr0[3]
  mem_i0/addr0[4]
  mem_i0/addr0[5]
  mem_i0/addr0[6]
  mem_i0/addr0[7]
  mem_i0/csb0
  mem_i0/csb1
  mem_i0/din0[0]
  mem_i0/din0[10]
  mem_i0/din0[11]
  mem_i0/din0[12]
  mem_i0/din0[13]
  mem_i0/din0[14]
  mem_i0/din0[15]
  mem_i0/din0[1]
  mem_i0/din0[2]
  mem_i0/din0[3]
  mem_i0/din0[4]
  mem_i0/din0[5]
  mem_i0/din0[6]
  mem_i0/din0[7]
  mem_i0/din0[8]
  mem_i0/din0[9]
  mem_i1/addr0[0]
  mem_i1/addr0[1]
  mem_i1/addr0[2]
  mem_i1/addr0[3]
  mem_i1/addr0[4]
  mem_i1/addr0[5]
  mem_i1/addr0[6]
  mem_i1/addr0[7]
  mem_i1/csb0
  mem_i1/csb1
  mem_i1/din0[0]
  mem_i1/din0[10]
  mem_i1/din0[11]
  mem_i1/din0[12]
  mem_i1/din0[13]
  mem_i1/din0[14]
  mem_i1/din0[15]
  mem_i1/din0[1]
  mem_i1/din0[2]
  mem_i1/din0[3]
  mem_i1/din0[4]
  mem_i1/din0[5]
  mem_i1/din0[6]
  mem_i1/din0[7]
  mem_i1/din0[8]
  mem_i1/din0[9]
