ARM MP+PPO526
"Fre DMBdWW Rfe DpCtrldW PosWR DpAddrdW PosWR DpAddrdW PosWR"
Cycle=Rfe DpCtrldW PosWR DpAddrdW PosWR DpAddrdW PosWR Fre DMBdWW
Relax=
Safe=Rfe Fre PosWR DMBdWW DpAddrdW DpCtrldW
Prefetch=1:x=T
Orig=Fre DMBdWW Rfe DpCtrldW PosWR DpAddrdW PosWR DpAddrdW PosWR
{
%x0=x; %y0=y;
%y1=y; %z1=z; %a1=a; %x1=x;
}
 P0            | P1               ;
 MOV R0, #2    | LDR R0, [%y1]    ;
 STR R0, [%x0] | CMP R0, R0       ;
 DMB           | BNE LC00         ;
 MOV R1, #1    | LC00:            ;
 STR R1, [%y0] | MOV R1, #1       ;
               | STR R1, [%z1]    ;
               | LDR R2, [%z1]    ;
               | EOR R3,R2,R2     ;
               | MOV R4, #1       ;
               | STR R4, [R3,%a1] ;
               | LDR R5, [%a1]    ;
               | EOR R6,R5,R5     ;
               | MOV R7, #1       ;
               | STR R7, [R6,%x1] ;
               | LDR R8, [%x1]    ;
exists
(x=2 /\ 1:R0=1 /\ 1:R8=1)
