* ******************************************************************************

* iCEcube Report

* Version:            2017.08.27940

* Build Date:         Sep 12 2017 08:02:28

* File Generated:     Aug 25 2019 21:15:35

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Synthesis/Placement Summary:
----------------------------
    Status:  Successful
    Runtime: 0 seconds

Device Info:
------------
    Device Family: iCE40
    Device:        iCE40LP8K
    Package:       CM81

Design statistics:
------------------
    FFs:                  324
    LUTs:                 626
    RAMs:                 0
    IOBs:                 6
    GBs:                  4
    PLLs:                 0
    Warm Boots:           0

Logic Resource Utilization:
---------------------------
    Total Logic Cells: 636/7680
        Combinational Logic Cells: 312      out of   7680      4.0625%
        Sequential Logic Cells:    324      out of   7680      4.21875%
        Logic Tiles:               116      out of   960       12.0833%
    Registers: 
        Logic Registers:           324      out of   7680      4.21875%
        IO Registers:              0        out of   1280      0
    Block RAMs:                    0        out of   32        0%
    Warm Boots:                    0        out of   1         0%
    Pins:
        Input Pins:                2        out of   63        3.1746%
        Output Pins:               4        out of   63        6.34921%
        InOut Pins:                0        out of   63        0%
    Global Buffers:                4        out of   8         50%
    PLLs:                          0        out of   1         0%

IO Bank Utilization:
--------------------
    Bank 3: 5        out of   18        27.7778%
    Bank 1: 0        out of   15        0%
    Bank 0: 1        out of   17        5.88235%
    Bank 2: 0        out of   13        0%

Detailed I/O Info:
------------------
    Input Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function    Signal Name
    ----------  ---------  -----------  -------  -------  -----------    -----------
    D3          Input      SB_LVCMOS    No       3        Simple Input   CLK    
    H2          Input      SB_LVCMOS    No       3        Simple Input   PIN_2  

    Output Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function    Signal Name
    ----------  ---------  -----------  -------  -------  -----------    -----------
    B2          Output     SB_LVCMOS    No       3        Simple Output  LED    
    B3          Output     SB_LVCMOS    No       0        Simple Output  USBPU  
    D1          Output     SB_LVCMOS    No       3        Simple Output  PIN_3  
    E4          Output     SB_LVCMOS    No       3        Simple Output  PIN_1  

Detailed Global Buffer Info:
----------------------------
    Buffer Number  IO Bank  Driven By  Fanout  Signal Name                     
    -------------  -------  ---------  ------  -----------                     
    4              3        IO         324     CLK_c_g                         
    3              3                   65      c0.rx_data_ready_g              
    1              0                   64      c0.data_out_0__1_sqmuxa_g       
    7              1                   64      c0.data_in_frame_0__0_sqmuxa_g  
