<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>cpu/stm32f1/include/stm32f103xe.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li><li class="navelem"><a class="el" href="dir_e87737e7b17464df022d8313b0e30619.html">stm32f1</a></li><li class="navelem"><a class="el" href="dir_69b34920d4fa1f86cd504301f8086906.html">include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">stm32f103xe.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="stm32f103xe_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#ifndef STM32F103xE_H</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#define STM32F103xE_H</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160; <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;</div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#ga4127d1b31aaf336fab3d7329d117f448">   68</a></span>&#160;<span class="preprocessor"> #define __MPU_PRESENT             0      </span></div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gac6a3f185c4640e06443c18b3c8d93f53">   69</a></span>&#160;<span class="preprocessor">#define __CM3_REV                 0x0200  </span></div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">   70</a></span>&#160;<span class="preprocessor">#define __NVIC_PRIO_BITS          4       </span></div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gab58771b4ec03f9bdddc84770f7c95c68">   71</a></span>&#160;<span class="preprocessor">#define __Vendor_SysTickConfig    0       </span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">   87</a></span>&#160;<span class="preprocessor">typedef enum</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;{</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment">/******  Cortex-M3 Processor Exceptions Numbers ***************************************************/</span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">   90</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a>         = -14,    </div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85">   91</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85">HardFault_IRQn</a>              = -13,    </div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa">   92</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a>       = -12,    </div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af">   93</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af">BusFault_IRQn</a>               = -11,    </div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf">   94</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a>             = -10,    </div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">   95</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a>                 = -5,     </div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c">   96</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a>           = -4,     </div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">   97</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a>                 = -2,     </div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">   98</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a>                = -1,     </div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment">/******  STM32 specific Interrupt Numbers *********************************************************/</span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52">  101</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52">WWDG_IRQn</a>                   = 0,      </div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924">  102</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924">PVD_IRQn</a>                    = 1,      </div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a285d93ad54a43d831dc4955299c5b862">  103</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a285d93ad54a43d831dc4955299c5b862">TAMPER_IRQn</a>                 = 2,      </div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adcc0f2770f7f57f75fac3d8bcac0e858">  104</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adcc0f2770f7f57f75fac3d8bcac0e858">RTC_IRQn</a>                    = 3,      </div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab">  105</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab">FLASH_IRQn</a>                  = 4,      </div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77">  106</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77">RCC_IRQn</a>                    = 5,      </div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7">  107</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7">EXTI0_IRQn</a>                  = 6,      </div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19">  108</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19">EXTI1_IRQn</a>                  = 7,      </div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9">  109</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9">EXTI2_IRQn</a>                  = 8,      </div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602">  110</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602">EXTI3_IRQn</a>                  = 9,      </div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e">  111</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e">EXTI4_IRQn</a>                  = 10,     </div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f">  112</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f">DMA1_Channel1_IRQn</a>          = 11,     </div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1c7824eed187b747bcf8a3b4cd22c8fc">  113</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1c7824eed187b747bcf8a3b4cd22c8fc">DMA1_Channel2_IRQn</a>          = 12,     </div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3d575a484e3cb668a42e6f9074112d23">  114</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3d575a484e3cb668a42e6f9074112d23">DMA1_Channel3_IRQn</a>          = 13,     </div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae36905d55d7cbb8ffb2de44c9b88bb31">  115</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae36905d55d7cbb8ffb2de44c9b88bb31">DMA1_Channel4_IRQn</a>          = 14,     </div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abf98e4379328f74686524faa05bf6177">  116</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abf98e4379328f74686524faa05bf6177">DMA1_Channel5_IRQn</a>          = 15,     </div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aab3710849c919f2327eaa001d9e2a7a0">  117</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aab3710849c919f2327eaa001d9e2a7a0">DMA1_Channel6_IRQn</a>          = 16,     </div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6617c3c1d75470b8bfcc48f82ff38fd1">  118</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6617c3c1d75470b8bfcc48f82ff38fd1">DMA1_Channel7_IRQn</a>          = 17,     </div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a19cf421347f52d547d370887640c158a">  119</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a19cf421347f52d547d370887640c158a">ADC1_2_IRQn</a>                 = 18,     </div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6baa609f83561f41f7715ff14eeb7d0f">  120</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6baa609f83561f41f7715ff14eeb7d0f">USB_HP_CAN1_TX_IRQn</a>         = 19,     </div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a44d80f3b50a6e2526b806ddc87c4ce86">  121</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a44d80f3b50a6e2526b806ddc87c4ce86">USB_LP_CAN1_RX0_IRQn</a>        = 20,     </div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af71ef06c4f9ff0e1691c21ff3670acd4">  122</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af71ef06c4f9ff0e1691c21ff3670acd4">CAN1_RX1_IRQn</a>               = 21,     </div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0f5f129d88a5606a378811e43039e274">  123</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0f5f129d88a5606a378811e43039e274">CAN1_SCE_IRQn</a>               = 22,     </div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52">  124</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52">EXTI9_5_IRQn</a>                = 23,     </div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a53b88408ead2373e64f39fd0c79fa88f">  125</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a53b88408ead2373e64f39fd0c79fa88f">TIM1_BRK_IRQn</a>               = 24,     </div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a78ef1a20c5b8e93cb17bf90afc0c5bd9">  126</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a78ef1a20c5b8e93cb17bf90afc0c5bd9">TIM1_UP_IRQn</a>                = 25,     </div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac50e91f8ec34b86d84dec304e2b61a6c">  127</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac50e91f8ec34b86d84dec304e2b61a6c">TIM1_TRG_COM_IRQn</a>           = 26,     </div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9">  128</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9">TIM1_CC_IRQn</a>                = 27,     </div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa">  129</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa">TIM2_IRQn</a>                   = 28,     </div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8">  130</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8">TIM3_IRQn</a>                   = 29,     </div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a368b899ca740b9ae0d75841f3abf68c4">  131</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a368b899ca740b9ae0d75841f3abf68c4">TIM4_IRQn</a>                   = 30,     </div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751">  132</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751">I2C1_EV_IRQn</a>                = 31,     </div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34">  133</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34">I2C1_ER_IRQn</a>                = 32,     </div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804">  134</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804">I2C2_EV_IRQn</a>                = 33,     </div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7">  135</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7">I2C2_ER_IRQn</a>                = 34,     </div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">  136</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a>                   = 35,     </div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede">  137</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</a>                   = 36,     </div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">  138</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a>                 = 37,     </div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e">  139</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e">USART2_IRQn</a>                 = 38,     </div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afb13802afc1f5fdf5c90e73ee99e5ff3">  140</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afb13802afc1f5fdf5c90e73ee99e5ff3">USART3_IRQn</a>                 = 39,     </div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f">  141</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f">EXTI15_10_IRQn</a>              = 40,     </div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37">  142</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37">RTC_Alarm_IRQn</a>              = 41,     </div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ad262973688511beafcd1312ce78357">  143</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ad262973688511beafcd1312ce78357">USBWakeUp_IRQn</a>              = 42,     </div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac2465727aec26e840077f8df9b7af33a">  144</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac2465727aec26e840077f8df9b7af33a">TIM8_BRK_IRQn</a>               = 43,     </div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af20a30306a1b6d4fc8a2da095a2ca7e9">  145</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af20a30306a1b6d4fc8a2da095a2ca7e9">TIM8_UP_IRQn</a>                = 44,     </div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a01458aa0285988970fb26ba382d62bcb">  146</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a01458aa0285988970fb26ba382d62bcb">TIM8_TRG_COM_IRQn</a>           = 45,     </div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a637750639eff4e2b4aae80ed6f3cf67f">  147</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a637750639eff4e2b4aae80ed6f3cf67f">TIM8_CC_IRQn</a>                = 46,     </div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5df6270d4d1ecf305aeeb70945c27d16">  148</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5df6270d4d1ecf305aeeb70945c27d16">ADC3_IRQn</a>                   = 47,     </div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a70450df88125476d5771f2ff3f562536">  149</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a70450df88125476d5771f2ff3f562536">FSMC_IRQn</a>                   = 48,     </div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a16fe70a39348f3f27906dc268b5654e3">  150</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a16fe70a39348f3f27906dc268b5654e3">SDIO_IRQn</a>                   = 49,     </div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aed2eb3f4bb721d55fcc1003125956645">  151</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aed2eb3f4bb721d55fcc1003125956645">TIM5_IRQn</a>                   = 50,     </div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4e9331739fb76a2ca7781fede070ae44">  152</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4e9331739fb76a2ca7781fede070ae44">SPI3_IRQn</a>                   = 51,     </div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aded5314b20c6e4e80cb6ab0668ffb8d5">  153</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aded5314b20c6e4e80cb6ab0668ffb8d5">UART4_IRQn</a>                  = 52,     </div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac55a11a64aae7432544d0ab0d4f7de09">  154</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac55a11a64aae7432544d0ab0d4f7de09">UART5_IRQn</a>                  = 53,     </div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a99bd6662671832371d7c727046b147b2">  155</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a99bd6662671832371d7c727046b147b2">TIM6_IRQn</a>                   = 54,     </div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a53cadc1e164ec85d0ea4cd143608e8e1">  156</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a53cadc1e164ec85d0ea4cd143608e8e1">TIM7_IRQn</a>                   = 55,     </div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abe9f38bb58d55fd4a58854bd0edacdd0">  157</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abe9f38bb58d55fd4a58854bd0edacdd0">DMA2_Channel1_IRQn</a>          = 56,     </div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac78d6b1f0f3b4adbff1c1fa48628e490">  158</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac78d6b1f0f3b4adbff1c1fa48628e490">DMA2_Channel2_IRQn</a>          = 57,     </div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adc1fa33023c357ca97ede35f9ad55898">  159</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adc1fa33023c357ca97ede35f9ad55898">DMA2_Channel3_IRQn</a>          = 58,     </div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8add23dc52c8ddb402d572fb9347924cc5">  160</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8add23dc52c8ddb402d572fb9347924cc5">DMA2_Channel4_5_IRQn</a>        = 59,     </div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;} <a class="code" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a>;</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="core__cm3_8h.html">core_cm3.h</a>&quot;</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;{</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251caf55bee7a30a0b05bb46ebb54e680a144">SR</a>;</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR1;</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR2;</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SMPR1;</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SMPR2;</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t JOFR1;</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t JOFR2;</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t JOFR3;</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t JOFR4;</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HTR;</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LTR;</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SQR1;</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SQR2;</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SQR3;</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t JSQR;</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t JDR1;</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t JDR2;</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t JDR3;</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t JDR4;</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR;</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;} <a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a>;</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;{</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;  uint32_t      RESERVED;         </div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR1;              </div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;} <a class="code" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a>;</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;{</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;  uint32_t  RESERVED0;</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR1;</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR2;</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR3;</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR4;</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR5;</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR6;</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR7;</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR8;</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR9;</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR10;</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTCCR;</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CSR;</div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#aa4908c762bb1def2a4102e2bd8dc7b64">  229</a></span>&#160;  uint32_t  RESERVED13[2];</div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#a942e928d015acddbff3df8dac96ef8c0">  230</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_b_k_p___type_def.html#a942e928d015acddbff3df8dac96ef8c0">DR11</a>;</div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#adb3928dfed26065d58c51a19b01e7165">  231</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_b_k_p___type_def.html#adb3928dfed26065d58c51a19b01e7165">DR12</a>;</div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#a14ed91f9bb530b02cb98ea4ca619d07b">  232</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_b_k_p___type_def.html#a14ed91f9bb530b02cb98ea4ca619d07b">DR13</a>;</div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#a4115f5d702a1ccad2cf588dcef8a24ce">  233</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_b_k_p___type_def.html#a4115f5d702a1ccad2cf588dcef8a24ce">DR14</a>;</div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#a1cd3a1b6254fab83f02f5d0657e84806">  234</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_b_k_p___type_def.html#a1cd3a1b6254fab83f02f5d0657e84806">DR15</a>;</div><div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#a2cb33d94cc0476d19ee3d9c8b8916a7d">  235</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_b_k_p___type_def.html#a2cb33d94cc0476d19ee3d9c8b8916a7d">DR16</a>;</div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#ae7d525b8423ef60f38063888bdf1f4d9">  236</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_b_k_p___type_def.html#ae7d525b8423ef60f38063888bdf1f4d9">DR17</a>;</div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#ab5caa51239c02aa69b0ecf64de6a9a5d">  237</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_b_k_p___type_def.html#ab5caa51239c02aa69b0ecf64de6a9a5d">DR18</a>;</div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#a567c892f1f5190a5cd77e89c3e01786f">  238</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_b_k_p___type_def.html#a567c892f1f5190a5cd77e89c3e01786f">DR19</a>;</div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#a00b43e18a883a1a9c81b237f19ad03c2">  239</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_b_k_p___type_def.html#a00b43e18a883a1a9c81b237f19ad03c2">DR20</a>;</div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#a0bd756e1e3f192c6b0c40b7aae17025a">  240</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_b_k_p___type_def.html#a0bd756e1e3f192c6b0c40b7aae17025a">DR21</a>;</div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#a81db9ab74cd010bf78e12cd621dfa571">  241</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_b_k_p___type_def.html#a81db9ab74cd010bf78e12cd621dfa571">DR22</a>;</div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#ac7db37b2c02d12e89f1f0361945af91f">  242</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_b_k_p___type_def.html#ac7db37b2c02d12e89f1f0361945af91f">DR23</a>;</div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#af2afd37001f81d571be773574238c9cb">  243</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_b_k_p___type_def.html#af2afd37001f81d571be773574238c9cb">DR24</a>;</div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#a5533569d0602694562e20b0cc5153381">  244</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_b_k_p___type_def.html#a5533569d0602694562e20b0cc5153381">DR25</a>;</div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#abcf1585e8c22a49ae70281151979fd66">  245</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_b_k_p___type_def.html#abcf1585e8c22a49ae70281151979fd66">DR26</a>;</div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#ab643aa76d9dc8d99110e53ee10935f52">  246</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_b_k_p___type_def.html#ab643aa76d9dc8d99110e53ee10935f52">DR27</a>;</div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#adac0570ce1321d2bb37317a37a7798dc">  247</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_b_k_p___type_def.html#adac0570ce1321d2bb37317a37a7798dc">DR28</a>;</div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#a0a4df58ce94b7295b0ca6aa36c775b8c">  248</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_b_k_p___type_def.html#a0a4df58ce94b7295b0ca6aa36c775b8c">DR29</a>;</div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#aaf976df3d265bb97a5e4cf924bd2af2a">  249</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_b_k_p___type_def.html#aaf976df3d265bb97a5e4cf924bd2af2a">DR30</a>;</div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#a7523e731236e2d837182a2d098f997fc">  250</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_b_k_p___type_def.html#a7523e731236e2d837182a2d098f997fc">DR31</a>;</div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#a29a71b40f5999f6a5a018598c7e4b7af">  251</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_b_k_p___type_def.html#a29a71b40f5999f6a5a018598c7e4b7af">DR32</a>;</div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#aa7e1b07082ed84f3fd643b8af480c13c">  252</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_b_k_p___type_def.html#aa7e1b07082ed84f3fd643b8af480c13c">DR33</a>;</div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#aca5d8ceb2fe957880932f529527dad2c">  253</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_b_k_p___type_def.html#aca5d8ceb2fe957880932f529527dad2c">DR34</a>;</div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#a593efc1a56c78e7cf5f30efdd0ff0b43">  254</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_b_k_p___type_def.html#a593efc1a56c78e7cf5f30efdd0ff0b43">DR35</a>;</div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#af6624a1d82c0b8863a931064f2736f6b">  255</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_b_k_p___type_def.html#af6624a1d82c0b8863a931064f2736f6b">DR36</a>;</div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#a1e29472ff7fb469060553b4883ae6cde">  256</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_b_k_p___type_def.html#a1e29472ff7fb469060553b4883ae6cde">DR37</a>;</div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#a67a1bcaee3274af34c677dbad8dd30d8">  257</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_b_k_p___type_def.html#a67a1bcaee3274af34c677dbad8dd30d8">DR38</a>;</div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#a32d8b06036f96c62397289aa4af25aa5">  258</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_b_k_p___type_def.html#a32d8b06036f96c62397289aa4af25aa5">DR39</a>;</div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#a7c9760ba607c7ad55325d3bc34add36e">  259</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_b_k_p___type_def.html#a7c9760ba607c7ad55325d3bc34add36e">DR40</a>;</div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#ac8347ed944b8353d0617d66d06a203fe">  260</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_b_k_p___type_def.html#ac8347ed944b8353d0617d66d06a203fe">DR41</a>;</div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#a0a5fdbbf4a0967782929f326c7358402">  261</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_b_k_p___type_def.html#a0a5fdbbf4a0967782929f326c7358402">DR42</a>;</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;} <a class="code" href="struct_b_k_p___type_def.html">BKP_TypeDef</a>;</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;{</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TIR;</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TDTR;</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TDLR;</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TDHR;</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;} <a class="code" href="struct_c_a_n___tx_mail_box___type_def.html">CAN_TxMailBox_TypeDef</a>;</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;{</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RIR;</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RDTR;</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RDLR;</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RDHR;</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;} <a class="code" href="struct_c_a_n___f_i_f_o_mail_box___type_def.html">CAN_FIFOMailBox_TypeDef</a>;</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;{</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FR1;</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FR2;</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;} <a class="code" href="struct_c_a_n___filter_register___type_def.html">CAN_FilterRegister_TypeDef</a>;</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;{</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251ca7b979e6392d4ed86e0c9c278ffeebd98">MCR</a>;</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251cab11810deb50e765a9fc2189cc8dedee0">MSR</a>;</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TSR;</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RF0R;</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RF1R;</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251caa4fe81a2a70fb56b8e15785301bc7eb2">IER</a>;</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ESR;</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BTR;</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;  uint32_t  RESERVED0[88];</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;  <a class="code" href="struct_c_a_n___tx_mail_box___type_def.html">CAN_TxMailBox_TypeDef</a> sTxMailBox[3];</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;  <a class="code" href="struct_c_a_n___f_i_f_o_mail_box___type_def.html">CAN_FIFOMailBox_TypeDef</a> sFIFOMailBox[2];</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;  uint32_t  RESERVED1[12];</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FMR;</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FM1R;</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;  uint32_t  RESERVED2;</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FS1R;</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;  uint32_t  RESERVED3;</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FFA1R;</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;  uint32_t  RESERVED4;</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FA1R;</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;  uint32_t  RESERVED5[8];</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;  <a class="code" href="struct_c_a_n___filter_register___type_def.html">CAN_FilterRegister_TypeDef</a> sFilterRegister[14];</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;} <a class="code" href="struct_c_a_n___type_def.html">CAN_TypeDef</a>;</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;{</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR;           </div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  IDR;          </div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;  uint8_t       RESERVED0;    </div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;  uint16_t      RESERVED1;    </div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;           </div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;} <a class="code" href="struct_c_r_c___type_def.html">CRC_TypeDef</a>;</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;{</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SWTRIGR;</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHR12R1;</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHR12L1;</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHR8R1;</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHR12R2;</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHR12L2;</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHR8R2;</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHR12RD;</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHR12LD;</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHR8RD;</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DOR1;</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DOR2;</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;} <a class="code" href="struct_d_a_c___type_def.html">DAC_TypeDef</a>;</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;{</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IDCODE;</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;}<a class="code" href="struct_d_b_g_m_c_u___type_def.html">DBGMCU_TypeDef</a>;</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;{</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCR;</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CNDTR;</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CPAR;</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CMAR;</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;} <a class="code" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a>;</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;{</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__cpu__msp430__common.html#ga7b95d35c813eaa3d8a27cd007c692a49">ISR</a>;</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IFCR;</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;} <a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a>;</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;{</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IMR;</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EMR;</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTSR;</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FTSR;</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SWIER;</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PR;</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;} <a class="code" href="struct_e_x_t_i___type_def.html">EXTI_TypeDef</a>;</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;{</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ACR;</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t KEYR;</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OPTKEYR;</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251caf55bee7a30a0b05bb46ebb54e680a144">SR</a>;</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AR;</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RESERVED;</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OBR;</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WRPR;</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;} <a class="code" href="struct_f_l_a_s_h___type_def.html">FLASH_TypeDef</a>;</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;{</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t RDP;</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t USER;</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t Data0;</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t Data1;</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t WRP0;</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t WRP1;</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t WRP2;</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t WRP3;</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;} <a class="code" href="struct_o_b___type_def.html">OB_TypeDef</a>;</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;</div><div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___bank1___type_def.html">  443</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;{</div><div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___bank1___type_def.html#a83f08fda3308bcc19ca81237248e5f6a">  445</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BTCR[8];</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;} <a class="code" href="struct_f_s_m_c___bank1___type_def.html">FSMC_Bank1_TypeDef</a>;</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;</div><div class="line"><a name="l00452"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___bank1_e___type_def.html">  452</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;{</div><div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___bank1_e___type_def.html#a1d1738f521b04c8dee773436ae6ac4a1">  454</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BWTR[7];</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;} <a class="code" href="struct_f_s_m_c___bank1_e___type_def.html">FSMC_Bank1E_TypeDef</a>;</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;</div><div class="line"><a name="l00461"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___bank2__3___type_def.html">  461</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;{</div><div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___bank2__3___type_def.html#ab0cb1d704ee64c62ad5be55522a2683a">  463</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_s_m_c___bank2__3___type_def.html#ab0cb1d704ee64c62ad5be55522a2683a">PCR2</a>;       </div><div class="line"><a name="l00464"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___bank2__3___type_def.html#a89623ee198737b29dc0a803310605a83">  464</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_s_m_c___bank2__3___type_def.html#a89623ee198737b29dc0a803310605a83">SR2</a>;        </div><div class="line"><a name="l00465"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___bank2__3___type_def.html#a2e5a7a96de68a6612affa6df8c309c3d">  465</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_s_m_c___bank2__3___type_def.html#a2e5a7a96de68a6612affa6df8c309c3d">PMEM2</a>;      </div><div class="line"><a name="l00466"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___bank2__3___type_def.html#a9c1bc909ec5ed32df45444488ea6668b">  466</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_s_m_c___bank2__3___type_def.html#a9c1bc909ec5ed32df45444488ea6668b">PATT2</a>;      </div><div class="line"><a name="l00467"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___bank2__3___type_def.html#af86c61a5d38a4fc9cef942a12744486b">  467</a></span>&#160;  uint32_t      <a class="code" href="struct_f_s_m_c___bank2__3___type_def.html#af86c61a5d38a4fc9cef942a12744486b">RESERVED0</a>;  </div><div class="line"><a name="l00468"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___bank2__3___type_def.html#a05a47a1664adc7a3db3fa3e83fe883b4">  468</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_s_m_c___bank2__3___type_def.html#a05a47a1664adc7a3db3fa3e83fe883b4">ECCR2</a>;      </div><div class="line"><a name="l00469"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___bank2__3___type_def.html#ac4ac04e673b5b8320d53f7b0947db902">  469</a></span>&#160;  uint32_t      <a class="code" href="struct_f_s_m_c___bank2__3___type_def.html#ac4ac04e673b5b8320d53f7b0947db902">RESERVED1</a>;  </div><div class="line"><a name="l00470"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___bank2__3___type_def.html#a4c9b972a304c0e08ca27cbe57627c496">  470</a></span>&#160;  uint32_t      <a class="code" href="struct_f_s_m_c___bank2__3___type_def.html#a4c9b972a304c0e08ca27cbe57627c496">RESERVED2</a>;  </div><div class="line"><a name="l00471"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___bank2__3___type_def.html#a73861fa74b83973fa1b5f92735c042ef">  471</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_s_m_c___bank2__3___type_def.html#a73861fa74b83973fa1b5f92735c042ef">PCR3</a>;       </div><div class="line"><a name="l00472"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___bank2__3___type_def.html#af30c34f7c606cb9416a413ec5fa36491">  472</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_s_m_c___bank2__3___type_def.html#af30c34f7c606cb9416a413ec5fa36491">SR3</a>;        </div><div class="line"><a name="l00473"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___bank2__3___type_def.html#aba8981e4f06cfb3db7d9959242052f80">  473</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_s_m_c___bank2__3___type_def.html#aba8981e4f06cfb3db7d9959242052f80">PMEM3</a>;      </div><div class="line"><a name="l00474"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___bank2__3___type_def.html#aba03fea9c1bb2242d963e29f1b94d25e">  474</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_s_m_c___bank2__3___type_def.html#aba03fea9c1bb2242d963e29f1b94d25e">PATT3</a>;      </div><div class="line"><a name="l00475"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___bank2__3___type_def.html#af2b40c5e36a5e861490988275499e158">  475</a></span>&#160;  uint32_t      <a class="code" href="struct_f_s_m_c___bank2__3___type_def.html#af2b40c5e36a5e861490988275499e158">RESERVED3</a>;  </div><div class="line"><a name="l00476"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___bank2__3___type_def.html#a6062be7dc144c07e01c303cb49d69ce2">  476</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_s_m_c___bank2__3___type_def.html#a6062be7dc144c07e01c303cb49d69ce2">ECCR3</a>;      </div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;} <a class="code" href="struct_f_s_m_c___bank2__3___type_def.html">FSMC_Bank2_3_TypeDef</a>;</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;</div><div class="line"><a name="l00483"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___bank4___type_def.html">  483</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;{</div><div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___bank4___type_def.html#a2f02e7acfbd7e549ede84633215eb6a1">  485</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_s_m_c___bank4___type_def.html#a2f02e7acfbd7e549ede84633215eb6a1">PCR4</a>;</div><div class="line"><a name="l00486"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___bank4___type_def.html#a8218d6e11dae5d4468c69303dec0b4fc">  486</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_s_m_c___bank4___type_def.html#a8218d6e11dae5d4468c69303dec0b4fc">SR4</a>;</div><div class="line"><a name="l00487"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___bank4___type_def.html#a3f82cc749845fb0dd7dfa8121d96b663">  487</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_s_m_c___bank4___type_def.html#a3f82cc749845fb0dd7dfa8121d96b663">PMEM4</a>;</div><div class="line"><a name="l00488"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___bank4___type_def.html#a955cad1aab7fb2d5b6e216cb29b5e7e2">  488</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_s_m_c___bank4___type_def.html#a955cad1aab7fb2d5b6e216cb29b5e7e2">PATT4</a>;</div><div class="line"><a name="l00489"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___bank4___type_def.html#ac53cd7a08093a4ae8f4de4bcff67a64f">  489</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_s_m_c___bank4___type_def.html#ac53cd7a08093a4ae8f4de4bcff67a64f">PIO4</a>;</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;} <a class="code" href="struct_f_s_m_c___bank4___type_def.html">FSMC_Bank4_TypeDef</a>;</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;{</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR[2];</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IDR;</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="tests_2driver__lis3dh_2main_8c.html#a72366fc02d79d6eaf8e65bfe4a8b560d">ODR</a>;</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BSRR;</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BRR;</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LCKR;</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;} <a class="code" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a>;</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;{</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EVCR;</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MAPR;</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EXTICR[4];</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;  uint32_t RESERVED0;</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MAPR2;</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;} <a class="code" href="struct_a_f_i_o___type_def.html">AFIO_TypeDef</a>;</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;{</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR1;</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR2;</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OAR1;</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OAR2;</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR;</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR1;</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR2;</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCR;</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TRISE;</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;} <a class="code" href="struct_i2_c___type_def.html">I2C_TypeDef</a>;</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;{</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t KR;           </div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PR;           </div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RLR;          </div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251caf55bee7a30a0b05bb46ebb54e680a144">SR</a>;           </div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;} <a class="code" href="struct_i_w_d_g___type_def.html">IWDG_TypeDef</a>;</div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;{</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CSR;</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;} <a class="code" href="struct_p_w_r___type_def.html">PWR_TypeDef</a>;</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;{</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CFGR;</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CIR;</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB2RSTR;</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB1RSTR;</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AHBENR;</div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB2ENR;</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB1ENR;</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BDCR;</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CSR;</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;} <a class="code" href="struct_r_c_c___type_def.html">RCC_TypeDef</a>;</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;</div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;{</div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CRH;</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CRL;</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PRLH;</div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PRLL;</div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DIVH;</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DIVL;</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CNTH;</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CNTL;</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ALRH;</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ALRL;</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;} <a class="code" href="struct_r_t_c___type_def.html">RTC_TypeDef</a>;</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;</div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;{</div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t POWER;</div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLKCR;</div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ARG;</div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CMD;</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t RESPCMD;</div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t RESP1;</div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t RESP2;</div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t RESP3;</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t RESP4;</div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DTIMER;</div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DLEN;</div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DCTRL;</div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t DCOUNT;</div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t STA;</div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ICR;</div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MASK;</div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;  uint32_t  RESERVED0[2];</div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t FIFOCNT;</div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;  uint32_t  RESERVED1[13];</div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FIFO;</div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;} <a class="code" href="struct_s_d_i_o___type_def.html">SDIO_TypeDef</a>;</div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;</div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;{</div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR1;</div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR2;</div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251caf55bee7a30a0b05bb46ebb54e680a144">SR</a>;</div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR;</div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CRCPR;</div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RXCRCR;</div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TXCRCR;</div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2SCFGR;</div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2SPR;</div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;} <a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a>;</div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;</div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;{</div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR1;             </div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR2;             </div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SMCR;            </div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DIER;            </div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251caf55bee7a30a0b05bb46ebb54e680a144">SR</a>;              </div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EGR;             </div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCMR1;           </div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCMR2;           </div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCER;            </div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CNT;             </div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PSC;             </div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ARR;             </div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCR;             </div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCR[4];          </div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BDTR;            </div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DCR;             </div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMAR;            </div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OR;              </div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;}<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>;</div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;</div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;</div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;{</div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251caf55bee7a30a0b05bb46ebb54e680a144">SR</a>;         </div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR;         </div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BRR;        </div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR1;        </div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR2;        </div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR3;        </div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GTPR;       </div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;} <a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a>;</div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;</div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;{</div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t EP0R;                 </div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t RESERVED0;            </div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t EP1R;                 </div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t RESERVED1;            </div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t EP2R;                 </div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t RESERVED2;            </div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t EP3R;                 </div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t RESERVED3;            </div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t EP4R;                 </div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t RESERVED4;            </div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t EP5R;                 </div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t RESERVED5;            </div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t EP6R;                 </div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t RESERVED6;            </div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t EP7R;                 </div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t RESERVED7[17];        </div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t CNTR;                 </div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t RESERVED8;            </div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t ISTR;                 </div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t RESERVED9;            </div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t FNR;                  </div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t RESERVEDA;            </div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t DADDR;                </div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t RESERVEDB;            </div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t BTABLE;               </div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t RESERVEDC;            </div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;} <a class="code" href="struct_u_s_b___type_def.html">USB_TypeDef</a>;</div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;</div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;</div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;{</div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;   </div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CFR;  </div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251caf55bee7a30a0b05bb46ebb54e680a144">SR</a>;   </div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;} <a class="code" href="struct_w_w_d_g___type_def.html">WWDG_TypeDef</a>;</div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;</div><div class="line"><a name="l00736"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga23a9099a5f8fc9c6e253c0eecb2be8db">  736</a></span>&#160;<span class="preprocessor">#define FLASH_BASE            ((uint32_t)0x08000000) </span></div><div class="line"><a name="l00737"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga443a2786535d83e32dfdc2b29e379332">  737</a></span>&#160;<span class="preprocessor">#define FLASH_BANK1_END       ((uint32_t)0x0807FFFF) </span></div><div class="line"><a name="l00738"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga05e8f3d2e5868754a7cd88614955aecc">  738</a></span>&#160;<span class="preprocessor">#define SRAM_BASE             ((uint32_t)0x20000000) </span></div><div class="line"><a name="l00739"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">  739</a></span>&#160;<span class="preprocessor">#define PERIPH_BASE           ((uint32_t)0x40000000) </span></div><div class="line"><a name="l00741"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gad3548b6e2f017f39d399358f3ac98454">  741</a></span>&#160;<span class="preprocessor">#define SRAM_BB_BASE          ((uint32_t)0x22000000) </span></div><div class="line"><a name="l00742"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">  742</a></span>&#160;<span class="preprocessor">#define PERIPH_BB_BASE        ((uint32_t)0x42000000) </span></div><div class="line"><a name="l00744"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga679200df61ecb0695d72c030fdeb50a9">  744</a></span>&#160;<span class="preprocessor">#define FSMC_BASE             ((uint32_t)0x60000000) </span></div><div class="line"><a name="l00745"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gaddf0e199dccba83272b20c9fb4d3aaed">  745</a></span>&#160;<span class="preprocessor">#define FSMC_R_BASE           ((uint32_t)0xA0000000) </span></div><div class="line"><a name="l00748"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">  748</a></span>&#160;<span class="preprocessor">#define APB1PERIPH_BASE       PERIPH_BASE</span></div><div class="line"><a name="l00749"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">  749</a></span>&#160;<span class="preprocessor">#define APB2PERIPH_BASE       (PERIPH_BASE + 0x10000)</span></div><div class="line"><a name="l00750"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga92eb5d49730765d2abd0f5b09548f9f5">  750</a></span>&#160;<span class="preprocessor">#define AHBPERIPH_BASE        (PERIPH_BASE + 0x20000)</span></div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;</div><div class="line"><a name="l00752"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga00d0fe6ad532ab32f0f81cafca8d3aa5">  752</a></span>&#160;<span class="preprocessor">#define TIM2_BASE             (APB1PERIPH_BASE + 0x0000)</span></div><div class="line"><a name="l00753"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gaf0c34a518f87e1e505cd2332e989564a">  753</a></span>&#160;<span class="preprocessor">#define TIM3_BASE             (APB1PERIPH_BASE + 0x0400)</span></div><div class="line"><a name="l00754"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga56e2d44b0002f316527b8913866a370d">  754</a></span>&#160;<span class="preprocessor">#define TIM4_BASE             (APB1PERIPH_BASE + 0x0800)</span></div><div class="line"><a name="l00755"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga3e1671477190d065ba7c944558336d7e">  755</a></span>&#160;<span class="preprocessor">#define TIM5_BASE             (APB1PERIPH_BASE + 0x0C00)</span></div><div class="line"><a name="l00756"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga8268ec947929f192559f28c6bf7d1eac">  756</a></span>&#160;<span class="preprocessor">#define TIM6_BASE             (APB1PERIPH_BASE + 0x1000)</span></div><div class="line"><a name="l00757"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga0ebf54364c6a2be6eb19ded6b18b6387">  757</a></span>&#160;<span class="preprocessor">#define TIM7_BASE             (APB1PERIPH_BASE + 0x1400)</span></div><div class="line"><a name="l00758"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga4265e665d56225412e57a61d87417022">  758</a></span>&#160;<span class="preprocessor">#define RTC_BASE              (APB1PERIPH_BASE + 0x2800)</span></div><div class="line"><a name="l00759"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga9a5bf4728ab93dea5b569f5b972cbe62">  759</a></span>&#160;<span class="preprocessor">#define WWDG_BASE             (APB1PERIPH_BASE + 0x2C00)</span></div><div class="line"><a name="l00760"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga8543ee4997296af5536b007cd4748f55">  760</a></span>&#160;<span class="preprocessor">#define IWDG_BASE             (APB1PERIPH_BASE + 0x3000)</span></div><div class="line"><a name="l00761"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gac3e357b4c25106ed375fb1affab6bb86">  761</a></span>&#160;<span class="preprocessor">#define SPI2_BASE             (APB1PERIPH_BASE + 0x3800)</span></div><div class="line"><a name="l00762"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gae634fe8faa6922690e90fbec2fc86162">  762</a></span>&#160;<span class="preprocessor">#define SPI3_BASE             (APB1PERIPH_BASE + 0x3C00)</span></div><div class="line"><a name="l00763"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gade83162a04bca0b15b39018a8e8ec090">  763</a></span>&#160;<span class="preprocessor">#define USART2_BASE           (APB1PERIPH_BASE + 0x4400)</span></div><div class="line"><a name="l00764"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gabe0d6539ac0026d598274ee7f45b0251">  764</a></span>&#160;<span class="preprocessor">#define USART3_BASE           (APB1PERIPH_BASE + 0x4800)</span></div><div class="line"><a name="l00765"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga94d92270bf587ccdc3a37a5bb5d20467">  765</a></span>&#160;<span class="preprocessor">#define UART4_BASE            (APB1PERIPH_BASE + 0x4C00)</span></div><div class="line"><a name="l00766"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gaa155689c0e206e6994951dc3cf31052a">  766</a></span>&#160;<span class="preprocessor">#define UART5_BASE            (APB1PERIPH_BASE + 0x5000)</span></div><div class="line"><a name="l00767"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gacd72dbffb1738ca87c838545c4eb85a3">  767</a></span>&#160;<span class="preprocessor">#define I2C1_BASE             (APB1PERIPH_BASE + 0x5400)</span></div><div class="line"><a name="l00768"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga04bda70f25c795fb79f163b633ad4a5d">  768</a></span>&#160;<span class="preprocessor">#define I2C2_BASE             (APB1PERIPH_BASE + 0x5800)</span></div><div class="line"><a name="l00769"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gad8e45ea6c032d9fce1b0516fff9d8eaa">  769</a></span>&#160;<span class="preprocessor">#define CAN1_BASE             (APB1PERIPH_BASE + 0x6400)</span></div><div class="line"><a name="l00770"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gaa15d5a9f40794105397ba5ea567c4ae1">  770</a></span>&#160;<span class="preprocessor">#define BKP_BASE              (APB1PERIPH_BASE + 0x6C00)</span></div><div class="line"><a name="l00771"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gac691ec23dace8b7a649a25acb110217a">  771</a></span>&#160;<span class="preprocessor">#define PWR_BASE              (APB1PERIPH_BASE + 0x7000)</span></div><div class="line"><a name="l00772"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gad18d0b914c7f68cecbee1a2d23a67d38">  772</a></span>&#160;<span class="preprocessor">#define DAC_BASE              (APB1PERIPH_BASE + 0x7400)</span></div><div class="line"><a name="l00773"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga5f7e3eacfcf4c313c25012795148a680">  773</a></span>&#160;<span class="preprocessor">#define AFIO_BASE             (APB2PERIPH_BASE + 0x0000)</span></div><div class="line"><a name="l00774"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga87371508b3bcdcd98cd1ec629be29061">  774</a></span>&#160;<span class="preprocessor">#define EXTI_BASE             (APB2PERIPH_BASE + 0x0400)</span></div><div class="line"><a name="l00775"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gad7723846cc5db8e43a44d78cf21f6efa">  775</a></span>&#160;<span class="preprocessor">#define GPIOA_BASE            (APB2PERIPH_BASE + 0x0800)</span></div><div class="line"><a name="l00776"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gac944a89eb789000ece920c0f89cb6a68">  776</a></span>&#160;<span class="preprocessor">#define GPIOB_BASE            (APB2PERIPH_BASE + 0x0C00)</span></div><div class="line"><a name="l00777"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga26f267dc35338eef219544c51f1e6b3f">  777</a></span>&#160;<span class="preprocessor">#define GPIOC_BASE            (APB2PERIPH_BASE + 0x1000)</span></div><div class="line"><a name="l00778"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga1a93ab27129f04064089616910c296ec">  778</a></span>&#160;<span class="preprocessor">#define GPIOD_BASE            (APB2PERIPH_BASE + 0x1400)</span></div><div class="line"><a name="l00779"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gab487b1983d936c4fee3e9e88b95aad9d">  779</a></span>&#160;<span class="preprocessor">#define GPIOE_BASE            (APB2PERIPH_BASE + 0x1800)</span></div><div class="line"><a name="l00780"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga7f9a3f4223a1a784af464a114978d26e">  780</a></span>&#160;<span class="preprocessor">#define GPIOF_BASE            (APB2PERIPH_BASE + 0x1C00)</span></div><div class="line"><a name="l00781"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga5d8ca4020f2e8c00bde974e8e7c13cfe">  781</a></span>&#160;<span class="preprocessor">#define GPIOG_BASE            (APB2PERIPH_BASE + 0x2000)</span></div><div class="line"><a name="l00782"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga695c9a2f892363a1c942405c8d351b91">  782</a></span>&#160;<span class="preprocessor">#define ADC1_BASE             (APB2PERIPH_BASE + 0x2400)</span></div><div class="line"><a name="l00783"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga6544abc57f9759f610eee09a02442ae6">  783</a></span>&#160;<span class="preprocessor">#define ADC2_BASE             (APB2PERIPH_BASE + 0x2800)</span></div><div class="line"><a name="l00784"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gaf8aa324ca5011b8173ab16585ed7324a">  784</a></span>&#160;<span class="preprocessor">#define TIM1_BASE             (APB2PERIPH_BASE + 0x2C00)</span></div><div class="line"><a name="l00785"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga50cd8b47929f18b05efbd0f41253bf8d">  785</a></span>&#160;<span class="preprocessor">#define SPI1_BASE             (APB2PERIPH_BASE + 0x3000)</span></div><div class="line"><a name="l00786"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga5b72f698b7a048a6f9fcfe2efe5bc1db">  786</a></span>&#160;<span class="preprocessor">#define TIM8_BASE             (APB2PERIPH_BASE + 0x3400)</span></div><div class="line"><a name="l00787"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga86162ab3f740db9026c1320d46938b4d">  787</a></span>&#160;<span class="preprocessor">#define USART1_BASE           (APB2PERIPH_BASE + 0x3800)</span></div><div class="line"><a name="l00788"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gaca766f86c8e0b00a8e2b0224dcbb4c82">  788</a></span>&#160;<span class="preprocessor">#define ADC3_BASE             (APB2PERIPH_BASE + 0x3C00)</span></div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;</div><div class="line"><a name="l00790"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga95dd0abbc6767893b4b02935fa846f52">  790</a></span>&#160;<span class="preprocessor">#define SDIO_BASE             (PERIPH_BASE + 0x18000)</span></div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;</div><div class="line"><a name="l00792"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">  792</a></span>&#160;<span class="preprocessor">#define DMA1_BASE             (AHBPERIPH_BASE + 0x0000)</span></div><div class="line"><a name="l00793"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga888dbc1608243badeb3554ffedc7364c">  793</a></span>&#160;<span class="preprocessor">#define DMA1_Channel1_BASE    (AHBPERIPH_BASE + 0x0008)</span></div><div class="line"><a name="l00794"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga38a70090eef3687e83fa6ac0c6d22267">  794</a></span>&#160;<span class="preprocessor">#define DMA1_Channel2_BASE    (AHBPERIPH_BASE + 0x001C)</span></div><div class="line"><a name="l00795"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga70b3d9f36ca9ce95b4e421c11154fe5d">  795</a></span>&#160;<span class="preprocessor">#define DMA1_Channel3_BASE    (AHBPERIPH_BASE + 0x0030)</span></div><div class="line"><a name="l00796"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga1adc93cd0baf0897202c71110e045692">  796</a></span>&#160;<span class="preprocessor">#define DMA1_Channel4_BASE    (AHBPERIPH_BASE + 0x0044)</span></div><div class="line"><a name="l00797"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gac041a71cd6c1973964f847a68aa14478">  797</a></span>&#160;<span class="preprocessor">#define DMA1_Channel5_BASE    (AHBPERIPH_BASE + 0x0058)</span></div><div class="line"><a name="l00798"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga896c2c7585dd8bc3969cf8561f689d2d">  798</a></span>&#160;<span class="preprocessor">#define DMA1_Channel6_BASE    (AHBPERIPH_BASE + 0x006C)</span></div><div class="line"><a name="l00799"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gaeee0d1f77d0db1db533016a09351166c">  799</a></span>&#160;<span class="preprocessor">#define DMA1_Channel7_BASE    (AHBPERIPH_BASE + 0x0080)</span></div><div class="line"><a name="l00800"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gab72a9ae145053ee13d1d491fb5c1df64">  800</a></span>&#160;<span class="preprocessor">#define DMA2_BASE             (AHBPERIPH_BASE + 0x0400)</span></div><div class="line"><a name="l00801"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gad3bd6c4201d12f5d474518c1b02f8e3b">  801</a></span>&#160;<span class="preprocessor">#define DMA2_Channel1_BASE    (AHBPERIPH_BASE + 0x0408)</span></div><div class="line"><a name="l00802"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga22f39f23c879c699b88e04a629f69d1c">  802</a></span>&#160;<span class="preprocessor">#define DMA2_Channel2_BASE    (AHBPERIPH_BASE + 0x041C)</span></div><div class="line"><a name="l00803"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga6f2369b8bc155fb55a28891987605c2c">  803</a></span>&#160;<span class="preprocessor">#define DMA2_Channel3_BASE    (AHBPERIPH_BASE + 0x0430)</span></div><div class="line"><a name="l00804"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga01b063266473f290a55047654fbbfbee">  804</a></span>&#160;<span class="preprocessor">#define DMA2_Channel4_BASE    (AHBPERIPH_BASE + 0x0444)</span></div><div class="line"><a name="l00805"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga1eea983a5d68bf36f4d19fbb07955ca1">  805</a></span>&#160;<span class="preprocessor">#define DMA2_Channel5_BASE    (AHBPERIPH_BASE + 0x0458)</span></div><div class="line"><a name="l00806"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga0e681b03f364532055d88f63fec0d99d">  806</a></span>&#160;<span class="preprocessor">#define RCC_BASE              (AHBPERIPH_BASE + 0x1000)</span></div><div class="line"><a name="l00807"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga656a447589e785594cbf2f45c835ad7e">  807</a></span>&#160;<span class="preprocessor">#define CRC_BASE              (AHBPERIPH_BASE + 0x3000)</span></div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;</div><div class="line"><a name="l00809"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga8e21f4845015730c5731763169ec0e9b">  809</a></span>&#160;<span class="preprocessor">#define FLASH_R_BASE          (AHBPERIPH_BASE + 0x2000) </span></div><div class="line"><a name="l00810"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gab5b5fb155f9ee15dfb6d757da1adc926">  810</a></span>&#160;<span class="preprocessor">#define OB_BASE               ((uint32_t)0x1FFFF800)    </span></div><div class="line"><a name="l00813"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gad9f1205bd4a5a87047167cfd08c621be">  813</a></span>&#160;<span class="preprocessor">#define FSMC_BANK1            (FSMC_BASE)               </span></div><div class="line"><a name="l00814"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gab711931ab21fd2a4f74a673d5256e113">  814</a></span>&#160;<span class="preprocessor">#define FSMC_BANK1_1          (FSMC_BANK1)              </span></div><div class="line"><a name="l00815"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gadc659d72d6ff27f3b37b1acaa430655e">  815</a></span>&#160;<span class="preprocessor">#define FSMC_BANK1_2          (FSMC_BANK1 + 0x04000000) </span></div><div class="line"><a name="l00816"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga53c3a83da3ccbaf54880dde30df549e7">  816</a></span>&#160;<span class="preprocessor">#define FSMC_BANK1_3          (FSMC_BANK1 + 0x08000000) </span></div><div class="line"><a name="l00817"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga4fe30cb75e7817aa7a1799ec5c18c842">  817</a></span>&#160;<span class="preprocessor">#define FSMC_BANK1_4          (FSMC_BANK1 + 0x0C000000) </span></div><div class="line"><a name="l00819"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gab93ba8c33d13343280413dbd7831a76f">  819</a></span>&#160;<span class="preprocessor">#define FSMC_BANK2            (FSMC_BASE + 0x10000000)  </span></div><div class="line"><a name="l00820"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga163dcfdb018a377ac2876f9d3d3c1479">  820</a></span>&#160;<span class="preprocessor">#define FSMC_BANK3            (FSMC_BASE + 0x20000000)  </span></div><div class="line"><a name="l00821"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga308474546151289034d64f28132546a6">  821</a></span>&#160;<span class="preprocessor">#define FSMC_BANK4            (FSMC_BASE + 0x30000000)  </span></div><div class="line"><a name="l00823"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga48d8f80d608b64cb42e7ed223066f856">  823</a></span>&#160;<span class="preprocessor">#define FSMC_BANK1_R_BASE     (FSMC_R_BASE + 0x0000)    </span></div><div class="line"><a name="l00824"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gaa2ebab683a214fe3b0c628228bff3724">  824</a></span>&#160;<span class="preprocessor">#define FSMC_BANK1E_R_BASE    (FSMC_R_BASE + 0x0104)    </span></div><div class="line"><a name="l00825"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga3923d9e469864b8456338680880a6691">  825</a></span>&#160;<span class="preprocessor">#define FSMC_BANK2_3_R_BASE   (FSMC_R_BASE + 0x0060)    </span></div><div class="line"><a name="l00826"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga97ecd08f0899bc818a84942826af2495">  826</a></span>&#160;<span class="preprocessor">#define FSMC_BANK4_R_BASE     (FSMC_R_BASE + 0x00A0)    </span></div><div class="line"><a name="l00828"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga4adaf4fd82ccc3a538f1f27a70cdbbef">  828</a></span>&#160;<span class="preprocessor">#define DBGMCU_BASE          ((uint32_t)0xE0042000) </span></div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;<span class="preprocessor"></span><span class="comment">/* USB device FS */</span><span class="preprocessor"></span></div><div class="line"><a name="l00831"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gaa6c4cbed4ddbb3ecd77de93fab2a2e04">  831</a></span>&#160;<span class="preprocessor">#define USB_BASE              (APB1PERIPH_BASE + 0x00005C00) </span></div><div class="line"><a name="l00832"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gaf992dfdd5707568c5cb5506e2347e808">  832</a></span>&#160;<span class="preprocessor">#define USB_PMAADDR           (APB1PERIPH_BASE + 0x00006000) </span></div><div class="line"><a name="l00843"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga3cfac9f2e43673f790f8668d48b4b92b">  843</a></span>&#160;<span class="preprocessor">#define TIM2                ((TIM_TypeDef *) TIM2_BASE)</span></div><div class="line"><a name="l00844"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga61ee4c391385607d7af432b63905fcc9">  844</a></span>&#160;<span class="preprocessor">#define TIM3                ((TIM_TypeDef *) TIM3_BASE)</span></div><div class="line"><a name="l00845"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga91a09bad8bdc7a1cb3d85cf49c94c8ec">  845</a></span>&#160;<span class="preprocessor">#define TIM4                ((TIM_TypeDef *) TIM4_BASE)</span></div><div class="line"><a name="l00846"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga5125ff6a23a2ed66e2e19bd196128c14">  846</a></span>&#160;<span class="preprocessor">#define TIM5                ((TIM_TypeDef *) TIM5_BASE)</span></div><div class="line"><a name="l00847"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gac7b4ed55f9201b498b38c962cca97314">  847</a></span>&#160;<span class="preprocessor">#define TIM6                ((TIM_TypeDef *) TIM6_BASE)</span></div><div class="line"><a name="l00848"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga49267c49946fd61db6af8b49bcf16394">  848</a></span>&#160;<span class="preprocessor">#define TIM7                ((TIM_TypeDef *) TIM7_BASE)</span></div><div class="line"><a name="l00849"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga5359a088f5d8b20ce74d920e46059304">  849</a></span>&#160;<span class="preprocessor">#define RTC                 ((RTC_TypeDef *) RTC_BASE)</span></div><div class="line"><a name="l00850"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga9821fd01757986612ddb8982e2fe27f1">  850</a></span>&#160;<span class="preprocessor">#define WWDG                ((WWDG_TypeDef *) WWDG_BASE)</span></div><div class="line"><a name="l00851"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gad16b79dd94ee85d261d08a8ee94187e7">  851</a></span>&#160;<span class="preprocessor">#define IWDG                ((IWDG_TypeDef *) IWDG_BASE)</span></div><div class="line"><a name="l00852"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gaf2c3d8ce359dcfbb2261e07ed42af72b">  852</a></span>&#160;<span class="preprocessor">#define SPI2                ((SPI_TypeDef *) SPI2_BASE)</span></div><div class="line"><a name="l00853"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gab2339cbf25502bf562b19208b1b257fc">  853</a></span>&#160;<span class="preprocessor">#define SPI3                ((SPI_TypeDef *) SPI3_BASE)</span></div><div class="line"><a name="l00854"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gaf114a9eab03ca08a6fb720e511595930">  854</a></span>&#160;<span class="preprocessor">#define USART2              ((USART_TypeDef *) USART2_BASE)</span></div><div class="line"><a name="l00855"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga2350115553c1fe0a7bc14e6a7ec6a225">  855</a></span>&#160;<span class="preprocessor">#define USART3              ((USART_TypeDef *) USART3_BASE)</span></div><div class="line"><a name="l00856"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga7c035f6f443c999fc043b2b7fb598800">  856</a></span>&#160;<span class="preprocessor">#define UART4               ((USART_TypeDef *) UART4_BASE)</span></div><div class="line"><a name="l00857"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga9274e37cf5e8a174fc5dd627b98ec0fe">  857</a></span>&#160;<span class="preprocessor">#define UART5               ((USART_TypeDef *) UART5_BASE)</span></div><div class="line"><a name="l00858"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gab45d257574da6fe1f091cc45b7eda6cc">  858</a></span>&#160;<span class="preprocessor">#define I2C1                ((I2C_TypeDef *) I2C1_BASE)</span></div><div class="line"><a name="l00859"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gafa60ac20c1921ef1002083bb3e1f5d16">  859</a></span>&#160;<span class="preprocessor">#define I2C2                ((I2C_TypeDef *) I2C2_BASE)</span></div><div class="line"><a name="l00860"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga779bf099075a999d1074357fccbd466b">  860</a></span>&#160;<span class="preprocessor">#define USB                 ((USB_TypeDef *) USB_BASE)</span></div><div class="line"><a name="l00861"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga4964ecb6a5c689aaf8ee2832b8093aac">  861</a></span>&#160;<span class="preprocessor">#define CAN1                ((CAN_TypeDef *) CAN1_BASE)</span></div><div class="line"><a name="l00862"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gaa38716de06974ea948ad34ef7bfee00b">  862</a></span>&#160;<span class="preprocessor">#define BKP                 ((BKP_TypeDef *) BKP_BASE)</span></div><div class="line"><a name="l00863"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">  863</a></span>&#160;<span class="preprocessor">#define PWR                 ((PWR_TypeDef *) PWR_BASE)</span></div><div class="line"><a name="l00864"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga4aa2a4ab86ce00c23035e5cee2e7fc7e">  864</a></span>&#160;<span class="preprocessor">#define DAC                 ((DAC_TypeDef *) DAC_BASE)</span></div><div class="line"><a name="l00865"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga582e09473429414015b1de90cf767fa8">  865</a></span>&#160;<span class="preprocessor">#define AFIO                ((AFIO_TypeDef *) AFIO_BASE)</span></div><div class="line"><a name="l00866"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga9189e770cd9b63dadd36683eb9843cac">  866</a></span>&#160;<span class="preprocessor">#define EXTI                ((EXTI_TypeDef *) EXTI_BASE)</span></div><div class="line"><a name="l00867"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gac485358099728ddae050db37924dd6b7">  867</a></span>&#160;<span class="preprocessor">#define GPIOA               ((GPIO_TypeDef *) GPIOA_BASE)</span></div><div class="line"><a name="l00868"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga68b66ac73be4c836db878a42e1fea3cd">  868</a></span>&#160;<span class="preprocessor">#define GPIOB               ((GPIO_TypeDef *) GPIOB_BASE)</span></div><div class="line"><a name="l00869"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga2dca03332d620196ba943bc2346eaa08">  869</a></span>&#160;<span class="preprocessor">#define GPIOC               ((GPIO_TypeDef *) GPIOC_BASE)</span></div><div class="line"><a name="l00870"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga7580b1a929ea9df59725ba9c18eba6ac">  870</a></span>&#160;<span class="preprocessor">#define GPIOD               ((GPIO_TypeDef *) GPIOD_BASE)</span></div><div class="line"><a name="l00871"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gae04bdb5e8acc47cab1d0532e6b0d0763">  871</a></span>&#160;<span class="preprocessor">#define GPIOE               ((GPIO_TypeDef *) GPIOE_BASE)</span></div><div class="line"><a name="l00872"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga43c3022dede7c9db7a58d3c3409dbc8d">  872</a></span>&#160;<span class="preprocessor">#define GPIOF               ((GPIO_TypeDef *) GPIOF_BASE)</span></div><div class="line"><a name="l00873"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga02a2a23a32f9b02166a8c64012842414">  873</a></span>&#160;<span class="preprocessor">#define GPIOG               ((GPIO_TypeDef *) GPIOG_BASE)</span></div><div class="line"><a name="l00874"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga90d2d5c526ce5c0a551f533eccbee71a">  874</a></span>&#160;<span class="preprocessor">#define ADC1                ((ADC_TypeDef *) ADC1_BASE)</span></div><div class="line"><a name="l00875"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gac5503ae96c26b4475226f96715a1bf1e">  875</a></span>&#160;<span class="preprocessor">#define ADC2                ((ADC_TypeDef *) ADC2_BASE)</span></div><div class="line"><a name="l00876"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gae917784606daf6b04c9b7b96b40c2f74">  876</a></span>&#160;<span class="preprocessor">#define ADC3                ((ADC_TypeDef *) ADC3_BASE)</span></div><div class="line"><a name="l00877"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gaf14f3ee44d5eab3d8f7dac1006cb5582">  877</a></span>&#160;<span class="preprocessor">#define ADC12_COMMON        ((ADC_Common_TypeDef *) ADC1_BASE)</span></div><div class="line"><a name="l00878"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga2e87451fea8dc9380056d3cfc5ed81fb">  878</a></span>&#160;<span class="preprocessor">#define TIM1                ((TIM_TypeDef *) TIM1_BASE)</span></div><div class="line"><a name="l00879"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">  879</a></span>&#160;<span class="preprocessor">#define SPI1                ((SPI_TypeDef *) SPI1_BASE)</span></div><div class="line"><a name="l00880"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga9a3660400b17735e91331f256095810e">  880</a></span>&#160;<span class="preprocessor">#define TIM8                ((TIM_TypeDef *) TIM8_BASE)</span></div><div class="line"><a name="l00881"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga92871691058ff7ccffd7635930cb08da">  881</a></span>&#160;<span class="preprocessor">#define USART1              ((USART_TypeDef *) USART1_BASE)</span></div><div class="line"><a name="l00882"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga8149aa2760fffac16bc75216d5fd9331">  882</a></span>&#160;<span class="preprocessor">#define SDIO                ((SDIO_TypeDef *) SDIO_BASE)</span></div><div class="line"><a name="l00883"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gacc16d2a5937f7585320a98f7f6b578f9">  883</a></span>&#160;<span class="preprocessor">#define DMA1                ((DMA_TypeDef *) DMA1_BASE)</span></div><div class="line"><a name="l00884"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga506520140eec1708bc7570c49bdf972d">  884</a></span>&#160;<span class="preprocessor">#define DMA2                ((DMA_TypeDef *) DMA2_BASE)</span></div><div class="line"><a name="l00885"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gac83c5be824be1c02716e2522e80ddf7a">  885</a></span>&#160;<span class="preprocessor">#define DMA1_Channel1       ((DMA_Channel_TypeDef *) DMA1_Channel1_BASE)</span></div><div class="line"><a name="l00886"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga23d7631dd10c645e06971b2543ba2949">  886</a></span>&#160;<span class="preprocessor">#define DMA1_Channel2       ((DMA_Channel_TypeDef *) DMA1_Channel2_BASE)</span></div><div class="line"><a name="l00887"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gacf7b6093a37b306d7f1f50b2f200f0d0">  887</a></span>&#160;<span class="preprocessor">#define DMA1_Channel3       ((DMA_Channel_TypeDef *) DMA1_Channel3_BASE)</span></div><div class="line"><a name="l00888"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gad2c42743316bf64da557130061b1f56a">  888</a></span>&#160;<span class="preprocessor">#define DMA1_Channel4       ((DMA_Channel_TypeDef *) DMA1_Channel4_BASE)</span></div><div class="line"><a name="l00889"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga06ff98ddef3c962795d2e2444004abff">  889</a></span>&#160;<span class="preprocessor">#define DMA1_Channel5       ((DMA_Channel_TypeDef *) DMA1_Channel5_BASE)</span></div><div class="line"><a name="l00890"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gac013c4376e4797831b5ddd2a09519df8">  890</a></span>&#160;<span class="preprocessor">#define DMA1_Channel6       ((DMA_Channel_TypeDef *) DMA1_Channel6_BASE)</span></div><div class="line"><a name="l00891"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga4f9c23b3d1add93ed206b5c9afa5cda3">  891</a></span>&#160;<span class="preprocessor">#define DMA1_Channel7       ((DMA_Channel_TypeDef *) DMA1_Channel7_BASE)</span></div><div class="line"><a name="l00892"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gad86c75e1ff89e03e15570f47962865c8">  892</a></span>&#160;<span class="preprocessor">#define DMA2_Channel1       ((DMA_Channel_TypeDef *) DMA2_Channel1_BASE)</span></div><div class="line"><a name="l00893"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga316024020799373b9d8e35c316c74f24">  893</a></span>&#160;<span class="preprocessor">#define DMA2_Channel2       ((DMA_Channel_TypeDef *) DMA2_Channel2_BASE)</span></div><div class="line"><a name="l00894"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga6dca52a79587e0ca9a5d669048b4c7eb">  894</a></span>&#160;<span class="preprocessor">#define DMA2_Channel3       ((DMA_Channel_TypeDef *) DMA2_Channel3_BASE)</span></div><div class="line"><a name="l00895"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga612b396657695191ad740b0b59bc9f12">  895</a></span>&#160;<span class="preprocessor">#define DMA2_Channel4       ((DMA_Channel_TypeDef *) DMA2_Channel4_BASE)</span></div><div class="line"><a name="l00896"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga521c13b7d0f82a6897d47995da392750">  896</a></span>&#160;<span class="preprocessor">#define DMA2_Channel5       ((DMA_Channel_TypeDef *) DMA2_Channel5_BASE)</span></div><div class="line"><a name="l00897"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">  897</a></span>&#160;<span class="preprocessor">#define RCC                 ((RCC_TypeDef *) RCC_BASE)</span></div><div class="line"><a name="l00898"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga4381bb54c2dbc34500521165aa7b89b1">  898</a></span>&#160;<span class="preprocessor">#define CRC                 ((CRC_TypeDef *) CRC_BASE)</span></div><div class="line"><a name="l00899"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga844ea28ba1e0a5a0e497f16b61ea306b">  899</a></span>&#160;<span class="preprocessor">#define FLASH               ((FLASH_TypeDef *) FLASH_R_BASE)</span></div><div class="line"><a name="l00900"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gad2d5f875cdc6d696735f20fa23a895c3">  900</a></span>&#160;<span class="preprocessor">#define OB                  ((OB_TypeDef *) OB_BASE)</span></div><div class="line"><a name="l00901"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga2a759bad07fe730c99f9e1490e646220">  901</a></span>&#160;<span class="preprocessor">#define FSMC_Bank1          ((FSMC_Bank1_TypeDef *) FSMC_BANK1_R_BASE)</span></div><div class="line"><a name="l00902"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga422986101f42a8811ae89ac69deb2759">  902</a></span>&#160;<span class="preprocessor">#define FSMC_Bank1E         ((FSMC_Bank1E_TypeDef *) FSMC_BANK1E_R_BASE)</span></div><div class="line"><a name="l00903"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga37d7365ac249959b103d7b91d74e776d">  903</a></span>&#160;<span class="preprocessor">#define FSMC_Bank2_3        ((FSMC_Bank2_3_TypeDef *) FSMC_BANK2_3_R_BASE)</span></div><div class="line"><a name="l00904"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga5aa00e4ac522693c6a21bc23ef5a96df">  904</a></span>&#160;<span class="preprocessor">#define FSMC_Bank4          ((FSMC_Bank4_TypeDef *) FSMC_BANK4_R_BASE)</span></div><div class="line"><a name="l00905"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga92ec6d9ec2251fda7d4ce09748cd74b4">  905</a></span>&#160;<span class="preprocessor">#define DBGMCU              ((DBGMCU_TypeDef *) DBGMCU_BASE)</span></div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;</div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;</div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;<span class="comment">/*                         Peripheral Registers_Bits_Definition               */</span></div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;</div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;<span class="comment">/*                       CRC calculation unit (CRC)                           */</span></div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;</div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;<span class="comment">/*******************  Bit definition for CRC_DR register  *********************/</span></div><div class="line"><a name="l00931"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bf4701d3b15924e657942ce3caa4105">  931</a></span>&#160;<span class="preprocessor">#define  CRC_DR_DR                           ((uint32_t)0xFFFFFFFF)        </span></div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CRC_IDR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l00934"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9a0feb3cf1d8c5871e663ca4a174cc0">  934</a></span>&#160;<span class="preprocessor">#define  CRC_IDR_IDR                         ((uint32_t)0xFF)              </span></div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for CRC_CR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l00937"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d57481fb891a0964b40f721354c56d7">  937</a></span>&#160;<span class="preprocessor">#define  CRC_CR_RESET                        ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;<span class="comment">/*                             Power Control                                  */</span></div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;</div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;<span class="comment">/********************  Bit definition for PWR_CR register  ********************/</span></div><div class="line"><a name="l00946"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3aeb8d6f2539b0a3a4b851aeba0eea66">  946</a></span>&#160;<span class="preprocessor">#define  PWR_CR_LPDS                         ((uint32_t)0x00000001)     </span></div><div class="line"><a name="l00947"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c8075e98772470804c9e3fe74984115">  947</a></span>&#160;<span class="preprocessor">#define  PWR_CR_PDDS                         ((uint32_t)0x00000002)     </span></div><div class="line"><a name="l00948"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3928de64f633b84770b1cfecea702fa7">  948</a></span>&#160;<span class="preprocessor">#define  PWR_CR_CWUF                         ((uint32_t)0x00000004)     </span></div><div class="line"><a name="l00949"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab44484cacc35c80cf82eb011d6cbe13a">  949</a></span>&#160;<span class="preprocessor">#define  PWR_CR_CSBF                         ((uint32_t)0x00000008)     </span></div><div class="line"><a name="l00950"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05d5c39759e69a294c0ab9bea8f142e5">  950</a></span>&#160;<span class="preprocessor">#define  PWR_CR_PVDE                         ((uint32_t)0x00000010)     </span></div><div class="line"><a name="l00952"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac73c24d43953c7598e42acdd4c4e7435">  952</a></span>&#160;<span class="preprocessor">#define  PWR_CR_PLS                          ((uint32_t)0x000000E0)     </span></div><div class="line"><a name="l00953"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacef447510818c468c202e3b4991ea08e">  953</a></span>&#160;<span class="preprocessor">#define  PWR_CR_PLS_0                        ((uint32_t)0x00000020)     </span></div><div class="line"><a name="l00954"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcd19d78943514a2f695a39b45594623">  954</a></span>&#160;<span class="preprocessor">#define  PWR_CR_PLS_1                        ((uint32_t)0x00000040)     </span></div><div class="line"><a name="l00955"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a8986ee557f443d4a8eebf68026bd52">  955</a></span>&#160;<span class="preprocessor">#define  PWR_CR_PLS_2                        ((uint32_t)0x00000080)     </span></div><div class="line"><a name="l00958"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d9155f3ce77fb69b829fc2f9f45b460">  958</a></span>&#160;<span class="preprocessor">#define  PWR_CR_PLS_2V2                      ((uint32_t)0x00000000)     </span></div><div class="line"><a name="l00959"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac26a7748bef468020ea4c0b204d89e6c">  959</a></span>&#160;<span class="preprocessor">#define  PWR_CR_PLS_2V3                      ((uint32_t)0x00000020)     </span></div><div class="line"><a name="l00960"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e25e407d55a33f5b77dce63d8e1bacb">  960</a></span>&#160;<span class="preprocessor">#define  PWR_CR_PLS_2V4                      ((uint32_t)0x00000040)     </span></div><div class="line"><a name="l00961"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7d71e9b5c0a51e9ba45feed5f759e0f">  961</a></span>&#160;<span class="preprocessor">#define  PWR_CR_PLS_2V5                      ((uint32_t)0x00000060)     </span></div><div class="line"><a name="l00962"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacef8ac40cffdc1fa769865ae497ab979">  962</a></span>&#160;<span class="preprocessor">#define  PWR_CR_PLS_2V6                      ((uint32_t)0x00000080)     </span></div><div class="line"><a name="l00963"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3b9c67db5eb99dfa8651cc0d95ee6ba">  963</a></span>&#160;<span class="preprocessor">#define  PWR_CR_PLS_2V7                      ((uint32_t)0x000000A0)     </span></div><div class="line"><a name="l00964"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95f1787c8af928f1fb2e267943d19c7c">  964</a></span>&#160;<span class="preprocessor">#define  PWR_CR_PLS_2V8                      ((uint32_t)0x000000C0)     </span></div><div class="line"><a name="l00965"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac179ee1e4ceef0c1b1b3bafe2326b047">  965</a></span>&#160;<span class="preprocessor">#define  PWR_CR_PLS_2V9                      ((uint32_t)0x000000E0)     </span></div><div class="line"><a name="l00967"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5c65ab845794ef48f09faa2ee44f718">  967</a></span>&#160;<span class="preprocessor">#define  PWR_CR_DBP                          ((uint32_t)0x00000100)     </span></div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for PWR_CSR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l00971"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9465bb7ad9ca936688344e2a077539e6">  971</a></span>&#160;<span class="preprocessor">#define  PWR_CSR_WUF                         ((uint32_t)0x00000001)     </span></div><div class="line"><a name="l00972"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4fd42f153660593cad6f4fe22ff76bb">  972</a></span>&#160;<span class="preprocessor">#define  PWR_CSR_SBF                         ((uint32_t)0x00000002)     </span></div><div class="line"><a name="l00973"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3535ce181895cc00afeb28dcac68d04c">  973</a></span>&#160;<span class="preprocessor">#define  PWR_CSR_PVDO                        ((uint32_t)0x00000004)     </span></div><div class="line"><a name="l00974"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ac8c15a08bbee754ea720b0d4a4f580">  974</a></span>&#160;<span class="preprocessor">#define  PWR_CSR_EWUP                        ((uint32_t)0x00000100)     </span></div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;<span class="comment">/*                            Backup registers                                */</span></div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;</div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;<span class="comment">/*******************  Bit definition for BKP_DR1 register  ********************/</span></div><div class="line"><a name="l00983"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf93fe6fb7fdba26550964903c65e6a76">  983</a></span>&#160;<span class="preprocessor">#define  BKP_DR1_D                           ((uint32_t)0x0000FFFF)     </span></div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for BKP_DR2 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l00986"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5bf0698730c611befa365d9af1e9d69">  986</a></span>&#160;<span class="preprocessor">#define  BKP_DR2_D                           ((uint32_t)0x0000FFFF)     </span></div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for BKP_DR3 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l00989"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20eceb252f64fe20e458e998935d1aa8">  989</a></span>&#160;<span class="preprocessor">#define  BKP_DR3_D                           ((uint32_t)0x0000FFFF)     </span></div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for BKP_DR4 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l00992"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28d8d13d7e78c9963fbd4efbfc176c55">  992</a></span>&#160;<span class="preprocessor">#define  BKP_DR4_D                           ((uint32_t)0x0000FFFF)     </span></div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for BKP_DR5 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l00995"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fb21f36a74563bffacf9a47ec0b6cf3">  995</a></span>&#160;<span class="preprocessor">#define  BKP_DR5_D                           ((uint32_t)0x0000FFFF)     </span></div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for BKP_DR6 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l00998"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38085c3926abbf483ba60ef9495eb8db">  998</a></span>&#160;<span class="preprocessor">#define  BKP_DR6_D                           ((uint32_t)0x0000FFFF)     </span></div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for BKP_DR7 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01001"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e99b1b85bf33bf9f6ce79c3a30ae03b"> 1001</a></span>&#160;<span class="preprocessor">#define  BKP_DR7_D                           ((uint32_t)0x0000FFFF)     </span></div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for BKP_DR8 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01004"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95495c00cbbaf0495fb42be0ca7ce633"> 1004</a></span>&#160;<span class="preprocessor">#define  BKP_DR8_D                           ((uint32_t)0x0000FFFF)     </span></div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for BKP_DR9 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01007"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f5a18517f79bedaa6576a295285c0ad"> 1007</a></span>&#160;<span class="preprocessor">#define  BKP_DR9_D                           ((uint32_t)0x0000FFFF)     </span></div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for BKP_DR10 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01010"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2feea44d20bbb9e0f20a3b774c8935c2"> 1010</a></span>&#160;<span class="preprocessor">#define  BKP_DR10_D                          ((uint32_t)0x0000FFFF)     </span></div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for BKP_DR11 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01013"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2178ea3cdf4683470a4415f2a1f79a82"> 1013</a></span>&#160;<span class="preprocessor">#define  BKP_DR11_D                          ((uint32_t)0x0000FFFF)     </span></div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for BKP_DR12 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01016"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5da28c0d4573a06a322ef33ffb8432e2"> 1016</a></span>&#160;<span class="preprocessor">#define  BKP_DR12_D                          ((uint32_t)0x0000FFFF)     </span></div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for BKP_DR13 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01019"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6931ffc4bdd533d19d3cc18e55259863"> 1019</a></span>&#160;<span class="preprocessor">#define  BKP_DR13_D                          ((uint32_t)0x0000FFFF)     </span></div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for BKP_DR14 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01022"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b608296fd6fa48bc26a1d8d070ea585"> 1022</a></span>&#160;<span class="preprocessor">#define  BKP_DR14_D                          ((uint32_t)0x0000FFFF)     </span></div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for BKP_DR15 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01025"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1da46f20e328f6f4bbdc5db10d669a5"> 1025</a></span>&#160;<span class="preprocessor">#define  BKP_DR15_D                          ((uint32_t)0x0000FFFF)     </span></div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for BKP_DR16 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01028"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c1b11c989fc5b618da8acaaeb31ddfb"> 1028</a></span>&#160;<span class="preprocessor">#define  BKP_DR16_D                          ((uint32_t)0x0000FFFF)     </span></div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for BKP_DR17 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01031"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga049362d1ecda8041febef5c0b534e6e8"> 1031</a></span>&#160;<span class="preprocessor">#define  BKP_DR17_D                          ((uint32_t)0x0000FFFF)     </span></div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for BKP_DR18 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01034"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc2fe2add547f72f4e4a1b27e6a04bb0"> 1034</a></span>&#160;<span class="preprocessor">#define  BKP_DR18_D                          ((uint32_t)0x0000FFFF)     </span></div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for BKP_DR19 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01037"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ff659781fc8bb221a7e85733a232ddf"> 1037</a></span>&#160;<span class="preprocessor">#define  BKP_DR19_D                          ((uint32_t)0x0000FFFF)     </span></div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for BKP_DR20 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01040"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab40a604af9458664068eec575dcef368"> 1040</a></span>&#160;<span class="preprocessor">#define  BKP_DR20_D                          ((uint32_t)0x0000FFFF)     </span></div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for BKP_DR21 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01043"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed370331baa4c4f194bc6f59b4a1433d"> 1043</a></span>&#160;<span class="preprocessor">#define  BKP_DR21_D                          ((uint32_t)0x0000FFFF)     </span></div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for BKP_DR22 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01046"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga196a385131a04fb68e85a29884df5c69"> 1046</a></span>&#160;<span class="preprocessor">#define  BKP_DR22_D                          ((uint32_t)0x0000FFFF)     </span></div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for BKP_DR23 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01049"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga478b45732836ca02ce3480002270aa43"> 1049</a></span>&#160;<span class="preprocessor">#define  BKP_DR23_D                          ((uint32_t)0x0000FFFF)     </span></div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for BKP_DR24 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01052"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e18e9e4d061bf30fa1044a63815c70d"> 1052</a></span>&#160;<span class="preprocessor">#define  BKP_DR24_D                          ((uint32_t)0x0000FFFF)     </span></div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for BKP_DR25 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01055"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b1bfb7bf5ce1caaf896ae15f30adb9d"> 1055</a></span>&#160;<span class="preprocessor">#define  BKP_DR25_D                          ((uint32_t)0x0000FFFF)     </span></div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for BKP_DR26 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01058"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3d8d41878279a53b722ee3c0d3ec3a9"> 1058</a></span>&#160;<span class="preprocessor">#define  BKP_DR26_D                          ((uint32_t)0x0000FFFF)     </span></div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for BKP_DR27 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01061"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66cf65090649507cf7756d086ee3d3c0"> 1061</a></span>&#160;<span class="preprocessor">#define  BKP_DR27_D                          ((uint32_t)0x0000FFFF)     </span></div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for BKP_DR28 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01064"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b2b651a9e340d5d33d4783cd01ac692"> 1064</a></span>&#160;<span class="preprocessor">#define  BKP_DR28_D                          ((uint32_t)0x0000FFFF)     </span></div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for BKP_DR29 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01067"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab243e41c6111e787d3a8d04de524ce1b"> 1067</a></span>&#160;<span class="preprocessor">#define  BKP_DR29_D                          ((uint32_t)0x0000FFFF)     </span></div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for BKP_DR30 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01070"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a9f35467043d5c0098c37455b6c8e0c"> 1070</a></span>&#160;<span class="preprocessor">#define  BKP_DR30_D                          ((uint32_t)0x0000FFFF)     </span></div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for BKP_DR31 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01073"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60136c78cd0f3326d12bbd387642536e"> 1073</a></span>&#160;<span class="preprocessor">#define  BKP_DR31_D                          ((uint32_t)0x0000FFFF)     </span></div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for BKP_DR32 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01076"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6864816526392b882cf93be082db0079"> 1076</a></span>&#160;<span class="preprocessor">#define  BKP_DR32_D                          ((uint32_t)0x0000FFFF)     </span></div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for BKP_DR33 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01079"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0178b0ead4fc6313c36d2fbf20ebb0ba"> 1079</a></span>&#160;<span class="preprocessor">#define  BKP_DR33_D                          ((uint32_t)0x0000FFFF)     </span></div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for BKP_DR34 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01082"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b81902daecb9cb9128d840a03aaf0e3"> 1082</a></span>&#160;<span class="preprocessor">#define  BKP_DR34_D                          ((uint32_t)0x0000FFFF)     </span></div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for BKP_DR35 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01085"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1cdf3e6f18b6cf55ed23d0a36fb27a2c"> 1085</a></span>&#160;<span class="preprocessor">#define  BKP_DR35_D                          ((uint32_t)0x0000FFFF)     </span></div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for BKP_DR36 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01088"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeba2b2fc9e847f9aaa39fde989a75f01"> 1088</a></span>&#160;<span class="preprocessor">#define  BKP_DR36_D                          ((uint32_t)0x0000FFFF)     </span></div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for BKP_DR37 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01091"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade3cfe82181cf1631accdf88a73c69e0"> 1091</a></span>&#160;<span class="preprocessor">#define  BKP_DR37_D                          ((uint32_t)0x0000FFFF)     </span></div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for BKP_DR38 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01094"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21cd0d4ff33759d6f603e68ebac211d4"> 1094</a></span>&#160;<span class="preprocessor">#define  BKP_DR38_D                          ((uint32_t)0x0000FFFF)     </span></div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for BKP_DR39 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01097"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa3e50f20b70a964030c73a5ee32c4e2"> 1097</a></span>&#160;<span class="preprocessor">#define  BKP_DR39_D                          ((uint32_t)0x0000FFFF)     </span></div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for BKP_DR40 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01100"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e651d6a3294e88d021a4a71cf204ee9"> 1100</a></span>&#160;<span class="preprocessor">#define  BKP_DR40_D                          ((uint32_t)0x0000FFFF)     </span></div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for BKP_DR41 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01103"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga681af509f6602773cee33a9a0ad73fc7"> 1103</a></span>&#160;<span class="preprocessor">#define  BKP_DR41_D                          ((uint32_t)0x0000FFFF)     </span></div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for BKP_DR42 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01106"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4f23fbe1a7abde5516df64bcf2bbab4"> 1106</a></span>&#160;<span class="preprocessor">#define  BKP_DR42_D                          ((uint32_t)0x0000FFFF)     </span></div><div class="line"><a name="l01108"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70de60adf3ddd7d029bb2c6ae26d9584"> 1108</a></span>&#160;<span class="preprocessor">#define RTC_BKP_NUMBER 42</span></div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;</div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;<span class="comment">/******************  Bit definition for BKP_RTCCR register  *******************/</span></div><div class="line"><a name="l01111"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f2eeeef42c2f7a59d28a9d5eb4c6857"> 1111</a></span>&#160;<span class="preprocessor">#define  BKP_RTCCR_CAL                       ((uint32_t)0x0000007F)     </span></div><div class="line"><a name="l01112"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga639d569ffd9211519b910c1e6304f7b3"> 1112</a></span>&#160;<span class="preprocessor">#define  BKP_RTCCR_CCO                       ((uint32_t)0x00000080)     </span></div><div class="line"><a name="l01113"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga924692225ba4db945660687fe47f50b4"> 1113</a></span>&#160;<span class="preprocessor">#define  BKP_RTCCR_ASOE                      ((uint32_t)0x00000100)     </span></div><div class="line"><a name="l01114"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d017e8f3c09696cd74e170a95966be4"> 1114</a></span>&#160;<span class="preprocessor">#define  BKP_RTCCR_ASOS                      ((uint32_t)0x00000200)     </span></div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for BKP_CR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01117"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbb835fd9fbe4d74e598d15de3c12e63"> 1117</a></span>&#160;<span class="preprocessor">#define  BKP_CR_TPE                          ((uint32_t)0x00000001)     </span></div><div class="line"><a name="l01118"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28cd1469212463d8a772b0b67543d320"> 1118</a></span>&#160;<span class="preprocessor">#define  BKP_CR_TPAL                         ((uint32_t)0x00000002)     </span></div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for BKP_CSR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01121"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8cec91d3c30db07961227bcea5c5452"> 1121</a></span>&#160;<span class="preprocessor">#define  BKP_CSR_CTE                         ((uint32_t)0x00000001)     </span></div><div class="line"><a name="l01122"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7dc97ae504ef58fb2137c1fdd02fc4e"> 1122</a></span>&#160;<span class="preprocessor">#define  BKP_CSR_CTI                         ((uint32_t)0x00000002)     </span></div><div class="line"><a name="l01123"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38baaf48576f4b3ab209369e04d468ad"> 1123</a></span>&#160;<span class="preprocessor">#define  BKP_CSR_TPIE                        ((uint32_t)0x00000004)     </span></div><div class="line"><a name="l01124"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71a05fe4e45b0dc0b1f970e51085678d"> 1124</a></span>&#160;<span class="preprocessor">#define  BKP_CSR_TEF                         ((uint32_t)0x00000100)     </span></div><div class="line"><a name="l01125"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a8317e460ec3e18c78869beacd0bac8"> 1125</a></span>&#160;<span class="preprocessor">#define  BKP_CSR_TIF                         ((uint32_t)0x00000200)     </span></div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;<span class="comment">/*                         Reset and Clock Control                            */</span></div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;</div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;<span class="comment">/********************  Bit definition for RCC_CR register  ********************/</span></div><div class="line"><a name="l01134"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4fcacf94a97f7d49a70e089b39cf474"> 1134</a></span>&#160;<span class="preprocessor">#define  RCC_CR_HSION                        ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l01135"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d"> 1135</a></span>&#160;<span class="preprocessor">#define  RCC_CR_HSIRDY                       ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l01136"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5cb4397b2095c31660a01b748386aa70"> 1136</a></span>&#160;<span class="preprocessor">#define  RCC_CR_HSITRIM                      ((uint32_t)0x000000F8)        </span></div><div class="line"><a name="l01137"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67ae770db9851f14ad7c14a693f0f6d3"> 1137</a></span>&#160;<span class="preprocessor">#define  RCC_CR_HSICAL                       ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l01138"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb8228c9020595b4cf9995137b8c9a7d"> 1138</a></span>&#160;<span class="preprocessor">#define  RCC_CR_HSEON                        ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l01139"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86a34e00182c83409d89ff566cb02cc4"> 1139</a></span>&#160;<span class="preprocessor">#define  RCC_CR_HSERDY                       ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l01140"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3288090671af5a959aae4d7f7696d55"> 1140</a></span>&#160;<span class="preprocessor">#define  RCC_CR_HSEBYP                       ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l01141"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc05308869ad055e1e6f2c32d738aecd"> 1141</a></span>&#160;<span class="preprocessor">#define  RCC_CR_CSSON                        ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l01142"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0e73d5b0a4883e074d40029b49ee47e"> 1142</a></span>&#160;<span class="preprocessor">#define  RCC_CR_PLLON                        ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l01143"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa12d7ac6a7f0f91d066aeb2c6071888"> 1143</a></span>&#160;<span class="preprocessor">#define  RCC_CR_PLLRDY                       ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for RCC_CFGR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;</div><div class="line"><a name="l01148"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0eea5e5f7743a7e8995b8beeb18355c1"> 1148</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_SW                         ((uint32_t)0x00000003)        </span></div><div class="line"><a name="l01149"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99f08d86fd41824058a7fdf817f7e2fd"> 1149</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_SW_0                       ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l01150"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72d51cb5d66ee1aa4d2c6f14796a072f"> 1150</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_SW_1                       ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l01152"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbac8bae4f0808b3c3a5185aa10081fb"> 1152</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_SW_HSI                     ((uint32_t)0x00000000)        </span></div><div class="line"><a name="l01153"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb563f217242d969f4355d0818fde705"> 1153</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_SW_HSE                     ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l01154"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87389cacb2eaf53730da13a2a33cd487"> 1154</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_SW_PLL                     ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l01157"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15bf2269500dc97e137315f44aa015c9"> 1157</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_SWS                        ((uint32_t)0x0000000C)        </span></div><div class="line"><a name="l01158"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1eae59112c51def51979e31e8695b39f"> 1158</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_SWS_0                      ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l01159"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad3a5718999d7259f216137a23c2a379"> 1159</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_SWS_1                      ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l01161"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6764639cf221e1ebc0b5448dcaed590a"> 1161</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_SWS_HSI                    ((uint32_t)0x00000000)        </span></div><div class="line"><a name="l01162"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae09a0202f441c1a43e69c62331d50a08"> 1162</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_SWS_HSE                    ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l01163"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c67e2279804a83ef24438267d9d4a6c"> 1163</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_SWS_PLL                    ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l01166"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe10e66938644ee8054a2426ff23efea"> 1166</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE                       ((uint32_t)0x000000F0)        </span></div><div class="line"><a name="l01167"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88ece6ca270b3ecf6f63bf20893bc172"> 1167</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE_0                     ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l01168"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbdd3a02814178ba02b8ebbaccd91599"> 1168</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE_1                     ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l01169"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadac734bddb507eed4a62a0af4cef74a3"> 1169</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE_2                     ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l01170"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a1180512cc5f3dde7895040a9037286"> 1170</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE_3                     ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l01172"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b7d7f29b09a49c31404fc0d44645c84"> 1172</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE_DIV1                  ((uint32_t)0x00000000)        </span></div><div class="line"><a name="l01173"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9eeb5e38e53e79b08a4ac438497ebea"> 1173</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE_DIV2                  ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l01174"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffe860867ae4b1b6d28473ded1546d91"> 1174</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE_DIV4                  ((uint32_t)0x00000090)        </span></div><div class="line"><a name="l01175"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca71d6b42bdb83b5ff5320578869a058"> 1175</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE_DIV8                  ((uint32_t)0x000000A0)        </span></div><div class="line"><a name="l01176"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3806da4f1afc9e5be0fca001c8c57815"> 1176</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE_DIV16                 ((uint32_t)0x000000B0)        </span></div><div class="line"><a name="l01177"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1caeba8dc2b4c0bb11be600e983e3370"> 1177</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE_DIV64                 ((uint32_t)0x000000C0)        </span></div><div class="line"><a name="l01178"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga280da821f0da1bec1f4c0e132ddf8eab"> 1178</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE_DIV128                ((uint32_t)0x000000D0)        </span></div><div class="line"><a name="l01179"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga089930cedd5b2cb201e717438f29d25b"> 1179</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE_DIV256                ((uint32_t)0x000000E0)        </span></div><div class="line"><a name="l01180"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5088dcbaefc55d4b6693e9b1e595ed0"> 1180</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE_DIV512                ((uint32_t)0x000000F0)        </span></div><div class="line"><a name="l01183"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50b2423a5fea74a47b9eb8ab51869412"> 1183</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE1                      ((uint32_t)0x00000700)        </span></div><div class="line"><a name="l01184"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d37c20686faa340a77021117f5908b7"> 1184</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE1_0                    ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l01185"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad41049f8a28fdced6bb4d9267845ffa2"> 1185</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE1_1                    ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l01186"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fcb524f6ca203ddff1862c124d4f89f"> 1186</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE1_2                    ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l01188"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8f6562bb2ecf65055a2f42cbb48ef11"> 1188</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE1_DIV1                 ((uint32_t)0x00000000)        </span></div><div class="line"><a name="l01189"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf832ad6844c907d9bb37c1536defcb0d"> 1189</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE1_DIV2                 ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l01190"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e340725f46e9462d9b02a079b9fa8ae"> 1190</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE1_DIV4                 ((uint32_t)0x00000500)        </span></div><div class="line"><a name="l01191"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ddd6d657837e1971bb86e3bf1c15e72"> 1191</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE1_DIV8                 ((uint32_t)0x00000600)        </span></div><div class="line"><a name="l01192"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c38ba326bde7c7a18c4f7f2aacf823f"> 1192</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE1_DIV16                ((uint32_t)0x00000700)        </span></div><div class="line"><a name="l01195"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad61bd4f9f345ba41806813b0bfff1311"> 1195</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE2                      ((uint32_t)0x00003800)        </span></div><div class="line"><a name="l01196"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82ca63155494ed59eb5e34bec1e5f4e9"> 1196</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE2_0                    ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l01197"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdb19c9e76fe8e8a7c991714c92e937f"> 1197</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE2_1                    ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l01198"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9adc802687eab5b6ece99a20793219db"> 1198</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE2_2                    ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l01200"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga247aebf1999a38ea07785558d277bb1a"> 1200</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE2_DIV1                 ((uint32_t)0x00000000)        </span></div><div class="line"><a name="l01201"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99d9c91eaad122460d324a71cc939d1b"> 1201</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE2_DIV2                 ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l01202"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4340fc3fc52eca36eb302959fbecb715"> 1202</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE2_DIV4                 ((uint32_t)0x00002800)        </span></div><div class="line"><a name="l01203"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga412b382a1134e0ee5614e0f4bcf97552"> 1203</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE2_DIV8                 ((uint32_t)0x00003000)        </span></div><div class="line"><a name="l01204"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaece3ee58d4138f7452733bfa1ad37eb9"> 1204</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE2_DIV16                ((uint32_t)0x00003800)        </span></div><div class="line"><a name="l01207"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga970436533d6ba9f1cb8ac840476093fb"> 1207</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_ADCPRE                     ((uint32_t)0x0000C000)        </span></div><div class="line"><a name="l01208"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c74a8025b95975be34bee12dc470c48"> 1208</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_ADCPRE_0                   ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l01209"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81b5aa588027e12ad1483885db4db3a8"> 1209</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_ADCPRE_1                   ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l01211"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9514a85f55de77d1c7d7be1f2f1f9665"> 1211</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_ADCPRE_DIV2                ((uint32_t)0x00000000)        </span></div><div class="line"><a name="l01212"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga748ba0a0bbb1ad1fe7e4e00f40695402"> 1212</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_ADCPRE_DIV4                ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l01213"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8337d95f8480d74072e817540a333b6c"> 1213</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_ADCPRE_DIV6                ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l01214"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7898d2e86664877dc43fbc2421a16347"> 1214</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_ADCPRE_DIV8                ((uint32_t)0x0000C000)        </span></div><div class="line"><a name="l01216"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba4a5dbbd286f07a97f5aa6e6f3f6a57"> 1216</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PLLSRC                     ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l01218"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39cb6bd06fb93eed1e2fe9da0297810a"> 1218</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PLLXTPRE                   ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l01221"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9735c088436b547fff3baae2bbaa0426"> 1221</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PLLMULL                    ((uint32_t)0x003C0000)        </span></div><div class="line"><a name="l01222"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb6ca064b9e67d2b5b9b432e34784af5"> 1222</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PLLMULL_0                  ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l01223"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81c7cc1ebda470255592844cbd05ee1c"> 1223</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PLLMULL_1                  ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l01224"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab26410b868aa7b07921560f91852a791"> 1224</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PLLMULL_2                  ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l01225"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacce99349c21265ea13b8fe3c9bcda130"> 1225</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PLLMULL_3                  ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l01227"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59b5fd80bf935fe93794603e8ce0236c"> 1227</a></span>&#160;<span class="preprocessor"> #define  RCC_CFGR_PLLXTPRE_HSE              ((uint32_t)0x00000000)        </span></div><div class="line"><a name="l01228"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga180cde8fba603992d102c51cc415073e"> 1228</a></span>&#160;<span class="preprocessor"> #define  RCC_CFGR_PLLXTPRE_HSE_DIV2         ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l01230"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa19a3c7d27836012150a86fd9c950cdf"> 1230</a></span>&#160;<span class="preprocessor"> #define  RCC_CFGR_PLLMULL2                  ((uint32_t)0x00000000)        </span></div><div class="line"><a name="l01231"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb4c410e818f5a68d58a723e7355e6e8"> 1231</a></span>&#160;<span class="preprocessor"> #define  RCC_CFGR_PLLMULL3                  ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l01232"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6066f758a13c7686d1dc709ac0a7d976"> 1232</a></span>&#160;<span class="preprocessor"> #define  RCC_CFGR_PLLMULL4                  ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l01233"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2290e27c9c1b64d2dd076652db40a68"> 1233</a></span>&#160;<span class="preprocessor"> #define  RCC_CFGR_PLLMULL5                  ((uint32_t)0x000C0000)        </span></div><div class="line"><a name="l01234"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ea3b717fd226bc6ff5a78b711c051eb"> 1234</a></span>&#160;<span class="preprocessor"> #define  RCC_CFGR_PLLMULL6                  ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l01235"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ff8d8dcf3876d1c85657680a64c1696"> 1235</a></span>&#160;<span class="preprocessor"> #define  RCC_CFGR_PLLMULL7                  ((uint32_t)0x00140000)        </span></div><div class="line"><a name="l01236"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95d6580b1595ff2d5c3383218370cfca"> 1236</a></span>&#160;<span class="preprocessor"> #define  RCC_CFGR_PLLMULL8                  ((uint32_t)0x00180000)        </span></div><div class="line"><a name="l01237"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga384c396ec051b958c9a5781c13faf7e5"> 1237</a></span>&#160;<span class="preprocessor"> #define  RCC_CFGR_PLLMULL9                  ((uint32_t)0x001C0000)        </span></div><div class="line"><a name="l01238"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae07bb87d09d30874a5eebb32510f647f"> 1238</a></span>&#160;<span class="preprocessor"> #define  RCC_CFGR_PLLMULL10                 ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l01239"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad338c178459b97d617398dca92b2a699"> 1239</a></span>&#160;<span class="preprocessor"> #define  RCC_CFGR_PLLMULL11                 ((uint32_t)0x00240000)        </span></div><div class="line"><a name="l01240"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79000f4e48edc56ee6ff315b64dcbfa5"> 1240</a></span>&#160;<span class="preprocessor"> #define  RCC_CFGR_PLLMULL12                 ((uint32_t)0x00280000)        </span></div><div class="line"><a name="l01241"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga647a6f3d6de31737ca95de9db3925274"> 1241</a></span>&#160;<span class="preprocessor"> #define  RCC_CFGR_PLLMULL13                 ((uint32_t)0x002C0000)        </span></div><div class="line"><a name="l01242"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ffe33153aa4ffd2fe43439a6d2eaf5c"> 1242</a></span>&#160;<span class="preprocessor"> #define  RCC_CFGR_PLLMULL14                 ((uint32_t)0x00300000)        </span></div><div class="line"><a name="l01243"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9afaf1b82cb9c1e9c8b34c5b77b3f17"> 1243</a></span>&#160;<span class="preprocessor"> #define  RCC_CFGR_PLLMULL15                 ((uint32_t)0x00340000)        </span></div><div class="line"><a name="l01244"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaecd78b92c36f3a3aafc6cc8fbf90a7e7"> 1244</a></span>&#160;<span class="preprocessor"> #define  RCC_CFGR_PLLMULL16                 ((uint32_t)0x00380000)        </span></div><div class="line"><a name="l01245"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade6d5077566e1bf81dd47156743dd05e"> 1245</a></span>&#160;<span class="preprocessor"> #define  RCC_CFGR_USBPRE                    ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l01248"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2d7212d83114d355736613e6dc1dbde"> 1248</a></span>&#160;<span class="preprocessor"> #define  RCC_CFGR_MCO                       ((uint32_t)0x07000000)        </span></div><div class="line"><a name="l01249"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7147402d137ccaa1c8608fcb1d3d2e01"> 1249</a></span>&#160;<span class="preprocessor"> #define  RCC_CFGR_MCO_0                     ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l01250"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6ec148346aa17c67aafebcb616dd57b"> 1250</a></span>&#160;<span class="preprocessor"> #define  RCC_CFGR_MCO_1                     ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l01251"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad02d5012ff73e9c839b909887ffde7f"> 1251</a></span>&#160;<span class="preprocessor"> #define  RCC_CFGR_MCO_2                     ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l01253"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab345908eef02b3029dd78be58baa0c8d"> 1253</a></span>&#160;<span class="preprocessor"> #define  RCC_CFGR_MCO_NOCLOCK               ((uint32_t)0x00000000)        </span></div><div class="line"><a name="l01254"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaecf3b078108fdaf7e66d15ae71ec4181"> 1254</a></span>&#160;<span class="preprocessor"> #define  RCC_CFGR_MCO_SYSCLK                ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l01255"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91f0ac507b8c4e5d443c107d934cfdb1"> 1255</a></span>&#160;<span class="preprocessor"> #define  RCC_CFGR_MCO_HSI                   ((uint32_t)0x05000000)        </span></div><div class="line"><a name="l01256"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga183179f1b1763f38ae88f2d8d90acd70"> 1256</a></span>&#160;<span class="preprocessor"> #define  RCC_CFGR_MCO_HSE                   ((uint32_t)0x06000000)        </span></div><div class="line"><a name="l01257"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf501b78192ef13a7016e1f2089c9f8a3"> 1257</a></span>&#160;<span class="preprocessor"> #define  RCC_CFGR_MCO_PLLCLK_DIV2           ((uint32_t)0x07000000)        </span></div><div class="line"><a name="l01260"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb94ccfe6a212f020e732d1dd787a6fb"> 1260</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_LSIRDYF                     ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l01261"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabfc100e7ae673dfcec7be79af0d91dfe"> 1261</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_LSERDYF                     ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l01262"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad38877547c4cbbb94659d5726f377163"> 1262</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_HSIRDYF                     ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l01263"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11ea196450aac9ac35e283a66afc3da6"> 1263</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_HSERDYF                     ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l01264"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f007895a17e668f22f7b8b24ca90aec"> 1264</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_PLLRDYF                     ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l01265"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad66b719e4061294de35af58cc27aba7f"> 1265</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_CSSF                        ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l01266"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga872ba937149a7372138df06f8188ab56"> 1266</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_LSIRDYIE                    ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l01267"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a0ad2672c9ba1b26012cbc6d423dff8"> 1267</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_LSERDYIE                    ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l01268"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac714351a6f9dab4741354fb017638580"> 1268</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_HSIRDYIE                    ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l01269"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5492f9b58600cf66616eb931b48b3c11"> 1269</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_HSERDYIE                    ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l01270"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b70927cab2ba9cf82d1620cf88b0f95"> 1270</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_PLLRDYIE                    ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l01271"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga982989563f1a95c89bf7f4a25d99f704"> 1271</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_LSIRDYC                     ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l01272"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga144b5147f3a8d0bfda04618e301986aa"> 1272</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_LSERDYC                     ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l01273"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1b58377908e5c31a684747d0a80ecb2"> 1273</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_HSIRDYC                     ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l01274"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9464e8188d717902990b467a9396d238"> 1274</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_HSERDYC                     ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l01275"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga245af864b194f0c2b2389ea1ee49a396"> 1275</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_PLLRDYC                     ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l01276"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46edb2b9568f002feba7b4312ed92c1f"> 1276</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_CSSC                        ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for RCC_APB2RSTR register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01280"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54c01f7eac4d00d2011162116931a165"> 1280</a></span>&#160;<span class="preprocessor">#define  RCC_APB2RSTR_AFIORST                ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l01281"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga364c5d4966543fe7fa3ef02e1d6c9bde"> 1281</a></span>&#160;<span class="preprocessor">#define  RCC_APB2RSTR_IOPARST                ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l01282"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86b613f6af828f006926a59d2000c4d8"> 1282</a></span>&#160;<span class="preprocessor">#define  RCC_APB2RSTR_IOPBRST                ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l01283"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2db2325306703e2f20b6ea2658b79ae9"> 1283</a></span>&#160;<span class="preprocessor">#define  RCC_APB2RSTR_IOPCRST                ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l01284"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga206daa5c302d774247f217d6eec788df"> 1284</a></span>&#160;<span class="preprocessor">#define  RCC_APB2RSTR_IOPDRST                ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l01285"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b818d0d9747621c936ad16c93a4956a"> 1285</a></span>&#160;<span class="preprocessor">#define  RCC_APB2RSTR_ADC1RST                ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l01287"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga080ce46887825380c2c3aa902f31c3ae"> 1287</a></span>&#160;<span class="preprocessor">#define  RCC_APB2RSTR_ADC2RST                ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l01289"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bd060cbefaef05487963bbd6c48d7c6"> 1289</a></span>&#160;<span class="preprocessor">#define  RCC_APB2RSTR_TIM1RST                ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l01290"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga345f05d3508a9fd5128208761feb29fb"> 1290</a></span>&#160;<span class="preprocessor">#define  RCC_APB2RSTR_SPI1RST                ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l01291"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7ae8e338b3b42ad037e9e5b6eeb2c41"> 1291</a></span>&#160;<span class="preprocessor">#define  RCC_APB2RSTR_USART1RST              ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l01294"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga881a72d9654ea036eabb104279b8d5e8"> 1294</a></span>&#160;<span class="preprocessor">#define  RCC_APB2RSTR_IOPERST               ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l01296"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeaf521ea67482ea73540f02db44d2f0e"> 1296</a></span>&#160;<span class="preprocessor">#define  RCC_APB2RSTR_IOPFRST               ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l01297"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5909d3306f632f4f3fcaa1d3319b3506"> 1297</a></span>&#160;<span class="preprocessor">#define  RCC_APB2RSTR_IOPGRST               ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l01298"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa129b34dbaf6c5301f751410ab4668ca"> 1298</a></span>&#160;<span class="preprocessor">#define  RCC_APB2RSTR_TIM8RST               ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l01299"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga285db3fa6eae87b5e23595bed50216ae"> 1299</a></span>&#160;<span class="preprocessor">#define  RCC_APB2RSTR_ADC3RST               ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for RCC_APB1RSTR register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01304"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51ca4659706d0e00333d4abff049dc0d"> 1304</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_TIM2RST                ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l01305"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8680c562fd372b494a160594525d7ce9"> 1305</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_TIM3RST                ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l01306"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d2591ac0655a8798f4c16cef97e6f94"> 1306</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_WWDGRST                ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l01307"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga195c39f08384ca1fa13b53a31d65d0a5"> 1307</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_USART2RST              ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l01308"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadcd25346a7d7b0009090adfbca899b93"> 1308</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_I2C1RST                ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l01310"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23f9a8bfc02baedd992d13e489234242"> 1310</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_CAN1RST                ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l01312"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d90a520513e93163dd96058874ba7b0"> 1312</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_BKPRST                 ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l01313"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga274d8cb48f0e89831efabea66d64af2a"> 1313</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_PWRRST                 ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l01315"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a720364de988965b6d2f91ed6519570"> 1315</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_TIM4RST               ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l01316"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a6289a35547cf0d5300706f9baa18ea"> 1316</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_SPI2RST               ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l01317"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga766478ebdcbb647eb3f32962543bd194"> 1317</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_USART3RST             ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l01318"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga412d59407e5dad43cf8ae1ea6f8bc5c3"> 1318</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_I2C2RST               ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l01320"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51baa4f973f66eb9781d690fa061f97f"> 1320</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_USBRST                ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l01322"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d1233dd5266ba55d9951e3b1a334552"> 1322</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_TIM5RST                ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l01323"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d64bd82cf47a209afebc7d663e28383"> 1323</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_TIM6RST                ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l01324"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40b1d355ee76ad9a044ad37f1629e760"> 1324</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_TIM7RST                ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l01325"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga261e0f1b39cd1cab41ec6bf40c21867b"> 1325</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_SPI3RST                ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l01326"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0802e99fa9eb9388393af3135ca2cb2b"> 1326</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_UART4RST               ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l01327"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e4d54359192c58725e5ece2b539f8ee"> 1327</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_UART5RST               ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l01332"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7fb9c125237cfe5b6436ca795e7f3564"> 1332</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_DACRST                 ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for RCC_AHBENR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01335"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8c3053f1ce37c9f643f0e31471927ea"> 1335</a></span>&#160;<span class="preprocessor">#define  RCC_AHBENR_DMA1EN                   ((uint32_t)0x00000001)            </span></div><div class="line"><a name="l01336"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga295a704767cb94ee624cbc4dd4c4cd9a"> 1336</a></span>&#160;<span class="preprocessor">#define  RCC_AHBENR_SRAMEN                   ((uint32_t)0x00000004)            </span></div><div class="line"><a name="l01337"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67a12de126652d191a1bc2c114c3395a"> 1337</a></span>&#160;<span class="preprocessor">#define  RCC_AHBENR_FLITFEN                  ((uint32_t)0x00000010)            </span></div><div class="line"><a name="l01338"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade3ee302bf659a2bfbf75e1a00630242"> 1338</a></span>&#160;<span class="preprocessor">#define  RCC_AHBENR_CRCEN                    ((uint32_t)0x00000040)            </span></div><div class="line"><a name="l01340"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c1919d23da5027f6d44fda6963fc984"> 1340</a></span>&#160;<span class="preprocessor"> #define  RCC_AHBENR_DMA2EN                  ((uint32_t)0x00000002)            </span></div><div class="line"><a name="l01342"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9cb07b151b9ea4c8e34f2af743ee0ea"> 1342</a></span>&#160;<span class="preprocessor"> #define  RCC_AHBENR_FSMCEN                  ((uint32_t)0x00000100)            </span></div><div class="line"><a name="l01343"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaedfef4e0ebcbd9d052b33bb496801f4"> 1343</a></span>&#160;<span class="preprocessor"> #define  RCC_AHBENR_SDIOEN                  ((uint32_t)0x00000400)            </span></div><div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for RCC_APB2ENR register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01347"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf67d9fc402ce254dd914525bee7361a6"> 1347</a></span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_AFIOEN                  ((uint32_t)0x00000001)         </span></div><div class="line"><a name="l01348"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7b860fbeb386425bd7d4ef00ce17c27"> 1348</a></span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_IOPAEN                  ((uint32_t)0x00000004)         </span></div><div class="line"><a name="l01349"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9ba85777143e752841c2e6a6977deb9"> 1349</a></span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_IOPBEN                  ((uint32_t)0x00000008)         </span></div><div class="line"><a name="l01350"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga443ef1518a62fa7ecee3f1386b545d8c"> 1350</a></span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_IOPCEN                  ((uint32_t)0x00000010)         </span></div><div class="line"><a name="l01351"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga778a0ac70714122cf143a6b7b275cc83"> 1351</a></span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_IOPDEN                  ((uint32_t)0x00000020)         </span></div><div class="line"><a name="l01352"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57b9f50cb96a2e4ceba37728b4a32a42"> 1352</a></span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_ADC1EN                  ((uint32_t)0x00000200)         </span></div><div class="line"><a name="l01354"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11a9732e1cef24f107e815caecdbb445"> 1354</a></span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_ADC2EN                  ((uint32_t)0x00000400)         </span></div><div class="line"><a name="l01356"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25852ad4ebc09edc724814de967816bc"> 1356</a></span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_TIM1EN                  ((uint32_t)0x00000800)         </span></div><div class="line"><a name="l01357"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae08a3510371b9234eb96369c91d3552f"> 1357</a></span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_SPI1EN                  ((uint32_t)0x00001000)         </span></div><div class="line"><a name="l01358"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4666bb90842e8134b32e6a34a0f165f3"> 1358</a></span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_USART1EN                ((uint32_t)0x00004000)         </span></div><div class="line"><a name="l01361"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6193d7181f2f19656f08d40182b6f9d"> 1361</a></span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_IOPEEN                 ((uint32_t)0x00000040)         </span></div><div class="line"><a name="l01363"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga362395fa4b2b8375717f4bf521411596"> 1363</a></span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_IOPFEN                 ((uint32_t)0x00000080)         </span></div><div class="line"><a name="l01364"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3456ae618be58c593cff70c4b04e15cc"> 1364</a></span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_IOPGEN                 ((uint32_t)0x00000100)         </span></div><div class="line"><a name="l01365"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3669393b3538bc4543184d4bccd0b292"> 1365</a></span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_TIM8EN                 ((uint32_t)0x00002000)         </span></div><div class="line"><a name="l01366"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5df23f931ddad97274ce7e2050b90a5a"> 1366</a></span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_ADC3EN                 ((uint32_t)0x00008000)         </span></div><div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for RCC_APB1ENR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01371"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd3966a4d6ae47f06b3c095eaf26a610"> 1371</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_TIM2EN                  ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l01372"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75bfa33eb00ee30c6e22f7ceea464ac7"> 1372</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_TIM3EN                  ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l01373"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf712b922ee776a972d2efa3da0ea4733"> 1373</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_WWDGEN                  ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l01374"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab840af4f735ec36419d61c7db3cfa00d"> 1374</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_USART2EN                ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l01375"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ca3afe0c517702b2d1366b692c8db0e"> 1375</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_I2C1EN                  ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l01377"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66b5172158cf0170d29091064ea63a29"> 1377</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_CAN1EN                  ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l01379"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad32a0efcb7062b8ffbf77865951d2a54"> 1379</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_BKPEN                   ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l01380"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c19997ccd28464b80a7c3325da0ca60"> 1380</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_PWREN                   ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l01382"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4fbbf6b1beeec92c7d80e9e05bd1461"> 1382</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_TIM4EN                 ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l01383"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdce64692c44bf95efbf2fed054e59be"> 1383</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_SPI2EN                 ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l01384"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8033e0312aea02ae7eb2d57da13e8298"> 1384</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_USART3EN               ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l01385"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd7d1c3c7dbe20aea87a694ae15840f6"> 1385</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_I2C2EN                 ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l01387"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga563ec3f13e60adc91bc8741c5cc8184f"> 1387</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_USBEN                  ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l01389"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49abbbc8fd297c544df2d337b28f80e4"> 1389</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_TIM5EN                 ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l01390"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb0279b1f0ff35c2df728d9653cabc0c"> 1390</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_TIM6EN                 ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l01391"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab595fbaf4167297d8fe2825e41f41990"> 1391</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_TIM7EN                 ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l01392"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8757f8d1e1ff1447e08e5abea4615083"> 1392</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_SPI3EN                 ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l01393"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6b0fe571aa29ed30389f87bdbf37b46"> 1393</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_UART4EN                ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l01394"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24a9eea153892405f53007f521efee2e"> 1394</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_UART5EN                ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l01399"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga087968e2786321fb8645c46b22eea132"> 1399</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_DACEN                  ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for RCC_BDCR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01402"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00145f8814cb9a5b180d76499d97aead"> 1402</a></span>&#160;<span class="preprocessor">#define  RCC_BDCR_LSEON                      ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l01403"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaafca81172ed857ce6b94582fcaada87c"> 1403</a></span>&#160;<span class="preprocessor">#define  RCC_BDCR_LSERDY                     ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l01404"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga542dffd7f8dc4da5401b54d822a22af0"> 1404</a></span>&#160;<span class="preprocessor">#define  RCC_BDCR_LSEBYP                     ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l01406"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe30dbd38f6456990ee641648bc05d40"> 1406</a></span>&#160;<span class="preprocessor">#define  RCC_BDCR_RTCSEL                     ((uint32_t)0x00000300)        </span></div><div class="line"><a name="l01407"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6701d58e40e4c16e9be49436fcbe23d0"> 1407</a></span>&#160;<span class="preprocessor">#define  RCC_BDCR_RTCSEL_0                   ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l01408"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac4e378027f3293ec520ed6d18c633f4"> 1408</a></span>&#160;<span class="preprocessor">#define  RCC_BDCR_RTCSEL_1                   ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l01411"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9c65ae31ae9175346857b1ace10645c"> 1411</a></span>&#160;<span class="preprocessor">#define  RCC_BDCR_RTCSEL_NOCLOCK             ((uint32_t)0x00000000)        </span></div><div class="line"><a name="l01412"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07f6cd2e581dabf6d442145603033205"> 1412</a></span>&#160;<span class="preprocessor">#define  RCC_BDCR_RTCSEL_LSE                 ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l01413"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66773d3ffb98fb0c7a72e39a224f1cfd"> 1413</a></span>&#160;<span class="preprocessor">#define  RCC_BDCR_RTCSEL_LSI                 ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l01414"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9db61bfa161573b4225c147d4ea0c3e"> 1414</a></span>&#160;<span class="preprocessor">#define  RCC_BDCR_RTCSEL_HSE                 ((uint32_t)0x00000300)        </span></div><div class="line"><a name="l01416"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79ea6f2df75f09b17df9582037ed6a53"> 1416</a></span>&#160;<span class="preprocessor">#define  RCC_BDCR_RTCEN                      ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l01417"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b85b3ab656dfa2809b15e6e530c17a2"> 1417</a></span>&#160;<span class="preprocessor">#define  RCC_BDCR_BDRST                      ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for RCC_CSR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01420"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga803cbf97bda1ebaf9afee2a3c9f0851b"> 1420</a></span>&#160;<span class="preprocessor">#define  RCC_CSR_LSION                       ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l01421"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab569110e757aee573ebf9ad80812e8bb"> 1421</a></span>&#160;<span class="preprocessor">#define  RCC_CSR_LSIRDY                      ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l01422"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc26c5996b14005a70afbeaa29aae716"> 1422</a></span>&#160;<span class="preprocessor">#define  RCC_CSR_RMVF                        ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l01423"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e26d2902d11e638cd0b702332f53ab1"> 1423</a></span>&#160;<span class="preprocessor">#define  RCC_CSR_PINRSTF                     ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l01424"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga837e2d7e2395ac45ebe2aea95ecde9bf"> 1424</a></span>&#160;<span class="preprocessor">#define  RCC_CSR_PORRSTF                     ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l01425"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16e89534934436ee8958440882b71e6f"> 1425</a></span>&#160;<span class="preprocessor">#define  RCC_CSR_SFTRSTF                     ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l01426"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22a7079ba87dd7acd5ed7fe7b704e85f"> 1426</a></span>&#160;<span class="preprocessor">#define  RCC_CSR_IWDGRSTF                    ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l01427"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacabd7bbde7e78c9c8f5fd46e34771826"> 1427</a></span>&#160;<span class="preprocessor">#define  RCC_CSR_WWDGRSTF                    ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l01428"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga675455250b91f125d52f5d347c2c0fbf"> 1428</a></span>&#160;<span class="preprocessor">#define  RCC_CSR_LPWRRSTF                    ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;<span class="comment">/*                General Purpose and Alternate Function I/O                  */</span></div><div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;</div><div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;<span class="comment">/*******************  Bit definition for GPIO_CRL register  *******************/</span></div><div class="line"><a name="l01439"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga423aaaebb1846603eaf2b91f7d2b9fa1"> 1439</a></span>&#160;<span class="preprocessor">#define  GPIO_CRL_MODE                       ((uint32_t)0x33333333)        </span></div><div class="line"><a name="l01441"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2cdd3f5cad389fbe7c96458fb115035b"> 1441</a></span>&#160;<span class="preprocessor">#define  GPIO_CRL_MODE0                      ((uint32_t)0x00000003)        </span></div><div class="line"><a name="l01442"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1facefbe58e0198f424d1e4487af72f6"> 1442</a></span>&#160;<span class="preprocessor">#define  GPIO_CRL_MODE0_0                    ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l01443"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e03107c8dbdeb512d612bb52d88014e"> 1443</a></span>&#160;<span class="preprocessor">#define  GPIO_CRL_MODE0_1                    ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l01445"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ba5b9f5ed5a0ed429893f9cf0425328"> 1445</a></span>&#160;<span class="preprocessor">#define  GPIO_CRL_MODE1                      ((uint32_t)0x00000030)        </span></div><div class="line"><a name="l01446"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae58972b411ad8d1f9ac4de980bde84d6"> 1446</a></span>&#160;<span class="preprocessor">#define  GPIO_CRL_MODE1_0                    ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l01447"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga321825c44a1d436fa483fdf363791ebc"> 1447</a></span>&#160;<span class="preprocessor">#define  GPIO_CRL_MODE1_1                    ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l01449"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97a6c37c1f5fc8e89ae2cb017c4f545b"> 1449</a></span>&#160;<span class="preprocessor">#define  GPIO_CRL_MODE2                      ((uint32_t)0x00000300)        </span></div><div class="line"><a name="l01450"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1acdc817f1d3a0ceedbe13f4ce625a2d"> 1450</a></span>&#160;<span class="preprocessor">#define  GPIO_CRL_MODE2_0                    ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l01451"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ed274efc4fbcb5a6b9e733fc23f6343"> 1451</a></span>&#160;<span class="preprocessor">#define  GPIO_CRL_MODE2_1                    ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l01453"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4f6e7d1dcc681e79e3ec70f3c13dff7"> 1453</a></span>&#160;<span class="preprocessor">#define  GPIO_CRL_MODE3                      ((uint32_t)0x00003000)        </span></div><div class="line"><a name="l01454"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7894b794fc3568954dcd0bf4ce97f291"> 1454</a></span>&#160;<span class="preprocessor">#define  GPIO_CRL_MODE3_0                    ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l01455"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2e0d4d691512704d52c9a4d94921a37"> 1455</a></span>&#160;<span class="preprocessor">#define  GPIO_CRL_MODE3_1                    ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l01457"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88c0d876b6305cbf60ec6b3add96658b"> 1457</a></span>&#160;<span class="preprocessor">#define  GPIO_CRL_MODE4                      ((uint32_t)0x00030000)        </span></div><div class="line"><a name="l01458"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae110cd4ac6cc9ad00eec9089ab08a43e"> 1458</a></span>&#160;<span class="preprocessor">#define  GPIO_CRL_MODE4_0                    ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l01459"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78534f019846a3c2a541c346798a480b"> 1459</a></span>&#160;<span class="preprocessor">#define  GPIO_CRL_MODE4_1                    ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l01461"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6baa7197a06e539323e0d551a19500d9"> 1461</a></span>&#160;<span class="preprocessor">#define  GPIO_CRL_MODE5                      ((uint32_t)0x00300000)        </span></div><div class="line"><a name="l01462"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4264ac5999e94bb3807ea2078fa2b7a6"> 1462</a></span>&#160;<span class="preprocessor">#define  GPIO_CRL_MODE5_0                    ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l01463"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13de7f1f4a2b6db8afc28785e30d32c7"> 1463</a></span>&#160;<span class="preprocessor">#define  GPIO_CRL_MODE5_1                    ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l01465"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b353c5507b6cc8575a89a4f445dafd6"> 1465</a></span>&#160;<span class="preprocessor">#define  GPIO_CRL_MODE6                      ((uint32_t)0x03000000)        </span></div><div class="line"><a name="l01466"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeda9df54fcfbcb8ee978785b08b0b0e6"> 1466</a></span>&#160;<span class="preprocessor">#define  GPIO_CRL_MODE6_0                    ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l01467"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c5ba2cfc5febb76210d8cc10a815cd0"> 1467</a></span>&#160;<span class="preprocessor">#define  GPIO_CRL_MODE6_1                    ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l01469"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9050a4d57b9ed8190d730a98bdf4d3f1"> 1469</a></span>&#160;<span class="preprocessor">#define  GPIO_CRL_MODE7                      ((uint32_t)0x30000000)        </span></div><div class="line"><a name="l01470"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga441dd58c2652fdd2787c827165a7f052"> 1470</a></span>&#160;<span class="preprocessor">#define  GPIO_CRL_MODE7_0                    ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l01471"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae043168c37d4a1c133a9da8cdd94080e"> 1471</a></span>&#160;<span class="preprocessor">#define  GPIO_CRL_MODE7_1                    ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l01473"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b71e50e58307256aad81040c855f66c"> 1473</a></span>&#160;<span class="preprocessor">#define  GPIO_CRL_CNF                        ((uint32_t)0xCCCCCCCC)        </span></div><div class="line"><a name="l01475"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58c66290c450d7078597125c0e127903"> 1475</a></span>&#160;<span class="preprocessor">#define  GPIO_CRL_CNF0                       ((uint32_t)0x0000000C)        </span></div><div class="line"><a name="l01476"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bf8a6e162d564a0f69b580d417acae8"> 1476</a></span>&#160;<span class="preprocessor">#define  GPIO_CRL_CNF0_0                     ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l01477"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5291190c37de6ae57e06e8586a393a59"> 1477</a></span>&#160;<span class="preprocessor">#define  GPIO_CRL_CNF0_1                     ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l01479"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9ca2d3a0f7587608aba569acde3317b"> 1479</a></span>&#160;<span class="preprocessor">#define  GPIO_CRL_CNF1                       ((uint32_t)0x000000C0)        </span></div><div class="line"><a name="l01480"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a3173c39ee01b0389024f8612469cf2"> 1480</a></span>&#160;<span class="preprocessor">#define  GPIO_CRL_CNF1_0                     ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l01481"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32d35220984bf84c5eaae064e3defc3a"> 1481</a></span>&#160;<span class="preprocessor">#define  GPIO_CRL_CNF1_1                     ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l01483"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63db6056280880a85b6103195d6d43ac"> 1483</a></span>&#160;<span class="preprocessor">#define  GPIO_CRL_CNF2                       ((uint32_t)0x00000C00)        </span></div><div class="line"><a name="l01484"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5a2a2770e852c94f4b75c4ca0e6a89e"> 1484</a></span>&#160;<span class="preprocessor">#define  GPIO_CRL_CNF2_0                     ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l01485"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae7c1604bc9d187e8d339385b6be7c05"> 1485</a></span>&#160;<span class="preprocessor">#define  GPIO_CRL_CNF2_1                     ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l01487"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b201ed339a417f4a6b16c75ad473ff2"> 1487</a></span>&#160;<span class="preprocessor">#define  GPIO_CRL_CNF3                       ((uint32_t)0x0000C000)        </span></div><div class="line"><a name="l01488"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8ee38d349593c64ca11c3b901289fd6"> 1488</a></span>&#160;<span class="preprocessor">#define  GPIO_CRL_CNF3_0                     ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l01489"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3fc2aa63cf9d1e41e90e83686efac0be"> 1489</a></span>&#160;<span class="preprocessor">#define  GPIO_CRL_CNF3_1                     ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l01491"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2ae25542ecc928b5be2efa02cb65a7d"> 1491</a></span>&#160;<span class="preprocessor">#define  GPIO_CRL_CNF4                       ((uint32_t)0x000C0000)        </span></div><div class="line"><a name="l01492"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c8e19f954197c54c587df29aad5047e"> 1492</a></span>&#160;<span class="preprocessor">#define  GPIO_CRL_CNF4_0                     ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l01493"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6cabe5a2a5ee896d7abf4471d48b4591"> 1493</a></span>&#160;<span class="preprocessor">#define  GPIO_CRL_CNF4_1                     ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l01495"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36bc3cc93deb6d6223f5868e73b70115"> 1495</a></span>&#160;<span class="preprocessor">#define  GPIO_CRL_CNF5                       ((uint32_t)0x00C00000)        </span></div><div class="line"><a name="l01496"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5aa19ce2af8682762cccaa141ec2949"> 1496</a></span>&#160;<span class="preprocessor">#define  GPIO_CRL_CNF5_0                     ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l01497"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadae9d028c9c08feab521de69344ef2bb"> 1497</a></span>&#160;<span class="preprocessor">#define  GPIO_CRL_CNF5_1                     ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l01499"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab14aa5957aba048d58b8eecf7afd331a"> 1499</a></span>&#160;<span class="preprocessor">#define  GPIO_CRL_CNF6                       ((uint32_t)0x0C000000)        </span></div><div class="line"><a name="l01500"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga363316a6d179a6b19f7742e6e976f30c"> 1500</a></span>&#160;<span class="preprocessor">#define  GPIO_CRL_CNF6_0                     ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l01501"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b03c0d4a3e05113f0e9315bffd522f6"> 1501</a></span>&#160;<span class="preprocessor">#define  GPIO_CRL_CNF6_1                     ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l01503"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ce116816638e3ef36b5a94e2fad38dd"> 1503</a></span>&#160;<span class="preprocessor">#define  GPIO_CRL_CNF7                       ((uint32_t)0xC0000000)        </span></div><div class="line"><a name="l01504"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9a0556440a284e54f5d6f94e4fabed6"> 1504</a></span>&#160;<span class="preprocessor">#define  GPIO_CRL_CNF7_0                     ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l01505"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb42794f5eb4dfef4df5bb9e73275347"> 1505</a></span>&#160;<span class="preprocessor">#define  GPIO_CRL_CNF7_1                     ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for GPIO_CRH register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01508"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac114257ba9f8d812b8a18da30e4b9e07"> 1508</a></span>&#160;<span class="preprocessor">#define  GPIO_CRH_MODE                       ((uint32_t)0x33333333)        </span></div><div class="line"><a name="l01510"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga989e5974697fe08359d1bcd9f76624a1"> 1510</a></span>&#160;<span class="preprocessor">#define  GPIO_CRH_MODE8                      ((uint32_t)0x00000003)        </span></div><div class="line"><a name="l01511"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52b1bd12a10cafb51a9e4090f2826b78"> 1511</a></span>&#160;<span class="preprocessor">#define  GPIO_CRH_MODE8_0                    ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l01512"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3756f19dcfb0be9f377d1335b716d8b6"> 1512</a></span>&#160;<span class="preprocessor">#define  GPIO_CRH_MODE8_1                    ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l01514"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga950066b5b6fc68f7373bbcdd70ed28e1"> 1514</a></span>&#160;<span class="preprocessor">#define  GPIO_CRH_MODE9                      ((uint32_t)0x00000030)        </span></div><div class="line"><a name="l01515"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9bd8c2c6db28e9905cb7a9b8798e7b56"> 1515</a></span>&#160;<span class="preprocessor">#define  GPIO_CRH_MODE9_0                    ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l01516"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ea120b509cb127a36ccd5658b1f88b1"> 1516</a></span>&#160;<span class="preprocessor">#define  GPIO_CRH_MODE9_1                    ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l01518"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ac3791e8f42fa3d53d9d0f122feb76b"> 1518</a></span>&#160;<span class="preprocessor">#define  GPIO_CRH_MODE10                     ((uint32_t)0x00000300)        </span></div><div class="line"><a name="l01519"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0ffaef25716156e25dc268af778969a"> 1519</a></span>&#160;<span class="preprocessor">#define  GPIO_CRH_MODE10_0                   ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l01520"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga331c724df71676215d0090c9123628cd"> 1520</a></span>&#160;<span class="preprocessor">#define  GPIO_CRH_MODE10_1                   ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l01522"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae99de91066740ee08d4a1f1e5bd3ee69"> 1522</a></span>&#160;<span class="preprocessor">#define  GPIO_CRH_MODE11                     ((uint32_t)0x00003000)        </span></div><div class="line"><a name="l01523"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5933c89958d25223e8b88b00a4dc522a"> 1523</a></span>&#160;<span class="preprocessor">#define  GPIO_CRH_MODE11_0                   ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l01524"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52a6803a7c23e649416cb25942e0d113"> 1524</a></span>&#160;<span class="preprocessor">#define  GPIO_CRH_MODE11_1                   ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l01526"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9282af7b7fa56285cc805784ba0126dd"> 1526</a></span>&#160;<span class="preprocessor">#define  GPIO_CRH_MODE12                     ((uint32_t)0x00030000)        </span></div><div class="line"><a name="l01527"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20adb71ffdd8dad9f2ae2b1e42b4809c"> 1527</a></span>&#160;<span class="preprocessor">#define  GPIO_CRH_MODE12_0                   ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l01528"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fd15ab3ae38aa1ad96c6361c5c24531"> 1528</a></span>&#160;<span class="preprocessor">#define  GPIO_CRH_MODE12_1                   ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l01530"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b20c047a004488b23e24d581935146c"> 1530</a></span>&#160;<span class="preprocessor">#define  GPIO_CRH_MODE13                     ((uint32_t)0x00300000)        </span></div><div class="line"><a name="l01531"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabcd514c53d9095c26b47e5206b734c24"> 1531</a></span>&#160;<span class="preprocessor">#define  GPIO_CRH_MODE13_0                   ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l01532"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a07c5b52a5caa565c8eb8988c2f5b9c"> 1532</a></span>&#160;<span class="preprocessor">#define  GPIO_CRH_MODE13_1                   ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l01534"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga167bc46193971870fa4f3717f04e8299"> 1534</a></span>&#160;<span class="preprocessor">#define  GPIO_CRH_MODE14                     ((uint32_t)0x03000000)        </span></div><div class="line"><a name="l01535"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac343dc334e140a60b4e46332c733336b"> 1535</a></span>&#160;<span class="preprocessor">#define  GPIO_CRH_MODE14_0                   ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l01536"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15154111d901547358f87c767958e3a2"> 1536</a></span>&#160;<span class="preprocessor">#define  GPIO_CRH_MODE14_1                   ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l01538"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa7713e0cfe0e94c8435e4a537e77f14"> 1538</a></span>&#160;<span class="preprocessor">#define  GPIO_CRH_MODE15                     ((uint32_t)0x30000000)        </span></div><div class="line"><a name="l01539"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f79bf2c41499678dcba5a72eb4183e1"> 1539</a></span>&#160;<span class="preprocessor">#define  GPIO_CRH_MODE15_0                   ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l01540"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaebad3a6ac2874e7cd38cba27369da7d8"> 1540</a></span>&#160;<span class="preprocessor">#define  GPIO_CRH_MODE15_1                   ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l01542"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59019c41cf8244eab80bb023686c68a2"> 1542</a></span>&#160;<span class="preprocessor">#define  GPIO_CRH_CNF                        ((uint32_t)0xCCCCCCCC)        </span></div><div class="line"><a name="l01544"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace87ab29a8ba8aa75ed31f2482d93a16"> 1544</a></span>&#160;<span class="preprocessor">#define  GPIO_CRH_CNF8                       ((uint32_t)0x0000000C)        </span></div><div class="line"><a name="l01545"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76f35602ac8a9be36425faf6d68ecafb"> 1545</a></span>&#160;<span class="preprocessor">#define  GPIO_CRH_CNF8_0                     ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l01546"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e200a5a3b500ef22782e2a6267a2a63"> 1546</a></span>&#160;<span class="preprocessor">#define  GPIO_CRH_CNF8_1                     ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l01548"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1884160084a2e83912cdd1ef9ee8378"> 1548</a></span>&#160;<span class="preprocessor">#define  GPIO_CRH_CNF9                       ((uint32_t)0x000000C0)        </span></div><div class="line"><a name="l01549"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8152db5db71a40d79ae2a01cc826f9d"> 1549</a></span>&#160;<span class="preprocessor">#define  GPIO_CRH_CNF9_0                     ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l01550"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4db7c6d54edcef8a714417c426966ad0"> 1550</a></span>&#160;<span class="preprocessor">#define  GPIO_CRH_CNF9_1                     ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l01552"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd9d14adc37b5e47c9c62f2ad7f5d800"> 1552</a></span>&#160;<span class="preprocessor">#define  GPIO_CRH_CNF10                      ((uint32_t)0x00000C00)        </span></div><div class="line"><a name="l01553"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36572f76f92f081a7353689019c560fb"> 1553</a></span>&#160;<span class="preprocessor">#define  GPIO_CRH_CNF10_0                    ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l01554"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1878a0c7076953418f89ef3986eefa4a"> 1554</a></span>&#160;<span class="preprocessor">#define  GPIO_CRH_CNF10_1                    ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l01556"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdda3fcbd9a508bdfc2133bca746a563"> 1556</a></span>&#160;<span class="preprocessor">#define  GPIO_CRH_CNF11                      ((uint32_t)0x0000C000)        </span></div><div class="line"><a name="l01557"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b4db43bf530fbc40071bc55afdb8a12"> 1557</a></span>&#160;<span class="preprocessor">#define  GPIO_CRH_CNF11_0                    ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l01558"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga611063f86356e4bb141166e9714d09a6"> 1558</a></span>&#160;<span class="preprocessor">#define  GPIO_CRH_CNF11_1                    ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l01560"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7df966bbe464e265539646deca04f936"> 1560</a></span>&#160;<span class="preprocessor">#define  GPIO_CRH_CNF12                      ((uint32_t)0x000C0000)        </span></div><div class="line"><a name="l01561"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa088520031f81f5d31377a438154160b"> 1561</a></span>&#160;<span class="preprocessor">#define  GPIO_CRH_CNF12_0                    ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l01562"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96f2bdaf714b96bb2ff0fca5828ad328"> 1562</a></span>&#160;<span class="preprocessor">#define  GPIO_CRH_CNF12_1                    ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l01564"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeaf717ae90411d43f184214af6ba48c1"> 1564</a></span>&#160;<span class="preprocessor">#define  GPIO_CRH_CNF13                      ((uint32_t)0x00C00000)        </span></div><div class="line"><a name="l01565"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd4f7c84833863dc528f4ebfdf2033ee"> 1565</a></span>&#160;<span class="preprocessor">#define  GPIO_CRH_CNF13_0                    ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l01566"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4087c56a3b179f61cb2bb207236bbc0e"> 1566</a></span>&#160;<span class="preprocessor">#define  GPIO_CRH_CNF13_1                    ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l01568"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga675b06b78f03c59517257ed709d0714a"> 1568</a></span>&#160;<span class="preprocessor">#define  GPIO_CRH_CNF14                      ((uint32_t)0x0C000000)        </span></div><div class="line"><a name="l01569"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9c3bc0232af0e0ae1e4146320048109"> 1569</a></span>&#160;<span class="preprocessor">#define  GPIO_CRH_CNF14_0                    ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l01570"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39b7deb9a6f017ac1f554dae003c3d6b"> 1570</a></span>&#160;<span class="preprocessor">#define  GPIO_CRH_CNF14_1                    ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l01572"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga778bedf9e530d780496a427f3f7239a9"> 1572</a></span>&#160;<span class="preprocessor">#define  GPIO_CRH_CNF15                      ((uint32_t)0xC0000000)        </span></div><div class="line"><a name="l01573"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76f6ebf102a5788df027573b13a6438c"> 1573</a></span>&#160;<span class="preprocessor">#define  GPIO_CRH_CNF15_0                    ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l01574"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd696e9e854d83886aa713bcad9fcf8d"> 1574</a></span>&#160;<span class="preprocessor">#define  GPIO_CRH_CNF15_1                    ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l01577"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7a850e3aa5c1543380ef3ac4136cc11"> 1577</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR0                        ((uint32_t)0x0001)            </span></div><div class="line"><a name="l01578"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba8fd128cd05bfd794c8cdcde0881019"> 1578</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR1                        ((uint32_t)0x0002)            </span></div><div class="line"><a name="l01579"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9784fabf7bbd2ebdb5f7e2630234fb4"> 1579</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR2                        ((uint32_t)0x0004)            </span></div><div class="line"><a name="l01580"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a6d373ac7af05410cfbc4d35d996ca8"> 1580</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR3                        ((uint32_t)0x0008)            </span></div><div class="line"><a name="l01581"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga478dccec7de2abcbd927ed6923ef32c7"> 1581</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR4                        ((uint32_t)0x0010)            </span></div><div class="line"><a name="l01582"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac20a373bc5a5869e3ce5c87a26cc5c26"> 1582</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR5                        ((uint32_t)0x0020)            </span></div><div class="line"><a name="l01583"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c647c0fa98de3db7abe16149e56b912"> 1583</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR6                        ((uint32_t)0x0040)            </span></div><div class="line"><a name="l01584"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21781c5e4e74462c4d48b0619f3735f2"> 1584</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR7                        ((uint32_t)0x0080)            </span></div><div class="line"><a name="l01585"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6cd32d3b32f70f4d0e7a7635fb22969"> 1585</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR8                        ((uint32_t)0x0100)            </span></div><div class="line"><a name="l01586"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c804c5fca2b891e63c691872c440253"> 1586</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR9                        ((uint32_t)0x0200)            </span></div><div class="line"><a name="l01587"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7d58438899588f2a4eeeb7d1f9607d9"> 1587</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR10                       ((uint32_t)0x0400)            </span></div><div class="line"><a name="l01588"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b8c6e2fcd0bf5b5284008e1b4d72fb8"> 1588</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR11                       ((uint32_t)0x0800)            </span></div><div class="line"><a name="l01589"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56777a4d0c73a16970b2b7d7ca7dda18"> 1589</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR12                       ((uint32_t)0x1000)            </span></div><div class="line"><a name="l01590"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45d488afaf42e3a447b274f73486ad00"> 1590</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR13                       ((uint32_t)0x2000)            </span></div><div class="line"><a name="l01591"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga811118b05ed3aff70264813823a69851"> 1591</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR14                       ((uint32_t)0x4000)            </span></div><div class="line"><a name="l01592"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabccccbeaa1672daedf0837b60dfd5b45"> 1592</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR15                       ((uint32_t)0x8000)            </span></div><div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for GPIO_ODR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01595"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3fdb4b0764d21e748916ea683a9c2d51"> 1595</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR0                        ((uint32_t)0x0001)            </span></div><div class="line"><a name="l01596"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga410ccbcd45e0c2a52f4785bf931f447e"> 1596</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR1                        ((uint32_t)0x0002)            </span></div><div class="line"><a name="l01597"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7065029983e1d4b3e5d29c39c806fcb"> 1597</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR2                        ((uint32_t)0x0004)            </span></div><div class="line"><a name="l01598"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae76bac33647c09342ce6aa992546f7a2"> 1598</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR3                        ((uint32_t)0x0008)            </span></div><div class="line"><a name="l01599"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa23bde84b70b480e5348394cee5d8f2"> 1599</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR4                        ((uint32_t)0x0010)            </span></div><div class="line"><a name="l01600"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3a874859723b3e8fe7ce1a68afa9afd"> 1600</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR5                        ((uint32_t)0x0020)            </span></div><div class="line"><a name="l01601"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00ae0b0c4bc32f9b21b1bc1cea174230"> 1601</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR6                        ((uint32_t)0x0040)            </span></div><div class="line"><a name="l01602"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12b634cee6d6e10f6cf464e28e164b3c"> 1602</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR7                        ((uint32_t)0x0080)            </span></div><div class="line"><a name="l01603"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9280b6d2fc7b12bd6fe91e82b9feb377"> 1603</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR8                        ((uint32_t)0x0100)            </span></div><div class="line"><a name="l01604"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ec739eff617930cb7c60ef7aab6ba58"> 1604</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR9                        ((uint32_t)0x0200)            </span></div><div class="line"><a name="l01605"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab32f8a517f25bcae7b60330523ff878a"> 1605</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR10                       ((uint32_t)0x0400)            </span></div><div class="line"><a name="l01606"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3133087355e6c2f73db21065f74b8254"> 1606</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR11                       ((uint32_t)0x0800)            </span></div><div class="line"><a name="l01607"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf62ec1e54fb8b76bd2f31aa4c32852f0"> 1607</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR12                       ((uint32_t)0x1000)            </span></div><div class="line"><a name="l01608"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae15416db0d5f54d03e101d7a84bafd0d"> 1608</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR13                       ((uint32_t)0x2000)            </span></div><div class="line"><a name="l01609"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93c550f614a85b6f7889559010c4f0b3"> 1609</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR14                       ((uint32_t)0x4000)            </span></div><div class="line"><a name="l01610"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf788434fb27537f1a3f508b1cedbfbab"> 1610</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR15                       ((uint32_t)0x8000)            </span></div><div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for GPIO_BSRR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01613"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bdfbe2a618de42c420de923b2f8507d"> 1613</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS0                        ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l01614"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga316604d9223fee0c0591b58bd42b5f51"> 1614</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS1                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l01615"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc89617a25217236b94eec1fd93891cb"> 1615</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS2                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l01616"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79e5ac9ace2d797ecfcc3d633c7ca52f"> 1616</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS3                        ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l01617"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga692f3966c5260fd55f3bb09829f69e75"> 1617</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS4                        ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l01618"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ea824455e136eee60ec17f42dabab0b"> 1618</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS5                        ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l01619"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69b3333e39824fde00bc36b181de3929"> 1619</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS6                        ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l01620"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9836771d1c021b9b7350fd3c3d544b0"> 1620</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS7                        ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l01621"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c295b6482aa91ef51198e570166f60f"> 1621</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS8                        ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l01622"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49258fbb201ec8e332b248bbd0370b07"> 1622</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS9                        ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l01623"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbe42933da56edaa62f89d6fb5093b32"> 1623</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS10                       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l01624"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71b06aba868da67827335c823cde772c"> 1624</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS11                       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l01625"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34dec3bc91096fccb3339f2d6d181846"> 1625</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS12                       ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l01626"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ea853befe5a2a238f0e0fe5d6c41b9c"> 1626</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS13                       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l01627"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24e32d8f8af43a171ed1a4c7eb202d17"> 1627</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS14                       ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l01628"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8427fb5c9074e51fbf27480a6a65a80"> 1628</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS15                       ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l01630"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44316fb208a551d63550ab435a65faaf"> 1630</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR0                        ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l01631"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga855ce6a1019d453bd1fbe9f61b5531b8"> 1631</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR1                        ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l01632"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ac2103861a8ab0c8c8fed5e3bf7db0a"> 1632</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR2                        ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l01633"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf256a26094e33026f7f575f04d0e05c9"> 1633</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR3                        ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l01634"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac84f66118397bb661ad9edfdd50432f0"> 1634</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR4                        ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l01635"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09a777f006ef68641e80110f20117a8d"> 1635</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR5                        ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l01636"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8695c8bfcc32bda2806805339db1e8ce"> 1636</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR6                        ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l01637"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba577e8f2650976f219ad7ad93244f8a"> 1637</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR7                        ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l01638"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaedbc146cc7659d51bc5f472d3a405ee"> 1638</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR8                        ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l01639"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3e0c779115c59cb98e021ede5605df3"> 1639</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR9                        ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l01640"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga98581ac23be9f4fa003686d2ea523a81"> 1640</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR10                       ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l01641"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacedacd6c3e840a8172269cac3dbb550b"> 1641</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR11                       ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l01642"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4622e78de418b59cd4199928801b6958"> 1642</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR12                       ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l01643"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga292c1d0172620e0454ccc36f91f0c6ea"> 1643</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR13                       ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l01644"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32477ac5ab4f5c7257ca332bb691b7cf"> 1644</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR14                       ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l01645"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c6d612adeaae9b26d0ea4af74ffe1cd"> 1645</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR15                       ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for GPIO_BRR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01648"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8acd11feb4223a7ca438effb3d926fc"> 1648</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR0                         ((uint32_t)0x0001)            </span></div><div class="line"><a name="l01649"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68f94e96c502467ad528983494cb6645"> 1649</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR1                         ((uint32_t)0x0002)            </span></div><div class="line"><a name="l01650"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeebe4dddede0f14e00885b70c09bbd09"> 1650</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR2                         ((uint32_t)0x0004)            </span></div><div class="line"><a name="l01651"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95b3047fcdfe9269f5a94b6412ec6a3c"> 1651</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR3                         ((uint32_t)0x0008)            </span></div><div class="line"><a name="l01652"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fc7d79f0103f892f8c3a87d8038525a"> 1652</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR4                         ((uint32_t)0x0010)            </span></div><div class="line"><a name="l01653"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6cc7663eaa1496185041af93b4ff808b"> 1653</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR5                         ((uint32_t)0x0020)            </span></div><div class="line"><a name="l01654"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa84d5cb9d0a0a945389ad0fef07eb2a"> 1654</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR6                         ((uint32_t)0x0040)            </span></div><div class="line"><a name="l01655"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5110afe1f5bda4fde7983b447ce162c4"> 1655</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR7                         ((uint32_t)0x0080)            </span></div><div class="line"><a name="l01656"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1560a3457fcec47c6f1871cf225557e"> 1656</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR8                         ((uint32_t)0x0100)            </span></div><div class="line"><a name="l01657"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga248ac798aa8fdd42573fa6ff4762ba58"> 1657</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR9                         ((uint32_t)0x0200)            </span></div><div class="line"><a name="l01658"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fe20398333e9f7e5c247e0bcfcd1d31"> 1658</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR10                        ((uint32_t)0x0400)            </span></div><div class="line"><a name="l01659"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac65c4bf495800254168edce220f12294"> 1659</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR11                        ((uint32_t)0x0800)            </span></div><div class="line"><a name="l01660"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga443c4943581f7590d706b183fb47250e"> 1660</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR12                        ((uint32_t)0x1000)            </span></div><div class="line"><a name="l01661"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41f1e586a459fe54089921daed6b99cc"> 1661</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR13                        ((uint32_t)0x2000)            </span></div><div class="line"><a name="l01662"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a77aa07922b7541f1e1c936a6651713"> 1662</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR14                        ((uint32_t)0x4000)            </span></div><div class="line"><a name="l01663"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2ab1e0d0902e871836ae13d70c566df"> 1663</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR15                        ((uint32_t)0x8000)            </span></div><div class="line"><a name="l01665"></a><span class="lineno"> 1665</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for GPIO_LCKR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01666"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6ae6b6d787a6af758bfde54b6ae934f"> 1666</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK0                       ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l01667"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga627d088ded79e6da761eaa880582372a"> 1667</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK1                       ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l01668"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5a17a7348d45dbe2b2ea41a0908d7de"> 1668</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK2                       ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l01669"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1597c1b50d32ed0229c38811656ba402"> 1669</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK3                       ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l01670"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga723577475747d2405d86b1ab28767cb5"> 1670</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK4                       ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l01671"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c2446bfe50cbd04617496c30eda6c18"> 1671</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK5                       ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l01672"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga606249f4cc3ac14cf8133b76f3c7edd7"> 1672</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK6                       ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l01673"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf998da536594af780718084cee0d22a4"> 1673</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK7                       ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l01674"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab00a81afcf4d92f6f5644724803b7404"> 1674</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK8                       ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l01675"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9aa0442c88bc17eaf07c55dd84910ea"> 1675</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK9                       ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l01676"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae055f5848967c7929f47e848b2ed812"> 1676</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK10                      ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l01677"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4de971426a1248621733a9b78ef552ab"> 1677</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK11                      ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l01678"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38e8685790aea3fb09194683d1f58508"> 1678</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK12                      ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l01679"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0279fa554731160a9115c21d95312a5"> 1679</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK13                      ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l01680"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8bf290cecb54b6b68ac42a544b87dcee"> 1680</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK14                      ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l01681"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47c3114c8cd603d8aee022d0b426bf04"> 1681</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK15                      ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l01682"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa2a83bf31ef76ee3857c7cb0a90c4d9"> 1682</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCKK                       ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;<span class="preprocessor"></span><span class="comment">/*----------------------------------------------------------------------------*/</span><span class="preprocessor"></span></div><div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160;</div><div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;<span class="comment">/******************  Bit definition for AFIO_EVCR register  *******************/</span></div><div class="line"><a name="l01687"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5154879c54283130c286f53ba7ba676"> 1687</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN                        ((uint32_t)0x0000000F)               </span></div><div class="line"><a name="l01688"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9277107f232c9726e5e16080610916b8"> 1688</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_0                      ((uint32_t)0x00000001)               </span></div><div class="line"><a name="l01689"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7bdaf9c0f54e75fc88a4c8cc4cfb005"> 1689</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_1                      ((uint32_t)0x00000002)               </span></div><div class="line"><a name="l01690"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3a7db6ae50a43056fe97a1b3b2cc163"> 1690</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_2                      ((uint32_t)0x00000004)               </span></div><div class="line"><a name="l01691"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga007202fece2abe8e0d458fd989c9729c"> 1691</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_3                      ((uint32_t)0x00000008)               </span></div><div class="line"><a name="l01694"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc55b0764100c312652f8439c76ead93"> 1694</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_PX0                    ((uint32_t)0x00000000)               </span></div><div class="line"><a name="l01695"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1837985898c39579fb8e2d08a536abc9"> 1695</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_PX1                    ((uint32_t)0x00000001)               </span></div><div class="line"><a name="l01696"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaefeb8141d1a950490ba1546475a800f7"> 1696</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_PX2                    ((uint32_t)0x00000002)               </span></div><div class="line"><a name="l01697"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5f9ed9c7b281ab90977e12567642227"> 1697</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_PX3                    ((uint32_t)0x00000003)               </span></div><div class="line"><a name="l01698"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga581b5d39100696da09b2ff97a99972da"> 1698</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_PX4                    ((uint32_t)0x00000004)               </span></div><div class="line"><a name="l01699"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ad484dafff8764ce9ce9d594dd5a013"> 1699</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_PX5                    ((uint32_t)0x00000005)               </span></div><div class="line"><a name="l01700"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f3145a544acb1f90a7282ec5a29c157"> 1700</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_PX6                    ((uint32_t)0x00000006)               </span></div><div class="line"><a name="l01701"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a96447627679aea8f50ae5c69ad8cf4"> 1701</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_PX7                    ((uint32_t)0x00000007)               </span></div><div class="line"><a name="l01702"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08e94e6d3f024d5cb985c77c726ffc2b"> 1702</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_PX8                    ((uint32_t)0x00000008)               </span></div><div class="line"><a name="l01703"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02d0b8d6c4a728bb5149eae7f21bb1df"> 1703</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_PX9                    ((uint32_t)0x00000009)               </span></div><div class="line"><a name="l01704"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b6f2cc7e47f2a227bab6776f6e56744"> 1704</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_PX10                   ((uint32_t)0x0000000A)               </span></div><div class="line"><a name="l01705"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bbd72a869b61e23731639501e73102e"> 1705</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_PX11                   ((uint32_t)0x0000000B)               </span></div><div class="line"><a name="l01706"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f9a1344125a2fad10cf831cafcb6dd8"> 1706</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_PX12                   ((uint32_t)0x0000000C)               </span></div><div class="line"><a name="l01707"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62196f78a13b996b3bcd998ce80998b6"> 1707</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_PX13                   ((uint32_t)0x0000000D)               </span></div><div class="line"><a name="l01708"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb3233497ca8b69f9ee6be98ac1a5643"> 1708</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_PX14                   ((uint32_t)0x0000000E)               </span></div><div class="line"><a name="l01709"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab02338e562caabecfd265882afbccfe9"> 1709</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_PX15                   ((uint32_t)0x0000000F)               </span></div><div class="line"><a name="l01711"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97ba7af1c959102bbff96b902d3f58a6"> 1711</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PORT                       ((uint32_t)0x00000070)               </span></div><div class="line"><a name="l01712"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d7cf20c0b2f74b4fd76f906a3a364c6"> 1712</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PORT_0                     ((uint32_t)0x00000010)               </span></div><div class="line"><a name="l01713"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54ae24882fae05bd41cf2511ce60c5fb"> 1713</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PORT_1                     ((uint32_t)0x00000020)               </span></div><div class="line"><a name="l01714"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8bfa404b43ccf576e906a81f7421684"> 1714</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PORT_2                     ((uint32_t)0x00000040)               </span></div><div class="line"><a name="l01717"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a85c353b94b1e9d22dd67088b1ac4d3"> 1717</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PORT_PA                    ((uint32_t)0x00000000)               </span></div><div class="line"><a name="l01718"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2d0d2c1f1c046bdf055bb99465592ef"> 1718</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PORT_PB                    ((uint32_t)0x00000010)               </span></div><div class="line"><a name="l01719"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15241a60ec90040d0bb2d1b8c4c6b77f"> 1719</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PORT_PC                    ((uint32_t)0x00000020)               </span></div><div class="line"><a name="l01720"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45b10610230c14d7cc6a7fe15dabfc7d"> 1720</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PORT_PD                    ((uint32_t)0x00000030)               </span></div><div class="line"><a name="l01721"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4931a15c9784e7b7d0e678271cba75a"> 1721</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PORT_PE                    ((uint32_t)0x00000040)               </span></div><div class="line"><a name="l01723"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a24af5abfbcc69a979fe2d4410dad79"> 1723</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_EVOE                       ((uint32_t)0x00000080)               </span></div><div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for AFIO_MAPR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01726"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ffdcd52f5810284a6306fc57daa8f1d"> 1726</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_SPI1_REMAP                 ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l01727"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaede0612a4efdce1e60bc23f6ec00d29a"> 1727</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_I2C1_REMAP                 ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l01728"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87539744f607522422b3d5db6d94bd41"> 1728</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_USART1_REMAP               ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l01729"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga439c8d7670cfef18450ff624d19ec525"> 1729</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_USART2_REMAP               ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l01731"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bc80459b8258134a4691f6e9462d4a4"> 1731</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_USART3_REMAP               ((uint32_t)0x00000030)        </span></div><div class="line"><a name="l01732"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff4a18ac076aecb5aabb1a1baeda9eed"> 1732</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_USART3_REMAP_0             ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l01733"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga781b790e3aa34b9eb6d3f074247bd605"> 1733</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_USART3_REMAP_1             ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;<span class="preprocessor"></span><span class="comment">/* USART3_REMAP configuration */</span><span class="preprocessor"></span></div><div class="line"><a name="l01736"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3073257d802e1b73df5185ea8d463151"> 1736</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_USART3_REMAP_NOREMAP       ((uint32_t)0x00000000)        </span></div><div class="line"><a name="l01737"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c6210874efbd3f2b6a56993ecbf6a28"> 1737</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_USART3_REMAP_PARTIALREMAP  ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l01738"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c76f3731fc0fc0004c4d294bc3db3dd"> 1738</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_USART3_REMAP_FULLREMAP     ((uint32_t)0x00000030)        </span></div><div class="line"><a name="l01740"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1527de28449dc06823fc55f6f1d6e61a"> 1740</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM1_REMAP                 ((uint32_t)0x000000C0)        </span></div><div class="line"><a name="l01741"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56d3ea77b2c5be3c0d672471413a1a2b"> 1741</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM1_REMAP_0               ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l01742"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53ca0d06046364087ee6df50a7031979"> 1742</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM1_REMAP_1               ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l01745"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1be8a2b8fa5d1c3c77709c888ce496fa"> 1745</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM1_REMAP_NOREMAP         ((uint32_t)0x00000000)        </span></div><div class="line"><a name="l01746"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf3ca4f106bd35297b1d760b6cbd2408"> 1746</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM1_REMAP_PARTIALREMAP    ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l01747"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa097f744cd0b50f5c89f41d05ae36592"> 1747</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM1_REMAP_FULLREMAP       ((uint32_t)0x000000C0)        </span></div><div class="line"><a name="l01749"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb47d9a129138a6f5c7fe5a213c52e8b"> 1749</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM2_REMAP                 ((uint32_t)0x00000300)        </span></div><div class="line"><a name="l01750"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f21bc99a43b999cd3f8c639f13ab1c5"> 1750</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM2_REMAP_0               ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l01751"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a712a528988a5b0f5bff444a407553b"> 1751</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM2_REMAP_1               ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l01754"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d1037409791928fe7dcd1e683901edc"> 1754</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM2_REMAP_NOREMAP         ((uint32_t)0x00000000)        </span></div><div class="line"><a name="l01755"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67298a8506ff100041c5a2a8e4d6658a"> 1755</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1   ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l01756"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45e2ec28f1d1a368540c5c94515663df"> 1756</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2   ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l01757"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a4088220b588dea4f70aae5211d6691"> 1757</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM2_REMAP_FULLREMAP       ((uint32_t)0x00000300)        </span></div><div class="line"><a name="l01759"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ad0b1bfc0ee21ba6cc32116da16368c"> 1759</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM3_REMAP                 ((uint32_t)0x00000C00)        </span></div><div class="line"><a name="l01760"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0501b9b6b85406a025c404747a1067f8"> 1760</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM3_REMAP_0               ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l01761"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e3eb1d1173f390df521b427d0c54be2"> 1761</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM3_REMAP_1               ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l01764"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ef4aa05c5514947de224ca62a438e38"> 1764</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM3_REMAP_NOREMAP         ((uint32_t)0x00000000)        </span></div><div class="line"><a name="l01765"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafaf86fec6b88d4db406144faa3eef76c"> 1765</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM3_REMAP_PARTIALREMAP    ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l01766"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac236354751e4aaa674e87c886e6bbc71"> 1766</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM3_REMAP_FULLREMAP       ((uint32_t)0x00000C00)        </span></div><div class="line"><a name="l01768"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31d7ee2e14938f50f559a79fc514f277"> 1768</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM4_REMAP                 ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l01770"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c0210373a681217cc316f7ccab5fb77"> 1770</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_CAN_REMAP                  ((uint32_t)0x00006000)        </span></div><div class="line"><a name="l01771"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9290b8c7f674c3dcca54b5b40d738df2"> 1771</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_CAN_REMAP_0                ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l01772"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabc7e19a7d0c1aae60e08497ba6d5c4e"> 1772</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_CAN_REMAP_1                ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l01775"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d6ae85049da0f941d954910c8672481"> 1775</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_CAN_REMAP_REMAP1           ((uint32_t)0x00000000)        </span></div><div class="line"><a name="l01776"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac33e26189f9cf68be38f3f0f9d1f4201"> 1776</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_CAN_REMAP_REMAP2           ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l01777"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa059a9ae5ba460f32854a588242e5176"> 1777</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_CAN_REMAP_REMAP3           ((uint32_t)0x00006000)        </span></div><div class="line"><a name="l01779"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b8e420451eba867183a37b1e0f82112"> 1779</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_PD01_REMAP                 ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l01780"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad39b3a437c4bef039df225f67104a971"> 1780</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM5CH4_IREMAP             ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l01781"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga811c7ccd113621b431a00b8bd403eeb0"> 1781</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_ADC1_ETRGINJ_REMAP         ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l01782"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94732d06ac1082d8f5a95ea32fd1c467"> 1782</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_ADC1_ETRGREG_REMAP         ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l01783"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9facf28699e7f71bba4bf715cc099a0"> 1783</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_ADC2_ETRGINJ_REMAP         ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l01784"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabfadf6342c75bfbda1827bf69b651c33"> 1784</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_ADC2_ETRGREG_REMAP         ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l01787"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ab89d25a214b239fd90eb466776d4ec"> 1787</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_SWJ_CFG                    ((uint32_t)0x07000000)        </span></div><div class="line"><a name="l01788"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac25c0cecfaaabfb66fd2b3cf0d1d172"> 1788</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_SWJ_CFG_0                  ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l01789"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac16a858449fec652f1d7ed83494e7361"> 1789</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_SWJ_CFG_1                  ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l01790"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga824bd6de9f5032f1f1e3d22ce63e3b68"> 1790</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_SWJ_CFG_2                  ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l01792"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa25695b91d03cf103d3025d959f466d8"> 1792</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_SWJ_CFG_RESET              ((uint32_t)0x00000000)        </span></div><div class="line"><a name="l01793"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff8c11cc7f50c04dc5f5f4913030d67b"> 1793</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_SWJ_CFG_NOJNTRST           ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l01794"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad40f243c5ded60dbba9853f5e3c32e04"> 1794</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_SWJ_CFG_JTAGDISABLE        ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l01795"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23584e8819d890dc3de4ffa54146898e"> 1795</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_SWJ_CFG_DISABLE            ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l01798"></a><span class="lineno"> 1798</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for AFIO_EXTICR1 register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01799"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a76d7ae8d4926338a6be22ef31b311d"> 1799</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI0                   ((uint32_t)0x0000000F)            </span></div><div class="line"><a name="l01800"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccbb32b96a712c94b42bce4e6a4ddfcf"> 1800</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI1                   ((uint32_t)0x000000F0)            </span></div><div class="line"><a name="l01801"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3ebc91bd269ac45cb6391187bcf7539"> 1801</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI2                   ((uint32_t)0x00000F00)            </span></div><div class="line"><a name="l01802"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabfd03f564c8f57caf98c316539fc0417"> 1802</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI3                   ((uint32_t)0x0000F000)            </span></div><div class="line"><a name="l01805"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadabd0f90ffee34a14d6a1f000ae2eaa4"> 1805</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI0_PA                ((uint32_t)0x00000000)            </span></div><div class="line"><a name="l01806"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad6bdf8b97cf50ed00d8dd4e8ee7ea8e"> 1806</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI0_PB                ((uint32_t)0x00000001)            </span></div><div class="line"><a name="l01807"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6bdcac7c0d6ef7acd5f32467fa018568"> 1807</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI0_PC                ((uint32_t)0x00000002)            </span></div><div class="line"><a name="l01808"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92350544b7f821599e31dc8aa559af40"> 1808</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI0_PD                ((uint32_t)0x00000003)            </span></div><div class="line"><a name="l01809"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05586b1f5c510dd5a49b84d1826582dc"> 1809</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI0_PE                ((uint32_t)0x00000004)            </span></div><div class="line"><a name="l01810"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28d9081b7bdfa6201f4325f9378816f0"> 1810</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI0_PF                ((uint32_t)0x00000005)            </span></div><div class="line"><a name="l01811"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f2eb1d39f2eabb3d6f0f7eaec1645f5"> 1811</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI0_PG                ((uint32_t)0x00000006)            </span></div><div class="line"><a name="l01814"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3a7d9c289eaf89afa117634e212cfc4"> 1814</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI1_PA                ((uint32_t)0x00000000)            </span></div><div class="line"><a name="l01815"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcca06b23b4ec1fdb91a45cc873becc6"> 1815</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI1_PB                ((uint32_t)0x00000010)            </span></div><div class="line"><a name="l01816"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65af4023576cc741299122a64ae1b383"> 1816</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI1_PC                ((uint32_t)0x00000020)            </span></div><div class="line"><a name="l01817"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15bf0d1d0725edac1ad4eb396e6175bb"> 1817</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI1_PD                ((uint32_t)0x00000030)            </span></div><div class="line"><a name="l01818"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3fe1509dc09a6f87fb35b4373749a98f"> 1818</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI1_PE                ((uint32_t)0x00000040)            </span></div><div class="line"><a name="l01819"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga011af6e4d078b341cf9e0a449a363a50"> 1819</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI1_PF                ((uint32_t)0x00000050)            </span></div><div class="line"><a name="l01820"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac84f332aaa2762958523d2bfa143692f"> 1820</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI1_PG                ((uint32_t)0x00000060)            </span></div><div class="line"><a name="l01823"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d7b7b9307dea62bace42fe51133ca7e"> 1823</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI2_PA                ((uint32_t)0x00000000)            </span></div><div class="line"><a name="l01824"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad510aa89b9819d17e63b7573fc4aa646"> 1824</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI2_PB                ((uint32_t)0x00000100)            </span></div><div class="line"><a name="l01825"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf344e3fb3d2317acb4605eb26fc01a86"> 1825</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI2_PC                ((uint32_t)0x00000200)            </span></div><div class="line"><a name="l01826"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac80da160b943d018c9dc1116d372ebce"> 1826</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI2_PD                ((uint32_t)0x00000300)            </span></div><div class="line"><a name="l01827"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15e0e6550f443ec1bbd9692626635880"> 1827</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI2_PE                ((uint32_t)0x00000400)            </span></div><div class="line"><a name="l01828"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae082912de2c081a8c32324b2ef4658d8"> 1828</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI2_PF                ((uint32_t)0x00000500)            </span></div><div class="line"><a name="l01829"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77b87e4b3280d7a7d4c462adafedfcd6"> 1829</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI2_PG                ((uint32_t)0x00000600)            </span></div><div class="line"><a name="l01832"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga997512c89370ea344a2bcd5c93bd58f5"> 1832</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI3_PA                ((uint32_t)0x00000000)            </span></div><div class="line"><a name="l01833"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac29af6af53fe4ef204e27297b01f67c2"> 1833</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI3_PB                ((uint32_t)0x00001000)            </span></div><div class="line"><a name="l01834"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4debafaa8694c4065cd9e24a248cb52e"> 1834</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI3_PC                ((uint32_t)0x00002000)            </span></div><div class="line"><a name="l01835"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9452bca38bfe641a4fc2050b617671eb"> 1835</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI3_PD                ((uint32_t)0x00003000)            </span></div><div class="line"><a name="l01836"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e651df29896772fe9f3853489ee6f2a"> 1836</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI3_PE                ((uint32_t)0x00004000)            </span></div><div class="line"><a name="l01837"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad54b3ead5fdcdfaa75a70ddd75de76ad"> 1837</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI3_PF                ((uint32_t)0x00005000)            </span></div><div class="line"><a name="l01838"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga238ec09330b1f3f3413cd94799fe01c2"> 1838</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI3_PG                ((uint32_t)0x00006000)            </span></div><div class="line"><a name="l01840"></a><span class="lineno"> 1840</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for AFIO_EXTICR2 register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01841"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33b4ac98df898c047cf7f7bba7345c2c"> 1841</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI4                   ((uint32_t)0x0000000F)            </span></div><div class="line"><a name="l01842"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9377dc8598bf60ee3380119c290434a"> 1842</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI5                   ((uint32_t)0x000000F0)            </span></div><div class="line"><a name="l01843"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7317f7e229e75fef4e83e4c22c43909b"> 1843</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI6                   ((uint32_t)0x00000F00)            </span></div><div class="line"><a name="l01844"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga212e4d4cfe884b2c8ccffb6078252cf0"> 1844</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI7                   ((uint32_t)0x0000F000)            </span></div><div class="line"><a name="l01847"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae09cf2c0e2b506bdd041f55bdb40b21e"> 1847</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI4_PA                ((uint32_t)0x00000000)            </span></div><div class="line"><a name="l01848"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5389cf9203b09f15d3b849d722285172"> 1848</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI4_PB                ((uint32_t)0x00000001)            </span></div><div class="line"><a name="l01849"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6865341c5319938ce60eac3333799f6a"> 1849</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI4_PC                ((uint32_t)0x00000002)            </span></div><div class="line"><a name="l01850"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad10a38a25ea2f1c66a620faf5c1a838d"> 1850</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI4_PD                ((uint32_t)0x00000003)            </span></div><div class="line"><a name="l01851"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0f754184b299727c682ebee9f1fbe1e"> 1851</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI4_PE                ((uint32_t)0x00000004)            </span></div><div class="line"><a name="l01852"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga060cdc770e394f184301ce634a8f640d"> 1852</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI4_PF                ((uint32_t)0x00000005)            </span></div><div class="line"><a name="l01853"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1be03ef7c34728481526524399c98b1a"> 1853</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI4_PG                ((uint32_t)0x00000006)            </span></div><div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160;<span class="preprocessor"></span><span class="comment">/* EXTI5 configuration */</span><span class="preprocessor"></span></div><div class="line"><a name="l01856"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc989656f3311661f081e3b64ce97300"> 1856</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI5_PA                ((uint32_t)0x00000000)            </span></div><div class="line"><a name="l01857"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga413820e35ed4ee872607877ad95677cb"> 1857</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI5_PB                ((uint32_t)0x00000010)            </span></div><div class="line"><a name="l01858"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf7865926d5956e9475cc0c066b04422"> 1858</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI5_PC                ((uint32_t)0x00000020)            </span></div><div class="line"><a name="l01859"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f6c7510dab484cee8fbff2706b1f71e"> 1859</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI5_PD                ((uint32_t)0x00000030)            </span></div><div class="line"><a name="l01860"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadefc651261fc971d87182091bafd6e58"> 1860</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI5_PE                ((uint32_t)0x00000040)            </span></div><div class="line"><a name="l01861"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac64326ef24af7db6c187ac94c42815a9"> 1861</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI5_PF                ((uint32_t)0x00000050)            </span></div><div class="line"><a name="l01862"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19f0f00e4481514764ac4184c60cea0c"> 1862</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI5_PG                ((uint32_t)0x00000060)            </span></div><div class="line"><a name="l01865"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga972dc06c372f38c996d93ef7a1c1f85e"> 1865</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI6_PA                ((uint32_t)0x00000000)            </span></div><div class="line"><a name="l01866"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2995275d7c77d46e8bd137aa82ef716"> 1866</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI6_PB                ((uint32_t)0x00000100)            </span></div><div class="line"><a name="l01867"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a8ed5d0e9e0fcc0338df5a67917b63b"> 1867</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI6_PC                ((uint32_t)0x00000200)            </span></div><div class="line"><a name="l01868"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7821358b1f796f98cbbe50a65bca0f72"> 1868</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI6_PD                ((uint32_t)0x00000300)            </span></div><div class="line"><a name="l01869"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93a5b1e7d9deec1a54595a66f7af3669"> 1869</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI6_PE                ((uint32_t)0x00000400)            </span></div><div class="line"><a name="l01870"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75490e845a33ab81645bc1806e3c68d9"> 1870</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI6_PF                ((uint32_t)0x00000500)            </span></div><div class="line"><a name="l01871"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3f90dbce0f5d20e2649a1cbdab95ec7"> 1871</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI6_PG                ((uint32_t)0x00000600)            </span></div><div class="line"><a name="l01874"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d447f7884e518e9d7799ad2d6d55405"> 1874</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI7_PA                ((uint32_t)0x00000000)            </span></div><div class="line"><a name="l01875"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc1080e69a26838459bb949862d4ae79"> 1875</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI7_PB                ((uint32_t)0x00001000)            </span></div><div class="line"><a name="l01876"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae15ae0750d0d996c309c2c5e25dd6f9e"> 1876</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI7_PC                ((uint32_t)0x00002000)            </span></div><div class="line"><a name="l01877"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38c86aa9bd6e7c670e691a6ca43da769"> 1877</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI7_PD                ((uint32_t)0x00003000)            </span></div><div class="line"><a name="l01878"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11e713516450ef91615f044070000cc5"> 1878</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI7_PE                ((uint32_t)0x00004000)            </span></div><div class="line"><a name="l01879"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02247fbb913c2011b640615fbd40aa02"> 1879</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI7_PF                ((uint32_t)0x00005000)            </span></div><div class="line"><a name="l01880"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac85a8ce70fcfb95396b4c9b073588dea"> 1880</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI7_PG                ((uint32_t)0x00006000)            </span></div><div class="line"><a name="l01882"></a><span class="lineno"> 1882</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for AFIO_EXTICR3 register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01883"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad884eb6b39aeaf19ff10cc2a9b797f42"> 1883</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI8                   ((uint32_t)0x0000000F)            </span></div><div class="line"><a name="l01884"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c0d0d9202bb87d664f03fbe6c3c4fee"> 1884</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI9                   ((uint32_t)0x000000F0)            </span></div><div class="line"><a name="l01885"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92257f1951dcd4c3788e060151fc0f9a"> 1885</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI10                  ((uint32_t)0x00000F00)            </span></div><div class="line"><a name="l01886"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a093114602f8b27cf3a8ad641d1c7a2"> 1886</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI11                  ((uint32_t)0x0000F000)            </span></div><div class="line"><a name="l01889"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga526d9d45feb9aac4b24f1d59fa4c5ee8"> 1889</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI8_PA                ((uint32_t)0x00000000)            </span></div><div class="line"><a name="l01890"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45c438d1e706eb5b3ae511bea340be86"> 1890</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI8_PB                ((uint32_t)0x00000001)            </span></div><div class="line"><a name="l01891"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac883bc8858f41cb30b4f3e21e7a57365"> 1891</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI8_PC                ((uint32_t)0x00000002)            </span></div><div class="line"><a name="l01892"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9309b5f34e93238a0e581dbfdca8e48"> 1892</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI8_PD                ((uint32_t)0x00000003)            </span></div><div class="line"><a name="l01893"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5f4de9204eef03aaf55b51fbdb0b208"> 1893</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI8_PE                ((uint32_t)0x00000004)            </span></div><div class="line"><a name="l01894"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1e38476095ce5f28c2915d6b9094dd9"> 1894</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI8_PF                ((uint32_t)0x00000005)            </span></div><div class="line"><a name="l01895"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17aca2794a6b4e5de3d611c1fa56f607"> 1895</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI8_PG                ((uint32_t)0x00000006)            </span></div><div class="line"><a name="l01898"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb41e2364549947ff3cc5dbabbb44b8b"> 1898</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI9_PA                ((uint32_t)0x00000000)            </span></div><div class="line"><a name="l01899"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca9f3a38dac41c2f33267f1e7d4c6464"> 1899</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI9_PB                ((uint32_t)0x00000010)            </span></div><div class="line"><a name="l01900"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b24f72385c49b4660b8ace02ed1ebb6"> 1900</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI9_PC                ((uint32_t)0x00000020)            </span></div><div class="line"><a name="l01901"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d3171a6649fd87f8b69a7d322862458"> 1901</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI9_PD                ((uint32_t)0x00000030)            </span></div><div class="line"><a name="l01902"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbcff98c1a74db03ae59b55ac23b1f3f"> 1902</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI9_PE                ((uint32_t)0x00000040)            </span></div><div class="line"><a name="l01903"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0bc2fed193eedf53ae10679366bc0a7"> 1903</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI9_PF                ((uint32_t)0x00000050)            </span></div><div class="line"><a name="l01904"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga192508b7d86b6811f53f19a536c2d12c"> 1904</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI9_PG                ((uint32_t)0x00000060)            </span></div><div class="line"><a name="l01907"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27a139540b2db607b4fd61bcba167b1d"> 1907</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI10_PA               ((uint32_t)0x00000000)            </span></div><div class="line"><a name="l01908"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabaccb0d21cdfac29d44e044f80bfd551"> 1908</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI10_PB               ((uint32_t)0x00000100)            </span></div><div class="line"><a name="l01909"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82d32aa776a2a0610d06ea925f083f3c"> 1909</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI10_PC               ((uint32_t)0x00000200)            </span></div><div class="line"><a name="l01910"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga793a4b7d1f5ca55e1cc58385c6dc6e24"> 1910</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI10_PD               ((uint32_t)0x00000300)            </span></div><div class="line"><a name="l01911"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96ff27d348b606c08277c7ac8f382fb5"> 1911</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI10_PE               ((uint32_t)0x00000400)            </span></div><div class="line"><a name="l01912"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab734158e98246df055e1a5dbaffe7059"> 1912</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI10_PF               ((uint32_t)0x00000500)            </span></div><div class="line"><a name="l01913"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga858b106b9e67f1c59c96259a5973f70f"> 1913</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI10_PG               ((uint32_t)0x00000600)            </span></div><div class="line"><a name="l01916"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga113fe92dc8f073fc04f6ba13fcccc435"> 1916</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI11_PA               ((uint32_t)0x00000000)            </span></div><div class="line"><a name="l01917"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68ced8ddefa2584cb540197a681ae3aa"> 1917</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI11_PB               ((uint32_t)0x00001000)            </span></div><div class="line"><a name="l01918"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb0b957f573e9058d46707823f76544b"> 1918</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI11_PC               ((uint32_t)0x00002000)            </span></div><div class="line"><a name="l01919"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2efedaa9393277d5bc9b0819081089f"> 1919</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI11_PD               ((uint32_t)0x00003000)            </span></div><div class="line"><a name="l01920"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac39cba62bb1789a26357c9f2a8ced07"> 1920</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI11_PE               ((uint32_t)0x00004000)            </span></div><div class="line"><a name="l01921"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c64cb7d1d35ed9cca38017c22f11b74"> 1921</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI11_PF               ((uint32_t)0x00005000)            </span></div><div class="line"><a name="l01922"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f8ae9550ea87d19f0a079e97781ede6"> 1922</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI11_PG               ((uint32_t)0x00006000)            </span></div><div class="line"><a name="l01924"></a><span class="lineno"> 1924</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for AFIO_EXTICR4 register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01925"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8bf4c6bc347fbcfe165f77022e8f62de"> 1925</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI12                  ((uint32_t)0x0000000F)            </span></div><div class="line"><a name="l01926"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1c3212d1a9bac9406b3f551d1ae11e2"> 1926</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI13                  ((uint32_t)0x000000F0)            </span></div><div class="line"><a name="l01927"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga118a1c525ee97874729cf90d6c24bd88"> 1927</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI14                  ((uint32_t)0x00000F00)            </span></div><div class="line"><a name="l01928"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9915ab8c0c791aa21024509fa2c4dcae"> 1928</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI15                  ((uint32_t)0x0000F000)            </span></div><div class="line"><a name="l01930"></a><span class="lineno"> 1930</span>&#160;<span class="preprocessor"></span><span class="comment">/* EXTI12 configuration */</span><span class="preprocessor"></span></div><div class="line"><a name="l01931"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab14150cfe378ed40761843c901b55424"> 1931</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI12_PA               ((uint32_t)0x00000000)            </span></div><div class="line"><a name="l01932"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0372dff2ea38e52dc120abae0a9f614b"> 1932</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI12_PB               ((uint32_t)0x00000001)            </span></div><div class="line"><a name="l01933"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e2751b2064faf2a8486dc8ebc3df06b"> 1933</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI12_PC               ((uint32_t)0x00000002)            </span></div><div class="line"><a name="l01934"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac49a8808676089ab81b76917fbdb83e2"> 1934</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI12_PD               ((uint32_t)0x00000003)            </span></div><div class="line"><a name="l01935"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12c1dc0c5b0511a08df176e59ac54c62"> 1935</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI12_PE               ((uint32_t)0x00000004)            </span></div><div class="line"><a name="l01936"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2dcade1e8a16f4f56d24efa0fd9c266"> 1936</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI12_PF               ((uint32_t)0x00000005)            </span></div><div class="line"><a name="l01937"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga350b1cf171fa08e0d2e9b01f4e81b3d2"> 1937</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI12_PG               ((uint32_t)0x00000006)            </span></div><div class="line"><a name="l01939"></a><span class="lineno"> 1939</span>&#160;<span class="preprocessor"></span><span class="comment">/* EXTI13 configuration */</span><span class="preprocessor"></span></div><div class="line"><a name="l01940"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef099d495c88bf713d4f1df6d1e757f8"> 1940</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI13_PA               ((uint32_t)0x00000000)            </span></div><div class="line"><a name="l01941"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae27c1cded5adf9c8d86937cfcba79772"> 1941</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI13_PB               ((uint32_t)0x00000010)            </span></div><div class="line"><a name="l01942"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga725c50feb4fd0a4e88ac48966ece7ec8"> 1942</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI13_PC               ((uint32_t)0x00000020)            </span></div><div class="line"><a name="l01943"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96adabf5909e205280cb845d1e4a9be3"> 1943</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI13_PD               ((uint32_t)0x00000030)            </span></div><div class="line"><a name="l01944"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga932d092952f72aa7d12021ccfa0aa124"> 1944</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI13_PE               ((uint32_t)0x00000040)            </span></div><div class="line"><a name="l01945"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga964eb37a1deb6e7270b5a758c5178962"> 1945</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI13_PF               ((uint32_t)0x00000050)            </span></div><div class="line"><a name="l01946"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef0c520aabf853685d41ed2cb803ea74"> 1946</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI13_PG               ((uint32_t)0x00000060)            </span></div><div class="line"><a name="l01949"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a0b67834bf0f920169b07dacb4ea275"> 1949</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI14_PA               ((uint32_t)0x00000000)            </span></div><div class="line"><a name="l01950"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0722a6e78dec2d4feb9e30e9e1d209b2"> 1950</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI14_PB               ((uint32_t)0x00000100)            </span></div><div class="line"><a name="l01951"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e046a51a11685706f585ea9fcb28aae"> 1951</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI14_PC               ((uint32_t)0x00000200)            </span></div><div class="line"><a name="l01952"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9afe1bae8ab7d5309b0c0ceb45d5ec1b"> 1952</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI14_PD               ((uint32_t)0x00000300)            </span></div><div class="line"><a name="l01953"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad71f26e3edb8046ead49160a37c4bf80"> 1953</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI14_PE               ((uint32_t)0x00000400)            </span></div><div class="line"><a name="l01954"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20127ce8264ecd09815d25d48e813d41"> 1954</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI14_PF               ((uint32_t)0x00000500)            </span></div><div class="line"><a name="l01955"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5f36f1af63d61f11841db5dda73348f"> 1955</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI14_PG               ((uint32_t)0x00000600)            </span></div><div class="line"><a name="l01958"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1523da936a40d9d9ef6aba6d47154c5"> 1958</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI15_PA               ((uint32_t)0x00000000)            </span></div><div class="line"><a name="l01959"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade31635e0f311f643cf6ad8a6920a7a8"> 1959</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI15_PB               ((uint32_t)0x00001000)            </span></div><div class="line"><a name="l01960"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73739a4bd90e11b9c24110728fd703c1"> 1960</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI15_PC               ((uint32_t)0x00002000)            </span></div><div class="line"><a name="l01961"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga003d045f398ab5a524140ff7faf79bdd"> 1961</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI15_PD               ((uint32_t)0x00003000)            </span></div><div class="line"><a name="l01962"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c536a6071be05fa17f6b543cc67fd15"> 1962</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI15_PE               ((uint32_t)0x00004000)            </span></div><div class="line"><a name="l01963"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5dfd5b21357b531d31a5009bce6422d"> 1963</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI15_PF               ((uint32_t)0x00005000)            </span></div><div class="line"><a name="l01964"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8cf568bebe87be1e8a7e1206658a50b3"> 1964</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI15_PG               ((uint32_t)0x00006000)            </span></div><div class="line"><a name="l01966"></a><span class="lineno"> 1966</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for AFIO_MAPR2 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01967"></a><span class="lineno"> 1967</span>&#160;</div><div class="line"><a name="l01968"></a><span class="lineno"> 1968</span>&#160;</div><div class="line"><a name="l01969"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02f3d4d881b9d3e7049f44c9b2696aaa"> 1969</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR2_FSMC_NADV_REMAP           ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l01971"></a><span class="lineno"> 1971</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01972"></a><span class="lineno"> 1972</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l01973"></a><span class="lineno"> 1973</span>&#160;<span class="comment">/*                               SystemTick                                   */</span></div><div class="line"><a name="l01974"></a><span class="lineno"> 1974</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l01975"></a><span class="lineno"> 1975</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l01976"></a><span class="lineno"> 1976</span>&#160;</div><div class="line"><a name="l01977"></a><span class="lineno"> 1977</span>&#160;<span class="comment">/*****************  Bit definition for SysTick_CTRL register  *****************/</span></div><div class="line"><a name="l01978"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae062a243b69b8a56226b0349ec51a9ef"> 1978</a></span>&#160;<span class="preprocessor">#define  SysTick_CTRL_ENABLE                 ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l01979"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2621dc0d596c0c744d80e31f040820a"> 1979</a></span>&#160;<span class="preprocessor">#define  SysTick_CTRL_TICKINT                ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l01980"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1f84beb52c644f8eaa67e4067708c7d"> 1980</a></span>&#160;<span class="preprocessor">#define  SysTick_CTRL_CLKSOURCE              ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l01981"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga088dc188d27ba601d5098bb0f7ec5ed7"> 1981</a></span>&#160;<span class="preprocessor">#define  SysTick_CTRL_COUNTFLAG              ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l01983"></a><span class="lineno"> 1983</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for SysTick_LOAD register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01984"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42fe61867f9c2975ef85d820856302f5"> 1984</a></span>&#160;<span class="preprocessor">#define  SysTick_LOAD_RELOAD                 ((uint32_t)0x00FFFFFF)        </span></div><div class="line"><a name="l01986"></a><span class="lineno"> 1986</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for SysTick_VAL register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01987"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20551e8942a2f7578740ef8d2797f5e2"> 1987</a></span>&#160;<span class="preprocessor">#define  SysTick_VAL_CURRENT                 ((uint32_t)0x00FFFFFF)        </span></div><div class="line"><a name="l01989"></a><span class="lineno"> 1989</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for SysTick_CALIB register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01990"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cd8d9bf0fcebcaf96e2f9a131b123d2"> 1990</a></span>&#160;<span class="preprocessor">#define  SysTick_CALIB_TENMS                 ((uint32_t)0x00FFFFFF)        </span></div><div class="line"><a name="l01991"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e88399828475c370fc777a1ab2d3d58"> 1991</a></span>&#160;<span class="preprocessor">#define  SysTick_CALIB_SKEW                  ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l01992"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga315aef6279fff87c0dd1fbb691e4d83d"> 1992</a></span>&#160;<span class="preprocessor">#define  SysTick_CALIB_NOREF                 ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l01994"></a><span class="lineno"> 1994</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01995"></a><span class="lineno"> 1995</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l01996"></a><span class="lineno"> 1996</span>&#160;<span class="comment">/*                  Nested Vectored Interrupt Controller                      */</span></div><div class="line"><a name="l01997"></a><span class="lineno"> 1997</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l01998"></a><span class="lineno"> 1998</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l01999"></a><span class="lineno"> 1999</span>&#160;</div><div class="line"><a name="l02000"></a><span class="lineno"> 2000</span>&#160;<span class="comment">/******************  Bit definition for NVIC_ISER register  *******************/</span></div><div class="line"><a name="l02001"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga524d6bb507267b757f54a89b89a8b7b2"> 2001</a></span>&#160;<span class="preprocessor">#define  NVIC_ISER_SETENA                    ((uint32_t)0xFFFFFFFF)        </span></div><div class="line"><a name="l02002"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4682204947d21842495025382e45a8fb"> 2002</a></span>&#160;<span class="preprocessor">#define  NVIC_ISER_SETENA_0                  ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l02003"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f31ee863432615256b137741793a77a"> 2003</a></span>&#160;<span class="preprocessor">#define  NVIC_ISER_SETENA_1                  ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l02004"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95058dbce83ff1339536029665d216e8"> 2004</a></span>&#160;<span class="preprocessor">#define  NVIC_ISER_SETENA_2                  ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l02005"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8bb1cf3d86f49f6785d125fa18352039"> 2005</a></span>&#160;<span class="preprocessor">#define  NVIC_ISER_SETENA_3                  ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l02006"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga131d008c6bc5bc26b989913d18d01204"> 2006</a></span>&#160;<span class="preprocessor">#define  NVIC_ISER_SETENA_4                  ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l02007"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6cc5a554385260be8ebda6433b691fb2"> 2007</a></span>&#160;<span class="preprocessor">#define  NVIC_ISER_SETENA_5                  ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l02008"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7851457a3c800072677e5cae54cc6cc"> 2008</a></span>&#160;<span class="preprocessor">#define  NVIC_ISER_SETENA_6                  ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l02009"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84068d07c3276a8c03b13aecf67a8ca1"> 2009</a></span>&#160;<span class="preprocessor">#define  NVIC_ISER_SETENA_7                  ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l02010"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga259f4752dc739afb8aaf1e4146019ec9"> 2010</a></span>&#160;<span class="preprocessor">#define  NVIC_ISER_SETENA_8                  ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l02011"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga371e8d82dd1bcc44c2ea8e90a66c5ae5"> 2011</a></span>&#160;<span class="preprocessor">#define  NVIC_ISER_SETENA_9                  ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l02012"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9a05a01f82e832e6da3452d39a7a6e2"> 2012</a></span>&#160;<span class="preprocessor">#define  NVIC_ISER_SETENA_10                 ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l02013"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b78aa3c425d86301dc148de43115b48"> 2013</a></span>&#160;<span class="preprocessor">#define  NVIC_ISER_SETENA_11                 ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l02014"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga447fc01ce241d2ae3cdb631498587efd"> 2014</a></span>&#160;<span class="preprocessor">#define  NVIC_ISER_SETENA_12                 ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l02015"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga320d26a7e0e94b3f459bec4c90a3559a"> 2015</a></span>&#160;<span class="preprocessor">#define  NVIC_ISER_SETENA_13                 ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l02016"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3dcc230344b6e3401962a260e9ad7d45"> 2016</a></span>&#160;<span class="preprocessor">#define  NVIC_ISER_SETENA_14                 ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l02017"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c792f54013ef2bf46392c813a9f966e"> 2017</a></span>&#160;<span class="preprocessor">#define  NVIC_ISER_SETENA_15                 ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l02018"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga574e2c400afa40e90866dec2746b6e3a"> 2018</a></span>&#160;<span class="preprocessor">#define  NVIC_ISER_SETENA_16                 ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l02019"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e6e7ac573075a189cafae29dee4af3e"> 2019</a></span>&#160;<span class="preprocessor">#define  NVIC_ISER_SETENA_17                 ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l02020"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79519b08aa1fbf9449d754f03eaa49d6"> 2020</a></span>&#160;<span class="preprocessor">#define  NVIC_ISER_SETENA_18                 ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l02021"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf92a4a2157b8a53c07d0f13f6acc9d6b"> 2021</a></span>&#160;<span class="preprocessor">#define  NVIC_ISER_SETENA_19                 ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l02022"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga765aebd3b4d179659c11212754d495d4"> 2022</a></span>&#160;<span class="preprocessor">#define  NVIC_ISER_SETENA_20                 ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l02023"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b78a46bbcf70086a2cd26973f7420cd"> 2023</a></span>&#160;<span class="preprocessor">#define  NVIC_ISER_SETENA_21                 ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l02024"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2166c96acab924d0cc6e84c019046a78"> 2024</a></span>&#160;<span class="preprocessor">#define  NVIC_ISER_SETENA_22                 ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l02025"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37a1543e4b66f8662a130e44811d63e8"> 2025</a></span>&#160;<span class="preprocessor">#define  NVIC_ISER_SETENA_23                 ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l02026"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbac420cda087473b34c86e110b5de0a"> 2026</a></span>&#160;<span class="preprocessor">#define  NVIC_ISER_SETENA_24                 ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l02027"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf75bfd414772f29ac8d7eb20000cbe94"> 2027</a></span>&#160;<span class="preprocessor">#define  NVIC_ISER_SETENA_25                 ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l02028"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9bda2dc8c0afc0b29f8b5ad13ec6fa43"> 2028</a></span>&#160;<span class="preprocessor">#define  NVIC_ISER_SETENA_26                 ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l02029"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ed656de3e29c9870541b3c47041f0e2"> 2029</a></span>&#160;<span class="preprocessor">#define  NVIC_ISER_SETENA_27                 ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l02030"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga565ddf52fd22e6d5aa9d606da5bfbb96"> 2030</a></span>&#160;<span class="preprocessor">#define  NVIC_ISER_SETENA_28                 ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l02031"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd010353bce4fed442e08ea918a6642a"> 2031</a></span>&#160;<span class="preprocessor">#define  NVIC_ISER_SETENA_29                 ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l02032"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1134b329f5284ae7b3e429cb905fa4f"> 2032</a></span>&#160;<span class="preprocessor">#define  NVIC_ISER_SETENA_30                 ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l02033"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab197009ecc0031bc0a8b62bcdbaff37b"> 2033</a></span>&#160;<span class="preprocessor">#define  NVIC_ISER_SETENA_31                 ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l02035"></a><span class="lineno"> 2035</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for NVIC_ICER register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02036"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb8048ac27c64c34aef747eb3845f07d"> 2036</a></span>&#160;<span class="preprocessor">#define  NVIC_ICER_CLRENA                   ((uint32_t)0xFFFFFFFF)        </span></div><div class="line"><a name="l02037"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7c0e8d7ead740fbbc6efe1b44336c4d"> 2037</a></span>&#160;<span class="preprocessor">#define  NVIC_ICER_CLRENA_0                  ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l02038"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga701dd2c4365790c5a9506ecc41f9fe3c"> 2038</a></span>&#160;<span class="preprocessor">#define  NVIC_ICER_CLRENA_1                  ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l02039"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace5cb2478698a64c214d63d79aeeed75"> 2039</a></span>&#160;<span class="preprocessor">#define  NVIC_ICER_CLRENA_2                  ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l02040"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff9f3ef9ac99c1b266ab1d8963b36560"> 2040</a></span>&#160;<span class="preprocessor">#define  NVIC_ICER_CLRENA_3                  ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l02041"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga892fafa00274551ee17971c5f419138b"> 2041</a></span>&#160;<span class="preprocessor">#define  NVIC_ICER_CLRENA_4                  ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l02042"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadfd48066d81ddc85be2cb4dd71ddcb60"> 2042</a></span>&#160;<span class="preprocessor">#define  NVIC_ICER_CLRENA_5                  ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l02043"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a92307738d1730bd21d55c6c065b526"> 2043</a></span>&#160;<span class="preprocessor">#define  NVIC_ICER_CLRENA_6                  ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l02044"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7132ff32947d90bf2f537591e77823c"> 2044</a></span>&#160;<span class="preprocessor">#define  NVIC_ICER_CLRENA_7                  ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l02045"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08b4758eebf43cc2bfc8183a3517c8c0"> 2045</a></span>&#160;<span class="preprocessor">#define  NVIC_ICER_CLRENA_8                  ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l02046"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f11ecc81c128ad3ef27899cd2a048dd"> 2046</a></span>&#160;<span class="preprocessor">#define  NVIC_ICER_CLRENA_9                  ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l02047"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9b17e9837b0b1ccf28f7309afba8aa7"> 2047</a></span>&#160;<span class="preprocessor">#define  NVIC_ICER_CLRENA_10                 ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l02048"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1e4b35a58a123c2e8fa4edb7e81aaeb"> 2048</a></span>&#160;<span class="preprocessor">#define  NVIC_ICER_CLRENA_11                 ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l02049"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga521ef47669c32ba4b6fb34cdee181115"> 2049</a></span>&#160;<span class="preprocessor">#define  NVIC_ICER_CLRENA_12                 ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l02050"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f787e52461b5e3f777290ac4b8ff6fc"> 2050</a></span>&#160;<span class="preprocessor">#define  NVIC_ICER_CLRENA_13                 ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l02051"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac937ce62879648e947d70a4db16727f0"> 2051</a></span>&#160;<span class="preprocessor">#define  NVIC_ICER_CLRENA_14                 ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l02052"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6a88004a2ac9b270d73ab1ff53300bb"> 2052</a></span>&#160;<span class="preprocessor">#define  NVIC_ICER_CLRENA_15                 ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l02053"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73de40429d453b0a63ea4ed788e949f0"> 2053</a></span>&#160;<span class="preprocessor">#define  NVIC_ICER_CLRENA_16                 ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l02054"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga393cfbe5e1ce46220aa5ebd9a1891d97"> 2054</a></span>&#160;<span class="preprocessor">#define  NVIC_ICER_CLRENA_17                 ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l02055"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7fa2d0859938af8374b0ee52c7acb04b"> 2055</a></span>&#160;<span class="preprocessor">#define  NVIC_ICER_CLRENA_18                 ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l02056"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02572a777aeac75a01c94f56e23ff07b"> 2056</a></span>&#160;<span class="preprocessor">#define  NVIC_ICER_CLRENA_19                 ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l02057"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8df2313e7432cabddba0b974b8f4f020"> 2057</a></span>&#160;<span class="preprocessor">#define  NVIC_ICER_CLRENA_20                 ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l02058"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16c4599364e72b2d88ac386144a3fe7e"> 2058</a></span>&#160;<span class="preprocessor">#define  NVIC_ICER_CLRENA_21                 ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l02059"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16b9bade4bebc1c058325e1aafc3fd8f"> 2059</a></span>&#160;<span class="preprocessor">#define  NVIC_ICER_CLRENA_22                 ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l02060"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa92531bd55ca6aa771993210d485c0f7"> 2060</a></span>&#160;<span class="preprocessor">#define  NVIC_ICER_CLRENA_23                 ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l02061"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab41766a9f4345819d8eea33b8753b9f6"> 2061</a></span>&#160;<span class="preprocessor">#define  NVIC_ICER_CLRENA_24                 ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l02062"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1bb79682735090f6c1bbf2b298f6c5b"> 2062</a></span>&#160;<span class="preprocessor">#define  NVIC_ICER_CLRENA_25                 ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l02063"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e63dfa3c37961071f48a76fd34e92e9"> 2063</a></span>&#160;<span class="preprocessor">#define  NVIC_ICER_CLRENA_26                 ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l02064"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada1793fa80d1a517c94dc975dc1270bc"> 2064</a></span>&#160;<span class="preprocessor">#define  NVIC_ICER_CLRENA_27                 ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l02065"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b389b9803af7187df08ab3031be9509"> 2065</a></span>&#160;<span class="preprocessor">#define  NVIC_ICER_CLRENA_28                 ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l02066"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacac7e634d9726387b9026c9504e52582"> 2066</a></span>&#160;<span class="preprocessor">#define  NVIC_ICER_CLRENA_29                 ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l02067"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11d39e1daa7b9c636fe16951745b011d"> 2067</a></span>&#160;<span class="preprocessor">#define  NVIC_ICER_CLRENA_30                 ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l02068"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb10af18569712590c4db5476292cf6f"> 2068</a></span>&#160;<span class="preprocessor">#define  NVIC_ICER_CLRENA_31                 ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l02070"></a><span class="lineno"> 2070</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for NVIC_ISPR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02071"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga706ae5af63e84b9d9a901c030d39b2de"> 2071</a></span>&#160;<span class="preprocessor">#define  NVIC_ISPR_SETPEND                   ((uint32_t)0xFFFFFFFF)        </span></div><div class="line"><a name="l02072"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ea480702ab09562864852893b9005c2"> 2072</a></span>&#160;<span class="preprocessor">#define  NVIC_ISPR_SETPEND_0                 ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l02073"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b5d1b15a80c029c9aa985bb23a7ffb2"> 2073</a></span>&#160;<span class="preprocessor">#define  NVIC_ISPR_SETPEND_1                 ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l02074"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2de13af9ff315637a1cd651847f022d"> 2074</a></span>&#160;<span class="preprocessor">#define  NVIC_ISPR_SETPEND_2                 ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l02075"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76361988bf57c412fe73ffb799afd797"> 2075</a></span>&#160;<span class="preprocessor">#define  NVIC_ISPR_SETPEND_3                 ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l02076"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8e69812ce2bb6458c0c6214b1307c5e"> 2076</a></span>&#160;<span class="preprocessor">#define  NVIC_ISPR_SETPEND_4                 ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l02077"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95c03293d177e1bfe43be1d5eefbf5f8"> 2077</a></span>&#160;<span class="preprocessor">#define  NVIC_ISPR_SETPEND_5                 ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l02078"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeee79d95614db51d2e0ff530d09673e9"> 2078</a></span>&#160;<span class="preprocessor">#define  NVIC_ISPR_SETPEND_6                 ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l02079"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga809b3f1ab6def76d15fa0b457445d244"> 2079</a></span>&#160;<span class="preprocessor">#define  NVIC_ISPR_SETPEND_7                 ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l02080"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3fae06b9e22eaeb3ee19bd19105b1ae2"> 2080</a></span>&#160;<span class="preprocessor">#define  NVIC_ISPR_SETPEND_8                 ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l02081"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5459e94b315765d3f4e9ab9c6e00aae"> 2081</a></span>&#160;<span class="preprocessor">#define  NVIC_ISPR_SETPEND_9                 ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l02082"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05ef4ef84df65432e2e75448d851b789"> 2082</a></span>&#160;<span class="preprocessor">#define  NVIC_ISPR_SETPEND_10                ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l02083"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbd66dd5953c24688917964115ae796f"> 2083</a></span>&#160;<span class="preprocessor">#define  NVIC_ISPR_SETPEND_11                ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l02084"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cdcc8da708ddeee71a593050dfade50"> 2084</a></span>&#160;<span class="preprocessor">#define  NVIC_ISPR_SETPEND_12                ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l02085"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae51ee8367ba000f48692a84505b2b620"> 2085</a></span>&#160;<span class="preprocessor">#define  NVIC_ISPR_SETPEND_13                ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l02086"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6588454e29509bb1eae0c96a25bf7ed9"> 2086</a></span>&#160;<span class="preprocessor">#define  NVIC_ISPR_SETPEND_14                ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l02087"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f6fee7fe7c8ee64ddb5cd2a419ac88e"> 2087</a></span>&#160;<span class="preprocessor">#define  NVIC_ISPR_SETPEND_15                ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l02088"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33d421797a1718a74cf4ff4b58d4f4fd"> 2088</a></span>&#160;<span class="preprocessor">#define  NVIC_ISPR_SETPEND_16                ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l02089"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae2b82da99561dd033e74b0b3a3aad0b"> 2089</a></span>&#160;<span class="preprocessor">#define  NVIC_ISPR_SETPEND_17                ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l02090"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5a078aafa6253af4b17ca28cdbc3699"> 2090</a></span>&#160;<span class="preprocessor">#define  NVIC_ISPR_SETPEND_18                ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l02091"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07d2e9109ecccd36be4e6230d95cd648"> 2091</a></span>&#160;<span class="preprocessor">#define  NVIC_ISPR_SETPEND_19                ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l02092"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cf4ff376f8afcc661184028c713c5c0"> 2092</a></span>&#160;<span class="preprocessor">#define  NVIC_ISPR_SETPEND_20                ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l02093"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76ddcc81d3c5e498ab99f23183bf4a5b"> 2093</a></span>&#160;<span class="preprocessor">#define  NVIC_ISPR_SETPEND_21                ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l02094"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0db2d31426967beb45500dd82816e6e5"> 2094</a></span>&#160;<span class="preprocessor">#define  NVIC_ISPR_SETPEND_22                ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l02095"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec0b7e1a693eb4a090622b18f79a2b6d"> 2095</a></span>&#160;<span class="preprocessor">#define  NVIC_ISPR_SETPEND_23                ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l02096"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac91b78240ce32417e0916fce399c5035"> 2096</a></span>&#160;<span class="preprocessor">#define  NVIC_ISPR_SETPEND_24                ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l02097"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf6576e0ed8e79909372b9f29b36ea05"> 2097</a></span>&#160;<span class="preprocessor">#define  NVIC_ISPR_SETPEND_25                ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l02098"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1bc96581240b52ea223b8512e5fe404f"> 2098</a></span>&#160;<span class="preprocessor">#define  NVIC_ISPR_SETPEND_26                ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l02099"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacef6dcabdd3b151cf81f65f27f160c8b"> 2099</a></span>&#160;<span class="preprocessor">#define  NVIC_ISPR_SETPEND_27                ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l02100"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacaaae73e711685955c9bbd810a8750b2"> 2100</a></span>&#160;<span class="preprocessor">#define  NVIC_ISPR_SETPEND_28                ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l02101"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc01bacfbd4e6533b8114ad67766f50a"> 2101</a></span>&#160;<span class="preprocessor">#define  NVIC_ISPR_SETPEND_29                ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l02102"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7973887dda1478e3941782ec6cc33a6"> 2102</a></span>&#160;<span class="preprocessor">#define  NVIC_ISPR_SETPEND_30                ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l02103"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga569e37431b777e42c39bd6a708150081"> 2103</a></span>&#160;<span class="preprocessor">#define  NVIC_ISPR_SETPEND_31                ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l02105"></a><span class="lineno"> 2105</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for NVIC_ICPR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02106"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3c6a7e54654b4873816afad7984fbb0"> 2106</a></span>&#160;<span class="preprocessor">#define  NVIC_ICPR_CLRPEND                   ((uint32_t)0xFFFFFFFF)        </span></div><div class="line"><a name="l02107"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafecd77abe8ff78b4679c965b11e31ac3"> 2107</a></span>&#160;<span class="preprocessor">#define  NVIC_ICPR_CLRPEND_0                 ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l02108"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1a68ba7be8374cbedfe18c15a852100"> 2108</a></span>&#160;<span class="preprocessor">#define  NVIC_ICPR_CLRPEND_1                 ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l02109"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ad0271ce6eb2fd787881a526acc9ecf"> 2109</a></span>&#160;<span class="preprocessor">#define  NVIC_ICPR_CLRPEND_2                 ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l02110"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga601ded5d1439ded3a734b80ae3d9ac42"> 2110</a></span>&#160;<span class="preprocessor">#define  NVIC_ICPR_CLRPEND_3                 ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l02111"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fa186cf67d658dae40dd70cd0b55456"> 2111</a></span>&#160;<span class="preprocessor">#define  NVIC_ICPR_CLRPEND_4                 ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l02112"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0560ad9cc66e9a4d3b6d918745752350"> 2112</a></span>&#160;<span class="preprocessor">#define  NVIC_ICPR_CLRPEND_5                 ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l02113"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81743f1b0f020b023cd627dc6b46eed0"> 2113</a></span>&#160;<span class="preprocessor">#define  NVIC_ICPR_CLRPEND_6                 ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l02114"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga167cc46ce9628e5cbc971f9248fadbc9"> 2114</a></span>&#160;<span class="preprocessor">#define  NVIC_ICPR_CLRPEND_7                 ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l02115"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19da2023fbcc3856feb1c5e8143d3126"> 2115</a></span>&#160;<span class="preprocessor">#define  NVIC_ICPR_CLRPEND_8                 ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l02116"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8047a8411c6e505edab25c0c7db179df"> 2116</a></span>&#160;<span class="preprocessor">#define  NVIC_ICPR_CLRPEND_9                 ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l02117"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9631ca376fd2fb30ca9fba782dbcebc"> 2117</a></span>&#160;<span class="preprocessor">#define  NVIC_ICPR_CLRPEND_10                ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l02118"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65a8a83be00f68acd6d3a6d8dcd81c73"> 2118</a></span>&#160;<span class="preprocessor">#define  NVIC_ICPR_CLRPEND_11                ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l02119"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1535690e1151004707902cc49f280d2"> 2119</a></span>&#160;<span class="preprocessor">#define  NVIC_ICPR_CLRPEND_12                ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l02120"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga704f098169cbfd48746e6fdb647cb139"> 2120</a></span>&#160;<span class="preprocessor">#define  NVIC_ICPR_CLRPEND_13                ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l02121"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga764a5bb88ee730049cdaa9823238e4eb"> 2121</a></span>&#160;<span class="preprocessor">#define  NVIC_ICPR_CLRPEND_14                ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l02122"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga641b9f2fc8a75d9a0f08ee9e764ae67e"> 2122</a></span>&#160;<span class="preprocessor">#define  NVIC_ICPR_CLRPEND_15                ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l02123"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9563b3bc48251e3048bba95dcd8ce2ed"> 2123</a></span>&#160;<span class="preprocessor">#define  NVIC_ICPR_CLRPEND_16                ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l02124"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacafd4aa7dbd587713c5f8460021ffbbf"> 2124</a></span>&#160;<span class="preprocessor">#define  NVIC_ICPR_CLRPEND_17                ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l02125"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb158cb09839a27399daaec82596bdae"> 2125</a></span>&#160;<span class="preprocessor">#define  NVIC_ICPR_CLRPEND_18                ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l02126"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4fa77e3164f76f55c8b65716f7e78b3c"> 2126</a></span>&#160;<span class="preprocessor">#define  NVIC_ICPR_CLRPEND_19                ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l02127"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga913321e79e4566f2589d0cf0cbc69951"> 2127</a></span>&#160;<span class="preprocessor">#define  NVIC_ICPR_CLRPEND_20                ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l02128"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82b95b5d83cfed1dc8e93252f350738f"> 2128</a></span>&#160;<span class="preprocessor">#define  NVIC_ICPR_CLRPEND_21                ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l02129"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa48498de37ce0e3630539a40e9748ac8"> 2129</a></span>&#160;<span class="preprocessor">#define  NVIC_ICPR_CLRPEND_22                ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l02130"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7976e3ca5e53e365b2d5fe622f738800"> 2130</a></span>&#160;<span class="preprocessor">#define  NVIC_ICPR_CLRPEND_23                ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l02131"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a5aa740ee8b8ddcc9e28cad9cc2e287"> 2131</a></span>&#160;<span class="preprocessor">#define  NVIC_ICPR_CLRPEND_24                ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l02132"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae71fd6b864214fc20cda783f983a3b99"> 2132</a></span>&#160;<span class="preprocessor">#define  NVIC_ICPR_CLRPEND_25                ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l02133"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5d5368aef48a813695090fd367ec4a6"> 2133</a></span>&#160;<span class="preprocessor">#define  NVIC_ICPR_CLRPEND_26                ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l02134"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8092ee7e81ecfa33294e8dc972e736a1"> 2134</a></span>&#160;<span class="preprocessor">#define  NVIC_ICPR_CLRPEND_27                ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l02135"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e05fe155495b02aa07f086600d362af"> 2135</a></span>&#160;<span class="preprocessor">#define  NVIC_ICPR_CLRPEND_28                ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l02136"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd72eea853122e43a77db5d11cf189b2"> 2136</a></span>&#160;<span class="preprocessor">#define  NVIC_ICPR_CLRPEND_29                ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l02137"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3482d26f4a66f2e345f5877e5b7d4f59"> 2137</a></span>&#160;<span class="preprocessor">#define  NVIC_ICPR_CLRPEND_30                ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l02138"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabfb29b21f8ac81d048b70b6ae17518ee"> 2138</a></span>&#160;<span class="preprocessor">#define  NVIC_ICPR_CLRPEND_31                ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l02140"></a><span class="lineno"> 2140</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for NVIC_IABR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02141"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00015005adbb6e281ac05f29b862772b"> 2141</a></span>&#160;<span class="preprocessor">#define  NVIC_IABR_ACTIVE                    ((uint32_t)0xFFFFFFFF)        </span></div><div class="line"><a name="l02142"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf96b2c2bf18a5845f65c23761f35c20c"> 2142</a></span>&#160;<span class="preprocessor">#define  NVIC_IABR_ACTIVE_0                  ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l02143"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29b032782f6ee599b3e6c67a915f2a77"> 2143</a></span>&#160;<span class="preprocessor">#define  NVIC_IABR_ACTIVE_1                  ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l02144"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87128e17a9e614347d5b27f2e53c92cc"> 2144</a></span>&#160;<span class="preprocessor">#define  NVIC_IABR_ACTIVE_2                  ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l02145"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b70628725abd184e4f3258f25552ad4"> 2145</a></span>&#160;<span class="preprocessor">#define  NVIC_IABR_ACTIVE_3                  ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l02146"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad31486ae04d73eace12011a850855ffc"> 2146</a></span>&#160;<span class="preprocessor">#define  NVIC_IABR_ACTIVE_4                  ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l02147"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabdfde449fc6a3c5c6bf5236ebbd14e5"> 2147</a></span>&#160;<span class="preprocessor">#define  NVIC_IABR_ACTIVE_5                  ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l02148"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9888c42aada7bd962b44a207954f7209"> 2148</a></span>&#160;<span class="preprocessor">#define  NVIC_IABR_ACTIVE_6                  ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l02149"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9028f6886fca410cb526352999f4911a"> 2149</a></span>&#160;<span class="preprocessor">#define  NVIC_IABR_ACTIVE_7                  ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l02150"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga101fc66c184d311ee995db2c8c82ef95"> 2150</a></span>&#160;<span class="preprocessor">#define  NVIC_IABR_ACTIVE_8                  ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l02151"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed6521600ff1bccc832e252b1b5676dd"> 2151</a></span>&#160;<span class="preprocessor">#define  NVIC_IABR_ACTIVE_9                  ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l02152"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c29cb59542e009f5908814bc73f699a"> 2152</a></span>&#160;<span class="preprocessor">#define  NVIC_IABR_ACTIVE_10                 ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l02153"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae3ac5a2c4b87dc781facd9f0ab2faa9"> 2153</a></span>&#160;<span class="preprocessor">#define  NVIC_IABR_ACTIVE_11                 ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l02154"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf67765093e4ee4b2911e5f29b011e1a1"> 2154</a></span>&#160;<span class="preprocessor">#define  NVIC_IABR_ACTIVE_12                 ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l02155"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29b52deba459b2a9a6d2379c9b0b0c26"> 2155</a></span>&#160;<span class="preprocessor">#define  NVIC_IABR_ACTIVE_13                 ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l02156"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga393379d79019d81602dbc4311edc21fe"> 2156</a></span>&#160;<span class="preprocessor">#define  NVIC_IABR_ACTIVE_14                 ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l02157"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9abe638115ec30e599c34c839515dd4"> 2157</a></span>&#160;<span class="preprocessor">#define  NVIC_IABR_ACTIVE_15                 ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l02158"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadac87de01e114b011a900bca17e7b729"> 2158</a></span>&#160;<span class="preprocessor">#define  NVIC_IABR_ACTIVE_16                 ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l02159"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7a870327f07feef53199fe4befb2464"> 2159</a></span>&#160;<span class="preprocessor">#define  NVIC_IABR_ACTIVE_17                 ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l02160"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16bd00a6c07b193fa07761bc4c68cf1a"> 2160</a></span>&#160;<span class="preprocessor">#define  NVIC_IABR_ACTIVE_18                 ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l02161"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5368786bfb44b9d31c62c180cf089b77"> 2161</a></span>&#160;<span class="preprocessor">#define  NVIC_IABR_ACTIVE_19                 ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l02162"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad1a8c8e757e6d7a30c4dc2073693724"> 2162</a></span>&#160;<span class="preprocessor">#define  NVIC_IABR_ACTIVE_20                 ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l02163"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89fc27cdcb3a0291dcb03b8d2537b566"> 2163</a></span>&#160;<span class="preprocessor">#define  NVIC_IABR_ACTIVE_21                 ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l02164"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a1e16e90060fae9442e54a02aade2c3"> 2164</a></span>&#160;<span class="preprocessor">#define  NVIC_IABR_ACTIVE_22                 ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l02165"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga423a9b1f0e4d06137bceaea3d482d7f9"> 2165</a></span>&#160;<span class="preprocessor">#define  NVIC_IABR_ACTIVE_23                 ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l02166"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a7cb5ecc8420bde213d4e25d698bad0"> 2166</a></span>&#160;<span class="preprocessor">#define  NVIC_IABR_ACTIVE_24                 ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l02167"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3be82eac5db87b085ced6424940e36d7"> 2167</a></span>&#160;<span class="preprocessor">#define  NVIC_IABR_ACTIVE_25                 ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l02168"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b17346a5573c34ca0d8fc3e8ebee702"> 2168</a></span>&#160;<span class="preprocessor">#define  NVIC_IABR_ACTIVE_26                 ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l02169"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a42e366c56ce09eb944c8f20c520004"> 2169</a></span>&#160;<span class="preprocessor">#define  NVIC_IABR_ACTIVE_27                 ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l02170"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2736661ca2d3411bede3dfdbe51edbb"> 2170</a></span>&#160;<span class="preprocessor">#define  NVIC_IABR_ACTIVE_28                 ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l02171"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e2b52a462248fe00401170951e51e10"> 2171</a></span>&#160;<span class="preprocessor">#define  NVIC_IABR_ACTIVE_29                 ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l02172"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41ab2699910a3c837f177b81e5c40d33"> 2172</a></span>&#160;<span class="preprocessor">#define  NVIC_IABR_ACTIVE_30                 ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l02173"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7816041fba7d83cd8b3dd1ba10f80c4a"> 2173</a></span>&#160;<span class="preprocessor">#define  NVIC_IABR_ACTIVE_31                 ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l02175"></a><span class="lineno"> 2175</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for NVIC_PRI0 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02176"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a3b08d85a1acb7ceb1e099323dcccab"> 2176</a></span>&#160;<span class="preprocessor">#define  NVIC_IPR0_PRI_0                     ((uint32_t)0x000000FF)        </span></div><div class="line"><a name="l02177"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23faf79e734bfdb5799fac5916ff10cb"> 2177</a></span>&#160;<span class="preprocessor">#define  NVIC_IPR0_PRI_1                     ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l02178"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80ea52e5abb18a63bd4c7578e47a1446"> 2178</a></span>&#160;<span class="preprocessor">#define  NVIC_IPR0_PRI_2                     ((uint32_t)0x00FF0000)        </span></div><div class="line"><a name="l02179"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9104db3d83a6c566e8bfd2a4b33a7145"> 2179</a></span>&#160;<span class="preprocessor">#define  NVIC_IPR0_PRI_3                     ((uint32_t)0xFF000000)        </span></div><div class="line"><a name="l02181"></a><span class="lineno"> 2181</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for NVIC_PRI1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02182"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1282075e5142524bb85e3d2df0102501"> 2182</a></span>&#160;<span class="preprocessor">#define  NVIC_IPR1_PRI_4                     ((uint32_t)0x000000FF)        </span></div><div class="line"><a name="l02183"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa63b4e9a76d033470c30e0858306ddb2"> 2183</a></span>&#160;<span class="preprocessor">#define  NVIC_IPR1_PRI_5                     ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l02184"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b2966818c404ea29e2db4667a3a6f41"> 2184</a></span>&#160;<span class="preprocessor">#define  NVIC_IPR1_PRI_6                     ((uint32_t)0x00FF0000)        </span></div><div class="line"><a name="l02185"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96c1da5dac82bf4644b0a11c3a39cb2d"> 2185</a></span>&#160;<span class="preprocessor">#define  NVIC_IPR1_PRI_7                     ((uint32_t)0xFF000000)        </span></div><div class="line"><a name="l02187"></a><span class="lineno"> 2187</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for NVIC_PRI2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02188"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad02b1193affeeae87f9b1e8af4feded1"> 2188</a></span>&#160;<span class="preprocessor">#define  NVIC_IPR2_PRI_8                     ((uint32_t)0x000000FF)        </span></div><div class="line"><a name="l02189"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga98647b92f40858b03174d73fa9aa50e2"> 2189</a></span>&#160;<span class="preprocessor">#define  NVIC_IPR2_PRI_9                     ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l02190"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2498ad6390c001f5520f17600935041"> 2190</a></span>&#160;<span class="preprocessor">#define  NVIC_IPR2_PRI_10                    ((uint32_t)0x00FF0000)        </span></div><div class="line"><a name="l02191"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33f3bb417d3518b39303b9523c1461c1"> 2191</a></span>&#160;<span class="preprocessor">#define  NVIC_IPR2_PRI_11                    ((uint32_t)0xFF000000)        </span></div><div class="line"><a name="l02193"></a><span class="lineno"> 2193</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for NVIC_PRI3 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02194"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a5871dc95a2ca809773a1dde818c63c"> 2194</a></span>&#160;<span class="preprocessor">#define  NVIC_IPR3_PRI_12                    ((uint32_t)0x000000FF)        </span></div><div class="line"><a name="l02195"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada03b8dae40bf704e4bf523d1aa22496"> 2195</a></span>&#160;<span class="preprocessor">#define  NVIC_IPR3_PRI_13                    ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l02196"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga966d733853ca1b07d12b7c66bfe7eb3c"> 2196</a></span>&#160;<span class="preprocessor">#define  NVIC_IPR3_PRI_14                    ((uint32_t)0x00FF0000)        </span></div><div class="line"><a name="l02197"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9bd3de39c1d0c6c9efbb9fab3b62d094"> 2197</a></span>&#160;<span class="preprocessor">#define  NVIC_IPR3_PRI_15                    ((uint32_t)0xFF000000)        </span></div><div class="line"><a name="l02199"></a><span class="lineno"> 2199</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for NVIC_PRI4 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02200"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbc57da3ac7ef9d6de3b0a1ad84a35c3"> 2200</a></span>&#160;<span class="preprocessor">#define  NVIC_IPR4_PRI_16                    ((uint32_t)0x000000FF)        </span></div><div class="line"><a name="l02201"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fbcf647ec5f3b88447c40d82cbba784"> 2201</a></span>&#160;<span class="preprocessor">#define  NVIC_IPR4_PRI_17                    ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l02202"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5980ea116aae6400b74fcbb7ab69db05"> 2202</a></span>&#160;<span class="preprocessor">#define  NVIC_IPR4_PRI_18                    ((uint32_t)0x00FF0000)        </span></div><div class="line"><a name="l02203"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d53e0b085d3151bead07fae93f507b8"> 2203</a></span>&#160;<span class="preprocessor">#define  NVIC_IPR4_PRI_19                    ((uint32_t)0xFF000000)        </span></div><div class="line"><a name="l02205"></a><span class="lineno"> 2205</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for NVIC_PRI5 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02206"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa03b60b41f202d008226bc4a9596a833"> 2206</a></span>&#160;<span class="preprocessor">#define  NVIC_IPR5_PRI_20                    ((uint32_t)0x000000FF)        </span></div><div class="line"><a name="l02207"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac98a9cb7398fba35957f0d9a39451506"> 2207</a></span>&#160;<span class="preprocessor">#define  NVIC_IPR5_PRI_21                    ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l02208"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8b37a77e86e910e5f16fec4c1bac200"> 2208</a></span>&#160;<span class="preprocessor">#define  NVIC_IPR5_PRI_22                    ((uint32_t)0x00FF0000)        </span></div><div class="line"><a name="l02209"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc2bc84f21dc418ebca068a7a74fbf13"> 2209</a></span>&#160;<span class="preprocessor">#define  NVIC_IPR5_PRI_23                    ((uint32_t)0xFF000000)        </span></div><div class="line"><a name="l02211"></a><span class="lineno"> 2211</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for NVIC_PRI6 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02212"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac35639332d0dd2169659dacb334be746"> 2212</a></span>&#160;<span class="preprocessor">#define  NVIC_IPR6_PRI_24                    ((uint32_t)0x000000FF)        </span></div><div class="line"><a name="l02213"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31813e988f709143c47b376411b63be3"> 2213</a></span>&#160;<span class="preprocessor">#define  NVIC_IPR6_PRI_25                    ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l02214"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae874a405758adfc16a21ab2492cc01aa"> 2214</a></span>&#160;<span class="preprocessor">#define  NVIC_IPR6_PRI_26                    ((uint32_t)0x00FF0000)        </span></div><div class="line"><a name="l02215"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6cc988dabd555381a1e8546e8b0d4152"> 2215</a></span>&#160;<span class="preprocessor">#define  NVIC_IPR6_PRI_27                    ((uint32_t)0xFF000000)        </span></div><div class="line"><a name="l02217"></a><span class="lineno"> 2217</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for NVIC_PRI7 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02218"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c01a412ea1d6b0659e53f23edaa42b9"> 2218</a></span>&#160;<span class="preprocessor">#define  NVIC_IPR7_PRI_28                    ((uint32_t)0x000000FF)        </span></div><div class="line"><a name="l02219"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab867187fcd218881e0309938fe902674"> 2219</a></span>&#160;<span class="preprocessor">#define  NVIC_IPR7_PRI_29                    ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l02220"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe7e7058f4cf233a7b220bfeb1048443"> 2220</a></span>&#160;<span class="preprocessor">#define  NVIC_IPR7_PRI_30                    ((uint32_t)0x00FF0000)        </span></div><div class="line"><a name="l02221"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8df57e06dd24110f7a228efa85131bbe"> 2221</a></span>&#160;<span class="preprocessor">#define  NVIC_IPR7_PRI_31                    ((uint32_t)0xFF000000)        </span></div><div class="line"><a name="l02223"></a><span class="lineno"> 2223</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SCB_CPUID register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02224"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d41122756e2a2a01f07f5863312a0b3"> 2224</a></span>&#160;<span class="preprocessor">#define  SCB_CPUID_REVISION                  ((uint32_t)0x0000000F)        </span></div><div class="line"><a name="l02225"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga550badbbe87c076419c0cc1c914b6d3c"> 2225</a></span>&#160;<span class="preprocessor">#define  SCB_CPUID_PARTNO                    ((uint32_t)0x0000FFF0)        </span></div><div class="line"><a name="l02226"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga601f7f9ef2f371fc3316931cacddd914"> 2226</a></span>&#160;<span class="preprocessor">#define  SCB_CPUID_Constant                  ((uint32_t)0x000F0000)        </span></div><div class="line"><a name="l02227"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2918ac8b94d21ece6e60d8e57466b3ac"> 2227</a></span>&#160;<span class="preprocessor">#define  SCB_CPUID_VARIANT                   ((uint32_t)0x00F00000)        </span></div><div class="line"><a name="l02228"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07d13461f7ac56baf2bc2005f49b08c9"> 2228</a></span>&#160;<span class="preprocessor">#define  SCB_CPUID_IMPLEMENTER               ((uint32_t)0xFF000000)        </span></div><div class="line"><a name="l02230"></a><span class="lineno"> 2230</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SCB_ICSR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02231"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa03823cedb24b4d4c95812f121a2f493"> 2231</a></span>&#160;<span class="preprocessor">#define  SCB_ICSR_VECTACTIVE                 ((uint32_t)0x000001FF)        </span></div><div class="line"><a name="l02232"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga842275c9ea59be843c92d28bda1e554c"> 2232</a></span>&#160;<span class="preprocessor">#define  SCB_ICSR_RETTOBASE                  ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l02233"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91ba96d4d975d2ad3cd43c091b1e65af"> 2233</a></span>&#160;<span class="preprocessor">#define  SCB_ICSR_VECTPENDING                ((uint32_t)0x003FF000)        </span></div><div class="line"><a name="l02234"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddc9f4da4f73fd9aaeee3a8c97dac8c2"> 2234</a></span>&#160;<span class="preprocessor">#define  SCB_ICSR_ISRPENDING                 ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l02235"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga699279156aae0333110fe24a5e4e3d21"> 2235</a></span>&#160;<span class="preprocessor">#define  SCB_ICSR_ISRPREEMPT                 ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l02236"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga739c687961a5555b6a3903b617461892"> 2236</a></span>&#160;<span class="preprocessor">#define  SCB_ICSR_PENDSTCLR                  ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l02237"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1208f2e1fba16f8ce1fd533f48228898"> 2237</a></span>&#160;<span class="preprocessor">#define  SCB_ICSR_PENDSTSET                  ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l02238"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84b3c1eebacbbc3d33ecf875e2e298a1"> 2238</a></span>&#160;<span class="preprocessor">#define  SCB_ICSR_PENDSVCLR                  ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l02239"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d08b3c1bd96c4c12dddd25aea063e35"> 2239</a></span>&#160;<span class="preprocessor">#define  SCB_ICSR_PENDSVSET                  ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l02240"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a7d69b63652f05f4ff9b72d110dec7a"> 2240</a></span>&#160;<span class="preprocessor">#define  SCB_ICSR_NMIPENDSET                 ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l02242"></a><span class="lineno"> 2242</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SCB_VTOR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02243"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a53fe56449df9763635b9ef14ec4eef"> 2243</a></span>&#160;<span class="preprocessor">#define  SCB_VTOR_TBLOFF                     ((uint32_t)0x1FFFFF80)        </span></div><div class="line"><a name="l02244"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadfbd687e656472904d65b6e76e60d32c"> 2244</a></span>&#160;<span class="preprocessor">#define  SCB_VTOR_TBLBASE                    ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l02247"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec31f9ed3b476e1ec623b0d89df51280"> 2247</a></span>&#160;<span class="preprocessor">#define  SCB_AIRCR_VECTRESET                 ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l02248"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3d9b3c94c860a0b0b038285ca817fd3"> 2248</a></span>&#160;<span class="preprocessor">#define  SCB_AIRCR_VECTCLRACTIVE             ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l02249"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86c65d10100e2fb5fdcf826b2573b5d8"> 2249</a></span>&#160;<span class="preprocessor">#define  SCB_AIRCR_SYSRESETREQ               ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l02251"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga562fa27a50d34fb3e182eb90d1de7457"> 2251</a></span>&#160;<span class="preprocessor">#define  SCB_AIRCR_PRIGROUP                  ((uint32_t)0x00000700)        </span></div><div class="line"><a name="l02252"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73ed5772b7584aa9100568c39883e2e2"> 2252</a></span>&#160;<span class="preprocessor">#define  SCB_AIRCR_PRIGROUP_0                ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l02253"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae71495c63cf23ccc57ef1d00ce05bccd"> 2253</a></span>&#160;<span class="preprocessor">#define  SCB_AIRCR_PRIGROUP_1                ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l02254"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga355be0b34a767b11718c8e3640e8de7e"> 2254</a></span>&#160;<span class="preprocessor">#define  SCB_AIRCR_PRIGROUP_2                ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l02256"></a><span class="lineno"> 2256</span>&#160;<span class="preprocessor"></span><span class="comment">/* prority group configuration */</span><span class="preprocessor"></span></div><div class="line"><a name="l02257"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga10749836707315bc2ede47d13478bf1d"> 2257</a></span>&#160;<span class="preprocessor">#define  SCB_AIRCR_PRIGROUP0                 ((uint32_t)0x00000000)        </span></div><div class="line"><a name="l02258"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga372eac3d95632115359a016557cc9692"> 2258</a></span>&#160;<span class="preprocessor">#define  SCB_AIRCR_PRIGROUP1                 ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l02259"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa75877ae3cc09849e0c4ccf2711d4780"> 2259</a></span>&#160;<span class="preprocessor">#define  SCB_AIRCR_PRIGROUP2                 ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l02260"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf8f6a9d617d3fed71ee7379243560d1"> 2260</a></span>&#160;<span class="preprocessor">#define  SCB_AIRCR_PRIGROUP3                 ((uint32_t)0x00000300)        </span></div><div class="line"><a name="l02261"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9dfd544733beb12e6097d3c58cfccee5"> 2261</a></span>&#160;<span class="preprocessor">#define  SCB_AIRCR_PRIGROUP4                 ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l02262"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0fb910c0ebae3006b6f6892794627268"> 2262</a></span>&#160;<span class="preprocessor">#define  SCB_AIRCR_PRIGROUP5                 ((uint32_t)0x00000500)        </span></div><div class="line"><a name="l02263"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe7aa631763933a39471da41af3cfb54"> 2263</a></span>&#160;<span class="preprocessor">#define  SCB_AIRCR_PRIGROUP6                 ((uint32_t)0x00000600)        </span></div><div class="line"><a name="l02264"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2decaa6e4210f1432b59b6939808c61c"> 2264</a></span>&#160;<span class="preprocessor">#define  SCB_AIRCR_PRIGROUP7                 ((uint32_t)0x00000700)        </span></div><div class="line"><a name="l02266"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade5876f1c12d6322a188b09efe77f69d"> 2266</a></span>&#160;<span class="preprocessor">#define  SCB_AIRCR_ENDIANESS                 ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l02267"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9c09346491834693c481c5d5a20886d"> 2267</a></span>&#160;<span class="preprocessor">#define  SCB_AIRCR_VECTKEY                   ((uint32_t)0xFFFF0000)        </span></div><div class="line"><a name="l02269"></a><span class="lineno"> 2269</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SCB_SCR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02270"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef484612839a04567ebaeeb57ca0b015"> 2270</a></span>&#160;<span class="preprocessor">#define  SCB_SCR_SLEEPONEXIT                 ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l02271"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4f4f02bfc91aef800b88fa58329cb92"> 2271</a></span>&#160;<span class="preprocessor">#define  SCB_SCR_SLEEPDEEP                   ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l02272"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe02e0bb7621be2b7c53f4acd9e8f8c5"> 2272</a></span>&#160;<span class="preprocessor">#define  SCB_SCR_SEVONPEND                   ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l02274"></a><span class="lineno"> 2274</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for SCB_CCR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02275"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga737bd09d6c94b325cfe96733585ee307"> 2275</a></span>&#160;<span class="preprocessor">#define  SCB_CCR_NONBASETHRDENA              ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l02276"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f3eb65ed64479d1c4223b69be60a786"> 2276</a></span>&#160;<span class="preprocessor">#define  SCB_CCR_USERSETMPEND                ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l02277"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a075d1f9722f6972ed1a98305e24cf9"> 2277</a></span>&#160;<span class="preprocessor">#define  SCB_CCR_UNALIGN_TRP                 ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l02278"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a1ca0625d0b4b5be3c4332258c28ec4"> 2278</a></span>&#160;<span class="preprocessor">#define  SCB_CCR_DIV_0_TRP                   ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l02279"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga985f7560606f6e257a8b2bc2671ed33d"> 2279</a></span>&#160;<span class="preprocessor">#define  SCB_CCR_BFHFNMIGN                   ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l02280"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c71d4e534d7d822ce32c3dec82bebd9"> 2280</a></span>&#160;<span class="preprocessor">#define  SCB_CCR_STKALIGN                    ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l02282"></a><span class="lineno"> 2282</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SCB_SHPR register ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02283"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60573307b1130b04328515e7763d46ae"> 2283</a></span>&#160;<span class="preprocessor">#define  SCB_SHPR_PRI_N                      ((uint32_t)0x000000FF)        </span></div><div class="line"><a name="l02284"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga983c00520a6b78a9460ae3111dfa30e8"> 2284</a></span>&#160;<span class="preprocessor">#define  SCB_SHPR_PRI_N1                     ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l02285"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab95e7b7b52dfa7c7a36f58aa0647b7fc"> 2285</a></span>&#160;<span class="preprocessor">#define  SCB_SHPR_PRI_N2                     ((uint32_t)0x00FF0000)        </span></div><div class="line"><a name="l02286"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ddf910806ca32e520bffc56c4cbca4a"> 2286</a></span>&#160;<span class="preprocessor">#define  SCB_SHPR_PRI_N3                     ((uint32_t)0xFF000000)        </span></div><div class="line"><a name="l02288"></a><span class="lineno"> 2288</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SCB_SHCSR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02289"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7e9f142e8f310010b8314e41d21bef1"> 2289</a></span>&#160;<span class="preprocessor">#define  SCB_SHCSR_MEMFAULTACT               ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l02290"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22a35f7e2e94c192befb04bab6976598"> 2290</a></span>&#160;<span class="preprocessor">#define  SCB_SHCSR_BUSFAULTACT               ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l02291"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab6121f12dfa519ab80357d2389830990"> 2291</a></span>&#160;<span class="preprocessor">#define  SCB_SHCSR_USGFAULTACT               ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l02292"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga395ad78789946e84ddbb0a91a575331d"> 2292</a></span>&#160;<span class="preprocessor">#define  SCB_SHCSR_SVCALLACT                 ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l02293"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d926840743a22c4ff50db650b2a0d75"> 2293</a></span>&#160;<span class="preprocessor">#define  SCB_SHCSR_MONITORACT                ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l02294"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5ce384582328f1a9d38466239e03017"> 2294</a></span>&#160;<span class="preprocessor">#define  SCB_SHCSR_PENDSVACT                 ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l02295"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f474b85e95da35c9ee1f59d3e3ffbdb"> 2295</a></span>&#160;<span class="preprocessor">#define  SCB_SHCSR_SYSTICKACT                ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l02296"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d4a7079ca06fdca02ebe45cd6432cd0"> 2296</a></span>&#160;<span class="preprocessor">#define  SCB_SHCSR_USGFAULTPENDED            ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l02297"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafac0c649448a364c53b212ba515e433d"> 2297</a></span>&#160;<span class="preprocessor">#define  SCB_SHCSR_MEMFAULTPENDED            ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l02298"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c2813665d25281e4777600f0cbdc99c"> 2298</a></span>&#160;<span class="preprocessor">#define  SCB_SHCSR_BUSFAULTPENDED            ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l02299"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1300357a6f3ff42e08be39ed6dbfea73"> 2299</a></span>&#160;<span class="preprocessor">#define  SCB_SHCSR_SVCALLPENDED              ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l02300"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2465518e8ed884599f6b882f27ee6f0"> 2300</a></span>&#160;<span class="preprocessor">#define  SCB_SHCSR_MEMFAULTENA               ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l02301"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga213b425d7d1da3cbaf977d90dc29297d"> 2301</a></span>&#160;<span class="preprocessor">#define  SCB_SHCSR_BUSFAULTENA               ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l02302"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5cc5ea368212d871d8fce47fee90527a"> 2302</a></span>&#160;<span class="preprocessor">#define  SCB_SHCSR_USGFAULTENA               ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l02304"></a><span class="lineno"> 2304</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SCB_CFSR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02305"></a><span class="lineno"> 2305</span>&#160;</div><div class="line"><a name="l02306"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc88b5969d2dbb51bf897110d3cc0242"> 2306</a></span>&#160;<span class="preprocessor">#define  SCB_CFSR_IACCVIOL                   ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l02307"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f410df03c7f484fabaa4119abd9746d"> 2307</a></span>&#160;<span class="preprocessor">#define  SCB_CFSR_DACCVIOL                   ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l02308"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5332dd0529939aff8423098fa15ad0dc"> 2308</a></span>&#160;<span class="preprocessor">#define  SCB_CFSR_MUNSTKERR                  ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l02309"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b1e442beded4c10598ed3004e8189cb"> 2309</a></span>&#160;<span class="preprocessor">#define  SCB_CFSR_MSTKERR                    ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l02310"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa36c9f483ec60455b3b1c26ea982e214"> 2310</a></span>&#160;<span class="preprocessor">#define  SCB_CFSR_MMARVALID                  ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l02312"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga378bbf2518753b08a0c179c2e268dc50"> 2312</a></span>&#160;<span class="preprocessor">#define  SCB_CFSR_IBUSERR                    ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l02313"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5eaebb9d9bc21b989cd725c6e6f15803"> 2313</a></span>&#160;<span class="preprocessor">#define  SCB_CFSR_PRECISERR                  ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l02314"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2464f89eaba18baa6249586cc5b79b3"> 2314</a></span>&#160;<span class="preprocessor">#define  SCB_CFSR_IMPRECISERR                ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l02315"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0d8bc67ad889cf6e7ae4f2f25add5fe"> 2315</a></span>&#160;<span class="preprocessor">#define  SCB_CFSR_UNSTKERR                   ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l02316"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga923371d7146ba7049580ade8ade972b7"> 2316</a></span>&#160;<span class="preprocessor">#define  SCB_CFSR_STKERR                     ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l02317"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab98e5207b4666912c14d8d025fd945e9"> 2317</a></span>&#160;<span class="preprocessor">#define  SCB_CFSR_BFARVALID                  ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l02319"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb585bfb9849d490ca5a9c5309e15d92"> 2319</a></span>&#160;<span class="preprocessor">#define  SCB_CFSR_UNDEFINSTR                 ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l02320"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93d1d5e9fda7e579adf017c6e1fd391c"> 2320</a></span>&#160;<span class="preprocessor">#define  SCB_CFSR_INVSTATE                   ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l02321"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaced0c08c35b56d5b9b2c2c2bed7b869b"> 2321</a></span>&#160;<span class="preprocessor">#define  SCB_CFSR_INVPC                      ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l02322"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc890a270e6baf8bb6c76ca81d70236d"> 2322</a></span>&#160;<span class="preprocessor">#define  SCB_CFSR_NOCP                       ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l02323"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8f4e8e6fa2c0a706df0dd0d167cfe10"> 2323</a></span>&#160;<span class="preprocessor">#define  SCB_CFSR_UNALIGNED                  ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l02324"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9ae7e5d5a7432cfd436d2e09a3dab84"> 2324</a></span>&#160;<span class="preprocessor">#define  SCB_CFSR_DIVBYZERO                  ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l02326"></a><span class="lineno"> 2326</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SCB_HFSR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02327"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3027c1edb7f5348120c336517b1c5981"> 2327</a></span>&#160;<span class="preprocessor">#define  SCB_HFSR_VECTTBL                    ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l02328"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac83ebdcd8f8eb57b964e6f7d28836a93"> 2328</a></span>&#160;<span class="preprocessor">#define  SCB_HFSR_FORCED                     ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l02329"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bc4429b8cd51f602af4c81510d0d156"> 2329</a></span>&#160;<span class="preprocessor">#define  SCB_HFSR_DEBUGEVT                   ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l02331"></a><span class="lineno"> 2331</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SCB_DFSR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02332"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1a7fe275734a0e3c6fc8fc61f32153f"> 2332</a></span>&#160;<span class="preprocessor">#define  SCB_DFSR_HALTED                     ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l02333"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e74763573130dd268a2723c4ef8ff16"> 2333</a></span>&#160;<span class="preprocessor">#define  SCB_DFSR_BKPT                       ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l02334"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57b2711bf71bcd58516b0fe600e7efb1"> 2334</a></span>&#160;<span class="preprocessor">#define  SCB_DFSR_DWTTRAP                    ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l02335"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca3d7db2d008e5b0bb5e0ae8a4dc266a"> 2335</a></span>&#160;<span class="preprocessor">#define  SCB_DFSR_VCATCH                     ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l02336"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga823718971909cfa0883c39bc86b97197"> 2336</a></span>&#160;<span class="preprocessor">#define  SCB_DFSR_EXTERNAL                   ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l02338"></a><span class="lineno"> 2338</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SCB_MMFAR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02339"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e67a3513cfb4a2989f2bcd3e680f3a6"> 2339</a></span>&#160;<span class="preprocessor">#define  SCB_MMFAR_ADDRESS                   ((uint32_t)0xFFFFFFFF)        </span></div><div class="line"><a name="l02341"></a><span class="lineno"> 2341</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SCB_BFAR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02342"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fa557e7e79fafad57070e8a9fbafd1b"> 2342</a></span>&#160;<span class="preprocessor">#define  SCB_BFAR_ADDRESS                    ((uint32_t)0xFFFFFFFF)        </span></div><div class="line"><a name="l02344"></a><span class="lineno"> 2344</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SCB_afsr register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02345"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46cd60d29b6615de7c70a9d4bfc6297d"> 2345</a></span>&#160;<span class="preprocessor">#define  SCB_AFSR_IMPDEF                     ((uint32_t)0xFFFFFFFF)        </span></div><div class="line"><a name="l02347"></a><span class="lineno"> 2347</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02348"></a><span class="lineno"> 2348</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l02349"></a><span class="lineno"> 2349</span>&#160;<span class="comment">/*                    External Interrupt/Event Controller                     */</span></div><div class="line"><a name="l02350"></a><span class="lineno"> 2350</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l02351"></a><span class="lineno"> 2351</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l02352"></a><span class="lineno"> 2352</span>&#160;</div><div class="line"><a name="l02353"></a><span class="lineno"> 2353</span>&#160;<span class="comment">/*******************  Bit definition for EXTI_IMR register  *******************/</span></div><div class="line"><a name="l02354"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad03b2ba6cde99065627fccabd54ac097"> 2354</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR0                        ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l02355"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaaf3f9a86c620149893db38c83f8ba58"> 2355</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR1                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l02356"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71604d1c29973c5e2bf69c8e94e89f67"> 2356</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR2                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l02357"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5edd42f9b2129c18cfa3c3598dcd1134"> 2357</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR3                        ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l02358"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23e920ad334439cd2ad4d683054914e3"> 2358</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR4                        ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l02359"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7cd3c5a2e4c4cb9b81e8965fcbf1c3a5"> 2359</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR5                        ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l02360"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5533c8ec796e3bbc9dc4474376056e06"> 2360</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR6                        ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l02361"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab620165d3fea1c564fcf1016805a1a8e"> 2361</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR7                        ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l02362"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88e8b274e4398fdcb1c68da2b6320d5b"> 2362</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR8                        ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l02363"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4d177dcf33bb9a34f8590ec509746e8"> 2363</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR9                        ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l02364"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fd7db9a1ce82c152ca7bc6fddf31366"> 2364</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR10                       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l02365"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68cfe8fe938fcb0fc6925bf493ccfaa7"> 2365</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR11                       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l02366"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad21caf923d2083fb106852493667c16e"> 2366</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR12                       ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l02367"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e1938a063c48d7d6504cb32f7965c0e"> 2367</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR13                       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l02368"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8827cee06670f256bc8f6301bea9cab"> 2368</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR14                       ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l02369"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88d9990be7f8f9e530a9f930a365fa44"> 2369</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR15                       ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l02370"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7419f78ed9044bdd237b452ef49e1b7f"> 2370</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR16                       ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l02371"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4489fa85d1552b8f40faed93483a5d35"> 2371</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR17                       ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l02372"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05e16f2cda40cca58a45458cc44d510f"> 2372</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR18                       ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l02373"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad47f7a023cbba165dfb95845d3c8c55c"> 2373</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR19                       ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l02375"></a><span class="lineno"> 2375</span>&#160;<span class="preprocessor"></span><span class="comment">/* References Defines */</span><span class="preprocessor"></span></div><div class="line"><a name="l02376"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae43e6abdba2e7d7b7eaa07b268f288b3"> 2376</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM0 EXTI_IMR_MR0</span></div><div class="line"><a name="l02377"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1498c6a9cb8eb9842b83a2e91b3c290d"> 2377</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM1 EXTI_IMR_MR1</span></div><div class="line"><a name="l02378"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga10013221a5de01374bb63623ca68d5a5"> 2378</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM2 EXTI_IMR_MR2</span></div><div class="line"><a name="l02379"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a7e8e899926ae962ae34dc9d143fd09"> 2379</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM3 EXTI_IMR_MR3</span></div><div class="line"><a name="l02380"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadad3c244ed0a107b5c4f96470a914348"> 2380</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM4 EXTI_IMR_MR4</span></div><div class="line"><a name="l02381"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91070bca3731cbe48e7bc97de97631a5"> 2381</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM5 EXTI_IMR_MR5</span></div><div class="line"><a name="l02382"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ab55682980062f57cdb981aa649fbf3"> 2382</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM6 EXTI_IMR_MR6</span></div><div class="line"><a name="l02383"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd6ee214b24d450efe0c52d0b1dae0f4"> 2383</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM7 EXTI_IMR_MR7</span></div><div class="line"><a name="l02384"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc41defd6bd026adde49d44ad1e8a5c4"> 2384</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM8 EXTI_IMR_MR8</span></div><div class="line"><a name="l02385"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a43b1d5d7f5dabbc44b03bdab7a6c3e"> 2385</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM9 EXTI_IMR_MR9</span></div><div class="line"><a name="l02386"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e31c6dd167542dc8660c7dd6f31e0e9"> 2386</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM10 EXTI_IMR_MR10</span></div><div class="line"><a name="l02387"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5441a9f074c104d67a7629467724f3a0"> 2387</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM11 EXTI_IMR_MR11</span></div><div class="line"><a name="l02388"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab736b78d54e4ae9b5f1ee0bebbda1e4d"> 2388</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM12 EXTI_IMR_MR12</span></div><div class="line"><a name="l02389"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b835eee91599273c334d6bed80bdaca"> 2389</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM13 EXTI_IMR_MR13</span></div><div class="line"><a name="l02390"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga933e1e28d08958b9800cbfbea953b9e6"> 2390</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM14 EXTI_IMR_MR14</span></div><div class="line"><a name="l02391"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16ac63565a42896a10eb5b56d45df7f1"> 2391</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM15 EXTI_IMR_MR15</span></div><div class="line"><a name="l02392"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33e28d73aacdcc55491fe44c2e840398"> 2392</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM16 EXTI_IMR_MR16</span></div><div class="line"><a name="l02393"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0db46755679e595721057e90574b1434"> 2393</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM17 EXTI_IMR_MR17</span></div><div class="line"><a name="l02394"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f0a2063e564c44ba51733e0fcf25745"> 2394</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM18 EXTI_IMR_MR18</span></div><div class="line"><a name="l02395"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8cc8bc70fd30f54311218abe6c52c21c"> 2395</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM19 EXTI_IMR_MR19</span></div><div class="line"><a name="l02396"></a><span class="lineno"> 2396</span>&#160;</div><div class="line"><a name="l02397"></a><span class="lineno"> 2397</span>&#160;<span class="comment">/*******************  Bit definition for EXTI_EMR register  *******************/</span></div><div class="line"><a name="l02398"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga515c0dc6d2472e06a89e4bb19725e8f3"> 2398</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR0                        ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l02399"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d88e7c10e5985fa425ea7ab4fe4c3e5"> 2399</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR1                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l02400"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga460d5d4c0b53bcc04d5804e1204ded21"> 2400</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR2                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l02401"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73944983ce5a6bde9dc172b4f483898c"> 2401</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR3                        ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l02402"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab80f809ead83e747677a31c80c6aae03"> 2402</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR4                        ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l02403"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65976f75b703f740dea3562ba3b8db59"> 2403</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR5                        ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l02404"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea480bd932cd1fa0904f5eb1caee9a12"> 2404</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR6                        ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l02405"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbb27ff8664928994ef96f87052d14be"> 2405</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR7                        ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l02406"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ed4b371da871ffd0cc12ee00147282f"> 2406</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR8                        ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l02407"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga109af342179fff1fccfdde582834867a"> 2407</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR9                        ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l02408"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf342d34ed1b8e4aa916bf49e30c2a234"> 2408</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR10                       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l02409"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ec516af1de770c82c3c9c458cbc0172"> 2409</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR11                       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l02410"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15732553e5b0de9f58180a0b024d4cad"> 2410</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR12                       ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l02411"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fd2ec6472e46869956acb28f5e1b55f"> 2411</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR13                       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l02412"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaecf5890ea71eea034ec1cd9e96284f89"> 2412</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR14                       ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l02413"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a7bacc32351a36aefcd5614abc76ae3"> 2413</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR15                       ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l02414"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34b1a6934265da759bc061f73d5d1374"> 2414</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR16                       ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l02415"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a30aa20cf475eecf7e15171e83035e4"> 2415</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR17                       ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l02416"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25eee729b57b4c78a0613c184fc539e5"> 2416</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR18                       ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l02417"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaeababa85e5ebe6aa93d011d83fd7994"> 2417</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR19                       ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l02419"></a><span class="lineno"> 2419</span>&#160;<span class="preprocessor"></span><span class="comment">/* References Defines */</span><span class="preprocessor"></span></div><div class="line"><a name="l02420"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf972d7547ed83843150667c301a9d348"> 2420</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM0 EXTI_EMR_MR0</span></div><div class="line"><a name="l02421"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07843e6ff5b4ddd02bcf6c66a08cac93"> 2421</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM1 EXTI_EMR_MR1</span></div><div class="line"><a name="l02422"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga703c31569533b3b6d76f99da69b4d168"> 2422</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM2 EXTI_EMR_MR2</span></div><div class="line"><a name="l02423"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f2bd51b6a0981492a29436ef2b53344"> 2423</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM3 EXTI_EMR_MR3</span></div><div class="line"><a name="l02424"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a3f176db76b4eb2cc1400f76afc967a"> 2424</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM4 EXTI_EMR_MR4</span></div><div class="line"><a name="l02425"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc0210d29dceb5682d01786b6fcf47fe"> 2425</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM5 EXTI_EMR_MR5</span></div><div class="line"><a name="l02426"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c05702eec349cbbcce9b7bc825e2fd8"> 2426</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM6 EXTI_EMR_MR6</span></div><div class="line"><a name="l02427"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf04b9ef7548fb0564beae69739bdea72"> 2427</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM7 EXTI_EMR_MR7</span></div><div class="line"><a name="l02428"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7af57b60f4623e5a65011519dd707991"> 2428</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM8 EXTI_EMR_MR8</span></div><div class="line"><a name="l02429"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3757f0da147b7bb49719cb69096b5bc7"> 2429</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM9 EXTI_EMR_MR9</span></div><div class="line"><a name="l02430"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad548185c3c99b69f3eaec50067999112"> 2430</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM10 EXTI_EMR_MR10</span></div><div class="line"><a name="l02431"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5d0782c45b8b0951c8bbb5e7037a52b"> 2431</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM11 EXTI_EMR_MR11</span></div><div class="line"><a name="l02432"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef9eaec30663289e66b9d9b40682910f"> 2432</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM12 EXTI_EMR_MR12</span></div><div class="line"><a name="l02433"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2fc88afc4ba8231f4368527cc983d50"> 2433</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM13 EXTI_EMR_MR13</span></div><div class="line"><a name="l02434"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf3c10c55ef88bb255f899d0d0939c98"> 2434</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM14 EXTI_EMR_MR14</span></div><div class="line"><a name="l02435"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3690bd10db8f6505368f84d1d360d83"> 2435</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM15 EXTI_EMR_MR15</span></div><div class="line"><a name="l02436"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaadea424b2e5e1e8733e5f8ba76b16c6c"> 2436</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM16 EXTI_EMR_MR16</span></div><div class="line"><a name="l02437"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f640eaa67ff0f9e3e849fdc65f7f34e"> 2437</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM17 EXTI_EMR_MR17</span></div><div class="line"><a name="l02438"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7162c4422ad98bec692f15dda4e011eb"> 2438</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM18 EXTI_EMR_MR18</span></div><div class="line"><a name="l02439"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96076632bf23a1dfb53cfada4008d7b3"> 2439</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM19 EXTI_EMR_MR19</span></div><div class="line"><a name="l02440"></a><span class="lineno"> 2440</span>&#160;</div><div class="line"><a name="l02441"></a><span class="lineno"> 2441</span>&#160;<span class="comment">/******************  Bit definition for EXTI_RTSR register  *******************/</span></div><div class="line"><a name="l02442"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb1823a87cd797a6066681a3256cecc6"> 2442</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR0                       ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l02443"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c42cc3763c52d1061b32219fc441566"> 2443</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR1                       ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l02444"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c073b519f09b130e4ab4039823e290c"> 2444</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR2                       ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l02445"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga090f295579a774c215585a55e5066b11"> 2445</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR3                       ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l02446"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabce4722e99e3f44d40bfb6afb63444cc"> 2446</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR4                       ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l02447"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac57b970ebc88f7bb015119ece9dd32de"> 2447</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR5                       ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l02448"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccc2212ce653d34cf48446ae0a68bed6"> 2448</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR6                       ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l02449"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad380a0bc59524f4a0846a0b91d3c65c1"> 2449</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR7                       ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l02450"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26cd6a5115b0bbe113f39545bff1ee39"> 2450</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR8                       ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l02451"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3127246b2db3571b00c6af2453941d17"> 2451</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR9                       ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l02452"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa29df7ddbd067889992eb60ecddce0e4"> 2452</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR10                      ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l02453"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8cf7a92cdb61b3f8cf6eec9513317ab7"> 2453</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR11                      ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l02454"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0423be12bfb13f34eec9656d6d274e04"> 2454</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR12                      ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l02455"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d5ef451fd76dc0fa9c76d7c520d8f12"> 2455</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR13                      ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l02456"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95b0d883fa0fbc49105bda5596463cda"> 2456</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR14                      ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l02457"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4fe54b09102a18676829c0bafb0aead2"> 2457</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR15                      ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l02458"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8e4fb52990f0fa3fb9bed5b74f1a589"> 2458</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR16                      ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l02459"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0a8fcb63516a4ed0d91b556f696f806"> 2459</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR17                      ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l02460"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca4223b8c4bc8726ac96ec64837f7b62"> 2460</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR18                      ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l02461"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40a722b0c36e832f619b2136f1510b3e"> 2461</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR19                      ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l02463"></a><span class="lineno"> 2463</span>&#160;<span class="preprocessor"></span><span class="comment">/* References Defines */</span><span class="preprocessor"></span></div><div class="line"><a name="l02464"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade996606f4ecfb99bfbd885995dabcb2"> 2464</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_RT0 EXTI_RTSR_TR0</span></div><div class="line"><a name="l02465"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga105a193b7168b2cfafcc233f692808c6"> 2465</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_RT1 EXTI_RTSR_TR1</span></div><div class="line"><a name="l02466"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8cd1d16738c353cfa130dcf89b0014b"> 2466</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_RT2 EXTI_RTSR_TR2</span></div><div class="line"><a name="l02467"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d07f42f4967fe0714b8c015a5626eae"> 2467</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_RT3 EXTI_RTSR_TR3</span></div><div class="line"><a name="l02468"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46a227db84617ef946085cb7d92af824"> 2468</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_RT4 EXTI_RTSR_TR4</span></div><div class="line"><a name="l02469"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ec73c264e9daefed6f6ab5d6fa5b256"> 2469</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_RT5 EXTI_RTSR_TR5</span></div><div class="line"><a name="l02470"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga817e04dd704204e3e59624b04cd90ef9"> 2470</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_RT6 EXTI_RTSR_TR6</span></div><div class="line"><a name="l02471"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8833907ee685681c2354eef94c3b9aac"> 2471</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_RT7 EXTI_RTSR_TR7</span></div><div class="line"><a name="l02472"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6123d1c5b5ae9898e35c326e91ec8d3"> 2472</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_RT8 EXTI_RTSR_TR8</span></div><div class="line"><a name="l02473"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3388bbfa1fecb8968b3df4b8e4cea68"> 2473</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_RT9 EXTI_RTSR_TR9</span></div><div class="line"><a name="l02474"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75f7f15156743871c0e7db2f7272dc91"> 2474</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_RT10 EXTI_RTSR_TR10</span></div><div class="line"><a name="l02475"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8847c64747b7b8239d59531c1500b5e5"> 2475</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_RT11 EXTI_RTSR_TR11</span></div><div class="line"><a name="l02476"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf937ad487f1b00b7aadb958de8f10ec0"> 2476</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_RT12 EXTI_RTSR_TR12</span></div><div class="line"><a name="l02477"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga192076dfb3813cde09a4d963ee264642"> 2477</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_RT13 EXTI_RTSR_TR13</span></div><div class="line"><a name="l02478"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25400decc47ad8c5dd644837d944c75f"> 2478</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_RT14 EXTI_RTSR_TR14</span></div><div class="line"><a name="l02479"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e124438b8592519e189ee8a539b56cf"> 2479</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_RT15 EXTI_RTSR_TR15</span></div><div class="line"><a name="l02480"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12c20c700b8ae5bba65ebf6a4b2023df"> 2480</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_RT16 EXTI_RTSR_TR16</span></div><div class="line"><a name="l02481"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f9ab1c8a2f42518c48e54a95a226ba8"> 2481</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_RT17 EXTI_RTSR_TR17</span></div><div class="line"><a name="l02482"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7bb7f0f57a3133cbb7c48b2d5e49095"> 2482</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_RT18 EXTI_RTSR_TR18</span></div><div class="line"><a name="l02483"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2554d090075ee3f1eefdbcd3e9aa1a0"> 2483</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_RT19 EXTI_RTSR_TR19</span></div><div class="line"><a name="l02484"></a><span class="lineno"> 2484</span>&#160;</div><div class="line"><a name="l02485"></a><span class="lineno"> 2485</span>&#160;<span class="comment">/******************  Bit definition for EXTI_FTSR register  *******************/</span></div><div class="line"><a name="l02486"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacfb6fa5ae3fcaf08aec6d86c3bfefa4c"> 2486</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR0                       ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l02487"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac287be3bd3bad84aed48603dbe8bd4ed"> 2487</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR1                       ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l02488"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c4503803cbe1933cd35519cfc809041"> 2488</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR2                       ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l02489"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23593d2b8a9ec0147bab28765af30e1f"> 2489</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR3                       ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l02490"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa77211bfa8f4d77cf373296954dad6b2"> 2490</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR4                       ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l02491"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga903f9b080c5971dd5d7935e5b87886e2"> 2491</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR5                       ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l02492"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8527cce22f69e02a08ed67a67f8e5ca"> 2492</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR6                       ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l02493"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf408315e497b902922a9bf40a4c6f567"> 2493</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR7                       ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l02494"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00f1bded4d121e21116627b8e80784fc"> 2494</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR8                       ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l02495"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89f0c4de2b6acb75302d206b697f83ef"> 2495</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR9                       ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l02496"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9a2b80699a213f0d2b03658f21ad643"> 2496</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR10                      ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l02497"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c74d4d520406a14c517784cdd5fc6ef"> 2497</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR11                      ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l02498"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3992511ec1785bdf107873b139d74245"> 2498</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR12                      ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l02499"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0714519a1edcba4695f92f1bba70e825"> 2499</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR13                      ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l02500"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b92577e64a95ef2069f1a56176d35ff"> 2500</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR14                      ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l02501"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a6cc515f13ffe1a3620d06fa08addc7"> 2501</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR15                      ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l02502"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1b4b850094ccc48790a1e4616ceebd2"> 2502</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR16                      ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l02503"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga009e618c9563b3a8dcaec493006115c7"> 2503</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR17                      ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l02504"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga405285cdc474ee20085b17ef1f61517e"> 2504</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR18                      ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l02505"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1277527e2fa727fdec2dcc7a300ea1af"> 2505</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR19                      ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l02507"></a><span class="lineno"> 2507</span>&#160;<span class="preprocessor"></span><span class="comment">/* References Defines */</span><span class="preprocessor"></span></div><div class="line"><a name="l02508"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4e24d457b6263d098a448ac265ab507"> 2508</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_FT0 EXTI_FTSR_TR0</span></div><div class="line"><a name="l02509"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92fa926ba0a519efa170ddf7e8d1d762"> 2509</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_FT1 EXTI_FTSR_TR1</span></div><div class="line"><a name="l02510"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac53ad14516f7ff5b143bcf7e9f25c5dd"> 2510</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_FT2 EXTI_FTSR_TR2</span></div><div class="line"><a name="l02511"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5cb46e1bc04a5b92cc3b4054799f2b84"> 2511</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_FT3 EXTI_FTSR_TR3</span></div><div class="line"><a name="l02512"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb41861232228ba312dd7138d3104789"> 2512</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_FT4 EXTI_FTSR_TR4</span></div><div class="line"><a name="l02513"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga439f9a437442982b33f1a1a4d96b93fe"> 2513</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_FT5 EXTI_FTSR_TR5</span></div><div class="line"><a name="l02514"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad533b3f29f33bca5abe0312f3d2fe7a3"> 2514</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_FT6 EXTI_FTSR_TR6</span></div><div class="line"><a name="l02515"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5a35ce0e6cde0f153a19b9af730c801"> 2515</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_FT7 EXTI_FTSR_TR7</span></div><div class="line"><a name="l02516"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac82485ebde5f76e720c96c8f14506756"> 2516</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_FT8 EXTI_FTSR_TR8</span></div><div class="line"><a name="l02517"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7de5945627e67bda047e0398bb5d0b7"> 2517</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_FT9 EXTI_FTSR_TR9</span></div><div class="line"><a name="l02518"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4969598084444af625d4eb046d21a6b6"> 2518</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_FT10 EXTI_FTSR_TR10</span></div><div class="line"><a name="l02519"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga701fe44026dd9b17c32f94079f40f1e4"> 2519</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_FT11 EXTI_FTSR_TR11</span></div><div class="line"><a name="l02520"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69fa152c220b1e7807a611f48cd225b6"> 2520</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_FT12 EXTI_FTSR_TR12</span></div><div class="line"><a name="l02521"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa52d56ee98aefbe60c06a179d72853eb"> 2521</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_FT13 EXTI_FTSR_TR13</span></div><div class="line"><a name="l02522"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31be5e7df3597ac8bef2dbe415126b35"> 2522</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_FT14 EXTI_FTSR_TR14</span></div><div class="line"><a name="l02523"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd1337c43077e8704118fdda4329cb53"> 2523</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_FT15 EXTI_FTSR_TR15</span></div><div class="line"><a name="l02524"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3933dd8f4a674072f26acc7cd9fb0613"> 2524</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_FT16 EXTI_FTSR_TR16</span></div><div class="line"><a name="l02525"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58099b920a04f61430f8251c387ec811"> 2525</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_FT17 EXTI_FTSR_TR17</span></div><div class="line"><a name="l02526"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac73a39d9a142ca248386a6035b37aa51"> 2526</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_FT18 EXTI_FTSR_TR18</span></div><div class="line"><a name="l02527"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d10246d9ff2e7899aa874728d7206ce"> 2527</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_FT19 EXTI_FTSR_TR19</span></div><div class="line"><a name="l02528"></a><span class="lineno"> 2528</span>&#160;</div><div class="line"><a name="l02529"></a><span class="lineno"> 2529</span>&#160;<span class="comment">/******************  Bit definition for EXTI_SWIER register  ******************/</span></div><div class="line"><a name="l02530"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6df16d2e8010a2897888a4acf19cee3"> 2530</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER0                   ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l02531"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb0c3fa5a03204d743ae92ff925421ae"> 2531</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER1                   ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l02532"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6bea1dbaf71e830dd357135524166f4c"> 2532</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER2                   ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l02533"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37395ac6729647ab5ee1fa4ca086c08a"> 2533</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER3                   ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l02534"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab051808f7a1ed9aaf43a3df90fc6a575"> 2534</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER4                   ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l02535"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5b4ace22acacac13ce106b2063a3977"> 2535</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER5                   ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l02536"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8ad0142288597993852e4cf350f61ed"> 2536</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER6                   ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l02537"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabdf8eab3e32cc03ca71f519a9111e28f"> 2537</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER7                   ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l02538"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e83a373926804449d500b115e9090ce"> 2538</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER8                   ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l02539"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab102aa929ffe463ffe9f2db651704a61"> 2539</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER9                   ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l02540"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9d8691936b6cd80ff8e18c0bfe271d7"> 2540</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER10                  ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l02541"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ab9fea9935608ec8ee7fb1e1ae049e7"> 2541</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER11                  ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l02542"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d67869db50c848f57633ebf00566539"> 2542</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER12                  ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l02543"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga930a1d03fe3c32bd65a336ccee418826"> 2543</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER13                  ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l02544"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5d645db667cd63d1a9b91963c543a4b"> 2544</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER14                  ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l02545"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b9e64d5a1779371fa4678713ab18e08"> 2545</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER15                  ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l02546"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55b528743b11f4ab93ae97ee2e639b5b"> 2546</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER16                  ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l02547"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0da944251419887af3a87c86080fb455"> 2547</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER17                  ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l02548"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab07aefbb7a8a18c9338b49d3b10ff068"> 2548</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER18                  ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l02549"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab7c48ac5522385cdb1d7882985f909b"> 2549</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER19                  ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l02551"></a><span class="lineno"> 2551</span>&#160;<span class="preprocessor"></span><span class="comment">/* References Defines */</span><span class="preprocessor"></span></div><div class="line"><a name="l02552"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac72212492fc15f4add39039221fc930e"> 2552</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWI0 EXTI_SWIER_SWIER0</span></div><div class="line"><a name="l02553"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb6effec044086fabbe1ee674f7d6fd8"> 2553</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWI1 EXTI_SWIER_SWIER1</span></div><div class="line"><a name="l02554"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3d713c523d05ff9bf5a42f8568c1f45"> 2554</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWI2 EXTI_SWIER_SWIER2</span></div><div class="line"><a name="l02555"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ca91c7f22a9cd37a51ed57419a0c752"> 2555</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWI3 EXTI_SWIER_SWIER3</span></div><div class="line"><a name="l02556"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ffd0b4a1679b8812582fdd442dca11b"> 2556</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWI4 EXTI_SWIER_SWIER4</span></div><div class="line"><a name="l02557"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b00bc50c98b5ccda290069f553c7302"> 2557</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWI5 EXTI_SWIER_SWIER5</span></div><div class="line"><a name="l02558"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae25872c89a34384821e39692c3d2ed89"> 2558</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWI6 EXTI_SWIER_SWIER6</span></div><div class="line"><a name="l02559"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a9f4768902be3f7463677ec61f3279d"> 2559</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWI7 EXTI_SWIER_SWIER7</span></div><div class="line"><a name="l02560"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37f62d60ec7e63c381e1edc98f14f5d2"> 2560</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWI8 EXTI_SWIER_SWIER8</span></div><div class="line"><a name="l02561"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabedf6ed43b670c247bc507ee66576b7a"> 2561</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWI9 EXTI_SWIER_SWIER9</span></div><div class="line"><a name="l02562"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2229844b665717a3b1f2d08c1d256afd"> 2562</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWI10 EXTI_SWIER_SWIER10</span></div><div class="line"><a name="l02563"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae0eded32a34f28caf0798ba8325c4a1"> 2563</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWI11 EXTI_SWIER_SWIER11</span></div><div class="line"><a name="l02564"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc754c5830e07924ba9ad55b858a7003"> 2564</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWI12 EXTI_SWIER_SWIER12</span></div><div class="line"><a name="l02565"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae17fd16d3b44f3834a0bab7ef1c57137"> 2565</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWI13 EXTI_SWIER_SWIER13</span></div><div class="line"><a name="l02566"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4cbdd7f20aa1c168b27e66c542b5ccac"> 2566</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWI14 EXTI_SWIER_SWIER14</span></div><div class="line"><a name="l02567"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga302e4d08f65cf593c642e27c7423ac00"> 2567</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWI15 EXTI_SWIER_SWIER15</span></div><div class="line"><a name="l02568"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82c48aed3090f01b7adde780e34a8036"> 2568</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWI16 EXTI_SWIER_SWIER16</span></div><div class="line"><a name="l02569"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5cee3ef75832cc0a62c46e8c98d536e1"> 2569</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWI17 EXTI_SWIER_SWIER17</span></div><div class="line"><a name="l02570"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae42a559d31de52c5f57713b1cf82b7f6"> 2570</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWI18 EXTI_SWIER_SWIER18</span></div><div class="line"><a name="l02571"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a1b04be5270a79348e26be05f3dae82"> 2571</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWI19 EXTI_SWIER_SWIER19</span></div><div class="line"><a name="l02572"></a><span class="lineno"> 2572</span>&#160;</div><div class="line"><a name="l02573"></a><span class="lineno"> 2573</span>&#160;<span class="comment">/*******************  Bit definition for EXTI_PR register  ********************/</span></div><div class="line"><a name="l02574"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6da1c8a465606de1f90a74d369fbf25a"> 2574</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR0                         ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l02575"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b9b5f97edeccf442998a65b19e77f25"> 2575</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR1                         ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l02576"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga085d2105381752a0aadc9be5a93ea665"> 2576</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR2                         ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l02577"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga064dab3e0d5689b92125713100555ce0"> 2577</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR3                         ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l02578"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14f73b3693b3353a006d360cb8fd2ddc"> 2578</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR4                         ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l02579"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga319e167fa6e112061997d9a8d79f02f8"> 2579</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR5                         ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l02580"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6f47cd1f602692258985784ed5e8e76"> 2580</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR6                         ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l02581"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa17ea7e3fb89e98fd6a232f453fcff9e"> 2581</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR7                         ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l02582"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa82e0dcb4961a32a9b7ebdf30493156d"> 2582</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR8                         ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l02583"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fcc64f03d79af531febc077f45c48eb"> 2583</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR9                         ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l02584"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ef8e9c691b95763007ed228e98fa108"> 2584</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR10                        ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l02585"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga144f1a41abb7b87a1619c15ba5fb548b"> 2585</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR11                        ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l02586"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1a68025056b8c84bb13635af5e2a07c"> 2586</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR12                        ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l02587"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3471c79d5b19813785387504a1a5f0c4"> 2587</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR13                        ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l02588"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5396ec2dbbee9d7585224fa12273598"> 2588</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR14                        ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l02589"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga149f9d9d6c1aab867734b59db1117c41"> 2589</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR15                        ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l02590"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa47e5b07d5a407198e09f05262f18bba"> 2590</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR16                        ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l02591"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbc7d82eb61e2adf0a955ef0cc97690f"> 2591</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR17                        ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l02592"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga541810a93fbf4cdd9b39f2717f37240d"> 2592</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR18                        ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l02593"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41e43af631a30492e09e5fd5c50f47f5"> 2593</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR19                        ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l02595"></a><span class="lineno"> 2595</span>&#160;<span class="preprocessor"></span><span class="comment">/* References Defines */</span><span class="preprocessor"></span></div><div class="line"><a name="l02596"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94e61172594497bc98d7618afda5d1a5"> 2596</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PIF0 EXTI_PR_PR0</span></div><div class="line"><a name="l02597"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1fa1e26581323fb92a102129fea6cc1"> 2597</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PIF1 EXTI_PR_PR1</span></div><div class="line"><a name="l02598"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62c614636ea1ba38b2c5fa6d727de719"> 2598</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PIF2 EXTI_PR_PR2</span></div><div class="line"><a name="l02599"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf21c846e3ed8d01562a48f379e94cf5"> 2599</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PIF3 EXTI_PR_PR3</span></div><div class="line"><a name="l02600"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb25dc53dd6e1ebcb9ff3eb122bafaa1"> 2600</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PIF4 EXTI_PR_PR4</span></div><div class="line"><a name="l02601"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5681c77b17cfd664ac859e8dcdaf853"> 2601</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PIF5 EXTI_PR_PR5</span></div><div class="line"><a name="l02602"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga926d0d098708c4604d50724479f53722"> 2602</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PIF6 EXTI_PR_PR6</span></div><div class="line"><a name="l02603"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga396a95873380107e44ea8ebf3917101b"> 2603</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PIF7 EXTI_PR_PR7</span></div><div class="line"><a name="l02604"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga768906e566332933fbafc3be7a0ec316"> 2604</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PIF8 EXTI_PR_PR8</span></div><div class="line"><a name="l02605"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d00763abbc7e4aa5fde5cf870c561e0"> 2605</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PIF9 EXTI_PR_PR9</span></div><div class="line"><a name="l02606"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad274c8176debfe13d12966bebd962150"> 2606</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PIF10 EXTI_PR_PR10</span></div><div class="line"><a name="l02607"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc4dbd010478228eee7a8d9ddb24f392"> 2607</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PIF11 EXTI_PR_PR11</span></div><div class="line"><a name="l02608"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29ffb168354d0bccb1cd18ad9e4067cc"> 2608</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PIF12 EXTI_PR_PR12</span></div><div class="line"><a name="l02609"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab22f9bfde0a01c8bc453dc6e18625a50"> 2609</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PIF13 EXTI_PR_PR13</span></div><div class="line"><a name="l02610"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7cc8ed2cb4b1c30b77931d9303954e04"> 2610</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PIF14 EXTI_PR_PR14</span></div><div class="line"><a name="l02611"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7333aceaf98ecd5d07b612fb06b602bb"> 2611</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PIF15 EXTI_PR_PR15</span></div><div class="line"><a name="l02612"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad809b47b726068ccbb2ea7c1ed72c193"> 2612</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PIF16 EXTI_PR_PR16</span></div><div class="line"><a name="l02613"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00422cb319a203bb176a9b0f81ca1580"> 2613</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PIF17 EXTI_PR_PR17</span></div><div class="line"><a name="l02614"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa691ceb6822f92028c354d6ee6e9c51e"> 2614</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PIF18 EXTI_PR_PR18</span></div><div class="line"><a name="l02615"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59388b8ab2753a145947de5853d4f7de"> 2615</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PIF19 EXTI_PR_PR19</span></div><div class="line"><a name="l02616"></a><span class="lineno"> 2616</span>&#160;</div><div class="line"><a name="l02617"></a><span class="lineno"> 2617</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l02618"></a><span class="lineno"> 2618</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l02619"></a><span class="lineno"> 2619</span>&#160;<span class="comment">/*                             DMA Controller                                 */</span></div><div class="line"><a name="l02620"></a><span class="lineno"> 2620</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l02621"></a><span class="lineno"> 2621</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l02622"></a><span class="lineno"> 2622</span>&#160;</div><div class="line"><a name="l02623"></a><span class="lineno"> 2623</span>&#160;<span class="comment">/*******************  Bit definition for DMA_ISR register  ********************/</span></div><div class="line"><a name="l02624"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3475228c998897d0f408a4c5da066186"> 2624</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_GIF1                        ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l02625"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a1522414af27c7fff2cc27edac1d680"> 2625</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_TCIF1                       ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l02626"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f83359698adf05854b55705f78d8a5c"> 2626</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_HTIF1                       ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l02627"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26bfd55e965445ae253a5c5fa8f1769a"> 2627</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_TEIF1                       ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l02628"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44fa823dbb15b829621961efc60d6a95"> 2628</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_GIF2                        ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l02629"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga631741eb4843eda3578808a3d8b527b2"> 2629</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_TCIF2                       ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l02630"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ee1947aef188f437f37d3ff444f8646"> 2630</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_HTIF2                       ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l02631"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bcd07efcadd5fef598edec1cca70e38"> 2631</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_TEIF2                       ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l02632"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb0bd8fb0e580688c5cf617b618bbc17"> 2632</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_GIF3                        ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l02633"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28664595df654d9d8052fb6f9cc48495"> 2633</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_TCIF3                       ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l02634"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53bb9a00737c52faffaaa91ff08b34a1"> 2634</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_HTIF3                       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l02635"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa624379143a2535d7a60d87d59834d10"> 2635</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_TEIF3                       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l02636"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4f69823d44810c353af1f0a89eaf180"> 2636</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_GIF4                        ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l02637"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7d4e46949a35cf037a303bd65a0c87a"> 2637</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_TCIF4                       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l02638"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga684cf326c770f1ab21c604a5f62907ad"> 2638</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_HTIF4                       ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l02639"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12fcc1471918f3e7b293b2d825177253"> 2639</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_TEIF4                       ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l02640"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83d4d9cba635d1e33e3477b773379cfd"> 2640</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_GIF5                        ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l02641"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ea57d09f13edbd6ad8afe9465e0fa70"> 2641</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_TCIF5                       ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l02642"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d1f2b8c82b1e20b4311af8ca9576736"> 2642</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_HTIF5                       ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l02643"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42f9b12c4c80cbb7cd0f94f139c73de3"> 2643</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_TEIF5                       ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l02644"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac55f4836aa8e6cfc9bdcadfabf65b5d8"> 2644</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_GIF6                        ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l02645"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d76395cf6c6ef50e05c96d7ae723058"> 2645</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_TCIF6                       ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l02646"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41b6d9787aeff76a51581d9488b4604f"> 2646</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_HTIF6                       ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l02647"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae47d914969922381708ae06c1c71123a"> 2647</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_TEIF6                       ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l02648"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86f178e879b2d8ceeea351e4750272dd"> 2648</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_GIF7                        ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l02649"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4528af54928542c09502c01827418732"> 2649</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_TCIF7                       ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l02650"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga769016c2b0bf22ff3ad6967b3dc0e2bb"> 2650</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_HTIF7                       ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l02651"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8333b3c78b7d0a07bd4b1e91e902b31"> 2651</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_TEIF7                       ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l02653"></a><span class="lineno"> 2653</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DMA_IFCR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02654"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75ad797334d9fb70750ace14b16e0122"> 2654</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CGIF1                      ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l02655"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60085fa798cf77f80365839e7d88c8f1"> 2655</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CTCIF1                     ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l02656"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66e9aa2475130fbf63db304ceea019eb"> 2656</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CHTIF1                     ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l02657"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga989699cace2fa87efa867b825c1deb29"> 2657</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CTEIF1                     ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l02658"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab907e446bbf1e1400dc5fdbd929d0e5f"> 2658</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CGIF2                      ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l02659"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8505b947a04834750e164dc320dfae09"> 2659</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CTCIF2                     ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l02660"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e769c78024a22b4d1f528ce03ccc760"> 2660</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CHTIF2                     ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l02661"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4abb0afb7dbe362c150bf80c4c751a67"> 2661</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CTEIF2                     ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l02662"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d98e88c334091e20e931372646a6b0d"> 2662</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CGIF3                      ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l02663"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccb4c0c5e0f2e01dec12ba366b83cb4d"> 2663</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CTCIF3                     ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l02664"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2dea86ca2ec8aa945b840f2c1866e1f6"> 2664</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CHTIF3                     ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l02665"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59bad79f1ae37b69b048834808e8d067"> 2665</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CTEIF3                     ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l02666"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73d22139e4567c89e2afcb4aef71104c"> 2666</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CGIF4                      ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l02667"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34b431fd4e034f8333e44594712f75eb"> 2667</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CTCIF4                     ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l02668"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga950664b81ec2d4d843f89ef102107d7b"> 2668</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CHTIF4                     ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l02669"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fdda8f7f2507c1d3988c7310a35d46c"> 2669</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CTEIF4                     ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l02670"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga943245d2a8300854d53fd07bb957a6fc"> 2670</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CGIF5                      ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l02671"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae4c7d1d10beb535aec39de9a8bdc327"> 2671</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CTCIF5                     ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l02672"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c23c727a4dbbc45a356c8418299275d"> 2672</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CHTIF5                     ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l02673"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ec6326d337a773b4ced9d8a680c05a9"> 2673</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CTEIF5                     ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l02674"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7fc61098c5cf9a7d53ddcb155e34c984"> 2674</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CGIF6                      ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l02675"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3dca486df2f235aac8f3975f5f4ab75"> 2675</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CTCIF6                     ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l02676"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae67273db02ffd8f2bfe0a5c93e9282a4"> 2676</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CHTIF6                     ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l02677"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e523c5cbf5594ffe8540c317bce6933"> 2677</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CTEIF6                     ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l02678"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad9f01dfeb289156448f5a5a0ad54099"> 2678</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CGIF7                      ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l02679"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac26181e8c2bd1fddc1e774cb7b621e5b"> 2679</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CTCIF7                     ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l02680"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7378f7a26730bfd5c950b7c7efb9272"> 2680</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CHTIF7                     ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l02681"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4076bf1ed67fb39d4a0175e5943d5f2d"> 2681</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CTEIF7                     ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l02683"></a><span class="lineno"> 2683</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DMA_CCR register   *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02684"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gababa3817d21a78079be76bc26b2c10f2"> 2684</a></span>&#160;<span class="preprocessor">#define  DMA_CCR_EN                          ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l02685"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaba9cd82cab0cca23de038e946f81c6a"> 2685</a></span>&#160;<span class="preprocessor">#define  DMA_CCR_TCIE                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l02686"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f0fae31377ab1d33e36cead97b1811b"> 2686</a></span>&#160;<span class="preprocessor">#define  DMA_CCR_HTIE                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l02687"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3dd2204c9046500140e3c720fb5a415f"> 2687</a></span>&#160;<span class="preprocessor">#define  DMA_CCR_TEIE                        ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l02688"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f1ece172cf3c3e696b86d401d7345a2"> 2688</a></span>&#160;<span class="preprocessor">#define  DMA_CCR_DIR                         ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l02689"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga445471396e741418bcd6f63404f4052c"> 2689</a></span>&#160;<span class="preprocessor">#define  DMA_CCR_CIRC                        ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l02690"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga028cb96357bd24868a74ee1134a35b7e"> 2690</a></span>&#160;<span class="preprocessor">#define  DMA_CCR_PINC                        ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l02691"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa189138f534283d876f654ec9474987e"> 2691</a></span>&#160;<span class="preprocessor">#define  DMA_CCR_MINC                        ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l02693"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a8d824b9bff520523fccfbe57b07516"> 2693</a></span>&#160;<span class="preprocessor">#define  DMA_CCR_PSIZE                       ((uint32_t)0x00000300)        </span></div><div class="line"><a name="l02694"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b3726c7d0fd3b00e33637f163c79128"> 2694</a></span>&#160;<span class="preprocessor">#define  DMA_CCR_PSIZE_0                     ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l02695"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e8d8786f16dda2bef035ba2df15b69d"> 2695</a></span>&#160;<span class="preprocessor">#define  DMA_CCR_PSIZE_1                     ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l02697"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga492495253fe3f05ea83dd3c3dbb5dddf"> 2697</a></span>&#160;<span class="preprocessor">#define  DMA_CCR_MSIZE                       ((uint32_t)0x00000C00)        </span></div><div class="line"><a name="l02698"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga600d3f8200fc42ea6e1c7c8abbd327ad"> 2698</a></span>&#160;<span class="preprocessor">#define  DMA_CCR_MSIZE_0                     ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l02699"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60b9958fbde96f69160ca7edf92d4c27"> 2699</a></span>&#160;<span class="preprocessor">#define  DMA_CCR_MSIZE_1                     ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l02701"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97726688157629243aa59bb60e33c284"> 2701</a></span>&#160;<span class="preprocessor">#define  DMA_CCR_PL                          ((uint32_t)0x00003000)        </span></div><div class="line"><a name="l02702"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa935d7f115297c5e9e10a62efd065247"> 2702</a></span>&#160;<span class="preprocessor">#define  DMA_CCR_PL_0                        ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l02703"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82819927445c9617409bb08e09dc4cd8"> 2703</a></span>&#160;<span class="preprocessor">#define  DMA_CCR_PL_1                        ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l02705"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c87a41026384e25fe2312d03af76215"> 2705</a></span>&#160;<span class="preprocessor">#define  DMA_CCR_MEM2MEM                     ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l02707"></a><span class="lineno"> 2707</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CNDTR  register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02708"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad42c0abbace3b816e7669e27b3676d2a"> 2708</a></span>&#160;<span class="preprocessor">#define  DMA_CNDTR_NDT                       ((uint32_t)0x0000FFFF)            </span></div><div class="line"><a name="l02710"></a><span class="lineno"> 2710</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CPAR  register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02711"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3f5ad05ab0a37eb49692c4d77730eb1"> 2711</a></span>&#160;<span class="preprocessor">#define  DMA_CPAR_PA                         ((uint32_t)0xFFFFFFFF)        </span></div><div class="line"><a name="l02713"></a><span class="lineno"> 2713</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CMAR  register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02714"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaacd9100e19b17a0641359cd158ea0cb7"> 2714</a></span>&#160;<span class="preprocessor">#define  DMA_CMAR_MA                         ((uint32_t)0xFFFFFFFF)        </span></div><div class="line"><a name="l02716"></a><span class="lineno"> 2716</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02717"></a><span class="lineno"> 2717</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l02718"></a><span class="lineno"> 2718</span>&#160;<span class="comment">/*                        Analog to Digital Converter                         */</span></div><div class="line"><a name="l02719"></a><span class="lineno"> 2719</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l02720"></a><span class="lineno"> 2720</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l02721"></a><span class="lineno"> 2721</span>&#160;</div><div class="line"><a name="l02722"></a><span class="lineno"> 2722</span>&#160;<span class="comment">/********************  Bit definition for ADC_SR register  ********************/</span></div><div class="line"><a name="l02723"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b7f27694281e4cad956da567e5583b2"> 2723</a></span>&#160;<span class="preprocessor">#define  ADC_SR_AWD                          ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l02724"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3dc295c5253743aeb2cda582953b7b53"> 2724</a></span>&#160;<span class="preprocessor">#define  ADC_SR_EOC                          ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l02725"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc9f07589bb1a4e398781df372389b56"> 2725</a></span>&#160;<span class="preprocessor">#define  ADC_SR_JEOC                         ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l02726"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7340a01ffec051c06e80a037eee58a14"> 2726</a></span>&#160;<span class="preprocessor">#define  ADC_SR_JSTRT                        ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l02727"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45eb11ad986d8220cde9fa47a91ed222"> 2727</a></span>&#160;<span class="preprocessor">#define  ADC_SR_STRT                         ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l02729"></a><span class="lineno"> 2729</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_CR1 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02730"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8bb755c7059bb2d4f5e2e999d2a2677"> 2730</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_AWDCH                       ((uint32_t)0x0000001F)        </span></div><div class="line"><a name="l02731"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18725d77c35c173cdb5bdab658d9dace"> 2731</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_AWDCH_0                     ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l02732"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcd37244d74db7c9a34a4f08b94301ae"> 2732</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_AWDCH_1                     ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l02733"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga625eebdc95937325cad90a151853f5a0"> 2733</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_AWDCH_2                     ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l02734"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb768d4aafbabc114d4650cf962392ec"> 2734</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_AWDCH_3                     ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l02735"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf37f3c0d7c72192803d0772e076cf8ee"> 2735</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_AWDCH_4                     ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l02737"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa39fee2e812a7ca45998cccf32e90aea"> 2737</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_EOCIE                       ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l02738"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd44f86b189696d5a3780342516de722"> 2738</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_AWDIE                       ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l02739"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c46fc1dc6c63acf88821f46a8f6d5e7"> 2739</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_JEOCIE                      ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l02740"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaeab75ece0c73dd97e8f21911ed22d06"> 2740</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_SCAN                        ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l02741"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c9fc31f19c04033dfa98e982519c451"> 2741</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_AWDSGL                      ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l02742"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6353cb0d564410358b3a086dd0241f8c"> 2742</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_JAUTO                       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l02743"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd690297fc73fca40d797f4c90800b9a"> 2743</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_DISCEN                      ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l02744"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd06a2840346bf45ff335707db0b6e30"> 2744</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_JDISCEN                     ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l02746"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeaa416a291023449ae82e7ef39844075"> 2746</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_DISCNUM                     ((uint32_t)0x0000E000)        </span></div><div class="line"><a name="l02747"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59ff81db7def261f0e84d5dbb6cca1ce"> 2747</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_DISCNUM_0                   ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l02748"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39940d3611126052f4f748934c629ebf"> 2748</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_DISCNUM_1                   ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l02749"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab73d5fdf276f5ef3965afdda78ac9e1e"> 2749</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_DISCNUM_2                   ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l02751"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5a1a3b2c42e51fcd50a46f82d0b0843"> 2751</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_DUALMOD                     ((uint32_t)0x000F0000)        </span></div><div class="line"><a name="l02752"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0eb566ea4be6f0ee17cd1ecbd08b7e26"> 2752</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_DUALMOD_0                   ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l02753"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab94ba8607512ac7c76ec2e3b661bc367"> 2753</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_DUALMOD_1                   ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l02754"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8fd02b7e150e14f6cc505a568f58c35"> 2754</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_DUALMOD_2                   ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l02755"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32d91e3b7dc8310b260b114a1e01596d"> 2755</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_DUALMOD_3                   ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l02757"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4886de74bcd3a1e545094089f76fd0b3"> 2757</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_JAWDEN                      ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l02758"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e006d43fcb9fe1306745c95a1bdd651"> 2758</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_AWDEN                       ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l02761"></a><span class="lineno"> 2761</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_CR2 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02762"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89b646f092b052d8488d2016f6290f0e"> 2762</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_ADON                        ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l02763"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49bb71a868c9d88a0f7bbe48918b2140"> 2763</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_CONT                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l02764"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2932a0004cf17558c1445f79baac54a1"> 2764</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_CAL                         ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l02765"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76a91ece4a71450541ef2637fdcdfdea"> 2765</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_RSTCAL                      ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l02766"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga017309ac4b532bc8c607388f4e2cbbec"> 2766</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_DMA                         ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l02767"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5950b5a7438a447584f6dd86c343362"> 2767</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_ALIGN                       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l02769"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab3aa5d0e2a4b77960ec8f3b425a3eac"> 2769</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_JEXTSEL                     ((uint32_t)0x00007000)        </span></div><div class="line"><a name="l02770"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa70c1f30e2101e2177ce564440203ba3"> 2770</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_JEXTSEL_0                   ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l02771"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99fa4a240d34ce231d6d0543bac7fd9b"> 2771</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_JEXTSEL_1                   ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l02772"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga571bb97f950181fedbc0d4756482713d"> 2772</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_JEXTSEL_2                   ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l02774"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa17af96980f14bc008357812c13bc4b3"> 2774</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_JEXTTRIG                    ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l02776"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d1054d6cd017e305cf6e8a864ce96c8"> 2776</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_EXTSEL                      ((uint32_t)0x000E0000)        </span></div><div class="line"><a name="l02777"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9410c7fd93f6d0b157ede745ee269d7b"> 2777</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_EXTSEL_0                    ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l02778"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a6725419743a8d01b4a223609952893"> 2778</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_EXTSEL_1                    ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l02779"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c2322988b5fff19d012d9179d412ad0"> 2779</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_EXTSEL_2                    ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l02781"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c0cfed2e6b3dfe7a8794b29822e314c"> 2781</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_EXTTRIG                     ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l02782"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac12fe8a6cc24eef2ed2e1f1525855678"> 2782</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_JSWSTART                    ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l02783"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5eae65bad1a6c975e1911eb5ba117468"> 2783</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_SWSTART                     ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l02784"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae97d1f61aa9d8c2279557f18e7303308"> 2784</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_TSVREFE                     ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l02786"></a><span class="lineno"> 2786</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for ADC_SMPR1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02787"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32242a2c2156a012a7343bcb43d490d0"> 2787</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP10                     ((uint32_t)0x00000007)        </span></div><div class="line"><a name="l02788"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a8996c53042759f01e966fb00351ebf"> 2788</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP10_0                   ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l02789"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42b96f058436c8bdcfabe1e08c7edd61"> 2789</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP10_1                   ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l02790"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga289d89b4d92d7f685a8e44aeb9ddcded"> 2790</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP10_2                   ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l02792"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c74d559f2a70a2e8c807b7bcaccd800"> 2792</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP11                     ((uint32_t)0x00000038)        </span></div><div class="line"><a name="l02793"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60780d613953f48a2dfc8debce72fb28"> 2793</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP11_0                   ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l02794"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa61e1dbafcae3e1c8eae4320a6e5ec5d"> 2794</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP11_1                   ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l02795"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93a876a9a6d90cd30456433b7e38c3f2"> 2795</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP11_2                   ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l02797"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga433b5a7d944666fb7abed3b107c352fc"> 2797</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP12                     ((uint32_t)0x000001C0)        </span></div><div class="line"><a name="l02798"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaaac6ae97c00276d7472bc92a9edd6e2"> 2798</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP12_0                   ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l02799"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6020f9d742e15650ad919aaccaf2ff6c"> 2799</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP12_1                   ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l02800"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb59adb544d416e91ea0c12d4f39ccc9"> 2800</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP12_2                   ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l02802"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2df120cd93a177ea17946a656259129e"> 2802</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP13                     ((uint32_t)0x00000E00)        </span></div><div class="line"><a name="l02803"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49e7444d6cf630eccfd52fb4155bd553"> 2803</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP13_0                   ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l02804"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5d5ad9d8d08feaee18d1f2d8d6787a1"> 2804</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP13_1                   ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l02805"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4cd285d46485136deb6223377d0b17c"> 2805</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP13_2                   ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l02807"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1574fc02a40f22fc751073e02ebb781"> 2807</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP14                     ((uint32_t)0x00007000)        </span></div><div class="line"><a name="l02808"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9243898272b1d27018c971eecfa57f78"> 2808</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP14_0                   ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l02809"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1016b8ca359247491a2a0a5d77aa1c22"> 2809</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP14_1                   ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l02810"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e658a8b72bac244bf919a874690e49e"> 2810</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP14_2                   ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l02812"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ae0043ad863f7710834217bc82c8ecf"> 2812</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP15                     ((uint32_t)0x00038000)        </span></div><div class="line"><a name="l02813"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5f8e555f5ece2ee632dd9d6c60d9584"> 2813</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP15_0                   ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l02814"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab978e10b7dcfe6c1b88dd4fef50498ac"> 2814</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP15_1                   ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l02815"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga045285e1c5ab9ae570e37fe627b0e117"> 2815</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP15_2                   ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l02817"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2925d05347e46e9c6a970214fa76bbec"> 2817</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP16                     ((uint32_t)0x001C0000)        </span></div><div class="line"><a name="l02818"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1a7d0ef695bd2017bcda3949f0134be"> 2818</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP16_0                   ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l02819"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga793ff2f46f51e1d485a9bd728687bf15"> 2819</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP16_1                   ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l02820"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade321fdbf74f830e54951ccfca285686"> 2820</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP16_2                   ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l02822"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9867370ecef7b99c32b8ecb44ad9e581"> 2822</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP17                     ((uint32_t)0x00E00000)        </span></div><div class="line"><a name="l02823"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42b004d74f288cb191bfc6a327f94480"> 2823</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP17_0                   ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l02824"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ac4c21586d6a353c208a5175906ecc1"> 2824</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP17_1                   ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l02825"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac81ceec799a7da2def4f33339bd5e273"> 2825</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP17_2                   ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l02827"></a><span class="lineno"> 2827</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for ADC_SMPR2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02828"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a13b3c652e5759e2d8bc7e38889bc5e"> 2828</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP0                      ((uint32_t)0x00000007)        </span></div><div class="line"><a name="l02829"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1bde59fce56980a59a3dfdb0da7ebe0c"> 2829</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP0_0                    ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l02830"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d5b6e025d8e70767914c144793b93e6"> 2830</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP0_1                    ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l02831"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga361de56c56c45834fc837df349f155dc"> 2831</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP0_2                    ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l02833"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b85dd0b1708cdf1bf403b07ad51da36"> 2833</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP1                      ((uint32_t)0x00000038)        </span></div><div class="line"><a name="l02834"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa99de1a2d2bbe8921353114d03cb7f6"> 2834</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP1_0                    ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l02835"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6ceb41e5e3cb6ae7da28070bc0b07d2"> 2835</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP1_1                    ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l02836"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b9efc8f9488d389301c4a6f9ef4427a"> 2836</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP1_2                    ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l02838"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea6e1e298372596bcdcdf93e763b3683"> 2838</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP2                      ((uint32_t)0x000001C0)        </span></div><div class="line"><a name="l02839"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97e2ac0d4d8afb3aa0b4c09c8fa1d018"> 2839</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP2_0                    ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l02840"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83fe79e3e10b689a209dc5a724f89199"> 2840</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP2_1                    ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l02841"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad580d376e0a0bcb34183a6d6735b3122"> 2841</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP2_2                    ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l02843"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga081c3d61e5311a11cb046d56630e1fd0"> 2843</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP3                      ((uint32_t)0x00000E00)        </span></div><div class="line"><a name="l02844"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1679a42f67ca4b9b9496dd6000fec01"> 2844</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP3_0                    ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l02845"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1bf92b0a67dcec9b3c325d58e7e517b0"> 2845</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP3_1                    ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l02846"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40682268fa8534bd369eb64a329bdf46"> 2846</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP3_2                    ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l02848"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeab838fcf0aace87b2163b96d208bb64"> 2848</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP4                      ((uint32_t)0x00007000)        </span></div><div class="line"><a name="l02849"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4123bce64dc4f1831f992b09d6db4f2"> 2849</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP4_0                    ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l02850"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3edf57b459804d17d5a588dd446c763"> 2850</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP4_1                    ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l02851"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2a2fd74311c4ffcaed4a8d1a3be2245"> 2851</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP4_2                    ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l02853"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9500281fa740994b9cfa6a7df8227849"> 2853</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP5                      ((uint32_t)0x00038000)        </span></div><div class="line"><a name="l02854"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22dd2b1695a4e7a4b1d4ec2b8e244ffc"> 2854</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP5_0                    ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l02855"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4de4f6c62646be62d0710dc46eb5e88"> 2855</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP5_1                    ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l02856"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c19081d82f2c6478c6aefc207778e1e"> 2856</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP5_2                    ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l02858"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64cd99c27d07298913541dbdc31aa8ae"> 2858</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP6                      ((uint32_t)0x001C0000)        </span></div><div class="line"><a name="l02859"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbebc0a7f368e5846408d768603d9b44"> 2859</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP6_0                    ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l02860"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27f59166864f7cd0a5e8e6b4450e72d3"> 2860</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP6_1                    ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l02861"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4139fac7e8ba3e604e35ba906880f909"> 2861</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP6_2                    ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l02863"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ec6ee971fc8b2d1890858df94a5c500"> 2863</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP7                      ((uint32_t)0x00E00000)        </span></div><div class="line"><a name="l02864"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f30003c59ab6c232d73aa446c77651a"> 2864</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP7_0                    ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l02865"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c8708fc97082257b43fa4534c721068"> 2865</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP7_1                    ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l02866"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e42897bdc25951a73bac060a7a065ca"> 2866</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP7_2                    ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l02868"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0695c289e658b772070a7f29797e9cc3"> 2868</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP8                      ((uint32_t)0x07000000)        </span></div><div class="line"><a name="l02869"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5f1d2290107eda2dfee33810779b0f6"> 2869</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP8_0                    ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l02870"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb9ce9d71f989bad0ed686caf4dd5250"> 2870</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP8_1                    ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l02871"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3756c6141f55c60da0bcd4d599e7d60d"> 2871</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP8_2                    ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l02873"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5348f83daaa38060702d7b9cfe2e4005"> 2873</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP9                      ((uint32_t)0x38000000)        </span></div><div class="line"><a name="l02874"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga892f18c89fbaafc74b7d67db74b41423"> 2874</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP9_0                    ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l02875"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a6949e61c5845a7ff2331b64cb579bc"> 2875</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP9_1                    ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l02876"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga070135017850599b1e19766c6aa31cd1"> 2876</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP9_2                    ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l02878"></a><span class="lineno"> 2878</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for ADC_JOFR1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02879"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad76f97130b391455094605a6c803026c"> 2879</a></span>&#160;<span class="preprocessor">#define  ADC_JOFR1_JOFFSET1                  ((uint32_t)0x00000FFF)        </span></div><div class="line"><a name="l02881"></a><span class="lineno"> 2881</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for ADC_JOFR2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02882"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b15a9e9ce10303e233059c1de6d956c"> 2882</a></span>&#160;<span class="preprocessor">#define  ADC_JOFR2_JOFFSET2                  ((uint32_t)0x00000FFF)        </span></div><div class="line"><a name="l02884"></a><span class="lineno"> 2884</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for ADC_JOFR3 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02885"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga743e4c3a7cefc1a193146e77791c3985"> 2885</a></span>&#160;<span class="preprocessor">#define  ADC_JOFR3_JOFFSET3                  ((uint32_t)0x00000FFF)        </span></div><div class="line"><a name="l02887"></a><span class="lineno"> 2887</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for ADC_JOFR4 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02888"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada0937f2f6a64bd6b7531ad553471b8d"> 2888</a></span>&#160;<span class="preprocessor">#define  ADC_JOFR4_JOFFSET4                  ((uint32_t)0x00000FFF)        </span></div><div class="line"><a name="l02890"></a><span class="lineno"> 2890</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_HTR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02891"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad685f031174465e636ef75a5bd7b637d"> 2891</a></span>&#160;<span class="preprocessor">#define  ADC_HTR_HT                          ((uint32_t)0x00000FFF)        </span></div><div class="line"><a name="l02893"></a><span class="lineno"> 2893</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_LTR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02894"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7ac18b970378acf726f04ae68232c24"> 2894</a></span>&#160;<span class="preprocessor">#define  ADC_LTR_LT                          ((uint32_t)0x00000FFF)        </span></div><div class="line"><a name="l02896"></a><span class="lineno"> 2896</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_SQR1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02897"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ae1998c0dd11275958e7347a92852fc"> 2897</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ13                       ((uint32_t)0x0000001F)        </span></div><div class="line"><a name="l02898"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40d24ddd458198e7731d5abf9d15fc08"> 2898</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ13_0                     ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l02899"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccdca8b0f3cab9f62ae2ffbb9c30546f"> 2899</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ13_1                     ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l02900"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37e8723bfdc43da0b86e40a49b78c9ad"> 2900</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ13_2                     ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l02901"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga412374f7ce1f62ee187c819391898778"> 2901</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ13_3                     ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l02902"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05ca5e303f844f512c9a9cb5df9a1028"> 2902</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ13_4                     ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l02904"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0251199146cb3d0d2c1c0608fbca585"> 2904</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ14                       ((uint32_t)0x000003E0)        </span></div><div class="line"><a name="l02905"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacde3a6d9e94aa1c2399e335911fd6212"> 2905</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ14_0                     ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l02906"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1bc61e4d3ea200e1fc3e9d621ebbd2b4"> 2906</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ14_1                     ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l02907"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeea616e444521cd58c5d8d574c47ccf0"> 2907</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ14_2                     ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l02908"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e0c9439633fb5c67c8f2138c9d2efae"> 2908</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ14_3                     ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l02909"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea22b4dd0fbb26d2a0babbc483778b0e"> 2909</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ14_4                     ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l02911"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23222c591c6d926f7a741bc9346f1d8f"> 2911</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ15                       ((uint32_t)0x00007C00)        </span></div><div class="line"><a name="l02912"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbfbc70f67ce1d8f227e17a7f19c123b"> 2912</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ15_0                     ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l02913"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac00e343ff0dd8f1f29e897148e3e070a"> 2913</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ15_1                     ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l02914"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab63443b0c5a2eca60a8c9714f6f31c03"> 2914</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ15_2                     ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l02915"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf676d45ba227a2dc641b2afadfa7852"> 2915</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ15_3                     ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l02916"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7dbc07d0904f60abcc15827ccab1a8c2"> 2916</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ15_4                     ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l02918"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafecb33099669a080cede6ce0236389e7"> 2918</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ16                       ((uint32_t)0x000F8000)        </span></div><div class="line"><a name="l02919"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3404d0bf04b8561bf93455d968b77ea9"> 2919</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ16_0                     ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l02920"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ea6af777051f14be5cf166dd4ae69d1"> 2920</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ16_1                     ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l02921"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf59e4a113346ac3daf6829c3321444f5"> 2921</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ16_2                     ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l02922"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6052517e5fcab3f58c42b59fb3ffee55"> 2922</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ16_3                     ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l02923"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7af851b5898b4421958e7a100602c8cd"> 2923</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ16_4                     ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l02925"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae68a19a18d72f6d87c6f2b8cc8bfc6dc"> 2925</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_L                          ((uint32_t)0x00F00000)        </span></div><div class="line"><a name="l02926"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00ec56fbf232492ec12c954e27d03c6c"> 2926</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_L_0                        ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l02927"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52708c6570da08c295603e5b52461ecd"> 2927</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_L_1                        ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l02928"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b914eeb128157c4acf6f6b9a4be5558"> 2928</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_L_2                        ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l02929"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffdd34daa55da53d18055417ae895c47"> 2929</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_L_3                        ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l02931"></a><span class="lineno"> 2931</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_SQR2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02932"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9f66f702fc124040956117f20ef8df4"> 2932</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ7                        ((uint32_t)0x0000001F)        </span></div><div class="line"><a name="l02933"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12bbc822c10582a80f7e20a11038ce96"> 2933</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ7_0                      ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l02934"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d0d7daf3b6db6ff4fa382495f6127c6"> 2934</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ7_1                      ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l02935"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74bda24f18a95261661a944cecf45a52"> 2935</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ7_2                      ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l02936"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2697675d008dda4e6a4905fc0f8d22af"> 2936</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ7_3                      ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l02937"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c46dd0f30ef85094ca0cde2e8c00dac"> 2937</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ7_4                      ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l02939"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga308ec58a8d20dcb3a348c30c332a0a8e"> 2939</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ8                        ((uint32_t)0x000003E0)        </span></div><div class="line"><a name="l02940"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga858717a28d6c26612ad4ced46863ba13"> 2940</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ8_0                      ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l02941"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d06168a43b4845409f2fb9193ee474a"> 2941</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ8_1                      ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l02942"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5eaea65d6719a8199639ec30bb8a07b"> 2942</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ8_2                      ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l02943"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23e22da18926dd107adc69282a445412"> 2943</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ8_3                      ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l02944"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacadd092f31f37bb129065be175673c63"> 2944</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ8_4                      ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l02946"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5d91ecfc3d40cc6b1960544e526eb91"> 2946</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ9                        ((uint32_t)0x00007C00)        </span></div><div class="line"><a name="l02947"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace032949b436d9af8a20ea10a349d55b"> 2947</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ9_0                      ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l02948"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5cf43f1c5de0e73d6159fabc3681b891"> 2948</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ9_1                      ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l02949"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3389c07a9de242151ffa434908fee39d"> 2949</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ9_2                      ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l02950"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13f30540b9f2d33640ea7d9652dc3c71"> 2950</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ9_3                      ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l02951"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga910e5bda9852d49117b76b0d9f420ef2"> 2951</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ9_4                      ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l02953"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22e474b65f217ac21137b1d3f3cbb6bb"> 2953</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ10                       ((uint32_t)0x000F8000)        </span></div><div class="line"><a name="l02954"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5a36056dbfce703d22387432ac12262"> 2954</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ10_0                     ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l02955"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09a1de734fe67156af26edf3b8a61044"> 2955</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ10_1                     ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l02956"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b1d6ad0a40e7171d40a964b361d1eb9"> 2956</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ10_2                     ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l02957"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24d63e60eabad897aa9b19dbe56da71e"> 2957</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ10_3                     ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l02958"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7df899f74116e6cb3205af2767840cfb"> 2958</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ10_4                     ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l02960"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7bf491b9c1542fb0d0b83fc96166362e"> 2960</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ11                       ((uint32_t)0x01F00000)        </span></div><div class="line"><a name="l02961"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bc91fec2ef468c5d39d19beda9ecd3e"> 2961</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ11_0                     ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l02962"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e142789d2bd0584480e923754544ff5"> 2962</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ11_1                     ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l02963"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6b844fe698c16437e91c9e05a367a4c"> 2963</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ11_2                     ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l02964"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a8127191e3c48f4e0952bdb5e196225"> 2964</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ11_3                     ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l02965"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e8a39f645505ef84cb94bbc8d21b8e0"> 2965</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ11_4                     ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l02967"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8731660b1710e63d5423cd31c11be184"> 2967</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ12                       ((uint32_t)0x3E000000)        </span></div><div class="line"><a name="l02968"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b2da909e54f8f6f61bf2bd2cd3e93e0"> 2968</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ12_0                     ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l02969"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5930c4a07d594aa23bc868526b42601"> 2969</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ12_1                     ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l02970"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga377805a21e7da2a66a3913a77bcc1e66"> 2970</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ12_2                     ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l02971"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e3b45cac9aeb68d33b31a0914692857"> 2971</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ12_3                     ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l02972"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6043d31a6cb9bd7c1542c3d41eb296c7"> 2972</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ12_4                     ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l02974"></a><span class="lineno"> 2974</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_SQR3 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02975"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52491114e8394648559004f3bae718d9"> 2975</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ1                        ((uint32_t)0x0000001F)        </span></div><div class="line"><a name="l02976"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53d3bb1c8bb48c7bcb0f7409db69f7b4"> 2976</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ1_0                      ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l02977"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddb9af3a3b23a103fbc34c4f422fd2af"> 2977</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ1_1                      ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l02978"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf591f43a15c0c2c5afae2598b8f2afc"> 2978</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ1_2                      ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l02979"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05cfde0ef0e6a8dd6311f5cd7a806556"> 2979</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ1_3                      ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l02980"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9981512f99a6c41ce107a9428d9cfdd0"> 2980</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ1_4                      ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l02982"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60637fb25c099f8da72a8a36211f7a8c"> 2982</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ2                        ((uint32_t)0x000003E0)        </span></div><div class="line"><a name="l02983"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaede0302eb64f023913c7a9e588d77937"> 2983</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ2_0                      ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l02984"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga158ab7429a864634a46c81fdb51d7508"> 2984</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ2_1                      ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l02985"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae729e21d590271c59c0d653300d5581c"> 2985</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ2_2                      ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l02986"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf65c33275178a8777fa8fed8a01f7389"> 2986</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ2_3                      ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l02987"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga990aeb689b7cc8f0bebb3dd6af7b27a6"> 2987</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ2_4                      ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l02989"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga601f21b7c1e571fb8c5ff310aca021e1"> 2989</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ3                        ((uint32_t)0x00007C00)        </span></div><div class="line"><a name="l02990"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7fd2c154b5852cb08ce60b4adfa36313"> 2990</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ3_0                      ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l02991"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga214580377dd3a424ad819f14f6b025d4"> 2991</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ3_1                      ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l02992"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabae2353b109c9cda2a176ea1f44db4fe"> 2992</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ3_2                      ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l02993"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d2f00d3372bd1d64bf4eb2271277ab0"> 2993</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ3_3                      ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l02994"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5279e505b1a59b223f30e5be139d5042"> 2994</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ3_4                      ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l02996"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3fc43f70bb3c67c639678b91d852390b"> 2996</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ4                        ((uint32_t)0x000F8000)        </span></div><div class="line"><a name="l02997"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2a501b20cf758a7353efcb3f95a3a93"> 2997</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ4_0                      ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l02998"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffafa27fd561e4c7d419e3f665d80f2c"> 2998</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ4_1                      ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l02999"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0251fa70e400ee74f442d8fba2b1afb"> 2999</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ4_2                      ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l03000"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3dc48c3c6b304517261486d8a63637ae"> 3000</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ4_3                      ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l03001"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe23b9e640df96ca84eab4b6b4f44083"> 3001</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ4_4                      ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l03003"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae841d68049442e4568b86322ed4be6f"> 3003</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ5                        ((uint32_t)0x01F00000)        </span></div><div class="line"><a name="l03004"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1de9fc24755b715c700c6442f4a396b"> 3004</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ5_0                      ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l03005"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f704feb58eecb39bc7f199577064172"> 3005</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ5_1                      ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l03006"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88a7994f637a75d105cc5975b154c373"> 3006</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ5_2                      ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l03007"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31c6fce8f01e75c68124124061f67f0e"> 3007</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ5_3                      ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l03008"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b0cad694c068ea8874b6504bd6ae885"> 3008</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ5_4                      ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l03010"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga723792274b16b342d16d6a02fce74ba6"> 3010</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ6                        ((uint32_t)0x3E000000)        </span></div><div class="line"><a name="l03011"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91b8b5293abd0601c543c13a0b53b335"> 3011</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ6_0                      ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l03012"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab29847362a613b43eeeda6db758d781e"> 3012</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ6_1                      ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l03013"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa92c8ea1bfb42ed80622770ae2dc41ab"> 3013</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ6_2                      ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l03014"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed2d7edb11fb84b02c175acff305a922"> 3014</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ6_3                      ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l03015"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78f9e51811549a6797ecfe1468def4ff"> 3015</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ6_4                      ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l03017"></a><span class="lineno"> 3017</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_JSQR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03018"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7fa15dfe51b084b36cb5df2fbf44bb2"> 3018</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ1                       ((uint32_t)0x0000001F)        </span></div><div class="line"><a name="l03019"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3ea38b080462c4571524b5fcbfed292"> 3019</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ1_0                     ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l03020"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabae36d7655fb1dce11e60ffa8e57b509"> 3020</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ1_1                     ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l03021"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3e7a96d33f640444b40b70e9ee28671"> 3021</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ1_2                     ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l03022"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6066a6aef47f317a5df0c9bbf59121fb"> 3022</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ1_3                     ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l03023"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2c4baf98380a477cebb01be3e8f0594"> 3023</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ1_4                     ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l03025"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e8446a5857e5379cff8cadf822e15d4"> 3025</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ2                       ((uint32_t)0x000003E0)        </span></div><div class="line"><a name="l03026"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabf0889d056b56e4a113142b3694166d"> 3026</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ2_0                     ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l03027"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga048f97e9e332adb21eca27b647af1378"> 3027</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ2_1                     ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l03028"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18bee187ed94e73b16eeea7501394581"> 3028</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ2_2                     ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l03029"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78b031d11b56e49b2c28c1a79136b48a"> 3029</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ2_3                     ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l03030"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga064d6ccde30a22430c658b8efc431e59"> 3030</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ2_4                     ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l03032"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2fbdc1b854a54c4288402c2d3a7fca9"> 3032</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ3                       ((uint32_t)0x00007C00)        </span></div><div class="line"><a name="l03033"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12fbc27c3543f23125f632dfa60fdc98"> 3033</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ3_0                     ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l03034"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga169ec7d371e3ee897b73c3ad84b6ed32"> 3034</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ3_1                     ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l03035"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga693542d5a536304f364476589ba0bec9"> 3035</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ3_2                     ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l03036"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga139ddd01c0faf219dca844477453149e"> 3036</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ3_3                     ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l03037"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1452b8cf4acc90fb522d90751043aac"> 3037</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ3_4                     ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l03039"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39a279051ef198ee34cad73743b996f4"> 3039</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ4                       ((uint32_t)0x000F8000)        </span></div><div class="line"><a name="l03040"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13e250d329673c02f7a0d24d25e83649"> 3040</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ4_0                     ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l03041"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30dad81d708c35136e2da4e96cfe07b7"> 3041</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ4_1                     ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l03042"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ceab97acb95b31cb7448c9da38fc11a"> 3042</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ4_2                     ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l03043"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52f6571e7efed6a0f72df19c66d3c917"> 3043</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ4_3                     ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l03044"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaede3a17ef541039943d9dcd85df223ca"> 3044</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ4_4                     ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l03046"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa624d1fe34014b88873e2dfa91f79232"> 3046</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JL                         ((uint32_t)0x00300000)        </span></div><div class="line"><a name="l03047"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga117a6719241f20dbd765bc34f9ffcd58"> 3047</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JL_0                       ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l03048"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f82ef3b6e6350b9e52e622daeaa3e6e"> 3048</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JL_1                       ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l03050"></a><span class="lineno"> 3050</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_JDR1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03051"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad02fcd8fd97b2f7d70a5a04fed60b558"> 3051</a></span>&#160;<span class="preprocessor">#define  ADC_JDR1_JDATA                      ((uint32_t)0x0000FFFF)        </span></div><div class="line"><a name="l03053"></a><span class="lineno"> 3053</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_JDR2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03054"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fbd8801b9c60269ca477062985a08e8"> 3054</a></span>&#160;<span class="preprocessor">#define  ADC_JDR2_JDATA                      ((uint32_t)0x0000FFFF)        </span></div><div class="line"><a name="l03056"></a><span class="lineno"> 3056</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_JDR3 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03057"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae84e9e5928bb9ed1aef6c83089fb5ef"> 3057</a></span>&#160;<span class="preprocessor">#define  ADC_JDR3_JDATA                      ((uint32_t)0x0000FFFF)        </span></div><div class="line"><a name="l03059"></a><span class="lineno"> 3059</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_JDR4 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03060"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48d8fafdad1fb1bb0f761fd833e7b0c1"> 3060</a></span>&#160;<span class="preprocessor">#define  ADC_JDR4_JDATA                      ((uint32_t)0x0000FFFF)        </span></div><div class="line"><a name="l03062"></a><span class="lineno"> 3062</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for ADC_DR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03063"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada596183c4087696c486546e88176038"> 3063</a></span>&#160;<span class="preprocessor">#define  ADC_DR_DATA                         ((uint32_t)0x0000FFFF)        </span></div><div class="line"><a name="l03064"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67c396288ac97bfab2d37017bd536b98"> 3064</a></span>&#160;<span class="preprocessor">#define  ADC_DR_ADC2DATA                     ((uint32_t)0xFFFF0000)        </span></div><div class="line"><a name="l03065"></a><span class="lineno"> 3065</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03066"></a><span class="lineno"> 3066</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l03067"></a><span class="lineno"> 3067</span>&#160;<span class="comment">/*                      Digital to Analog Converter                           */</span></div><div class="line"><a name="l03068"></a><span class="lineno"> 3068</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l03069"></a><span class="lineno"> 3069</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l03070"></a><span class="lineno"> 3070</span>&#160;</div><div class="line"><a name="l03071"></a><span class="lineno"> 3071</span>&#160;<span class="comment">/********************  Bit definition for DAC_CR register  ********************/</span></div><div class="line"><a name="l03072"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd8cedbb3dda03d56ac0ba92d2d9cefd"> 3072</a></span>&#160;<span class="preprocessor">#define  DAC_CR_EN1                          ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l03073"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b1e2b83ae1ab889cb1e34a99746c9d8"> 3073</a></span>&#160;<span class="preprocessor">#define  DAC_CR_BOFF1                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l03074"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga998aa4fd791ea2f4626df6ddc8fc7109"> 3074</a></span>&#160;<span class="preprocessor">#define  DAC_CR_TEN1                         ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l03076"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf951c1a57a1a19e356df57d908f09c6c"> 3076</a></span>&#160;<span class="preprocessor">#define  DAC_CR_TSEL1                        ((uint32_t)0x00000038)        </span></div><div class="line"><a name="l03077"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8dfa13ec123c583136e24b7890add45b"> 3077</a></span>&#160;<span class="preprocessor">#define  DAC_CR_TSEL1_0                      ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l03078"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga265e32c4fc43310acdf3ebea01376766"> 3078</a></span>&#160;<span class="preprocessor">#define  DAC_CR_TSEL1_1                      ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l03079"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa625d7638422e90a616ac93edd4bf408"> 3079</a></span>&#160;<span class="preprocessor">#define  DAC_CR_TSEL1_2                      ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l03081"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90491f31219d07175629eecdcdc9271e"> 3081</a></span>&#160;<span class="preprocessor">#define  DAC_CR_WAVE1                        ((uint32_t)0x000000C0)        </span></div><div class="line"><a name="l03082"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0871e6466e3a7378103c431832ae525a"> 3082</a></span>&#160;<span class="preprocessor">#define  DAC_CR_WAVE1_0                      ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l03083"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48e167ae02d2ad5bc9fd30c2f8ea5b37"> 3083</a></span>&#160;<span class="preprocessor">#define  DAC_CR_WAVE1_1                      ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l03085"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bcf611b2f0b975513325895bf16e085"> 3085</a></span>&#160;<span class="preprocessor">#define  DAC_CR_MAMP1                        ((uint32_t)0x00000F00)        </span></div><div class="line"><a name="l03086"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4225dcce22b440fcd3a8ad96c5f2baec"> 3086</a></span>&#160;<span class="preprocessor">#define  DAC_CR_MAMP1_0                      ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l03087"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6cc15817842cb7992d449c448684f68d"> 3087</a></span>&#160;<span class="preprocessor">#define  DAC_CR_MAMP1_1                      ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l03088"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0fefef1d798a2685b03e44bd9fdac06b"> 3088</a></span>&#160;<span class="preprocessor">#define  DAC_CR_MAMP1_2                      ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l03089"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdc83b4feb742c632ba66f55d102432b"> 3089</a></span>&#160;<span class="preprocessor">#define  DAC_CR_MAMP1_3                      ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l03091"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga995c19d8c8de9ee09057ec6151154e17"> 3091</a></span>&#160;<span class="preprocessor">#define  DAC_CR_DMAEN1                       ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l03092"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa65db2420e02fc6813842f57134d898f"> 3092</a></span>&#160;<span class="preprocessor">#define  DAC_CR_EN2                          ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l03093"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd6f660a5f15262beca06b9098a559e9"> 3093</a></span>&#160;<span class="preprocessor">#define  DAC_CR_BOFF2                        ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l03094"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8fc527f6ddb787123da09d2085b772f"> 3094</a></span>&#160;<span class="preprocessor">#define  DAC_CR_TEN2                         ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l03096"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73b4d0ccff78f7c3862903e7b0e66302"> 3096</a></span>&#160;<span class="preprocessor">#define  DAC_CR_TSEL2                        ((uint32_t)0x00380000)        </span></div><div class="line"><a name="l03097"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9753b87f31e7106ecf77b2f01a99b237"> 3097</a></span>&#160;<span class="preprocessor">#define  DAC_CR_TSEL2_0                      ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l03098"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac79323a6c81bfa5c8239b23cd3db737a"> 3098</a></span>&#160;<span class="preprocessor">#define  DAC_CR_TSEL2_1                      ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l03099"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ad3da8a9c5fe9566d8ffe38916caaff"> 3099</a></span>&#160;<span class="preprocessor">#define  DAC_CR_TSEL2_2                      ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l03101"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf24e48cf288db4a4643057dd09e3a7b"> 3101</a></span>&#160;<span class="preprocessor">#define  DAC_CR_WAVE2                        ((uint32_t)0x00C00000)        </span></div><div class="line"><a name="l03102"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55d97d8bcbfdd72d5aeb9e9fbc0d592d"> 3102</a></span>&#160;<span class="preprocessor">#define  DAC_CR_WAVE2_0                      ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l03103"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4798bf254010b442b4ac4288c2f1b65f"> 3103</a></span>&#160;<span class="preprocessor">#define  DAC_CR_WAVE2_1                      ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l03105"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7cf03fe2359cb0f11c33f793c2e92bdd"> 3105</a></span>&#160;<span class="preprocessor">#define  DAC_CR_MAMP2                        ((uint32_t)0x0F000000)        </span></div><div class="line"><a name="l03106"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8d952192721dbdcea8d707d43096454"> 3106</a></span>&#160;<span class="preprocessor">#define  DAC_CR_MAMP2_0                      ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l03107"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga860032e8196838cd36a655c1749139d6"> 3107</a></span>&#160;<span class="preprocessor">#define  DAC_CR_MAMP2_1                      ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l03108"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2147ffa3282e9ff22475e5d6040f269e"> 3108</a></span>&#160;<span class="preprocessor">#define  DAC_CR_MAMP2_2                      ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l03109"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0fe77a2029873111cbe723a5cba9c57"> 3109</a></span>&#160;<span class="preprocessor">#define  DAC_CR_MAMP2_3                      ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l03111"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f905c2ac89f976df6c4beffdde58b53"> 3111</a></span>&#160;<span class="preprocessor">#define  DAC_CR_DMAEN2                       ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l03114"></a><span class="lineno"> 3114</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for DAC_SWTRIGR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03115"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga970ef02dffaceb35ff1dd7aceb67acdd"> 3115</a></span>&#160;<span class="preprocessor">#define  DAC_SWTRIGR_SWTRIG1                 ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l03116"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0e53585b505d21f5c457476bd5a18f8"> 3116</a></span>&#160;<span class="preprocessor">#define  DAC_SWTRIGR_SWTRIG2                 ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l03118"></a><span class="lineno"> 3118</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for DAC_DHR12R1 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03119"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5295b5cb7f5d71ed2e8a310deb00013d"> 3119</a></span>&#160;<span class="preprocessor">#define  DAC_DHR12R1_DACC1DHR                ((uint32_t)0x00000FFF)        </span></div><div class="line"><a name="l03121"></a><span class="lineno"> 3121</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for DAC_DHR12L1 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03122"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d34667f8f4b753689c8c936c28471c5"> 3122</a></span>&#160;<span class="preprocessor">#define  DAC_DHR12L1_DACC1DHR                ((uint32_t)0x0000FFF0)        </span></div><div class="line"><a name="l03124"></a><span class="lineno"> 3124</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DAC_DHR8R1 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03125"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1fc9f022fe4a08f67c51646177b26cb"> 3125</a></span>&#160;<span class="preprocessor">#define  DAC_DHR8R1_DACC1DHR                 ((uint32_t)0x000000FF)        </span></div><div class="line"><a name="l03127"></a><span class="lineno"> 3127</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for DAC_DHR12R2 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03128"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7506e369b37d55826042b540b10e44c7"> 3128</a></span>&#160;<span class="preprocessor">#define  DAC_DHR12R2_DACC2DHR                ((uint32_t)0x00000FFF)        </span></div><div class="line"><a name="l03130"></a><span class="lineno"> 3130</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for DAC_DHR12L2 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03131"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f66bd794202221e1a55547673b7abab"> 3131</a></span>&#160;<span class="preprocessor">#define  DAC_DHR12L2_DACC2DHR                ((uint32_t)0x0000FFF0)        </span></div><div class="line"><a name="l03133"></a><span class="lineno"> 3133</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DAC_DHR8R2 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03134"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7da94dc053e6637efb9ccb57b7ae481c"> 3134</a></span>&#160;<span class="preprocessor">#define  DAC_DHR8R2_DACC2DHR                 ((uint32_t)0x000000FF)        </span></div><div class="line"><a name="l03136"></a><span class="lineno"> 3136</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for DAC_DHR12RD register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03137"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca45719f3d365c9495bdcf6364ae59f8"> 3137</a></span>&#160;<span class="preprocessor">#define  DAC_DHR12RD_DACC1DHR                ((uint32_t)0x00000FFF)        </span></div><div class="line"><a name="l03138"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3edd68db1697af93027e05f6b764c540"> 3138</a></span>&#160;<span class="preprocessor">#define  DAC_DHR12RD_DACC2DHR                ((uint32_t)0x0FFF0000)        </span></div><div class="line"><a name="l03140"></a><span class="lineno"> 3140</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for DAC_DHR12LD register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03141"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga203db656bfef6fedee17b99fb77b1bdd"> 3141</a></span>&#160;<span class="preprocessor">#define  DAC_DHR12LD_DACC1DHR                ((uint32_t)0x0000FFF0)        </span></div><div class="line"><a name="l03142"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8421d613b182aab8d6c58592bcda6c17"> 3142</a></span>&#160;<span class="preprocessor">#define  DAC_DHR12LD_DACC2DHR                ((uint32_t)0xFFF00000)        </span></div><div class="line"><a name="l03144"></a><span class="lineno"> 3144</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DAC_DHR8RD register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03145"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9aee01ad181fa5b541864ed62907d70d"> 3145</a></span>&#160;<span class="preprocessor">#define  DAC_DHR8RD_DACC1DHR                 ((uint32_t)0x000000FF)        </span></div><div class="line"><a name="l03146"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae31631eaac76ebecb059918c351ef3c9"> 3146</a></span>&#160;<span class="preprocessor">#define  DAC_DHR8RD_DACC2DHR                 ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l03148"></a><span class="lineno"> 3148</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DAC_DOR1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03149"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b4192938e039dc25a7df8fcc5f3932a"> 3149</a></span>&#160;<span class="preprocessor">#define  DAC_DOR1_DACC1DOR                   ((uint32_t)0x00000FFF)        </span></div><div class="line"><a name="l03151"></a><span class="lineno"> 3151</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DAC_DOR2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03152"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacaaa39c1e82279918918b072fd56db04"> 3152</a></span>&#160;<span class="preprocessor">#define  DAC_DOR2_DACC2DOR                   ((uint32_t)0x00000FFF)        </span></div><div class="line"><a name="l03156"></a><span class="lineno"> 3156</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03157"></a><span class="lineno"> 3157</span>&#160;<span class="comment">/*                                                                           */</span></div><div class="line"><a name="l03158"></a><span class="lineno"> 3158</span>&#160;<span class="comment">/*                               Timers (TIM)                                */</span></div><div class="line"><a name="l03159"></a><span class="lineno"> 3159</span>&#160;<span class="comment">/*                                                                           */</span></div><div class="line"><a name="l03160"></a><span class="lineno"> 3160</span>&#160;<span class="comment">/*****************************************************************************/</span></div><div class="line"><a name="l03161"></a><span class="lineno"> 3161</span>&#160;<span class="comment">/*******************  Bit definition for TIM_CR1 register  *******************/</span></div><div class="line"><a name="l03162"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93d86355e5e3b399ed45e1ca83abed2a"> 3162</a></span>&#160;<span class="preprocessor">#define  TIM_CR1_CEN                         ((uint32_t)0x00000001)            </span></div><div class="line"><a name="l03163"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4f2a9f0cf7b60e3c623af451f141f3c"> 3163</a></span>&#160;<span class="preprocessor">#define  TIM_CR1_UDIS                        ((uint32_t)0x00000002)            </span></div><div class="line"><a name="l03164"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06c997c2c23e8bef7ca07579762c113b"> 3164</a></span>&#160;<span class="preprocessor">#define  TIM_CR1_URS                         ((uint32_t)0x00000004)            </span></div><div class="line"><a name="l03165"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d3d1488296350af6d36fbbf71905d29"> 3165</a></span>&#160;<span class="preprocessor">#define  TIM_CR1_OPM                         ((uint32_t)0x00000008)            </span></div><div class="line"><a name="l03166"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacea10770904af189f3aaeb97b45722aa"> 3166</a></span>&#160;<span class="preprocessor">#define  TIM_CR1_DIR                         ((uint32_t)0x00000010)            </span></div><div class="line"><a name="l03168"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga352b3c389bde13dd6049de0afdd874f1"> 3168</a></span>&#160;<span class="preprocessor">#define  TIM_CR1_CMS                         ((uint32_t)0x00000060)            </span></div><div class="line"><a name="l03169"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83ca6f7810aba73dc8c12f22092d97a2"> 3169</a></span>&#160;<span class="preprocessor">#define  TIM_CR1_CMS_0                       ((uint32_t)0x00000020)            </span></div><div class="line"><a name="l03170"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3ee4adcde3c001d3b97d2eae1730ea9"> 3170</a></span>&#160;<span class="preprocessor">#define  TIM_CR1_CMS_1                       ((uint32_t)0x00000040)            </span></div><div class="line"><a name="l03172"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a3ad409f6b147cdcbafbfe29102f3fd"> 3172</a></span>&#160;<span class="preprocessor">#define  TIM_CR1_ARPE                        ((uint32_t)0x00000080)            </span></div><div class="line"><a name="l03174"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacacc4ff7e5b75fd2e4e6b672ccd33a72"> 3174</a></span>&#160;<span class="preprocessor">#define  TIM_CR1_CKD                         ((uint32_t)0x00000300)            </span></div><div class="line"><a name="l03175"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga458d536d82aa3db7d227b0f00b36808f"> 3175</a></span>&#160;<span class="preprocessor">#define  TIM_CR1_CKD_0                       ((uint32_t)0x00000100)            </span></div><div class="line"><a name="l03176"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ff2d6c2c350e8b719a8ad49c9a6bcbe"> 3176</a></span>&#160;<span class="preprocessor">#define  TIM_CR1_CKD_1                       ((uint32_t)0x00000200)            </span></div><div class="line"><a name="l03178"></a><span class="lineno"> 3178</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_CR2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03179"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae22c9c1197107d6fa629f419a29541e"> 3179</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_CCPC                        ((uint32_t)0x00000001)            </span></div><div class="line"><a name="l03180"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0328c1339b2b1633ef7a8db4c02d0d5"> 3180</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_CCUS                        ((uint32_t)0x00000004)            </span></div><div class="line"><a name="l03181"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade656832d3ec303a2a7a422638dd560e"> 3181</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_CCDS                        ((uint32_t)0x00000008)            </span></div><div class="line"><a name="l03183"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa6987d980e5c4c71c7d0faa1eb97a45"> 3183</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_MMS                         ((uint32_t)0x00000070)            </span></div><div class="line"><a name="l03184"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3e55308e84106d6501201e66bd46ab6"> 3184</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_MMS_0                       ((uint32_t)0x00000010)            </span></div><div class="line"><a name="l03185"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b1036929b0a4ba5bd5cced9b8e0f4c3"> 3185</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_MMS_1                       ((uint32_t)0x00000020)            </span></div><div class="line"><a name="l03186"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb74a815afdd856d51cfcf1ddf3fce6a"> 3186</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_MMS_2                       ((uint32_t)0x00000040)            </span></div><div class="line"><a name="l03188"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad07504497b70af628fa1aee8fe7ef63c"> 3188</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_TI1S                        ((uint32_t)0x00000080)            </span></div><div class="line"><a name="l03189"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31b26bf058f88d771c33aff85ec89358"> 3189</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_OIS1                        ((uint32_t)0x00000100)            </span></div><div class="line"><a name="l03190"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae61f8d54923999fffb6db381e81f2b69"> 3190</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_OIS1N                       ((uint32_t)0x00000200)            </span></div><div class="line"><a name="l03191"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61467648a433bd887683b9a4760021fa"> 3191</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_OIS2                        ((uint32_t)0x00000400)            </span></div><div class="line"><a name="l03192"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga769146db660b832f3ef26f892b567bd4"> 3192</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_OIS2N                       ((uint32_t)0x00000800)            </span></div><div class="line"><a name="l03193"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad974d7c91edf6f1bd47e892b3b6f7565"> 3193</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_OIS3                        ((uint32_t)0x00001000)            </span></div><div class="line"><a name="l03194"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20fb9b62a7e8d114fbd180abd9f8ceae"> 3194</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_OIS3N                       ((uint32_t)0x00002000)            </span></div><div class="line"><a name="l03195"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad644f2f4b26e46587abedc8d3164e56e"> 3195</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_OIS4                        ((uint32_t)0x00004000)            </span></div><div class="line"><a name="l03197"></a><span class="lineno"> 3197</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_SMCR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03198"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae92349731a6107e0f3a251b44a67c7ea"> 3198</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_SMS                        ((uint32_t)0x00000007)            </span></div><div class="line"><a name="l03199"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d1ebece401aeb12abd466d2eafa78b2"> 3199</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_SMS_0                      ((uint32_t)0x00000001)            </span></div><div class="line"><a name="l03200"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa980a3121ab6cda5a4a42b959da8421e"> 3200</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_SMS_1                      ((uint32_t)0x00000002)            </span></div><div class="line"><a name="l03201"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63847fc3c71f582403e6301b1229c3ed"> 3201</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_SMS_2                      ((uint32_t)0x00000004)            </span></div><div class="line"><a name="l03203"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga985edf03adbe9e706c4d8cf3b311c5e9"> 3203</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_OCCS                       ((uint32_t)0x00000008)            </span></div><div class="line"><a name="l03205"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8680e719bca2b672d850504220ae51fc"> 3205</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_TS                         ((uint32_t)0x00000070)            </span></div><div class="line"><a name="l03206"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d1f040f9259acb3c2fba7b0c7eb3d96"> 3206</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_TS_0                       ((uint32_t)0x00000010)            </span></div><div class="line"><a name="l03207"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb82212fcc89166a43ff97542da9182d"> 3207</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_TS_1                       ((uint32_t)0x00000020)            </span></div><div class="line"><a name="l03208"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf0dbaf4a2ec8759f283f82a958ef6a8"> 3208</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_TS_2                       ((uint32_t)0x00000040)            </span></div><div class="line"><a name="l03210"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52101db4ca2c7b3003f1b16a49b2032c"> 3210</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_MSM                        ((uint32_t)0x00000080)            </span></div><div class="line"><a name="l03212"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2ed8b32d9eb8eea251bd1dac4f34668"> 3212</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_ETF                        ((uint32_t)0x00000F00)            </span></div><div class="line"><a name="l03213"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43745c2894cfc1e5ee619ac85d8d5a62"> 3213</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_ETF_0                      ((uint32_t)0x00000100)            </span></div><div class="line"><a name="l03214"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga661e6cce23553cf0ad3a60d8573b9a2c"> 3214</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_ETF_1                      ((uint32_t)0x00000200)            </span></div><div class="line"><a name="l03215"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb5528381fb64ffbcc719de478391ae2"> 3215</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_ETF_2                      ((uint32_t)0x00000400)            </span></div><div class="line"><a name="l03216"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6082700946fc61a6f9d6209e258fcc14"> 3216</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_ETF_3                      ((uint32_t)0x00000800)            </span></div><div class="line"><a name="l03218"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ebb9e631876435e276211d88e797386"> 3218</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_ETPS                       ((uint32_t)0x00003000)            </span></div><div class="line"><a name="l03219"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00b43cd09557a69ed10471ed76b228d8"> 3219</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_ETPS_0                     ((uint32_t)0x00001000)            </span></div><div class="line"><a name="l03220"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf12f04862dbc92ca238d1518b27b16b"> 3220</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_ETPS_1                     ((uint32_t)0x00002000)            </span></div><div class="line"><a name="l03222"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga331a1d5f39d5f47b5409054e693fc651"> 3222</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_ECE                        ((uint32_t)0x00004000)            </span></div><div class="line"><a name="l03223"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a5f335c3d7a4f82d1e91dc1511e3322"> 3223</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_ETP                        ((uint32_t)0x00008000)            </span></div><div class="line"><a name="l03225"></a><span class="lineno"> 3225</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_DIER register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03226"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c6d3e0495e6c06da4bdd0ad8995a32b"> 3226</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_UIE                        ((uint32_t)0x00000001)            </span></div><div class="line"><a name="l03227"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ba7f7ca97eeaf6cc23cd6765c6bf678"> 3227</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_CC1IE                      ((uint32_t)0x00000002)            </span></div><div class="line"><a name="l03228"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga757c59b690770adebf33e20d3d9dec15"> 3228</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_CC2IE                      ((uint32_t)0x00000004)            </span></div><div class="line"><a name="l03229"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4edf003f04bcf250bddf5ed284201c2e"> 3229</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_CC3IE                      ((uint32_t)0x00000008)            </span></div><div class="line"><a name="l03230"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ad0f562a014572793b49fe87184338b"> 3230</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_CC4IE                      ((uint32_t)0x00000010)            </span></div><div class="line"><a name="l03231"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade8a374e04740aac1ece248b868522fe"> 3231</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_COMIE                      ((uint32_t)0x00000020)            </span></div><div class="line"><a name="l03232"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa755fef2c4e96c63f2ea1cd9a32f956a"> 3232</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_TIE                        ((uint32_t)0x00000040)            </span></div><div class="line"><a name="l03233"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fcb0d6d9fb7486a5901032fd81aef6a"> 3233</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_BIE                        ((uint32_t)0x00000080)            </span></div><div class="line"><a name="l03234"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9f47792b1c2f123464a2955f445c811"> 3234</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_UDE                        ((uint32_t)0x00000100)            </span></div><div class="line"><a name="l03235"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae181bb16ec916aba8ba86f58f745fdfd"> 3235</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_CC1DE                      ((uint32_t)0x00000200)            </span></div><div class="line"><a name="l03236"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58f97064991095b28c91028ca3cca28e"> 3236</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_CC2DE                      ((uint32_t)0x00000400)            </span></div><div class="line"><a name="l03237"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1567bff5dc0564b26a8b3cff1f0fe0a4"> 3237</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_CC3DE                      ((uint32_t)0x00000800)            </span></div><div class="line"><a name="l03238"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaba034412c54fa07024e516492748614"> 3238</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_CC4DE                      ((uint32_t)0x00001000)            </span></div><div class="line"><a name="l03239"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79c3fab9d33de953a0a7f7d6516c73bc"> 3239</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_COMDE                      ((uint32_t)0x00002000)            </span></div><div class="line"><a name="l03240"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a752d4295f100708df9b8be5a7f439d"> 3240</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_TDE                        ((uint32_t)0x00004000)            </span></div><div class="line"><a name="l03242"></a><span class="lineno"> 3242</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for TIM_SR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03243"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8c03fabc10654d2a3f76ea40fcdbde6"> 3243</a></span>&#160;<span class="preprocessor">#define  TIM_SR_UIF                          ((uint32_t)0x00000001)            </span></div><div class="line"><a name="l03244"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga449a61344a97608d85384c29f003c0e9"> 3244</a></span>&#160;<span class="preprocessor">#define  TIM_SR_CC1IF                        ((uint32_t)0x00000002)            </span></div><div class="line"><a name="l03245"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25a48bf099467169aa50464fbf462bd8"> 3245</a></span>&#160;<span class="preprocessor">#define  TIM_SR_CC2IF                        ((uint32_t)0x00000004)            </span></div><div class="line"><a name="l03246"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3cf234a1059c0a04799e88382cdc0f2"> 3246</a></span>&#160;<span class="preprocessor">#define  TIM_SR_CC3IF                        ((uint32_t)0x00000008)            </span></div><div class="line"><a name="l03247"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacade8a06303bf216bfb03140c7e16cac"> 3247</a></span>&#160;<span class="preprocessor">#define  TIM_SR_CC4IF                        ((uint32_t)0x00000010)            </span></div><div class="line"><a name="l03248"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91775c029171c4585e9cca6ebf1cd57a"> 3248</a></span>&#160;<span class="preprocessor">#define  TIM_SR_COMIF                        ((uint32_t)0x00000020)            </span></div><div class="line"><a name="l03249"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c8b16f3ced6ec03e9001276b134846e"> 3249</a></span>&#160;<span class="preprocessor">#define  TIM_SR_TIF                          ((uint32_t)0x00000040)            </span></div><div class="line"><a name="l03250"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d52cd5a57c9a26b0d993c93d9875097"> 3250</a></span>&#160;<span class="preprocessor">#define  TIM_SR_BIF                          ((uint32_t)0x00000080)            </span></div><div class="line"><a name="l03251"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga819c4b27f8fa99b537c4407521f9780c"> 3251</a></span>&#160;<span class="preprocessor">#define  TIM_SR_CC1OF                        ((uint32_t)0x00000200)            </span></div><div class="line"><a name="l03252"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b7798da5863d559ea9a642af6658050"> 3252</a></span>&#160;<span class="preprocessor">#define  TIM_SR_CC2OF                        ((uint32_t)0x00000400)            </span></div><div class="line"><a name="l03253"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7a2d4c831eb641ba082156e41d03358"> 3253</a></span>&#160;<span class="preprocessor">#define  TIM_SR_CC3OF                        ((uint32_t)0x00000800)            </span></div><div class="line"><a name="l03254"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81ba979e8309b66808e06e4de34bc740"> 3254</a></span>&#160;<span class="preprocessor">#define  TIM_SR_CC4OF                        ((uint32_t)0x00001000)            </span></div><div class="line"><a name="l03256"></a><span class="lineno"> 3256</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_EGR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03257"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16f52a8e9aad153223405b965566ae91"> 3257</a></span>&#160;<span class="preprocessor">#define  TIM_EGR_UG                          ((uint32_t)0x00000001)               </span></div><div class="line"><a name="l03258"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a1318609761df5de5213e9e75b5aa6a"> 3258</a></span>&#160;<span class="preprocessor">#define  TIM_EGR_CC1G                        ((uint32_t)0x00000002)               </span></div><div class="line"><a name="l03259"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5423de00e86aeb8a4657a509af485055"> 3259</a></span>&#160;<span class="preprocessor">#define  TIM_EGR_CC2G                        ((uint32_t)0x00000004)               </span></div><div class="line"><a name="l03260"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga064d2030abccc099ded418fd81d6aa07"> 3260</a></span>&#160;<span class="preprocessor">#define  TIM_EGR_CC3G                        ((uint32_t)0x00000008)               </span></div><div class="line"><a name="l03261"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c4e5555dd3be8ab1e631d1053f4a305"> 3261</a></span>&#160;<span class="preprocessor">#define  TIM_EGR_CC4G                        ((uint32_t)0x00000010)               </span></div><div class="line"><a name="l03262"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb06f8bb364307695c7d6a028391de7b"> 3262</a></span>&#160;<span class="preprocessor">#define  TIM_EGR_COMG                        ((uint32_t)0x00000020)               </span></div><div class="line"><a name="l03263"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2eabface433d6adaa2dee3df49852585"> 3263</a></span>&#160;<span class="preprocessor">#define  TIM_EGR_TG                          ((uint32_t)0x00000040)               </span></div><div class="line"><a name="l03264"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08c5635a0ac0ce5618485319a4fa0f18"> 3264</a></span>&#160;<span class="preprocessor">#define  TIM_EGR_BG                          ((uint32_t)0x00000080)               </span></div><div class="line"><a name="l03266"></a><span class="lineno"> 3266</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for TIM_CCMR1 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03267"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95291df1eaf532c5c996d176648938eb"> 3267</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_CC1S                      ((uint32_t)0x00000003)            </span></div><div class="line"><a name="l03268"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e4968b5500d58d1aebce888da31eb5d"> 3268</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_CC1S_0                    ((uint32_t)0x00000001)            </span></div><div class="line"><a name="l03269"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga299207b757f31c9c02471ab5f4f59dbe"> 3269</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_CC1S_1                    ((uint32_t)0x00000002)            </span></div><div class="line"><a name="l03271"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9c5878e85ce02c22d8a374deebd1b6e"> 3271</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC1FE                     ((uint32_t)0x00000004)            </span></div><div class="line"><a name="l03272"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1aa54ddf87a4b339881a8d5368ec80eb"> 3272</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC1PE                     ((uint32_t)0x00000008)            </span></div><div class="line"><a name="l03274"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ddb3dc889733e71d812baa3873cb13b"> 3274</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC1M                      ((uint32_t)0x00000070)            </span></div><div class="line"><a name="l03275"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga410a4752a98081bad8ab3f72b28e7c5f"> 3275</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC1M_0                    ((uint32_t)0x00000010)            </span></div><div class="line"><a name="l03276"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b5f6ec25063483641d6dc065d96d2b5"> 3276</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC1M_1                    ((uint32_t)0x00000020)            </span></div><div class="line"><a name="l03277"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac024f6b9972b940925ab5786ee38701b"> 3277</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC1M_2                    ((uint32_t)0x00000040)            </span></div><div class="line"><a name="l03279"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f44c50cf9928d2afab014e2ca29baba"> 3279</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC1CE                     ((uint32_t)0x00000080)            </span></div><div class="line"><a name="l03281"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacdb0986b78bea5b53ea61e4ddd667cbf"> 3281</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_CC2S                      ((uint32_t)0x00000300)            </span></div><div class="line"><a name="l03282"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52bb0e50c11c35dcf42aeff7f1c22874"> 3282</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_CC2S_0                    ((uint32_t)0x00000100)            </span></div><div class="line"><a name="l03283"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78303c37fdbe0be80f5fc7d21e9eba45"> 3283</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_CC2S_1                    ((uint32_t)0x00000200)            </span></div><div class="line"><a name="l03285"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bf610cf77c3c6c936ce7c4f85992e6c"> 3285</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC2FE                     ((uint32_t)0x00000400)            </span></div><div class="line"><a name="l03286"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabddbf508732039730125ab3e87e9d370"> 3286</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC2PE                     ((uint32_t)0x00000800)            </span></div><div class="line"><a name="l03288"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2326bafe64ba2ebdde908d66219eaa6f"> 3288</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC2M                      ((uint32_t)0x00007000)            </span></div><div class="line"><a name="l03289"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbb68b91da16ffd509a6c7a2a397083c"> 3289</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC2M_0                    ((uint32_t)0x00001000)            </span></div><div class="line"><a name="l03290"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedb673b7e2c016191579de704eb842e4"> 3290</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC2M_1                    ((uint32_t)0x00002000)            </span></div><div class="line"><a name="l03291"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad039a41e5fe97ddf904a0f9f95eb539e"> 3291</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC2M_2                    ((uint32_t)0x00004000)            </span></div><div class="line"><a name="l03293"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19a8dd4ea04d262ec4e97b5c7a8677a5"> 3293</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC2CE                     ((uint32_t)0x00008000)            </span></div><div class="line"><a name="l03295"></a><span class="lineno"> 3295</span>&#160;<span class="preprocessor"></span><span class="comment">/*---------------------------------------------------------------------------*/</span><span class="preprocessor"></span></div><div class="line"><a name="l03296"></a><span class="lineno"> 3296</span>&#160;</div><div class="line"><a name="l03297"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab46b7186665f5308cd2ca52acfb63e72"> 3297</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC1PSC                    ((uint32_t)0x0000000C)            </span></div><div class="line"><a name="l03298"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05673358a44aeaa56daefca67341b29d"> 3298</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC1PSC_0                  ((uint32_t)0x00000004)            </span></div><div class="line"><a name="l03299"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf42b75da9b2f127dca98b6ca616f7add"> 3299</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC1PSC_1                  ((uint32_t)0x00000008)            </span></div><div class="line"><a name="l03301"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0ee123675d8b8f98b5a6eeeccf37912"> 3301</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC1F                      ((uint32_t)0x000000F0)            </span></div><div class="line"><a name="l03302"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7dde4afee556d2d8d22885f191da65a6"> 3302</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC1F_0                    ((uint32_t)0x00000010)            </span></div><div class="line"><a name="l03303"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga201491465e6864088210bccb8491be84"> 3303</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC1F_1                    ((uint32_t)0x00000020)            </span></div><div class="line"><a name="l03304"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabaa55ab1e0109b055cabef579c32d67b"> 3304</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC1F_2                    ((uint32_t)0x00000040)            </span></div><div class="line"><a name="l03305"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23da95530eb6d6451c7c9e451a580f42"> 3305</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC1F_3                    ((uint32_t)0x00000080)            </span></div><div class="line"><a name="l03307"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e8e704f9ce5742f45e15e3b3126aa9d"> 3307</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC2PSC                    ((uint32_t)0x00000C00)            </span></div><div class="line"><a name="l03308"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39206b27b5b1c5941b2a14ee8e2f1223"> 3308</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC2PSC_0                  ((uint32_t)0x00000400)            </span></div><div class="line"><a name="l03309"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae861d74943f3c045421f9fdc8b966841"> 3309</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC2PSC_1                  ((uint32_t)0x00000800)            </span></div><div class="line"><a name="l03311"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b942752d686c23323880ff576e7dffb"> 3311</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC2F                      ((uint32_t)0x0000F000)            </span></div><div class="line"><a name="l03312"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d75acd7072f28844074702683d8493f"> 3312</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC2F_0                    ((uint32_t)0x00001000)            </span></div><div class="line"><a name="l03313"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40e49318b54b16bda6fd7feea7c9a7dd"> 3313</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC2F_1                    ((uint32_t)0x00002000)            </span></div><div class="line"><a name="l03314"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga932148c784f5cbee4dfcafcbadaf0107"> 3314</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC2F_2                    ((uint32_t)0x00004000)            </span></div><div class="line"><a name="l03315"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafece48b6f595ef9717d523fa23cea1e8"> 3315</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC2F_3                    ((uint32_t)0x00008000)            </span></div><div class="line"><a name="l03317"></a><span class="lineno"> 3317</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for TIM_CCMR2 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03318"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2eabcc7e322b02c9c406b3ff70308260"> 3318</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_CC3S                      ((uint32_t)0x00000003)            </span></div><div class="line"><a name="l03319"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68c04aea2e89f1e89bd323d6d6e5e6c0"> 3319</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_CC3S_0                    ((uint32_t)0x00000001)            </span></div><div class="line"><a name="l03320"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bed6648aad6e8d16196246b355452dc"> 3320</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_CC3S_1                    ((uint32_t)0x00000002)            </span></div><div class="line"><a name="l03322"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6d8d2847058747ce23a648668ce4dba"> 3322</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC3FE                     ((uint32_t)0x00000004)            </span></div><div class="line"><a name="l03323"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga276fd2250d2b085b73ef51cb4c099d24"> 3323</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC3PE                     ((uint32_t)0x00000008)            </span></div><div class="line"><a name="l03325"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52095cae524adb237339bfee92e8168a"> 3325</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC3M                      ((uint32_t)0x00000070)            </span></div><div class="line"><a name="l03326"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga899b26ffa9c5f30f143306b8598a537f"> 3326</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC3M_0                    ((uint32_t)0x00000010)            </span></div><div class="line"><a name="l03327"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91476ae2cc3449facafcad82569e14f8"> 3327</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC3M_1                    ((uint32_t)0x00000020)            </span></div><div class="line"><a name="l03328"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20394da7afcada6c3fc455b05004cff5"> 3328</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC3M_2                    ((uint32_t)0x00000040)            </span></div><div class="line"><a name="l03330"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4209d414df704ce96c54abb2ea2df66a"> 3330</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC3CE                     ((uint32_t)0x00000080)            </span></div><div class="line"><a name="l03332"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga294e216b50edd1c2f891143e1f971048"> 3332</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_CC4S                      ((uint32_t)0x00000300)            </span></div><div class="line"><a name="l03333"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabebaa6bffd90b32563bd0fc1ff4a9499"> 3333</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_CC4S_0                    ((uint32_t)0x00000100)            </span></div><div class="line"><a name="l03334"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6386ec77a3a451954325a1512d44f893"> 3334</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_CC4S_1                    ((uint32_t)0x00000200)            </span></div><div class="line"><a name="l03336"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70dc197250c2699d470aea1a7a42ad57"> 3336</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC4FE                     ((uint32_t)0x00000400)            </span></div><div class="line"><a name="l03337"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e951cd3f6593e321cf79b662a1deaaa"> 3337</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC4PE                     ((uint32_t)0x00000800)            </span></div><div class="line"><a name="l03339"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbed61ff3ba57c7fe6d3386ce3b7af2b"> 3339</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC4M                      ((uint32_t)0x00007000)            </span></div><div class="line"><a name="l03340"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad866f52cce9ce32e3c0d181007b82de5"> 3340</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC4M_0                    ((uint32_t)0x00001000)            </span></div><div class="line"><a name="l03341"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd97b1c86dd4953f3382fea317d165af"> 3341</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC4M_1                    ((uint32_t)0x00002000)            </span></div><div class="line"><a name="l03342"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga431e5cdc0f3dc02fa5a54aa5193ddbab"> 3342</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC4M_2                    ((uint32_t)0x00004000)            </span></div><div class="line"><a name="l03344"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1447dfe94bdd234382bb1f43307ea5c3"> 3344</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC4CE                     ((uint32_t)0x00008000)            </span></div><div class="line"><a name="l03346"></a><span class="lineno"> 3346</span>&#160;<span class="preprocessor"></span><span class="comment">/*---------------------------------------------------------------------------*/</span><span class="preprocessor"></span></div><div class="line"><a name="l03347"></a><span class="lineno"> 3347</span>&#160;</div><div class="line"><a name="l03348"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc3d11f2e968752bc9ec7131c986c3a6"> 3348</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC3PSC                    ((uint32_t)0x0000000C)            </span></div><div class="line"><a name="l03349"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga588513395cbf8be6f4749c140fbf811c"> 3349</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC3PSC_0                  ((uint32_t)0x00000004)            </span></div><div class="line"><a name="l03350"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd27b9bdcc161c90dc1712074a66f29d"> 3350</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC3PSC_1                  ((uint32_t)0x00000008)            </span></div><div class="line"><a name="l03352"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad218af6bd1de72891e1b85d582b766cd"> 3352</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC3F                      ((uint32_t)0x000000F0)            </span></div><div class="line"><a name="l03353"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31d5450ebc9ac6ea833a2b341ceea061"> 3353</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC3F_0                    ((uint32_t)0x00000010)            </span></div><div class="line"><a name="l03354"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26f92a3f831685d6df7ab69e68181849"> 3354</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC3F_1                    ((uint32_t)0x00000020)            </span></div><div class="line"><a name="l03355"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e7d7a3c2686a6e31adc1adf2ce65df9"> 3355</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC3F_2                    ((uint32_t)0x00000040)            </span></div><div class="line"><a name="l03356"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9696c3da027f2b292d077f1ab4cdd14b"> 3356</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC3F_3                    ((uint32_t)0x00000080)            </span></div><div class="line"><a name="l03358"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fd7591e2de10272f7fafb08cdd1b7b0"> 3358</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC4PSC                    ((uint32_t)0x00000C00)            </span></div><div class="line"><a name="l03359"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80f7d206409bc551eab06819e17451e4"> 3359</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC4PSC_0                  ((uint32_t)0x00000400)            </span></div><div class="line"><a name="l03360"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6690f5e98e02addd5e75643767c6d66"> 3360</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC4PSC_1                  ((uint32_t)0x00000800)            </span></div><div class="line"><a name="l03362"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad51653fd06a591294d432385e794a19e"> 3362</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC4F                      ((uint32_t)0x0000F000)            </span></div><div class="line"><a name="l03363"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d5fc8b9a6ea27582cb6c25f9654888c"> 3363</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC4F_0                    ((uint32_t)0x00001000)            </span></div><div class="line"><a name="l03364"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4dcc1562c0c017493e4ee6b32354e85"> 3364</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC4F_1                    ((uint32_t)0x00002000)            </span></div><div class="line"><a name="l03365"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b96de7db8b71ac7e414f247b871a53c"> 3365</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC4F_2                    ((uint32_t)0x00004000)            </span></div><div class="line"><a name="l03366"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25d0f55e5b751f2caed6a943f5682a09"> 3366</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC4F_3                    ((uint32_t)0x00008000)            </span></div><div class="line"><a name="l03368"></a><span class="lineno"> 3368</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_CCER register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03369"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f494b9881e7b97bb2d79f7ad4e79937"> 3369</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC1E                       ((uint32_t)0x00000001)            </span></div><div class="line"><a name="l03370"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ca0aedba14241caff739afb3c3ee291"> 3370</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC1P                       ((uint32_t)0x00000002)            </span></div><div class="line"><a name="l03371"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga813056b3f90a13c4432aeba55f28957e"> 3371</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC1NE                      ((uint32_t)0x00000004)            </span></div><div class="line"><a name="l03372"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga403fc501d4d8de6cabee6b07acb81a36"> 3372</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC1NP                      ((uint32_t)0x00000008)            </span></div><div class="line"><a name="l03373"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76392a4d63674cd0db0a55762458f16c"> 3373</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC2E                       ((uint32_t)0x00000010)            </span></div><div class="line"><a name="l03374"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3136c6e776c6066509d298b6a9b34912"> 3374</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC2P                       ((uint32_t)0x00000020)            </span></div><div class="line"><a name="l03375"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a784649120eddec31998f34323d4156"> 3375</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC2NE                      ((uint32_t)0x00000040)            </span></div><div class="line"><a name="l03376"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga387de559d8b16b16f3934fddd2aa969f"> 3376</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC2NP                      ((uint32_t)0x00000080)            </span></div><div class="line"><a name="l03377"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1da114e666b61f09cf25f50cdaa7f81f"> 3377</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC3E                       ((uint32_t)0x00000100)            </span></div><div class="line"><a name="l03378"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6220a5cd34c7a7a39e10c854aa00d2e5"> 3378</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC3P                       ((uint32_t)0x00000200)            </span></div><div class="line"><a name="l03379"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad46cce61d3bd83b64257ba75e54ee1aa"> 3379</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC3NE                      ((uint32_t)0x00000400)            </span></div><div class="line"><a name="l03380"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4029686d3307111d3f9f4400e29e4521"> 3380</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC3NP                      ((uint32_t)0x00000800)            </span></div><div class="line"><a name="l03381"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga940b041ab5975311f42f26d314a4b621"> 3381</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC4E                       ((uint32_t)0x00001000)            </span></div><div class="line"><a name="l03382"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3faf23dc47e1b0877352d7f5a00f72e1"> 3382</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC4P                       ((uint32_t)0x00002000)            </span></div><div class="line"><a name="l03383"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41b88bff3f38cec0617ce66fa5aef260"> 3383</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC4NP                      ((uint32_t)0x00008000)            </span></div><div class="line"><a name="l03385"></a><span class="lineno"> 3385</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_CNT register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03386"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8bc45c0315de82c1c3a38a243bcd00fc"> 3386</a></span>&#160;<span class="preprocessor">#define  TIM_CNT_CNT                         ((uint32_t)0xFFFFFFFF)            </span></div><div class="line"><a name="l03388"></a><span class="lineno"> 3388</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_PSC register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03389"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaefb85e4000ddab0ada67c5964810da35"> 3389</a></span>&#160;<span class="preprocessor">#define  TIM_PSC_PSC                         ((uint32_t)0x0000FFFF)            </span></div><div class="line"><a name="l03391"></a><span class="lineno"> 3391</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_ARR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03392"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace50256fdecc38f641050a4a3266e4d9"> 3392</a></span>&#160;<span class="preprocessor">#define  TIM_ARR_ARR                         ((uint32_t)0xFFFFFFFF)            </span></div><div class="line"><a name="l03394"></a><span class="lineno"> 3394</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_RCR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03395"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadcef8f28580e36cdfda3be1f7561afc7"> 3395</a></span>&#160;<span class="preprocessor">#define  TIM_RCR_REP                         ((uint32_t)0x000000FF)               </span></div><div class="line"><a name="l03397"></a><span class="lineno"> 3397</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_CCR1 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03398"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac927cc11eff415210dcf94657d8dfbe0"> 3398</a></span>&#160;<span class="preprocessor">#define  TIM_CCR1_CCR1                       ((uint32_t)0x0000FFFF)            </span></div><div class="line"><a name="l03400"></a><span class="lineno"> 3400</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_CCR2 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03401"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga751e5efd90bdd1fd5f38609f3f5762ba"> 3401</a></span>&#160;<span class="preprocessor">#define  TIM_CCR2_CCR2                       ((uint32_t)0x0000FFFF)            </span></div><div class="line"><a name="l03403"></a><span class="lineno"> 3403</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_CCR3 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03404"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e85064d37d387851e95c5c1f35315a1"> 3404</a></span>&#160;<span class="preprocessor">#define  TIM_CCR3_CCR3                       ((uint32_t)0x0000FFFF)            </span></div><div class="line"><a name="l03406"></a><span class="lineno"> 3406</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_CCR4 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03407"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15c9dd67a6701b5498926ae536773eca"> 3407</a></span>&#160;<span class="preprocessor">#define  TIM_CCR4_CCR4                       ((uint32_t)0x0000FFFF)            </span></div><div class="line"><a name="l03409"></a><span class="lineno"> 3409</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_BDTR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03410"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabcf985e9c78f15e1e44b2bc4d2bafc67"> 3410</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_DTG                        ((uint32_t)0x000000FF)            </span></div><div class="line"><a name="l03411"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b575cca31b0e22ef1d5b842aa162bfc"> 3411</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_DTG_0                      ((uint32_t)0x00000001)            </span></div><div class="line"><a name="l03412"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f33ae1e9b7847a60032a60d0cc7f81d"> 3412</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_DTG_1                      ((uint32_t)0x00000002)            </span></div><div class="line"><a name="l03413"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f06a132eba960bd6cc972e3580d537c"> 3413</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_DTG_2                      ((uint32_t)0x00000004)            </span></div><div class="line"><a name="l03414"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7868643a65285fc7132f040c8950f43"> 3414</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_DTG_3                      ((uint32_t)0x00000008)            </span></div><div class="line"><a name="l03415"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga503b44e30a5fb77c34630d1faca70213"> 3415</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_DTG_4                      ((uint32_t)0x00000010)            </span></div><div class="line"><a name="l03416"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83a12ecb0a8dd21bc164d9a345ea564f"> 3416</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_DTG_5                      ((uint32_t)0x00000020)            </span></div><div class="line"><a name="l03417"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7d418cbd0db89991522cb6be34a017e"> 3417</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_DTG_6                      ((uint32_t)0x00000040)            </span></div><div class="line"><a name="l03418"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac945c8bcf5567912a88eb2acee53c45b"> 3418</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_DTG_7                      ((uint32_t)0x00000080)            </span></div><div class="line"><a name="l03420"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e4215d17f0548dfcf0b15fe4d0f4651"> 3420</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_LOCK                       ((uint32_t)0x00000300)            </span></div><div class="line"><a name="l03421"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbd1736c8172e7cd098bb591264b07bf"> 3421</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_LOCK_0                     ((uint32_t)0x00000100)            </span></div><div class="line"><a name="l03422"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga756df80ff8c34399435f52dca18e6eee"> 3422</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_LOCK_1                     ((uint32_t)0x00000200)            </span></div><div class="line"><a name="l03424"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1cf04e70ccf3d4aba5afcf2496a411a"> 3424</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_OSSI                       ((uint32_t)0x00000400)            </span></div><div class="line"><a name="l03425"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9435f36d53c6be1107e57ab6a82c16e"> 3425</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_OSSR                       ((uint32_t)0x00000800)            </span></div><div class="line"><a name="l03426"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74250b040dd9fd9c09dcc54cdd6d86d8"> 3426</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_BKE                        ((uint32_t)0x00001000)            </span></div><div class="line"><a name="l03427"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3247abbbf0d00260be051d176d88020e"> 3427</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_BKP                        ((uint32_t)0x00002000)            </span></div><div class="line"><a name="l03428"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59f15008050f91fa3ecc9eaaa971a509"> 3428</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_AOE                        ((uint32_t)0x00004000)            </span></div><div class="line"><a name="l03429"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga277a096614829feba2d0a4fbb7d3dffc"> 3429</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_MOE                        ((uint32_t)0x00008000)            </span></div><div class="line"><a name="l03431"></a><span class="lineno"> 3431</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_DCR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03432"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf9051ecac123cd89f9d2a835e4cde2e"> 3432</a></span>&#160;<span class="preprocessor">#define  TIM_DCR_DBA                         ((uint32_t)0x0000001F)            </span></div><div class="line"><a name="l03433"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaaf610e5fe4bb4b10736242df3b62bba"> 3433</a></span>&#160;<span class="preprocessor">#define  TIM_DCR_DBA_0                       ((uint32_t)0x00000001)            </span></div><div class="line"><a name="l03434"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a0185643c163930e30f0a1cf5fe364e"> 3434</a></span>&#160;<span class="preprocessor">#define  TIM_DCR_DBA_1                       ((uint32_t)0x00000002)            </span></div><div class="line"><a name="l03435"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa5a89b93b97b0968a7d5563a18ab9d1"> 3435</a></span>&#160;<span class="preprocessor">#define  TIM_DCR_DBA_2                       ((uint32_t)0x00000004)            </span></div><div class="line"><a name="l03436"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga105f44ff18cbbd4ff4d60368c9184430"> 3436</a></span>&#160;<span class="preprocessor">#define  TIM_DCR_DBA_3                       ((uint32_t)0x00000008)            </span></div><div class="line"><a name="l03437"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe1bc4b6dd7265dee2857f23d835b2dc"> 3437</a></span>&#160;<span class="preprocessor">#define  TIM_DCR_DBA_4                       ((uint32_t)0x00000010)            </span></div><div class="line"><a name="l03439"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9e197a78484567d4c6093c28265f3eb"> 3439</a></span>&#160;<span class="preprocessor">#define  TIM_DCR_DBL                         ((uint32_t)0x00001F00)            </span></div><div class="line"><a name="l03440"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga677195c0b4892bb6717564c0528126a9"> 3440</a></span>&#160;<span class="preprocessor">#define  TIM_DCR_DBL_0                       ((uint32_t)0x00000100)            </span></div><div class="line"><a name="l03441"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad427ba987877e491f7a2be60e320dbea"> 3441</a></span>&#160;<span class="preprocessor">#define  TIM_DCR_DBL_1                       ((uint32_t)0x00000200)            </span></div><div class="line"><a name="l03442"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga369926f2a8ca5cf635ded9bb4619189c"> 3442</a></span>&#160;<span class="preprocessor">#define  TIM_DCR_DBL_2                       ((uint32_t)0x00000400)            </span></div><div class="line"><a name="l03443"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f1ec849c41d1abd46c528a4ac378c03"> 3443</a></span>&#160;<span class="preprocessor">#define  TIM_DCR_DBL_3                       ((uint32_t)0x00000800)            </span></div><div class="line"><a name="l03444"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga607d7b87b1b4bf167aabad36f922a8f9"> 3444</a></span>&#160;<span class="preprocessor">#define  TIM_DCR_DBL_4                       ((uint32_t)0x00001000)            </span></div><div class="line"><a name="l03446"></a><span class="lineno"> 3446</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_DMAR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03447"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1afa2fc02bcd75c15122c4eb87d6cf83"> 3447</a></span>&#160;<span class="preprocessor">#define  TIM_DMAR_DMAB                       ((uint32_t)0x0000FFFF)            </span></div><div class="line"><a name="l03449"></a><span class="lineno"> 3449</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_OR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03450"></a><span class="lineno"> 3450</span>&#160;</div><div class="line"><a name="l03451"></a><span class="lineno"> 3451</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l03452"></a><span class="lineno"> 3452</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l03453"></a><span class="lineno"> 3453</span>&#160;<span class="comment">/*                             Real-Time Clock                                */</span></div><div class="line"><a name="l03454"></a><span class="lineno"> 3454</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l03455"></a><span class="lineno"> 3455</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l03456"></a><span class="lineno"> 3456</span>&#160;</div><div class="line"><a name="l03457"></a><span class="lineno"> 3457</span>&#160;<span class="comment">/*******************  Bit definition for RTC_CRH register  ********************/</span></div><div class="line"><a name="l03458"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8dd52d261f99a969d9841a4426152b85"> 3458</a></span>&#160;<span class="preprocessor">#define  RTC_CRH_SECIE                       ((uint32_t)0x00000001)               </span></div><div class="line"><a name="l03459"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga990a6b449f70249a1a4baf19f64617d9"> 3459</a></span>&#160;<span class="preprocessor">#define  RTC_CRH_ALRIE                       ((uint32_t)0x00000002)               </span></div><div class="line"><a name="l03460"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04e23d339e15dbf883dbedb054cd1706"> 3460</a></span>&#160;<span class="preprocessor">#define  RTC_CRH_OWIE                        ((uint32_t)0x00000004)               </span></div><div class="line"><a name="l03462"></a><span class="lineno"> 3462</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for RTC_CRL register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03463"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c039206fc5c1506aba666387c5d34c8"> 3463</a></span>&#160;<span class="preprocessor">#define  RTC_CRL_SECF                        ((uint32_t)0x00000001)               </span></div><div class="line"><a name="l03464"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca9bce7cb58e637876d1154710305563"> 3464</a></span>&#160;<span class="preprocessor">#define  RTC_CRL_ALRF                        ((uint32_t)0x00000002)               </span></div><div class="line"><a name="l03465"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad801db5fbfc407b1959647765076b299"> 3465</a></span>&#160;<span class="preprocessor">#define  RTC_CRL_OWF                         ((uint32_t)0x00000004)               </span></div><div class="line"><a name="l03466"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6fefe3020ad4d61b54a516e8a65f30d"> 3466</a></span>&#160;<span class="preprocessor">#define  RTC_CRL_RSF                         ((uint32_t)0x00000008)               </span></div><div class="line"><a name="l03467"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3829687c89579c020665c19b8937a820"> 3467</a></span>&#160;<span class="preprocessor">#define  RTC_CRL_CNF                         ((uint32_t)0x00000010)               </span></div><div class="line"><a name="l03468"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6bc57b1110a53b82e4445c4770203fe8"> 3468</a></span>&#160;<span class="preprocessor">#define  RTC_CRL_RTOFF                       ((uint32_t)0x00000020)               </span></div><div class="line"><a name="l03470"></a><span class="lineno"> 3470</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for RTC_PRLH register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03471"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5209d66a77da940d9a187bbaf73dc8a0"> 3471</a></span>&#160;<span class="preprocessor">#define  RTC_PRLH_PRL                        ((uint32_t)0x0000000F)            </span></div><div class="line"><a name="l03473"></a><span class="lineno"> 3473</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for RTC_PRLL register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03474"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1cd2db7134d6b3e21477ed466dd4d7c"> 3474</a></span>&#160;<span class="preprocessor">#define  RTC_PRLL_PRL                        ((uint32_t)0x0000FFFF)            </span></div><div class="line"><a name="l03476"></a><span class="lineno"> 3476</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for RTC_DIVH register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03477"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae88e723f16ec20925d0bc545428a6670"> 3477</a></span>&#160;<span class="preprocessor">#define  RTC_DIVH_RTC_DIV                    ((uint32_t)0x0000000F)            </span></div><div class="line"><a name="l03479"></a><span class="lineno"> 3479</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for RTC_DIVL register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03480"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe06c3de2b371556e207e5079feb9afd"> 3480</a></span>&#160;<span class="preprocessor">#define  RTC_DIVL_RTC_DIV                    ((uint32_t)0x0000FFFF)            </span></div><div class="line"><a name="l03482"></a><span class="lineno"> 3482</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for RTC_CNTH register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03483"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga256cb0c8e461f345df89d77dae7c31a9"> 3483</a></span>&#160;<span class="preprocessor">#define  RTC_CNTH_RTC_CNT                    ((uint32_t)0x0000FFFF)            </span></div><div class="line"><a name="l03485"></a><span class="lineno"> 3485</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for RTC_CNTL register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03486"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa079440c3cb1b864f226231f11664e5e"> 3486</a></span>&#160;<span class="preprocessor">#define  RTC_CNTL_RTC_CNT                    ((uint32_t)0x0000FFFF)            </span></div><div class="line"><a name="l03488"></a><span class="lineno"> 3488</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for RTC_ALRH register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03489"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c6fab9b1d06bb3f26eb038a1d7e55f5"> 3489</a></span>&#160;<span class="preprocessor">#define  RTC_ALRH_RTC_ALR                    ((uint32_t)0x0000FFFF)            </span></div><div class="line"><a name="l03491"></a><span class="lineno"> 3491</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for RTC_ALRL register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03492"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27e762953f42cf0a323a4372cd780c22"> 3492</a></span>&#160;<span class="preprocessor">#define  RTC_ALRL_RTC_ALR                    ((uint32_t)0x0000FFFF)            </span></div><div class="line"><a name="l03494"></a><span class="lineno"> 3494</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03495"></a><span class="lineno"> 3495</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l03496"></a><span class="lineno"> 3496</span>&#160;<span class="comment">/*                        Independent WATCHDOG (IWDG)                         */</span></div><div class="line"><a name="l03497"></a><span class="lineno"> 3497</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l03498"></a><span class="lineno"> 3498</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l03499"></a><span class="lineno"> 3499</span>&#160;</div><div class="line"><a name="l03500"></a><span class="lineno"> 3500</span>&#160;<span class="comment">/*******************  Bit definition for IWDG_KR register  ********************/</span></div><div class="line"><a name="l03501"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga957f7d5f8a0ec1a6956a7f05cfbd97c2"> 3501</a></span>&#160;<span class="preprocessor">#define  IWDG_KR_KEY                         ((uint32_t)0x0000FFFF)            </span></div><div class="line"><a name="l03503"></a><span class="lineno"> 3503</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for IWDG_PR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03504"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4de39c5672f17d326fceb5adc9adc090"> 3504</a></span>&#160;<span class="preprocessor">#define  IWDG_PR_PR                          ((uint32_t)0x00000007)               </span></div><div class="line"><a name="l03505"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b727e7882603df1684cbf230520ca76"> 3505</a></span>&#160;<span class="preprocessor">#define  IWDG_PR_PR_0                        ((uint32_t)0x00000001)               </span></div><div class="line"><a name="l03506"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafba2551b90c68d95c736a116224b473e"> 3506</a></span>&#160;<span class="preprocessor">#define  IWDG_PR_PR_1                        ((uint32_t)0x00000002)               </span></div><div class="line"><a name="l03507"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55a1d7fde4e3e724a8644652ba9bb2b9"> 3507</a></span>&#160;<span class="preprocessor">#define  IWDG_PR_PR_2                        ((uint32_t)0x00000004)               </span></div><div class="line"><a name="l03509"></a><span class="lineno"> 3509</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for IWDG_RLR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03510"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87024bbb19f26def4c4c1510b22d3033"> 3510</a></span>&#160;<span class="preprocessor">#define  IWDG_RLR_RL                         ((uint32_t)0x00000FFF)            </span></div><div class="line"><a name="l03512"></a><span class="lineno"> 3512</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for IWDG_SR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03513"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga269bd5618ba773d32275b93be004c554"> 3513</a></span>&#160;<span class="preprocessor">#define  IWDG_SR_PVU                         ((uint32_t)0x00000001)               </span></div><div class="line"><a name="l03514"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadffb8339e556a3b10120b15f0dacc232"> 3514</a></span>&#160;<span class="preprocessor">#define  IWDG_SR_RVU                         ((uint32_t)0x00000002)               </span></div><div class="line"><a name="l03516"></a><span class="lineno"> 3516</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03517"></a><span class="lineno"> 3517</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l03518"></a><span class="lineno"> 3518</span>&#160;<span class="comment">/*                         Window WATCHDOG (WWDG)                             */</span></div><div class="line"><a name="l03519"></a><span class="lineno"> 3519</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l03520"></a><span class="lineno"> 3520</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l03521"></a><span class="lineno"> 3521</span>&#160;</div><div class="line"><a name="l03522"></a><span class="lineno"> 3522</span>&#160;<span class="comment">/*******************  Bit definition for WWDG_CR register  ********************/</span></div><div class="line"><a name="l03523"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga400774feb33ed7544d57d6a0a76e0f70"> 3523</a></span>&#160;<span class="preprocessor">#define  WWDG_CR_T                           ((uint32_t)0x0000007F)               </span></div><div class="line"><a name="l03524"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga305c0da4633020b9696d64a1785fa29c"> 3524</a></span>&#160;<span class="preprocessor">#define  WWDG_CR_T_0                         ((uint32_t)0x00000001)               </span></div><div class="line"><a name="l03525"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44e5ea3baea1e37b0446e56e910c3409"> 3525</a></span>&#160;<span class="preprocessor">#define  WWDG_CR_T_1                         ((uint32_t)0x00000002)               </span></div><div class="line"><a name="l03526"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67e7b9fa1867ecd6a9dd4b28381e4229"> 3526</a></span>&#160;<span class="preprocessor">#define  WWDG_CR_T_2                         ((uint32_t)0x00000004)               </span></div><div class="line"><a name="l03527"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64ede5bff80b5b979a44d073205f5930"> 3527</a></span>&#160;<span class="preprocessor">#define  WWDG_CR_T_3                         ((uint32_t)0x00000008)               </span></div><div class="line"><a name="l03528"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbc9c4a71473ceb1fde58a1d6054a7fe"> 3528</a></span>&#160;<span class="preprocessor">#define  WWDG_CR_T_4                         ((uint32_t)0x00000010)               </span></div><div class="line"><a name="l03529"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f41b8c9b91c0632521373203bcb5b64"> 3529</a></span>&#160;<span class="preprocessor">#define  WWDG_CR_T_5                         ((uint32_t)0x00000020)               </span></div><div class="line"><a name="l03530"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8abc0d44e390aabc2c7f787f2ed0b632"> 3530</a></span>&#160;<span class="preprocessor">#define  WWDG_CR_T_6                         ((uint32_t)0x00000040)               </span></div><div class="line"><a name="l03532"></a><span class="lineno"> 3532</span>&#160;<span class="preprocessor"></span><span class="comment">/* Legacy defines */</span><span class="preprocessor"></span></div><div class="line"><a name="l03533"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d510237467b8e10ca1001574671ad8e"> 3533</a></span>&#160;<span class="preprocessor">#define  WWDG_CR_T0 WWDG_CR_T_0</span></div><div class="line"><a name="l03534"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed4b5d3f4d2e0540058fd2253a8feb95"> 3534</a></span>&#160;<span class="preprocessor">#define  WWDG_CR_T1 WWDG_CR_T_1</span></div><div class="line"><a name="l03535"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4e9559da387f10bac2dc8ab0d4f6e6c"> 3535</a></span>&#160;<span class="preprocessor">#define  WWDG_CR_T2 WWDG_CR_T_2</span></div><div class="line"><a name="l03536"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1e344f4a12c60e57cb643511379b261"> 3536</a></span>&#160;<span class="preprocessor">#define  WWDG_CR_T3 WWDG_CR_T_3</span></div><div class="line"><a name="l03537"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1f89d17eb4b3bb1b67c2b0185061e45"> 3537</a></span>&#160;<span class="preprocessor">#define  WWDG_CR_T4 WWDG_CR_T_4</span></div><div class="line"><a name="l03538"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc9870e0e3a5c171b9c1db817afcf0ee"> 3538</a></span>&#160;<span class="preprocessor">#define  WWDG_CR_T5 WWDG_CR_T_5</span></div><div class="line"><a name="l03539"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3a493575c9a7c6006a3af9d13399268"> 3539</a></span>&#160;<span class="preprocessor">#define  WWDG_CR_T6 WWDG_CR_T_6</span></div><div class="line"><a name="l03540"></a><span class="lineno"> 3540</span>&#160;</div><div class="line"><a name="l03541"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab647e9997b8b8e67de72af1aaea3f52f"> 3541</a></span>&#160;<span class="preprocessor">#define  WWDG_CR_WDGA                        ((uint32_t)0x00000080)               </span></div><div class="line"><a name="l03543"></a><span class="lineno"> 3543</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for WWDG_CFR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03544"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabfbb9991bd6a3699399ca569c71fe8c9"> 3544</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_W                          ((uint32_t)0x0000007F)               </span></div><div class="line"><a name="l03545"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26f4016f9990c2657acdf7521233d16d"> 3545</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_W_0                        ((uint32_t)0x00000001)               </span></div><div class="line"><a name="l03546"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga546410b3ec62e976c0f590cf9f216bb3"> 3546</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_W_1                        ((uint32_t)0x00000002)               </span></div><div class="line"><a name="l03547"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3de841283deaea061d977392805211d"> 3547</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_W_2                        ((uint32_t)0x00000004)               </span></div><div class="line"><a name="l03548"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0394248f2a4e4b6ba6c28024fa961a99"> 3548</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_W_3                        ((uint32_t)0x00000008)               </span></div><div class="line"><a name="l03549"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25594b7ced3e1277b636caf02416a4e7"> 3549</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_W_4                        ((uint32_t)0x00000010)               </span></div><div class="line"><a name="l03550"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e730800b000f6fe3be5ea43a6e29cf9"> 3550</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_W_5                        ((uint32_t)0x00000020)               </span></div><div class="line"><a name="l03551"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fc25f8d5c23a76d364c1cb5d7518a17"> 3551</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_W_6                        ((uint32_t)0x00000040)               </span></div><div class="line"><a name="l03553"></a><span class="lineno"> 3553</span>&#160;<span class="preprocessor"></span><span class="comment">/* Legacy defines */</span><span class="preprocessor"></span></div><div class="line"><a name="l03554"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae37e08098d003f44eb8770a9d9bd40d0"> 3554</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_W0 WWDG_CFR_W_0</span></div><div class="line"><a name="l03555"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga698b68239773862647ef5f9d963b80c4"> 3555</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_W1 WWDG_CFR_W_1</span></div><div class="line"><a name="l03556"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga166845425e89d01552bac0baeec686d9"> 3556</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_W2 WWDG_CFR_W_2</span></div><div class="line"><a name="l03557"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga344253edc9710aa6db6047b76cce723b"> 3557</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_W3 WWDG_CFR_W_3</span></div><div class="line"><a name="l03558"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec3a0817a2dcde78414d02c0cb5d201d"> 3558</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_W4 WWDG_CFR_W_4</span></div><div class="line"><a name="l03559"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8032c21626b10fcf5cd8ad36bc051663"> 3559</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_W5 WWDG_CFR_W_5</span></div><div class="line"><a name="l03560"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga106cdb96da03ce192628f54cefcbec2f"> 3560</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_W6 WWDG_CFR_W_6</span></div><div class="line"><a name="l03561"></a><span class="lineno"> 3561</span>&#160;</div><div class="line"><a name="l03562"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga067b1d8238f1d5613481aba71a946638"> 3562</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_WDGTB                      ((uint32_t)0x00000180)               </span></div><div class="line"><a name="l03563"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab94b761166186987f91d342a5f79695"> 3563</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_WDGTB_0                    ((uint32_t)0x00000080)               </span></div><div class="line"><a name="l03564"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9120ceb094ab327ec766a06fc66ef401"> 3564</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_WDGTB_1                    ((uint32_t)0x00000100)               </span></div><div class="line"><a name="l03566"></a><span class="lineno"> 3566</span>&#160;<span class="preprocessor"></span><span class="comment">/* Legacy defines */</span><span class="preprocessor"></span></div><div class="line"><a name="l03567"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4858525604534e493b8a09e0b04ace61"> 3567</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_WDGTB0 WWDG_CFR_WDGTB_0</span></div><div class="line"><a name="l03568"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d53e6fa74c43522ebacd6dd6f450d33"> 3568</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_WDGTB1 WWDG_CFR_WDGTB_1</span></div><div class="line"><a name="l03569"></a><span class="lineno"> 3569</span>&#160;</div><div class="line"><a name="l03570"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga931941dc5d795502371ac5dd8fbac1e9"> 3570</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_EWI                        ((uint32_t)0x00000200)               </span></div><div class="line"><a name="l03572"></a><span class="lineno"> 3572</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for WWDG_SR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03573"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96cf9ddd91b6079c5aceef6f3e857b69"> 3573</a></span>&#160;<span class="preprocessor">#define  WWDG_SR_EWIF                        ((uint32_t)0x00000001)               </span></div><div class="line"><a name="l03575"></a><span class="lineno"> 3575</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03576"></a><span class="lineno"> 3576</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l03577"></a><span class="lineno"> 3577</span>&#160;<span class="comment">/*                       Flexible Static Memory Controller                    */</span></div><div class="line"><a name="l03578"></a><span class="lineno"> 3578</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l03579"></a><span class="lineno"> 3579</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l03580"></a><span class="lineno"> 3580</span>&#160;</div><div class="line"><a name="l03581"></a><span class="lineno"> 3581</span>&#160;<span class="comment">/******************  Bit definition for FSMC_BCRx (x=1..4) register  **********/</span></div><div class="line"><a name="l03582"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee2be1d5550329594d766a080a8558bb"> 3582</a></span>&#160;<span class="preprocessor">#define  FSMC_BCRx_MBKEN                     ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l03583"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1c5dca84e3bc93cebe0622dd39ac301"> 3583</a></span>&#160;<span class="preprocessor">#define  FSMC_BCRx_MUXEN                     ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l03585"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4168ea5a2951a677a8226e1e486e90ef"> 3585</a></span>&#160;<span class="preprocessor">#define  FSMC_BCRx_MTYP                      ((uint32_t)0x0000000C)        </span></div><div class="line"><a name="l03586"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec78fa17ac27e6b491a701e5e692aa9c"> 3586</a></span>&#160;<span class="preprocessor">#define  FSMC_BCRx_MTYP_0                    ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l03587"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ddf39ce43d5b48a04c3d4f2f2ab673f"> 3587</a></span>&#160;<span class="preprocessor">#define  FSMC_BCRx_MTYP_1                    ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l03589"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea76c1451c2ab2fa64663bd2908a9f40"> 3589</a></span>&#160;<span class="preprocessor">#define  FSMC_BCRx_MWID                      ((uint32_t)0x00000030)        </span></div><div class="line"><a name="l03590"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71525e77cbf044bcb7ce5284487051c0"> 3590</a></span>&#160;<span class="preprocessor">#define  FSMC_BCRx_MWID_0                    ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l03591"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9357d116b836c51bdbf6a5edc91a029"> 3591</a></span>&#160;<span class="preprocessor">#define  FSMC_BCRx_MWID_1                    ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l03593"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab6ee7c8311dcf9a183bd4294963b5935"> 3593</a></span>&#160;<span class="preprocessor">#define  FSMC_BCRx_FACCEN                    ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l03594"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f5a83b67976dba29ef5068ba2121126"> 3594</a></span>&#160;<span class="preprocessor">#define  FSMC_BCRx_BURSTEN                   ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l03595"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f3ecb3fa989e007507daae72cc42688"> 3595</a></span>&#160;<span class="preprocessor">#define  FSMC_BCRx_WAITPOL                   ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l03596"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabee7a0c4b92db20ef10ecb9176104924"> 3596</a></span>&#160;<span class="preprocessor">#define  FSMC_BCRx_WRAPMOD                   ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l03597"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3cc933e13054cccde621404c2c4dee1"> 3597</a></span>&#160;<span class="preprocessor">#define  FSMC_BCRx_WAITCFG                   ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l03598"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46477539dec644e797cc3a2bc1f4550f"> 3598</a></span>&#160;<span class="preprocessor">#define  FSMC_BCRx_WREN                      ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l03599"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f895daf12f8cf5c40c4ffc34041f5f4"> 3599</a></span>&#160;<span class="preprocessor">#define  FSMC_BCRx_WAITEN                    ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l03600"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9123733b2e954934fce3ae732e27a58c"> 3600</a></span>&#160;<span class="preprocessor">#define  FSMC_BCRx_EXTMOD                    ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l03601"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab6531c36a3d355a8961f7b8f216c95b9"> 3601</a></span>&#160;<span class="preprocessor">#define  FSMC_BCRx_ASYNCWAIT                 ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l03602"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6daa5981c9242a60877bed86922b2796"> 3602</a></span>&#160;<span class="preprocessor">#define  FSMC_BCRx_CBURSTRW                  ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l03604"></a><span class="lineno"> 3604</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FSMC_BTRx (x=1..4) register  ******/</span><span class="preprocessor"></span></div><div class="line"><a name="l03605"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37ab246ef95bdcc1d1c50f1884a35829"> 3605</a></span>&#160;<span class="preprocessor">#define  FSMC_BTRx_ADDSET                    ((uint32_t)0x0000000F)        </span></div><div class="line"><a name="l03606"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a6457bbddf6a96b3055e3b5687c3a18"> 3606</a></span>&#160;<span class="preprocessor">#define  FSMC_BTRx_ADDSET_0                  ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l03607"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04e9658a3c0eb59d70d10423ed404d73"> 3607</a></span>&#160;<span class="preprocessor">#define  FSMC_BTRx_ADDSET_1                  ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l03608"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab332bbb63f2fc076bb878219e4faf9ee"> 3608</a></span>&#160;<span class="preprocessor">#define  FSMC_BTRx_ADDSET_2                  ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l03609"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa692917e9ab24021f16ee61011cd14cb"> 3609</a></span>&#160;<span class="preprocessor">#define  FSMC_BTRx_ADDSET_3                  ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l03611"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1452fe11f072ff5295c5beae4e7cf1f"> 3611</a></span>&#160;<span class="preprocessor">#define  FSMC_BTRx_ADDHLD                    ((uint32_t)0x000000F0)        </span></div><div class="line"><a name="l03612"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga977ced98e24065152d80efc90dc29be0"> 3612</a></span>&#160;<span class="preprocessor">#define  FSMC_BTRx_ADDHLD_0                  ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l03613"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51de17122050c3a0a8db79085fcd1e4b"> 3613</a></span>&#160;<span class="preprocessor">#define  FSMC_BTRx_ADDHLD_1                  ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l03614"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf61e804dee8ad905e2d97936d87cc3d0"> 3614</a></span>&#160;<span class="preprocessor">#define  FSMC_BTRx_ADDHLD_2                  ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l03615"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga051fb45fd68198ae8e40095f1f721a5c"> 3615</a></span>&#160;<span class="preprocessor">#define  FSMC_BTRx_ADDHLD_3                  ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l03617"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e3658a7ec0e092d381a1f7b556c557f"> 3617</a></span>&#160;<span class="preprocessor">#define  FSMC_BTRx_DATAST                    ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l03618"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7273c14986b486b891f0902972f00fdd"> 3618</a></span>&#160;<span class="preprocessor">#define  FSMC_BTRx_DATAST_0                  ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l03619"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08417f2ac97137b3d810e80a630325a7"> 3619</a></span>&#160;<span class="preprocessor">#define  FSMC_BTRx_DATAST_1                  ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l03620"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadafd7b9ab9c626b222e961840ac3c117"> 3620</a></span>&#160;<span class="preprocessor">#define  FSMC_BTRx_DATAST_2                  ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l03621"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e6ec68220009cd469ac09bdfb7ea8bc"> 3621</a></span>&#160;<span class="preprocessor">#define  FSMC_BTRx_DATAST_3                  ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l03622"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4212f16e805004a8e28974e24eae8c7c"> 3622</a></span>&#160;<span class="preprocessor">#define  FSMC_BTRx_DATAST_4                  ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l03623"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67421922df4915965cd3dd69ff17c0f8"> 3623</a></span>&#160;<span class="preprocessor">#define  FSMC_BTRx_DATAST_5                  ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l03624"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab23763f49129f1664459908fe3050b5e"> 3624</a></span>&#160;<span class="preprocessor">#define  FSMC_BTRx_DATAST_6                  ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l03625"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae76af0eac1e29850ed4f6c3e1bb5f2d4"> 3625</a></span>&#160;<span class="preprocessor">#define  FSMC_BTRx_DATAST_7                  ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l03627"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec3446433cfd1e628424e083ab04f15f"> 3627</a></span>&#160;<span class="preprocessor">#define  FSMC_BTRx_BUSTURN                   ((uint32_t)0x000F0000)        </span></div><div class="line"><a name="l03628"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c91d10ed61c6f4247a589ffcffe0fcb"> 3628</a></span>&#160;<span class="preprocessor">#define  FSMC_BTRx_BUSTURN_0                 ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l03629"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73355e200377d356bc8f57a3238743cb"> 3629</a></span>&#160;<span class="preprocessor">#define  FSMC_BTRx_BUSTURN_1                 ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l03630"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21b09b8436e8b3e5208bec985982e001"> 3630</a></span>&#160;<span class="preprocessor">#define  FSMC_BTRx_BUSTURN_2                 ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l03631"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8cb395bacea5d5a744c0b525203da03c"> 3631</a></span>&#160;<span class="preprocessor">#define  FSMC_BTRx_BUSTURN_3                 ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l03633"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa55abbc40be141329eade6a97fee1ca8"> 3633</a></span>&#160;<span class="preprocessor">#define  FSMC_BTRx_CLKDIV                    ((uint32_t)0x00F00000)        </span></div><div class="line"><a name="l03634"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24384bf927f437a7f52ffb1e9ba19d8b"> 3634</a></span>&#160;<span class="preprocessor">#define  FSMC_BTRx_CLKDIV_0                  ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l03635"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga10b5123f675f00d7c5769a5cc71948dd"> 3635</a></span>&#160;<span class="preprocessor">#define  FSMC_BTRx_CLKDIV_1                  ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l03636"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacef8cbd3784669116b7f3ea6bd519521"> 3636</a></span>&#160;<span class="preprocessor">#define  FSMC_BTRx_CLKDIV_2                  ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l03637"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade38d0f123e78b08da7e9b3f8e57b4b1"> 3637</a></span>&#160;<span class="preprocessor">#define  FSMC_BTRx_CLKDIV_3                  ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l03639"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga719acc7b6b0a6197b5e9879a9ff74c5a"> 3639</a></span>&#160;<span class="preprocessor">#define  FSMC_BTRx_DATLAT                    ((uint32_t)0x0F000000)        </span></div><div class="line"><a name="l03640"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga004c1bb19f7340b3418df009b5022c5b"> 3640</a></span>&#160;<span class="preprocessor">#define  FSMC_BTRx_DATLAT_0                  ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l03641"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a56274b43446ee533f3161e6c3b977e"> 3641</a></span>&#160;<span class="preprocessor">#define  FSMC_BTRx_DATLAT_1                  ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l03642"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0213c60a20d86fc116b5753ae2363185"> 3642</a></span>&#160;<span class="preprocessor">#define  FSMC_BTRx_DATLAT_2                  ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l03643"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeeafb4919bfb2b6d671429539e75a1fb"> 3643</a></span>&#160;<span class="preprocessor">#define  FSMC_BTRx_DATLAT_3                  ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l03645"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37429399b3fa26793e780e47eb40ad2e"> 3645</a></span>&#160;<span class="preprocessor">#define  FSMC_BTRx_ACCMOD                    ((uint32_t)0x30000000)        </span></div><div class="line"><a name="l03646"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38dd6947fb24101aca1cf4615d6eb0cc"> 3646</a></span>&#160;<span class="preprocessor">#define  FSMC_BTRx_ACCMOD_0                  ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l03647"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59ec3780177d9d1c650a57ac9f68a261"> 3647</a></span>&#160;<span class="preprocessor">#define  FSMC_BTRx_ACCMOD_1                  ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l03649"></a><span class="lineno"> 3649</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FSMC_BWTRx (x=1..4) register  ******/</span><span class="preprocessor"></span></div><div class="line"><a name="l03650"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9cf09efa7cfa087ca7114653d9be7cc"> 3650</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTRx_ADDSET                   ((uint32_t)0x0000000F)        </span></div><div class="line"><a name="l03651"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab86e17e3d26b74d4bfedebeacdea5af3"> 3651</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTRx_ADDSET_0                 ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l03652"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0303f79dd8db905723ee4e18d64cdddc"> 3652</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTRx_ADDSET_1                 ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l03653"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0149acc88dda75e13976a5d2717bf1a0"> 3653</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTRx_ADDSET_2                 ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l03654"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1cd2cfd0cbb45b507a198e80a0bff0a"> 3654</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTRx_ADDSET_3                 ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l03656"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57d8b07ce7bd346482a1f245044898b8"> 3656</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTRx_ADDHLD                   ((uint32_t)0x000000F0)        </span></div><div class="line"><a name="l03657"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7beabd5047b18ec2b91dcbcd59ede956"> 3657</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTRx_ADDHLD_0                 ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l03658"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd5d1f509a224c1cc29e1da9eaeafb37"> 3658</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTRx_ADDHLD_1                 ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l03659"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1dc2d5573f8a269822c44e86122e207c"> 3659</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTRx_ADDHLD_2                 ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l03660"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbe017ce119c5c711c68c63b444cc9ee"> 3660</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTRx_ADDHLD_3                 ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l03662"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3224de10a2805466ec40009edc6d000a"> 3662</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTRx_DATAST                   ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l03663"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3923ed25b600cb66ec4c967f00d3b688"> 3663</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTRx_DATAST_0                 ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l03664"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafba88e3a15a7e3c03f2fe188d36fdaf0"> 3664</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTRx_DATAST_1                 ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l03665"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace8812f42b6e6fd5ce64ca150aca2995"> 3665</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTRx_DATAST_2                 ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l03666"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78f21a8e7a291557bbb13a26a0729119"> 3666</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTRx_DATAST_3                 ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l03667"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa320a9cde4729620babd9c4141ac14ee"> 3667</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTRx_DATAST_4                 ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l03668"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d4f11e7d14f7163f3e04ff9f81b9c8b"> 3668</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTRx_DATAST_5                 ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l03669"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac108c94d0af10cb73933487f58752d6f"> 3669</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTRx_DATAST_6                 ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l03670"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadae573b74f00d9109590854957b57c4e"> 3670</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTRx_DATAST_7                 ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l03672"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67b59e024f59bdecd4334e959f157b7c"> 3672</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTRx_BUSTURN                  ((uint32_t)0x000F0000)        </span></div><div class="line"><a name="l03673"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9b27637ec0a51d07ce88b26d8e5b6b7"> 3673</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTRx_BUSTURN_0                ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l03674"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5671a27fd9c5a6e68672903e94f73375"> 3674</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTRx_BUSTURN_1                ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l03675"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1af1103b9456452a238087b73b385d9"> 3675</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTRx_BUSTURN_2                ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l03676"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2827240831988b2fc44cfb2d8897186"> 3676</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTRx_BUSTURN_3                ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l03678"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6607c5c762991f146119b05e8c7ae334"> 3678</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTRx_ACCMOD                   ((uint32_t)0x30000000)        </span></div><div class="line"><a name="l03679"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga301b1ea8641ad780a6ffe6ddfdb6281d"> 3679</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTRx_ACCMOD_0                 ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l03680"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1a82e85a29afdfa0b84fe96cc934067"> 3680</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTRx_ACCMOD_1                 ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l03682"></a><span class="lineno"> 3682</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FSMC_PCRx (x = 2 to 4) register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03683"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e69df2989de21d509063d933ce0e558"> 3683</a></span>&#160;<span class="preprocessor">#define  FSMC_PCRx_PWAITEN                   ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l03684"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaab71caaa7afb5334bfdb09fd1cf9b15"> 3684</a></span>&#160;<span class="preprocessor">#define  FSMC_PCRx_PBKEN                     ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l03685"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga801bb10e59b5ae24caf3c9e72b366a67"> 3685</a></span>&#160;<span class="preprocessor">#define  FSMC_PCRx_PTYP                      ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l03687"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5de9012db994f53e4f523aa30451b4ea"> 3687</a></span>&#160;<span class="preprocessor">#define  FSMC_PCRx_PWID                      ((uint32_t)0x00000030)        </span></div><div class="line"><a name="l03688"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffe4e935f6bb9516b28046d8e9296656"> 3688</a></span>&#160;<span class="preprocessor">#define  FSMC_PCRx_PWID_0                    ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l03689"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf0feae7b0f42954a0a3fffc27e00268"> 3689</a></span>&#160;<span class="preprocessor">#define  FSMC_PCRx_PWID_1                    ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l03691"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50ec3016967282e4a579790aa161fed9"> 3691</a></span>&#160;<span class="preprocessor">#define  FSMC_PCRx_ECCEN                     ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l03693"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7a8b4aa9b4c03d818e71b88af35436f"> 3693</a></span>&#160;<span class="preprocessor">#define  FSMC_PCRx_TCLR                      ((uint32_t)0x00001E00)        </span></div><div class="line"><a name="l03694"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32805b12c83d494757e3a05da2a71e82"> 3694</a></span>&#160;<span class="preprocessor">#define  FSMC_PCRx_TCLR_0                    ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l03695"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabcd8c6fd51c9e5b9f47f990b83a8b09"> 3695</a></span>&#160;<span class="preprocessor">#define  FSMC_PCRx_TCLR_1                    ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l03696"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1bef0d6473b61eb171b3ef00b1f4dbaf"> 3696</a></span>&#160;<span class="preprocessor">#define  FSMC_PCRx_TCLR_2                    ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l03697"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga959561c94171c4e6261093090cc9b15d"> 3697</a></span>&#160;<span class="preprocessor">#define  FSMC_PCRx_TCLR_3                    ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l03699"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91ed477500999b7a6e000a27af937b9d"> 3699</a></span>&#160;<span class="preprocessor">#define  FSMC_PCRx_TAR                       ((uint32_t)0x0001E000)        </span></div><div class="line"><a name="l03700"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91a0d80e42fc0fdbed41d7c8cf7dda55"> 3700</a></span>&#160;<span class="preprocessor">#define  FSMC_PCRx_TAR_0                     ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l03701"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84ad4586f1b12f17c59e09450dbe8253"> 3701</a></span>&#160;<span class="preprocessor">#define  FSMC_PCRx_TAR_1                     ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l03702"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff15468f376d25fd0efabcd311fe6a56"> 3702</a></span>&#160;<span class="preprocessor">#define  FSMC_PCRx_TAR_2                     ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l03703"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc98e00a1f942b863093522aa6c8d8ba"> 3703</a></span>&#160;<span class="preprocessor">#define  FSMC_PCRx_TAR_3                     ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l03705"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5be3795095366141324b17ad65b09445"> 3705</a></span>&#160;<span class="preprocessor">#define  FSMC_PCRx_ECCPS                     ((uint32_t)0x000E0000)        </span></div><div class="line"><a name="l03706"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5904209e2faa40d69ef408ebe4cc2884"> 3706</a></span>&#160;<span class="preprocessor">#define  FSMC_PCRx_ECCPS_0                   ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l03707"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fb909634696d75e1cd426eb17b33a78"> 3707</a></span>&#160;<span class="preprocessor">#define  FSMC_PCRx_ECCPS_1                   ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l03708"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf598ca263b88702d866ebfbd28c6a655"> 3708</a></span>&#160;<span class="preprocessor">#define  FSMC_PCRx_ECCPS_2                   ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l03710"></a><span class="lineno"> 3710</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for FSMC_SRx (x = 2 to 4) register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03711"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff4b457df3bfa50dc19993eeca5a3f82"> 3711</a></span>&#160;<span class="preprocessor">#define  FSMC_SRx_IRS                        ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l03712"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad80df9b2e346883c977d6a178bd8ad9e"> 3712</a></span>&#160;<span class="preprocessor">#define  FSMC_SRx_ILS                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l03713"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad81fbe2cc472c7d50396bc5cb420ec02"> 3713</a></span>&#160;<span class="preprocessor">#define  FSMC_SRx_IFS                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l03714"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb625737e610d2d9f466aec74844a13f"> 3714</a></span>&#160;<span class="preprocessor">#define  FSMC_SRx_IREN                       ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l03715"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fbd6fa66d194a02fac4badd67d2e65e"> 3715</a></span>&#160;<span class="preprocessor">#define  FSMC_SRx_ILEN                       ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l03716"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ca6c770dca2e0467e378fd4de946bf9"> 3716</a></span>&#160;<span class="preprocessor">#define  FSMC_SRx_IFEN                       ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l03717"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8199e38f19ccd0ffa5a099fd63991524"> 3717</a></span>&#160;<span class="preprocessor">#define  FSMC_SRx_FEMPT                      ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l03719"></a><span class="lineno"> 3719</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FSMC_PMEMx (x = 2 to 4) register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03720"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga248b700b98b7c02d299c5da30feb2ac2"> 3720</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEMx_MEMSETx                  ((uint32_t)0x000000FF)        </span></div><div class="line"><a name="l03721"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c8c3b8c290b7902c63b8c323dc1aea9"> 3721</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEMx_MEMSETx_0                ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l03722"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09dcc360d7135eb57a22641f985d8352"> 3722</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEMx_MEMSETx_1                ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l03723"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44266c5be277a6940fda379e628a6d2d"> 3723</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEMx_MEMSETx_2                ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l03724"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c399e62ca5cfd5bcc4c901e832af4aa"> 3724</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEMx_MEMSETx_3                ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l03725"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f9339237d69d6a4d52a2bb263540723"> 3725</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEMx_MEMSETx_4                ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l03726"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga778e098ad5ff7942ba3314a567bca055"> 3726</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEMx_MEMSETx_5                ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l03727"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaedc54c43662f5b1486a4c8dd9ed88c9"> 3727</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEMx_MEMSETx_6                ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l03728"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa89edd6b62dba99937a0ad21451fa43f"> 3728</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEMx_MEMSETx_7                ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l03730"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70870ae37ee1745c0b41da1e00656bf0"> 3730</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEMx_MEMWAITx                 ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l03731"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf62d11b6ba94667f0da651af8eb90ab3"> 3731</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEMx_MEMWAIT2_0               ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l03732"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab59fe75f7f3a07ee6c6e82e08d5d94df"> 3732</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEMx_MEMWAITx_1               ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l03733"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga222ea8e882ad976e217628cbaca0d5e4"> 3733</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEMx_MEMWAITx_2               ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l03734"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c185253c5e517c50f144d95214ce7b3"> 3734</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEMx_MEMWAITx_3               ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l03735"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e32599df2c29f0fe9985a67caaa5f63"> 3735</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEMx_MEMWAITx_4               ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l03736"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17cd015fd82c5f3e63154990bc1ac3b3"> 3736</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEMx_MEMWAITx_5               ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l03737"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab37fef141d6c3c7b5e6815c94e1da591"> 3737</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEMx_MEMWAITx_6               ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l03738"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fe09b84e33f095a8dcddf00bc50962a"> 3738</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEMx_MEMWAITx_7               ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l03740"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84bc06d9f638e11770f24a6795b7f26c"> 3740</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEMx_MEMHOLDx                 ((uint32_t)0x00FF0000)        </span></div><div class="line"><a name="l03741"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8cdad0a2ee9b21521e4d02916408633a"> 3741</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEMx_MEMHOLDx_0               ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l03742"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac112b6b36b84f01a2c2389d9a071a51c"> 3742</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEMx_MEMHOLDx_1               ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l03743"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa012db53c5e18d70071b22d902dc46a0"> 3743</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEMx_MEMHOLDx_2               ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l03744"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga294084b3a87dffc24eccb612d49e325f"> 3744</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEMx_MEMHOLDx_3               ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l03745"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7fc6738c3b9d051ac74a4d7ef77f51d"> 3745</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEMx_MEMHOLDx_4               ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l03746"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84575f010553d0bcda32a8854a3c392f"> 3746</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEMx_MEMHOLDx_5               ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l03747"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad374362d6a6aab9738f5a42cbedda22a"> 3747</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEMx_MEMHOLDx_6               ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l03748"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf53e05f101f1cb5efc5f0d8337c3705e"> 3748</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEMx_MEMHOLDx_7               ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l03750"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57ee07910d543e4c9ed638af3ba6f2e8"> 3750</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEMx_MEMHIZx                  ((uint32_t)0xFF000000)        </span></div><div class="line"><a name="l03751"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3397aab98bde29d9b3d7aa87b5f5af88"> 3751</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEMx_MEMHIZx_0                ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l03752"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d858d7040b92c72cdf78a4b760cf22f"> 3752</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEMx_MEMHIZx_1                ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l03753"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5b61f932bb0becd908bcfef44e0e019"> 3753</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEMx_MEMHIZx_2                ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l03754"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a934ffa8d59b1e0ef346cfc7e0aa5d7"> 3754</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEMx_MEMHIZx_3                ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l03755"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ad83df8813c40654b1214b6e1482101"> 3755</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEMx_MEMHIZx_4                ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l03756"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga081c20f7bf80eee8bb0dc9082ec65d00"> 3756</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEMx_MEMHIZx_5                ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l03757"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf7f709823578e67067e04f6246e459e"> 3757</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEMx_MEMHIZx_6                ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l03758"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga384a4f69e31bb42840c3ddf0eb50bd39"> 3758</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEMx_MEMHIZx_7                ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l03760"></a><span class="lineno"> 3760</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FSMC_PATTx (x = 2 to 4) register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03761"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadab45ee6c75103aadb7e5d68b6869f80"> 3761</a></span>&#160;<span class="preprocessor">#define  FSMC_PATTx_ATTSETx                  ((uint32_t)0x000000FF)        </span></div><div class="line"><a name="l03762"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff516a883cbf0886671d861f2184af86"> 3762</a></span>&#160;<span class="preprocessor">#define  FSMC_PATTx_ATTSETx_0                ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l03763"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ccf1272959d14f9f89209e366095db3"> 3763</a></span>&#160;<span class="preprocessor">#define  FSMC_PATTx_ATTSETx_1                ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l03764"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84a2df99d404eb4434c675e85240980e"> 3764</a></span>&#160;<span class="preprocessor">#define  FSMC_PATTx_ATTSETx_2                ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l03765"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga460e9ec9023affbad2b2a659cbd64c13"> 3765</a></span>&#160;<span class="preprocessor">#define  FSMC_PATTx_ATTSETx_3                ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l03766"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0f1bafdb3f54e5110cc4e4c7888821c"> 3766</a></span>&#160;<span class="preprocessor">#define  FSMC_PATTx_ATTSETx_4                ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l03767"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33c7a499b8531e5473166e0d4bb8219e"> 3767</a></span>&#160;<span class="preprocessor">#define  FSMC_PATTx_ATTSETx_5                ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l03768"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1fec1d29793e6141f5924945e2dc186"> 3768</a></span>&#160;<span class="preprocessor">#define  FSMC_PATTx_ATTSETx_6                ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l03769"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac421005971be4797306a907748bc3a76"> 3769</a></span>&#160;<span class="preprocessor">#define  FSMC_PATTx_ATTSETx_7                ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l03771"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc060621c847eb2e76448152f261ccd4"> 3771</a></span>&#160;<span class="preprocessor">#define  FSMC_PATTx_ATTWAITx                 ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l03772"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45ea4fa30ff539ad5d691eafbce8e00e"> 3772</a></span>&#160;<span class="preprocessor">#define  FSMC_PATTx_ATTWAITx_0               ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l03773"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88d5f0e5dfd2967f3b8495c31ac1c44f"> 3773</a></span>&#160;<span class="preprocessor">#define  FSMC_PATTx_ATTWAITx_1               ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l03774"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a68dc809fb70ec27407fd70a3f2918f"> 3774</a></span>&#160;<span class="preprocessor">#define  FSMC_PATTx_ATTWAITx_2               ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l03775"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60a7128bb1b9be9045b4ec2f99f5bc4f"> 3775</a></span>&#160;<span class="preprocessor">#define  FSMC_PATTx_ATTWAITx_3               ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l03776"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3cad2a6ccceb6dde497f9793fe3b371"> 3776</a></span>&#160;<span class="preprocessor">#define  FSMC_PATTx_ATTWAITx_4               ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l03777"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf053f6ee3d552e5f386864764f2423c1"> 3777</a></span>&#160;<span class="preprocessor">#define  FSMC_PATTx_ATTWAITx_5               ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l03778"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad92576674de9d7042be993dcc200561"> 3778</a></span>&#160;<span class="preprocessor">#define  FSMC_PATTx_ATTWAITx_6               ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l03779"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7706a8b8c2bafc0b114fb0d91f710377"> 3779</a></span>&#160;<span class="preprocessor">#define  FSMC_PATTx_ATTWAITx_7               ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l03781"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad006c9e3611e0524a27c028db8352415"> 3781</a></span>&#160;<span class="preprocessor">#define  FSMC_PATTx_ATTHOLDx                 ((uint32_t)0x00FF0000)        </span></div><div class="line"><a name="l03782"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8083e1a103cbe88a63a3ddd7a56eac50"> 3782</a></span>&#160;<span class="preprocessor">#define  FSMC_PATTx_ATTHOLDx_0               ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l03783"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2cbe59efd39e03865fe53494035e460a"> 3783</a></span>&#160;<span class="preprocessor">#define  FSMC_PATTx_ATTHOLDx_1               ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l03784"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40b52cfa5e136b1d6c3d85a1a95465f1"> 3784</a></span>&#160;<span class="preprocessor">#define  FSMC_PATTx_ATTHOLDx_2               ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l03785"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44af58312a13a5b88d1a560a52f12b24"> 3785</a></span>&#160;<span class="preprocessor">#define  FSMC_PATTx_ATTHOLDx_3               ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l03786"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd4326250b75aef0c726be1345939da3"> 3786</a></span>&#160;<span class="preprocessor">#define  FSMC_PATTx_ATTHOLDx_4               ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l03787"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2913ff0e977f31626a70d7082fa003de"> 3787</a></span>&#160;<span class="preprocessor">#define  FSMC_PATTx_ATTHOLDx_5               ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l03788"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63d81dc3ba5052f0792ddf020a80b61b"> 3788</a></span>&#160;<span class="preprocessor">#define  FSMC_PATTx_ATTHOLDx_6               ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l03789"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0df00cb1b95a2b97c47097071e5d2337"> 3789</a></span>&#160;<span class="preprocessor">#define  FSMC_PATTx_ATTHOLDx_7               ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l03791"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab109d8879a220b26246ff424794baa8f"> 3791</a></span>&#160;<span class="preprocessor">#define  FSMC_PATTx_ATTHIZx                  ((uint32_t)0xFF000000)        </span></div><div class="line"><a name="l03792"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga676bbb63cf6887cf5c7c2acd88f1b3a7"> 3792</a></span>&#160;<span class="preprocessor">#define  FSMC_PATTx_ATTHIZx_0                ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l03793"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a07610aae0fbce0f429e48e90e1f83b"> 3793</a></span>&#160;<span class="preprocessor">#define  FSMC_PATTx_ATTHIZx_1                ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l03794"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a49758068e9947c752dd5f07d33b499"> 3794</a></span>&#160;<span class="preprocessor">#define  FSMC_PATTx_ATTHIZx_2                ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l03795"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae20e60926796457a83d40e93e33072a3"> 3795</a></span>&#160;<span class="preprocessor">#define  FSMC_PATTx_ATTHIZx_3                ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l03796"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga546e2045e433bcc74bfa7af331de0ea3"> 3796</a></span>&#160;<span class="preprocessor">#define  FSMC_PATTx_ATTHIZx_4                ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l03797"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bc05b3c9eca58da44472c23ba939f48"> 3797</a></span>&#160;<span class="preprocessor">#define  FSMC_PATTx_ATTHIZx_5                ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l03798"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85500d3fd7a7cc81b2c9b2c518d8d3e1"> 3798</a></span>&#160;<span class="preprocessor">#define  FSMC_PATTx_ATTHIZx_6                ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l03799"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c9cdcf79fbf1e132fb3ff53f57aaaae"> 3799</a></span>&#160;<span class="preprocessor">#define  FSMC_PATTx_ATTHIZx_7                ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l03801"></a><span class="lineno"> 3801</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FSMC_PIO4 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03802"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf14b77f09f496a1325b5384eef54dd4a"> 3802</a></span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOSET4                    ((uint32_t)0x000000FF)        </span></div><div class="line"><a name="l03803"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29c07a816f3065ae0c9287b6e3e0e967"> 3803</a></span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOSET4_0                  ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l03804"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac31898a52e172935f354819c50d3ef8d"> 3804</a></span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOSET4_1                  ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l03805"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf35797347825725faef495c676269927"> 3805</a></span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOSET4_2                  ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l03806"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae45109e3dcc3c3a15efd13eddffdd8c9"> 3806</a></span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOSET4_3                  ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l03807"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga349e3a58f832fbc9de16955521355c29"> 3807</a></span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOSET4_4                  ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l03808"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3304545838a6e20742b0203e0cb023a"> 3808</a></span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOSET4_5                  ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l03809"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga800ab779078734ca86eedb6c9e77bc57"> 3809</a></span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOSET4_6                  ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l03810"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e29b066726c486c6503d417d18904b1"> 3810</a></span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOSET4_7                  ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l03812"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga035a0645caab3851714123302dd0af1c"> 3812</a></span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOWAIT4                   ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l03813"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb868a5bf3d33997c782f296440cabf7"> 3813</a></span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOWAIT4_0                 ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l03814"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa48c96fedf31c6ab444828d60e471da"> 3814</a></span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOWAIT4_1                 ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l03815"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga342e42235a123ea11544b1a230b07a75"> 3815</a></span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOWAIT4_2                 ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l03816"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c012d7c41f51516580766d6ac36d82f"> 3816</a></span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOWAIT4_3                 ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l03817"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5331b528505a31a2b39deca7a5ddba02"> 3817</a></span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOWAIT4_4                 ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l03818"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabbfbc377efde5170ac484795a0a4215"> 3818</a></span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOWAIT4_5                 ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l03819"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0be64ff24a6ccb7eef471ad2ad0e283b"> 3819</a></span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOWAIT4_6                 ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l03820"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e3fc1b8cfa57116c0521cafd7e733cc"> 3820</a></span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOWAIT4_7                 ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l03822"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab55064df0d9fab8a072da6baa7b85878"> 3822</a></span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOHOLD4                   ((uint32_t)0x00FF0000)        </span></div><div class="line"><a name="l03823"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc1a288b385fcf83bfa95da479d387a4"> 3823</a></span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOHOLD4_0                 ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l03824"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga402d7221ee27ce71d1b8bb18539d8307"> 3824</a></span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOHOLD4_1                 ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l03825"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga274c5b835ec95c97c4f1c6ebbf72a096"> 3825</a></span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOHOLD4_2                 ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l03826"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga519b9b4ae5b136769278eb98eb10c3a6"> 3826</a></span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOHOLD4_3                 ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l03827"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2d013be2823d9ea9b81f8f76331c11d"> 3827</a></span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOHOLD4_4                 ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l03828"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a14c965f1ff993e0976aaefe638e2f6"> 3828</a></span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOHOLD4_5                 ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l03829"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49411f21445032ad8eaca19e89d204bc"> 3829</a></span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOHOLD4_6                 ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l03830"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga323dcc3be986d57d14b794cca0038953"> 3830</a></span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOHOLD4_7                 ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l03832"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4cce93379430df64fd697ad772bc477d"> 3832</a></span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOHIZ4                    ((uint32_t)0xFF000000)        </span></div><div class="line"><a name="l03833"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf3b5c59e3eb4e259ddb722b1e536e5c"> 3833</a></span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOHIZ4_0                  ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l03834"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e8c66264d4ec7b69de613cb528cfee2"> 3834</a></span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOHIZ4_1                  ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l03835"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab943b8acd274a8892e691ffab36a6a21"> 3835</a></span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOHIZ4_2                  ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l03836"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4184c40fd57a850605ac12c73553b6ba"> 3836</a></span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOHIZ4_3                  ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l03837"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f966bdf26f7fa0f52076438219df7ee"> 3837</a></span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOHIZ4_4                  ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l03838"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ba68883e73a331543a2990a76d1e91a"> 3838</a></span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOHIZ4_5                  ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l03839"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b2c084a1dfbf7fb7bd922faa48bad8a"> 3839</a></span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOHIZ4_6                  ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l03840"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc8aef29e6eaecd3ff2c13bae143b8b4"> 3840</a></span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOHIZ4_7                  ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l03842"></a><span class="lineno"> 3842</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FSMC_ECCR2 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03843"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43da355ad2eb7d974488a02921b1b2ba"> 3843</a></span>&#160;<span class="preprocessor">#define  FSMC_ECCR2_ECC2                     ((uint32_t)0xFFFFFFFF)        </span></div><div class="line"><a name="l03845"></a><span class="lineno"> 3845</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FSMC_ECCR3 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03846"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga798b288a17d84edc99ff1f5f81cf70be"> 3846</a></span>&#160;<span class="preprocessor">#define  FSMC_ECCR3_ECC3                     ((uint32_t)0xFFFFFFFF)        </span></div><div class="line"><a name="l03848"></a><span class="lineno"> 3848</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03849"></a><span class="lineno"> 3849</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l03850"></a><span class="lineno"> 3850</span>&#160;<span class="comment">/*                          SD host Interface                                 */</span></div><div class="line"><a name="l03851"></a><span class="lineno"> 3851</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l03852"></a><span class="lineno"> 3852</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l03853"></a><span class="lineno"> 3853</span>&#160;</div><div class="line"><a name="l03854"></a><span class="lineno"> 3854</span>&#160;<span class="comment">/******************  Bit definition for SDIO_POWER register  ******************/</span></div><div class="line"><a name="l03855"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf125c56eeb40163b617c9fb6329da67f"> 3855</a></span>&#160;<span class="preprocessor">#define  SDIO_POWER_PWRCTRL                  ((uint32_t)0x03)               </span></div><div class="line"><a name="l03856"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa82b7689b02f54318d3f629d70b85098"> 3856</a></span>&#160;<span class="preprocessor">#define  SDIO_POWER_PWRCTRL_0                ((uint32_t)0x01)               </span></div><div class="line"><a name="l03857"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd149efb1d6062f37165ac01268a875e"> 3857</a></span>&#160;<span class="preprocessor">#define  SDIO_POWER_PWRCTRL_1                ((uint32_t)0x02)               </span></div><div class="line"><a name="l03859"></a><span class="lineno"> 3859</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SDIO_CLKCR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03860"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga316271d0147b22c6267fc563d4c24424"> 3860</a></span>&#160;<span class="preprocessor">#define  SDIO_CLKCR_CLKDIV                   ((uint32_t)0x00FF)            </span></div><div class="line"><a name="l03861"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf27847573683f91dbfe387a2571b514f"> 3861</a></span>&#160;<span class="preprocessor">#define  SDIO_CLKCR_CLKEN                    ((uint32_t)0x0100)            </span></div><div class="line"><a name="l03862"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbb618f32aef2970fd8b8b285f7b4118"> 3862</a></span>&#160;<span class="preprocessor">#define  SDIO_CLKCR_PWRSAV                   ((uint32_t)0x0200)            </span></div><div class="line"><a name="l03863"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f362c1d228156c50639d79b9be99c9b"> 3863</a></span>&#160;<span class="preprocessor">#define  SDIO_CLKCR_BYPASS                   ((uint32_t)0x0400)            </span></div><div class="line"><a name="l03865"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9d57d7917c39bdc5309506e8c28b7d7"> 3865</a></span>&#160;<span class="preprocessor">#define  SDIO_CLKCR_WIDBUS                   ((uint32_t)0x1800)            </span></div><div class="line"><a name="l03866"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab532dbf366c3fb731488017b0a794151"> 3866</a></span>&#160;<span class="preprocessor">#define  SDIO_CLKCR_WIDBUS_0                 ((uint32_t)0x0800)            </span></div><div class="line"><a name="l03867"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49f3e7998bca487f5354ef6f8dffbb21"> 3867</a></span>&#160;<span class="preprocessor">#define  SDIO_CLKCR_WIDBUS_1                 ((uint32_t)0x1000)            </span></div><div class="line"><a name="l03869"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad124bd76f6543497c90372e182ec48a2"> 3869</a></span>&#160;<span class="preprocessor">#define  SDIO_CLKCR_NEGEDGE                  ((uint32_t)0x2000)            </span></div><div class="line"><a name="l03870"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga693d7b533dd5a5a668bc13b4365b18dc"> 3870</a></span>&#160;<span class="preprocessor">#define  SDIO_CLKCR_HWFC_EN                  ((uint32_t)0x4000)            </span></div><div class="line"><a name="l03872"></a><span class="lineno"> 3872</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SDIO_ARG register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03873"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d917a4fdc7442e270c2c727df78b819"> 3873</a></span>&#160;<span class="preprocessor">#define  SDIO_ARG_CMDARG                     ((uint32_t)0xFFFFFFFF)            </span></div><div class="line"><a name="l03875"></a><span class="lineno"> 3875</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SDIO_CMD register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03876"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf91b593b5681a68db5ff9fd11600c9c8"> 3876</a></span>&#160;<span class="preprocessor">#define  SDIO_CMD_CMDINDEX                   ((uint32_t)0x003F)            </span></div><div class="line"><a name="l03878"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d617f0e08d697c3b263e6a79f417d0f"> 3878</a></span>&#160;<span class="preprocessor">#define  SDIO_CMD_WAITRESP                   ((uint32_t)0x00C0)            </span></div><div class="line"><a name="l03879"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5797a389fecf611dccd483658b822fa"> 3879</a></span>&#160;<span class="preprocessor">#define  SDIO_CMD_WAITRESP_0                 ((uint32_t)0x0040)            </span></div><div class="line"><a name="l03880"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f5457b48feda0056466e5c380c44373"> 3880</a></span>&#160;<span class="preprocessor">#define  SDIO_CMD_WAITRESP_1                 ((uint32_t)0x0080)            </span></div><div class="line"><a name="l03882"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b037f34e297f38d56b14d46d008ef58"> 3882</a></span>&#160;<span class="preprocessor">#define  SDIO_CMD_WAITINT                    ((uint32_t)0x0100)            </span></div><div class="line"><a name="l03883"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4118c9200bae6732764f6c87a0962a9"> 3883</a></span>&#160;<span class="preprocessor">#define  SDIO_CMD_WAITPEND                   ((uint32_t)0x0200)            </span></div><div class="line"><a name="l03884"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga982f3fd09ce7e31709e0628b1fae86b8"> 3884</a></span>&#160;<span class="preprocessor">#define  SDIO_CMD_CPSMEN                     ((uint32_t)0x0400)            </span></div><div class="line"><a name="l03885"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad560080c3e7ab5aeafe151dafcc64368"> 3885</a></span>&#160;<span class="preprocessor">#define  SDIO_CMD_SDIOSUSPEND                ((uint32_t)0x0800)            </span></div><div class="line"><a name="l03886"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga905b78ecf464857e6501ef5fd5e6ef1b"> 3886</a></span>&#160;<span class="preprocessor">#define  SDIO_CMD_ENCMDCOMPL                 ((uint32_t)0x1000)            </span></div><div class="line"><a name="l03887"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a9d5b2366ec7ca38db9d6d9f0f63f81"> 3887</a></span>&#160;<span class="preprocessor">#define  SDIO_CMD_NIEN                       ((uint32_t)0x2000)            </span></div><div class="line"><a name="l03888"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87422225274de986e7abe6b2a91a79c5"> 3888</a></span>&#160;<span class="preprocessor">#define  SDIO_CMD_CEATACMD                   ((uint32_t)0x4000)            </span></div><div class="line"><a name="l03890"></a><span class="lineno"> 3890</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for SDIO_RESPCMD register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03891"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27f9a6cbfd364bbb050b526ebc01d2d7"> 3891</a></span>&#160;<span class="preprocessor">#define  SDIO_RESPCMD_RESPCMD                ((uint32_t)0x3F)               </span></div><div class="line"><a name="l03893"></a><span class="lineno"> 3893</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SDIO_RESP0 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03894"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56a55231f7a91cfd2cefaca0f6135cbc"> 3894</a></span>&#160;<span class="preprocessor">#define  SDIO_RESP0_CARDSTATUS0              ((uint32_t)0xFFFFFFFF)        </span></div><div class="line"><a name="l03896"></a><span class="lineno"> 3896</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SDIO_RESP1 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03897"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d20abddfc99835a2954eda5899f6db1"> 3897</a></span>&#160;<span class="preprocessor">#define  SDIO_RESP1_CARDSTATUS1              ((uint32_t)0xFFFFFFFF)        </span></div><div class="line"><a name="l03899"></a><span class="lineno"> 3899</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SDIO_RESP2 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03900"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31a482ff36bde1df56ab603c864c4066"> 3900</a></span>&#160;<span class="preprocessor">#define  SDIO_RESP2_CARDSTATUS2              ((uint32_t)0xFFFFFFFF)        </span></div><div class="line"><a name="l03902"></a><span class="lineno"> 3902</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SDIO_RESP3 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03903"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1075c96b5818b0500d5cce231ace89cf"> 3903</a></span>&#160;<span class="preprocessor">#define  SDIO_RESP3_CARDSTATUS3              ((uint32_t)0xFFFFFFFF)        </span></div><div class="line"><a name="l03905"></a><span class="lineno"> 3905</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SDIO_RESP4 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03906"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga407ab1e46a80426602ab36e86457da26"> 3906</a></span>&#160;<span class="preprocessor">#define  SDIO_RESP4_CARDSTATUS4              ((uint32_t)0xFFFFFFFF)        </span></div><div class="line"><a name="l03908"></a><span class="lineno"> 3908</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SDIO_DTIMER register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03909"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27e45eea9ce17b7251f10ea763180690"> 3909</a></span>&#160;<span class="preprocessor">#define  SDIO_DTIMER_DATATIME                ((uint32_t)0xFFFFFFFF)        </span></div><div class="line"><a name="l03911"></a><span class="lineno"> 3911</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SDIO_DLEN register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03912"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d3b07bca9aec8ef5456ba9b73f13adb"> 3912</a></span>&#160;<span class="preprocessor">#define  SDIO_DLEN_DATALENGTH                ((uint32_t)0x01FFFFFF)        </span></div><div class="line"><a name="l03914"></a><span class="lineno"> 3914</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SDIO_DCTRL register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03915"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa03ff8fb9ff70e0a623a5c1f7aa2bc9a"> 3915</a></span>&#160;<span class="preprocessor">#define  SDIO_DCTRL_DTEN                     ((uint32_t)0x0001)            </span></div><div class="line"><a name="l03916"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga801fe27f7175a308d56776db19776c93"> 3916</a></span>&#160;<span class="preprocessor">#define  SDIO_DCTRL_DTDIR                    ((uint32_t)0x0002)            </span></div><div class="line"><a name="l03917"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa90cd50ae364b992ca8ccab319eb5513"> 3917</a></span>&#160;<span class="preprocessor">#define  SDIO_DCTRL_DTMODE                   ((uint32_t)0x0004)            </span></div><div class="line"><a name="l03918"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03a2148910ae02dde7e4cd63e0f5e008"> 3918</a></span>&#160;<span class="preprocessor">#define  SDIO_DCTRL_DMAEN                    ((uint32_t)0x0008)            </span></div><div class="line"><a name="l03920"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga948072d8a6db53d0c377944523a4b15a"> 3920</a></span>&#160;<span class="preprocessor">#define  SDIO_DCTRL_DBLOCKSIZE               ((uint32_t)0x00F0)            </span></div><div class="line"><a name="l03921"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51e2cb99cf325bb32c8910204b1507db"> 3921</a></span>&#160;<span class="preprocessor">#define  SDIO_DCTRL_DBLOCKSIZE_0             ((uint32_t)0x0010)            </span></div><div class="line"><a name="l03922"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0add3ad2b72a21e7f8d48da3ea0b3d0f"> 3922</a></span>&#160;<span class="preprocessor">#define  SDIO_DCTRL_DBLOCKSIZE_1             ((uint32_t)0x0020)            </span></div><div class="line"><a name="l03923"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93825036eceb86872e2ca179c63163ec"> 3923</a></span>&#160;<span class="preprocessor">#define  SDIO_DCTRL_DBLOCKSIZE_2             ((uint32_t)0x0040)            </span></div><div class="line"><a name="l03924"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2025aa63b595bfccc747b99caec8799"> 3924</a></span>&#160;<span class="preprocessor">#define  SDIO_DCTRL_DBLOCKSIZE_3             ((uint32_t)0x0080)            </span></div><div class="line"><a name="l03926"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe9600da3e751118d49ea14ce44e91b9"> 3926</a></span>&#160;<span class="preprocessor">#define  SDIO_DCTRL_RWSTART                  ((uint32_t)0x0100)            </span></div><div class="line"><a name="l03927"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f1b5b6a32ce712fbb3767090b1b045e"> 3927</a></span>&#160;<span class="preprocessor">#define  SDIO_DCTRL_RWSTOP                   ((uint32_t)0x0200)            </span></div><div class="line"><a name="l03928"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bf721a25f656b3de6fa0b0fe32edb6a"> 3928</a></span>&#160;<span class="preprocessor">#define  SDIO_DCTRL_RWMOD                    ((uint32_t)0x0400)            </span></div><div class="line"><a name="l03929"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa16b4c4037cf974162a591aea753fc21"> 3929</a></span>&#160;<span class="preprocessor">#define  SDIO_DCTRL_SDIOEN                   ((uint32_t)0x0800)            </span></div><div class="line"><a name="l03931"></a><span class="lineno"> 3931</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SDIO_DCOUNT register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03932"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f8ab9dfe9d4f809b61fa2b7826adbde"> 3932</a></span>&#160;<span class="preprocessor">#define  SDIO_DCOUNT_DATACOUNT               ((uint32_t)0x01FFFFFF)        </span></div><div class="line"><a name="l03934"></a><span class="lineno"> 3934</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SDIO_STA register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03935"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6dbe59c4bdd8b9a12b092cf84a9daef"> 3935</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_CCRCFAIL                   ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l03936"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga554d1f9986bf5c715dd6f27a6493ce31"> 3936</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_DCRCFAIL                   ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l03937"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae72c4f34bb3ccffeef1d7cdcb7415bdc"> 3937</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_CTIMEOUT                   ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l03938"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a2cad7ef3406a46ddba51f7ab5df94b"> 3938</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_DTIMEOUT                   ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l03939"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b9dcdb8b90d8266eb0c5a2be81238aa"> 3939</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_TXUNDERR                   ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l03940"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4b91289c9f6b773f928706ae8a5ddfc"> 3940</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_RXOVERR                    ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l03941"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga096f11117736a2252f1cd5c4cccdc6e6"> 3941</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_CMDREND                    ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l03942"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa550641dc6aa942e1b524ad0e557a284"> 3942</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_CMDSENT                    ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l03943"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe7e354a903b957943cf5b6bed4cdf6b"> 3943</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_DATAEND                    ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l03944"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a9ef8e72604e9997da23601a2dd84a4"> 3944</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_STBITERR                   ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l03945"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fabf2c02cba6d4de1e90d8d1dc9793c"> 3945</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_DBCKEND                    ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l03946"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99ccdac7a223635ee5b38a4bae8f30cc"> 3946</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_CMDACT                     ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l03947"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga908feb4957f48390bc2fc0bde47ac784"> 3947</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_TXACT                      ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l03948"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad2f52b50765fa449dcfabc39b099796"> 3948</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_RXACT                      ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l03949"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62b9e38be5956dde69049154facc62fd"> 3949</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_TXFIFOHE                   ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l03950"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7916c47ee972376a0eaee584133ca36d"> 3950</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_RXFIFOHF                   ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l03951"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1497b46f9a906001dabb7d7604f6c05"> 3951</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_TXFIFOF                    ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l03952"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85f46f873ca5fe91a1e8206d157b9446"> 3952</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_RXFIFOF                    ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l03953"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4624f95c5224c631f99571b5454acd86"> 3953</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_TXFIFOE                    ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l03954"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44bf9f7321d65a3effd2df469a58a464"> 3954</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_RXFIFOE                    ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l03955"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19b374518e813f7a1ac4aec3b24b7517"> 3955</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_TXDAVL                     ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l03956"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadcad9b8c0e3ccba1aa389d7713db6803"> 3956</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_RXDAVL                     ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l03957"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5df3c10c37285faedb2d853aea4e63dc"> 3957</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_SDIOIT                     ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l03958"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d8ef3b4157374fd2b5fc8ed12b77a0c"> 3958</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_CEATAEND                   ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l03960"></a><span class="lineno"> 3960</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SDIO_ICR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03961"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44708c45f675cf065f1c7fc9311d6e43"> 3961</a></span>&#160;<span class="preprocessor">#define  SDIO_ICR_CCRCFAILC                  ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l03962"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2cb6cde5f88a5d2b635a830dd401c4e0"> 3962</a></span>&#160;<span class="preprocessor">#define  SDIO_ICR_DCRCFAILC                  ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l03963"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4d128bee8a97ae9971d42f844d2e297"> 3963</a></span>&#160;<span class="preprocessor">#define  SDIO_ICR_CTIMEOUTC                  ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l03964"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadcb64d3d07a5841ee9f18ff6bc75350b"> 3964</a></span>&#160;<span class="preprocessor">#define  SDIO_ICR_DTIMEOUTC                  ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l03965"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9628d77973f35d628924172831b029f8"> 3965</a></span>&#160;<span class="preprocessor">#define  SDIO_ICR_TXUNDERRC                  ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l03966"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2513d040c7695b152b0b423ad6f5c81e"> 3966</a></span>&#160;<span class="preprocessor">#define  SDIO_ICR_RXOVERRC                   ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l03967"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fb5c67aef48d5ee27b60107d938a58f"> 3967</a></span>&#160;<span class="preprocessor">#define  SDIO_ICR_CMDRENDC                   ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l03968"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa27fe45ef7461caf704186630b26a196"> 3968</a></span>&#160;<span class="preprocessor">#define  SDIO_ICR_CMDSENTC                   ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l03969"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga527e1f9cd295845d5be9975cf26bae7e"> 3969</a></span>&#160;<span class="preprocessor">#define  SDIO_ICR_DATAENDC                   ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l03970"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae614b5ab8a8aecbc3c1ce74645cdc28c"> 3970</a></span>&#160;<span class="preprocessor">#define  SDIO_ICR_STBITERRC                  ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l03971"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc5518c07e39dc1f91603737d1a7180b"> 3971</a></span>&#160;<span class="preprocessor">#define  SDIO_ICR_DBCKENDC                   ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l03972"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2990db729fb017dfd659dc6cf8823761"> 3972</a></span>&#160;<span class="preprocessor">#define  SDIO_ICR_SDIOITC                    ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l03973"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f1cebd40fd1eafb59635b284c5a3f34"> 3973</a></span>&#160;<span class="preprocessor">#define  SDIO_ICR_CEATAENDC                  ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l03975"></a><span class="lineno"> 3975</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SDIO_MASK register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03976"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e24d12a6c9af91337cb391d3ba698f3"> 3976</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_CCRCFAILIE                ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l03977"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e2e106a1f7792f054c6cc1f60906a09"> 3977</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_DCRCFAILIE                ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l03978"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23f5a8c06e289522af0a679b08bdb014"> 3978</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_CTIMEOUTIE                ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l03979"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b4cc63338fe72abd76e5b399c47379b"> 3979</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_DTIMEOUTIE                ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l03980"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e02e525dc6ca1bb294b174e7391753d"> 3980</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_TXUNDERRIE                ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l03981"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39f494cf2a6af6ced9eaeac751ea81e4"> 3981</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_RXOVERRIE                 ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l03982"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fdedfc60a2019ff5f64533fcdd0c3f1"> 3982</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_CMDRENDIE                 ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l03983"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d541aea02974c03bd8a8426125c35ff"> 3983</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_CMDSENTIE                 ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l03984"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6398bd3e8312eea3b986ab59b80b466"> 3984</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_DATAENDIE                 ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l03985"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4194bed51eb4a951a58a5d4062ba978f"> 3985</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_STBITERRIE                ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l03986"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga947e5da36c9eeca0b48f3356067dff00"> 3986</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_DBCKENDIE                 ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l03987"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad63b504f02ea0b1e5ec48962799fde88"> 3987</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_CMDACTIE                  ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l03988"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9bbfbc3f69ab77171eb1a0058783b1e0"> 3988</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_TXACTIE                   ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l03989"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9768c39a5d9d3c5519eb522c62a75eae"> 3989</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_RXACTIE                   ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l03990"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9cf28de8489fee023ea353df0e13fa7"> 3990</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_TXFIFOHEIE                ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l03991"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04d50028fc671494508aecb04e727102"> 3991</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_RXFIFOHFIE                ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l03992"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03a602b975ce16ef03083947aded0172"> 3992</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_TXFIFOFIE                 ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l03993"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf18c4bdf8fa4ee85596a89de00158fbb"> 3993</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_RXFIFOFIE                 ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l03994"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11e1d67150fad62dc1ca7783f3a19372"> 3994</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_TXFIFOEIE                 ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l03995"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbc23fa1c153a9e5216baeef7922e412"> 3995</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_RXFIFOEIE                 ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l03996"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a1988093a6df087ebb8ff41a51962da"> 3996</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_TXDAVLIE                  ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l03997"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa9da7d15902e6f94b79968a07250696"> 3997</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_RXDAVLIE                  ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l03998"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad73b7c7d480d2d71613995cfecc59138"> 3998</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_SDIOITIE                  ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l03999"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a19dd3039888ebdc40b2406be400749"> 3999</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_CEATAENDIE                ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l04001"></a><span class="lineno"> 4001</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for SDIO_FIFOCNT register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04002"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa45f5e0a2be89267f79cad57f456f0a2"> 4002</a></span>&#160;<span class="preprocessor">#define  SDIO_FIFOCNT_FIFOCOUNT              ((uint32_t)0x00FFFFFF)        </span></div><div class="line"><a name="l04004"></a><span class="lineno"> 4004</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SDIO_FIFO register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04005"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fc0d1e12c55398e2881fe917672da25"> 4005</a></span>&#160;<span class="preprocessor">#define  SDIO_FIFO_FIFODATA                  ((uint32_t)0xFFFFFFFF)        </span></div><div class="line"><a name="l04007"></a><span class="lineno"> 4007</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04008"></a><span class="lineno"> 4008</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l04009"></a><span class="lineno"> 4009</span>&#160;<span class="comment">/*                                   USB Device FS                            */</span></div><div class="line"><a name="l04010"></a><span class="lineno"> 4010</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l04011"></a><span class="lineno"> 4011</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l04012"></a><span class="lineno"> 4012</span>&#160;</div><div class="line"><a name="l04014"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad434eeb02a8823100fa7ba8580cfd952"> 4014</a></span>&#160;<span class="preprocessor">#define  USB_EP0R                            USB_BASE                      </span></div><div class="line"><a name="l04015"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a96c0e9412e89039136a0b10fa59307"> 4015</a></span>&#160;<span class="preprocessor">#define  USB_EP1R                            (USB_BASE + 0x00000004)       </span></div><div class="line"><a name="l04016"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbcc8339607f939322e1300c1e0c0ae4"> 4016</a></span>&#160;<span class="preprocessor">#define  USB_EP2R                            (USB_BASE + 0x00000008)       </span></div><div class="line"><a name="l04017"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b32a4853877d93b18882db7af3820e2"> 4017</a></span>&#160;<span class="preprocessor">#define  USB_EP3R                            (USB_BASE + 0x0000000C)       </span></div><div class="line"><a name="l04018"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68d67b84647007953ea2a74c988198e2"> 4018</a></span>&#160;<span class="preprocessor">#define  USB_EP4R                            (USB_BASE + 0x00000010)       </span></div><div class="line"><a name="l04019"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fcf8722242954ad6a66bb2c7f80c21b"> 4019</a></span>&#160;<span class="preprocessor">#define  USB_EP5R                            (USB_BASE + 0x00000014)       </span></div><div class="line"><a name="l04020"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12f1eb20865b02ec7ff86e63cdcd9592"> 4020</a></span>&#160;<span class="preprocessor">#define  USB_EP6R                            (USB_BASE + 0x00000018)       </span></div><div class="line"><a name="l04021"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga430f6d23a755b5db38f5d8634b7deada"> 4021</a></span>&#160;<span class="preprocessor">#define  USB_EP7R                            (USB_BASE + 0x0000001C)       </span></div><div class="line"><a name="l04023"></a><span class="lineno"> 4023</span>&#160;<span class="preprocessor"></span><span class="comment">/* bit positions */</span><span class="preprocessor"></span></div><div class="line"><a name="l04024"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab6cc205ecfc51c2fbc530ee90fe2f0d"> 4024</a></span>&#160;<span class="preprocessor">#define  USB_EP_CTR_RX                       ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l04025"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d536830ca5bf3f9c1cdf462cce190a8"> 4025</a></span>&#160;<span class="preprocessor">#define  USB_EP_DTOG_RX                      ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l04026"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8adf3cd0b3eaca5eb9939769451707e2"> 4026</a></span>&#160;<span class="preprocessor">#define  USB_EPRX_STAT                       ((uint32_t)0x00003000)        </span></div><div class="line"><a name="l04027"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3aa529fb3ed5f1db7e47d2b38a592873"> 4027</a></span>&#160;<span class="preprocessor">#define  USB_EP_SETUP                        ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l04028"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73dec65ff359fac0e385539a8d7beb66"> 4028</a></span>&#160;<span class="preprocessor">#define  USB_EP_T_FIELD                      ((uint32_t)0x00000600)        </span></div><div class="line"><a name="l04029"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf841b5618e3e5f1fd02093e58dc91a7c"> 4029</a></span>&#160;<span class="preprocessor">#define  USB_EP_KIND                         ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l04030"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6975fe92ee5c652bc0665b04e2eff07e"> 4030</a></span>&#160;<span class="preprocessor">#define  USB_EP_CTR_TX                       ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l04031"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08898338fa030d2b0ba781ba718b9e6f"> 4031</a></span>&#160;<span class="preprocessor">#define  USB_EP_DTOG_TX                      ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l04032"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga846f5dd6f595075c0fd9189331fc090e"> 4032</a></span>&#160;<span class="preprocessor">#define  USB_EPTX_STAT                       ((uint32_t)0x00000030)        </span></div><div class="line"><a name="l04033"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga881e0a0a9cb32eb3f9975fe0b5b577e1"> 4033</a></span>&#160;<span class="preprocessor">#define  USB_EPADDR_FIELD                    ((uint32_t)0x0000000F)        </span></div><div class="line"><a name="l04035"></a><span class="lineno"> 4035</span>&#160;<span class="preprocessor"></span><span class="comment">/* EndPoint REGister MASK (no toggle fields) */</span><span class="preprocessor"></span></div><div class="line"><a name="l04036"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb58a6f5ba8710ef9f1b1970f9e81156"> 4036</a></span>&#160;<span class="preprocessor">#define  USB_EPREG_MASK                      (USB_EP_CTR_RX|USB_EP_SETUP|USB_EP_T_FIELD|USB_EP_KIND|USB_EP_CTR_TX|USB_EPADDR_FIELD)</span></div><div class="line"><a name="l04037"></a><span class="lineno"> 4037</span>&#160;</div><div class="line"><a name="l04038"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0990fd5e1046bb06f9d84bfe81ffa49f"> 4038</a></span>&#160;<span class="preprocessor">#define  USB_EP_TYPE_MASK                    ((uint32_t)0x00000600)        </span></div><div class="line"><a name="l04039"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bb6534247e1a0ac44e2eeb5b3a6934f"> 4039</a></span>&#160;<span class="preprocessor">#define  USB_EP_BULK                         ((uint32_t)0x00000000)        </span></div><div class="line"><a name="l04040"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0c33c0c20c57a68596e55b00a6302b7"> 4040</a></span>&#160;<span class="preprocessor">#define  USB_EP_CONTROL                      ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l04041"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2defbb9d8ba5374954dfcd55afdc45b"> 4041</a></span>&#160;<span class="preprocessor">#define  USB_EP_ISOCHRONOUS                  ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l04042"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf51a3af3807dd55e340c1ddbc3f2d352"> 4042</a></span>&#160;<span class="preprocessor">#define  USB_EP_INTERRUPT                    ((uint32_t)0x00000600)        </span></div><div class="line"><a name="l04043"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9ff2c3f4fa5acd6a659160054dd5cde"> 4043</a></span>&#160;<span class="preprocessor">#define  USB_EP_T_MASK                       (~USB_EP_T_FIELD &amp; USB_EPREG_MASK)</span></div><div class="line"><a name="l04044"></a><span class="lineno"> 4044</span>&#160;</div><div class="line"><a name="l04045"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30320016064387ec4bbfb359009d528a"> 4045</a></span>&#160;<span class="preprocessor">#define  USB_EPKIND_MASK                     (~USB_EP_KIND &amp; USB_EPREG_MASK)  </span></div><div class="line"><a name="l04047"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d0f23898f2be6e6b63e855adbbbfcb2"> 4047</a></span>&#160;<span class="preprocessor">#define  USB_EP_TX_DIS                       ((uint32_t)0x00000000)        </span></div><div class="line"><a name="l04048"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab289fb344cf4105d80d942e2816206bc"> 4048</a></span>&#160;<span class="preprocessor">#define  USB_EP_TX_STALL                     ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l04049"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2329b1b850bdfb41318ddd4bebd4950"> 4049</a></span>&#160;<span class="preprocessor">#define  USB_EP_TX_NAK                       ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l04050"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11a9ddeb7f81251b6f2d0925276c6a70"> 4050</a></span>&#160;<span class="preprocessor">#define  USB_EP_TX_VALID                     ((uint32_t)0x00000030)        </span></div><div class="line"><a name="l04051"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad667dfa506d6f6378cbcd533ed021464"> 4051</a></span>&#160;<span class="preprocessor">#define  USB_EPTX_DTOG1                      ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l04052"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38f1aed9f3f2828fae6ac5ce05ea4037"> 4052</a></span>&#160;<span class="preprocessor">#define  USB_EPTX_DTOG2                      ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l04053"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8bf9f25a70dca84ec8fd665fc9477d76"> 4053</a></span>&#160;<span class="preprocessor">#define  USB_EPTX_DTOGMASK  (USB_EPTX_STAT|USB_EPREG_MASK)</span></div><div class="line"><a name="l04054"></a><span class="lineno"> 4054</span>&#160;</div><div class="line"><a name="l04055"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe3c8c80d9b7e43cdc4cf73a689e469c"> 4055</a></span>&#160;<span class="preprocessor">#define  USB_EP_RX_DIS                       ((uint32_t)0x00000000)        </span></div><div class="line"><a name="l04056"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4cc6c48637bea26ef78fc17d30be5ba6"> 4056</a></span>&#160;<span class="preprocessor">#define  USB_EP_RX_STALL                     ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l04057"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2c3fbf5e0967184721faa13308967d9"> 4057</a></span>&#160;<span class="preprocessor">#define  USB_EP_RX_NAK                       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l04058"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad864bbce320889427dd9d96c0efcabf"> 4058</a></span>&#160;<span class="preprocessor">#define  USB_EP_RX_VALID                     ((uint32_t)0x00003000)        </span></div><div class="line"><a name="l04059"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ae4d9c869227d23681be7248d6b30ce"> 4059</a></span>&#160;<span class="preprocessor">#define  USB_EPRX_DTOG1                      ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l04060"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d21ead5b2a61b36b0346eee04c4cf86"> 4060</a></span>&#160;<span class="preprocessor">#define  USB_EPRX_DTOG2                      ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l04061"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa939afb1c3ed0eda4001142cc60548f0"> 4061</a></span>&#160;<span class="preprocessor">#define  USB_EPRX_DTOGMASK  (USB_EPRX_STAT|USB_EPREG_MASK)</span></div><div class="line"><a name="l04062"></a><span class="lineno"> 4062</span>&#160;</div><div class="line"><a name="l04063"></a><span class="lineno"> 4063</span>&#160;<span class="comment">/*******************  Bit definition for USB_EP0R register  *******************/</span></div><div class="line"><a name="l04064"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3b67942accae8b35e4f00d92945b223"> 4064</a></span>&#160;<span class="preprocessor">#define  USB_EP0R_EA                         ((uint32_t)0x0000000F)        </span></div><div class="line"><a name="l04066"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga862576f20495c01e326a65cc0c112a57"> 4066</a></span>&#160;<span class="preprocessor">#define  USB_EP0R_STAT_TX                    ((uint32_t)0x00000030)        </span></div><div class="line"><a name="l04067"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga919b04e2492db0466720a7168694d3b4"> 4067</a></span>&#160;<span class="preprocessor">#define  USB_EP0R_STAT_TX_0                  ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l04068"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36a0a17f3ca6007ab54c75287c3c1d12"> 4068</a></span>&#160;<span class="preprocessor">#define  USB_EP0R_STAT_TX_1                  ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l04070"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac929aa81564d7eafc42a47a521c21092"> 4070</a></span>&#160;<span class="preprocessor">#define  USB_EP0R_DTOG_TX                    ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l04071"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a4e367bf70fe158bc233b2360cc6460"> 4071</a></span>&#160;<span class="preprocessor">#define  USB_EP0R_CTR_TX                     ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l04072"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2589d948496337123baa2e93a63f440"> 4072</a></span>&#160;<span class="preprocessor">#define  USB_EP0R_EP_KIND                    ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l04074"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25d066c87ce1f2dbf47eb69a858a1ca6"> 4074</a></span>&#160;<span class="preprocessor">#define  USB_EP0R_EP_TYPE                    ((uint32_t)0x00000600)        </span></div><div class="line"><a name="l04075"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga186c25e6f0ae006d8de549a8b1b064b4"> 4075</a></span>&#160;<span class="preprocessor">#define  USB_EP0R_EP_TYPE_0                  ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l04076"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba9cc9e33a37333cc8e66fe898c891a5"> 4076</a></span>&#160;<span class="preprocessor">#define  USB_EP0R_EP_TYPE_1                  ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l04078"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac48254a5caf1609d76013d3b1936293e"> 4078</a></span>&#160;<span class="preprocessor">#define  USB_EP0R_SETUP                      ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l04080"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6734066538fd757f47f0efb9ad7ca14"> 4080</a></span>&#160;<span class="preprocessor">#define  USB_EP0R_STAT_RX                    ((uint32_t)0x00003000)        </span></div><div class="line"><a name="l04081"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf02d4ffe4917e7e0d2700799427c4f08"> 4081</a></span>&#160;<span class="preprocessor">#define  USB_EP0R_STAT_RX_0                  ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l04082"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3639d1306965e7bae933109d0b2a2690"> 4082</a></span>&#160;<span class="preprocessor">#define  USB_EP0R_STAT_RX_1                  ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l04084"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6435c568d9d0360237121ac23815be7c"> 4084</a></span>&#160;<span class="preprocessor">#define  USB_EP0R_DTOG_RX                    ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l04085"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae90a903ea5f0b585499692fddd0696f"> 4085</a></span>&#160;<span class="preprocessor">#define  USB_EP0R_CTR_RX                     ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l04087"></a><span class="lineno"> 4087</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for USB_EP1R register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04088"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61bfd17ec724c408a2fb89499949892b"> 4088</a></span>&#160;<span class="preprocessor">#define  USB_EP1R_EA                         ((uint32_t)0x0000000F)        </span></div><div class="line"><a name="l04090"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4365d763bcc7ec722cea3daad40c5e72"> 4090</a></span>&#160;<span class="preprocessor">#define  USB_EP1R_STAT_TX                    ((uint32_t)0x00000030)        </span></div><div class="line"><a name="l04091"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07ebc48561a0c72e0912aead4bfbb524"> 4091</a></span>&#160;<span class="preprocessor">#define  USB_EP1R_STAT_TX_0                  ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l04092"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b8c1dc47238a31ff9141be84af85b3c"> 4092</a></span>&#160;<span class="preprocessor">#define  USB_EP1R_STAT_TX_1                  ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l04094"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef4e3d8503c38d4b4b13a4505dd19977"> 4094</a></span>&#160;<span class="preprocessor">#define  USB_EP1R_DTOG_TX                    ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l04095"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf2ede79abfcf2fb75f22124fbab4f6c"> 4095</a></span>&#160;<span class="preprocessor">#define  USB_EP1R_CTR_TX                     ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l04096"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga936b9ec917ee6fb7bd187e319d2abdd3"> 4096</a></span>&#160;<span class="preprocessor">#define  USB_EP1R_EP_KIND                    ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l04098"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a77c1bb653218eb77c8bc7b730a559b"> 4098</a></span>&#160;<span class="preprocessor">#define  USB_EP1R_EP_TYPE                    ((uint32_t)0x00000600)        </span></div><div class="line"><a name="l04099"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17f830c11fd819376d53c3d566809816"> 4099</a></span>&#160;<span class="preprocessor">#define  USB_EP1R_EP_TYPE_0                  ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l04100"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac907cd092feda721460e04fbeb04a234"> 4100</a></span>&#160;<span class="preprocessor">#define  USB_EP1R_EP_TYPE_1                  ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l04102"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53eff2fff5357ba65cb4b0d412ee8716"> 4102</a></span>&#160;<span class="preprocessor">#define  USB_EP1R_SETUP                      ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l04104"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0cef1455ce114d301ac3abe67e286cc8"> 4104</a></span>&#160;<span class="preprocessor">#define  USB_EP1R_STAT_RX                    ((uint32_t)0x00003000)        </span></div><div class="line"><a name="l04105"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79e7aa9bc85d3bc00776a607ddae3b4b"> 4105</a></span>&#160;<span class="preprocessor">#define  USB_EP1R_STAT_RX_0                  ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l04106"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e2b70ba0e02883b5625d716551707e2"> 4106</a></span>&#160;<span class="preprocessor">#define  USB_EP1R_STAT_RX_1                  ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l04108"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4afe4e239397c4d8b8907684918bdddf"> 4108</a></span>&#160;<span class="preprocessor">#define  USB_EP1R_DTOG_RX                    ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l04109"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac95bae64df91e841f74220a851bfb30f"> 4109</a></span>&#160;<span class="preprocessor">#define  USB_EP1R_CTR_RX                     ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l04111"></a><span class="lineno"> 4111</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for USB_EP2R register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04112"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffc4382ff093763783047c432fe09a12"> 4112</a></span>&#160;<span class="preprocessor">#define  USB_EP2R_EA                         ((uint32_t)0x0000000F)        </span></div><div class="line"><a name="l04114"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72f1f93adc3349b90a2945a01cad0919"> 4114</a></span>&#160;<span class="preprocessor">#define  USB_EP2R_STAT_TX                    ((uint32_t)0x00000030)        </span></div><div class="line"><a name="l04115"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabadb70a506a9cf0b55eb068b3ac0b00f"> 4115</a></span>&#160;<span class="preprocessor">#define  USB_EP2R_STAT_TX_0                  ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l04116"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae90b53c11f221d755ea4580d5f1c1272"> 4116</a></span>&#160;<span class="preprocessor">#define  USB_EP2R_STAT_TX_1                  ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l04118"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa05c1c21c954c62f693262b673150938"> 4118</a></span>&#160;<span class="preprocessor">#define  USB_EP2R_DTOG_TX                    ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l04119"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7edfd23fc4691ebdb71644f473d6d135"> 4119</a></span>&#160;<span class="preprocessor">#define  USB_EP2R_CTR_TX                     ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l04120"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7584ca4756416b5bc6d033f4c1696ec"> 4120</a></span>&#160;<span class="preprocessor">#define  USB_EP2R_EP_KIND                    ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l04122"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e42c6e450ff133d48721cfd674e2f6b"> 4122</a></span>&#160;<span class="preprocessor">#define  USB_EP2R_EP_TYPE                    ((uint32_t)0x00000600)        </span></div><div class="line"><a name="l04123"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga543a5d09d3c3b2abcc16d793a0c71367"> 4123</a></span>&#160;<span class="preprocessor">#define  USB_EP2R_EP_TYPE_0                  ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l04124"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd2fd604944ab1664f86e65652af1164"> 4124</a></span>&#160;<span class="preprocessor">#define  USB_EP2R_EP_TYPE_1                  ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l04126"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga437b0f44882cc16d5828198bd488056f"> 4126</a></span>&#160;<span class="preprocessor">#define  USB_EP2R_SETUP                      ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l04128"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga497ea16b0ed9e0992e4c896032304df8"> 4128</a></span>&#160;<span class="preprocessor">#define  USB_EP2R_STAT_RX                    ((uint32_t)0x00003000)        </span></div><div class="line"><a name="l04129"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a3f003cf99146d6e081937528b55414"> 4129</a></span>&#160;<span class="preprocessor">#define  USB_EP2R_STAT_RX_0                  ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l04130"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79fbc5adeb91de8cebc00420a8dbf973"> 4130</a></span>&#160;<span class="preprocessor">#define  USB_EP2R_STAT_RX_1                  ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l04132"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga326b63c254cb1c8ebc398344cb02d1d8"> 4132</a></span>&#160;<span class="preprocessor">#define  USB_EP2R_DTOG_RX                    ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l04133"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa01818d183df56ba169b41f9cb92693e"> 4133</a></span>&#160;<span class="preprocessor">#define  USB_EP2R_CTR_RX                     ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l04135"></a><span class="lineno"> 4135</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for USB_EP3R register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04136"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8103ec24894479d4215ea1f73a1def2d"> 4136</a></span>&#160;<span class="preprocessor">#define  USB_EP3R_EA                         ((uint32_t)0x0000000F)        </span></div><div class="line"><a name="l04138"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43442a705ddb3716213aeed77cb2c202"> 4138</a></span>&#160;<span class="preprocessor">#define  USB_EP3R_STAT_TX                    ((uint32_t)0x00000030)        </span></div><div class="line"><a name="l04139"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c150a6637cf9cf296644d0444295902"> 4139</a></span>&#160;<span class="preprocessor">#define  USB_EP3R_STAT_TX_0                  ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l04140"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3c0a133713e0f757e8747b2991351c9"> 4140</a></span>&#160;<span class="preprocessor">#define  USB_EP3R_STAT_TX_1                  ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l04142"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83a06d117379ef703154fa597a16a153"> 4142</a></span>&#160;<span class="preprocessor">#define  USB_EP3R_DTOG_TX                    ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l04143"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72e92978d1718ed42354990dda6aade6"> 4143</a></span>&#160;<span class="preprocessor">#define  USB_EP3R_CTR_TX                     ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l04144"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77d4af5f3ff4983a17615aa6ba5d28a2"> 4144</a></span>&#160;<span class="preprocessor">#define  USB_EP3R_EP_KIND                    ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l04146"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac551f5a107469c923c8e8e89c707d280"> 4146</a></span>&#160;<span class="preprocessor">#define  USB_EP3R_EP_TYPE                    ((uint32_t)0x00000600)        </span></div><div class="line"><a name="l04147"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadfd48b4b976c45806d032ce78a5f76d3"> 4147</a></span>&#160;<span class="preprocessor">#define  USB_EP3R_EP_TYPE_0                  ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l04148"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa2bc881917c5d7809842c32f49d8a0f"> 4148</a></span>&#160;<span class="preprocessor">#define  USB_EP3R_EP_TYPE_1                  ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l04150"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabcc3dd0a7eb110e4bfaf6120a1ce4d68"> 4150</a></span>&#160;<span class="preprocessor">#define  USB_EP3R_SETUP                      ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l04152"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacea3f225ef6c9d9a4689f93a8de2cf19"> 4152</a></span>&#160;<span class="preprocessor">#define  USB_EP3R_STAT_RX                    ((uint32_t)0x00003000)        </span></div><div class="line"><a name="l04153"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga910b585e43e597a50f2e526faa648ee2"> 4153</a></span>&#160;<span class="preprocessor">#define  USB_EP3R_STAT_RX_0                  ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l04154"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9766d9c6cfb0bdd7e408d06d26d6b801"> 4154</a></span>&#160;<span class="preprocessor">#define  USB_EP3R_STAT_RX_1                  ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l04156"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3c2a17608b681cb8e787e18ce2dc1ac"> 4156</a></span>&#160;<span class="preprocessor">#define  USB_EP3R_DTOG_RX                    ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l04157"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21d65ea974a9dd9cc481de80c11d3675"> 4157</a></span>&#160;<span class="preprocessor">#define  USB_EP3R_CTR_RX                     ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l04159"></a><span class="lineno"> 4159</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for USB_EP4R register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04160"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8d0f2c5284ca348cc99e3e5c4294668"> 4160</a></span>&#160;<span class="preprocessor">#define  USB_EP4R_EA                         ((uint32_t)0x0000000F)        </span></div><div class="line"><a name="l04162"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaacf811e41751fefda5d9077cad2ba60b"> 4162</a></span>&#160;<span class="preprocessor">#define  USB_EP4R_STAT_TX                    ((uint32_t)0x00000030)        </span></div><div class="line"><a name="l04163"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e6b3c1e98e1413500545da080595e46"> 4163</a></span>&#160;<span class="preprocessor">#define  USB_EP4R_STAT_TX_0                  ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l04164"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67bbda2420d5fdb9f8892ed5c9e68549"> 4164</a></span>&#160;<span class="preprocessor">#define  USB_EP4R_STAT_TX_1                  ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l04166"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29acf144e69977a5cf0ca9374f79cb27"> 4166</a></span>&#160;<span class="preprocessor">#define  USB_EP4R_DTOG_TX                    ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l04167"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9454e43b3d9813ddc09475ab09855ca"> 4167</a></span>&#160;<span class="preprocessor">#define  USB_EP4R_CTR_TX                     ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l04168"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2a9a454cb564b08e3bb62359d4092f9"> 4168</a></span>&#160;<span class="preprocessor">#define  USB_EP4R_EP_KIND                    ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l04170"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1044c4ac3997a06e29a1681b922d702"> 4170</a></span>&#160;<span class="preprocessor">#define  USB_EP4R_EP_TYPE                    ((uint32_t)0x00000600)        </span></div><div class="line"><a name="l04171"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacafaf594d7356d1a4d971d32a41722d2"> 4171</a></span>&#160;<span class="preprocessor">#define  USB_EP4R_EP_TYPE_0                  ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l04172"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff26b871511d2ab485af97d52f1f0623"> 4172</a></span>&#160;<span class="preprocessor">#define  USB_EP4R_EP_TYPE_1                  ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l04174"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7087793d622a63056920f112fca7615"> 4174</a></span>&#160;<span class="preprocessor">#define  USB_EP4R_SETUP                      ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l04176"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0512a877b5b5705f0fcf9b9a30bc597"> 4176</a></span>&#160;<span class="preprocessor">#define  USB_EP4R_STAT_RX                    ((uint32_t)0x00003000)        </span></div><div class="line"><a name="l04177"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36a7fcb65f04cb50ad4c6a02de4d0731"> 4177</a></span>&#160;<span class="preprocessor">#define  USB_EP4R_STAT_RX_0                  ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l04178"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52086da3ad4981cef263854bdde59846"> 4178</a></span>&#160;<span class="preprocessor">#define  USB_EP4R_STAT_RX_1                  ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l04180"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac166ef194c7f31377a4f17958f7639cf"> 4180</a></span>&#160;<span class="preprocessor">#define  USB_EP4R_DTOG_RX                    ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l04181"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14f2784a645fc6e657035150b6a3d9d7"> 4181</a></span>&#160;<span class="preprocessor">#define  USB_EP4R_CTR_RX                     ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l04183"></a><span class="lineno"> 4183</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for USB_EP5R register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04184"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad14f464f2f9fb4191c28cf62c1562b40"> 4184</a></span>&#160;<span class="preprocessor">#define  USB_EP5R_EA                         ((uint32_t)0x0000000F)        </span></div><div class="line"><a name="l04186"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a66a56092148b1468f7739d966a88e6"> 4186</a></span>&#160;<span class="preprocessor">#define  USB_EP5R_STAT_TX                    ((uint32_t)0x00000030)        </span></div><div class="line"><a name="l04187"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40a56951790502a094b0ca005f059d04"> 4187</a></span>&#160;<span class="preprocessor">#define  USB_EP5R_STAT_TX_0                  ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l04188"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga562ee96f7835677e479a8b0e3e4fff3a"> 4188</a></span>&#160;<span class="preprocessor">#define  USB_EP5R_STAT_TX_1                  ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l04190"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55a4774972a2264a41dc414fcc63fa49"> 4190</a></span>&#160;<span class="preprocessor">#define  USB_EP5R_DTOG_TX                    ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l04191"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3458aa82347b2509fe87e1b372c79d24"> 4191</a></span>&#160;<span class="preprocessor">#define  USB_EP5R_CTR_TX                     ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l04192"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41083108d46af2976d56c78bb3d2ac2d"> 4192</a></span>&#160;<span class="preprocessor">#define  USB_EP5R_EP_KIND                    ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l04194"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53060d1aa68286e5cd9896d54a47b297"> 4194</a></span>&#160;<span class="preprocessor">#define  USB_EP5R_EP_TYPE                    ((uint32_t)0x00000600)        </span></div><div class="line"><a name="l04195"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08ae60a01bef3a95d1ba57dbbc6ec2b6"> 4195</a></span>&#160;<span class="preprocessor">#define  USB_EP5R_EP_TYPE_0                  ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l04196"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42091c492178dd4d3855df3d94c78ff9"> 4196</a></span>&#160;<span class="preprocessor">#define  USB_EP5R_EP_TYPE_1                  ((uint32_t)0x00000400)         </span></div><div class="line"><a name="l04198"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3f5e59be6b6ec7e7b4350df7bde1c3e"> 4198</a></span>&#160;<span class="preprocessor">#define  USB_EP5R_SETUP                      ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l04200"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae708de938ec30cdb7d69dcb67d7b88d"> 4200</a></span>&#160;<span class="preprocessor">#define  USB_EP5R_STAT_RX                    ((uint32_t)0x00003000)        </span></div><div class="line"><a name="l04201"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b412c07cfdd1de667d8d5a87b75edf0"> 4201</a></span>&#160;<span class="preprocessor">#define  USB_EP5R_STAT_RX_0                  ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l04202"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1bc6885776f3f10c9b60b425a7160e02"> 4202</a></span>&#160;<span class="preprocessor">#define  USB_EP5R_STAT_RX_1                  ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l04204"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ef8b07bce336d51ce1e38c9eba6a4d4"> 4204</a></span>&#160;<span class="preprocessor">#define  USB_EP5R_DTOG_RX                    ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l04205"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69b154f94e7c1c8f90a654181439fc25"> 4205</a></span>&#160;<span class="preprocessor">#define  USB_EP5R_CTR_RX                     ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l04207"></a><span class="lineno"> 4207</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for USB_EP6R register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04208"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab580a153e80a29d9a9e3bf092e3f9b18"> 4208</a></span>&#160;<span class="preprocessor">#define  USB_EP6R_EA                         ((uint32_t)0x0000000F)        </span></div><div class="line"><a name="l04210"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28dfec5b19802ed681ff9b61f31a3b6f"> 4210</a></span>&#160;<span class="preprocessor">#define  USB_EP6R_STAT_TX                    ((uint32_t)0x00000030)        </span></div><div class="line"><a name="l04211"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e4603d6adc29d8c5f424dae1624752e"> 4211</a></span>&#160;<span class="preprocessor">#define  USB_EP6R_STAT_TX_0                  ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l04212"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6cc32a6857d84de8c378718adbf01d2"> 4212</a></span>&#160;<span class="preprocessor">#define  USB_EP6R_STAT_TX_1                  ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l04214"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga856ec5e4b02785b27b947bfd3ea2347c"> 4214</a></span>&#160;<span class="preprocessor">#define  USB_EP6R_DTOG_TX                    ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l04215"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b40906a07a144c1e85befee6a52f8ae"> 4215</a></span>&#160;<span class="preprocessor">#define  USB_EP6R_CTR_TX                     ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l04216"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38ccd0cc4d5fbfa074145bdc8b5f4364"> 4216</a></span>&#160;<span class="preprocessor">#define  USB_EP6R_EP_KIND                    ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l04218"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2f3826ba70579298c3c65e04d906034"> 4218</a></span>&#160;<span class="preprocessor">#define  USB_EP6R_EP_TYPE                    ((uint32_t)0x00000600)        </span></div><div class="line"><a name="l04219"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf594c2e471ad52d40258609f41391744"> 4219</a></span>&#160;<span class="preprocessor">#define  USB_EP6R_EP_TYPE_0                  ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l04220"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44020d31623bb3926810aa2ac37d6b1f"> 4220</a></span>&#160;<span class="preprocessor">#define  USB_EP6R_EP_TYPE_1                  ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l04222"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa457c6b4828efcdd0776701d5674b18a"> 4222</a></span>&#160;<span class="preprocessor">#define  USB_EP6R_SETUP                      ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l04224"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga716323a13ae3dcf191477adaf541c543"> 4224</a></span>&#160;<span class="preprocessor">#define  USB_EP6R_STAT_RX                    ((uint32_t)0x00003000)        </span></div><div class="line"><a name="l04225"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga892f49ced775693aaef2a4a1dc587356"> 4225</a></span>&#160;<span class="preprocessor">#define  USB_EP6R_STAT_RX_0                  ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l04226"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c92886f22d28a575c5af29c8cfd0333"> 4226</a></span>&#160;<span class="preprocessor">#define  USB_EP6R_STAT_RX_1                  ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l04228"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f5529ee2b7f146c5fe8f1211c6d654a"> 4228</a></span>&#160;<span class="preprocessor">#define  USB_EP6R_DTOG_RX                    ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l04229"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac33fef6492f76bfd9226e50690c2aeb9"> 4229</a></span>&#160;<span class="preprocessor">#define  USB_EP6R_CTR_RX                     ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l04231"></a><span class="lineno"> 4231</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for USB_EP7R register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04232"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d3552066cff58ccb5d14e6544376bf2"> 4232</a></span>&#160;<span class="preprocessor">#define  USB_EP7R_EA                         ((uint32_t)0x0000000F)        </span></div><div class="line"><a name="l04234"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa54931d69b103edd1645da14aa95cd2f"> 4234</a></span>&#160;<span class="preprocessor">#define  USB_EP7R_STAT_TX                    ((uint32_t)0x00000030)        </span></div><div class="line"><a name="l04235"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82501bdb4d24970c55d1665419f0fd08"> 4235</a></span>&#160;<span class="preprocessor">#define  USB_EP7R_STAT_TX_0                  ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l04236"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52da5e2f3fe1ef908d1cab542453e439"> 4236</a></span>&#160;<span class="preprocessor">#define  USB_EP7R_STAT_TX_1                  ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l04238"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6314cddfd8f778397052c4cfb7a564e"> 4238</a></span>&#160;<span class="preprocessor">#define  USB_EP7R_DTOG_TX                    ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l04239"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c66ffcbfaa2ef979d04c608f16d61b1"> 4239</a></span>&#160;<span class="preprocessor">#define  USB_EP7R_CTR_TX                     ((uint32_t)0x00000080)       </span></div><div class="line"><a name="l04240"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f45620f93bc35cdc97f49c2296c4c5a"> 4240</a></span>&#160;<span class="preprocessor">#define  USB_EP7R_EP_KIND                    ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l04242"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8008f19cb9807a33e251ede8634bba92"> 4242</a></span>&#160;<span class="preprocessor">#define  USB_EP7R_EP_TYPE                    ((uint32_t)0x00000600)        </span></div><div class="line"><a name="l04243"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad35be686df9d41fe31b97dcbbb4121ac"> 4243</a></span>&#160;<span class="preprocessor">#define  USB_EP7R_EP_TYPE_0                  ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l04244"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa71ac160279048c68a8fa9dc9418b68f"> 4244</a></span>&#160;<span class="preprocessor">#define  USB_EP7R_EP_TYPE_1                  ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l04246"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab6542407d1b4fc193be57fef798f5b40"> 4246</a></span>&#160;<span class="preprocessor">#define  USB_EP7R_SETUP                      ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l04248"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a6297f8f4d92d046da5f5ed0b7df8bf"> 4248</a></span>&#160;<span class="preprocessor">#define  USB_EP7R_STAT_RX                    ((uint32_t)0x00003000)        </span></div><div class="line"><a name="l04249"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1c69e0a08464ae204eeda0d32a0e5cf"> 4249</a></span>&#160;<span class="preprocessor">#define  USB_EP7R_STAT_RX_0                  ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l04250"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28a0b7a215abd309bd235b94e7105d0e"> 4250</a></span>&#160;<span class="preprocessor">#define  USB_EP7R_STAT_RX_1                  ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l04252"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3cf359b15d3ae41c1687b8adc92bd4b"> 4252</a></span>&#160;<span class="preprocessor">#define  USB_EP7R_DTOG_RX                    ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l04253"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57462394edc3a3da2f06671ec5532500"> 4253</a></span>&#160;<span class="preprocessor">#define  USB_EP7R_CTR_RX                     ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l04256"></a><span class="lineno"> 4256</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for USB_CNTR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04257"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36c68275445560edf0ccb7aa76bc769f"> 4257</a></span>&#160;<span class="preprocessor">#define  USB_CNTR_FRES                       ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l04258"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2829af32a785e947b469b2bb0702ac8d"> 4258</a></span>&#160;<span class="preprocessor">#define  USB_CNTR_PDWN                       ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l04259"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f1470b7921ac311a949ec100cf0228a"> 4259</a></span>&#160;<span class="preprocessor">#define  USB_CNTR_LP_MODE                    ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l04260"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec679add6d4151c3b39e43a33e05466a"> 4260</a></span>&#160;<span class="preprocessor">#define  USB_CNTR_FSUSP                      ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l04261"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4dfc6611f4a04fd70dbe993d81d421e3"> 4261</a></span>&#160;<span class="preprocessor">#define  USB_CNTR_RESUME                     ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l04262"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71fe7bddc1d39bf24e1bca420210f31c"> 4262</a></span>&#160;<span class="preprocessor">#define  USB_CNTR_ESOFM                      ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l04263"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae21d26a7822bae0b6cc512782a75d44e"> 4263</a></span>&#160;<span class="preprocessor">#define  USB_CNTR_SOFM                       ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l04264"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4542414ab68ac0a722f9f3853b5c7a84"> 4264</a></span>&#160;<span class="preprocessor">#define  USB_CNTR_RESETM                     ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l04265"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ae46eb0e83618bc7267543b7e6beaea"> 4265</a></span>&#160;<span class="preprocessor">#define  USB_CNTR_SUSPM                      ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l04266"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa88ca8d955846272e2541b8e13f29343"> 4266</a></span>&#160;<span class="preprocessor">#define  USB_CNTR_WKUPM                      ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l04267"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5f7187f084256a9445a3cac84b11cb5"> 4267</a></span>&#160;<span class="preprocessor">#define  USB_CNTR_ERRM                       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l04268"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf2a125a2e5bc4362faa7be62f6dafc6"> 4268</a></span>&#160;<span class="preprocessor">#define  USB_CNTR_PMAOVRM                    ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l04269"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf00ba2990a5f24fb0e05802d82f24abc"> 4269</a></span>&#160;<span class="preprocessor">#define  USB_CNTR_CTRM                       ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l04271"></a><span class="lineno"> 4271</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for USB_ISTR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04272"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7aaa1c2bc97b02f8eac69a9a565ad73f"> 4272</a></span>&#160;<span class="preprocessor">#define  USB_ISTR_EP_ID                      ((uint32_t)0x0000000F)        </span></div><div class="line"><a name="l04273"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81c3cbe7072f6821b808037365962a93"> 4273</a></span>&#160;<span class="preprocessor">#define  USB_ISTR_DIR                        ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l04274"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b163b7bdc25b4f0671ec2c79cf10c88"> 4274</a></span>&#160;<span class="preprocessor">#define  USB_ISTR_ESOF                       ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l04275"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91395f98d9e70d3addcfa2aaca531529"> 4275</a></span>&#160;<span class="preprocessor">#define  USB_ISTR_SOF                        ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l04276"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga937fa6afcc3a8fa3b3597ac81b39216b"> 4276</a></span>&#160;<span class="preprocessor">#define  USB_ISTR_RESET                      ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l04277"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4853d529d9326e3d24ef5fd2861b7d1"> 4277</a></span>&#160;<span class="preprocessor">#define  USB_ISTR_SUSP                       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l04278"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84e13c7c106d028a20a8af0244f66532"> 4278</a></span>&#160;<span class="preprocessor">#define  USB_ISTR_WKUP                       ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l04279"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50875e0075a050305a676eadcf6a5c3a"> 4279</a></span>&#160;<span class="preprocessor">#define  USB_ISTR_ERR                        ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l04280"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4581fce2e7008ea4be136cdfc3936e0"> 4280</a></span>&#160;<span class="preprocessor">#define  USB_ISTR_PMAOVR                     ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l04281"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7f60ffd5846c9e50d93ae095290c575"> 4281</a></span>&#160;<span class="preprocessor">#define  USB_ISTR_CTR                        ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l04283"></a><span class="lineno"> 4283</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for USB_FNR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04284"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d3be7ef58e1f59a72987d64aa5659b7"> 4284</a></span>&#160;<span class="preprocessor">#define  USB_FNR_FN                          ((uint32_t)0x000007FF)        </span></div><div class="line"><a name="l04285"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ea5d4b642e7fb5143bbc4e87c1bcf77"> 4285</a></span>&#160;<span class="preprocessor">#define  USB_FNR_LSOF                        ((uint32_t)0x00001800)        </span></div><div class="line"><a name="l04286"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1a3b491dc96066d1123013fad4d2212"> 4286</a></span>&#160;<span class="preprocessor">#define  USB_FNR_LCK                         ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l04287"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga111fda8e4479562f1de1891f33e795e2"> 4287</a></span>&#160;<span class="preprocessor">#define  USB_FNR_RXDM                        ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l04288"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac5d46bbb39223fc1b5fda13cfa8f933"> 4288</a></span>&#160;<span class="preprocessor">#define  USB_FNR_RXDP                        ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l04290"></a><span class="lineno"> 4290</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for USB_DADDR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04291"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabcd696a8caca19577208704a7e42052"> 4291</a></span>&#160;<span class="preprocessor">#define  USB_DADDR_ADD                       ((uint32_t)0x0000007F)        </span></div><div class="line"><a name="l04292"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ce88073eb71108badb92a5c78f64ef7"> 4292</a></span>&#160;<span class="preprocessor">#define  USB_DADDR_ADD0                      ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l04293"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77cba15bd7622f022c8ecf9c23996cda"> 4293</a></span>&#160;<span class="preprocessor">#define  USB_DADDR_ADD1                      ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l04294"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13884e03fce0c07a3d69a55bf12134f9"> 4294</a></span>&#160;<span class="preprocessor">#define  USB_DADDR_ADD2                      ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l04295"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac29a04a09ac0fab54a52b088baf23020"> 4295</a></span>&#160;<span class="preprocessor">#define  USB_DADDR_ADD3                      ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l04296"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6215ffd761b5a28b9f43b872341d16b6"> 4296</a></span>&#160;<span class="preprocessor">#define  USB_DADDR_ADD4                      ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l04297"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5cdad478022df6c623e3b30a730e299e"> 4297</a></span>&#160;<span class="preprocessor">#define  USB_DADDR_ADD5                      ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l04298"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade8dd96de36c30a85715f117b924d47c"> 4298</a></span>&#160;<span class="preprocessor">#define  USB_DADDR_ADD6                      ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l04300"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf6ef86b3dba82f6bd83c6ae7d02645a"> 4300</a></span>&#160;<span class="preprocessor">#define  USB_DADDR_EF                        ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l04302"></a><span class="lineno"> 4302</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for USB_BTABLE register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04303"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36f0fc4eae4218739ae19da47d529829"> 4303</a></span>&#160;<span class="preprocessor">#define  USB_BTABLE_BTABLE                   ((uint32_t)0x0000FFF8)        </span></div><div class="line"><a name="l04306"></a><span class="lineno"> 4306</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_ADDR0_TX register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04307"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae45ee53c334b9a5b7a76c6a67a8cb5b9"> 4307</a></span>&#160;<span class="preprocessor">#define  USB_ADDR0_TX_ADDR0_TX               ((uint32_t)0x0000FFFE)        </span></div><div class="line"><a name="l04309"></a><span class="lineno"> 4309</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_ADDR1_TX register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04310"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a69f827b92180ac727ef2b71053ffe9"> 4310</a></span>&#160;<span class="preprocessor">#define  USB_ADDR1_TX_ADDR1_TX               ((uint32_t)0x0000FFFE)        </span></div><div class="line"><a name="l04312"></a><span class="lineno"> 4312</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_ADDR2_TX register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04313"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e5882d2f9c800f802d512460f64cc27"> 4313</a></span>&#160;<span class="preprocessor">#define  USB_ADDR2_TX_ADDR2_TX               ((uint32_t)0x0000FFFE)        </span></div><div class="line"><a name="l04315"></a><span class="lineno"> 4315</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_ADDR3_TX register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04316"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1b688d42257abdcc81b89db80a2ff92"> 4316</a></span>&#160;<span class="preprocessor">#define  USB_ADDR3_TX_ADDR3_TX               ((uint32_t)0x0000FFFE)        </span></div><div class="line"><a name="l04318"></a><span class="lineno"> 4318</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_ADDR4_TX register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04319"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83f5b7d19cee8505299d4878ccc5575e"> 4319</a></span>&#160;<span class="preprocessor">#define  USB_ADDR4_TX_ADDR4_TX               ((uint32_t)0x0000FFFE)        </span></div><div class="line"><a name="l04321"></a><span class="lineno"> 4321</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_ADDR5_TX register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04322"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87638ae40365a8baf258baeccb812129"> 4322</a></span>&#160;<span class="preprocessor">#define  USB_ADDR5_TX_ADDR5_TX               ((uint32_t)0x0000FFFE)        </span></div><div class="line"><a name="l04324"></a><span class="lineno"> 4324</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_ADDR6_TX register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04325"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1083183ce6a94d63d89476d2578f17d7"> 4325</a></span>&#160;<span class="preprocessor">#define  USB_ADDR6_TX_ADDR6_TX               ((uint32_t)0x0000FFFE)        </span></div><div class="line"><a name="l04327"></a><span class="lineno"> 4327</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_ADDR7_TX register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04328"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga058df52c30718664b5d445d549305904"> 4328</a></span>&#160;<span class="preprocessor">#define  USB_ADDR7_TX_ADDR7_TX               ((uint32_t)0x0000FFFE)        </span></div><div class="line"><a name="l04330"></a><span class="lineno"> 4330</span>&#160;<span class="preprocessor"></span><span class="comment">/*----------------------------------------------------------------------------*/</span><span class="preprocessor"></span></div><div class="line"><a name="l04331"></a><span class="lineno"> 4331</span>&#160;</div><div class="line"><a name="l04332"></a><span class="lineno"> 4332</span>&#160;<span class="comment">/*****************  Bit definition for USB_COUNT0_TX register  ****************/</span></div><div class="line"><a name="l04333"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6466be66a32084aa426aeeca5ef74611"> 4333</a></span>&#160;<span class="preprocessor">#define  USB_COUNT0_TX_COUNT0_TX             ((uint32_t)0x000003FF)        </span></div><div class="line"><a name="l04335"></a><span class="lineno"> 4335</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_COUNT1_TX register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04336"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe051d0cb7517877860a5a38e5e31373"> 4336</a></span>&#160;<span class="preprocessor">#define  USB_COUNT1_TX_COUNT1_TX             ((uint32_t)0x000003FF)        </span></div><div class="line"><a name="l04338"></a><span class="lineno"> 4338</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_COUNT2_TX register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04339"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43a846405c7a0852212ddc1f517a6138"> 4339</a></span>&#160;<span class="preprocessor">#define  USB_COUNT2_TX_COUNT2_TX             ((uint32_t)0x000003FF)        </span></div><div class="line"><a name="l04341"></a><span class="lineno"> 4341</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_COUNT3_TX register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04342"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b61342117bb4f9b3d638dfb564c7d1f"> 4342</a></span>&#160;<span class="preprocessor">#define  USB_COUNT3_TX_COUNT3_TX             ((uint32_t)0x000003FF)        </span></div><div class="line"><a name="l04344"></a><span class="lineno"> 4344</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_COUNT4_TX register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04345"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga799bcab3d651b3c536783fc28d45deb2"> 4345</a></span>&#160;<span class="preprocessor">#define  USB_COUNT4_TX_COUNT4_TX             ((uint32_t)0x000003FF)        </span></div><div class="line"><a name="l04347"></a><span class="lineno"> 4347</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_COUNT5_TX register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04348"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa522aa2e3452118989393fa7559516e"> 4348</a></span>&#160;<span class="preprocessor">#define  USB_COUNT5_TX_COUNT5_TX             ((uint32_t)0x000003FF)        </span></div><div class="line"><a name="l04350"></a><span class="lineno"> 4350</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_COUNT6_TX register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04351"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5336a8af382a4f44bd02ff947ae5208"> 4351</a></span>&#160;<span class="preprocessor">#define  USB_COUNT6_TX_COUNT6_TX             ((uint32_t)0x000003FF)        </span></div><div class="line"><a name="l04353"></a><span class="lineno"> 4353</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_COUNT7_TX register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04354"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5902b57e1a62b4184f390b268aeb39a4"> 4354</a></span>&#160;<span class="preprocessor">#define  USB_COUNT7_TX_COUNT7_TX             ((uint32_t)0x000003FF)        </span></div><div class="line"><a name="l04356"></a><span class="lineno"> 4356</span>&#160;<span class="preprocessor"></span><span class="comment">/*----------------------------------------------------------------------------*/</span><span class="preprocessor"></span></div><div class="line"><a name="l04357"></a><span class="lineno"> 4357</span>&#160;</div><div class="line"><a name="l04358"></a><span class="lineno"> 4358</span>&#160;<span class="comment">/****************  Bit definition for USB_COUNT0_TX_0 register  ***************/</span></div><div class="line"><a name="l04359"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e05d74911c3f2f4b1cddcb38460614c"> 4359</a></span>&#160;<span class="preprocessor">#define  USB_COUNT0_TX_0_COUNT0_TX_0         ((uint32_t)0x000003FF)        </span></div><div class="line"><a name="l04361"></a><span class="lineno"> 4361</span>&#160;<span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT0_TX_1 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04362"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66b03301f59b970f09fff74d2a791cf9"> 4362</a></span>&#160;<span class="preprocessor">#define  USB_COUNT0_TX_1_COUNT0_TX_1         ((uint32_t)0x03FF0000)        </span></div><div class="line"><a name="l04364"></a><span class="lineno"> 4364</span>&#160;<span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT1_TX_0 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04365"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a8a1a09e0f6db50066db6392ad29ada"> 4365</a></span>&#160;<span class="preprocessor">#define  USB_COUNT1_TX_0_COUNT1_TX_0         ((uint32_t)0x000003FF)        </span></div><div class="line"><a name="l04367"></a><span class="lineno"> 4367</span>&#160;<span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT1_TX_1 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04368"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f97f69dd4118bdd98b6c61348a3897b"> 4368</a></span>&#160;<span class="preprocessor">#define  USB_COUNT1_TX_1_COUNT1_TX_1         ((uint32_t)0x03FF0000)        </span></div><div class="line"><a name="l04370"></a><span class="lineno"> 4370</span>&#160;<span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT2_TX_0 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04371"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01ceedf8b93ee2c7db35dd48f7d5829a"> 4371</a></span>&#160;<span class="preprocessor">#define  USB_COUNT2_TX_0_COUNT2_TX_0         ((uint32_t)0x000003FF)        </span></div><div class="line"><a name="l04373"></a><span class="lineno"> 4373</span>&#160;<span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT2_TX_1 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04374"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5704e964fed758eb96b09997c19abad5"> 4374</a></span>&#160;<span class="preprocessor">#define  USB_COUNT2_TX_1_COUNT2_TX_1         ((uint32_t)0x03FF0000)        </span></div><div class="line"><a name="l04376"></a><span class="lineno"> 4376</span>&#160;<span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT3_TX_0 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04377"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23ab40e0542ae1c6ddd21d9610c7414e"> 4377</a></span>&#160;<span class="preprocessor">#define  USB_COUNT3_TX_0_COUNT3_TX_0         ((uint32_t)0x000003FF)        </span></div><div class="line"><a name="l04379"></a><span class="lineno"> 4379</span>&#160;<span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT3_TX_1 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04380"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a7d9d78950ebdf3ca4a6eaa7dd6b909"> 4380</a></span>&#160;<span class="preprocessor">#define  USB_COUNT3_TX_1_COUNT3_TX_1         ((uint32_t)0x03FF0000)        </span></div><div class="line"><a name="l04382"></a><span class="lineno"> 4382</span>&#160;<span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT4_TX_0 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04383"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6c7e3c3111a01a49b24a6023deb2a27"> 4383</a></span>&#160;<span class="preprocessor">#define  USB_COUNT4_TX_0_COUNT4_TX_0         ((uint32_t)0x000003FF)        </span></div><div class="line"><a name="l04385"></a><span class="lineno"> 4385</span>&#160;<span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT4_TX_1 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04386"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga497d72946c17156a3c4e5fab4f04bbcb"> 4386</a></span>&#160;<span class="preprocessor">#define  USB_COUNT4_TX_1_COUNT4_TX_1         ((uint32_t)0x03FF0000)        </span></div><div class="line"><a name="l04388"></a><span class="lineno"> 4388</span>&#160;<span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT5_TX_0 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04389"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd2ce8e3c7946944039c8da300fa9f4f"> 4389</a></span>&#160;<span class="preprocessor">#define  USB_COUNT5_TX_0_COUNT5_TX_0         ((uint32_t)0x000003FF)        </span></div><div class="line"><a name="l04391"></a><span class="lineno"> 4391</span>&#160;<span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT5_TX_1 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04392"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga903de2a6593e8623df0265a3aa7d2c3f"> 4392</a></span>&#160;<span class="preprocessor">#define  USB_COUNT5_TX_1_COUNT5_TX_1         ((uint32_t)0x03FF0000)        </span></div><div class="line"><a name="l04394"></a><span class="lineno"> 4394</span>&#160;<span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT6_TX_0 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04395"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga557e5d43b7249340751c6d1739c8c329"> 4395</a></span>&#160;<span class="preprocessor">#define  USB_COUNT6_TX_0_COUNT6_TX_0         ((uint32_t)0x000003FF)        </span></div><div class="line"><a name="l04397"></a><span class="lineno"> 4397</span>&#160;<span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT6_TX_1 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04398"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3d9b88dad4428712bf8f65d8ae989ba"> 4398</a></span>&#160;<span class="preprocessor">#define  USB_COUNT6_TX_1_COUNT6_TX_1         ((uint32_t)0x03FF0000)        </span></div><div class="line"><a name="l04400"></a><span class="lineno"> 4400</span>&#160;<span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT7_TX_0 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04401"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga626d9c1b9d1d457cc24b0f41657e60de"> 4401</a></span>&#160;<span class="preprocessor">#define  USB_COUNT7_TX_0_COUNT7_TX_0         ((uint32_t)0x000003FF)        </span></div><div class="line"><a name="l04403"></a><span class="lineno"> 4403</span>&#160;<span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT7_TX_1 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04404"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0114e69ac70c1cf101121af0db3fe128"> 4404</a></span>&#160;<span class="preprocessor">#define  USB_COUNT7_TX_1_COUNT7_TX_1         ((uint32_t)0x03FF0000)        </span></div><div class="line"><a name="l04406"></a><span class="lineno"> 4406</span>&#160;<span class="preprocessor"></span><span class="comment">/*----------------------------------------------------------------------------*/</span><span class="preprocessor"></span></div><div class="line"><a name="l04407"></a><span class="lineno"> 4407</span>&#160;</div><div class="line"><a name="l04408"></a><span class="lineno"> 4408</span>&#160;<span class="comment">/*****************  Bit definition for USB_ADDR0_RX register  *****************/</span></div><div class="line"><a name="l04409"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee2b98ee0d9a41d8836f8580e863ca11"> 4409</a></span>&#160;<span class="preprocessor">#define  USB_ADDR0_RX_ADDR0_RX               ((uint32_t)0x0000FFFE)        </span></div><div class="line"><a name="l04411"></a><span class="lineno"> 4411</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_ADDR1_RX register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04412"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f6f7121f0fcf86c1f6cb40320c9fce3"> 4412</a></span>&#160;<span class="preprocessor">#define  USB_ADDR1_RX_ADDR1_RX               ((uint32_t)0x0000FFFE)        </span></div><div class="line"><a name="l04414"></a><span class="lineno"> 4414</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_ADDR2_RX register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04415"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ce92de63cc930b0686aa703451670e7"> 4415</a></span>&#160;<span class="preprocessor">#define  USB_ADDR2_RX_ADDR2_RX               ((uint32_t)0x0000FFFE)        </span></div><div class="line"><a name="l04417"></a><span class="lineno"> 4417</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_ADDR3_RX register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04418"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c912baa8640f44ffdad020a9cf3eda7"> 4418</a></span>&#160;<span class="preprocessor">#define  USB_ADDR3_RX_ADDR3_RX               ((uint32_t)0x0000FFFE)        </span></div><div class="line"><a name="l04420"></a><span class="lineno"> 4420</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_ADDR4_RX register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04421"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a18d4c41c96e4d6030040017e5749c5"> 4421</a></span>&#160;<span class="preprocessor">#define  USB_ADDR4_RX_ADDR4_RX               ((uint32_t)0x0000FFFE)        </span></div><div class="line"><a name="l04423"></a><span class="lineno"> 4423</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_ADDR5_RX register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04424"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd684a969affde01213327484282ad85"> 4424</a></span>&#160;<span class="preprocessor">#define  USB_ADDR5_RX_ADDR5_RX               ((uint32_t)0x0000FFFE)        </span></div><div class="line"><a name="l04426"></a><span class="lineno"> 4426</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_ADDR6_RX register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04427"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fc7d1677761257a68f9fbdd9f0cfea6"> 4427</a></span>&#160;<span class="preprocessor">#define  USB_ADDR6_RX_ADDR6_RX               ((uint32_t)0x0000FFFE)        </span></div><div class="line"><a name="l04429"></a><span class="lineno"> 4429</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_ADDR7_RX register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04430"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54a15bf0bc533eb9b0f9277287b40006"> 4430</a></span>&#160;<span class="preprocessor">#define  USB_ADDR7_RX_ADDR7_RX               ((uint32_t)0x0000FFFE)        </span></div><div class="line"><a name="l04432"></a><span class="lineno"> 4432</span>&#160;<span class="preprocessor"></span><span class="comment">/*----------------------------------------------------------------------------*/</span><span class="preprocessor"></span></div><div class="line"><a name="l04433"></a><span class="lineno"> 4433</span>&#160;</div><div class="line"><a name="l04434"></a><span class="lineno"> 4434</span>&#160;<span class="comment">/*****************  Bit definition for USB_COUNT0_RX register  ****************/</span></div><div class="line"><a name="l04435"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88b8f138bd79d878fd6bc75781b31e3d"> 4435</a></span>&#160;<span class="preprocessor">#define  USB_COUNT0_RX_COUNT0_RX             ((uint32_t)0x000003FF)        </span></div><div class="line"><a name="l04437"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf16db460f896a78fecb0a08268b722cb"> 4437</a></span>&#160;<span class="preprocessor">#define  USB_COUNT0_RX_NUM_BLOCK             ((uint32_t)0x00007C00)        </span></div><div class="line"><a name="l04438"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e9f21700e6a42c1da83c03b3a171c6a"> 4438</a></span>&#160;<span class="preprocessor">#define  USB_COUNT0_RX_NUM_BLOCK_0           ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l04439"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ae8fd5c6023a7ca3055b4e1b6dface0"> 4439</a></span>&#160;<span class="preprocessor">#define  USB_COUNT0_RX_NUM_BLOCK_1           ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l04440"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace62d96a61d74274875079d890a9d505"> 4440</a></span>&#160;<span class="preprocessor">#define  USB_COUNT0_RX_NUM_BLOCK_2           ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l04441"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8df50dc4c9e28592e9571abab3be48c"> 4441</a></span>&#160;<span class="preprocessor">#define  USB_COUNT0_RX_NUM_BLOCK_3           ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l04442"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8598416841142daa1bd67e7d111a5443"> 4442</a></span>&#160;<span class="preprocessor">#define  USB_COUNT0_RX_NUM_BLOCK_4           ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l04444"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58c255da617493dfc6a1ad5368683e90"> 4444</a></span>&#160;<span class="preprocessor">#define  USB_COUNT0_RX_BLSIZE                ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l04446"></a><span class="lineno"> 4446</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_COUNT1_RX register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04447"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad111b8464ce99b4eafce3627f3f6290a"> 4447</a></span>&#160;<span class="preprocessor">#define  USB_COUNT1_RX_COUNT1_RX             ((uint32_t)0x000003FF)        </span></div><div class="line"><a name="l04449"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ab1be6d4747c02c471043d8e54bb217"> 4449</a></span>&#160;<span class="preprocessor">#define  USB_COUNT1_RX_NUM_BLOCK             ((uint32_t)0x00007C00)        </span></div><div class="line"><a name="l04450"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb6ed54fd59e77e756bad640d49c69cc"> 4450</a></span>&#160;<span class="preprocessor">#define  USB_COUNT1_RX_NUM_BLOCK_0           ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l04451"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga790c6f6b1abb553b10c72f3004d9446d"> 4451</a></span>&#160;<span class="preprocessor">#define  USB_COUNT1_RX_NUM_BLOCK_1           ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l04452"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa42d8c47d90f4262eb6f156b2cfaf7c"> 4452</a></span>&#160;<span class="preprocessor">#define  USB_COUNT1_RX_NUM_BLOCK_2           ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l04453"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga681a6d2ddd4de93d7cf1a573d1901351"> 4453</a></span>&#160;<span class="preprocessor">#define  USB_COUNT1_RX_NUM_BLOCK_3           ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l04454"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0650bffd6e1c4fa53614884f036cd85"> 4454</a></span>&#160;<span class="preprocessor">#define  USB_COUNT1_RX_NUM_BLOCK_4           ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l04456"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf24d9a6da5f07f6e2d315877c5fb0925"> 4456</a></span>&#160;<span class="preprocessor">#define  USB_COUNT1_RX_BLSIZE                ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l04458"></a><span class="lineno"> 4458</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_COUNT2_RX register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04459"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91afa91a2ee7defcdf8d1ba838b73807"> 4459</a></span>&#160;<span class="preprocessor">#define  USB_COUNT2_RX_COUNT2_RX             ((uint32_t)0x000003FF)        </span></div><div class="line"><a name="l04461"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1902896254353e9344b99390c9443000"> 4461</a></span>&#160;<span class="preprocessor">#define  USB_COUNT2_RX_NUM_BLOCK             ((uint32_t)0x00007C00)        </span></div><div class="line"><a name="l04462"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab5bad5394270a8023743caef811f8d0"> 4462</a></span>&#160;<span class="preprocessor">#define  USB_COUNT2_RX_NUM_BLOCK_0           ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l04463"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30874750b9a8b3a1234dd9e75d80a141"> 4463</a></span>&#160;<span class="preprocessor">#define  USB_COUNT2_RX_NUM_BLOCK_1           ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l04464"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b60b2edd03d164ca17f45d2c45bd866"> 4464</a></span>&#160;<span class="preprocessor">#define  USB_COUNT2_RX_NUM_BLOCK_2           ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l04465"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9dffc0dd597466cff67431ff448acbc"> 4465</a></span>&#160;<span class="preprocessor">#define  USB_COUNT2_RX_NUM_BLOCK_3           ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l04466"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2cd2741b81e7c3962b75be28af6a35f6"> 4466</a></span>&#160;<span class="preprocessor">#define  USB_COUNT2_RX_NUM_BLOCK_4           ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l04468"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8133ed1eea2001d225d3d67ae3c6d295"> 4468</a></span>&#160;<span class="preprocessor">#define  USB_COUNT2_RX_BLSIZE                ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l04470"></a><span class="lineno"> 4470</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_COUNT3_RX register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04471"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae601b49c9405e0bb464eb3e277159df7"> 4471</a></span>&#160;<span class="preprocessor">#define  USB_COUNT3_RX_COUNT3_RX             ((uint32_t)0x000003FF)        </span></div><div class="line"><a name="l04473"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga695b15f680c6f8555949762243c9b0a7"> 4473</a></span>&#160;<span class="preprocessor">#define  USB_COUNT3_RX_NUM_BLOCK             ((uint32_t)0x00007C00)        </span></div><div class="line"><a name="l04474"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6d0f75680d4cfd19385b9c6bdceaa66"> 4474</a></span>&#160;<span class="preprocessor">#define  USB_COUNT3_RX_NUM_BLOCK_0           ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l04475"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0013e71026d28f4a9b8ebb2a3e517227"> 4475</a></span>&#160;<span class="preprocessor">#define  USB_COUNT3_RX_NUM_BLOCK_1           ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l04476"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada52f2f25530d758c807ee6ba0e57231"> 4476</a></span>&#160;<span class="preprocessor">#define  USB_COUNT3_RX_NUM_BLOCK_2           ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l04477"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacdf31fea84640d7fbe1adb6e655e669d"> 4477</a></span>&#160;<span class="preprocessor">#define  USB_COUNT3_RX_NUM_BLOCK_3           ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l04478"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97e3089882278553b8f339e87bfb6241"> 4478</a></span>&#160;<span class="preprocessor">#define  USB_COUNT3_RX_NUM_BLOCK_4           ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l04480"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ea88c4bc2909e5acc57d07df0d695c2"> 4480</a></span>&#160;<span class="preprocessor">#define  USB_COUNT3_RX_BLSIZE                ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l04482"></a><span class="lineno"> 4482</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_COUNT4_RX register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04483"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga009652e83a062c259d733ae599a4eaae"> 4483</a></span>&#160;<span class="preprocessor">#define  USB_COUNT4_RX_COUNT4_RX             ((uint32_t)0x000003FF)        </span></div><div class="line"><a name="l04485"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13a044c52a7d4be49f4d2d7ae4608384"> 4485</a></span>&#160;<span class="preprocessor">#define  USB_COUNT4_RX_NUM_BLOCK             ((uint32_t)0x00007C00)        </span></div><div class="line"><a name="l04486"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7410cb901e0b33303b76443b23c5512c"> 4486</a></span>&#160;<span class="preprocessor">#define  USB_COUNT4_RX_NUM_BLOCK_0           ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l04487"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44c381cb684c140dfab2cb611eb8480d"> 4487</a></span>&#160;<span class="preprocessor">#define  USB_COUNT4_RX_NUM_BLOCK_1           ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l04488"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fd9e641148320c33274dc03a36bbbb6"> 4488</a></span>&#160;<span class="preprocessor">#define  USB_COUNT4_RX_NUM_BLOCK_2           ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l04489"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeaaf2ec212c84d7210afbbeff64e2dba"> 4489</a></span>&#160;<span class="preprocessor">#define  USB_COUNT4_RX_NUM_BLOCK_3           ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l04490"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga166cf86b8b0997653df6a3c6469dbf5d"> 4490</a></span>&#160;<span class="preprocessor">#define  USB_COUNT4_RX_NUM_BLOCK_4           ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l04492"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb387270d441cbcacf45ccbbed7d2a61"> 4492</a></span>&#160;<span class="preprocessor">#define  USB_COUNT4_RX_BLSIZE                ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l04494"></a><span class="lineno"> 4494</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_COUNT5_RX register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04495"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6d5932d0ea6fd0cd6f6a4a2f728abba"> 4495</a></span>&#160;<span class="preprocessor">#define  USB_COUNT5_RX_COUNT5_RX             ((uint32_t)0x000003FF)        </span></div><div class="line"><a name="l04497"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f344dca8655341d8926797f3537c689"> 4497</a></span>&#160;<span class="preprocessor">#define  USB_COUNT5_RX_NUM_BLOCK             ((uint32_t)0x00007C00)        </span></div><div class="line"><a name="l04498"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8dddaf43acc52251aad974a51b65fe2"> 4498</a></span>&#160;<span class="preprocessor">#define  USB_COUNT5_RX_NUM_BLOCK_0           ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l04499"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3c671b0d9ade6209c05911faf87bae8"> 4499</a></span>&#160;<span class="preprocessor">#define  USB_COUNT5_RX_NUM_BLOCK_1           ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l04500"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e799bdd938d11cab9a3e102ed78fd99"> 4500</a></span>&#160;<span class="preprocessor">#define  USB_COUNT5_RX_NUM_BLOCK_2           ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l04501"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c34e5ad0c5f961f4cec16fdf9db4340"> 4501</a></span>&#160;<span class="preprocessor">#define  USB_COUNT5_RX_NUM_BLOCK_3           ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l04502"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54cbef96667d9c2f7e82439bd07610c2"> 4502</a></span>&#160;<span class="preprocessor">#define  USB_COUNT5_RX_NUM_BLOCK_4           ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l04504"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b21a5926cbbc55f725e2716ea9b7285"> 4504</a></span>&#160;<span class="preprocessor">#define  USB_COUNT5_RX_BLSIZE                ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l04506"></a><span class="lineno"> 4506</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_COUNT6_RX register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04507"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d9459e0a3d09d92824e687b25dfb3d6"> 4507</a></span>&#160;<span class="preprocessor">#define  USB_COUNT6_RX_COUNT6_RX             ((uint32_t)0x000003FF)        </span></div><div class="line"><a name="l04509"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b10eabb1a809d4dbac50b911375f8ac"> 4509</a></span>&#160;<span class="preprocessor">#define  USB_COUNT6_RX_NUM_BLOCK             ((uint32_t)0x00007C00)        </span></div><div class="line"><a name="l04510"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bb0fc6c7402a8ad5857e7691be53cb9"> 4510</a></span>&#160;<span class="preprocessor">#define  USB_COUNT6_RX_NUM_BLOCK_0           ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l04511"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9580b86793273d583a6cd07e54ea5ccb"> 4511</a></span>&#160;<span class="preprocessor">#define  USB_COUNT6_RX_NUM_BLOCK_1           ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l04512"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91eab0bf0cdbf7223c1ebc96d5f0e79a"> 4512</a></span>&#160;<span class="preprocessor">#define  USB_COUNT6_RX_NUM_BLOCK_2           ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l04513"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7792b0da10d5e581b9e9231145bbd04f"> 4513</a></span>&#160;<span class="preprocessor">#define  USB_COUNT6_RX_NUM_BLOCK_3           ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l04514"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc3ccda8ec7f383d0c27f426c7f83ed6"> 4514</a></span>&#160;<span class="preprocessor">#define  USB_COUNT6_RX_NUM_BLOCK_4           ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l04516"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1e34be42a892ec8f0b988b44da37b94"> 4516</a></span>&#160;<span class="preprocessor">#define  USB_COUNT6_RX_BLSIZE                ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l04518"></a><span class="lineno"> 4518</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_COUNT7_RX register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04519"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga180febe3d2c719fb8ef109f9a3a8fe8d"> 4519</a></span>&#160;<span class="preprocessor">#define  USB_COUNT7_RX_COUNT7_RX             ((uint32_t)0x000003FF)        </span></div><div class="line"><a name="l04521"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd49ea7e0ca6bf9cc57ac1be7f9f7ac4"> 4521</a></span>&#160;<span class="preprocessor">#define  USB_COUNT7_RX_NUM_BLOCK             ((uint32_t)0x00007C00)        </span></div><div class="line"><a name="l04522"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc8f0fd2141ec00e10d01e04f24cee21"> 4522</a></span>&#160;<span class="preprocessor">#define  USB_COUNT7_RX_NUM_BLOCK_0           ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l04523"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga908809b30f09108564c4518a2cc25be4"> 4523</a></span>&#160;<span class="preprocessor">#define  USB_COUNT7_RX_NUM_BLOCK_1           ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l04524"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga236e1b6a97d604e4a2b2ec6f9228524e"> 4524</a></span>&#160;<span class="preprocessor">#define  USB_COUNT7_RX_NUM_BLOCK_2           ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l04525"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga140528868074ec157520690a019eea52"> 4525</a></span>&#160;<span class="preprocessor">#define  USB_COUNT7_RX_NUM_BLOCK_3           ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l04526"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga961582548acbf74eb4c2b19d8e172bdf"> 4526</a></span>&#160;<span class="preprocessor">#define  USB_COUNT7_RX_NUM_BLOCK_4           ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l04528"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf97183e1c68fbd42f79f5f85d6edb61"> 4528</a></span>&#160;<span class="preprocessor">#define  USB_COUNT7_RX_BLSIZE                ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l04530"></a><span class="lineno"> 4530</span>&#160;<span class="preprocessor"></span><span class="comment">/*----------------------------------------------------------------------------*/</span><span class="preprocessor"></span></div><div class="line"><a name="l04531"></a><span class="lineno"> 4531</span>&#160;</div><div class="line"><a name="l04532"></a><span class="lineno"> 4532</span>&#160;<span class="comment">/****************  Bit definition for USB_COUNT0_RX_0 register  ***************/</span></div><div class="line"><a name="l04533"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd0a98aea86fdfacc1cfe9cadad7ee07"> 4533</a></span>&#160;<span class="preprocessor">#define  USB_COUNT0_RX_0_COUNT0_RX_0         ((uint32_t)0x000003FF)        </span></div><div class="line"><a name="l04535"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb82ead106e311e0c84619fa34587bcd"> 4535</a></span>&#160;<span class="preprocessor">#define  USB_COUNT0_RX_0_NUM_BLOCK_0         ((uint32_t)0x00007C00)        </span></div><div class="line"><a name="l04536"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga506b3fb239fbb87afa7d2efb1f2a2ce7"> 4536</a></span>&#160;<span class="preprocessor">#define  USB_COUNT0_RX_0_NUM_BLOCK_0_0       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l04537"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29484bb25ef911e36e082cdc4f5a0fa4"> 4537</a></span>&#160;<span class="preprocessor">#define  USB_COUNT0_RX_0_NUM_BLOCK_0_1       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l04538"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadcc8d932a7d2487102ed799ac702e555"> 4538</a></span>&#160;<span class="preprocessor">#define  USB_COUNT0_RX_0_NUM_BLOCK_0_2       ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l04539"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf76b3ced5cc0ccfea96d770f0149f219"> 4539</a></span>&#160;<span class="preprocessor">#define  USB_COUNT0_RX_0_NUM_BLOCK_0_3       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l04540"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga449760d8d9d094c5c19bf18c3e46a689"> 4540</a></span>&#160;<span class="preprocessor">#define  USB_COUNT0_RX_0_NUM_BLOCK_0_4       ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l04542"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeefaa008964bdd59f0ed9ddf4cd2ed2e"> 4542</a></span>&#160;<span class="preprocessor">#define  USB_COUNT0_RX_0_BLSIZE_0            ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l04544"></a><span class="lineno"> 4544</span>&#160;<span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT0_RX_1 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04545"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8f135196c703a71f4e326d01bf1a0c7"> 4545</a></span>&#160;<span class="preprocessor">#define  USB_COUNT0_RX_1_COUNT0_RX_1         ((uint32_t)0x03FF0000)        </span></div><div class="line"><a name="l04547"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05050fce6b3909c5895758a441d280ed"> 4547</a></span>&#160;<span class="preprocessor">#define  USB_COUNT0_RX_1_NUM_BLOCK_1         ((uint32_t)0x7C000000)        </span></div><div class="line"><a name="l04548"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7daa0d84fff66a85cc3f92d77cbbc767"> 4548</a></span>&#160;<span class="preprocessor">#define  USB_COUNT0_RX_1_NUM_BLOCK_1_0       ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l04549"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77b11974ba84ca452333b84de23a683d"> 4549</a></span>&#160;<span class="preprocessor">#define  USB_COUNT0_RX_1_NUM_BLOCK_1_1       ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l04550"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga784adbc265dd5ba53a298d1cc2ee50ab"> 4550</a></span>&#160;<span class="preprocessor">#define  USB_COUNT0_RX_1_NUM_BLOCK_1_2       ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l04551"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42e21d2a0bf4043ca49f13bd502386f2"> 4551</a></span>&#160;<span class="preprocessor">#define  USB_COUNT0_RX_1_NUM_BLOCK_1_3       ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l04552"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3031e3c73a24634493bdadcb1ae024b9"> 4552</a></span>&#160;<span class="preprocessor">#define  USB_COUNT0_RX_1_NUM_BLOCK_1_4       ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l04554"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5c46a3ac9c5283e9a3ee59ba06d2e94"> 4554</a></span>&#160;<span class="preprocessor">#define  USB_COUNT0_RX_1_BLSIZE_1            ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l04556"></a><span class="lineno"> 4556</span>&#160;<span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT1_RX_0 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04557"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad806854db64e804920a3005cad144e33"> 4557</a></span>&#160;<span class="preprocessor">#define  USB_COUNT1_RX_0_COUNT1_RX_0         ((uint32_t)0x000003FF)        </span></div><div class="line"><a name="l04559"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga142a1df236a2d80950df352a5cd8ab49"> 4559</a></span>&#160;<span class="preprocessor">#define  USB_COUNT1_RX_0_NUM_BLOCK_0         ((uint32_t)0x00007C00)        </span></div><div class="line"><a name="l04560"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0518f94c4361d4124217e6a65a868b00"> 4560</a></span>&#160;<span class="preprocessor">#define  USB_COUNT1_RX_0_NUM_BLOCK_0_0       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l04561"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a2eaf3f44c1fae9411f562e5824a7b9"> 4561</a></span>&#160;<span class="preprocessor">#define  USB_COUNT1_RX_0_NUM_BLOCK_0_1       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l04562"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8496248f78af8e025722724b505c2d3"> 4562</a></span>&#160;<span class="preprocessor">#define  USB_COUNT1_RX_0_NUM_BLOCK_0_2       ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l04563"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91af9576d467858984f67791a248e6e7"> 4563</a></span>&#160;<span class="preprocessor">#define  USB_COUNT1_RX_0_NUM_BLOCK_0_3       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l04564"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf75af61fa3d097673e3962d5328759d"> 4564</a></span>&#160;<span class="preprocessor">#define  USB_COUNT1_RX_0_NUM_BLOCK_0_4       ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l04566"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadebc7a5b54043adb49da9b9e51e00d39"> 4566</a></span>&#160;<span class="preprocessor">#define  USB_COUNT1_RX_0_BLSIZE_0            ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l04568"></a><span class="lineno"> 4568</span>&#160;<span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT1_RX_1 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04569"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad02d00bc945a618aeace5e452c4ba253"> 4569</a></span>&#160;<span class="preprocessor">#define  USB_COUNT1_RX_1_COUNT1_RX_1         ((uint32_t)0x03FF0000)        </span></div><div class="line"><a name="l04571"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga548b49b414b09518b7d53aa8d909dd3e"> 4571</a></span>&#160;<span class="preprocessor">#define  USB_COUNT1_RX_1_NUM_BLOCK_1         ((uint32_t)0x7C000000)        </span></div><div class="line"><a name="l04572"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40fd3bcecfad1f9e86d62e9821f5b975"> 4572</a></span>&#160;<span class="preprocessor">#define  USB_COUNT1_RX_1_NUM_BLOCK_1_0       ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l04573"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf02e58910d5f8eb1b19747de91644f36"> 4573</a></span>&#160;<span class="preprocessor">#define  USB_COUNT1_RX_1_NUM_BLOCK_1_1       ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l04574"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd017cd17e28cfa3e91b20f1ef6fce80"> 4574</a></span>&#160;<span class="preprocessor">#define  USB_COUNT1_RX_1_NUM_BLOCK_1_2       ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l04575"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a344c7f66f4b101c7791d5fcc4b9387"> 4575</a></span>&#160;<span class="preprocessor">#define  USB_COUNT1_RX_1_NUM_BLOCK_1_3       ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l04576"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9e0aee385a54249b15731e1e2bc0ebb"> 4576</a></span>&#160;<span class="preprocessor">#define  USB_COUNT1_RX_1_NUM_BLOCK_1_4       ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l04578"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4fb7ab13751b1bb20927f93407e78d65"> 4578</a></span>&#160;<span class="preprocessor">#define  USB_COUNT1_RX_1_BLSIZE_1            ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l04580"></a><span class="lineno"> 4580</span>&#160;<span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT2_RX_0 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04581"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad29fa5a39578290c4559d812c68751a6"> 4581</a></span>&#160;<span class="preprocessor">#define  USB_COUNT2_RX_0_COUNT2_RX_0         ((uint32_t)0x000003FF)        </span></div><div class="line"><a name="l04583"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51249f809be2ee225513613e6b8189dd"> 4583</a></span>&#160;<span class="preprocessor">#define  USB_COUNT2_RX_0_NUM_BLOCK_0         ((uint32_t)0x00007C00)        </span></div><div class="line"><a name="l04584"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace1831486761d9efda4d1bb44899cb62"> 4584</a></span>&#160;<span class="preprocessor">#define  USB_COUNT2_RX_0_NUM_BLOCK_0_0       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l04585"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ae2d71c7457670bc3e73864f6652e34"> 4585</a></span>&#160;<span class="preprocessor">#define  USB_COUNT2_RX_0_NUM_BLOCK_0_1       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l04586"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9510ae0cc724af72c3b6abe96438613c"> 4586</a></span>&#160;<span class="preprocessor">#define  USB_COUNT2_RX_0_NUM_BLOCK_0_2       ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l04587"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab703e72c99a86356fc94975661ee3dfa"> 4587</a></span>&#160;<span class="preprocessor">#define  USB_COUNT2_RX_0_NUM_BLOCK_0_3       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l04588"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0348126db3c9e40f3ed4eb77d256fd4f"> 4588</a></span>&#160;<span class="preprocessor">#define  USB_COUNT2_RX_0_NUM_BLOCK_0_4       ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l04590"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89ed7be1ce46ae7952d51d38618d7a82"> 4590</a></span>&#160;<span class="preprocessor">#define  USB_COUNT2_RX_0_BLSIZE_0            ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l04592"></a><span class="lineno"> 4592</span>&#160;<span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT2_RX_1 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04593"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa3a9d85f8530c4249512470bf14a09a"> 4593</a></span>&#160;<span class="preprocessor">#define  USB_COUNT2_RX_1_COUNT2_RX_1         ((uint32_t)0x03FF0000)        </span></div><div class="line"><a name="l04595"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f6d2a2f6909cbf3543629548ba51fc2"> 4595</a></span>&#160;<span class="preprocessor">#define  USB_COUNT2_RX_1_NUM_BLOCK_1         ((uint32_t)0x7C000000)        </span></div><div class="line"><a name="l04596"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b0998980832f7ef957bec3547d041d8"> 4596</a></span>&#160;<span class="preprocessor">#define  USB_COUNT2_RX_1_NUM_BLOCK_1_0       ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l04597"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga224166bbab0f16a95962d3c1e704e14e"> 4597</a></span>&#160;<span class="preprocessor">#define  USB_COUNT2_RX_1_NUM_BLOCK_1_1       ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l04598"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b53c6be129906d7d63d9b88384e7ed2"> 4598</a></span>&#160;<span class="preprocessor">#define  USB_COUNT2_RX_1_NUM_BLOCK_1_2       ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l04599"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50c773e3a2503f6c5e3e88b2d56f1d1d"> 4599</a></span>&#160;<span class="preprocessor">#define  USB_COUNT2_RX_1_NUM_BLOCK_1_3       ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l04600"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb0cf76c39101eab6b9bd733c1f33716"> 4600</a></span>&#160;<span class="preprocessor">#define  USB_COUNT2_RX_1_NUM_BLOCK_1_4       ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l04602"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8e9c03223bb6f8e2977672a33e67510"> 4602</a></span>&#160;<span class="preprocessor">#define  USB_COUNT2_RX_1_BLSIZE_1            ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l04604"></a><span class="lineno"> 4604</span>&#160;<span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT3_RX_0 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04605"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35f86e7dd0bdaa14454613ce773b36be"> 4605</a></span>&#160;<span class="preprocessor">#define  USB_COUNT3_RX_0_COUNT3_RX_0         ((uint32_t)0x000003FF)        </span></div><div class="line"><a name="l04607"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf80e5e92027d75c9c2e7bae05304759a"> 4607</a></span>&#160;<span class="preprocessor">#define  USB_COUNT3_RX_0_NUM_BLOCK_0         ((uint32_t)0x00007C00)        </span></div><div class="line"><a name="l04608"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7a399d2c4a6677ccf3f7388f0ec1af5"> 4608</a></span>&#160;<span class="preprocessor">#define  USB_COUNT3_RX_0_NUM_BLOCK_0_0       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l04609"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga364d64e94330be32c1d29f7b4da2d84f"> 4609</a></span>&#160;<span class="preprocessor">#define  USB_COUNT3_RX_0_NUM_BLOCK_0_1       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l04610"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88c90043536e912ad1d906b736b12eb2"> 4610</a></span>&#160;<span class="preprocessor">#define  USB_COUNT3_RX_0_NUM_BLOCK_0_2       ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l04611"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02813cf6149e593a06e76366a574f5bb"> 4611</a></span>&#160;<span class="preprocessor">#define  USB_COUNT3_RX_0_NUM_BLOCK_0_3       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l04612"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8636cbba20c6dd1d0d47dab9ae9bad04"> 4612</a></span>&#160;<span class="preprocessor">#define  USB_COUNT3_RX_0_NUM_BLOCK_0_4       ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l04614"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95ab0273f7e420e1c718fb591d44142f"> 4614</a></span>&#160;<span class="preprocessor">#define  USB_COUNT3_RX_0_BLSIZE_0            ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l04616"></a><span class="lineno"> 4616</span>&#160;<span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT3_RX_1 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04617"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac983eb2e53866d74ea8c7423294e27f0"> 4617</a></span>&#160;<span class="preprocessor">#define  USB_COUNT3_RX_1_COUNT3_RX_1         ((uint32_t)0x03FF0000)        </span></div><div class="line"><a name="l04619"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3dc8cad5df5e048f6ce420926dfa3a7"> 4619</a></span>&#160;<span class="preprocessor">#define  USB_COUNT3_RX_1_NUM_BLOCK_1         ((uint32_t)0x7C000000)        </span></div><div class="line"><a name="l04620"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58b72ae69111227f1cae04168c721aaa"> 4620</a></span>&#160;<span class="preprocessor">#define  USB_COUNT3_RX_1_NUM_BLOCK_1_0       ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l04621"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2712471ea0c1eac0fa900568205daa9"> 4621</a></span>&#160;<span class="preprocessor">#define  USB_COUNT3_RX_1_NUM_BLOCK_1_1       ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l04622"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b56366bb66ae13c62492efa9cd087a0"> 4622</a></span>&#160;<span class="preprocessor">#define  USB_COUNT3_RX_1_NUM_BLOCK_1_2       ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l04623"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga921481514c0bda9e887de808998ed359"> 4623</a></span>&#160;<span class="preprocessor">#define  USB_COUNT3_RX_1_NUM_BLOCK_1_3       ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l04624"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadfc2bc433f3b457cac18bb781ab3c254"> 4624</a></span>&#160;<span class="preprocessor">#define  USB_COUNT3_RX_1_NUM_BLOCK_1_4       ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l04626"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga292e02c41e73a31a9670c91271700031"> 4626</a></span>&#160;<span class="preprocessor">#define  USB_COUNT3_RX_1_BLSIZE_1            ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l04628"></a><span class="lineno"> 4628</span>&#160;<span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT4_RX_0 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04629"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3e118f03aff3fef293d7a1a29a77952"> 4629</a></span>&#160;<span class="preprocessor">#define  USB_COUNT4_RX_0_COUNT4_RX_0         ((uint32_t)0x000003FF)        </span></div><div class="line"><a name="l04631"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66145d20783f563b08b083b220863ff7"> 4631</a></span>&#160;<span class="preprocessor">#define  USB_COUNT4_RX_0_NUM_BLOCK_0         ((uint32_t)0x00007C00)        </span></div><div class="line"><a name="l04632"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4c31be1adf15d7d9cc85befdaf68b89"> 4632</a></span>&#160;<span class="preprocessor">#define  USB_COUNT4_RX_0_NUM_BLOCK_0_0       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l04633"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb598992bac6e703dd91fde8e618771b"> 4633</a></span>&#160;<span class="preprocessor">#define  USB_COUNT4_RX_0_NUM_BLOCK_0_1       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l04634"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacda75878ba97e8cb6f55f9eec73c16d1"> 4634</a></span>&#160;<span class="preprocessor">#define  USB_COUNT4_RX_0_NUM_BLOCK_0_2       ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l04635"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa3ba819eb08c96e36961cf27dd5047b"> 4635</a></span>&#160;<span class="preprocessor">#define  USB_COUNT4_RX_0_NUM_BLOCK_0_3       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l04636"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33f27fc34dcbb6bcfbcdc57cc1145ee9"> 4636</a></span>&#160;<span class="preprocessor">#define  USB_COUNT4_RX_0_NUM_BLOCK_0_4       ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l04638"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab637abe54b3de44707513cde5bcb8424"> 4638</a></span>&#160;<span class="preprocessor">#define  USB_COUNT4_RX_0_BLSIZE_0            ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l04640"></a><span class="lineno"> 4640</span>&#160;<span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT4_RX_1 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04641"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga341680c85474ae283122dbfda527f7eb"> 4641</a></span>&#160;<span class="preprocessor">#define  USB_COUNT4_RX_1_COUNT4_RX_1         ((uint32_t)0x03FF0000)        </span></div><div class="line"><a name="l04643"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga311a144c7f2f97a7a8a07e60fddc539e"> 4643</a></span>&#160;<span class="preprocessor">#define  USB_COUNT4_RX_1_NUM_BLOCK_1         ((uint32_t)0x7C000000)        </span></div><div class="line"><a name="l04644"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab75df097c1a96dec6eda7aaee267d007"> 4644</a></span>&#160;<span class="preprocessor">#define  USB_COUNT4_RX_1_NUM_BLOCK_1_0       ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l04645"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf386033654fc3d717fee3125998874f"> 4645</a></span>&#160;<span class="preprocessor">#define  USB_COUNT4_RX_1_NUM_BLOCK_1_1       ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l04646"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa192016d2af94ffbc4e2527911782e64"> 4646</a></span>&#160;<span class="preprocessor">#define  USB_COUNT4_RX_1_NUM_BLOCK_1_2       ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l04647"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fdfeb4ecc9bc9209d52050799053a4e"> 4647</a></span>&#160;<span class="preprocessor">#define  USB_COUNT4_RX_1_NUM_BLOCK_1_3       ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l04648"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fa689a90257ee009b2fcf8fdd892853"> 4648</a></span>&#160;<span class="preprocessor">#define  USB_COUNT4_RX_1_NUM_BLOCK_1_4       ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l04650"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga552fd27d3768fe7bfa860b97e9d1321d"> 4650</a></span>&#160;<span class="preprocessor">#define  USB_COUNT4_RX_1_BLSIZE_1            ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l04652"></a><span class="lineno"> 4652</span>&#160;<span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT5_RX_0 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04653"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d891204b7a783b7a0f48758e9bc3801"> 4653</a></span>&#160;<span class="preprocessor">#define  USB_COUNT5_RX_0_COUNT5_RX_0         ((uint32_t)0x000003FF)        </span></div><div class="line"><a name="l04655"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e3189bb99916c8f1de960f195c64204"> 4655</a></span>&#160;<span class="preprocessor">#define  USB_COUNT5_RX_0_NUM_BLOCK_0         ((uint32_t)0x00007C00)        </span></div><div class="line"><a name="l04656"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f8960839d232792e5f03018573ac166"> 4656</a></span>&#160;<span class="preprocessor">#define  USB_COUNT5_RX_0_NUM_BLOCK_0_0       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l04657"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f4045ebc4e99ca0a87904934c609f94"> 4657</a></span>&#160;<span class="preprocessor">#define  USB_COUNT5_RX_0_NUM_BLOCK_0_1       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l04658"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6b0476f026153dd0ce4b1b3958ec68f"> 4658</a></span>&#160;<span class="preprocessor">#define  USB_COUNT5_RX_0_NUM_BLOCK_0_2       ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l04659"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf685080c4ad7960cdc491bab14646219"> 4659</a></span>&#160;<span class="preprocessor">#define  USB_COUNT5_RX_0_NUM_BLOCK_0_3       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l04660"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9074f5cc42e2ff6281f4122815edccd5"> 4660</a></span>&#160;<span class="preprocessor">#define  USB_COUNT5_RX_0_NUM_BLOCK_0_4       ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l04662"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafedf3bc905d24c1a183464de1eb37d0e"> 4662</a></span>&#160;<span class="preprocessor">#define  USB_COUNT5_RX_0_BLSIZE_0            ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l04664"></a><span class="lineno"> 4664</span>&#160;<span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT5_RX_1 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04665"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c36cc476f3adadd448e0513b6bf39c6"> 4665</a></span>&#160;<span class="preprocessor">#define  USB_COUNT5_RX_1_COUNT5_RX_1         ((uint32_t)0x03FF0000)        </span></div><div class="line"><a name="l04667"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55c2f8f6a6433e61264d950139824c03"> 4667</a></span>&#160;<span class="preprocessor">#define  USB_COUNT5_RX_1_NUM_BLOCK_1         ((uint32_t)0x7C000000)        </span></div><div class="line"><a name="l04668"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac154eb9b4430398a9f6cec73735cf696"> 4668</a></span>&#160;<span class="preprocessor">#define  USB_COUNT5_RX_1_NUM_BLOCK_1_0       ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l04669"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c0407a2d6f64e51a9bf29a1f73eee55"> 4669</a></span>&#160;<span class="preprocessor">#define  USB_COUNT5_RX_1_NUM_BLOCK_1_1       ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l04670"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64f0457e141894a4285f2aff5e523861"> 4670</a></span>&#160;<span class="preprocessor">#define  USB_COUNT5_RX_1_NUM_BLOCK_1_2       ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l04671"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ce90baf290473b81235f97c4a418ab2"> 4671</a></span>&#160;<span class="preprocessor">#define  USB_COUNT5_RX_1_NUM_BLOCK_1_3       ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l04672"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0af1794e0b7503d7f0122d9f5d11b1d7"> 4672</a></span>&#160;<span class="preprocessor">#define  USB_COUNT5_RX_1_NUM_BLOCK_1_4       ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l04674"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1bc337769fdfdae8dbca3859e6c73dce"> 4674</a></span>&#160;<span class="preprocessor">#define  USB_COUNT5_RX_1_BLSIZE_1            ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l04676"></a><span class="lineno"> 4676</span>&#160;<span class="preprocessor"></span><span class="comment">/***************  Bit definition for USB_COUNT6_RX_0  register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04677"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1314f10984417f05b9e25252a21a9bd9"> 4677</a></span>&#160;<span class="preprocessor">#define  USB_COUNT6_RX_0_COUNT6_RX_0         ((uint32_t)0x000003FF)        </span></div><div class="line"><a name="l04679"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa72c65778170a0351203fedff5fbb6d4"> 4679</a></span>&#160;<span class="preprocessor">#define  USB_COUNT6_RX_0_NUM_BLOCK_0         ((uint32_t)0x00007C00)        </span></div><div class="line"><a name="l04680"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae3c43ca573b0f3075486a96d3f83bff"> 4680</a></span>&#160;<span class="preprocessor">#define  USB_COUNT6_RX_0_NUM_BLOCK_0_0       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l04681"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9955b4c33f02416fed3ed6162311e5ad"> 4681</a></span>&#160;<span class="preprocessor">#define  USB_COUNT6_RX_0_NUM_BLOCK_0_1       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l04682"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42a43edac299903129ec17cfe823f7a1"> 4682</a></span>&#160;<span class="preprocessor">#define  USB_COUNT6_RX_0_NUM_BLOCK_0_2       ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l04683"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d368e0d6c069f261402e886162da67e"> 4683</a></span>&#160;<span class="preprocessor">#define  USB_COUNT6_RX_0_NUM_BLOCK_0_3       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l04684"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb5277d3cc2e53537cf7fb6c53c8fafa"> 4684</a></span>&#160;<span class="preprocessor">#define  USB_COUNT6_RX_0_NUM_BLOCK_0_4       ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l04686"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb1bd8accdbf73d1461531d23ca1bc5c"> 4686</a></span>&#160;<span class="preprocessor">#define  USB_COUNT6_RX_0_BLSIZE_0            ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l04688"></a><span class="lineno"> 4688</span>&#160;<span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT6_RX_1 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04689"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac865707698b11877beb6186db91e45d6"> 4689</a></span>&#160;<span class="preprocessor">#define  USB_COUNT6_RX_1_COUNT6_RX_1         ((uint32_t)0x03FF0000)        </span></div><div class="line"><a name="l04691"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45ce1f6227038549f4a52f979f82ee81"> 4691</a></span>&#160;<span class="preprocessor">#define  USB_COUNT6_RX_1_NUM_BLOCK_1         ((uint32_t)0x7C000000)        </span></div><div class="line"><a name="l04692"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0554791da2f68333d97599361c7b5992"> 4692</a></span>&#160;<span class="preprocessor">#define  USB_COUNT6_RX_1_NUM_BLOCK_1_0       ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l04693"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac946eecdd872c11b3ac1ef0f7ebaa225"> 4693</a></span>&#160;<span class="preprocessor">#define  USB_COUNT6_RX_1_NUM_BLOCK_1_1       ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l04694"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf58afc8b1560c1ffae4e98f43eea1b14"> 4694</a></span>&#160;<span class="preprocessor">#define  USB_COUNT6_RX_1_NUM_BLOCK_1_2       ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l04695"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7076eee4a7fb33d3bdbb328c8f19ecbc"> 4695</a></span>&#160;<span class="preprocessor">#define  USB_COUNT6_RX_1_NUM_BLOCK_1_3       ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l04696"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga051bf5ecf7ebf29cebcda705be29aab6"> 4696</a></span>&#160;<span class="preprocessor">#define  USB_COUNT6_RX_1_NUM_BLOCK_1_4       ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l04698"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95e60cccbd4eb561d4b3415f483f9d82"> 4698</a></span>&#160;<span class="preprocessor">#define  USB_COUNT6_RX_1_BLSIZE_1            ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l04700"></a><span class="lineno"> 4700</span>&#160;<span class="preprocessor"></span><span class="comment">/***************  Bit definition for USB_COUNT7_RX_0 register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04701"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1ea08477bbfbdebb3e018687800cbd9"> 4701</a></span>&#160;<span class="preprocessor">#define  USB_COUNT7_RX_0_COUNT7_RX_0         ((uint32_t)0x000003FF)        </span></div><div class="line"><a name="l04703"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41fa51030416044612addae0b6553f99"> 4703</a></span>&#160;<span class="preprocessor">#define  USB_COUNT7_RX_0_NUM_BLOCK_0         ((uint32_t)0x00007C00)        </span></div><div class="line"><a name="l04704"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5a8f7f4b9208d685a5298d03fee6fa0"> 4704</a></span>&#160;<span class="preprocessor">#define  USB_COUNT7_RX_0_NUM_BLOCK_0_0       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l04705"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3aab70fc0d9fd8bd091e6757f672251f"> 4705</a></span>&#160;<span class="preprocessor">#define  USB_COUNT7_RX_0_NUM_BLOCK_0_1       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l04706"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f5f362f5ee77b5ec03a025aeaba0e79"> 4706</a></span>&#160;<span class="preprocessor">#define  USB_COUNT7_RX_0_NUM_BLOCK_0_2       ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l04707"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga256fb30d499aec4ac5b3466dda535dbd"> 4707</a></span>&#160;<span class="preprocessor">#define  USB_COUNT7_RX_0_NUM_BLOCK_0_3       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l04708"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8855ec0bd405f30270cecf5f8368cf3b"> 4708</a></span>&#160;<span class="preprocessor">#define  USB_COUNT7_RX_0_NUM_BLOCK_0_4       ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l04710"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0931f0ac0d4e96fdfb5b49ecd7f513be"> 4710</a></span>&#160;<span class="preprocessor">#define  USB_COUNT7_RX_0_BLSIZE_0            ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l04712"></a><span class="lineno"> 4712</span>&#160;<span class="preprocessor"></span><span class="comment">/***************  Bit definition for USB_COUNT7_RX_1 register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04713"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5cc32a38662dbefcd8d1ddd5e7c9f8d"> 4713</a></span>&#160;<span class="preprocessor">#define  USB_COUNT7_RX_1_COUNT7_RX_1         ((uint32_t)0x03FF0000)        </span></div><div class="line"><a name="l04715"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga987278b8b59704e6ff1458d6448b0ab9"> 4715</a></span>&#160;<span class="preprocessor">#define  USB_COUNT7_RX_1_NUM_BLOCK_1         ((uint32_t)0x7C000000)        </span></div><div class="line"><a name="l04716"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad559fd55f00344b85c0adcf4457b0b07"> 4716</a></span>&#160;<span class="preprocessor">#define  USB_COUNT7_RX_1_NUM_BLOCK_1_0       ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l04717"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf85d83040fdce1d47c2bb4bd1a1af97"> 4717</a></span>&#160;<span class="preprocessor">#define  USB_COUNT7_RX_1_NUM_BLOCK_1_1       ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l04718"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b2119f2d24e00121f40a20de6114094"> 4718</a></span>&#160;<span class="preprocessor">#define  USB_COUNT7_RX_1_NUM_BLOCK_1_2       ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l04719"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c340bb4814868819551a054e43636a3"> 4719</a></span>&#160;<span class="preprocessor">#define  USB_COUNT7_RX_1_NUM_BLOCK_1_3       ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l04720"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4424fb27d6dd5fc0af3e9e45893cbb4a"> 4720</a></span>&#160;<span class="preprocessor">#define  USB_COUNT7_RX_1_NUM_BLOCK_1_4       ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l04722"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c83c047d53c5609b057b673205b84ff"> 4722</a></span>&#160;<span class="preprocessor">#define  USB_COUNT7_RX_1_BLSIZE_1            ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l04724"></a><span class="lineno"> 4724</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04725"></a><span class="lineno"> 4725</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l04726"></a><span class="lineno"> 4726</span>&#160;<span class="comment">/*                         Controller Area Network                            */</span></div><div class="line"><a name="l04727"></a><span class="lineno"> 4727</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l04728"></a><span class="lineno"> 4728</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l04729"></a><span class="lineno"> 4729</span>&#160;</div><div class="line"><a name="l04731"></a><span class="lineno"> 4731</span>&#160;<span class="comment">/*******************  Bit definition for CAN_MCR register  ********************/</span></div><div class="line"><a name="l04732"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0cf12be5661908dbe38aa14cd4c3a356"> 4732</a></span>&#160;<span class="preprocessor">#define  CAN_MCR_INRQ                        ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l04733"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf9602dfb2f95b481b6e642b95991176"> 4733</a></span>&#160;<span class="preprocessor">#define  CAN_MCR_SLEEP                       ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l04734"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35e7e66f9cd8cb6efa6a80367d2294a9"> 4734</a></span>&#160;<span class="preprocessor">#define  CAN_MCR_TXFP                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l04735"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga501125ff257a7d02c35a0d6dcbaa2ba8"> 4735</a></span>&#160;<span class="preprocessor">#define  CAN_MCR_RFLM                        ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l04736"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2774f04e286942d36a5b6135c8028049"> 4736</a></span>&#160;<span class="preprocessor">#define  CAN_MCR_NART                        ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l04737"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2745f1a565c3f2ec5b16612d1fd66e0"> 4737</a></span>&#160;<span class="preprocessor">#define  CAN_MCR_AWUM                        ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l04738"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7aff5c0a3ead7f937849ab66eba7490"> 4738</a></span>&#160;<span class="preprocessor">#define  CAN_MCR_ABOM                        ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l04739"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32b2eda9cad8a969c5d2349bd1d853bb"> 4739</a></span>&#160;<span class="preprocessor">#define  CAN_MCR_TTCM                        ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l04740"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga410fdbad37a9dbda508b8c437277e79f"> 4740</a></span>&#160;<span class="preprocessor">#define  CAN_MCR_RESET                       ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l04741"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf74445921cdd9df3e44b6b9ba8f67491"> 4741</a></span>&#160;<span class="preprocessor">#define  CAN_MCR_DBF                         ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l04743"></a><span class="lineno"> 4743</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_MSR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04744"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2871cee90ebecb760bab16e9c039b682"> 4744</a></span>&#160;<span class="preprocessor">#define  CAN_MSR_INAK                        ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l04745"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1611badb362f0fd9047af965509f074"> 4745</a></span>&#160;<span class="preprocessor">#define  CAN_MSR_SLAK                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l04746"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c424768e9e963402f37cb95ae87a1ae"> 4746</a></span>&#160;<span class="preprocessor">#define  CAN_MSR_ERRI                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l04747"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f4c753b96d21c5001b39ad5b08519fc"> 4747</a></span>&#160;<span class="preprocessor">#define  CAN_MSR_WKUI                        ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l04748"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47ab62ae123c791de27ad05dde5bee91"> 4748</a></span>&#160;<span class="preprocessor">#define  CAN_MSR_SLAKI                       ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l04749"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga651580d35b658e90ea831cb13b8a8988"> 4749</a></span>&#160;<span class="preprocessor">#define  CAN_MSR_TXM                         ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l04750"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67f8e1140b0304930d5b4f2a041a7884"> 4750</a></span>&#160;<span class="preprocessor">#define  CAN_MSR_RXM                         ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l04751"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf68038824bb78c4a5c4dee1730848f69"> 4751</a></span>&#160;<span class="preprocessor">#define  CAN_MSR_SAMP                        ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l04752"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6564a1d2f23f246053188a454264eb4b"> 4752</a></span>&#160;<span class="preprocessor">#define  CAN_MSR_RX                          ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l04754"></a><span class="lineno"> 4754</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_TSR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04755"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a4809b8908618df57e6393cc7fe0f52"> 4755</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_RQCP0                       ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l04756"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaacedb237b31d29aef7f38475e9a6b297"> 4756</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_TXOK0                       ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l04757"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b94ea5001d70a26ec32d9dc6ff76e47"> 4757</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_ALST0                       ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l04758"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga805d2dab5b1d4618492b1cf2a3f5e1e0"> 4758</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_TERR0                       ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l04759"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdac6b87a303b0d0ec9b0d94a54ae31f"> 4759</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_ABRQ0                       ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l04760"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd3118dec59c3a45d2f262b090699538"> 4760</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_RQCP1                       ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l04761"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea918e510c5471b1ac797350b7950151"> 4761</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_TXOK1                       ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l04762"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a34d996177f23148c9b4cd6b0a80529"> 4762</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_ALST1                       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l04763"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b01eca562bdb60e5416840fca47fff6"> 4763</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_TERR1                       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l04764"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c44a4e585b3ab1c37a6c2c28c90d6cd"> 4764</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_ABRQ1                       ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l04765"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cf9e83cec96164f1dadf4e43411ebf0"> 4765</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_RQCP2                       ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l04766"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga782c591bb204d751b470dd53a37d240e"> 4766</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_TXOK2                       ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l04767"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75db1172038ebd72db1ed2fedc6108ff"> 4767</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_ALST2                       ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l04768"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26a85626eb26bf99413ba80c676d0af8"> 4768</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_TERR2                       ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l04769"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a3b7e4be7cebb35ad66cb85b82901bb"> 4769</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_ABRQ2                       ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l04770"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac00145ea43822f362f3d473bba62fa13"> 4770</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_CODE                        ((uint32_t)0x03000000)        </span></div><div class="line"><a name="l04772"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61ab11e97b42c5210109516e30af9b05"> 4772</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_TME                         ((uint32_t)0x1C000000)        </span></div><div class="line"><a name="l04773"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7500e491fe82e67ed5d40759e8a50f0"> 4773</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_TME0                        ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l04774"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ba2b51def4b1683fd050e43045306ea"> 4774</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_TME1                        ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l04775"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6523fac51d3aed2e36de4c2f07c2a21"> 4775</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_TME2                        ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l04777"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96c6453caa447cc4a9961d6ee5dea74e"> 4777</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_LOW                         ((uint32_t)0xE0000000)        </span></div><div class="line"><a name="l04778"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79ff582efea1d7be2d1de7a1fd1a2b65"> 4778</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_LOW0                        ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l04779"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1e550c2e6a5f8425322f9943fd7c7ed"> 4779</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_LOW1                        ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l04780"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd1db2c2ce76b732fdb71df65fb8124f"> 4780</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_LOW2                        ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l04782"></a><span class="lineno"> 4782</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_RF0R register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04783"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e23f3d7947e58531524d77b5c4741cc"> 4783</a></span>&#160;<span class="preprocessor">#define  CAN_RF0R_FMP0                       ((uint32_t)0x00000003)        </span></div><div class="line"><a name="l04784"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae934674f6e22a758e430f32cfc386d70"> 4784</a></span>&#160;<span class="preprocessor">#define  CAN_RF0R_FULL0                      ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l04785"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a3d15b3abab8199c16e26a3dffdc8b8"> 4785</a></span>&#160;<span class="preprocessor">#define  CAN_RF0R_FOVR0                      ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l04786"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74d2db4b9b7d52712e47557dcc61964d"> 4786</a></span>&#160;<span class="preprocessor">#define  CAN_RF0R_RFOM0                      ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l04788"></a><span class="lineno"> 4788</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_RF1R register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04789"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f9254d05043df6f21bf96234a03f72f"> 4789</a></span>&#160;<span class="preprocessor">#define  CAN_RF1R_FMP1                       ((uint32_t)0x00000003)        </span></div><div class="line"><a name="l04790"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabdaa12fe4d14254cc4a6a4de749a7d0a"> 4790</a></span>&#160;<span class="preprocessor">#define  CAN_RF1R_FULL1                      ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l04791"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5eeaabd4db3825bc53d860aca8d7590"> 4791</a></span>&#160;<span class="preprocessor">#define  CAN_RF1R_FOVR1                      ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l04792"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6930f860de4a90e3344e63fbc209b9ab"> 4792</a></span>&#160;<span class="preprocessor">#define  CAN_RF1R_RFOM1                      ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l04794"></a><span class="lineno"> 4794</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for CAN_IER register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04795"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe027af7acd051f5a52db78608a36e26"> 4795</a></span>&#160;<span class="preprocessor">#define  CAN_IER_TMEIE                       ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l04796"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59eecd1bb7d1d0e17422a26ae89cf39d"> 4796</a></span>&#160;<span class="preprocessor">#define  CAN_IER_FMPIE0                      ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l04797"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf926ae29d98a8b72ef48f001fda07fc3"> 4797</a></span>&#160;<span class="preprocessor">#define  CAN_IER_FFIE0                       ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l04798"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c423699fdcd2ddddb3046a368505679"> 4798</a></span>&#160;<span class="preprocessor">#define  CAN_IER_FOVIE0                      ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l04799"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b8492d1b8ce13fead7869a0e4ef39ed"> 4799</a></span>&#160;<span class="preprocessor">#define  CAN_IER_FMPIE1                      ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l04800"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5a7e9d13e8d96bef2ac1972520b1c4f"> 4800</a></span>&#160;<span class="preprocessor">#define  CAN_IER_FFIE1                       ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l04801"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3734d9bf5cd08ff219b2d8c2f8300dbf"> 4801</a></span>&#160;<span class="preprocessor">#define  CAN_IER_FOVIE1                      ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l04802"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa80103eca53d74a2b047f761336918e3"> 4802</a></span>&#160;<span class="preprocessor">#define  CAN_IER_EWGIE                       ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l04803"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e3307992cabee858287305a64e5031b"> 4803</a></span>&#160;<span class="preprocessor">#define  CAN_IER_EPVIE                       ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l04804"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d953fd5b625af04f95f5414259769ef"> 4804</a></span>&#160;<span class="preprocessor">#define  CAN_IER_BOFIE                       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l04805"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81514ecf1b6596e9930906779c4bdf39"> 4805</a></span>&#160;<span class="preprocessor">#define  CAN_IER_LECIE                       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l04806"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga962968c3ee1f70c714a5b12442369d9a"> 4806</a></span>&#160;<span class="preprocessor">#define  CAN_IER_ERRIE                       ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l04807"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37f3438e80288c1791de27042df9838e"> 4807</a></span>&#160;<span class="preprocessor">#define  CAN_IER_WKUIE                       ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l04808"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82389b79f21410f5d5f6bef38d192812"> 4808</a></span>&#160;<span class="preprocessor">#define  CAN_IER_SLKIE                       ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l04810"></a><span class="lineno"> 4810</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for CAN_ESR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04811"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c0c02829fb41ac2a1b1852c19931de8"> 4811</a></span>&#160;<span class="preprocessor">#define  CAN_ESR_EWGF                        ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l04812"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga633c961d528cbf8093b0e05e92225ff0"> 4812</a></span>&#160;<span class="preprocessor">#define  CAN_ESR_EPVF                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l04813"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga619d49f67f1835a7efc457205fea1225"> 4813</a></span>&#160;<span class="preprocessor">#define  CAN_ESR_BOFF                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l04815"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9f86741dd89034900e300499ae2272e"> 4815</a></span>&#160;<span class="preprocessor">#define  CAN_ESR_LEC                         ((uint32_t)0x00000070)        </span></div><div class="line"><a name="l04816"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga054ebb41578d890d4d9dffb4828f02e7"> 4816</a></span>&#160;<span class="preprocessor">#define  CAN_ESR_LEC_0                       ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l04817"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae570e9ba39dbe11808db929392250cf4"> 4817</a></span>&#160;<span class="preprocessor">#define  CAN_ESR_LEC_1                       ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l04818"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4998e7bfd002999413c68107911c6e8c"> 4818</a></span>&#160;<span class="preprocessor">#define  CAN_ESR_LEC_2                       ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l04820"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3de2080f48cc851c20d920acfd1737d"> 4820</a></span>&#160;<span class="preprocessor">#define  CAN_ESR_TEC                         ((uint32_t)0x00FF0000)        </span></div><div class="line"><a name="l04821"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0df5b2ea3f419182e9bd885f55ee5dc9"> 4821</a></span>&#160;<span class="preprocessor">#define  CAN_ESR_REC                         ((uint32_t)0xFF000000)        </span></div><div class="line"><a name="l04823"></a><span class="lineno"> 4823</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_BTR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04824"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96a5522b4c06551856f7185bdd448b02"> 4824</a></span>&#160;<span class="preprocessor">#define  CAN_BTR_BRP                         ((uint32_t)0x000003FF)        </span></div><div class="line"><a name="l04825"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d7ae8f06f8fbbf5dcfbbbb887057be9"> 4825</a></span>&#160;<span class="preprocessor">#define  CAN_BTR_TS1                         ((uint32_t)0x000F0000)        </span></div><div class="line"><a name="l04826"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga164ffd2240a76982894ce41143a12d82"> 4826</a></span>&#160;<span class="preprocessor">#define  CAN_BTR_TS1_0                       ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l04827"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4365204ebb29eb5595027a4ee9c5f0d"> 4827</a></span>&#160;<span class="preprocessor">#define  CAN_BTR_TS1_1                       ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l04828"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43dc43f11ee173cf07f77aa6e41f1275"> 4828</a></span>&#160;<span class="preprocessor">#define  CAN_BTR_TS1_2                       ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l04829"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a5cd639329fe3eef8cde846247a4be9"> 4829</a></span>&#160;<span class="preprocessor">#define  CAN_BTR_TS1_3                       ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l04830"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac006aa2ab26c50227ccaa18e0a79bff3"> 4830</a></span>&#160;<span class="preprocessor">#define  CAN_BTR_TS2                         ((uint32_t)0x00700000)        </span></div><div class="line"><a name="l04831"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee307fe50e8d3cfdc9513da803808880"> 4831</a></span>&#160;<span class="preprocessor">#define  CAN_BTR_TS2_0                       ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l04832"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33265730e1d25198d9fb4347bdce8019"> 4832</a></span>&#160;<span class="preprocessor">#define  CAN_BTR_TS2_1                       ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l04833"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac4720d91283fc1fc74c1f0baaa8a3da"> 4833</a></span>&#160;<span class="preprocessor">#define  CAN_BTR_TS2_2                       ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l04834"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04c8b91ddacdcbb779bae42398c94cf2"> 4834</a></span>&#160;<span class="preprocessor">#define  CAN_BTR_SJW                         ((uint32_t)0x03000000)        </span></div><div class="line"><a name="l04835"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08ae9e8258ef5c241733f6d58eb2a4e4"> 4835</a></span>&#160;<span class="preprocessor">#define  CAN_BTR_SJW_0                       ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l04836"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8178f0abe0f854f4503ded1ad1adb531"> 4836</a></span>&#160;<span class="preprocessor">#define  CAN_BTR_SJW_1                       ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l04837"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6c0a81d8dcde61a1f2772232f5343b8"> 4837</a></span>&#160;<span class="preprocessor">#define  CAN_BTR_LBKM                        ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l04838"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa36bc23e833190cbee9b8cf5cf49159d"> 4838</a></span>&#160;<span class="preprocessor">#define  CAN_BTR_SILM                        ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l04841"></a><span class="lineno"> 4841</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for CAN_TI0R register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04842"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b79cbb7ebb7f3419aa6ac04bd76899a"> 4842</a></span>&#160;<span class="preprocessor">#define  CAN_TI0R_TXRQ                       ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l04843"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5556f2ceb5b71b8afa76a18a31cbb6a"> 4843</a></span>&#160;<span class="preprocessor">#define  CAN_TI0R_RTR                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l04844"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06f761a877f8ad39f878284f69119c0b"> 4844</a></span>&#160;<span class="preprocessor">#define  CAN_TI0R_IDE                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l04845"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga894df6ad0d2976fe643dcb77052672f5"> 4845</a></span>&#160;<span class="preprocessor">#define  CAN_TI0R_EXID                       ((uint32_t)0x001FFFF8)        </span></div><div class="line"><a name="l04846"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d3b5882e1f9f76f5cfebffb5bc2f717"> 4846</a></span>&#160;<span class="preprocessor">#define  CAN_TI0R_STID                       ((uint32_t)0xFFE00000)        </span></div><div class="line"><a name="l04848"></a><span class="lineno"> 4848</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for CAN_TDT0R register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04849"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf812eaee11f12863773b3f8e95ae6e2"> 4849</a></span>&#160;<span class="preprocessor">#define  CAN_TDT0R_DLC                       ((uint32_t)0x0000000F)        </span></div><div class="line"><a name="l04850"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2d329960b527a62fab099a084bfa906"> 4850</a></span>&#160;<span class="preprocessor">#define  CAN_TDT0R_TGT                       ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l04851"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga104ba91151bf88edd44593b1690b879a"> 4851</a></span>&#160;<span class="preprocessor">#define  CAN_TDT0R_TIME                      ((uint32_t)0xFFFF0000)        </span></div><div class="line"><a name="l04853"></a><span class="lineno"> 4853</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for CAN_TDL0R register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04854"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadec3350607b41410ddb6e00a71a4384e"> 4854</a></span>&#160;<span class="preprocessor">#define  CAN_TDL0R_DATA0                     ((uint32_t)0x000000FF)        </span></div><div class="line"><a name="l04855"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1cd20d218027e7432178c67414475830"> 4855</a></span>&#160;<span class="preprocessor">#define  CAN_TDL0R_DATA1                     ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l04856"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa04384f0a7c5026c91a33a005c755d68"> 4856</a></span>&#160;<span class="preprocessor">#define  CAN_TDL0R_DATA2                     ((uint32_t)0x00FF0000)        </span></div><div class="line"><a name="l04857"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga283a1bfa52851ea4ee45f45817985752"> 4857</a></span>&#160;<span class="preprocessor">#define  CAN_TDL0R_DATA3                     ((uint32_t)0xFF000000)        </span></div><div class="line"><a name="l04859"></a><span class="lineno"> 4859</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for CAN_TDH0R register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04860"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0114ae75b33f978ca7825f7bcd836982"> 4860</a></span>&#160;<span class="preprocessor">#define  CAN_TDH0R_DATA4                     ((uint32_t)0x000000FF)        </span></div><div class="line"><a name="l04861"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5b6a0742ac1bcd5ef0408cb0f92ef75"> 4861</a></span>&#160;<span class="preprocessor">#define  CAN_TDH0R_DATA5                     ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l04862"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8ea7090da55c7cc9993235efa1c4a02"> 4862</a></span>&#160;<span class="preprocessor">#define  CAN_TDH0R_DATA6                     ((uint32_t)0x00FF0000)        </span></div><div class="line"><a name="l04863"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6021a4045fbfd71817bf9aec6cbc731c"> 4863</a></span>&#160;<span class="preprocessor">#define  CAN_TDH0R_DATA7                     ((uint32_t)0xFF000000)        </span></div><div class="line"><a name="l04865"></a><span class="lineno"> 4865</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_TI1R register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04866"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0adf4a08415673753fafedf463f93bee"> 4866</a></span>&#160;<span class="preprocessor">#define  CAN_TI1R_TXRQ                       ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l04867"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga476cde56b1a2a13cde8477d5178ba34b"> 4867</a></span>&#160;<span class="preprocessor">#define  CAN_TI1R_RTR                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l04868"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f338f3e295b7b512ed865b3f9a8d6de"> 4868</a></span>&#160;<span class="preprocessor">#define  CAN_TI1R_IDE                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l04869"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c660943fa3c70c4974c2dacd3e4ca2e"> 4869</a></span>&#160;<span class="preprocessor">#define  CAN_TI1R_EXID                       ((uint32_t)0x001FFFF8)        </span></div><div class="line"><a name="l04870"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga842071768c2f8f5eae11a764a77dd0dd"> 4870</a></span>&#160;<span class="preprocessor">#define  CAN_TI1R_STID                       ((uint32_t)0xFFE00000)        </span></div><div class="line"><a name="l04872"></a><span class="lineno"> 4872</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_TDT1R register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04873"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68ef8b6cb43a80d29c5fc318a67acd3b"> 4873</a></span>&#160;<span class="preprocessor">#define  CAN_TDT1R_DLC                       ((uint32_t)0x0000000F)        </span></div><div class="line"><a name="l04874"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35757787e6481553885fdf4fd2738c4b"> 4874</a></span>&#160;<span class="preprocessor">#define  CAN_TDT1R_TGT                       ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l04875"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad28ac334a59a6679c362611d65666910"> 4875</a></span>&#160;<span class="preprocessor">#define  CAN_TDT1R_TIME                      ((uint32_t)0xFFFF0000)        </span></div><div class="line"><a name="l04877"></a><span class="lineno"> 4877</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_TDL1R register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04878"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21abc05257bcdfa47fc824b4d806a105"> 4878</a></span>&#160;<span class="preprocessor">#define  CAN_TDL1R_DATA0                     ((uint32_t)0x000000FF)        </span></div><div class="line"><a name="l04879"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bf459dee1be706b38141722be67e4ab"> 4879</a></span>&#160;<span class="preprocessor">#define  CAN_TDL1R_DATA1                     ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l04880"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb92a65c225432fab0daa30808d5065c"> 4880</a></span>&#160;<span class="preprocessor">#define  CAN_TDL1R_DATA2                     ((uint32_t)0x00FF0000)        </span></div><div class="line"><a name="l04881"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga482506faa59360c6a48aa9bc55a024c4"> 4881</a></span>&#160;<span class="preprocessor">#define  CAN_TDL1R_DATA3                     ((uint32_t)0xFF000000)        </span></div><div class="line"><a name="l04883"></a><span class="lineno"> 4883</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_TDH1R register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04884"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41c3f19eea0d63211f643833da984c90"> 4884</a></span>&#160;<span class="preprocessor">#define  CAN_TDH1R_DATA4                     ((uint32_t)0x000000FF)        </span></div><div class="line"><a name="l04885"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35cbe73d2ce87b6aaf19510818610d16"> 4885</a></span>&#160;<span class="preprocessor">#define  CAN_TDH1R_DATA5                     ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l04886"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b731ca095cbad8e56ba4147c14d7128"> 4886</a></span>&#160;<span class="preprocessor">#define  CAN_TDH1R_DATA6                     ((uint32_t)0x00FF0000)        </span></div><div class="line"><a name="l04887"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec56ce4aba46e836d44e2c034a9ed817"> 4887</a></span>&#160;<span class="preprocessor">#define  CAN_TDH1R_DATA7                     ((uint32_t)0xFF000000)        </span></div><div class="line"><a name="l04889"></a><span class="lineno"> 4889</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_TI2R register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04890"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4edd8438a684e353c497f80cb37365f"> 4890</a></span>&#160;<span class="preprocessor">#define  CAN_TI2R_TXRQ                       ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l04891"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga980cfab3daebb05da35b6166a051385d"> 4891</a></span>&#160;<span class="preprocessor">#define  CAN_TI2R_RTR                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l04892"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1d888a2225c77452f73bf66fb0e1b78"> 4892</a></span>&#160;<span class="preprocessor">#define  CAN_TI2R_IDE                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l04893"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae62678bd1dc39aae5a153e9c9b3c3f3b"> 4893</a></span>&#160;<span class="preprocessor">#define  CAN_TI2R_EXID                       ((uint32_t)0x001FFFF8)        </span></div><div class="line"><a name="l04894"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41c8bd734dd29caa40d34ced3981443a"> 4894</a></span>&#160;<span class="preprocessor">#define  CAN_TI2R_STID                       ((uint32_t)0xFFE00000)        </span></div><div class="line"><a name="l04896"></a><span class="lineno"> 4896</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_TDT2R register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04897"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52898eb9fa3bcf0b8086220971af49f5"> 4897</a></span>&#160;<span class="preprocessor">#define  CAN_TDT2R_DLC                       ((uint32_t)0x0000000F)        </span></div><div class="line"><a name="l04898"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c51b43d309b56e8a64724ef1517033e"> 4898</a></span>&#160;<span class="preprocessor">#define  CAN_TDT2R_TGT                       ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l04899"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga508aea584f7c81700b485916a13431fa"> 4899</a></span>&#160;<span class="preprocessor">#define  CAN_TDT2R_TIME                      ((uint32_t)0xFFFF0000)        </span></div><div class="line"><a name="l04901"></a><span class="lineno"> 4901</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_TDL2R register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04902"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a9852d0f6058c19f0e678228ea14a21"> 4902</a></span>&#160;<span class="preprocessor">#define  CAN_TDL2R_DATA0                     ((uint32_t)0x000000FF)        </span></div><div class="line"><a name="l04903"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5be1bcda68f562be669184b30727be1"> 4903</a></span>&#160;<span class="preprocessor">#define  CAN_TDL2R_DATA1                     ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l04904"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62cd5e7f3e98fe5b247998d39ebdd6fb"> 4904</a></span>&#160;<span class="preprocessor">#define  CAN_TDL2R_DATA2                     ((uint32_t)0x00FF0000)        </span></div><div class="line"><a name="l04905"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d76ed3982f13fb34a54d62f0caa3fa2"> 4905</a></span>&#160;<span class="preprocessor">#define  CAN_TDL2R_DATA3                     ((uint32_t)0xFF000000)        </span></div><div class="line"><a name="l04907"></a><span class="lineno"> 4907</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_TDH2R register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04908"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23a93a13da2f302ecd2f0c462065428d"> 4908</a></span>&#160;<span class="preprocessor">#define  CAN_TDH2R_DATA4                     ((uint32_t)0x000000FF)        </span></div><div class="line"><a name="l04909"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9f372328c8d1e4fe2503d45aed50fb6"> 4909</a></span>&#160;<span class="preprocessor">#define  CAN_TDH2R_DATA5                     ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l04910"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae96248bcf102a3c6f39f72cdcf8e4fe5"> 4910</a></span>&#160;<span class="preprocessor">#define  CAN_TDH2R_DATA6                     ((uint32_t)0x00FF0000)        </span></div><div class="line"><a name="l04911"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga895341b943e4b01938857b84a0b0dbda"> 4911</a></span>&#160;<span class="preprocessor">#define  CAN_TDH2R_DATA7                     ((uint32_t)0xFF000000)        </span></div><div class="line"><a name="l04913"></a><span class="lineno"> 4913</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_RI0R register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04914"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41f4780b822a42834bf1927eb92b4fba"> 4914</a></span>&#160;<span class="preprocessor">#define  CAN_RI0R_RTR                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l04915"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga688074182caafff289c921548bc9afca"> 4915</a></span>&#160;<span class="preprocessor">#define  CAN_RI0R_IDE                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l04916"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d81487e8b340810e3193cd8f1386240"> 4916</a></span>&#160;<span class="preprocessor">#define  CAN_RI0R_EXID                       ((uint32_t)0x001FFFF8)        </span></div><div class="line"><a name="l04917"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga101aa355c83b8c7d068f02b7dcc5b98f"> 4917</a></span>&#160;<span class="preprocessor">#define  CAN_RI0R_STID                       ((uint32_t)0xFFE00000)        </span></div><div class="line"><a name="l04919"></a><span class="lineno"> 4919</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_RDT0R register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04920"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17ca0af4afd89e6a1c43ffd1430359b7"> 4920</a></span>&#160;<span class="preprocessor">#define  CAN_RDT0R_DLC                       ((uint32_t)0x0000000F)        </span></div><div class="line"><a name="l04921"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5081739b6e21e033b95e68af9331a6d1"> 4921</a></span>&#160;<span class="preprocessor">#define  CAN_RDT0R_FMI                       ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l04922"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae20b7a72690033591eeda7a511ac4a2e"> 4922</a></span>&#160;<span class="preprocessor">#define  CAN_RDT0R_TIME                      ((uint32_t)0xFFFF0000)        </span></div><div class="line"><a name="l04924"></a><span class="lineno"> 4924</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_RDL0R register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04925"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44313106efc3a5a65633168a2ad1928d"> 4925</a></span>&#160;<span class="preprocessor">#define  CAN_RDL0R_DATA0                     ((uint32_t)0x000000FF)        </span></div><div class="line"><a name="l04926"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73d4025ce501af78db93761e8b8c3b9e"> 4926</a></span>&#160;<span class="preprocessor">#define  CAN_RDL0R_DATA1                     ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l04927"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52b3c31ad72881e11a4d3cae073a0df8"> 4927</a></span>&#160;<span class="preprocessor">#define  CAN_RDL0R_DATA2                     ((uint32_t)0x00FF0000)        </span></div><div class="line"><a name="l04928"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad637a53ae780998f95f2bb570d5cd05a"> 4928</a></span>&#160;<span class="preprocessor">#define  CAN_RDL0R_DATA3                     ((uint32_t)0xFF000000)        </span></div><div class="line"><a name="l04930"></a><span class="lineno"> 4930</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_RDH0R register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04931"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4dc7309c31cda93d05bb1fe1c923646c"> 4931</a></span>&#160;<span class="preprocessor">#define  CAN_RDH0R_DATA4                     ((uint32_t)0x000000FF)        </span></div><div class="line"><a name="l04932"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga577eba5ab3a66283f5c0837e91f1776a"> 4932</a></span>&#160;<span class="preprocessor">#define  CAN_RDH0R_DATA5                     ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l04933"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27a0bd49dc24e59b776ad5a00aabb97b"> 4933</a></span>&#160;<span class="preprocessor">#define  CAN_RDH0R_DATA6                     ((uint32_t)0x00FF0000)        </span></div><div class="line"><a name="l04934"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga243b8a3632812b2f8c7b447ed635ce5f"> 4934</a></span>&#160;<span class="preprocessor">#define  CAN_RDH0R_DATA7                     ((uint32_t)0xFF000000)        </span></div><div class="line"><a name="l04936"></a><span class="lineno"> 4936</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_RI1R register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04937"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbd0ecd9579a339bffb95ea3b7c9f1e8"> 4937</a></span>&#160;<span class="preprocessor">#define  CAN_RI1R_RTR                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l04938"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8dcedeb4250767a66a4d60c67e367cf8"> 4938</a></span>&#160;<span class="preprocessor">#define  CAN_RI1R_IDE                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l04939"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ca45b282f2582c91450d4e1204121cf"> 4939</a></span>&#160;<span class="preprocessor">#define  CAN_RI1R_EXID                       ((uint32_t)0x001FFFF8)        </span></div><div class="line"><a name="l04940"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f3c3aab0f24533821188d14901b3980"> 4940</a></span>&#160;<span class="preprocessor">#define  CAN_RI1R_STID                       ((uint32_t)0xFFE00000)        </span></div><div class="line"><a name="l04942"></a><span class="lineno"> 4942</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_RDT1R register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04943"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga964b0fa7c70a24a74165c57b3486aae8"> 4943</a></span>&#160;<span class="preprocessor">#define  CAN_RDT1R_DLC                       ((uint32_t)0x0000000F)        </span></div><div class="line"><a name="l04944"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7f72aec91130a20e3a855e78eabb48b"> 4944</a></span>&#160;<span class="preprocessor">#define  CAN_RDT1R_FMI                       ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l04945"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac112cba5a4cd0b541c1150263132c68a"> 4945</a></span>&#160;<span class="preprocessor">#define  CAN_RDT1R_TIME                      ((uint32_t)0xFFFF0000)        </span></div><div class="line"><a name="l04947"></a><span class="lineno"> 4947</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_RDL1R register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04948"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e399fed282a5aac0b25b059fcf04020"> 4948</a></span>&#160;<span class="preprocessor">#define  CAN_RDL1R_DATA0                     ((uint32_t)0x000000FF)        </span></div><div class="line"><a name="l04949"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27ec34e08f87e8836f32bbfed52e860a"> 4949</a></span>&#160;<span class="preprocessor">#define  CAN_RDL1R_DATA1                     ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l04950"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea34eded40932d364743969643a598c4"> 4950</a></span>&#160;<span class="preprocessor">#define  CAN_RDL1R_DATA2                     ((uint32_t)0x00FF0000)        </span></div><div class="line"><a name="l04951"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80bfe3e724b28e8d2a5b7ac4393212cf"> 4951</a></span>&#160;<span class="preprocessor">#define  CAN_RDL1R_DATA3                     ((uint32_t)0xFF000000)        </span></div><div class="line"><a name="l04953"></a><span class="lineno"> 4953</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_RDH1R register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04954"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc2a55c1b5195cf043ef33e79d736255"> 4954</a></span>&#160;<span class="preprocessor">#define  CAN_RDH1R_DATA4                     ((uint32_t)0x000000FF)        </span></div><div class="line"><a name="l04955"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81d25a1ea5ad28e7db4a2adbb8a651ad"> 4955</a></span>&#160;<span class="preprocessor">#define  CAN_RDH1R_DATA5                     ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l04956"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39212ea40388510bde1931f7b3a064ae"> 4956</a></span>&#160;<span class="preprocessor">#define  CAN_RDH1R_DATA6                     ((uint32_t)0x00FF0000)        </span></div><div class="line"><a name="l04957"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdfbb90b5ef2ac1e7f23a5f15c0287eb"> 4957</a></span>&#160;<span class="preprocessor">#define  CAN_RDH1R_DATA7                     ((uint32_t)0xFF000000)        </span></div><div class="line"><a name="l04960"></a><span class="lineno"> 4960</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_FMR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04961"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5eb5b835ee11a78bd391b9d1049f2549"> 4961</a></span>&#160;<span class="preprocessor">#define  CAN_FMR_FINIT                       ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l04962"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3753c67c075a4508104d112ef9047f21"> 4962</a></span>&#160;<span class="preprocessor">#define  CAN_FMR_CAN2SB                      ((uint32_t)0x00003F00)        </span></div><div class="line"><a name="l04964"></a><span class="lineno"> 4964</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_FM1R register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04965"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga481099e17a895e92cfbcfca617d52860"> 4965</a></span>&#160;<span class="preprocessor">#define  CAN_FM1R_FBM                        ((uint32_t)0x00003FFF)        </span></div><div class="line"><a name="l04966"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d95ff05ed6ef9a38e9af9c0d3db3687"> 4966</a></span>&#160;<span class="preprocessor">#define  CAN_FM1R_FBM0                       ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l04967"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2839d73344a7601aa22b5ed3fc0e5d1"> 4967</a></span>&#160;<span class="preprocessor">#define  CAN_FM1R_FBM1                       ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l04968"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ba7963ac4eb5b936c444258c13f8940"> 4968</a></span>&#160;<span class="preprocessor">#define  CAN_FM1R_FBM2                       ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l04969"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d129b27c2af41ae39e606e802a53386"> 4969</a></span>&#160;<span class="preprocessor">#define  CAN_FM1R_FBM3                       ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l04970"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0c94e5f4dcceea510fc72b86128aff3"> 4970</a></span>&#160;<span class="preprocessor">#define  CAN_FM1R_FBM4                       ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l04971"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d7fb7c366544a1ef7a85481d3e6325d"> 4971</a></span>&#160;<span class="preprocessor">#define  CAN_FM1R_FBM5                       ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l04972"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ff70e74447679a0d1cde1aa69ea2db1"> 4972</a></span>&#160;<span class="preprocessor">#define  CAN_FM1R_FBM6                       ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l04973"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga657fc12fd334bc626b2eb53fb03457b0"> 4973</a></span>&#160;<span class="preprocessor">#define  CAN_FM1R_FBM7                       ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l04974"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab6bc390ed9a658014fd09fd1073e3037"> 4974</a></span>&#160;<span class="preprocessor">#define  CAN_FM1R_FBM8                       ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l04975"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga375758246b99234dda725b7c64daff32"> 4975</a></span>&#160;<span class="preprocessor">#define  CAN_FM1R_FBM9                       ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l04976"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a98c6bde07c570463b6c0e32c0f6805"> 4976</a></span>&#160;<span class="preprocessor">#define  CAN_FM1R_FBM10                      ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l04977"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab88796333c19954176ef77208cae4964"> 4977</a></span>&#160;<span class="preprocessor">#define  CAN_FM1R_FBM11                      ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l04978"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga858eaac0a8e23c03e13e5c1736bf9842"> 4978</a></span>&#160;<span class="preprocessor">#define  CAN_FM1R_FBM12                      ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l04979"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf03b553802edd3ae23b70e97228b6dcc"> 4979</a></span>&#160;<span class="preprocessor">#define  CAN_FM1R_FBM13                      ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l04981"></a><span class="lineno"> 4981</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_FS1R register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04982"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab41471f35878bcdff72d9cd05acf4714"> 4982</a></span>&#160;<span class="preprocessor">#define  CAN_FS1R_FSC                        ((uint32_t)0x00003FFF)        </span></div><div class="line"><a name="l04983"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab5ea9e0ed17df35894fff7828c89cad"> 4983</a></span>&#160;<span class="preprocessor">#define  CAN_FS1R_FSC0                       ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l04984"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83304e93d2e75c1cd8bfe7c2ec30c1c8"> 4984</a></span>&#160;<span class="preprocessor">#define  CAN_FS1R_FSC1                       ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l04985"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ba1fa61fcf851188a6f16323dda1358"> 4985</a></span>&#160;<span class="preprocessor">#define  CAN_FS1R_FSC2                       ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l04986"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2175f52f4308c088458f9e54a1f1354"> 4986</a></span>&#160;<span class="preprocessor">#define  CAN_FS1R_FSC3                       ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l04987"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga791ac090d6a8f2c79cd72f9072aef30f"> 4987</a></span>&#160;<span class="preprocessor">#define  CAN_FS1R_FSC4                       ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l04988"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb4ef2030ec70a4635ca4ac38cca76cb"> 4988</a></span>&#160;<span class="preprocessor">#define  CAN_FS1R_FSC5                       ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l04989"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf015be41f803007b9d0b2f3371e3621b"> 4989</a></span>&#160;<span class="preprocessor">#define  CAN_FS1R_FSC6                       ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l04990"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga206d175417e2c787b44b0734708a5c9a"> 4990</a></span>&#160;<span class="preprocessor">#define  CAN_FS1R_FSC7                       ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l04991"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7209f008874dadf147cb5357ee46c226"> 4991</a></span>&#160;<span class="preprocessor">#define  CAN_FS1R_FSC8                       ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l04992"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58b4d8fa56d898ad6bf66ba8a4e098eb"> 4992</a></span>&#160;<span class="preprocessor">#define  CAN_FS1R_FSC9                       ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l04993"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93162a66091ffd4829ed8265f53fe977"> 4993</a></span>&#160;<span class="preprocessor">#define  CAN_FS1R_FSC10                      ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l04994"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2e0bf399ea9175123c95c7010ef527d"> 4994</a></span>&#160;<span class="preprocessor">#define  CAN_FS1R_FSC11                      ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l04995"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89ea9e9c914052e2aecab16d57f2569d"> 4995</a></span>&#160;<span class="preprocessor">#define  CAN_FS1R_FSC12                      ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l04996"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2df1f2a554fc014529da34620739bc4"> 4996</a></span>&#160;<span class="preprocessor">#define  CAN_FS1R_FSC13                      ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l04998"></a><span class="lineno"> 4998</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for CAN_FFA1R register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04999"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16fa4bf13579d29b57f7602489d043fe"> 4999</a></span>&#160;<span class="preprocessor">#define  CAN_FFA1R_FFA                       ((uint32_t)0x00003FFF)        </span></div><div class="line"><a name="l05000"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b1a0f95bac4fed1a801da0cdbf2a833"> 5000</a></span>&#160;<span class="preprocessor">#define  CAN_FFA1R_FFA0                      ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l05001"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba35e135e17431de861e57b550421386"> 5001</a></span>&#160;<span class="preprocessor">#define  CAN_FFA1R_FFA1                      ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l05002"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b64393197f5cd0bd6e4853828a98065"> 5002</a></span>&#160;<span class="preprocessor">#define  CAN_FFA1R_FFA2                      ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l05003"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga111ce1e4500e2c0f543128dddbe941e9"> 5003</a></span>&#160;<span class="preprocessor">#define  CAN_FFA1R_FFA3                      ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l05004"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a824c777e7fea25f580bc313ed2ece6"> 5004</a></span>&#160;<span class="preprocessor">#define  CAN_FFA1R_FFA4                      ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l05005"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd571c9c746225e9b856ce3a46c3bb2f"> 5005</a></span>&#160;<span class="preprocessor">#define  CAN_FFA1R_FFA5                      ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l05006"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2afec157fe9684f1fa4b4401500f035"> 5006</a></span>&#160;<span class="preprocessor">#define  CAN_FFA1R_FFA6                      ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l05007"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d70e150cfd4866ea6b0a264ad45f51b"> 5007</a></span>&#160;<span class="preprocessor">#define  CAN_FFA1R_FFA7                      ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l05008"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa802583aa70aadeb46366ff98eccaf1"> 5008</a></span>&#160;<span class="preprocessor">#define  CAN_FFA1R_FFA8                      ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l05009"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ee7da4c7e42fa7576d965c4bf94c089"> 5009</a></span>&#160;<span class="preprocessor">#define  CAN_FFA1R_FFA9                      ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l05010"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ac0384eab9b0cfdb491a960279fc438"> 5010</a></span>&#160;<span class="preprocessor">#define  CAN_FFA1R_FFA10                     ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l05011"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaacd7e79ab503ec5143b5848edac71817"> 5011</a></span>&#160;<span class="preprocessor">#define  CAN_FFA1R_FFA11                     ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l05012"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7873f1526050f5e666c22fb6a7e68b65"> 5012</a></span>&#160;<span class="preprocessor">#define  CAN_FFA1R_FFA12                     ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l05013"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac74339b69a2e6f67df9b6e136089c0ee"> 5013</a></span>&#160;<span class="preprocessor">#define  CAN_FFA1R_FFA13                     ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l05015"></a><span class="lineno"> 5015</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_FA1R register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05016"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa571445875b08a9514e1d1b410a93ebd"> 5016</a></span>&#160;<span class="preprocessor">#define  CAN_FA1R_FACT                       ((uint32_t)0x00003FFF)        </span></div><div class="line"><a name="l05017"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3ec1e2f9b9ccf2b4869cdf7c7328e60"> 5017</a></span>&#160;<span class="preprocessor">#define  CAN_FA1R_FACT0                      ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l05018"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2457026460aecb52dba7ea17237b4dbe"> 5018</a></span>&#160;<span class="preprocessor">#define  CAN_FA1R_FACT1                      ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l05019"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66354c26d0252cc86729365b315a69ee"> 5019</a></span>&#160;<span class="preprocessor">#define  CAN_FA1R_FACT2                      ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l05020"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga087dc5f2bdfe084eb98d2a0d06a29f1d"> 5020</a></span>&#160;<span class="preprocessor">#define  CAN_FA1R_FACT3                      ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l05021"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c46367b7e5ea831e34ba4cf824a63da"> 5021</a></span>&#160;<span class="preprocessor">#define  CAN_FA1R_FACT4                      ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l05022"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga548238c7babf34116fdb44b4575e2664"> 5022</a></span>&#160;<span class="preprocessor">#define  CAN_FA1R_FACT5                      ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l05023"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae403370a70f9ea2b6f9b449cafa6a91c"> 5023</a></span>&#160;<span class="preprocessor">#define  CAN_FA1R_FACT6                      ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l05024"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33e9f4334cf3bf9e7e30d5edf278a02b"> 5024</a></span>&#160;<span class="preprocessor">#define  CAN_FA1R_FACT7                      ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l05025"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ccbdd2932828bfa1d68777cb595f12e"> 5025</a></span>&#160;<span class="preprocessor">#define  CAN_FA1R_FACT8                      ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l05026"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8e4011791e551feeae33c47ef2b6a6a"> 5026</a></span>&#160;<span class="preprocessor">#define  CAN_FA1R_FACT9                      ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l05027"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19696d8b702b33eafe7f18aa0c6c1955"> 5027</a></span>&#160;<span class="preprocessor">#define  CAN_FA1R_FACT10                     ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l05028"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89e5e3ccd4250ad2360b91ef51248a66"> 5028</a></span>&#160;<span class="preprocessor">#define  CAN_FA1R_FACT11                     ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l05029"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae78ec392640f05b20a7c6877983588ae"> 5029</a></span>&#160;<span class="preprocessor">#define  CAN_FA1R_FACT12                     ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l05030"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa722eeef87f8a3f58ebfcb531645cc05"> 5030</a></span>&#160;<span class="preprocessor">#define  CAN_FA1R_FACT13                     ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l05032"></a><span class="lineno"> 5032</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F0R1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05033"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38014ea45b62975627f8e222390f6819"> 5033</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB0                        ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l05034"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e01c05df79304035c7aab1c7295bf3f"> 5034</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB1                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l05035"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga083282146d4db7f757fef86cf302eded"> 5035</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB2                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l05036"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4a1adc2e4e550a38649a2bfd3662680"> 5036</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB3                        ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l05037"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0bfa15bf30fefb21f351228cde87981"> 5037</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB4                        ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l05038"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5381c154ba89611bf4381657305ecb85"> 5038</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB5                        ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l05039"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae224160853946732608f00ad008a6b1a"> 5039</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB6                        ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l05040"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0c44034b5f42fa8250dbb8e46bc83eb"> 5040</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB7                        ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l05041"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga465e092af3e73882f9eaffad13f36dea"> 5041</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB8                        ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l05042"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1cb7ff6d513fec365eb5a830c3746f0"> 5042</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB9                        ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l05043"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b8a688856ca6b53417948f79932534d"> 5043</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB10                       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l05044"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72b81011a2d626ac398a387c89055935"> 5044</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB11                       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l05045"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac178a6710aeb6c58f725dd7f00af5d5a"> 5045</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB12                       ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l05046"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8aee1182bef65da056242c4ed49dd0ef"> 5046</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB13                       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l05047"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe16c95f454da44949977e4225590658"> 5047</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB14                       ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l05048"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb07dca9fddf64a3476f25f227e33e1f"> 5048</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB15                       ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l05049"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf019423a4b07e564dfe917b859e68e80"> 5049</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB16                       ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l05050"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ee508d40637a9d558d2ab85753395bd"> 5050</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB17                       ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l05051"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga827a459cd51a193d571a16e1d38fac22"> 5051</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB18                       ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l05052"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ecfbfd6f5e129d690f1cb62ee344d78"> 5052</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB19                       ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l05053"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a0568e276f245e1f167e673a1f5b92e"> 5053</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB20                       ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l05054"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb71599bae1e35e750524708ac5824f1"> 5054</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB21                       ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l05055"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7589f9a62f9f5406934266820a265f3a"> 5055</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB22                       ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l05056"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a0db2ff3fcf3ecd929d61e548905685"> 5056</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB23                       ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l05057"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2161321c3b0857a9ca07bc45ac9cd1be"> 5057</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB24                       ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l05058"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa85c1d5ccfd6241059822a3aadc1053d"> 5058</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB25                       ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l05059"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d82ba565f065b4dec733d002c02498b"> 5059</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB26                       ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l05060"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga199d63d7155cb5212982d4902e31e70c"> 5060</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB27                       ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l05061"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac82d92ad6fb51b340e8a52da903e1009"> 5061</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB28                       ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l05062"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa0a651933135336bc14baa3e0a56ab1"> 5062</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB29                       ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l05063"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad2a1d8bb83dfcd9f13d25e8ed098b54"> 5063</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB30                       ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l05064"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c9745bc78a65538cbe0fb0d09911554"> 5064</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB31                       ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l05066"></a><span class="lineno"> 5066</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F1R1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05067"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf74bbd84aff2eb3891f6f6d0c418793c"> 5067</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB0                        ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l05068"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2cb33663f4220e5a0d416cbddcec193"> 5068</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB1                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l05069"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86d75200e9ead1afbe88add086ac4bb4"> 5069</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB2                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l05070"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4dbe3b567fca94f5d5e4c877e0383d4"> 5070</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB3                        ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l05071"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab74c1e5fba0af06b783289d56a8d743a"> 5071</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB4                        ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l05072"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga163dda15630c6f057bac420a8cb393d8"> 5072</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB5                        ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l05073"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd27041e24d500c940abed9aaa53910d"> 5073</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB6                        ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l05074"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaadfffc15f309b85cc3abd7439ea4b8c6"> 5074</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB7                        ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l05075"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf2588b13464de27f12768d33a75d2ba"> 5075</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB8                        ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l05076"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga979839e5c63f94eb294a09b74f5c09bf"> 5076</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB9                        ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l05077"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f049fa606d557a8a468747c6d285357"> 5077</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB10                       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l05078"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43409866ee9e6ea1712f50679a4bb212"> 5078</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB11                       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l05079"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f86fb2f2080f513d8392d389cdaa1fd"> 5079</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB12                       ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l05080"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c1b7aeeb196a6564b2b3f049590520e"> 5080</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB13                       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l05081"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45bad406315318f9cecb0c783ac7218d"> 5081</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB14                       ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l05082"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b105deaf668c0e04950be0de975bcde"> 5082</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB15                       ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l05083"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84fabcf9736d7ef78587ff63cb6b1373"> 5083</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB16                       ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l05084"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga966d41aca2269fd8cb6830dbbd176140"> 5084</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB17                       ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l05085"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a53cd0cf8722dc63b8ff26d4b0fa0f7"> 5085</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB18                       ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l05086"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3fb64b2b59f73045b3ead12ab1211b4b"> 5086</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB19                       ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l05087"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad558faeeeaf748bdface31d4bd3ed5b6"> 5087</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB20                       ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l05088"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab16bc53f206b1f318e5fe8c248294fec"> 5088</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB21                       ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l05089"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42841c82744146dc70e8e679b5904e02"> 5089</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB22                       ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l05090"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1f961b642e42faaaf495c9ec099c128"> 5090</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB23                       ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l05091"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96670686c71a15631ec2f772973dd7d5"> 5091</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB24                       ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l05092"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2d8b1a30c3a6ae1f75369abc445ab7d"> 5092</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB25                       ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l05093"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf027c958889ab93acfb1b86988269874"> 5093</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB26                       ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l05094"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32400e283bc0037da21f0c913bb860b6"> 5094</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB27                       ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l05095"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb0467d664f27b3ca8ef4ad220593c46"> 5095</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB28                       ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l05096"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c3e3090ab67a54830be208a628efd8f"> 5096</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB29                       ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l05097"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85034e026be1af5e45e5d15537449e6d"> 5097</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB30                       ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l05098"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ddfc083d58a190057fb67e4eb31136b"> 5098</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB31                       ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l05100"></a><span class="lineno"> 5100</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F2R1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05101"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf17f4c3e553020ee893415796bd29d84"> 5101</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB0                        ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l05102"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae97de172023462e5f40d4b420209809b"> 5102</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB1                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l05103"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23008ac61893eb6a65ab9041c53a84ee"> 5103</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB2                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l05104"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad559580b386d0c621a6bf7292c706e36"> 5104</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB3                        ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l05105"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e52ca421788d68f3edb9a52434374dd"> 5105</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB4                        ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l05106"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96a97a9711a0a53a7ee18907e95d8887"> 5106</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB5                        ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l05107"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f73f1bd0d3246f27d7a91a620fb3cc7"> 5107</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB6                        ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l05108"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72bf4a6050af614eb1ac85c76feb95cc"> 5108</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB7                        ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l05109"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad484c083bc2023deda5840facc549908"> 5109</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB8                        ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l05110"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d0e05e4824f05e2cf12b3d0a0b7f319"> 5110</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB9                        ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l05111"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga022da7a86e8174aff1054eb1aef2c73c"> 5111</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB10                       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l05112"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedf715fa1ef43c8461408944e4aecec7"> 5112</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB11                       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l05113"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47960a79c582cbc9bfef85c411a2be94"> 5113</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB12                       ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l05114"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8c6e3cf3a4d1e9d722e820a3a0c1b6a"> 5114</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB13                       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l05115"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga421a366074fb422686461a92abd1259e"> 5115</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB14                       ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l05116"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga178a0308db954b97818401be1f28a990"> 5116</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB15                       ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l05117"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab60aef7e45f8d12777032321a33cdb38"> 5117</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB16                       ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l05118"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0483dac5b6986246a3ba106fbeb8e3bd"> 5118</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB17                       ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l05119"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga259b472c9c9f158e1701c8b8d5a940b9"> 5119</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB18                       ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l05120"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23db612c79422bee815e437d6aaf5a6c"> 5120</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB19                       ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l05121"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef9a469e877bfa29f4edb66730c43d43"> 5121</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB20                       ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l05122"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4edc4a54cc13f63afe8dbe3aa37776a5"> 5122</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB21                       ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l05123"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga169f5fb3dd35ae2b048c8c05c3e202d7"> 5123</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB22                       ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l05124"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0073b206235b3c33a9b831e5027e3bf0"> 5124</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB23                       ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l05125"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga459caea38417d17c042e52ba38eb3c1b"> 5125</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB24                       ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l05126"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0da8cd8657f6e67f1d86fc9f695bb4e"> 5126</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB25                       ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l05127"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80c9ae7f2eca3db813737c49d49f2b08"> 5127</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB26                       ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l05128"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d6b6c109e359e3d2a07e6626c2b4aff"> 5128</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB27                       ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l05129"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c4d05997d8930291c8ab2bb19545714"> 5129</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB28                       ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l05130"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5431f98aafd2a7f8158a335d65ebea1"> 5130</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB29                       ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l05131"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad79345a758898023543bd5384be09758"> 5131</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB30                       ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l05132"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaada8442f47c1fffb00c13e404d036122"> 5132</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB31                       ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l05134"></a><span class="lineno"> 5134</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F3R1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05135"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6bc065319a9862c1f5ca7326b790ef53"> 5135</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB0                        ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l05136"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42e636521c72a20aa8380fe4fe150b91"> 5136</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB1                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l05137"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga217f5b77e4fefb2d1135187ee2b5bbf2"> 5137</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB2                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l05138"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7693dcf6c0011bbeb19e0413a5ce1f56"> 5138</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB3                        ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l05139"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bffde5d3e1e2e75f4facc98903620f7"> 5139</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB4                        ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l05140"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30ccdfd3676f314e749cc205ffcfe1cf"> 5140</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB5                        ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l05141"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b2aa80397b4961a33b41303aa348ea1"> 5141</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB6                        ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l05142"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b7072c9b829c7df660eb2dea05ee8d8"> 5142</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB7                        ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l05143"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad016208d1aa9008aaba9a887a1e8b6fa"> 5143</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB8                        ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l05144"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4f4f0d2b56860e36f7777ab397e8609"> 5144</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB9                        ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l05145"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadcfc2559b456c3af3804a22e0fb5c50d"> 5145</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB10                       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l05146"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7df8031e3a2f661b45fdbde58a26c6b6"> 5146</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB11                       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l05147"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c6baa9ac6a1cdd55c2d51ee40cf8f2d"> 5147</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB12                       ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l05148"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95fc8c778ffa6deac5a202985fdd98ae"> 5148</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB13                       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l05149"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c4a4998f2ddc12771da116b1c20d765"> 5149</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB14                       ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l05150"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fb6157fc48147e6c74ed348d156bfa1"> 5150</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB15                       ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l05151"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaadcf2a14e752519bf8a90129fb9d42b1"> 5151</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB16                       ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l05152"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47c5296c991b481548302478df85e477"> 5152</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB17                       ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l05153"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga657b8cda94fd736a4831ab4086ae746f"> 5153</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB18                       ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l05154"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga435edc4b2055ac2d1c3ce616a9c1b236"> 5154</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB19                       ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l05155"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa508de7087eb832ecaf353a4b6821ef"> 5155</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB20                       ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l05156"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga643ceb9293665b8307e63ae0e1700d91"> 5156</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB21                       ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l05157"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91f5887e884fcf423d680798f4e372bb"> 5157</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB22                       ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l05158"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6adc9c7706f39f7c33760fe6b8c5d17e"> 5158</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB23                       ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l05159"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7581186f0241f6db9f63a0a0db22919"> 5159</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB24                       ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l05160"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43b4c084e802398ad265ceb69cfd7519"> 5160</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB25                       ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l05161"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade732503a8d41e3f1bb338a2a8103bd2"> 5161</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB26                       ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l05162"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7539a7f651425a757a549205544e508c"> 5162</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB27                       ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l05163"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ec25e4ba3ebaf53780e2b8da63e4a3b"> 5163</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB28                       ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l05164"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8268be8b5477f813c165e851acd41a2"> 5164</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB29                       ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l05165"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga494ad7f35d8552b8494379916a987074"> 5165</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB30                       ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l05166"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15bbe0d2d24dc95e10156c2541feb4c4"> 5166</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB31                       ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l05168"></a><span class="lineno"> 5168</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F4R1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05169"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0eb0d4d21c082c8381271ab146431993"> 5169</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB0                        ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l05170"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91922c78bf92f051b8e8abbf9cc1f6e9"> 5170</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB1                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l05171"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae56f77f869114e69525353f96004f955"> 5171</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB2                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l05172"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga951a8213e55b01ecedcef870c85841e7"> 5172</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB3                        ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l05173"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga453f90cdd0b520b7d65e19af3868d4ec"> 5173</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB4                        ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l05174"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace348ba56c1f9676e5b605a6fe0cd52e"> 5174</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB5                        ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l05175"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae99d36b50a16c38b2006fdba4683ddd9"> 5175</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB6                        ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l05176"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d61ae4af9acc61476493b640cfb4745"> 5176</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB7                        ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l05177"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89ded00ec0b6c0918b019457d6cf43f5"> 5177</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB8                        ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l05178"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac658a1ced873fd9dff54833d8c413536"> 5178</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB9                        ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l05179"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad06bc748776a78f008895be9e0cc7a1d"> 5179</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB10                       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l05180"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf612f239dcf45bd933136a5c8c5909f9"> 5180</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB11                       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l05181"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6dc611a52acf6dfa1df7ebf867bc7e2f"> 5181</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB12                       ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l05182"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1736bc2808a37aa82358fe1c36c963a6"> 5182</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB13                       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l05183"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d7ec466bbf196a41f6da2a7b506675d"> 5183</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB14                       ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l05184"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad30ff7e7b0c0f7e56821ecbcd6fcc23c"> 5184</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB15                       ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l05185"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga199bd29b6f3ff56150a9dcd71c8ea13f"> 5185</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB16                       ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l05186"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga893837534cbc7a043fa995de4619e2da"> 5186</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB17                       ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l05187"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga551e80c41958417cbcf1d0c53e4947a3"> 5187</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB18                       ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l05188"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80d9a946bd39dae4b0a862cf21f262ed"> 5188</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB19                       ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l05189"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5646609987ce174cf3b94bb4538172f4"> 5189</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB20                       ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l05190"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga356faa77de97c61e9b5f6b763173a987"> 5190</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB21                       ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l05191"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6b246b3df35cc1db06e8c809137562f"> 5191</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB22                       ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l05192"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4882da3ee5be3aed3d5eb46923859674"> 5192</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB23                       ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l05193"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e178aa8c6f98a866aaae511b9da86c8"> 5193</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB24                       ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l05194"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a5ca327060530761d71362d39b2d364"> 5194</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB25                       ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l05195"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeabe4836aed74af4adba72b2c7684a6e"> 5195</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB26                       ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l05196"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa8e7d74919e74723f7df71357cc994a"> 5196</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB27                       ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l05197"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e2b2b9bd5b397e58d57fb379546110b"> 5197</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB28                       ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l05198"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb165ede225dc35a825647e5efcab437"> 5198</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB29                       ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l05199"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7898b1f422424fd7fc0896b908748e7c"> 5199</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB30                       ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l05200"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92d7e6a44e87911e9cc14f6bff854fa2"> 5200</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB31                       ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l05202"></a><span class="lineno"> 5202</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F5R1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05203"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5cdf98e317662e286ad2a3344ee516df"> 5203</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB0                        ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l05204"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac814c424ed2ccc11645da6e62f3fb81"> 5204</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB1                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l05205"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b0af1936dd43bd319614e3298fd28d1"> 5205</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB2                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l05206"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga013f84e3f3f0e148d3a9a071ccbf6738"> 5206</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB3                        ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l05207"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7cfc330921811d76ed6476d6935e84e7"> 5207</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB4                        ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l05208"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9aebaa8e61198240c1564ce73acb1d2"> 5208</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB5                        ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l05209"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadea331fb6273fda80a8f5a3dc8eaf6f4"> 5209</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB6                        ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l05210"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc7dfaacfba6a42a17b16281f690f952"> 5210</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB7                        ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l05211"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba0938e0f55773406fd59c2a0bd7c46e"> 5211</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB8                        ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l05212"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9715c4445159d0068172309092e574e3"> 5212</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB9                        ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l05213"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7de15e73395473569a447023dae53c4"> 5213</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB10                       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l05214"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39b60e0befdf681694bc4123b4b7f7bd"> 5214</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB11                       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l05215"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bc4598d0d603c802b7140f967d84e5c"> 5215</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB12                       ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l05216"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8b4439ac4bc79ff74d21060ff533b12"> 5216</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB13                       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l05217"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d117ee64d9c1673f22f12f24bd481a4"> 5217</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB14                       ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l05218"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf761c448bf29c4d93f4c2a75981fa049"> 5218</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB15                       ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l05219"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87543e5b7c48580ca9925402ab6ca5a7"> 5219</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB16                       ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l05220"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b9c39ec4649cd68a540c88c3c64d506"> 5220</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB17                       ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l05221"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4992301536d388de215273769708b843"> 5221</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB18                       ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l05222"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab21c0b793d7aff03497a95d5c6528ab2"> 5222</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB19                       ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l05223"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1c4c5d06a9da5f853aaede3470b07f4"> 5223</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB20                       ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l05224"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91214f1f7dbb4b75b0c425624640fd76"> 5224</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB21                       ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l05225"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b24151a68c59fe0f3aa15e498fdc739"> 5225</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB22                       ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l05226"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadea89ef2e5c3dafae174b671c8e083d2"> 5226</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB23                       ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l05227"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2acccf9ab5708116cd888f2d65da54cc"> 5227</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB24                       ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l05228"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c0b9425117a2409b61032a9c746c2b5"> 5228</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB25                       ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l05229"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a0d31d96e75ea32299e78845f584632"> 5229</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB26                       ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l05230"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade5db4ad8b19580b895356fff66bb6be"> 5230</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB27                       ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l05231"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4acec834c3eaf55af5e745d6988ddc1e"> 5231</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB28                       ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l05232"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga923a0086ada8e09a9202338b588f27d1"> 5232</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB29                       ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l05233"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga840d2b3f751753e9d21b2e23506e6995"> 5233</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB30                       ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l05234"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8d28066798958e5730a95353690bcd0"> 5234</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB31                       ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l05236"></a><span class="lineno"> 5236</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F6R1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05237"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb57fe42259bd37deffe11eded640c76"> 5237</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB0                        ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l05238"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1de288e28d5547106645ecc5b0c47f2a"> 5238</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB1                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l05239"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa8662caaa28aee37b2689f55400b75c"> 5239</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB2                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l05240"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4ccedde67989fcbaa84cae9cae4b1eb"> 5240</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB3                        ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l05241"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45b063b3c14fd27bd63c03f878ac6cfc"> 5241</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB4                        ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l05242"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32f8566fab72dec6d52ad7262e67cbcc"> 5242</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB5                        ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l05243"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8636ecdacc3ca05d69e66737b7f2e7cf"> 5243</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB6                        ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l05244"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb555ddab4853625c9b48b24e88d0dd8"> 5244</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB7                        ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l05245"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1e7ca2d014d77152ff0e6bbb8d5fb63"> 5245</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB8                        ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l05246"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe4dc5e57c209eb4d3c5ed94b3a2e897"> 5246</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB9                        ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l05247"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa63ca9ec114f553d68e0b0d38ae57ff0"> 5247</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB10                       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l05248"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf3394a2675a7cb30556a40cc5b77c08"> 5248</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB11                       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l05249"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9c9c04edb492e48619de926196ab695"> 5249</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB12                       ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l05250"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga070e91897e07ae11a9d2f60ff31e196a"> 5250</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB13                       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l05251"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3479321a85f1f55e24a1b56d13226a22"> 5251</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB14                       ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l05252"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a998a2b37fde5207b286a58c115a9e8"> 5252</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB15                       ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l05253"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga891ad3d341cee397d49fc982c509f7d5"> 5253</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB16                       ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l05254"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4a70606f1b07a6bbb5ae4fe8ad374e5"> 5254</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB17                       ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l05255"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1542ea54030e3052c8991b249cd0e504"> 5255</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB18                       ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l05256"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e1a7c680bcfc57c6cc521cbaa0749d6"> 5256</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB19                       ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l05257"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fba31d938ab3492c8855c26bebfbef2"> 5257</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB20                       ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l05258"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga556f3b08cee839e038109e604e5bba4c"> 5258</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB21                       ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l05259"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdc41162219ed6f5be1b5ae7ba328754"> 5259</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB22                       ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l05260"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89f4fd5c28d2fd7475081b39b2b358c6"> 5260</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB23                       ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l05261"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5eb9d0f3cad0eeea398f2ba5fd83cf2"> 5261</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB24                       ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l05262"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3fa46e9d1fafcb3eb1189d6d43692cd"> 5262</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB25                       ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l05263"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9168b4d12ddb654b397ce3ffb66af4c"> 5263</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB26                       ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l05264"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga610fdf301fb1cff5af38f83b4e0c81b1"> 5264</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB27                       ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l05265"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a3e033aae51ff31b75fb801599232f5"> 5265</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB28                       ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l05266"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga868ae6fc3bbe273b44d250791a80df58"> 5266</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB29                       ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l05267"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe08696e215f9e8f1605e60e4817dd8b"> 5267</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB30                       ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l05268"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69b2dffd9969ff8658b45a7a2bb1c5ee"> 5268</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB31                       ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l05270"></a><span class="lineno"> 5270</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F7R1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05271"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2217bcc5b82de25751d3984884b0e0c1"> 5271</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB0                        ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l05272"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf71cbdd5cbe109fde119adb86d64f0a7"> 5272</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB1                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l05273"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0a7a004058a6b10b5cb3374eb82dd1d"> 5273</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB2                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l05274"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2224329373b490c8dd4f0c148ef58997"> 5274</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB3                        ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l05275"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3574ea4882319ac08e0df065bdd3566"> 5275</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB4                        ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l05276"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76f63e712a9a57dacab2874dd695254d"> 5276</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB5                        ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l05277"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22d969f17f8a25a63cb056ee2cb622d3"> 5277</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB6                        ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l05278"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae89ec51b51c83c108880e361caf17ac"> 5278</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB7                        ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l05279"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67fca99c67cab6713605e14d96a9df62"> 5279</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB8                        ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l05280"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaacd1ef8f0870bc5a5422a6bedbb61d40"> 5280</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB9                        ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l05281"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf56408d9914f566396d64609830e2d4f"> 5281</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB10                       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l05282"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65947100832111c7fb427d1982f801eb"> 5282</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB11                       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l05283"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga175ed9cdbbf756ec76b9c6fb1f69adff"> 5283</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB12                       ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l05284"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91af48b8cd11f119d257311dcf2cc291"> 5284</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB13                       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l05285"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7108bc449a6e328748dd8d2209b83753"> 5285</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB14                       ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l05286"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc47acac1bb59603f58d9aef661d9334"> 5286</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB15                       ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l05287"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b07b4ebfaac9e60d6042b1bff98ec33"> 5287</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB16                       ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l05288"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3328e95d8ae911adc0e5dd4128f8161"> 5288</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB17                       ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l05289"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga473e4917f35772cd08b06e166d6e475e"> 5289</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB18                       ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l05290"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf40a4dd0979fb7ffba4b4192fe6dde5f"> 5290</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB19                       ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l05291"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5854aa102655334a6242e43c0b25aede"> 5291</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB20                       ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l05292"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga505dbdeaf89d103795046fb689b81664"> 5292</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB21                       ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l05293"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga692f7a0bbc73be14e9d554394dceb176"> 5293</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB22                       ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l05294"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a93f243e7acf3f749f2b6ec8ae7bc5f"> 5294</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB23                       ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l05295"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68815c969c231268a63c8809a55bc866"> 5295</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB24                       ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l05296"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7055881b4a6d9fe51e8dcfb99a546139"> 5296</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB25                       ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l05297"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19ab918d9499635e8199a143833c6fdb"> 5297</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB26                       ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l05298"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8360f2a2ba21a1b2f361d4330026edfd"> 5298</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB27                       ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l05299"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga681e922052442801310265bab7356fc4"> 5299</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB28                       ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l05300"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab12aa3a716a85bf96a1496ecaeae0cec"> 5300</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB29                       ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l05301"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6774583920f7cd42976daa4cf389eff3"> 5301</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB30                       ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l05302"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9990b9fd20bbe0ff114acace0cb47ad7"> 5302</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB31                       ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l05304"></a><span class="lineno"> 5304</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F8R1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05305"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13cd870005a4712c3a8b9675a962c642"> 5305</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB0                        ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l05306"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49082d55960382ded8b2f7235dd3b33d"> 5306</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB1                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l05307"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdb99f376b40d3933ce6a28ad31f496a"> 5307</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB2                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l05308"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2cd97fc37fa6ffadbb7af4f9ddf1d014"> 5308</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB3                        ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l05309"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5842614b55172086992fc085955168d7"> 5309</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB4                        ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l05310"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga373c77cab88912e816a6e12195bd3205"> 5310</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB5                        ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l05311"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5937607627dd44c4fb79f9063534e2b1"> 5311</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB6                        ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l05312"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b6765194a47f1a6d7dfbf78e0b4139c"> 5312</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB7                        ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l05313"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa79159b413994d12b593cc4f1b23d1fa"> 5313</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB8                        ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l05314"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b959e903cdac33f5da71aa5c7477a0d"> 5314</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB9                        ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l05315"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5de7f304ca7bfcb9e78c9c2d346d300"> 5315</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB10                       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l05316"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d5a19fa7032ef2b68e2feebd0db15e6"> 5316</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB11                       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l05317"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga943a685663474ed7aa509eaccbda2ffb"> 5317</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB12                       ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l05318"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga668cb8a75c4166b5287a09ba98c8ec70"> 5318</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB13                       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l05319"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84727d6a0fdcb2870529d7a371a0b660"> 5319</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB14                       ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l05320"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9eb9c851eb03c49bc02f686aee490a28"> 5320</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB15                       ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l05321"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ccc46770c70da8546bbbcf492bcdd95"> 5321</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB16                       ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l05322"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf24b0628e89b2c27cb9e13b0492876eb"> 5322</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB17                       ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l05323"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36b946c123c3c3f1cdbd1272db24c58b"> 5323</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB18                       ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l05324"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab91129b8b7746111a31a968c1f1a8b19"> 5324</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB19                       ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l05325"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19663b29868ae926896961451768d748"> 5325</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB20                       ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l05326"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19d8c89621a78de5177481d217bb5033"> 5326</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB21                       ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l05327"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab265fadfeb8674b869264ad25bedcac4"> 5327</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB22                       ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l05328"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga102fdb92fecd6aa86e5dbd2fea2b2e79"> 5328</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB23                       ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l05329"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b73f4ab4941e6d920e75f7197ed025b"> 5329</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB24                       ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l05330"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d72a1b4728fa13d4a2a3f7478f8398b"> 5330</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB25                       ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l05331"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5826d272442cf9b69336172a039bc439"> 5331</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB26                       ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l05332"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacdb656881f89c0da122383403a816ce1"> 5332</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB27                       ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l05333"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d8c536aab73553ff1913ba806be351c"> 5333</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB28                       ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l05334"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fb8328cdbf23c9982b769bd39a24113"> 5334</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB29                       ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l05335"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78861665c78657330f9fcfc17283529f"> 5335</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB30                       ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l05336"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b2fa38175302b2d91f2b45ae16c5db7"> 5336</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB31                       ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l05338"></a><span class="lineno"> 5338</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F9R1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05339"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga930a17d830cb9a95a79531dac2220785"> 5339</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB0                        ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l05340"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8671eac978ebea75e6345adbcdf78026"> 5340</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB1                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l05341"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee3585fb5ee4081dffeb2a2dda1ce72f"> 5341</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB2                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l05342"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga807e831fafa69e9df65618de855ea186"> 5342</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB3                        ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l05343"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddce646e28626a508b2f98c4f35148b3"> 5343</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB4                        ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l05344"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ea72662e0243714ace5c0b48e7912f6"> 5344</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB5                        ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l05345"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b08ddbc0bed91c6a1933e6485ded5e2"> 5345</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB6                        ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l05346"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae21fd9c8c790d4bc229c7ccb6d99dd36"> 5346</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB7                        ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l05347"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf1a8f02576caccfddc12f2ead734762"> 5347</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB8                        ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l05348"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80a2594aaa275fd88225927e7115085b"> 5348</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB9                        ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l05349"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3db445a3214057317d84269116c9a3de"> 5349</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB10                       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l05350"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf09c1d038af593122315a878c15f608"> 5350</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB11                       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l05351"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12b2a29143ddf47eb1eddf76f9289cb9"> 5351</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB12                       ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l05352"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga691bc907b71c30dffdf246c95240ac9b"> 5352</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB13                       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l05353"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8669ceaa46f5aecada88accedfb4dbb"> 5353</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB14                       ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l05354"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35e8769a1e21c4cf3714667e07201804"> 5354</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB15                       ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l05355"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7060a1863aa5b08ce8469001d46c630"> 5355</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB16                       ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l05356"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf015fb7231bd315f82948019dcfc725"> 5356</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB17                       ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l05357"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02c06b01abb3414394747a7cf8eac888"> 5357</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB18                       ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l05358"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99a1a20417252e33a4817c0530745239"> 5358</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB19                       ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l05359"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09c0f503e2ef85b3b6332ccbca7b0251"> 5359</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB20                       ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l05360"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacab12d06dee3d6dad5fd7c56c23c70d1"> 5360</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB21                       ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l05361"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c72a8d17db1de69086f19579b169c04"> 5361</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB22                       ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l05362"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bb3ba674ec6c82ed108f6c0bfb2f854"> 5362</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB23                       ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l05363"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba13bd7fa1e4c2eaef3de31d933cbc10"> 5363</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB24                       ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l05364"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa72247fe16d8f777c26726063fa43536"> 5364</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB25                       ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l05365"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32d7c1678449ff8f4e4b6f548ba85be4"> 5365</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB26                       ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l05366"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga678d4a0a39b379db5c2e0285782c686f"> 5366</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB27                       ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l05367"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6033aa5f4d140dc48ddb4a777583163c"> 5367</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB28                       ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l05368"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fda159c684d7361094da1883473b544"> 5368</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB29                       ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l05369"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83cf4080564c51a0123b97840576c0ab"> 5369</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB30                       ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l05370"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga127c155bc5c5236f04cfdcf96ff66cc5"> 5370</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB31                       ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l05372"></a><span class="lineno"> 5372</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F10R1 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05373"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d5b5b7bc147da430d9c8fbe03679ca3"> 5373</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB0                       ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l05374"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ed7be0180fd7096f10cfde27261ecc9"> 5374</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB1                       ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l05375"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad099442eb6b71912a81d1f6fccbaec0a"> 5375</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB2                       ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l05376"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4024c53b7b0cec550baed99ae92e3465"> 5376</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB3                       ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l05377"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1859eaac9ae1220c752218e5ad526179"> 5377</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB4                       ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l05378"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5683dc25f0aae9a802a5f57c88bec856"> 5378</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB5                       ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l05379"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae83dd9ce8a2c7917e278ce4755f8f43e"> 5379</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB6                       ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l05380"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93ad070c9f5abca3c9b9095e3a13db9c"> 5380</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB7                       ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l05381"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd32db3ffec3536cd842e17c34c210d9"> 5381</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB8                       ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l05382"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85673ce7a92ae8ca9a13ed2fb5574a76"> 5382</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB9                       ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l05383"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d525825fe4bfc1d4ffccc21ab89a3fa"> 5383</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB10                      ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l05384"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33336e283eeee9b77f1f289d77f2304e"> 5384</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB11                      ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l05385"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf74ee01e72b3de69d6e8fcc092f7461"> 5385</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB12                      ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l05386"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ee416ff22b47bb289bab34afbc74f19"> 5386</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB13                      ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l05387"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97a8d8586c64910b0f6c09fef44c4ea7"> 5387</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB14                      ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l05388"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9e8e43adc56ba1e593b97e062c79075"> 5388</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB15                      ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l05389"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa64a0b16c073b51cb5e90b94c638fd95"> 5389</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB16                      ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l05390"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65f5cc396cfcf3bad71a71326e64f7d9"> 5390</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB17                      ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l05391"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga424940f535aa9a1520e25df53673d01f"> 5391</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB18                      ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l05392"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga166a4035770c58147d583c3dc571d10a"> 5392</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB19                      ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l05393"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga302214ece439e8913b47949bd07d118a"> 5393</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB20                      ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l05394"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9abe6ae1dcb2bd140e7e28d37fd8abb"> 5394</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB21                      ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l05395"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99063956b41c4dcf6c78cc29305b1cd1"> 5395</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB22                      ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l05396"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81ae64786c3a83bdd21cf72c560c7c1e"> 5396</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB23                      ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l05397"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f9083faf8395701c892814694b45d2c"> 5397</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB24                      ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l05398"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaeb6942affe306b407940fdf01534e4a"> 5398</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB25                      ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l05399"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e4ee946a9614316f666852bc266c1f7"> 5399</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB26                      ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l05400"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99153cddc8fc7e846fcc44383936541f"> 5400</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB27                      ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l05401"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e2ba1740577246368e60d94fd3d7c69"> 5401</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB28                      ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l05402"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca062686821fba26a0e5e5b0a6c5b855"> 5402</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB29                      ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l05403"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8981f420ef4c8fe1976a09f27a9c13f1"> 5403</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB30                      ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l05404"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0424bf38917058b166a8bfd861d22b40"> 5404</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB31                      ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l05406"></a><span class="lineno"> 5406</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F11R1 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05407"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad059cc9b2fe5634b9330b44c37dadf06"> 5407</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB0                       ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l05408"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad74b116cda63fcd1a662c4de835616e7"> 5408</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB1                       ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l05409"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e05bb0c2a5bdcebb974f7dd409724bc"> 5409</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB2                       ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l05410"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa17242aed4365034dc660ef9e8b9f1bf"> 5410</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB3                       ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l05411"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga450dbed19882423d70ed7606aada2453"> 5411</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB4                       ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l05412"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7ace73f2d3db1e2a1e55257d210fa04"> 5412</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB5                       ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l05413"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1459d395a3b08a948c3f5002e0914516"> 5413</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB6                       ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l05414"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30fc2236c2a18b7cb6e493fad36d8efe"> 5414</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB7                       ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l05415"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74ab4a6f6b5a751acda410e0c39b87af"> 5415</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB8                       ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l05416"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e69f7001534264fd027371fa188ac52"> 5416</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB9                       ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l05417"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e858dd29f741910c8ed8c512cae81b1"> 5417</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB10                      ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l05418"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6ba167c6cd5bc080065430e24c3a866"> 5418</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB11                      ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l05419"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4629ab1e8632c82f3fb2648a574963b1"> 5419</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB12                      ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l05420"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga833c408a165cc4ac87a242c08d4ba9b9"> 5420</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB13                      ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l05421"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabfecd6bbe1a15cd341942d1840b476cc"> 5421</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB14                      ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l05422"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf50e1747d1d9369b7b22c5d591ae82b9"> 5422</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB15                      ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l05423"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga603d63333a621594a15696cb03f59eeb"> 5423</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB16                      ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l05424"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb361a00177e6aa2ee19aa5a2d1781aa"> 5424</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB17                      ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l05425"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf111110e0f5dbda31962f7732e3480c7"> 5425</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB18                      ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l05426"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf2c4828b07b2b315d27b382818de285"> 5426</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB19                      ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l05427"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5afa52941bb68a03ec9804b817d5a90e"> 5427</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB20                      ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l05428"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac042471dbcb1a32ce161f38a144ac5aa"> 5428</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB21                      ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l05429"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac46f233c9692cb2a2e246daf6547a38"> 5429</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB22                      ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l05430"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8b379e3832482f2b18f01713d3338d5"> 5430</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB23                      ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l05431"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60eabd8db9ec6b439d60dbc2374ce84d"> 5431</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB24                      ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l05432"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga351a183cfab10d3daab415c85cc16203"> 5432</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB25                      ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l05433"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb854a85c7a575a45cdade37efb4edee"> 5433</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB26                      ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l05434"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga131776c359f81500d3d2a97535d7e718"> 5434</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB27                      ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l05435"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga680d7e4c7ebc431a8c72c00e9f110563"> 5435</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB28                      ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l05436"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c1fa00ee18804c169541d18995dc3c1"> 5436</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB29                      ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l05437"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec35d8d1097816c5ef8e28ff61469669"> 5437</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB30                      ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l05438"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96180b8c64aabd33f016fb97ba152f07"> 5438</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB31                      ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l05440"></a><span class="lineno"> 5440</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F12R1 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05441"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccbe3637fb55f28496ca7f692a69f6ca"> 5441</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB0                       ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l05442"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae625d21947ae82cc3509b06363ad0635"> 5442</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB1                       ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l05443"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9de7cc313f2b6b16a564b13b1bc30157"> 5443</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB2                       ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l05444"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac039cc1ce2281cf10be62cbc44748f5f"> 5444</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB3                       ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l05445"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc3a35b6f6b3a46c176398ec322fd6fb"> 5445</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB4                       ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l05446"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d005c10fe75169336104c3155294000"> 5446</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB5                       ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l05447"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51256bfed734a95da3e7880e279432bf"> 5447</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB6                       ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l05448"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c967f124b03968372d801e1393fa209"> 5448</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB7                       ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l05449"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga592f9953deeb56888144c72060d04e24"> 5449</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB8                       ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l05450"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d1613eac2aaeafda711cf3308ccd44c"> 5450</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB9                       ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l05451"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b8594ab0c5d9124accd2d6ca85cf4bd"> 5451</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB10                      ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l05452"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4025ed76892f23e5a63d0d8ac6a2be5f"> 5452</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB11                      ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l05453"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e2e318cc14828c118bd40d982922e14"> 5453</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB12                      ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l05454"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e0ff698b5e9f3f99a421166611b041d"> 5454</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB13                      ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l05455"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b0666538a7646ddc0fcd882a261f5d9"> 5455</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB14                      ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l05456"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga846d84b3d53e305b093198379f442528"> 5456</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB15                      ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l05457"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7940c0898c2ef1d9f829bf1b6b5fcf3"> 5457</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB16                      ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l05458"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6bdc7bd4dbad1f8e3bb622343bd7c522"> 5458</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB17                      ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l05459"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c870a6fbae41b4f1c6d66ab690789d6"> 5459</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB18                      ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l05460"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09e179b38460e47b81616c46a5f356f8"> 5460</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB19                      ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l05461"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad42e298d4d97c98cc5149bc552a598fa"> 5461</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB20                      ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l05462"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga318e2a6ae62d5172dcdb45e011d5e0c4"> 5462</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB21                      ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l05463"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90e95cb0020289335acd5d7f4b62a880"> 5463</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB22                      ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l05464"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e2720e18fdff00c9fb75d5136e485dc"> 5464</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB23                      ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l05465"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4a87123ae5ff76992162152fbb4c92a"> 5465</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB24                      ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l05466"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9582717e16455f97c7dff65f7beadd6e"> 5466</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB25                      ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l05467"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf15e362beb5a3b733c08c8c2ab81efcb"> 5467</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB26                      ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l05468"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d600a7a39c7069c216db511d3a5d866"> 5468</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB27                      ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l05469"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9a6addc248c6db2118d1ce6e049d331"> 5469</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB28                      ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l05470"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31d3a46845cd9ca6670472aae2aa2ebe"> 5470</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB29                      ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l05471"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa06596dcbb545fbeea2ec20f629d9555"> 5471</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB30                      ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l05472"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac441b11b1be9b3608b9a09c2b8069722"> 5472</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB31                      ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l05474"></a><span class="lineno"> 5474</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F13R1 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05475"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa20d063950ad122a1965527a17d93c37"> 5475</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB0                       ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l05476"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf60decd61c8a8dc9e4342de8ad67ea76"> 5476</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB1                       ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l05477"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7863b3af06385d0e9037c57a5d2091e2"> 5477</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB2                       ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l05478"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga043282b30813ce88dbdb320936ff6aca"> 5478</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB3                       ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l05479"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bbc9e9866f20d9d2f3cea1c6777c673"> 5479</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB4                       ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l05480"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga885b36e017b013ab6deedd91d9ac2c66"> 5480</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB5                       ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l05481"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa389b53582e5cacf326fff4512626d68"> 5481</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB6                       ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l05482"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad09b75feeda08b16962db7da6a32dc9b"> 5482</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB7                       ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l05483"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaba75675c019979882ecd8c6ef82d7a4"> 5483</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB8                       ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l05484"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac579473f666edec0e0fcce278b642a9d"> 5484</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB9                       ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l05485"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14640c225c434428ef1870f462eb9bbd"> 5485</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB10                      ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l05486"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d8c9f5879cc4e31fe2e63f82febbc69"> 5486</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB11                      ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l05487"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e0e3cfe033bb34f62312cfe47d1b84a"> 5487</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB12                      ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l05488"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93d91a28c1ffca3f72f10e0b44040791"> 5488</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB13                      ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l05489"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga355b438a5abccec89e13bdd00206b36f"> 5489</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB14                      ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l05490"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89b23d147d2c040eb2317633b3ef46da"> 5490</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB15                      ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l05491"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81d184cd46306fe24b46087a90e8f8f2"> 5491</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB16                      ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l05492"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga151a0e903046edc92bddcd0ef4a23449"> 5492</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB17                      ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l05493"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e95e6d0d060fb2cfdf31e1b5fdfe3de"> 5493</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB18                      ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l05494"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e0fb1cf032c57f954dd2679a05f8115"> 5494</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB19                      ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l05495"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb775bb1ded6a8f55f2a0849bec2eeac"> 5495</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB20                      ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l05496"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8743dfb60255d98911ea66605efd3b2f"> 5496</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB21                      ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l05497"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54b067c38f3be3ad6041ea12fec15700"> 5497</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB22                      ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l05498"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00fe1942d9a8767a76f139bd74eafea0"> 5498</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB23                      ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l05499"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05db1c0a2e6e051d616b59f386dc7b1e"> 5499</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB24                      ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l05500"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66dd0da9fd8ef27b30f1ad56a9982caf"> 5500</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB25                      ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l05501"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3b8381bc6ce5ab107cc1a92e565387a"> 5501</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB26                      ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l05502"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91c99de5ae099ecdee50ebd62e552df5"> 5502</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB27                      ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l05503"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83713f9e2c3c90f001ab378d9ca1f488"> 5503</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB28                      ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l05504"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga050fb1e9555d0d24f81682e194677684"> 5504</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB29                      ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l05505"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga761164856a25bc246396c7c82fdeb447"> 5505</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB30                      ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l05506"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a750d71e94876d2f6e73a0e8b7217b2"> 5506</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB31                      ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l05508"></a><span class="lineno"> 5508</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F0R2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05509"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34282ddec559ecea4b613f2430334237"> 5509</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB0                        ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l05510"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f23fc3814e0eb6af35c01e22c5dc6a7"> 5510</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB1                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l05511"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82ee32b6ec44d763b4364fa032d3439c"> 5511</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB2                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l05512"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7867b1d377088c63cdcc615932101997"> 5512</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB3                        ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l05513"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37fc5c9115eb669f1ac493b1c7296250"> 5513</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB4                        ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l05514"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae04b27aad09a3027f20a4eb48884c463"> 5514</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB5                        ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l05515"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae58d87c9513c11593041c3d43b955e8b"> 5515</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB6                        ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l05516"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03a6328d408b8015bb472c76f96a4dd8"> 5516</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB7                        ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l05517"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92fd1acf48665f966b670a0457456deb"> 5517</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB8                        ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l05518"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa853cff5493c4e857b7bb1ad28678ed4"> 5518</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB9                        ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l05519"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa43bba65dd777c71e07130fde3fa6216"> 5519</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB10                       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l05520"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9077b9c35c6721d2a0e090a42af0eaaf"> 5520</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB11                       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l05521"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23af8df7d4e843a6e196b1542421ef45"> 5521</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB12                       ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l05522"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0fe7776af3adce7d203aeb16d55d86d4"> 5522</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB13                       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l05523"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81168efb90a776e44a96d1fe5e3b88c3"> 5523</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB14                       ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l05524"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9708e7cde70a19e8e8fa33291e1b9d5"> 5524</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB15                       ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l05525"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2f2154c3030cebcfc3f1e4aed74fbf1"> 5525</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB16                       ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l05526"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae87c14b75911aa0a9d0349d02d342711"> 5526</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB17                       ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l05527"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fd7859cfc05300f68b175f520ddc31e"> 5527</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB18                       ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l05528"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaea36db8fcada46357137efeea256457"> 5528</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB19                       ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l05529"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57872dcfea1f8a56170640842edf9c1a"> 5529</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB20                       ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l05530"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc01e7f26d0e85da93ca78d0d71a4fed"> 5530</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB21                       ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l05531"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07d8c3c8c3eb3c97b5979388c548e2fc"> 5531</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB22                       ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l05532"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade31bd75624afeaef9b5ab45a5057db9"> 5532</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB23                       ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l05533"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa78ff8fcfe0f14655aaf94ecc92d7532"> 5533</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB24                       ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l05534"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad577ebd9a8cedd1b8b13d5a41d2fbab"> 5534</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB25                       ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l05535"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab814105bcd2a2c636c26197b21ead2b0"> 5535</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB26                       ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l05536"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea82daeaa71ecddb187613df9517e51c"> 5536</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB27                       ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l05537"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef5036edf5bd310e5e06f3ea5cb818a2"> 5537</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB28                       ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l05538"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0c2db96ddbcfa1b838c283e20ca554b"> 5538</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB29                       ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l05539"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5afb46a2d4ccb3f28e8579b26e2b2e2e"> 5539</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB30                       ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l05540"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ace83e798931f35c123507e1ef59fbb"> 5540</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB31                       ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l05542"></a><span class="lineno"> 5542</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F1R2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05543"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ea3c5d8ab8962d9cd0e2b067167d3d4"> 5543</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB0                        ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l05544"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacfa5449488e7330d8f11f75fcf3e75cd"> 5544</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB1                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l05545"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe49a3e224459f1bd9b3279ebfa8803b"> 5545</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB2                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l05546"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77cf2217ec29e2043bada827249dedd5"> 5546</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB3                        ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l05547"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf35643f0148ed0f93e3ba52e95a4cf6b"> 5547</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB4                        ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l05548"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae08798adabd9cc0fb2b07eaff6444878"> 5548</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB5                        ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l05549"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06659c9a418d7f4a8729d87bc397be23"> 5549</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB6                        ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l05550"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36bb9ca8dadd6714052f8d31cb01cb7b"> 5550</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB7                        ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l05551"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d400044261146be3deb722d9cf3d5c1"> 5551</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB8                        ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l05552"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3e5769ea8faaed16c6cb2ce979d28a9"> 5552</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB9                        ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l05553"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga915236a6b5081c2c30bd4d49144bc463"> 5553</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB10                       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l05554"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf1aa2e62d4eede199196f81795d309c"> 5554</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB11                       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l05555"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7db0ae3dcaab35e4c496c8a800b5c994"> 5555</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB12                       ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l05556"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02cdb71c56a5d9994ecd2dee668c7184"> 5556</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB13                       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l05557"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac66691ca840db6c861460d311a942a87"> 5557</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB14                       ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l05558"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabcdd57022e26859db1f81f2df08c8725"> 5558</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB15                       ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l05559"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga211795b36769a0b87044f0d82a7a72b1"> 5559</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB16                       ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l05560"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc8c427731f33c76fad0873bb29a4b4c"> 5560</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB17                       ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l05561"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga10a3e6be9968b8007562e7afe6b3b342"> 5561</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB18                       ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l05562"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4aac6ab4bd4cdeecbe621adf1d11b95a"> 5562</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB19                       ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l05563"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30140ced3da0d0a526c4f4f5881987c1"> 5563</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB20                       ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l05564"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49f36aec2e851ed18c5a382a0708bbcb"> 5564</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB21                       ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l05565"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99ccab06a8a97616a2fc3e026f36351d"> 5565</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB22                       ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l05566"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa408889ff6478d6558d4c53c9114bde"> 5566</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB23                       ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l05567"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga032dd8dc11aa9013cc0e824e31932951"> 5567</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB24                       ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l05568"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76f29020524ec6403a40de4e260a2ea8"> 5568</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB25                       ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l05569"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bb51cd27fea671be51a59ce7a83008e"> 5569</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB26                       ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l05570"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga085c38b511aa4895b6c939a06070c916"> 5570</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB27                       ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l05571"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe299378c771da8d7d8e72a6f6e41f7f"> 5571</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB28                       ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l05572"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabc8bef79b09bcfcb0df6ba467ed906b"> 5572</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB29                       ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l05573"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc4aba2c95f27229987d9eb4cda9890c"> 5573</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB30                       ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l05574"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21cbfc217d67062d265753964c871065"> 5574</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB31                       ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l05576"></a><span class="lineno"> 5576</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F2R2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05577"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36964e4bf6aa10467b3d95781da56814"> 5577</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB0                        ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l05578"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d0541eb1a4f8ae0afe429ac0757de6a"> 5578</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB1                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l05579"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14fd5aff8767df509b396190ddf7fa28"> 5579</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB2                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l05580"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7283e2a71983078144fa9a8e5ae563a9"> 5580</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB3                        ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l05581"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeba1324d32b084c477a0ece7b904a4cd"> 5581</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB4                        ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l05582"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a367cf9f2f7e604e9f5e30b5ed30779"> 5582</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB5                        ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l05583"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b92ac9785e2f7c890130e9b7d792c79"> 5583</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB6                        ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l05584"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac969a33d20353d5cd7fb317f5fa71138"> 5584</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB7                        ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l05585"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafeaac84fa5eec0173c531e9940327f86"> 5585</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB8                        ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l05586"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga532413ea309fa031e65397a5b31ac92c"> 5586</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB9                        ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l05587"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga360e02860472400a9000ef2fc8ba7bb1"> 5587</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB10                       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l05588"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c917a5b5e1a010229caaa5b3a41d7a6"> 5588</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB11                       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l05589"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0956873246e63b41c0a640bc8d117319"> 5589</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB12                       ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l05590"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53202218de27d073d577c27427fe0cbe"> 5590</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB13                       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l05591"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga960a1ffd4b153168494d91df69e30742"> 5591</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB14                       ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l05592"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc81e9ab9ab926d1ca30c5b6060a126b"> 5592</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB15                       ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l05593"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5f9a5279398454a3a2493b3e1783f52"> 5593</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB16                       ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l05594"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0275ec7527a223a33289118f9e0a2edd"> 5594</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB17                       ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l05595"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34028a240868ca7dd365ce98e31e84ca"> 5595</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB18                       ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l05596"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga807cfa122b6c74d85fdab233dd9ed502"> 5596</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB19                       ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l05597"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1187f1ab7514c90af34b44eff80858fa"> 5597</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB20                       ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l05598"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacecb18e779a44989b724901f6c2af84f"> 5598</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB21                       ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l05599"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f2a6017895d8d139dcbc3d0e6e69e69"> 5599</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB22                       ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l05600"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaceff2f283cbd4935ec5d45ceaa18efe0"> 5600</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB23                       ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l05601"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3086667a209f91ed6d6b496b83111044"> 5601</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB24                       ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l05602"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c8c7b240bb0dd2a3ec8b6c4c25af7ba"> 5602</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB25                       ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l05603"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51498379a1e3b81a83bf8d164c4f7e5e"> 5603</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB26                       ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l05604"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1f78e7c530a3ef26d44b9353fa9ee36"> 5604</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB27                       ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l05605"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e30d0e50fca346ca8cb427a6c85f9dc"> 5605</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB28                       ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l05606"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77586d252cad5a0a866b1d9deb6835ba"> 5606</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB29                       ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l05607"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a10903e507b35b7425b3ae98a8c6800"> 5607</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB30                       ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l05608"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac34bca92730b6f7cd0de8af1a2d0014f"> 5608</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB31                       ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l05610"></a><span class="lineno"> 5610</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F3R2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05611"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46730b7e64aa771087b6c9d5deb273e1"> 5611</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB0                        ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l05612"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb12b61624912b90382a4ad95281e7f4"> 5612</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB1                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l05613"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6621759dddc575c01f5bbaab43d1f04e"> 5613</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB2                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l05614"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29d052fc2597171767d8cf5d72388ad5"> 5614</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB3                        ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l05615"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga731e9949d77054ba176340652083ad46"> 5615</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB4                        ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l05616"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93c52f51fe9eefe7f0cf094522a592b6"> 5616</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB5                        ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l05617"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad675c2d3f72d8bc42e0f3088ddbcc3c9"> 5617</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB6                        ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l05618"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1734cf6a5a72d403cd043eb704246c85"> 5618</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB7                        ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l05619"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97d82554ce38567e44cd87ed99175928"> 5619</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB8                        ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l05620"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga505f85fadba4397e6d9a241bbc9229bc"> 5620</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB9                        ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l05621"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb635843951fb42ffeb776d8564d7e14"> 5621</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB10                       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l05622"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5db557239646008004286de15847ced4"> 5622</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB11                       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l05623"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga118b2044dae4c93c66aaa4f28c5b695c"> 5623</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB12                       ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l05624"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c041a2b8162a8055a1894d0a0b3d682"> 5624</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB13                       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l05625"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb6e0947fcb7594d12dcbca38d60c9f8"> 5625</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB14                       ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l05626"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1dae8addc6fa59e824e1a67fc8c91ddd"> 5626</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB15                       ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l05627"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga992795c5e0b3b8a8c5d4d6e9eceb7366"> 5627</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB16                       ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l05628"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1637eff70416eb85d5d2a54e1f5d412e"> 5628</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB17                       ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l05629"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7bbfdfa29b84ea60e67d41f775c6ffc6"> 5629</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB18                       ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l05630"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga827747e8cc66e4dcd22498c59e45c776"> 5630</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB19                       ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l05631"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe0bb6919615ec6311e8c39f62bca618"> 5631</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB20                       ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l05632"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c3e4716d3e52ec99451a942dceb59de"> 5632</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB21                       ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l05633"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffefb44a948d36dcd94248f63aa68d2b"> 5633</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB22                       ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l05634"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79ce25d44a38f520b4a93384d6f5ac40"> 5634</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB23                       ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l05635"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3fe1ced752dc811f9418181275c8c3fe"> 5635</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB24                       ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l05636"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fb2f469246193f6fc9e4ade42192d28"> 5636</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB25                       ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l05637"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae85be7f7d7a9ddb8a60edb30d2a5727"> 5637</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB26                       ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l05638"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga850c21b26100c68b9cb57608c0249543"> 5638</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB27                       ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l05639"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82ec6ad2ad1b6115496adcb3e66fae25"> 5639</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB28                       ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l05640"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4fa34cc998edfdd1b3db93395ee6500"> 5640</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB29                       ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l05641"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f4fea5ecec28e7f47647067b75cb24e"> 5641</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB30                       ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l05642"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58a154f4d0cb787f23429b3f7cf70fd6"> 5642</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB31                       ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l05644"></a><span class="lineno"> 5644</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F4R2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05645"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97250d3eed2504846f39c50dce71c9d0"> 5645</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB0                        ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l05646"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga145e11678ee6062df5164894ad8f80b1"> 5646</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB1                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l05647"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d19193baf5412ec2e38822d062196b8"> 5647</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB2                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l05648"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94b8b1428b640932aced6446f8b41f83"> 5648</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB3                        ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l05649"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93164ec00412eb5eed168e8a30557f25"> 5649</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB4                        ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l05650"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04e44c5a14e44c20f3b81044a915db13"> 5650</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB5                        ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l05651"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37e57dec99c33f462a2dbb6273df2f57"> 5651</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB6                        ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l05652"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6c7d3ec0375e356192583142f7fccca"> 5652</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB7                        ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l05653"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad33f7d788aea161826a86bc2c5567450"> 5653</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB8                        ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l05654"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab998448b0bd20ff6384c26ad9e6baaf"> 5654</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB9                        ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l05655"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8794112fcbb0dca0c7d0316ac8725e8"> 5655</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB10                       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l05656"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d22e782a9ca087f99ab9f53b2626aed"> 5656</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB11                       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l05657"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa8d5c2635a62bdfa6e3a5a12b127fc8"> 5657</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB12                       ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l05658"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad491689799985f0c8f17b270cd8873c4"> 5658</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB13                       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l05659"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1b80d40d87204de4687735de852f47f"> 5659</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB14                       ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l05660"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0994b341ba8a73b950f01d83d012780d"> 5660</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB15                       ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l05661"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ae8b77d791ba7403618989a77e62922"> 5661</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB16                       ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l05662"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc116988117a7e7fabc722855351d257"> 5662</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB17                       ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l05663"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07b1fc6ee0dc4cc892d69ed496b59007"> 5663</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB18                       ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l05664"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa58785812f0d3e73a657426b81f0b78b"> 5664</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB19                       ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l05665"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga363da353073d7ee6421cf171688ef52b"> 5665</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB20                       ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l05666"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f22695359aa9a1b07763aef44a9a1c4"> 5666</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB21                       ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l05667"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0f8c1ef382225198407474f2b7fa073"> 5667</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB22                       ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l05668"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9476c54044db3182ee789e9df1d1aa19"> 5668</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB23                       ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l05669"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73158a3669d2ef96db84e4f196d040bf"> 5669</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB24                       ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l05670"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17d36fcf8e08c76597a7b2c05e831f98"> 5670</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB25                       ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l05671"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa683635426f418ead45032c25e0179ee"> 5671</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB26                       ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l05672"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23c77145ea84805a785b49c0a7f31774"> 5672</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB27                       ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l05673"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18492e954ec07174a1b140104062f941"> 5673</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB28                       ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l05674"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf94626a8450c20e241ad6298660ec23"> 5674</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB29                       ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l05675"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d7da9aa234705aff3ddc9845b1589d4"> 5675</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB30                       ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l05676"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70293ff8a71e353d84a3da134eb427d9"> 5676</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB31                       ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l05678"></a><span class="lineno"> 5678</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F5R2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05679"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17b264aaa84a3c6ab5a35014eb5dfb09"> 5679</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB0                        ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l05680"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa871f5bc692996efc8c1bad1d08b43c5"> 5680</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB1                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l05681"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf44a72156023a5889a1c22d77e188e2e"> 5681</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB2                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l05682"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d8828885a79299bc65c2011f71240e2"> 5682</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB3                        ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l05683"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadfa978108927c827e3021499a20d0372"> 5683</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB4                        ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l05684"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3b3c48011935170a9bd120b724030fe"> 5684</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB5                        ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l05685"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56cf7f6d0bf48847f3d8f72777774e58"> 5685</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB6                        ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l05686"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2cb8a5551d90c8d79b09b4d82f3f59c2"> 5686</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB7                        ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l05687"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga423b7b77bfd5dd6791f1b1dd16e9807a"> 5687</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB8                        ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l05688"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c50420a128a70341e63ad23b0bedba5"> 5688</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB9                        ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l05689"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga392844657c800d2e16e7916ed5fb9891"> 5689</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB10                       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l05690"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb35a3bbc447c46929643115490e250d"> 5690</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB11                       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l05691"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga974bae58f9819eee0377d709c985bcbe"> 5691</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB12                       ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l05692"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2823bb25e138cc52d11b154456947ab7"> 5692</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB13                       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l05693"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga98cf223bdcc1a106f7573b57f836f9ed"> 5693</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB14                       ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l05694"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26bfd14720495dd180f1524f2fdb3743"> 5694</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB15                       ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l05695"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41b457c721dc855d05b2f353c22a83a7"> 5695</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB16                       ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l05696"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1bc89534aaf3f810a2151b04b0086717"> 5696</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB17                       ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l05697"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga070940536728fad3c0e5336926131b4b"> 5697</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB18                       ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l05698"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddf2e4aa8107150a86d37ce03a0e1c0e"> 5698</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB19                       ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l05699"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1788704faad47f1d45017df41a35f053"> 5699</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB20                       ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l05700"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11c4aeffb6646643c412e19e6f5cc015"> 5700</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB21                       ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l05701"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef348c2d37f96f5e5324368f90c80d42"> 5701</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB22                       ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l05702"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga398d842cfcb2d441d999e1407fc54f83"> 5702</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB23                       ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l05703"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6575f8d4d154e2e8342b3f88352a9d52"> 5703</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB24                       ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l05704"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9e6ad77b1d8ac7303e920658aceb354"> 5704</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB25                       ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l05705"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga911ade78e30d1a037d35dda5eb7cbd4b"> 5705</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB26                       ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l05706"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49542b9334bc4917e25d6808c78787d1"> 5706</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB27                       ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l05707"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga255da64f4a66ff888f6633d6e51658c6"> 5707</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB28                       ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l05708"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8335d23f9fd156f40dc7fd63ba6783cb"> 5708</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB29                       ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l05709"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf81786b7519b39f705729de2c55e4faa"> 5709</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB30                       ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l05710"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f7122b0ad8cb4fc1797d0dbecbb4a05"> 5710</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB31                       ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l05712"></a><span class="lineno"> 5712</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F6R2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05713"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71ad6452660daed3d6c436533a25efc2"> 5713</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB0                        ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l05714"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9e24abd8d2f0775661415b6565f4f6d"> 5714</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB1                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l05715"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6dc3f6ce4dde435743aadbe17cc78b9"> 5715</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB2                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l05716"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1f5163490dffe1f4d7c635458359c2f"> 5716</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB3                        ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l05717"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89e9191d214d05f4d90fbcd38daa73e1"> 5717</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB4                        ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l05718"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97d29588281c546d98e09760cc5ef593"> 5718</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB5                        ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l05719"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53f5717aca9932255049b133661765bf"> 5719</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB6                        ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l05720"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ec93958e936379d891bc3450dba3d1d"> 5720</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB7                        ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l05721"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f97c7eb9d6e69d589db38d745ae321c"> 5721</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB8                        ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l05722"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga372ebb5d42d147d41688f7c0fcf467d2"> 5722</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB9                        ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l05723"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47baa2c9c05c7c422a49994b8f80016f"> 5723</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB10                       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l05724"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55d7665b118e98586c2a9b1900ce7292"> 5724</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB11                       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l05725"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5095a203d07244e75dd6deca125b4468"> 5725</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB12                       ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l05726"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga533dbb10e8fce9aa6ec23573fb49c339"> 5726</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB13                       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l05727"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b95be922291e534609302c0c833f1f7"> 5727</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB14                       ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l05728"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17301d50c7b6ad30ffc05ee2c63f6171"> 5728</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB15                       ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l05729"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf23dfb03247544122ed01472b8a31b4d"> 5729</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB16                       ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l05730"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf8d35fbfa677fc446da68f4043b633e"> 5730</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB17                       ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l05731"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c81a1972ec8d87421c6113bb9747c3e"> 5731</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB18                       ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l05732"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11ea1bd4bae8b27a5fd73d210eb83d39"> 5732</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB19                       ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l05733"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c48dcd1ac5e23827813ed695bdff0d1"> 5733</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB20                       ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l05734"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd115d29d9f0a8fddc13a32c013af26b"> 5734</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB21                       ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l05735"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3f116b2e31dd40bcdd6617fee83907e"> 5735</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB22                       ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l05736"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga090da76d2d9379dbfc54f7c3fcf69fe4"> 5736</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB23                       ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l05737"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9c8a59a8065400f4a75be49a78e2a9e"> 5737</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB24                       ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l05738"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3854a1a11c72e64d3c4722494f463421"> 5738</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB25                       ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l05739"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b5ceb9d7ae0c6e34490b8d8659919c9"> 5739</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB26                       ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l05740"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac01a4accedd624ceccf8f8976a043177"> 5740</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB27                       ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l05741"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc2d754207055a5a87696eb1bb7d8cae"> 5741</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB28                       ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l05742"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga471631ee112af3bde77d848c22d743ef"> 5742</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB29                       ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l05743"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9574ec7dddcea6b80368778c01f62598"> 5743</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB30                       ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l05744"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64bcb159347ad8e2a2609ce89ed030df"> 5744</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB31                       ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l05746"></a><span class="lineno"> 5746</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F7R2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05747"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec0803330590bf9aba9d09342034b2c1"> 5747</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB0                        ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l05748"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c633d4cbfdf79f09ae1df5e75c98439"> 5748</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB1                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l05749"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31a0c4ece8b73760ad295344b8558ddb"> 5749</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB2                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l05750"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe2fc15309540b87538ea3e8460d8d11"> 5750</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB3                        ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l05751"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac81d4c021f4579021ddf9485472a84f5"> 5751</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB4                        ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l05752"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5dd6a00bb403a3e19e66c68f5ee308e2"> 5752</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB5                        ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l05753"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b5eaf37458d0426fd7f847775fd41e9"> 5753</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB6                        ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l05754"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga780440ce173cde12fd117b519419424c"> 5754</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB7                        ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l05755"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99ae0e27d14b42fef4551d83ee88b4ac"> 5755</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB8                        ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l05756"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace90c0624446480421fac233739413dc"> 5756</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB9                        ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l05757"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae60d566699df87580584ed496681562"> 5757</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB10                       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l05758"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6325b37cc369b92b2334e482dbe3bf06"> 5758</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB11                       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l05759"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace846d293ac11d535ee2aad17cf099bc"> 5759</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB12                       ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l05760"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91b26397a75fc4c0124e84903d31221e"> 5760</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB13                       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l05761"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada2e01c05c216ba6ff4756d043297c0e"> 5761</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB14                       ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l05762"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeef08aa6565ff24bd9863b4b8a9c2ff5"> 5762</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB15                       ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l05763"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16c3ccb033b9541b57c338b9737f18dd"> 5763</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB16                       ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l05764"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad898ca382f57efb1842884d46217245c"> 5764</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB17                       ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l05765"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf419938e132cc1a0bf59a6c058e2c7c5"> 5765</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB18                       ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l05766"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae991abb6f2e64443be7e39633f192aba"> 5766</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB19                       ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l05767"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3738a42e2767c928de21a2f784ce6bce"> 5767</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB20                       ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l05768"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5cb252582e6b7bd706b37447f71d6cd"> 5768</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB21                       ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l05769"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae616e53b9d961571eea4ff2df31f8399"> 5769</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB22                       ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l05770"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2049c9bb27af3cde01334b1901aa417"> 5770</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB23                       ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l05771"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e69c2fd32e2c523c9e939df825fc605"> 5771</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB24                       ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l05772"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga659cc84b9186e279c37e88b94e1c9829"> 5772</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB25                       ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l05773"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43c9da5ad4c2d261858f73b779cc3dae"> 5773</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB26                       ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l05774"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a1ea8d66ada6cea7268fba151c00d91"> 5774</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB27                       ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l05775"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbd6032652515423412ad73b8a004bbb"> 5775</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB28                       ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l05776"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a991a0bb5a81748b091d6b96c59fc37"> 5776</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB29                       ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l05777"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedae5e816af0dd734311bf44be7571f2"> 5777</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB30                       ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l05778"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f88a239b8a39ff3343b1cfe70b06139"> 5778</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB31                       ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l05780"></a><span class="lineno"> 5780</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F8R2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05781"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cfe399fb494ff6ab1d5b91258c42764"> 5781</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB0                        ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l05782"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ca04b514b4d6a3b19619932513b8953"> 5782</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB1                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l05783"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4c3c099bf7db702b7bf5f71cddaaec2"> 5783</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB2                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l05784"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1e53037e7f7171d8a7358590f0e7420"> 5784</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB3                        ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l05785"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51e2af45725e06538c4d09ad07296316"> 5785</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB4                        ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l05786"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ee5e9d68190f0d41a5b8603d1933922"> 5786</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB5                        ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l05787"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66c636150cfad43a32652dba3ded8383"> 5787</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB6                        ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l05788"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0fc81a4ee32f76ce3a6fdbb3fc49425c"> 5788</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB7                        ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l05789"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68a36336242e8259c779f1c8f4544737"> 5789</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB8                        ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l05790"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0014717b3c4c65afb7542308980803d"> 5790</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB9                        ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l05791"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga315a7e30b95c05db01b7f56f4d825e62"> 5791</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB10                       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l05792"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga353aad2279bf6b72bd861f6c79253635"> 5792</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB11                       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l05793"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25193c4b44d05db08ba40f0e0f2c45e1"> 5793</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB12                       ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l05794"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4469bfc90525f84d9d04d3a4996997e6"> 5794</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB13                       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l05795"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b17ebf3dd1e53d8417f955ebcf743b3"> 5795</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB14                       ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l05796"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6db6c2262434fc76213a441d8ce2edf1"> 5796</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB15                       ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l05797"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a1e1e9aa84af36845402d19236c1214"> 5797</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB16                       ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l05798"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0a9ee665444a6b42e98e0f988d1ba7a"> 5798</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB17                       ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l05799"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16cde37565a3d3ec3a8c41013df6f6f1"> 5799</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB18                       ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l05800"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57ca000fea3be225ddf5f295437b6e36"> 5800</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB19                       ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l05801"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad60ee9ebdce23be6d2adca113ca918e8"> 5801</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB20                       ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l05802"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae186c9794783eb47b460532801afe43a"> 5802</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB21                       ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l05803"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga106a5e5b8ae8d683fcec85b076688f34"> 5803</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB22                       ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l05804"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1643a77c219a9b2706f438c5123bccc8"> 5804</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB23                       ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l05805"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab21aa6ed09bed09347e07dbcbd0e9e93"> 5805</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB24                       ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l05806"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8267e4cdc484abd75634469f9b255c5"> 5806</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB25                       ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l05807"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga697d286473e81666c91f28e853aab4ad"> 5807</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB26                       ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l05808"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga295c26638700a849ee3c6504caf6ceab"> 5808</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB27                       ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l05809"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f8469008983b405bfc5855258f4f6e6"> 5809</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB28                       ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l05810"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad18d894a75ebe73c0185d905cfb81dbf"> 5810</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB29                       ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l05811"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccdf92a69572b56641ddd2967c034a7a"> 5811</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB30                       ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l05812"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0636c9c9fd84e5e8d12e78f236f2a56c"> 5812</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB31                       ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l05814"></a><span class="lineno"> 5814</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F9R2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05815"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1209cec0d1199b7f74bb2e2b1cca424"> 5815</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB0                        ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l05816"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fd983be0f74b7f183261f21cd2f6910"> 5816</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB1                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l05817"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e363da951c1191e733a8bc603cda3f5"> 5817</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB2                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l05818"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabab5a59d405ae1684853988e95ab9844"> 5818</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB3                        ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l05819"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b5b46878001f43618c726b3429e4b50"> 5819</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB4                        ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l05820"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga582895a48cfeb8d7ecf6c9757ba0aa39"> 5820</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB5                        ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l05821"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe18a44ac1a9c4cf2a6e94bb946af17f"> 5821</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB6                        ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l05822"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae497ffa0ef246a52e57a394fa57e616d"> 5822</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB7                        ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l05823"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4eedc431183ceae7240d11afc05bacfa"> 5823</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB8                        ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l05824"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71d1294050a77f52ecd4b00568cd7477"> 5824</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB9                        ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l05825"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5adc0ffeba391461d887f5d176a9b5bd"> 5825</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB10                       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l05826"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga989f1dea5a35e78b08649ac699955563"> 5826</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB11                       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l05827"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b71e1b7db02ef8c5853534921b33aee"> 5827</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB12                       ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l05828"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48cff2713910823bbf9c8aeb399d6695"> 5828</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB13                       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l05829"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9e0057c4eb0f7238d2ec98ae0702ff3"> 5829</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB14                       ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l05830"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc16f71c9ee3bc56be17f7488c1df807"> 5830</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB15                       ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l05831"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3909a33262113171b7d4dc11fcf8c3b1"> 5831</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB16                       ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l05832"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8cead3f8d10075aa34c9446859356e2d"> 5832</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB17                       ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l05833"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7730d43a2cf07a1568ed738a4f69692"> 5833</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB18                       ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l05834"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b2f5ba8403cbd679694cf9665e2690f"> 5834</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB19                       ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l05835"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca5a17ed59696ed0572b80767c4bef81"> 5835</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB20                       ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l05836"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac318672024cefb98843d473cbb2d46b2"> 5836</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB21                       ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l05837"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3523d55c8cf0a308fea4837b00f89abb"> 5837</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB22                       ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l05838"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21d8d812323030dd39f417318c36b8dc"> 5838</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB23                       ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l05839"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga065bba6dde8a5b81b42c2618204bf0be"> 5839</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB24                       ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l05840"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade5290535026c192f7e94a4cb98e48b4"> 5840</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB25                       ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l05841"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac7e7544d60c3084da344ee20ab6a760"> 5841</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB26                       ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l05842"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae965845f1e45d1f45831be60829e63bc"> 5842</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB27                       ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l05843"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63bbecf009bf6bd61dc9e8fe0603da73"> 5843</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB28                       ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l05844"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga834cf606ef4b69b0c459b8cb9e836a9b"> 5844</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB29                       ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l05845"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c833e07b7a842ba7425291f628c9a11"> 5845</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB30                       ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l05846"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18ef7c7bae75406a267e6a333c549a9f"> 5846</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB31                       ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l05848"></a><span class="lineno"> 5848</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F10R2 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05849"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga616898121d5befed0eb5ab61492872f2"> 5849</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB0                       ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l05850"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa24b6ba1e723098e55e4affc793558c5"> 5850</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB1                       ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l05851"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b7fc9db4e77e216f37bf088d7b7703c"> 5851</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB2                       ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l05852"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2348cdfff622628147e2c1df0a35363c"> 5852</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB3                       ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l05853"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaebde0ea1e0aaf38fdcf1584e9c9b2063"> 5853</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB4                       ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l05854"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b5b32b71c86c6dc7040b3044be61af7"> 5854</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB5                       ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l05855"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9df7daa799c7c73d9a56de5f92285aca"> 5855</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB6                       ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l05856"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed755173b9d4375b40d73cab90396adc"> 5856</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB7                       ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l05857"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a8d08fea6e7307f6d1d602e113a6d27"> 5857</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB8                       ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l05858"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6aecdda55a484aa0e96c89f5d0f42aba"> 5858</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB9                       ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l05859"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4da658bf0a044b327c5efcc592e0ebe1"> 5859</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB10                      ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l05860"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6ec91db97da763ae1da98ef3a3f7fea"> 5860</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB11                      ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l05861"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62bba82d177602a29448acf481a7f691"> 5861</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB12                      ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l05862"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ce79aa37f7a175695fb910f986b7d81"> 5862</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB13                      ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l05863"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf31488587e33ea32b60a5c21f3e3aff"> 5863</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB14                      ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l05864"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8c7c289c07afb023bb3eedfe4d5a9b1"> 5864</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB15                      ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l05865"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74258ab493246fefc21ddc475dcfda4a"> 5865</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB16                      ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l05866"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabcf9f2daaa27f340a8cd4e64533f5caf"> 5866</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB17                      ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l05867"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b8ad53931f4cb3bebb3f557d8686066"> 5867</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB18                      ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l05868"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f0b00c508bddf59fd290091e738a340"> 5868</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB19                      ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l05869"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb9db852d4bf1332f748a0cfc0063364"> 5869</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB20                      ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l05870"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga616164fcd20341e4eed5b10a8fd2837c"> 5870</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB21                      ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l05871"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae70893925ea53547e9ce780c0480587b"> 5871</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB22                      ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l05872"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed74e80c74c6c5e12d26abbc0d923787"> 5872</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB23                      ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l05873"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaecb5b90d073107f3c5612379aaffa7ce"> 5873</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB24                      ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l05874"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga678702522f87f63edfcad21194be3c53"> 5874</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB25                      ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l05875"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4523c34e7f333636fade643b895b8f5"> 5875</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB26                      ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l05876"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf0e55fcb496970abe8fea481561f886"> 5876</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB27                      ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l05877"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e4683223d46d60897b2c46b02addec5"> 5877</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB28                      ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l05878"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6df50371abf968f0638faf7e0bf76cc8"> 5878</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB29                      ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l05879"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab294aa73a3fdfc60672b206bd57a1e08"> 5879</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB30                      ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l05880"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2de1906dc4119b37b29bbe25e3e6dbe0"> 5880</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB31                      ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l05882"></a><span class="lineno"> 5882</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F11R2 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05883"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacad6560088b586891d446952bbd8fbbe"> 5883</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB0                       ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l05884"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac81bc667cb0c63aa0448f6e0eb1d105d"> 5884</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB1                       ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l05885"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8dab8868637d6d6fb707b6a37a5989b5"> 5885</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB2                       ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l05886"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga559246cfa4658a5adaa282e4a3b35dd5"> 5886</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB3                       ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l05887"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga499aebdfc0c14b9c399698e28fde3e50"> 5887</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB4                       ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l05888"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1613d097fe5b7107ff36f97a9263bd38"> 5888</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB5                       ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l05889"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9db1830185822d66619059a644d86ffe"> 5889</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB6                       ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l05890"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab35bedade0c9f71455abfbbac2edee14"> 5890</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB7                       ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l05891"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac79ac007ffed536eedddffdd2615c5f7"> 5891</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB8                       ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l05892"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5900c2273c405ce35b9bd52b189c102"> 5892</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB9                       ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l05893"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9dad5ea347a6a928997a0a1c149369ce"> 5893</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB10                      ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l05894"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9285109080a523012f27b3bdbabc6949"> 5894</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB11                      ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l05895"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65cdf759738f8b0cb8c4c3231453aad8"> 5895</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB12                      ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l05896"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24a40efa6debcdcfef0f7ab6d8b3eb04"> 5896</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB13                      ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l05897"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa923634a3432436c4c84e65be1fd39d6"> 5897</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB14                      ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l05898"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65bae4ee01f83fe051acee8ee4c8a10e"> 5898</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB15                      ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l05899"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b6762f3642ce7a06fff58270ac9f53f"> 5899</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB16                      ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l05900"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69c7d6a41708543278980035b64bd31b"> 5900</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB17                      ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l05901"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88d6d67020cbc5a4d5f0b7c5dc488aa6"> 5901</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB18                      ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l05902"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07f4a8d606f2063be35b52e1fc5e4b58"> 5902</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB19                      ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l05903"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58c6e5b0076c31b7bee1c9aea94e11fb"> 5903</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB20                      ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l05904"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93bf815d462dc3a40725f73e107e11f5"> 5904</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB21                      ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l05905"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeebe934727476f5fde11c888c424c417"> 5905</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB22                      ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l05906"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8324877e56a61c15119f2ebf929894cc"> 5906</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB23                      ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l05907"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadfd994c36da11529ac494df973b5759c"> 5907</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB24                      ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l05908"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f3e9d272b625f7d6269057aee5d7761"> 5908</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB25                      ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l05909"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5da4d794a9797d14536197679b7b2b14"> 5909</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB26                      ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l05910"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9b9a815f36e7c2929f4313ca424c83a"> 5910</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB27                      ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l05911"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf162471f4c070d13fa409d44467373fc"> 5911</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB28                      ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l05912"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c301fd37e3fa27d3bd28a1f3f553e77"> 5912</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB29                      ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l05913"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bdc4ba1d0e44ba4d7a03cfd3197b687"> 5913</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB30                      ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l05914"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6525c1ff364a229c9ea1b353b11be8c3"> 5914</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB31                      ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l05916"></a><span class="lineno"> 5916</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F12R2 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05917"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5fd095552b3108c685514e78e43e52d"> 5917</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB0                       ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l05918"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga450e88e19b2e478e73cbc5eef74a72d2"> 5918</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB1                       ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l05919"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17875db304b98c38e627f7d7db339136"> 5919</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB2                       ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l05920"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2960fee8bc56574e1b51975da7d2f041"> 5920</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB3                       ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l05921"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b3b6f518fae0cb1123aa187138d90b6"> 5921</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB4                       ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l05922"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39cedc414fa80ef987825daf32e11ac4"> 5922</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB5                       ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l05923"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga10aa07474c2e7cf7f2845d0d2b2bd383"> 5923</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB6                       ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l05924"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga227ef5f36f6e03969cd952d62a3bc0a9"> 5924</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB7                       ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l05925"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a946c991cee617b322ff9a372af3512"> 5925</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB8                       ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l05926"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0ab582743e96fcd36662a9434b875bd"> 5926</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB9                       ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l05927"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga854c2b7108e33d263cc8269648f8bbbe"> 5927</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB10                      ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l05928"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ed3de0039e458bac5530d08c2e9af51"> 5928</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB11                      ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l05929"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadad0db6fe916794156f773e98b524b07"> 5929</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB12                      ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l05930"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7a50bd0de8b4e85d9e90c1f48ef7bc8"> 5930</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB13                      ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l05931"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c5558cc37c62c5570a5e2716e30ed99"> 5931</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB14                      ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l05932"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fa511d56f90a2ee10e44e56e378f7ed"> 5932</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB15                      ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l05933"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77ae08ea078773a1aecbf74e89dc2a5d"> 5933</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB16                      ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l05934"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a94ac3d4ba5c16a98fc04144ae3bb86"> 5934</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB17                      ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l05935"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9070c9b9eec5dea6b5c4cdbaa1d5918"> 5935</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB18                      ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l05936"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga758cacc8b96577bb3663da1fae36040b"> 5936</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB19                      ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l05937"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80db4704807d6df4aaee2eebfcf5210a"> 5937</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB20                      ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l05938"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3d3fb3a9b4b6b90139024bef933bc3d"> 5938</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB21                      ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l05939"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24e87973f51235e81195d84f78489cb0"> 5939</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB22                      ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l05940"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e917f2a362569d86a75a34eddce636c"> 5940</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB23                      ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l05941"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6e5f2c5de8981fbfc152926fc8fb057"> 5941</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB24                      ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l05942"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaad1149501e8f926a247aa532405c0b9"> 5942</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB25                      ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l05943"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53538969afd7e43cc7fed4c400ab6f5a"> 5943</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB26                      ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l05944"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74e04fa5d17a7cc7687c0ca40dd571ce"> 5944</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB27                      ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l05945"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc1d97354c1649fa5ddc46f4271297d9"> 5945</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB28                      ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l05946"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71b870003e469dcb24979e835a2f81a4"> 5946</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB29                      ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l05947"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2894b732a9683d32620fb90b06ba9f62"> 5947</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB30                      ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l05948"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab11cddebcb4e1ab70b7222a999d0c58a"> 5948</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB31                      ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l05950"></a><span class="lineno"> 5950</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F13R2 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05951"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b6865be0c757b49a250a537d73ae85e"> 5951</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB0                       ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l05952"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf18df9b2fd549b8991fdd9f8f94e7cbb"> 5952</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB1                       ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l05953"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga034e8f5b7675ce34eb2792531c7e174d"> 5953</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB2                       ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l05954"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf19767c0892dffb6eff8c5a3b0e254f5"> 5954</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB3                       ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l05955"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad03b0ab4d686a1ad858f1ba4b679fff9"> 5955</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB4                       ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l05956"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e37522978ae2e88c27f5604c5517d42"> 5956</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB5                       ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l05957"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bf6fff2ca4adf6e093a13b2db77adbb"> 5957</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB6                       ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l05958"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabca970c306c9c9b576ef3424f686f324"> 5958</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB7                       ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l05959"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae44e1d120c773c9dc26f418acf3cb6de"> 5959</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB8                       ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l05960"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga891d1d97e1a57c4cfa1a714b61b083eb"> 5960</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB9                       ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l05961"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb4be9c1da46b251c43c0aafe7b04497"> 5961</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB10                      ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l05962"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47f5215de00574378a489f90eb11eff4"> 5962</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB11                      ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l05963"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3bbd5350aeb18966e2a40e2dc4223e3"> 5963</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB12                      ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l05964"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2d97199e363dd56cd9a455aec75ef1c"> 5964</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB13                      ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l05965"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0731f4e60125130bebf88d33fd4ae3ca"> 5965</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB14                      ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l05966"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1683c0cc3b3143a919f4dd59243eba9f"> 5966</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB15                      ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l05967"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2ed74a0929c6d397c14f49f114f13bf"> 5967</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB16                      ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l05968"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafde6cdff22bf29d31b5be1b309fe4dde"> 5968</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB17                      ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l05969"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb873fa1c32fbf6c5a2f3be93ba2f2e6"> 5969</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB18                      ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l05970"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf82a4dfd4d3c7a13232479be997ed1f9"> 5970</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB19                      ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l05971"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7bf4384e44f002392339a71bc9c912c"> 5971</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB20                      ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l05972"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7023986be02dd8f736e04e658844061"> 5972</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB21                      ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l05973"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd059121f2a882342a409ebef8a96999"> 5973</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB22                      ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l05974"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ef57f88bf1e6e34b0096013278926c0"> 5974</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB23                      ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l05975"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4847de9f5b54fc5ce00e0fba69564d2d"> 5975</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB24                      ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l05976"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c415fa87c556bd8a4fc0f680d25f160"> 5976</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB25                      ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l05977"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20487222c41a08fe68b9ce58dfd52fff"> 5977</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB26                      ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l05978"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0d5ca021778a6e84fd3c0ad8981255d"> 5978</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB27                      ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l05979"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f0c8c09be20a14f29ab46d53dd712ba"> 5979</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB28                      ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l05980"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26161b84a5fc507f959b620c8e380703"> 5980</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB29                      ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l05981"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e753550a0a8547c7f64346e22925012"> 5981</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB30                      ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l05982"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga305ac04b1c5198a4f82c78c570ce7f97"> 5982</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB31                      ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l05984"></a><span class="lineno"> 5984</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05985"></a><span class="lineno"> 5985</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l05986"></a><span class="lineno"> 5986</span>&#160;<span class="comment">/*                        Serial Peripheral Interface                         */</span></div><div class="line"><a name="l05987"></a><span class="lineno"> 5987</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l05988"></a><span class="lineno"> 5988</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l05989"></a><span class="lineno"> 5989</span>&#160;</div><div class="line"><a name="l05990"></a><span class="lineno"> 5990</span>&#160;<span class="comment">/*******************  Bit definition for SPI_CR1 register  ********************/</span></div><div class="line"><a name="l05991"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97602d8ded14bbd2c1deadaf308755a3"> 5991</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_CPHA                        ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l05992"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2616a10f5118cdc68fbdf0582481e124"> 5992</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_CPOL                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l05993"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b3b6ae107fc37bf18e14506298d7a55"> 5993</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_MSTR                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l05995"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga261af22667719a32b3ce566c1e261936"> 5995</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_BR                          ((uint32_t)0x00000038)        </span></div><div class="line"><a name="l05996"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa364b123cf797044094cc229330ce321"> 5996</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_BR_0                        ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l05997"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45e93d18c8966964ed1926d5ca87ef46"> 5997</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_BR_1                        ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l05998"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28b823d564e9d90150bcc6744b4ed622"> 5998</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_BR_2                        ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l06000"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5a646d978d3b98eb7c6a5d95d75c3f9"> 6000</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_SPE                         ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l06001"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab929e9d5ddbb66f229c501ab18d0e6e8"> 6001</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_LSBFIRST                    ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l06002"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f154374b58c0234f82ea326cb303a1e"> 6002</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_SSI                         ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l06003"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e236047e05106cf1ba7929766311382"> 6003</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_SSM                         ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l06004"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ffecf774b84a8cdc11ab1f931791883"> 6004</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_RXONLY                      ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l06005"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ffabea0de695a19198d906bf6a1d9fd"> 6005</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_DFF                         ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l06006"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57072f13c2e54c12186ae8c5fdecb250"> 6006</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_CRCNEXT                     ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l06007"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9339b7c6466f09ad26c26b3bb81c51b"> 6007</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_CRCEN                       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l06008"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga378953916b7701bd49f063c0366b703f"> 6008</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_BIDIOE                      ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l06009"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43608d3c2959fc9ca64398d61cbf484e"> 6009</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_BIDIMODE                    ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l06011"></a><span class="lineno"> 6011</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SPI_CR2 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06012"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf23c590d98279634af05550702a806da"> 6012</a></span>&#160;<span class="preprocessor">#define  SPI_CR2_RXDMAEN                     ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l06013"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3eee671793983a3bd669c9173b2ce210"> 6013</a></span>&#160;<span class="preprocessor">#define  SPI_CR2_TXDMAEN                     ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l06014"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae94612b95395eff626f5f3d7d28352dd"> 6014</a></span>&#160;<span class="preprocessor">#define  SPI_CR2_SSOE                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l06015"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf18705567de7ab52a62e5ef3ba27418b"> 6015</a></span>&#160;<span class="preprocessor">#define  SPI_CR2_ERRIE                       ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l06016"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7d4c37fbbcced7f2a0421e6ffd103ea"> 6016</a></span>&#160;<span class="preprocessor">#define  SPI_CR2_RXNEIE                      ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l06017"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23f683a1252ccaf625cae1a978989b2c"> 6017</a></span>&#160;<span class="preprocessor">#define  SPI_CR2_TXEIE                       ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l06019"></a><span class="lineno"> 6019</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for SPI_SR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06020"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40e14de547aa06864abcd4b0422d8b48"> 6020</a></span>&#160;<span class="preprocessor">#define  SPI_SR_RXNE                         ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l06021"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bd5d21816947fcb25ccae7d3bf8eb2c"> 6021</a></span>&#160;<span class="preprocessor">#define  SPI_SR_TXE                          ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l06022"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81bd052f0b2e819ddd6bb16c2292a2de"> 6022</a></span>&#160;<span class="preprocessor">#define  SPI_SR_CHSIDE                       ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l06023"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13d3292e963499c0e9a36869909229e6"> 6023</a></span>&#160;<span class="preprocessor">#define  SPI_SR_UDR                          ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l06024"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69e543fa9584fd636032a3ee735f750b"> 6024</a></span>&#160;<span class="preprocessor">#define  SPI_SR_CRCERR                       ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l06025"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabaa043349833dc7b8138969c64f63adf"> 6025</a></span>&#160;<span class="preprocessor">#define  SPI_SR_MODF                         ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l06026"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8d902302c5eb81ce4a57029de281232"> 6026</a></span>&#160;<span class="preprocessor">#define  SPI_SR_OVR                          ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l06027"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3498df67729ae048dc5f315ef7c16bf"> 6027</a></span>&#160;<span class="preprocessor">#define  SPI_SR_BSY                          ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l06029"></a><span class="lineno"> 6029</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for SPI_DR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06030"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4da7d7f05a28d1aaa52ec557e55e1ad"> 6030</a></span>&#160;<span class="preprocessor">#define  SPI_DR_DR                           ((uint32_t)0x0000FFFF)        </span></div><div class="line"><a name="l06032"></a><span class="lineno"> 6032</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SPI_CRCPR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06033"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae968658ab837800723eafcc21af10247"> 6033</a></span>&#160;<span class="preprocessor">#define  SPI_CRCPR_CRCPOLY                   ((uint32_t)0x0000FFFF)        </span></div><div class="line"><a name="l06035"></a><span class="lineno"> 6035</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SPI_RXCRCR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06036"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a01a578c2c7bb4e587a8f1610843181"> 6036</a></span>&#160;<span class="preprocessor">#define  SPI_RXCRCR_RXCRC                    ((uint32_t)0x0000FFFF)        </span></div><div class="line"><a name="l06038"></a><span class="lineno"> 6038</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SPI_TXCRCR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06039"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c69dc721e89e40056999b64572dff09"> 6039</a></span>&#160;<span class="preprocessor">#define  SPI_TXCRCR_TXCRC                    ((uint32_t)0x0000FFFF)        </span></div><div class="line"><a name="l06041"></a><span class="lineno"> 6041</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SPI_I2SCFGR register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06042"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c362b3d703698a7891f032f6b29056f"> 6042</a></span>&#160;<span class="preprocessor">#define  SPI_I2SCFGR_CHLEN                   ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l06044"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc12f9d2003ab169a3f68e9d809f84ae"> 6044</a></span>&#160;<span class="preprocessor">#define  SPI_I2SCFGR_DATLEN                  ((uint32_t)0x00000006)        </span></div><div class="line"><a name="l06045"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa20ad624085d2e533eea3662cb03d8fa"> 6045</a></span>&#160;<span class="preprocessor">#define  SPI_I2SCFGR_DATLEN_0                ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l06046"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf6e940d195fa1633cb1b23414f00412"> 6046</a></span>&#160;<span class="preprocessor">#define  SPI_I2SCFGR_DATLEN_1                ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l06048"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c5be1f1c8b4689643e04cd5034e7f5f"> 6048</a></span>&#160;<span class="preprocessor">#define  SPI_I2SCFGR_CKPOL                   ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l06050"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a822a80be3a51524b42491248f8031f"> 6050</a></span>&#160;<span class="preprocessor">#define  SPI_I2SCFGR_I2SSTD                  ((uint32_t)0x00000030)        </span></div><div class="line"><a name="l06051"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafeba0a45703463dfe05334364bdacbe8"> 6051</a></span>&#160;<span class="preprocessor">#define  SPI_I2SCFGR_I2SSTD_0                ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l06052"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0142a3667f59bce9bae80d31e88a124a"> 6052</a></span>&#160;<span class="preprocessor">#define  SPI_I2SCFGR_I2SSTD_1                ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l06054"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66a29efc32a31f903e89b7ddcd20857b"> 6054</a></span>&#160;<span class="preprocessor">#define  SPI_I2SCFGR_PCMSYNC                 ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l06056"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf09fd11f6f97000266b30b015bf2cb68"> 6056</a></span>&#160;<span class="preprocessor">#define  SPI_I2SCFGR_I2SCFG                  ((uint32_t)0x00000300)        </span></div><div class="line"><a name="l06057"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga421c94680ee8a2583419e2b0c89e995e"> 6057</a></span>&#160;<span class="preprocessor">#define  SPI_I2SCFGR_I2SCFG_0                ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l06058"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80c398b9e79fcc61a497f9d7dd910352"> 6058</a></span>&#160;<span class="preprocessor">#define  SPI_I2SCFGR_I2SCFG_1                ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l06060"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30d76c7552c91bbd5cbac70d9c56ebb3"> 6060</a></span>&#160;<span class="preprocessor">#define  SPI_I2SCFGR_I2SE                    ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l06061"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae99763414b3c2f11fcfecb1f93eb6701"> 6061</a></span>&#160;<span class="preprocessor">#define  SPI_I2SCFGR_I2SMOD                  ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l06063"></a><span class="lineno"> 6063</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SPI_I2SPR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06064"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga406ce88b2580a421f5b28bdbeb303543"> 6064</a></span>&#160;<span class="preprocessor">#define  SPI_I2SPR_I2SDIV                    ((uint32_t)0x000000FF)        </span></div><div class="line"><a name="l06065"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d6d4136a5ae12f9bd5940324282355a"> 6065</a></span>&#160;<span class="preprocessor">#define  SPI_I2SPR_ODD                       ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l06066"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25669c3686c0c577d2d371ac09200ff0"> 6066</a></span>&#160;<span class="preprocessor">#define  SPI_I2SPR_MCKOE                     ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l06068"></a><span class="lineno"> 6068</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06069"></a><span class="lineno"> 6069</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l06070"></a><span class="lineno"> 6070</span>&#160;<span class="comment">/*                      Inter-integrated Circuit Interface                    */</span></div><div class="line"><a name="l06071"></a><span class="lineno"> 6071</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l06072"></a><span class="lineno"> 6072</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l06073"></a><span class="lineno"> 6073</span>&#160;</div><div class="line"><a name="l06074"></a><span class="lineno"> 6074</span>&#160;<span class="comment">/*******************  Bit definition for I2C_CR1 register  ********************/</span></div><div class="line"><a name="l06075"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga953b0d38414808db79da116842ed3262"> 6075</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_PE                          ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l06076"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4cfee7b020a49bd037fa7cf27c796abc"> 6076</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_SMBUS                       ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l06077"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga001198ff898802888edf58f56d5371c9"> 6077</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_SMBTYPE                     ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l06078"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4598185d9092edfbf943464bcbb342ac"> 6078</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_ENARP                       ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l06079"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40d2eb849f9d55e6298035b61e84ca42"> 6079</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_ENPEC                       ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l06080"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d8c219193b11f8507d7b85831d14912"> 6080</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_ENGC                        ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l06081"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga197aaca79f64e832af3a0a0864c2a08c"> 6081</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_NOSTRETCH                   ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l06082"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ca7f18dd5bc1130dbefae4ff8736143"> 6082</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_START                       ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l06083"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace70293f3dfa24d448b600fc58e45223"> 6083</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_STOP                        ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l06084"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf933b105259a4bc46a957576adb8d96d"> 6084</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_ACK                         ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l06085"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34721958229a5983f2e95dfeaa8e55c3"> 6085</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_POS                         ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l06086"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4d0119253d93a106b5ca704e5020c12"> 6086</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_PEC                         ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l06087"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56729ccf93c5d9f5b5b05002e3a2323c"> 6087</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_ALERT                       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l06088"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8dc661ef13da02e5bcb943f2003d576d"> 6088</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_SWRST                       ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l06090"></a><span class="lineno"> 6090</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for I2C_CR2 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06091"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga293fbe15ed5fd1fc95915bd6437859e7"> 6091</a></span>&#160;<span class="preprocessor">#define  I2C_CR2_FREQ                        ((uint32_t)0x0000003F)        </span></div><div class="line"><a name="l06092"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09d944f5260f40a0eb714d41859e0d23"> 6092</a></span>&#160;<span class="preprocessor">#define  I2C_CR2_FREQ_0                      ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l06093"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25ab0ef2a7795e3326900b277479d89c"> 6093</a></span>&#160;<span class="preprocessor">#define  I2C_CR2_FREQ_1                      ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l06094"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga657af5a02534cc900cbddc260319d845"> 6094</a></span>&#160;<span class="preprocessor">#define  I2C_CR2_FREQ_2                      ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l06095"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga655214f8327fd1322998c9d8bffe308d"> 6095</a></span>&#160;<span class="preprocessor">#define  I2C_CR2_FREQ_3                      ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l06096"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3382a7262743bc824985af7339449386"> 6096</a></span>&#160;<span class="preprocessor">#define  I2C_CR2_FREQ_4                      ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l06097"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3b1a2b777fcf158c9e4264485682a20"> 6097</a></span>&#160;<span class="preprocessor">#define  I2C_CR2_FREQ_5                      ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l06099"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f14ae48e4609c2b3645211234cba974"> 6099</a></span>&#160;<span class="preprocessor">#define  I2C_CR2_ITERREN                     ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l06100"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b1ebaf8173090ec469b055b98e585d2"> 6100</a></span>&#160;<span class="preprocessor">#define  I2C_CR2_ITEVTEN                     ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l06101"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2efbe5d96ed0ce447a45a62e8317a68a"> 6101</a></span>&#160;<span class="preprocessor">#define  I2C_CR2_ITBUFEN                     ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l06102"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb81d5c91486b873bd0bf279a4ffcf69"> 6102</a></span>&#160;<span class="preprocessor">#define  I2C_CR2_DMAEN                       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l06103"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a0955008cbabbb6b726ba0b4f8da609"> 6103</a></span>&#160;<span class="preprocessor">#define  I2C_CR2_LAST                        ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l06105"></a><span class="lineno"> 6105</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for I2C_OAR1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06106"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8250616a993a5f2bb04cd0f116005864"> 6106</a></span>&#160;<span class="preprocessor">#define  I2C_OAR1_ADD1_7                     ((uint32_t)0x000000FE)        </span></div><div class="line"><a name="l06107"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8141dcd63a8429a64d488cc78ef3ec1"> 6107</a></span>&#160;<span class="preprocessor">#define  I2C_OAR1_ADD8_9                     ((uint32_t)0x00000300)        </span></div><div class="line"><a name="l06109"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b7c20c81f79d17921718412b8fca6d7"> 6109</a></span>&#160;<span class="preprocessor">#define  I2C_OAR1_ADD0                       ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l06110"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga499a61f0013c5c6fe38b848901f58769"> 6110</a></span>&#160;<span class="preprocessor">#define  I2C_OAR1_ADD1                       ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l06111"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab44a263e36a7f34d922ff124aebd99c3"> 6111</a></span>&#160;<span class="preprocessor">#define  I2C_OAR1_ADD2                       ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l06112"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9584dca3b1b414a63cf7ba75e557155b"> 6112</a></span>&#160;<span class="preprocessor">#define  I2C_OAR1_ADD3                       ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l06113"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga110b915b907f4bf29ff03da1f077bd97"> 6113</a></span>&#160;<span class="preprocessor">#define  I2C_OAR1_ADD4                       ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l06114"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0856dee2657cf0a04d79084da86988ca"> 6114</a></span>&#160;<span class="preprocessor">#define  I2C_OAR1_ADD5                       ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l06115"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5507af6154f60125dadc4654f57776ca"> 6115</a></span>&#160;<span class="preprocessor">#define  I2C_OAR1_ADD6                       ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l06116"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca710515f0aac5abdac02a630e09097c"> 6116</a></span>&#160;<span class="preprocessor">#define  I2C_OAR1_ADD7                       ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l06117"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab945eba8b842a253cc64cce722537264"> 6117</a></span>&#160;<span class="preprocessor">#define  I2C_OAR1_ADD8                       ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l06118"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga10cf2dfc6b1ed55413be06acca413430"> 6118</a></span>&#160;<span class="preprocessor">#define  I2C_OAR1_ADD9                       ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l06120"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d8df80cd27313c896e887aae81fa639"> 6120</a></span>&#160;<span class="preprocessor">#define  I2C_OAR1_ADDMODE                    ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l06122"></a><span class="lineno"> 6122</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for I2C_OAR2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06123"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab83ed1ee64439cb2734a708445f37e94"> 6123</a></span>&#160;<span class="preprocessor">#define  I2C_OAR2_ENDUAL                     ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l06124"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd3d8fd1de1f16d051efb52dd3d657c4"> 6124</a></span>&#160;<span class="preprocessor">#define  I2C_OAR2_ADD2                       ((uint32_t)0x000000FE)        </span></div><div class="line"><a name="l06126"></a><span class="lineno"> 6126</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for I2C_SR1 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06127"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6935c920da59d755d0cf834548a70ec4"> 6127</a></span>&#160;<span class="preprocessor">#define  I2C_SR1_SB                          ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l06128"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3db361a4d9dd84b187085a11d933b45d"> 6128</a></span>&#160;<span class="preprocessor">#define  I2C_SR1_ADDR                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l06129"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb279f85d78cfe5abd3eeb0b40a65ab1"> 6129</a></span>&#160;<span class="preprocessor">#define  I2C_SR1_BTF                         ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l06130"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6faaa55a1e48aa7c1f2b69669901445d"> 6130</a></span>&#160;<span class="preprocessor">#define  I2C_SR1_ADD10                       ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l06131"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaafcea4cdbe2f6da31566c897fa893a7c"> 6131</a></span>&#160;<span class="preprocessor">#define  I2C_SR1_STOPF                       ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l06132"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6ebe33c992611bc2e25bbb01c1441a5"> 6132</a></span>&#160;<span class="preprocessor">#define  I2C_SR1_RXNE                        ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l06133"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdc4da49c163910203255e384591b6f7"> 6133</a></span>&#160;<span class="preprocessor">#define  I2C_SR1_TXE                         ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l06134"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d12990c90ab0757dcfea150ea50b227"> 6134</a></span>&#160;<span class="preprocessor">#define  I2C_SR1_BERR                        ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l06135"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbc52f6ec6172c71d8b026a22c2f69d2"> 6135</a></span>&#160;<span class="preprocessor">#define  I2C_SR1_ARLO                        ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l06136"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62aa2496d4b3955214a16a7bd998fd88"> 6136</a></span>&#160;<span class="preprocessor">#define  I2C_SR1_AF                          ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l06137"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad42d2435d2e64bf710c701c9b17adfb4"> 6137</a></span>&#160;<span class="preprocessor">#define  I2C_SR1_OVR                         ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l06138"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b2976279024e832e53ad12796a7bb71"> 6138</a></span>&#160;<span class="preprocessor">#define  I2C_SR1_PECERR                      ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l06139"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef3a1e4921d7c509d1b639c67882c4c9"> 6139</a></span>&#160;<span class="preprocessor">#define  I2C_SR1_TIMEOUT                     ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l06140"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8df36c38deb8791d0ac3cb5881298c1c"> 6140</a></span>&#160;<span class="preprocessor">#define  I2C_SR1_SMBALERT                    ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l06142"></a><span class="lineno"> 6142</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for I2C_SR2 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06143"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75cc361adf0e72e33d6771ebfa17b52d"> 6143</a></span>&#160;<span class="preprocessor">#define  I2C_SR2_MSL                         ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l06144"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b1e75a82da73ae2873cff1cd27c3179"> 6144</a></span>&#160;<span class="preprocessor">#define  I2C_SR2_BUSY                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l06145"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga288b20416b42a79e591aa80d9a690fca"> 6145</a></span>&#160;<span class="preprocessor">#define  I2C_SR2_TRA                         ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l06146"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3aeb79cbe04f7ec1e3c2615921c4fab"> 6146</a></span>&#160;<span class="preprocessor">#define  I2C_SR2_GENCALL                     ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l06147"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcf50334903013177a8c6f4e36b8d6fe"> 6147</a></span>&#160;<span class="preprocessor">#define  I2C_SR2_SMBDEFAULT                  ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l06148"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa07cf3e404f9f57e98d1ba3793079c80"> 6148</a></span>&#160;<span class="preprocessor">#define  I2C_SR2_SMBHOST                     ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l06149"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79a6a21835e06d9bc48009f4269b7798"> 6149</a></span>&#160;<span class="preprocessor">#define  I2C_SR2_DUALF                       ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l06150"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a4fd5d9c9e2593be920d19a5f6ae732"> 6150</a></span>&#160;<span class="preprocessor">#define  I2C_SR2_PEC                         ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l06152"></a><span class="lineno"> 6152</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for I2C_CCR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06153"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c8cb2bd83dd7dbdcf6ca4bbf4a841de"> 6153</a></span>&#160;<span class="preprocessor">#define  I2C_CCR_CCR                         ((uint32_t)0x00000FFF)        </span></div><div class="line"><a name="l06154"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga851c8a6b598d54c1a805b1632a4078e5"> 6154</a></span>&#160;<span class="preprocessor">#define  I2C_CCR_DUTY                        ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l06155"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea64e5d7eba609ac9a84964bc0bc2def"> 6155</a></span>&#160;<span class="preprocessor">#define  I2C_CCR_FS                          ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l06157"></a><span class="lineno"> 6157</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for I2C_TRISE register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06158"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff77a39aba630647af62dc7f1a5dc218"> 6158</a></span>&#160;<span class="preprocessor">#define  I2C_TRISE_TRISE                     ((uint32_t)0x0000003F)        </span></div><div class="line"><a name="l06160"></a><span class="lineno"> 6160</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06161"></a><span class="lineno"> 6161</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l06162"></a><span class="lineno"> 6162</span>&#160;<span class="comment">/*         Universal Synchronous Asynchronous Receiver Transmitter            */</span></div><div class="line"><a name="l06163"></a><span class="lineno"> 6163</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l06164"></a><span class="lineno"> 6164</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l06165"></a><span class="lineno"> 6165</span>&#160;</div><div class="line"><a name="l06166"></a><span class="lineno"> 6166</span>&#160;<span class="comment">/*******************  Bit definition for USART_SR register  *******************/</span></div><div class="line"><a name="l06167"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac88be3484245af8c1b271ae5c1b97a14"> 6167</a></span>&#160;<span class="preprocessor">#define  USART_SR_PE                         ((uint32_t)0x00000001)            </span></div><div class="line"><a name="l06168"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9eb6fd3f820bd12e0b5a981de1894804"> 6168</a></span>&#160;<span class="preprocessor">#define  USART_SR_FE                         ((uint32_t)0x00000002)            </span></div><div class="line"><a name="l06169"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8938468c5666a8305ade6d80d467c572"> 6169</a></span>&#160;<span class="preprocessor">#define  USART_SR_NE                         ((uint32_t)0x00000004)            </span></div><div class="line"><a name="l06170"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4560fc7a60df4bdf402fc7219ae7b558"> 6170</a></span>&#160;<span class="preprocessor">#define  USART_SR_ORE                        ((uint32_t)0x00000008)            </span></div><div class="line"><a name="l06171"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga336fa8c9965ce18c10972ac80ded611f"> 6171</a></span>&#160;<span class="preprocessor">#define  USART_SR_IDLE                       ((uint32_t)0x00000010)            </span></div><div class="line"><a name="l06172"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0c99e2bb265b3d58a91aca7a93f7836"> 6172</a></span>&#160;<span class="preprocessor">#define  USART_SR_RXNE                       ((uint32_t)0x00000020)            </span></div><div class="line"><a name="l06173"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76229b05ac37a5a688e6ba45851a29f1"> 6173</a></span>&#160;<span class="preprocessor">#define  USART_SR_TC                         ((uint32_t)0x00000040)            </span></div><div class="line"><a name="l06174"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65e9cddf0890113d405342f1d8b5b980"> 6174</a></span>&#160;<span class="preprocessor">#define  USART_SR_TXE                        ((uint32_t)0x00000080)            </span></div><div class="line"><a name="l06175"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b868b59576f42421226d35628c6b628"> 6175</a></span>&#160;<span class="preprocessor">#define  USART_SR_LBD                        ((uint32_t)0x00000100)            </span></div><div class="line"><a name="l06176"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9250ae2793db0541e6c4bb8837424541"> 6176</a></span>&#160;<span class="preprocessor">#define  USART_SR_CTS                        ((uint32_t)0x00000200)            </span></div><div class="line"><a name="l06178"></a><span class="lineno"> 6178</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for USART_DR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06179"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad84ad1e1d0202b41021e2d6e40486bff"> 6179</a></span>&#160;<span class="preprocessor">#define  USART_DR_DR                         ((uint32_t)0x000001FF)            </span></div><div class="line"><a name="l06181"></a><span class="lineno"> 6181</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for USART_BRR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06182"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9dfae31be4ec2c8a3b0905eff30c7046"> 6182</a></span>&#160;<span class="preprocessor">#define  USART_BRR_DIV_Fraction              ((uint32_t)0x0000000F)            </span></div><div class="line"><a name="l06183"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60cfa3802798306b86231f828ed2e71e"> 6183</a></span>&#160;<span class="preprocessor">#define  USART_BRR_DIV_Mantissa              ((uint32_t)0x0000FFF0)            </span></div><div class="line"><a name="l06185"></a><span class="lineno"> 6185</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for USART_CR1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06186"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac457c519baa28359ab7959fbe0c5cda1"> 6186</a></span>&#160;<span class="preprocessor">#define  USART_CR1_SBK                       ((uint32_t)0x00000001)            </span></div><div class="line"><a name="l06187"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7d61ab5a4e2beaa3f591c56bd15a27b"> 6187</a></span>&#160;<span class="preprocessor">#define  USART_CR1_RWU                       ((uint32_t)0x00000002)            </span></div><div class="line"><a name="l06188"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada0d5d407a22264de847bc1b40a17aeb"> 6188</a></span>&#160;<span class="preprocessor">#define  USART_CR1_RE                        ((uint32_t)0x00000004)            </span></div><div class="line"><a name="l06189"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade7f090b04fd78b755b43357ecaa9622"> 6189</a></span>&#160;<span class="preprocessor">#define  USART_CR1_TE                        ((uint32_t)0x00000008)            </span></div><div class="line"><a name="l06190"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5221d09eebd12445a20f221bf98066f8"> 6190</a></span>&#160;<span class="preprocessor">#define  USART_CR1_IDLEIE                    ((uint32_t)0x00000010)            </span></div><div class="line"><a name="l06191"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91118f867adfdb2e805beea86666de04"> 6191</a></span>&#160;<span class="preprocessor">#define  USART_CR1_RXNEIE                    ((uint32_t)0x00000020)            </span></div><div class="line"><a name="l06192"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa17130690a1ca95b972429eb64d4254e"> 6192</a></span>&#160;<span class="preprocessor">#define  USART_CR1_TCIE                      ((uint32_t)0x00000040)            </span></div><div class="line"><a name="l06193"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70422871d15f974b464365e7fe1877e9"> 6193</a></span>&#160;<span class="preprocessor">#define  USART_CR1_TXEIE                     ((uint32_t)0x00000080)            </span></div><div class="line"><a name="l06194"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27405d413b6d355ccdb076d52fef6875"> 6194</a></span>&#160;<span class="preprocessor">#define  USART_CR1_PEIE                      ((uint32_t)0x00000100)            </span></div><div class="line"><a name="l06195"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e159d36ab2c93a2c1942df60e9eebbe"> 6195</a></span>&#160;<span class="preprocessor">#define  USART_CR1_PS                        ((uint32_t)0x00000200)            </span></div><div class="line"><a name="l06196"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60f8fcf084f9a8514efafb617c70b074"> 6196</a></span>&#160;<span class="preprocessor">#define  USART_CR1_PCE                       ((uint32_t)0x00000400)            </span></div><div class="line"><a name="l06197"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad831dfc169fcf14b7284984dbecf322d"> 6197</a></span>&#160;<span class="preprocessor">#define  USART_CR1_WAKE                      ((uint32_t)0x00000800)            </span></div><div class="line"><a name="l06198"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95f0288b9c6aaeca7cb6550a2e6833e2"> 6198</a></span>&#160;<span class="preprocessor">#define  USART_CR1_M                         ((uint32_t)0x00001000)            </span></div><div class="line"><a name="l06199"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bb650676aaae4a5203f372d497d5947"> 6199</a></span>&#160;<span class="preprocessor">#define  USART_CR1_UE                        ((uint32_t)0x00002000)            </span></div><div class="line"><a name="l06201"></a><span class="lineno"> 6201</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for USART_CR2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06202"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ee77fac25142271ad56d49685e518b3"> 6202</a></span>&#160;<span class="preprocessor">#define  USART_CR2_ADD                       ((uint32_t)0x0000000F)            </span></div><div class="line"><a name="l06203"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f9bc41700717fd93548e0e95b6072ed"> 6203</a></span>&#160;<span class="preprocessor">#define  USART_CR2_LBDL                      ((uint32_t)0x00000020)            </span></div><div class="line"><a name="l06204"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa02ef5d22553f028ea48e5d9f08192b4"> 6204</a></span>&#160;<span class="preprocessor">#define  USART_CR2_LBDIE                     ((uint32_t)0x00000040)            </span></div><div class="line"><a name="l06205"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a62e93ae7864e89622bdd92508b615e"> 6205</a></span>&#160;<span class="preprocessor">#define  USART_CR2_LBCL                      ((uint32_t)0x00000100)            </span></div><div class="line"><a name="l06206"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga362976ce813e58310399d113d2cf09cb"> 6206</a></span>&#160;<span class="preprocessor">#define  USART_CR2_CPHA                      ((uint32_t)0x00000200)            </span></div><div class="line"><a name="l06207"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbb4336ac93d94d4e78f9fb7b3a0dc68"> 6207</a></span>&#160;<span class="preprocessor">#define  USART_CR2_CPOL                      ((uint32_t)0x00000400)            </span></div><div class="line"><a name="l06208"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42a396cde02ffa0c4d3fd9817b6af853"> 6208</a></span>&#160;<span class="preprocessor">#define  USART_CR2_CLKEN                     ((uint32_t)0x00000800)            </span></div><div class="line"><a name="l06210"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf993e483318ebcecffd18649de766dc6"> 6210</a></span>&#160;<span class="preprocessor">#define  USART_CR2_STOP                      ((uint32_t)0x00003000)            </span></div><div class="line"><a name="l06211"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee6ee01c6e5325b378b2209ef20d0a61"> 6211</a></span>&#160;<span class="preprocessor">#define  USART_CR2_STOP_0                    ((uint32_t)0x00001000)            </span></div><div class="line"><a name="l06212"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b24d14f0e5d1c76c878b08aad44d02b"> 6212</a></span>&#160;<span class="preprocessor">#define  USART_CR2_STOP_1                    ((uint32_t)0x00002000)            </span></div><div class="line"><a name="l06214"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8931efa62c29d92f5c0ec5a05f907ef"> 6214</a></span>&#160;<span class="preprocessor">#define  USART_CR2_LINEN                     ((uint32_t)0x00004000)            </span></div><div class="line"><a name="l06216"></a><span class="lineno"> 6216</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for USART_CR3 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06217"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaed1a39c551b1641128f81893ff558d0"> 6217</a></span>&#160;<span class="preprocessor">#define  USART_CR3_EIE                       ((uint32_t)0x00000001)            </span></div><div class="line"><a name="l06218"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31c66373bfbae7724c836ac63b8411dd"> 6218</a></span>&#160;<span class="preprocessor">#define  USART_CR3_IREN                      ((uint32_t)0x00000002)            </span></div><div class="line"><a name="l06219"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22af8d399f1adda62e31186f0309af80"> 6219</a></span>&#160;<span class="preprocessor">#define  USART_CR3_IRLP                      ((uint32_t)0x00000004)            </span></div><div class="line"><a name="l06220"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac71129810fab0b46d91161a39e3f8d01"> 6220</a></span>&#160;<span class="preprocessor">#define  USART_CR3_HDSEL                     ((uint32_t)0x00000008)            </span></div><div class="line"><a name="l06221"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f3b70b2ee9ff0b59e952fd7ab04373c"> 6221</a></span>&#160;<span class="preprocessor">#define  USART_CR3_NACK                      ((uint32_t)0x00000010)            </span></div><div class="line"><a name="l06222"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9180b9249a26988f71d4bb2b0c3eec27"> 6222</a></span>&#160;<span class="preprocessor">#define  USART_CR3_SCEN                      ((uint32_t)0x00000020)            </span></div><div class="line"><a name="l06223"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff130f15493c765353ec2fd605667c5a"> 6223</a></span>&#160;<span class="preprocessor">#define  USART_CR3_DMAR                      ((uint32_t)0x00000040)            </span></div><div class="line"><a name="l06224"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bb515d3814d448f84e2c98bf44f3993"> 6224</a></span>&#160;<span class="preprocessor">#define  USART_CR3_DMAT                      ((uint32_t)0x00000080)            </span></div><div class="line"><a name="l06225"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c5d6fcd84a4728cda578a0339b4cac2"> 6225</a></span>&#160;<span class="preprocessor">#define  USART_CR3_RTSE                      ((uint32_t)0x00000100)            </span></div><div class="line"><a name="l06226"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa125f026b1ca2d76eab48b191baed265"> 6226</a></span>&#160;<span class="preprocessor">#define  USART_CR3_CTSE                      ((uint32_t)0x00000200)            </span></div><div class="line"><a name="l06227"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga636d5ec2e9556949fc68d13ad45a1e90"> 6227</a></span>&#160;<span class="preprocessor">#define  USART_CR3_CTSIE                     ((uint32_t)0x00000400)            </span></div><div class="line"><a name="l06229"></a><span class="lineno"> 6229</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for USART_GTPR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06230"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0b423f0f4baf7d510ea70477e5c9203"> 6230</a></span>&#160;<span class="preprocessor">#define  USART_GTPR_PSC                      ((uint32_t)0x000000FF)            </span></div><div class="line"><a name="l06231"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c49c90d83a0e3746b56b2a0a3b0ddcb"> 6231</a></span>&#160;<span class="preprocessor">#define  USART_GTPR_PSC_0                    ((uint32_t)0x00000001)            </span></div><div class="line"><a name="l06232"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8eab5000ab993991d0da8ffbd386c92b"> 6232</a></span>&#160;<span class="preprocessor">#define  USART_GTPR_PSC_1                    ((uint32_t)0x00000002)            </span></div><div class="line"><a name="l06233"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d74604b6e1ab08a45ea4fe6b3f6b5cd"> 6233</a></span>&#160;<span class="preprocessor">#define  USART_GTPR_PSC_2                    ((uint32_t)0x00000004)            </span></div><div class="line"><a name="l06234"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b6b237fcac675f8f047c4ff64248486"> 6234</a></span>&#160;<span class="preprocessor">#define  USART_GTPR_PSC_3                    ((uint32_t)0x00000008)            </span></div><div class="line"><a name="l06235"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1c0e92df8edb974008b3d37d12f655a"> 6235</a></span>&#160;<span class="preprocessor">#define  USART_GTPR_PSC_4                    ((uint32_t)0x00000010)            </span></div><div class="line"><a name="l06236"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12dda4877432bc181c9684b0830b1b7b"> 6236</a></span>&#160;<span class="preprocessor">#define  USART_GTPR_PSC_5                    ((uint32_t)0x00000020)            </span></div><div class="line"><a name="l06237"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga045e834b03e7a06b2005a13923af424a"> 6237</a></span>&#160;<span class="preprocessor">#define  USART_GTPR_PSC_6                    ((uint32_t)0x00000040)            </span></div><div class="line"><a name="l06238"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3da67d3c9c3abf436098a86477d2dfc"> 6238</a></span>&#160;<span class="preprocessor">#define  USART_GTPR_PSC_7                    ((uint32_t)0x00000080)            </span></div><div class="line"><a name="l06240"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e927fad0bfa430f54007e158e01f43b"> 6240</a></span>&#160;<span class="preprocessor">#define  USART_GTPR_GT                       ((uint32_t)0x0000FF00)            </span></div><div class="line"><a name="l06242"></a><span class="lineno"> 6242</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06243"></a><span class="lineno"> 6243</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l06244"></a><span class="lineno"> 6244</span>&#160;<span class="comment">/*                                 Debug MCU                                  */</span></div><div class="line"><a name="l06245"></a><span class="lineno"> 6245</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l06246"></a><span class="lineno"> 6246</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l06247"></a><span class="lineno"> 6247</span>&#160;</div><div class="line"><a name="l06248"></a><span class="lineno"> 6248</span>&#160;<span class="comment">/****************  Bit definition for DBGMCU_IDCODE register  *****************/</span></div><div class="line"><a name="l06249"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd961fcddc40341a817a9ec85b7c80ac"> 6249</a></span>&#160;<span class="preprocessor">#define  DBGMCU_IDCODE_DEV_ID                ((uint32_t)0x00000FFF)        </span></div><div class="line"><a name="l06251"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga887eb26364a8693355024ca203323165"> 6251</a></span>&#160;<span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID                ((uint32_t)0xFFFF0000)        </span></div><div class="line"><a name="l06252"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga223ec71b13697d1d94ac910d74dda1a4"> 6252</a></span>&#160;<span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_0              ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l06253"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c43be5f3bf427d9e5c5cb53c71c56c5"> 6253</a></span>&#160;<span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_1              ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l06254"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd0c09bab9658d492fadbb6d8e926ead"> 6254</a></span>&#160;<span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_2              ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l06255"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1591e5e3e0ac1cf9a677e4ee7de14736"> 6255</a></span>&#160;<span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_3              ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l06256"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6c2934497d6e9611d0f0de63705a45d"> 6256</a></span>&#160;<span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_4              ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l06257"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c2b20d6c7ba5ec12ed0aa8aacade921"> 6257</a></span>&#160;<span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_5              ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l06258"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga777e36bfca8dbb754b1407be5d0f712b"> 6258</a></span>&#160;<span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_6              ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l06259"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ebea4db4ccddeeacfecb181ec8763e3"> 6259</a></span>&#160;<span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_7              ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l06260"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fb637a05555ad0cf9f1308184822c0a"> 6260</a></span>&#160;<span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_8              ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l06261"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf24a517f96a59284e5b7c27c521050f7"> 6261</a></span>&#160;<span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_9              ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l06262"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0770975f537cee88759c533cce1985c7"> 6262</a></span>&#160;<span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_10             ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l06263"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga217da836fc3089b44a9d9c3daff40c75"> 6263</a></span>&#160;<span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_11             ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l06264"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae27909354dd0b18756072ab3a3939e91"> 6264</a></span>&#160;<span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_12             ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l06265"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga300efe7db3358b63a83133901ab507ac"> 6265</a></span>&#160;<span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_13             ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l06266"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7664e599c06b8f00398d9c84deec607"> 6266</a></span>&#160;<span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_14             ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l06267"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga027015a672a0e61e0b8494b2f3d04c74"> 6267</a></span>&#160;<span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_15             ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l06269"></a><span class="lineno"> 6269</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DBGMCU_CR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06270"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga037c80fe1d7308cee68245715ef6cd9a"> 6270</a></span>&#160;<span class="preprocessor">#define  DBGMCU_CR_DBG_SLEEP                 ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l06271"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf511f21a8de5b0b66c862915eee8bf75"> 6271</a></span>&#160;<span class="preprocessor">#define  DBGMCU_CR_DBG_STOP                  ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l06272"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga107a9396d63c892a8e614897c9d0b132"> 6272</a></span>&#160;<span class="preprocessor">#define  DBGMCU_CR_DBG_STANDBY               ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l06273"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9034b6eb9d4dceadffc6a1d1959056c9"> 6273</a></span>&#160;<span class="preprocessor">#define  DBGMCU_CR_TRACE_IOEN                ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l06275"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1395189e10bdbc37bce9ea480e22d10"> 6275</a></span>&#160;<span class="preprocessor">#define  DBGMCU_CR_TRACE_MODE                ((uint32_t)0x000000C0)        </span></div><div class="line"><a name="l06276"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d41a4027853783633d929a43f8d6d85"> 6276</a></span>&#160;<span class="preprocessor">#define  DBGMCU_CR_TRACE_MODE_0              ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l06277"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ba3a830051b53d43d850768242c503e"> 6277</a></span>&#160;<span class="preprocessor">#define  DBGMCU_CR_TRACE_MODE_1              ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l06279"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06e02885e11d05135dd967b33fad68f1"> 6279</a></span>&#160;<span class="preprocessor">#define  DBGMCU_CR_DBG_IWDG_STOP             ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l06280"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga626bea771c7fdb87e515685104d3a562"> 6280</a></span>&#160;<span class="preprocessor">#define  DBGMCU_CR_DBG_WWDG_STOP             ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l06281"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a786a8fa8a1c85e30265e76cdea814d"> 6281</a></span>&#160;<span class="preprocessor">#define  DBGMCU_CR_DBG_TIM1_STOP             ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l06282"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa1ee73c14e640c4e97041a9ce3e221a"> 6282</a></span>&#160;<span class="preprocessor">#define  DBGMCU_CR_DBG_TIM2_STOP             ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l06283"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6801756368b597301f4098b69bce4e7"> 6283</a></span>&#160;<span class="preprocessor">#define  DBGMCU_CR_DBG_TIM3_STOP             ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l06284"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d562f812de81b99c6701d74812818fa"> 6284</a></span>&#160;<span class="preprocessor">#define  DBGMCU_CR_DBG_TIM4_STOP             ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l06285"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac503a3c7cb5acef966dc5b0b645944eb"> 6285</a></span>&#160;<span class="preprocessor">#define  DBGMCU_CR_DBG_CAN1_STOP             ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l06286"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74c71dedb4221750d7e3d8237c8b7846"> 6286</a></span>&#160;<span class="preprocessor">#define  DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT    ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l06287"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac13c4459ef41174c5f40b7f3f96bc075"> 6287</a></span>&#160;<span class="preprocessor">#define  DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT    ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l06288"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade7b4ae5a5e402aa66af991fb174b83a"> 6288</a></span>&#160;<span class="preprocessor">#define  DBGMCU_CR_DBG_TIM8_STOP             ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l06289"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81d1915feb949e71f129ace7519abfee"> 6289</a></span>&#160;<span class="preprocessor">#define  DBGMCU_CR_DBG_TIM5_STOP             ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l06290"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga583b3b400b2ebf72da6cee21226d00e5"> 6290</a></span>&#160;<span class="preprocessor">#define  DBGMCU_CR_DBG_TIM6_STOP             ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l06291"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26379796d6900f536c1860e252d195f5"> 6291</a></span>&#160;<span class="preprocessor">#define  DBGMCU_CR_DBG_TIM7_STOP             ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l06293"></a><span class="lineno"> 6293</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06294"></a><span class="lineno"> 6294</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l06295"></a><span class="lineno"> 6295</span>&#160;<span class="comment">/*                      FLASH and Option Bytes Registers                      */</span></div><div class="line"><a name="l06296"></a><span class="lineno"> 6296</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l06297"></a><span class="lineno"> 6297</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l06298"></a><span class="lineno"> 6298</span>&#160;<span class="comment">/*******************  Bit definition for FLASH_ACR register  ******************/</span></div><div class="line"><a name="l06299"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef5e44cbb084160a6004ca9951ec7318"> 6299</a></span>&#160;<span class="preprocessor">#define  FLASH_ACR_LATENCY                   ((uint32_t)0x00000007)        </span></div><div class="line"><a name="l06300"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6560c1d58df18c8740d70591bf7bc1ad"> 6300</a></span>&#160;<span class="preprocessor">#define  FLASH_ACR_LATENCY_0                 ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l06301"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85155f5d3f34ebe83989513793498c72"> 6301</a></span>&#160;<span class="preprocessor">#define  FLASH_ACR_LATENCY_1                 ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l06302"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61b5089d0c86db787ebef496c9057918"> 6302</a></span>&#160;<span class="preprocessor">#define  FLASH_ACR_LATENCY_2                 ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l06304"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e66d0fa94c019e9c27a3d79e8228cd9"> 6304</a></span>&#160;<span class="preprocessor">#define  FLASH_ACR_HLFCYA                    ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l06305"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5285ab198307213dce0629f9b7c6fc86"> 6305</a></span>&#160;<span class="preprocessor">#define  FLASH_ACR_PRFTBE                    ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l06306"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e73d25ffe7e7a258a873e1fbef17445"> 6306</a></span>&#160;<span class="preprocessor">#define  FLASH_ACR_PRFTBS                    ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l06308"></a><span class="lineno"> 6308</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FLASH_KEYR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06309"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a55ea632082aac5b60c62cc0eb0d556"> 6309</a></span>&#160;<span class="preprocessor">#define  FLASH_KEYR_FKEYR                    ((uint32_t)0xFFFFFFFF)        </span></div><div class="line"><a name="l06311"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae497135e5528d69274bf8daf7f077f23"> 6311</a></span>&#160;<span class="preprocessor">#define  RDP_KEY                             ((uint32_t)0x000000A5)        </span></div><div class="line"><a name="l06312"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd77e7bf91765d891ce63e2f0084b019"> 6312</a></span>&#160;<span class="preprocessor">#define  FLASH_KEY1                          ((uint32_t)0x45670123)        </span></div><div class="line"><a name="l06313"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee83d0f557e158da52f4a205db6b60a7"> 6313</a></span>&#160;<span class="preprocessor">#define  FLASH_KEY2                          ((uint32_t)0xCDEF89AB)        </span></div><div class="line"><a name="l06315"></a><span class="lineno"> 6315</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for FLASH_OPTKEYR register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06316"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b8c555ae65817c33733f3bbbacf111d"> 6316</a></span>&#160;<span class="preprocessor">#define  FLASH_OPTKEYR_OPTKEYR               ((uint32_t)0xFFFFFFFF)        </span></div><div class="line"><a name="l06318"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1630c4f338daf2741daa1273f657164f"> 6318</a></span>&#160;<span class="preprocessor">#define  FLASH_OPTKEY1                       FLASH_KEY1                    </span></div><div class="line"><a name="l06319"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0da3085d59cf73089bfb1a2b9d9367d"> 6319</a></span>&#160;<span class="preprocessor">#define  FLASH_OPTKEY2                       FLASH_KEY2                    </span></div><div class="line"><a name="l06321"></a><span class="lineno"> 6321</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FLASH_SR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06322"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b86181a96fd2f1cc3828e9d8d83d368"> 6322</a></span>&#160;<span class="preprocessor">#define  FLASH_SR_BSY                        ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l06323"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60f40ca765714598a62aa216a5ccd8e4"> 6323</a></span>&#160;<span class="preprocessor">#define  FLASH_SR_PGERR                      ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l06324"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e403606e5ac23cb07701aeebc1f73e5"> 6324</a></span>&#160;<span class="preprocessor">#define  FLASH_SR_WRPRTERR                   ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l06325"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1301c6b487cfefa247c54a576a0c12b"> 6325</a></span>&#160;<span class="preprocessor">#define  FLASH_SR_EOP                        ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l06327"></a><span class="lineno"> 6327</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for FLASH_CR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06328"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47754b39bd7a7c79c251d6376f97f661"> 6328</a></span>&#160;<span class="preprocessor">#define  FLASH_CR_PG                         ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l06329"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad845355ade49d56cf70ad0ff09595a23"> 6329</a></span>&#160;<span class="preprocessor">#define  FLASH_CR_PER                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l06330"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a287aa5a625125301306a02fb69c53a"> 6330</a></span>&#160;<span class="preprocessor">#define  FLASH_CR_MER                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l06331"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6736a5478a87f35a6a0cb66d8784a5ab"> 6331</a></span>&#160;<span class="preprocessor">#define  FLASH_CR_OPTPG                      ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l06332"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19fbf5dc4339b1ec8630675f03ad6fe0"> 6332</a></span>&#160;<span class="preprocessor">#define  FLASH_CR_OPTER                      ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l06333"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe4dd28134f93f52b1d4ec5b36a99864"> 6333</a></span>&#160;<span class="preprocessor">#define  FLASH_CR_STRT                       ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l06334"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab25f1fa4127fa015361b61a6f3180784"> 6334</a></span>&#160;<span class="preprocessor">#define  FLASH_CR_LOCK                       ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l06335"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27d44bc9617cc430de9413b385dfe0c3"> 6335</a></span>&#160;<span class="preprocessor">#define  FLASH_CR_OPTWRE                     ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l06336"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga930897cecdaa9dbef8c640b84acbd8c2"> 6336</a></span>&#160;<span class="preprocessor">#define  FLASH_CR_ERRIE                      ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l06337"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9e69856f654ec430a42791a34799db0"> 6337</a></span>&#160;<span class="preprocessor">#define  FLASH_CR_EOPIE                      ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l06339"></a><span class="lineno"> 6339</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for FLASH_AR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06340"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaafc00fde8118ce03602d00d34a80fec4"> 6340</a></span>&#160;<span class="preprocessor">#define  FLASH_AR_FAR                        ((uint32_t)0xFFFFFFFF)        </span></div><div class="line"><a name="l06342"></a><span class="lineno"> 6342</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FLASH_OBR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06343"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab52c27d6657bd72f1860fa25a1faf8e3"> 6343</a></span>&#160;<span class="preprocessor">#define  FLASH_OBR_OPTERR                    ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l06344"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga052763d6c2daf0a422577a6c8a0be977"> 6344</a></span>&#160;<span class="preprocessor">#define  FLASH_OBR_RDPRT                     ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l06346"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaecbb0d905783c45eedfcc51230f9226b"> 6346</a></span>&#160;<span class="preprocessor">#define  FLASH_OBR_IWDG_SW                   ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l06347"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e84d6c706420de2335619043a06760d"> 6347</a></span>&#160;<span class="preprocessor">#define  FLASH_OBR_nRST_STOP                 ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l06348"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d863a776a1d5a136e267bac209f6a85"> 6348</a></span>&#160;<span class="preprocessor">#define  FLASH_OBR_nRST_STDBY                ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l06349"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1585552c59923cb1e1979cdfdc77b991"> 6349</a></span>&#160;<span class="preprocessor">#define  FLASH_OBR_USER                      ((uint32_t)0x0000001C)        </span></div><div class="line"><a name="l06350"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9380684d6fc14b681adf7eb97964c0bf"> 6350</a></span>&#160;<span class="preprocessor">#define  FLASH_OBR_DATA0                     ((uint32_t)0x0003FC00)        </span></div><div class="line"><a name="l06351"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae48a097cfc60d888756d3fda266d87c9"> 6351</a></span>&#160;<span class="preprocessor">#define  FLASH_OBR_DATA1                     ((uint32_t)0x03FC0000)        </span></div><div class="line"><a name="l06353"></a><span class="lineno"> 6353</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FLASH_WRPR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06354"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d3842e780ec47c1127de0ed4a93821d"> 6354</a></span>&#160;<span class="preprocessor">#define  FLASH_WRPR_WRP                      ((uint32_t)0xFFFFFFFF)      </span></div><div class="line"><a name="l06356"></a><span class="lineno"> 6356</span>&#160;<span class="preprocessor"></span><span class="comment">/*----------------------------------------------------------------------------*/</span><span class="preprocessor"></span></div><div class="line"><a name="l06357"></a><span class="lineno"> 6357</span>&#160;</div><div class="line"><a name="l06358"></a><span class="lineno"> 6358</span>&#160;<span class="comment">/******************  Bit definition for FLASH_RDP register  *******************/</span></div><div class="line"><a name="l06359"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaebd716ae96657c56919fe5047cc0d65d"> 6359</a></span>&#160;<span class="preprocessor">#define  FLASH_RDP_RDP                       ((uint32_t)0x000000FF)        </span></div><div class="line"><a name="l06360"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1145e521145389b9072e85252e54ca3d"> 6360</a></span>&#160;<span class="preprocessor">#define  FLASH_RDP_nRDP                      ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l06362"></a><span class="lineno"> 6362</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FLASH_USER register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06363"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab0317a3e9f0e692213011164fb0d2de"> 6363</a></span>&#160;<span class="preprocessor">#define  FLASH_USER_USER                     ((uint32_t)0x00FF0000)        </span></div><div class="line"><a name="l06364"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f0334d45dfeb5ab7fd84311ddd0379e"> 6364</a></span>&#160;<span class="preprocessor">#define  FLASH_USER_nUSER                    ((uint32_t)0xFF000000)        </span></div><div class="line"><a name="l06366"></a><span class="lineno"> 6366</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FLASH_Data0 register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06367"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56179fa514ee5fa01267bcdc8a6695e5"> 6367</a></span>&#160;<span class="preprocessor">#define  FLASH_DATA0_DATA0                   ((uint32_t)0x000000FF)        </span></div><div class="line"><a name="l06368"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00a2e88c10868d2c044a8010b12019e8"> 6368</a></span>&#160;<span class="preprocessor">#define  FLASH_DATA0_nDATA0                  ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l06370"></a><span class="lineno"> 6370</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FLASH_Data1 register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06371"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c7747463ef29d4d2638db99b2eb17af"> 6371</a></span>&#160;<span class="preprocessor">#define  FLASH_DATA1_DATA1                   ((uint32_t)0x00FF0000)        </span></div><div class="line"><a name="l06372"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab7f6704e3cbf43d8385d61656111f5e8"> 6372</a></span>&#160;<span class="preprocessor">#define  FLASH_DATA1_nDATA1                  ((uint32_t)0xFF000000)        </span></div><div class="line"><a name="l06374"></a><span class="lineno"> 6374</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FLASH_WRP0 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06375"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa956fef145edf00d54046e44305a005a"> 6375</a></span>&#160;<span class="preprocessor">#define  FLASH_WRP0_WRP0                     ((uint32_t)0x000000FF)        </span></div><div class="line"><a name="l06376"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff06814ffdd40e0f41b8abfb58a94533"> 6376</a></span>&#160;<span class="preprocessor">#define  FLASH_WRP0_nWRP0                    ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l06378"></a><span class="lineno"> 6378</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FLASH_WRP1 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06379"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6e79cb6593a9aac4cf4ac87903502bb"> 6379</a></span>&#160;<span class="preprocessor">#define  FLASH_WRP1_WRP1                     ((uint32_t)0x00FF0000)        </span></div><div class="line"><a name="l06380"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b856e9d7bb136f77c185cdf7a778810"> 6380</a></span>&#160;<span class="preprocessor">#define  FLASH_WRP1_nWRP1                    ((uint32_t)0xFF000000)        </span></div><div class="line"><a name="l06382"></a><span class="lineno"> 6382</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FLASH_WRP2 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06383"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e05a6cccc474ddd580c89ca35fab8f6"> 6383</a></span>&#160;<span class="preprocessor">#define  FLASH_WRP2_WRP2                     ((uint32_t)0x000000FF)        </span></div><div class="line"><a name="l06384"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab31b050ba2b32d47ba500a9b2968790f"> 6384</a></span>&#160;<span class="preprocessor">#define  FLASH_WRP2_nWRP2                    ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l06386"></a><span class="lineno"> 6386</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FLASH_WRP3 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06387"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c60a5c1b02b5edb3e4ad04de3dea4c1"> 6387</a></span>&#160;<span class="preprocessor">#define  FLASH_WRP3_WRP3                     ((uint32_t)0x00FF0000)        </span></div><div class="line"><a name="l06388"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73b1ae40a4a63c467a202d505afd0beb"> 6388</a></span>&#160;<span class="preprocessor">#define  FLASH_WRP3_nWRP3                    ((uint32_t)0xFF000000)        </span></div><div class="line"><a name="l06404"></a><span class="lineno"> 6404</span>&#160;<span class="preprocessor"></span><span class="comment">/****************************** ADC Instances *********************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06405"></a><span class="lineno"><a class="line" href="group___exported__macro.html#ga2204b62b378bcf08b3b9006c184c7c23"> 6405</a></span>&#160;<span class="preprocessor">#define IS_ADC_ALL_INSTANCE(INSTANCE) (((INSTANCE) == ADC1) || \</span></div><div class="line"><a name="l06406"></a><span class="lineno"> 6406</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == ADC2) || \</span></div><div class="line"><a name="l06407"></a><span class="lineno"> 6407</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == ADC3))</span></div><div class="line"><a name="l06408"></a><span class="lineno"> 6408</span>&#160;</div><div class="line"><a name="l06409"></a><span class="lineno"><a class="line" href="group___exported__macro.html#ga26b4e299ac54d09082645a70f889c143"> 6409</a></span>&#160;<span class="preprocessor">#define IS_ADC_MULTIMODE_MASTER_INSTANCE(INSTANCE) ((INSTANCE) == ADC1)</span></div><div class="line"><a name="l06410"></a><span class="lineno"> 6410</span>&#160;</div><div class="line"><a name="l06411"></a><span class="lineno"><a class="line" href="group___exported__macro.html#gad8a5831c786b6b265531b890a194cbe2"> 6411</a></span>&#160;<span class="preprocessor">#define IS_ADC_COMMON_INSTANCE(INSTANCE) ((INSTANCE) == ADC123_COMMON)</span></div><div class="line"><a name="l06412"></a><span class="lineno"> 6412</span>&#160;</div><div class="line"><a name="l06413"></a><span class="lineno"><a class="line" href="group___exported__macro.html#gaa088d7869d4bac4f4e56d1e8fd19d928"> 6413</a></span>&#160;<span class="preprocessor">#define IS_ADC_DMA_CAPABILITY_INSTANCE(INSTANCE) (((INSTANCE) == ADC1) || \</span></div><div class="line"><a name="l06414"></a><span class="lineno"> 6414</span>&#160;<span class="preprocessor">                                                  ((INSTANCE) == ADC3))</span></div><div class="line"><a name="l06415"></a><span class="lineno"> 6415</span>&#160;</div><div class="line"><a name="l06416"></a><span class="lineno"> 6416</span>&#160;<span class="comment">/****************************** CAN Instances *********************************/</span></div><div class="line"><a name="l06417"></a><span class="lineno"><a class="line" href="group___exported__macro.html#ga974dd363bcb2a5f48ec032509fd4ece3"> 6417</a></span>&#160;<span class="preprocessor">#define IS_CAN_ALL_INSTANCE(INSTANCE) ((INSTANCE) == CAN1)</span></div><div class="line"><a name="l06418"></a><span class="lineno"> 6418</span>&#160;</div><div class="line"><a name="l06419"></a><span class="lineno"> 6419</span>&#160;<span class="comment">/****************************** CRC Instances *********************************/</span></div><div class="line"><a name="l06420"></a><span class="lineno"><a class="line" href="group___exported__macro.html#gaa514941a7f02f65eb27450c05e4e8dd1"> 6420</a></span>&#160;<span class="preprocessor">#define IS_CRC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == CRC)</span></div><div class="line"><a name="l06421"></a><span class="lineno"> 6421</span>&#160;</div><div class="line"><a name="l06422"></a><span class="lineno"> 6422</span>&#160;<span class="comment">/****************************** DAC Instances *********************************/</span></div><div class="line"><a name="l06423"></a><span class="lineno"><a class="line" href="group___exported__macro.html#ga94426b97cc5f1644d67f291cbcdba6d8"> 6423</a></span>&#160;<span class="preprocessor">#define IS_DAC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == DAC)</span></div><div class="line"><a name="l06424"></a><span class="lineno"> 6424</span>&#160;</div><div class="line"><a name="l06425"></a><span class="lineno"> 6425</span>&#160;<span class="comment">/****************************** DMA Instances *********************************/</span></div><div class="line"><a name="l06426"></a><span class="lineno"><a class="line" href="group___exported__macro.html#ga40beb02b397c5f47e22a83fc28034afe"> 6426</a></span>&#160;<span class="preprocessor">#define IS_DMA_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DMA1_Channel1) || \</span></div><div class="line"><a name="l06427"></a><span class="lineno"> 6427</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == DMA1_Channel2) || \</span></div><div class="line"><a name="l06428"></a><span class="lineno"> 6428</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == DMA1_Channel3) || \</span></div><div class="line"><a name="l06429"></a><span class="lineno"> 6429</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == DMA1_Channel4) || \</span></div><div class="line"><a name="l06430"></a><span class="lineno"> 6430</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == DMA1_Channel5) || \</span></div><div class="line"><a name="l06431"></a><span class="lineno"> 6431</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == DMA1_Channel6) || \</span></div><div class="line"><a name="l06432"></a><span class="lineno"> 6432</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == DMA1_Channel7) || \</span></div><div class="line"><a name="l06433"></a><span class="lineno"> 6433</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == DMA2_Channel1) || \</span></div><div class="line"><a name="l06434"></a><span class="lineno"> 6434</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == DMA2_Channel2) || \</span></div><div class="line"><a name="l06435"></a><span class="lineno"> 6435</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == DMA2_Channel3) || \</span></div><div class="line"><a name="l06436"></a><span class="lineno"> 6436</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == DMA2_Channel4) || \</span></div><div class="line"><a name="l06437"></a><span class="lineno"> 6437</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == DMA2_Channel5))</span></div><div class="line"><a name="l06438"></a><span class="lineno"> 6438</span>&#160;</div><div class="line"><a name="l06439"></a><span class="lineno"> 6439</span>&#160;<span class="comment">/******************************* GPIO Instances *******************************/</span></div><div class="line"><a name="l06440"></a><span class="lineno"><a class="line" href="group___exported__macro.html#ga783626dd2431afebea836a102e318957"> 6440</a></span>&#160;<span class="preprocessor">#define IS_GPIO_ALL_INSTANCE(INSTANCE) (((INSTANCE) == GPIOA) || \</span></div><div class="line"><a name="l06441"></a><span class="lineno"> 6441</span>&#160;<span class="preprocessor">                                        ((INSTANCE) == GPIOB) || \</span></div><div class="line"><a name="l06442"></a><span class="lineno"> 6442</span>&#160;<span class="preprocessor">                                        ((INSTANCE) == GPIOC) || \</span></div><div class="line"><a name="l06443"></a><span class="lineno"> 6443</span>&#160;<span class="preprocessor">                                        ((INSTANCE) == GPIOD) || \</span></div><div class="line"><a name="l06444"></a><span class="lineno"> 6444</span>&#160;<span class="preprocessor">                                        ((INSTANCE) == GPIOE) || \</span></div><div class="line"><a name="l06445"></a><span class="lineno"> 6445</span>&#160;<span class="preprocessor">                                        ((INSTANCE) == GPIOF) || \</span></div><div class="line"><a name="l06446"></a><span class="lineno"> 6446</span>&#160;<span class="preprocessor">                                        ((INSTANCE) == GPIOG))</span></div><div class="line"><a name="l06447"></a><span class="lineno"> 6447</span>&#160;</div><div class="line"><a name="l06448"></a><span class="lineno"> 6448</span>&#160;<span class="comment">/**************************** GPIO Alternate Function Instances ***************/</span></div><div class="line"><a name="l06449"></a><span class="lineno"><a class="line" href="group___exported__macro.html#ga9d2e0c4bb80b983730a3a5d98d56f535"> 6449</a></span>&#160;<span class="preprocessor">#define IS_GPIO_AF_INSTANCE(INSTANCE) IS_GPIO_ALL_INSTANCE(INSTANCE)</span></div><div class="line"><a name="l06450"></a><span class="lineno"> 6450</span>&#160;</div><div class="line"><a name="l06451"></a><span class="lineno"> 6451</span>&#160;<span class="comment">/**************************** GPIO Lock Instances *****************************/</span></div><div class="line"><a name="l06452"></a><span class="lineno"><a class="line" href="group___exported__macro.html#gaa84537785f7bf8425db6e392187ea2e6"> 6452</a></span>&#160;<span class="preprocessor">#define IS_GPIO_LOCK_INSTANCE(INSTANCE) IS_GPIO_ALL_INSTANCE(INSTANCE)</span></div><div class="line"><a name="l06453"></a><span class="lineno"> 6453</span>&#160;</div><div class="line"><a name="l06454"></a><span class="lineno"> 6454</span>&#160;<span class="comment">/******************************** I2C Instances *******************************/</span></div><div class="line"><a name="l06455"></a><span class="lineno"><a class="line" href="group___exported__macro.html#gacdf0149a4e8c41a6814c13613c38a6b2"> 6455</a></span>&#160;<span class="preprocessor">#define IS_I2C_ALL_INSTANCE(INSTANCE) (((INSTANCE) == I2C1) || \</span></div><div class="line"><a name="l06456"></a><span class="lineno"> 6456</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == I2C2))</span></div><div class="line"><a name="l06457"></a><span class="lineno"> 6457</span>&#160;</div><div class="line"><a name="l06458"></a><span class="lineno"> 6458</span>&#160;<span class="comment">/******************************** I2S Instances *******************************/</span></div><div class="line"><a name="l06459"></a><span class="lineno"><a class="line" href="group___exported__macro.html#ga0b35685911e3c7a38ee89e5cdc5a82fa"> 6459</a></span>&#160;<span class="preprocessor">#define IS_I2S_ALL_INSTANCE(INSTANCE) (((INSTANCE) == SPI2) || \</span></div><div class="line"><a name="l06460"></a><span class="lineno"> 6460</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == SPI3))</span></div><div class="line"><a name="l06461"></a><span class="lineno"> 6461</span>&#160;</div><div class="line"><a name="l06462"></a><span class="lineno"> 6462</span>&#160;<span class="comment">/****************************** IWDG Instances ********************************/</span></div><div class="line"><a name="l06463"></a><span class="lineno"><a class="line" href="group___exported__macro.html#gad9ec4c52f0572ee67d043e006f1d5e39"> 6463</a></span>&#160;<span class="preprocessor">#define IS_IWDG_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == IWDG)</span></div><div class="line"><a name="l06464"></a><span class="lineno"> 6464</span>&#160;</div><div class="line"><a name="l06465"></a><span class="lineno"> 6465</span>&#160;<span class="comment">/****************************** SDIO Instances *********************************/</span></div><div class="line"><a name="l06466"></a><span class="lineno"><a class="line" href="group___exported__macro.html#ga73932cb2c83be6be1884d3cba2fc0063"> 6466</a></span>&#160;<span class="preprocessor">#define IS_SDIO_ALL_INSTANCE(INSTANCE) ((INSTANCE) == SDIO)</span></div><div class="line"><a name="l06467"></a><span class="lineno"> 6467</span>&#160;</div><div class="line"><a name="l06468"></a><span class="lineno"> 6468</span>&#160;<span class="comment">/******************************** SPI Instances *******************************/</span></div><div class="line"><a name="l06469"></a><span class="lineno"><a class="line" href="group___exported__macro.html#ga59c7619a86c03df3ebeb4bd8aaef982c"> 6469</a></span>&#160;<span class="preprocessor">#define IS_SPI_ALL_INSTANCE(INSTANCE) (((INSTANCE) == SPI1) || \</span></div><div class="line"><a name="l06470"></a><span class="lineno"> 6470</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == SPI2) || \</span></div><div class="line"><a name="l06471"></a><span class="lineno"> 6471</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == SPI3))</span></div><div class="line"><a name="l06472"></a><span class="lineno"> 6472</span>&#160;</div><div class="line"><a name="l06473"></a><span class="lineno"> 6473</span>&#160;<span class="comment">/****************************** START TIM Instances ***************************/</span></div><div class="line"><a name="l06474"></a><span class="lineno"> 6474</span>&#160;<span class="comment">/****************************** TIM Instances *********************************/</span></div><div class="line"><a name="l06475"></a><span class="lineno"><a class="line" href="group___exported__macro.html#gaba506eb03409b21388d7c5a6401a4f98"> 6475</a></span>&#160;<span class="preprocessor">#define IS_TIM_INSTANCE(INSTANCE)\</span></div><div class="line"><a name="l06476"></a><span class="lineno"> 6476</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div><div class="line"><a name="l06477"></a><span class="lineno"> 6477</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM8)    || \</span></div><div class="line"><a name="l06478"></a><span class="lineno"> 6478</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM2)    || \</span></div><div class="line"><a name="l06479"></a><span class="lineno"> 6479</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3)    || \</span></div><div class="line"><a name="l06480"></a><span class="lineno"> 6480</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM4)    || \</span></div><div class="line"><a name="l06481"></a><span class="lineno"> 6481</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM5)    || \</span></div><div class="line"><a name="l06482"></a><span class="lineno"> 6482</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM6)    || \</span></div><div class="line"><a name="l06483"></a><span class="lineno"> 6483</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM7))</span></div><div class="line"><a name="l06484"></a><span class="lineno"> 6484</span>&#160;</div><div class="line"><a name="l06485"></a><span class="lineno"><a class="line" href="group___exported__macro.html#ga0c02efc77b1bfb640d7f6593f58ad464"> 6485</a></span>&#160;<span class="preprocessor">#define IS_TIM_CC1_INSTANCE(INSTANCE)\</span></div><div class="line"><a name="l06486"></a><span class="lineno"> 6486</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div><div class="line"><a name="l06487"></a><span class="lineno"> 6487</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM8)    || \</span></div><div class="line"><a name="l06488"></a><span class="lineno"> 6488</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM2)    || \</span></div><div class="line"><a name="l06489"></a><span class="lineno"> 6489</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3)    || \</span></div><div class="line"><a name="l06490"></a><span class="lineno"> 6490</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM4)    || \</span></div><div class="line"><a name="l06491"></a><span class="lineno"> 6491</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM5))</span></div><div class="line"><a name="l06492"></a><span class="lineno"> 6492</span>&#160;</div><div class="line"><a name="l06493"></a><span class="lineno"><a class="line" href="group___exported__macro.html#ga6ef84d278cf917c7e420b94687b39c7c"> 6493</a></span>&#160;<span class="preprocessor">#define IS_TIM_CC2_INSTANCE(INSTANCE)\</span></div><div class="line"><a name="l06494"></a><span class="lineno"> 6494</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div><div class="line"><a name="l06495"></a><span class="lineno"> 6495</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM8)    || \</span></div><div class="line"><a name="l06496"></a><span class="lineno"> 6496</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM2)    || \</span></div><div class="line"><a name="l06497"></a><span class="lineno"> 6497</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3)    || \</span></div><div class="line"><a name="l06498"></a><span class="lineno"> 6498</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM4)    || \</span></div><div class="line"><a name="l06499"></a><span class="lineno"> 6499</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM5))</span></div><div class="line"><a name="l06500"></a><span class="lineno"> 6500</span>&#160;</div><div class="line"><a name="l06501"></a><span class="lineno"><a class="line" href="group___exported__macro.html#ga0c37cb8f925fd43622cce7a4c00fd95e"> 6501</a></span>&#160;<span class="preprocessor">#define IS_TIM_CC3_INSTANCE(INSTANCE)\</span></div><div class="line"><a name="l06502"></a><span class="lineno"> 6502</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div><div class="line"><a name="l06503"></a><span class="lineno"> 6503</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM8)    || \</span></div><div class="line"><a name="l06504"></a><span class="lineno"> 6504</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM2)    || \</span></div><div class="line"><a name="l06505"></a><span class="lineno"> 6505</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3)    || \</span></div><div class="line"><a name="l06506"></a><span class="lineno"> 6506</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM4)    || \</span></div><div class="line"><a name="l06507"></a><span class="lineno"> 6507</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM5))</span></div><div class="line"><a name="l06508"></a><span class="lineno"> 6508</span>&#160;</div><div class="line"><a name="l06509"></a><span class="lineno"><a class="line" href="group___exported__macro.html#gae72b7182a73d81c33196265b31091c07"> 6509</a></span>&#160;<span class="preprocessor">#define IS_TIM_CC4_INSTANCE(INSTANCE)\</span></div><div class="line"><a name="l06510"></a><span class="lineno"> 6510</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div><div class="line"><a name="l06511"></a><span class="lineno"> 6511</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM8)    || \</span></div><div class="line"><a name="l06512"></a><span class="lineno"> 6512</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM2)    || \</span></div><div class="line"><a name="l06513"></a><span class="lineno"> 6513</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3)    || \</span></div><div class="line"><a name="l06514"></a><span class="lineno"> 6514</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM4)    || \</span></div><div class="line"><a name="l06515"></a><span class="lineno"> 6515</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM5))</span></div><div class="line"><a name="l06516"></a><span class="lineno"> 6516</span>&#160;</div><div class="line"><a name="l06517"></a><span class="lineno"><a class="line" href="group___exported__macro.html#ga0ca20886f56bf7611ad511433b9caade"> 6517</a></span>&#160;<span class="preprocessor">#define IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(INSTANCE)\</span></div><div class="line"><a name="l06518"></a><span class="lineno"> 6518</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div><div class="line"><a name="l06519"></a><span class="lineno"> 6519</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM8)    || \</span></div><div class="line"><a name="l06520"></a><span class="lineno"> 6520</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM2)    || \</span></div><div class="line"><a name="l06521"></a><span class="lineno"> 6521</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3)    || \</span></div><div class="line"><a name="l06522"></a><span class="lineno"> 6522</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM4)    || \</span></div><div class="line"><a name="l06523"></a><span class="lineno"> 6523</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM5))</span></div><div class="line"><a name="l06524"></a><span class="lineno"> 6524</span>&#160;</div><div class="line"><a name="l06525"></a><span class="lineno"><a class="line" href="group___exported__macro.html#ga7beb8f84094e6a1567d10177cc4fdae9"> 6525</a></span>&#160;<span class="preprocessor">#define IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(INSTANCE)\</span></div><div class="line"><a name="l06526"></a><span class="lineno"> 6526</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div><div class="line"><a name="l06527"></a><span class="lineno"> 6527</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM8)    || \</span></div><div class="line"><a name="l06528"></a><span class="lineno"> 6528</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM2)    || \</span></div><div class="line"><a name="l06529"></a><span class="lineno"> 6529</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3)    || \</span></div><div class="line"><a name="l06530"></a><span class="lineno"> 6530</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM4)    || \</span></div><div class="line"><a name="l06531"></a><span class="lineno"> 6531</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM5))</span></div><div class="line"><a name="l06532"></a><span class="lineno"> 6532</span>&#160;</div><div class="line"><a name="l06533"></a><span class="lineno"><a class="line" href="group___exported__macro.html#gacbd23fd1f9f73dc249b16c89131a671c"> 6533</a></span>&#160;<span class="preprocessor">#define IS_TIM_CLOCKSOURCE_TIX_INSTANCE(INSTANCE)\</span></div><div class="line"><a name="l06534"></a><span class="lineno"> 6534</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div><div class="line"><a name="l06535"></a><span class="lineno"> 6535</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM8)    || \</span></div><div class="line"><a name="l06536"></a><span class="lineno"> 6536</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM2)    || \</span></div><div class="line"><a name="l06537"></a><span class="lineno"> 6537</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3)    || \</span></div><div class="line"><a name="l06538"></a><span class="lineno"> 6538</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM4)    || \</span></div><div class="line"><a name="l06539"></a><span class="lineno"> 6539</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM5))</span></div><div class="line"><a name="l06540"></a><span class="lineno"> 6540</span>&#160;</div><div class="line"><a name="l06541"></a><span class="lineno"><a class="line" href="group___exported__macro.html#ga57882c3c75fddf0ccf0c6ecf99b3d3df"> 6541</a></span>&#160;<span class="preprocessor">#define IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(INSTANCE)\</span></div><div class="line"><a name="l06542"></a><span class="lineno"> 6542</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div><div class="line"><a name="l06543"></a><span class="lineno"> 6543</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM8)    || \</span></div><div class="line"><a name="l06544"></a><span class="lineno"> 6544</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM2)    || \</span></div><div class="line"><a name="l06545"></a><span class="lineno"> 6545</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3)    || \</span></div><div class="line"><a name="l06546"></a><span class="lineno"> 6546</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM4)    || \</span></div><div class="line"><a name="l06547"></a><span class="lineno"> 6547</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM5))</span></div><div class="line"><a name="l06548"></a><span class="lineno"> 6548</span>&#160;</div><div class="line"><a name="l06549"></a><span class="lineno"><a class="line" href="group___exported__macro.html#ga7bf2abf939c55a4c8284c184735accdc"> 6549</a></span>&#160;<span class="preprocessor">#define IS_TIM_OCXREF_CLEAR_INSTANCE(INSTANCE)\</span></div><div class="line"><a name="l06550"></a><span class="lineno"> 6550</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div><div class="line"><a name="l06551"></a><span class="lineno"> 6551</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM8)    || \</span></div><div class="line"><a name="l06552"></a><span class="lineno"> 6552</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM2)    || \</span></div><div class="line"><a name="l06553"></a><span class="lineno"> 6553</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3)    || \</span></div><div class="line"><a name="l06554"></a><span class="lineno"> 6554</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM4)    || \</span></div><div class="line"><a name="l06555"></a><span class="lineno"> 6555</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM5))</span></div><div class="line"><a name="l06556"></a><span class="lineno"> 6556</span>&#160;</div><div class="line"><a name="l06557"></a><span class="lineno"><a class="line" href="group___exported__macro.html#gacb14170c4996e004849647d8cb626402"> 6557</a></span>&#160;<span class="preprocessor">#define IS_TIM_ENCODER_INTERFACE_INSTANCE(INSTANCE)\</span></div><div class="line"><a name="l06558"></a><span class="lineno"> 6558</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div><div class="line"><a name="l06559"></a><span class="lineno"> 6559</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM8)    || \</span></div><div class="line"><a name="l06560"></a><span class="lineno"> 6560</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM2)    || \</span></div><div class="line"><a name="l06561"></a><span class="lineno"> 6561</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3)    || \</span></div><div class="line"><a name="l06562"></a><span class="lineno"> 6562</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM4)    || \</span></div><div class="line"><a name="l06563"></a><span class="lineno"> 6563</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM5))</span></div><div class="line"><a name="l06564"></a><span class="lineno"> 6564</span>&#160;</div><div class="line"><a name="l06565"></a><span class="lineno"><a class="line" href="group___exported__macro.html#ga6e06388143bb7bb111c78a3686dd753a"> 6565</a></span>&#160;<span class="preprocessor">#define IS_TIM_XOR_INSTANCE(INSTANCE)\</span></div><div class="line"><a name="l06566"></a><span class="lineno"> 6566</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div><div class="line"><a name="l06567"></a><span class="lineno"> 6567</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM8)    || \</span></div><div class="line"><a name="l06568"></a><span class="lineno"> 6568</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM2)    || \</span></div><div class="line"><a name="l06569"></a><span class="lineno"> 6569</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3)    || \</span></div><div class="line"><a name="l06570"></a><span class="lineno"> 6570</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM4)    || \</span></div><div class="line"><a name="l06571"></a><span class="lineno"> 6571</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM5))</span></div><div class="line"><a name="l06572"></a><span class="lineno"> 6572</span>&#160;</div><div class="line"><a name="l06573"></a><span class="lineno"><a class="line" href="group___exported__macro.html#ga98104b1522d066b0c20205ca179d0eba"> 6573</a></span>&#160;<span class="preprocessor">#define IS_TIM_MASTER_INSTANCE(INSTANCE)\</span></div><div class="line"><a name="l06574"></a><span class="lineno"> 6574</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div><div class="line"><a name="l06575"></a><span class="lineno"> 6575</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM8)    || \</span></div><div class="line"><a name="l06576"></a><span class="lineno"> 6576</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM2)    || \</span></div><div class="line"><a name="l06577"></a><span class="lineno"> 6577</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3)    || \</span></div><div class="line"><a name="l06578"></a><span class="lineno"> 6578</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM4)    || \</span></div><div class="line"><a name="l06579"></a><span class="lineno"> 6579</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM5)    || \</span></div><div class="line"><a name="l06580"></a><span class="lineno"> 6580</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM6)    || \</span></div><div class="line"><a name="l06581"></a><span class="lineno"> 6581</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM7))</span></div><div class="line"><a name="l06582"></a><span class="lineno"> 6582</span>&#160;</div><div class="line"><a name="l06583"></a><span class="lineno"><a class="line" href="group___exported__macro.html#ga3ba7d4187dba8dfb4ffd610312e8af14"> 6583</a></span>&#160;<span class="preprocessor">#define IS_TIM_SLAVE_INSTANCE(INSTANCE)\</span></div><div class="line"><a name="l06584"></a><span class="lineno"> 6584</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div><div class="line"><a name="l06585"></a><span class="lineno"> 6585</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM8)    || \</span></div><div class="line"><a name="l06586"></a><span class="lineno"> 6586</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM2)    || \</span></div><div class="line"><a name="l06587"></a><span class="lineno"> 6587</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3)    || \</span></div><div class="line"><a name="l06588"></a><span class="lineno"> 6588</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM4)    || \</span></div><div class="line"><a name="l06589"></a><span class="lineno"> 6589</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM5))</span></div><div class="line"><a name="l06590"></a><span class="lineno"> 6590</span>&#160;</div><div class="line"><a name="l06591"></a><span class="lineno"><a class="line" href="group___exported__macro.html#ga1ed43d4e9823446a1b9d43afc452f42e"> 6591</a></span>&#160;<span class="preprocessor">#define IS_TIM_DMABURST_INSTANCE(INSTANCE)\</span></div><div class="line"><a name="l06592"></a><span class="lineno"> 6592</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div><div class="line"><a name="l06593"></a><span class="lineno"> 6593</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM8)    || \</span></div><div class="line"><a name="l06594"></a><span class="lineno"> 6594</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM2)    || \</span></div><div class="line"><a name="l06595"></a><span class="lineno"> 6595</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3)    || \</span></div><div class="line"><a name="l06596"></a><span class="lineno"> 6596</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM4)    || \</span></div><div class="line"><a name="l06597"></a><span class="lineno"> 6597</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM5))</span></div><div class="line"><a name="l06598"></a><span class="lineno"> 6598</span>&#160;</div><div class="line"><a name="l06599"></a><span class="lineno"><a class="line" href="group___exported__macro.html#ga68b8d9ca22720c9034753c604d83500d"> 6599</a></span>&#160;<span class="preprocessor">#define IS_TIM_BREAK_INSTANCE(INSTANCE)\</span></div><div class="line"><a name="l06600"></a><span class="lineno"> 6600</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div><div class="line"><a name="l06601"></a><span class="lineno"> 6601</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM8))</span></div><div class="line"><a name="l06602"></a><span class="lineno"> 6602</span>&#160;</div><div class="line"><a name="l06603"></a><span class="lineno"><a class="line" href="group___exported__macro.html#ga6517a51ea79512a42bc53c718a77f18e"> 6603</a></span>&#160;<span class="preprocessor">#define IS_TIM_CCX_INSTANCE(INSTANCE, CHANNEL) \</span></div><div class="line"><a name="l06604"></a><span class="lineno"> 6604</span>&#160;<span class="preprocessor">   ((((INSTANCE) == TIM1) &amp;&amp;                  \</span></div><div class="line"><a name="l06605"></a><span class="lineno"> 6605</span>&#160;<span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1) ||          \</span></div><div class="line"><a name="l06606"></a><span class="lineno"> 6606</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_2) ||          \</span></div><div class="line"><a name="l06607"></a><span class="lineno"> 6607</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_3) ||          \</span></div><div class="line"><a name="l06608"></a><span class="lineno"> 6608</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_4)))           \</span></div><div class="line"><a name="l06609"></a><span class="lineno"> 6609</span>&#160;<span class="preprocessor">    ||                                         \</span></div><div class="line"><a name="l06610"></a><span class="lineno"> 6610</span>&#160;<span class="preprocessor">    (((INSTANCE) == TIM8) &amp;&amp;                   \</span></div><div class="line"><a name="l06611"></a><span class="lineno"> 6611</span>&#160;<span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1) ||          \</span></div><div class="line"><a name="l06612"></a><span class="lineno"> 6612</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_2) ||          \</span></div><div class="line"><a name="l06613"></a><span class="lineno"> 6613</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_3) ||          \</span></div><div class="line"><a name="l06614"></a><span class="lineno"> 6614</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_4)))           \</span></div><div class="line"><a name="l06615"></a><span class="lineno"> 6615</span>&#160;<span class="preprocessor">    ||                                         \</span></div><div class="line"><a name="l06616"></a><span class="lineno"> 6616</span>&#160;<span class="preprocessor">    (((INSTANCE) == TIM2) &amp;&amp;                   \</span></div><div class="line"><a name="l06617"></a><span class="lineno"> 6617</span>&#160;<span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1) ||          \</span></div><div class="line"><a name="l06618"></a><span class="lineno"> 6618</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_2) ||          \</span></div><div class="line"><a name="l06619"></a><span class="lineno"> 6619</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_3) ||          \</span></div><div class="line"><a name="l06620"></a><span class="lineno"> 6620</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_4)))           \</span></div><div class="line"><a name="l06621"></a><span class="lineno"> 6621</span>&#160;<span class="preprocessor">    ||                                         \</span></div><div class="line"><a name="l06622"></a><span class="lineno"> 6622</span>&#160;<span class="preprocessor">    (((INSTANCE) == TIM3) &amp;&amp;                   \</span></div><div class="line"><a name="l06623"></a><span class="lineno"> 6623</span>&#160;<span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1) ||          \</span></div><div class="line"><a name="l06624"></a><span class="lineno"> 6624</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_2) ||          \</span></div><div class="line"><a name="l06625"></a><span class="lineno"> 6625</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_3) ||          \</span></div><div class="line"><a name="l06626"></a><span class="lineno"> 6626</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_4)))           \</span></div><div class="line"><a name="l06627"></a><span class="lineno"> 6627</span>&#160;<span class="preprocessor">    ||                                         \</span></div><div class="line"><a name="l06628"></a><span class="lineno"> 6628</span>&#160;<span class="preprocessor">    (((INSTANCE) == TIM4) &amp;&amp;                   \</span></div><div class="line"><a name="l06629"></a><span class="lineno"> 6629</span>&#160;<span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1) ||          \</span></div><div class="line"><a name="l06630"></a><span class="lineno"> 6630</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_2) ||          \</span></div><div class="line"><a name="l06631"></a><span class="lineno"> 6631</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_3) ||          \</span></div><div class="line"><a name="l06632"></a><span class="lineno"> 6632</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_4)))           \</span></div><div class="line"><a name="l06633"></a><span class="lineno"> 6633</span>&#160;<span class="preprocessor">    ||                                         \</span></div><div class="line"><a name="l06634"></a><span class="lineno"> 6634</span>&#160;<span class="preprocessor">    (((INSTANCE) == TIM5) &amp;&amp;                   \</span></div><div class="line"><a name="l06635"></a><span class="lineno"> 6635</span>&#160;<span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1) ||          \</span></div><div class="line"><a name="l06636"></a><span class="lineno"> 6636</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_2) ||          \</span></div><div class="line"><a name="l06637"></a><span class="lineno"> 6637</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_3) ||          \</span></div><div class="line"><a name="l06638"></a><span class="lineno"> 6638</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_4))))</span></div><div class="line"><a name="l06639"></a><span class="lineno"> 6639</span>&#160;</div><div class="line"><a name="l06640"></a><span class="lineno"><a class="line" href="group___exported__macro.html#ga7181cfd1649c4e65e24b7c863e94a54f"> 6640</a></span>&#160;<span class="preprocessor">#define IS_TIM_CCXN_INSTANCE(INSTANCE, CHANNEL) \</span></div><div class="line"><a name="l06641"></a><span class="lineno"> 6641</span>&#160;<span class="preprocessor">   ((((INSTANCE) == TIM1) &amp;&amp;                    \</span></div><div class="line"><a name="l06642"></a><span class="lineno"> 6642</span>&#160;<span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1) ||           \</span></div><div class="line"><a name="l06643"></a><span class="lineno"> 6643</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_2) ||           \</span></div><div class="line"><a name="l06644"></a><span class="lineno"> 6644</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_3)))            \</span></div><div class="line"><a name="l06645"></a><span class="lineno"> 6645</span>&#160;<span class="preprocessor">    ||                                          \</span></div><div class="line"><a name="l06646"></a><span class="lineno"> 6646</span>&#160;<span class="preprocessor">    (((INSTANCE) == TIM8) &amp;&amp;                    \</span></div><div class="line"><a name="l06647"></a><span class="lineno"> 6647</span>&#160;<span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1) ||           \</span></div><div class="line"><a name="l06648"></a><span class="lineno"> 6648</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_2) ||           \</span></div><div class="line"><a name="l06649"></a><span class="lineno"> 6649</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_3))))</span></div><div class="line"><a name="l06650"></a><span class="lineno"> 6650</span>&#160;</div><div class="line"><a name="l06651"></a><span class="lineno"><a class="line" href="group___exported__macro.html#gaac0e3e7e7a18fd8eb81734b2baf9e3be"> 6651</a></span>&#160;<span class="preprocessor">#define IS_TIM_COUNTER_MODE_SELECT_INSTANCE(INSTANCE)\</span></div><div class="line"><a name="l06652"></a><span class="lineno"> 6652</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div><div class="line"><a name="l06653"></a><span class="lineno"> 6653</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM8)    || \</span></div><div class="line"><a name="l06654"></a><span class="lineno"> 6654</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM2)    || \</span></div><div class="line"><a name="l06655"></a><span class="lineno"> 6655</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3)    || \</span></div><div class="line"><a name="l06656"></a><span class="lineno"> 6656</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM4)    || \</span></div><div class="line"><a name="l06657"></a><span class="lineno"> 6657</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM5))</span></div><div class="line"><a name="l06658"></a><span class="lineno"> 6658</span>&#160;</div><div class="line"><a name="l06659"></a><span class="lineno"><a class="line" href="group___exported__macro.html#ga3b470612fd4c4e29fb985247056b1e07"> 6659</a></span>&#160;<span class="preprocessor">#define IS_TIM_REPETITION_COUNTER_INSTANCE(INSTANCE)\</span></div><div class="line"><a name="l06660"></a><span class="lineno"> 6660</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div><div class="line"><a name="l06661"></a><span class="lineno"> 6661</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM8))</span></div><div class="line"><a name="l06662"></a><span class="lineno"> 6662</span>&#160;</div><div class="line"><a name="l06663"></a><span class="lineno"><a class="line" href="group___exported__macro.html#gac54b9f42e8ab07c41abe7d96d13d698a"> 6663</a></span>&#160;<span class="preprocessor">#define IS_TIM_CLOCK_DIVISION_INSTANCE(INSTANCE)\</span></div><div class="line"><a name="l06664"></a><span class="lineno"> 6664</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div><div class="line"><a name="l06665"></a><span class="lineno"> 6665</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM8)    || \</span></div><div class="line"><a name="l06666"></a><span class="lineno"> 6666</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM2)    || \</span></div><div class="line"><a name="l06667"></a><span class="lineno"> 6667</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3)    || \</span></div><div class="line"><a name="l06668"></a><span class="lineno"> 6668</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM4)    || \</span></div><div class="line"><a name="l06669"></a><span class="lineno"> 6669</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM5))</span></div><div class="line"><a name="l06670"></a><span class="lineno"> 6670</span>&#160;</div><div class="line"><a name="l06671"></a><span class="lineno"><a class="line" href="group___exported__macro.html#gad51d77b3bcc12a3a5c308d727b561371"> 6671</a></span>&#160;<span class="preprocessor">#define IS_TIM_DMA_INSTANCE(INSTANCE)\</span></div><div class="line"><a name="l06672"></a><span class="lineno"> 6672</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div><div class="line"><a name="l06673"></a><span class="lineno"> 6673</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM8)    || \</span></div><div class="line"><a name="l06674"></a><span class="lineno"> 6674</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM2)    || \</span></div><div class="line"><a name="l06675"></a><span class="lineno"> 6675</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3)    || \</span></div><div class="line"><a name="l06676"></a><span class="lineno"> 6676</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM4)    || \</span></div><div class="line"><a name="l06677"></a><span class="lineno"> 6677</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM5)    || \</span></div><div class="line"><a name="l06678"></a><span class="lineno"> 6678</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM6)    || \</span></div><div class="line"><a name="l06679"></a><span class="lineno"> 6679</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM7))</span></div><div class="line"><a name="l06680"></a><span class="lineno"> 6680</span>&#160;</div><div class="line"><a name="l06681"></a><span class="lineno"><a class="line" href="group___exported__macro.html#gad80a186286ce3daa92249a8d52111aaf"> 6681</a></span>&#160;<span class="preprocessor">#define IS_TIM_DMA_CC_INSTANCE(INSTANCE)\</span></div><div class="line"><a name="l06682"></a><span class="lineno"> 6682</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div><div class="line"><a name="l06683"></a><span class="lineno"> 6683</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM8)    || \</span></div><div class="line"><a name="l06684"></a><span class="lineno"> 6684</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM2)    || \</span></div><div class="line"><a name="l06685"></a><span class="lineno"> 6685</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3)    || \</span></div><div class="line"><a name="l06686"></a><span class="lineno"> 6686</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM4)    || \</span></div><div class="line"><a name="l06687"></a><span class="lineno"> 6687</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM5))</span></div><div class="line"><a name="l06688"></a><span class="lineno"> 6688</span>&#160;</div><div class="line"><a name="l06689"></a><span class="lineno"><a class="line" href="group___exported__macro.html#ga5f61206c3c8b20784f9d237dce300afd"> 6689</a></span>&#160;<span class="preprocessor">#define IS_TIM_COMMUTATION_EVENT_INSTANCE(INSTANCE)\</span></div><div class="line"><a name="l06690"></a><span class="lineno"> 6690</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div><div class="line"><a name="l06691"></a><span class="lineno"> 6691</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM8))</span></div><div class="line"><a name="l06692"></a><span class="lineno"> 6692</span>&#160;</div><div class="line"><a name="l06693"></a><span class="lineno"> 6693</span>&#160;<span class="comment">/****************************** END TIM Instances *****************************/</span></div><div class="line"><a name="l06694"></a><span class="lineno"> 6694</span>&#160;</div><div class="line"><a name="l06695"></a><span class="lineno"> 6695</span>&#160;</div><div class="line"><a name="l06696"></a><span class="lineno"> 6696</span>&#160;<span class="comment">/******************** USART Instances : Synchronous mode **********************/</span></div><div class="line"><a name="l06697"></a><span class="lineno"><a class="line" href="group___exported__macro.html#gafbce654f84a7c994817453695ac91cbe"> 6697</a></span>&#160;<span class="preprocessor">#define IS_USART_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \</span></div><div class="line"><a name="l06698"></a><span class="lineno"> 6698</span>&#160;<span class="preprocessor">                                     ((INSTANCE) == USART2) || \</span></div><div class="line"><a name="l06699"></a><span class="lineno"> 6699</span>&#160;<span class="preprocessor">                                     ((INSTANCE) == USART3))</span></div><div class="line"><a name="l06700"></a><span class="lineno"> 6700</span>&#160;</div><div class="line"><a name="l06701"></a><span class="lineno"> 6701</span>&#160;<span class="comment">/******************** UART Instances : Asynchronous mode **********************/</span></div><div class="line"><a name="l06702"></a><span class="lineno"><a class="line" href="group___exported__macro.html#gacbd2efab4cd39d4867c4dbeacb87e84b"> 6702</a></span>&#160;<span class="preprocessor">#define IS_UART_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \</span></div><div class="line"><a name="l06703"></a><span class="lineno"> 6703</span>&#160;<span class="preprocessor">                                    ((INSTANCE) == USART2) || \</span></div><div class="line"><a name="l06704"></a><span class="lineno"> 6704</span>&#160;<span class="preprocessor">                                    ((INSTANCE) == USART3) || \</span></div><div class="line"><a name="l06705"></a><span class="lineno"> 6705</span>&#160;<span class="preprocessor">                                    ((INSTANCE) == UART4)  || \</span></div><div class="line"><a name="l06706"></a><span class="lineno"> 6706</span>&#160;<span class="preprocessor">                                    ((INSTANCE) == UART5))</span></div><div class="line"><a name="l06707"></a><span class="lineno"> 6707</span>&#160;</div><div class="line"><a name="l06708"></a><span class="lineno"> 6708</span>&#160;<span class="comment">/******************** UART Instances : Half-Duplex mode **********************/</span></div><div class="line"><a name="l06709"></a><span class="lineno"><a class="line" href="group___exported__macro.html#ga69c4aa0c561c4c39c621710fbbb0cb7b"> 6709</a></span>&#160;<span class="preprocessor">#define IS_UART_HALFDUPLEX_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \</span></div><div class="line"><a name="l06710"></a><span class="lineno"> 6710</span>&#160;<span class="preprocessor">                                               ((INSTANCE) == USART2) || \</span></div><div class="line"><a name="l06711"></a><span class="lineno"> 6711</span>&#160;<span class="preprocessor">                                               ((INSTANCE) == USART3) || \</span></div><div class="line"><a name="l06712"></a><span class="lineno"> 6712</span>&#160;<span class="preprocessor">                                               ((INSTANCE) == UART4)  || \</span></div><div class="line"><a name="l06713"></a><span class="lineno"> 6713</span>&#160;<span class="preprocessor">                                               ((INSTANCE) == UART5))</span></div><div class="line"><a name="l06714"></a><span class="lineno"> 6714</span>&#160;</div><div class="line"><a name="l06715"></a><span class="lineno"> 6715</span>&#160;<span class="comment">/******************** UART Instances : LIN mode **********************/</span></div><div class="line"><a name="l06716"></a><span class="lineno"><a class="line" href="group___exported__macro.html#ga7d2763df993c77cfa6e249ec7bc80482"> 6716</a></span>&#160;<span class="preprocessor">#define IS_UART_LIN_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \</span></div><div class="line"><a name="l06717"></a><span class="lineno"> 6717</span>&#160;<span class="preprocessor">                                        ((INSTANCE) == USART2) || \</span></div><div class="line"><a name="l06718"></a><span class="lineno"> 6718</span>&#160;<span class="preprocessor">                                        ((INSTANCE) == USART3) || \</span></div><div class="line"><a name="l06719"></a><span class="lineno"> 6719</span>&#160;<span class="preprocessor">                                        ((INSTANCE) == UART4)  || \</span></div><div class="line"><a name="l06720"></a><span class="lineno"> 6720</span>&#160;<span class="preprocessor">                                        ((INSTANCE) == UART5))</span></div><div class="line"><a name="l06721"></a><span class="lineno"> 6721</span>&#160;</div><div class="line"><a name="l06722"></a><span class="lineno"> 6722</span>&#160;<span class="comment">/****************** UART Instances : Hardware Flow control ********************/</span></div><div class="line"><a name="l06723"></a><span class="lineno"><a class="line" href="group___exported__macro.html#gaf9a11d0720f3efa780126414a4ac50ad"> 6723</a></span>&#160;<span class="preprocessor">#define IS_UART_HWFLOW_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \</span></div><div class="line"><a name="l06724"></a><span class="lineno"> 6724</span>&#160;<span class="preprocessor">                                           ((INSTANCE) == USART2) || \</span></div><div class="line"><a name="l06725"></a><span class="lineno"> 6725</span>&#160;<span class="preprocessor">                                           ((INSTANCE) == USART3))</span></div><div class="line"><a name="l06726"></a><span class="lineno"> 6726</span>&#160;</div><div class="line"><a name="l06727"></a><span class="lineno"> 6727</span>&#160;<span class="comment">/********************* UART Instances : Smard card mode ***********************/</span></div><div class="line"><a name="l06728"></a><span class="lineno"><a class="line" href="group___exported__macro.html#gab2734c105403831749ccb34eeb058988"> 6728</a></span>&#160;<span class="preprocessor">#define IS_SMARTCARD_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \</span></div><div class="line"><a name="l06729"></a><span class="lineno"> 6729</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == USART2) || \</span></div><div class="line"><a name="l06730"></a><span class="lineno"> 6730</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == USART3))</span></div><div class="line"><a name="l06731"></a><span class="lineno"> 6731</span>&#160;</div><div class="line"><a name="l06732"></a><span class="lineno"> 6732</span>&#160;<span class="comment">/*********************** UART Instances : IRDA mode ***************************/</span></div><div class="line"><a name="l06733"></a><span class="lineno"><a class="line" href="group___exported__macro.html#ga98ae6698dc54d8441fce553a65bf5429"> 6733</a></span>&#160;<span class="preprocessor">#define IS_IRDA_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \</span></div><div class="line"><a name="l06734"></a><span class="lineno"> 6734</span>&#160;<span class="preprocessor">                                    ((INSTANCE) == USART2) || \</span></div><div class="line"><a name="l06735"></a><span class="lineno"> 6735</span>&#160;<span class="preprocessor">                                    ((INSTANCE) == USART3) || \</span></div><div class="line"><a name="l06736"></a><span class="lineno"> 6736</span>&#160;<span class="preprocessor">                                    ((INSTANCE) == UART4)  || \</span></div><div class="line"><a name="l06737"></a><span class="lineno"> 6737</span>&#160;<span class="preprocessor">                                    ((INSTANCE) == UART5))</span></div><div class="line"><a name="l06738"></a><span class="lineno"> 6738</span>&#160;</div><div class="line"><a name="l06739"></a><span class="lineno"> 6739</span>&#160;<span class="comment">/***************** UART Instances : Multi-Processor mode **********************/</span></div><div class="line"><a name="l06740"></a><span class="lineno"><a class="line" href="group___exported__macro.html#gaa814dadfb961c5b8f8db363e249f2313"> 6740</a></span>&#160;<span class="preprocessor">#define IS_UART_MULTIPROCESSOR_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \</span></div><div class="line"><a name="l06741"></a><span class="lineno"> 6741</span>&#160;<span class="preprocessor">                                                   ((INSTANCE) == USART2) || \</span></div><div class="line"><a name="l06742"></a><span class="lineno"> 6742</span>&#160;<span class="preprocessor">                                                   ((INSTANCE) == USART3) || \</span></div><div class="line"><a name="l06743"></a><span class="lineno"> 6743</span>&#160;<span class="preprocessor">                                                   ((INSTANCE) == UART4)  || \</span></div><div class="line"><a name="l06744"></a><span class="lineno"> 6744</span>&#160;<span class="preprocessor">                                                   ((INSTANCE) == UART5))</span></div><div class="line"><a name="l06745"></a><span class="lineno"> 6745</span>&#160;</div><div class="line"><a name="l06746"></a><span class="lineno"> 6746</span>&#160;<span class="comment">/***************** UART Instances : DMA mode available **********************/</span></div><div class="line"><a name="l06747"></a><span class="lineno"><a class="line" href="group___exported__macro.html#ga593805f0b99f2637ccc659d640700617"> 6747</a></span>&#160;<span class="preprocessor">#define IS_UART_DMA_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \</span></div><div class="line"><a name="l06748"></a><span class="lineno"> 6748</span>&#160;<span class="preprocessor">                                        ((INSTANCE) == USART2) || \</span></div><div class="line"><a name="l06749"></a><span class="lineno"> 6749</span>&#160;<span class="preprocessor">                                        ((INSTANCE) == USART3) || \</span></div><div class="line"><a name="l06750"></a><span class="lineno"> 6750</span>&#160;<span class="preprocessor">                                        ((INSTANCE) == UART4))</span></div><div class="line"><a name="l06751"></a><span class="lineno"> 6751</span>&#160;</div><div class="line"><a name="l06752"></a><span class="lineno"> 6752</span>&#160;<span class="comment">/****************************** RTC Instances *********************************/</span></div><div class="line"><a name="l06753"></a><span class="lineno"><a class="line" href="group___exported__macro.html#gab4230e8bd4d88adc4250f041d67375ce"> 6753</a></span>&#160;<span class="preprocessor">#define IS_RTC_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == RTC)</span></div><div class="line"><a name="l06754"></a><span class="lineno"> 6754</span>&#160;</div><div class="line"><a name="l06755"></a><span class="lineno"> 6755</span>&#160;<span class="comment">/**************************** WWDG Instances *****************************/</span></div><div class="line"><a name="l06756"></a><span class="lineno"><a class="line" href="group___exported__macro.html#gac2a8aaec233e19987232455643a04d6f"> 6756</a></span>&#160;<span class="preprocessor">#define IS_WWDG_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == WWDG)</span></div><div class="line"><a name="l06757"></a><span class="lineno"> 6757</span>&#160;</div><div class="line"><a name="l06758"></a><span class="lineno"> 6758</span>&#160;<span class="comment">/****************************** USB Instances ********************************/</span></div><div class="line"><a name="l06759"></a><span class="lineno"><a class="line" href="group___exported__macro.html#ga763f287042e73e61b91e12bb065777cd"> 6759</a></span>&#160;<span class="preprocessor">#define IS_USB_ALL_INSTANCE(INSTANCE)   ((INSTANCE) == USB)</span></div><div class="line"><a name="l06760"></a><span class="lineno"> 6760</span>&#160;</div><div class="line"><a name="l06761"></a><span class="lineno"> 6761</span>&#160;</div><div class="line"><a name="l06762"></a><span class="lineno"> 6762</span>&#160;</div><div class="line"><a name="l06763"></a><span class="lineno"> 6763</span>&#160;</div><div class="line"><a name="l06767"></a><span class="lineno"> 6767</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l06768"></a><span class="lineno"> 6768</span>&#160;<span class="comment">/*  For a painless codes migration between the STM32F1xx device product       */</span></div><div class="line"><a name="l06769"></a><span class="lineno"> 6769</span>&#160;<span class="comment">/*  lines, the aliases defined below are put in place to overcome the         */</span></div><div class="line"><a name="l06770"></a><span class="lineno"> 6770</span>&#160;<span class="comment">/*  differences in the interrupt handlers and IRQn definitions.               */</span></div><div class="line"><a name="l06771"></a><span class="lineno"> 6771</span>&#160;<span class="comment">/*  No need to update developed interrupt code when moving across             */</span></div><div class="line"><a name="l06772"></a><span class="lineno"> 6772</span>&#160;<span class="comment">/*  product lines within the same STM32F1 Family                              */</span></div><div class="line"><a name="l06773"></a><span class="lineno"> 6773</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l06774"></a><span class="lineno"> 6774</span>&#160;</div><div class="line"><a name="l06775"></a><span class="lineno"> 6775</span>&#160;<span class="comment">/* Aliases for __IRQn */</span></div><div class="line"><a name="l06776"></a><span class="lineno"><a class="line" href="group__stm32f103xe.html#gaa7d642ec0ffe7089d01841fe5992321c"> 6776</a></span>&#160;<span class="preprocessor">#define ADC1_IRQn               ADC1_2_IRQn</span></div><div class="line"><a name="l06777"></a><span class="lineno"><a class="line" href="group__stm32f103xe.html#ga6599b34f85f69316b36c7919a5ea2d71"> 6777</a></span>&#160;<span class="preprocessor">#define DMA2_Channel4_IRQn      DMA2_Channel4_5_IRQn</span></div><div class="line"><a name="l06778"></a><span class="lineno"><a class="line" href="group__stm32f103xe.html#ga1e385e1c45d40c05a511b0b4e9f2cbd0"> 6778</a></span>&#160;<span class="preprocessor">#define TIM1_BRK_TIM15_IRQn     TIM1_BRK_IRQn</span></div><div class="line"><a name="l06779"></a><span class="lineno"><a class="line" href="group__stm32f103xe.html#gad320f1225d1f3a2cbbae89054245387d"> 6779</a></span>&#160;<span class="preprocessor">#define TIM1_BRK_TIM9_IRQn      TIM1_BRK_IRQn</span></div><div class="line"><a name="l06780"></a><span class="lineno"><a class="line" href="group__stm32f103xe.html#ga13ef57cc5393b59cabf175dc9cfcd7e1"> 6780</a></span>&#160;<span class="preprocessor">#define TIM9_IRQn               TIM1_BRK_IRQn</span></div><div class="line"><a name="l06781"></a><span class="lineno"><a class="line" href="group__stm32f103xe.html#gadcf1133559100a42249da11f22467b9a"> 6781</a></span>&#160;<span class="preprocessor">#define TIM1_TRG_COM_TIM11_IRQn TIM1_TRG_COM_IRQn</span></div><div class="line"><a name="l06782"></a><span class="lineno"><a class="line" href="group__stm32f103xe.html#ga5913663e14ca7e64c34061850222981a"> 6782</a></span>&#160;<span class="preprocessor">#define TIM1_TRG_COM_TIM17_IRQn TIM1_TRG_COM_IRQn</span></div><div class="line"><a name="l06783"></a><span class="lineno"><a class="line" href="group__stm32f103xe.html#gadfd8f2eeab275b9828944368c71eea77"> 6783</a></span>&#160;<span class="preprocessor">#define TIM11_IRQn              TIM1_TRG_COM_IRQn</span></div><div class="line"><a name="l06784"></a><span class="lineno"><a class="line" href="group__stm32f103xe.html#ga7aef742407797fff471fb0e0e006d858"> 6784</a></span>&#160;<span class="preprocessor">#define TIM10_IRQn              TIM1_UP_IRQn</span></div><div class="line"><a name="l06785"></a><span class="lineno"><a class="line" href="group__stm32f103xe.html#ga0f3f0e89d961dcc076981f15902aaeed"> 6785</a></span>&#160;<span class="preprocessor">#define TIM1_UP_TIM16_IRQn      TIM1_UP_IRQn</span></div><div class="line"><a name="l06786"></a><span class="lineno"><a class="line" href="group__stm32f103xe.html#ga9bf8215526df73a9534b84f9ba28cddf"> 6786</a></span>&#160;<span class="preprocessor">#define TIM1_UP_TIM10_IRQn      TIM1_UP_IRQn</span></div><div class="line"><a name="l06787"></a><span class="lineno"><a class="line" href="group__stm32f103xe.html#gad95202b3f62989995dea3404eefece19"> 6787</a></span>&#160;<span class="preprocessor">#define TIM6_DAC_IRQn           TIM6_IRQn</span></div><div class="line"><a name="l06788"></a><span class="lineno"><a class="line" href="group__stm32f103xe.html#gab67f8b784d91fd88bbca8a0bfcf648cb"> 6788</a></span>&#160;<span class="preprocessor">#define TIM12_IRQn              TIM8_BRK_IRQn</span></div><div class="line"><a name="l06789"></a><span class="lineno"><a class="line" href="group__stm32f103xe.html#ga61312623d1992ae898b94a531693342f"> 6789</a></span>&#160;<span class="preprocessor">#define TIM8_BRK_TIM12_IRQn     TIM8_BRK_IRQn</span></div><div class="line"><a name="l06790"></a><span class="lineno"><a class="line" href="group__stm32f103xe.html#ga89000393b33c319e8febaea4dac2dc92"> 6790</a></span>&#160;<span class="preprocessor">#define TIM14_IRQn              TIM8_TRG_COM_IRQn</span></div><div class="line"><a name="l06791"></a><span class="lineno"><a class="line" href="group__stm32f103xe.html#gac54dc242075b7da3e2bd9ea1923185fe"> 6791</a></span>&#160;<span class="preprocessor">#define TIM8_TRG_COM_TIM14_IRQn TIM8_TRG_COM_IRQn</span></div><div class="line"><a name="l06792"></a><span class="lineno"><a class="line" href="group__stm32f103xe.html#ga535f6e7df61027bf288a1e60e42bfd3e"> 6792</a></span>&#160;<span class="preprocessor">#define TIM8_UP_TIM13_IRQn      TIM8_UP_IRQn</span></div><div class="line"><a name="l06793"></a><span class="lineno"><a class="line" href="group__stm32f103xe.html#ga81990d87b44283314f4c1054b2dc9050"> 6793</a></span>&#160;<span class="preprocessor">#define TIM13_IRQn              TIM8_UP_IRQn</span></div><div class="line"><a name="l06794"></a><span class="lineno"><a class="line" href="group__stm32f103xe.html#gaf0cf08d17feae0f586b1a6aaf0d6c36d"> 6794</a></span>&#160;<span class="preprocessor">#define CEC_IRQn                USBWakeUp_IRQn</span></div><div class="line"><a name="l06795"></a><span class="lineno"><a class="line" href="group__stm32f103xe.html#gaf315fc723ea4d21a9e79d8d3d20437e9"> 6795</a></span>&#160;<span class="preprocessor">#define OTG_FS_WKUP_IRQn        USBWakeUp_IRQn</span></div><div class="line"><a name="l06796"></a><span class="lineno"><a class="line" href="group__stm32f103xe.html#ga2601e7e96ae0820e1c9c6891d654ed6c"> 6796</a></span>&#160;<span class="preprocessor">#define CAN1_TX_IRQn            USB_HP_CAN1_TX_IRQn</span></div><div class="line"><a name="l06797"></a><span class="lineno"><a class="line" href="group__stm32f103xe.html#ga7b79e8b364f6f1ca0e72ec0d189fdefc"> 6797</a></span>&#160;<span class="preprocessor">#define USB_HP_IRQn             USB_HP_CAN1_TX_IRQn</span></div><div class="line"><a name="l06798"></a><span class="lineno"><a class="line" href="group__stm32f103xe.html#ga4ca4c9d78aae513e53643cd6a9ba97ed"> 6798</a></span>&#160;<span class="preprocessor">#define USB_LP_IRQn             USB_LP_CAN1_RX0_IRQn</span></div><div class="line"><a name="l06799"></a><span class="lineno"><a class="line" href="group__stm32f103xe.html#gac7dffc92c171e414eb981fa219aa38f3"> 6799</a></span>&#160;<span class="preprocessor">#define CAN1_RX0_IRQn           USB_LP_CAN1_RX0_IRQn</span></div><div class="line"><a name="l06800"></a><span class="lineno"> 6800</span>&#160;</div><div class="line"><a name="l06801"></a><span class="lineno"> 6801</span>&#160;</div><div class="line"><a name="l06802"></a><span class="lineno"> 6802</span>&#160;<span class="comment">/* Aliases for __IRQHandler */</span></div><div class="line"><a name="l06803"></a><span class="lineno"><a class="line" href="group__stm32f103xe.html#gacfad9f182b248bceb2ebedd9ae366546"> 6803</a></span>&#160;<span class="preprocessor">#define ADC1_IRQHandler               ADC1_2_IRQHandler</span></div><div class="line"><a name="l06804"></a><span class="lineno"><a class="line" href="group__stm32f103xe.html#ga6955092dffdaec0f1eac8191817f93af"> 6804</a></span>&#160;<span class="preprocessor">#define DMA2_Channel4_IRQHandler      DMA2_Channel4_5_IRQHandler</span></div><div class="line"><a name="l06805"></a><span class="lineno"><a class="line" href="group__stm32f103xe.html#gac00abc7e88d4df1985f4431d1b7829ff"> 6805</a></span>&#160;<span class="preprocessor">#define TIM1_BRK_TIM15_IRQHandler     TIM1_BRK_IRQHandler</span></div><div class="line"><a name="l06806"></a><span class="lineno"><a class="line" href="group__stm32f103xe.html#ga8906a1addcbb330ba8ae18733cb1eefe"> 6806</a></span>&#160;<span class="preprocessor">#define TIM1_BRK_TIM9_IRQHandler      TIM1_BRK_IRQHandler</span></div><div class="line"><a name="l06807"></a><span class="lineno"><a class="line" href="group__stm32f103xe.html#ga07f093ff1d63428cae25f6ef18d1ae71"> 6807</a></span>&#160;<span class="preprocessor">#define TIM9_IRQHandler               TIM1_BRK_IRQHandler</span></div><div class="line"><a name="l06808"></a><span class="lineno"><a class="line" href="group__stm32f103xe.html#ga09f7180e6c101ecbd171460a74867b5c"> 6808</a></span>&#160;<span class="preprocessor">#define TIM1_TRG_COM_TIM11_IRQHandler TIM1_TRG_COM_IRQHandler</span></div><div class="line"><a name="l06809"></a><span class="lineno"><a class="line" href="group__stm32f103xe.html#ga4ca7d0c2085736b897d6e9dcd1be57b5"> 6809</a></span>&#160;<span class="preprocessor">#define TIM1_TRG_COM_TIM17_IRQHandler TIM1_TRG_COM_IRQHandler</span></div><div class="line"><a name="l06810"></a><span class="lineno"><a class="line" href="group__stm32f103xe.html#ga8c03aaddc375db375ce87d908825c1b0"> 6810</a></span>&#160;<span class="preprocessor">#define TIM11_IRQHandler              TIM1_TRG_COM_IRQHandler</span></div><div class="line"><a name="l06811"></a><span class="lineno"><a class="line" href="group__stm32f103xe.html#ga4d5169a4a9c606d71f36e702d5dcafa9"> 6811</a></span>&#160;<span class="preprocessor">#define TIM10_IRQHandler              TIM1_UP_IRQHandler</span></div><div class="line"><a name="l06812"></a><span class="lineno"><a class="line" href="group__stm32f103xe.html#ga67ca3d710fcd583880327b0f1e2952ce"> 6812</a></span>&#160;<span class="preprocessor">#define TIM1_UP_TIM16_IRQHandler      TIM1_UP_IRQHandler</span></div><div class="line"><a name="l06813"></a><span class="lineno"><a class="line" href="group__stm32f103xe.html#ga7e36d7869a4d9acd6d4346bfcdbe385a"> 6813</a></span>&#160;<span class="preprocessor">#define TIM1_UP_TIM10_IRQHandler      TIM1_UP_IRQHandler</span></div><div class="line"><a name="l06814"></a><span class="lineno"><a class="line" href="group__stm32f103xe.html#ga7d58a944f63161f2152026eedc430848"> 6814</a></span>&#160;<span class="preprocessor">#define TIM6_DAC_IRQHandler           TIM6_IRQHandler</span></div><div class="line"><a name="l06815"></a><span class="lineno"><a class="line" href="group__stm32f103xe.html#gaba2c15ebb4734e538d751353254151ad"> 6815</a></span>&#160;<span class="preprocessor">#define TIM12_IRQHandler              TIM8_BRK_IRQHandler</span></div><div class="line"><a name="l06816"></a><span class="lineno"><a class="line" href="group__stm32f103xe.html#ga140a8a1c7a8cd6b3a02c1d3dcd85d1bf"> 6816</a></span>&#160;<span class="preprocessor">#define TIM8_BRK_TIM12_IRQHandler     TIM8_BRK_IRQHandler</span></div><div class="line"><a name="l06817"></a><span class="lineno"><a class="line" href="group__stm32f103xe.html#ga1f8620b9c1093518518a9955c4d3e6b0"> 6817</a></span>&#160;<span class="preprocessor">#define TIM14_IRQHandler              TIM8_TRG_COM_IRQHandler</span></div><div class="line"><a name="l06818"></a><span class="lineno"><a class="line" href="group__stm32f103xe.html#ga54effb54e9f5fe0c4d97fb4d6766b130"> 6818</a></span>&#160;<span class="preprocessor">#define TIM8_TRG_COM_TIM14_IRQHandler TIM8_TRG_COM_IRQHandler</span></div><div class="line"><a name="l06819"></a><span class="lineno"><a class="line" href="group__stm32f103xe.html#ga4fc62396fd623f857e1bd2c06154d6c1"> 6819</a></span>&#160;<span class="preprocessor">#define TIM8_UP_TIM13_IRQHandler      TIM8_UP_IRQHandler</span></div><div class="line"><a name="l06820"></a><span class="lineno"><a class="line" href="group__stm32f103xe.html#ga5dc2993b311635d8cc76ab6ba98851b0"> 6820</a></span>&#160;<span class="preprocessor">#define TIM13_IRQHandler              TIM8_UP_IRQHandler</span></div><div class="line"><a name="l06821"></a><span class="lineno"><a class="line" href="group__stm32f103xe.html#gaac468e8a06613c37d2b6f05fe21c2777"> 6821</a></span>&#160;<span class="preprocessor">#define CEC_IRQHandler                USBWakeUp_IRQHandler</span></div><div class="line"><a name="l06822"></a><span class="lineno"><a class="line" href="group__stm32f103xe.html#ga8d10057f3ad0cec6a12f2f593ef8e4c0"> 6822</a></span>&#160;<span class="preprocessor">#define OTG_FS_WKUP_IRQHandler        USBWakeUp_IRQHandler</span></div><div class="line"><a name="l06823"></a><span class="lineno"><a class="line" href="group__stm32f103xe.html#ga4fdbecfed2cdeadfec6210f7ec510fbc"> 6823</a></span>&#160;<span class="preprocessor">#define CAN1_TX_IRQHandler            USB_HP_CAN1_TX_IRQHandler</span></div><div class="line"><a name="l06824"></a><span class="lineno"><a class="line" href="group__stm32f103xe.html#gab62271824915d04d5350da852b32cd5e"> 6824</a></span>&#160;<span class="preprocessor">#define USB_HP_IRQHandler             USB_HP_CAN1_TX_IRQHandler</span></div><div class="line"><a name="l06825"></a><span class="lineno"><a class="line" href="group__stm32f103xe.html#gab5032057a517201938fc126d12690f4e"> 6825</a></span>&#160;<span class="preprocessor">#define USB_LP_IRQHandler             USB_LP_CAN1_RX0_IRQHandler</span></div><div class="line"><a name="l06826"></a><span class="lineno"><a class="line" href="group__stm32f103xe.html#ga40873fbdcb268642576f45babaad5c2e"> 6826</a></span>&#160;<span class="preprocessor">#define CAN1_RX0_IRQHandler           USB_LP_CAN1_RX0_IRQHandler</span></div><div class="line"><a name="l06827"></a><span class="lineno"> 6827</span>&#160;</div><div class="line"><a name="l06828"></a><span class="lineno"> 6828</span>&#160;</div><div class="line"><a name="l06838"></a><span class="lineno"> 6838</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l06839"></a><span class="lineno"> 6839</span>&#160;  }</div><div class="line"><a name="l06840"></a><span class="lineno"> 6840</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __cplusplus */</span><span class="preprocessor"></span></div><div class="line"><a name="l06841"></a><span class="lineno"> 6841</span>&#160;</div><div class="line"><a name="l06842"></a><span class="lineno"> 6842</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F103xE_H */</span><span class="preprocessor"></span></div><div class="line"><a name="l06843"></a><span class="lineno"> 6843</span>&#160;</div><div class="line"><a name="l06844"></a><span class="lineno"> 6844</span>&#160;</div><div class="line"><a name="l06845"></a><span class="lineno"> 6845</span>&#160;</div><div class="line"><a name="l06846"></a><span class="lineno"> 6846</span>&#160;  <span class="comment">/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/</span></div><div class="ttc" id="struct_b_k_p___type_def_html_a5533569d0602694562e20b0cc5153381"><div class="ttname"><a href="struct_b_k_p___type_def.html#a5533569d0602694562e20b0cc5153381">BKP_TypeDef::DR25</a></div><div class="ttdeci">__IO uint32_t DR25</div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00244">stm32f103xe.h:244</a></div></div>
<div class="ttc" id="struct_f_s_m_c___bank2__3___type_def_html_a4c9b972a304c0e08ca27cbe57627c496"><div class="ttname"><a href="struct_f_s_m_c___bank2__3___type_def.html#a4c9b972a304c0e08ca27cbe57627c496">FSMC_Bank2_3_TypeDef::RESERVED2</a></div><div class="ttdeci">uint32_t RESERVED2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00470">stm32f103xe.h:470</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a01458aa0285988970fb26ba382d62bcb"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a01458aa0285988970fb26ba382d62bcb">TIM8_TRG_COM_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00146">stm32f103xe.h:146</a></div></div>
<div class="ttc" id="struct_b_k_p___type_def_html_a7523e731236e2d837182a2d098f997fc"><div class="ttname"><a href="struct_b_k_p___type_def.html#a7523e731236e2d837182a2d098f997fc">BKP_TypeDef::DR31</a></div><div class="ttdeci">__IO uint32_t DR31</div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00250">stm32f103xe.h:250</a></div></div>
<div class="ttc" id="struct_c_a_n___f_i_f_o_mail_box___type_def_html"><div class="ttname"><a href="struct_c_a_n___f_i_f_o_mail_box___type_def.html">CAN_FIFOMailBox_TypeDef</a></div><div class="ttdoc">Controller Area Network FIFOMailBox. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f042x6_8h_source.html#l00171">stm32f042x6.h:171</a></div></div>
<div class="ttc" id="struct_s_p_i___type_def_html"><div class="ttname"><a href="struct_s_p_i___type_def.html">SPI_TypeDef</a></div><div class="ttdoc">Serial Peripheral Interface. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l00372">stm32f030x8.h:372</a></div></div>
<div class="ttc" id="struct_b_k_p___type_def_html_a567c892f1f5190a5cd77e89c3e01786f"><div class="ttname"><a href="struct_b_k_p___type_def.html#a567c892f1f5190a5cd77e89c3e01786f">BKP_TypeDef::DR19</a></div><div class="ttdeci">__IO uint32_t DR19</div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00238">stm32f103xe.h:238</a></div></div>
<div class="ttc" id="struct_f_s_m_c___bank1___type_def_html"><div class="ttname"><a href="struct_f_s_m_c___bank1___type_def.html">FSMC_Bank1_TypeDef</a></div><div class="ttdoc">Flexible Static Memory Controller. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00443">stm32f103xe.h:443</a></div></div>
<div class="ttc" id="struct_b_k_p___type_def_html_af2afd37001f81d571be773574238c9cb"><div class="ttname"><a href="struct_b_k_p___type_def.html#af2afd37001f81d571be773574238c9cb">BKP_TypeDef::DR24</a></div><div class="ttdeci">__IO uint32_t DR24</div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00243">stm32f103xe.h:243</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa">TIM2_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00129">stm32f103xe.h:129</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aded5314b20c6e4e80cb6ab0668ffb8d5"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aded5314b20c6e4e80cb6ab0668ffb8d5">UART4_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00153">stm32f103xe.h:153</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a19cf421347f52d547d370887640c158a"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a19cf421347f52d547d370887640c158a">ADC1_2_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00119">stm32f103xe.h:119</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8adcc0f2770f7f57f75fac3d8bcac0e858"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adcc0f2770f7f57f75fac3d8bcac0e858">RTC_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00104">stm32f103xe.h:104</a></div></div>
<div class="ttc" id="struct_f_s_m_c___bank4___type_def_html_a8218d6e11dae5d4468c69303dec0b4fc"><div class="ttname"><a href="struct_f_s_m_c___bank4___type_def.html#a8218d6e11dae5d4468c69303dec0b4fc">FSMC_Bank4_TypeDef::SR4</a></div><div class="ttdeci">__IO uint32_t SR4</div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00486">stm32f103xe.h:486</a></div></div>
<div class="ttc" id="struct_f_s_m_c___bank2__3___type_def_html_aba8981e4f06cfb3db7d9959242052f80"><div class="ttname"><a href="struct_f_s_m_c___bank2__3___type_def.html#aba8981e4f06cfb3db7d9959242052f80">FSMC_Bank2_3_TypeDef::PMEM3</a></div><div class="ttdeci">__IO uint32_t PMEM3</div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00473">stm32f103xe.h:473</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a6baa609f83561f41f7715ff14eeb7d0f"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6baa609f83561f41f7715ff14eeb7d0f">USB_HP_CAN1_TX_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00120">stm32f103xe.h:120</a></div></div>
<div class="ttc" id="x86__uart_8h_html_af21fe5aa2d6c5a994df71f908dc9251cab11810deb50e765a9fc2189cc8dedee0"><div class="ttname"><a href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251cab11810deb50e765a9fc2189cc8dedee0">MSR</a></div><div class="ttdef"><b>Definition:</b> <a href="x86__uart_8h_source.html#l00104">x86_uart.h:104</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ac55a11a64aae7432544d0ab0d4f7de09"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac55a11a64aae7432544d0ab0d4f7de09">UART5_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00154">stm32f103xe.h:154</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9">EXTI2_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00109">stm32f103xe.h:109</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e">EXTI4_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00111">stm32f103xe.h:111</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8add23dc52c8ddb402d572fb9347924cc5"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8add23dc52c8ddb402d572fb9347924cc5">DMA2_Channel4_5_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00160">stm32f103xe.h:160</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00138">stm32f103xe.h:138</a></div></div>
<div class="ttc" id="struct_e_x_t_i___type_def_html"><div class="ttname"><a href="struct_e_x_t_i___type_def.html">EXTI_TypeDef</a></div><div class="ttdoc">External Interrupt/Event Controller. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l00210">stm32f030x8.h:210</a></div></div>
<div class="ttc" id="struct_b_k_p___type_def_html_a2cb33d94cc0476d19ee3d9c8b8916a7d"><div class="ttname"><a href="struct_b_k_p___type_def.html#a2cb33d94cc0476d19ee3d9c8b8916a7d">BKP_TypeDef::DR16</a></div><div class="ttdeci">__IO uint32_t DR16</div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00235">stm32f103xe.h:235</a></div></div>
<div class="ttc" id="struct_b_k_p___type_def_html_abcf1585e8c22a49ae70281151979fd66"><div class="ttname"><a href="struct_b_k_p___type_def.html#abcf1585e8c22a49ae70281151979fd66">BKP_TypeDef::DR26</a></div><div class="ttdeci">__IO uint32_t DR26</div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00245">stm32f103xe.h:245</a></div></div>
<div class="ttc" id="struct_d_m_a___channel___type_def_html"><div class="ttname"><a href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a></div><div class="ttdoc">DMA Controller. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l00192">stm32f030x8.h:192</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ac2465727aec26e840077f8df9b7af33a"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac2465727aec26e840077f8df9b7af33a">TIM8_BRK_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00144">stm32f103xe.h:144</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a368b899ca740b9ae0d75841f3abf68c4"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a368b899ca740b9ae0d75841f3abf68c4">TIM4_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00131">stm32f103xe.h:131</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37">RTC_Alarm_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00142">stm32f103xe.h:142</a></div></div>
<div class="ttc" id="struct_u_s_b___type_def_html"><div class="ttname"><a href="struct_u_s_b___type_def.html">USB_TypeDef</a></div><div class="ttdoc">Universal Serial Bus Full Speed Device. </div><div class="ttdef"><b>Definition:</b> <a href="ezr32wg__usb_8h_source.html#l00042">ezr32wg_usb.h:42</a></div></div>
<div class="ttc" id="struct_b_k_p___type_def_html_a593efc1a56c78e7cf5f30efdd0ff0b43"><div class="ttname"><a href="struct_b_k_p___type_def.html#a593efc1a56c78e7cf5f30efdd0ff0b43">BKP_TypeDef::DR35</a></div><div class="ttdeci">__IO uint32_t DR35</div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00254">stm32f103xe.h:254</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00097">stm32f103xe.h:97</a></div></div>
<div class="ttc" id="struct_o_b___type_def_html"><div class="ttname"><a href="struct_o_b___type_def.html">OB_TypeDef</a></div><div class="ttdoc">Option Bytes Registers. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l00239">stm32f030x8.h:239</a></div></div>
<div class="ttc" id="struct_c_r_c___type_def_html"><div class="ttname"><a href="struct_c_r_c___type_def.html">CRC_TypeDef</a></div><div class="ttdoc">CRC calculation unit. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l00164">stm32f030x8.h:164</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8af71ef06c4f9ff0e1691c21ff3670acd4"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af71ef06c4f9ff0e1691c21ff3670acd4">CAN1_RX1_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00122">stm32f103xe.h:122</a></div></div>
<div class="ttc" id="struct_b_k_p___type_def_html_a67a1bcaee3274af34c677dbad8dd30d8"><div class="ttname"><a href="struct_b_k_p___type_def.html#a67a1bcaee3274af34c677dbad8dd30d8">BKP_TypeDef::DR38</a></div><div class="ttdeci">__IO uint32_t DR38</div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00257">stm32f103xe.h:257</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00136">stm32f103xe.h:136</a></div></div>
<div class="ttc" id="struct_f_s_m_c___bank2__3___type_def_html_a6062be7dc144c07e01c303cb49d69ce2"><div class="ttname"><a href="struct_f_s_m_c___bank2__3___type_def.html#a6062be7dc144c07e01c303cb49d69ce2">FSMC_Bank2_3_TypeDef::ECCR3</a></div><div class="ttdeci">__IO uint32_t ECCR3</div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00476">stm32f103xe.h:476</a></div></div>
<div class="ttc" id="struct_b_k_p___type_def_html_aa7e1b07082ed84f3fd643b8af480c13c"><div class="ttname"><a href="struct_b_k_p___type_def.html#aa7e1b07082ed84f3fd643b8af480c13c">BKP_TypeDef::DR33</a></div><div class="ttdeci">__IO uint32_t DR33</div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00252">stm32f103xe.h:252</a></div></div>
<div class="ttc" id="struct_d_m_a___type_def_html"><div class="ttname"><a href="struct_d_m_a___type_def.html">DMA_TypeDef</a></div><div class="ttdef"><b>Definition:</b> <a href="ezr32wg__dma_8h_source.html#l00042">ezr32wg_dma.h:42</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85">HardFault_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00091">stm32f103xe.h:91</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ac50e91f8ec34b86d84dec304e2b61a6c"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac50e91f8ec34b86d84dec304e2b61a6c">TIM1_TRG_COM_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00127">stm32f103xe.h:127</a></div></div>
<div class="ttc" id="struct_w_w_d_g___type_def_html"><div class="ttname"><a href="struct_w_w_d_g___type_def.html">WWDG_TypeDef</a></div><div class="ttdoc">Window WATCHDOG. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l00433">stm32f030x8.h:433</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00137">stm32f103xe.h:137</a></div></div>
<div class="ttc" id="struct_f_s_m_c___bank2__3___type_def_html_a2e5a7a96de68a6612affa6df8c309c3d"><div class="ttname"><a href="struct_f_s_m_c___bank2__3___type_def.html#a2e5a7a96de68a6612affa6df8c309c3d">FSMC_Bank2_3_TypeDef::PMEM2</a></div><div class="ttdeci">__IO uint32_t PMEM2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00465">stm32f103xe.h:465</a></div></div>
<div class="ttc" id="struct_f_s_m_c___bank2__3___type_def_html_af2b40c5e36a5e861490988275499e158"><div class="ttname"><a href="struct_f_s_m_c___bank2__3___type_def.html#af2b40c5e36a5e861490988275499e158">FSMC_Bank2_3_TypeDef::RESERVED3</a></div><div class="ttdeci">uint32_t RESERVED3</div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00475">stm32f103xe.h:475</a></div></div>
<div class="ttc" id="struct_f_s_m_c___bank2__3___type_def_html_ab0cb1d704ee64c62ad5be55522a2683a"><div class="ttname"><a href="struct_f_s_m_c___bank2__3___type_def.html#ab0cb1d704ee64c62ad5be55522a2683a">FSMC_Bank2_3_TypeDef::PCR2</a></div><div class="ttdeci">__IO uint32_t PCR2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00463">stm32f103xe.h:463</a></div></div>
<div class="ttc" id="struct_b_k_p___type_def_html_ac8347ed944b8353d0617d66d06a203fe"><div class="ttname"><a href="struct_b_k_p___type_def.html#ac8347ed944b8353d0617d66d06a203fe">BKP_TypeDef::DR41</a></div><div class="ttdeci">__IO uint32_t DR41</div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00260">stm32f103xe.h:260</a></div></div>
<div class="ttc" id="core__cm0_8h_html_af63697ed9952cc71e1225efe205f6cd3"><div class="ttname"><a href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a></div><div class="ttdeci">#define __I</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00210">core_cm0.h:210</a></div></div>
<div class="ttc" id="struct_f_s_m_c___bank2__3___type_def_html_a89623ee198737b29dc0a803310605a83"><div class="ttname"><a href="struct_f_s_m_c___bank2__3___type_def.html#a89623ee198737b29dc0a803310605a83">FSMC_Bank2_3_TypeDef::SR2</a></div><div class="ttdeci">__IO uint32_t SR2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00464">stm32f103xe.h:464</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8af20a30306a1b6d4fc8a2da095a2ca7e9"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af20a30306a1b6d4fc8a2da095a2ca7e9">TIM8_UP_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00145">stm32f103xe.h:145</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a99bd6662671832371d7c727046b147b2"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a99bd6662671832371d7c727046b147b2">TIM6_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00155">stm32f103xe.h:155</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77">RCC_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00106">stm32f103xe.h:106</a></div></div>
<div class="ttc" id="core__cm3_8h_html"><div class="ttname"><a href="core__cm3_8h.html">core_cm3.h</a></div><div class="ttdoc">CMSIS Cortex-M3 Core Peripheral Access Layer Header File. </div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a78ef1a20c5b8e93cb17bf90afc0c5bd9"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a78ef1a20c5b8e93cb17bf90afc0c5bd9">TIM1_UP_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00126">stm32f103xe.h:126</a></div></div>
<div class="ttc" id="struct_b_k_p___type_def_html_a00b43e18a883a1a9c81b237f19ad03c2"><div class="ttname"><a href="struct_b_k_p___type_def.html#a00b43e18a883a1a9c81b237f19ad03c2">BKP_TypeDef::DR20</a></div><div class="ttdeci">__IO uint32_t DR20</div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00239">stm32f103xe.h:239</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00096">stm32f103xe.h:96</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a285d93ad54a43d831dc4955299c5b862"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a285d93ad54a43d831dc4955299c5b862">TAMPER_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00103">stm32f103xe.h:103</a></div></div>
<div class="ttc" id="struct_f_s_m_c___bank2__3___type_def_html_ac4ac04e673b5b8320d53f7b0947db902"><div class="ttname"><a href="struct_f_s_m_c___bank2__3___type_def.html#ac4ac04e673b5b8320d53f7b0947db902">FSMC_Bank2_3_TypeDef::RESERVED1</a></div><div class="ttdeci">uint32_t RESERVED1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00469">stm32f103xe.h:469</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00090">stm32f103xe.h:90</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_ga7e1129cd8a196f4284d41db3e82ad5c8"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a></div><div class="ttdeci">IRQn_Type</div><div class="ttdoc">STM32F10x Interrupt Number Definition, according to the selected device in Library_configuration_sect...</div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00087">stm32f103xe.h:87</a></div></div>
<div class="ttc" id="struct_g_p_i_o___type_def_html"><div class="ttname"><a href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a></div><div class="ttdoc">General Purpose I/O. </div><div class="ttdef"><b>Definition:</b> <a href="ezr32wg__gpio_8h_source.html#l00042">ezr32wg_gpio.h:42</a></div></div>
<div class="ttc" id="struct_b_k_p___type_def_html_ae7d525b8423ef60f38063888bdf1f4d9"><div class="ttname"><a href="struct_b_k_p___type_def.html#ae7d525b8423ef60f38063888bdf1f4d9">BKP_TypeDef::DR17</a></div><div class="ttdeci">__IO uint32_t DR17</div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00236">stm32f103xe.h:236</a></div></div>
<div class="ttc" id="tests_2driver__lis3dh_2main_8c_html_a72366fc02d79d6eaf8e65bfe4a8b560d"><div class="ttname"><a href="tests_2driver__lis3dh_2main_8c.html#a72366fc02d79d6eaf8e65bfe4a8b560d">ODR</a></div><div class="ttdeci">#define ODR</div><div class="ttdef"><b>Definition:</b> <a href="tests_2driver__lis3dh_2main_8c_source.html#l00061">main.c:61</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af">BusFault_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00093">stm32f103xe.h:93</a></div></div>
<div class="ttc" id="struct_c_a_n___type_def_html"><div class="ttname"><a href="struct_c_a_n___type_def.html">CAN_TypeDef</a></div><div class="ttdoc">Controller Area Network. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f042x6_8h_source.html#l00191">stm32f042x6.h:191</a></div></div>
<div class="ttc" id="struct_b_k_p___type_def_html_a14ed91f9bb530b02cb98ea4ca619d07b"><div class="ttname"><a href="struct_b_k_p___type_def.html#a14ed91f9bb530b02cb98ea4ca619d07b">BKP_TypeDef::DR13</a></div><div class="ttdeci">__IO uint32_t DR13</div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00232">stm32f103xe.h:232</a></div></div>
<div class="ttc" id="struct_b_k_p___type_def_html_a7c9760ba607c7ad55325d3bc34add36e"><div class="ttname"><a href="struct_b_k_p___type_def.html#a7c9760ba607c7ad55325d3bc34add36e">BKP_TypeDef::DR40</a></div><div class="ttdeci">__IO uint32_t DR40</div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00259">stm32f103xe.h:259</a></div></div>
<div class="ttc" id="x86__uart_8h_html_af21fe5aa2d6c5a994df71f908dc9251ca7b979e6392d4ed86e0c9c278ffeebd98"><div class="ttname"><a href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251ca7b979e6392d4ed86e0c9c278ffeebd98">MCR</a></div><div class="ttdef"><b>Definition:</b> <a href="x86__uart_8h_source.html#l00102">x86_uart.h:102</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924">PVD_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00102">stm32f103xe.h:102</a></div></div>
<div class="ttc" id="struct_b_k_p___type_def_html_a0bd756e1e3f192c6b0c40b7aae17025a"><div class="ttname"><a href="struct_b_k_p___type_def.html#a0bd756e1e3f192c6b0c40b7aae17025a">BKP_TypeDef::DR21</a></div><div class="ttdeci">__IO uint32_t DR21</div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00240">stm32f103xe.h:240</a></div></div>
<div class="ttc" id="core__cm0_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00213">core_cm0.h:213</a></div></div>
<div class="ttc" id="struct_f_s_m_c___bank4___type_def_html_a3f82cc749845fb0dd7dfa8121d96b663"><div class="ttname"><a href="struct_f_s_m_c___bank4___type_def.html#a3f82cc749845fb0dd7dfa8121d96b663">FSMC_Bank4_TypeDef::PMEM4</a></div><div class="ttdeci">__IO uint32_t PMEM4</div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00487">stm32f103xe.h:487</a></div></div>
<div class="ttc" id="struct_a_d_c___type_def_html"><div class="ttname"><a href="struct_a_d_c___type_def.html">ADC_TypeDef</a></div><div class="ttdoc">Analog to Digital Converter. </div><div class="ttdef"><b>Definition:</b> <a href="ezr32wg__adc_8h_source.html#l00042">ezr32wg_adc.h:42</a></div></div>
<div class="ttc" id="struct_b_k_p___type_def_html_a81db9ab74cd010bf78e12cd621dfa571"><div class="ttname"><a href="struct_b_k_p___type_def.html#a81db9ab74cd010bf78e12cd621dfa571">BKP_TypeDef::DR22</a></div><div class="ttdeci">__IO uint32_t DR22</div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00241">stm32f103xe.h:241</a></div></div>
<div class="ttc" id="struct_a_f_i_o___type_def_html"><div class="ttname"><a href="struct_a_f_i_o___type_def.html">AFIO_TypeDef</a></div><div class="ttdoc">Alternate Function I/O. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xb_8h_source.html#l00387">stm32f103xb.h:387</a></div></div>
<div class="ttc" id="struct_b_k_p___type_def_html_a942e928d015acddbff3df8dac96ef8c0"><div class="ttname"><a href="struct_b_k_p___type_def.html#a942e928d015acddbff3df8dac96ef8c0">BKP_TypeDef::DR11</a></div><div class="ttdeci">__IO uint32_t DR11</div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00230">stm32f103xe.h:230</a></div></div>
<div class="ttc" id="struct_b_k_p___type_def_html_aaf976df3d265bb97a5e4cf924bd2af2a"><div class="ttname"><a href="struct_b_k_p___type_def.html#aaf976df3d265bb97a5e4cf924bd2af2a">BKP_TypeDef::DR30</a></div><div class="ttdeci">__IO uint32_t DR30</div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00249">stm32f103xe.h:249</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a637750639eff4e2b4aae80ed6f3cf67f"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a637750639eff4e2b4aae80ed6f3cf67f">TIM8_CC_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00147">stm32f103xe.h:147</a></div></div>
<div class="ttc" id="struct_b_k_p___type_def_html_a32d8b06036f96c62397289aa4af25aa5"><div class="ttname"><a href="struct_b_k_p___type_def.html#a32d8b06036f96c62397289aa4af25aa5">BKP_TypeDef::DR39</a></div><div class="ttdeci">__IO uint32_t DR39</div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00258">stm32f103xe.h:258</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a3d575a484e3cb668a42e6f9074112d23"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3d575a484e3cb668a42e6f9074112d23">DMA1_Channel3_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00114">stm32f103xe.h:114</a></div></div>
<div class="ttc" id="struct_c_a_n___tx_mail_box___type_def_html"><div class="ttname"><a href="struct_c_a_n___tx_mail_box___type_def.html">CAN_TxMailBox_TypeDef</a></div><div class="ttdoc">Controller Area Network TxMailBox. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f042x6_8h_source.html#l00160">stm32f042x6.h:160</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ae36905d55d7cbb8ffb2de44c9b88bb31"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae36905d55d7cbb8ffb2de44c9b88bb31">DMA1_Channel4_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00115">stm32f103xe.h:115</a></div></div>
<div class="ttc" id="struct_b_k_p___type_def_html_adb3928dfed26065d58c51a19b01e7165"><div class="ttname"><a href="struct_b_k_p___type_def.html#adb3928dfed26065d58c51a19b01e7165">BKP_TypeDef::DR12</a></div><div class="ttdeci">__IO uint32_t DR12</div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00231">stm32f103xe.h:231</a></div></div>
<div class="ttc" id="struct_u_s_a_r_t___type_def_html"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a></div><div class="ttdoc">Universal Synchronous Asynchronous Receiver Transmitter. </div><div class="ttdef"><b>Definition:</b> <a href="ezr32wg__usart_8h_source.html#l00042">ezr32wg_usart.h:42</a></div></div>
<div class="ttc" id="struct_b_k_p___type_def_html_a29a71b40f5999f6a5a018598c7e4b7af"><div class="ttname"><a href="struct_b_k_p___type_def.html#a29a71b40f5999f6a5a018598c7e4b7af">BKP_TypeDef::DR32</a></div><div class="ttdeci">__IO uint32_t DR32</div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00251">stm32f103xe.h:251</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a16fe70a39348f3f27906dc268b5654e3"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a16fe70a39348f3f27906dc268b5654e3">SDIO_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00150">stm32f103xe.h:150</a></div></div>
<div class="ttc" id="struct_t_i_m___type_def_html"><div class="ttname"><a href="struct_t_i_m___type_def.html">TIM_TypeDef</a></div><div class="ttdoc">TIM. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l00387">stm32f030x8.h:387</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a2ad262973688511beafcd1312ce78357"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ad262973688511beafcd1312ce78357">USBWakeUp_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00143">stm32f103xe.h:143</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e">USART2_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00139">stm32f103xe.h:139</a></div></div>
<div class="ttc" id="struct_d_a_c___type_def_html"><div class="ttname"><a href="struct_d_a_c___type_def.html">DAC_TypeDef</a></div><div class="ttdoc">Digital to Analog Converter. </div><div class="ttdef"><b>Definition:</b> <a href="ezr32wg__dac_8h_source.html#l00042">ezr32wg_dac.h:42</a></div></div>
<div class="ttc" id="struct_f_s_m_c___bank2__3___type_def_html_a9c1bc909ec5ed32df45444488ea6668b"><div class="ttname"><a href="struct_f_s_m_c___bank2__3___type_def.html#a9c1bc909ec5ed32df45444488ea6668b">FSMC_Bank2_3_TypeDef::PATT2</a></div><div class="ttdeci">__IO uint32_t PATT2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00466">stm32f103xe.h:466</a></div></div>
<div class="ttc" id="struct_f_l_a_s_h___type_def_html"><div class="ttname"><a href="struct_f_l_a_s_h___type_def.html">FLASH_TypeDef</a></div><div class="ttdoc">FLASH Registers. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l00223">stm32f030x8.h:223</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a53cadc1e164ec85d0ea4cd143608e8e1"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a53cadc1e164ec85d0ea4cd143608e8e1">TIM7_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00156">stm32f103xe.h:156</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804">I2C2_EV_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00134">stm32f103xe.h:134</a></div></div>
<div class="ttc" id="struct_p_w_r___type_def_html"><div class="ttname"><a href="struct_p_w_r___type_def.html">PWR_TypeDef</a></div><div class="ttdoc">Power Control. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l00315">stm32f030x8.h:315</a></div></div>
<div class="ttc" id="struct_b_k_p___type_def_html_a0a4df58ce94b7295b0ca6aa36c775b8c"><div class="ttname"><a href="struct_b_k_p___type_def.html#a0a4df58ce94b7295b0ca6aa36c775b8c">BKP_TypeDef::DR29</a></div><div class="ttdeci">__IO uint32_t DR29</div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00248">stm32f103xe.h:248</a></div></div>
<div class="ttc" id="x86__uart_8h_html_af21fe5aa2d6c5a994df71f908dc9251caf55bee7a30a0b05bb46ebb54e680a144"><div class="ttname"><a href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251caf55bee7a30a0b05bb46ebb54e680a144">SR</a></div><div class="ttdef"><b>Definition:</b> <a href="x86__uart_8h_source.html#l00105">x86_uart.h:105</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8">TIM3_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00130">stm32f103xe.h:130</a></div></div>
<div class="ttc" id="struct_f_s_m_c___bank2__3___type_def_html_af30c34f7c606cb9416a413ec5fa36491"><div class="ttname"><a href="struct_f_s_m_c___bank2__3___type_def.html#af30c34f7c606cb9416a413ec5fa36491">FSMC_Bank2_3_TypeDef::SR3</a></div><div class="ttdeci">__IO uint32_t SR3</div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00472">stm32f103xe.h:472</a></div></div>
<div class="ttc" id="struct_i_w_d_g___type_def_html"><div class="ttname"><a href="struct_i_w_d_g___type_def.html">IWDG_TypeDef</a></div><div class="ttdoc">Independent WATCHDOG. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l00302">stm32f030x8.h:302</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19">EXTI1_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00108">stm32f103xe.h:108</a></div></div>
<div class="ttc" id="struct_a_d_c___common___type_def_html"><div class="ttname"><a href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l00155">stm32f030x8.h:155</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00095">stm32f103xe.h:95</a></div></div>
<div class="ttc" id="struct_f_s_m_c___bank2__3___type_def_html_aba03fea9c1bb2242d963e29f1b94d25e"><div class="ttname"><a href="struct_f_s_m_c___bank2__3___type_def.html#aba03fea9c1bb2242d963e29f1b94d25e">FSMC_Bank2_3_TypeDef::PATT3</a></div><div class="ttdeci">__IO uint32_t PATT3</div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00474">stm32f103xe.h:474</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8adc1fa33023c357ca97ede35f9ad55898"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adc1fa33023c357ca97ede35f9ad55898">DMA2_Channel3_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00159">stm32f103xe.h:159</a></div></div>
<div class="ttc" id="struct_b_k_p___type_def_html_a1cd3a1b6254fab83f02f5d0657e84806"><div class="ttname"><a href="struct_b_k_p___type_def.html#a1cd3a1b6254fab83f02f5d0657e84806">BKP_TypeDef::DR15</a></div><div class="ttdeci">__IO uint32_t DR15</div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00234">stm32f103xe.h:234</a></div></div>
<div class="ttc" id="struct_r_c_c___type_def_html"><div class="ttname"><a href="struct_r_c_c___type_def.html">RCC_TypeDef</a></div><div class="ttdoc">Reset and Clock Control. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l00325">stm32f030x8.h:325</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9">TIM1_CC_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00128">stm32f103xe.h:128</a></div></div>
<div class="ttc" id="group__cpu__msp430__common_html_ga7b95d35c813eaa3d8a27cd007c692a49"><div class="ttname"><a href="group__cpu__msp430__common.html#ga7b95d35c813eaa3d8a27cd007c692a49">ISR</a></div><div class="ttdeci">#define ISR(a, b)</div><div class="ttdoc">Macro for defining interrupt service routines. </div><div class="ttdef"><b>Definition:</b> <a href="msp430__common_2include_2cpu_8h_source.html#l00046">cpu.h:46</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab">FLASH_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00105">stm32f103xe.h:105</a></div></div>
<div class="ttc" id="struct_c_a_n___filter_register___type_def_html"><div class="ttname"><a href="struct_c_a_n___filter_register___type_def.html">CAN_FilterRegister_TypeDef</a></div><div class="ttdoc">Controller Area Network FilterRegister. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f042x6_8h_source.html#l00182">stm32f042x6.h:182</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00098">stm32f103xe.h:98</a></div></div>
<div class="ttc" id="x86__uart_8h_html_af21fe5aa2d6c5a994df71f908dc9251caa4fe81a2a70fb56b8e15785301bc7eb2"><div class="ttname"><a href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251caa4fe81a2a70fb56b8e15785301bc7eb2">IER</a></div><div class="ttdef"><b>Definition:</b> <a href="x86__uart_8h_source.html#l00097">x86_uart.h:97</a></div></div>
<div class="ttc" id="struct_r_t_c___type_def_html"><div class="ttname"><a href="struct_r_t_c___type_def.html">RTC_TypeDef</a></div><div class="ttdoc">Real-Time Clock. </div><div class="ttdef"><b>Definition:</b> <a href="ezr32wg__rtc_8h_source.html#l00042">ezr32wg_rtc.h:42</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7">I2C2_ER_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00135">stm32f103xe.h:135</a></div></div>
<div class="ttc" id="struct_f_s_m_c___bank2__3___type_def_html_af86c61a5d38a4fc9cef942a12744486b"><div class="ttname"><a href="struct_f_s_m_c___bank2__3___type_def.html#af86c61a5d38a4fc9cef942a12744486b">FSMC_Bank2_3_TypeDef::RESERVED0</a></div><div class="ttdeci">uint32_t RESERVED0</div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00467">stm32f103xe.h:467</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a44d80f3b50a6e2526b806ddc87c4ce86"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a44d80f3b50a6e2526b806ddc87c4ce86">USB_LP_CAN1_RX0_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00121">stm32f103xe.h:121</a></div></div>
<div class="ttc" id="struct_b_k_p___type_def_html"><div class="ttname"><a href="struct_b_k_p___type_def.html">BKP_TypeDef</a></div><div class="ttdoc">Backup Registers. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xb_8h_source.html#l00196">stm32f103xb.h:196</a></div></div>
<div class="ttc" id="struct_b_k_p___type_def_html_aca5d8ceb2fe957880932f529527dad2c"><div class="ttname"><a href="struct_b_k_p___type_def.html#aca5d8ceb2fe957880932f529527dad2c">BKP_TypeDef::DR34</a></div><div class="ttdeci">__IO uint32_t DR34</div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00253">stm32f103xe.h:253</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aab3710849c919f2327eaa001d9e2a7a0"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aab3710849c919f2327eaa001d9e2a7a0">DMA1_Channel6_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00117">stm32f103xe.h:117</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00094">stm32f103xe.h:94</a></div></div>
<div class="ttc" id="struct_f_s_m_c___bank4___type_def_html_a2f02e7acfbd7e549ede84633215eb6a1"><div class="ttname"><a href="struct_f_s_m_c___bank4___type_def.html#a2f02e7acfbd7e549ede84633215eb6a1">FSMC_Bank4_TypeDef::PCR4</a></div><div class="ttdeci">__IO uint32_t PCR4</div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00485">stm32f103xe.h:485</a></div></div>
<div class="ttc" id="struct_b_k_p___type_def_html_ac7db37b2c02d12e89f1f0361945af91f"><div class="ttname"><a href="struct_b_k_p___type_def.html#ac7db37b2c02d12e89f1f0361945af91f">BKP_TypeDef::DR23</a></div><div class="ttdeci">__IO uint32_t DR23</div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00242">stm32f103xe.h:242</a></div></div>
<div class="ttc" id="struct_f_s_m_c___bank1_e___type_def_html"><div class="ttname"><a href="struct_f_s_m_c___bank1_e___type_def.html">FSMC_Bank1E_TypeDef</a></div><div class="ttdoc">Flexible Static Memory Controller Bank1E. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00452">stm32f103xe.h:452</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a4e9331739fb76a2ca7781fede070ae44"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4e9331739fb76a2ca7781fede070ae44">SPI3_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00152">stm32f103xe.h:152</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52">EXTI9_5_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00124">stm32f103xe.h:124</a></div></div>
<div class="ttc" id="struct_i2_c___type_def_html"><div class="ttname"><a href="struct_i2_c___type_def.html">I2C_TypeDef</a></div><div class="ttdoc">Inter-integrated Circuit Interface. </div><div class="ttdef"><b>Definition:</b> <a href="ezr32wg__i2c_8h_source.html#l00042">ezr32wg_i2c.h:42</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751">I2C1_EV_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00132">stm32f103xe.h:132</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34">I2C1_ER_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00133">stm32f103xe.h:133</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a70450df88125476d5771f2ff3f562536"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a70450df88125476d5771f2ff3f562536">FSMC_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00149">stm32f103xe.h:149</a></div></div>
<div class="ttc" id="struct_b_k_p___type_def_html_af6624a1d82c0b8863a931064f2736f6b"><div class="ttname"><a href="struct_b_k_p___type_def.html#af6624a1d82c0b8863a931064f2736f6b">BKP_TypeDef::DR36</a></div><div class="ttdeci">__IO uint32_t DR36</div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00255">stm32f103xe.h:255</a></div></div>
<div class="ttc" id="struct_d_b_g_m_c_u___type_def_html"><div class="ttname"><a href="struct_d_b_g_m_c_u___type_def.html">DBGMCU_TypeDef</a></div><div class="ttdoc">Debug MCU. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l00180">stm32f030x8.h:180</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f">DMA1_Channel1_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00112">stm32f103xe.h:112</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8abf98e4379328f74686524faa05bf6177"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abf98e4379328f74686524faa05bf6177">DMA1_Channel5_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00116">stm32f103xe.h:116</a></div></div>
<div class="ttc" id="struct_f_s_m_c___bank2__3___type_def_html_a05a47a1664adc7a3db3fa3e83fe883b4"><div class="ttname"><a href="struct_f_s_m_c___bank2__3___type_def.html#a05a47a1664adc7a3db3fa3e83fe883b4">FSMC_Bank2_3_TypeDef::ECCR2</a></div><div class="ttdeci">__IO uint32_t ECCR2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00468">stm32f103xe.h:468</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a6617c3c1d75470b8bfcc48f82ff38fd1"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6617c3c1d75470b8bfcc48f82ff38fd1">DMA1_Channel7_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00118">stm32f103xe.h:118</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a53b88408ead2373e64f39fd0c79fa88f"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a53b88408ead2373e64f39fd0c79fa88f">TIM1_BRK_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00125">stm32f103xe.h:125</a></div></div>
<div class="ttc" id="struct_b_k_p___type_def_html_ab5caa51239c02aa69b0ecf64de6a9a5d"><div class="ttname"><a href="struct_b_k_p___type_def.html#ab5caa51239c02aa69b0ecf64de6a9a5d">BKP_TypeDef::DR18</a></div><div class="ttdeci">__IO uint32_t DR18</div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00237">stm32f103xe.h:237</a></div></div>
<div class="ttc" id="struct_f_s_m_c___bank2__3___type_def_html"><div class="ttname"><a href="struct_f_s_m_c___bank2__3___type_def.html">FSMC_Bank2_3_TypeDef</a></div><div class="ttdoc">Flexible Static Memory Controller Bank2. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00461">stm32f103xe.h:461</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a1c7824eed187b747bcf8a3b4cd22c8fc"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1c7824eed187b747bcf8a3b4cd22c8fc">DMA1_Channel2_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00113">stm32f103xe.h:113</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52">WWDG_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00101">stm32f103xe.h:101</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a5df6270d4d1ecf305aeeb70945c27d16"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5df6270d4d1ecf305aeeb70945c27d16">ADC3_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00148">stm32f103xe.h:148</a></div></div>
<div class="ttc" id="struct_b_k_p___type_def_html_adac0570ce1321d2bb37317a37a7798dc"><div class="ttname"><a href="struct_b_k_p___type_def.html#adac0570ce1321d2bb37317a37a7798dc">BKP_TypeDef::DR28</a></div><div class="ttdeci">__IO uint32_t DR28</div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00247">stm32f103xe.h:247</a></div></div>
<div class="ttc" id="struct_b_k_p___type_def_html_a0a5fdbbf4a0967782929f326c7358402"><div class="ttname"><a href="struct_b_k_p___type_def.html#a0a5fdbbf4a0967782929f326c7358402">BKP_TypeDef::DR42</a></div><div class="ttdeci">__IO uint32_t DR42</div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00261">stm32f103xe.h:261</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f">EXTI15_10_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00141">stm32f103xe.h:141</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a0f5f129d88a5606a378811e43039e274"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0f5f129d88a5606a378811e43039e274">CAN1_SCE_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00123">stm32f103xe.h:123</a></div></div>
<div class="ttc" id="struct_f_s_m_c___bank4___type_def_html_ac53cd7a08093a4ae8f4de4bcff67a64f"><div class="ttname"><a href="struct_f_s_m_c___bank4___type_def.html#ac53cd7a08093a4ae8f4de4bcff67a64f">FSMC_Bank4_TypeDef::PIO4</a></div><div class="ttdeci">__IO uint32_t PIO4</div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00489">stm32f103xe.h:489</a></div></div>
<div class="ttc" id="struct_s_d_i_o___type_def_html"><div class="ttname"><a href="struct_s_d_i_o___type_def.html">SDIO_TypeDef</a></div><div class="ttdoc">SD host Interface. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xb_8h_source.html#l00476">stm32f103xb.h:476</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7">EXTI0_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00107">stm32f103xe.h:107</a></div></div>
<div class="ttc" id="struct_f_s_m_c___bank4___type_def_html_a955cad1aab7fb2d5b6e216cb29b5e7e2"><div class="ttname"><a href="struct_f_s_m_c___bank4___type_def.html#a955cad1aab7fb2d5b6e216cb29b5e7e2">FSMC_Bank4_TypeDef::PATT4</a></div><div class="ttdeci">__IO uint32_t PATT4</div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00488">stm32f103xe.h:488</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8abe9f38bb58d55fd4a58854bd0edacdd0"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abe9f38bb58d55fd4a58854bd0edacdd0">DMA2_Channel1_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00157">stm32f103xe.h:157</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aed2eb3f4bb721d55fcc1003125956645"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aed2eb3f4bb721d55fcc1003125956645">TIM5_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00151">stm32f103xe.h:151</a></div></div>
<div class="ttc" id="struct_b_k_p___type_def_html_a1e29472ff7fb469060553b4883ae6cde"><div class="ttname"><a href="struct_b_k_p___type_def.html#a1e29472ff7fb469060553b4883ae6cde">BKP_TypeDef::DR37</a></div><div class="ttdeci">__IO uint32_t DR37</div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00256">stm32f103xe.h:256</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602">EXTI3_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00110">stm32f103xe.h:110</a></div></div>
<div class="ttc" id="struct_b_k_p___type_def_html_a4115f5d702a1ccad2cf588dcef8a24ce"><div class="ttname"><a href="struct_b_k_p___type_def.html#a4115f5d702a1ccad2cf588dcef8a24ce">BKP_TypeDef::DR14</a></div><div class="ttdeci">__IO uint32_t DR14</div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00233">stm32f103xe.h:233</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8afb13802afc1f5fdf5c90e73ee99e5ff3"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afb13802afc1f5fdf5c90e73ee99e5ff3">USART3_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00140">stm32f103xe.h:140</a></div></div>
<div class="ttc" id="struct_b_k_p___type_def_html_ab643aa76d9dc8d99110e53ee10935f52"><div class="ttname"><a href="struct_b_k_p___type_def.html#ab643aa76d9dc8d99110e53ee10935f52">BKP_TypeDef::DR27</a></div><div class="ttdeci">__IO uint32_t DR27</div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00246">stm32f103xe.h:246</a></div></div>
<div class="ttc" id="struct_f_s_m_c___bank2__3___type_def_html_a73861fa74b83973fa1b5f92735c042ef"><div class="ttname"><a href="struct_f_s_m_c___bank2__3___type_def.html#a73861fa74b83973fa1b5f92735c042ef">FSMC_Bank2_3_TypeDef::PCR3</a></div><div class="ttdeci">__IO uint32_t PCR3</div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00471">stm32f103xe.h:471</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ac78d6b1f0f3b4adbff1c1fa48628e490"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac78d6b1f0f3b4adbff1c1fa48628e490">DMA2_Channel2_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00158">stm32f103xe.h:158</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00092">stm32f103xe.h:92</a></div></div>
<div class="ttc" id="struct_f_s_m_c___bank4___type_def_html"><div class="ttname"><a href="struct_f_s_m_c___bank4___type_def.html">FSMC_Bank4_TypeDef</a></div><div class="ttdoc">Flexible Static Memory Controller Bank4. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00483">stm32f103xe.h:483</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:57:04 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
