Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date         : Tue Apr 24 09:13:37 2018
| Host         : dsk-g432-p15l running 64-bit unknown
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file counter_timing_summary_routed.rpt -rpx counter_timing_summary_routed.rpx
| Design       : counter
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 4 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.591        0.000                      0                   77        0.244        0.000                      0                   77        4.500        0.000                       0                    74  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock         Waveform(ns)       Period(ns)      Frequency(MHz)
-----         ------------       ----------      --------------
clock         {0.000 5.000}      10.000          100.000         
count_out[0]  {0.000 5.000}      10.000          100.000         
count_out[1]  {0.000 5.000}      10.000          100.000         
count_out[2]  {0.000 5.000}      10.000          100.000         
count_out[3]  {0.000 5.000}      10.000          100.000         
direction     {0.000 5.000}      10.000          100.000         
reset         {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock               5.745        0.000                      0                   41        0.244        0.000                      0                   41        4.500        0.000                       0                    38  
reset                                                                                                                                                           4.500        0.000                       0                    36  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
direction     clock               2.678        0.000                      0                    3        0.471        0.000                      0                    3  
reset         clock               2.591        0.000                      0                    1        0.541        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  reset              clock                    5.013        0.000                      0                   36        1.912        0.000                      0                   36  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        5.745ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.244ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.745ns  (required time - arrival time)
  Source:                 freq_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq_counter_reg[26]/D
                            (rising edge-triggered cell FDPE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.060ns  (logic 0.828ns (20.394%)  route 3.232ns (79.606%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.172ns = ( 15.172 - 10.000 ) 
    Source Clock Delay      (SCD):    5.640ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.878     5.640    clock_IBUF_BUFG
    SLICE_X107Y46        FDCE                                         r  freq_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y46        FDCE (Prop_fdce_C_Q)         0.456     6.096 f  freq_counter_reg[7]/Q
                         net (fo=3, routed)           0.817     6.914    freq_counter_reg_n_0_[7]
    SLICE_X109Y46        LUT4 (Prop_lut4_I2_O)        0.124     7.038 f  freq_counter[31]_i_9/O
                         net (fo=1, routed)           0.510     7.547    freq_counter[31]_i_9_n_0
    SLICE_X109Y45        LUT5 (Prop_lut5_I4_O)        0.124     7.671 f  freq_counter[31]_i_4/O
                         net (fo=32, routed)          1.905     9.577    freq_counter[31]_i_4_n_0
    SLICE_X110Y51        LUT5 (Prop_lut5_I3_O)        0.124     9.701 r  freq_counter[26]_i_1/O
                         net (fo=1, routed)           0.000     9.701    freq_counter[26]
    SLICE_X110Y51        FDPE                                         r  freq_counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.690    15.172    clock_IBUF_BUFG
    SLICE_X110Y51        FDPE                                         r  freq_counter_reg[26]/C
                         clock pessimism              0.280    15.452    
                         clock uncertainty           -0.035    15.417    
    SLICE_X110Y51        FDPE (Setup_fdpe_C_D)        0.029    15.446    freq_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.446    
                         arrival time                          -9.701    
  -------------------------------------------------------------------
                         slack                                  5.745    

Slack (MET) :             5.754ns  (required time - arrival time)
  Source:                 freq_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq_counter_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.053ns  (logic 0.828ns (20.430%)  route 3.225ns (79.570%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.172ns = ( 15.172 - 10.000 ) 
    Source Clock Delay      (SCD):    5.640ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.878     5.640    clock_IBUF_BUFG
    SLICE_X107Y46        FDCE                                         r  freq_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y46        FDCE (Prop_fdce_C_Q)         0.456     6.096 r  freq_counter_reg[7]/Q
                         net (fo=3, routed)           0.817     6.914    freq_counter_reg_n_0_[7]
    SLICE_X109Y46        LUT4 (Prop_lut4_I2_O)        0.124     7.038 r  freq_counter[31]_i_9/O
                         net (fo=1, routed)           0.510     7.547    freq_counter[31]_i_9_n_0
    SLICE_X109Y45        LUT5 (Prop_lut5_I4_O)        0.124     7.671 r  freq_counter[31]_i_4/O
                         net (fo=32, routed)          1.898     9.569    freq_counter[31]_i_4_n_0
    SLICE_X110Y51        LUT5 (Prop_lut5_I2_O)        0.124     9.693 r  freq_counter[28]_i_1/O
                         net (fo=1, routed)           0.000     9.693    freq_counter[28]
    SLICE_X110Y51        FDCE                                         r  freq_counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.690    15.172    clock_IBUF_BUFG
    SLICE_X110Y51        FDCE                                         r  freq_counter_reg[28]/C
                         clock pessimism              0.280    15.452    
                         clock uncertainty           -0.035    15.417    
    SLICE_X110Y51        FDCE (Setup_fdce_C_D)        0.031    15.448    freq_counter_reg[28]
  -------------------------------------------------------------------
                         required time                         15.448    
                         arrival time                          -9.693    
  -------------------------------------------------------------------
                         slack                                  5.754    

Slack (MET) :             5.903ns  (required time - arrival time)
  Source:                 freq_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq_counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        3.902ns  (logic 2.198ns (56.336%)  route 1.704ns (43.664%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT5=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.169ns = ( 15.169 - 10.000 ) 
    Source Clock Delay      (SCD):    5.640ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.878     5.640    clock_IBUF_BUFG
    SLICE_X109Y46        FDCE                                         r  freq_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y46        FDCE (Prop_fdce_C_Q)         0.456     6.096 f  freq_counter_reg[4]/Q
                         net (fo=3, routed)           0.854     6.951    freq_counter_reg_n_0_[4]
    SLICE_X108Y45        LUT1 (Prop_lut1_I0_O)        0.124     7.075 r  freq_counter[4]_i_3/O
                         net (fo=1, routed)           0.000     7.075    freq_counter[4]_i_3_n_0
    SLICE_X108Y45        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.451 r  freq_counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.451    freq_counter_reg[4]_i_2_n_0
    SLICE_X108Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.568 r  freq_counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.568    freq_counter_reg[8]_i_2_n_0
    SLICE_X108Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.685 r  freq_counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.685    freq_counter_reg[12]_i_2_n_0
    SLICE_X108Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.802 r  freq_counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.802    freq_counter_reg[16]_i_2_n_0
    SLICE_X108Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.919 r  freq_counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.920    freq_counter_reg[20]_i_2_n_0
    SLICE_X108Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.037 r  freq_counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.037    freq_counter_reg[24]_i_2_n_0
    SLICE_X108Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.154 r  freq_counter_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.154    freq_counter_reg[28]_i_2_n_0
    SLICE_X108Y52        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.393 r  freq_counter_reg[31]_i_6/O[2]
                         net (fo=1, routed)           0.848     9.241    data0[31]
    SLICE_X109Y52        LUT5 (Prop_lut5_I4_O)        0.301     9.542 r  freq_counter[31]_i_1/O
                         net (fo=1, routed)           0.000     9.542    freq_counter[31]
    SLICE_X109Y52        FDCE                                         r  freq_counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.687    15.169    clock_IBUF_BUFG
    SLICE_X109Y52        FDCE                                         r  freq_counter_reg[31]/C
                         clock pessimism              0.280    15.449    
                         clock uncertainty           -0.035    15.414    
    SLICE_X109Y52        FDCE (Setup_fdce_C_D)        0.031    15.445    freq_counter_reg[31]
  -------------------------------------------------------------------
                         required time                         15.445    
                         arrival time                          -9.542    
  -------------------------------------------------------------------
                         slack                                  5.903    

Slack (MET) :             5.918ns  (required time - arrival time)
  Source:                 freq_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq_counter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        3.885ns  (logic 2.172ns (55.913%)  route 1.713ns (44.087%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT5=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.169ns = ( 15.169 - 10.000 ) 
    Source Clock Delay      (SCD):    5.640ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.878     5.640    clock_IBUF_BUFG
    SLICE_X109Y46        FDCE                                         r  freq_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y46        FDCE (Prop_fdce_C_Q)         0.456     6.096 f  freq_counter_reg[4]/Q
                         net (fo=3, routed)           0.854     6.951    freq_counter_reg_n_0_[4]
    SLICE_X108Y45        LUT1 (Prop_lut1_I0_O)        0.124     7.075 r  freq_counter[4]_i_3/O
                         net (fo=1, routed)           0.000     7.075    freq_counter[4]_i_3_n_0
    SLICE_X108Y45        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.451 r  freq_counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.451    freq_counter_reg[4]_i_2_n_0
    SLICE_X108Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.568 r  freq_counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.568    freq_counter_reg[8]_i_2_n_0
    SLICE_X108Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.685 r  freq_counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.685    freq_counter_reg[12]_i_2_n_0
    SLICE_X108Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.802 r  freq_counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.802    freq_counter_reg[16]_i_2_n_0
    SLICE_X108Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.919 r  freq_counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.920    freq_counter_reg[20]_i_2_n_0
    SLICE_X108Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.037 r  freq_counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.037    freq_counter_reg[24]_i_2_n_0
    SLICE_X108Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.154 r  freq_counter_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.154    freq_counter_reg[28]_i_2_n_0
    SLICE_X108Y52        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.373 r  freq_counter_reg[31]_i_6/O[0]
                         net (fo=1, routed)           0.857     9.230    data0[29]
    SLICE_X109Y52        LUT5 (Prop_lut5_I4_O)        0.295     9.525 r  freq_counter[29]_i_1/O
                         net (fo=1, routed)           0.000     9.525    freq_counter[29]
    SLICE_X109Y52        FDCE                                         r  freq_counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.687    15.169    clock_IBUF_BUFG
    SLICE_X109Y52        FDCE                                         r  freq_counter_reg[29]/C
                         clock pessimism              0.280    15.449    
                         clock uncertainty           -0.035    15.414    
    SLICE_X109Y52        FDCE (Setup_fdce_C_D)        0.029    15.443    freq_counter_reg[29]
  -------------------------------------------------------------------
                         required time                         15.443    
                         arrival time                          -9.525    
  -------------------------------------------------------------------
                         slack                                  5.918    

Slack (MET) :             6.020ns  (required time - arrival time)
  Source:                 freq_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq_counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        3.785ns  (logic 2.081ns (54.986%)  route 1.704ns (45.014%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT5=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.169ns = ( 15.169 - 10.000 ) 
    Source Clock Delay      (SCD):    5.640ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.878     5.640    clock_IBUF_BUFG
    SLICE_X109Y46        FDCE                                         r  freq_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y46        FDCE (Prop_fdce_C_Q)         0.456     6.096 f  freq_counter_reg[4]/Q
                         net (fo=3, routed)           0.854     6.951    freq_counter_reg_n_0_[4]
    SLICE_X108Y45        LUT1 (Prop_lut1_I0_O)        0.124     7.075 r  freq_counter[4]_i_3/O
                         net (fo=1, routed)           0.000     7.075    freq_counter[4]_i_3_n_0
    SLICE_X108Y45        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.451 r  freq_counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.451    freq_counter_reg[4]_i_2_n_0
    SLICE_X108Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.568 r  freq_counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.568    freq_counter_reg[8]_i_2_n_0
    SLICE_X108Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.685 r  freq_counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.685    freq_counter_reg[12]_i_2_n_0
    SLICE_X108Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.802 r  freq_counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.802    freq_counter_reg[16]_i_2_n_0
    SLICE_X108Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.919 r  freq_counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.920    freq_counter_reg[20]_i_2_n_0
    SLICE_X108Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.037 r  freq_counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.037    freq_counter_reg[24]_i_2_n_0
    SLICE_X108Y51        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.276 r  freq_counter_reg[28]_i_2/O[2]
                         net (fo=1, routed)           0.848     9.124    data0[27]
    SLICE_X109Y51        LUT5 (Prop_lut5_I4_O)        0.301     9.425 r  freq_counter[27]_i_1/O
                         net (fo=1, routed)           0.000     9.425    freq_counter[27]
    SLICE_X109Y51        FDCE                                         r  freq_counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.687    15.169    clock_IBUF_BUFG
    SLICE_X109Y51        FDCE                                         r  freq_counter_reg[27]/C
                         clock pessimism              0.280    15.449    
                         clock uncertainty           -0.035    15.414    
    SLICE_X109Y51        FDCE (Setup_fdce_C_D)        0.031    15.445    freq_counter_reg[27]
  -------------------------------------------------------------------
                         required time                         15.445    
                         arrival time                          -9.425    
  -------------------------------------------------------------------
                         slack                                  6.020    

Slack (MET) :             6.085ns  (required time - arrival time)
  Source:                 freq_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq_counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        3.719ns  (logic 2.287ns (61.490%)  route 1.432ns (38.510%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT5=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.169ns = ( 15.169 - 10.000 ) 
    Source Clock Delay      (SCD):    5.640ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.878     5.640    clock_IBUF_BUFG
    SLICE_X109Y46        FDCE                                         r  freq_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y46        FDCE (Prop_fdce_C_Q)         0.456     6.096 f  freq_counter_reg[4]/Q
                         net (fo=3, routed)           0.854     6.951    freq_counter_reg_n_0_[4]
    SLICE_X108Y45        LUT1 (Prop_lut1_I0_O)        0.124     7.075 r  freq_counter[4]_i_3/O
                         net (fo=1, routed)           0.000     7.075    freq_counter[4]_i_3_n_0
    SLICE_X108Y45        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.451 r  freq_counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.451    freq_counter_reg[4]_i_2_n_0
    SLICE_X108Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.568 r  freq_counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.568    freq_counter_reg[8]_i_2_n_0
    SLICE_X108Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.685 r  freq_counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.685    freq_counter_reg[12]_i_2_n_0
    SLICE_X108Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.802 r  freq_counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.802    freq_counter_reg[16]_i_2_n_0
    SLICE_X108Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.919 r  freq_counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.920    freq_counter_reg[20]_i_2_n_0
    SLICE_X108Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.037 r  freq_counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.037    freq_counter_reg[24]_i_2_n_0
    SLICE_X108Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.154 r  freq_counter_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.154    freq_counter_reg[28]_i_2_n_0
    SLICE_X108Y52        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.477 r  freq_counter_reg[31]_i_6/O[1]
                         net (fo=1, routed)           0.577     9.054    data0[30]
    SLICE_X109Y52        LUT5 (Prop_lut5_I4_O)        0.306     9.360 r  freq_counter[30]_i_1/O
                         net (fo=1, routed)           0.000     9.360    freq_counter[30]
    SLICE_X109Y52        FDCE                                         r  freq_counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.687    15.169    clock_IBUF_BUFG
    SLICE_X109Y52        FDCE                                         r  freq_counter_reg[30]/C
                         clock pessimism              0.280    15.449    
                         clock uncertainty           -0.035    15.414    
    SLICE_X109Y52        FDCE (Setup_fdce_C_D)        0.031    15.445    freq_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         15.445    
                         arrival time                          -9.360    
  -------------------------------------------------------------------
                         slack                                  6.085    

Slack (MET) :             6.119ns  (required time - arrival time)
  Source:                 freq_counter_reg[23]/C
                            (rising edge-triggered cell FDPE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        3.703ns  (logic 0.828ns (22.359%)  route 2.875ns (77.641%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.180ns = ( 15.180 - 10.000 ) 
    Source Clock Delay      (SCD):    5.631ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.869     5.631    clock_IBUF_BUFG
    SLICE_X110Y50        FDPE                                         r  freq_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y50        FDPE (Prop_fdpe_C_Q)         0.456     6.087 r  freq_counter_reg[23]/Q
                         net (fo=3, routed)           0.846     6.933    freq_counter_reg_n_0_[23]
    SLICE_X109Y50        LUT4 (Prop_lut4_I2_O)        0.124     7.057 r  freq_counter[31]_i_7/O
                         net (fo=1, routed)           0.545     7.603    freq_counter[31]_i_7_n_0
    SLICE_X109Y49        LUT5 (Prop_lut5_I4_O)        0.124     7.727 r  freq_counter[31]_i_2/O
                         net (fo=32, routed)          1.484     9.211    freq_counter[31]_i_2_n_0
    SLICE_X107Y46        LUT5 (Prop_lut5_I0_O)        0.124     9.335 r  freq_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     9.335    freq_counter[5]
    SLICE_X107Y46        FDCE                                         r  freq_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.697    15.180    clock_IBUF_BUFG
    SLICE_X107Y46        FDCE                                         r  freq_counter_reg[5]/C
                         clock pessimism              0.280    15.460    
                         clock uncertainty           -0.035    15.424    
    SLICE_X107Y46        FDCE (Setup_fdce_C_D)        0.029    15.453    freq_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         15.453    
                         arrival time                          -9.335    
  -------------------------------------------------------------------
                         slack                                  6.119    

Slack (MET) :             6.121ns  (required time - arrival time)
  Source:                 freq_counter_reg[23]/C
                            (rising edge-triggered cell FDPE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        3.703ns  (logic 0.828ns (22.359%)  route 2.875ns (77.641%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.180ns = ( 15.180 - 10.000 ) 
    Source Clock Delay      (SCD):    5.631ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.869     5.631    clock_IBUF_BUFG
    SLICE_X110Y50        FDPE                                         r  freq_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y50        FDPE (Prop_fdpe_C_Q)         0.456     6.087 r  freq_counter_reg[23]/Q
                         net (fo=3, routed)           0.846     6.933    freq_counter_reg_n_0_[23]
    SLICE_X109Y50        LUT4 (Prop_lut4_I2_O)        0.124     7.057 r  freq_counter[31]_i_7/O
                         net (fo=1, routed)           0.545     7.603    freq_counter[31]_i_7_n_0
    SLICE_X109Y49        LUT5 (Prop_lut5_I4_O)        0.124     7.727 r  freq_counter[31]_i_2/O
                         net (fo=32, routed)          1.484     9.211    freq_counter[31]_i_2_n_0
    SLICE_X107Y46        LUT5 (Prop_lut5_I0_O)        0.124     9.335 r  freq_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     9.335    freq_counter[7]
    SLICE_X107Y46        FDCE                                         r  freq_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.697    15.180    clock_IBUF_BUFG
    SLICE_X107Y46        FDCE                                         r  freq_counter_reg[7]/C
                         clock pessimism              0.280    15.460    
                         clock uncertainty           -0.035    15.424    
    SLICE_X107Y46        FDCE (Setup_fdce_C_D)        0.031    15.455    freq_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.455    
                         arrival time                          -9.335    
  -------------------------------------------------------------------
                         slack                                  6.121    

Slack (MET) :             6.122ns  (required time - arrival time)
  Source:                 freq_counter_reg[23]/C
                            (rising edge-triggered cell FDPE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        3.702ns  (logic 0.828ns (22.365%)  route 2.874ns (77.635%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.180ns = ( 15.180 - 10.000 ) 
    Source Clock Delay      (SCD):    5.631ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.869     5.631    clock_IBUF_BUFG
    SLICE_X110Y50        FDPE                                         r  freq_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y50        FDPE (Prop_fdpe_C_Q)         0.456     6.087 r  freq_counter_reg[23]/Q
                         net (fo=3, routed)           0.846     6.933    freq_counter_reg_n_0_[23]
    SLICE_X109Y50        LUT4 (Prop_lut4_I2_O)        0.124     7.057 r  freq_counter[31]_i_7/O
                         net (fo=1, routed)           0.545     7.603    freq_counter[31]_i_7_n_0
    SLICE_X109Y49        LUT5 (Prop_lut5_I4_O)        0.124     7.727 r  freq_counter[31]_i_2/O
                         net (fo=32, routed)          1.483     9.210    freq_counter[31]_i_2_n_0
    SLICE_X107Y46        LUT5 (Prop_lut5_I0_O)        0.124     9.334 r  freq_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     9.334    freq_counter[6]
    SLICE_X107Y46        FDCE                                         r  freq_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.697    15.180    clock_IBUF_BUFG
    SLICE_X107Y46        FDCE                                         r  freq_counter_reg[6]/C
                         clock pessimism              0.280    15.460    
                         clock uncertainty           -0.035    15.424    
    SLICE_X107Y46        FDCE (Setup_fdce_C_D)        0.031    15.455    freq_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         15.455    
                         arrival time                          -9.334    
  -------------------------------------------------------------------
                         slack                                  6.122    

Slack (MET) :             6.152ns  (required time - arrival time)
  Source:                 freq_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq_counter_reg[21]/D
                            (rising edge-triggered cell FDPE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        3.653ns  (logic 1.938ns (53.058%)  route 1.715ns (46.942%))
  Logic Levels:           8  (CARRY4=6 LUT1=1 LUT5=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.169ns = ( 15.169 - 10.000 ) 
    Source Clock Delay      (SCD):    5.640ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.878     5.640    clock_IBUF_BUFG
    SLICE_X109Y46        FDCE                                         r  freq_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y46        FDCE (Prop_fdce_C_Q)         0.456     6.096 f  freq_counter_reg[4]/Q
                         net (fo=3, routed)           0.854     6.951    freq_counter_reg_n_0_[4]
    SLICE_X108Y45        LUT1 (Prop_lut1_I0_O)        0.124     7.075 r  freq_counter[4]_i_3/O
                         net (fo=1, routed)           0.000     7.075    freq_counter[4]_i_3_n_0
    SLICE_X108Y45        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.451 r  freq_counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.451    freq_counter_reg[4]_i_2_n_0
    SLICE_X108Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.568 r  freq_counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.568    freq_counter_reg[8]_i_2_n_0
    SLICE_X108Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.685 r  freq_counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.685    freq_counter_reg[12]_i_2_n_0
    SLICE_X108Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.802 r  freq_counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.802    freq_counter_reg[16]_i_2_n_0
    SLICE_X108Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.919 r  freq_counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.920    freq_counter_reg[20]_i_2_n_0
    SLICE_X108Y50        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.139 r  freq_counter_reg[24]_i_2/O[0]
                         net (fo=1, routed)           0.859     8.998    data0[21]
    SLICE_X109Y50        LUT5 (Prop_lut5_I0_O)        0.295     9.293 r  freq_counter[21]_i_1/O
                         net (fo=1, routed)           0.000     9.293    freq_counter[21]
    SLICE_X109Y50        FDPE                                         r  freq_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.687    15.169    clock_IBUF_BUFG
    SLICE_X109Y50        FDPE                                         r  freq_counter_reg[21]/C
                         clock pessimism              0.280    15.449    
                         clock uncertainty           -0.035    15.414    
    SLICE_X109Y50        FDPE (Setup_fdpe_C_D)        0.031    15.445    freq_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.445    
                         arrival time                          -9.293    
  -------------------------------------------------------------------
                         slack                                  6.152    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 count_int_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_int_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.640     1.587    clock_IBUF_BUFG
    SLICE_X113Y46        FDCE                                         r  count_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y46        FDCE (Prop_fdce_C_Q)         0.141     1.728 r  count_int_reg[0]/Q
                         net (fo=5, routed)           0.168     1.896    count_out_OBUF[0]
    SLICE_X113Y46        LUT3 (Prop_lut3_I1_O)        0.042     1.938 r  count_int[1]_i_1/O
                         net (fo=1, routed)           0.000     1.938    count_int[1]_i_1_n_0
    SLICE_X113Y46        FDCE                                         r  count_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.911     2.105    clock_IBUF_BUFG
    SLICE_X113Y46        FDCE                                         r  count_int_reg[1]/C
                         clock pessimism             -0.518     1.587    
    SLICE_X113Y46        FDCE (Hold_fdce_C_D)         0.107     1.694    count_int_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 count_int_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_int_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.640     1.587    clock_IBUF_BUFG
    SLICE_X113Y46        FDCE                                         r  count_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y46        FDCE (Prop_fdce_C_Q)         0.141     1.728 f  count_int_reg[0]/Q
                         net (fo=5, routed)           0.168     1.896    count_out_OBUF[0]
    SLICE_X113Y46        LUT1 (Prop_lut1_I0_O)        0.045     1.941 r  count_int[0]_i_1/O
                         net (fo=1, routed)           0.000     1.941    count_int[0]_i_1_n_0
    SLICE_X113Y46        FDCE                                         r  count_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.911     2.105    clock_IBUF_BUFG
    SLICE_X113Y46        FDCE                                         r  count_int_reg[0]/C
                         clock pessimism             -0.518     1.587    
    SLICE_X113Y46        FDCE (Hold_fdce_C_D)         0.091     1.678    count_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 freq_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.484%)  route 0.182ns (49.516%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.639     1.586    clock_IBUF_BUFG
    SLICE_X107Y46        FDCE                                         r  freq_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y46        FDCE (Prop_fdce_C_Q)         0.141     1.727 f  freq_counter_reg[0]/Q
                         net (fo=3, routed)           0.182     1.909    freq_counter_reg_n_0_[0]
    SLICE_X107Y46        LUT1 (Prop_lut1_I0_O)        0.045     1.954 r  freq_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.954    freq_counter[0]
    SLICE_X107Y46        FDCE                                         r  freq_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.910     2.104    clock_IBUF_BUFG
    SLICE_X107Y46        FDCE                                         r  freq_counter_reg[0]/C
                         clock pessimism             -0.518     1.586    
    SLICE_X107Y46        FDCE (Hold_fdce_C_D)         0.092     1.678    freq_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 enable_count_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enable_count_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.640     1.587    clock_IBUF_BUFG
    SLICE_X110Y46        FDRE                                         r  enable_count_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y46        FDRE (Prop_fdre_C_Q)         0.141     1.728 r  enable_count_reg/Q
                         net (fo=5, routed)           0.185     1.913    enable_count_reg_n_0
    SLICE_X110Y46        LUT6 (Prop_lut6_I0_O)        0.045     1.958 r  enable_count_i_1/O
                         net (fo=1, routed)           0.000     1.958    enable_count_i_1_n_0
    SLICE_X110Y46        FDRE                                         r  enable_count_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.911     2.105    clock_IBUF_BUFG
    SLICE_X110Y46        FDRE                                         r  enable_count_reg/C
                         clock pessimism             -0.518     1.587    
    SLICE_X110Y46        FDRE (Hold_fdre_C_D)         0.091     1.678    enable_count_reg
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 count_int_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_int_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.231ns (57.046%)  route 0.174ns (42.954%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.640     1.587    clock_IBUF_BUFG
    SLICE_X113Y46        FDCE                                         r  count_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y46        FDCE (Prop_fdce_C_Q)         0.128     1.715 r  count_int_reg[1]/Q
                         net (fo=4, routed)           0.174     1.889    count_out_OBUF[1]
    SLICE_X113Y46        LUT5 (Prop_lut5_I4_O)        0.103     1.992 r  count_int[3]_i_1/O
                         net (fo=1, routed)           0.000     1.992    count_int[3]_i_1_n_0
    SLICE_X113Y46        FDCE                                         r  count_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.911     2.105    clock_IBUF_BUFG
    SLICE_X113Y46        FDCE                                         r  count_int_reg[3]/C
                         clock pessimism             -0.518     1.587    
    SLICE_X113Y46        FDCE (Hold_fdce_C_D)         0.107     1.694    count_int_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 freq_counter_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq_counter_reg[21]/D
                            (rising edge-triggered cell FDPE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.231ns (34.786%)  route 0.433ns (65.214%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.639     1.586    clock_IBUF_BUFG
    SLICE_X109Y46        FDPE                                         r  freq_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y46        FDPE (Prop_fdpe_C_Q)         0.141     1.727 f  freq_counter_reg[8]/Q
                         net (fo=3, routed)           0.130     1.857    freq_counter_reg_n_0_[8]
    SLICE_X109Y47        LUT5 (Prop_lut5_I2_O)        0.045     1.902 f  freq_counter[31]_i_5/O
                         net (fo=32, routed)          0.303     2.205    freq_counter[31]_i_5_n_0
    SLICE_X109Y50        LUT5 (Prop_lut5_I4_O)        0.045     2.250 r  freq_counter[21]_i_1/O
                         net (fo=1, routed)           0.000     2.250    freq_counter[21]
    SLICE_X109Y50        FDPE                                         r  freq_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.908     2.102    clock_IBUF_BUFG
    SLICE_X109Y50        FDPE                                         r  freq_counter_reg[21]/C
                         clock pessimism             -0.247     1.855    
    SLICE_X109Y50        FDPE (Hold_fdpe_C_D)         0.092     1.947    freq_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           2.250    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 freq_counter_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq_counter_reg[20]/D
                            (rising edge-triggered cell FDPE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.231ns (34.734%)  route 0.434ns (65.266%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.639     1.586    clock_IBUF_BUFG
    SLICE_X109Y46        FDPE                                         r  freq_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y46        FDPE (Prop_fdpe_C_Q)         0.141     1.727 f  freq_counter_reg[8]/Q
                         net (fo=3, routed)           0.130     1.857    freq_counter_reg_n_0_[8]
    SLICE_X109Y47        LUT5 (Prop_lut5_I2_O)        0.045     1.902 f  freq_counter[31]_i_5/O
                         net (fo=32, routed)          0.304     2.206    freq_counter[31]_i_5_n_0
    SLICE_X109Y50        LUT5 (Prop_lut5_I4_O)        0.045     2.251 r  freq_counter[20]_i_1/O
                         net (fo=1, routed)           0.000     2.251    freq_counter[20]
    SLICE_X109Y50        FDPE                                         r  freq_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.908     2.102    clock_IBUF_BUFG
    SLICE_X109Y50        FDPE                                         r  freq_counter_reg[20]/C
                         clock pessimism             -0.247     1.855    
    SLICE_X109Y50        FDPE (Hold_fdpe_C_D)         0.091     1.946    freq_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           2.251    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 count_int_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_int_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.227ns (56.618%)  route 0.174ns (43.382%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.640     1.587    clock_IBUF_BUFG
    SLICE_X113Y46        FDCE                                         r  count_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y46        FDCE (Prop_fdce_C_Q)         0.128     1.715 r  count_int_reg[1]/Q
                         net (fo=4, routed)           0.174     1.889    count_out_OBUF[1]
    SLICE_X113Y46        LUT4 (Prop_lut4_I1_O)        0.099     1.988 r  count_int[2]_i_1/O
                         net (fo=1, routed)           0.000     1.988    count_int[2]_i_1_n_0
    SLICE_X113Y46        FDCE                                         r  count_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.911     2.105    clock_IBUF_BUFG
    SLICE_X113Y46        FDCE                                         r  count_int_reg[2]/C
                         clock pessimism             -0.518     1.587    
    SLICE_X113Y46        FDCE (Hold_fdce_C_D)         0.092     1.679    count_int_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 freq_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq_counter_reg[23]/D
                            (rising edge-triggered cell FDPE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.434ns (62.239%)  route 0.263ns (37.761%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.640     1.587    clock_IBUF_BUFG
    SLICE_X109Y49        FDCE                                         r  freq_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y49        FDCE (Prop_fdce_C_Q)         0.141     1.728 r  freq_counter_reg[19]/Q
                         net (fo=3, routed)           0.140     1.868    freq_counter_reg_n_0_[19]
    SLICE_X108Y49        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.119     1.987 r  freq_counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.987    freq_counter_reg[20]_i_2_n_0
    SLICE_X108Y50        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.053 r  freq_counter_reg[24]_i_2/O[2]
                         net (fo=1, routed)           0.123     2.176    data0[23]
    SLICE_X110Y50        LUT5 (Prop_lut5_I0_O)        0.108     2.284 r  freq_counter[23]_i_1/O
                         net (fo=1, routed)           0.000     2.284    freq_counter[23]
    SLICE_X110Y50        FDPE                                         r  freq_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.911     2.105    clock_IBUF_BUFG
    SLICE_X110Y50        FDPE                                         r  freq_counter_reg[23]/C
                         clock pessimism             -0.247     1.858    
    SLICE_X110Y50        FDPE (Hold_fdpe_C_D)         0.091     1.949    freq_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.949    
                         arrival time                           2.284    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 freq_counter_reg[18]/C
                            (rising edge-triggered cell FDPE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq_counter_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.231ns (31.703%)  route 0.498ns (68.297%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.641     1.588    clock_IBUF_BUFG
    SLICE_X110Y49        FDPE                                         r  freq_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y49        FDPE (Prop_fdpe_C_Q)         0.141     1.729 r  freq_counter_reg[18]/Q
                         net (fo=3, routed)           0.136     1.865    freq_counter_reg_n_0_[18]
    SLICE_X109Y49        LUT5 (Prop_lut5_I0_O)        0.045     1.910 r  freq_counter[31]_i_2/O
                         net (fo=32, routed)          0.362     2.271    freq_counter[31]_i_2_n_0
    SLICE_X110Y51        LUT5 (Prop_lut5_I0_O)        0.045     2.316 r  freq_counter[28]_i_1/O
                         net (fo=1, routed)           0.000     2.316    freq_counter[28]
    SLICE_X110Y51        FDCE                                         r  freq_counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.911     2.105    clock_IBUF_BUFG
    SLICE_X110Y51        FDCE                                         r  freq_counter_reg[28]/C
                         clock pessimism             -0.247     1.858    
    SLICE_X110Y51        FDCE (Hold_fdce_C_D)         0.092     1.950    freq_counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.950    
                         arrival time                           2.316    
  -------------------------------------------------------------------
                         slack                                  0.366    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X113Y46  count_int_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X113Y46  count_int_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X113Y46  count_int_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X113Y46  count_int_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X110Y46  enable_count_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X107Y46  freq_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X109Y47  freq_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X109Y47  freq_counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X109Y47  freq_counter_reg[12]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X110Y50  freq_counter_reg[23]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X110Y51  freq_counter_reg[26]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X110Y51  freq_counter_reg[28]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X113Y46  count_int_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X113Y46  count_int_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X113Y46  count_int_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X113Y46  count_int_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y46  enable_count_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X107Y46  freq_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X109Y47  freq_counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X113Y46  count_int_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X113Y46  count_int_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X113Y46  count_int_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X113Y46  count_int_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y46  enable_count_reg/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X109Y50  freq_counter_reg[20]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X109Y50  freq_counter_reg[21]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X109Y50  freq_counter_reg[22]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X109Y51  freq_counter_reg[24]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X109Y51  freq_counter_reg[25]/C



---------------------------------------------------------------------------------------------------
From Clock:  reset
  To Clock:  reset

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         reset
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { reset }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
High Pulse Width  Slow    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X107Y46  freq_counter_reg[0]/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X109Y47  freq_counter_reg[10]/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X109Y47  freq_counter_reg[11]/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X109Y47  freq_counter_reg[12]/CLR
High Pulse Width  Slow    FDPE/PRE  n/a            0.500         5.000       4.500      SLICE_X109Y48  freq_counter_reg[13]/PRE
High Pulse Width  Slow    FDPE/PRE  n/a            0.500         5.000       4.500      SLICE_X109Y48  freq_counter_reg[14]/PRE
High Pulse Width  Slow    FDPE/PRE  n/a            0.500         5.000       4.500      SLICE_X109Y48  freq_counter_reg[15]/PRE
High Pulse Width  Slow    FDPE/PRE  n/a            0.500         5.000       4.500      SLICE_X110Y49  freq_counter_reg[18]/PRE
High Pulse Width  Slow    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X109Y45  freq_counter_reg[1]/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X109Y52  freq_counter_reg[29]/CLR



---------------------------------------------------------------------------------------------------
From Clock:  direction
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        2.678ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.471ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.678ns  (required time - arrival time)
  Source:                 direction
                            (clock source 'direction'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_int_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clock rise@10.000ns - direction fall@5.000ns)
  Data Path Delay:        7.544ns  (logic 1.623ns (21.512%)  route 5.921ns (78.488%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 15.182 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock direction fall edge)
                                                      5.000     5.000 f  
    M15                                               0.000     5.000 f  direction (IN)
                         net (fo=0)                   0.000     5.000    direction
    M15                  IBUF (Prop_ibuf_I_O)         1.471     6.471 f  direction_IBUF_inst/O
                         net (fo=3, routed)           5.921    12.392    direction_IBUF
    SLICE_X113Y46        LUT3 (Prop_lut3_I2_O)        0.152    12.544 r  count_int[1]_i_1/O
                         net (fo=1, routed)           0.000    12.544    count_int[1]_i_1_n_0
    SLICE_X113Y46        FDCE                                         r  count_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.699    15.182    clock_IBUF_BUFG
    SLICE_X113Y46        FDCE                                         r  count_int_reg[1]/C
                         clock pessimism              0.000    15.182    
                         clock uncertainty           -0.035    15.147    
    SLICE_X113Y46        FDCE (Setup_fdce_C_D)        0.075    15.222    count_int_reg[1]
  -------------------------------------------------------------------
                         required time                         15.222    
                         arrival time                         -12.544    
  -------------------------------------------------------------------
                         slack                                  2.678    

Slack (MET) :             2.693ns  (required time - arrival time)
  Source:                 direction
                            (clock source 'direction'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_int_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clock rise@10.000ns - direction fall@5.000ns)
  Data Path Delay:        7.484ns  (logic 1.595ns (21.310%)  route 5.890ns (78.690%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 15.182 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock direction fall edge)
                                                      5.000     5.000 f  
    M15                                               0.000     5.000 f  direction (IN)
                         net (fo=0)                   0.000     5.000    direction
    M15                  IBUF (Prop_ibuf_I_O)         1.471     6.471 f  direction_IBUF_inst/O
                         net (fo=3, routed)           5.890    12.360    direction_IBUF
    SLICE_X113Y46        LUT4 (Prop_lut4_I2_O)        0.124    12.484 r  count_int[2]_i_1/O
                         net (fo=1, routed)           0.000    12.484    count_int[2]_i_1_n_0
    SLICE_X113Y46        FDCE                                         r  count_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.699    15.182    clock_IBUF_BUFG
    SLICE_X113Y46        FDCE                                         r  count_int_reg[2]/C
                         clock pessimism              0.000    15.182    
                         clock uncertainty           -0.035    15.147    
    SLICE_X113Y46        FDCE (Setup_fdce_C_D)        0.031    15.178    count_int_reg[2]
  -------------------------------------------------------------------
                         required time                         15.178    
                         arrival time                         -12.484    
  -------------------------------------------------------------------
                         slack                                  2.693    

Slack (MET) :             2.711ns  (required time - arrival time)
  Source:                 direction
                            (clock source 'direction'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_int_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clock rise@10.000ns - direction fall@5.000ns)
  Data Path Delay:        7.510ns  (logic 1.621ns (21.582%)  route 5.890ns (78.418%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 15.182 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock direction fall edge)
                                                      5.000     5.000 f  
    M15                                               0.000     5.000 f  direction (IN)
                         net (fo=0)                   0.000     5.000    direction
    M15                  IBUF (Prop_ibuf_I_O)         1.471     6.471 f  direction_IBUF_inst/O
                         net (fo=3, routed)           5.890    12.360    direction_IBUF
    SLICE_X113Y46        LUT5 (Prop_lut5_I3_O)        0.150    12.510 r  count_int[3]_i_1/O
                         net (fo=1, routed)           0.000    12.510    count_int[3]_i_1_n_0
    SLICE_X113Y46        FDCE                                         r  count_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.699    15.182    clock_IBUF_BUFG
    SLICE_X113Y46        FDCE                                         r  count_int_reg[3]/C
                         clock pessimism              0.000    15.182    
                         clock uncertainty           -0.035    15.147    
    SLICE_X113Y46        FDCE (Setup_fdce_C_D)        0.075    15.222    count_int_reg[3]
  -------------------------------------------------------------------
                         required time                         15.222    
                         arrival time                         -12.510    
  -------------------------------------------------------------------
                         slack                                  2.711    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 direction
                            (clock source 'direction'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_int_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - direction rise@0.000ns)
  Data Path Delay:        2.718ns  (logic 0.284ns (10.442%)  route 2.435ns (89.558%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock direction rise edge)
                                                      0.000     0.000 r  
    M15                                               0.000     0.000 r  direction (IN)
                         net (fo=0)                   0.000     0.000    direction
    M15                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  direction_IBUF_inst/O
                         net (fo=3, routed)           2.435     2.673    direction_IBUF
    SLICE_X113Y46        LUT5 (Prop_lut5_I3_O)        0.045     2.718 r  count_int[3]_i_1/O
                         net (fo=1, routed)           0.000     2.718    count_int[3]_i_1_n_0
    SLICE_X113Y46        FDCE                                         r  count_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.911     2.105    clock_IBUF_BUFG
    SLICE_X113Y46        FDCE                                         r  count_int_reg[3]/C
                         clock pessimism              0.000     2.105    
                         clock uncertainty            0.035     2.140    
    SLICE_X113Y46        FDCE (Hold_fdce_C_D)         0.107     2.247    count_int_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.247    
                         arrival time                           2.718    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.486ns  (arrival time - required time)
  Source:                 direction
                            (clock source 'direction'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_int_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - direction rise@0.000ns)
  Data Path Delay:        2.718ns  (logic 0.284ns (10.442%)  route 2.435ns (89.558%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock direction rise edge)
                                                      0.000     0.000 r  
    M15                                               0.000     0.000 r  direction (IN)
                         net (fo=0)                   0.000     0.000    direction
    M15                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  direction_IBUF_inst/O
                         net (fo=3, routed)           2.435     2.673    direction_IBUF
    SLICE_X113Y46        LUT4 (Prop_lut4_I2_O)        0.045     2.718 r  count_int[2]_i_1/O
                         net (fo=1, routed)           0.000     2.718    count_int[2]_i_1_n_0
    SLICE_X113Y46        FDCE                                         r  count_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.911     2.105    clock_IBUF_BUFG
    SLICE_X113Y46        FDCE                                         r  count_int_reg[2]/C
                         clock pessimism              0.000     2.105    
                         clock uncertainty            0.035     2.140    
    SLICE_X113Y46        FDCE (Hold_fdce_C_D)         0.092     2.232    count_int_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.232    
                         arrival time                           2.718    
  -------------------------------------------------------------------
                         slack                                  0.486    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 direction
                            (clock source 'direction'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_int_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - direction rise@0.000ns)
  Data Path Delay:        2.735ns  (logic 0.283ns (10.342%)  route 2.452ns (89.658%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock direction rise edge)
                                                      0.000     0.000 r  
    M15                                               0.000     0.000 r  direction (IN)
                         net (fo=0)                   0.000     0.000    direction
    M15                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  direction_IBUF_inst/O
                         net (fo=3, routed)           2.452     2.691    direction_IBUF
    SLICE_X113Y46        LUT3 (Prop_lut3_I2_O)        0.044     2.735 r  count_int[1]_i_1/O
                         net (fo=1, routed)           0.000     2.735    count_int[1]_i_1_n_0
    SLICE_X113Y46        FDCE                                         r  count_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.911     2.105    clock_IBUF_BUFG
    SLICE_X113Y46        FDCE                                         r  count_int_reg[1]/C
                         clock pessimism              0.000     2.105    
                         clock uncertainty            0.035     2.140    
    SLICE_X113Y46        FDCE (Hold_fdce_C_D)         0.107     2.247    count_int_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.247    
                         arrival time                           2.735    
  -------------------------------------------------------------------
                         slack                                  0.488    





---------------------------------------------------------------------------------------------------
From Clock:  reset
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        2.591ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.541ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.591ns  (required time - arrival time)
  Source:                 reset
                            (clock source 'reset'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enable_count_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clock rise@10.000ns - reset fall@5.000ns)
  Data Path Delay:        7.585ns  (logic 1.594ns (21.010%)  route 5.991ns (78.990%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 15.182 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock reset fall edge)      5.000     5.000 f  
    T18                                               0.000     5.000 f  reset (IN)
                         net (fo=0)                   0.000     5.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         1.470     6.470 f  reset_IBUF_inst/O
                         net (fo=37, routed)          5.991    12.461    reset_IBUF
    SLICE_X110Y46        LUT6 (Prop_lut6_I1_O)        0.124    12.585 r  enable_count_i_1/O
                         net (fo=1, routed)           0.000    12.585    enable_count_i_1_n_0
    SLICE_X110Y46        FDRE                                         r  enable_count_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.699    15.182    clock_IBUF_BUFG
    SLICE_X110Y46        FDRE                                         r  enable_count_reg/C
                         clock pessimism              0.000    15.182    
                         clock uncertainty           -0.035    15.147    
    SLICE_X110Y46        FDRE (Setup_fdre_C_D)        0.029    15.176    enable_count_reg
  -------------------------------------------------------------------
                         required time                         15.176    
                         arrival time                         -12.585    
  -------------------------------------------------------------------
                         slack                                  2.591    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 reset
                            (clock source 'reset'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enable_count_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - reset rise@0.000ns)
  Data Path Delay:        2.773ns  (logic 0.282ns (10.188%)  route 2.490ns (89.812%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock reset rise edge)      0.000     0.000 r  
    T18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  reset_IBUF_inst/O
                         net (fo=37, routed)          2.490     2.728    reset_IBUF
    SLICE_X110Y46        LUT6 (Prop_lut6_I1_O)        0.045     2.773 r  enable_count_i_1/O
                         net (fo=1, routed)           0.000     2.773    enable_count_i_1_n_0
    SLICE_X110Y46        FDRE                                         r  enable_count_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.911     2.105    clock_IBUF_BUFG
    SLICE_X110Y46        FDRE                                         r  enable_count_reg/C
                         clock pessimism              0.000     2.105    
                         clock uncertainty            0.035     2.140    
    SLICE_X110Y46        FDRE (Hold_fdre_C_D)         0.091     2.231    enable_count_reg
  -------------------------------------------------------------------
                         required time                         -2.231    
                         arrival time                           2.773    
  -------------------------------------------------------------------
                         slack                                  0.541    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  reset
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        5.013ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.912ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.013ns  (required time - arrival time)
  Source:                 reset
                            (clock source 'reset'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq_counter_reg[4]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (clock rise@10.000ns - reset fall@5.000ns)
  Data Path Delay:        1.384ns  (logic 0.425ns (30.714%)  route 0.959ns (69.286%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.586ns = ( 11.586 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock reset fall edge)      5.000     5.000 f  
    T18                                               0.000     5.000 f  reset (IN)
                         net (fo=0)                   0.000     5.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         0.425     5.425 f  reset_IBUF_inst/O
                         net (fo=37, routed)          0.959     6.384    reset_IBUF
    SLICE_X109Y46        FDCE                                         f  freq_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    10.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663    10.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.639    11.586    clock_IBUF_BUFG
    SLICE_X109Y46        FDCE                                         r  freq_counter_reg[4]/C
                         clock pessimism              0.000    11.586    
                         clock uncertainty           -0.035    11.550    
    SLICE_X109Y46        FDCE (Recov_fdce_C_CLR)     -0.153    11.397    freq_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         11.397    
                         arrival time                          -6.384    
  -------------------------------------------------------------------
                         slack                                  5.013    

Slack (MET) :             5.013ns  (required time - arrival time)
  Source:                 reset
                            (clock source 'reset'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq_counter_reg[9]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (clock rise@10.000ns - reset fall@5.000ns)
  Data Path Delay:        1.384ns  (logic 0.425ns (30.714%)  route 0.959ns (69.286%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.586ns = ( 11.586 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock reset fall edge)      5.000     5.000 f  
    T18                                               0.000     5.000 f  reset (IN)
                         net (fo=0)                   0.000     5.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         0.425     5.425 f  reset_IBUF_inst/O
                         net (fo=37, routed)          0.959     6.384    reset_IBUF
    SLICE_X109Y46        FDCE                                         f  freq_counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    10.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663    10.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.639    11.586    clock_IBUF_BUFG
    SLICE_X109Y46        FDCE                                         r  freq_counter_reg[9]/C
                         clock pessimism              0.000    11.586    
                         clock uncertainty           -0.035    11.550    
    SLICE_X109Y46        FDCE (Recov_fdce_C_CLR)     -0.153    11.397    freq_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         11.397    
                         arrival time                          -6.384    
  -------------------------------------------------------------------
                         slack                                  5.013    

Slack (MET) :             5.019ns  (required time - arrival time)
  Source:                 reset
                            (clock source 'reset'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq_counter_reg[10]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (clock rise@10.000ns - reset fall@5.000ns)
  Data Path Delay:        1.379ns  (logic 0.425ns (30.826%)  route 0.954ns (69.174%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.587ns = ( 11.587 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock reset fall edge)      5.000     5.000 f  
    T18                                               0.000     5.000 f  reset (IN)
                         net (fo=0)                   0.000     5.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         0.425     5.425 f  reset_IBUF_inst/O
                         net (fo=37, routed)          0.954     6.379    reset_IBUF
    SLICE_X109Y47        FDCE                                         f  freq_counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    10.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663    10.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.640    11.587    clock_IBUF_BUFG
    SLICE_X109Y47        FDCE                                         r  freq_counter_reg[10]/C
                         clock pessimism              0.000    11.587    
                         clock uncertainty           -0.035    11.551    
    SLICE_X109Y47        FDCE (Recov_fdce_C_CLR)     -0.153    11.398    freq_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         11.398    
                         arrival time                          -6.379    
  -------------------------------------------------------------------
                         slack                                  5.019    

Slack (MET) :             5.019ns  (required time - arrival time)
  Source:                 reset
                            (clock source 'reset'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq_counter_reg[11]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (clock rise@10.000ns - reset fall@5.000ns)
  Data Path Delay:        1.379ns  (logic 0.425ns (30.826%)  route 0.954ns (69.174%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.587ns = ( 11.587 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock reset fall edge)      5.000     5.000 f  
    T18                                               0.000     5.000 f  reset (IN)
                         net (fo=0)                   0.000     5.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         0.425     5.425 f  reset_IBUF_inst/O
                         net (fo=37, routed)          0.954     6.379    reset_IBUF
    SLICE_X109Y47        FDCE                                         f  freq_counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    10.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663    10.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.640    11.587    clock_IBUF_BUFG
    SLICE_X109Y47        FDCE                                         r  freq_counter_reg[11]/C
                         clock pessimism              0.000    11.587    
                         clock uncertainty           -0.035    11.551    
    SLICE_X109Y47        FDCE (Recov_fdce_C_CLR)     -0.153    11.398    freq_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         11.398    
                         arrival time                          -6.379    
  -------------------------------------------------------------------
                         slack                                  5.019    

Slack (MET) :             5.019ns  (required time - arrival time)
  Source:                 reset
                            (clock source 'reset'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq_counter_reg[12]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (clock rise@10.000ns - reset fall@5.000ns)
  Data Path Delay:        1.379ns  (logic 0.425ns (30.826%)  route 0.954ns (69.174%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.587ns = ( 11.587 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock reset fall edge)      5.000     5.000 f  
    T18                                               0.000     5.000 f  reset (IN)
                         net (fo=0)                   0.000     5.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         0.425     5.425 f  reset_IBUF_inst/O
                         net (fo=37, routed)          0.954     6.379    reset_IBUF
    SLICE_X109Y47        FDCE                                         f  freq_counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    10.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663    10.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.640    11.587    clock_IBUF_BUFG
    SLICE_X109Y47        FDCE                                         r  freq_counter_reg[12]/C
                         clock pessimism              0.000    11.587    
                         clock uncertainty           -0.035    11.551    
    SLICE_X109Y47        FDCE (Recov_fdce_C_CLR)     -0.153    11.398    freq_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         11.398    
                         arrival time                          -6.379    
  -------------------------------------------------------------------
                         slack                                  5.019    

Slack (MET) :             5.040ns  (required time - arrival time)
  Source:                 reset
                            (clock source 'reset'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq_counter_reg[8]/PRE
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (clock rise@10.000ns - reset fall@5.000ns)
  Data Path Delay:        1.384ns  (logic 0.425ns (30.714%)  route 0.959ns (69.286%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.586ns = ( 11.586 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock reset fall edge)      5.000     5.000 f  
    T18                                               0.000     5.000 f  reset (IN)
                         net (fo=0)                   0.000     5.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         0.425     5.425 f  reset_IBUF_inst/O
                         net (fo=37, routed)          0.959     6.384    reset_IBUF
    SLICE_X109Y46        FDPE                                         f  freq_counter_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    10.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663    10.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.639    11.586    clock_IBUF_BUFG
    SLICE_X109Y46        FDPE                                         r  freq_counter_reg[8]/C
                         clock pessimism              0.000    11.586    
                         clock uncertainty           -0.035    11.550    
    SLICE_X109Y46        FDPE (Recov_fdpe_C_PRE)     -0.126    11.424    freq_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         11.424    
                         arrival time                          -6.384    
  -------------------------------------------------------------------
                         slack                                  5.040    

Slack (MET) :             5.097ns  (required time - arrival time)
  Source:                 reset
                            (clock source 'reset'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq_counter_reg[17]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (clock rise@10.000ns - reset fall@5.000ns)
  Data Path Delay:        1.301ns  (logic 0.425ns (32.676%)  route 0.876ns (67.324%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.587ns = ( 11.587 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock reset fall edge)      5.000     5.000 f  
    T18                                               0.000     5.000 f  reset (IN)
                         net (fo=0)                   0.000     5.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         0.425     5.425 f  reset_IBUF_inst/O
                         net (fo=37, routed)          0.876     6.301    reset_IBUF
    SLICE_X109Y49        FDCE                                         f  freq_counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    10.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663    10.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.640    11.587    clock_IBUF_BUFG
    SLICE_X109Y49        FDCE                                         r  freq_counter_reg[17]/C
                         clock pessimism              0.000    11.587    
                         clock uncertainty           -0.035    11.551    
    SLICE_X109Y49        FDCE (Recov_fdce_C_CLR)     -0.153    11.398    freq_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         11.398    
                         arrival time                          -6.301    
  -------------------------------------------------------------------
                         slack                                  5.097    

Slack (MET) :             5.097ns  (required time - arrival time)
  Source:                 reset
                            (clock source 'reset'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq_counter_reg[19]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (clock rise@10.000ns - reset fall@5.000ns)
  Data Path Delay:        1.301ns  (logic 0.425ns (32.676%)  route 0.876ns (67.324%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.587ns = ( 11.587 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock reset fall edge)      5.000     5.000 f  
    T18                                               0.000     5.000 f  reset (IN)
                         net (fo=0)                   0.000     5.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         0.425     5.425 f  reset_IBUF_inst/O
                         net (fo=37, routed)          0.876     6.301    reset_IBUF
    SLICE_X109Y49        FDCE                                         f  freq_counter_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    10.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663    10.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.640    11.587    clock_IBUF_BUFG
    SLICE_X109Y49        FDCE                                         r  freq_counter_reg[19]/C
                         clock pessimism              0.000    11.587    
                         clock uncertainty           -0.035    11.551    
    SLICE_X109Y49        FDCE (Recov_fdce_C_CLR)     -0.153    11.398    freq_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         11.398    
                         arrival time                          -6.301    
  -------------------------------------------------------------------
                         slack                                  5.097    

Slack (MET) :             5.113ns  (required time - arrival time)
  Source:                 reset
                            (clock source 'reset'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq_counter_reg[0]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (clock rise@10.000ns - reset fall@5.000ns)
  Data Path Delay:        1.284ns  (logic 0.425ns (33.117%)  route 0.859ns (66.883%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.586ns = ( 11.586 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock reset fall edge)      5.000     5.000 f  
    T18                                               0.000     5.000 f  reset (IN)
                         net (fo=0)                   0.000     5.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         0.425     5.425 f  reset_IBUF_inst/O
                         net (fo=37, routed)          0.859     6.284    reset_IBUF
    SLICE_X107Y46        FDCE                                         f  freq_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    10.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663    10.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.639    11.586    clock_IBUF_BUFG
    SLICE_X107Y46        FDCE                                         r  freq_counter_reg[0]/C
                         clock pessimism              0.000    11.586    
                         clock uncertainty           -0.035    11.550    
    SLICE_X107Y46        FDCE (Recov_fdce_C_CLR)     -0.153    11.397    freq_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.397    
                         arrival time                          -6.284    
  -------------------------------------------------------------------
                         slack                                  5.113    

Slack (MET) :             5.113ns  (required time - arrival time)
  Source:                 reset
                            (clock source 'reset'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq_counter_reg[5]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (clock rise@10.000ns - reset fall@5.000ns)
  Data Path Delay:        1.284ns  (logic 0.425ns (33.117%)  route 0.859ns (66.883%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.586ns = ( 11.586 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock reset fall edge)      5.000     5.000 f  
    T18                                               0.000     5.000 f  reset (IN)
                         net (fo=0)                   0.000     5.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         0.425     5.425 f  reset_IBUF_inst/O
                         net (fo=37, routed)          0.859     6.284    reset_IBUF
    SLICE_X107Y46        FDCE                                         f  freq_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    10.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663    10.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.639    11.586    clock_IBUF_BUFG
    SLICE_X107Y46        FDCE                                         r  freq_counter_reg[5]/C
                         clock pessimism              0.000    11.586    
                         clock uncertainty           -0.035    11.550    
    SLICE_X107Y46        FDCE (Recov_fdce_C_CLR)     -0.153    11.397    freq_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         11.397    
                         arrival time                          -6.284    
  -------------------------------------------------------------------
                         slack                                  5.113    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.912ns  (arrival time - required time)
  Source:                 reset
                            (clock source 'reset'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq_counter_reg[29]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (clock rise@0.000ns - reset fall@5.000ns)
  Data Path Delay:        2.369ns  (logic 1.399ns (59.056%)  route 0.970ns (40.944%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.629ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.629ns
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock reset fall edge)      5.000     5.000 f  
    T18                                               0.000     5.000 f  reset (IN)
                         net (fo=0)                   0.000     5.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         1.399     6.399 f  reset_IBUF_inst/O
                         net (fo=37, routed)          0.970     7.369    reset_IBUF
    SLICE_X109Y52        FDCE                                         f  freq_counter_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.867     5.629    clock_IBUF_BUFG
    SLICE_X109Y52        FDCE                                         r  freq_counter_reg[29]/C
                         clock pessimism              0.000     5.629    
                         clock uncertainty            0.035     5.665    
    SLICE_X109Y52        FDCE (Remov_fdce_C_CLR)     -0.208     5.457    freq_counter_reg[29]
  -------------------------------------------------------------------
                         required time                         -5.457    
                         arrival time                           7.369    
  -------------------------------------------------------------------
                         slack                                  1.912    

Slack (MET) :             1.912ns  (arrival time - required time)
  Source:                 reset
                            (clock source 'reset'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq_counter_reg[30]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (clock rise@0.000ns - reset fall@5.000ns)
  Data Path Delay:        2.369ns  (logic 1.399ns (59.056%)  route 0.970ns (40.944%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.629ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.629ns
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock reset fall edge)      5.000     5.000 f  
    T18                                               0.000     5.000 f  reset (IN)
                         net (fo=0)                   0.000     5.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         1.399     6.399 f  reset_IBUF_inst/O
                         net (fo=37, routed)          0.970     7.369    reset_IBUF
    SLICE_X109Y52        FDCE                                         f  freq_counter_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.867     5.629    clock_IBUF_BUFG
    SLICE_X109Y52        FDCE                                         r  freq_counter_reg[30]/C
                         clock pessimism              0.000     5.629    
                         clock uncertainty            0.035     5.665    
    SLICE_X109Y52        FDCE (Remov_fdce_C_CLR)     -0.208     5.457    freq_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         -5.457    
                         arrival time                           7.369    
  -------------------------------------------------------------------
                         slack                                  1.912    

Slack (MET) :             1.912ns  (arrival time - required time)
  Source:                 reset
                            (clock source 'reset'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq_counter_reg[31]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (clock rise@0.000ns - reset fall@5.000ns)
  Data Path Delay:        2.369ns  (logic 1.399ns (59.056%)  route 0.970ns (40.944%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.629ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.629ns
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock reset fall edge)      5.000     5.000 f  
    T18                                               0.000     5.000 f  reset (IN)
                         net (fo=0)                   0.000     5.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         1.399     6.399 f  reset_IBUF_inst/O
                         net (fo=37, routed)          0.970     7.369    reset_IBUF
    SLICE_X109Y52        FDCE                                         f  freq_counter_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.867     5.629    clock_IBUF_BUFG
    SLICE_X109Y52        FDCE                                         r  freq_counter_reg[31]/C
                         clock pessimism              0.000     5.629    
                         clock uncertainty            0.035     5.665    
    SLICE_X109Y52        FDCE (Remov_fdce_C_CLR)     -0.208     5.457    freq_counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -5.457    
                         arrival time                           7.369    
  -------------------------------------------------------------------
                         slack                                  1.912    

Slack (MET) :             2.009ns  (arrival time - required time)
  Source:                 reset
                            (clock source 'reset'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq_counter_reg[23]/PRE
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (clock rise@0.000ns - reset fall@5.000ns)
  Data Path Delay:        2.468ns  (logic 1.399ns (56.685%)  route 1.069ns (43.315%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.631ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.631ns
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock reset fall edge)      5.000     5.000 f  
    T18                                               0.000     5.000 f  reset (IN)
                         net (fo=0)                   0.000     5.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         1.399     6.399 f  reset_IBUF_inst/O
                         net (fo=37, routed)          1.069     7.468    reset_IBUF
    SLICE_X110Y50        FDPE                                         f  freq_counter_reg[23]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.869     5.631    clock_IBUF_BUFG
    SLICE_X110Y50        FDPE                                         r  freq_counter_reg[23]/C
                         clock pessimism              0.000     5.631    
                         clock uncertainty            0.035     5.667    
    SLICE_X110Y50        FDPE (Remov_fdpe_C_PRE)     -0.208     5.459    freq_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -5.459    
                         arrival time                           7.468    
  -------------------------------------------------------------------
                         slack                                  2.009    

Slack (MET) :             2.046ns  (arrival time - required time)
  Source:                 reset
                            (clock source 'reset'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq_counter_reg[24]/PRE
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (clock rise@0.000ns - reset fall@5.000ns)
  Data Path Delay:        2.502ns  (logic 1.399ns (55.910%)  route 1.103ns (44.090%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.629ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.629ns
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock reset fall edge)      5.000     5.000 f  
    T18                                               0.000     5.000 f  reset (IN)
                         net (fo=0)                   0.000     5.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         1.399     6.399 f  reset_IBUF_inst/O
                         net (fo=37, routed)          1.103     7.502    reset_IBUF
    SLICE_X109Y51        FDPE                                         f  freq_counter_reg[24]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.867     5.629    clock_IBUF_BUFG
    SLICE_X109Y51        FDPE                                         r  freq_counter_reg[24]/C
                         clock pessimism              0.000     5.629    
                         clock uncertainty            0.035     5.665    
    SLICE_X109Y51        FDPE (Remov_fdpe_C_PRE)     -0.208     5.457    freq_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -5.457    
                         arrival time                           7.502    
  -------------------------------------------------------------------
                         slack                                  2.046    

Slack (MET) :             2.046ns  (arrival time - required time)
  Source:                 reset
                            (clock source 'reset'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq_counter_reg[25]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (clock rise@0.000ns - reset fall@5.000ns)
  Data Path Delay:        2.502ns  (logic 1.399ns (55.910%)  route 1.103ns (44.090%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.629ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.629ns
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock reset fall edge)      5.000     5.000 f  
    T18                                               0.000     5.000 f  reset (IN)
                         net (fo=0)                   0.000     5.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         1.399     6.399 f  reset_IBUF_inst/O
                         net (fo=37, routed)          1.103     7.502    reset_IBUF
    SLICE_X109Y51        FDCE                                         f  freq_counter_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.867     5.629    clock_IBUF_BUFG
    SLICE_X109Y51        FDCE                                         r  freq_counter_reg[25]/C
                         clock pessimism              0.000     5.629    
                         clock uncertainty            0.035     5.665    
    SLICE_X109Y51        FDCE (Remov_fdce_C_CLR)     -0.208     5.457    freq_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -5.457    
                         arrival time                           7.502    
  -------------------------------------------------------------------
                         slack                                  2.046    

Slack (MET) :             2.046ns  (arrival time - required time)
  Source:                 reset
                            (clock source 'reset'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq_counter_reg[27]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (clock rise@0.000ns - reset fall@5.000ns)
  Data Path Delay:        2.502ns  (logic 1.399ns (55.910%)  route 1.103ns (44.090%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.629ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.629ns
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock reset fall edge)      5.000     5.000 f  
    T18                                               0.000     5.000 f  reset (IN)
                         net (fo=0)                   0.000     5.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         1.399     6.399 f  reset_IBUF_inst/O
                         net (fo=37, routed)          1.103     7.502    reset_IBUF
    SLICE_X109Y51        FDCE                                         f  freq_counter_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.867     5.629    clock_IBUF_BUFG
    SLICE_X109Y51        FDCE                                         r  freq_counter_reg[27]/C
                         clock pessimism              0.000     5.629    
                         clock uncertainty            0.035     5.665    
    SLICE_X109Y51        FDCE (Remov_fdce_C_CLR)     -0.208     5.457    freq_counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -5.457    
                         arrival time                           7.502    
  -------------------------------------------------------------------
                         slack                                  2.046    

Slack (MET) :             2.182ns  (arrival time - required time)
  Source:                 reset
                            (clock source 'reset'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_int_reg[0]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (clock rise@0.000ns - reset fall@5.000ns)
  Data Path Delay:        2.651ns  (logic 1.399ns (52.776%)  route 1.252ns (47.224%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.641ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.641ns
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock reset fall edge)      5.000     5.000 f  
    T18                                               0.000     5.000 f  reset (IN)
                         net (fo=0)                   0.000     5.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         1.399     6.399 f  reset_IBUF_inst/O
                         net (fo=37, routed)          1.252     7.651    reset_IBUF
    SLICE_X113Y46        FDCE                                         f  count_int_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.879     5.641    clock_IBUF_BUFG
    SLICE_X113Y46        FDCE                                         r  count_int_reg[0]/C
                         clock pessimism              0.000     5.641    
                         clock uncertainty            0.035     5.677    
    SLICE_X113Y46        FDCE (Remov_fdce_C_CLR)     -0.208     5.469    count_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.469    
                         arrival time                           7.651    
  -------------------------------------------------------------------
                         slack                                  2.182    

Slack (MET) :             2.182ns  (arrival time - required time)
  Source:                 reset
                            (clock source 'reset'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_int_reg[1]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (clock rise@0.000ns - reset fall@5.000ns)
  Data Path Delay:        2.651ns  (logic 1.399ns (52.776%)  route 1.252ns (47.224%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.641ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.641ns
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock reset fall edge)      5.000     5.000 f  
    T18                                               0.000     5.000 f  reset (IN)
                         net (fo=0)                   0.000     5.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         1.399     6.399 f  reset_IBUF_inst/O
                         net (fo=37, routed)          1.252     7.651    reset_IBUF
    SLICE_X113Y46        FDCE                                         f  count_int_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.879     5.641    clock_IBUF_BUFG
    SLICE_X113Y46        FDCE                                         r  count_int_reg[1]/C
                         clock pessimism              0.000     5.641    
                         clock uncertainty            0.035     5.677    
    SLICE_X113Y46        FDCE (Remov_fdce_C_CLR)     -0.208     5.469    count_int_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.469    
                         arrival time                           7.651    
  -------------------------------------------------------------------
                         slack                                  2.182    

Slack (MET) :             2.182ns  (arrival time - required time)
  Source:                 reset
                            (clock source 'reset'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_int_reg[2]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (clock rise@0.000ns - reset fall@5.000ns)
  Data Path Delay:        2.651ns  (logic 1.399ns (52.776%)  route 1.252ns (47.224%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.641ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.641ns
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock reset fall edge)      5.000     5.000 f  
    T18                                               0.000     5.000 f  reset (IN)
                         net (fo=0)                   0.000     5.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         1.399     6.399 f  reset_IBUF_inst/O
                         net (fo=37, routed)          1.252     7.651    reset_IBUF
    SLICE_X113Y46        FDCE                                         f  count_int_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.879     5.641    clock_IBUF_BUFG
    SLICE_X113Y46        FDCE                                         r  count_int_reg[2]/C
                         clock pessimism              0.000     5.641    
                         clock uncertainty            0.035     5.677    
    SLICE_X113Y46        FDCE (Remov_fdce_C_CLR)     -0.208     5.469    count_int_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.469    
                         arrival time                           7.651    
  -------------------------------------------------------------------
                         slack                                  2.182    





