// Seed: 3394872474
module module_0 (
    output wor id_0,
    input uwire id_1,
    input wor id_2,
    output supply1 id_3,
    output wor id_4,
    output wor id_5,
    input wire id_6
);
  generate
    assign {((1) - id_1), 1} = 1;
    assign id_4 = id_2;
  endgenerate
endmodule
module module_1 (
    output logic id_0,
    input  wor   id_1
    , id_5,
    input  tri   id_2,
    output wand  id_3
);
  always @(posedge id_2) begin
    id_0 -= id_2;
    disable id_6;
  end
  wire id_7;
  module_0(
      id_3, id_2, id_2, id_3, id_3, id_3, id_1
  );
  final begin
    id_0 <= 1;
  end
endmodule
