
*** Running vivado
    with args -log conv2_Handler.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source conv2_Handler.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source conv2_Handler.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1002.820 ; gain = 118.621
Command: read_checkpoint -auto_incremental -incremental C:/Users/Mohammadreza/Desktop/Test/FPGA_AI/Conv2/conv2_IP/conv2_IP.srcs/utils_1/imports/synth_1/Calculator.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/Mohammadreza/Desktop/Test/FPGA_AI/Conv2/conv2_IP/conv2_IP.srcs/utils_1/imports/synth_1/Calculator.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top conv2_Handler -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11420
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/InstalledProgram/Vivado/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1442.453 ; gain = 404.828
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'conv2_Handler' [C:/Users/Mohammadreza/Desktop/Test/FPGA_AI/Conv2/conv2_IP/conv2_IP.srcs/sources_1/new/conv2_Handler.vhd:53]
INFO: [Synth 8-3491] module 'Calculator' declared at 'C:/Users/Mohammadreza/Desktop/Test/FPGA_AI/Conv2/conv2_IP/conv2_IP.srcs/sources_1/new/Calculator.vhd:5' bound to instance 'Cal_1' of component 'Calculator' [C:/Users/Mohammadreza/Desktop/Test/FPGA_AI/Conv2/conv2_IP/conv2_IP.srcs/sources_1/new/conv2_Handler.vhd:74]
INFO: [Synth 8-638] synthesizing module 'Calculator' [C:/Users/Mohammadreza/Desktop/Test/FPGA_AI/Conv2/conv2_IP/conv2_IP.srcs/sources_1/new/Calculator.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'Calculator' (0#1) [C:/Users/Mohammadreza/Desktop/Test/FPGA_AI/Conv2/conv2_IP/conv2_IP.srcs/sources_1/new/Calculator.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'conv2_Handler' (0#1) [C:/Users/Mohammadreza/Desktop/Test/FPGA_AI/Conv2/conv2_IP/conv2_IP.srcs/sources_1/new/conv2_Handler.vhd:53]
WARNING: [Synth 8-3848] Net M_STRB in module/entity conv2_Handler does not have driver. [C:/Users/Mohammadreza/Desktop/Test/FPGA_AI/Conv2/conv2_IP/conv2_IP.srcs/sources_1/new/conv2_Handler.vhd:39]
WARNING: [Synth 8-7129] Port Pixel[31] in module Calculator is either unconnected or has no load
WARNING: [Synth 8-7129] Port Pixel[30] in module Calculator is either unconnected or has no load
WARNING: [Synth 8-7129] Port Pixel[29] in module Calculator is either unconnected or has no load
WARNING: [Synth 8-7129] Port Pixel[28] in module Calculator is either unconnected or has no load
WARNING: [Synth 8-7129] Port Pixel[27] in module Calculator is either unconnected or has no load
WARNING: [Synth 8-7129] Port Pixel[26] in module Calculator is either unconnected or has no load
WARNING: [Synth 8-7129] Port Pixel[25] in module Calculator is either unconnected or has no load
WARNING: [Synth 8-7129] Port Pixel[24] in module Calculator is either unconnected or has no load
WARNING: [Synth 8-7129] Port W[31] in module Calculator is either unconnected or has no load
WARNING: [Synth 8-7129] Port W[30] in module Calculator is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_STRB[3] in module conv2_Handler is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_STRB[2] in module conv2_Handler is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_STRB[1] in module conv2_Handler is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_STRB[0] in module conv2_Handler is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_STRB[3] in module conv2_Handler is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_STRB[2] in module conv2_Handler is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_STRB[1] in module conv2_Handler is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_STRB[0] in module conv2_Handler is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_Last in module conv2_Handler is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1533.227 ; gain = 495.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1533.227 ; gain = 495.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1533.227 ; gain = 495.602
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6895] The reference checkpoint C:/Users/Mohammadreza/Desktop/Test/FPGA_AI/Conv2/conv2_IP/conv2_IP.srcs/utils_1/imports/synth_1/Calculator.dcp is not suitable for use with incremental synthesis for this design. Please regenerate the checkpoint for this design with -incremental_synth switch in the same Vivado session that synth_design has been run. Synthesis will continue with the default flow
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1533.227 ; gain = 495.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1533.227 ; gain = 495.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1533.227 ; gain = 495.602
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : 


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 7     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---RAMs : 
	              320 Bit	(10 X 32 bit)          RAMs := 2     
+---Muxes : 
	   8 Input   32 Bit        Muxes := 3     
	   2 Input   32 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 2     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1     
	   8 Input    1 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'CurrentWeight_reg' and it is trimmed from '32' to '30' bits. [C:/Users/Mohammadreza/Desktop/Test/FPGA_AI/Conv2/conv2_IP/conv2_IP.srcs/sources_1/new/conv2_Handler.vhd:78]
DSP Report: Generating DSP Cal_1/result3, operation Mode is: A2*B.
DSP Report: register Cal_1/result3 is absorbed into DSP Cal_1/result3.
DSP Report: operator Cal_1/result3 is absorbed into DSP Cal_1/result3.
DSP Report: Generating DSP Cal_1/result0, operation Mode is: PCIN+A*B.
DSP Report: operator Cal_1/result0 is absorbed into DSP Cal_1/result0.
DSP Report: operator Cal_1/result4 is absorbed into DSP Cal_1/result0.
DSP Report: Generating DSP Cal_1/result0, operation Mode is: PCIN+A2*B.
DSP Report: register Cal_1/result0 is absorbed into DSP Cal_1/result0.
DSP Report: operator Cal_1/result0 is absorbed into DSP Cal_1/result0.
DSP Report: operator Cal_1/result4 is absorbed into DSP Cal_1/result0.
WARNING: [Synth 8-7129] Port M_STRB[3] in module conv2_Handler is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_STRB[2] in module conv2_Handler is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_STRB[1] in module conv2_Handler is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_STRB[0] in module conv2_Handler is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_Data[31] in module conv2_Handler is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_Data[30] in module conv2_Handler is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_Data[29] in module conv2_Handler is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_Data[28] in module conv2_Handler is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_Data[27] in module conv2_Handler is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_Data[26] in module conv2_Handler is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_Data[25] in module conv2_Handler is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_Data[24] in module conv2_Handler is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_STRB[3] in module conv2_Handler is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_STRB[2] in module conv2_Handler is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_STRB[1] in module conv2_Handler is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_STRB[0] in module conv2_Handler is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_Last in module conv2_Handler is either unconnected or has no load
WARNING: [Synth 8-3936] Found unconnected internal register 'CurrentWeight_reg' and it is trimmed from '30' to '10' bits. [C:/Users/Mohammadreza/Desktop/Test/FPGA_AI/Conv2/conv2_IP/conv2_IP.srcs/sources_1/new/conv2_Handler.vhd:78]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1752.727 ; gain = 715.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+--------------+-----------------+-----------+----------------------+-------------+
|Module Name   | RTL Object      | Inference | Size (Depth x Width) | Primitives  | 
+--------------+-----------------+-----------+----------------------+-------------+
|conv2_Handler | WeightArray_reg | Implied   | 16 x 30              | RAM32M x 5  | 
|conv2_Handler | BiasArray_reg   | Implied   | 16 x 32              | RAM32M x 6  | 
+--------------+-----------------+-----------+----------------------+-------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|conv2_Handler | A2*B        | 10     | 8      | -      | -      | 18     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|Calculator    | PCIN+A*B    | 10     | 8      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv2_Handler | PCIN+A2*B   | 10     | 8      | -      | -      | 20     | 1    | 0    | -    | -    | -     | 0    | 0    | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1752.727 ; gain = 715.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+--------------+-----------------+-----------+----------------------+-------------+
|Module Name   | RTL Object      | Inference | Size (Depth x Width) | Primitives  | 
+--------------+-----------------+-----------+----------------------+-------------+
|conv2_Handler | WeightArray_reg | Implied   | 16 x 30              | RAM32M x 5  | 
|conv2_Handler | BiasArray_reg   | Implied   | 16 x 32              | RAM32M x 6  | 
+--------------+-----------------+-----------+----------------------+-------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1752.727 ; gain = 715.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1752.727 ; gain = 715.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1752.727 ; gain = 715.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1752.727 ; gain = 715.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1752.727 ; gain = 715.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1752.727 ; gain = 715.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1752.727 ; gain = 715.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|conv2_Handler | A'*B        | 10     | 8      | -      | -      | 0      | 1    | 0    | -    | -    | -     | 0    | 0    | 
|Calculator    | PCIN+A'*B   | 10     | 8      | -      | -      | 19     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv2_Handler | PCIN+A'*B   | 10     | 8      | -      | -      | 20     | 1    | 0    | -    | -    | -     | 0    | 0    | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    52|
|3     |DSP48E1  |     3|
|4     |LUT1     |     7|
|5     |LUT2     |   145|
|6     |LUT3     |    25|
|7     |LUT4     |    39|
|8     |LUT5     |     8|
|9     |LUT6     |     2|
|10    |MUXF7    |     1|
|11    |RAM32M   |    10|
|12    |RAM32X1D |     2|
|13    |FDRE     |   263|
|14    |IBUF     |    60|
|15    |OBUF     |    36|
|16    |OBUFT    |     4|
+------+---------+------+

Report Instance Areas: 
+------+---------+-----------+------+
|      |Instance |Module     |Cells |
+------+---------+-----------+------+
|1     |top      |           |   658|
|2     |  Cal_1  |Calculator |   106|
+------+---------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1752.727 ; gain = 715.102
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 40 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1752.727 ; gain = 715.102
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1752.727 ; gain = 715.102
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1760.578 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 68 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1865.602 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances

Synth Design complete, checksum: 85cd4509
INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 40 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1865.602 ; gain = 837.934
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/Mohammadreza/Desktop/Test/FPGA_AI/Conv2/conv2_IP/conv2_IP.runs/synth_1/conv2_Handler.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file conv2_Handler_utilization_synth.rpt -pb conv2_Handler_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Dec 31 22:00:23 2024...
