

================================================================
== Vivado HLS Report for 'Block_myproject_axi_exit36_proc'
================================================================
* Date:           Mon Dec  6 16:57:26 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 1.458 ns |   0.42 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|   0 ns   |   0 ns   |    0|    0|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+---------------------+---------+-------+---------+--------+-----+
|DSP                  |        -|      -|        -|       -|    -|
|Expression           |        -|      -|        0|       4|    -|
|FIFO                 |        -|      -|        -|       -|    -|
|Instance             |        -|      -|        -|       -|    -|
|Memory               |        -|      -|        -|       -|    -|
|Multiplexer          |        -|      -|        -|     189|    -|
|Register             |        -|      -|      162|       -|    -|
+---------------------+---------+-------+---------+--------+-----+
|Total                |        0|      0|      162|     193|    0|
+---------------------+---------+-------+---------+--------+-----+
|Available SLR        |     1344|   2976|   871680|  435840|  320|
+---------------------+---------+-------+---------+--------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |   ~0   |    0|
+---------------------+---------+-------+---------+--------+-----+
|Available            |     2688|   5952|  1743360|  871680|  640|
+---------------------+---------+-------+---------+--------+-----+
|Utilization (%)      |        0|      0|    ~0   |   ~0   |    0|
+---------------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |io_acc_block_signal_op12  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state1           |    or    |      0|  0|   2|           1|           1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0|   4|           2|           2|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_done                     |   9|          2|    1|          2|
    |out_local_V_data_0_V_blk_n  |   9|          2|    1|          2|
    |out_local_V_data_1_V_blk_n  |   9|          2|    1|          2|
    |out_local_V_data_2_V_blk_n  |   9|          2|    1|          2|
    |out_local_V_data_3_V_blk_n  |   9|          2|    1|          2|
    |out_local_V_data_4_V_blk_n  |   9|          2|    1|          2|
    |out_local_V_data_5_V_blk_n  |   9|          2|    1|          2|
    |out_local_V_data_6_V_blk_n  |   9|          2|    1|          2|
    |out_local_V_data_7_V_blk_n  |   9|          2|    1|          2|
    |out_local_V_data_8_V_blk_n  |   9|          2|    1|          2|
    |out_local_V_data_9_V_blk_n  |   9|          2|    1|          2|
    |tmp_data_V_0                |   9|          2|   16|         32|
    |tmp_data_V_1                |   9|          2|   16|         32|
    |tmp_data_V_2                |   9|          2|   16|         32|
    |tmp_data_V_3                |   9|          2|   16|         32|
    |tmp_data_V_4                |   9|          2|   16|         32|
    |tmp_data_V_5                |   9|          2|   16|         32|
    |tmp_data_V_6                |   9|          2|   16|         32|
    |tmp_data_V_7                |   9|          2|   16|         32|
    |tmp_data_V_8                |   9|          2|   16|         32|
    |tmp_data_V_9                |   9|          2|   16|         32|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 189|         42|  171|        342|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |ap_CS_fsm          |   1|   0|    1|          0|
    |ap_done_reg        |   1|   0|    1|          0|
    |tmp_data_V_0_preg  |  16|   0|   16|          0|
    |tmp_data_V_1_preg  |  16|   0|   16|          0|
    |tmp_data_V_2_preg  |  16|   0|   16|          0|
    |tmp_data_V_3_preg  |  16|   0|   16|          0|
    |tmp_data_V_4_preg  |  16|   0|   16|          0|
    |tmp_data_V_5_preg  |  16|   0|   16|          0|
    |tmp_data_V_6_preg  |  16|   0|   16|          0|
    |tmp_data_V_7_preg  |  16|   0|   16|          0|
    |tmp_data_V_8_preg  |  16|   0|   16|          0|
    |tmp_data_V_9_preg  |  16|   0|   16|          0|
    +-------------------+----+----+-----+-----------+
    |Total              | 162|   0|  162|          0|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+----------------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+------------------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk                        |  in |    1| ap_ctrl_hs | Block_myproject_axi_.exit36_proc | return value |
|ap_rst                        |  in |    1| ap_ctrl_hs | Block_myproject_axi_.exit36_proc | return value |
|ap_start                      |  in |    1| ap_ctrl_hs | Block_myproject_axi_.exit36_proc | return value |
|ap_done                       | out |    1| ap_ctrl_hs | Block_myproject_axi_.exit36_proc | return value |
|ap_continue                   |  in |    1| ap_ctrl_hs | Block_myproject_axi_.exit36_proc | return value |
|ap_idle                       | out |    1| ap_ctrl_hs | Block_myproject_axi_.exit36_proc | return value |
|ap_ready                      | out |    1| ap_ctrl_hs | Block_myproject_axi_.exit36_proc | return value |
|out_local_V_data_0_V_dout     |  in |   16|   ap_fifo  |       out_local_V_data_0_V       |    pointer   |
|out_local_V_data_0_V_empty_n  |  in |    1|   ap_fifo  |       out_local_V_data_0_V       |    pointer   |
|out_local_V_data_0_V_read     | out |    1|   ap_fifo  |       out_local_V_data_0_V       |    pointer   |
|out_local_V_data_1_V_dout     |  in |   16|   ap_fifo  |       out_local_V_data_1_V       |    pointer   |
|out_local_V_data_1_V_empty_n  |  in |    1|   ap_fifo  |       out_local_V_data_1_V       |    pointer   |
|out_local_V_data_1_V_read     | out |    1|   ap_fifo  |       out_local_V_data_1_V       |    pointer   |
|out_local_V_data_2_V_dout     |  in |   16|   ap_fifo  |       out_local_V_data_2_V       |    pointer   |
|out_local_V_data_2_V_empty_n  |  in |    1|   ap_fifo  |       out_local_V_data_2_V       |    pointer   |
|out_local_V_data_2_V_read     | out |    1|   ap_fifo  |       out_local_V_data_2_V       |    pointer   |
|out_local_V_data_3_V_dout     |  in |   16|   ap_fifo  |       out_local_V_data_3_V       |    pointer   |
|out_local_V_data_3_V_empty_n  |  in |    1|   ap_fifo  |       out_local_V_data_3_V       |    pointer   |
|out_local_V_data_3_V_read     | out |    1|   ap_fifo  |       out_local_V_data_3_V       |    pointer   |
|out_local_V_data_4_V_dout     |  in |   16|   ap_fifo  |       out_local_V_data_4_V       |    pointer   |
|out_local_V_data_4_V_empty_n  |  in |    1|   ap_fifo  |       out_local_V_data_4_V       |    pointer   |
|out_local_V_data_4_V_read     | out |    1|   ap_fifo  |       out_local_V_data_4_V       |    pointer   |
|out_local_V_data_5_V_dout     |  in |   16|   ap_fifo  |       out_local_V_data_5_V       |    pointer   |
|out_local_V_data_5_V_empty_n  |  in |    1|   ap_fifo  |       out_local_V_data_5_V       |    pointer   |
|out_local_V_data_5_V_read     | out |    1|   ap_fifo  |       out_local_V_data_5_V       |    pointer   |
|out_local_V_data_6_V_dout     |  in |   16|   ap_fifo  |       out_local_V_data_6_V       |    pointer   |
|out_local_V_data_6_V_empty_n  |  in |    1|   ap_fifo  |       out_local_V_data_6_V       |    pointer   |
|out_local_V_data_6_V_read     | out |    1|   ap_fifo  |       out_local_V_data_6_V       |    pointer   |
|out_local_V_data_7_V_dout     |  in |   16|   ap_fifo  |       out_local_V_data_7_V       |    pointer   |
|out_local_V_data_7_V_empty_n  |  in |    1|   ap_fifo  |       out_local_V_data_7_V       |    pointer   |
|out_local_V_data_7_V_read     | out |    1|   ap_fifo  |       out_local_V_data_7_V       |    pointer   |
|out_local_V_data_8_V_dout     |  in |   16|   ap_fifo  |       out_local_V_data_8_V       |    pointer   |
|out_local_V_data_8_V_empty_n  |  in |    1|   ap_fifo  |       out_local_V_data_8_V       |    pointer   |
|out_local_V_data_8_V_read     | out |    1|   ap_fifo  |       out_local_V_data_8_V       |    pointer   |
|out_local_V_data_9_V_dout     |  in |   16|   ap_fifo  |       out_local_V_data_9_V       |    pointer   |
|out_local_V_data_9_V_empty_n  |  in |    1|   ap_fifo  |       out_local_V_data_9_V       |    pointer   |
|out_local_V_data_9_V_read     | out |    1|   ap_fifo  |       out_local_V_data_9_V       |    pointer   |
|tmp_data_V_0                  | out |   16|   ap_vld   |           tmp_data_V_0           |    pointer   |
|tmp_data_V_0_ap_vld           | out |    1|   ap_vld   |           tmp_data_V_0           |    pointer   |
|tmp_data_V_1                  | out |   16|   ap_vld   |           tmp_data_V_1           |    pointer   |
|tmp_data_V_1_ap_vld           | out |    1|   ap_vld   |           tmp_data_V_1           |    pointer   |
|tmp_data_V_2                  | out |   16|   ap_vld   |           tmp_data_V_2           |    pointer   |
|tmp_data_V_2_ap_vld           | out |    1|   ap_vld   |           tmp_data_V_2           |    pointer   |
|tmp_data_V_3                  | out |   16|   ap_vld   |           tmp_data_V_3           |    pointer   |
|tmp_data_V_3_ap_vld           | out |    1|   ap_vld   |           tmp_data_V_3           |    pointer   |
|tmp_data_V_4                  | out |   16|   ap_vld   |           tmp_data_V_4           |    pointer   |
|tmp_data_V_4_ap_vld           | out |    1|   ap_vld   |           tmp_data_V_4           |    pointer   |
|tmp_data_V_5                  | out |   16|   ap_vld   |           tmp_data_V_5           |    pointer   |
|tmp_data_V_5_ap_vld           | out |    1|   ap_vld   |           tmp_data_V_5           |    pointer   |
|tmp_data_V_6                  | out |   16|   ap_vld   |           tmp_data_V_6           |    pointer   |
|tmp_data_V_6_ap_vld           | out |    1|   ap_vld   |           tmp_data_V_6           |    pointer   |
|tmp_data_V_7                  | out |   16|   ap_vld   |           tmp_data_V_7           |    pointer   |
|tmp_data_V_7_ap_vld           | out |    1|   ap_vld   |           tmp_data_V_7           |    pointer   |
|tmp_data_V_8                  | out |   16|   ap_vld   |           tmp_data_V_8           |    pointer   |
|tmp_data_V_8_ap_vld           | out |    1|   ap_vld   |           tmp_data_V_8           |    pointer   |
|tmp_data_V_9                  | out |   16|   ap_vld   |           tmp_data_V_9           |    pointer   |
|tmp_data_V_9_ap_vld           | out |    1|   ap_vld   |           tmp_data_V_9           |    pointer   |
+------------------------------+-----+-----+------------+----------------------------------+--------------+

