// Seed: 2587242743
module module_0;
  id_1 :
  assert property (@(posedge id_1 > 1) -1)
  else begin : LABEL_0
    id_1 <= id_1;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  module_0 modCall_1 ();
  output wire id_2;
  inout wire id_1;
  logic id_8;
endmodule
module module_2 ();
  wor id_1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign id_1 = -1;
  assign id_1 = id_1;
  tri1 id_2;
  assign id_2 = -1;
  localparam id_3 = 1;
  wire id_4;
endmodule
