Analysis & Synthesis report for exp12
Wed Dec 23 17:39:33 2020
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |exp12|I2C_Audio_Config:myconfig|mi2c_state
 12. State Machine - |exp12|GamePlaying:my_GamePlaying|Stage
 13. User-Specified and Inferred Latches
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Registers Packed Into Inferred Megafunctions
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Source assignments for get_panel:paenls|all_panels:A|altsyncram:altsyncram_component|altsyncram_kvf1:auto_generated
 21. Source assignments for GameUI:my_GameUI|Game_UI_Info:my_GameUI_Info|altsyncram:altsyncram_component|altsyncram_jff1:auto_generated
 22. Source assignments for GamePlaying:my_GamePlaying|GameASCII:my_GameASCII1|altsyncram:altsyncram_component|altsyncram_7ot1:auto_generated
 23. Source assignments for GamePlaying:my_GamePlaying|GameASCII:my_GameASCII2|altsyncram:altsyncram_component|altsyncram_7ot1:auto_generated
 24. Source assignments for GamePlaying:my_GamePlaying|randASCII:my_randASCII|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated
 25. Source assignments for GamePlaying:my_GamePlaying|rand8Bits:my_rand8Bits|altsyncram:altsyncram_component|altsyncram_6pf1:auto_generated
 26. Source assignments for GamePlaying:my_GamePlaying|rand64:my_rand64|altsyncram:altsyncram_component|altsyncram_lqf1:auto_generated
 27. Source assignments for play_backgroumd_music:comb_49|background_music:bgm_piano|altsyncram:altsyncram_component|altsyncram_pgg1:auto_generated
 28. Source assignments for Sin_Generator:sin_wave|altsyncram:sintable_rtl_0|altsyncram_jta1:auto_generated
 29. Parameter Settings for User Entity Instance: vga_ctrl:comb_18
 30. Parameter Settings for User Entity Instance: get_vga:comb_19
 31. Parameter Settings for User Entity Instance: get_panel:paenls|all_panels:A|altsyncram:altsyncram_component
 32. Parameter Settings for User Entity Instance: GameUI:my_GameUI|Game_UI_Info:my_GameUI_Info|altsyncram:altsyncram_component
 33. Parameter Settings for User Entity Instance: GamePlaying:my_GamePlaying
 34. Parameter Settings for User Entity Instance: GamePlaying:my_GamePlaying|GameASCII:my_GameASCII1|altsyncram:altsyncram_component
 35. Parameter Settings for User Entity Instance: GamePlaying:my_GamePlaying|GameASCII:my_GameASCII2|altsyncram:altsyncram_component
 36. Parameter Settings for User Entity Instance: GamePlaying:my_GamePlaying|randASCII:my_randASCII|altsyncram:altsyncram_component
 37. Parameter Settings for User Entity Instance: GamePlaying:my_GamePlaying|rand8Bits:my_rand8Bits|altsyncram:altsyncram_component
 38. Parameter Settings for User Entity Instance: GamePlaying:my_GamePlaying|rand64:my_rand64|altsyncram:altsyncram_component
 39. Parameter Settings for User Entity Instance: audio_time:u1|audio_time_0002:audio_time_inst|altera_pll:altera_pll_i
 40. Parameter Settings for User Entity Instance: clkgen:my_i2c_clk
 41. Parameter Settings for User Entity Instance: I2C_Audio_Config:myconfig
 42. Parameter Settings for User Entity Instance: clkgen:my_i2f_clk
 43. Parameter Settings for User Entity Instance: play_backgroumd_music:comb_49|background_music:bgm_piano|altsyncram:altsyncram_component
 44. Parameter Settings for Inferred Entity Instance: Sin_Generator:sin_wave|altsyncram:sintable_rtl_0
 45. Parameter Settings for Inferred Entity Instance: get_ascii:asciis|lpm_divide:Div0
 46. Parameter Settings for Inferred Entity Instance: get_vga:comb_19|lpm_divide:Mod0
 47. Parameter Settings for Inferred Entity Instance: get_panel:paenls|lpm_divide:Mod0
 48. Parameter Settings for Inferred Entity Instance: GamePlaying:my_GamePlaying|lpm_divide:Mod1
 49. Parameter Settings for Inferred Entity Instance: GamePlaying:my_GamePlaying|lpm_divide:Mod0
 50. Parameter Settings for Inferred Entity Instance: GamePlaying:my_GamePlaying|speed_cnt:clk_speed|lpm_divide:Div0
 51. altsyncram Parameter Settings by Entity Instance
 52. Port Connectivity Checks: "play_backgroumd_music:comb_49|background_music:bgm_piano"
 53. Port Connectivity Checks: "clkgen:my_i2f_clk"
 54. Port Connectivity Checks: "I2C_Audio_Config:myconfig|I2C_Controller:u0"
 55. Port Connectivity Checks: "I2C_Audio_Config:myconfig"
 56. Port Connectivity Checks: "clkgen:my_i2c_clk"
 57. Port Connectivity Checks: "audio_time:u1"
 58. Port Connectivity Checks: "GamePlaying:my_GamePlaying|rand64:my_rand64"
 59. Port Connectivity Checks: "GamePlaying:my_GamePlaying|rand8Bits:my_rand8Bits"
 60. Port Connectivity Checks: "GamePlaying:my_GamePlaying|speed_cnt:clk_speed"
 61. Port Connectivity Checks: "GamePlaying:my_GamePlaying"
 62. Port Connectivity Checks: "GameUI:my_GameUI|Game_UI_Info:my_GameUI_Info"
 63. Port Connectivity Checks: "GameUI:my_GameUI"
 64. Port Connectivity Checks: "get_panel:paenls|all_panels:A"
 65. Port Connectivity Checks: "get_panel:paenls"
 66. Post-Synthesis Netlist Statistics for Top Partition
 67. Elapsed Time Per Partition
 68. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Dec 23 17:39:33 2020       ;
; Quartus Prime Version           ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                   ; exp12                                       ;
; Top-level Entity Name           ; exp12                                       ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 414                                         ;
; Total pins                      ; 111                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 161,392                                     ;
; Total DSP Blocks                ; 4                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; exp12              ; exp12              ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                  ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                 ; Library    ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+------------+
; GamePlaying.v                    ; yes             ; User Verilog HDL File                  ; C:/Users/44254/Desktop/digit_design_exp/exp12/GamePlaying.v                  ;            ;
; GameUI.v                         ; yes             ; User Verilog HDL File                  ; C:/Users/44254/Desktop/digit_design_exp/exp12/GameUI.v                       ;            ;
; exp12.v                          ; yes             ; User Verilog HDL File                  ; C:/Users/44254/Desktop/digit_design_exp/exp12/exp12.v                        ;            ;
; get_vga.v                        ; yes             ; User Verilog HDL File                  ; C:/Users/44254/Desktop/digit_design_exp/exp12/get_vga.v                      ;            ;
; vga_ctrl.v                       ; yes             ; User Verilog HDL File                  ; C:/Users/44254/Desktop/digit_design_exp/exp12/vga_ctrl.v                     ;            ;
; get_panel.v                      ; yes             ; User Verilog HDL File                  ; C:/Users/44254/Desktop/digit_design_exp/exp12/get_panel.v                    ;            ;
; get_ascii.v                      ; yes             ; User Verilog HDL File                  ; C:/Users/44254/Desktop/digit_design_exp/exp12/get_ascii.v                    ;            ;
; all_panels.v                     ; yes             ; User Wizard-Generated File             ; C:/Users/44254/Desktop/digit_design_exp/exp12/all_panels.v                   ;            ;
; ps2_keyboard.v                   ; yes             ; User Verilog HDL File                  ; C:/Users/44254/Desktop/digit_design_exp/exp12/ps2_keyboard.v                 ;            ;
; I2C_Controller.v                 ; yes             ; User Verilog HDL File                  ; C:/Users/44254/Desktop/digit_design_exp/exp12/I2C_Controller.v               ;            ;
; I2S_Audio.v                      ; yes             ; User Verilog HDL File                  ; C:/Users/44254/Desktop/digit_design_exp/exp12/I2S_Audio.v                    ;            ;
; Sin_Generator.v                  ; yes             ; User Verilog HDL File                  ; C:/Users/44254/Desktop/digit_design_exp/exp12/Sin_Generator.v                ;            ;
; I2C_Audio_Config.v               ; yes             ; User Verilog HDL File                  ; C:/Users/44254/Desktop/digit_design_exp/exp12/I2C_Audio_Config.v             ;            ;
; clkgen.v                         ; yes             ; User Verilog HDL File                  ; C:/Users/44254/Desktop/digit_design_exp/exp12/clkgen.v                       ;            ;
; audio_time.v                     ; yes             ; User Wizard-Generated File             ; C:/Users/44254/Desktop/digit_design_exp/exp12/audio_time.v                   ; audio_time ;
; audio_time/audio_time_0002.v     ; yes             ; User Verilog HDL File                  ; C:/Users/44254/Desktop/digit_design_exp/exp12/audio_time/audio_time_0002.v   ; audio_time ;
; background_music.v               ; yes             ; User Wizard-Generated File             ; C:/Users/44254/Desktop/digit_design_exp/exp12/background_music.v             ;            ;
; play_background_music.v          ; yes             ; User Verilog HDL File                  ; C:/Users/44254/Desktop/digit_design_exp/exp12/play_background_music.v        ;            ;
; randASCII.v                      ; yes             ; User Wizard-Generated File             ; C:/Users/44254/Desktop/digit_design_exp/exp12/randASCII.v                    ;            ;
; rand64.v                         ; yes             ; User Wizard-Generated File             ; C:/Users/44254/Desktop/digit_design_exp/exp12/rand64.v                       ;            ;
; rand8Bits.v                      ; yes             ; User Wizard-Generated File             ; C:/Users/44254/Desktop/digit_design_exp/exp12/rand8Bits.v                    ;            ;
; Game_UI_Info.v                   ; yes             ; User Wizard-Generated File             ; C:/Users/44254/Desktop/digit_design_exp/exp12/Game_UI_Info.v                 ;            ;
; GameASCII.v                      ; yes             ; User Wizard-Generated File             ; C:/Users/44254/Desktop/digit_design_exp/exp12/GameASCII.v                    ;            ;
; speed_cnt.v                      ; yes             ; User Verilog HDL File                  ; C:/Users/44254/Desktop/digit_design_exp/exp12/speed_cnt.v                    ;            ;
; vga_font.txt                     ; yes             ; Auto-Found File                        ; C:/Users/44254/Desktop/digit_design_exp/exp12/vga_font.txt                   ;            ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf        ;            ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;            ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc           ;            ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.inc        ;            ;
; aglobal171.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc        ;            ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;            ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altrom.inc            ;            ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altram.inc            ;            ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.inc          ;            ;
; db/altsyncram_kvf1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/44254/Desktop/digit_design_exp/exp12/db/altsyncram_kvf1.tdf         ;            ;
; all_panels.mif                   ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/44254/Desktop/digit_design_exp/exp12/all_panels.mif                 ;            ;
; db/decode_u0a.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/44254/Desktop/digit_design_exp/exp12/db/decode_u0a.tdf              ;            ;
; db/mux_lfb.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/44254/Desktop/digit_design_exp/exp12/db/mux_lfb.tdf                 ;            ;
; db/altsyncram_jff1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/44254/Desktop/digit_design_exp/exp12/db/altsyncram_jff1.tdf         ;            ;
; gameui.hex                       ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/44254/Desktop/digit_design_exp/exp12/gameui.hex                     ;            ;
; db/altsyncram_7ot1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/44254/Desktop/digit_design_exp/exp12/db/altsyncram_7ot1.tdf         ;            ;
; db/altsyncram_l4g1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/44254/Desktop/digit_design_exp/exp12/db/altsyncram_l4g1.tdf         ;            ;
; random_ascii.hex                 ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/44254/Desktop/digit_design_exp/exp12/random_ascii.hex               ;            ;
; db/altsyncram_6pf1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/44254/Desktop/digit_design_exp/exp12/db/altsyncram_6pf1.tdf         ;            ;
; random_8b.hex                    ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/44254/Desktop/digit_design_exp/exp12/random_8b.hex                  ;            ;
; db/altsyncram_lqf1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/44254/Desktop/digit_design_exp/exp12/db/altsyncram_lqf1.tdf         ;            ;
; random__64.hex                   ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/44254/Desktop/digit_design_exp/exp12/random__64.hex                 ;            ;
; altera_pll.v                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v          ;            ;
; db/altsyncram_pgg1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/44254/Desktop/digit_design_exp/exp12/db/altsyncram_pgg1.tdf         ;            ;
; background_music.mif             ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/44254/Desktop/digit_design_exp/exp12/background_music.mif           ;            ;
; db/altsyncram_jta1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/44254/Desktop/digit_design_exp/exp12/db/altsyncram_jta1.tdf         ;            ;
; sintable.mif                     ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/44254/Desktop/digit_design_exp/exp12/sintable.mif                   ;            ;
; lpm_divide.tdf                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_divide.tdf        ;            ;
; abs_divider.inc                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/abs_divider.inc       ;            ;
; sign_div_unsign.inc              ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sign_div_unsign.inc   ;            ;
; db/lpm_divide_ebm.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/Users/44254/Desktop/digit_design_exp/exp12/db/lpm_divide_ebm.tdf          ;            ;
; db/sign_div_unsign_klh.tdf       ; yes             ; Auto-Generated Megafunction            ; C:/Users/44254/Desktop/digit_design_exp/exp12/db/sign_div_unsign_klh.tdf     ;            ;
; db/alt_u_div_eve.tdf             ; yes             ; Auto-Generated Megafunction            ; C:/Users/44254/Desktop/digit_design_exp/exp12/db/alt_u_div_eve.tdf           ;            ;
; db/lpm_divide_h3m.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/Users/44254/Desktop/digit_design_exp/exp12/db/lpm_divide_h3m.tdf          ;            ;
; db/lpm_divide_g3m.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/Users/44254/Desktop/digit_design_exp/exp12/db/lpm_divide_g3m.tdf          ;            ;
; db/sign_div_unsign_jlh.tdf       ; yes             ; Auto-Generated Megafunction            ; C:/Users/44254/Desktop/digit_design_exp/exp12/db/sign_div_unsign_jlh.tdf     ;            ;
; db/alt_u_div_cve.tdf             ; yes             ; Auto-Generated Megafunction            ; C:/Users/44254/Desktop/digit_design_exp/exp12/db/alt_u_div_cve.tdf           ;            ;
; db/lpm_divide_92m.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/Users/44254/Desktop/digit_design_exp/exp12/db/lpm_divide_92m.tdf          ;            ;
; db/sign_div_unsign_ckh.tdf       ; yes             ; Auto-Generated Megafunction            ; C:/Users/44254/Desktop/digit_design_exp/exp12/db/sign_div_unsign_ckh.tdf     ;            ;
; db/alt_u_div_use.tdf             ; yes             ; Auto-Generated Megafunction            ; C:/Users/44254/Desktop/digit_design_exp/exp12/db/alt_u_div_use.tdf           ;            ;
; db/lpm_divide_m3m.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/Users/44254/Desktop/digit_design_exp/exp12/db/lpm_divide_m3m.tdf          ;            ;
; db/sign_div_unsign_plh.tdf       ; yes             ; Auto-Generated Megafunction            ; C:/Users/44254/Desktop/digit_design_exp/exp12/db/sign_div_unsign_plh.tdf     ;            ;
; db/alt_u_div_ove.tdf             ; yes             ; Auto-Generated Megafunction            ; C:/Users/44254/Desktop/digit_design_exp/exp12/db/alt_u_div_ove.tdf           ;            ;
; db/lpm_divide_1dm.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/Users/44254/Desktop/digit_design_exp/exp12/db/lpm_divide_1dm.tdf          ;            ;
; db/sign_div_unsign_7nh.tdf       ; yes             ; Auto-Generated Megafunction            ; C:/Users/44254/Desktop/digit_design_exp/exp12/db/sign_div_unsign_7nh.tdf     ;            ;
; db/alt_u_div_k2f.tdf             ; yes             ; Auto-Generated Megafunction            ; C:/Users/44254/Desktop/digit_design_exp/exp12/db/alt_u_div_k2f.tdf           ;            ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+------------+


+---------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                               ;
+---------------------------------------------+-----------------------------+
; Resource                                    ; Usage                       ;
+---------------------------------------------+-----------------------------+
; Estimate of Logic utilization (ALMs needed) ; 1655                        ;
;                                             ;                             ;
; Combinational ALUT usage for logic          ; 2471                        ;
;     -- 7 input functions                    ; 126                         ;
;     -- 6 input functions                    ; 707                         ;
;     -- 5 input functions                    ; 308                         ;
;     -- 4 input functions                    ; 383                         ;
;     -- <=3 input functions                  ; 947                         ;
;                                             ;                             ;
; Dedicated logic registers                   ; 414                         ;
;                                             ;                             ;
; I/O pins                                    ; 111                         ;
; Total MLAB memory bits                      ; 0                           ;
; Total block memory bits                     ; 161392                      ;
;                                             ;                             ;
; Total DSP Blocks                            ; 4                           ;
;                                             ;                             ;
; Total PLLs                                  ; 1                           ;
;     -- PLLs                                 ; 1                           ;
;                                             ;                             ;
; Maximum fan-out node                        ; get_ascii:asciis|ascii[2]~3 ;
; Maximum fan-out                             ; 395                         ;
; Total fan-out                               ; 13033                       ;
; Average fan-out                             ; 4.07                        ;
+---------------------------------------------+-----------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                  ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                   ; Entity Name           ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
; |exp12                                       ; 2471 (6)            ; 414 (1)                   ; 161392            ; 4          ; 111  ; 0            ; |exp12                                                                                                                                                ; exp12                 ; work         ;
;    |GamePlaying:my_GamePlaying|              ; 966 (331)           ; 148 (115)                 ; 42208             ; 2          ; 0    ; 0            ; |exp12|GamePlaying:my_GamePlaying                                                                                                                     ; GamePlaying           ; work         ;
;       |GameASCII:my_GameASCII1|              ; 0 (0)               ; 0 (0)                     ; 12400             ; 0          ; 0    ; 0            ; |exp12|GamePlaying:my_GamePlaying|GameASCII:my_GameASCII1                                                                                             ; GameASCII             ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 12400             ; 0          ; 0    ; 0            ; |exp12|GamePlaying:my_GamePlaying|GameASCII:my_GameASCII1|altsyncram:altsyncram_component                                                             ; altsyncram            ; work         ;
;             |altsyncram_7ot1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 12400             ; 0          ; 0    ; 0            ; |exp12|GamePlaying:my_GamePlaying|GameASCII:my_GameASCII1|altsyncram:altsyncram_component|altsyncram_7ot1:auto_generated                              ; altsyncram_7ot1       ; work         ;
;       |GameASCII:my_GameASCII2|              ; 0 (0)               ; 0 (0)                     ; 12400             ; 0          ; 0    ; 0            ; |exp12|GamePlaying:my_GamePlaying|GameASCII:my_GameASCII2                                                                                             ; GameASCII             ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 12400             ; 0          ; 0    ; 0            ; |exp12|GamePlaying:my_GamePlaying|GameASCII:my_GameASCII2|altsyncram:altsyncram_component                                                             ; altsyncram            ; work         ;
;             |altsyncram_7ot1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 12400             ; 0          ; 0    ; 0            ; |exp12|GamePlaying:my_GamePlaying|GameASCII:my_GameASCII2|altsyncram:altsyncram_component|altsyncram_7ot1:auto_generated                              ; altsyncram_7ot1       ; work         ;
;       |lpm_divide:Mod0|                      ; 35 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp12|GamePlaying:my_GamePlaying|lpm_divide:Mod0                                                                                                     ; lpm_divide            ; work         ;
;          |lpm_divide_m3m:auto_generated|     ; 35 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp12|GamePlaying:my_GamePlaying|lpm_divide:Mod0|lpm_divide_m3m:auto_generated                                                                       ; lpm_divide_m3m        ; work         ;
;             |sign_div_unsign_plh:divider|    ; 35 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp12|GamePlaying:my_GamePlaying|lpm_divide:Mod0|lpm_divide_m3m:auto_generated|sign_div_unsign_plh:divider                                           ; sign_div_unsign_plh   ; work         ;
;                |alt_u_div_ove:divider|       ; 35 (35)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp12|GamePlaying:my_GamePlaying|lpm_divide:Mod0|lpm_divide_m3m:auto_generated|sign_div_unsign_plh:divider|alt_u_div_ove:divider                     ; alt_u_div_ove         ; work         ;
;       |lpm_divide:Mod1|                      ; 28 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp12|GamePlaying:my_GamePlaying|lpm_divide:Mod1                                                                                                     ; lpm_divide            ; work         ;
;          |lpm_divide_92m:auto_generated|     ; 28 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp12|GamePlaying:my_GamePlaying|lpm_divide:Mod1|lpm_divide_92m:auto_generated                                                                       ; lpm_divide_92m        ; work         ;
;             |sign_div_unsign_ckh:divider|    ; 28 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp12|GamePlaying:my_GamePlaying|lpm_divide:Mod1|lpm_divide_92m:auto_generated|sign_div_unsign_ckh:divider                                           ; sign_div_unsign_ckh   ; work         ;
;                |alt_u_div_use:divider|       ; 28 (28)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp12|GamePlaying:my_GamePlaying|lpm_divide:Mod1|lpm_divide_92m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_use:divider                     ; alt_u_div_use         ; work         ;
;       |rand64:my_rand64|                     ; 0 (0)               ; 0 (0)                     ; 7168              ; 0          ; 0    ; 0            ; |exp12|GamePlaying:my_GamePlaying|rand64:my_rand64                                                                                                    ; rand64                ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 7168              ; 0          ; 0    ; 0            ; |exp12|GamePlaying:my_GamePlaying|rand64:my_rand64|altsyncram:altsyncram_component                                                                    ; altsyncram            ; work         ;
;             |altsyncram_lqf1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 7168              ; 0          ; 0    ; 0            ; |exp12|GamePlaying:my_GamePlaying|rand64:my_rand64|altsyncram:altsyncram_component|altsyncram_lqf1:auto_generated                                     ; altsyncram_lqf1       ; work         ;
;       |rand8Bits:my_rand8Bits|               ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |exp12|GamePlaying:my_GamePlaying|rand8Bits:my_rand8Bits                                                                                              ; rand8Bits             ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |exp12|GamePlaying:my_GamePlaying|rand8Bits:my_rand8Bits|altsyncram:altsyncram_component                                                              ; altsyncram            ; work         ;
;             |altsyncram_6pf1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |exp12|GamePlaying:my_GamePlaying|rand8Bits:my_rand8Bits|altsyncram:altsyncram_component|altsyncram_6pf1:auto_generated                               ; altsyncram_6pf1       ; work         ;
;       |randASCII:my_randASCII|               ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |exp12|GamePlaying:my_GamePlaying|randASCII:my_randASCII                                                                                              ; randASCII             ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |exp12|GamePlaying:my_GamePlaying|randASCII:my_randASCII|altsyncram:altsyncram_component                                                              ; altsyncram            ; work         ;
;             |altsyncram_l4g1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |exp12|GamePlaying:my_GamePlaying|randASCII:my_randASCII|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated                               ; altsyncram_l4g1       ; work         ;
;       |speed_cnt:clk_speed|                  ; 572 (76)            ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |exp12|GamePlaying:my_GamePlaying|speed_cnt:clk_speed                                                                                                 ; speed_cnt             ; work         ;
;          |lpm_divide:Div0|                   ; 496 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp12|GamePlaying:my_GamePlaying|speed_cnt:clk_speed|lpm_divide:Div0                                                                                 ; lpm_divide            ; work         ;
;             |lpm_divide_1dm:auto_generated|  ; 496 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp12|GamePlaying:my_GamePlaying|speed_cnt:clk_speed|lpm_divide:Div0|lpm_divide_1dm:auto_generated                                                   ; lpm_divide_1dm        ; work         ;
;                |sign_div_unsign_7nh:divider| ; 496 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp12|GamePlaying:my_GamePlaying|speed_cnt:clk_speed|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_7nh:divider                       ; sign_div_unsign_7nh   ; work         ;
;                   |alt_u_div_k2f:divider|    ; 496 (496)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp12|GamePlaying:my_GamePlaying|speed_cnt:clk_speed|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_k2f:divider ; alt_u_div_k2f         ; work         ;
;    |I2C_Audio_Config:myconfig|               ; 44 (19)             ; 34 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |exp12|I2C_Audio_Config:myconfig                                                                                                                      ; I2C_Audio_Config      ; work         ;
;       |I2C_Controller:u0|                    ; 25 (25)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |exp12|I2C_Audio_Config:myconfig|I2C_Controller:u0                                                                                                    ; I2C_Controller        ; work         ;
;    |I2S_Audio:myaudio|                       ; 27 (27)             ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |exp12|I2S_Audio:myaudio                                                                                                                              ; I2S_Audio             ; work         ;
;    |Sin_Generator:sin_wave|                  ; 16 (16)             ; 16 (16)                   ; 16384             ; 0          ; 0    ; 0            ; |exp12|Sin_Generator:sin_wave                                                                                                                         ; Sin_Generator         ; work         ;
;       |altsyncram:sintable_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |exp12|Sin_Generator:sin_wave|altsyncram:sintable_rtl_0                                                                                               ; altsyncram            ; work         ;
;          |altsyncram_jta1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |exp12|Sin_Generator:sin_wave|altsyncram:sintable_rtl_0|altsyncram_jta1:auto_generated                                                                ; altsyncram_jta1       ; work         ;
;    |audio_time:u1|                           ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp12|audio_time:u1                                                                                                                                  ; audio_time            ; audio_time   ;
;       |audio_time_0002:audio_time_inst|      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp12|audio_time:u1|audio_time_0002:audio_time_inst                                                                                                  ; audio_time_0002       ; audio_time   ;
;          |altera_pll:altera_pll_i|           ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp12|audio_time:u1|audio_time_0002:audio_time_inst|altera_pll:altera_pll_i                                                                          ; altera_pll            ; work         ;
;    |clkgen:my_i2c_clk|                       ; 40 (40)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |exp12|clkgen:my_i2c_clk                                                                                                                              ; clkgen                ; work         ;
;    |clkgen:my_i2f_clk|                       ; 41 (41)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |exp12|clkgen:my_i2f_clk                                                                                                                              ; clkgen                ; work         ;
;    |get_ascii:asciis|                        ; 86 (20)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp12|get_ascii:asciis                                                                                                                               ; get_ascii             ; work         ;
;       |lpm_divide:Div0|                      ; 66 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp12|get_ascii:asciis|lpm_divide:Div0                                                                                                               ; lpm_divide            ; work         ;
;          |lpm_divide_ebm:auto_generated|     ; 66 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp12|get_ascii:asciis|lpm_divide:Div0|lpm_divide_ebm:auto_generated                                                                                 ; lpm_divide_ebm        ; work         ;
;             |sign_div_unsign_klh:divider|    ; 66 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp12|get_ascii:asciis|lpm_divide:Div0|lpm_divide_ebm:auto_generated|sign_div_unsign_klh:divider                                                     ; sign_div_unsign_klh   ; work         ;
;                |alt_u_div_eve:divider|       ; 66 (66)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp12|get_ascii:asciis|lpm_divide:Div0|lpm_divide_ebm:auto_generated|sign_div_unsign_klh:divider|alt_u_div_eve:divider                               ; alt_u_div_eve         ; work         ;
;    |get_panel:paenls|                        ; 182 (147)           ; 50 (48)                   ; 100800            ; 2          ; 0    ; 0            ; |exp12|get_panel:paenls                                                                                                                               ; get_panel             ; work         ;
;       |all_panels:A|                         ; 0 (0)               ; 2 (0)                     ; 100800            ; 0          ; 0    ; 0            ; |exp12|get_panel:paenls|all_panels:A                                                                                                                  ; all_panels            ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 2 (0)                     ; 100800            ; 0          ; 0    ; 0            ; |exp12|get_panel:paenls|all_panels:A|altsyncram:altsyncram_component                                                                                  ; altsyncram            ; work         ;
;             |altsyncram_kvf1:auto_generated| ; 0 (0)               ; 2 (2)                     ; 100800            ; 0          ; 0    ; 0            ; |exp12|get_panel:paenls|all_panels:A|altsyncram:altsyncram_component|altsyncram_kvf1:auto_generated                                                   ; altsyncram_kvf1       ; work         ;
;       |lpm_divide:Mod0|                      ; 35 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp12|get_panel:paenls|lpm_divide:Mod0                                                                                                               ; lpm_divide            ; work         ;
;          |lpm_divide_g3m:auto_generated|     ; 35 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp12|get_panel:paenls|lpm_divide:Mod0|lpm_divide_g3m:auto_generated                                                                                 ; lpm_divide_g3m        ; work         ;
;             |sign_div_unsign_jlh:divider|    ; 35 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp12|get_panel:paenls|lpm_divide:Mod0|lpm_divide_g3m:auto_generated|sign_div_unsign_jlh:divider                                                     ; sign_div_unsign_jlh   ; work         ;
;                |alt_u_div_cve:divider|       ; 35 (35)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp12|get_panel:paenls|lpm_divide:Mod0|lpm_divide_g3m:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_cve:divider                               ; alt_u_div_cve         ; work         ;
;    |get_vga:comb_19|                         ; 930 (859)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp12|get_vga:comb_19                                                                                                                                ; get_vga               ; work         ;
;       |lpm_divide:Mod0|                      ; 71 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp12|get_vga:comb_19|lpm_divide:Mod0                                                                                                                ; lpm_divide            ; work         ;
;          |lpm_divide_h3m:auto_generated|     ; 71 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp12|get_vga:comb_19|lpm_divide:Mod0|lpm_divide_h3m:auto_generated                                                                                  ; lpm_divide_h3m        ; work         ;
;             |sign_div_unsign_klh:divider|    ; 71 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp12|get_vga:comb_19|lpm_divide:Mod0|lpm_divide_h3m:auto_generated|sign_div_unsign_klh:divider                                                      ; sign_div_unsign_klh   ; work         ;
;                |alt_u_div_eve:divider|       ; 71 (71)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp12|get_vga:comb_19|lpm_divide:Mod0|lpm_divide_h3m:auto_generated|sign_div_unsign_klh:divider|alt_u_div_eve:divider                                ; alt_u_div_eve         ; work         ;
;    |play_backgroumd_music:comb_49|           ; 27 (27)             ; 11 (11)                   ; 2000              ; 0          ; 0    ; 0            ; |exp12|play_backgroumd_music:comb_49                                                                                                                  ; play_backgroumd_music ; work         ;
;       |background_music:bgm_piano|           ; 0 (0)               ; 0 (0)                     ; 2000              ; 0          ; 0    ; 0            ; |exp12|play_backgroumd_music:comb_49|background_music:bgm_piano                                                                                       ; background_music      ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 2000              ; 0          ; 0    ; 0            ; |exp12|play_backgroumd_music:comb_49|background_music:bgm_piano|altsyncram:altsyncram_component                                                       ; altsyncram            ; work         ;
;             |altsyncram_pgg1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 2000              ; 0          ; 0    ; 0            ; |exp12|play_backgroumd_music:comb_49|background_music:bgm_piano|altsyncram:altsyncram_component|altsyncram_pgg1:auto_generated                        ; altsyncram_pgg1       ; work         ;
;    |ps2_keyboard:board|                      ; 30 (30)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |exp12|ps2_keyboard:board                                                                                                                             ; ps2_keyboard          ; work         ;
;    |vga_ctrl:comb_18|                        ; 76 (76)             ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |exp12|vga_ctrl:comb_18                                                                                                                               ; vga_ctrl              ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------+
; Name                                                                                                                               ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                  ;
+------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------+
; GamePlaying:my_GamePlaying|GameASCII:my_GameASCII1|altsyncram:altsyncram_component|altsyncram_7ot1:auto_generated|ALTSYNCRAM       ; AUTO ; Simple Dual Port ; 1550         ; 8            ; 1550         ; 8            ; 12400  ; None                 ;
; GamePlaying:my_GamePlaying|GameASCII:my_GameASCII2|altsyncram:altsyncram_component|altsyncram_7ot1:auto_generated|ALTSYNCRAM       ; AUTO ; Simple Dual Port ; 1550         ; 8            ; 1550         ; 8            ; 12400  ; None                 ;
; GamePlaying:my_GamePlaying|rand64:my_rand64|altsyncram:altsyncram_component|altsyncram_lqf1:auto_generated|ALTSYNCRAM              ; AUTO ; ROM              ; 1024         ; 8            ; --           ; --           ; 8192   ; random__64.hex       ;
; GamePlaying:my_GamePlaying|rand8Bits:my_rand8Bits|altsyncram:altsyncram_component|altsyncram_6pf1:auto_generated|ALTSYNCRAM        ; AUTO ; ROM              ; 1024         ; 8            ; --           ; --           ; 8192   ; random_8b.hex        ;
; GamePlaying:my_GamePlaying|randASCII:my_randASCII|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated|ALTSYNCRAM        ; AUTO ; ROM              ; 1024         ; 8            ; --           ; --           ; 8192   ; random_ascii.hex     ;
; Sin_Generator:sin_wave|altsyncram:sintable_rtl_0|altsyncram_jta1:auto_generated|ALTSYNCRAM                                         ; AUTO ; ROM              ; 1024         ; 16           ; --           ; --           ; 16384  ; sintable.mif         ;
; get_panel:paenls|all_panels:A|altsyncram:altsyncram_component|altsyncram_kvf1:auto_generated|ALTSYNCRAM                            ; AUTO ; ROM              ; 12600        ; 8            ; --           ; --           ; 100800 ; all_panels.mif       ;
; play_backgroumd_music:comb_49|background_music:bgm_piano|altsyncram:altsyncram_component|altsyncram_pgg1:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 125          ; 16           ; --           ; --           ; 2000   ; background_music.mif ;
+------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 9x9                 ; 2           ;
; Independent 18x18 plus 36       ; 2           ;
; Total number of DSP blocks      ; 4           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 4           ;
+---------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------+--------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                 ; IP Include File    ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------+--------------------+
; Altera ; ROM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |exp12|play_backgroumd_music:comb_49|background_music:bgm_piano ; background_music.v ;
; Altera ; RAM: 2-PORT  ; 17.1    ; N/A          ; N/A          ; |exp12|GamePlaying:my_GamePlaying|GameASCII:my_GameASCII1       ; GameASCII.v        ;
; Altera ; RAM: 2-PORT  ; 17.1    ; N/A          ; N/A          ; |exp12|GamePlaying:my_GamePlaying|GameASCII:my_GameASCII2       ; GameASCII.v        ;
; Altera ; ROM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |exp12|GamePlaying:my_GamePlaying|rand8Bits:my_rand8Bits        ; rand8Bits.v        ;
; Altera ; ROM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |exp12|GamePlaying:my_GamePlaying|rand64:my_rand64              ; rand64.v           ;
; Altera ; ROM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |exp12|GamePlaying:my_GamePlaying|randASCII:my_randASCII        ; randASCII.v        ;
; Altera ; ROM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |exp12|GameUI:my_GameUI|Game_UI_Info:my_GameUI_Info             ; Game_UI_Info.v     ;
; Altera ; ROM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |exp12|get_panel:paenls|all_panels:A                            ; all_panels.v       ;
; Altera ; altera_pll   ; 17.1    ; N/A          ; N/A          ; |exp12|audio_time:u1                                            ; audio_time.v       ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------+--------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------+
; State Machine - |exp12|I2C_Audio_Config:myconfig|mi2c_state                   ;
+---------------+---------------+---------------+---------------+---------------+
; Name          ; mi2c_state.11 ; mi2c_state.10 ; mi2c_state.01 ; mi2c_state.00 ;
+---------------+---------------+---------------+---------------+---------------+
; mi2c_state.00 ; 0             ; 0             ; 0             ; 0             ;
; mi2c_state.01 ; 0             ; 0             ; 1             ; 1             ;
; mi2c_state.10 ; 0             ; 1             ; 0             ; 1             ;
; mi2c_state.11 ; 1             ; 0             ; 0             ; 1             ;
+---------------+---------------+---------------+---------------+---------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------+
; State Machine - |exp12|GamePlaying:my_GamePlaying|Stage                                                      ;
+----------------------+----------------+----------------+----------------------+------------+-----------------+
; Name                 ; Stage.KEYCLEAN ; Stage.CREATNEW ; Stage.CREATNEW_CLEAN ; Stage.0000 ; Stage.RESETGAME ;
+----------------------+----------------+----------------+----------------------+------------+-----------------+
; Stage.0000           ; 0              ; 0              ; 0                    ; 0          ; 0               ;
; Stage.CREATNEW_CLEAN ; 0              ; 0              ; 1                    ; 1          ; 0               ;
; Stage.CREATNEW       ; 0              ; 1              ; 0                    ; 1          ; 0               ;
; Stage.KEYCLEAN       ; 1              ; 0              ; 0                    ; 1          ; 0               ;
; Stage.RESETGAME      ; 0              ; 0              ; 0                    ; 1          ; 1               ;
+----------------------+----------------+----------------+----------------------+------------+-----------------+


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+-----------------------------------------------------+---------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------+------------------------+
; get_panel:paenls|color[0]                           ; GND                 ; yes                    ;
; get_panel:paenls|color[1]                           ; GND                 ; yes                    ;
; get_panel:paenls|color[2]                           ; GND                 ; yes                    ;
; get_panel:paenls|color[3]                           ; GND                 ; yes                    ;
; get_panel:paenls|color[4]                           ; GND                 ; yes                    ;
; get_panel:paenls|color[5]                           ; GND                 ; yes                    ;
; get_panel:paenls|color[6]                           ; GND                 ; yes                    ;
; get_panel:paenls|color[7]                           ; GND                 ; yes                    ;
; get_panel:paenls|color[8]                           ; GND                 ; yes                    ;
; get_panel:paenls|color[9]                           ; GND                 ; yes                    ;
; get_panel:paenls|color[10]                          ; GND                 ; yes                    ;
; get_panel:paenls|color[11]                          ; GND                 ; yes                    ;
; get_panel:paenls|color[12]                          ; GND                 ; yes                    ;
; get_panel:paenls|color[13]                          ; GND                 ; yes                    ;
; get_panel:paenls|color[14]                          ; GND                 ; yes                    ;
; get_panel:paenls|color[15]                          ; GND                 ; yes                    ;
; get_panel:paenls|color[16]                          ; GND                 ; yes                    ;
; get_panel:paenls|color[17]                          ; GND                 ; yes                    ;
; get_panel:paenls|color[18]                          ; GND                 ; yes                    ;
; get_panel:paenls|color[19]                          ; GND                 ; yes                    ;
; get_panel:paenls|color[20]                          ; GND                 ; yes                    ;
; get_panel:paenls|color[21]                          ; GND                 ; yes                    ;
; get_panel:paenls|color[22]                          ; GND                 ; yes                    ;
; get_panel:paenls|color[23]                          ; GND                 ; yes                    ;
; Number of user-specified and inferred latches = 24  ;                     ;                        ;
+-----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                     ;
+-------------------------------------------------------+----------------------------------------------------------------+
; Register name                                         ; Reason for Removal                                             ;
+-------------------------------------------------------+----------------------------------------------------------------+
; I2C_Audio_Config:myconfig|mi2c_data[22,23]            ; Stuck at GND due to stuck port data_in                         ;
; I2C_Audio_Config:myconfig|mi2c_data[20,21]            ; Stuck at VCC due to stuck port data_in                         ;
; I2C_Audio_Config:myconfig|mi2c_data[19]               ; Stuck at GND due to stuck port data_in                         ;
; I2C_Audio_Config:myconfig|mi2c_data[18]               ; Stuck at VCC due to stuck port data_in                         ;
; I2C_Audio_Config:myconfig|mi2c_data[16,17]            ; Stuck at GND due to stuck port data_in                         ;
; I2C_Audio_Config:myconfig|I2C_Controller:u0|SD[22,23] ; Stuck at GND due to stuck port data_in                         ;
; I2C_Audio_Config:myconfig|I2C_Controller:u0|SD[20,21] ; Stuck at VCC due to stuck port data_in                         ;
; I2C_Audio_Config:myconfig|I2C_Controller:u0|SD[19]    ; Stuck at GND due to stuck port data_in                         ;
; I2C_Audio_Config:myconfig|I2C_Controller:u0|SD[18]    ; Stuck at VCC due to stuck port data_in                         ;
; I2C_Audio_Config:myconfig|I2C_Controller:u0|SD[16,17] ; Stuck at GND due to stuck port data_in                         ;
; get_panel:paenls|offset[0,1,9,10,14,15]               ; Stuck at GND due to stuck port data_in                         ;
; get_panel:paenls|offset[2]                            ; Merged with get_panel:paenls|offset[11]                        ;
; get_panel:paenls|offset[3]                            ; Merged with get_panel:paenls|offset[12]                        ;
; I2C_Audio_Config:myconfig|I2C_Controller:u0|SD[14,15] ; Merged with I2C_Audio_Config:myconfig|I2C_Controller:u0|SD[13] ;
; I2C_Audio_Config:myconfig|I2C_Controller:u0|SD[5..8]  ; Merged with I2C_Audio_Config:myconfig|I2C_Controller:u0|SD[3]  ;
; I2C_Audio_Config:myconfig|mi2c_data[14,15]            ; Merged with I2C_Audio_Config:myconfig|mi2c_data[13]            ;
; I2C_Audio_Config:myconfig|mi2c_data[5..8]             ; Merged with I2C_Audio_Config:myconfig|mi2c_data[3]             ;
; I2C_Audio_Config:myconfig|mi2c_data[3,13]             ; Stuck at GND due to stuck port data_in                         ;
; I2C_Audio_Config:myconfig|I2C_Controller:u0|SD[3,13]  ; Stuck at GND due to stuck port data_in                         ;
; GamePlaying:my_GamePlaying|keyASCII[7]                ; Stuck at GND due to stuck port data_in                         ;
; GamePlaying:my_GamePlaying|rand_count[4..6]           ; Stuck at GND due to stuck port data_in                         ;
; get_panel:paenls|count[2]                             ; Stuck at GND due to stuck port data_in                         ;
; GamePlaying:my_GamePlaying|rand_count[2,3]            ; Stuck at GND due to stuck port data_in                         ;
; I2C_Audio_Config:myconfig|mi2c_state~8                ; Lost fanout                                                    ;
; I2C_Audio_Config:myconfig|mi2c_state~9                ; Lost fanout                                                    ;
; GamePlaying:my_GamePlaying|Stage~5                    ; Lost fanout                                                    ;
; GamePlaying:my_GamePlaying|Stage~6                    ; Lost fanout                                                    ;
; GamePlaying:my_GamePlaying|Stage~8                    ; Lost fanout                                                    ;
; Total Number of Removed Registers = 52                ;                                                                ;
+-------------------------------------------------------+----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                               ;
+------------------------------------------+---------------------------+------------------------------------------------------------------------------------+
; Register name                            ; Reason for Removal        ; Registers Removed due to This Register                                             ;
+------------------------------------------+---------------------------+------------------------------------------------------------------------------------+
; GamePlaying:my_GamePlaying|rand_count[6] ; Stuck at GND              ; GamePlaying:my_GamePlaying|rand_count[3], GamePlaying:my_GamePlaying|rand_count[2] ;
;                                          ; due to stuck port data_in ;                                                                                    ;
; I2C_Audio_Config:myconfig|mi2c_data[23]  ; Stuck at GND              ; I2C_Audio_Config:myconfig|I2C_Controller:u0|SD[23]                                 ;
;                                          ; due to stuck port data_in ;                                                                                    ;
; I2C_Audio_Config:myconfig|mi2c_data[22]  ; Stuck at GND              ; I2C_Audio_Config:myconfig|I2C_Controller:u0|SD[22]                                 ;
;                                          ; due to stuck port data_in ;                                                                                    ;
; I2C_Audio_Config:myconfig|mi2c_data[21]  ; Stuck at VCC              ; I2C_Audio_Config:myconfig|I2C_Controller:u0|SD[21]                                 ;
;                                          ; due to stuck port data_in ;                                                                                    ;
; I2C_Audio_Config:myconfig|mi2c_data[20]  ; Stuck at VCC              ; I2C_Audio_Config:myconfig|I2C_Controller:u0|SD[20]                                 ;
;                                          ; due to stuck port data_in ;                                                                                    ;
; I2C_Audio_Config:myconfig|mi2c_data[19]  ; Stuck at GND              ; I2C_Audio_Config:myconfig|I2C_Controller:u0|SD[19]                                 ;
;                                          ; due to stuck port data_in ;                                                                                    ;
; I2C_Audio_Config:myconfig|mi2c_data[18]  ; Stuck at VCC              ; I2C_Audio_Config:myconfig|I2C_Controller:u0|SD[18]                                 ;
;                                          ; due to stuck port data_in ;                                                                                    ;
; I2C_Audio_Config:myconfig|mi2c_data[17]  ; Stuck at GND              ; I2C_Audio_Config:myconfig|I2C_Controller:u0|SD[17]                                 ;
;                                          ; due to stuck port data_in ;                                                                                    ;
; I2C_Audio_Config:myconfig|mi2c_data[16]  ; Stuck at GND              ; I2C_Audio_Config:myconfig|I2C_Controller:u0|SD[16]                                 ;
;                                          ; due to stuck port data_in ;                                                                                    ;
; I2C_Audio_Config:myconfig|mi2c_data[13]  ; Stuck at GND              ; I2C_Audio_Config:myconfig|I2C_Controller:u0|SD[13]                                 ;
;                                          ; due to stuck port data_in ;                                                                                    ;
; I2C_Audio_Config:myconfig|mi2c_data[3]   ; Stuck at GND              ; I2C_Audio_Config:myconfig|I2C_Controller:u0|SD[3]                                  ;
;                                          ; due to stuck port data_in ;                                                                                    ;
+------------------------------------------+---------------------------+------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 414   ;
; Number of registers using Synchronous Clear  ; 233   ;
; Number of registers using Synchronous Load   ; 41    ;
; Number of registers using Asynchronous Clear ; 62    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 141   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------+
; Inverted Register Statistics                                        ;
+-----------------------------------------------------------+---------+
; Inverted Register                                         ; Fan out ;
+-----------------------------------------------------------+---------+
; vga_ctrl:comb_18|x_cnt[0]                                 ; 5       ;
; I2C_Audio_Config:myconfig|I2C_Controller:u0|SCLK          ; 2       ;
; I2C_Audio_Config:myconfig|I2C_Controller:u0|SD_COUNTER[5] ; 14      ;
; I2C_Audio_Config:myconfig|I2C_Controller:u0|SD_COUNTER[4] ; 13      ;
; I2C_Audio_Config:myconfig|I2C_Controller:u0|SD_COUNTER[3] ; 15      ;
; I2C_Audio_Config:myconfig|I2C_Controller:u0|SD_COUNTER[2] ; 12      ;
; I2C_Audio_Config:myconfig|I2C_Controller:u0|SD_COUNTER[1] ; 11      ;
; I2C_Audio_Config:myconfig|I2C_Controller:u0|SD_COUNTER[0] ; 16      ;
; get_panel:paenls|out_ofg                                  ; 6       ;
; GamePlaying:my_GamePlaying|life[0]                        ; 6       ;
; GamePlaying:my_GamePlaying|life[3]                        ; 3       ;
; I2C_Audio_Config:myconfig|I2C_Controller:u0|END           ; 4       ;
; I2C_Audio_Config:myconfig|I2C_Controller:u0|SDO           ; 2       ;
; Total number of inverted registers = 13                   ;         ;
+-----------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                         ;
+---------------------------------------+---------------------------------------+------+
; Register Name                         ; Megafunction                          ; Type ;
+---------------------------------------+---------------------------------------+------+
; Sin_Generator:sin_wave|dataout[0..15] ; Sin_Generator:sin_wave|sintable_rtl_0 ; RAM  ;
+---------------------------------------+---------------------------------------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------+
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |exp12|vga_ctrl:comb_18|vga_r[5]                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |exp12|get_panel:paenls|offset[4]                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |exp12|GamePlaying:my_GamePlaying|clean_count[2]                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |exp12|clkgen:my_i2c_clk|clkcount[3]                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |exp12|GamePlaying:my_GamePlaying|speed_cnt:clk_speed|clkcount[13] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |exp12|clkgen:my_i2f_clk|clkcount[1]                               ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |exp12|vga_ctrl:comb_18|y_cnt[8]                                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |exp12|ps2_keyboard:board|count[2]                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |exp12|get_panel:paenls|offset[12]                                 ;
; 5:1                ; 10 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |exp12|GamePlaying:my_GamePlaying|score[1]                         ;
; 5:1                ; 10 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |exp12|GamePlaying:my_GamePlaying|rand_addr[0]                     ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |exp12|GamePlaying:my_GamePlaying|rand_count[3]                    ;
; 6:1                ; 10 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |exp12|GamePlaying:my_GamePlaying|clean_addr[8]                    ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |exp12|GamePlaying:my_GamePlaying|life[1]                          ;
; 8:1                ; 6 bits    ; 30 LEs        ; 12 LEs               ; 18 LEs                 ; Yes        ; |exp12|GamePlaying:my_GamePlaying|col_index[1]                     ;
; 8:1                ; 11 bits   ; 55 LEs        ; 44 LEs               ; 11 LEs                 ; Yes        ; |exp12|play_backgroumd_music:comb_49|addr[7]                       ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |exp12|get_panel:paenls|difficulty_select[2]                       ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |exp12|get_panel:paenls|difficulty_select[0]                       ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |exp12|GamePlaying:my_GamePlaying|newASCII[7]                      ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |exp12|I2C_Audio_Config:myconfig|I2C_Controller:u0|SD_COUNTER[0]   ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |exp12|GamePlaying:my_GamePlaying|life[3]                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |exp12|get_ascii:asciis|ascii[3]                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |exp12|get_vga:comb_19|vga_data[22]                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |exp12|get_vga:comb_19|vga_data[7]                                 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |exp12|get_panel:paenls|color[14]                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |exp12|get_vga:comb_19|v_font[2]                                   ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |exp12|I2C_Audio_Config:myconfig|Selector0                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |exp12|get_panel:paenls|ascii_out[0]                               ;
; 12:1               ; 3 bits    ; 24 LEs        ; 9 LEs                ; 15 LEs                 ; No         ; |exp12|GamePlaying:my_GamePlaying|Selector36                       ;
; 12:1               ; 2 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |exp12|GamePlaying:my_GamePlaying|Selector35                       ;
; 13:1               ; 2 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |exp12|get_panel:paenls|mode_select                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for get_panel:paenls|all_panels:A|altsyncram:altsyncram_component|altsyncram_kvf1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for GameUI:my_GameUI|Game_UI_Info:my_GameUI_Info|altsyncram:altsyncram_component|altsyncram_jff1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for GamePlaying:my_GamePlaying|GameASCII:my_GameASCII1|altsyncram:altsyncram_component|altsyncram_7ot1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for GamePlaying:my_GamePlaying|GameASCII:my_GameASCII2|altsyncram:altsyncram_component|altsyncram_7ot1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for GamePlaying:my_GamePlaying|randASCII:my_randASCII|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for GamePlaying:my_GamePlaying|rand8Bits:my_rand8Bits|altsyncram:altsyncram_component|altsyncram_6pf1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for GamePlaying:my_GamePlaying|rand64:my_rand64|altsyncram:altsyncram_component|altsyncram_lqf1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for play_backgroumd_music:comb_49|background_music:bgm_piano|altsyncram:altsyncram_component|altsyncram_pgg1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for Sin_Generator:sin_wave|altsyncram:sintable_rtl_0|altsyncram_jta1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------+
; Assignment                      ; Value              ; From ; To                                       ;
+---------------------------------+--------------------+------+------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                        ;
+---------------------------------+--------------------+------+------------------------------------------+


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_ctrl:comb_18 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; h_frontporch   ; 96    ; Signed Integer                       ;
; h_active       ; 144   ; Signed Integer                       ;
; h_backporch    ; 784   ; Signed Integer                       ;
; h_total        ; 800   ; Signed Integer                       ;
; v_frontporch   ; 2     ; Signed Integer                       ;
; v_active       ; 35    ; Signed Integer                       ;
; v_backporch    ; 515   ; Signed Integer                       ;
; v_total        ; 525   ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: get_vga:comb_19 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; maxline        ; 30    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: get_panel:paenls|all_panels:A|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                        ;
; WIDTH_A                            ; 8                    ; Signed Integer                                 ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                                 ;
; NUMWORDS_A                         ; 12600                ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; all_panels.mif       ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_kvf1      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GameUI:my_GameUI|Game_UI_Info:my_GameUI_Info|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                          ;
+------------------------------------+----------------------+---------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                       ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                       ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                ;
; NUMWORDS_A                         ; 600                  ; Signed Integer                                                ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; WIDTH_B                            ; 1                    ; Untyped                                                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                       ;
; INIT_FILE                          ; GameUI.hex           ; Untyped                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                       ;
; CBXI_PARAMETER                     ; altsyncram_jff1      ; Untyped                                                       ;
+------------------------------------+----------------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GamePlaying:my_GamePlaying ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; MAX_COL        ; 50    ; Signed Integer                                 ;
; MAX_ROW        ; 31    ; Signed Integer                                 ;
; LINEPIXEL      ; 496   ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GamePlaying:my_GamePlaying|GameASCII:my_GameASCII1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                             ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                      ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                                      ;
; NUMWORDS_A                         ; 1550                 ; Signed Integer                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                      ;
; WIDTHAD_B                          ; 11                   ; Signed Integer                                                      ;
; NUMWORDS_B                         ; 1550                 ; Signed Integer                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                             ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_7ot1      ; Untyped                                                             ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GamePlaying:my_GamePlaying|GameASCII:my_GameASCII2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                             ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                      ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                                      ;
; NUMWORDS_A                         ; 1550                 ; Signed Integer                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                      ;
; WIDTHAD_B                          ; 11                   ; Signed Integer                                                      ;
; NUMWORDS_B                         ; 1550                 ; Signed Integer                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                             ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_7ot1      ; Untyped                                                             ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GamePlaying:my_GamePlaying|randASCII:my_randASCII|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                               ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                            ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                            ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                     ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                     ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                     ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WIDTH_B                            ; 1                    ; Untyped                                                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; INIT_FILE                          ; random_ascii.hex     ; Untyped                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                            ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                            ;
; CBXI_PARAMETER                     ; altsyncram_l4g1      ; Untyped                                                            ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GamePlaying:my_GamePlaying|rand8Bits:my_rand8Bits|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                               ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                            ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                            ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                     ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                     ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                     ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WIDTH_B                            ; 1                    ; Untyped                                                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; INIT_FILE                          ; random_8b.hex        ; Untyped                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                            ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                            ;
; CBXI_PARAMETER                     ; altsyncram_6pf1      ; Untyped                                                            ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GamePlaying:my_GamePlaying|rand64:my_rand64|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                      ;
; WIDTH_A                            ; 8                    ; Signed Integer                                               ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                               ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; INIT_FILE                          ; random__64.hex       ; Untyped                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                      ;
; CBXI_PARAMETER                     ; altsyncram_lqf1      ; Untyped                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_time:u1|audio_time_0002:audio_time_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+----------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                               ;
+--------------------------------------+------------------------+----------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                             ;
; fractional_vco_multiplier            ; true                   ; String                                             ;
; pll_type                             ; General                ; String                                             ;
; pll_subtype                          ; General                ; String                                             ;
; number_of_clocks                     ; 1                      ; Signed Integer                                     ;
; operation_mode                       ; direct                 ; String                                             ;
; deserialization_factor               ; 4                      ; Signed Integer                                     ;
; data_rate                            ; 0                      ; Signed Integer                                     ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                     ;
; output_clock_frequency0              ; 18.432000 MHz          ; String                                             ;
; phase_shift0                         ; 0 ps                   ; String                                             ;
; duty_cycle0                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency1              ; 0 MHz                  ; String                                             ;
; phase_shift1                         ; 0 ps                   ; String                                             ;
; duty_cycle1                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency2              ; 0 MHz                  ; String                                             ;
; phase_shift2                         ; 0 ps                   ; String                                             ;
; duty_cycle2                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency3              ; 0 MHz                  ; String                                             ;
; phase_shift3                         ; 0 ps                   ; String                                             ;
; duty_cycle3                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency4              ; 0 MHz                  ; String                                             ;
; phase_shift4                         ; 0 ps                   ; String                                             ;
; duty_cycle4                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency5              ; 0 MHz                  ; String                                             ;
; phase_shift5                         ; 0 ps                   ; String                                             ;
; duty_cycle5                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency6              ; 0 MHz                  ; String                                             ;
; phase_shift6                         ; 0 ps                   ; String                                             ;
; duty_cycle6                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency7              ; 0 MHz                  ; String                                             ;
; phase_shift7                         ; 0 ps                   ; String                                             ;
; duty_cycle7                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency8              ; 0 MHz                  ; String                                             ;
; phase_shift8                         ; 0 ps                   ; String                                             ;
; duty_cycle8                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency9              ; 0 MHz                  ; String                                             ;
; phase_shift9                         ; 0 ps                   ; String                                             ;
; duty_cycle9                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency10             ; 0 MHz                  ; String                                             ;
; phase_shift10                        ; 0 ps                   ; String                                             ;
; duty_cycle10                         ; 50                     ; Signed Integer                                     ;
; output_clock_frequency11             ; 0 MHz                  ; String                                             ;
; phase_shift11                        ; 0 ps                   ; String                                             ;
; duty_cycle11                         ; 50                     ; Signed Integer                                     ;
; output_clock_frequency12             ; 0 MHz                  ; String                                             ;
; phase_shift12                        ; 0 ps                   ; String                                             ;
; duty_cycle12                         ; 50                     ; Signed Integer                                     ;
; output_clock_frequency13             ; 0 MHz                  ; String                                             ;
; phase_shift13                        ; 0 ps                   ; String                                             ;
; duty_cycle13                         ; 50                     ; Signed Integer                                     ;
; output_clock_frequency14             ; 0 MHz                  ; String                                             ;
; phase_shift14                        ; 0 ps                   ; String                                             ;
; duty_cycle14                         ; 50                     ; Signed Integer                                     ;
; output_clock_frequency15             ; 0 MHz                  ; String                                             ;
; phase_shift15                        ; 0 ps                   ; String                                             ;
; duty_cycle15                         ; 50                     ; Signed Integer                                     ;
; output_clock_frequency16             ; 0 MHz                  ; String                                             ;
; phase_shift16                        ; 0 ps                   ; String                                             ;
; duty_cycle16                         ; 50                     ; Signed Integer                                     ;
; output_clock_frequency17             ; 0 MHz                  ; String                                             ;
; phase_shift17                        ; 0 ps                   ; String                                             ;
; duty_cycle17                         ; 50                     ; Signed Integer                                     ;
; clock_name_0                         ;                        ; String                                             ;
; clock_name_1                         ;                        ; String                                             ;
; clock_name_2                         ;                        ; String                                             ;
; clock_name_3                         ;                        ; String                                             ;
; clock_name_4                         ;                        ; String                                             ;
; clock_name_5                         ;                        ; String                                             ;
; clock_name_6                         ;                        ; String                                             ;
; clock_name_7                         ;                        ; String                                             ;
; clock_name_8                         ;                        ; String                                             ;
; clock_name_global_0                  ; false                  ; String                                             ;
; clock_name_global_1                  ; false                  ; String                                             ;
; clock_name_global_2                  ; false                  ; String                                             ;
; clock_name_global_3                  ; false                  ; String                                             ;
; clock_name_global_4                  ; false                  ; String                                             ;
; clock_name_global_5                  ; false                  ; String                                             ;
; clock_name_global_6                  ; false                  ; String                                             ;
; clock_name_global_7                  ; false                  ; String                                             ;
; clock_name_global_8                  ; false                  ; String                                             ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                     ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                     ;
; m_cnt_bypass_en                      ; false                  ; String                                             ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                             ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                     ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                     ;
; n_cnt_bypass_en                      ; false                  ; String                                             ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                             ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en0                     ; false                  ; String                                             ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                             ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en1                     ; false                  ; String                                             ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                             ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en2                     ; false                  ; String                                             ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                             ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en3                     ; false                  ; String                                             ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                             ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en4                     ; false                  ; String                                             ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                             ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en5                     ; false                  ; String                                             ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                             ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en6                     ; false                  ; String                                             ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                             ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en7                     ; false                  ; String                                             ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                             ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en8                     ; false                  ; String                                             ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                             ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en9                     ; false                  ; String                                             ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                             ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en10                    ; false                  ; String                                             ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                             ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en11                    ; false                  ; String                                             ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                             ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en12                    ; false                  ; String                                             ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                             ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en13                    ; false                  ; String                                             ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                             ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en14                    ; false                  ; String                                             ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                             ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en15                    ; false                  ; String                                             ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                             ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en16                    ; false                  ; String                                             ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                             ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en17                    ; false                  ; String                                             ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                             ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                     ;
; pll_vco_div                          ; 1                      ; Signed Integer                                     ;
; pll_slf_rst                          ; false                  ; String                                             ;
; pll_bw_sel                           ; low                    ; String                                             ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                             ;
; pll_cp_current                       ; 0                      ; Signed Integer                                     ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                     ;
; pll_fractional_division              ; 1                      ; Signed Integer                                     ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                     ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                             ;
; mimic_fbclk_type                     ; gclk                   ; String                                             ;
; pll_fbclk_mux_1                      ; glb                    ; String                                             ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                             ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                             ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                     ;
; refclk1_frequency                    ; 0 MHz                  ; String                                             ;
; pll_clkin_0_src                      ; clk_0                  ; String                                             ;
; pll_clkin_1_src                      ; clk_0                  ; String                                             ;
; pll_clk_loss_sw_en                   ; false                  ; String                                             ;
; pll_auto_clk_sw_en                   ; false                  ; String                                             ;
; pll_manu_clk_sw_en                   ; false                  ; String                                             ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                     ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                             ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                             ;
+--------------------------------------+------------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clkgen:my_i2c_clk ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; clk_freq       ; 10000 ; Signed Integer                        ;
; countlimit     ; 2500  ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: I2C_Audio_Config:myconfig ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; total_cmd      ; 9     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clkgen:my_i2f_clk ;
+----------------+--------+--------------------------------------+
; Parameter Name ; Value  ; Type                                 ;
+----------------+--------+--------------------------------------+
; clk_freq       ; 40     ; Signed Integer                       ;
; countlimit     ; 625000 ; Signed Integer                       ;
+----------------+--------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: play_backgroumd_music:comb_49|background_music:bgm_piano|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                   ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                   ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                            ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                            ;
; NUMWORDS_A                         ; 125                  ; Signed Integer                                                            ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; INIT_FILE                          ; background_music.mif ; Untyped                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_pgg1      ; Untyped                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Sin_Generator:sin_wave|altsyncram:sintable_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------+
; Parameter Name                     ; Value                ; Type                                  ;
+------------------------------------+----------------------+---------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                               ;
; OPERATION_MODE                     ; ROM                  ; Untyped                               ;
; WIDTH_A                            ; 16                   ; Untyped                               ;
; WIDTHAD_A                          ; 10                   ; Untyped                               ;
; NUMWORDS_A                         ; 1024                 ; Untyped                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WIDTH_B                            ; 1                    ; Untyped                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; INIT_FILE                          ; sintable.mif         ; Untyped                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                               ;
; CBXI_PARAMETER                     ; altsyncram_jta1      ; Untyped                               ;
+------------------------------------+----------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: get_ascii:asciis|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                 ;
; LPM_WIDTHD             ; 4              ; Untyped                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_ebm ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: get_vga:comb_19|lpm_divide:Mod0 ;
+------------------------+----------------+----------------------------------------+
; Parameter Name         ; Value          ; Type                                   ;
+------------------------+----------------+----------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                ;
; LPM_WIDTHD             ; 4              ; Untyped                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                ;
; CBXI_PARAMETER         ; lpm_divide_h3m ; Untyped                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                         ;
+------------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: get_panel:paenls|lpm_divide:Mod0 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                 ;
; LPM_WIDTHD             ; 3              ; Untyped                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_g3m ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: GamePlaying:my_GamePlaying|lpm_divide:Mod1 ;
+------------------------+----------------+---------------------------------------------------+
; Parameter Name         ; Value          ; Type                                              ;
+------------------------+----------------+---------------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                           ;
; LPM_WIDTHD             ; 6              ; Untyped                                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_PIPELINE           ; 0              ; Untyped                                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                           ;
; CBXI_PARAMETER         ; lpm_divide_92m ; Untyped                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                    ;
+------------------------+----------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: GamePlaying:my_GamePlaying|lpm_divide:Mod0 ;
+------------------------+----------------+---------------------------------------------------+
; Parameter Name         ; Value          ; Type                                              ;
+------------------------+----------------+---------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                           ;
; LPM_WIDTHD             ; 9              ; Untyped                                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_PIPELINE           ; 0              ; Untyped                                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                           ;
; CBXI_PARAMETER         ; lpm_divide_m3m ; Untyped                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                    ;
+------------------------+----------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: GamePlaying:my_GamePlaying|speed_cnt:clk_speed|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                  ;
+------------------------+----------------+-----------------------------------------------------------------------+
; LPM_WIDTHN             ; 25             ; Untyped                                                               ;
; LPM_WIDTHD             ; 10             ; Untyped                                                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                               ;
; LPM_PIPELINE           ; 0              ; Untyped                                                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                               ;
; CBXI_PARAMETER         ; lpm_divide_1dm ; Untyped                                                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                        ;
+------------------------+----------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                     ;
+-------------------------------------------+------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                    ;
+-------------------------------------------+------------------------------------------------------------------------------------------+
; Number of entity instances                ; 9                                                                                        ;
; Entity Instance                           ; get_panel:paenls|all_panels:A|altsyncram:altsyncram_component                            ;
;     -- OPERATION_MODE                     ; ROM                                                                                      ;
;     -- WIDTH_A                            ; 8                                                                                        ;
;     -- NUMWORDS_A                         ; 12600                                                                                    ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                ;
; Entity Instance                           ; GameUI:my_GameUI|Game_UI_Info:my_GameUI_Info|altsyncram:altsyncram_component             ;
;     -- OPERATION_MODE                     ; ROM                                                                                      ;
;     -- WIDTH_A                            ; 8                                                                                        ;
;     -- NUMWORDS_A                         ; 600                                                                                      ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                ;
; Entity Instance                           ; GamePlaying:my_GamePlaying|GameASCII:my_GameASCII1|altsyncram:altsyncram_component       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                ;
;     -- WIDTH_A                            ; 8                                                                                        ;
;     -- NUMWORDS_A                         ; 1550                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                             ;
;     -- WIDTH_B                            ; 8                                                                                        ;
;     -- NUMWORDS_B                         ; 1550                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                   ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                 ;
; Entity Instance                           ; GamePlaying:my_GamePlaying|GameASCII:my_GameASCII2|altsyncram:altsyncram_component       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                ;
;     -- WIDTH_A                            ; 8                                                                                        ;
;     -- NUMWORDS_A                         ; 1550                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                             ;
;     -- WIDTH_B                            ; 8                                                                                        ;
;     -- NUMWORDS_B                         ; 1550                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                   ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                 ;
; Entity Instance                           ; GamePlaying:my_GamePlaying|randASCII:my_randASCII|altsyncram:altsyncram_component        ;
;     -- OPERATION_MODE                     ; ROM                                                                                      ;
;     -- WIDTH_A                            ; 8                                                                                        ;
;     -- NUMWORDS_A                         ; 1024                                                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                ;
; Entity Instance                           ; GamePlaying:my_GamePlaying|rand8Bits:my_rand8Bits|altsyncram:altsyncram_component        ;
;     -- OPERATION_MODE                     ; ROM                                                                                      ;
;     -- WIDTH_A                            ; 8                                                                                        ;
;     -- NUMWORDS_A                         ; 1024                                                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                ;
; Entity Instance                           ; GamePlaying:my_GamePlaying|rand64:my_rand64|altsyncram:altsyncram_component              ;
;     -- OPERATION_MODE                     ; ROM                                                                                      ;
;     -- WIDTH_A                            ; 8                                                                                        ;
;     -- NUMWORDS_A                         ; 1024                                                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                ;
; Entity Instance                           ; play_backgroumd_music:comb_49|background_music:bgm_piano|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                      ;
;     -- WIDTH_A                            ; 16                                                                                       ;
;     -- NUMWORDS_A                         ; 125                                                                                      ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                ;
; Entity Instance                           ; Sin_Generator:sin_wave|altsyncram:sintable_rtl_0                                         ;
;     -- OPERATION_MODE                     ; ROM                                                                                      ;
;     -- WIDTH_A                            ; 16                                                                                       ;
;     -- NUMWORDS_A                         ; 1024                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                             ;
;     -- WIDTH_B                            ; 1                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                ;
+-------------------------------------------+------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "play_backgroumd_music:comb_49|background_music:bgm_piano"                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (11 bits) is wider than the input port (7 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "clkgen:my_i2f_clk" ;
+-------+-------+----------+--------------------+
; Port  ; Type  ; Severity ; Details            ;
+-------+-------+----------+--------------------+
; clken ; Input ; Info     ; Stuck at VCC       ;
+-------+-------+----------+--------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "I2C_Audio_Config:myconfig|I2C_Controller:u0"                                                                                                 ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                      ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; ACK  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; W_R  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "I2C_Audio_Config:myconfig"                                                                                                                        ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                      ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; volume_adj ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "clkgen:my_i2c_clk" ;
+-------+-------+----------+--------------------+
; Port  ; Type  ; Severity ; Details            ;
+-------+-------+----------+--------------------+
; clken ; Input ; Info     ; Stuck at VCC       ;
+-------+-------+----------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_time:u1"                                                                                                                                                                        ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                            ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rst     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; rst[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; locked  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "GamePlaying:my_GamePlaying|rand64:my_rand64"                                                                         ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                              ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; q    ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (7 bits) it drives; bit(s) "q[7..7]" have no fanouts ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "GamePlaying:my_GamePlaying|rand8Bits:my_rand8Bits"                                                                      ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                              ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; q       ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (4 bits) it drives; bit(s) "q[7..4]" have no fanouts ;
; q[3..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "GamePlaying:my_GamePlaying|speed_cnt:clk_speed" ;
+----------------+-------+----------+----------------------------------------+
; Port           ; Type  ; Severity ; Details                                ;
+----------------+-------+----------+----------------------------------------+
; clk_freq[9..7] ; Input ; Info     ; Stuck at GND                           ;
+----------------+-------+----------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "GamePlaying:my_GamePlaying"                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; h_ascii   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (7 bits) it drives.  The 25 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; GameLevel ; Input ; Warning  ; Input port expression (5 bits) is wider than the input port (4 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts.   ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "GameUI:my_GameUI|Game_UI_Info:my_GameUI_Info"                                                                                                                                        ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (10 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "GameUI:my_GameUI"                                                                                                                                                                     ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                           ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; h_ascii  ; Input  ; Warning  ; Input port expression (10 bits) is wider than the input port (5 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; v_ascii  ; Input  ; Warning  ; Input port expression (10 bits) is wider than the input port (5 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; curASCII ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (1 bits) it drives; bit(s) "curASCII[7..1]" have no fanouts                                                       ;
; curASCII ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                               ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "get_panel:paenls|all_panels:A"                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (14 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "get_panel:paenls"                                                                                                                                                                               ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; difficulty_select ; Output ; Warning  ; Output or bidir port (4 bits) is smaller than the port expression (5 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND.              ;
; reset_n           ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; reset_n[-1]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; y_now[9..6]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 414                         ;
;     CLR               ; 33                          ;
;     CLR SCLR          ; 25                          ;
;     ENA               ; 92                          ;
;     ENA CLR           ; 4                           ;
;     ENA SCLR          ; 29                          ;
;     ENA SCLR SLD      ; 16                          ;
;     SCLR              ; 139                         ;
;     SCLR SLD          ; 24                          ;
;     SLD               ; 1                           ;
;     plain             ; 51                          ;
; arriav_io_obuf        ; 8                           ;
; arriav_lcell_comb     ; 2473                        ;
;     arith             ; 684                         ;
;         0 data inputs ; 59                          ;
;         1 data inputs ; 288                         ;
;         2 data inputs ; 117                         ;
;         3 data inputs ; 19                          ;
;         4 data inputs ; 141                         ;
;         5 data inputs ; 60                          ;
;     extend            ; 126                         ;
;         7 data inputs ; 126                         ;
;     normal            ; 1636                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 5                           ;
;         2 data inputs ; 266                         ;
;         3 data inputs ; 167                         ;
;         4 data inputs ; 242                         ;
;         5 data inputs ; 248                         ;
;         6 data inputs ; 707                         ;
;     shared            ; 27                          ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 18                          ;
;         3 data inputs ; 6                           ;
; arriav_mac            ; 4                           ;
; boundary_port         ; 111                         ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 81                          ;
;                       ;                             ;
; Max LUT depth         ; 60.40                       ;
; Average LUT depth     ; 21.13                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:14     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Wed Dec 23 17:39:07 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off exp12 -c exp12
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file gameplaying.v
    Info (12023): Found entity 1: GamePlaying File: C:/Users/44254/Desktop/digit_design_exp/exp12/GamePlaying.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file gameui.v
    Info (12023): Found entity 1: GameUI File: C:/Users/44254/Desktop/digit_design_exp/exp12/GameUI.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file exp12.v
    Info (12023): Found entity 1: exp12 File: C:/Users/44254/Desktop/digit_design_exp/exp12/exp12.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file get_vga.v
    Info (12023): Found entity 1: get_vga File: C:/Users/44254/Desktop/digit_design_exp/exp12/get_vga.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga_ctrl.v
    Info (12023): Found entity 1: vga_ctrl File: C:/Users/44254/Desktop/digit_design_exp/exp12/vga_ctrl.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file get_panel.v
    Info (12023): Found entity 1: get_panel File: C:/Users/44254/Desktop/digit_design_exp/exp12/get_panel.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file get_ascii.v
    Info (12023): Found entity 1: get_ascii File: C:/Users/44254/Desktop/digit_design_exp/exp12/get_ascii.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file all_panels.v
    Info (12023): Found entity 1: all_panels File: C:/Users/44254/Desktop/digit_design_exp/exp12/all_panels.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ps2_keyboard.v
    Info (12023): Found entity 1: ps2_keyboard File: C:/Users/44254/Desktop/digit_design_exp/exp12/ps2_keyboard.v Line: 1
Warning (10238): Verilog Module Declaration warning at I2C_Controller.v(14): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "I2C_Controller" File: C:/Users/44254/Desktop/digit_design_exp/exp12/I2C_Controller.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file i2c_controller.v
    Info (12023): Found entity 1: I2C_Controller File: C:/Users/44254/Desktop/digit_design_exp/exp12/I2C_Controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file i2s_audio.v
    Info (12023): Found entity 1: I2S_Audio File: C:/Users/44254/Desktop/digit_design_exp/exp12/I2S_Audio.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sin_generator.v
    Info (12023): Found entity 1: Sin_Generator File: C:/Users/44254/Desktop/digit_design_exp/exp12/Sin_Generator.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file i2c_audio_config.v
    Info (12023): Found entity 1: I2C_Audio_Config File: C:/Users/44254/Desktop/digit_design_exp/exp12/I2C_Audio_Config.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file clkgen.v
    Info (12023): Found entity 1: clkgen File: C:/Users/44254/Desktop/digit_design_exp/exp12/clkgen.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file audio_time.v
    Info (12023): Found entity 1: audio_time File: C:/Users/44254/Desktop/digit_design_exp/exp12/audio_time.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file audio_time/audio_time_0002.v
    Info (12023): Found entity 1: audio_time_0002 File: C:/Users/44254/Desktop/digit_design_exp/exp12/audio_time/audio_time_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file background_music.v
    Info (12023): Found entity 1: background_music File: C:/Users/44254/Desktop/digit_design_exp/exp12/background_music.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file play_background_music.v
    Info (12023): Found entity 1: play_backgroumd_music File: C:/Users/44254/Desktop/digit_design_exp/exp12/play_background_music.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file randascii.v
    Info (12023): Found entity 1: randASCII File: C:/Users/44254/Desktop/digit_design_exp/exp12/randASCII.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file rand64.v
    Info (12023): Found entity 1: rand64 File: C:/Users/44254/Desktop/digit_design_exp/exp12/rand64.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file rand8bits.v
    Info (12023): Found entity 1: rand8Bits File: C:/Users/44254/Desktop/digit_design_exp/exp12/rand8Bits.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file game_ui_info.v
    Info (12023): Found entity 1: Game_UI_Info File: C:/Users/44254/Desktop/digit_design_exp/exp12/Game_UI_Info.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file gameascii.v
    Info (12023): Found entity 1: GameASCII File: C:/Users/44254/Desktop/digit_design_exp/exp12/GameASCII.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file speed_cnt.v
    Info (12023): Found entity 1: speed_cnt File: C:/Users/44254/Desktop/digit_design_exp/exp12/speed_cnt.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at exp12.v(120): created implicit net for "gameUIASCII" File: C:/Users/44254/Desktop/digit_design_exp/exp12/exp12.v Line: 120
Warning (10236): Verilog HDL Implicit Net warning at vga_ctrl.v(19): created implicit net for "vga_clk" File: C:/Users/44254/Desktop/digit_design_exp/exp12/vga_ctrl.v Line: 19
Warning (10236): Verilog HDL Implicit Net warning at I2C_Audio_Config.v(48): created implicit net for "testbit" File: C:/Users/44254/Desktop/digit_design_exp/exp12/I2C_Audio_Config.v Line: 48
Critical Warning (10846): Verilog HDL Instantiation warning at exp12.v(108): instance has no name File: C:/Users/44254/Desktop/digit_design_exp/exp12/exp12.v Line: 108
Critical Warning (10846): Verilog HDL Instantiation warning at exp12.v(110): instance has no name File: C:/Users/44254/Desktop/digit_design_exp/exp12/exp12.v Line: 110
Critical Warning (10846): Verilog HDL Instantiation warning at exp12.v(144): instance has no name File: C:/Users/44254/Desktop/digit_design_exp/exp12/exp12.v Line: 144
Info (12127): Elaborating entity "exp12" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at exp12.v(101): truncated value with size 32 to match size of target (1) File: C:/Users/44254/Desktop/digit_design_exp/exp12/exp12.v Line: 101
Warning (10230): Verilog HDL assignment warning at exp12.v(104): truncated value with size 32 to match size of target (10) File: C:/Users/44254/Desktop/digit_design_exp/exp12/exp12.v Line: 104
Warning (10230): Verilog HDL assignment warning at exp12.v(105): truncated value with size 32 to match size of target (10) File: C:/Users/44254/Desktop/digit_design_exp/exp12/exp12.v Line: 105
Warning (10034): Output port "LEDR" at exp12.v(21) has no driver File: C:/Users/44254/Desktop/digit_design_exp/exp12/exp12.v Line: 21
Warning (10034): Output port "HEX0" at exp12.v(24) has no driver File: C:/Users/44254/Desktop/digit_design_exp/exp12/exp12.v Line: 24
Warning (10034): Output port "HEX1" at exp12.v(25) has no driver File: C:/Users/44254/Desktop/digit_design_exp/exp12/exp12.v Line: 25
Warning (10034): Output port "HEX2" at exp12.v(26) has no driver File: C:/Users/44254/Desktop/digit_design_exp/exp12/exp12.v Line: 26
Warning (10034): Output port "HEX3" at exp12.v(27) has no driver File: C:/Users/44254/Desktop/digit_design_exp/exp12/exp12.v Line: 27
Warning (10034): Output port "HEX4" at exp12.v(28) has no driver File: C:/Users/44254/Desktop/digit_design_exp/exp12/exp12.v Line: 28
Warning (10034): Output port "HEX5" at exp12.v(29) has no driver File: C:/Users/44254/Desktop/digit_design_exp/exp12/exp12.v Line: 29
Info (12128): Elaborating entity "vga_ctrl" for hierarchy "vga_ctrl:comb_18" File: C:/Users/44254/Desktop/digit_design_exp/exp12/exp12.v Line: 108
Warning (10036): Verilog HDL or VHDL warning at vga_ctrl.v(19): object "vga_clk" assigned a value but never read File: C:/Users/44254/Desktop/digit_design_exp/exp12/vga_ctrl.v Line: 19
Info (12128): Elaborating entity "get_vga" for hierarchy "get_vga:comb_19" File: C:/Users/44254/Desktop/digit_design_exp/exp12/exp12.v Line: 110
Warning (10230): Verilog HDL assignment warning at get_vga.v(9): truncated value with size 32 to match size of target (7) File: C:/Users/44254/Desktop/digit_design_exp/exp12/get_vga.v Line: 9
Warning (10230): Verilog HDL assignment warning at get_vga.v(10): truncated value with size 32 to match size of target (5) File: C:/Users/44254/Desktop/digit_design_exp/exp12/get_vga.v Line: 10
Warning (10230): Verilog HDL assignment warning at get_vga.v(12): truncated value with size 32 to match size of target (4) File: C:/Users/44254/Desktop/digit_design_exp/exp12/get_vga.v Line: 12
Warning (10230): Verilog HDL assignment warning at get_vga.v(13): truncated value with size 32 to match size of target (4) File: C:/Users/44254/Desktop/digit_design_exp/exp12/get_vga.v Line: 13
Warning (10030): Net "vga_font.data_a" at get_vga.v(14) has no driver or initial value, using a default initial value '0' File: C:/Users/44254/Desktop/digit_design_exp/exp12/get_vga.v Line: 14
Warning (10030): Net "vga_font.waddr_a" at get_vga.v(14) has no driver or initial value, using a default initial value '0' File: C:/Users/44254/Desktop/digit_design_exp/exp12/get_vga.v Line: 14
Warning (10030): Net "vga_font.we_a" at get_vga.v(14) has no driver or initial value, using a default initial value '0' File: C:/Users/44254/Desktop/digit_design_exp/exp12/get_vga.v Line: 14
Info (12128): Elaborating entity "ps2_keyboard" for hierarchy "ps2_keyboard:board" File: C:/Users/44254/Desktop/digit_design_exp/exp12/exp12.v Line: 112
Info (12128): Elaborating entity "get_ascii" for hierarchy "get_ascii:asciis" File: C:/Users/44254/Desktop/digit_design_exp/exp12/exp12.v Line: 114
Info (12128): Elaborating entity "get_panel" for hierarchy "get_panel:paenls" File: C:/Users/44254/Desktop/digit_design_exp/exp12/exp12.v Line: 117
Warning (10036): Verilog HDL or VHDL warning at get_panel.v(56): object "is_in2" assigned a value but never read File: C:/Users/44254/Desktop/digit_design_exp/exp12/get_panel.v Line: 56
Warning (10230): Verilog HDL assignment warning at get_panel.v(80): truncated value with size 32 to match size of target (16) File: C:/Users/44254/Desktop/digit_design_exp/exp12/get_panel.v Line: 80
Warning (10230): Verilog HDL assignment warning at get_panel.v(81): truncated value with size 32 to match size of target (16) File: C:/Users/44254/Desktop/digit_design_exp/exp12/get_panel.v Line: 81
Warning (10235): Verilog HDL Always Construct warning at get_panel.v(96): variable "mode_select" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/44254/Desktop/digit_design_exp/exp12/get_panel.v Line: 96
Warning (10235): Verilog HDL Always Construct warning at get_panel.v(100): variable "Username" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/44254/Desktop/digit_design_exp/exp12/get_panel.v Line: 100
Warning (10235): Verilog HDL Always Construct warning at get_panel.v(102): variable "Username" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/44254/Desktop/digit_design_exp/exp12/get_panel.v Line: 102
Warning (10235): Verilog HDL Always Construct warning at get_panel.v(104): variable "Username" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/44254/Desktop/digit_design_exp/exp12/get_panel.v Line: 104
Warning (10235): Verilog HDL Always Construct warning at get_panel.v(106): variable "panel_ascii" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/44254/Desktop/digit_design_exp/exp12/get_panel.v Line: 106
Warning (10235): Verilog HDL Always Construct warning at get_panel.v(110): variable "panel_ascii" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/44254/Desktop/digit_design_exp/exp12/get_panel.v Line: 110
Warning (10230): Verilog HDL assignment warning at get_panel.v(323): truncated value with size 32 to match size of target (3) File: C:/Users/44254/Desktop/digit_design_exp/exp12/get_panel.v Line: 323
Warning (10235): Verilog HDL Always Construct warning at get_panel.v(442): variable "y_now" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/44254/Desktop/digit_design_exp/exp12/get_panel.v Line: 442
Warning (10235): Verilog HDL Always Construct warning at get_panel.v(444): variable "y_now" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/44254/Desktop/digit_design_exp/exp12/get_panel.v Line: 444
Warning (10235): Verilog HDL Always Construct warning at get_panel.v(446): variable "y_now" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/44254/Desktop/digit_design_exp/exp12/get_panel.v Line: 446
Warning (10235): Verilog HDL Always Construct warning at get_panel.v(448): variable "y_now" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/44254/Desktop/digit_design_exp/exp12/get_panel.v Line: 448
Warning (10235): Verilog HDL Always Construct warning at get_panel.v(450): variable "y_now" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/44254/Desktop/digit_design_exp/exp12/get_panel.v Line: 450
Warning (10235): Verilog HDL Always Construct warning at get_panel.v(452): variable "y_now" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/44254/Desktop/digit_design_exp/exp12/get_panel.v Line: 452
Warning (10235): Verilog HDL Always Construct warning at get_panel.v(454): variable "y_now" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/44254/Desktop/digit_design_exp/exp12/get_panel.v Line: 454
Warning (10240): Verilog HDL Always Construct warning at get_panel.v(440): inferring latch(es) for variable "color", which holds its previous value in one or more paths through the always construct File: C:/Users/44254/Desktop/digit_design_exp/exp12/get_panel.v Line: 440
Info (10041): Inferred latch for "color[0]" at get_panel.v(444) File: C:/Users/44254/Desktop/digit_design_exp/exp12/get_panel.v Line: 444
Info (10041): Inferred latch for "color[1]" at get_panel.v(444) File: C:/Users/44254/Desktop/digit_design_exp/exp12/get_panel.v Line: 444
Info (10041): Inferred latch for "color[2]" at get_panel.v(444) File: C:/Users/44254/Desktop/digit_design_exp/exp12/get_panel.v Line: 444
Info (10041): Inferred latch for "color[3]" at get_panel.v(444) File: C:/Users/44254/Desktop/digit_design_exp/exp12/get_panel.v Line: 444
Info (10041): Inferred latch for "color[4]" at get_panel.v(444) File: C:/Users/44254/Desktop/digit_design_exp/exp12/get_panel.v Line: 444
Info (10041): Inferred latch for "color[5]" at get_panel.v(444) File: C:/Users/44254/Desktop/digit_design_exp/exp12/get_panel.v Line: 444
Info (10041): Inferred latch for "color[6]" at get_panel.v(444) File: C:/Users/44254/Desktop/digit_design_exp/exp12/get_panel.v Line: 444
Info (10041): Inferred latch for "color[7]" at get_panel.v(444) File: C:/Users/44254/Desktop/digit_design_exp/exp12/get_panel.v Line: 444
Info (10041): Inferred latch for "color[8]" at get_panel.v(444) File: C:/Users/44254/Desktop/digit_design_exp/exp12/get_panel.v Line: 444
Info (10041): Inferred latch for "color[9]" at get_panel.v(444) File: C:/Users/44254/Desktop/digit_design_exp/exp12/get_panel.v Line: 444
Info (10041): Inferred latch for "color[10]" at get_panel.v(444) File: C:/Users/44254/Desktop/digit_design_exp/exp12/get_panel.v Line: 444
Info (10041): Inferred latch for "color[11]" at get_panel.v(444) File: C:/Users/44254/Desktop/digit_design_exp/exp12/get_panel.v Line: 444
Info (10041): Inferred latch for "color[12]" at get_panel.v(444) File: C:/Users/44254/Desktop/digit_design_exp/exp12/get_panel.v Line: 444
Info (10041): Inferred latch for "color[13]" at get_panel.v(444) File: C:/Users/44254/Desktop/digit_design_exp/exp12/get_panel.v Line: 444
Info (10041): Inferred latch for "color[14]" at get_panel.v(444) File: C:/Users/44254/Desktop/digit_design_exp/exp12/get_panel.v Line: 444
Info (10041): Inferred latch for "color[15]" at get_panel.v(444) File: C:/Users/44254/Desktop/digit_design_exp/exp12/get_panel.v Line: 444
Info (10041): Inferred latch for "color[16]" at get_panel.v(444) File: C:/Users/44254/Desktop/digit_design_exp/exp12/get_panel.v Line: 444
Info (10041): Inferred latch for "color[17]" at get_panel.v(444) File: C:/Users/44254/Desktop/digit_design_exp/exp12/get_panel.v Line: 444
Info (10041): Inferred latch for "color[18]" at get_panel.v(444) File: C:/Users/44254/Desktop/digit_design_exp/exp12/get_panel.v Line: 444
Info (10041): Inferred latch for "color[19]" at get_panel.v(444) File: C:/Users/44254/Desktop/digit_design_exp/exp12/get_panel.v Line: 444
Info (10041): Inferred latch for "color[20]" at get_panel.v(444) File: C:/Users/44254/Desktop/digit_design_exp/exp12/get_panel.v Line: 444
Info (10041): Inferred latch for "color[21]" at get_panel.v(444) File: C:/Users/44254/Desktop/digit_design_exp/exp12/get_panel.v Line: 444
Info (10041): Inferred latch for "color[22]" at get_panel.v(444) File: C:/Users/44254/Desktop/digit_design_exp/exp12/get_panel.v Line: 444
Info (10041): Inferred latch for "color[23]" at get_panel.v(444) File: C:/Users/44254/Desktop/digit_design_exp/exp12/get_panel.v Line: 444
Info (12128): Elaborating entity "all_panels" for hierarchy "get_panel:paenls|all_panels:A" File: C:/Users/44254/Desktop/digit_design_exp/exp12/get_panel.v Line: 73
Info (12128): Elaborating entity "altsyncram" for hierarchy "get_panel:paenls|all_panels:A|altsyncram:altsyncram_component" File: C:/Users/44254/Desktop/digit_design_exp/exp12/all_panels.v Line: 81
Info (12130): Elaborated megafunction instantiation "get_panel:paenls|all_panels:A|altsyncram:altsyncram_component" File: C:/Users/44254/Desktop/digit_design_exp/exp12/all_panels.v Line: 81
Info (12133): Instantiated megafunction "get_panel:paenls|all_panels:A|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/44254/Desktop/digit_design_exp/exp12/all_panels.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "all_panels.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "12600"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kvf1.tdf
    Info (12023): Found entity 1: altsyncram_kvf1 File: C:/Users/44254/Desktop/digit_design_exp/exp12/db/altsyncram_kvf1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_kvf1" for hierarchy "get_panel:paenls|all_panels:A|altsyncram:altsyncram_component|altsyncram_kvf1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_u0a.tdf
    Info (12023): Found entity 1: decode_u0a File: C:/Users/44254/Desktop/digit_design_exp/exp12/db/decode_u0a.tdf Line: 22
Info (12128): Elaborating entity "decode_u0a" for hierarchy "get_panel:paenls|all_panels:A|altsyncram:altsyncram_component|altsyncram_kvf1:auto_generated|decode_u0a:rden_decode" File: C:/Users/44254/Desktop/digit_design_exp/exp12/db/altsyncram_kvf1.tdf Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_lfb.tdf
    Info (12023): Found entity 1: mux_lfb File: C:/Users/44254/Desktop/digit_design_exp/exp12/db/mux_lfb.tdf Line: 22
Info (12128): Elaborating entity "mux_lfb" for hierarchy "get_panel:paenls|all_panels:A|altsyncram:altsyncram_component|altsyncram_kvf1:auto_generated|mux_lfb:mux2" File: C:/Users/44254/Desktop/digit_design_exp/exp12/db/altsyncram_kvf1.tdf Line: 41
Info (12128): Elaborating entity "GameUI" for hierarchy "GameUI:my_GameUI" File: C:/Users/44254/Desktop/digit_design_exp/exp12/exp12.v Line: 120
Warning (10230): Verilog HDL assignment warning at GameUI.v(31): truncated value with size 32 to match size of target (8) File: C:/Users/44254/Desktop/digit_design_exp/exp12/GameUI.v Line: 31
Warning (10230): Verilog HDL assignment warning at GameUI.v(32): truncated value with size 32 to match size of target (8) File: C:/Users/44254/Desktop/digit_design_exp/exp12/GameUI.v Line: 32
Warning (10230): Verilog HDL assignment warning at GameUI.v(33): truncated value with size 32 to match size of target (8) File: C:/Users/44254/Desktop/digit_design_exp/exp12/GameUI.v Line: 33
Warning (10230): Verilog HDL assignment warning at GameUI.v(39): truncated value with size 32 to match size of target (8) File: C:/Users/44254/Desktop/digit_design_exp/exp12/GameUI.v Line: 39
Warning (10230): Verilog HDL assignment warning at GameUI.v(40): truncated value with size 32 to match size of target (8) File: C:/Users/44254/Desktop/digit_design_exp/exp12/GameUI.v Line: 40
Warning (10230): Verilog HDL assignment warning at GameUI.v(41): truncated value with size 32 to match size of target (8) File: C:/Users/44254/Desktop/digit_design_exp/exp12/GameUI.v Line: 41
Warning (10230): Verilog HDL assignment warning at GameUI.v(47): truncated value with size 32 to match size of target (8) File: C:/Users/44254/Desktop/digit_design_exp/exp12/GameUI.v Line: 47
Warning (10230): Verilog HDL assignment warning at GameUI.v(48): truncated value with size 32 to match size of target (8) File: C:/Users/44254/Desktop/digit_design_exp/exp12/GameUI.v Line: 48
Warning (10230): Verilog HDL assignment warning at GameUI.v(49): truncated value with size 32 to match size of target (8) File: C:/Users/44254/Desktop/digit_design_exp/exp12/GameUI.v Line: 49
Info (12128): Elaborating entity "Game_UI_Info" for hierarchy "GameUI:my_GameUI|Game_UI_Info:my_GameUI_Info" File: C:/Users/44254/Desktop/digit_design_exp/exp12/GameUI.v Line: 21
Info (12128): Elaborating entity "altsyncram" for hierarchy "GameUI:my_GameUI|Game_UI_Info:my_GameUI_Info|altsyncram:altsyncram_component" File: C:/Users/44254/Desktop/digit_design_exp/exp12/Game_UI_Info.v Line: 81
Info (12130): Elaborated megafunction instantiation "GameUI:my_GameUI|Game_UI_Info:my_GameUI_Info|altsyncram:altsyncram_component" File: C:/Users/44254/Desktop/digit_design_exp/exp12/Game_UI_Info.v Line: 81
Info (12133): Instantiated megafunction "GameUI:my_GameUI|Game_UI_Info:my_GameUI_Info|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/44254/Desktop/digit_design_exp/exp12/Game_UI_Info.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "GameUI.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "600"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jff1.tdf
    Info (12023): Found entity 1: altsyncram_jff1 File: C:/Users/44254/Desktop/digit_design_exp/exp12/db/altsyncram_jff1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_jff1" for hierarchy "GameUI:my_GameUI|Game_UI_Info:my_GameUI_Info|altsyncram:altsyncram_component|altsyncram_jff1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "GamePlaying" for hierarchy "GamePlaying:my_GamePlaying" File: C:/Users/44254/Desktop/digit_design_exp/exp12/exp12.v Line: 124
Warning (10230): Verilog HDL assignment warning at GamePlaying.v(64): truncated value with size 32 to match size of target (4) File: C:/Users/44254/Desktop/digit_design_exp/exp12/GamePlaying.v Line: 64
Warning (10230): Verilog HDL assignment warning at GamePlaying.v(74): truncated value with size 32 to match size of target (10) File: C:/Users/44254/Desktop/digit_design_exp/exp12/GamePlaying.v Line: 74
Warning (10230): Verilog HDL assignment warning at GamePlaying.v(76): truncated value with size 32 to match size of target (5) File: C:/Users/44254/Desktop/digit_design_exp/exp12/GamePlaying.v Line: 76
Warning (10230): Verilog HDL assignment warning at GamePlaying.v(77): truncated value with size 32 to match size of target (11) File: C:/Users/44254/Desktop/digit_design_exp/exp12/GamePlaying.v Line: 77
Warning (10230): Verilog HDL assignment warning at GamePlaying.v(78): truncated value with size 10 to match size of target (4) File: C:/Users/44254/Desktop/digit_design_exp/exp12/GamePlaying.v Line: 78
Warning (10230): Verilog HDL assignment warning at GamePlaying.v(82): truncated value with size 32 to match size of target (5) File: C:/Users/44254/Desktop/digit_design_exp/exp12/GamePlaying.v Line: 82
Warning (10230): Verilog HDL assignment warning at GamePlaying.v(144): truncated value with size 32 to match size of target (9) File: C:/Users/44254/Desktop/digit_design_exp/exp12/GamePlaying.v Line: 144
Warning (10230): Verilog HDL assignment warning at GamePlaying.v(176): truncated value with size 32 to match size of target (7) File: C:/Users/44254/Desktop/digit_design_exp/exp12/GamePlaying.v Line: 176
Warning (10230): Verilog HDL assignment warning at GamePlaying.v(179): truncated value with size 32 to match size of target (11) File: C:/Users/44254/Desktop/digit_design_exp/exp12/GamePlaying.v Line: 179
Warning (10230): Verilog HDL assignment warning at GamePlaying.v(267): truncated value with size 32 to match size of target (4) File: C:/Users/44254/Desktop/digit_design_exp/exp12/GamePlaying.v Line: 267
Warning (10230): Verilog HDL assignment warning at GamePlaying.v(279): truncated value with size 32 to match size of target (10) File: C:/Users/44254/Desktop/digit_design_exp/exp12/GamePlaying.v Line: 279
Warning (10230): Verilog HDL assignment warning at GamePlaying.v(283): truncated value with size 32 to match size of target (7) File: C:/Users/44254/Desktop/digit_design_exp/exp12/GamePlaying.v Line: 283
Warning (10230): Verilog HDL assignment warning at GamePlaying.v(289): truncated value with size 32 to match size of target (7) File: C:/Users/44254/Desktop/digit_design_exp/exp12/GamePlaying.v Line: 289
Warning (10230): Verilog HDL assignment warning at GamePlaying.v(299): truncated value with size 32 to match size of target (10) File: C:/Users/44254/Desktop/digit_design_exp/exp12/GamePlaying.v Line: 299
Warning (10230): Verilog HDL assignment warning at GamePlaying.v(310): truncated value with size 32 to match size of target (10) File: C:/Users/44254/Desktop/digit_design_exp/exp12/GamePlaying.v Line: 310
Warning (10230): Verilog HDL assignment warning at GamePlaying.v(315): truncated value with size 32 to match size of target (11) File: C:/Users/44254/Desktop/digit_design_exp/exp12/GamePlaying.v Line: 315
Warning (10230): Verilog HDL assignment warning at GamePlaying.v(323): truncated value with size 32 to match size of target (4) File: C:/Users/44254/Desktop/digit_design_exp/exp12/GamePlaying.v Line: 323
Warning (10230): Verilog HDL assignment warning at GamePlaying.v(334): truncated value with size 32 to match size of target (11) File: C:/Users/44254/Desktop/digit_design_exp/exp12/GamePlaying.v Line: 334
Info (12128): Elaborating entity "GameASCII" for hierarchy "GamePlaying:my_GamePlaying|GameASCII:my_GameASCII1" File: C:/Users/44254/Desktop/digit_design_exp/exp12/GamePlaying.v Line: 97
Info (12128): Elaborating entity "altsyncram" for hierarchy "GamePlaying:my_GamePlaying|GameASCII:my_GameASCII1|altsyncram:altsyncram_component" File: C:/Users/44254/Desktop/digit_design_exp/exp12/GameASCII.v Line: 88
Info (12130): Elaborated megafunction instantiation "GamePlaying:my_GamePlaying|GameASCII:my_GameASCII1|altsyncram:altsyncram_component" File: C:/Users/44254/Desktop/digit_design_exp/exp12/GameASCII.v Line: 88
Info (12133): Instantiated megafunction "GamePlaying:my_GamePlaying|GameASCII:my_GameASCII1|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/44254/Desktop/digit_design_exp/exp12/GameASCII.v Line: 88
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1550"
    Info (12134): Parameter "numwords_b" = "1550"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "11"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7ot1.tdf
    Info (12023): Found entity 1: altsyncram_7ot1 File: C:/Users/44254/Desktop/digit_design_exp/exp12/db/altsyncram_7ot1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_7ot1" for hierarchy "GamePlaying:my_GamePlaying|GameASCII:my_GameASCII1|altsyncram:altsyncram_component|altsyncram_7ot1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "speed_cnt" for hierarchy "GamePlaying:my_GamePlaying|speed_cnt:clk_speed" File: C:/Users/44254/Desktop/digit_design_exp/exp12/GamePlaying.v Line: 138
Info (12128): Elaborating entity "randASCII" for hierarchy "GamePlaying:my_GamePlaying|randASCII:my_randASCII" File: C:/Users/44254/Desktop/digit_design_exp/exp12/GamePlaying.v Line: 172
Info (12128): Elaborating entity "altsyncram" for hierarchy "GamePlaying:my_GamePlaying|randASCII:my_randASCII|altsyncram:altsyncram_component" File: C:/Users/44254/Desktop/digit_design_exp/exp12/randASCII.v Line: 81
Info (12130): Elaborated megafunction instantiation "GamePlaying:my_GamePlaying|randASCII:my_randASCII|altsyncram:altsyncram_component" File: C:/Users/44254/Desktop/digit_design_exp/exp12/randASCII.v Line: 81
Info (12133): Instantiated megafunction "GamePlaying:my_GamePlaying|randASCII:my_randASCII|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/44254/Desktop/digit_design_exp/exp12/randASCII.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "random_ascii.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_l4g1.tdf
    Info (12023): Found entity 1: altsyncram_l4g1 File: C:/Users/44254/Desktop/digit_design_exp/exp12/db/altsyncram_l4g1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_l4g1" for hierarchy "GamePlaying:my_GamePlaying|randASCII:my_randASCII|altsyncram:altsyncram_component|altsyncram_l4g1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "rand8Bits" for hierarchy "GamePlaying:my_GamePlaying|rand8Bits:my_rand8Bits" File: C:/Users/44254/Desktop/digit_design_exp/exp12/GamePlaying.v Line: 173
Info (12128): Elaborating entity "altsyncram" for hierarchy "GamePlaying:my_GamePlaying|rand8Bits:my_rand8Bits|altsyncram:altsyncram_component" File: C:/Users/44254/Desktop/digit_design_exp/exp12/rand8Bits.v Line: 81
Info (12130): Elaborated megafunction instantiation "GamePlaying:my_GamePlaying|rand8Bits:my_rand8Bits|altsyncram:altsyncram_component" File: C:/Users/44254/Desktop/digit_design_exp/exp12/rand8Bits.v Line: 81
Info (12133): Instantiated megafunction "GamePlaying:my_GamePlaying|rand8Bits:my_rand8Bits|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/44254/Desktop/digit_design_exp/exp12/rand8Bits.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "random_8b.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6pf1.tdf
    Info (12023): Found entity 1: altsyncram_6pf1 File: C:/Users/44254/Desktop/digit_design_exp/exp12/db/altsyncram_6pf1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_6pf1" for hierarchy "GamePlaying:my_GamePlaying|rand8Bits:my_rand8Bits|altsyncram:altsyncram_component|altsyncram_6pf1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "rand64" for hierarchy "GamePlaying:my_GamePlaying|rand64:my_rand64" File: C:/Users/44254/Desktop/digit_design_exp/exp12/GamePlaying.v Line: 175
Info (12128): Elaborating entity "altsyncram" for hierarchy "GamePlaying:my_GamePlaying|rand64:my_rand64|altsyncram:altsyncram_component" File: C:/Users/44254/Desktop/digit_design_exp/exp12/rand64.v Line: 81
Info (12130): Elaborated megafunction instantiation "GamePlaying:my_GamePlaying|rand64:my_rand64|altsyncram:altsyncram_component" File: C:/Users/44254/Desktop/digit_design_exp/exp12/rand64.v Line: 81
Info (12133): Instantiated megafunction "GamePlaying:my_GamePlaying|rand64:my_rand64|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/44254/Desktop/digit_design_exp/exp12/rand64.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "random__64.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lqf1.tdf
    Info (12023): Found entity 1: altsyncram_lqf1 File: C:/Users/44254/Desktop/digit_design_exp/exp12/db/altsyncram_lqf1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_lqf1" for hierarchy "GamePlaying:my_GamePlaying|rand64:my_rand64|altsyncram:altsyncram_component|altsyncram_lqf1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "audio_time" for hierarchy "audio_time:u1" File: C:/Users/44254/Desktop/digit_design_exp/exp12/exp12.v Line: 131
Info (12128): Elaborating entity "audio_time_0002" for hierarchy "audio_time:u1|audio_time_0002:audio_time_inst" File: C:/Users/44254/Desktop/digit_design_exp/exp12/audio_time.v Line: 20
Info (12128): Elaborating entity "altera_pll" for hierarchy "audio_time:u1|audio_time_0002:audio_time_inst|altera_pll:altera_pll_i" File: C:/Users/44254/Desktop/digit_design_exp/exp12/audio_time/audio_time_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "audio_time:u1|audio_time_0002:audio_time_inst|altera_pll:altera_pll_i" File: C:/Users/44254/Desktop/digit_design_exp/exp12/audio_time/audio_time_0002.v Line: 85
Info (12133): Instantiated megafunction "audio_time:u1|audio_time_0002:audio_time_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/44254/Desktop/digit_design_exp/exp12/audio_time/audio_time_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "true"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "18.432000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "clkgen" for hierarchy "clkgen:my_i2c_clk" File: C:/Users/44254/Desktop/digit_design_exp/exp12/exp12.v Line: 135
Info (12128): Elaborating entity "I2C_Audio_Config" for hierarchy "I2C_Audio_Config:myconfig" File: C:/Users/44254/Desktop/digit_design_exp/exp12/exp12.v Line: 138
Warning (10036): Verilog HDL or VHDL warning at I2C_Audio_Config.v(48): object "testbit" assigned a value but never read File: C:/Users/44254/Desktop/digit_design_exp/exp12/I2C_Audio_Config.v Line: 48
Warning (10230): Verilog HDL assignment warning at I2C_Audio_Config.v(48): truncated value with size 3 to match size of target (1) File: C:/Users/44254/Desktop/digit_design_exp/exp12/I2C_Audio_Config.v Line: 48
Warning (10030): Net "audio_reg[15..9]" at I2C_Audio_Config.v(25) has no driver or initial value, using a default initial value '0' File: C:/Users/44254/Desktop/digit_design_exp/exp12/I2C_Audio_Config.v Line: 25
Warning (10030): Net "audio_cmd[15..9]" at I2C_Audio_Config.v(26) has no driver or initial value, using a default initial value '0' File: C:/Users/44254/Desktop/digit_design_exp/exp12/I2C_Audio_Config.v Line: 26
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "I2C_Audio_Config:myconfig|I2C_Controller:u0" File: C:/Users/44254/Desktop/digit_design_exp/exp12/I2C_Audio_Config.v Line: 58
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(37): truncated value with size 32 to match size of target (1) File: C:/Users/44254/Desktop/digit_design_exp/exp12/I2C_Controller.v Line: 37
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(36): truncated value with size 32 to match size of target (1) File: C:/Users/44254/Desktop/digit_design_exp/exp12/I2C_Controller.v Line: 36
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(48): truncated value with size 32 to match size of target (6) File: C:/Users/44254/Desktop/digit_design_exp/exp12/I2C_Controller.v Line: 48
Info (12128): Elaborating entity "I2S_Audio" for hierarchy "I2S_Audio:myaudio" File: C:/Users/44254/Desktop/digit_design_exp/exp12/exp12.v Line: 140
Info (12128): Elaborating entity "clkgen" for hierarchy "clkgen:my_i2f_clk" File: C:/Users/44254/Desktop/digit_design_exp/exp12/exp12.v Line: 142
Info (12128): Elaborating entity "play_backgroumd_music" for hierarchy "play_backgroumd_music:comb_49" File: C:/Users/44254/Desktop/digit_design_exp/exp12/exp12.v Line: 144
Warning (10230): Verilog HDL assignment warning at play_background_music.v(26): truncated value with size 32 to match size of target (11) File: C:/Users/44254/Desktop/digit_design_exp/exp12/play_background_music.v Line: 26
Warning (10230): Verilog HDL assignment warning at play_background_music.v(34): truncated value with size 32 to match size of target (11) File: C:/Users/44254/Desktop/digit_design_exp/exp12/play_background_music.v Line: 34
Warning (10230): Verilog HDL assignment warning at play_background_music.v(42): truncated value with size 32 to match size of target (11) File: C:/Users/44254/Desktop/digit_design_exp/exp12/play_background_music.v Line: 42
Info (12128): Elaborating entity "background_music" for hierarchy "play_backgroumd_music:comb_49|background_music:bgm_piano" File: C:/Users/44254/Desktop/digit_design_exp/exp12/play_background_music.v Line: 48
Info (12128): Elaborating entity "altsyncram" for hierarchy "play_backgroumd_music:comb_49|background_music:bgm_piano|altsyncram:altsyncram_component" File: C:/Users/44254/Desktop/digit_design_exp/exp12/background_music.v Line: 81
Info (12130): Elaborated megafunction instantiation "play_backgroumd_music:comb_49|background_music:bgm_piano|altsyncram:altsyncram_component" File: C:/Users/44254/Desktop/digit_design_exp/exp12/background_music.v Line: 81
Info (12133): Instantiated megafunction "play_backgroumd_music:comb_49|background_music:bgm_piano|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/44254/Desktop/digit_design_exp/exp12/background_music.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "background_music.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "125"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pgg1.tdf
    Info (12023): Found entity 1: altsyncram_pgg1 File: C:/Users/44254/Desktop/digit_design_exp/exp12/db/altsyncram_pgg1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_pgg1" for hierarchy "play_backgroumd_music:comb_49|background_music:bgm_piano|altsyncram:altsyncram_component|altsyncram_pgg1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "Sin_Generator" for hierarchy "Sin_Generator:sin_wave" File: C:/Users/44254/Desktop/digit_design_exp/exp12/exp12.v Line: 146
Warning (10858): Verilog HDL warning at Sin_Generator.v(10): object sintable used but never assigned File: C:/Users/44254/Desktop/digit_design_exp/exp12/Sin_Generator.v Line: 10
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "difficulty[4]" is missing source, defaulting to GND File: C:/Users/44254/Desktop/digit_design_exp/exp12/exp12.v Line: 79
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "difficulty[4]" is missing source, defaulting to GND File: C:/Users/44254/Desktop/digit_design_exp/exp12/exp12.v Line: 79
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "difficulty[4]" is missing source, defaulting to GND File: C:/Users/44254/Desktop/digit_design_exp/exp12/exp12.v Line: 79
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "difficulty[4]" is missing source, defaulting to GND File: C:/Users/44254/Desktop/digit_design_exp/exp12/exp12.v Line: 79
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "difficulty[4]" is missing source, defaulting to GND File: C:/Users/44254/Desktop/digit_design_exp/exp12/exp12.v Line: 79
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "GamePlaying:my_GamePlaying|rand64:my_rand64|altsyncram:altsyncram_component|altsyncram_lqf1:auto_generated|q_a[7]" File: C:/Users/44254/Desktop/digit_design_exp/exp12/db/altsyncram_lqf1.tdf Line: 188
        Warning (14320): Synthesized away node "GamePlaying:my_GamePlaying|rand8Bits:my_rand8Bits|altsyncram:altsyncram_component|altsyncram_6pf1:auto_generated|q_a[2]" File: C:/Users/44254/Desktop/digit_design_exp/exp12/db/altsyncram_6pf1.tdf Line: 78
        Warning (14320): Synthesized away node "GamePlaying:my_GamePlaying|rand8Bits:my_rand8Bits|altsyncram:altsyncram_component|altsyncram_6pf1:auto_generated|q_a[3]" File: C:/Users/44254/Desktop/digit_design_exp/exp12/db/altsyncram_6pf1.tdf Line: 100
        Warning (14320): Synthesized away node "GamePlaying:my_GamePlaying|rand8Bits:my_rand8Bits|altsyncram:altsyncram_component|altsyncram_6pf1:auto_generated|q_a[4]" File: C:/Users/44254/Desktop/digit_design_exp/exp12/db/altsyncram_6pf1.tdf Line: 122
        Warning (14320): Synthesized away node "GamePlaying:my_GamePlaying|rand8Bits:my_rand8Bits|altsyncram:altsyncram_component|altsyncram_6pf1:auto_generated|q_a[5]" File: C:/Users/44254/Desktop/digit_design_exp/exp12/db/altsyncram_6pf1.tdf Line: 144
        Warning (14320): Synthesized away node "GamePlaying:my_GamePlaying|rand8Bits:my_rand8Bits|altsyncram:altsyncram_component|altsyncram_6pf1:auto_generated|q_a[6]" File: C:/Users/44254/Desktop/digit_design_exp/exp12/db/altsyncram_6pf1.tdf Line: 166
        Warning (14320): Synthesized away node "GamePlaying:my_GamePlaying|rand8Bits:my_rand8Bits|altsyncram:altsyncram_component|altsyncram_6pf1:auto_generated|q_a[7]" File: C:/Users/44254/Desktop/digit_design_exp/exp12/db/altsyncram_6pf1.tdf Line: 188
        Warning (14320): Synthesized away node "GameUI:my_GameUI|Game_UI_Info:my_GameUI_Info|altsyncram:altsyncram_component|altsyncram_jff1:auto_generated|q_a[0]" File: C:/Users/44254/Desktop/digit_design_exp/exp12/db/altsyncram_jff1.tdf Line: 34
        Warning (14320): Synthesized away node "GameUI:my_GameUI|Game_UI_Info:my_GameUI_Info|altsyncram:altsyncram_component|altsyncram_jff1:auto_generated|q_a[1]" File: C:/Users/44254/Desktop/digit_design_exp/exp12/db/altsyncram_jff1.tdf Line: 56
        Warning (14320): Synthesized away node "GameUI:my_GameUI|Game_UI_Info:my_GameUI_Info|altsyncram:altsyncram_component|altsyncram_jff1:auto_generated|q_a[2]" File: C:/Users/44254/Desktop/digit_design_exp/exp12/db/altsyncram_jff1.tdf Line: 78
        Warning (14320): Synthesized away node "GameUI:my_GameUI|Game_UI_Info:my_GameUI_Info|altsyncram:altsyncram_component|altsyncram_jff1:auto_generated|q_a[3]" File: C:/Users/44254/Desktop/digit_design_exp/exp12/db/altsyncram_jff1.tdf Line: 100
        Warning (14320): Synthesized away node "GameUI:my_GameUI|Game_UI_Info:my_GameUI_Info|altsyncram:altsyncram_component|altsyncram_jff1:auto_generated|q_a[4]" File: C:/Users/44254/Desktop/digit_design_exp/exp12/db/altsyncram_jff1.tdf Line: 122
        Warning (14320): Synthesized away node "GameUI:my_GameUI|Game_UI_Info:my_GameUI_Info|altsyncram:altsyncram_component|altsyncram_jff1:auto_generated|q_a[5]" File: C:/Users/44254/Desktop/digit_design_exp/exp12/db/altsyncram_jff1.tdf Line: 144
        Warning (14320): Synthesized away node "GameUI:my_GameUI|Game_UI_Info:my_GameUI_Info|altsyncram:altsyncram_component|altsyncram_jff1:auto_generated|q_a[6]" File: C:/Users/44254/Desktop/digit_design_exp/exp12/db/altsyncram_jff1.tdf Line: 166
        Warning (14320): Synthesized away node "GameUI:my_GameUI|Game_UI_Info:my_GameUI_Info|altsyncram:altsyncram_component|altsyncram_jff1:auto_generated|q_a[7]" File: C:/Users/44254/Desktop/digit_design_exp/exp12/db/altsyncram_jff1.tdf Line: 188
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "get_vga:comb_19|vga_font" is uninferred due to asynchronous read logic File: C:/Users/44254/Desktop/digit_design_exp/exp12/get_vga.v Line: 14
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Sin_Generator:sin_wave|sintable_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to sintable.mif
Info (278001): Inferred 6 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "get_ascii:asciis|Div0" File: C:/Users/44254/Desktop/digit_design_exp/exp12/get_ascii.v Line: 12
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "get_vga:comb_19|Mod0" File: C:/Users/44254/Desktop/digit_design_exp/exp12/get_vga.v Line: 12
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "get_panel:paenls|Mod0" File: C:/Users/44254/Desktop/digit_design_exp/exp12/get_panel.v Line: 442
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "GamePlaying:my_GamePlaying|Mod1" File: C:/Users/44254/Desktop/digit_design_exp/exp12/GamePlaying.v Line: 176
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "GamePlaying:my_GamePlaying|Mod0" File: C:/Users/44254/Desktop/digit_design_exp/exp12/GamePlaying.v Line: 76
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "GamePlaying:my_GamePlaying|speed_cnt:clk_speed|Div0" File: C:/Users/44254/Desktop/digit_design_exp/exp12/speed_cnt.v Line: 10
Info (12130): Elaborated megafunction instantiation "Sin_Generator:sin_wave|altsyncram:sintable_rtl_0"
Info (12133): Instantiated megafunction "Sin_Generator:sin_wave|altsyncram:sintable_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "sintable.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jta1.tdf
    Info (12023): Found entity 1: altsyncram_jta1 File: C:/Users/44254/Desktop/digit_design_exp/exp12/db/altsyncram_jta1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "get_ascii:asciis|lpm_divide:Div0" File: C:/Users/44254/Desktop/digit_design_exp/exp12/get_ascii.v Line: 12
Info (12133): Instantiated megafunction "get_ascii:asciis|lpm_divide:Div0" with the following parameter: File: C:/Users/44254/Desktop/digit_design_exp/exp12/get_ascii.v Line: 12
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ebm.tdf
    Info (12023): Found entity 1: lpm_divide_ebm File: C:/Users/44254/Desktop/digit_design_exp/exp12/db/lpm_divide_ebm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf
    Info (12023): Found entity 1: sign_div_unsign_klh File: C:/Users/44254/Desktop/digit_design_exp/exp12/db/sign_div_unsign_klh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_eve.tdf
    Info (12023): Found entity 1: alt_u_div_eve File: C:/Users/44254/Desktop/digit_design_exp/exp12/db/alt_u_div_eve.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "get_vga:comb_19|lpm_divide:Mod0" File: C:/Users/44254/Desktop/digit_design_exp/exp12/get_vga.v Line: 12
Info (12133): Instantiated megafunction "get_vga:comb_19|lpm_divide:Mod0" with the following parameter: File: C:/Users/44254/Desktop/digit_design_exp/exp12/get_vga.v Line: 12
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_h3m.tdf
    Info (12023): Found entity 1: lpm_divide_h3m File: C:/Users/44254/Desktop/digit_design_exp/exp12/db/lpm_divide_h3m.tdf Line: 24
Info (12130): Elaborated megafunction instantiation "get_panel:paenls|lpm_divide:Mod0" File: C:/Users/44254/Desktop/digit_design_exp/exp12/get_panel.v Line: 442
Info (12133): Instantiated megafunction "get_panel:paenls|lpm_divide:Mod0" with the following parameter: File: C:/Users/44254/Desktop/digit_design_exp/exp12/get_panel.v Line: 442
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "3"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_g3m.tdf
    Info (12023): Found entity 1: lpm_divide_g3m File: C:/Users/44254/Desktop/digit_design_exp/exp12/db/lpm_divide_g3m.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_jlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_jlh File: C:/Users/44254/Desktop/digit_design_exp/exp12/db/sign_div_unsign_jlh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_cve.tdf
    Info (12023): Found entity 1: alt_u_div_cve File: C:/Users/44254/Desktop/digit_design_exp/exp12/db/alt_u_div_cve.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "GamePlaying:my_GamePlaying|lpm_divide:Mod1" File: C:/Users/44254/Desktop/digit_design_exp/exp12/GamePlaying.v Line: 176
Info (12133): Instantiated megafunction "GamePlaying:my_GamePlaying|lpm_divide:Mod1" with the following parameter: File: C:/Users/44254/Desktop/digit_design_exp/exp12/GamePlaying.v Line: 176
    Info (12134): Parameter "LPM_WIDTHN" = "7"
    Info (12134): Parameter "LPM_WIDTHD" = "6"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_92m.tdf
    Info (12023): Found entity 1: lpm_divide_92m File: C:/Users/44254/Desktop/digit_design_exp/exp12/db/lpm_divide_92m.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ckh.tdf
    Info (12023): Found entity 1: sign_div_unsign_ckh File: C:/Users/44254/Desktop/digit_design_exp/exp12/db/sign_div_unsign_ckh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_use.tdf
    Info (12023): Found entity 1: alt_u_div_use File: C:/Users/44254/Desktop/digit_design_exp/exp12/db/alt_u_div_use.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "GamePlaying:my_GamePlaying|lpm_divide:Mod0" File: C:/Users/44254/Desktop/digit_design_exp/exp12/GamePlaying.v Line: 76
Info (12133): Instantiated megafunction "GamePlaying:my_GamePlaying|lpm_divide:Mod0" with the following parameter: File: C:/Users/44254/Desktop/digit_design_exp/exp12/GamePlaying.v Line: 76
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "9"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_m3m.tdf
    Info (12023): Found entity 1: lpm_divide_m3m File: C:/Users/44254/Desktop/digit_design_exp/exp12/db/lpm_divide_m3m.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf
    Info (12023): Found entity 1: sign_div_unsign_plh File: C:/Users/44254/Desktop/digit_design_exp/exp12/db/sign_div_unsign_plh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ove.tdf
    Info (12023): Found entity 1: alt_u_div_ove File: C:/Users/44254/Desktop/digit_design_exp/exp12/db/alt_u_div_ove.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "GamePlaying:my_GamePlaying|speed_cnt:clk_speed|lpm_divide:Div0" File: C:/Users/44254/Desktop/digit_design_exp/exp12/speed_cnt.v Line: 10
Info (12133): Instantiated megafunction "GamePlaying:my_GamePlaying|speed_cnt:clk_speed|lpm_divide:Div0" with the following parameter: File: C:/Users/44254/Desktop/digit_design_exp/exp12/speed_cnt.v Line: 10
    Info (12134): Parameter "LPM_WIDTHN" = "25"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_1dm.tdf
    Info (12023): Found entity 1: lpm_divide_1dm File: C:/Users/44254/Desktop/digit_design_exp/exp12/db/lpm_divide_1dm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_7nh File: C:/Users/44254/Desktop/digit_design_exp/exp12/db/sign_div_unsign_7nh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_k2f.tdf
    Info (12023): Found entity 1: alt_u_div_k2f File: C:/Users/44254/Desktop/digit_design_exp/exp12/db/alt_u_div_k2f.tdf Line: 22
Warning (12241): 11 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "AUD_BCLK" and its non-tri-state driver. File: C:/Users/44254/Desktop/digit_design_exp/exp12/exp12.v Line: 44
    Warning (13035): Inserted always-enabled tri-state buffer between "AUD_DACLRCK" and its non-tri-state driver. File: C:/Users/44254/Desktop/digit_design_exp/exp12/exp12.v Line: 46
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "PS2_CLK" has no driver File: C:/Users/44254/Desktop/digit_design_exp/exp12/exp12.v Line: 50
    Warning (13040): bidirectional pin "PS2_DAT" has no driver File: C:/Users/44254/Desktop/digit_design_exp/exp12/exp12.v Line: 52
    Warning (13040): bidirectional pin "AUD_ADCLRCK" has no driver File: C:/Users/44254/Desktop/digit_design_exp/exp12/exp12.v Line: 43
    Warning (13040): bidirectional pin "PS2_CLK2" has no driver File: C:/Users/44254/Desktop/digit_design_exp/exp12/exp12.v Line: 51
    Warning (13040): bidirectional pin "PS2_DAT2" has no driver File: C:/Users/44254/Desktop/digit_design_exp/exp12/exp12.v Line: 53
Info (13060): One or more bidirectional pins are fed by always enabled tri-state buffers
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "AUD_DACLRCK" is moved to its source File: C:/Users/44254/Desktop/digit_design_exp/exp12/exp12.v Line: 46
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "AUD_BCLK~synth" File: C:/Users/44254/Desktop/digit_design_exp/exp12/exp12.v Line: 44
    Warning (13010): Node "AUD_DACLRCK~synth" File: C:/Users/44254/Desktop/digit_design_exp/exp12/exp12.v Line: 46
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: C:/Users/44254/Desktop/digit_design_exp/exp12/exp12.v Line: 21
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: C:/Users/44254/Desktop/digit_design_exp/exp12/exp12.v Line: 21
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: C:/Users/44254/Desktop/digit_design_exp/exp12/exp12.v Line: 21
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/Users/44254/Desktop/digit_design_exp/exp12/exp12.v Line: 21
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Users/44254/Desktop/digit_design_exp/exp12/exp12.v Line: 21
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Users/44254/Desktop/digit_design_exp/exp12/exp12.v Line: 21
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Users/44254/Desktop/digit_design_exp/exp12/exp12.v Line: 21
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Users/44254/Desktop/digit_design_exp/exp12/exp12.v Line: 21
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/44254/Desktop/digit_design_exp/exp12/exp12.v Line: 21
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/Users/44254/Desktop/digit_design_exp/exp12/exp12.v Line: 21
    Warning (13410): Pin "HEX0[0]" is stuck at GND File: C:/Users/44254/Desktop/digit_design_exp/exp12/exp12.v Line: 24
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: C:/Users/44254/Desktop/digit_design_exp/exp12/exp12.v Line: 24
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: C:/Users/44254/Desktop/digit_design_exp/exp12/exp12.v Line: 24
    Warning (13410): Pin "HEX0[3]" is stuck at GND File: C:/Users/44254/Desktop/digit_design_exp/exp12/exp12.v Line: 24
    Warning (13410): Pin "HEX0[4]" is stuck at GND File: C:/Users/44254/Desktop/digit_design_exp/exp12/exp12.v Line: 24
    Warning (13410): Pin "HEX0[5]" is stuck at GND File: C:/Users/44254/Desktop/digit_design_exp/exp12/exp12.v Line: 24
    Warning (13410): Pin "HEX0[6]" is stuck at GND File: C:/Users/44254/Desktop/digit_design_exp/exp12/exp12.v Line: 24
    Warning (13410): Pin "HEX1[0]" is stuck at GND File: C:/Users/44254/Desktop/digit_design_exp/exp12/exp12.v Line: 25
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: C:/Users/44254/Desktop/digit_design_exp/exp12/exp12.v Line: 25
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: C:/Users/44254/Desktop/digit_design_exp/exp12/exp12.v Line: 25
    Warning (13410): Pin "HEX1[3]" is stuck at GND File: C:/Users/44254/Desktop/digit_design_exp/exp12/exp12.v Line: 25
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: C:/Users/44254/Desktop/digit_design_exp/exp12/exp12.v Line: 25
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: C:/Users/44254/Desktop/digit_design_exp/exp12/exp12.v Line: 25
    Warning (13410): Pin "HEX1[6]" is stuck at GND File: C:/Users/44254/Desktop/digit_design_exp/exp12/exp12.v Line: 25
    Warning (13410): Pin "HEX2[0]" is stuck at GND File: C:/Users/44254/Desktop/digit_design_exp/exp12/exp12.v Line: 26
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: C:/Users/44254/Desktop/digit_design_exp/exp12/exp12.v Line: 26
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: C:/Users/44254/Desktop/digit_design_exp/exp12/exp12.v Line: 26
    Warning (13410): Pin "HEX2[3]" is stuck at GND File: C:/Users/44254/Desktop/digit_design_exp/exp12/exp12.v Line: 26
    Warning (13410): Pin "HEX2[4]" is stuck at GND File: C:/Users/44254/Desktop/digit_design_exp/exp12/exp12.v Line: 26
    Warning (13410): Pin "HEX2[5]" is stuck at GND File: C:/Users/44254/Desktop/digit_design_exp/exp12/exp12.v Line: 26
    Warning (13410): Pin "HEX2[6]" is stuck at GND File: C:/Users/44254/Desktop/digit_design_exp/exp12/exp12.v Line: 26
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: C:/Users/44254/Desktop/digit_design_exp/exp12/exp12.v Line: 27
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: C:/Users/44254/Desktop/digit_design_exp/exp12/exp12.v Line: 27
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: C:/Users/44254/Desktop/digit_design_exp/exp12/exp12.v Line: 27
    Warning (13410): Pin "HEX3[3]" is stuck at GND File: C:/Users/44254/Desktop/digit_design_exp/exp12/exp12.v Line: 27
    Warning (13410): Pin "HEX3[4]" is stuck at GND File: C:/Users/44254/Desktop/digit_design_exp/exp12/exp12.v Line: 27
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: C:/Users/44254/Desktop/digit_design_exp/exp12/exp12.v Line: 27
    Warning (13410): Pin "HEX3[6]" is stuck at GND File: C:/Users/44254/Desktop/digit_design_exp/exp12/exp12.v Line: 27
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: C:/Users/44254/Desktop/digit_design_exp/exp12/exp12.v Line: 28
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: C:/Users/44254/Desktop/digit_design_exp/exp12/exp12.v Line: 28
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: C:/Users/44254/Desktop/digit_design_exp/exp12/exp12.v Line: 28
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: C:/Users/44254/Desktop/digit_design_exp/exp12/exp12.v Line: 28
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: C:/Users/44254/Desktop/digit_design_exp/exp12/exp12.v Line: 28
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: C:/Users/44254/Desktop/digit_design_exp/exp12/exp12.v Line: 28
    Warning (13410): Pin "HEX4[6]" is stuck at GND File: C:/Users/44254/Desktop/digit_design_exp/exp12/exp12.v Line: 28
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: C:/Users/44254/Desktop/digit_design_exp/exp12/exp12.v Line: 29
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: C:/Users/44254/Desktop/digit_design_exp/exp12/exp12.v Line: 29
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: C:/Users/44254/Desktop/digit_design_exp/exp12/exp12.v Line: 29
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: C:/Users/44254/Desktop/digit_design_exp/exp12/exp12.v Line: 29
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: C:/Users/44254/Desktop/digit_design_exp/exp12/exp12.v Line: 29
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: C:/Users/44254/Desktop/digit_design_exp/exp12/exp12.v Line: 29
    Warning (13410): Pin "HEX5[6]" is stuck at GND File: C:/Users/44254/Desktop/digit_design_exp/exp12/exp12.v Line: 29
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: C:/Users/44254/Desktop/digit_design_exp/exp12/exp12.v Line: 38
Info (286030): Timing-Driven Synthesis is running
Info (17049): 5 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance audio_time:u1|audio_time_0002:audio_time_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Info: Must be connected
Warning (21074): Design contains 14 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: C:/Users/44254/Desktop/digit_design_exp/exp12/exp12.v Line: 9
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: C:/Users/44254/Desktop/digit_design_exp/exp12/exp12.v Line: 10
    Warning (15610): No output dependent on input pin "CLOCK4_50" File: C:/Users/44254/Desktop/digit_design_exp/exp12/exp12.v Line: 11
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/44254/Desktop/digit_design_exp/exp12/exp12.v Line: 15
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/Users/44254/Desktop/digit_design_exp/exp12/exp12.v Line: 18
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/44254/Desktop/digit_design_exp/exp12/exp12.v Line: 18
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/44254/Desktop/digit_design_exp/exp12/exp12.v Line: 18
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/44254/Desktop/digit_design_exp/exp12/exp12.v Line: 18
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/44254/Desktop/digit_design_exp/exp12/exp12.v Line: 18
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/44254/Desktop/digit_design_exp/exp12/exp12.v Line: 18
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/44254/Desktop/digit_design_exp/exp12/exp12.v Line: 18
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/44254/Desktop/digit_design_exp/exp12/exp12.v Line: 18
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/44254/Desktop/digit_design_exp/exp12/exp12.v Line: 18
    Warning (15610): No output dependent on input pin "AUD_ADCDAT" File: C:/Users/44254/Desktop/digit_design_exp/exp12/exp12.v Line: 42
Info (21057): Implemented 2892 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 19 input pins
    Info (21059): Implemented 84 output pins
    Info (21060): Implemented 8 bidirectional pins
    Info (21061): Implemented 2695 logic cells
    Info (21064): Implemented 81 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 4 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 192 warnings
    Info: Peak virtual memory: 4883 megabytes
    Info: Processing ended: Wed Dec 23 17:39:33 2020
    Info: Elapsed time: 00:00:26
    Info: Total CPU time (on all processors): 00:00:39


