Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Dec 12 19:56:25 2022
| Host         : CB172-44 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z010-clg225
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     12.032        0.000                      0                 3415        0.019        0.000                      0                 3415        9.020        0.000                       0                  1469  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         12.032        0.000                      0                 3365        0.019        0.000                      0                 3365        9.020        0.000                       0                  1469  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              16.183        0.000                      0                   50        0.477        0.000                      0                   50  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       12.032ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.032ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/slv_reg3_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.312ns  (logic 1.936ns (26.479%)  route 5.376ns (73.521%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 22.692 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.898     6.305    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X7Y54          LUT5 (Prop_lut5_I1_O)        0.152     6.457 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           0.878     7.335    design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X9Y55          LUT4 (Prop_lut4_I3_O)        0.326     7.661 r  design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          1.976     9.637    design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X19Y46         LUT4 (Prop_lut4_I0_O)        0.124     9.761 r  design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/slv_reg3[15]_i_1/O
                         net (fo=8, routed)           0.623    10.384    design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/p_1_in[15]
    SLICE_X19Y46         FDRE                                         r  design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/slv_reg3_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.500    22.693    design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y46         FDRE                                         r  design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/slv_reg3_reg[10]/C
                         clock pessimism              0.230    22.923    
                         clock uncertainty           -0.302    22.621    
    SLICE_X19Y46         FDRE (Setup_fdre_C_CE)      -0.205    22.416    design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/slv_reg3_reg[10]
  -------------------------------------------------------------------
                         required time                         22.416    
                         arrival time                         -10.384    
  -------------------------------------------------------------------
                         slack                                 12.032    

Slack (MET) :             12.032ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/slv_reg3_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.312ns  (logic 1.936ns (26.479%)  route 5.376ns (73.521%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 22.692 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.898     6.305    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X7Y54          LUT5 (Prop_lut5_I1_O)        0.152     6.457 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           0.878     7.335    design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X9Y55          LUT4 (Prop_lut4_I3_O)        0.326     7.661 r  design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          1.976     9.637    design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X19Y46         LUT4 (Prop_lut4_I0_O)        0.124     9.761 r  design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/slv_reg3[15]_i_1/O
                         net (fo=8, routed)           0.623    10.384    design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/p_1_in[15]
    SLICE_X19Y46         FDRE                                         r  design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/slv_reg3_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.500    22.693    design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y46         FDRE                                         r  design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/slv_reg3_reg[11]/C
                         clock pessimism              0.230    22.923    
                         clock uncertainty           -0.302    22.621    
    SLICE_X19Y46         FDRE (Setup_fdre_C_CE)      -0.205    22.416    design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/slv_reg3_reg[11]
  -------------------------------------------------------------------
                         required time                         22.416    
                         arrival time                         -10.384    
  -------------------------------------------------------------------
                         slack                                 12.032    

Slack (MET) :             12.032ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/slv_reg3_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.312ns  (logic 1.936ns (26.479%)  route 5.376ns (73.521%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 22.692 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.898     6.305    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X7Y54          LUT5 (Prop_lut5_I1_O)        0.152     6.457 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           0.878     7.335    design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X9Y55          LUT4 (Prop_lut4_I3_O)        0.326     7.661 r  design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          1.976     9.637    design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X19Y46         LUT4 (Prop_lut4_I0_O)        0.124     9.761 r  design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/slv_reg3[15]_i_1/O
                         net (fo=8, routed)           0.623    10.384    design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/p_1_in[15]
    SLICE_X19Y46         FDRE                                         r  design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/slv_reg3_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.500    22.693    design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y46         FDRE                                         r  design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/slv_reg3_reg[12]/C
                         clock pessimism              0.230    22.923    
                         clock uncertainty           -0.302    22.621    
    SLICE_X19Y46         FDRE (Setup_fdre_C_CE)      -0.205    22.416    design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/slv_reg3_reg[12]
  -------------------------------------------------------------------
                         required time                         22.416    
                         arrival time                         -10.384    
  -------------------------------------------------------------------
                         slack                                 12.032    

Slack (MET) :             12.032ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/slv_reg3_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.312ns  (logic 1.936ns (26.479%)  route 5.376ns (73.521%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 22.692 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.898     6.305    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X7Y54          LUT5 (Prop_lut5_I1_O)        0.152     6.457 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           0.878     7.335    design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X9Y55          LUT4 (Prop_lut4_I3_O)        0.326     7.661 r  design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          1.976     9.637    design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X19Y46         LUT4 (Prop_lut4_I0_O)        0.124     9.761 r  design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/slv_reg3[15]_i_1/O
                         net (fo=8, routed)           0.623    10.384    design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/p_1_in[15]
    SLICE_X19Y46         FDRE                                         r  design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/slv_reg3_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.500    22.693    design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y46         FDRE                                         r  design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/slv_reg3_reg[13]/C
                         clock pessimism              0.230    22.923    
                         clock uncertainty           -0.302    22.621    
    SLICE_X19Y46         FDRE (Setup_fdre_C_CE)      -0.205    22.416    design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/slv_reg3_reg[13]
  -------------------------------------------------------------------
                         required time                         22.416    
                         arrival time                         -10.384    
  -------------------------------------------------------------------
                         slack                                 12.032    

Slack (MET) :             12.032ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/slv_reg3_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.312ns  (logic 1.936ns (26.479%)  route 5.376ns (73.521%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 22.692 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.898     6.305    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X7Y54          LUT5 (Prop_lut5_I1_O)        0.152     6.457 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           0.878     7.335    design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X9Y55          LUT4 (Prop_lut4_I3_O)        0.326     7.661 r  design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          1.976     9.637    design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X19Y46         LUT4 (Prop_lut4_I0_O)        0.124     9.761 r  design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/slv_reg3[15]_i_1/O
                         net (fo=8, routed)           0.623    10.384    design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/p_1_in[15]
    SLICE_X19Y46         FDRE                                         r  design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/slv_reg3_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.500    22.693    design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y46         FDRE                                         r  design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/slv_reg3_reg[14]/C
                         clock pessimism              0.230    22.923    
                         clock uncertainty           -0.302    22.621    
    SLICE_X19Y46         FDRE (Setup_fdre_C_CE)      -0.205    22.416    design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/slv_reg3_reg[14]
  -------------------------------------------------------------------
                         required time                         22.416    
                         arrival time                         -10.384    
  -------------------------------------------------------------------
                         slack                                 12.032    

Slack (MET) :             12.032ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/slv_reg3_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.312ns  (logic 1.936ns (26.479%)  route 5.376ns (73.521%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 22.692 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.898     6.305    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X7Y54          LUT5 (Prop_lut5_I1_O)        0.152     6.457 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           0.878     7.335    design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X9Y55          LUT4 (Prop_lut4_I3_O)        0.326     7.661 r  design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          1.976     9.637    design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X19Y46         LUT4 (Prop_lut4_I0_O)        0.124     9.761 r  design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/slv_reg3[15]_i_1/O
                         net (fo=8, routed)           0.623    10.384    design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/p_1_in[15]
    SLICE_X19Y46         FDRE                                         r  design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/slv_reg3_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.500    22.693    design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y46         FDRE                                         r  design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/slv_reg3_reg[15]/C
                         clock pessimism              0.230    22.923    
                         clock uncertainty           -0.302    22.621    
    SLICE_X19Y46         FDRE (Setup_fdre_C_CE)      -0.205    22.416    design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/slv_reg3_reg[15]
  -------------------------------------------------------------------
                         required time                         22.416    
                         arrival time                         -10.384    
  -------------------------------------------------------------------
                         slack                                 12.032    

Slack (MET) :             12.032ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/slv_reg3_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.312ns  (logic 1.936ns (26.479%)  route 5.376ns (73.521%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 22.692 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.898     6.305    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X7Y54          LUT5 (Prop_lut5_I1_O)        0.152     6.457 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           0.878     7.335    design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X9Y55          LUT4 (Prop_lut4_I3_O)        0.326     7.661 r  design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          1.976     9.637    design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X19Y46         LUT4 (Prop_lut4_I0_O)        0.124     9.761 r  design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/slv_reg3[15]_i_1/O
                         net (fo=8, routed)           0.623    10.384    design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/p_1_in[15]
    SLICE_X19Y46         FDRE                                         r  design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/slv_reg3_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.500    22.693    design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y46         FDRE                                         r  design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/slv_reg3_reg[8]/C
                         clock pessimism              0.230    22.923    
                         clock uncertainty           -0.302    22.621    
    SLICE_X19Y46         FDRE (Setup_fdre_C_CE)      -0.205    22.416    design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/slv_reg3_reg[8]
  -------------------------------------------------------------------
                         required time                         22.416    
                         arrival time                         -10.384    
  -------------------------------------------------------------------
                         slack                                 12.032    

Slack (MET) :             12.193ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/slv_reg3_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.151ns  (logic 1.936ns (27.073%)  route 5.215ns (72.927%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 22.694 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.898     6.305    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X7Y54          LUT5 (Prop_lut5_I1_O)        0.152     6.457 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           0.878     7.335    design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X9Y55          LUT4 (Prop_lut4_I3_O)        0.326     7.661 r  design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          2.061     9.721    design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X14Y44         LUT4 (Prop_lut4_I0_O)        0.124     9.845 r  design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/slv_reg3[7]_i_1/O
                         net (fo=8, routed)           0.378    10.224    design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/p_1_in[7]
    SLICE_X14Y44         FDRE                                         r  design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/slv_reg3_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.501    22.694    design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y44         FDRE                                         r  design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                         clock pessimism              0.230    22.924    
                         clock uncertainty           -0.302    22.622    
    SLICE_X14Y44         FDRE (Setup_fdre_C_CE)      -0.205    22.417    design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/slv_reg3_reg[0]
  -------------------------------------------------------------------
                         required time                         22.417    
                         arrival time                         -10.224    
  -------------------------------------------------------------------
                         slack                                 12.193    

Slack (MET) :             12.193ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/slv_reg3_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.151ns  (logic 1.936ns (27.073%)  route 5.215ns (72.927%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 22.694 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.898     6.305    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X7Y54          LUT5 (Prop_lut5_I1_O)        0.152     6.457 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           0.878     7.335    design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X9Y55          LUT4 (Prop_lut4_I3_O)        0.326     7.661 r  design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          2.061     9.721    design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X14Y44         LUT4 (Prop_lut4_I0_O)        0.124     9.845 r  design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/slv_reg3[7]_i_1/O
                         net (fo=8, routed)           0.378    10.224    design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/p_1_in[7]
    SLICE_X14Y44         FDRE                                         r  design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/slv_reg3_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.501    22.694    design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y44         FDRE                                         r  design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/slv_reg3_reg[1]/C
                         clock pessimism              0.230    22.924    
                         clock uncertainty           -0.302    22.622    
    SLICE_X14Y44         FDRE (Setup_fdre_C_CE)      -0.205    22.417    design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/slv_reg3_reg[1]
  -------------------------------------------------------------------
                         required time                         22.417    
                         arrival time                         -10.224    
  -------------------------------------------------------------------
                         slack                                 12.193    

Slack (MET) :             12.193ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/slv_reg3_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.151ns  (logic 1.936ns (27.073%)  route 5.215ns (72.927%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 22.694 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.898     6.305    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X7Y54          LUT5 (Prop_lut5_I1_O)        0.152     6.457 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           0.878     7.335    design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X9Y55          LUT4 (Prop_lut4_I3_O)        0.326     7.661 r  design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          2.061     9.721    design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X14Y44         LUT4 (Prop_lut4_I0_O)        0.124     9.845 r  design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/slv_reg3[7]_i_1/O
                         net (fo=8, routed)           0.378    10.224    design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/p_1_in[7]
    SLICE_X14Y44         FDRE                                         r  design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/slv_reg3_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.501    22.694    design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y44         FDRE                                         r  design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/slv_reg3_reg[2]/C
                         clock pessimism              0.230    22.924    
                         clock uncertainty           -0.302    22.622    
    SLICE_X14Y44         FDRE (Setup_fdre_C_CE)      -0.205    22.417    design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/slv_reg3_reg[2]
  -------------------------------------------------------------------
                         required time                         22.417    
                         arrival time                         -10.224    
  -------------------------------------------------------------------
                         slack                                 12.193    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.231ns (58.648%)  route 0.163ns (41.352%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        0.586     0.927    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.128     1.055 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[56]/Q
                         net (fo=1, routed)           0.163     1.217    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[56]
    SLICE_X2Y50          LUT3 (Prop_lut3_I2_O)        0.103     1.320 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[56]_i_1/O
                         net (fo=1, routed)           0.000     1.320    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[56]
    SLICE_X2Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        0.853     1.223    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.107     1.301    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]
  -------------------------------------------------------------------
                         required time                         -1.301    
                         arrival time                           1.320    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.232ns (58.637%)  route 0.164ns (41.363%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        0.586     0.927    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.128     1.055 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[58]/Q
                         net (fo=1, routed)           0.164     1.218    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[58]
    SLICE_X2Y50          LUT3 (Prop_lut3_I2_O)        0.104     1.322 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[58]_i_1/O
                         net (fo=1, routed)           0.000     1.322    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[58]
    SLICE_X2Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        0.853     1.223    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[58]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.107     1.301    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[58]
  -------------------------------------------------------------------
                         required time                         -1.301    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.522%)  route 0.113ns (44.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        0.566     0.907    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X7Y43          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDRE (Prop_fdre_C_Q)         0.141     1.048 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.113     1.160    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[8]
    SLICE_X8Y42          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        0.833     1.203    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y42          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.262     0.941    
    SLICE_X8Y42          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.124    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.160    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        0.565     0.906    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X9Y41          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.141     1.047 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/Q
                         net (fo=1, routed)           0.110     1.157    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[4]
    SLICE_X8Y40          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        0.833     1.203    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y40          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.281     0.922    
    SLICE_X8Y40          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.105    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.186ns (44.905%)  route 0.228ns (55.095%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        0.586     0.927    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.141     1.068 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[18]/Q
                         net (fo=1, routed)           0.228     1.296    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[18]
    SLICE_X2Y50          LUT3 (Prop_lut3_I2_O)        0.045     1.341 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[18]_i_1/O
                         net (fo=1, routed)           0.000     1.341    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[18]
    SLICE_X2Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        0.853     1.223    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[18]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.092     1.286    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[11].LOAD_REG_I/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.226ns (53.395%)  route 0.197ns (46.605%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        0.565     0.906    design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aclk
    SLICE_X13Y50         FDRE                                         r  design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y50         FDRE (Prop_fdre_C_Q)         0.128     1.034 r  design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[20]/Q
                         net (fo=5, routed)           0.197     1.231    design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/counterReg_DBus_0[20]
    SLICE_X15Y49         LUT4 (Prop_lut4_I3_O)        0.098     1.329 r  design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/LOAD_REG_GEN[11].LOAD_REG_I_i_1__0/O
                         net (fo=1, routed)           0.000     1.329    design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[11].LOAD_REG_I_0
    SLICE_X15Y49         FDRE                                         r  design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[11].LOAD_REG_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        0.832     1.202    design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/s_axi_aclk
    SLICE_X15Y49         FDRE                                         r  design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[11].LOAD_REG_I/C
                         clock pessimism             -0.029     1.173    
    SLICE_X15Y49         FDRE (Hold_fdre_C_D)         0.091     1.264    design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[11].LOAD_REG_I
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.128ns (36.202%)  route 0.226ns (63.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        0.584     0.925    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/Q
                         net (fo=1, routed)           0.226     1.278    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[26]
    SLICE_X5Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        0.854     1.224    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X5Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X5Y49          FDRE (Hold_fdre_C_D)         0.018     1.213    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[11].LOAD_REG_I/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.190ns (42.203%)  route 0.260ns (57.797%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        0.564     0.905    design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/s_axi_aclk
    SLICE_X15Y49         FDRE                                         r  design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[11].LOAD_REG_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[11].LOAD_REG_I/Q
                         net (fo=2, routed)           0.260     1.306    design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/loadReg_DBus_0[20]
    SLICE_X13Y50         LUT3 (Prop_lut3_I0_O)        0.049     1.355 r  design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out[20]_i_1/O
                         net (fo=1, routed)           0.000     1.355    design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out[20]_i_1_n_0
    SLICE_X13Y50         FDRE                                         r  design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        0.834     1.204    design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aclk
    SLICE_X13Y50         FDRE                                         r  design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[20]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X13Y50         FDRE (Hold_fdre_C_D)         0.107     1.282    design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.355    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bvalid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.209ns (42.686%)  route 0.281ns (57.314%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        0.567     0.908    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/aclk
    SLICE_X6Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.164     1.072 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/Q
                         net (fo=28, routed)          0.281     1.352    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/areset_d1
    SLICE_X4Y51          LUT6 (Prop_lut6_I3_O)        0.045     1.397 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bvalid_i_i_1/O
                         net (fo=1, routed)           0.000     1.397    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0_n_5
    SLICE_X4Y51          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bvalid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        0.853     1.223    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X4Y51          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bvalid_i_reg/C
                         clock pessimism             -0.029     1.194    
    SLICE_X4Y51          FDRE (Hold_fdre_C_D)         0.120     1.314    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bvalid_i_reg
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           1.397    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.148ns (43.217%)  route 0.194ns (56.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        0.582     0.923    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X0Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.148     1.071 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/Q
                         net (fo=1, routed)           0.194     1.265    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[11]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[11])
                                                     -0.053     1.181    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.084    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X8Y55    design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/aw_en_reg/C
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X10Y55   design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X10Y55   design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X9Y55    design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X9Y55    design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X12Y36   design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/inst_LCD_User_Logic/count_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X12Y38   design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/inst_LCD_User_Logic/count_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X12Y38   design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/inst_LCD_User_Logic/count_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X12Y39   design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/inst_LCD_User_Logic/count_reg[12]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y40    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y40    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y40    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y41    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y41    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y42    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y42    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y42    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y42    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y41    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y40    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y40    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y40    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y40    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y41    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y41    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y42    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y42    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y42    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y42    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       16.183ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.477ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.183ns  (required time - arrival time)
  Source:                 design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[28]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.042ns  (logic 0.580ns (19.066%)  route 2.462ns (80.934%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 22.693 - 20.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.668     2.976    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/s00_axi_aclk
    SLICE_X23Y42         FDRE                                         r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y42         FDRE (Prop_fdre_C_Q)         0.456     3.432 r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/reset_n_reg/Q
                         net (fo=3, routed)           0.987     4.419    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/reset_n
    SLICE_X21Y43         LUT1 (Prop_lut1_I0_O)        0.124     4.543 f  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/TX_i_3/O
                         net (fo=36, routed)          1.475     6.018    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/TX_i_3_n_0
    SLICE_X20Y49         FDCE                                         f  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.500    22.693    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/s00_axi_aclk
    SLICE_X20Y49         FDCE                                         r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[28]/C
                         clock pessimism              0.130    22.822    
                         clock uncertainty           -0.302    22.520    
    SLICE_X20Y49         FDCE (Recov_fdce_C_CLR)     -0.319    22.201    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         22.201    
                         arrival time                          -6.018    
  -------------------------------------------------------------------
                         slack                                 16.183    

Slack (MET) :             16.183ns  (required time - arrival time)
  Source:                 design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[29]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.042ns  (logic 0.580ns (19.066%)  route 2.462ns (80.934%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 22.693 - 20.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.668     2.976    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/s00_axi_aclk
    SLICE_X23Y42         FDRE                                         r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y42         FDRE (Prop_fdre_C_Q)         0.456     3.432 r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/reset_n_reg/Q
                         net (fo=3, routed)           0.987     4.419    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/reset_n
    SLICE_X21Y43         LUT1 (Prop_lut1_I0_O)        0.124     4.543 f  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/TX_i_3/O
                         net (fo=36, routed)          1.475     6.018    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/TX_i_3_n_0
    SLICE_X20Y49         FDCE                                         f  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.500    22.693    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/s00_axi_aclk
    SLICE_X20Y49         FDCE                                         r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[29]/C
                         clock pessimism              0.130    22.822    
                         clock uncertainty           -0.302    22.520    
    SLICE_X20Y49         FDCE (Recov_fdce_C_CLR)     -0.319    22.201    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         22.201    
                         arrival time                          -6.018    
  -------------------------------------------------------------------
                         slack                                 16.183    

Slack (MET) :             16.183ns  (required time - arrival time)
  Source:                 design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[30]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.042ns  (logic 0.580ns (19.066%)  route 2.462ns (80.934%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 22.693 - 20.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.668     2.976    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/s00_axi_aclk
    SLICE_X23Y42         FDRE                                         r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y42         FDRE (Prop_fdre_C_Q)         0.456     3.432 r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/reset_n_reg/Q
                         net (fo=3, routed)           0.987     4.419    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/reset_n
    SLICE_X21Y43         LUT1 (Prop_lut1_I0_O)        0.124     4.543 f  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/TX_i_3/O
                         net (fo=36, routed)          1.475     6.018    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/TX_i_3_n_0
    SLICE_X20Y49         FDCE                                         f  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.500    22.693    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/s00_axi_aclk
    SLICE_X20Y49         FDCE                                         r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[30]/C
                         clock pessimism              0.130    22.822    
                         clock uncertainty           -0.302    22.520    
    SLICE_X20Y49         FDCE (Recov_fdce_C_CLR)     -0.319    22.201    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         22.201    
                         arrival time                          -6.018    
  -------------------------------------------------------------------
                         slack                                 16.183    

Slack (MET) :             16.183ns  (required time - arrival time)
  Source:                 design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[31]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.042ns  (logic 0.580ns (19.066%)  route 2.462ns (80.934%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 22.693 - 20.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.668     2.976    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/s00_axi_aclk
    SLICE_X23Y42         FDRE                                         r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y42         FDRE (Prop_fdre_C_Q)         0.456     3.432 r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/reset_n_reg/Q
                         net (fo=3, routed)           0.987     4.419    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/reset_n
    SLICE_X21Y43         LUT1 (Prop_lut1_I0_O)        0.124     4.543 f  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/TX_i_3/O
                         net (fo=36, routed)          1.475     6.018    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/TX_i_3_n_0
    SLICE_X20Y49         FDCE                                         f  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.500    22.693    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/s00_axi_aclk
    SLICE_X20Y49         FDCE                                         r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[31]/C
                         clock pessimism              0.130    22.822    
                         clock uncertainty           -0.302    22.520    
    SLICE_X20Y49         FDCE (Recov_fdce_C_CLR)     -0.319    22.201    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         22.201    
                         arrival time                          -6.018    
  -------------------------------------------------------------------
                         slack                                 16.183    

Slack (MET) :             16.325ns  (required time - arrival time)
  Source:                 design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[24]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.900ns  (logic 0.580ns (19.999%)  route 2.320ns (80.001%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 22.693 - 20.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.668     2.976    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/s00_axi_aclk
    SLICE_X23Y42         FDRE                                         r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y42         FDRE (Prop_fdre_C_Q)         0.456     3.432 r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/reset_n_reg/Q
                         net (fo=3, routed)           0.987     4.419    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/reset_n
    SLICE_X21Y43         LUT1 (Prop_lut1_I0_O)        0.124     4.543 f  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/TX_i_3/O
                         net (fo=36, routed)          1.333     5.876    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/TX_i_3_n_0
    SLICE_X20Y48         FDCE                                         f  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.500    22.693    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/s00_axi_aclk
    SLICE_X20Y48         FDCE                                         r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[24]/C
                         clock pessimism              0.130    22.822    
                         clock uncertainty           -0.302    22.520    
    SLICE_X20Y48         FDCE (Recov_fdce_C_CLR)     -0.319    22.201    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         22.201    
                         arrival time                          -5.876    
  -------------------------------------------------------------------
                         slack                                 16.325    

Slack (MET) :             16.325ns  (required time - arrival time)
  Source:                 design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[25]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.900ns  (logic 0.580ns (19.999%)  route 2.320ns (80.001%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 22.693 - 20.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.668     2.976    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/s00_axi_aclk
    SLICE_X23Y42         FDRE                                         r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y42         FDRE (Prop_fdre_C_Q)         0.456     3.432 r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/reset_n_reg/Q
                         net (fo=3, routed)           0.987     4.419    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/reset_n
    SLICE_X21Y43         LUT1 (Prop_lut1_I0_O)        0.124     4.543 f  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/TX_i_3/O
                         net (fo=36, routed)          1.333     5.876    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/TX_i_3_n_0
    SLICE_X20Y48         FDCE                                         f  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.500    22.693    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/s00_axi_aclk
    SLICE_X20Y48         FDCE                                         r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[25]/C
                         clock pessimism              0.130    22.822    
                         clock uncertainty           -0.302    22.520    
    SLICE_X20Y48         FDCE (Recov_fdce_C_CLR)     -0.319    22.201    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         22.201    
                         arrival time                          -5.876    
  -------------------------------------------------------------------
                         slack                                 16.325    

Slack (MET) :             16.325ns  (required time - arrival time)
  Source:                 design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[26]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.900ns  (logic 0.580ns (19.999%)  route 2.320ns (80.001%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 22.693 - 20.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.668     2.976    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/s00_axi_aclk
    SLICE_X23Y42         FDRE                                         r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y42         FDRE (Prop_fdre_C_Q)         0.456     3.432 r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/reset_n_reg/Q
                         net (fo=3, routed)           0.987     4.419    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/reset_n
    SLICE_X21Y43         LUT1 (Prop_lut1_I0_O)        0.124     4.543 f  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/TX_i_3/O
                         net (fo=36, routed)          1.333     5.876    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/TX_i_3_n_0
    SLICE_X20Y48         FDCE                                         f  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.500    22.693    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/s00_axi_aclk
    SLICE_X20Y48         FDCE                                         r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[26]/C
                         clock pessimism              0.130    22.822    
                         clock uncertainty           -0.302    22.520    
    SLICE_X20Y48         FDCE (Recov_fdce_C_CLR)     -0.319    22.201    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         22.201    
                         arrival time                          -5.876    
  -------------------------------------------------------------------
                         slack                                 16.325    

Slack (MET) :             16.325ns  (required time - arrival time)
  Source:                 design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[27]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.900ns  (logic 0.580ns (19.999%)  route 2.320ns (80.001%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 22.693 - 20.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.668     2.976    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/s00_axi_aclk
    SLICE_X23Y42         FDRE                                         r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y42         FDRE (Prop_fdre_C_Q)         0.456     3.432 r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/reset_n_reg/Q
                         net (fo=3, routed)           0.987     4.419    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/reset_n
    SLICE_X21Y43         LUT1 (Prop_lut1_I0_O)        0.124     4.543 f  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/TX_i_3/O
                         net (fo=36, routed)          1.333     5.876    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/TX_i_3_n_0
    SLICE_X20Y48         FDCE                                         f  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.500    22.693    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/s00_axi_aclk
    SLICE_X20Y48         FDCE                                         r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[27]/C
                         clock pessimism              0.130    22.822    
                         clock uncertainty           -0.302    22.520    
    SLICE_X20Y48         FDCE (Recov_fdce_C_CLR)     -0.319    22.201    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         22.201    
                         arrival time                          -5.876    
  -------------------------------------------------------------------
                         slack                                 16.325    

Slack (MET) :             16.477ns  (required time - arrival time)
  Source:                 design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[20]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.748ns  (logic 0.580ns (21.103%)  route 2.168ns (78.897%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 22.693 - 20.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.668     2.976    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/s00_axi_aclk
    SLICE_X23Y42         FDRE                                         r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y42         FDRE (Prop_fdre_C_Q)         0.456     3.432 r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/reset_n_reg/Q
                         net (fo=3, routed)           0.987     4.419    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/reset_n
    SLICE_X21Y43         LUT1 (Prop_lut1_I0_O)        0.124     4.543 f  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/TX_i_3/O
                         net (fo=36, routed)          1.182     5.724    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/TX_i_3_n_0
    SLICE_X20Y47         FDCE                                         f  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.500    22.693    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/s00_axi_aclk
    SLICE_X20Y47         FDCE                                         r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[20]/C
                         clock pessimism              0.130    22.822    
                         clock uncertainty           -0.302    22.520    
    SLICE_X20Y47         FDCE (Recov_fdce_C_CLR)     -0.319    22.201    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         22.201    
                         arrival time                          -5.724    
  -------------------------------------------------------------------
                         slack                                 16.477    

Slack (MET) :             16.477ns  (required time - arrival time)
  Source:                 design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[21]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.748ns  (logic 0.580ns (21.103%)  route 2.168ns (78.897%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 22.693 - 20.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.668     2.976    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/s00_axi_aclk
    SLICE_X23Y42         FDRE                                         r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y42         FDRE (Prop_fdre_C_Q)         0.456     3.432 r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/reset_n_reg/Q
                         net (fo=3, routed)           0.987     4.419    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/reset_n
    SLICE_X21Y43         LUT1 (Prop_lut1_I0_O)        0.124     4.543 f  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/TX_i_3/O
                         net (fo=36, routed)          1.182     5.724    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/TX_i_3_n_0
    SLICE_X20Y47         FDCE                                         f  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.500    22.693    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/s00_axi_aclk
    SLICE_X20Y47         FDCE                                         r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[21]/C
                         clock pessimism              0.130    22.822    
                         clock uncertainty           -0.302    22.520    
    SLICE_X20Y47         FDCE (Recov_fdce_C_CLR)     -0.319    22.201    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         22.201    
                         arrival time                          -5.724    
  -------------------------------------------------------------------
                         slack                                 16.477    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.186ns (27.503%)  route 0.490ns (72.497%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        0.559     0.900    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/s00_axi_aclk
    SLICE_X23Y42         FDRE                                         r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y42         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/reset_n_reg/Q
                         net (fo=3, routed)           0.362     1.402    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/reset_n
    SLICE_X21Y43         LUT1 (Prop_lut1_I0_O)        0.045     1.447 f  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/TX_i_3/O
                         net (fo=36, routed)          0.129     1.576    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/TX_i_3_n_0
    SLICE_X20Y43         FDCE                                         f  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        0.830     1.200    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/s00_axi_aclk
    SLICE_X20Y43         FDCE                                         r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[4]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X20Y43         FDCE (Remov_fdce_C_CLR)     -0.067     1.099    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.099    
                         arrival time                           1.576    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.186ns (27.503%)  route 0.490ns (72.497%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        0.559     0.900    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/s00_axi_aclk
    SLICE_X23Y42         FDRE                                         r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y42         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/reset_n_reg/Q
                         net (fo=3, routed)           0.362     1.402    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/reset_n
    SLICE_X21Y43         LUT1 (Prop_lut1_I0_O)        0.045     1.447 f  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/TX_i_3/O
                         net (fo=36, routed)          0.129     1.576    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/TX_i_3_n_0
    SLICE_X20Y43         FDCE                                         f  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        0.830     1.200    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/s00_axi_aclk
    SLICE_X20Y43         FDCE                                         r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[5]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X20Y43         FDCE (Remov_fdce_C_CLR)     -0.067     1.099    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.099    
                         arrival time                           1.576    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.186ns (27.503%)  route 0.490ns (72.497%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        0.559     0.900    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/s00_axi_aclk
    SLICE_X23Y42         FDRE                                         r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y42         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/reset_n_reg/Q
                         net (fo=3, routed)           0.362     1.402    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/reset_n
    SLICE_X21Y43         LUT1 (Prop_lut1_I0_O)        0.045     1.447 f  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/TX_i_3/O
                         net (fo=36, routed)          0.129     1.576    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/TX_i_3_n_0
    SLICE_X20Y43         FDCE                                         f  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        0.830     1.200    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/s00_axi_aclk
    SLICE_X20Y43         FDCE                                         r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[6]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X20Y43         FDCE (Remov_fdce_C_CLR)     -0.067     1.099    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.099    
                         arrival time                           1.576    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.186ns (27.503%)  route 0.490ns (72.497%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        0.559     0.900    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/s00_axi_aclk
    SLICE_X23Y42         FDRE                                         r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y42         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/reset_n_reg/Q
                         net (fo=3, routed)           0.362     1.402    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/reset_n
    SLICE_X21Y43         LUT1 (Prop_lut1_I0_O)        0.045     1.447 f  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/TX_i_3/O
                         net (fo=36, routed)          0.129     1.576    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/TX_i_3_n_0
    SLICE_X20Y43         FDCE                                         f  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        0.830     1.200    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/s00_axi_aclk
    SLICE_X20Y43         FDCE                                         r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[7]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X20Y43         FDCE (Remov_fdce_C_CLR)     -0.067     1.099    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.099    
                         arrival time                           1.576    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/TX_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.186ns (27.503%)  route 0.490ns (72.497%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        0.559     0.900    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/s00_axi_aclk
    SLICE_X23Y42         FDRE                                         r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y42         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/reset_n_reg/Q
                         net (fo=3, routed)           0.362     1.402    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/reset_n
    SLICE_X21Y43         LUT1 (Prop_lut1_I0_O)        0.045     1.447 f  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/TX_i_3/O
                         net (fo=36, routed)          0.129     1.576    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/TX_i_3_n_0
    SLICE_X21Y43         FDPE                                         f  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/TX_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        0.830     1.200    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/s00_axi_aclk
    SLICE_X21Y43         FDPE                                         r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/TX_reg/C
                         clock pessimism             -0.034     1.166    
    SLICE_X21Y43         FDPE (Remov_fdpe_C_PRE)     -0.095     1.071    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/TX_reg
  -------------------------------------------------------------------
                         required time                         -1.071    
                         arrival time                           1.576    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.559ns  (arrival time - required time)
  Source:                 design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/inst_LCD_User_Logic/pwrReset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/inst_LCD_User_Logic/Inst_LCD_master/state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.186ns (38.524%)  route 0.297ns (61.476%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        0.561     0.901    design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/inst_LCD_User_Logic/s00_axi_aclk
    SLICE_X14Y38         FDRE                                         r  design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/inst_LCD_User_Logic/pwrReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/inst_LCD_User_Logic/pwrReset_reg/Q
                         net (fo=2, routed)           0.097     1.139    design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/inst_LCD_User_Logic/Inst_LCD_master/pwrReset
    SLICE_X15Y38         LUT2 (Prop_lut2_I1_O)        0.045     1.184 f  design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/inst_LCD_User_Logic/Inst_LCD_master/LCD_DATA[7]_i_2/O
                         net (fo=14, routed)          0.200     1.384    design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/inst_LCD_User_Logic/Inst_LCD_master/LCD_DATA[7]_i_2_n_0
    SLICE_X15Y39         FDCE                                         f  design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/inst_LCD_User_Logic/Inst_LCD_master/state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        0.829     1.199    design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/inst_LCD_User_Logic/Inst_LCD_master/s00_axi_aclk
    SLICE_X15Y39         FDCE                                         r  design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/inst_LCD_User_Logic/Inst_LCD_master/state_reg[1]/C
                         clock pessimism             -0.281     0.918    
    SLICE_X15Y39         FDCE (Remov_fdce_C_CLR)     -0.092     0.826    design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/inst_LCD_User_Logic/Inst_LCD_master/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.826    
                         arrival time                           1.384    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.562ns  (arrival time - required time)
  Source:                 design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/inst_LCD_User_Logic/pwrReset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/inst_LCD_User_Logic/Inst_LCD_master/oBusy_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.186ns (38.524%)  route 0.297ns (61.476%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        0.561     0.901    design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/inst_LCD_User_Logic/s00_axi_aclk
    SLICE_X14Y38         FDRE                                         r  design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/inst_LCD_User_Logic/pwrReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/inst_LCD_User_Logic/pwrReset_reg/Q
                         net (fo=2, routed)           0.097     1.139    design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/inst_LCD_User_Logic/Inst_LCD_master/pwrReset
    SLICE_X15Y38         LUT2 (Prop_lut2_I1_O)        0.045     1.184 f  design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/inst_LCD_User_Logic/Inst_LCD_master/LCD_DATA[7]_i_2/O
                         net (fo=14, routed)          0.200     1.384    design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/inst_LCD_User_Logic/Inst_LCD_master/LCD_DATA[7]_i_2_n_0
    SLICE_X15Y39         FDPE                                         f  design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/inst_LCD_User_Logic/Inst_LCD_master/oBusy_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        0.829     1.199    design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/inst_LCD_User_Logic/Inst_LCD_master/s00_axi_aclk
    SLICE_X15Y39         FDPE                                         r  design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/inst_LCD_User_Logic/Inst_LCD_master/oBusy_reg/C
                         clock pessimism             -0.281     0.918    
    SLICE_X15Y39         FDPE (Remov_fdpe_C_PRE)     -0.095     0.823    design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/inst_LCD_User_Logic/Inst_LCD_master/oBusy_reg
  -------------------------------------------------------------------
                         required time                         -0.823    
                         arrival time                           1.384    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.578ns  (arrival time - required time)
  Source:                 design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.186ns (23.957%)  route 0.590ns (76.043%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        0.559     0.900    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/s00_axi_aclk
    SLICE_X23Y42         FDRE                                         r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y42         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/reset_n_reg/Q
                         net (fo=3, routed)           0.362     1.402    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/reset_n
    SLICE_X21Y43         LUT1 (Prop_lut1_I0_O)        0.045     1.447 f  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/TX_i_3/O
                         net (fo=36, routed)          0.229     1.676    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/TX_i_3_n_0
    SLICE_X20Y42         FDCE                                         f  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        0.829     1.199    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/s00_axi_aclk
    SLICE_X20Y42         FDCE                                         r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[0]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X20Y42         FDCE (Remov_fdce_C_CLR)     -0.067     1.098    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.098    
                         arrival time                           1.676    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.578ns  (arrival time - required time)
  Source:                 design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.186ns (23.957%)  route 0.590ns (76.043%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        0.559     0.900    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/s00_axi_aclk
    SLICE_X23Y42         FDRE                                         r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y42         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/reset_n_reg/Q
                         net (fo=3, routed)           0.362     1.402    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/reset_n
    SLICE_X21Y43         LUT1 (Prop_lut1_I0_O)        0.045     1.447 f  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/TX_i_3/O
                         net (fo=36, routed)          0.229     1.676    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/TX_i_3_n_0
    SLICE_X20Y42         FDCE                                         f  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        0.829     1.199    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/s00_axi_aclk
    SLICE_X20Y42         FDCE                                         r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[1]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X20Y42         FDCE (Remov_fdce_C_CLR)     -0.067     1.098    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.098    
                         arrival time                           1.676    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.578ns  (arrival time - required time)
  Source:                 design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.186ns (23.957%)  route 0.590ns (76.043%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        0.559     0.900    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/s00_axi_aclk
    SLICE_X23Y42         FDRE                                         r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y42         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/reset_n_reg/Q
                         net (fo=3, routed)           0.362     1.402    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/reset_n
    SLICE_X21Y43         LUT1 (Prop_lut1_I0_O)        0.045     1.447 f  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/TX_i_3/O
                         net (fo=36, routed)          0.229     1.676    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/TX_i_3_n_0
    SLICE_X20Y42         FDCE                                         f  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        0.829     1.199    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/s00_axi_aclk
    SLICE_X20Y42         FDCE                                         r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[2]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X20Y42         FDCE (Remov_fdce_C_CLR)     -0.067     1.098    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.098    
                         arrival time                           1.676    
  -------------------------------------------------------------------
                         slack                                  0.578    





