AArch64 A76
(* Tests adds (shifted register), arith right shift by 2 *)

{ uint64_t 0:X0=42; uint64_t 0:X1=32; }

P0;
ADDS X0, X0, X1, asr #2;

exists (0:X0=50)
