Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Wed Sep 18 11:45:06 2019
| Host         : hubble running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file top_wrapper_timing_summary_routed.rpt -pb top_wrapper_timing_summary_routed.pb -rpx top_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : top_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 35 register/latch pins with no clock driven by root clock pin: top_i/clk_div_0/U0/clk_int_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: top_i/demo_0/U0/clk_1hz_gen/clk_int_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 118 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.502        0.000                      0                   33        0.321        0.000                      0                   33        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.502        0.000                      0                   33        0.321        0.000                      0                   33        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.502ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.321ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.502ns  (required time - arrival time)
  Source:                 top_i/clk_div_0/U0/counter_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/clk_div_0/U0/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.511ns  (logic 0.890ns (19.731%)  route 3.621ns (80.269%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.723     5.326    top_i/clk_div_0/U0/clk_in
    SLICE_X6Y92          FDCE                                         r  top_i/clk_div_0/U0/counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDCE (Prop_fdce_C_Q)         0.518     5.844 r  top_i/clk_div_0/U0/counter_reg[28]/Q
                         net (fo=2, routed)           0.831     6.674    top_i/clk_div_0/U0/counter[28]
    SLICE_X4Y93          LUT4 (Prop_lut4_I1_O)        0.124     6.798 r  top_i/clk_div_0/U0/clk_int_i_7/O
                         net (fo=1, routed)           0.636     7.434    top_i/clk_div_0/U0/clk_int_i_7_n_0
    SLICE_X4Y92          LUT5 (Prop_lut5_I4_O)        0.124     7.558 r  top_i/clk_div_0/U0/clk_int_i_3/O
                         net (fo=32, routed)          2.154     9.712    top_i/clk_div_0/U0/clk_int_i_3_n_0
    SLICE_X6Y86          LUT5 (Prop_lut5_I1_O)        0.124     9.836 r  top_i/clk_div_0/U0/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     9.836    top_i/clk_div_0/U0/counter_0[4]
    SLICE_X6Y86          FDCE                                         r  top_i/clk_div_0/U0/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.598    15.021    top_i/clk_div_0/U0/clk_in
    SLICE_X6Y86          FDCE                                         r  top_i/clk_div_0/U0/counter_reg[4]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X6Y86          FDCE (Setup_fdce_C_D)        0.077    15.338    top_i/clk_div_0/U0/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         15.338    
                         arrival time                          -9.836    
  -------------------------------------------------------------------
                         slack                                  5.502    

Slack (MET) :             5.773ns  (required time - arrival time)
  Source:                 top_i/clk_div_0/U0/counter_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/clk_div_0/U0/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.195ns  (logic 0.890ns (21.215%)  route 3.305ns (78.785%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.723     5.326    top_i/clk_div_0/U0/clk_in
    SLICE_X6Y92          FDCE                                         r  top_i/clk_div_0/U0/counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDCE (Prop_fdce_C_Q)         0.518     5.844 r  top_i/clk_div_0/U0/counter_reg[28]/Q
                         net (fo=2, routed)           0.831     6.674    top_i/clk_div_0/U0/counter[28]
    SLICE_X4Y93          LUT4 (Prop_lut4_I1_O)        0.124     6.798 r  top_i/clk_div_0/U0/clk_int_i_7/O
                         net (fo=1, routed)           0.636     7.434    top_i/clk_div_0/U0/clk_int_i_7_n_0
    SLICE_X4Y92          LUT5 (Prop_lut5_I4_O)        0.124     7.558 r  top_i/clk_div_0/U0/clk_int_i_3/O
                         net (fo=32, routed)          1.839     9.397    top_i/clk_div_0/U0/clk_int_i_3_n_0
    SLICE_X4Y87          LUT5 (Prop_lut5_I1_O)        0.124     9.521 r  top_i/clk_div_0/U0/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     9.521    top_i/clk_div_0/U0/counter_0[7]
    SLICE_X4Y87          FDCE                                         r  top_i/clk_div_0/U0/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.599    15.022    top_i/clk_div_0/U0/clk_in
    SLICE_X4Y87          FDCE                                         r  top_i/clk_div_0/U0/counter_reg[7]/C
                         clock pessimism              0.276    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X4Y87          FDCE (Setup_fdce_C_D)        0.031    15.293    top_i/clk_div_0/U0/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.293    
                         arrival time                          -9.521    
  -------------------------------------------------------------------
                         slack                                  5.773    

Slack (MET) :             5.830ns  (required time - arrival time)
  Source:                 top_i/clk_div_0/U0/counter_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/clk_div_0/U0/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.137ns  (logic 0.890ns (21.513%)  route 3.247ns (78.487%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.723     5.326    top_i/clk_div_0/U0/clk_in
    SLICE_X6Y92          FDCE                                         r  top_i/clk_div_0/U0/counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDCE (Prop_fdce_C_Q)         0.518     5.844 r  top_i/clk_div_0/U0/counter_reg[28]/Q
                         net (fo=2, routed)           0.831     6.674    top_i/clk_div_0/U0/counter[28]
    SLICE_X4Y93          LUT4 (Prop_lut4_I1_O)        0.124     6.798 r  top_i/clk_div_0/U0/clk_int_i_7/O
                         net (fo=1, routed)           0.636     7.434    top_i/clk_div_0/U0/clk_int_i_7_n_0
    SLICE_X4Y92          LUT5 (Prop_lut5_I4_O)        0.124     7.558 r  top_i/clk_div_0/U0/clk_int_i_3/O
                         net (fo=32, routed)          1.781     9.339    top_i/clk_div_0/U0/clk_int_i_3_n_0
    SLICE_X4Y86          LUT5 (Prop_lut5_I1_O)        0.124     9.463 r  top_i/clk_div_0/U0/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     9.463    top_i/clk_div_0/U0/counter_0[3]
    SLICE_X4Y86          FDCE                                         r  top_i/clk_div_0/U0/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.598    15.021    top_i/clk_div_0/U0/clk_in
    SLICE_X4Y86          FDCE                                         r  top_i/clk_div_0/U0/counter_reg[3]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X4Y86          FDCE (Setup_fdce_C_D)        0.031    15.292    top_i/clk_div_0/U0/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.292    
                         arrival time                          -9.463    
  -------------------------------------------------------------------
                         slack                                  5.830    

Slack (MET) :             5.984ns  (required time - arrival time)
  Source:                 top_i/clk_div_0/U0/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/clk_div_0/U0/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.985ns  (logic 0.890ns (22.335%)  route 3.095ns (77.665%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.722     5.325    top_i/clk_div_0/U0/clk_in
    SLICE_X6Y90          FDCE                                         r  top_i/clk_div_0/U0/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y90          FDCE (Prop_fdce_C_Q)         0.518     5.843 r  top_i/clk_div_0/U0/counter_reg[20]/Q
                         net (fo=2, routed)           1.001     6.844    top_i/clk_div_0/U0/counter[20]
    SLICE_X4Y91          LUT4 (Prop_lut4_I1_O)        0.124     6.968 r  top_i/clk_div_0/U0/clk_int_i_6/O
                         net (fo=1, routed)           0.416     7.384    top_i/clk_div_0/U0/clk_int_i_6_n_0
    SLICE_X4Y90          LUT5 (Prop_lut5_I4_O)        0.124     7.508 r  top_i/clk_div_0/U0/clk_int_i_2/O
                         net (fo=32, routed)          1.678     9.185    top_i/clk_div_0/U0/clk_int_i_2_n_0
    SLICE_X4Y87          LUT5 (Prop_lut5_I0_O)        0.124     9.309 r  top_i/clk_div_0/U0/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     9.309    top_i/clk_div_0/U0/counter_0[6]
    SLICE_X4Y87          FDCE                                         r  top_i/clk_div_0/U0/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.599    15.022    top_i/clk_div_0/U0/clk_in
    SLICE_X4Y87          FDCE                                         r  top_i/clk_div_0/U0/counter_reg[6]/C
                         clock pessimism              0.276    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X4Y87          FDCE (Setup_fdce_C_D)        0.031    15.293    top_i/clk_div_0/U0/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         15.293    
                         arrival time                          -9.309    
  -------------------------------------------------------------------
                         slack                                  5.984    

Slack (MET) :             5.985ns  (required time - arrival time)
  Source:                 top_i/clk_div_0/U0/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/clk_div_0/U0/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.982ns  (logic 0.890ns (22.350%)  route 3.092ns (77.650%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.722     5.325    top_i/clk_div_0/U0/clk_in
    SLICE_X6Y90          FDCE                                         r  top_i/clk_div_0/U0/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y90          FDCE (Prop_fdce_C_Q)         0.518     5.843 r  top_i/clk_div_0/U0/counter_reg[20]/Q
                         net (fo=2, routed)           1.001     6.844    top_i/clk_div_0/U0/counter[20]
    SLICE_X4Y91          LUT4 (Prop_lut4_I1_O)        0.124     6.968 r  top_i/clk_div_0/U0/clk_int_i_6/O
                         net (fo=1, routed)           0.416     7.384    top_i/clk_div_0/U0/clk_int_i_6_n_0
    SLICE_X4Y90          LUT5 (Prop_lut5_I4_O)        0.124     7.508 r  top_i/clk_div_0/U0/clk_int_i_2/O
                         net (fo=32, routed)          1.675     9.183    top_i/clk_div_0/U0/clk_int_i_2_n_0
    SLICE_X4Y87          LUT5 (Prop_lut5_I0_O)        0.124     9.307 r  top_i/clk_div_0/U0/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     9.307    top_i/clk_div_0/U0/counter_0[5]
    SLICE_X4Y87          FDCE                                         r  top_i/clk_div_0/U0/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.599    15.022    top_i/clk_div_0/U0/clk_in
    SLICE_X4Y87          FDCE                                         r  top_i/clk_div_0/U0/counter_reg[5]/C
                         clock pessimism              0.276    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X4Y87          FDCE (Setup_fdce_C_D)        0.029    15.291    top_i/clk_div_0/U0/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         15.291    
                         arrival time                          -9.307    
  -------------------------------------------------------------------
                         slack                                  5.985    

Slack (MET) :             5.986ns  (required time - arrival time)
  Source:                 top_i/clk_div_0/U0/counter_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/clk_div_0/U0/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.982ns  (logic 0.890ns (22.349%)  route 3.092ns (77.651%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.723     5.326    top_i/clk_div_0/U0/clk_in
    SLICE_X6Y92          FDCE                                         r  top_i/clk_div_0/U0/counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDCE (Prop_fdce_C_Q)         0.518     5.844 r  top_i/clk_div_0/U0/counter_reg[28]/Q
                         net (fo=2, routed)           0.831     6.674    top_i/clk_div_0/U0/counter[28]
    SLICE_X4Y93          LUT4 (Prop_lut4_I1_O)        0.124     6.798 r  top_i/clk_div_0/U0/clk_int_i_7/O
                         net (fo=1, routed)           0.636     7.434    top_i/clk_div_0/U0/clk_int_i_7_n_0
    SLICE_X4Y92          LUT5 (Prop_lut5_I4_O)        0.124     7.558 r  top_i/clk_div_0/U0/clk_int_i_3/O
                         net (fo=32, routed)          1.626     9.184    top_i/clk_div_0/U0/clk_int_i_3_n_0
    SLICE_X4Y88          LUT5 (Prop_lut5_I1_O)        0.124     9.308 r  top_i/clk_div_0/U0/counter[10]_i_1/O
                         net (fo=1, routed)           0.000     9.308    top_i/clk_div_0/U0/counter_0[10]
    SLICE_X4Y88          FDCE                                         r  top_i/clk_div_0/U0/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.600    15.023    top_i/clk_div_0/U0/clk_in
    SLICE_X4Y88          FDCE                                         r  top_i/clk_div_0/U0/counter_reg[10]/C
                         clock pessimism              0.276    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X4Y88          FDCE (Setup_fdce_C_D)        0.031    15.294    top_i/clk_div_0/U0/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.294    
                         arrival time                          -9.308    
  -------------------------------------------------------------------
                         slack                                  5.986    

Slack (MET) :             6.003ns  (required time - arrival time)
  Source:                 top_i/clk_div_0/U0/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/clk_div_0/U0/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.964ns  (logic 0.890ns (22.450%)  route 3.074ns (77.550%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.722     5.325    top_i/clk_div_0/U0/clk_in
    SLICE_X6Y90          FDCE                                         r  top_i/clk_div_0/U0/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y90          FDCE (Prop_fdce_C_Q)         0.518     5.843 r  top_i/clk_div_0/U0/counter_reg[20]/Q
                         net (fo=2, routed)           1.001     6.844    top_i/clk_div_0/U0/counter[20]
    SLICE_X4Y91          LUT4 (Prop_lut4_I1_O)        0.124     6.968 r  top_i/clk_div_0/U0/clk_int_i_6/O
                         net (fo=1, routed)           0.416     7.384    top_i/clk_div_0/U0/clk_int_i_6_n_0
    SLICE_X4Y90          LUT5 (Prop_lut5_I4_O)        0.124     7.508 r  top_i/clk_div_0/U0/clk_int_i_2/O
                         net (fo=32, routed)          1.657     9.165    top_i/clk_div_0/U0/clk_int_i_2_n_0
    SLICE_X4Y86          LUT5 (Prop_lut5_I0_O)        0.124     9.289 r  top_i/clk_div_0/U0/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     9.289    top_i/clk_div_0/U0/counter_0[2]
    SLICE_X4Y86          FDCE                                         r  top_i/clk_div_0/U0/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.598    15.021    top_i/clk_div_0/U0/clk_in
    SLICE_X4Y86          FDCE                                         r  top_i/clk_div_0/U0/counter_reg[2]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X4Y86          FDCE (Setup_fdce_C_D)        0.031    15.292    top_i/clk_div_0/U0/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.292    
                         arrival time                          -9.289    
  -------------------------------------------------------------------
                         slack                                  6.003    

Slack (MET) :             6.004ns  (required time - arrival time)
  Source:                 top_i/clk_div_0/U0/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/clk_div_0/U0/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.962ns  (logic 0.890ns (22.465%)  route 3.072ns (77.535%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.722     5.325    top_i/clk_div_0/U0/clk_in
    SLICE_X6Y90          FDCE                                         r  top_i/clk_div_0/U0/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y90          FDCE (Prop_fdce_C_Q)         0.518     5.843 r  top_i/clk_div_0/U0/counter_reg[20]/Q
                         net (fo=2, routed)           1.001     6.844    top_i/clk_div_0/U0/counter[20]
    SLICE_X4Y91          LUT4 (Prop_lut4_I1_O)        0.124     6.968 r  top_i/clk_div_0/U0/clk_int_i_6/O
                         net (fo=1, routed)           0.416     7.384    top_i/clk_div_0/U0/clk_int_i_6_n_0
    SLICE_X4Y90          LUT5 (Prop_lut5_I4_O)        0.124     7.508 r  top_i/clk_div_0/U0/clk_int_i_2/O
                         net (fo=32, routed)          1.654     9.162    top_i/clk_div_0/U0/clk_int_i_2_n_0
    SLICE_X4Y86          LUT5 (Prop_lut5_I0_O)        0.124     9.286 r  top_i/clk_div_0/U0/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     9.286    top_i/clk_div_0/U0/counter_0[1]
    SLICE_X4Y86          FDCE                                         r  top_i/clk_div_0/U0/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.598    15.021    top_i/clk_div_0/U0/clk_in
    SLICE_X4Y86          FDCE                                         r  top_i/clk_div_0/U0/counter_reg[1]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X4Y86          FDCE (Setup_fdce_C_D)        0.029    15.290    top_i/clk_div_0/U0/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.290    
                         arrival time                          -9.286    
  -------------------------------------------------------------------
                         slack                                  6.004    

Slack (MET) :             6.070ns  (required time - arrival time)
  Source:                 top_i/clk_div_0/U0/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/clk_div_0/U0/counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.905ns  (logic 0.890ns (22.789%)  route 3.015ns (77.212%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.719     5.322    top_i/clk_div_0/U0/clk_in
    SLICE_X6Y86          FDCE                                         r  top_i/clk_div_0/U0/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDCE (Prop_fdce_C_Q)         0.518     5.840 r  top_i/clk_div_0/U0/counter_reg[4]/Q
                         net (fo=2, routed)           0.831     6.670    top_i/clk_div_0/U0/counter[4]
    SLICE_X4Y87          LUT4 (Prop_lut4_I1_O)        0.124     6.794 r  top_i/clk_div_0/U0/clk_int_i_8/O
                         net (fo=1, routed)           0.416     7.210    top_i/clk_div_0/U0/clk_int_i_8_n_0
    SLICE_X4Y86          LUT5 (Prop_lut5_I4_O)        0.124     7.334 r  top_i/clk_div_0/U0/clk_int_i_4/O
                         net (fo=32, routed)          1.769     9.103    top_i/clk_div_0/U0/clk_int_i_4_n_0
    SLICE_X4Y93          LUT5 (Prop_lut5_I2_O)        0.124     9.227 r  top_i/clk_div_0/U0/counter[31]_i_1/O
                         net (fo=1, routed)           0.000     9.227    top_i/clk_div_0/U0/counter_0[31]
    SLICE_X4Y93          FDCE                                         r  top_i/clk_div_0/U0/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.603    15.026    top_i/clk_div_0/U0/clk_in
    SLICE_X4Y93          FDCE                                         r  top_i/clk_div_0/U0/counter_reg[31]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X4Y93          FDCE (Setup_fdce_C_D)        0.031    15.297    top_i/clk_div_0/U0/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         15.297    
                         arrival time                          -9.227    
  -------------------------------------------------------------------
                         slack                                  6.070    

Slack (MET) :             6.128ns  (required time - arrival time)
  Source:                 top_i/clk_div_0/U0/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/clk_div_0/U0/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.888ns  (logic 0.890ns (22.890%)  route 2.998ns (77.110%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.722     5.325    top_i/clk_div_0/U0/clk_in
    SLICE_X6Y90          FDCE                                         r  top_i/clk_div_0/U0/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y90          FDCE (Prop_fdce_C_Q)         0.518     5.843 r  top_i/clk_div_0/U0/counter_reg[20]/Q
                         net (fo=2, routed)           1.001     6.844    top_i/clk_div_0/U0/counter[20]
    SLICE_X4Y91          LUT4 (Prop_lut4_I1_O)        0.124     6.968 r  top_i/clk_div_0/U0/clk_int_i_6/O
                         net (fo=1, routed)           0.416     7.384    top_i/clk_div_0/U0/clk_int_i_6_n_0
    SLICE_X4Y90          LUT5 (Prop_lut5_I4_O)        0.124     7.508 r  top_i/clk_div_0/U0/clk_int_i_2/O
                         net (fo=32, routed)          1.581     9.089    top_i/clk_div_0/U0/clk_int_i_2_n_0
    SLICE_X6Y88          LUT5 (Prop_lut5_I0_O)        0.124     9.213 r  top_i/clk_div_0/U0/counter[12]_i_1/O
                         net (fo=1, routed)           0.000     9.213    top_i/clk_div_0/U0/counter_0[12]
    SLICE_X6Y88          FDCE                                         r  top_i/clk_div_0/U0/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.600    15.023    top_i/clk_div_0/U0/clk_in
    SLICE_X6Y88          FDCE                                         r  top_i/clk_div_0/U0/counter_reg[12]/C
                         clock pessimism              0.276    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X6Y88          FDCE (Setup_fdce_C_D)        0.077    15.340    top_i/clk_div_0/U0/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.340    
                         arrival time                          -9.213    
  -------------------------------------------------------------------
                         slack                                  6.128    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 top_i/clk_div_0/U0/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/clk_div_0/U0/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.209ns (47.260%)  route 0.233ns (52.740%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.599     1.518    top_i/clk_div_0/U0/clk_in
    SLICE_X6Y86          FDCE                                         r  top_i/clk_div_0/U0/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDCE (Prop_fdce_C_Q)         0.164     1.682 f  top_i/clk_div_0/U0/counter_reg[0]/Q
                         net (fo=3, routed)           0.233     1.916    top_i/clk_div_0/U0/counter[0]
    SLICE_X6Y86          LUT1 (Prop_lut1_I0_O)        0.045     1.961 r  top_i/clk_div_0/U0/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.961    top_i/clk_div_0/U0/counter_0[0]
    SLICE_X6Y86          FDCE                                         r  top_i/clk_div_0/U0/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.869     2.034    top_i/clk_div_0/U0/clk_in
    SLICE_X6Y86          FDCE                                         r  top_i/clk_div_0/U0/counter_reg[0]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X6Y86          FDCE (Hold_fdce_C_D)         0.121     1.639    top_i/clk_div_0/U0/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 top_i/clk_div_0/U0/clk_int_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/clk_div_0/U0/clk_int_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.209ns (46.721%)  route 0.238ns (53.279%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.602     1.521    top_i/clk_div_0/U0/clk_in
    SLICE_X6Y90          FDPE                                         r  top_i/clk_div_0/U0/clk_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y90          FDPE (Prop_fdpe_C_Q)         0.164     1.685 r  top_i/clk_div_0/U0/clk_int_reg/Q
                         net (fo=36, routed)          0.238     1.924    top_i/clk_div_0/U0/clk_out
    SLICE_X6Y90          LUT5 (Prop_lut5_I4_O)        0.045     1.969 r  top_i/clk_div_0/U0/clk_int_i_1/O
                         net (fo=1, routed)           0.000     1.969    top_i/clk_div_0/U0/clk_int_i_1_n_0
    SLICE_X6Y90          FDPE                                         r  top_i/clk_div_0/U0/clk_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.873     2.038    top_i/clk_div_0/U0/clk_in
    SLICE_X6Y90          FDPE                                         r  top_i/clk_div_0/U0/clk_int_reg/C
                         clock pessimism             -0.516     1.521    
    SLICE_X6Y90          FDPE (Hold_fdpe_C_D)         0.120     1.641    top_i/clk_div_0/U0/clk_int_reg
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 top_i/clk_div_0/U0/counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/clk_div_0/U0/counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.231ns (46.256%)  route 0.268ns (53.744%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.602     1.521    top_i/clk_div_0/U0/clk_in
    SLICE_X4Y90          FDCE                                         r  top_i/clk_div_0/U0/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  top_i/clk_div_0/U0/counter_reg[19]/Q
                         net (fo=2, routed)           0.134     1.796    top_i/clk_div_0/U0/counter[19]
    SLICE_X4Y90          LUT5 (Prop_lut5_I1_O)        0.045     1.841 r  top_i/clk_div_0/U0/clk_int_i_2/O
                         net (fo=32, routed)          0.135     1.976    top_i/clk_div_0/U0/clk_int_i_2_n_0
    SLICE_X4Y90          LUT5 (Prop_lut5_I0_O)        0.045     2.021 r  top_i/clk_div_0/U0/counter[19]_i_1/O
                         net (fo=1, routed)           0.000     2.021    top_i/clk_div_0/U0/counter_0[19]
    SLICE_X4Y90          FDCE                                         r  top_i/clk_div_0/U0/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.873     2.038    top_i/clk_div_0/U0/clk_in
    SLICE_X4Y90          FDCE                                         r  top_i/clk_div_0/U0/counter_reg[19]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X4Y90          FDCE (Hold_fdce_C_D)         0.092     1.613    top_i/clk_div_0/U0/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 top_i/clk_div_0/U0/counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/clk_div_0/U0/counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.231ns (44.053%)  route 0.293ns (55.947%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.602     1.521    top_i/clk_div_0/U0/clk_in
    SLICE_X4Y92          FDCE                                         r  top_i/clk_div_0/U0/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  top_i/clk_div_0/U0/counter_reg[25]/Q
                         net (fo=2, routed)           0.135     1.797    top_i/clk_div_0/U0/counter[25]
    SLICE_X4Y92          LUT5 (Prop_lut5_I3_O)        0.045     1.842 r  top_i/clk_div_0/U0/clk_int_i_3/O
                         net (fo=32, routed)          0.159     2.001    top_i/clk_div_0/U0/clk_int_i_3_n_0
    SLICE_X4Y92          LUT5 (Prop_lut5_I1_O)        0.045     2.046 r  top_i/clk_div_0/U0/counter[27]_i_1/O
                         net (fo=1, routed)           0.000     2.046    top_i/clk_div_0/U0/counter_0[27]
    SLICE_X4Y92          FDCE                                         r  top_i/clk_div_0/U0/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.873     2.038    top_i/clk_div_0/U0/clk_in
    SLICE_X4Y92          FDCE                                         r  top_i/clk_div_0/U0/counter_reg[27]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X4Y92          FDCE (Hold_fdce_C_D)         0.092     1.613    top_i/clk_div_0/U0/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 top_i/clk_div_0/U0/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/clk_div_0/U0/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.231ns (40.253%)  route 0.343ns (59.747%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.599     1.518    top_i/clk_div_0/U0/clk_in
    SLICE_X4Y86          FDCE                                         r  top_i/clk_div_0/U0/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDCE (Prop_fdce_C_Q)         0.141     1.659 f  top_i/clk_div_0/U0/counter_reg[2]/Q
                         net (fo=2, routed)           0.187     1.847    top_i/clk_div_0/U0/counter[2]
    SLICE_X4Y86          LUT5 (Prop_lut5_I0_O)        0.045     1.892 r  top_i/clk_div_0/U0/clk_int_i_4/O
                         net (fo=32, routed)          0.156     2.047    top_i/clk_div_0/U0/clk_int_i_4_n_0
    SLICE_X6Y86          LUT5 (Prop_lut5_I2_O)        0.045     2.092 r  top_i/clk_div_0/U0/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     2.092    top_i/clk_div_0/U0/counter_0[4]
    SLICE_X6Y86          FDCE                                         r  top_i/clk_div_0/U0/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.869     2.034    top_i/clk_div_0/U0/clk_in
    SLICE_X6Y86          FDCE                                         r  top_i/clk_div_0/U0/counter_reg[4]/C
                         clock pessimism             -0.500     1.533    
    SLICE_X6Y86          FDCE (Hold_fdce_C_D)         0.120     1.653    top_i/clk_div_0/U0/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 top_i/clk_div_0/U0/counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/clk_div_0/U0/counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.231ns (41.614%)  route 0.324ns (58.386%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.602     1.521    top_i/clk_div_0/U0/clk_in
    SLICE_X4Y92          FDCE                                         r  top_i/clk_div_0/U0/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  top_i/clk_div_0/U0/counter_reg[25]/Q
                         net (fo=2, routed)           0.135     1.797    top_i/clk_div_0/U0/counter[25]
    SLICE_X4Y92          LUT5 (Prop_lut5_I3_O)        0.045     1.842 r  top_i/clk_div_0/U0/clk_int_i_3/O
                         net (fo=32, routed)          0.189     2.031    top_i/clk_div_0/U0/clk_int_i_3_n_0
    SLICE_X4Y93          LUT5 (Prop_lut5_I1_O)        0.045     2.076 r  top_i/clk_div_0/U0/counter[31]_i_1/O
                         net (fo=1, routed)           0.000     2.076    top_i/clk_div_0/U0/counter_0[31]
    SLICE_X4Y93          FDCE                                         r  top_i/clk_div_0/U0/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.874     2.039    top_i/clk_div_0/U0/clk_in
    SLICE_X4Y93          FDCE                                         r  top_i/clk_div_0/U0/counter_reg[31]/C
                         clock pessimism             -0.500     1.538    
    SLICE_X4Y93          FDCE (Hold_fdce_C_D)         0.092     1.630    top_i/clk_div_0/U0/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 top_i/clk_div_0/U0/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/clk_div_0/U0/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.231ns (41.062%)  route 0.332ns (58.938%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.599     1.518    top_i/clk_div_0/U0/clk_in
    SLICE_X4Y86          FDCE                                         r  top_i/clk_div_0/U0/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDCE (Prop_fdce_C_Q)         0.141     1.659 f  top_i/clk_div_0/U0/counter_reg[2]/Q
                         net (fo=2, routed)           0.187     1.847    top_i/clk_div_0/U0/counter[2]
    SLICE_X4Y86          LUT5 (Prop_lut5_I0_O)        0.045     1.892 r  top_i/clk_div_0/U0/clk_int_i_4/O
                         net (fo=32, routed)          0.144     2.036    top_i/clk_div_0/U0/clk_int_i_4_n_0
    SLICE_X4Y86          LUT5 (Prop_lut5_I2_O)        0.045     2.081 r  top_i/clk_div_0/U0/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     2.081    top_i/clk_div_0/U0/counter_0[3]
    SLICE_X4Y86          FDCE                                         r  top_i/clk_div_0/U0/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.869     2.034    top_i/clk_div_0/U0/clk_in
    SLICE_X4Y86          FDCE                                         r  top_i/clk_div_0/U0/counter_reg[3]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X4Y86          FDCE (Hold_fdce_C_D)         0.092     1.610    top_i/clk_div_0/U0/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 top_i/clk_div_0/U0/counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/clk_div_0/U0/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.231ns (38.014%)  route 0.377ns (61.986%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.601     1.520    top_i/clk_div_0/U0/clk_in
    SLICE_X4Y88          FDCE                                         r  top_i/clk_div_0/U0/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDCE (Prop_fdce_C_Q)         0.141     1.661 f  top_i/clk_div_0/U0/counter_reg[9]/Q
                         net (fo=2, routed)           0.187     1.849    top_i/clk_div_0/U0/counter[9]
    SLICE_X4Y88          LUT5 (Prop_lut5_I3_O)        0.045     1.894 r  top_i/clk_div_0/U0/clk_int_i_5/O
                         net (fo=32, routed)          0.189     2.083    top_i/clk_div_0/U0/clk_int_i_5_n_0
    SLICE_X6Y88          LUT5 (Prop_lut5_I3_O)        0.045     2.128 r  top_i/clk_div_0/U0/counter[12]_i_1/O
                         net (fo=1, routed)           0.000     2.128    top_i/clk_div_0/U0/counter_0[12]
    SLICE_X6Y88          FDCE                                         r  top_i/clk_div_0/U0/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.872     2.037    top_i/clk_div_0/U0/clk_in
    SLICE_X6Y88          FDCE                                         r  top_i/clk_div_0/U0/counter_reg[12]/C
                         clock pessimism             -0.500     1.536    
    SLICE_X6Y88          FDCE (Hold_fdce_C_D)         0.120     1.656    top_i/clk_div_0/U0/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 top_i/clk_div_0/U0/counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/clk_div_0/U0/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.231ns (37.975%)  route 0.377ns (62.025%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.602     1.521    top_i/clk_div_0/U0/clk_in
    SLICE_X4Y92          FDCE                                         r  top_i/clk_div_0/U0/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  top_i/clk_div_0/U0/counter_reg[25]/Q
                         net (fo=2, routed)           0.135     1.797    top_i/clk_div_0/U0/counter[25]
    SLICE_X4Y92          LUT5 (Prop_lut5_I3_O)        0.045     1.842 r  top_i/clk_div_0/U0/clk_int_i_3/O
                         net (fo=32, routed)          0.242     2.085    top_i/clk_div_0/U0/clk_int_i_3_n_0
    SLICE_X6Y91          LUT5 (Prop_lut5_I1_O)        0.045     2.130 r  top_i/clk_div_0/U0/counter[24]_i_1/O
                         net (fo=1, routed)           0.000     2.130    top_i/clk_div_0/U0/counter_0[24]
    SLICE_X6Y91          FDCE                                         r  top_i/clk_div_0/U0/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.873     2.038    top_i/clk_div_0/U0/clk_in
    SLICE_X6Y91          FDCE                                         r  top_i/clk_div_0/U0/counter_reg[24]/C
                         clock pessimism             -0.500     1.537    
    SLICE_X6Y91          FDCE (Hold_fdce_C_D)         0.120     1.657    top_i/clk_div_0/U0/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 top_i/clk_div_0/U0/counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/clk_div_0/U0/counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.231ns (37.718%)  route 0.381ns (62.282%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.602     1.521    top_i/clk_div_0/U0/clk_in
    SLICE_X4Y90          FDCE                                         r  top_i/clk_div_0/U0/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  top_i/clk_div_0/U0/counter_reg[19]/Q
                         net (fo=2, routed)           0.134     1.796    top_i/clk_div_0/U0/counter[19]
    SLICE_X4Y90          LUT5 (Prop_lut5_I1_O)        0.045     1.841 r  top_i/clk_div_0/U0/clk_int_i_2/O
                         net (fo=32, routed)          0.248     2.089    top_i/clk_div_0/U0/clk_int_i_2_n_0
    SLICE_X6Y90          LUT5 (Prop_lut5_I0_O)        0.045     2.134 r  top_i/clk_div_0/U0/counter[20]_i_1/O
                         net (fo=1, routed)           0.000     2.134    top_i/clk_div_0/U0/counter_0[20]
    SLICE_X6Y90          FDCE                                         r  top_i/clk_div_0/U0/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.873     2.038    top_i/clk_div_0/U0/clk_in
    SLICE_X6Y90          FDCE                                         r  top_i/clk_div_0/U0/counter_reg[20]/C
                         clock pessimism             -0.500     1.537    
    SLICE_X6Y90          FDCE (Hold_fdce_C_D)         0.121     1.658    top_i/clk_div_0/U0/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           2.134    
  -------------------------------------------------------------------
                         slack                                  0.475    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_100mhz_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X6Y90     top_i/clk_div_0/U0/clk_int_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y89     top_i/clk_div_0/U0/counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y89     top_i/clk_div_0/U0/counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y89     top_i/clk_div_0/U0/counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y89     top_i/clk_div_0/U0/counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y90     top_i/clk_div_0/U0/counter_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y90     top_i/clk_div_0/U0/counter_reg[18]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y90     top_i/clk_div_0/U0/counter_reg[19]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y86     top_i/clk_div_0/U0/counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y93     top_i/clk_div_0/U0/counter_reg[29]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y93     top_i/clk_div_0/U0/counter_reg[30]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y93     top_i/clk_div_0/U0/counter_reg[31]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X6Y90     top_i/clk_div_0/U0/clk_int_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y89     top_i/clk_div_0/U0/counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y89     top_i/clk_div_0/U0/counter_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y89     top_i/clk_div_0/U0/counter_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y89     top_i/clk_div_0/U0/counter_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y90     top_i/clk_div_0/U0/counter_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y90     top_i/clk_div_0/U0/counter_reg[18]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X6Y90     top_i/clk_div_0/U0/clk_int_reg/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X6Y90     top_i/clk_div_0/U0/clk_int_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y89     top_i/clk_div_0/U0/counter_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y89     top_i/clk_div_0/U0/counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y89     top_i/clk_div_0/U0/counter_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y89     top_i/clk_div_0/U0/counter_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y89     top_i/clk_div_0/U0/counter_reg[15]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y89     top_i/clk_div_0/U0/counter_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y89     top_i/clk_div_0/U0/counter_reg[16]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y89     top_i/clk_div_0/U0/counter_reg[16]/C



