<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.16"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>DA16200 SDK: dx_env.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">DA16200 SDK
   &#160;<span id="projectnumber">3.1.0</span>
   </div>
   <div id="projectbrief">Ultra-low power Wi-Fi SoC</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.16 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_4270bfced15e0e73154b13468c7c9ad9.html">core</a></li><li class="navelem"><a class="el" href="dir_ddeab0661943ca2a344224c1b2445b85.html">system</a></li><li class="navelem"><a class="el" href="dir_f174d6fae4e7f56ff8cc49434bec835f.html">include</a></li><li class="navelem"><a class="el" href="dir_19856d13d7eeacf102662a81299c9c23.html">crypto</a></li><li class="navelem"><a class="el" href="dir_c2b272b3daff5b986c2c0fc845762f68.html">shared</a></li><li class="navelem"><a class="el" href="dir_f8ebf4bc13dadc8b619000bdc4a833a2.html">hw</a></li><li class="navelem"><a class="el" href="dir_8d8d4fdffed50b520c81d1414aefaa28.html">include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">dx_env.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*****************************************************************************</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">* The confidential and proprietary information contained in this file may    *</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">* only be used by a person authorised under and to the extent permitted      *</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">* by a subsisting licensing agreement from ARM Limited or its affiliates.    *</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">*   (C) COPYRIGHT [2001-2017] ARM Limited or its affiliates.                 *</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">*       ALL RIGHTS RESERVED                                                  *</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">* This entire notice must be reproduced on all copies of this file           *</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">* and copies of this file may only be made by a person if such person is     *</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">* permitted to do so under the terms of a subsisting license agreement       *</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">* from ARM Limited or its affiliates.                                        *</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">*****************************************************************************/</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160; </div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#ifndef __DX_ENV_H__</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#define __DX_ENV_H__</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160; </div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">// --------------------------------------</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">// BLOCK: FPGA_ENV_REGS</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">// --------------------------------------</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#define DX_ENV_PKA_DEBUG_MODE_REG_OFFSET   0x024UL</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#define DX_ENV_PKA_DEBUG_MODE_VALUE_BIT_SHIFT   0x0UL</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#define DX_ENV_PKA_DEBUG_MODE_VALUE_BIT_SIZE    0x1UL</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#define DX_ENV_SCAN_MODE_REG_OFFSET   0x030UL</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#define DX_ENV_SCAN_MODE_VALUE_BIT_SHIFT    0x0UL</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#define DX_ENV_SCAN_MODE_VALUE_BIT_SIZE     0x1UL</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#define DX_ENV_CC_ALLOW_SCAN_REG_OFFSET   0x034UL</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#define DX_ENV_CC_ALLOW_SCAN_VALUE_BIT_SHIFT    0x0UL</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#define DX_ENV_CC_ALLOW_SCAN_VALUE_BIT_SIZE     0x1UL</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#define DX_ENV_CC_HOST_INT_REG_OFFSET   0x0A0UL     </span><span class="comment">/* TEST for FCI */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#define DX_ENV_CC_HOST_INT_VALUE_BIT_SHIFT  0x0UL</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#define DX_ENV_CC_HOST_INT_VALUE_BIT_SIZE   0x1UL</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#define DX_ENV_CC_PUB_HOST_INT_REG_OFFSET   0x0A4UL</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#define DX_ENV_CC_PUB_HOST_INT_VALUE_BIT_SHIFT  0x0UL</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#define DX_ENV_CC_PUB_HOST_INT_VALUE_BIT_SIZE   0x1UL</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#define DX_ENV_CC_RST_N_REG_OFFSET   0x0E4UL        </span><span class="comment">/* TEST for FCI : Warm 0xA8 -&gt; 0xE4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#define DX_ENV_CC_RST_N_VALUE_BIT_SHIFT     0x0UL</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#define DX_ENV_CC_RST_N_VALUE_BIT_SIZE  0x1UL</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#define DX_ENV_RST_OVERRIDE_REG_OFFSET   0x0ACUL</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#define DX_ENV_RST_OVERRIDE_VALUE_BIT_SHIFT     0x0UL</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#define DX_ENV_RST_OVERRIDE_VALUE_BIT_SIZE  0x1UL</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#define DX_ENV_CC_POR_N_ADDR_REG_OFFSET   0x0E0UL</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#define DX_ENV_CC_POR_N_ADDR_VALUE_BIT_SHIFT    0x0UL</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#define DX_ENV_CC_POR_N_ADDR_VALUE_BIT_SIZE     0x1UL</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#define DX_ENV_CC_COLD_RST_REG_OFFSET   0x0E8UL     </span><span class="comment">/* TEST for FCI : Cold 0xFC -&gt; 0xE8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#define DX_ENV_CC_COLD_RST_VALUE_BIT_SHIFT  0x0UL</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#define DX_ENV_CC_COLD_RST_VALUE_BIT_SIZE   0x1UL</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#define DX_ENV_OTP_FILTER_OFF_REG_OFFSET   0x100UL  </span><span class="comment">/* TEST for FCI : added */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#define DX_ENV_OTP_FILTER_OFF_VALUE_BIT_SHIFT  0x0UL</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#define DX_ENV_OTP_FILTER_OFF_VALUE_BIT_SIZE   0x1UL</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#define DX_ENV_DUMMY_ADDR_REG_OFFSET   0x108UL</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#define DX_ENV_DUMMY_ADDR_VALUE_BIT_SHIFT   0x0UL</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#define DX_ENV_DUMMY_ADDR_VALUE_BIT_SIZE    0x20UL</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#define DX_ENV_COUNTER_CLR_REG_OFFSET   0x118UL</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#define DX_ENV_COUNTER_CLR_VALUE_BIT_SHIFT  0x0UL</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#define DX_ENV_COUNTER_CLR_VALUE_BIT_SIZE   0x1UL</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#define DX_ENV_COUNTER_RD_REG_OFFSET   0x11CUL</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#define DX_ENV_COUNTER_RD_VALUE_BIT_SHIFT   0x0UL</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#define DX_ENV_COUNTER_RD_VALUE_BIT_SIZE    0x20UL</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#define DX_ENV_RNG_DEBUG_ENABLE_REG_OFFSET   0x430UL</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#define DX_ENV_RNG_DEBUG_ENABLE_VALUE_BIT_SHIFT     0x0UL</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#define DX_ENV_RNG_DEBUG_ENABLE_VALUE_BIT_SIZE  0x1UL</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#define DX_ENV_CC_LCS_REG_OFFSET   0x43CUL</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#define DX_ENV_CC_LCS_VALUE_BIT_SHIFT   0x0UL</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#define DX_ENV_CC_LCS_VALUE_BIT_SIZE    0x8UL</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#define DX_ENV_CC_IS_CM_DM_SECURE_RMA_REG_OFFSET   0x440UL</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#define DX_ENV_CC_IS_CM_DM_SECURE_RMA_IS_CM_BIT_SHIFT   0x0UL</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#define DX_ENV_CC_IS_CM_DM_SECURE_RMA_IS_CM_BIT_SIZE    0x1UL</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#define DX_ENV_CC_IS_CM_DM_SECURE_RMA_IS_DM_BIT_SHIFT   0x1UL</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#define DX_ENV_CC_IS_CM_DM_SECURE_RMA_IS_DM_BIT_SIZE    0x1UL</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#define DX_ENV_CC_IS_CM_DM_SECURE_RMA_IS_SECURE_BIT_SHIFT   0x2UL</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#define DX_ENV_CC_IS_CM_DM_SECURE_RMA_IS_SECURE_BIT_SIZE    0x1UL</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#define DX_ENV_CC_IS_CM_DM_SECURE_RMA_IS_RMA_BIT_SHIFT  0x3UL</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#define DX_ENV_CC_IS_CM_DM_SECURE_RMA_IS_RMA_BIT_SIZE   0x1UL</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#define DX_ENV_DCU_EN_REG_OFFSET   0x444UL</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">#define DX_ENV_DCU_EN_VALUE_BIT_SHIFT   0x0UL</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">#define DX_ENV_DCU_EN_VALUE_BIT_SIZE    0x20UL</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">#define DX_ENV_CC_LCS_IS_VALID_REG_OFFSET   0x448UL</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">#define DX_ENV_CC_LCS_IS_VALID_VALUE_BIT_SHIFT  0x0UL</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">#define DX_ENV_CC_LCS_IS_VALID_VALUE_BIT_SIZE   0x1UL</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">#define DX_ENV_POWER_DOWN_REG_OFFSET   0x478UL</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#define DX_ENV_POWER_DOWN_VALUE_BIT_SHIFT   0x0UL</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#define DX_ENV_POWER_DOWN_VALUE_BIT_SIZE    0x20UL</span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">#define DX_ENV_DCU_H_EN_REG_OFFSET   0x484UL</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#define DX_ENV_DCU_H_EN_VALUE_BIT_SHIFT     0x0UL</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#define DX_ENV_DCU_H_EN_VALUE_BIT_SIZE  0x20UL</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">#define DX_ENV_VERSION_REG_OFFSET   0x488UL</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">#define DX_ENV_VERSION_VALUE_BIT_SHIFT  0x0UL</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">#define DX_ENV_VERSION_VALUE_BIT_SIZE   0x20UL</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#define DX_ENV_ROSC_WRITE_REG_OFFSET   0x48CUL</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">#define DX_ENV_ROSC_WRITE_VALUE_BIT_SHIFT   0x0UL</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">#define DX_ENV_ROSC_WRITE_VALUE_BIT_SIZE    0x1UL</span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">#define DX_ENV_ROSC_ADDR_REG_OFFSET   0x490UL</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">#define DX_ENV_ROSC_ADDR_VALUE_BIT_SHIFT    0x0UL</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">#define DX_ENV_ROSC_ADDR_VALUE_BIT_SIZE     0x8UL</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">#define DX_ENV_RESET_SESSION_KEY_REG_OFFSET   0x494UL</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">#define DX_ENV_RESET_SESSION_KEY_VALUE_BIT_SHIFT    0x0UL</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">#define DX_ENV_RESET_SESSION_KEY_VALUE_BIT_SIZE     0x1UL</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">#define DX_ENV_SESSION_KEY_0_REG_OFFSET   0x4A0UL</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">#define DX_ENV_SESSION_KEY_0_VALUE_BIT_SHIFT    0x0UL</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">#define DX_ENV_SESSION_KEY_0_VALUE_BIT_SIZE     0x20UL</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">#define DX_ENV_SESSION_KEY_1_REG_OFFSET   0x4A4UL</span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">#define DX_ENV_SESSION_KEY_1_VALUE_BIT_SHIFT    0x0UL</span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">#define DX_ENV_SESSION_KEY_1_VALUE_BIT_SIZE     0x20UL</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">#define DX_ENV_SESSION_KEY_2_REG_OFFSET   0x4A8UL</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">#define DX_ENV_SESSION_KEY_2_VALUE_BIT_SHIFT    0x0UL</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor">#define DX_ENV_SESSION_KEY_2_VALUE_BIT_SIZE     0x20UL</span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">#define DX_ENV_SESSION_KEY_3_REG_OFFSET   0x4ACUL</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">#define DX_ENV_SESSION_KEY_3_VALUE_BIT_SHIFT    0x0UL</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">#define DX_ENV_SESSION_KEY_3_VALUE_BIT_SIZE     0x20UL</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">#define DX_ENV_SESSION_KEY_VALID_REG_OFFSET   0x4B0UL</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">#define DX_ENV_SESSION_KEY_VALID_VALUE_BIT_SHIFT    0x0UL</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">#define DX_ENV_SESSION_KEY_VALID_VALUE_BIT_SIZE     0x1UL</span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">#define DX_ENV_SPIDEN_REG_OFFSET   0x4D0UL</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor">#define DX_ENV_SPIDEN_VALUE_BIT_SHIFT   0x0UL</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">#define DX_ENV_SPIDEN_VALUE_BIT_SIZE    0x1UL</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">#define DX_ENV_AXIM_USER_PARAMS_REG_OFFSET   0x600UL</span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">#define DX_ENV_AXIM_USER_PARAMS_ARUSER_BIT_SHIFT    0x0UL</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">#define DX_ENV_AXIM_USER_PARAMS_ARUSER_BIT_SIZE     0x5UL</span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">#define DX_ENV_AXIM_USER_PARAMS_AWUSER_BIT_SHIFT    0x5UL</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">#define DX_ENV_AXIM_USER_PARAMS_AWUSER_BIT_SIZE     0x5UL</span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">#define DX_ENV_SECURITY_MODE_OVERRIDE_REG_OFFSET   0x604UL</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">#define DX_ENV_SECURITY_MODE_OVERRIDE_AWPROT_NS_BIT_BIT_SHIFT   0x0UL</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#define DX_ENV_SECURITY_MODE_OVERRIDE_AWPROT_NS_BIT_BIT_SIZE    0x1UL</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">#define DX_ENV_SECURITY_MODE_OVERRIDE_AWPROT_NS_OVERRIDE_BIT_SHIFT  0x1UL</span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#define DX_ENV_SECURITY_MODE_OVERRIDE_AWPROT_NS_OVERRIDE_BIT_SIZE   0x1UL</span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">#define DX_ENV_SECURITY_MODE_OVERRIDE_ARPROT_NS_BIT_BIT_SHIFT   0x2UL</span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor">#define DX_ENV_SECURITY_MODE_OVERRIDE_ARPROT_NS_BIT_BIT_SIZE    0x1UL</span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">#define DX_ENV_SECURITY_MODE_OVERRIDE_ARPROT_NS_OVERRIDE_BIT_SHIFT  0x3UL</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">#define DX_ENV_SECURITY_MODE_OVERRIDE_ARPROT_NS_OVERRIDE_BIT_SIZE   0x1UL</span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">#define DX_ENV_SRAM_ENABLE_REG_OFFSET   0x608UL</span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">#define DX_ENV_SRAM_ENABLE_VALUE_BIT_SHIFT  0x0UL</span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">#define DX_ENV_SRAM_ENABLE_VALUE_BIT_SIZE   0x1UL</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">#define DX_ENV_APB_FIPS_ADDR_REG_OFFSET   0x650UL</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">#define DX_ENV_APB_FIPS_ADDR_VALUE_BIT_SHIFT    0x0UL</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#define DX_ENV_APB_FIPS_ADDR_VALUE_BIT_SIZE     0xCUL</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">#define DX_ENV_APB_FIPS_VAL_REG_OFFSET   0x654UL</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#define DX_ENV_APB_FIPS_VAL_VALUE_BIT_SHIFT     0x0UL</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor">#define DX_ENV_APB_FIPS_VAL_VALUE_BIT_SIZE  0x20UL</span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">#define DX_ENV_APB_FIPS_MASK_REG_OFFSET   0x658UL</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">#define DX_ENV_APB_FIPS_MASK_VALUE_BIT_SHIFT    0x0UL</span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">#define DX_ENV_APB_FIPS_MASK_VALUE_BIT_SIZE     0x20UL</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">#define DX_ENV_APB_FIPS_CNT_REG_OFFSET   0x65CUL</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#define DX_ENV_APB_FIPS_CNT_VALUE_BIT_SHIFT     0x0UL</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">#define DX_ENV_APB_FIPS_CNT_VALUE_BIT_SIZE  0x20UL</span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">#define DX_ENV_APB_FIPS_NEW_ADDR_REG_OFFSET   0x660UL</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">#define DX_ENV_APB_FIPS_NEW_ADDR_VALUE_BIT_SHIFT    0x0UL</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">#define DX_ENV_APB_FIPS_NEW_ADDR_VALUE_BIT_SIZE     0xCUL</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor">#define DX_ENV_APB_FIPS_NEW_VAL_REG_OFFSET   0x664UL</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">#define DX_ENV_APB_FIPS_NEW_VAL_VALUE_BIT_SHIFT     0x0UL</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor">#define DX_ENV_APB_FIPS_NEW_VAL_VALUE_BIT_SIZE  0x20UL</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor">#define DX_ENV_APB_PPROT_OVERRIDE_REG_OFFSET   0x668UL</span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">#define DX_ENV_APB_PPROT_OVERRIDE_PPROT_OVERRIDE_VAL_BIT_SHIFT  0x0UL</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">#define DX_ENV_APB_PPROT_OVERRIDE_PPROT_OVERRIDE_VAL_BIT_SIZE   0x3UL</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">#define DX_ENV_APB_PPROT_OVERRIDE_PPROT_OVERRIDE_CNTL_BIT_SHIFT     0x3UL</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">#define DX_ENV_APB_PPROT_OVERRIDE_PPROT_OVERRIDE_CNTL_BIT_SIZE  0x1UL</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor">#define DX_ENV_APBSC_FIPS_ADDR_REG_OFFSET   0x670UL</span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">#define DX_ENV_APBSC_FIPS_ADDR_VALUE_BIT_SHIFT  0x0UL</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">#define DX_ENV_APBSC_FIPS_ADDR_VALUE_BIT_SIZE   0xCUL</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">#define DX_ENV_APBSC_FIPS_VAL_REG_OFFSET   0x674UL</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor">#define DX_ENV_APBSC_FIPS_VAL_VALUE_BIT_SHIFT   0x0UL</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">#define DX_ENV_APBSC_FIPS_VAL_VALUE_BIT_SIZE    0x20UL</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor">#define DX_ENV_APBSC_FIPS_MASK_REG_OFFSET   0x678UL</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">#define DX_ENV_APBSC_FIPS_MASK_VALUE_BIT_SHIFT  0x0UL</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor">#define DX_ENV_APBSC_FIPS_MASK_VALUE_BIT_SIZE   0x20UL</span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">#define DX_ENV_APBSC_FIPS_CNT_REG_OFFSET   0x67CUL</span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">#define DX_ENV_APBSC_FIPS_CNT_VALUE_BIT_SHIFT   0x0UL</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor">#define DX_ENV_APBSC_FIPS_CNT_VALUE_BIT_SIZE    0x20UL</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">#define DX_ENV_APBSC_FIPS_NEW_ADDR_REG_OFFSET   0x680UL</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor">#define DX_ENV_APBSC_FIPS_NEW_ADDR_VALUE_BIT_SHIFT  0x0UL</span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">#define DX_ENV_APBSC_FIPS_NEW_ADDR_VALUE_BIT_SIZE   0xCUL</span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor">#define DX_ENV_APBSC_FIPS_NEW_VAL_REG_OFFSET   0x684UL</span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor">#define DX_ENV_APBSC_FIPS_NEW_VAL_VALUE_BIT_SHIFT   0x0UL</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor">#define DX_ENV_APBSC_FIPS_NEW_VAL_VALUE_BIT_SIZE    0x20UL</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">#define DX_ENV_APBSC_PPROT_OVERRIDE_REG_OFFSET   0x688UL</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor">#define DX_ENV_APBSC_PPROT_OVERRIDE_PPROT_OVERRIDE_VAL_BIT_SHIFT    0x0UL</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">#define DX_ENV_APBSC_PPROT_OVERRIDE_PPROT_OVERRIDE_VAL_BIT_SIZE     0x3UL</span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor">#define DX_ENV_APBSC_PPROT_OVERRIDE_PPROT_OVERRIDE_CNTL_BIT_SHIFT   0x3UL</span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor">#define DX_ENV_APBSC_PPROT_OVERRIDE_PPROT_OVERRIDE_CNTL_BIT_SIZE    0x1UL</span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor">#define DX_ENV_AO_CC_GPPC_REG_OFFSET   0x700UL</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor">#define DX_ENV_AO_CC_GPPC_VALUE_BIT_SHIFT   0x0UL</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">#define DX_ENV_AO_CC_GPPC_VALUE_BIT_SIZE    0x8UL</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor">#define DX_ENV_AHBM_HPROT_OVERRIDE_REG_OFFSET   0x704UL</span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor">#define DX_ENV_AHBM_HPROT_OVERRIDE_PPROT_OVERRIDE_VAL_BIT_SHIFT     0x0UL</span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor">#define DX_ENV_AHBM_HPROT_OVERRIDE_PPROT_OVERRIDE_VAL_BIT_SIZE  0x3UL</span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">#define DX_ENV_AHBM_HPROT_OVERRIDE_PPROT_OVERRIDE_CNTL_BIT_SHIFT    0x3UL</span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">#define DX_ENV_AHBM_HPROT_OVERRIDE_PPROT_OVERRIDE_CNTL_BIT_SIZE     0x1UL</span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor">#define DX_ENV_CC_IS_IDLE_REG_OFFSET   0x708UL</span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">#define DX_ENV_CC_IS_IDLE_VALUE_BIT_SHIFT   0x0UL</span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor">#define DX_ENV_CC_IS_IDLE_VALUE_BIT_SIZE    0x1UL</span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor">#define DX_ENV_CC_POWERDOWN_RDY_REG_OFFSET   0x70CUL</span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor">#define DX_ENV_CC_POWERDOWN_RDY_VALUE_BIT_SHIFT     0x0UL</span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor">#define DX_ENV_CC_POWERDOWN_RDY_VALUE_BIT_SIZE  0x1UL</span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor">#define DX_ENV_CC_STATIC_CFG_REG_OFFSET   0x710UL</span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor">#define DX_ENV_CC_STATIC_CFG_USER_OTP_FILTERING_DISABLE_BIT_SHIFT   0x0UL</span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor">#define DX_ENV_CC_STATIC_CFG_USER_OTP_FILTERING_DISABLE_BIT_SIZE    0x1UL</span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor">#define DX_ENV_CC_STATIC_CFG_REMOVE_GHASH_ENGINE_BIT_SHIFT  0x1UL</span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor">#define DX_ENV_CC_STATIC_CFG_REMOVE_GHASH_ENGINE_BIT_SIZE   0x1UL</span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor">#define DX_ENV_CC_STATIC_CFG_REMOVE_CHACHA_ENGINE_BIT_SHIFT 0x2UL</span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor">#define DX_ENV_CC_STATIC_CFG_REMOVE_CHACHA_ENGINE_BIT_SIZE  0x1UL</span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor">#define DX_ENV_FUSE_AIB_1K_OFFSET_REG_OFFSET   0x714UL</span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor">#define DX_ENV_FUSE_AIB_1K_OFFSET_VALUE_BIT_SHIFT   0x0UL</span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor">#define DX_ENV_FUSE_AIB_1K_OFFSET_VALUE_BIT_SIZE    0x2UL</span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor">#define DX_ENV_CC_IS_IDLE_CNTR_REG_OFFSET   0x720UL</span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor">#define DX_ENV_CC_IS_IDLE_CNTR_VALUE_BIT_SHIFT  0x0UL</span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor">#define DX_ENV_CC_IS_IDLE_CNTR_VALUE_BIT_SIZE   0x20UL</span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160; </div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="comment">// --------------------------------------</span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="comment">// BLOCK: ENV_CC_MEMORIES</span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="comment">// --------------------------------------</span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor">#define DX_ENV_FUSE_READY_REG_OFFSET    0x0000UL</span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor">#define DX_ENV_FUSE_READY_VALUE_BIT_SHIFT   0x0UL</span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor">#define DX_ENV_FUSE_READY_VALUE_BIT_SIZE    0x1UL</span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor">#define DX_ENV_PERF_RAM_MASTER_REG_OFFSET   0x00ECUL</span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor">#define DX_ENV_PERF_RAM_MASTER_VALUE_BIT_SHIFT  0x0UL</span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor">#define DX_ENV_PERF_RAM_MASTER_VALUE_BIT_SIZE   0x1UL</span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor">#define DX_ENV_PERF_RAM_ADDR_HIGH4_REG_OFFSET   0x00F0UL</span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor">#define DX_ENV_PERF_RAM_ADDR_HIGH4_VALUE_BIT_SHIFT  0x0UL</span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor">#define DX_ENV_PERF_RAM_ADDR_HIGH4_VALUE_BIT_SIZE   0x2UL</span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor">#define DX_ENV_FUSES_RAM_REG_OFFSET     0x03ECUL</span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor">#define DX_ENV_FUSES_RAM_VALUE_BIT_SHIFT    0x0UL</span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor">#define DX_ENV_FUSES_RAM_VALUE_BIT_SIZE     0x20UL</span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="comment">// --------------------------------------</span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="comment">// BLOCK: ENV_PERF_RAM_BASE</span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="comment">// --------------------------------------</span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor">#define DX_ENV_PERF_RAM_BASE_REG_OFFSET     0x0000UL</span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor">#define DX_ENV_PERF_RAM_BASE_VALUE_BIT_SHIFT    0x0UL</span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor">#define DX_ENV_PERF_RAM_BASE_VALUE_BIT_SIZE     0x20UL</span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160; </div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/*__DX_ENV_H__*/</span><span class="preprocessor"></span></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.16
</small></address>
</body>
</html>
