#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Jan 12 17:39:28 2024
# Process ID: 13200
# Current directory: D:/GitHub/S4_APP1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7452 D:\GitHub\S4_APP1\pb_APP_log_comb.xpr
# Log file: D:/GitHub/S4_APP1/vivado.log
# Journal file: D:/GitHub/S4_APP1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/GitHub/S4_APP1/pb_APP_log_comb.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/GitHub/S4_APP1/pb_APP_log_comb.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1128.238 ; gain = 0.000
close [ open D:/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_thermo2bin.vhd w ]
add_files D:/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_thermo2bin.vhd
close [ open D:/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_lecture2bin.vhd w ]
add_files D:/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_lecture2bin.vhd
set_property top inst_thermo2bin [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'inst_thermo2bin' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj inst_thermo2bin_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_encodeur.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'septSegments_encodeur'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_refreshPmod.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'septSegments_refreshPmod'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'septSegments_Top'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/imports/src/synchro_module_v2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'synchro_module_v2'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/imports/src/AppCombi_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AppCombi_top'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_deco.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decodeur3_8'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_parite.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Parite'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_MUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MUX'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_bin_ns.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Bin2DualBCD_NS'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_bin_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Bin2DualBCD_S'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_add.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Add1bit'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_add_4bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Add4bits'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_moins5.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Moins_5'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_Bin2DualBCD.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Bin2DualBCD'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_12bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_add8bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Add12bit'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_2_3.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Fct2_3'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_thermo2bin.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Thermo2bin'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_lecture2bin.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Thermo2'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP1/pb_APP_log_comb.srcs/sim_1/imports/verif/AppCombi_top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AppCombi_top_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
"xelab -wto 6e88f38826214958bd01804f64fad5de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot inst_thermo2bin_behav xil_defaultlib.inst_thermo2bin -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6e88f38826214958bd01804f64fad5de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot inst_thermo2bin_behav xil_defaultlib.inst_thermo2bin -log elaborate.log 
Using 2 slave threads.
ERROR: [XSIM 43-3225] Cannot find design unit xil_defaultlib.inst_thermo2bin in library work located at xsim.dir/work.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1133.934 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'inst_thermo2bin' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj inst_thermo2bin_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_encodeur.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'septSegments_encodeur'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_refreshPmod.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'septSegments_refreshPmod'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'septSegments_Top'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/imports/src/synchro_module_v2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'synchro_module_v2'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/imports/src/AppCombi_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AppCombi_top'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_deco.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decodeur3_8'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_parite.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Parite'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_MUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MUX'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_bin_ns.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Bin2DualBCD_NS'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_bin_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Bin2DualBCD_S'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_add.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Add1bit'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_add_4bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Add4bits'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_moins5.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Moins_5'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_Bin2DualBCD.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Bin2DualBCD'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_12bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_add8bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Add12bit'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_2_3.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Fct2_3'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_thermo2bin.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Thermo2bin'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_lecture2bin.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Thermo2'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP1/pb_APP_log_comb.srcs/sim_1/imports/verif/AppCombi_top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AppCombi_top_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
"xelab -wto 6e88f38826214958bd01804f64fad5de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot inst_thermo2bin_behav xil_defaultlib.inst_thermo2bin -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6e88f38826214958bd01804f64fad5de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot inst_thermo2bin_behav xil_defaultlib.inst_thermo2bin -log elaborate.log 
Using 2 slave threads.
ERROR: [XSIM 43-3225] Cannot find design unit xil_defaultlib.inst_thermo2bin in library work located at xsim.dir/work.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'inst_thermo2bin' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj inst_thermo2bin_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
"xelab -wto 6e88f38826214958bd01804f64fad5de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot inst_thermo2bin_behav xil_defaultlib.inst_thermo2bin -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6e88f38826214958bd01804f64fad5de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot inst_thermo2bin_behav xil_defaultlib.inst_thermo2bin -log elaborate.log 
Using 2 slave threads.
ERROR: [XSIM 43-3225] Cannot find design unit xil_defaultlib.inst_thermo2bin in library work located at xsim.dir/work.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property top Thermo2bin [current_fileset]
set_property top AppCombi_top [current_fileset]
move_files -fileset sim_1 [get_files  D:/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_thermo2bin.vhd]
move_files [get_files  D:/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_thermo2bin.vhd]
export_ip_user_files -of_objects  [get_files D:/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_12bits.vhd] -no_script -reset -force -quiet
remove_files  D:/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_12bits.vhd
set_property top AppCombi_top_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'AppCombi_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj AppCombi_top_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
"xelab -wto 6e88f38826214958bd01804f64fad5de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AppCombi_top_tb_behav xil_defaultlib.AppCombi_top_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6e88f38826214958bd01804f64fad5de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AppCombi_top_tb_behav xil_defaultlib.AppCombi_top_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3311] expression has 4 elements ; formal 'sortie' expects 5 [D:/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_thermo2bin.vhd:65]
ERROR: [VRFC 10-3353] formal port 'i_adc_th' has no actual or default value [D:/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/imports/src/AppCombi_top.vhd:30]
ERROR: [VRFC 10-3353] formal port 'i_s1' has no actual or default value [D:/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/imports/src/AppCombi_top.vhd:31]
ERROR: [VRFC 10-3353] formal port 'i_s2' has no actual or default value [D:/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/imports/src/AppCombi_top.vhd:32]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit appcombi_top_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jan 12 18:55:01 2024...
