
<html><head><title>SystemVerilog Real Variables</title>
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="jaini" />
<meta name="CreateDate" content="2023-03-01" />
<meta name="CreateTime" content="1677668844" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes the Digital-centric Mixed-signal Verification methodology that enables top-level verification at digital speed." />
<meta name="DocTitle" content="Real Number Modeling Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="SystemVerilog Real Variables" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="concept" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="Digital Mixed-Signal," />
<meta name="prod_subfeature" content="Wreal/Real Nets," />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="" />
<meta name="FileType" content="Chapter" />
<meta name="Keyword" content="wreal" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-03-01" />
<meta name="ModifiedTime" content="1677668844" />
<meta name="NextFile" content="SystemVerilog_User-Defined_Nettype.html" />
<meta name="Group" content="Mixed-Signal Simulation" />
<meta name="Platform" content="Functional Verification," />
<meta name="PrevFile" content="SystemVerilog_Real_Number_Modeling.html" />
<meta name="c_product" content="Xcelium," />
<meta name="Product" content="Xcelium," />
<meta name="ProductFamily" content="Xcelium," />
<meta name="ProductVersion" content="22.09" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Real Number Modeling Guide -- SystemVerilog Real Variables" />
<meta name="Version" content="22.09" />
<meta name="Renderer" content="WIKI" />
<meta name="SpaceKey" content="wreal2209" />
<meta name="confluence-version" content="7.4.1" />
<meta name="ecms-plugin-version" content="04.10.026" />

        
        <link href="styles/site.css" rel="stylesheet" type="text/css" />
        <meta content="text/html; charset=UTF-8" http-equiv="Content-Type" />
    

    
<script>
  document.addEventListener("DOMContentLoaded", function(event) {
    document.querySelectorAll("img").forEach((img, index) => {
   img.addEventListener("click", (e) => { 
    document.querySelector("#cad_image_modal").classList.add("opac");
      document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0; margin: auto;max-height: 96%;max-width: 96%;" src="${e.target.src}">`;});});});
</script>

<style>
 img{cursor:pointer;
 }
 #cad_image_modal{
 position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;
 }
 #cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;
 }
 #cad_image_modal span{
  position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;
 }
 </style>

</head><body style="background-color: #FFFFFF;"><!-- Begin Buttons --><header xmlns:html="http://www.w3.org/1999/xhtml"><div class="docHeadr">Product Documentation<img src="images/Cadence-Logo.jpg" /></div>
<nav class="blueHead"><ul><li><a class="content" href="wrealTOC.html">Contents</a></li><li><a class="prev" href="SystemVerilog_Real_Number_Modeling.html" title="SystemVerilog_Real_Number_Modeling">SystemVerilog_Real_Number_Mode ...</a></li><li style="float: right;"><a class="viewPrint" href="wreal.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="SystemVerilog_User-Defined_Nettype.html" title="SystemVerilog_User-Defined_Nettype">SystemVerilog_User-Defined_Net ...</a></li></ul></nav></header><!-- End Buttons --><div xmlns:html="http://www.w3.org/1999/xhtml" style="font-size:14px;line-height:1.42857142857;margin:20px 0 0 0;font-weight:bold;"><center>Real Number Modeling Guide<br />Product Version 22.09, September 2022</center></div>
<div xmlns:html="http://www.w3.org/1999/xhtml" style="margin-left:5%;">
<p></p>

<p></p>
<div id="main-header">
                    
                    
                                                <h1 style="margin: 4px 0 4px;"><span>SystemVerilog Real Variables</span></h1>

                    
                </div>
<div class="wiki-content group" id="main-content">
                    
<p>In SystemVerilog-2009, there is no concept of real-valued nets.&#160;To provide a similar capability as real signals, real data types are can be defined as variables to be driven like nets. That is,&#160;real variable port connections can be passed between modules by copying values between variables.</p>

<p><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" data-base-url="https://rdwiki.cadence.com" data-image-src="attachments/443498820/443498821.jpg" data-linked-resource-container-id="443498820" data-linked-resource-container-version="1" data-linked-resource-content-type="image/jpeg" data-linked-resource-default-alias="sv_real_variable.jpg" data-linked-resource-id="443498821" data-linked-resource-type="attachment" data-linked-resource-version="1" data-unresolved-comment-count="0" src="attachments/443498820/443498821.jpg" width="463" /></span>&#160;</p>

<p>You can drive a real variable with a continuous <code>assign</code>:</p>
<p style="margin-left: 30.0px;"><code>real r, xr;</code><br /><code>assign r = xr;</code></p>

<p>Here, the variable <code>r</code> is updated whenever the value of <code>xr</code> changes.</p>

<p>Since non-collapsed ports are modeled as continuous assigns, a salutary effect of this is the ability to connect variables as a &#8220;reader&#8221; to port, either:</p>
<ul><li>Connected to an output port, or</li><li>Declared as an input port</li></ul>
<p>Here, SV real ports must be declared as:</p>
<p style="margin-left: 30.0px;"><code>input real p,n;</code><br /><code>output real out;</code></p>
<h2 id="SystemVerilogRealVariables-Example">Example</h2>

<p>The following is an example of a simple amplifier with real variable input/output</p>

<p><code>module realAmp (p, n, out);</code><br /><code>&#160; input real p,n;&#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; // real variable inputs</code><br /><code>&#160; output real out;&#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160;// real variable outputs</code><br /><code>&#160; parameter real Av=50;&#160; &#160; &#160; &#160; &#160; &#160; // gain from input to output [V/V]</code><br /><code>&#160; parameter real Vhi=2.5,Vlo=0;&#160; &#160; // output voltage limits [V]</code><br /><code>&#160; real Vnom;&#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160;// local variable: nominal output</code></p>

<p><code>&#160; always_comb begin&#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; // evaluate when any variable changes</code><br /><code>&#160; &#160; Vnom = Av*(p-n);&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160; // compute nominal output</code><br /><code>&#160; &#160; if&#160;&#160;&#160;&#160;&#160; (Vnom&gt;Vhi) out = Vhi;&#160; // saturated high</code><br /><code>&#160; &#160; else if (Vnom&lt;Vlo) out = Vlo;&#160; // saturated low</code><br /><code>&#160; &#160; else&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160; out = Vnom; // normal output</code><br /><code>&#160; end</code><br /><code>endmodule</code></p>
<h2 id="SystemVerilogRealVariables-Limitations">Limitations</h2>

<p>However, there are certain limitations with real variables in SystemVerilog and Verilog:</p>
<ul><li>No support for inout ports.&#160;Supports only input and output direction ports</li><li>Real value resolution functions for multiple-driver nets are not supported. It actually forbids multiple drivers for variable ports</li><li>No support for X/Z state</li><li>Limited connectivity to analog models</li><li>No Discipline association</li></ul>
                    </div>
<br /><br /></div>
<footer xmlns:html="http://www.w3.org/1999/xhtml"><nav class="navigation"><b><em><a href="SystemVerilog_Real_Number_Modeling.html" id="prev" title="SystemVerilog_Real_Number_Modeling">SystemVerilog_Real_Number_Mode ...</a></em></b><b><em><a href="SystemVerilog_User-Defined_Nettype.html" id="nex" title="SystemVerilog_User-Defined_Nettype">SystemVerilog_User-Defined_Net ...</a></em></b></nav><div>
          For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved.
        </div>
</footer><br xmlns:html="http://www.w3.org/1999/xhtml" />
<div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;&#10240;</center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div>

</body></html>