{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1695450815180 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1695450815181 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ALU4Bits EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"ALU4Bits\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1695450815183 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1695450815220 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1695450815220 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1695450815291 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1695450815294 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695450815324 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695450815324 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695450815324 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1695450815324 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "/opt/intelFPGA_lite/22.1.2/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1.2/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/lord448/altera/ALU4Bits/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1695450815325 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "/opt/intelFPGA_lite/22.1.2/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1.2/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/lord448/altera/ALU4Bits/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1695450815325 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "/opt/intelFPGA_lite/22.1.2/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1.2/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/lord448/altera/ALU4Bits/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1695450815325 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "/opt/intelFPGA_lite/22.1.2/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1.2/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/lord448/altera/ALU4Bits/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1695450815325 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1695450815325 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1695450815326 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "RES\[1\] 5 3.3-V LVCMOS 3.3V 3.0V " "Pin RES\[1\] with I/O standard assignment 3.3-V LVCMOS is incompatible with I/O bank 5. I/O standard 3.3-V LVCMOS, has a VCCIO requirement of 3.3V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.0V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "RES\[0\] 5 3.0V " "Pin RES\[0\] in I/O bank 5 uses VCCIO 3.0V" {  } { { "/opt/intelFPGA_lite/22.1.2/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1.2/quartus/linux64/pin_planner.ppl" { RES[0] } } } { "/opt/intelFPGA_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "RES\[0\]" } } } } { "ALU4Bits.vhd" "" { Text "/home/lord448/altera/ALU4Bits/ALU4Bits.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/lord448/altera/ALU4Bits/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1695450815496 ""}  } { { "/opt/intelFPGA_lite/22.1.2/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1.2/quartus/linux64/pin_planner.ppl" { RES[1] } } } { "/opt/intelFPGA_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "RES\[1\]" } } } } { "ALU4Bits.vhd" "" { Text "/home/lord448/altera/ALU4Bits/ALU4Bits.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/lord448/altera/ALU4Bits/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1695450815496 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "RES\[2\] 5 3.3-V LVCMOS 3.3V 3.0V " "Pin RES\[2\] with I/O standard assignment 3.3-V LVCMOS is incompatible with I/O bank 5. I/O standard 3.3-V LVCMOS, has a VCCIO requirement of 3.3V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.0V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "RES\[0\] 5 3.0V " "Pin RES\[0\] in I/O bank 5 uses VCCIO 3.0V" {  } { { "/opt/intelFPGA_lite/22.1.2/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1.2/quartus/linux64/pin_planner.ppl" { RES[0] } } } { "/opt/intelFPGA_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "RES\[0\]" } } } } { "ALU4Bits.vhd" "" { Text "/home/lord448/altera/ALU4Bits/ALU4Bits.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/lord448/altera/ALU4Bits/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1695450815496 ""}  } { { "/opt/intelFPGA_lite/22.1.2/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1.2/quartus/linux64/pin_planner.ppl" { RES[2] } } } { "/opt/intelFPGA_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "RES\[2\]" } } } } { "ALU4Bits.vhd" "" { Text "/home/lord448/altera/ALU4Bits/ALU4Bits.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/lord448/altera/ALU4Bits/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1695450815496 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "RES\[3\] 5 3.3-V LVCMOS 3.3V 3.0V " "Pin RES\[3\] with I/O standard assignment 3.3-V LVCMOS is incompatible with I/O bank 5. I/O standard 3.3-V LVCMOS, has a VCCIO requirement of 3.3V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.0V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "RES\[0\] 5 3.0V " "Pin RES\[0\] in I/O bank 5 uses VCCIO 3.0V" {  } { { "/opt/intelFPGA_lite/22.1.2/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1.2/quartus/linux64/pin_planner.ppl" { RES[0] } } } { "/opt/intelFPGA_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "RES\[0\]" } } } } { "ALU4Bits.vhd" "" { Text "/home/lord448/altera/ALU4Bits/ALU4Bits.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/lord448/altera/ALU4Bits/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1695450815496 ""}  } { { "/opt/intelFPGA_lite/22.1.2/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1.2/quartus/linux64/pin_planner.ppl" { RES[3] } } } { "/opt/intelFPGA_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "RES\[3\]" } } } } { "ALU4Bits.vhd" "" { Text "/home/lord448/altera/ALU4Bits/ALU4Bits.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/lord448/altera/ALU4Bits/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1695450815496 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1695450815497 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1695450815512 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1695450815513 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "6 Cyclone IV E " "6 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "INA\[0\] 3.3-V LVCMOS 28 " "Pin INA\[0\] uses I/O standard 3.3-V LVCMOS at 28" {  } { { "/opt/intelFPGA_lite/22.1.2/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1.2/quartus/linux64/pin_planner.ppl" { INA[0] } } } { "/opt/intelFPGA_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "INA\[0\]" } } } } { "ALU4Bits.vhd" "" { Text "/home/lord448/altera/ALU4Bits/ALU4Bits.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/lord448/altera/ALU4Bits/" { { 0 { 0 ""} 0 7 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1695450815514 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "INA\[1\] 3.3-V LVCMOS 31 " "Pin INA\[1\] uses I/O standard 3.3-V LVCMOS at 31" {  } { { "/opt/intelFPGA_lite/22.1.2/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1.2/quartus/linux64/pin_planner.ppl" { INA[1] } } } { "/opt/intelFPGA_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "INA\[1\]" } } } } { "ALU4Bits.vhd" "" { Text "/home/lord448/altera/ALU4Bits/ALU4Bits.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/lord448/altera/ALU4Bits/" { { 0 { 0 ""} 0 8 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1695450815514 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "INB\[2\] 3.3-V LVCMOS 72 " "Pin INB\[2\] uses I/O standard 3.3-V LVCMOS at 72" {  } { { "/opt/intelFPGA_lite/22.1.2/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1.2/quartus/linux64/pin_planner.ppl" { INB[2] } } } { "/opt/intelFPGA_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "INB\[2\]" } } } } { "ALU4Bits.vhd" "" { Text "/home/lord448/altera/ALU4Bits/ALU4Bits.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/home/lord448/altera/ALU4Bits/" { { 0 { 0 ""} 0 13 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1695450815514 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "INA\[2\] 3.3-V LVCMOS 33 " "Pin INA\[2\] uses I/O standard 3.3-V LVCMOS at 33" {  } { { "/opt/intelFPGA_lite/22.1.2/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1.2/quartus/linux64/pin_planner.ppl" { INA[2] } } } { "/opt/intelFPGA_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "INA\[2\]" } } } } { "ALU4Bits.vhd" "" { Text "/home/lord448/altera/ALU4Bits/ALU4Bits.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/lord448/altera/ALU4Bits/" { { 0 { 0 ""} 0 9 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1695450815514 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "INB\[3\] 3.3-V LVCMOS 70 " "Pin INB\[3\] uses I/O standard 3.3-V LVCMOS at 70" {  } { { "/opt/intelFPGA_lite/22.1.2/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1.2/quartus/linux64/pin_planner.ppl" { INB[3] } } } { "/opt/intelFPGA_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "INB\[3\]" } } } } { "ALU4Bits.vhd" "" { Text "/home/lord448/altera/ALU4Bits/ALU4Bits.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/home/lord448/altera/ALU4Bits/" { { 0 { 0 ""} 0 14 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1695450815514 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "INA\[3\] 3.3-V LVCMOS 38 " "Pin INA\[3\] uses I/O standard 3.3-V LVCMOS at 38" {  } { { "/opt/intelFPGA_lite/22.1.2/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1.2/quartus/linux64/pin_planner.ppl" { INA[3] } } } { "/opt/intelFPGA_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "INA\[3\]" } } } } { "ALU4Bits.vhd" "" { Text "/home/lord448/altera/ALU4Bits/ALU4Bits.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/lord448/altera/ALU4Bits/" { { 0 { 0 ""} 0 10 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1695450815514 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1695450815514 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 4 s 5 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 4 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "386 " "Peak virtual memory: 386 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695450815539 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Sep 23 00:33:35 2023 " "Processing ended: Sat Sep 23 00:33:35 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695450815539 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695450815539 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695450815539 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1695450815539 ""}
