Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Wed Nov  3 12:56:45 2021
| Host         : micro01 running 64-bit Debian GNU/Linux 10 (buster)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     27.837        0.000                      0                  781        0.118        0.000                      0                  781       23.750        0.000                       0                   135  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                27.837        0.000                      0                  775        0.283        0.000                      0                  775       23.750        0.000                       0                   135  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                     45.140        0.000                      0                    6        0.118        0.000                      0                    6  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       27.837ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.283ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       23.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.837ns  (required time - arrival time)
  Source:                 MIPS/dp/pc_reg/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            data_addr[0]
                            (output port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (clk rise@50.000ns - clk rise@0.000ns)
  Data Path Delay:        15.906ns  (logic 4.675ns (29.390%)  route 11.231ns (70.610%))
  Logic Levels:           9  (CARRY4=3 LUT5=1 LUT6=3 OBUF=1 RAMD32=1)
  Output Delay:           1.100ns
  Clock Path Skew:        -5.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.878     5.122    MIPS/dp/pc_reg/clk_IBUF_BUFG
    SLICE_X110Y37        FDCE                                         r  MIPS/dp/pc_reg/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y37        FDCE (Prop_fdce_C_Q)         0.456     5.578 r  MIPS/dp/pc_reg/q_reg[3]/Q
                         net (fo=110, routed)         3.443     9.021    MIPS/dp/pc_reg/Q[2]
    SLICE_X110Y44        LUT5 (Prop_lut5_I0_O)        0.124     9.145 r  MIPS/dp/pc_reg/rf_reg_r2_0_31_0_5_i_1/O
                         net (fo=36, routed)          1.483    10.627    MIPS/dp/rf/rf_reg_r2_0_31_6_11/ADDRB2
    SLICE_X108Y39        RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.150    10.777 r  MIPS/dp/rf/rf_reg_r2_0_31_6_11/RAMB/O
                         net (fo=6, routed)           1.368    12.146    MIPS/dp/pc_reg/rd20[8]
    SLICE_X103Y40        LUT6 (Prop_lut6_I0_O)        0.348    12.494 r  MIPS/dp/pc_reg/out2_carry__0_i_4/O
                         net (fo=1, routed)           0.730    13.224    MIPS/dp/ALU/out2_carry__1_0[0]
    SLICE_X106Y40        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.750 r  MIPS/dp/ALU/out2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.750    MIPS/dp/ALU/out2_carry__0_n_0
    SLICE_X106Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.864 r  MIPS/dp/ALU/out2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.864    MIPS/dp/ALU/out2_carry__1_n_0
    SLICE_X106Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.978 r  MIPS/dp/ALU/out2_carry__2/CO[3]
                         net (fo=1, routed)           0.828    14.805    MIPS/dp/pc_reg/CO[0]
    SLICE_X108Y37        LUT6 (Prop_lut6_I4_O)        0.124    14.929 r  MIPS/dp/pc_reg/data_addr_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.311    15.240    MIPS/dp/pc_reg/data_addr_OBUF[0]_inst_i_2_n_0
    SLICE_X110Y37        LUT6 (Prop_lut6_I0_O)        0.124    15.364 r  MIPS/dp/pc_reg/data_addr_OBUF[0]_inst_i_1/O
                         net (fo=3, routed)           3.069    18.433    data_addr_OBUF[0]
    U14                  OBUF (Prop_obuf_I_O)         2.595    21.028 r  data_addr_OBUF[0]_inst/O
                         net (fo=0)                   0.000    21.028    data_addr[0]
    U14                                                               r  data_addr[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.035    49.965    
                         output delay                -1.100    48.865    
  -------------------------------------------------------------------
                         required time                         48.865    
                         arrival time                         -21.028    
  -------------------------------------------------------------------
                         slack                                 27.837    

Slack (MET) :             28.088ns  (required time - arrival time)
  Source:                 MIPS/dp/pc_reg/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            data_addr[8]
                            (output port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (clk rise@50.000ns - clk rise@0.000ns)
  Data Path Delay:        15.655ns  (logic 4.874ns (31.136%)  route 10.781ns (68.864%))
  Logic Levels:           9  (CARRY4=3 LUT3=1 LUT5=1 LUT6=2 OBUF=1 RAMD32=1)
  Output Delay:           1.100ns
  Clock Path Skew:        -5.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.878     5.122    MIPS/dp/pc_reg/clk_IBUF_BUFG
    SLICE_X110Y37        FDCE                                         r  MIPS/dp/pc_reg/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y37        FDCE (Prop_fdce_C_Q)         0.456     5.578 r  MIPS/dp/pc_reg/q_reg[3]/Q
                         net (fo=110, routed)         3.443     9.021    MIPS/dp/pc_reg/Q[2]
    SLICE_X110Y44        LUT5 (Prop_lut5_I0_O)        0.124     9.145 r  MIPS/dp/pc_reg/rf_reg_r2_0_31_0_5_i_1/O
                         net (fo=36, routed)          1.321    10.466    MIPS/dp/rf/rf_reg_r2_0_31_0_5/ADDRB2
    SLICE_X112Y39        RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.150    10.616 r  MIPS/dp/rf/rf_reg_r2_0_31_0_5/RAMB/O
                         net (fo=2, routed)           0.587    11.203    MIPS/dp/pc_reg/rd20[2]
    SLICE_X111Y39        LUT6 (Prop_lut6_I0_O)        0.348    11.551 r  MIPS/dp/pc_reg/i__carry_i_10/O
                         net (fo=5, routed)           1.388    12.939    MIPS/dp/pc_reg/src_b[2]
    SLICE_X105Y37        LUT3 (Prop_lut3_I0_O)        0.124    13.063 r  MIPS/dp/pc_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    13.063    MIPS/dp/ALU/S[2]
    SLICE_X105Y37        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.461 r  MIPS/dp/ALU/out0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.461    MIPS/dp/ALU/out0_inferred__1/i__carry_n_0
    SLICE_X105Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.575 r  MIPS/dp/ALU/out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.575    MIPS/dp/ALU/out0_inferred__1/i__carry__0_n_0
    SLICE_X105Y39        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.797 r  MIPS/dp/ALU/out0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           1.026    14.822    MIPS/dp/pc_reg/data2[8]
    SLICE_X109Y39        LUT6 (Prop_lut6_I3_O)        0.299    15.121 r  MIPS/dp/pc_reg/data_addr_OBUF[8]_inst_i_1/O
                         net (fo=3, routed)           3.016    18.137    data_addr_OBUF[8]
    W15                  OBUF (Prop_obuf_I_O)         2.639    20.777 r  data_addr_OBUF[8]_inst/O
                         net (fo=0)                   0.000    20.777    data_addr[8]
    W15                                                               r  data_addr[8] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.035    49.965    
                         output delay                -1.100    48.865    
  -------------------------------------------------------------------
                         required time                         48.865    
                         arrival time                         -20.777    
  -------------------------------------------------------------------
                         slack                                 28.088    

Slack (MET) :             28.104ns  (required time - arrival time)
  Source:                 MIPS/dp/pc_reg/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            data_addr[21]
                            (output port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (clk rise@50.000ns - clk rise@0.000ns)
  Data Path Delay:        15.639ns  (logic 5.219ns (33.374%)  route 10.420ns (66.626%))
  Logic Levels:           11  (CARRY4=5 LUT3=1 LUT5=1 LUT6=2 OBUF=1 RAMD32=1)
  Output Delay:           1.100ns
  Clock Path Skew:        -5.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.878     5.122    MIPS/dp/pc_reg/clk_IBUF_BUFG
    SLICE_X110Y37        FDCE                                         r  MIPS/dp/pc_reg/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y37        FDCE (Prop_fdce_C_Q)         0.456     5.578 r  MIPS/dp/pc_reg/q_reg[3]/Q
                         net (fo=110, routed)         3.443     9.021    MIPS/dp/pc_reg/Q[2]
    SLICE_X110Y44        LUT5 (Prop_lut5_I0_O)        0.124     9.145 r  MIPS/dp/pc_reg/rf_reg_r2_0_31_0_5_i_1/O
                         net (fo=36, routed)          1.485    10.629    MIPS/dp/rf/rf_reg_r2_0_31_6_11/ADDRA2
    SLICE_X108Y39        RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148    10.777 r  MIPS/dp/rf/rf_reg_r2_0_31_6_11/RAMA/O
                         net (fo=2, routed)           1.006    11.783    MIPS/dp/pc_reg/rd20[6]
    SLICE_X109Y37        LUT6 (Prop_lut6_I0_O)        0.328    12.111 r  MIPS/dp/pc_reg/i__carry__0_i_11/O
                         net (fo=5, routed)           0.581    12.692    MIPS/dp/pc_reg/src_b[6]
    SLICE_X107Y38        LUT3 (Prop_lut3_I2_O)        0.124    12.816 r  MIPS/dp/pc_reg/i__carry__0_i_2__0/O
                         net (fo=1, routed)           0.000    12.816    MIPS/dp/ALU/data_addr_OBUF[4]_inst_i_1_0[2]
    SLICE_X107Y38        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.214 r  MIPS/dp/ALU/out0_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.214    MIPS/dp/ALU/out0_inferred__2/i__carry__0_n_0
    SLICE_X107Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.328 r  MIPS/dp/ALU/out0_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.328    MIPS/dp/ALU/out0_inferred__2/i__carry__1_n_0
    SLICE_X107Y40        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.442 r  MIPS/dp/ALU/out0_inferred__2/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.442    MIPS/dp/ALU/out0_inferred__2/i__carry__2_n_0
    SLICE_X107Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.556 r  MIPS/dp/ALU/out0_inferred__2/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.556    MIPS/dp/ALU/out0_inferred__2/i__carry__3_n_0
    SLICE_X107Y42        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.890 r  MIPS/dp/ALU/out0_inferred__2/i__carry__4/O[1]
                         net (fo=1, routed)           1.025    14.915    MIPS/dp/pc_reg/data3[21]
    SLICE_X104Y42        LUT6 (Prop_lut6_I1_O)        0.303    15.218 r  MIPS/dp/pc_reg/data_addr_OBUF[21]_inst_i_1/O
                         net (fo=3, routed)           2.880    18.098    data_addr_OBUF[21]
    Y16                  OBUF (Prop_obuf_I_O)         2.662    20.761 r  data_addr_OBUF[21]_inst/O
                         net (fo=0)                   0.000    20.761    data_addr[21]
    Y16                                                               r  data_addr[21] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.035    49.965    
                         output delay                -1.100    48.865    
  -------------------------------------------------------------------
                         required time                         48.865    
                         arrival time                         -20.761    
  -------------------------------------------------------------------
                         slack                                 28.104    

Slack (MET) :             28.133ns  (required time - arrival time)
  Source:                 MIPS/dp/pc_reg/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            data_addr[6]
                            (output port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (clk rise@50.000ns - clk rise@0.000ns)
  Data Path Delay:        15.610ns  (logic 4.774ns (30.582%)  route 10.836ns (69.418%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT5=2 LUT6=1 OBUF=1 RAMD32=1)
  Output Delay:           1.100ns
  Clock Path Skew:        -5.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.878     5.122    MIPS/dp/pc_reg/clk_IBUF_BUFG
    SLICE_X110Y37        FDCE                                         r  MIPS/dp/pc_reg/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y37        FDCE (Prop_fdce_C_Q)         0.456     5.578 r  MIPS/dp/pc_reg/q_reg[3]/Q
                         net (fo=110, routed)         3.443     9.021    MIPS/dp/pc_reg/Q[2]
    SLICE_X110Y44        LUT5 (Prop_lut5_I0_O)        0.124     9.145 r  MIPS/dp/pc_reg/rf_reg_r2_0_31_0_5_i_1/O
                         net (fo=36, routed)          1.321    10.466    MIPS/dp/rf/rf_reg_r2_0_31_0_5/ADDRB2
    SLICE_X112Y39        RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.150    10.616 r  MIPS/dp/rf/rf_reg_r2_0_31_0_5/RAMB/O
                         net (fo=2, routed)           0.587    11.203    MIPS/dp/pc_reg/rd20[2]
    SLICE_X111Y39        LUT6 (Prop_lut6_I0_O)        0.348    11.551 r  MIPS/dp/pc_reg/i__carry_i_10/O
                         net (fo=5, routed)           1.388    12.939    MIPS/dp/pc_reg/src_b[2]
    SLICE_X105Y37        LUT3 (Prop_lut3_I0_O)        0.124    13.063 r  MIPS/dp/pc_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    13.063    MIPS/dp/ALU/S[2]
    SLICE_X105Y37        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.461 r  MIPS/dp/ALU/out0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.461    MIPS/dp/ALU/out0_inferred__1/i__carry_n_0
    SLICE_X105Y38        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.700 r  MIPS/dp/ALU/out0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           1.050    14.750    MIPS/dp/pc_reg/data2[6]
    SLICE_X109Y37        LUT5 (Prop_lut5_I3_O)        0.302    15.052 r  MIPS/dp/pc_reg/data_addr_OBUF[6]_inst_i_1/O
                         net (fo=35, routed)          3.047    18.099    data_addr_OBUF[6]
    Y14                  OBUF (Prop_obuf_I_O)         2.633    20.731 r  data_addr_OBUF[6]_inst/O
                         net (fo=0)                   0.000    20.731    data_addr[6]
    Y14                                                               r  data_addr[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.035    49.965    
                         output delay                -1.100    48.865    
  -------------------------------------------------------------------
                         required time                         48.865    
                         arrival time                         -20.731    
  -------------------------------------------------------------------
                         slack                                 28.133    

Slack (MET) :             28.142ns  (required time - arrival time)
  Source:                 MIPS/dp/pc_reg/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            data_addr[13]
                            (output port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (clk rise@50.000ns - clk rise@0.000ns)
  Data Path Delay:        15.601ns  (logic 5.103ns (32.707%)  route 10.498ns (67.293%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT5=2 LUT6=1 OBUF=1 RAMD32=1)
  Output Delay:           1.100ns
  Clock Path Skew:        -5.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.878     5.122    MIPS/dp/pc_reg/clk_IBUF_BUFG
    SLICE_X110Y37        FDCE                                         r  MIPS/dp/pc_reg/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y37        FDCE (Prop_fdce_C_Q)         0.456     5.578 r  MIPS/dp/pc_reg/q_reg[3]/Q
                         net (fo=110, routed)         3.443     9.021    MIPS/dp/pc_reg/Q[2]
    SLICE_X110Y44        LUT5 (Prop_lut5_I0_O)        0.124     9.145 r  MIPS/dp/pc_reg/rf_reg_r2_0_31_0_5_i_1/O
                         net (fo=36, routed)          1.321    10.466    MIPS/dp/rf/rf_reg_r2_0_31_0_5/ADDRB2
    SLICE_X112Y39        RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.150    10.616 r  MIPS/dp/rf/rf_reg_r2_0_31_0_5/RAMB/O
                         net (fo=2, routed)           0.587    11.203    MIPS/dp/pc_reg/rd20[2]
    SLICE_X111Y39        LUT6 (Prop_lut6_I0_O)        0.348    11.551 r  MIPS/dp/pc_reg/i__carry_i_10/O
                         net (fo=5, routed)           1.388    12.939    MIPS/dp/pc_reg/src_b[2]
    SLICE_X105Y37        LUT3 (Prop_lut3_I0_O)        0.124    13.063 r  MIPS/dp/pc_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    13.063    MIPS/dp/ALU/S[2]
    SLICE_X105Y37        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.461 r  MIPS/dp/ALU/out0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.461    MIPS/dp/ALU/out0_inferred__1/i__carry_n_0
    SLICE_X105Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.575 r  MIPS/dp/ALU/out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.575    MIPS/dp/ALU/out0_inferred__1/i__carry__0_n_0
    SLICE_X105Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.689 r  MIPS/dp/ALU/out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.689    MIPS/dp/ALU/out0_inferred__1/i__carry__1_n_0
    SLICE_X105Y40        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.023 r  MIPS/dp/ALU/out0_inferred__1/i__carry__2/O[1]
                         net (fo=1, routed)           0.802    14.825    MIPS/dp/pc_reg/data2[13]
    SLICE_X109Y40        LUT5 (Prop_lut5_I3_O)        0.303    15.128 r  MIPS/dp/pc_reg/data_addr_OBUF[13]_inst_i_1/O
                         net (fo=3, routed)           2.957    18.085    data_addr_OBUF[13]
    AB16                 OBUF (Prop_obuf_I_O)         2.638    20.722 r  data_addr_OBUF[13]_inst/O
                         net (fo=0)                   0.000    20.722    data_addr[13]
    AB16                                                              r  data_addr[13] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.035    49.965    
                         output delay                -1.100    48.865    
  -------------------------------------------------------------------
                         required time                         48.865    
                         arrival time                         -20.722    
  -------------------------------------------------------------------
                         slack                                 28.142    

Slack (MET) :             28.186ns  (required time - arrival time)
  Source:                 MIPS/dp/pc_reg/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            data_addr[9]
                            (output port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (clk rise@50.000ns - clk rise@0.000ns)
  Data Path Delay:        15.557ns  (logic 4.984ns (32.036%)  route 10.573ns (67.964%))
  Logic Levels:           9  (CARRY4=3 LUT3=1 LUT5=1 LUT6=2 OBUF=1 RAMD32=1)
  Output Delay:           1.100ns
  Clock Path Skew:        -5.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.878     5.122    MIPS/dp/pc_reg/clk_IBUF_BUFG
    SLICE_X110Y37        FDCE                                         r  MIPS/dp/pc_reg/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y37        FDCE (Prop_fdce_C_Q)         0.456     5.578 r  MIPS/dp/pc_reg/q_reg[3]/Q
                         net (fo=110, routed)         3.443     9.021    MIPS/dp/pc_reg/Q[2]
    SLICE_X110Y44        LUT5 (Prop_lut5_I0_O)        0.124     9.145 r  MIPS/dp/pc_reg/rf_reg_r2_0_31_0_5_i_1/O
                         net (fo=36, routed)          1.321    10.466    MIPS/dp/rf/rf_reg_r2_0_31_0_5/ADDRB2
    SLICE_X112Y39        RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.150    10.616 r  MIPS/dp/rf/rf_reg_r2_0_31_0_5/RAMB/O
                         net (fo=2, routed)           0.587    11.203    MIPS/dp/pc_reg/rd20[2]
    SLICE_X111Y39        LUT6 (Prop_lut6_I0_O)        0.348    11.551 r  MIPS/dp/pc_reg/i__carry_i_10/O
                         net (fo=5, routed)           1.388    12.939    MIPS/dp/pc_reg/src_b[2]
    SLICE_X105Y37        LUT3 (Prop_lut3_I0_O)        0.124    13.063 r  MIPS/dp/pc_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    13.063    MIPS/dp/ALU/S[2]
    SLICE_X105Y37        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.461 r  MIPS/dp/ALU/out0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.461    MIPS/dp/ALU/out0_inferred__1/i__carry_n_0
    SLICE_X105Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.575 r  MIPS/dp/ALU/out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.575    MIPS/dp/ALU/out0_inferred__1/i__carry__0_n_0
    SLICE_X105Y39        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.909 r  MIPS/dp/ALU/out0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.664    14.573    MIPS/dp/pc_reg/data2[9]
    SLICE_X109Y39        LUT6 (Prop_lut6_I3_O)        0.303    14.876 r  MIPS/dp/pc_reg/data_addr_OBUF[9]_inst_i_1/O
                         net (fo=3, routed)           3.170    18.046    data_addr_OBUF[9]
    W13                  OBUF (Prop_obuf_I_O)         2.633    20.679 r  data_addr_OBUF[9]_inst/O
                         net (fo=0)                   0.000    20.679    data_addr[9]
    W13                                                               r  data_addr[9] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.035    49.965    
                         output delay                -1.100    48.865    
  -------------------------------------------------------------------
                         required time                         48.865    
                         arrival time                         -20.679    
  -------------------------------------------------------------------
                         slack                                 28.186    

Slack (MET) :             28.197ns  (required time - arrival time)
  Source:                 MIPS/dp/pc_reg/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            data_addr[23]
                            (output port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (clk rise@50.000ns - clk rise@0.000ns)
  Data Path Delay:        15.546ns  (logic 5.161ns (33.200%)  route 10.385ns (66.800%))
  Logic Levels:           11  (CARRY4=5 LUT3=1 LUT5=1 LUT6=2 OBUF=1 RAMD32=1)
  Output Delay:           1.100ns
  Clock Path Skew:        -5.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.878     5.122    MIPS/dp/pc_reg/clk_IBUF_BUFG
    SLICE_X110Y37        FDCE                                         r  MIPS/dp/pc_reg/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y37        FDCE (Prop_fdce_C_Q)         0.456     5.578 r  MIPS/dp/pc_reg/q_reg[3]/Q
                         net (fo=110, routed)         3.443     9.021    MIPS/dp/pc_reg/Q[2]
    SLICE_X110Y44        LUT5 (Prop_lut5_I0_O)        0.124     9.145 r  MIPS/dp/pc_reg/rf_reg_r2_0_31_0_5_i_1/O
                         net (fo=36, routed)          1.485    10.629    MIPS/dp/rf/rf_reg_r2_0_31_6_11/ADDRA2
    SLICE_X108Y39        RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148    10.777 r  MIPS/dp/rf/rf_reg_r2_0_31_6_11/RAMA/O
                         net (fo=2, routed)           1.006    11.783    MIPS/dp/pc_reg/rd20[6]
    SLICE_X109Y37        LUT6 (Prop_lut6_I0_O)        0.328    12.111 r  MIPS/dp/pc_reg/i__carry__0_i_11/O
                         net (fo=5, routed)           0.581    12.692    MIPS/dp/pc_reg/src_b[6]
    SLICE_X107Y38        LUT3 (Prop_lut3_I2_O)        0.124    12.816 r  MIPS/dp/pc_reg/i__carry__0_i_2__0/O
                         net (fo=1, routed)           0.000    12.816    MIPS/dp/ALU/data_addr_OBUF[4]_inst_i_1_0[2]
    SLICE_X107Y38        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.214 r  MIPS/dp/ALU/out0_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.214    MIPS/dp/ALU/out0_inferred__2/i__carry__0_n_0
    SLICE_X107Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.328 r  MIPS/dp/ALU/out0_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.328    MIPS/dp/ALU/out0_inferred__2/i__carry__1_n_0
    SLICE_X107Y40        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.442 r  MIPS/dp/ALU/out0_inferred__2/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.442    MIPS/dp/ALU/out0_inferred__2/i__carry__2_n_0
    SLICE_X107Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.556 r  MIPS/dp/ALU/out0_inferred__2/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.556    MIPS/dp/ALU/out0_inferred__2/i__carry__3_n_0
    SLICE_X107Y42        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.869 r  MIPS/dp/ALU/out0_inferred__2/i__carry__4/O[3]
                         net (fo=1, routed)           1.037    14.906    MIPS/dp/pc_reg/data3[23]
    SLICE_X104Y42        LUT6 (Prop_lut6_I1_O)        0.306    15.212 r  MIPS/dp/pc_reg/data_addr_OBUF[23]_inst_i_1/O
                         net (fo=3, routed)           2.834    18.046    data_addr_OBUF[23]
    W18                  OBUF (Prop_obuf_I_O)         2.622    20.668 r  data_addr_OBUF[23]_inst/O
                         net (fo=0)                   0.000    20.668    data_addr[23]
    W18                                                               r  data_addr[23] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.035    49.965    
                         output delay                -1.100    48.865    
  -------------------------------------------------------------------
                         required time                         48.865    
                         arrival time                         -20.668    
  -------------------------------------------------------------------
                         slack                                 28.197    

Slack (MET) :             28.283ns  (required time - arrival time)
  Source:                 MIPS/dp/pc_reg/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            data_addr[27]
                            (output port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (clk rise@50.000ns - clk rise@0.000ns)
  Data Path Delay:        15.460ns  (logic 5.287ns (34.198%)  route 10.173ns (65.802%))
  Logic Levels:           12  (CARRY4=6 LUT3=1 LUT5=1 LUT6=2 OBUF=1 RAMD32=1)
  Output Delay:           1.100ns
  Clock Path Skew:        -5.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.878     5.122    MIPS/dp/pc_reg/clk_IBUF_BUFG
    SLICE_X110Y37        FDCE                                         r  MIPS/dp/pc_reg/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y37        FDCE (Prop_fdce_C_Q)         0.456     5.578 r  MIPS/dp/pc_reg/q_reg[3]/Q
                         net (fo=110, routed)         3.443     9.021    MIPS/dp/pc_reg/Q[2]
    SLICE_X110Y44        LUT5 (Prop_lut5_I0_O)        0.124     9.145 r  MIPS/dp/pc_reg/rf_reg_r2_0_31_0_5_i_1/O
                         net (fo=36, routed)          1.485    10.629    MIPS/dp/rf/rf_reg_r2_0_31_6_11/ADDRA2
    SLICE_X108Y39        RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148    10.777 r  MIPS/dp/rf/rf_reg_r2_0_31_6_11/RAMA/O
                         net (fo=2, routed)           1.006    11.783    MIPS/dp/pc_reg/rd20[6]
    SLICE_X109Y37        LUT6 (Prop_lut6_I0_O)        0.328    12.111 r  MIPS/dp/pc_reg/i__carry__0_i_11/O
                         net (fo=5, routed)           0.581    12.692    MIPS/dp/pc_reg/src_b[6]
    SLICE_X107Y38        LUT3 (Prop_lut3_I2_O)        0.124    12.816 r  MIPS/dp/pc_reg/i__carry__0_i_2__0/O
                         net (fo=1, routed)           0.000    12.816    MIPS/dp/ALU/data_addr_OBUF[4]_inst_i_1_0[2]
    SLICE_X107Y38        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.214 r  MIPS/dp/ALU/out0_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.214    MIPS/dp/ALU/out0_inferred__2/i__carry__0_n_0
    SLICE_X107Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.328 r  MIPS/dp/ALU/out0_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.328    MIPS/dp/ALU/out0_inferred__2/i__carry__1_n_0
    SLICE_X107Y40        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.442 r  MIPS/dp/ALU/out0_inferred__2/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.442    MIPS/dp/ALU/out0_inferred__2/i__carry__2_n_0
    SLICE_X107Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.556 r  MIPS/dp/ALU/out0_inferred__2/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.556    MIPS/dp/ALU/out0_inferred__2/i__carry__3_n_0
    SLICE_X107Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.670 r  MIPS/dp/ALU/out0_inferred__2/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.670    MIPS/dp/ALU/out0_inferred__2/i__carry__4_n_0
    SLICE_X107Y43        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.983 r  MIPS/dp/ALU/out0_inferred__2/i__carry__5/O[3]
                         net (fo=1, routed)           0.820    14.803    MIPS/dp/pc_reg/data3[27]
    SLICE_X103Y43        LUT6 (Prop_lut6_I1_O)        0.306    15.109 r  MIPS/dp/pc_reg/data_addr_OBUF[27]_inst_i_1/O
                         net (fo=3, routed)           2.839    17.948    data_addr_OBUF[27]
    AA19                 OBUF (Prop_obuf_I_O)         2.634    20.582 r  data_addr_OBUF[27]_inst/O
                         net (fo=0)                   0.000    20.582    data_addr[27]
    AA19                                                              r  data_addr[27] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.035    49.965    
                         output delay                -1.100    48.865    
  -------------------------------------------------------------------
                         required time                         48.865    
                         arrival time                         -20.582    
  -------------------------------------------------------------------
                         slack                                 28.283    

Slack (MET) :             28.288ns  (required time - arrival time)
  Source:                 MIPS/dp/pc_reg/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            data_addr[24]
                            (output port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (clk rise@50.000ns - clk rise@0.000ns)
  Data Path Delay:        15.455ns  (logic 5.187ns (33.561%)  route 10.268ns (66.439%))
  Logic Levels:           12  (CARRY4=6 LUT3=1 LUT5=1 LUT6=2 OBUF=1 RAMD32=1)
  Output Delay:           1.100ns
  Clock Path Skew:        -5.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.878     5.122    MIPS/dp/pc_reg/clk_IBUF_BUFG
    SLICE_X110Y37        FDCE                                         r  MIPS/dp/pc_reg/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y37        FDCE (Prop_fdce_C_Q)         0.456     5.578 r  MIPS/dp/pc_reg/q_reg[3]/Q
                         net (fo=110, routed)         3.443     9.021    MIPS/dp/pc_reg/Q[2]
    SLICE_X110Y44        LUT5 (Prop_lut5_I0_O)        0.124     9.145 r  MIPS/dp/pc_reg/rf_reg_r2_0_31_0_5_i_1/O
                         net (fo=36, routed)          1.485    10.629    MIPS/dp/rf/rf_reg_r2_0_31_6_11/ADDRA2
    SLICE_X108Y39        RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148    10.777 r  MIPS/dp/rf/rf_reg_r2_0_31_6_11/RAMA/O
                         net (fo=2, routed)           1.006    11.783    MIPS/dp/pc_reg/rd20[6]
    SLICE_X109Y37        LUT6 (Prop_lut6_I0_O)        0.328    12.111 r  MIPS/dp/pc_reg/i__carry__0_i_11/O
                         net (fo=5, routed)           0.581    12.692    MIPS/dp/pc_reg/src_b[6]
    SLICE_X107Y38        LUT3 (Prop_lut3_I2_O)        0.124    12.816 r  MIPS/dp/pc_reg/i__carry__0_i_2__0/O
                         net (fo=1, routed)           0.000    12.816    MIPS/dp/ALU/data_addr_OBUF[4]_inst_i_1_0[2]
    SLICE_X107Y38        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.214 r  MIPS/dp/ALU/out0_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.214    MIPS/dp/ALU/out0_inferred__2/i__carry__0_n_0
    SLICE_X107Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.328 r  MIPS/dp/ALU/out0_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.328    MIPS/dp/ALU/out0_inferred__2/i__carry__1_n_0
    SLICE_X107Y40        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.442 r  MIPS/dp/ALU/out0_inferred__2/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.442    MIPS/dp/ALU/out0_inferred__2/i__carry__2_n_0
    SLICE_X107Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.556 r  MIPS/dp/ALU/out0_inferred__2/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.556    MIPS/dp/ALU/out0_inferred__2/i__carry__3_n_0
    SLICE_X107Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.670 r  MIPS/dp/ALU/out0_inferred__2/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.670    MIPS/dp/ALU/out0_inferred__2/i__carry__4_n_0
    SLICE_X107Y43        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.892 r  MIPS/dp/ALU/out0_inferred__2/i__carry__5/O[0]
                         net (fo=1, routed)           1.047    14.939    MIPS/dp/pc_reg/data3[24]
    SLICE_X104Y43        LUT6 (Prop_lut6_I1_O)        0.299    15.238 r  MIPS/dp/pc_reg/data_addr_OBUF[24]_inst_i_1/O
                         net (fo=3, routed)           2.707    17.945    data_addr_OBUF[24]
    W17                  OBUF (Prop_obuf_I_O)         2.632    20.577 r  data_addr_OBUF[24]_inst/O
                         net (fo=0)                   0.000    20.577    data_addr[24]
    W17                                                               r  data_addr[24] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.035    49.965    
                         output delay                -1.100    48.865    
  -------------------------------------------------------------------
                         required time                         48.865    
                         arrival time                         -20.577    
  -------------------------------------------------------------------
                         slack                                 28.288    

Slack (MET) :             28.349ns  (required time - arrival time)
  Source:                 MIPS/dp/pc_reg/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            data_addr[15]
                            (output port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (clk rise@50.000ns - clk rise@0.000ns)
  Data Path Delay:        15.394ns  (logic 4.940ns (32.089%)  route 10.454ns (67.911%))
  Logic Levels:           9  (CARRY4=3 LUT3=1 LUT5=1 LUT6=2 OBUF=1 RAMD32=1)
  Output Delay:           1.100ns
  Clock Path Skew:        -5.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.878     5.122    MIPS/dp/pc_reg/clk_IBUF_BUFG
    SLICE_X110Y37        FDCE                                         r  MIPS/dp/pc_reg/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y37        FDCE (Prop_fdce_C_Q)         0.456     5.578 r  MIPS/dp/pc_reg/q_reg[3]/Q
                         net (fo=110, routed)         3.443     9.021    MIPS/dp/pc_reg/Q[2]
    SLICE_X110Y44        LUT5 (Prop_lut5_I0_O)        0.124     9.145 r  MIPS/dp/pc_reg/rf_reg_r2_0_31_0_5_i_1/O
                         net (fo=36, routed)          1.485    10.629    MIPS/dp/rf/rf_reg_r2_0_31_6_11/ADDRA2
    SLICE_X108Y39        RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148    10.777 r  MIPS/dp/rf/rf_reg_r2_0_31_6_11/RAMA/O
                         net (fo=2, routed)           1.006    11.783    MIPS/dp/pc_reg/rd20[6]
    SLICE_X109Y37        LUT6 (Prop_lut6_I0_O)        0.328    12.111 r  MIPS/dp/pc_reg/i__carry__0_i_11/O
                         net (fo=5, routed)           0.581    12.692    MIPS/dp/pc_reg/src_b[6]
    SLICE_X107Y38        LUT3 (Prop_lut3_I2_O)        0.124    12.816 r  MIPS/dp/pc_reg/i__carry__0_i_2__0/O
                         net (fo=1, routed)           0.000    12.816    MIPS/dp/ALU/data_addr_OBUF[4]_inst_i_1_0[2]
    SLICE_X107Y38        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.214 r  MIPS/dp/ALU/out0_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.214    MIPS/dp/ALU/out0_inferred__2/i__carry__0_n_0
    SLICE_X107Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.328 r  MIPS/dp/ALU/out0_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.328    MIPS/dp/ALU/out0_inferred__2/i__carry__1_n_0
    SLICE_X107Y40        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.641 r  MIPS/dp/ALU/out0_inferred__2/i__carry__2/O[3]
                         net (fo=1, routed)           1.034    14.675    MIPS/dp/pc_reg/data3[15]
    SLICE_X104Y39        LUT6 (Prop_lut6_I1_O)        0.306    14.981 r  MIPS/dp/pc_reg/data_addr_OBUF[15]_inst_i_1/O
                         net (fo=3, routed)           2.906    17.887    data_addr_OBUF[15]
    AB17                 OBUF (Prop_obuf_I_O)         2.629    20.516 r  data_addr_OBUF[15]_inst/O
                         net (fo=0)                   0.000    20.516    data_addr[15]
    AB17                                                              r  data_addr[15] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.035    49.965    
                         output delay                -1.100    48.865    
  -------------------------------------------------------------------
                         required time                         48.865    
                         arrival time                         -20.516    
  -------------------------------------------------------------------
                         slack                                 28.349    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 MIPS/dp/pc_reg/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MIPS/dp/pc_reg/q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.961%)  route 0.202ns (52.039%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.639     1.505    MIPS/dp/pc_reg/clk_IBUF_BUFG
    SLICE_X113Y37        FDCE                                         r  MIPS/dp/pc_reg/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y37        FDCE (Prop_fdce_C_Q)         0.141     1.646 f  MIPS/dp/pc_reg/q_reg[5]/Q
                         net (fo=110, routed)         0.202     1.848    MIPS/dp/pc_reg/Q[4]
    SLICE_X113Y36        LUT6 (Prop_lut6_I2_O)        0.045     1.893 r  MIPS/dp/pc_reg/q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.893    MIPS/dp/pc_reg/q[1]_i_1_n_0
    SLICE_X113Y36        FDCE                                         r  MIPS/dp/pc_reg/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.908     2.023    MIPS/dp/pc_reg/clk_IBUF_BUFG
    SLICE_X113Y36        FDCE                                         r  MIPS/dp/pc_reg/q_reg[1]/C
                         clock pessimism             -0.504     1.519    
    SLICE_X113Y36        FDCE (Hold_fdce_C_D)         0.091     1.610    MIPS/dp/pc_reg/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 MIPS/dp/pc_reg/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MIPS/dp/pc_reg/q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.186ns (38.616%)  route 0.296ns (61.384%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.639     1.505    MIPS/dp/pc_reg/clk_IBUF_BUFG
    SLICE_X110Y37        FDCE                                         r  MIPS/dp/pc_reg/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y37        FDCE (Prop_fdce_C_Q)         0.141     1.646 f  MIPS/dp/pc_reg/q_reg[3]/Q
                         net (fo=110, routed)         0.174     1.820    MIPS/dp/pc_reg/Q[2]
    SLICE_X110Y37        LUT6 (Prop_lut6_I2_O)        0.045     1.865 r  MIPS/dp/pc_reg/q[3]_i_1/O
                         net (fo=1, routed)           0.122     1.987    MIPS/dp/pc_reg/q[3]_i_1_n_0
    SLICE_X110Y37        FDCE                                         r  MIPS/dp/pc_reg/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.909     2.024    MIPS/dp/pc_reg/clk_IBUF_BUFG
    SLICE_X110Y37        FDCE                                         r  MIPS/dp/pc_reg/q_reg[3]/C
                         clock pessimism             -0.519     1.505    
    SLICE_X110Y37        FDCE (Hold_fdce_C_D)         0.070     1.575    MIPS/dp/pc_reg/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 MIPS/dp/pc_reg/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MIPS/dp/pc_reg/q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.186ns (36.827%)  route 0.319ns (63.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.639     1.505    MIPS/dp/pc_reg/clk_IBUF_BUFG
    SLICE_X113Y37        FDCE                                         r  MIPS/dp/pc_reg/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y37        FDCE (Prop_fdce_C_Q)         0.141     1.646 r  MIPS/dp/pc_reg/q_reg[5]/Q
                         net (fo=110, routed)         0.203     1.849    MIPS/dp/pc_reg/Q[4]
    SLICE_X113Y37        LUT6 (Prop_lut6_I3_O)        0.045     1.894 r  MIPS/dp/pc_reg/q[6]_i_1/O
                         net (fo=1, routed)           0.116     2.011    MIPS/dp/pc_reg/q[6]_i_1_n_0
    SLICE_X113Y37        FDCE                                         r  MIPS/dp/pc_reg/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.909     2.024    MIPS/dp/pc_reg/clk_IBUF_BUFG
    SLICE_X113Y37        FDCE                                         r  MIPS/dp/pc_reg/q_reg[6]/C
                         clock pessimism             -0.519     1.505    
    SLICE_X113Y37        FDCE (Hold_fdce_C_D)         0.066     1.571    MIPS/dp/pc_reg/q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 MIPS/dp/pc_reg/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MIPS/dp/pc_reg/q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.186ns (36.058%)  route 0.330ns (63.942%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.639     1.505    MIPS/dp/pc_reg/clk_IBUF_BUFG
    SLICE_X113Y37        FDCE                                         r  MIPS/dp/pc_reg/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y37        FDCE (Prop_fdce_C_Q)         0.141     1.646 r  MIPS/dp/pc_reg/q_reg[6]/Q
                         net (fo=110, routed)         0.214     1.860    MIPS/dp/pc_reg/Q[5]
    SLICE_X113Y37        LUT6 (Prop_lut6_I4_O)        0.045     1.905 r  MIPS/dp/pc_reg/q[5]_i_1/O
                         net (fo=1, routed)           0.116     2.021    MIPS/dp/pc_reg/q[5]_i_1_n_0
    SLICE_X113Y37        FDCE                                         r  MIPS/dp/pc_reg/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.909     2.024    MIPS/dp/pc_reg/clk_IBUF_BUFG
    SLICE_X113Y37        FDCE                                         r  MIPS/dp/pc_reg/q_reg[5]/C
                         clock pessimism             -0.519     1.505    
    SLICE_X113Y37        FDCE (Hold_fdce_C_D)         0.070     1.575    MIPS/dp/pc_reg/q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 MIPS/dp/pc_reg/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dmem/RAM_reg_0_63_7_7/SP/I
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.186ns (30.338%)  route 0.427ns (69.662%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.639     1.505    MIPS/dp/pc_reg/clk_IBUF_BUFG
    SLICE_X110Y37        FDCE                                         r  MIPS/dp/pc_reg/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y37        FDCE (Prop_fdce_C_Q)         0.141     1.646 r  MIPS/dp/pc_reg/q_reg[3]/Q
                         net (fo=110, routed)         0.300     1.946    MIPS/dp/pc_reg/Q[2]
    SLICE_X113Y39        LUT6 (Prop_lut6_I0_O)        0.045     1.991 r  MIPS/dp/pc_reg/write_data_OBUF[7]_inst_i_1/O
                         net (fo=2, routed)           0.127     2.119    dmem/RAM_reg_0_63_7_7/D
    SLICE_X112Y41        RAMS64E                                      r  dmem/RAM_reg_0_63_7_7/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.912     2.027    dmem/RAM_reg_0_63_7_7/WCLK
    SLICE_X112Y41        RAMS64E                                      r  dmem/RAM_reg_0_63_7_7/SP/CLK
                         clock pessimism             -0.504     1.523    
    SLICE_X112Y41        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.147     1.670    dmem/RAM_reg_0_63_7_7/SP
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           2.119    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 MIPS/dp/pc_reg/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MIPS/dp/pc_reg/q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.186ns (34.318%)  route 0.356ns (65.682%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.639     1.505    MIPS/dp/pc_reg/clk_IBUF_BUFG
    SLICE_X110Y37        FDCE                                         r  MIPS/dp/pc_reg/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y37        FDCE (Prop_fdce_C_Q)         0.141     1.646 f  MIPS/dp/pc_reg/q_reg[3]/Q
                         net (fo=110, routed)         0.240     1.886    MIPS/dp/pc_reg/Q[2]
    SLICE_X110Y37        LUT6 (Prop_lut6_I2_O)        0.045     1.931 r  MIPS/dp/pc_reg/q[4]_i_1/O
                         net (fo=1, routed)           0.116     2.047    MIPS/dp/pc_reg/q[4]_i_1_n_0
    SLICE_X110Y37        FDCE                                         r  MIPS/dp/pc_reg/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.909     2.024    MIPS/dp/pc_reg/clk_IBUF_BUFG
    SLICE_X110Y37        FDCE                                         r  MIPS/dp/pc_reg/q_reg[4]/C
                         clock pessimism             -0.519     1.505    
    SLICE_X110Y37        FDCE (Hold_fdce_C_D)         0.066     1.571    MIPS/dp/pc_reg/q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 MIPS/dp/rf/rf_reg_r2_0_31_12_17/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dmem/RAM_reg_0_63_15_15/SP/I
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.433ns (65.055%)  route 0.233ns (34.945%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.640     1.506    MIPS/dp/rf/rf_reg_r2_0_31_12_17/WCLK
    SLICE_X108Y41        RAMD32                                       r  MIPS/dp/rf/rf_reg_r2_0_31_12_17/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y41        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     1.894 r  MIPS/dp/rf/rf_reg_r2_0_31_12_17/RAMB_D1/O
                         net (fo=6, routed)           0.122     2.016    MIPS/dp/pc_reg/rd20[15]
    SLICE_X111Y41        LUT6 (Prop_lut6_I5_O)        0.045     2.061 r  MIPS/dp/pc_reg/write_data_OBUF[15]_inst_i_1/O
                         net (fo=2, routed)           0.111     2.172    dmem/RAM_reg_0_63_15_15/D
    SLICE_X112Y42        RAMS64E                                      r  dmem/RAM_reg_0_63_15_15/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.912     2.027    dmem/RAM_reg_0_63_15_15/WCLK
    SLICE_X112Y42        RAMS64E                                      r  dmem/RAM_reg_0_63_15_15/SP/CLK
                         clock pessimism             -0.482     1.545    
    SLICE_X112Y42        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.146     1.691    dmem/RAM_reg_0_63_15_15/SP
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           2.172    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 dmem/RAM_reg_0_63_22_22/SP/CLK
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MIPS/dp/rf/rf_reg_r2_0_31_18_23/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.433ns (65.150%)  route 0.232ns (34.850%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.642     1.508    dmem/RAM_reg_0_63_22_22/WCLK
    SLICE_X112Y43        RAMS64E                                      r  dmem/RAM_reg_0_63_22_22/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y43        RAMS64E (Prop_rams64e_CLK_O)
                                                      0.388     1.896 r  dmem/RAM_reg_0_63_22_22/SP/O
                         net (fo=1, routed)           0.104     2.001    MIPS/dp/pc_reg/rd[20]
    SLICE_X110Y43        LUT3 (Prop_lut3_I0_O)        0.045     2.046 r  MIPS/dp/pc_reg/rf_reg_r1_0_31_18_23_i_6/O
                         net (fo=2, routed)           0.127     2.173    MIPS/dp/rf/rf_reg_r2_0_31_18_23/DIC0
    SLICE_X108Y43        RAMD32                                       r  MIPS/dp/rf/rf_reg_r2_0_31_18_23/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.912     2.027    MIPS/dp/rf/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X108Y43        RAMD32                                       r  MIPS/dp/rf/rf_reg_r2_0_31_18_23/RAMC/CLK
                         clock pessimism             -0.482     1.545    
    SLICE_X108Y43        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     1.689    MIPS/dp/rf/rf_reg_r2_0_31_18_23/RAMC
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           2.173    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 MIPS/dp/pc_reg/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MIPS/dp/pc_reg/q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.209ns (38.000%)  route 0.341ns (61.999%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.637     1.503    MIPS/dp/pc_reg/clk_IBUF_BUFG
    SLICE_X108Y36        FDCE                                         r  MIPS/dp/pc_reg/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y36        FDCE (Prop_fdce_C_Q)         0.164     1.667 r  MIPS/dp/pc_reg/q_reg[2]/Q
                         net (fo=111, routed)         0.225     1.892    MIPS/dp/pc_reg/Q[1]
    SLICE_X108Y36        LUT6 (Prop_lut6_I1_O)        0.045     1.937 r  MIPS/dp/pc_reg/q[2]_i_1/O
                         net (fo=1, routed)           0.116     2.053    MIPS/dp/pc_reg/q[2]_i_1_n_0
    SLICE_X108Y36        FDCE                                         r  MIPS/dp/pc_reg/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.907     2.022    MIPS/dp/pc_reg/clk_IBUF_BUFG
    SLICE_X108Y36        FDCE                                         r  MIPS/dp/pc_reg/q_reg[2]/C
                         clock pessimism             -0.519     1.503    
    SLICE_X108Y36        FDCE (Hold_fdce_C_D)         0.059     1.562    MIPS/dp/pc_reg/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 MIPS/dp/rf/rf_reg_r2_0_31_18_23/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dmem/RAM_reg_0_63_21_21/SP/I
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.433ns (63.523%)  route 0.249ns (36.477%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.641     1.507    MIPS/dp/rf/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X108Y43        RAMD32                                       r  MIPS/dp/rf/rf_reg_r2_0_31_18_23/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y43        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     1.895 r  MIPS/dp/rf/rf_reg_r2_0_31_18_23/RAMB_D1/O
                         net (fo=6, routed)           0.134     2.029    MIPS/dp/pc_reg/rd20[21]
    SLICE_X111Y43        LUT6 (Prop_lut6_I5_O)        0.045     2.074 r  MIPS/dp/pc_reg/write_data_OBUF[21]_inst_i_1/O
                         net (fo=2, routed)           0.115     2.189    dmem/RAM_reg_0_63_21_21/D
    SLICE_X112Y43        RAMS64E                                      r  dmem/RAM_reg_0_63_21_21/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.913     2.028    dmem/RAM_reg_0_63_21_21/WCLK
    SLICE_X112Y43        RAMS64E                                      r  dmem/RAM_reg_0_63_21_21/SP/CLK
                         clock pessimism             -0.482     1.546    
    SLICE_X112Y43        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.147     1.693    dmem/RAM_reg_0_63_21_21/SP
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.496    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         50.000      47.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         50.000      49.000     SLICE_X113Y36   MIPS/dp/pc_reg/q_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         50.000      49.000     SLICE_X108Y36   MIPS/dp/pc_reg/q_reg[2]/C
Min Period        n/a     FDCE/C      n/a            1.000         50.000      49.000     SLICE_X110Y37   MIPS/dp/pc_reg/q_reg[3]/C
Min Period        n/a     FDCE/C      n/a            1.000         50.000      49.000     SLICE_X110Y37   MIPS/dp/pc_reg/q_reg[4]/C
Min Period        n/a     FDCE/C      n/a            1.000         50.000      49.000     SLICE_X113Y37   MIPS/dp/pc_reg/q_reg[5]/C
Min Period        n/a     FDCE/C      n/a            1.000         50.000      49.000     SLICE_X113Y37   MIPS/dp/pc_reg/q_reg[6]/C
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         25.000      23.750     SLICE_X108Y39   MIPS/dp/rf/rf_reg_r2_0_31_6_11/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         25.000      23.750     SLICE_X108Y40   MIPS/dp/rf/rf_reg_r1_0_31_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         25.000      23.750     SLICE_X108Y40   MIPS/dp/rf/rf_reg_r1_0_31_12_17/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         25.000      23.750     SLICE_X108Y40   MIPS/dp/rf/rf_reg_r1_0_31_12_17/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         25.000      23.750     SLICE_X108Y40   MIPS/dp/rf/rf_reg_r1_0_31_12_17/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         25.000      23.750     SLICE_X108Y40   MIPS/dp/rf/rf_reg_r1_0_31_12_17/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         25.000      23.750     SLICE_X108Y40   MIPS/dp/rf/rf_reg_r1_0_31_12_17/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         25.000      23.750     SLICE_X108Y40   MIPS/dp/rf/rf_reg_r1_0_31_12_17/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         25.000      23.750     SLICE_X108Y40   MIPS/dp/rf/rf_reg_r1_0_31_12_17/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         25.000      23.750     SLICE_X108Y39   MIPS/dp/rf/rf_reg_r2_0_31_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         25.000      23.750     SLICE_X108Y44   MIPS/dp/rf/rf_reg_r1_0_31_24_29/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         25.000      23.750     SLICE_X108Y44   MIPS/dp/rf/rf_reg_r1_0_31_24_29/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         25.000      23.750     SLICE_X108Y44   MIPS/dp/rf/rf_reg_r1_0_31_24_29/RAMB/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         25.000      23.750     SLICE_X108Y46   MIPS/dp/rf/rf_reg_r1_0_31_30_31/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         25.000      23.750     SLICE_X108Y46   MIPS/dp/rf/rf_reg_r1_0_31_30_31/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         25.000      23.750     SLICE_X108Y43   MIPS/dp/rf/rf_reg_r2_0_31_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         25.000      23.750     SLICE_X108Y45   MIPS/dp/rf/rf_reg_r2_0_31_24_29/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         25.000      23.750     SLICE_X108Y45   MIPS/dp/rf/rf_reg_r2_0_31_24_29/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         25.000      23.750     SLICE_X108Y45   MIPS/dp/rf/rf_reg_r2_0_31_24_29/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         25.000      23.750     SLICE_X108Y45   MIPS/dp/rf/rf_reg_r2_0_31_24_29/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       45.140ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             45.140ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MIPS/dp/pc_reg/q_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk rise@50.000ns - clk rise@0.000ns)
  Data Path Delay:        6.402ns  (logic 0.941ns (14.699%)  route 5.461ns (85.301%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.700ns
  Clock Path Skew:        4.597ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.597ns = ( 54.597 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.700     2.700    
    J21                                               0.000     2.700 f  reset (IN)
                         net (fo=0)                   0.000     2.700    reset
    J21                  IBUF (Prop_ibuf_I_O)         0.941     3.641 f  reset_IBUF_inst/O
                         net (fo=6, routed)           5.461     9.102    MIPS/dp/pc_reg/AR[0]
    SLICE_X108Y36        FDCE                                         f  MIPS/dp/pc_reg/q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    K19                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    50.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    52.810    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    52.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.695    54.597    MIPS/dp/pc_reg/clk_IBUF_BUFG
    SLICE_X108Y36        FDCE                                         r  MIPS/dp/pc_reg/q_reg[2]/C
                         clock pessimism              0.000    54.597    
                         clock uncertainty           -0.035    54.561    
    SLICE_X108Y36        FDCE (Recov_fdce_C_CLR)     -0.319    54.242    MIPS/dp/pc_reg/q_reg[2]
  -------------------------------------------------------------------
                         required time                         54.242    
                         arrival time                          -9.102    
  -------------------------------------------------------------------
                         slack                                 45.140    

Slack (MET) :             45.349ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MIPS/dp/pc_reg/q_reg[3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk rise@50.000ns - clk rise@0.000ns)
  Data Path Delay:        6.111ns  (logic 0.941ns (15.400%)  route 5.169ns (84.600%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.700ns
  Clock Path Skew:        4.600ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.600ns = ( 54.600 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.700     2.700    
    J21                                               0.000     2.700 f  reset (IN)
                         net (fo=0)                   0.000     2.700    reset
    J21                  IBUF (Prop_ibuf_I_O)         0.941     3.641 f  reset_IBUF_inst/O
                         net (fo=6, routed)           5.169     8.811    MIPS/dp/pc_reg/AR[0]
    SLICE_X110Y37        FDCE                                         f  MIPS/dp/pc_reg/q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    K19                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    50.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    52.810    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    52.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.698    54.600    MIPS/dp/pc_reg/clk_IBUF_BUFG
    SLICE_X110Y37        FDCE                                         r  MIPS/dp/pc_reg/q_reg[3]/C
                         clock pessimism              0.000    54.600    
                         clock uncertainty           -0.035    54.564    
    SLICE_X110Y37        FDCE (Recov_fdce_C_CLR)     -0.405    54.159    MIPS/dp/pc_reg/q_reg[3]
  -------------------------------------------------------------------
                         required time                         54.159    
                         arrival time                          -8.811    
  -------------------------------------------------------------------
                         slack                                 45.349    

Slack (MET) :             45.349ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MIPS/dp/pc_reg/q_reg[4]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk rise@50.000ns - clk rise@0.000ns)
  Data Path Delay:        6.111ns  (logic 0.941ns (15.400%)  route 5.169ns (84.600%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.700ns
  Clock Path Skew:        4.600ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.600ns = ( 54.600 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.700     2.700    
    J21                                               0.000     2.700 f  reset (IN)
                         net (fo=0)                   0.000     2.700    reset
    J21                  IBUF (Prop_ibuf_I_O)         0.941     3.641 f  reset_IBUF_inst/O
                         net (fo=6, routed)           5.169     8.811    MIPS/dp/pc_reg/AR[0]
    SLICE_X110Y37        FDCE                                         f  MIPS/dp/pc_reg/q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    K19                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    50.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    52.810    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    52.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.698    54.600    MIPS/dp/pc_reg/clk_IBUF_BUFG
    SLICE_X110Y37        FDCE                                         r  MIPS/dp/pc_reg/q_reg[4]/C
                         clock pessimism              0.000    54.600    
                         clock uncertainty           -0.035    54.564    
    SLICE_X110Y37        FDCE (Recov_fdce_C_CLR)     -0.405    54.159    MIPS/dp/pc_reg/q_reg[4]
  -------------------------------------------------------------------
                         required time                         54.159    
                         arrival time                          -8.811    
  -------------------------------------------------------------------
                         slack                                 45.349    

Slack (MET) :             45.661ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MIPS/dp/pc_reg/q_reg[5]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk rise@50.000ns - clk rise@0.000ns)
  Data Path Delay:        5.799ns  (logic 0.941ns (16.228%)  route 4.858ns (83.772%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.700ns
  Clock Path Skew:        4.600ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.600ns = ( 54.600 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.700     2.700    
    J21                                               0.000     2.700 f  reset (IN)
                         net (fo=0)                   0.000     2.700    reset
    J21                  IBUF (Prop_ibuf_I_O)         0.941     3.641 f  reset_IBUF_inst/O
                         net (fo=6, routed)           4.858     8.499    MIPS/dp/pc_reg/AR[0]
    SLICE_X113Y37        FDCE                                         f  MIPS/dp/pc_reg/q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    K19                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    50.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    52.810    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    52.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.698    54.600    MIPS/dp/pc_reg/clk_IBUF_BUFG
    SLICE_X113Y37        FDCE                                         r  MIPS/dp/pc_reg/q_reg[5]/C
                         clock pessimism              0.000    54.600    
                         clock uncertainty           -0.035    54.564    
    SLICE_X113Y37        FDCE (Recov_fdce_C_CLR)     -0.405    54.159    MIPS/dp/pc_reg/q_reg[5]
  -------------------------------------------------------------------
                         required time                         54.159    
                         arrival time                          -8.499    
  -------------------------------------------------------------------
                         slack                                 45.661    

Slack (MET) :             45.661ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MIPS/dp/pc_reg/q_reg[6]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk rise@50.000ns - clk rise@0.000ns)
  Data Path Delay:        5.799ns  (logic 0.941ns (16.228%)  route 4.858ns (83.772%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.700ns
  Clock Path Skew:        4.600ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.600ns = ( 54.600 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.700     2.700    
    J21                                               0.000     2.700 f  reset (IN)
                         net (fo=0)                   0.000     2.700    reset
    J21                  IBUF (Prop_ibuf_I_O)         0.941     3.641 f  reset_IBUF_inst/O
                         net (fo=6, routed)           4.858     8.499    MIPS/dp/pc_reg/AR[0]
    SLICE_X113Y37        FDCE                                         f  MIPS/dp/pc_reg/q_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    K19                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    50.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    52.810    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    52.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.698    54.600    MIPS/dp/pc_reg/clk_IBUF_BUFG
    SLICE_X113Y37        FDCE                                         r  MIPS/dp/pc_reg/q_reg[6]/C
                         clock pessimism              0.000    54.600    
                         clock uncertainty           -0.035    54.564    
    SLICE_X113Y37        FDCE (Recov_fdce_C_CLR)     -0.405    54.159    MIPS/dp/pc_reg/q_reg[6]
  -------------------------------------------------------------------
                         required time                         54.159    
                         arrival time                          -8.499    
  -------------------------------------------------------------------
                         slack                                 45.661    

Slack (MET) :             45.808ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MIPS/dp/pc_reg/q_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk rise@50.000ns - clk rise@0.000ns)
  Data Path Delay:        5.650ns  (logic 0.941ns (16.654%)  route 4.709ns (83.346%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.700ns
  Clock Path Skew:        4.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.599ns = ( 54.599 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.700     2.700    
    J21                                               0.000     2.700 f  reset (IN)
                         net (fo=0)                   0.000     2.700    reset
    J21                  IBUF (Prop_ibuf_I_O)         0.941     3.641 f  reset_IBUF_inst/O
                         net (fo=6, routed)           4.709     8.350    MIPS/dp/pc_reg/AR[0]
    SLICE_X113Y36        FDCE                                         f  MIPS/dp/pc_reg/q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    K19                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    50.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    52.810    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    52.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.697    54.599    MIPS/dp/pc_reg/clk_IBUF_BUFG
    SLICE_X113Y36        FDCE                                         r  MIPS/dp/pc_reg/q_reg[1]/C
                         clock pessimism              0.000    54.599    
                         clock uncertainty           -0.035    54.563    
    SLICE_X113Y36        FDCE (Recov_fdce_C_CLR)     -0.405    54.158    MIPS/dp/pc_reg/q_reg[1]
  -------------------------------------------------------------------
                         required time                         54.158    
                         arrival time                          -8.350    
  -------------------------------------------------------------------
                         slack                                 45.808    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MIPS/dp/pc_reg/q_reg[1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.866ns  (logic 0.808ns (16.598%)  route 4.058ns (83.402%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.200ns
  Clock Path Skew:        5.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.121ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.200     0.200    
    J21                                               0.000     0.200 f  reset (IN)
                         net (fo=0)                   0.000     0.200    reset
    J21                  IBUF (Prop_ibuf_I_O)         0.808     1.008 f  reset_IBUF_inst/O
                         net (fo=6, routed)           4.058     5.066    MIPS/dp/pc_reg/AR[0]
    SLICE_X113Y36        FDCE                                         f  MIPS/dp/pc_reg/q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.877     5.121    MIPS/dp/pc_reg/clk_IBUF_BUFG
    SLICE_X113Y36        FDCE                                         r  MIPS/dp/pc_reg/q_reg[1]/C
                         clock pessimism              0.000     5.121    
                         clock uncertainty            0.035     5.156    
    SLICE_X113Y36        FDCE (Remov_fdce_C_CLR)     -0.208     4.948    MIPS/dp/pc_reg/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.948    
                         arrival time                           5.066    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MIPS/dp/pc_reg/q_reg[5]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.991ns  (logic 0.808ns (16.181%)  route 4.184ns (83.819%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.200ns
  Clock Path Skew:        5.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.122ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.200     0.200    
    J21                                               0.000     0.200 f  reset (IN)
                         net (fo=0)                   0.000     0.200    reset
    J21                  IBUF (Prop_ibuf_I_O)         0.808     1.008 f  reset_IBUF_inst/O
                         net (fo=6, routed)           4.184     5.191    MIPS/dp/pc_reg/AR[0]
    SLICE_X113Y37        FDCE                                         f  MIPS/dp/pc_reg/q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.878     5.122    MIPS/dp/pc_reg/clk_IBUF_BUFG
    SLICE_X113Y37        FDCE                                         r  MIPS/dp/pc_reg/q_reg[5]/C
                         clock pessimism              0.000     5.122    
                         clock uncertainty            0.035     5.157    
    SLICE_X113Y37        FDCE (Remov_fdce_C_CLR)     -0.208     4.949    MIPS/dp/pc_reg/q_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.949    
                         arrival time                           5.191    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MIPS/dp/pc_reg/q_reg[6]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.991ns  (logic 0.808ns (16.181%)  route 4.184ns (83.819%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.200ns
  Clock Path Skew:        5.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.122ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.200     0.200    
    J21                                               0.000     0.200 f  reset (IN)
                         net (fo=0)                   0.000     0.200    reset
    J21                  IBUF (Prop_ibuf_I_O)         0.808     1.008 f  reset_IBUF_inst/O
                         net (fo=6, routed)           4.184     5.191    MIPS/dp/pc_reg/AR[0]
    SLICE_X113Y37        FDCE                                         f  MIPS/dp/pc_reg/q_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.878     5.122    MIPS/dp/pc_reg/clk_IBUF_BUFG
    SLICE_X113Y37        FDCE                                         r  MIPS/dp/pc_reg/q_reg[6]/C
                         clock pessimism              0.000     5.122    
                         clock uncertainty            0.035     5.157    
    SLICE_X113Y37        FDCE (Remov_fdce_C_CLR)     -0.208     4.949    MIPS/dp/pc_reg/q_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.949    
                         arrival time                           5.191    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MIPS/dp/pc_reg/q_reg[3]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.231ns  (logic 0.170ns (7.625%)  route 2.060ns (92.375%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.200ns
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.200     0.200    
    J21                                               0.000     0.200 f  reset (IN)
                         net (fo=0)                   0.000     0.200    reset
    J21                  IBUF (Prop_ibuf_I_O)         0.170     0.370 f  reset_IBUF_inst/O
                         net (fo=6, routed)           2.060     2.431    MIPS/dp/pc_reg/AR[0]
    SLICE_X110Y37        FDCE                                         f  MIPS/dp/pc_reg/q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.909     2.024    MIPS/dp/pc_reg/clk_IBUF_BUFG
    SLICE_X110Y37        FDCE                                         r  MIPS/dp/pc_reg/q_reg[3]/C
                         clock pessimism              0.000     2.024    
                         clock uncertainty            0.035     2.060    
    SLICE_X110Y37        FDCE (Remov_fdce_C_CLR)     -0.092     1.968    MIPS/dp/pc_reg/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.431    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MIPS/dp/pc_reg/q_reg[4]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.231ns  (logic 0.170ns (7.625%)  route 2.060ns (92.375%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.200ns
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.200     0.200    
    J21                                               0.000     0.200 f  reset (IN)
                         net (fo=0)                   0.000     0.200    reset
    J21                  IBUF (Prop_ibuf_I_O)         0.170     0.370 f  reset_IBUF_inst/O
                         net (fo=6, routed)           2.060     2.431    MIPS/dp/pc_reg/AR[0]
    SLICE_X110Y37        FDCE                                         f  MIPS/dp/pc_reg/q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.909     2.024    MIPS/dp/pc_reg/clk_IBUF_BUFG
    SLICE_X110Y37        FDCE                                         r  MIPS/dp/pc_reg/q_reg[4]/C
                         clock pessimism              0.000     2.024    
                         clock uncertainty            0.035     2.060    
    SLICE_X110Y37        FDCE (Remov_fdce_C_CLR)     -0.092     1.968    MIPS/dp/pc_reg/q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.431    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.549ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MIPS/dp/pc_reg/q_reg[2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.340ns  (logic 0.170ns (7.269%)  route 2.170ns (92.731%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.200ns
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.200     0.200    
    J21                                               0.000     0.200 f  reset (IN)
                         net (fo=0)                   0.000     0.200    reset
    J21                  IBUF (Prop_ibuf_I_O)         0.170     0.370 f  reset_IBUF_inst/O
                         net (fo=6, routed)           2.170     2.540    MIPS/dp/pc_reg/AR[0]
    SLICE_X108Y36        FDCE                                         f  MIPS/dp/pc_reg/q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.907     2.022    MIPS/dp/pc_reg/clk_IBUF_BUFG
    SLICE_X108Y36        FDCE                                         r  MIPS/dp/pc_reg/q_reg[2]/C
                         clock pessimism              0.000     2.022    
                         clock uncertainty            0.035     2.058    
    SLICE_X108Y36        FDCE (Remov_fdce_C_CLR)     -0.067     1.991    MIPS/dp/pc_reg/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           2.540    
  -------------------------------------------------------------------
                         slack                                  0.549    





