

================================================================
== Vitis HLS Report for 'LayerNorm_2'
================================================================
* Date:           Fri Nov 10 02:18:43 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        proj_kernel_EMO
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  50.00 ns|  36.500 ns|    13.50 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    57626|    57626|  2.881 ms|  2.881 ms|  57626|  57626|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------+---------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                  |                                       |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                     Instance                     |                 Module                |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------------------+---------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_LayerNorm_2_Pipeline_VITIS_LOOP_378_4_fu_214  |LayerNorm_2_Pipeline_VITIS_LOOP_378_4  |       84|       84|  4.200 us|  4.200 us|   84|   84|       no|
        |grp_LayerNorm_2_Pipeline_VITIS_LOOP_384_5_fu_222  |LayerNorm_2_Pipeline_VITIS_LOOP_384_5  |       86|       86|  4.300 us|  4.300 us|   86|   86|       no|
        |grp_LayerNorm_2_Pipeline_VITIS_LOOP_400_9_fu_231  |LayerNorm_2_Pipeline_VITIS_LOOP_400_9  |       96|       96|  4.800 us|  4.800 us|   96|   96|       no|
        +--------------------------------------------------+---------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_373_2_VITIS_LOOP_374_3  |    35280|    35280|       180|          -|          -|   196|        no|
        |- VITIS_LOOP_397_7_VITIS_LOOP_398_8  |    22344|    22344|       114|          -|          -|   196|        no|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      532|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|     17|      912|     3012|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|      413|     -|
|Register             |        -|      -|      752|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|     17|     1664|     3957|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +--------------------------------------------------+---------------------------------------+---------+----+-----+------+-----+
    |                     Instance                     |                 Module                | BRAM_18K| DSP|  FF |  LUT | URAM|
    +--------------------------------------------------+---------------------------------------+---------+----+-----+------+-----+
    |grp_LayerNorm_2_Pipeline_VITIS_LOOP_378_4_fu_214  |LayerNorm_2_Pipeline_VITIS_LOOP_378_4  |        0|   2|   94|   357|    0|
    |grp_LayerNorm_2_Pipeline_VITIS_LOOP_384_5_fu_222  |LayerNorm_2_Pipeline_VITIS_LOOP_384_5  |        0|   7|  289|   724|    0|
    |grp_LayerNorm_2_Pipeline_VITIS_LOOP_400_9_fu_231  |LayerNorm_2_Pipeline_VITIS_LOOP_400_9  |        0|   5|  529|  1223|    0|
    |dadd_64ns_64ns_64_1_full_dsp_1_U4302              |dadd_64ns_64ns_64_1_full_dsp_1         |        0|   3|    0|   708|    0|
    |dsqrt_64ns_64ns_64_5_no_dsp_1_U4303               |dsqrt_64ns_64ns_64_5_no_dsp_1          |        0|   0|    0|     0|    0|
    |fpext_32ns_64_1_no_dsp_1_U4301                    |fpext_32ns_64_1_no_dsp_1               |        0|   0|    0|     0|    0|
    +--------------------------------------------------+---------------------------------------+---------+----+-----+------+-----+
    |Total                                             |                                       |        0|  17|  912|  3012|    0|
    +--------------------------------------------------+---------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln373_1_fu_341_p2     |         +|   0|  0|  12|           4|           1|
    |add_ln373_fu_318_p2       |         +|   0|  0|  15|           8|           1|
    |add_ln374_fu_466_p2       |         +|   0|  0|  12|           4|           1|
    |add_ln375_fu_397_p2       |         +|   0|  0|  16|           9|           9|
    |add_ln390_fu_416_p2       |         +|   0|  0|  71|          64|          64|
    |add_ln391_fu_441_p2       |         +|   0|  0|  71|          64|          64|
    |add_ln397_1_fu_610_p2     |         +|   0|  0|  12|           4|           1|
    |add_ln397_fu_587_p2       |         +|   0|  0|  15|           8|           1|
    |add_ln398_fu_706_p2       |         +|   0|  0|  12|           4|           1|
    |add_ln399_fu_666_p2       |         +|   0|  0|  16|           9|           9|
    |empty_804_fu_676_p2       |         +|   0|  0|  70|          63|          63|
    |empty_806_fu_691_p2       |         +|   0|  0|  70|          63|          63|
    |empty_803_fu_575_p2       |         -|   0|  0|  16|           9|           9|
    |empty_fu_306_p2           |         -|   0|  0|  16|           9|           9|
    |p_mid112_fu_640_p2        |         -|   0|  0|  16|           9|           9|
    |p_mid1_fu_371_p2          |         -|   0|  0|  16|           9|           9|
    |icmp_ln373_fu_312_p2      |      icmp|   0|  0|  11|           8|           7|
    |icmp_ln374_fu_327_p2      |      icmp|   0|  0|   9|           4|           3|
    |icmp_ln397_fu_581_p2      |      icmp|   0|  0|  11|           8|           7|
    |icmp_ln398_fu_596_p2      |      icmp|   0|  0|   9|           4|           3|
    |ap_block_state4_io        |        or|   0|  0|   2|           1|           1|
    |select_ln373_1_fu_377_p3  |    select|   0|  0|   9|           1|           9|
    |select_ln373_2_fu_385_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln373_fu_333_p3    |    select|   0|  0|   4|           1|           1|
    |select_ln397_1_fu_646_p3  |    select|   0|  0|   9|           1|           9|
    |select_ln397_2_fu_654_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln397_fu_602_p3    |    select|   0|  0|   4|           1|           1|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 532|         371|         363|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+-----+-----------+-----+-----------+
    |           Name          | LUT | Input Size| Bits| Total Bits|
    +-------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                |  145|         30|    1|         30|
    |gmem_blk_n_AR            |    9|          2|    1|          2|
    |gmem_blk_n_AW            |    9|          2|    1|          2|
    |gmem_blk_n_B             |    9|          2|    1|          2|
    |gmem_blk_n_R             |    9|          2|    1|          2|
    |gmem_blk_n_W             |    9|          2|    1|          2|
    |grp_fu_890_ce            |   14|          3|    1|          3|
    |grp_fu_890_p0            |   14|          3|   32|         96|
    |grp_fu_890_p1            |   14|          3|   32|         96|
    |grp_fu_894_ce            |    9|          2|    1|          2|
    |grp_fu_898_ce            |    9|          2|    1|          2|
    |h_6_fu_132               |    9|          2|    4|          8|
    |h_fu_112                 |    9|          2|    4|          8|
    |iRMB_out1_address0       |   20|          4|   14|         56|
    |iRMB_out1_ce0            |   20|          4|    1|          4|
    |indvar_flatten14_fu_136  |    9|          2|    8|         16|
    |indvar_flatten_fu_116    |    9|          2|    8|         16|
    |m_axi_gmem1_AWVALID      |    9|          2|    1|          2|
    |m_axi_gmem1_BREADY       |    9|          2|    1|          2|
    |m_axi_gmem1_WVALID       |    9|          2|    1|          2|
    |m_axi_gmem_ARADDR        |   14|          3|   64|        192|
    |m_axi_gmem_AWADDR        |   14|          3|   64|        192|
    |m_axi_gmem_WDATA         |   14|          3|   32|         96|
    |w_1_fu_128               |    9|          2|    4|          8|
    |w_fu_108                 |    9|          2|    4|          8|
    +-------------------------+-----+-----------+-----+-----------+
    |Total                    |  413|         88|  283|        849|
    +-------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------+----+----+-----+-----------+
    |                              Name                             | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------+----+----+-----+-----------+
    |add_ln375_reg_788                                              |   9|   0|    9|          0|
    |add_ln399_reg_843                                              |   9|   0|    9|          0|
    |add_reg_875                                                    |  64|   0|   64|          0|
    |ap_CS_fsm                                                      |  29|   0|   29|          0|
    |conv_reg_870                                                   |  64|   0|   64|          0|
    |empty_805_reg_880                                              |  32|   0|   32|          0|
    |gmem_addr_100_reg_794                                          |  64|   0|   64|          0|
    |gmem_addr_101_reg_800                                          |  64|   0|   64|          0|
    |gmem_addr_99_read_reg_865                                      |  32|   0|   32|          0|
    |gmem_addr_99_reg_854                                           |  64|   0|   64|          0|
    |gmem_addr_read_reg_860                                         |  32|   0|   32|          0|
    |gmem_addr_reg_848                                              |  64|   0|   64|          0|
    |grp_LayerNorm_2_Pipeline_VITIS_LOOP_378_4_fu_214_ap_start_reg  |   1|   0|    1|          0|
    |grp_LayerNorm_2_Pipeline_VITIS_LOOP_384_5_fu_222_ap_start_reg  |   1|   0|    1|          0|
    |grp_LayerNorm_2_Pipeline_VITIS_LOOP_400_9_fu_231_ap_start_reg  |   1|   0|    1|          0|
    |h_6_fu_132                                                     |   4|   0|    4|          0|
    |h_fu_112                                                       |   4|   0|    4|          0|
    |indvar_flatten14_fu_136                                        |   8|   0|    8|          0|
    |indvar_flatten_fu_116                                          |   8|   0|    8|          0|
    |sext_ln397_1_reg_832                                           |  63|   0|   63|          0|
    |sext_ln397_reg_827                                             |  63|   0|   63|          0|
    |tmp_reg_885                                                    |  64|   0|   64|          0|
    |w_1_fu_128                                                     |   4|   0|    4|          0|
    |w_fu_108                                                       |   4|   0|    4|          0|
    +---------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                          | 752|   0|  752|          0|
    +---------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|   LayerNorm.2|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|   LayerNorm.2|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|   LayerNorm.2|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|   LayerNorm.2|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|   LayerNorm.2|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|   LayerNorm.2|  return value|
|grp_fu_744_p_din0     |  out|   32|  ap_ctrl_hs|   LayerNorm.2|  return value|
|grp_fu_744_p_din1     |  out|   32|  ap_ctrl_hs|   LayerNorm.2|  return value|
|grp_fu_744_p_dout0    |   in|   32|  ap_ctrl_hs|   LayerNorm.2|  return value|
|grp_fu_744_p_ce       |  out|    1|  ap_ctrl_hs|   LayerNorm.2|  return value|
|grp_fu_748_p_din0     |  out|   64|  ap_ctrl_hs|   LayerNorm.2|  return value|
|grp_fu_748_p_din1     |  out|   64|  ap_ctrl_hs|   LayerNorm.2|  return value|
|grp_fu_748_p_dout0    |   in|   64|  ap_ctrl_hs|   LayerNorm.2|  return value|
|grp_fu_748_p_ce       |  out|    1|  ap_ctrl_hs|   LayerNorm.2|  return value|
|grp_fu_752_p_din0     |  out|   64|  ap_ctrl_hs|   LayerNorm.2|  return value|
|grp_fu_752_p_din1     |  out|   64|  ap_ctrl_hs|   LayerNorm.2|  return value|
|grp_fu_752_p_dout0    |   in|   64|  ap_ctrl_hs|   LayerNorm.2|  return value|
|grp_fu_752_p_ce       |  out|    1|  ap_ctrl_hs|   LayerNorm.2|  return value|
|iRMB_out1_address0    |  out|   14|   ap_memory|     iRMB_out1|         array|
|iRMB_out1_ce0         |  out|    1|   ap_memory|     iRMB_out1|         array|
|iRMB_out1_q0          |   in|   32|   ap_memory|     iRMB_out1|         array|
|m_axi_gmem1_AWVALID   |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWREADY   |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWADDR    |  out|   64|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWID      |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWLEN     |  out|   32|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWSIZE    |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWBURST   |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWLOCK    |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWCACHE   |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWPROT    |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWQOS     |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWREGION  |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWUSER    |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WVALID    |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WREADY    |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WDATA     |  out|   32|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WSTRB     |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WLAST     |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WID       |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WUSER     |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARVALID   |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARREADY   |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARADDR    |  out|   64|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARID      |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARLEN     |  out|   32|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARSIZE    |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARBURST   |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARLOCK    |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARCACHE   |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARPROT    |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARQOS     |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARREGION  |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARUSER    |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RVALID    |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RREADY    |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RDATA     |   in|   32|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RLAST     |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RID       |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RFIFONUM  |   in|    9|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RUSER     |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RRESP     |   in|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BVALID    |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BREADY    |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BRESP     |   in|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BID       |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BUSER     |   in|    1|       m_axi|         gmem1|       pointer|
|Y_data                |   in|   64|     ap_none|        Y_data|        scalar|
|m_axi_gmem_AWVALID    |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY    |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR     |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWID       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN      |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE     |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST    |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT     |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS      |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION   |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA      |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB      |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID    |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY    |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR     |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARID       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN      |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE     |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST    |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT     |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS      |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION   |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA      |   in|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RID        |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RFIFONUM   |   in|    9|       m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP      |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP      |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BID        |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER      |   in|    1|       m_axi|          gmem|       pointer|
|mean_buf              |   in|   64|     ap_none|      mean_buf|        scalar|
|var_buf               |   in|   64|     ap_none|       var_buf|        scalar|
|weight_address0       |  out|    7|   ap_memory|        weight|         array|
|weight_ce0            |  out|    1|   ap_memory|        weight|         array|
|weight_q0             |   in|   32|   ap_memory|        weight|         array|
|bias_address0         |  out|    7|   ap_memory|          bias|         array|
|bias_ce0              |  out|    1|   ap_memory|          bias|         array|
|bias_q0               |   in|   32|   ap_memory|          bias|         array|
+----------------------+-----+-----+------------+--------------+--------------+

