// Seed: 139305877
module module_0;
  wire id_2;
endmodule
module module_1 (
    input wire id_0,
    input tri0 id_1,
    input wire id_2,
    input wor id_3,
    input tri0 id_4,
    input tri id_5,
    output tri id_6,
    output supply1 id_7,
    input uwire id_8,
    input wire id_9,
    input tri id_10,
    output supply1 id_11,
    output uwire id_12,
    output tri id_13,
    output uwire id_14,
    output wand id_15,
    output wand id_16,
    input tri id_17,
    input wor id_18,
    input uwire id_19,
    output supply0 id_20,
    input wire id_21,
    input tri id_22,
    output supply1 id_23,
    input uwire id_24,
    output wire id_25
);
  assign id_11 = 1;
  always @(posedge 1'b0);
  xnor (id_11, id_17, id_18, id_19, id_2, id_21, id_22, id_24, id_3, id_4, id_5, id_8, id_9);
  module_0();
endmodule
