$date
	Sat Dec 13 18:15:30 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module contador_hex_tb $end
$var wire 4 ! q [3:0] $end
$var reg 1 " clk $end
$var reg 1 # dir $end
$var reg 1 $ rst_n $end
$scope module DUT $end
$var wire 1 " clk $end
$var wire 1 # dir $end
$var wire 1 $ rst_n $end
$var reg 4 % q [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 %
0$
0#
0"
b0 !
$end
#50
1$
#100
b1 !
b1 %
1"
#200
0"
#300
b10 !
b10 %
1"
#400
0"
#500
b11 !
b11 %
1"
#600
0"
#700
b100 !
b100 %
1"
#800
0"
#900
b101 !
b101 %
1"
#1000
0"
#1100
b110 !
b110 %
1"
#1200
0"
#1300
b111 !
b111 %
1"
#1400
0"
#1500
b1000 !
b1000 %
1"
#1600
0"
#1700
b1001 !
b1001 %
1"
#1800
0"
#1900
b1010 !
b1010 %
1"
#2000
0"
#2100
b1011 !
b1011 %
1"
#2200
0"
#2300
b1100 !
b1100 %
1"
#2400
0"
#2500
b1101 !
b1101 %
1"
#2600
0"
#2700
b1110 !
b1110 %
1"
#2800
0"
#2900
b1111 !
b1111 %
1"
#3000
0"
#3100
1"
#3200
0"
#3300
1"
#3400
0"
#3500
1"
#3600
0"
#3700
1"
#3800
0"
#3900
1"
#3950
b0 !
b0 %
0$
#4000
1$
0"
#4100
b1 !
b1 %
1"
#4200
0"
#4300
b10 !
b10 %
1"
#4400
0"
#4500
b11 !
b11 %
1"
#4600
0"
1#
#4700
b10 !
b10 %
1"
#4800
0"
#4900
b1 !
b1 %
1"
#5000
0"
#5100
b0 !
b0 %
1"
#5200
0"
