OpenROAD b79f266fe41540eabc064bcaddfe19ed715ac5c2 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /home/shahid/caravel_user_project/openlane/counter/runs/counter/tmp/merged_unpadded.lef
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /home/shahid/caravel_user_project/openlane/counter/runs/counter/tmp/merged_unpadded.lef
[INFO ODB-0127] Reading DEF file: /home/shahid/caravel_user_project/openlane/counter/runs/counter/tmp/routing/17-addspacers.def
[INFO ODB-0128] Design: counter
[INFO ODB-0130]     Created 15 pins.
[INFO ODB-0131]     Created 34205 components and 127329 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 127190 connections.
[INFO ODB-0133]     Created 51 nets and 139 connections.
[INFO ODB-0134] Finished DEF file: /home/shahid/caravel_user_project/openlane/counter/runs/counter/tmp/routing/17-addspacers.def
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   counter
Die area:                 ( 0 0 ) ( 600000 600000 )
Number of track patterns: 12
Number of DEF vias:       3
Number of components:     34205
Number of terminals:      15
Number of snets:          2
Number of nets:           51

[INFO DRT-0151] Reading guide.

Number of guides:     378

[INFO DRT-0167] List of default vias:
  Layer mcon
    default via: L1M1_PR_MR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR_M
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR_C
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
  Complete 10000 instances.
  Complete 20000 instances.
  Complete 30000 instances.
[INFO DRT-0164] Number of unique instances = 46.
[INFO DRT-0168] Init region query.
[INFO DRT-0018]   Complete 10000 insts.
[INFO DRT-0018]   Complete 20000 insts.
[INFO DRT-0018]   Complete 30000 insts.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete FR_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 177694.
[INFO DRT-0033] mcon shape region query size = 542756.
[INFO DRT-0033] met1 shape region query size = 69555.
[INFO DRT-0033] via shape region query size = 4260.
[INFO DRT-0033] met2 shape region query size = 1711.
[INFO DRT-0033] via2 shape region query size = 3408.
[INFO DRT-0033] met3 shape region query size = 1710.
[INFO DRT-0033] via3 shape region query size = 3408.
[INFO DRT-0033] met4 shape region query size = 868.
[INFO DRT-0033] via4 shape region query size = 0.
[INFO DRT-0033] met5 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 87 pins.
[INFO DRT-0081]   Complete 40 unique inst patterns.
[INFO DRT-0084]   Complete 42 groups.
#scanned instances     = 34205
#unique  instances     = 46
#stdCellGenAp          = 639
#stdCellValidPlanarAp  = 20
#stdCellValidViaAp     = 448
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 139
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 196.15 (MB), peak = 207.90 (MB)
[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 86 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 86 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete FR_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete FR_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 128.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 125.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 83.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 6.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 0.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 211 vertical wires in 2 frboxes and 131 horizontal wires in 2 frboxes.
[INFO DRT-0186] Done with 14 vertical wires in 2 frboxes and 23 horizontal wires in 2 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 238.15 (MB), peak = 286.34 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 238.15 (MB), peak = 286.34 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 258.61 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 262.50 (MB).
    Completing 30% with 6 violations.
    elapsed time = 00:00:01, memory = 262.71 (MB).
    Completing 40% with 6 violations.
    elapsed time = 00:00:01, memory = 262.71 (MB).
    Completing 50% with 6 violations.
    elapsed time = 00:00:02, memory = 262.71 (MB).
    Completing 60% with 9 violations.
    elapsed time = 00:00:02, memory = 262.71 (MB).
    Completing 70% with 9 violations.
    elapsed time = 00:00:03, memory = 262.71 (MB).
    Completing 80% with 9 violations.
    elapsed time = 00:00:03, memory = 262.71 (MB).
    Completing 90% with 9 violations.
    elapsed time = 00:00:04, memory = 262.71 (MB).
    Completing 100% with 9 violations.
    elapsed time = 00:00:04, memory = 262.71 (MB).
[INFO DRT-0199]   Number of violations = 11.
[INFO DRT-0267] cpu time = 00:00:09, elapsed time = 00:00:04, memory = 591.67 (MB), peak = 591.67 (MB)
Total wire length = 7519 um.
Total wire length on LAYER li1 = 165 um.
Total wire length on LAYER met1 = 3745 um.
Total wire length on LAYER met2 = 3548 um.
Total wire length on LAYER met3 = 60 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 292.
Up-via summary (total 292):.

----------------------
 FR_MASTERSLICE      0
            li1    137
           met1    149
           met2      6
           met3      0
           met4      0
----------------------
                   292


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 11 violations.
    elapsed time = 00:00:00, memory = 591.84 (MB).
    Completing 20% with 11 violations.
    elapsed time = 00:00:00, memory = 591.84 (MB).
    Completing 30% with 6 violations.
    elapsed time = 00:00:01, memory = 591.84 (MB).
    Completing 40% with 6 violations.
    elapsed time = 00:00:01, memory = 591.84 (MB).
    Completing 50% with 6 violations.
    elapsed time = 00:00:02, memory = 591.84 (MB).
    Completing 60% with 6 violations.
    elapsed time = 00:00:02, memory = 591.84 (MB).
    Completing 70% with 6 violations.
    elapsed time = 00:00:03, memory = 591.84 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:03, memory = 261.93 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:04, memory = 261.93 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:04, memory = 261.93 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:09, elapsed time = 00:00:04, memory = 264.93 (MB), peak = 591.84 (MB)
Total wire length = 7516 um.
Total wire length on LAYER li1 = 165 um.
Total wire length on LAYER met1 = 3744 um.
Total wire length on LAYER met2 = 3558 um.
Total wire length on LAYER met3 = 46 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 295.
Up-via summary (total 295):.

----------------------
 FR_MASTERSLICE      0
            li1    137
           met1    152
           met2      6
           met3      0
           met4      0
----------------------
                   295


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 264.93 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 264.93 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 264.93 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 264.93 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 264.93 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 264.93 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 264.93 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 264.93 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 264.93 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 264.93 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 264.93 (MB), peak = 591.84 (MB)
Total wire length = 7516 um.
Total wire length on LAYER li1 = 165 um.
Total wire length on LAYER met1 = 3744 um.
Total wire length on LAYER met2 = 3558 um.
Total wire length on LAYER met3 = 46 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 295.
Up-via summary (total 295):.

----------------------
 FR_MASTERSLICE      0
            li1    137
           met1    152
           met2      6
           met3      0
           met4      0
----------------------
                   295


[INFO DRT-0195] Start 17th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 264.93 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 264.93 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 264.93 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 264.93 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 264.93 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 264.93 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 264.93 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 264.93 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 264.93 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 264.93 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 264.93 (MB), peak = 591.84 (MB)
Total wire length = 7516 um.
Total wire length on LAYER li1 = 165 um.
Total wire length on LAYER met1 = 3744 um.
Total wire length on LAYER met2 = 3558 um.
Total wire length on LAYER met3 = 46 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 295.
Up-via summary (total 295):.

----------------------
 FR_MASTERSLICE      0
            li1    137
           met1    152
           met2      6
           met3      0
           met4      0
----------------------
                   295


[INFO DRT-0195] Start 25th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 264.93 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 264.93 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 264.93 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 264.93 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 264.93 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 264.93 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 264.93 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 264.93 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 264.93 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 264.93 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 264.93 (MB), peak = 591.84 (MB)
Total wire length = 7516 um.
Total wire length on LAYER li1 = 165 um.
Total wire length on LAYER met1 = 3744 um.
Total wire length on LAYER met2 = 3558 um.
Total wire length on LAYER met3 = 46 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 295.
Up-via summary (total 295):.

----------------------
 FR_MASTERSLICE      0
            li1    137
           met1    152
           met2      6
           met3      0
           met4      0
----------------------
                   295


[INFO DRT-0195] Start 33rd optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 264.93 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 264.93 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 264.93 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 264.93 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 264.93 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 264.93 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 264.93 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 264.93 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 264.93 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 264.93 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 264.93 (MB), peak = 591.84 (MB)
Total wire length = 7516 um.
Total wire length on LAYER li1 = 165 um.
Total wire length on LAYER met1 = 3744 um.
Total wire length on LAYER met2 = 3558 um.
Total wire length on LAYER met3 = 46 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 295.
Up-via summary (total 295):.

----------------------
 FR_MASTERSLICE      0
            li1    137
           met1    152
           met2      6
           met3      0
           met4      0
----------------------
                   295


[INFO DRT-0195] Start 41st optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 264.93 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 264.93 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 264.93 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 264.93 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 264.93 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 264.93 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 264.93 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 264.93 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 264.93 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 264.93 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 264.93 (MB), peak = 591.84 (MB)
Total wire length = 7516 um.
Total wire length on LAYER li1 = 165 um.
Total wire length on LAYER met1 = 3744 um.
Total wire length on LAYER met2 = 3558 um.
Total wire length on LAYER met3 = 46 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 295.
Up-via summary (total 295):.

----------------------
 FR_MASTERSLICE      0
            li1    137
           met1    152
           met2      6
           met3      0
           met4      0
----------------------
                   295


[INFO DRT-0195] Start 49th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 264.93 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 264.93 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 264.93 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 264.93 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 264.93 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 264.93 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 264.93 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 264.93 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 264.93 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 264.93 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 264.93 (MB), peak = 591.84 (MB)
Total wire length = 7516 um.
Total wire length on LAYER li1 = 165 um.
Total wire length on LAYER met1 = 3744 um.
Total wire length on LAYER met2 = 3558 um.
Total wire length on LAYER met3 = 46 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 295.
Up-via summary (total 295):.

----------------------
 FR_MASTERSLICE      0
            li1    137
           met1    152
           met2      6
           met3      0
           met4      0
----------------------
                   295


[INFO DRT-0195] Start 57th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 264.93 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 264.93 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 264.93 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 264.93 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 264.93 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 264.93 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 264.93 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 264.93 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 264.93 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 264.93 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 264.93 (MB), peak = 591.84 (MB)
Total wire length = 7516 um.
Total wire length on LAYER li1 = 165 um.
Total wire length on LAYER met1 = 3744 um.
Total wire length on LAYER met2 = 3558 um.
Total wire length on LAYER met3 = 46 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 295.
Up-via summary (total 295):.

----------------------
 FR_MASTERSLICE      0
            li1    137
           met1    152
           met2      6
           met3      0
           met4      0
----------------------
                   295


[INFO DRT-0198] Complete detail routing.
Total wire length = 7516 um.
Total wire length on LAYER li1 = 165 um.
Total wire length on LAYER met1 = 3744 um.
Total wire length on LAYER met2 = 3558 um.
Total wire length on LAYER met3 = 46 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 295.
Up-via summary (total 295):.

----------------------
 FR_MASTERSLICE      0
            li1    137
           met1    152
           met2      6
           met3      0
           met4      0
----------------------
                   295


[INFO DRT-0267] cpu time = 00:00:19, elapsed time = 00:00:09, memory = 264.93 (MB), peak = 591.84 (MB)

[INFO DRT-0180] Post processing.
Saving to /home/shahid/caravel_user_project/openlane/counter/runs/counter/results/routing/18-counter.def
