
==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack 0.59

==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: parallel_out[7]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: parallel_out[6]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ parallel_out[7]$_SDFFE_PN0P_/CK (DFF_X1)
     3    3.54    0.01    0.09    0.09 ^ parallel_out[7]$_SDFFE_PN0P_/Q (DFF_X1)
                                         net17 (net)
                  0.01    0.00    0.09 ^ _56_/B (MUX2_X1)
     1    1.05    0.01    0.03    0.12 ^ _56_/Z (MUX2_X1)
                                         _23_ (net)
                  0.01    0.00    0.12 ^ _57_/A (MUX2_X1)
     1    1.04    0.01    0.03    0.16 ^ _57_/Z (MUX2_X1)
                                         _24_ (net)
                  0.01    0.00    0.16 ^ _58_/A2 (AND2_X1)
     1    1.25    0.01    0.03    0.19 ^ _58_/ZN (AND2_X1)
                                         _06_ (net)
                  0.01    0.00    0.19 ^ parallel_out[6]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.19   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ parallel_out[6]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.01    0.01   library hold time
                                  0.01   data required time
-----------------------------------------------------------------------------
                                  0.01   data required time
                                 -0.19   data arrival time
-----------------------------------------------------------------------------
                                  0.18   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: en (input port clocked by core_clock)
Endpoint: parallel_out[0]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    3.78    0.00    0.00    0.20 ^ en (in)
                                         en (net)
                  0.00    0.00    0.20 ^ _36_/A (BUF_X4)
     8   18.97    0.01    0.02    0.22 ^ _36_/Z (BUF_X4)
                                         _09_ (net)
                  0.01    0.00    0.23 ^ _37_/S (MUX2_X1)
     1    1.01    0.01    0.06    0.28 v _37_/Z (MUX2_X1)
                                         _10_ (net)
                  0.01    0.00    0.28 v _39_/A (MUX2_X1)
     1    1.11    0.01    0.06    0.34 v _39_/Z (MUX2_X1)
                                         _12_ (net)
                  0.01    0.00    0.34 v _40_/A2 (AND2_X1)
     1    1.21    0.01    0.03    0.37 v _40_/ZN (AND2_X1)
                                         _00_ (net)
                  0.01    0.00    0.37 v parallel_out[0]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.37   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ parallel_out[0]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.37   data arrival time
-----------------------------------------------------------------------------
                                  0.59   slack (MET)



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: en (input port clocked by core_clock)
Endpoint: parallel_out[0]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    3.78    0.00    0.00    0.20 ^ en (in)
                                         en (net)
                  0.00    0.00    0.20 ^ _36_/A (BUF_X4)
     8   18.97    0.01    0.02    0.22 ^ _36_/Z (BUF_X4)
                                         _09_ (net)
                  0.01    0.00    0.23 ^ _37_/S (MUX2_X1)
     1    1.01    0.01    0.06    0.28 v _37_/Z (MUX2_X1)
                                         _10_ (net)
                  0.01    0.00    0.28 v _39_/A (MUX2_X1)
     1    1.11    0.01    0.06    0.34 v _39_/Z (MUX2_X1)
                                         _12_ (net)
                  0.01    0.00    0.34 v _40_/A2 (AND2_X1)
     1    1.21    0.01    0.03    0.37 v _40_/ZN (AND2_X1)
                                         _00_ (net)
                  0.01    0.00    0.37 v parallel_out[0]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.37   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ parallel_out[0]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.37   data arrival time
-----------------------------------------------------------------------------
                                  0.59   slack (MET)



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
0.18076732754707336

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.9105

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
54.59111785888672

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
60.72999954223633

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8989

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
resizer report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: parallel_out[4]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: parallel_out[3]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ parallel_out[4]$_SDFFE_PN0P_/CK (DFF_X1)
   0.09    0.09 v parallel_out[4]$_SDFFE_PN0P_/Q (DFF_X1)
   0.06    0.14 v _47_/Z (MUX2_X1)
   0.06    0.20 v _48_/Z (MUX2_X1)
   0.03    0.23 v _49_/ZN (AND2_X1)
   0.00    0.23 v parallel_out[3]$_SDFFE_PN0P_/D (DFF_X1)
           0.23   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock network delay (ideal)
   0.00    1.00   clock reconvergence pessimism
           1.00 ^ parallel_out[3]$_SDFFE_PN0P_/CK (DFF_X1)
  -0.04    0.96   library setup time
           0.96   data required time
---------------------------------------------------------
           0.96   data required time
          -0.23   data arrival time
---------------------------------------------------------
           0.73   slack (MET)



==========================================================================
resizer report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: parallel_out[7]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: parallel_out[6]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ parallel_out[7]$_SDFFE_PN0P_/CK (DFF_X1)
   0.09    0.09 ^ parallel_out[7]$_SDFFE_PN0P_/Q (DFF_X1)
   0.03    0.12 ^ _56_/Z (MUX2_X1)
   0.03    0.16 ^ _57_/Z (MUX2_X1)
   0.03    0.19 ^ _58_/ZN (AND2_X1)
   0.00    0.19 ^ parallel_out[6]$_SDFFE_PN0P_/D (DFF_X1)
           0.19   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ parallel_out[6]$_SDFFE_PN0P_/CK (DFF_X1)
   0.01    0.01   library hold time
           0.01   data required time
---------------------------------------------------------
           0.01   data required time
          -0.19   data arrival time
---------------------------------------------------------
           0.18   slack (MET)



==========================================================================
resizer critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
0.3688

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
0.5922

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
160.574837

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.99e-05   2.34e-06   6.26e-07   5.29e-05  68.2%
Combinational          1.69e-05   6.47e-06   1.28e-06   2.46e-05  31.8%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  6.68e-05   8.81e-06   1.91e-06   7.75e-05 100.0%
                          86.2%      11.4%       2.5%
