###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =      1317245   # Number of DRAM cycles
epoch_num                      =            0   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =         6144   # Number of read requests issued
hbm_dual_cmds                  =           23   # Number of cycles dual cmds issued
num_ref_cmds                   =          337   # Number of REF commands
num_read_row_hits              =           18   # Number of read row buffer hits
num_read_cmds                  =         6143   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         6139   # Number of ACT commands
num_pre_cmds                   =         6139   # Number of PRE commands
num_ondemand_pres              =         4457   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
rank_active_cycles.0           =       884930   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =       432315   # Cyles of all bank idle in rank rank.0
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =         3025   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =           92   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =            1   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =            0   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            0   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            0   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            1   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         3025   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           17   # Read request latency (cycles)
read_latency[20-39]            =         1335   # Read request latency (cycles)
read_latency[40-59]            =         3797   # Read request latency (cycles)
read_latency[60-79]            =          111   # Read request latency (cycles)
read_latency[80-99]            =          421   # Read request latency (cycles)
read_latency[100-119]          =           42   # Read request latency (cycles)
read_latency[120-139]          =           45   # Read request latency (cycles)
read_latency[140-159]          =           29   # Read request latency (cycles)
read_latency[160-179]          =           41   # Read request latency (cycles)
read_latency[180-199]          =           39   # Read request latency (cycles)
read_latency[200-]             =          267   # Read request latency (cycles)
ref_energy                     =  2.05031e+07   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  4.93897e+06   # Read energy
act_energy                     =  5.08309e+06   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =  2.07511e+07   # Precharge standby energy rank.0
act_stb_energy.0               =  5.84054e+07   # Active standby energy rank.0
average_read_latency           =      59.9136   # Average read request latency (cycles)
average_interarrival           =      160.821   # Average request interarrival latency (cycles)
total_energy                   =  1.09682e+08   # Total energy (pJ)
average_power                  =      83.2659   # Average power (mW)
average_bandwidth              =     0.298514   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =      1317245   # Number of DRAM cycles
epoch_num                      =            0   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =         6144   # Number of read requests issued
hbm_dual_cmds                  =            5   # Number of cycles dual cmds issued
num_ref_cmds                   =          337   # Number of REF commands
num_read_row_hits              =           28   # Number of read row buffer hits
num_read_cmds                  =         6144   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         6134   # Number of ACT commands
num_pre_cmds                   =         6134   # Number of PRE commands
num_ondemand_pres              =         5151   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
rank_active_cycles.0           =       887739   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =       429506   # Cyles of all bank idle in rank rank.0
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =         3026   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =           91   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =            1   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =            0   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            1   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            0   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         3025   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           26   # Read request latency (cycles)
read_latency[20-39]            =          673   # Read request latency (cycles)
read_latency[40-59]            =         4169   # Read request latency (cycles)
read_latency[60-79]            =          139   # Read request latency (cycles)
read_latency[80-99]            =          632   # Read request latency (cycles)
read_latency[100-119]          =           44   # Read request latency (cycles)
read_latency[120-139]          =           47   # Read request latency (cycles)
read_latency[140-159]          =           39   # Read request latency (cycles)
read_latency[160-179]          =           39   # Read request latency (cycles)
read_latency[180-199]          =           32   # Read request latency (cycles)
read_latency[200-]             =          304   # Read request latency (cycles)
ref_energy                     =  2.05031e+07   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  4.93978e+06   # Read energy
act_energy                     =  5.07895e+06   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =  2.06163e+07   # Precharge standby energy rank.0
act_stb_energy.0               =  5.85908e+07   # Active standby energy rank.0
average_read_latency           =      64.5496   # Average read request latency (cycles)
average_interarrival           =      160.677   # Average request interarrival latency (cycles)
total_energy                   =  1.09729e+08   # Total energy (pJ)
average_power                  =      83.3018   # Average power (mW)
average_bandwidth              =     0.298514   # Average bandwidth
###########################################
## Statistics of Channel 2
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =      1317245   # Number of DRAM cycles
epoch_num                      =            0   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =         6144   # Number of read requests issued
hbm_dual_cmds                  =            1   # Number of cycles dual cmds issued
num_ref_cmds                   =          337   # Number of REF commands
num_read_row_hits              =           15   # Number of read row buffer hits
num_read_cmds                  =         6144   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         6155   # Number of ACT commands
num_pre_cmds                   =         6155   # Number of PRE commands
num_ondemand_pres              =         5164   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
rank_active_cycles.0           =       884692   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =       432553   # Cyles of all bank idle in rank rank.0
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =         3026   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =           92   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =            1   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =            0   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            0   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            0   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            1   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         3024   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           11   # Read request latency (cycles)
read_latency[20-39]            =          669   # Read request latency (cycles)
read_latency[40-59]            =         4239   # Read request latency (cycles)
read_latency[60-79]            =          115   # Read request latency (cycles)
read_latency[80-99]            =          596   # Read request latency (cycles)
read_latency[100-119]          =           40   # Read request latency (cycles)
read_latency[120-139]          =           45   # Read request latency (cycles)
read_latency[140-159]          =           48   # Read request latency (cycles)
read_latency[160-179]          =           28   # Read request latency (cycles)
read_latency[180-199]          =           49   # Read request latency (cycles)
read_latency[200-]             =          304   # Read request latency (cycles)
ref_energy                     =  2.05031e+07   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  4.93978e+06   # Read energy
act_energy                     =  5.09634e+06   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =  2.07625e+07   # Precharge standby energy rank.0
act_stb_energy.0               =  5.83897e+07   # Active standby energy rank.0
average_read_latency           =      65.0929   # Average read request latency (cycles)
average_interarrival           =       160.66   # Average request interarrival latency (cycles)
total_energy                   =  1.09691e+08   # Total energy (pJ)
average_power                  =      83.2734   # Average power (mW)
average_bandwidth              =     0.298514   # Average bandwidth
###########################################
## Statistics of Channel 3
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =      1317245   # Number of DRAM cycles
epoch_num                      =            0   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =         6144   # Number of read requests issued
hbm_dual_cmds                  =            5   # Number of cycles dual cmds issued
num_ref_cmds                   =          337   # Number of REF commands
num_read_row_hits              =           70   # Number of read row buffer hits
num_read_cmds                  =         6144   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         6109   # Number of ACT commands
num_pre_cmds                   =         6109   # Number of PRE commands
num_ondemand_pres              =         5112   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
rank_active_cycles.0           =       886528   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =       430717   # Cyles of all bank idle in rank rank.0
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =         3026   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =           91   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =            1   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =            0   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            0   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            1   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         3025   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           60   # Read request latency (cycles)
read_latency[20-39]            =          681   # Read request latency (cycles)
read_latency[40-59]            =         4154   # Read request latency (cycles)
read_latency[60-79]            =          140   # Read request latency (cycles)
read_latency[80-99]            =          599   # Read request latency (cycles)
read_latency[100-119]          =           46   # Read request latency (cycles)
read_latency[120-139]          =           38   # Read request latency (cycles)
read_latency[140-159]          =           30   # Read request latency (cycles)
read_latency[160-179]          =           42   # Read request latency (cycles)
read_latency[180-199]          =           39   # Read request latency (cycles)
read_latency[200-]             =          315   # Read request latency (cycles)
ref_energy                     =  2.05031e+07   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  4.93978e+06   # Read energy
act_energy                     =  5.05825e+06   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =  2.06744e+07   # Precharge standby energy rank.0
act_stb_energy.0               =  5.85108e+07   # Active standby energy rank.0
average_read_latency           =       64.752   # Average read request latency (cycles)
average_interarrival           =      160.682   # Average request interarrival latency (cycles)
total_energy                   =  1.09686e+08   # Total energy (pJ)
average_power                  =      83.2695   # Average power (mW)
average_bandwidth              =     0.298514   # Average bandwidth
###########################################
## Statistics of Channel 4
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =      1317245   # Number of DRAM cycles
epoch_num                      =            0   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =         6144   # Number of read requests issued
hbm_dual_cmds                  =            6   # Number of cycles dual cmds issued
num_ref_cmds                   =          337   # Number of REF commands
num_read_row_hits              =           71   # Number of read row buffer hits
num_read_cmds                  =         6144   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         6100   # Number of ACT commands
num_pre_cmds                   =         6100   # Number of PRE commands
num_ondemand_pres              =         5105   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
rank_active_cycles.0           =       887294   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =       429951   # Cyles of all bank idle in rank rank.0
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =         3026   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =           91   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =            1   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =            0   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            0   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            1   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         3025   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           69   # Read request latency (cycles)
read_latency[20-39]            =          646   # Read request latency (cycles)
read_latency[40-59]            =         4146   # Read request latency (cycles)
read_latency[60-79]            =          146   # Read request latency (cycles)
read_latency[80-99]            =          650   # Read request latency (cycles)
read_latency[100-119]          =           49   # Read request latency (cycles)
read_latency[120-139]          =           27   # Read request latency (cycles)
read_latency[140-159]          =           38   # Read request latency (cycles)
read_latency[160-179]          =           34   # Read request latency (cycles)
read_latency[180-199]          =           38   # Read request latency (cycles)
read_latency[200-]             =          301   # Read request latency (cycles)
ref_energy                     =  2.05031e+07   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  4.93978e+06   # Read energy
act_energy                     =   5.0508e+06   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =  2.06376e+07   # Precharge standby energy rank.0
act_stb_energy.0               =  5.85614e+07   # Active standby energy rank.0
average_read_latency           =       64.466   # Average read request latency (cycles)
average_interarrival           =      160.685   # Average request interarrival latency (cycles)
total_energy                   =  1.09693e+08   # Total energy (pJ)
average_power                  =      83.2743   # Average power (mW)
average_bandwidth              =     0.298514   # Average bandwidth
###########################################
## Statistics of Channel 5
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =      1317245   # Number of DRAM cycles
epoch_num                      =            0   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =         6144   # Number of read requests issued
hbm_dual_cmds                  =            3   # Number of cycles dual cmds issued
num_ref_cmds                   =          337   # Number of REF commands
num_read_row_hits              =           58   # Number of read row buffer hits
num_read_cmds                  =         6144   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         6115   # Number of ACT commands
num_pre_cmds                   =         6115   # Number of PRE commands
num_ondemand_pres              =         5132   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
rank_active_cycles.0           =       887401   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =       429844   # Cyles of all bank idle in rank rank.0
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =         3026   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =           91   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =            1   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =            0   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            0   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            0   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            1   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         3025   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           56   # Read request latency (cycles)
read_latency[20-39]            =          670   # Read request latency (cycles)
read_latency[40-59]            =         4142   # Read request latency (cycles)
read_latency[60-79]            =          122   # Read request latency (cycles)
read_latency[80-99]            =          645   # Read request latency (cycles)
read_latency[100-119]          =           40   # Read request latency (cycles)
read_latency[120-139]          =           37   # Read request latency (cycles)
read_latency[140-159]          =           42   # Read request latency (cycles)
read_latency[160-179]          =           38   # Read request latency (cycles)
read_latency[180-199]          =           46   # Read request latency (cycles)
read_latency[200-]             =          306   # Read request latency (cycles)
ref_energy                     =  2.05031e+07   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  4.93978e+06   # Read energy
act_energy                     =  5.06322e+06   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =  2.06325e+07   # Precharge standby energy rank.0
act_stb_energy.0               =  5.85685e+07   # Active standby energy rank.0
average_read_latency           =      64.8918   # Average read request latency (cycles)
average_interarrival           =      160.686   # Average request interarrival latency (cycles)
total_energy                   =  1.09707e+08   # Total energy (pJ)
average_power                  =      83.2852   # Average power (mW)
average_bandwidth              =     0.298514   # Average bandwidth
###########################################
## Statistics of Channel 6
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =      1317245   # Number of DRAM cycles
epoch_num                      =            0   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =         6144   # Number of read requests issued
hbm_dual_cmds                  =            9   # Number of cycles dual cmds issued
num_ref_cmds                   =          337   # Number of REF commands
num_read_row_hits              =           68   # Number of read row buffer hits
num_read_cmds                  =         6144   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         6099   # Number of ACT commands
num_pre_cmds                   =         6099   # Number of PRE commands
num_ondemand_pres              =         5106   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
rank_active_cycles.0           =       879893   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =       437352   # Cyles of all bank idle in rank rank.0
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =         3027   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =           90   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =            1   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =            1   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            0   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            0   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1009   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         2016   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           61   # Read request latency (cycles)
read_latency[20-39]            =          679   # Read request latency (cycles)
read_latency[40-59]            =         4167   # Read request latency (cycles)
read_latency[60-79]            =          124   # Read request latency (cycles)
read_latency[80-99]            =          608   # Read request latency (cycles)
read_latency[100-119]          =           52   # Read request latency (cycles)
read_latency[120-139]          =           36   # Read request latency (cycles)
read_latency[140-159]          =           37   # Read request latency (cycles)
read_latency[160-179]          =           57   # Read request latency (cycles)
read_latency[180-199]          =           27   # Read request latency (cycles)
read_latency[200-]             =          296   # Read request latency (cycles)
ref_energy                     =  2.05031e+07   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  4.93978e+06   # Read energy
act_energy                     =  5.04997e+06   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =  2.09929e+07   # Precharge standby energy rank.0
act_stb_energy.0               =  5.80729e+07   # Active standby energy rank.0
average_read_latency           =      64.2998   # Average read request latency (cycles)
average_interarrival           =      160.663   # Average request interarrival latency (cycles)
total_energy                   =  1.09559e+08   # Total energy (pJ)
average_power                  =      83.1726   # Average power (mW)
average_bandwidth              =     0.298514   # Average bandwidth
###########################################
## Statistics of Channel 7
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =      1317245   # Number of DRAM cycles
epoch_num                      =            0   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =         5120   # Number of read requests issued
hbm_dual_cmds                  =            9   # Number of cycles dual cmds issued
num_ref_cmds                   =          337   # Number of REF commands
num_read_row_hits              =           26   # Number of read row buffer hits
num_read_cmds                  =         5120   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         5106   # Number of ACT commands
num_pre_cmds                   =         5106   # Number of PRE commands
num_ondemand_pres              =         4127   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
rank_active_cycles.0           =       873544   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =       443701   # Cyles of all bank idle in rank rank.0
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =         2515   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =           89   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =            1   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =            0   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            0   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            1   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         2514   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           23   # Read request latency (cycles)
read_latency[20-39]            =          706   # Read request latency (cycles)
read_latency[40-59]            =         3327   # Read request latency (cycles)
read_latency[60-79]            =          125   # Read request latency (cycles)
read_latency[80-99]            =          508   # Read request latency (cycles)
read_latency[100-119]          =           41   # Read request latency (cycles)
read_latency[120-139]          =           39   # Read request latency (cycles)
read_latency[140-159]          =           33   # Read request latency (cycles)
read_latency[160-179]          =           35   # Read request latency (cycles)
read_latency[180-199]          =           32   # Read request latency (cycles)
read_latency[200-]             =          251   # Read request latency (cycles)
ref_energy                     =  2.05031e+07   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  4.11648e+06   # Read energy
act_energy                     =  4.22777e+06   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =  2.12976e+07   # Precharge standby energy rank.0
act_stb_energy.0               =  5.76539e+07   # Active standby energy rank.0
average_read_latency           =       64.192   # Average read request latency (cycles)
average_interarrival           =      192.247   # Average request interarrival latency (cycles)
total_energy                   =  1.07799e+08   # Total energy (pJ)
average_power                  =      81.8366   # Average power (mW)
average_bandwidth              =     0.248762   # Average bandwidth
