{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1556473940115 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556473940124 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 28 11:52:19 2019 " "Processing started: Sun Apr 28 11:52:19 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556473940124 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556473940124 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Laboratorio5 -c Laboratorio5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Laboratorio5 -c Laboratorio5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556473940124 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1556473941086 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1556473941086 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "FSM.sv(20) " "Verilog HDL information at FSM.sv(20): always construct contains both blocking and non-blocking assignments" {  } { { "FSM.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/FSM.sv" 20 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1556473955663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/FSM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556473955665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556473955665 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FSM " "Elaborating entity \"FSM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1556473955724 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "FSM.sv(101) " "Verilog HDL Case Statement warning at FSM.sv(101): case item expression covers a value already covered by a previous case item" {  } { { "FSM.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/FSM.sv" 101 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1556473955726 "|FSM"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state FSM.sv(20) " "Verilog HDL Always Construct warning at FSM.sv(20): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "FSM.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/FSM.sv" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1556473955727 "|FSM"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cuadrante FSM.sv(20) " "Verilog HDL Always Construct warning at FSM.sv(20): inferring latch(es) for variable \"cuadrante\", which holds its previous value in one or more paths through the always construct" {  } { { "FSM.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/FSM.sv" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1556473955727 "|FSM"}
{ "Error" "EVRFX_SV_NON_COMB_IN_ALWAYS_COMB" "FSM.sv(20) " "SystemVerilog RTL Coding error at FSM.sv(20): always_comb construct does not infer purely combinational logic." {  } { { "FSM.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/FSM.sv" 20 0 0 } }  } 0 10166 "SystemVerilog RTL Coding error at %1!s!: always_comb construct does not infer purely combinational logic." 0 0 "Analysis & Synthesis" 0 -1 1556473955727 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cuadrante\[0\] FSM.sv(20) " "Inferred latch for \"cuadrante\[0\]\" at FSM.sv(20)" {  } { { "FSM.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/FSM.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556473955728 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cuadrante\[1\] FSM.sv(20) " "Inferred latch for \"cuadrante\[1\]\" at FSM.sv(20)" {  } { { "FSM.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/FSM.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556473955728 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.1000 FSM.sv(20) " "Inferred latch for \"next_state.1000\" at FSM.sv(20)" {  } { { "FSM.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/FSM.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556473955729 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.0111 FSM.sv(20) " "Inferred latch for \"next_state.0111\" at FSM.sv(20)" {  } { { "FSM.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/FSM.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556473955729 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.0110 FSM.sv(20) " "Inferred latch for \"next_state.0110\" at FSM.sv(20)" {  } { { "FSM.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/FSM.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556473955729 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.0101 FSM.sv(20) " "Inferred latch for \"next_state.0101\" at FSM.sv(20)" {  } { { "FSM.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/FSM.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556473955729 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.0100 FSM.sv(20) " "Inferred latch for \"next_state.0100\" at FSM.sv(20)" {  } { { "FSM.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/FSM.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556473955729 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.0011 FSM.sv(20) " "Inferred latch for \"next_state.0011\" at FSM.sv(20)" {  } { { "FSM.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/FSM.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556473955729 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.0010 FSM.sv(20) " "Inferred latch for \"next_state.0010\" at FSM.sv(20)" {  } { { "FSM.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/FSM.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556473955730 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.0001 FSM.sv(20) " "Inferred latch for \"next_state.0001\" at FSM.sv(20)" {  } { { "FSM.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/FSM.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556473955730 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.0000 FSM.sv(20) " "Inferred latch for \"next_state.0000\" at FSM.sv(20)" {  } { { "FSM.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/FSM.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556473955730 "|FSM"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1556473955732 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Jose Rivera/Documents/VGA-Controller/output_files/Laboratorio5.map.smsg " "Generated suppressed messages file C:/Users/Jose Rivera/Documents/VGA-Controller/output_files/Laboratorio5.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556473955760 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4795 " "Peak virtual memory: 4795 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556473955859 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Apr 28 11:52:35 2019 " "Processing ended: Sun Apr 28 11:52:35 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556473955859 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556473955859 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556473955859 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1556473955859 ""}
