{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1643551348690 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1643551348691 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 30 17:02:28 2022 " "Processing started: Sun Jan 30 17:02:28 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1643551348691 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643551348691 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project_3 -c project_3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off project_3 -c project_3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643551348691 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1643551349024 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1643551349024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.v 1 1 " "Found 1 design units, including 1 entities, in source file timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "timer.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/timer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643551359595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643551359595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegment.v 1 1 " "Found 1 design units, including 1 entities, in source file sevensegment.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevensegment " "Found entity 1: sevensegment" {  } { { "sevensegment.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/sevensegment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643551359596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643551359596 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "button BUTTON main.v(3) " "Verilog HDL Declaration information at main.v(3): object \"button\" differs only in case from object \"BUTTON\" in the same scope" {  } { { "main.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/main.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643551359598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643551359598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643551359598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypad.v 1 1 " "Found 1 design units, including 1 entities, in source file keypad.v" { { "Info" "ISGN_ENTITY_NAME" "1 keypad " "Found entity 1: keypad" {  } { { "keypad.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/keypad.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643551359600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643551359600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bird_extended.v 1 1 " "Found 1 design units, including 1 entities, in source file bird_extended.v" { { "Info" "ISGN_ENTITY_NAME" "1 bird_extended " "Found entity 1: bird_extended" {  } { { "bird_extended.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/bird_extended.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643551359602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643551359602 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "data_in main.v(36) " "Verilog HDL Implicit Net warning at main.v(36): created implicit net for \"data_in\"" {  } { { "main.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/main.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643551359602 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "data_out main.v(36) " "Verilog HDL Implicit Net warning at main.v(36): created implicit net for \"data_out\"" {  } { { "main.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/main.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643551359602 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "address main.v(36) " "Verilog HDL Implicit Net warning at main.v(36): created implicit net for \"address\"" {  } { { "main.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/main.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643551359602 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "memld main.v(36) " "Verilog HDL Implicit Net warning at main.v(36): created implicit net for \"memld\"" {  } { { "main.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/main.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643551359602 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1643551359632 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "memory main.v(15) " "Verilog HDL or VHDL warning at main.v(15): object \"memory\" assigned a value but never read" {  } { { "main.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/main.v" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1643551359634 "|main"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "3 0 255 main.v(43) " "Verilog HDL warning at main.v(43): number of words (3) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "main.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/main.v" 43 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1643551359634 "|main"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "memory main.v(39) " "Verilog HDL warning at main.v(39): initial value for variable memory should be constant" {  } { { "main.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/main.v" 39 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1643551359634 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevensegment sevensegment:ss1 " "Elaborating entity \"sevensegment\" for hierarchy \"sevensegment:ss1\"" {  } { { "main.v" "ss1" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/main.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643551359635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad keypad:kp1 " "Elaborating entity \"keypad\" for hierarchy \"keypad:kp1\"" {  } { { "main.v" "kp1" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/main.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643551359637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:tm1 " "Elaborating entity \"timer\" for hierarchy \"timer:tm1\"" {  } { { "main.v" "tm1" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/main.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643551359639 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "timee timer.v(12) " "Verilog HDL or VHDL warning at timer.v(12): object \"timee\" assigned a value but never read" {  } { { "timer.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/timer.v" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1643551359639 "|main|timer:tm1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 timer.v(19) " "Verilog HDL assignment warning at timer.v(19): truncated value with size 32 to match size of target (16)" {  } { { "timer.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/timer.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643551359640 "|main|timer:tm1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bird_extended bird_extended:br1 " "Elaborating entity \"bird_extended\" for hierarchy \"bird_extended:br1\"" {  } { { "main.v" "br1" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/main.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643551359650 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1643551360397 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "display\[0\] VCC " "Pin \"display\[0\]\" is stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/main.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1643551360409 "|main|display[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[1\] VCC " "Pin \"display\[1\]\" is stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/main.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1643551360409 "|main|display[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[2\] VCC " "Pin \"display\[2\]\" is stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/main.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1643551360409 "|main|display[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[3\] VCC " "Pin \"display\[3\]\" is stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/main.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1643551360409 "|main|display[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[4\] VCC " "Pin \"display\[4\]\" is stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/main.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1643551360409 "|main|display[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[5\] VCC " "Pin \"display\[5\]\" is stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/main.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1643551360409 "|main|display[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[6\] GND " "Pin \"display\[6\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/main.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1643551360409 "|main|display[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1643551360409 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1643551360516 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "23 " "23 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1643551360992 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/output_files/project_3.map.smsg " "Generated suppressed messages file C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/output_files/project_3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643551361042 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1643551361292 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643551361292 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "button " "No output dependent on input pin \"button\"" {  } { { "main.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/main.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1643551361511 "|main|button"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "colread\[0\] " "No output dependent on input pin \"colread\[0\]\"" {  } { { "main.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/main.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1643551361511 "|main|colread[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "colread\[1\] " "No output dependent on input pin \"colread\[1\]\"" {  } { { "main.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/main.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1643551361511 "|main|colread[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "colread\[2\] " "No output dependent on input pin \"colread\[2\]\"" {  } { { "main.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/main.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1643551361511 "|main|colread[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "colread\[3\] " "No output dependent on input pin \"colread\[3\]\"" {  } { { "main.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/main.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1643551361511 "|main|colread[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1643551361511 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "59 " "Implemented 59 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1643551361512 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1643551361512 ""} { "Info" "ICUT_CUT_TM_LCELLS" "38 " "Implemented 38 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1643551361512 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1643551361512 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4820 " "Peak virtual memory: 4820 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1643551361542 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 30 17:02:41 2022 " "Processing ended: Sun Jan 30 17:02:41 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1643551361542 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1643551361542 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1643551361542 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1643551361542 ""}
