// Seed: 3919964394
module module_0 (
    input tri0 id_0,
    input tri0 id_1,
    input tri1 id_2,
    output supply0 id_3,
    output tri id_4,
    input supply0 id_5,
    input tri id_6
    , id_14,
    output tri1 id_7,
    output supply0 id_8,
    output supply1 id_9,
    output wor id_10,
    input wire id_11,
    output tri0 id_12
);
  assign id_3 = 1'd0 == -1;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    input tri id_1,
    input tri0 id_2,
    output wor id_3,
    input wor id_4,
    input supply1 id_5,
    output logic id_6
);
  always @(*) begin : LABEL_0
    id_6 = 1 + -1;
  end
  module_0 modCall_1 (
      id_0,
      id_5,
      id_5,
      id_3,
      id_3,
      id_0,
      id_1,
      id_3,
      id_3,
      id_3,
      id_3,
      id_2,
      id_3
  );
endmodule
