// Seed: 256526530
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output tri0 id_3;
  input wire id_2;
  input wire id_1;
  tri1 id_5 = (id_5);
  assign id_3 = -1;
  assign id_4 = id_5;
  assign id_5 = id_2;
  assign id_3 = id_2;
  assign module_1.id_5 = 0;
  assign id_4 = 1 - id_2;
  assign {-1, id_1} = 1;
  assign id_5 = {1, id_2};
  uwire id_6 = 1;
endmodule
module module_1 #(
    parameter id_18 = 32'd1,
    parameter id_27 = 32'd97
) (
    input  tri0  id_0,
    output wand  id_1,
    input  wire  id_2,
    input  wor   id_3,
    input  tri0  id_4,
    output tri0  id_5,
    output logic id_6,
    input  wand  id_7,
    input  uwire id_8,
    input  tri   id_9
);
  assign id_5 = id_9;
  wire id_11;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_11
  );
  logic [7:0] id_12;
  initial begin : LABEL_0
    id_6 <= (id_0);
    id_12[1'b0^-1] <= id_11;
  end
  logic [7:0][-1 : -1]
      id_13, id_14, id_15, id_16, id_17, _id_18, id_19, id_20, id_21, id_22, id_23, id_24, id_25;
  logic id_26;
  wire _id_27;
  logic id_28;
  wire [-1 : 1] id_29;
  assign id_21[(id_27+id_18)] = -1;
endmodule
