INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/david/basys_serial/basys_serial.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/david/basys_serial/basys_serial.ip_user_files/bd/block_design/ip/block_design_uart_rx_0_0/sim/block_design_uart_rx_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module block_design_uart_rx_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/david/basys_serial/basys_serial.ip_user_files/bd/block_design/sim/block_design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module block_design
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/david/basys_serial/basys_serial.srcs/sim_1/new/sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
