$comment
	File created using the following command:
		vcd file data_i.msim.vcd -direction
$end
$date
	Sun Apr 03 10:49:20 2022
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module data_i_vlg_vec_tst $end
$var reg 16 ! addr [15:0] $end
$var reg 1 " rd $end
$var wire 1 # data [15] $end
$var wire 1 $ data [14] $end
$var wire 1 % data [13] $end
$var wire 1 & data [12] $end
$var wire 1 ' data [11] $end
$var wire 1 ( data [10] $end
$var wire 1 ) data [9] $end
$var wire 1 * data [8] $end
$var wire 1 + data [7] $end
$var wire 1 , data [6] $end
$var wire 1 - data [5] $end
$var wire 1 . data [4] $end
$var wire 1 / data [3] $end
$var wire 1 0 data [2] $end
$var wire 1 1 data [1] $end
$var wire 1 2 data [0] $end
$var wire 1 3 sampler $end
$scope module i1 $end
$var wire 1 4 gnd $end
$var wire 1 5 vcc $end
$var wire 1 6 unknown $end
$var tri1 1 7 devclrn $end
$var tri1 1 8 devpor $end
$var tri1 1 9 devoe $end
$var wire 1 : Mux1~3_combout $end
$var wire 1 ; addr[2]~input_o $end
$var wire 1 < addr[5]~input_o $end
$var wire 1 = addr[10]~input_o $end
$var wire 1 > addr[13]~input_o $end
$var wire 1 ? addr[14]~input_o $end
$var wire 1 @ addr[15]~input_o $end
$var wire 1 A addr[0]~input_o $end
$var wire 1 B data[0]~output_o $end
$var wire 1 C data[1]~output_o $end
$var wire 1 D data[2]~output_o $end
$var wire 1 E data[3]~output_o $end
$var wire 1 F data[4]~output_o $end
$var wire 1 G data[5]~output_o $end
$var wire 1 H data[6]~output_o $end
$var wire 1 I data[7]~output_o $end
$var wire 1 J data[8]~output_o $end
$var wire 1 K data[9]~output_o $end
$var wire 1 L data[10]~output_o $end
$var wire 1 M data[11]~output_o $end
$var wire 1 N data[12]~output_o $end
$var wire 1 O data[13]~output_o $end
$var wire 1 P data[14]~output_o $end
$var wire 1 Q data[15]~output_o $end
$var wire 1 R addr[7]~input_o $end
$var wire 1 S addr[6]~input_o $end
$var wire 1 T addr[8]~input_o $end
$var wire 1 U Mux1~1_combout $end
$var wire 1 V addr[4]~input_o $end
$var wire 1 W addr[1]~input_o $end
$var wire 1 X addr[3]~input_o $end
$var wire 1 Y Mux1~0_combout $end
$var wire 1 Z addr[9]~input_o $end
$var wire 1 [ addr[12]~input_o $end
$var wire 1 \ addr[11]~input_o $end
$var wire 1 ] Mux1~2_combout $end
$var wire 1 ^ Mux1~4_combout $end
$var wire 1 _ rd~input_o $end
$var wire 1 ` rd~inputclkctrl_outclk $end
$var wire 1 a data[0]$latch~combout $end
$var wire 1 b Mux1~5_combout $end
$var wire 1 c data[2]$latch~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
0"
x2
x1
x0
0/
0.
0-
0,
0+
0*
0)
0(
0'
x&
0%
0$
0#
x3
04
15
x6
17
18
19
1:
0;
0<
0=
0>
0?
0@
0A
xB
xC
xD
0E
0F
0G
0H
0I
0J
0K
0L
0M
xN
0O
0P
0Q
0R
0S
0T
1U
0V
0W
0X
1Y
0Z
0[
0\
1]
1^
0_
0`
xa
0b
xc
$end
#170000
1"
1_
1`
03
0c
1a
0N
0D
1C
1B
0&
00
11
12
#180000
0"
0_
0`
13
#490000
b1 !
1A
03
1b
#500000
1"
1_
1`
13
1c
1N
1D
1&
10
#510000
0"
0_
0`
03
#1000000
