strict digraph "" {
	node [label="\N"];
	"1298:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fd77332fb10>",
		fillcolor=springgreen,
		label="1298:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1299:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd77332fbd0>",
		fillcolor=firebrick,
		label="1299:NS
single_shot_transmission <= #Tp 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd77332fbd0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1298:IF" -> "1299:NS"	 [cond="['tx_state', 'tx_state_q']",
		label="(~tx_state & tx_state_q)",
		lineno=1298];
	"1297:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd77332ff50>",
		fillcolor=firebrick,
		label="1297:NS
single_shot_transmission <= #Tp 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd77332ff50>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_1292:AL"	 [def_var="['single_shot_transmission']",
		label="Leaf_1292:AL"];
	"1297:NS" -> "Leaf_1292:AL"	 [cond="[]",
		lineno=None];
	"1293:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fd7733451d0>",
		fillcolor=turquoise,
		label="1293:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1294:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fd773345210>",
		fillcolor=springgreen,
		label="1294:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1293:BL" -> "1294:IF"	 [cond="[]",
		lineno=None];
	"1292:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fd773345690>",
		clk_sens=True,
		fillcolor=gold,
		label="1292:AL",
		sens="['clk', 'rst']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['sample_point', 'tx_request', 'command', 'tx_state', 'rst', 'tx_state_q']"];
	"1292:AL" -> "1293:BL"	 [cond="[]",
		lineno=None];
	"1299:NS" -> "Leaf_1292:AL"	 [cond="[]",
		lineno=None];
	"1295:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd773345490>",
		fillcolor=firebrick,
		label="1295:NS
single_shot_transmission <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd773345490>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1295:NS" -> "Leaf_1292:AL"	 [cond="[]",
		lineno=None];
	"1296:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fd773345250>",
		fillcolor=springgreen,
		label="1296:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1296:IF" -> "1298:IF"	 [cond="['tx_request', 'command', 'sample_point']",
		label="!((tx_request & command[1] & sample_point))",
		lineno=1296];
	"1296:IF" -> "1297:NS"	 [cond="['tx_request', 'command', 'sample_point']",
		label="(tx_request & command[1] & sample_point)",
		lineno=1296];
	"1294:IF" -> "1295:NS"	 [cond="['rst']",
		label=rst,
		lineno=1294];
	"1294:IF" -> "1296:IF"	 [cond="['rst']",
		label="!(rst)",
		lineno=1294];
}
