
401FreeRTOS_first.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004a08  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000070  08004be8  08004be8  00005be8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004c58  08004c58  00006070  2**0
                  CONTENTS
  4 .ARM          00000008  08004c58  08004c58  00005c58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004c60  08004c60  00006070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004c60  08004c60  00005c60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004c64  08004c64  00005c64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000070  20000000  08004c68  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00012f5c  20000070  08004cd8  00006070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20012fcc  08004cd8  00006fcc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00006070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f872  00000000  00000000  000060a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000029e5  00000000  00000000  00015912  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000fa8  00000000  00000000  000182f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c06  00000000  00000000  000192a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00023075  00000000  00000000  00019ea6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012530  00000000  00000000  0003cf1b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d6a0a  00000000  00000000  0004f44b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00125e55  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000046f4  00000000  00000000  00125e98  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006e  00000000  00000000  0012a58c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000070 	.word	0x20000070
 80001fc:	00000000 	.word	0x00000000
 8000200:	08004bd0 	.word	0x08004bd0

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000074 	.word	0x20000074
 800021c:	08004bd0 	.word	0x08004bd0

08000220 <__aeabi_uldivmod>:
 8000220:	b953      	cbnz	r3, 8000238 <__aeabi_uldivmod+0x18>
 8000222:	b94a      	cbnz	r2, 8000238 <__aeabi_uldivmod+0x18>
 8000224:	2900      	cmp	r1, #0
 8000226:	bf08      	it	eq
 8000228:	2800      	cmpeq	r0, #0
 800022a:	bf1c      	itt	ne
 800022c:	f04f 31ff 	movne.w	r1, #4294967295
 8000230:	f04f 30ff 	movne.w	r0, #4294967295
 8000234:	f000 b96a 	b.w	800050c <__aeabi_idiv0>
 8000238:	f1ad 0c08 	sub.w	ip, sp, #8
 800023c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000240:	f000 f806 	bl	8000250 <__udivmoddi4>
 8000244:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000248:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800024c:	b004      	add	sp, #16
 800024e:	4770      	bx	lr

08000250 <__udivmoddi4>:
 8000250:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000254:	9d08      	ldr	r5, [sp, #32]
 8000256:	460c      	mov	r4, r1
 8000258:	2b00      	cmp	r3, #0
 800025a:	d14e      	bne.n	80002fa <__udivmoddi4+0xaa>
 800025c:	4694      	mov	ip, r2
 800025e:	458c      	cmp	ip, r1
 8000260:	4686      	mov	lr, r0
 8000262:	fab2 f282 	clz	r2, r2
 8000266:	d962      	bls.n	800032e <__udivmoddi4+0xde>
 8000268:	b14a      	cbz	r2, 800027e <__udivmoddi4+0x2e>
 800026a:	f1c2 0320 	rsb	r3, r2, #32
 800026e:	4091      	lsls	r1, r2
 8000270:	fa20 f303 	lsr.w	r3, r0, r3
 8000274:	fa0c fc02 	lsl.w	ip, ip, r2
 8000278:	4319      	orrs	r1, r3
 800027a:	fa00 fe02 	lsl.w	lr, r0, r2
 800027e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000282:	fa1f f68c 	uxth.w	r6, ip
 8000286:	fbb1 f4f7 	udiv	r4, r1, r7
 800028a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800028e:	fb07 1114 	mls	r1, r7, r4, r1
 8000292:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000296:	fb04 f106 	mul.w	r1, r4, r6
 800029a:	4299      	cmp	r1, r3
 800029c:	d90a      	bls.n	80002b4 <__udivmoddi4+0x64>
 800029e:	eb1c 0303 	adds.w	r3, ip, r3
 80002a2:	f104 30ff 	add.w	r0, r4, #4294967295
 80002a6:	f080 8112 	bcs.w	80004ce <__udivmoddi4+0x27e>
 80002aa:	4299      	cmp	r1, r3
 80002ac:	f240 810f 	bls.w	80004ce <__udivmoddi4+0x27e>
 80002b0:	3c02      	subs	r4, #2
 80002b2:	4463      	add	r3, ip
 80002b4:	1a59      	subs	r1, r3, r1
 80002b6:	fa1f f38e 	uxth.w	r3, lr
 80002ba:	fbb1 f0f7 	udiv	r0, r1, r7
 80002be:	fb07 1110 	mls	r1, r7, r0, r1
 80002c2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002c6:	fb00 f606 	mul.w	r6, r0, r6
 80002ca:	429e      	cmp	r6, r3
 80002cc:	d90a      	bls.n	80002e4 <__udivmoddi4+0x94>
 80002ce:	eb1c 0303 	adds.w	r3, ip, r3
 80002d2:	f100 31ff 	add.w	r1, r0, #4294967295
 80002d6:	f080 80fc 	bcs.w	80004d2 <__udivmoddi4+0x282>
 80002da:	429e      	cmp	r6, r3
 80002dc:	f240 80f9 	bls.w	80004d2 <__udivmoddi4+0x282>
 80002e0:	4463      	add	r3, ip
 80002e2:	3802      	subs	r0, #2
 80002e4:	1b9b      	subs	r3, r3, r6
 80002e6:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80002ea:	2100      	movs	r1, #0
 80002ec:	b11d      	cbz	r5, 80002f6 <__udivmoddi4+0xa6>
 80002ee:	40d3      	lsrs	r3, r2
 80002f0:	2200      	movs	r2, #0
 80002f2:	e9c5 3200 	strd	r3, r2, [r5]
 80002f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d905      	bls.n	800030a <__udivmoddi4+0xba>
 80002fe:	b10d      	cbz	r5, 8000304 <__udivmoddi4+0xb4>
 8000300:	e9c5 0100 	strd	r0, r1, [r5]
 8000304:	2100      	movs	r1, #0
 8000306:	4608      	mov	r0, r1
 8000308:	e7f5      	b.n	80002f6 <__udivmoddi4+0xa6>
 800030a:	fab3 f183 	clz	r1, r3
 800030e:	2900      	cmp	r1, #0
 8000310:	d146      	bne.n	80003a0 <__udivmoddi4+0x150>
 8000312:	42a3      	cmp	r3, r4
 8000314:	d302      	bcc.n	800031c <__udivmoddi4+0xcc>
 8000316:	4290      	cmp	r0, r2
 8000318:	f0c0 80f0 	bcc.w	80004fc <__udivmoddi4+0x2ac>
 800031c:	1a86      	subs	r6, r0, r2
 800031e:	eb64 0303 	sbc.w	r3, r4, r3
 8000322:	2001      	movs	r0, #1
 8000324:	2d00      	cmp	r5, #0
 8000326:	d0e6      	beq.n	80002f6 <__udivmoddi4+0xa6>
 8000328:	e9c5 6300 	strd	r6, r3, [r5]
 800032c:	e7e3      	b.n	80002f6 <__udivmoddi4+0xa6>
 800032e:	2a00      	cmp	r2, #0
 8000330:	f040 8090 	bne.w	8000454 <__udivmoddi4+0x204>
 8000334:	eba1 040c 	sub.w	r4, r1, ip
 8000338:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800033c:	fa1f f78c 	uxth.w	r7, ip
 8000340:	2101      	movs	r1, #1
 8000342:	fbb4 f6f8 	udiv	r6, r4, r8
 8000346:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800034a:	fb08 4416 	mls	r4, r8, r6, r4
 800034e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000352:	fb07 f006 	mul.w	r0, r7, r6
 8000356:	4298      	cmp	r0, r3
 8000358:	d908      	bls.n	800036c <__udivmoddi4+0x11c>
 800035a:	eb1c 0303 	adds.w	r3, ip, r3
 800035e:	f106 34ff 	add.w	r4, r6, #4294967295
 8000362:	d202      	bcs.n	800036a <__udivmoddi4+0x11a>
 8000364:	4298      	cmp	r0, r3
 8000366:	f200 80cd 	bhi.w	8000504 <__udivmoddi4+0x2b4>
 800036a:	4626      	mov	r6, r4
 800036c:	1a1c      	subs	r4, r3, r0
 800036e:	fa1f f38e 	uxth.w	r3, lr
 8000372:	fbb4 f0f8 	udiv	r0, r4, r8
 8000376:	fb08 4410 	mls	r4, r8, r0, r4
 800037a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800037e:	fb00 f707 	mul.w	r7, r0, r7
 8000382:	429f      	cmp	r7, r3
 8000384:	d908      	bls.n	8000398 <__udivmoddi4+0x148>
 8000386:	eb1c 0303 	adds.w	r3, ip, r3
 800038a:	f100 34ff 	add.w	r4, r0, #4294967295
 800038e:	d202      	bcs.n	8000396 <__udivmoddi4+0x146>
 8000390:	429f      	cmp	r7, r3
 8000392:	f200 80b0 	bhi.w	80004f6 <__udivmoddi4+0x2a6>
 8000396:	4620      	mov	r0, r4
 8000398:	1bdb      	subs	r3, r3, r7
 800039a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800039e:	e7a5      	b.n	80002ec <__udivmoddi4+0x9c>
 80003a0:	f1c1 0620 	rsb	r6, r1, #32
 80003a4:	408b      	lsls	r3, r1
 80003a6:	fa22 f706 	lsr.w	r7, r2, r6
 80003aa:	431f      	orrs	r7, r3
 80003ac:	fa20 fc06 	lsr.w	ip, r0, r6
 80003b0:	fa04 f301 	lsl.w	r3, r4, r1
 80003b4:	ea43 030c 	orr.w	r3, r3, ip
 80003b8:	40f4      	lsrs	r4, r6
 80003ba:	fa00 f801 	lsl.w	r8, r0, r1
 80003be:	0c38      	lsrs	r0, r7, #16
 80003c0:	ea4f 4913 	mov.w	r9, r3, lsr #16
 80003c4:	fbb4 fef0 	udiv	lr, r4, r0
 80003c8:	fa1f fc87 	uxth.w	ip, r7
 80003cc:	fb00 441e 	mls	r4, r0, lr, r4
 80003d0:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003d4:	fb0e f90c 	mul.w	r9, lr, ip
 80003d8:	45a1      	cmp	r9, r4
 80003da:	fa02 f201 	lsl.w	r2, r2, r1
 80003de:	d90a      	bls.n	80003f6 <__udivmoddi4+0x1a6>
 80003e0:	193c      	adds	r4, r7, r4
 80003e2:	f10e 3aff 	add.w	sl, lr, #4294967295
 80003e6:	f080 8084 	bcs.w	80004f2 <__udivmoddi4+0x2a2>
 80003ea:	45a1      	cmp	r9, r4
 80003ec:	f240 8081 	bls.w	80004f2 <__udivmoddi4+0x2a2>
 80003f0:	f1ae 0e02 	sub.w	lr, lr, #2
 80003f4:	443c      	add	r4, r7
 80003f6:	eba4 0409 	sub.w	r4, r4, r9
 80003fa:	fa1f f983 	uxth.w	r9, r3
 80003fe:	fbb4 f3f0 	udiv	r3, r4, r0
 8000402:	fb00 4413 	mls	r4, r0, r3, r4
 8000406:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800040a:	fb03 fc0c 	mul.w	ip, r3, ip
 800040e:	45a4      	cmp	ip, r4
 8000410:	d907      	bls.n	8000422 <__udivmoddi4+0x1d2>
 8000412:	193c      	adds	r4, r7, r4
 8000414:	f103 30ff 	add.w	r0, r3, #4294967295
 8000418:	d267      	bcs.n	80004ea <__udivmoddi4+0x29a>
 800041a:	45a4      	cmp	ip, r4
 800041c:	d965      	bls.n	80004ea <__udivmoddi4+0x29a>
 800041e:	3b02      	subs	r3, #2
 8000420:	443c      	add	r4, r7
 8000422:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000426:	fba0 9302 	umull	r9, r3, r0, r2
 800042a:	eba4 040c 	sub.w	r4, r4, ip
 800042e:	429c      	cmp	r4, r3
 8000430:	46ce      	mov	lr, r9
 8000432:	469c      	mov	ip, r3
 8000434:	d351      	bcc.n	80004da <__udivmoddi4+0x28a>
 8000436:	d04e      	beq.n	80004d6 <__udivmoddi4+0x286>
 8000438:	b155      	cbz	r5, 8000450 <__udivmoddi4+0x200>
 800043a:	ebb8 030e 	subs.w	r3, r8, lr
 800043e:	eb64 040c 	sbc.w	r4, r4, ip
 8000442:	fa04 f606 	lsl.w	r6, r4, r6
 8000446:	40cb      	lsrs	r3, r1
 8000448:	431e      	orrs	r6, r3
 800044a:	40cc      	lsrs	r4, r1
 800044c:	e9c5 6400 	strd	r6, r4, [r5]
 8000450:	2100      	movs	r1, #0
 8000452:	e750      	b.n	80002f6 <__udivmoddi4+0xa6>
 8000454:	f1c2 0320 	rsb	r3, r2, #32
 8000458:	fa20 f103 	lsr.w	r1, r0, r3
 800045c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000460:	fa24 f303 	lsr.w	r3, r4, r3
 8000464:	4094      	lsls	r4, r2
 8000466:	430c      	orrs	r4, r1
 8000468:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800046c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000470:	fa1f f78c 	uxth.w	r7, ip
 8000474:	fbb3 f0f8 	udiv	r0, r3, r8
 8000478:	fb08 3110 	mls	r1, r8, r0, r3
 800047c:	0c23      	lsrs	r3, r4, #16
 800047e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000482:	fb00 f107 	mul.w	r1, r0, r7
 8000486:	4299      	cmp	r1, r3
 8000488:	d908      	bls.n	800049c <__udivmoddi4+0x24c>
 800048a:	eb1c 0303 	adds.w	r3, ip, r3
 800048e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000492:	d22c      	bcs.n	80004ee <__udivmoddi4+0x29e>
 8000494:	4299      	cmp	r1, r3
 8000496:	d92a      	bls.n	80004ee <__udivmoddi4+0x29e>
 8000498:	3802      	subs	r0, #2
 800049a:	4463      	add	r3, ip
 800049c:	1a5b      	subs	r3, r3, r1
 800049e:	b2a4      	uxth	r4, r4
 80004a0:	fbb3 f1f8 	udiv	r1, r3, r8
 80004a4:	fb08 3311 	mls	r3, r8, r1, r3
 80004a8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80004ac:	fb01 f307 	mul.w	r3, r1, r7
 80004b0:	42a3      	cmp	r3, r4
 80004b2:	d908      	bls.n	80004c6 <__udivmoddi4+0x276>
 80004b4:	eb1c 0404 	adds.w	r4, ip, r4
 80004b8:	f101 36ff 	add.w	r6, r1, #4294967295
 80004bc:	d213      	bcs.n	80004e6 <__udivmoddi4+0x296>
 80004be:	42a3      	cmp	r3, r4
 80004c0:	d911      	bls.n	80004e6 <__udivmoddi4+0x296>
 80004c2:	3902      	subs	r1, #2
 80004c4:	4464      	add	r4, ip
 80004c6:	1ae4      	subs	r4, r4, r3
 80004c8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80004cc:	e739      	b.n	8000342 <__udivmoddi4+0xf2>
 80004ce:	4604      	mov	r4, r0
 80004d0:	e6f0      	b.n	80002b4 <__udivmoddi4+0x64>
 80004d2:	4608      	mov	r0, r1
 80004d4:	e706      	b.n	80002e4 <__udivmoddi4+0x94>
 80004d6:	45c8      	cmp	r8, r9
 80004d8:	d2ae      	bcs.n	8000438 <__udivmoddi4+0x1e8>
 80004da:	ebb9 0e02 	subs.w	lr, r9, r2
 80004de:	eb63 0c07 	sbc.w	ip, r3, r7
 80004e2:	3801      	subs	r0, #1
 80004e4:	e7a8      	b.n	8000438 <__udivmoddi4+0x1e8>
 80004e6:	4631      	mov	r1, r6
 80004e8:	e7ed      	b.n	80004c6 <__udivmoddi4+0x276>
 80004ea:	4603      	mov	r3, r0
 80004ec:	e799      	b.n	8000422 <__udivmoddi4+0x1d2>
 80004ee:	4630      	mov	r0, r6
 80004f0:	e7d4      	b.n	800049c <__udivmoddi4+0x24c>
 80004f2:	46d6      	mov	lr, sl
 80004f4:	e77f      	b.n	80003f6 <__udivmoddi4+0x1a6>
 80004f6:	4463      	add	r3, ip
 80004f8:	3802      	subs	r0, #2
 80004fa:	e74d      	b.n	8000398 <__udivmoddi4+0x148>
 80004fc:	4606      	mov	r6, r0
 80004fe:	4623      	mov	r3, r4
 8000500:	4608      	mov	r0, r1
 8000502:	e70f      	b.n	8000324 <__udivmoddi4+0xd4>
 8000504:	3e02      	subs	r6, #2
 8000506:	4463      	add	r3, ip
 8000508:	e730      	b.n	800036c <__udivmoddi4+0x11c>
 800050a:	bf00      	nop

0800050c <__aeabi_idiv0>:
 800050c:	4770      	bx	lr
 800050e:	bf00      	nop

08000510 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000510:	b580      	push	{r7, lr}
 8000512:	b088      	sub	sp, #32
 8000514:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000516:	f000 fb57 	bl	8000bc8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800051a:	f000 f847 	bl	80005ac <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800051e:	f000 f8a3 	bl	8000668 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */

  status = xTaskCreate(task1_handler, "Task-1", 200, "Hello world from Task-1", 2, &task1_handle);
 8000522:	f107 0308 	add.w	r3, r7, #8
 8000526:	9301      	str	r3, [sp, #4]
 8000528:	2302      	movs	r3, #2
 800052a:	9300      	str	r3, [sp, #0]
 800052c:	4b19      	ldr	r3, [pc, #100]	@ (8000594 <main+0x84>)
 800052e:	22c8      	movs	r2, #200	@ 0xc8
 8000530:	4919      	ldr	r1, [pc, #100]	@ (8000598 <main+0x88>)
 8000532:	481a      	ldr	r0, [pc, #104]	@ (800059c <main+0x8c>)
 8000534:	f002 f8ee 	bl	8002714 <xTaskCreate>
 8000538:	6178      	str	r0, [r7, #20]

  configASSERT(status == pdPASS);
 800053a:	697b      	ldr	r3, [r7, #20]
 800053c:	2b01      	cmp	r3, #1
 800053e:	d00b      	beq.n	8000558 <main+0x48>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 8000540:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000544:	f383 8811 	msr	BASEPRI, r3
 8000548:	f3bf 8f6f 	isb	sy
 800054c:	f3bf 8f4f 	dsb	sy
 8000550:	613b      	str	r3, [r7, #16]
            "	msr basepri, %0											\n"\
            "	isb														\n"\
            "	dsb														\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 8000552:	bf00      	nop
 8000554:	bf00      	nop
 8000556:	e7fd      	b.n	8000554 <main+0x44>

  status = xTaskCreate(task2_handler, "Task-2", 200, "Hello world from Task-2", 2, &task2_handle);
 8000558:	1d3b      	adds	r3, r7, #4
 800055a:	9301      	str	r3, [sp, #4]
 800055c:	2302      	movs	r3, #2
 800055e:	9300      	str	r3, [sp, #0]
 8000560:	4b0f      	ldr	r3, [pc, #60]	@ (80005a0 <main+0x90>)
 8000562:	22c8      	movs	r2, #200	@ 0xc8
 8000564:	490f      	ldr	r1, [pc, #60]	@ (80005a4 <main+0x94>)
 8000566:	4810      	ldr	r0, [pc, #64]	@ (80005a8 <main+0x98>)
 8000568:	f002 f8d4 	bl	8002714 <xTaskCreate>
 800056c:	6178      	str	r0, [r7, #20]

  configASSERT(status == pdPASS);
 800056e:	697b      	ldr	r3, [r7, #20]
 8000570:	2b01      	cmp	r3, #1
 8000572:	d00b      	beq.n	800058c <main+0x7c>
        __asm volatile
 8000574:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000578:	f383 8811 	msr	BASEPRI, r3
 800057c:	f3bf 8f6f 	isb	sy
 8000580:	f3bf 8f4f 	dsb	sy
 8000584:	60fb      	str	r3, [r7, #12]
    }
 8000586:	bf00      	nop
 8000588:	bf00      	nop
 800058a:	e7fd      	b.n	8000588 <main+0x78>

  //Start the FreeRTOS scheduler
  vTaskStartScheduler();
 800058c:	f002 fa20 	bl	80029d0 <vTaskStartScheduler>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000590:	bf00      	nop
 8000592:	e7fd      	b.n	8000590 <main+0x80>
 8000594:	08004be8 	.word	0x08004be8
 8000598:	08004c00 	.word	0x08004c00
 800059c:	08000811 	.word	0x08000811
 80005a0:	08004c08 	.word	0x08004c08
 80005a4:	08004c20 	.word	0x08004c20
 80005a8:	08000839 	.word	0x08000839

080005ac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b094      	sub	sp, #80	@ 0x50
 80005b0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005b2:	f107 031c 	add.w	r3, r7, #28
 80005b6:	2234      	movs	r2, #52	@ 0x34
 80005b8:	2100      	movs	r1, #0
 80005ba:	4618      	mov	r0, r3
 80005bc:	f004 f83e 	bl	800463c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005c0:	f107 0308 	add.w	r3, r7, #8
 80005c4:	2200      	movs	r2, #0
 80005c6:	601a      	str	r2, [r3, #0]
 80005c8:	605a      	str	r2, [r3, #4]
 80005ca:	609a      	str	r2, [r3, #8]
 80005cc:	60da      	str	r2, [r3, #12]
 80005ce:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80005d0:	2300      	movs	r3, #0
 80005d2:	607b      	str	r3, [r7, #4]
 80005d4:	4b22      	ldr	r3, [pc, #136]	@ (8000660 <SystemClock_Config+0xb4>)
 80005d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80005d8:	4a21      	ldr	r2, [pc, #132]	@ (8000660 <SystemClock_Config+0xb4>)
 80005da:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80005de:	6413      	str	r3, [r2, #64]	@ 0x40
 80005e0:	4b1f      	ldr	r3, [pc, #124]	@ (8000660 <SystemClock_Config+0xb4>)
 80005e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80005e4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80005e8:	607b      	str	r3, [r7, #4]
 80005ea:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80005ec:	2300      	movs	r3, #0
 80005ee:	603b      	str	r3, [r7, #0]
 80005f0:	4b1c      	ldr	r3, [pc, #112]	@ (8000664 <SystemClock_Config+0xb8>)
 80005f2:	681b      	ldr	r3, [r3, #0]
 80005f4:	4a1b      	ldr	r2, [pc, #108]	@ (8000664 <SystemClock_Config+0xb8>)
 80005f6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80005fa:	6013      	str	r3, [r2, #0]
 80005fc:	4b19      	ldr	r3, [pc, #100]	@ (8000664 <SystemClock_Config+0xb8>)
 80005fe:	681b      	ldr	r3, [r3, #0]
 8000600:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000604:	603b      	str	r3, [r7, #0]
 8000606:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000608:	2302      	movs	r3, #2
 800060a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800060c:	2301      	movs	r3, #1
 800060e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000610:	2310      	movs	r3, #16
 8000612:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000614:	2300      	movs	r3, #0
 8000616:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000618:	f107 031c 	add.w	r3, r7, #28
 800061c:	4618      	mov	r0, r3
 800061e:	f000 ffe3 	bl	80015e8 <HAL_RCC_OscConfig>
 8000622:	4603      	mov	r3, r0
 8000624:	2b00      	cmp	r3, #0
 8000626:	d001      	beq.n	800062c <SystemClock_Config+0x80>
  {
    Error_Handler();
 8000628:	f000 f92c 	bl	8000884 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800062c:	230f      	movs	r3, #15
 800062e:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000630:	2300      	movs	r3, #0
 8000632:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000634:	2300      	movs	r3, #0
 8000636:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000638:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800063c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800063e:	2300      	movs	r3, #0
 8000640:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000642:	f107 0308 	add.w	r3, r7, #8
 8000646:	2100      	movs	r1, #0
 8000648:	4618      	mov	r0, r3
 800064a:	f000 fd8f 	bl	800116c <HAL_RCC_ClockConfig>
 800064e:	4603      	mov	r3, r0
 8000650:	2b00      	cmp	r3, #0
 8000652:	d001      	beq.n	8000658 <SystemClock_Config+0xac>
  {
    Error_Handler();
 8000654:	f000 f916 	bl	8000884 <Error_Handler>
  }
}
 8000658:	bf00      	nop
 800065a:	3750      	adds	r7, #80	@ 0x50
 800065c:	46bd      	mov	sp, r7
 800065e:	bd80      	pop	{r7, pc}
 8000660:	40023800 	.word	0x40023800
 8000664:	40007000 	.word	0x40007000

08000668 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000668:	b580      	push	{r7, lr}
 800066a:	b08c      	sub	sp, #48	@ 0x30
 800066c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800066e:	f107 031c 	add.w	r3, r7, #28
 8000672:	2200      	movs	r2, #0
 8000674:	601a      	str	r2, [r3, #0]
 8000676:	605a      	str	r2, [r3, #4]
 8000678:	609a      	str	r2, [r3, #8]
 800067a:	60da      	str	r2, [r3, #12]
 800067c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800067e:	2300      	movs	r3, #0
 8000680:	61bb      	str	r3, [r7, #24]
 8000682:	4b5d      	ldr	r3, [pc, #372]	@ (80007f8 <MX_GPIO_Init+0x190>)
 8000684:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000686:	4a5c      	ldr	r2, [pc, #368]	@ (80007f8 <MX_GPIO_Init+0x190>)
 8000688:	f043 0304 	orr.w	r3, r3, #4
 800068c:	6313      	str	r3, [r2, #48]	@ 0x30
 800068e:	4b5a      	ldr	r3, [pc, #360]	@ (80007f8 <MX_GPIO_Init+0x190>)
 8000690:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000692:	f003 0304 	and.w	r3, r3, #4
 8000696:	61bb      	str	r3, [r7, #24]
 8000698:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800069a:	2300      	movs	r3, #0
 800069c:	617b      	str	r3, [r7, #20]
 800069e:	4b56      	ldr	r3, [pc, #344]	@ (80007f8 <MX_GPIO_Init+0x190>)
 80006a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006a2:	4a55      	ldr	r2, [pc, #340]	@ (80007f8 <MX_GPIO_Init+0x190>)
 80006a4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80006a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80006aa:	4b53      	ldr	r3, [pc, #332]	@ (80007f8 <MX_GPIO_Init+0x190>)
 80006ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80006b2:	617b      	str	r3, [r7, #20]
 80006b4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006b6:	2300      	movs	r3, #0
 80006b8:	613b      	str	r3, [r7, #16]
 80006ba:	4b4f      	ldr	r3, [pc, #316]	@ (80007f8 <MX_GPIO_Init+0x190>)
 80006bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006be:	4a4e      	ldr	r2, [pc, #312]	@ (80007f8 <MX_GPIO_Init+0x190>)
 80006c0:	f043 0302 	orr.w	r3, r3, #2
 80006c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80006c6:	4b4c      	ldr	r3, [pc, #304]	@ (80007f8 <MX_GPIO_Init+0x190>)
 80006c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006ca:	f003 0302 	and.w	r3, r3, #2
 80006ce:	613b      	str	r3, [r7, #16]
 80006d0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80006d2:	2300      	movs	r3, #0
 80006d4:	60fb      	str	r3, [r7, #12]
 80006d6:	4b48      	ldr	r3, [pc, #288]	@ (80007f8 <MX_GPIO_Init+0x190>)
 80006d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006da:	4a47      	ldr	r2, [pc, #284]	@ (80007f8 <MX_GPIO_Init+0x190>)
 80006dc:	f043 0308 	orr.w	r3, r3, #8
 80006e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80006e2:	4b45      	ldr	r3, [pc, #276]	@ (80007f8 <MX_GPIO_Init+0x190>)
 80006e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006e6:	f003 0308 	and.w	r3, r3, #8
 80006ea:	60fb      	str	r3, [r7, #12]
 80006ec:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80006ee:	2300      	movs	r3, #0
 80006f0:	60bb      	str	r3, [r7, #8]
 80006f2:	4b41      	ldr	r3, [pc, #260]	@ (80007f8 <MX_GPIO_Init+0x190>)
 80006f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006f6:	4a40      	ldr	r2, [pc, #256]	@ (80007f8 <MX_GPIO_Init+0x190>)
 80006f8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80006fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80006fe:	4b3e      	ldr	r3, [pc, #248]	@ (80007f8 <MX_GPIO_Init+0x190>)
 8000700:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000702:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000706:	60bb      	str	r3, [r7, #8]
 8000708:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800070a:	2300      	movs	r3, #0
 800070c:	607b      	str	r3, [r7, #4]
 800070e:	4b3a      	ldr	r3, [pc, #232]	@ (80007f8 <MX_GPIO_Init+0x190>)
 8000710:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000712:	4a39      	ldr	r2, [pc, #228]	@ (80007f8 <MX_GPIO_Init+0x190>)
 8000714:	f043 0301 	orr.w	r3, r3, #1
 8000718:	6313      	str	r3, [r2, #48]	@ 0x30
 800071a:	4b37      	ldr	r3, [pc, #220]	@ (80007f8 <MX_GPIO_Init+0x190>)
 800071c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800071e:	f003 0301 	and.w	r3, r3, #1
 8000722:	607b      	str	r3, [r7, #4]
 8000724:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000726:	2200      	movs	r2, #0
 8000728:	f244 0181 	movw	r1, #16513	@ 0x4081
 800072c:	4833      	ldr	r0, [pc, #204]	@ (80007fc <MX_GPIO_Init+0x194>)
 800072e:	f000 fd03 	bl	8001138 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8000732:	2200      	movs	r2, #0
 8000734:	2140      	movs	r1, #64	@ 0x40
 8000736:	4832      	ldr	r0, [pc, #200]	@ (8000800 <MX_GPIO_Init+0x198>)
 8000738:	f000 fcfe 	bl	8001138 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 800073c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000740:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000742:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000746:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000748:	2300      	movs	r3, #0
 800074a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 800074c:	f107 031c 	add.w	r3, r7, #28
 8000750:	4619      	mov	r1, r3
 8000752:	482c      	ldr	r0, [pc, #176]	@ (8000804 <MX_GPIO_Init+0x19c>)
 8000754:	f000 fb5c 	bl	8000e10 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8000758:	f244 0381 	movw	r3, #16513	@ 0x4081
 800075c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800075e:	2301      	movs	r3, #1
 8000760:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000762:	2300      	movs	r3, #0
 8000764:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000766:	2300      	movs	r3, #0
 8000768:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800076a:	f107 031c 	add.w	r3, r7, #28
 800076e:	4619      	mov	r1, r3
 8000770:	4822      	ldr	r0, [pc, #136]	@ (80007fc <MX_GPIO_Init+0x194>)
 8000772:	f000 fb4d 	bl	8000e10 <HAL_GPIO_Init>

  /*Configure GPIO pins : STLK_RX_Pin STLK_TX_Pin */
  GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8000776:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800077a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800077c:	2302      	movs	r3, #2
 800077e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000780:	2300      	movs	r3, #0
 8000782:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000784:	2303      	movs	r3, #3
 8000786:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000788:	2307      	movs	r3, #7
 800078a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800078c:	f107 031c 	add.w	r3, r7, #28
 8000790:	4619      	mov	r1, r3
 8000792:	481d      	ldr	r0, [pc, #116]	@ (8000808 <MX_GPIO_Init+0x1a0>)
 8000794:	f000 fb3c 	bl	8000e10 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8000798:	2340      	movs	r3, #64	@ 0x40
 800079a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800079c:	2301      	movs	r3, #1
 800079e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007a0:	2300      	movs	r3, #0
 80007a2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007a4:	2300      	movs	r3, #0
 80007a6:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80007a8:	f107 031c 	add.w	r3, r7, #28
 80007ac:	4619      	mov	r1, r3
 80007ae:	4814      	ldr	r0, [pc, #80]	@ (8000800 <MX_GPIO_Init+0x198>)
 80007b0:	f000 fb2e 	bl	8000e10 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 80007b4:	2380      	movs	r3, #128	@ 0x80
 80007b6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80007b8:	2300      	movs	r3, #0
 80007ba:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007bc:	2300      	movs	r3, #0
 80007be:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80007c0:	f107 031c 	add.w	r3, r7, #28
 80007c4:	4619      	mov	r1, r3
 80007c6:	480e      	ldr	r0, [pc, #56]	@ (8000800 <MX_GPIO_Init+0x198>)
 80007c8:	f000 fb22 	bl	8000e10 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_SOF_Pin USB_ID_Pin USB_DM_Pin USB_DP_Pin */
  GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 80007cc:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 80007d0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007d2:	2302      	movs	r3, #2
 80007d4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007d6:	2300      	movs	r3, #0
 80007d8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80007da:	2303      	movs	r3, #3
 80007dc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80007de:	230a      	movs	r3, #10
 80007e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007e2:	f107 031c 	add.w	r3, r7, #28
 80007e6:	4619      	mov	r1, r3
 80007e8:	4808      	ldr	r0, [pc, #32]	@ (800080c <MX_GPIO_Init+0x1a4>)
 80007ea:	f000 fb11 	bl	8000e10 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80007ee:	bf00      	nop
 80007f0:	3730      	adds	r7, #48	@ 0x30
 80007f2:	46bd      	mov	sp, r7
 80007f4:	bd80      	pop	{r7, pc}
 80007f6:	bf00      	nop
 80007f8:	40023800 	.word	0x40023800
 80007fc:	40020400 	.word	0x40020400
 8000800:	40021800 	.word	0x40021800
 8000804:	40020800 	.word	0x40020800
 8000808:	40020c00 	.word	0x40020c00
 800080c:	40020000 	.word	0x40020000

08000810 <task1_handler>:

/* USER CODE BEGIN 4 */

static void task1_handler(void* parameters){
 8000810:	b580      	push	{r7, lr}
 8000812:	b082      	sub	sp, #8
 8000814:	af00      	add	r7, sp, #0
 8000816:	6078      	str	r0, [r7, #4]
	while(1){
		printf("%s\n", (char*)parameters);
 8000818:	6878      	ldr	r0, [r7, #4]
 800081a:	f003 fe2f 	bl	800447c <puts>
		taskYIELD();
 800081e:	4b05      	ldr	r3, [pc, #20]	@ (8000834 <task1_handler+0x24>)
 8000820:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000824:	601a      	str	r2, [r3, #0]
 8000826:	f3bf 8f4f 	dsb	sy
 800082a:	f3bf 8f6f 	isb	sy
		printf("%s\n", (char*)parameters);
 800082e:	bf00      	nop
 8000830:	e7f2      	b.n	8000818 <task1_handler+0x8>
 8000832:	bf00      	nop
 8000834:	e000ed04 	.word	0xe000ed04

08000838 <task2_handler>:
	}
}

static void task2_handler(void* parameters){
 8000838:	b580      	push	{r7, lr}
 800083a:	b082      	sub	sp, #8
 800083c:	af00      	add	r7, sp, #0
 800083e:	6078      	str	r0, [r7, #4]
	while(1){
		printf("%s\n", (char*)parameters);
 8000840:	6878      	ldr	r0, [r7, #4]
 8000842:	f003 fe1b 	bl	800447c <puts>
		taskYIELD();
 8000846:	4b05      	ldr	r3, [pc, #20]	@ (800085c <task2_handler+0x24>)
 8000848:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800084c:	601a      	str	r2, [r3, #0]
 800084e:	f3bf 8f4f 	dsb	sy
 8000852:	f3bf 8f6f 	isb	sy
		printf("%s\n", (char*)parameters);
 8000856:	bf00      	nop
 8000858:	e7f2      	b.n	8000840 <task2_handler+0x8>
 800085a:	bf00      	nop
 800085c:	e000ed04 	.word	0xe000ed04

08000860 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000860:	b580      	push	{r7, lr}
 8000862:	b082      	sub	sp, #8
 8000864:	af00      	add	r7, sp, #0
 8000866:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8000868:	687b      	ldr	r3, [r7, #4]
 800086a:	681b      	ldr	r3, [r3, #0]
 800086c:	4a04      	ldr	r2, [pc, #16]	@ (8000880 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800086e:	4293      	cmp	r3, r2
 8000870:	d101      	bne.n	8000876 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000872:	f000 f9cb 	bl	8000c0c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000876:	bf00      	nop
 8000878:	3708      	adds	r7, #8
 800087a:	46bd      	mov	sp, r7
 800087c:	bd80      	pop	{r7, pc}
 800087e:	bf00      	nop
 8000880:	40001000 	.word	0x40001000

08000884 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000884:	b480      	push	{r7}
 8000886:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000888:	b672      	cpsid	i
}
 800088a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800088c:	bf00      	nop
 800088e:	e7fd      	b.n	800088c <Error_Handler+0x8>

08000890 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000890:	b480      	push	{r7}
 8000892:	b083      	sub	sp, #12
 8000894:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000896:	2300      	movs	r3, #0
 8000898:	607b      	str	r3, [r7, #4]
 800089a:	4b10      	ldr	r3, [pc, #64]	@ (80008dc <HAL_MspInit+0x4c>)
 800089c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800089e:	4a0f      	ldr	r2, [pc, #60]	@ (80008dc <HAL_MspInit+0x4c>)
 80008a0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80008a4:	6453      	str	r3, [r2, #68]	@ 0x44
 80008a6:	4b0d      	ldr	r3, [pc, #52]	@ (80008dc <HAL_MspInit+0x4c>)
 80008a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80008aa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80008ae:	607b      	str	r3, [r7, #4]
 80008b0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80008b2:	2300      	movs	r3, #0
 80008b4:	603b      	str	r3, [r7, #0]
 80008b6:	4b09      	ldr	r3, [pc, #36]	@ (80008dc <HAL_MspInit+0x4c>)
 80008b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008ba:	4a08      	ldr	r2, [pc, #32]	@ (80008dc <HAL_MspInit+0x4c>)
 80008bc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80008c0:	6413      	str	r3, [r2, #64]	@ 0x40
 80008c2:	4b06      	ldr	r3, [pc, #24]	@ (80008dc <HAL_MspInit+0x4c>)
 80008c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80008ca:	603b      	str	r3, [r7, #0]
 80008cc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80008ce:	bf00      	nop
 80008d0:	370c      	adds	r7, #12
 80008d2:	46bd      	mov	sp, r7
 80008d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008d8:	4770      	bx	lr
 80008da:	bf00      	nop
 80008dc:	40023800 	.word	0x40023800

080008e0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80008e0:	b580      	push	{r7, lr}
 80008e2:	b08e      	sub	sp, #56	@ 0x38
 80008e4:	af00      	add	r7, sp, #0
 80008e6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 80008e8:	2300      	movs	r3, #0
 80008ea:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 80008ec:	2300      	movs	r3, #0
 80008ee:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80008f0:	2300      	movs	r3, #0
 80008f2:	60fb      	str	r3, [r7, #12]
 80008f4:	4b33      	ldr	r3, [pc, #204]	@ (80009c4 <HAL_InitTick+0xe4>)
 80008f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008f8:	4a32      	ldr	r2, [pc, #200]	@ (80009c4 <HAL_InitTick+0xe4>)
 80008fa:	f043 0310 	orr.w	r3, r3, #16
 80008fe:	6413      	str	r3, [r2, #64]	@ 0x40
 8000900:	4b30      	ldr	r3, [pc, #192]	@ (80009c4 <HAL_InitTick+0xe4>)
 8000902:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000904:	f003 0310 	and.w	r3, r3, #16
 8000908:	60fb      	str	r3, [r7, #12]
 800090a:	68fb      	ldr	r3, [r7, #12]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800090c:	f107 0210 	add.w	r2, r7, #16
 8000910:	f107 0314 	add.w	r3, r7, #20
 8000914:	4611      	mov	r1, r2
 8000916:	4618      	mov	r0, r3
 8000918:	f000 fe34 	bl	8001584 <HAL_RCC_GetClockConfig>
  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 800091c:	6a3b      	ldr	r3, [r7, #32]
 800091e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000920:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000922:	2b00      	cmp	r3, #0
 8000924:	d103      	bne.n	800092e <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000926:	f000 fe19 	bl	800155c <HAL_RCC_GetPCLK1Freq>
 800092a:	6378      	str	r0, [r7, #52]	@ 0x34
 800092c:	e004      	b.n	8000938 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 800092e:	f000 fe15 	bl	800155c <HAL_RCC_GetPCLK1Freq>
 8000932:	4603      	mov	r3, r0
 8000934:	005b      	lsls	r3, r3, #1
 8000936:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000938:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800093a:	4a23      	ldr	r2, [pc, #140]	@ (80009c8 <HAL_InitTick+0xe8>)
 800093c:	fba2 2303 	umull	r2, r3, r2, r3
 8000940:	0c9b      	lsrs	r3, r3, #18
 8000942:	3b01      	subs	r3, #1
 8000944:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000946:	4b21      	ldr	r3, [pc, #132]	@ (80009cc <HAL_InitTick+0xec>)
 8000948:	4a21      	ldr	r2, [pc, #132]	@ (80009d0 <HAL_InitTick+0xf0>)
 800094a:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 800094c:	4b1f      	ldr	r3, [pc, #124]	@ (80009cc <HAL_InitTick+0xec>)
 800094e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000952:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000954:	4a1d      	ldr	r2, [pc, #116]	@ (80009cc <HAL_InitTick+0xec>)
 8000956:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000958:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 800095a:	4b1c      	ldr	r3, [pc, #112]	@ (80009cc <HAL_InitTick+0xec>)
 800095c:	2200      	movs	r2, #0
 800095e:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000960:	4b1a      	ldr	r3, [pc, #104]	@ (80009cc <HAL_InitTick+0xec>)
 8000962:	2200      	movs	r2, #0
 8000964:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000966:	4b19      	ldr	r3, [pc, #100]	@ (80009cc <HAL_InitTick+0xec>)
 8000968:	2200      	movs	r2, #0
 800096a:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 800096c:	4817      	ldr	r0, [pc, #92]	@ (80009cc <HAL_InitTick+0xec>)
 800096e:	f001 f8bf 	bl	8001af0 <HAL_TIM_Base_Init>
 8000972:	4603      	mov	r3, r0
 8000974:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8000978:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800097c:	2b00      	cmp	r3, #0
 800097e:	d11b      	bne.n	80009b8 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8000980:	4812      	ldr	r0, [pc, #72]	@ (80009cc <HAL_InitTick+0xec>)
 8000982:	f001 f90f 	bl	8001ba4 <HAL_TIM_Base_Start_IT>
 8000986:	4603      	mov	r3, r0
 8000988:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 800098c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000990:	2b00      	cmp	r3, #0
 8000992:	d111      	bne.n	80009b8 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000994:	2036      	movs	r0, #54	@ 0x36
 8000996:	f000 fa2d 	bl	8000df4 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800099a:	687b      	ldr	r3, [r7, #4]
 800099c:	2b0f      	cmp	r3, #15
 800099e:	d808      	bhi.n	80009b2 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 80009a0:	2200      	movs	r2, #0
 80009a2:	6879      	ldr	r1, [r7, #4]
 80009a4:	2036      	movs	r0, #54	@ 0x36
 80009a6:	f000 fa09 	bl	8000dbc <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80009aa:	4a0a      	ldr	r2, [pc, #40]	@ (80009d4 <HAL_InitTick+0xf4>)
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	6013      	str	r3, [r2, #0]
 80009b0:	e002      	b.n	80009b8 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 80009b2:	2301      	movs	r3, #1
 80009b4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 80009b8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 80009bc:	4618      	mov	r0, r3
 80009be:	3738      	adds	r7, #56	@ 0x38
 80009c0:	46bd      	mov	sp, r7
 80009c2:	bd80      	pop	{r7, pc}
 80009c4:	40023800 	.word	0x40023800
 80009c8:	431bde83 	.word	0x431bde83
 80009cc:	2000008c 	.word	0x2000008c
 80009d0:	40001000 	.word	0x40001000
 80009d4:	20000004 	.word	0x20000004

080009d8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80009d8:	b480      	push	{r7}
 80009da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80009dc:	bf00      	nop
 80009de:	e7fd      	b.n	80009dc <NMI_Handler+0x4>

080009e0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80009e0:	b480      	push	{r7}
 80009e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80009e4:	bf00      	nop
 80009e6:	e7fd      	b.n	80009e4 <HardFault_Handler+0x4>

080009e8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80009e8:	b480      	push	{r7}
 80009ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80009ec:	bf00      	nop
 80009ee:	e7fd      	b.n	80009ec <MemManage_Handler+0x4>

080009f0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80009f0:	b480      	push	{r7}
 80009f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80009f4:	bf00      	nop
 80009f6:	e7fd      	b.n	80009f4 <BusFault_Handler+0x4>

080009f8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80009f8:	b480      	push	{r7}
 80009fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80009fc:	bf00      	nop
 80009fe:	e7fd      	b.n	80009fc <UsageFault_Handler+0x4>

08000a00 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a00:	b480      	push	{r7}
 8000a02:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a04:	bf00      	nop
 8000a06:	46bd      	mov	sp, r7
 8000a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a0c:	4770      	bx	lr
	...

08000a10 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000a10:	b580      	push	{r7, lr}
 8000a12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000a14:	4802      	ldr	r0, [pc, #8]	@ (8000a20 <TIM6_DAC_IRQHandler+0x10>)
 8000a16:	f001 f935 	bl	8001c84 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000a1a:	bf00      	nop
 8000a1c:	bd80      	pop	{r7, pc}
 8000a1e:	bf00      	nop
 8000a20:	2000008c 	.word	0x2000008c

08000a24 <ITM_SendChar>:
/* ITM register addresses */
#define ITM_STIMULUS_PORT0   	*((volatile uint32_t*) 0xE0000000 )
#define ITM_TRACE_EN          	*((volatile uint32_t*) 0xE0000E00 )

void ITM_SendChar(uint8_t ch)
{
 8000a24:	b480      	push	{r7}
 8000a26:	b083      	sub	sp, #12
 8000a28:	af00      	add	r7, sp, #0
 8000a2a:	4603      	mov	r3, r0
 8000a2c:	71fb      	strb	r3, [r7, #7]

	//Enable TRCENA
	DEMCR |= ( 1 << 24);
 8000a2e:	4b0f      	ldr	r3, [pc, #60]	@ (8000a6c <ITM_SendChar+0x48>)
 8000a30:	681b      	ldr	r3, [r3, #0]
 8000a32:	4a0e      	ldr	r2, [pc, #56]	@ (8000a6c <ITM_SendChar+0x48>)
 8000a34:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000a38:	6013      	str	r3, [r2, #0]

	//enable stimulus port 0
	ITM_TRACE_EN |= ( 1 << 0);
 8000a3a:	4b0d      	ldr	r3, [pc, #52]	@ (8000a70 <ITM_SendChar+0x4c>)
 8000a3c:	681b      	ldr	r3, [r3, #0]
 8000a3e:	4a0c      	ldr	r2, [pc, #48]	@ (8000a70 <ITM_SendChar+0x4c>)
 8000a40:	f043 0301 	orr.w	r3, r3, #1
 8000a44:	6013      	str	r3, [r2, #0]

	// read FIFO status in bit [0]:
	while(!(ITM_STIMULUS_PORT0 & 1));
 8000a46:	bf00      	nop
 8000a48:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000a4c:	681b      	ldr	r3, [r3, #0]
 8000a4e:	f003 0301 	and.w	r3, r3, #1
 8000a52:	2b00      	cmp	r3, #0
 8000a54:	d0f8      	beq.n	8000a48 <ITM_SendChar+0x24>

	//Write to ITM stimulus port0
	ITM_STIMULUS_PORT0 = ch;
 8000a56:	f04f 4260 	mov.w	r2, #3758096384	@ 0xe0000000
 8000a5a:	79fb      	ldrb	r3, [r7, #7]
 8000a5c:	6013      	str	r3, [r2, #0]
}
 8000a5e:	bf00      	nop
 8000a60:	370c      	adds	r7, #12
 8000a62:	46bd      	mov	sp, r7
 8000a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a68:	4770      	bx	lr
 8000a6a:	bf00      	nop
 8000a6c:	e000edfc 	.word	0xe000edfc
 8000a70:	e0000e00 	.word	0xe0000e00

08000a74 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000a74:	b580      	push	{r7, lr}
 8000a76:	b086      	sub	sp, #24
 8000a78:	af00      	add	r7, sp, #0
 8000a7a:	60f8      	str	r0, [r7, #12]
 8000a7c:	60b9      	str	r1, [r7, #8]
 8000a7e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a80:	2300      	movs	r3, #0
 8000a82:	617b      	str	r3, [r7, #20]
 8000a84:	e00a      	b.n	8000a9c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000a86:	f3af 8000 	nop.w
 8000a8a:	4601      	mov	r1, r0
 8000a8c:	68bb      	ldr	r3, [r7, #8]
 8000a8e:	1c5a      	adds	r2, r3, #1
 8000a90:	60ba      	str	r2, [r7, #8]
 8000a92:	b2ca      	uxtb	r2, r1
 8000a94:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a96:	697b      	ldr	r3, [r7, #20]
 8000a98:	3301      	adds	r3, #1
 8000a9a:	617b      	str	r3, [r7, #20]
 8000a9c:	697a      	ldr	r2, [r7, #20]
 8000a9e:	687b      	ldr	r3, [r7, #4]
 8000aa0:	429a      	cmp	r2, r3
 8000aa2:	dbf0      	blt.n	8000a86 <_read+0x12>
  }

  return len;
 8000aa4:	687b      	ldr	r3, [r7, #4]
}
 8000aa6:	4618      	mov	r0, r3
 8000aa8:	3718      	adds	r7, #24
 8000aaa:	46bd      	mov	sp, r7
 8000aac:	bd80      	pop	{r7, pc}

08000aae <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000aae:	b580      	push	{r7, lr}
 8000ab0:	b086      	sub	sp, #24
 8000ab2:	af00      	add	r7, sp, #0
 8000ab4:	60f8      	str	r0, [r7, #12]
 8000ab6:	60b9      	str	r1, [r7, #8]
 8000ab8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000aba:	2300      	movs	r3, #0
 8000abc:	617b      	str	r3, [r7, #20]
 8000abe:	e009      	b.n	8000ad4 <_write+0x26>
  {
    //__io_putchar(*ptr++);
	  ITM_SendChar(*ptr++);
 8000ac0:	68bb      	ldr	r3, [r7, #8]
 8000ac2:	1c5a      	adds	r2, r3, #1
 8000ac4:	60ba      	str	r2, [r7, #8]
 8000ac6:	781b      	ldrb	r3, [r3, #0]
 8000ac8:	4618      	mov	r0, r3
 8000aca:	f7ff ffab 	bl	8000a24 <ITM_SendChar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ace:	697b      	ldr	r3, [r7, #20]
 8000ad0:	3301      	adds	r3, #1
 8000ad2:	617b      	str	r3, [r7, #20]
 8000ad4:	697a      	ldr	r2, [r7, #20]
 8000ad6:	687b      	ldr	r3, [r7, #4]
 8000ad8:	429a      	cmp	r2, r3
 8000ada:	dbf1      	blt.n	8000ac0 <_write+0x12>
  }
  return len;
 8000adc:	687b      	ldr	r3, [r7, #4]
}
 8000ade:	4618      	mov	r0, r3
 8000ae0:	3718      	adds	r7, #24
 8000ae2:	46bd      	mov	sp, r7
 8000ae4:	bd80      	pop	{r7, pc}

08000ae6 <_close>:

int _close(int file)
{
 8000ae6:	b480      	push	{r7}
 8000ae8:	b083      	sub	sp, #12
 8000aea:	af00      	add	r7, sp, #0
 8000aec:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000aee:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000af2:	4618      	mov	r0, r3
 8000af4:	370c      	adds	r7, #12
 8000af6:	46bd      	mov	sp, r7
 8000af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000afc:	4770      	bx	lr

08000afe <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000afe:	b480      	push	{r7}
 8000b00:	b083      	sub	sp, #12
 8000b02:	af00      	add	r7, sp, #0
 8000b04:	6078      	str	r0, [r7, #4]
 8000b06:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000b08:	683b      	ldr	r3, [r7, #0]
 8000b0a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000b0e:	605a      	str	r2, [r3, #4]
  return 0;
 8000b10:	2300      	movs	r3, #0
}
 8000b12:	4618      	mov	r0, r3
 8000b14:	370c      	adds	r7, #12
 8000b16:	46bd      	mov	sp, r7
 8000b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b1c:	4770      	bx	lr

08000b1e <_isatty>:

int _isatty(int file)
{
 8000b1e:	b480      	push	{r7}
 8000b20:	b083      	sub	sp, #12
 8000b22:	af00      	add	r7, sp, #0
 8000b24:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000b26:	2301      	movs	r3, #1
}
 8000b28:	4618      	mov	r0, r3
 8000b2a:	370c      	adds	r7, #12
 8000b2c:	46bd      	mov	sp, r7
 8000b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b32:	4770      	bx	lr

08000b34 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000b34:	b480      	push	{r7}
 8000b36:	b085      	sub	sp, #20
 8000b38:	af00      	add	r7, sp, #0
 8000b3a:	60f8      	str	r0, [r7, #12]
 8000b3c:	60b9      	str	r1, [r7, #8]
 8000b3e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000b40:	2300      	movs	r3, #0
}
 8000b42:	4618      	mov	r0, r3
 8000b44:	3714      	adds	r7, #20
 8000b46:	46bd      	mov	sp, r7
 8000b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b4c:	4770      	bx	lr
	...

08000b50 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000b50:	b480      	push	{r7}
 8000b52:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000b54:	4b06      	ldr	r3, [pc, #24]	@ (8000b70 <SystemInit+0x20>)
 8000b56:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000b5a:	4a05      	ldr	r2, [pc, #20]	@ (8000b70 <SystemInit+0x20>)
 8000b5c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000b60:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000b64:	bf00      	nop
 8000b66:	46bd      	mov	sp, r7
 8000b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b6c:	4770      	bx	lr
 8000b6e:	bf00      	nop
 8000b70:	e000ed00 	.word	0xe000ed00

08000b74 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack       /* set stack pointer */
 8000b74:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000bac <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000b78:	f7ff ffea 	bl	8000b50 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000b7c:	480c      	ldr	r0, [pc, #48]	@ (8000bb0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000b7e:	490d      	ldr	r1, [pc, #52]	@ (8000bb4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000b80:	4a0d      	ldr	r2, [pc, #52]	@ (8000bb8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000b82:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b84:	e002      	b.n	8000b8c <LoopCopyDataInit>

08000b86 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b86:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b88:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b8a:	3304      	adds	r3, #4

08000b8c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b8c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b8e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b90:	d3f9      	bcc.n	8000b86 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b92:	4a0a      	ldr	r2, [pc, #40]	@ (8000bbc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000b94:	4c0a      	ldr	r4, [pc, #40]	@ (8000bc0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000b96:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b98:	e001      	b.n	8000b9e <LoopFillZerobss>

08000b9a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b9a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b9c:	3204      	adds	r2, #4

08000b9e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b9e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ba0:	d3fb      	bcc.n	8000b9a <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8000ba2:	f003 fd99 	bl	80046d8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000ba6:	f7ff fcb3 	bl	8000510 <main>
  bx  lr    
 8000baa:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8000bac:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8000bb0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000bb4:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000bb8:	08004c68 	.word	0x08004c68
  ldr r2, =_sbss
 8000bbc:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000bc0:	20012fcc 	.word	0x20012fcc

08000bc4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000bc4:	e7fe      	b.n	8000bc4 <ADC_IRQHandler>
	...

08000bc8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000bcc:	4b0e      	ldr	r3, [pc, #56]	@ (8000c08 <HAL_Init+0x40>)
 8000bce:	681b      	ldr	r3, [r3, #0]
 8000bd0:	4a0d      	ldr	r2, [pc, #52]	@ (8000c08 <HAL_Init+0x40>)
 8000bd2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000bd6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000bd8:	4b0b      	ldr	r3, [pc, #44]	@ (8000c08 <HAL_Init+0x40>)
 8000bda:	681b      	ldr	r3, [r3, #0]
 8000bdc:	4a0a      	ldr	r2, [pc, #40]	@ (8000c08 <HAL_Init+0x40>)
 8000bde:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000be2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000be4:	4b08      	ldr	r3, [pc, #32]	@ (8000c08 <HAL_Init+0x40>)
 8000be6:	681b      	ldr	r3, [r3, #0]
 8000be8:	4a07      	ldr	r2, [pc, #28]	@ (8000c08 <HAL_Init+0x40>)
 8000bea:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000bee:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000bf0:	2003      	movs	r0, #3
 8000bf2:	f000 f8d8 	bl	8000da6 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000bf6:	200f      	movs	r0, #15
 8000bf8:	f7ff fe72 	bl	80008e0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000bfc:	f7ff fe48 	bl	8000890 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000c00:	2300      	movs	r3, #0
}
 8000c02:	4618      	mov	r0, r3
 8000c04:	bd80      	pop	{r7, pc}
 8000c06:	bf00      	nop
 8000c08:	40023c00 	.word	0x40023c00

08000c0c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c0c:	b480      	push	{r7}
 8000c0e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000c10:	4b06      	ldr	r3, [pc, #24]	@ (8000c2c <HAL_IncTick+0x20>)
 8000c12:	781b      	ldrb	r3, [r3, #0]
 8000c14:	461a      	mov	r2, r3
 8000c16:	4b06      	ldr	r3, [pc, #24]	@ (8000c30 <HAL_IncTick+0x24>)
 8000c18:	681b      	ldr	r3, [r3, #0]
 8000c1a:	4413      	add	r3, r2
 8000c1c:	4a04      	ldr	r2, [pc, #16]	@ (8000c30 <HAL_IncTick+0x24>)
 8000c1e:	6013      	str	r3, [r2, #0]
}
 8000c20:	bf00      	nop
 8000c22:	46bd      	mov	sp, r7
 8000c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c28:	4770      	bx	lr
 8000c2a:	bf00      	nop
 8000c2c:	20000008 	.word	0x20000008
 8000c30:	200000d4 	.word	0x200000d4

08000c34 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c34:	b480      	push	{r7}
 8000c36:	af00      	add	r7, sp, #0
  return uwTick;
 8000c38:	4b03      	ldr	r3, [pc, #12]	@ (8000c48 <HAL_GetTick+0x14>)
 8000c3a:	681b      	ldr	r3, [r3, #0]
}
 8000c3c:	4618      	mov	r0, r3
 8000c3e:	46bd      	mov	sp, r7
 8000c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop
 8000c48:	200000d4 	.word	0x200000d4

08000c4c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c4c:	b480      	push	{r7}
 8000c4e:	b085      	sub	sp, #20
 8000c50:	af00      	add	r7, sp, #0
 8000c52:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	f003 0307 	and.w	r3, r3, #7
 8000c5a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000c5c:	4b0c      	ldr	r3, [pc, #48]	@ (8000c90 <__NVIC_SetPriorityGrouping+0x44>)
 8000c5e:	68db      	ldr	r3, [r3, #12]
 8000c60:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000c62:	68ba      	ldr	r2, [r7, #8]
 8000c64:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000c68:	4013      	ands	r3, r2
 8000c6a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000c6c:	68fb      	ldr	r3, [r7, #12]
 8000c6e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000c70:	68bb      	ldr	r3, [r7, #8]
 8000c72:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000c74:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000c78:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000c7c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000c7e:	4a04      	ldr	r2, [pc, #16]	@ (8000c90 <__NVIC_SetPriorityGrouping+0x44>)
 8000c80:	68bb      	ldr	r3, [r7, #8]
 8000c82:	60d3      	str	r3, [r2, #12]
}
 8000c84:	bf00      	nop
 8000c86:	3714      	adds	r7, #20
 8000c88:	46bd      	mov	sp, r7
 8000c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c8e:	4770      	bx	lr
 8000c90:	e000ed00 	.word	0xe000ed00

08000c94 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000c94:	b480      	push	{r7}
 8000c96:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000c98:	4b04      	ldr	r3, [pc, #16]	@ (8000cac <__NVIC_GetPriorityGrouping+0x18>)
 8000c9a:	68db      	ldr	r3, [r3, #12]
 8000c9c:	0a1b      	lsrs	r3, r3, #8
 8000c9e:	f003 0307 	and.w	r3, r3, #7
}
 8000ca2:	4618      	mov	r0, r3
 8000ca4:	46bd      	mov	sp, r7
 8000ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000caa:	4770      	bx	lr
 8000cac:	e000ed00 	.word	0xe000ed00

08000cb0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000cb0:	b480      	push	{r7}
 8000cb2:	b083      	sub	sp, #12
 8000cb4:	af00      	add	r7, sp, #0
 8000cb6:	4603      	mov	r3, r0
 8000cb8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000cba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cbe:	2b00      	cmp	r3, #0
 8000cc0:	db0b      	blt.n	8000cda <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000cc2:	79fb      	ldrb	r3, [r7, #7]
 8000cc4:	f003 021f 	and.w	r2, r3, #31
 8000cc8:	4907      	ldr	r1, [pc, #28]	@ (8000ce8 <__NVIC_EnableIRQ+0x38>)
 8000cca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cce:	095b      	lsrs	r3, r3, #5
 8000cd0:	2001      	movs	r0, #1
 8000cd2:	fa00 f202 	lsl.w	r2, r0, r2
 8000cd6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000cda:	bf00      	nop
 8000cdc:	370c      	adds	r7, #12
 8000cde:	46bd      	mov	sp, r7
 8000ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce4:	4770      	bx	lr
 8000ce6:	bf00      	nop
 8000ce8:	e000e100 	.word	0xe000e100

08000cec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000cec:	b480      	push	{r7}
 8000cee:	b083      	sub	sp, #12
 8000cf0:	af00      	add	r7, sp, #0
 8000cf2:	4603      	mov	r3, r0
 8000cf4:	6039      	str	r1, [r7, #0]
 8000cf6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000cf8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cfc:	2b00      	cmp	r3, #0
 8000cfe:	db0a      	blt.n	8000d16 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d00:	683b      	ldr	r3, [r7, #0]
 8000d02:	b2da      	uxtb	r2, r3
 8000d04:	490c      	ldr	r1, [pc, #48]	@ (8000d38 <__NVIC_SetPriority+0x4c>)
 8000d06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d0a:	0112      	lsls	r2, r2, #4
 8000d0c:	b2d2      	uxtb	r2, r2
 8000d0e:	440b      	add	r3, r1
 8000d10:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000d14:	e00a      	b.n	8000d2c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d16:	683b      	ldr	r3, [r7, #0]
 8000d18:	b2da      	uxtb	r2, r3
 8000d1a:	4908      	ldr	r1, [pc, #32]	@ (8000d3c <__NVIC_SetPriority+0x50>)
 8000d1c:	79fb      	ldrb	r3, [r7, #7]
 8000d1e:	f003 030f 	and.w	r3, r3, #15
 8000d22:	3b04      	subs	r3, #4
 8000d24:	0112      	lsls	r2, r2, #4
 8000d26:	b2d2      	uxtb	r2, r2
 8000d28:	440b      	add	r3, r1
 8000d2a:	761a      	strb	r2, [r3, #24]
}
 8000d2c:	bf00      	nop
 8000d2e:	370c      	adds	r7, #12
 8000d30:	46bd      	mov	sp, r7
 8000d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d36:	4770      	bx	lr
 8000d38:	e000e100 	.word	0xe000e100
 8000d3c:	e000ed00 	.word	0xe000ed00

08000d40 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d40:	b480      	push	{r7}
 8000d42:	b089      	sub	sp, #36	@ 0x24
 8000d44:	af00      	add	r7, sp, #0
 8000d46:	60f8      	str	r0, [r7, #12]
 8000d48:	60b9      	str	r1, [r7, #8]
 8000d4a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000d4c:	68fb      	ldr	r3, [r7, #12]
 8000d4e:	f003 0307 	and.w	r3, r3, #7
 8000d52:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d54:	69fb      	ldr	r3, [r7, #28]
 8000d56:	f1c3 0307 	rsb	r3, r3, #7
 8000d5a:	2b04      	cmp	r3, #4
 8000d5c:	bf28      	it	cs
 8000d5e:	2304      	movcs	r3, #4
 8000d60:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d62:	69fb      	ldr	r3, [r7, #28]
 8000d64:	3304      	adds	r3, #4
 8000d66:	2b06      	cmp	r3, #6
 8000d68:	d902      	bls.n	8000d70 <NVIC_EncodePriority+0x30>
 8000d6a:	69fb      	ldr	r3, [r7, #28]
 8000d6c:	3b03      	subs	r3, #3
 8000d6e:	e000      	b.n	8000d72 <NVIC_EncodePriority+0x32>
 8000d70:	2300      	movs	r3, #0
 8000d72:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d74:	f04f 32ff 	mov.w	r2, #4294967295
 8000d78:	69bb      	ldr	r3, [r7, #24]
 8000d7a:	fa02 f303 	lsl.w	r3, r2, r3
 8000d7e:	43da      	mvns	r2, r3
 8000d80:	68bb      	ldr	r3, [r7, #8]
 8000d82:	401a      	ands	r2, r3
 8000d84:	697b      	ldr	r3, [r7, #20]
 8000d86:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000d88:	f04f 31ff 	mov.w	r1, #4294967295
 8000d8c:	697b      	ldr	r3, [r7, #20]
 8000d8e:	fa01 f303 	lsl.w	r3, r1, r3
 8000d92:	43d9      	mvns	r1, r3
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d98:	4313      	orrs	r3, r2
         );
}
 8000d9a:	4618      	mov	r0, r3
 8000d9c:	3724      	adds	r7, #36	@ 0x24
 8000d9e:	46bd      	mov	sp, r7
 8000da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da4:	4770      	bx	lr

08000da6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000da6:	b580      	push	{r7, lr}
 8000da8:	b082      	sub	sp, #8
 8000daa:	af00      	add	r7, sp, #0
 8000dac:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000dae:	6878      	ldr	r0, [r7, #4]
 8000db0:	f7ff ff4c 	bl	8000c4c <__NVIC_SetPriorityGrouping>
}
 8000db4:	bf00      	nop
 8000db6:	3708      	adds	r7, #8
 8000db8:	46bd      	mov	sp, r7
 8000dba:	bd80      	pop	{r7, pc}

08000dbc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	b086      	sub	sp, #24
 8000dc0:	af00      	add	r7, sp, #0
 8000dc2:	4603      	mov	r3, r0
 8000dc4:	60b9      	str	r1, [r7, #8]
 8000dc6:	607a      	str	r2, [r7, #4]
 8000dc8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000dca:	2300      	movs	r3, #0
 8000dcc:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000dce:	f7ff ff61 	bl	8000c94 <__NVIC_GetPriorityGrouping>
 8000dd2:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000dd4:	687a      	ldr	r2, [r7, #4]
 8000dd6:	68b9      	ldr	r1, [r7, #8]
 8000dd8:	6978      	ldr	r0, [r7, #20]
 8000dda:	f7ff ffb1 	bl	8000d40 <NVIC_EncodePriority>
 8000dde:	4602      	mov	r2, r0
 8000de0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000de4:	4611      	mov	r1, r2
 8000de6:	4618      	mov	r0, r3
 8000de8:	f7ff ff80 	bl	8000cec <__NVIC_SetPriority>
}
 8000dec:	bf00      	nop
 8000dee:	3718      	adds	r7, #24
 8000df0:	46bd      	mov	sp, r7
 8000df2:	bd80      	pop	{r7, pc}

08000df4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000df4:	b580      	push	{r7, lr}
 8000df6:	b082      	sub	sp, #8
 8000df8:	af00      	add	r7, sp, #0
 8000dfa:	4603      	mov	r3, r0
 8000dfc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000dfe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e02:	4618      	mov	r0, r3
 8000e04:	f7ff ff54 	bl	8000cb0 <__NVIC_EnableIRQ>
}
 8000e08:	bf00      	nop
 8000e0a:	3708      	adds	r7, #8
 8000e0c:	46bd      	mov	sp, r7
 8000e0e:	bd80      	pop	{r7, pc}

08000e10 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000e10:	b480      	push	{r7}
 8000e12:	b089      	sub	sp, #36	@ 0x24
 8000e14:	af00      	add	r7, sp, #0
 8000e16:	6078      	str	r0, [r7, #4]
 8000e18:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000e1e:	2300      	movs	r3, #0
 8000e20:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000e22:	2300      	movs	r3, #0
 8000e24:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000e26:	2300      	movs	r3, #0
 8000e28:	61fb      	str	r3, [r7, #28]
 8000e2a:	e165      	b.n	80010f8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000e2c:	2201      	movs	r2, #1
 8000e2e:	69fb      	ldr	r3, [r7, #28]
 8000e30:	fa02 f303 	lsl.w	r3, r2, r3
 8000e34:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000e36:	683b      	ldr	r3, [r7, #0]
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	697a      	ldr	r2, [r7, #20]
 8000e3c:	4013      	ands	r3, r2
 8000e3e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000e40:	693a      	ldr	r2, [r7, #16]
 8000e42:	697b      	ldr	r3, [r7, #20]
 8000e44:	429a      	cmp	r2, r3
 8000e46:	f040 8154 	bne.w	80010f2 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000e4a:	683b      	ldr	r3, [r7, #0]
 8000e4c:	685b      	ldr	r3, [r3, #4]
 8000e4e:	f003 0303 	and.w	r3, r3, #3
 8000e52:	2b01      	cmp	r3, #1
 8000e54:	d005      	beq.n	8000e62 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000e56:	683b      	ldr	r3, [r7, #0]
 8000e58:	685b      	ldr	r3, [r3, #4]
 8000e5a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000e5e:	2b02      	cmp	r3, #2
 8000e60:	d130      	bne.n	8000ec4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	689b      	ldr	r3, [r3, #8]
 8000e66:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000e68:	69fb      	ldr	r3, [r7, #28]
 8000e6a:	005b      	lsls	r3, r3, #1
 8000e6c:	2203      	movs	r2, #3
 8000e6e:	fa02 f303 	lsl.w	r3, r2, r3
 8000e72:	43db      	mvns	r3, r3
 8000e74:	69ba      	ldr	r2, [r7, #24]
 8000e76:	4013      	ands	r3, r2
 8000e78:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000e7a:	683b      	ldr	r3, [r7, #0]
 8000e7c:	68da      	ldr	r2, [r3, #12]
 8000e7e:	69fb      	ldr	r3, [r7, #28]
 8000e80:	005b      	lsls	r3, r3, #1
 8000e82:	fa02 f303 	lsl.w	r3, r2, r3
 8000e86:	69ba      	ldr	r2, [r7, #24]
 8000e88:	4313      	orrs	r3, r2
 8000e8a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	69ba      	ldr	r2, [r7, #24]
 8000e90:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	685b      	ldr	r3, [r3, #4]
 8000e96:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000e98:	2201      	movs	r2, #1
 8000e9a:	69fb      	ldr	r3, [r7, #28]
 8000e9c:	fa02 f303 	lsl.w	r3, r2, r3
 8000ea0:	43db      	mvns	r3, r3
 8000ea2:	69ba      	ldr	r2, [r7, #24]
 8000ea4:	4013      	ands	r3, r2
 8000ea6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000ea8:	683b      	ldr	r3, [r7, #0]
 8000eaa:	685b      	ldr	r3, [r3, #4]
 8000eac:	091b      	lsrs	r3, r3, #4
 8000eae:	f003 0201 	and.w	r2, r3, #1
 8000eb2:	69fb      	ldr	r3, [r7, #28]
 8000eb4:	fa02 f303 	lsl.w	r3, r2, r3
 8000eb8:	69ba      	ldr	r2, [r7, #24]
 8000eba:	4313      	orrs	r3, r2
 8000ebc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	69ba      	ldr	r2, [r7, #24]
 8000ec2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000ec4:	683b      	ldr	r3, [r7, #0]
 8000ec6:	685b      	ldr	r3, [r3, #4]
 8000ec8:	f003 0303 	and.w	r3, r3, #3
 8000ecc:	2b03      	cmp	r3, #3
 8000ece:	d017      	beq.n	8000f00 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	68db      	ldr	r3, [r3, #12]
 8000ed4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000ed6:	69fb      	ldr	r3, [r7, #28]
 8000ed8:	005b      	lsls	r3, r3, #1
 8000eda:	2203      	movs	r2, #3
 8000edc:	fa02 f303 	lsl.w	r3, r2, r3
 8000ee0:	43db      	mvns	r3, r3
 8000ee2:	69ba      	ldr	r2, [r7, #24]
 8000ee4:	4013      	ands	r3, r2
 8000ee6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000ee8:	683b      	ldr	r3, [r7, #0]
 8000eea:	689a      	ldr	r2, [r3, #8]
 8000eec:	69fb      	ldr	r3, [r7, #28]
 8000eee:	005b      	lsls	r3, r3, #1
 8000ef0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ef4:	69ba      	ldr	r2, [r7, #24]
 8000ef6:	4313      	orrs	r3, r2
 8000ef8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	69ba      	ldr	r2, [r7, #24]
 8000efe:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f00:	683b      	ldr	r3, [r7, #0]
 8000f02:	685b      	ldr	r3, [r3, #4]
 8000f04:	f003 0303 	and.w	r3, r3, #3
 8000f08:	2b02      	cmp	r3, #2
 8000f0a:	d123      	bne.n	8000f54 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000f0c:	69fb      	ldr	r3, [r7, #28]
 8000f0e:	08da      	lsrs	r2, r3, #3
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	3208      	adds	r2, #8
 8000f14:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000f18:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000f1a:	69fb      	ldr	r3, [r7, #28]
 8000f1c:	f003 0307 	and.w	r3, r3, #7
 8000f20:	009b      	lsls	r3, r3, #2
 8000f22:	220f      	movs	r2, #15
 8000f24:	fa02 f303 	lsl.w	r3, r2, r3
 8000f28:	43db      	mvns	r3, r3
 8000f2a:	69ba      	ldr	r2, [r7, #24]
 8000f2c:	4013      	ands	r3, r2
 8000f2e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000f30:	683b      	ldr	r3, [r7, #0]
 8000f32:	691a      	ldr	r2, [r3, #16]
 8000f34:	69fb      	ldr	r3, [r7, #28]
 8000f36:	f003 0307 	and.w	r3, r3, #7
 8000f3a:	009b      	lsls	r3, r3, #2
 8000f3c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f40:	69ba      	ldr	r2, [r7, #24]
 8000f42:	4313      	orrs	r3, r2
 8000f44:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000f46:	69fb      	ldr	r3, [r7, #28]
 8000f48:	08da      	lsrs	r2, r3, #3
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	3208      	adds	r2, #8
 8000f4e:	69b9      	ldr	r1, [r7, #24]
 8000f50:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000f5a:	69fb      	ldr	r3, [r7, #28]
 8000f5c:	005b      	lsls	r3, r3, #1
 8000f5e:	2203      	movs	r2, #3
 8000f60:	fa02 f303 	lsl.w	r3, r2, r3
 8000f64:	43db      	mvns	r3, r3
 8000f66:	69ba      	ldr	r2, [r7, #24]
 8000f68:	4013      	ands	r3, r2
 8000f6a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000f6c:	683b      	ldr	r3, [r7, #0]
 8000f6e:	685b      	ldr	r3, [r3, #4]
 8000f70:	f003 0203 	and.w	r2, r3, #3
 8000f74:	69fb      	ldr	r3, [r7, #28]
 8000f76:	005b      	lsls	r3, r3, #1
 8000f78:	fa02 f303 	lsl.w	r3, r2, r3
 8000f7c:	69ba      	ldr	r2, [r7, #24]
 8000f7e:	4313      	orrs	r3, r2
 8000f80:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	69ba      	ldr	r2, [r7, #24]
 8000f86:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000f88:	683b      	ldr	r3, [r7, #0]
 8000f8a:	685b      	ldr	r3, [r3, #4]
 8000f8c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	f000 80ae 	beq.w	80010f2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f96:	2300      	movs	r3, #0
 8000f98:	60fb      	str	r3, [r7, #12]
 8000f9a:	4b5d      	ldr	r3, [pc, #372]	@ (8001110 <HAL_GPIO_Init+0x300>)
 8000f9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f9e:	4a5c      	ldr	r2, [pc, #368]	@ (8001110 <HAL_GPIO_Init+0x300>)
 8000fa0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000fa4:	6453      	str	r3, [r2, #68]	@ 0x44
 8000fa6:	4b5a      	ldr	r3, [pc, #360]	@ (8001110 <HAL_GPIO_Init+0x300>)
 8000fa8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000faa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000fae:	60fb      	str	r3, [r7, #12]
 8000fb0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000fb2:	4a58      	ldr	r2, [pc, #352]	@ (8001114 <HAL_GPIO_Init+0x304>)
 8000fb4:	69fb      	ldr	r3, [r7, #28]
 8000fb6:	089b      	lsrs	r3, r3, #2
 8000fb8:	3302      	adds	r3, #2
 8000fba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000fbe:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000fc0:	69fb      	ldr	r3, [r7, #28]
 8000fc2:	f003 0303 	and.w	r3, r3, #3
 8000fc6:	009b      	lsls	r3, r3, #2
 8000fc8:	220f      	movs	r2, #15
 8000fca:	fa02 f303 	lsl.w	r3, r2, r3
 8000fce:	43db      	mvns	r3, r3
 8000fd0:	69ba      	ldr	r2, [r7, #24]
 8000fd2:	4013      	ands	r3, r2
 8000fd4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	4a4f      	ldr	r2, [pc, #316]	@ (8001118 <HAL_GPIO_Init+0x308>)
 8000fda:	4293      	cmp	r3, r2
 8000fdc:	d025      	beq.n	800102a <HAL_GPIO_Init+0x21a>
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	4a4e      	ldr	r2, [pc, #312]	@ (800111c <HAL_GPIO_Init+0x30c>)
 8000fe2:	4293      	cmp	r3, r2
 8000fe4:	d01f      	beq.n	8001026 <HAL_GPIO_Init+0x216>
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	4a4d      	ldr	r2, [pc, #308]	@ (8001120 <HAL_GPIO_Init+0x310>)
 8000fea:	4293      	cmp	r3, r2
 8000fec:	d019      	beq.n	8001022 <HAL_GPIO_Init+0x212>
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	4a4c      	ldr	r2, [pc, #304]	@ (8001124 <HAL_GPIO_Init+0x314>)
 8000ff2:	4293      	cmp	r3, r2
 8000ff4:	d013      	beq.n	800101e <HAL_GPIO_Init+0x20e>
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	4a4b      	ldr	r2, [pc, #300]	@ (8001128 <HAL_GPIO_Init+0x318>)
 8000ffa:	4293      	cmp	r3, r2
 8000ffc:	d00d      	beq.n	800101a <HAL_GPIO_Init+0x20a>
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	4a4a      	ldr	r2, [pc, #296]	@ (800112c <HAL_GPIO_Init+0x31c>)
 8001002:	4293      	cmp	r3, r2
 8001004:	d007      	beq.n	8001016 <HAL_GPIO_Init+0x206>
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	4a49      	ldr	r2, [pc, #292]	@ (8001130 <HAL_GPIO_Init+0x320>)
 800100a:	4293      	cmp	r3, r2
 800100c:	d101      	bne.n	8001012 <HAL_GPIO_Init+0x202>
 800100e:	2306      	movs	r3, #6
 8001010:	e00c      	b.n	800102c <HAL_GPIO_Init+0x21c>
 8001012:	2307      	movs	r3, #7
 8001014:	e00a      	b.n	800102c <HAL_GPIO_Init+0x21c>
 8001016:	2305      	movs	r3, #5
 8001018:	e008      	b.n	800102c <HAL_GPIO_Init+0x21c>
 800101a:	2304      	movs	r3, #4
 800101c:	e006      	b.n	800102c <HAL_GPIO_Init+0x21c>
 800101e:	2303      	movs	r3, #3
 8001020:	e004      	b.n	800102c <HAL_GPIO_Init+0x21c>
 8001022:	2302      	movs	r3, #2
 8001024:	e002      	b.n	800102c <HAL_GPIO_Init+0x21c>
 8001026:	2301      	movs	r3, #1
 8001028:	e000      	b.n	800102c <HAL_GPIO_Init+0x21c>
 800102a:	2300      	movs	r3, #0
 800102c:	69fa      	ldr	r2, [r7, #28]
 800102e:	f002 0203 	and.w	r2, r2, #3
 8001032:	0092      	lsls	r2, r2, #2
 8001034:	4093      	lsls	r3, r2
 8001036:	69ba      	ldr	r2, [r7, #24]
 8001038:	4313      	orrs	r3, r2
 800103a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800103c:	4935      	ldr	r1, [pc, #212]	@ (8001114 <HAL_GPIO_Init+0x304>)
 800103e:	69fb      	ldr	r3, [r7, #28]
 8001040:	089b      	lsrs	r3, r3, #2
 8001042:	3302      	adds	r3, #2
 8001044:	69ba      	ldr	r2, [r7, #24]
 8001046:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800104a:	4b3a      	ldr	r3, [pc, #232]	@ (8001134 <HAL_GPIO_Init+0x324>)
 800104c:	689b      	ldr	r3, [r3, #8]
 800104e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001050:	693b      	ldr	r3, [r7, #16]
 8001052:	43db      	mvns	r3, r3
 8001054:	69ba      	ldr	r2, [r7, #24]
 8001056:	4013      	ands	r3, r2
 8001058:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800105a:	683b      	ldr	r3, [r7, #0]
 800105c:	685b      	ldr	r3, [r3, #4]
 800105e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001062:	2b00      	cmp	r3, #0
 8001064:	d003      	beq.n	800106e <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8001066:	69ba      	ldr	r2, [r7, #24]
 8001068:	693b      	ldr	r3, [r7, #16]
 800106a:	4313      	orrs	r3, r2
 800106c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800106e:	4a31      	ldr	r2, [pc, #196]	@ (8001134 <HAL_GPIO_Init+0x324>)
 8001070:	69bb      	ldr	r3, [r7, #24]
 8001072:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001074:	4b2f      	ldr	r3, [pc, #188]	@ (8001134 <HAL_GPIO_Init+0x324>)
 8001076:	68db      	ldr	r3, [r3, #12]
 8001078:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800107a:	693b      	ldr	r3, [r7, #16]
 800107c:	43db      	mvns	r3, r3
 800107e:	69ba      	ldr	r2, [r7, #24]
 8001080:	4013      	ands	r3, r2
 8001082:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001084:	683b      	ldr	r3, [r7, #0]
 8001086:	685b      	ldr	r3, [r3, #4]
 8001088:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800108c:	2b00      	cmp	r3, #0
 800108e:	d003      	beq.n	8001098 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001090:	69ba      	ldr	r2, [r7, #24]
 8001092:	693b      	ldr	r3, [r7, #16]
 8001094:	4313      	orrs	r3, r2
 8001096:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001098:	4a26      	ldr	r2, [pc, #152]	@ (8001134 <HAL_GPIO_Init+0x324>)
 800109a:	69bb      	ldr	r3, [r7, #24]
 800109c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800109e:	4b25      	ldr	r3, [pc, #148]	@ (8001134 <HAL_GPIO_Init+0x324>)
 80010a0:	685b      	ldr	r3, [r3, #4]
 80010a2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80010a4:	693b      	ldr	r3, [r7, #16]
 80010a6:	43db      	mvns	r3, r3
 80010a8:	69ba      	ldr	r2, [r7, #24]
 80010aa:	4013      	ands	r3, r2
 80010ac:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80010ae:	683b      	ldr	r3, [r7, #0]
 80010b0:	685b      	ldr	r3, [r3, #4]
 80010b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d003      	beq.n	80010c2 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80010ba:	69ba      	ldr	r2, [r7, #24]
 80010bc:	693b      	ldr	r3, [r7, #16]
 80010be:	4313      	orrs	r3, r2
 80010c0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80010c2:	4a1c      	ldr	r2, [pc, #112]	@ (8001134 <HAL_GPIO_Init+0x324>)
 80010c4:	69bb      	ldr	r3, [r7, #24]
 80010c6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80010c8:	4b1a      	ldr	r3, [pc, #104]	@ (8001134 <HAL_GPIO_Init+0x324>)
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80010ce:	693b      	ldr	r3, [r7, #16]
 80010d0:	43db      	mvns	r3, r3
 80010d2:	69ba      	ldr	r2, [r7, #24]
 80010d4:	4013      	ands	r3, r2
 80010d6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80010d8:	683b      	ldr	r3, [r7, #0]
 80010da:	685b      	ldr	r3, [r3, #4]
 80010dc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d003      	beq.n	80010ec <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80010e4:	69ba      	ldr	r2, [r7, #24]
 80010e6:	693b      	ldr	r3, [r7, #16]
 80010e8:	4313      	orrs	r3, r2
 80010ea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80010ec:	4a11      	ldr	r2, [pc, #68]	@ (8001134 <HAL_GPIO_Init+0x324>)
 80010ee:	69bb      	ldr	r3, [r7, #24]
 80010f0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80010f2:	69fb      	ldr	r3, [r7, #28]
 80010f4:	3301      	adds	r3, #1
 80010f6:	61fb      	str	r3, [r7, #28]
 80010f8:	69fb      	ldr	r3, [r7, #28]
 80010fa:	2b0f      	cmp	r3, #15
 80010fc:	f67f ae96 	bls.w	8000e2c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001100:	bf00      	nop
 8001102:	bf00      	nop
 8001104:	3724      	adds	r7, #36	@ 0x24
 8001106:	46bd      	mov	sp, r7
 8001108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800110c:	4770      	bx	lr
 800110e:	bf00      	nop
 8001110:	40023800 	.word	0x40023800
 8001114:	40013800 	.word	0x40013800
 8001118:	40020000 	.word	0x40020000
 800111c:	40020400 	.word	0x40020400
 8001120:	40020800 	.word	0x40020800
 8001124:	40020c00 	.word	0x40020c00
 8001128:	40021000 	.word	0x40021000
 800112c:	40021400 	.word	0x40021400
 8001130:	40021800 	.word	0x40021800
 8001134:	40013c00 	.word	0x40013c00

08001138 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001138:	b480      	push	{r7}
 800113a:	b083      	sub	sp, #12
 800113c:	af00      	add	r7, sp, #0
 800113e:	6078      	str	r0, [r7, #4]
 8001140:	460b      	mov	r3, r1
 8001142:	807b      	strh	r3, [r7, #2]
 8001144:	4613      	mov	r3, r2
 8001146:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001148:	787b      	ldrb	r3, [r7, #1]
 800114a:	2b00      	cmp	r3, #0
 800114c:	d003      	beq.n	8001156 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800114e:	887a      	ldrh	r2, [r7, #2]
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001154:	e003      	b.n	800115e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001156:	887b      	ldrh	r3, [r7, #2]
 8001158:	041a      	lsls	r2, r3, #16
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	619a      	str	r2, [r3, #24]
}
 800115e:	bf00      	nop
 8001160:	370c      	adds	r7, #12
 8001162:	46bd      	mov	sp, r7
 8001164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001168:	4770      	bx	lr
	...

0800116c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800116c:	b580      	push	{r7, lr}
 800116e:	b084      	sub	sp, #16
 8001170:	af00      	add	r7, sp, #0
 8001172:	6078      	str	r0, [r7, #4]
 8001174:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	2b00      	cmp	r3, #0
 800117a:	d101      	bne.n	8001180 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800117c:	2301      	movs	r3, #1
 800117e:	e0cc      	b.n	800131a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001180:	4b68      	ldr	r3, [pc, #416]	@ (8001324 <HAL_RCC_ClockConfig+0x1b8>)
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	f003 0307 	and.w	r3, r3, #7
 8001188:	683a      	ldr	r2, [r7, #0]
 800118a:	429a      	cmp	r2, r3
 800118c:	d90c      	bls.n	80011a8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800118e:	4b65      	ldr	r3, [pc, #404]	@ (8001324 <HAL_RCC_ClockConfig+0x1b8>)
 8001190:	683a      	ldr	r2, [r7, #0]
 8001192:	b2d2      	uxtb	r2, r2
 8001194:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001196:	4b63      	ldr	r3, [pc, #396]	@ (8001324 <HAL_RCC_ClockConfig+0x1b8>)
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	f003 0307 	and.w	r3, r3, #7
 800119e:	683a      	ldr	r2, [r7, #0]
 80011a0:	429a      	cmp	r2, r3
 80011a2:	d001      	beq.n	80011a8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80011a4:	2301      	movs	r3, #1
 80011a6:	e0b8      	b.n	800131a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	f003 0302 	and.w	r3, r3, #2
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d020      	beq.n	80011f6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	f003 0304 	and.w	r3, r3, #4
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d005      	beq.n	80011cc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80011c0:	4b59      	ldr	r3, [pc, #356]	@ (8001328 <HAL_RCC_ClockConfig+0x1bc>)
 80011c2:	689b      	ldr	r3, [r3, #8]
 80011c4:	4a58      	ldr	r2, [pc, #352]	@ (8001328 <HAL_RCC_ClockConfig+0x1bc>)
 80011c6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80011ca:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	f003 0308 	and.w	r3, r3, #8
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	d005      	beq.n	80011e4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80011d8:	4b53      	ldr	r3, [pc, #332]	@ (8001328 <HAL_RCC_ClockConfig+0x1bc>)
 80011da:	689b      	ldr	r3, [r3, #8]
 80011dc:	4a52      	ldr	r2, [pc, #328]	@ (8001328 <HAL_RCC_ClockConfig+0x1bc>)
 80011de:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80011e2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80011e4:	4b50      	ldr	r3, [pc, #320]	@ (8001328 <HAL_RCC_ClockConfig+0x1bc>)
 80011e6:	689b      	ldr	r3, [r3, #8]
 80011e8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	689b      	ldr	r3, [r3, #8]
 80011f0:	494d      	ldr	r1, [pc, #308]	@ (8001328 <HAL_RCC_ClockConfig+0x1bc>)
 80011f2:	4313      	orrs	r3, r2
 80011f4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	f003 0301 	and.w	r3, r3, #1
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d044      	beq.n	800128c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	685b      	ldr	r3, [r3, #4]
 8001206:	2b01      	cmp	r3, #1
 8001208:	d107      	bne.n	800121a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800120a:	4b47      	ldr	r3, [pc, #284]	@ (8001328 <HAL_RCC_ClockConfig+0x1bc>)
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001212:	2b00      	cmp	r3, #0
 8001214:	d119      	bne.n	800124a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001216:	2301      	movs	r3, #1
 8001218:	e07f      	b.n	800131a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	685b      	ldr	r3, [r3, #4]
 800121e:	2b02      	cmp	r3, #2
 8001220:	d003      	beq.n	800122a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001226:	2b03      	cmp	r3, #3
 8001228:	d107      	bne.n	800123a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800122a:	4b3f      	ldr	r3, [pc, #252]	@ (8001328 <HAL_RCC_ClockConfig+0x1bc>)
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001232:	2b00      	cmp	r3, #0
 8001234:	d109      	bne.n	800124a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001236:	2301      	movs	r3, #1
 8001238:	e06f      	b.n	800131a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800123a:	4b3b      	ldr	r3, [pc, #236]	@ (8001328 <HAL_RCC_ClockConfig+0x1bc>)
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	f003 0302 	and.w	r3, r3, #2
 8001242:	2b00      	cmp	r3, #0
 8001244:	d101      	bne.n	800124a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001246:	2301      	movs	r3, #1
 8001248:	e067      	b.n	800131a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800124a:	4b37      	ldr	r3, [pc, #220]	@ (8001328 <HAL_RCC_ClockConfig+0x1bc>)
 800124c:	689b      	ldr	r3, [r3, #8]
 800124e:	f023 0203 	bic.w	r2, r3, #3
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	685b      	ldr	r3, [r3, #4]
 8001256:	4934      	ldr	r1, [pc, #208]	@ (8001328 <HAL_RCC_ClockConfig+0x1bc>)
 8001258:	4313      	orrs	r3, r2
 800125a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800125c:	f7ff fcea 	bl	8000c34 <HAL_GetTick>
 8001260:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001262:	e00a      	b.n	800127a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001264:	f7ff fce6 	bl	8000c34 <HAL_GetTick>
 8001268:	4602      	mov	r2, r0
 800126a:	68fb      	ldr	r3, [r7, #12]
 800126c:	1ad3      	subs	r3, r2, r3
 800126e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001272:	4293      	cmp	r3, r2
 8001274:	d901      	bls.n	800127a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001276:	2303      	movs	r3, #3
 8001278:	e04f      	b.n	800131a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800127a:	4b2b      	ldr	r3, [pc, #172]	@ (8001328 <HAL_RCC_ClockConfig+0x1bc>)
 800127c:	689b      	ldr	r3, [r3, #8]
 800127e:	f003 020c 	and.w	r2, r3, #12
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	685b      	ldr	r3, [r3, #4]
 8001286:	009b      	lsls	r3, r3, #2
 8001288:	429a      	cmp	r2, r3
 800128a:	d1eb      	bne.n	8001264 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800128c:	4b25      	ldr	r3, [pc, #148]	@ (8001324 <HAL_RCC_ClockConfig+0x1b8>)
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	f003 0307 	and.w	r3, r3, #7
 8001294:	683a      	ldr	r2, [r7, #0]
 8001296:	429a      	cmp	r2, r3
 8001298:	d20c      	bcs.n	80012b4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800129a:	4b22      	ldr	r3, [pc, #136]	@ (8001324 <HAL_RCC_ClockConfig+0x1b8>)
 800129c:	683a      	ldr	r2, [r7, #0]
 800129e:	b2d2      	uxtb	r2, r2
 80012a0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80012a2:	4b20      	ldr	r3, [pc, #128]	@ (8001324 <HAL_RCC_ClockConfig+0x1b8>)
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	f003 0307 	and.w	r3, r3, #7
 80012aa:	683a      	ldr	r2, [r7, #0]
 80012ac:	429a      	cmp	r2, r3
 80012ae:	d001      	beq.n	80012b4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80012b0:	2301      	movs	r3, #1
 80012b2:	e032      	b.n	800131a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	f003 0304 	and.w	r3, r3, #4
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d008      	beq.n	80012d2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80012c0:	4b19      	ldr	r3, [pc, #100]	@ (8001328 <HAL_RCC_ClockConfig+0x1bc>)
 80012c2:	689b      	ldr	r3, [r3, #8]
 80012c4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	68db      	ldr	r3, [r3, #12]
 80012cc:	4916      	ldr	r1, [pc, #88]	@ (8001328 <HAL_RCC_ClockConfig+0x1bc>)
 80012ce:	4313      	orrs	r3, r2
 80012d0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	f003 0308 	and.w	r3, r3, #8
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d009      	beq.n	80012f2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80012de:	4b12      	ldr	r3, [pc, #72]	@ (8001328 <HAL_RCC_ClockConfig+0x1bc>)
 80012e0:	689b      	ldr	r3, [r3, #8]
 80012e2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	691b      	ldr	r3, [r3, #16]
 80012ea:	00db      	lsls	r3, r3, #3
 80012ec:	490e      	ldr	r1, [pc, #56]	@ (8001328 <HAL_RCC_ClockConfig+0x1bc>)
 80012ee:	4313      	orrs	r3, r2
 80012f0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80012f2:	f000 f821 	bl	8001338 <HAL_RCC_GetSysClockFreq>
 80012f6:	4602      	mov	r2, r0
 80012f8:	4b0b      	ldr	r3, [pc, #44]	@ (8001328 <HAL_RCC_ClockConfig+0x1bc>)
 80012fa:	689b      	ldr	r3, [r3, #8]
 80012fc:	091b      	lsrs	r3, r3, #4
 80012fe:	f003 030f 	and.w	r3, r3, #15
 8001302:	490a      	ldr	r1, [pc, #40]	@ (800132c <HAL_RCC_ClockConfig+0x1c0>)
 8001304:	5ccb      	ldrb	r3, [r1, r3]
 8001306:	fa22 f303 	lsr.w	r3, r2, r3
 800130a:	4a09      	ldr	r2, [pc, #36]	@ (8001330 <HAL_RCC_ClockConfig+0x1c4>)
 800130c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800130e:	4b09      	ldr	r3, [pc, #36]	@ (8001334 <HAL_RCC_ClockConfig+0x1c8>)
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	4618      	mov	r0, r3
 8001314:	f7ff fae4 	bl	80008e0 <HAL_InitTick>

  return HAL_OK;
 8001318:	2300      	movs	r3, #0
}
 800131a:	4618      	mov	r0, r3
 800131c:	3710      	adds	r7, #16
 800131e:	46bd      	mov	sp, r7
 8001320:	bd80      	pop	{r7, pc}
 8001322:	bf00      	nop
 8001324:	40023c00 	.word	0x40023c00
 8001328:	40023800 	.word	0x40023800
 800132c:	08004c40 	.word	0x08004c40
 8001330:	20000000 	.word	0x20000000
 8001334:	20000004 	.word	0x20000004

08001338 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001338:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800133c:	b094      	sub	sp, #80	@ 0x50
 800133e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001340:	2300      	movs	r3, #0
 8001342:	647b      	str	r3, [r7, #68]	@ 0x44
 8001344:	2300      	movs	r3, #0
 8001346:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001348:	2300      	movs	r3, #0
 800134a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 800134c:	2300      	movs	r3, #0
 800134e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001350:	4b79      	ldr	r3, [pc, #484]	@ (8001538 <HAL_RCC_GetSysClockFreq+0x200>)
 8001352:	689b      	ldr	r3, [r3, #8]
 8001354:	f003 030c 	and.w	r3, r3, #12
 8001358:	2b08      	cmp	r3, #8
 800135a:	d00d      	beq.n	8001378 <HAL_RCC_GetSysClockFreq+0x40>
 800135c:	2b08      	cmp	r3, #8
 800135e:	f200 80e1 	bhi.w	8001524 <HAL_RCC_GetSysClockFreq+0x1ec>
 8001362:	2b00      	cmp	r3, #0
 8001364:	d002      	beq.n	800136c <HAL_RCC_GetSysClockFreq+0x34>
 8001366:	2b04      	cmp	r3, #4
 8001368:	d003      	beq.n	8001372 <HAL_RCC_GetSysClockFreq+0x3a>
 800136a:	e0db      	b.n	8001524 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800136c:	4b73      	ldr	r3, [pc, #460]	@ (800153c <HAL_RCC_GetSysClockFreq+0x204>)
 800136e:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 8001370:	e0db      	b.n	800152a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001372:	4b73      	ldr	r3, [pc, #460]	@ (8001540 <HAL_RCC_GetSysClockFreq+0x208>)
 8001374:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001376:	e0d8      	b.n	800152a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001378:	4b6f      	ldr	r3, [pc, #444]	@ (8001538 <HAL_RCC_GetSysClockFreq+0x200>)
 800137a:	685b      	ldr	r3, [r3, #4]
 800137c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001380:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001382:	4b6d      	ldr	r3, [pc, #436]	@ (8001538 <HAL_RCC_GetSysClockFreq+0x200>)
 8001384:	685b      	ldr	r3, [r3, #4]
 8001386:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800138a:	2b00      	cmp	r3, #0
 800138c:	d063      	beq.n	8001456 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800138e:	4b6a      	ldr	r3, [pc, #424]	@ (8001538 <HAL_RCC_GetSysClockFreq+0x200>)
 8001390:	685b      	ldr	r3, [r3, #4]
 8001392:	099b      	lsrs	r3, r3, #6
 8001394:	2200      	movs	r2, #0
 8001396:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001398:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800139a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800139c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80013a0:	633b      	str	r3, [r7, #48]	@ 0x30
 80013a2:	2300      	movs	r3, #0
 80013a4:	637b      	str	r3, [r7, #52]	@ 0x34
 80013a6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80013aa:	4622      	mov	r2, r4
 80013ac:	462b      	mov	r3, r5
 80013ae:	f04f 0000 	mov.w	r0, #0
 80013b2:	f04f 0100 	mov.w	r1, #0
 80013b6:	0159      	lsls	r1, r3, #5
 80013b8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80013bc:	0150      	lsls	r0, r2, #5
 80013be:	4602      	mov	r2, r0
 80013c0:	460b      	mov	r3, r1
 80013c2:	4621      	mov	r1, r4
 80013c4:	1a51      	subs	r1, r2, r1
 80013c6:	6139      	str	r1, [r7, #16]
 80013c8:	4629      	mov	r1, r5
 80013ca:	eb63 0301 	sbc.w	r3, r3, r1
 80013ce:	617b      	str	r3, [r7, #20]
 80013d0:	f04f 0200 	mov.w	r2, #0
 80013d4:	f04f 0300 	mov.w	r3, #0
 80013d8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80013dc:	4659      	mov	r1, fp
 80013de:	018b      	lsls	r3, r1, #6
 80013e0:	4651      	mov	r1, sl
 80013e2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80013e6:	4651      	mov	r1, sl
 80013e8:	018a      	lsls	r2, r1, #6
 80013ea:	4651      	mov	r1, sl
 80013ec:	ebb2 0801 	subs.w	r8, r2, r1
 80013f0:	4659      	mov	r1, fp
 80013f2:	eb63 0901 	sbc.w	r9, r3, r1
 80013f6:	f04f 0200 	mov.w	r2, #0
 80013fa:	f04f 0300 	mov.w	r3, #0
 80013fe:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001402:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001406:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800140a:	4690      	mov	r8, r2
 800140c:	4699      	mov	r9, r3
 800140e:	4623      	mov	r3, r4
 8001410:	eb18 0303 	adds.w	r3, r8, r3
 8001414:	60bb      	str	r3, [r7, #8]
 8001416:	462b      	mov	r3, r5
 8001418:	eb49 0303 	adc.w	r3, r9, r3
 800141c:	60fb      	str	r3, [r7, #12]
 800141e:	f04f 0200 	mov.w	r2, #0
 8001422:	f04f 0300 	mov.w	r3, #0
 8001426:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800142a:	4629      	mov	r1, r5
 800142c:	024b      	lsls	r3, r1, #9
 800142e:	4621      	mov	r1, r4
 8001430:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001434:	4621      	mov	r1, r4
 8001436:	024a      	lsls	r2, r1, #9
 8001438:	4610      	mov	r0, r2
 800143a:	4619      	mov	r1, r3
 800143c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800143e:	2200      	movs	r2, #0
 8001440:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001442:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001444:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8001448:	f7fe feea 	bl	8000220 <__aeabi_uldivmod>
 800144c:	4602      	mov	r2, r0
 800144e:	460b      	mov	r3, r1
 8001450:	4613      	mov	r3, r2
 8001452:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001454:	e058      	b.n	8001508 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001456:	4b38      	ldr	r3, [pc, #224]	@ (8001538 <HAL_RCC_GetSysClockFreq+0x200>)
 8001458:	685b      	ldr	r3, [r3, #4]
 800145a:	099b      	lsrs	r3, r3, #6
 800145c:	2200      	movs	r2, #0
 800145e:	4618      	mov	r0, r3
 8001460:	4611      	mov	r1, r2
 8001462:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001466:	623b      	str	r3, [r7, #32]
 8001468:	2300      	movs	r3, #0
 800146a:	627b      	str	r3, [r7, #36]	@ 0x24
 800146c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001470:	4642      	mov	r2, r8
 8001472:	464b      	mov	r3, r9
 8001474:	f04f 0000 	mov.w	r0, #0
 8001478:	f04f 0100 	mov.w	r1, #0
 800147c:	0159      	lsls	r1, r3, #5
 800147e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001482:	0150      	lsls	r0, r2, #5
 8001484:	4602      	mov	r2, r0
 8001486:	460b      	mov	r3, r1
 8001488:	4641      	mov	r1, r8
 800148a:	ebb2 0a01 	subs.w	sl, r2, r1
 800148e:	4649      	mov	r1, r9
 8001490:	eb63 0b01 	sbc.w	fp, r3, r1
 8001494:	f04f 0200 	mov.w	r2, #0
 8001498:	f04f 0300 	mov.w	r3, #0
 800149c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80014a0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80014a4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80014a8:	ebb2 040a 	subs.w	r4, r2, sl
 80014ac:	eb63 050b 	sbc.w	r5, r3, fp
 80014b0:	f04f 0200 	mov.w	r2, #0
 80014b4:	f04f 0300 	mov.w	r3, #0
 80014b8:	00eb      	lsls	r3, r5, #3
 80014ba:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80014be:	00e2      	lsls	r2, r4, #3
 80014c0:	4614      	mov	r4, r2
 80014c2:	461d      	mov	r5, r3
 80014c4:	4643      	mov	r3, r8
 80014c6:	18e3      	adds	r3, r4, r3
 80014c8:	603b      	str	r3, [r7, #0]
 80014ca:	464b      	mov	r3, r9
 80014cc:	eb45 0303 	adc.w	r3, r5, r3
 80014d0:	607b      	str	r3, [r7, #4]
 80014d2:	f04f 0200 	mov.w	r2, #0
 80014d6:	f04f 0300 	mov.w	r3, #0
 80014da:	e9d7 4500 	ldrd	r4, r5, [r7]
 80014de:	4629      	mov	r1, r5
 80014e0:	028b      	lsls	r3, r1, #10
 80014e2:	4621      	mov	r1, r4
 80014e4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80014e8:	4621      	mov	r1, r4
 80014ea:	028a      	lsls	r2, r1, #10
 80014ec:	4610      	mov	r0, r2
 80014ee:	4619      	mov	r1, r3
 80014f0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80014f2:	2200      	movs	r2, #0
 80014f4:	61bb      	str	r3, [r7, #24]
 80014f6:	61fa      	str	r2, [r7, #28]
 80014f8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80014fc:	f7fe fe90 	bl	8000220 <__aeabi_uldivmod>
 8001500:	4602      	mov	r2, r0
 8001502:	460b      	mov	r3, r1
 8001504:	4613      	mov	r3, r2
 8001506:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001508:	4b0b      	ldr	r3, [pc, #44]	@ (8001538 <HAL_RCC_GetSysClockFreq+0x200>)
 800150a:	685b      	ldr	r3, [r3, #4]
 800150c:	0c1b      	lsrs	r3, r3, #16
 800150e:	f003 0303 	and.w	r3, r3, #3
 8001512:	3301      	adds	r3, #1
 8001514:	005b      	lsls	r3, r3, #1
 8001516:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 8001518:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800151a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800151c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001520:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001522:	e002      	b.n	800152a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001524:	4b05      	ldr	r3, [pc, #20]	@ (800153c <HAL_RCC_GetSysClockFreq+0x204>)
 8001526:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001528:	bf00      	nop
    }
  }
  return sysclockfreq;
 800152a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 800152c:	4618      	mov	r0, r3
 800152e:	3750      	adds	r7, #80	@ 0x50
 8001530:	46bd      	mov	sp, r7
 8001532:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001536:	bf00      	nop
 8001538:	40023800 	.word	0x40023800
 800153c:	00f42400 	.word	0x00f42400
 8001540:	007a1200 	.word	0x007a1200

08001544 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001544:	b480      	push	{r7}
 8001546:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001548:	4b03      	ldr	r3, [pc, #12]	@ (8001558 <HAL_RCC_GetHCLKFreq+0x14>)
 800154a:	681b      	ldr	r3, [r3, #0]
}
 800154c:	4618      	mov	r0, r3
 800154e:	46bd      	mov	sp, r7
 8001550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001554:	4770      	bx	lr
 8001556:	bf00      	nop
 8001558:	20000000 	.word	0x20000000

0800155c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800155c:	b580      	push	{r7, lr}
 800155e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001560:	f7ff fff0 	bl	8001544 <HAL_RCC_GetHCLKFreq>
 8001564:	4602      	mov	r2, r0
 8001566:	4b05      	ldr	r3, [pc, #20]	@ (800157c <HAL_RCC_GetPCLK1Freq+0x20>)
 8001568:	689b      	ldr	r3, [r3, #8]
 800156a:	0a9b      	lsrs	r3, r3, #10
 800156c:	f003 0307 	and.w	r3, r3, #7
 8001570:	4903      	ldr	r1, [pc, #12]	@ (8001580 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001572:	5ccb      	ldrb	r3, [r1, r3]
 8001574:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001578:	4618      	mov	r0, r3
 800157a:	bd80      	pop	{r7, pc}
 800157c:	40023800 	.word	0x40023800
 8001580:	08004c50 	.word	0x08004c50

08001584 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001584:	b480      	push	{r7}
 8001586:	b083      	sub	sp, #12
 8001588:	af00      	add	r7, sp, #0
 800158a:	6078      	str	r0, [r7, #4]
 800158c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	220f      	movs	r2, #15
 8001592:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001594:	4b12      	ldr	r3, [pc, #72]	@ (80015e0 <HAL_RCC_GetClockConfig+0x5c>)
 8001596:	689b      	ldr	r3, [r3, #8]
 8001598:	f003 0203 	and.w	r2, r3, #3
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80015a0:	4b0f      	ldr	r3, [pc, #60]	@ (80015e0 <HAL_RCC_GetClockConfig+0x5c>)
 80015a2:	689b      	ldr	r3, [r3, #8]
 80015a4:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80015ac:	4b0c      	ldr	r3, [pc, #48]	@ (80015e0 <HAL_RCC_GetClockConfig+0x5c>)
 80015ae:	689b      	ldr	r3, [r3, #8]
 80015b0:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80015b8:	4b09      	ldr	r3, [pc, #36]	@ (80015e0 <HAL_RCC_GetClockConfig+0x5c>)
 80015ba:	689b      	ldr	r3, [r3, #8]
 80015bc:	08db      	lsrs	r3, r3, #3
 80015be:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80015c6:	4b07      	ldr	r3, [pc, #28]	@ (80015e4 <HAL_RCC_GetClockConfig+0x60>)
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	f003 0207 	and.w	r2, r3, #7
 80015ce:	683b      	ldr	r3, [r7, #0]
 80015d0:	601a      	str	r2, [r3, #0]
}
 80015d2:	bf00      	nop
 80015d4:	370c      	adds	r7, #12
 80015d6:	46bd      	mov	sp, r7
 80015d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015dc:	4770      	bx	lr
 80015de:	bf00      	nop
 80015e0:	40023800 	.word	0x40023800
 80015e4:	40023c00 	.word	0x40023c00

080015e8 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80015e8:	b580      	push	{r7, lr}
 80015ea:	b086      	sub	sp, #24
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d101      	bne.n	80015fa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80015f6:	2301      	movs	r3, #1
 80015f8:	e273      	b.n	8001ae2 <HAL_RCC_OscConfig+0x4fa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	f003 0301 	and.w	r3, r3, #1
 8001602:	2b00      	cmp	r3, #0
 8001604:	d075      	beq.n	80016f2 <HAL_RCC_OscConfig+0x10a>
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8001606:	4b88      	ldr	r3, [pc, #544]	@ (8001828 <HAL_RCC_OscConfig+0x240>)
 8001608:	689b      	ldr	r3, [r3, #8]
 800160a:	f003 030c 	and.w	r3, r3, #12
 800160e:	2b04      	cmp	r3, #4
 8001610:	d00c      	beq.n	800162c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001612:	4b85      	ldr	r3, [pc, #532]	@ (8001828 <HAL_RCC_OscConfig+0x240>)
 8001614:	689b      	ldr	r3, [r3, #8]
 8001616:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800161a:	2b08      	cmp	r3, #8
 800161c:	d112      	bne.n	8001644 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800161e:	4b82      	ldr	r3, [pc, #520]	@ (8001828 <HAL_RCC_OscConfig+0x240>)
 8001620:	685b      	ldr	r3, [r3, #4]
 8001622:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001626:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800162a:	d10b      	bne.n	8001644 <HAL_RCC_OscConfig+0x5c>
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800162c:	4b7e      	ldr	r3, [pc, #504]	@ (8001828 <HAL_RCC_OscConfig+0x240>)
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001634:	2b00      	cmp	r3, #0
 8001636:	d05b      	beq.n	80016f0 <HAL_RCC_OscConfig+0x108>
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	685b      	ldr	r3, [r3, #4]
 800163c:	2b00      	cmp	r3, #0
 800163e:	d157      	bne.n	80016f0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001640:	2301      	movs	r3, #1
 8001642:	e24e      	b.n	8001ae2 <HAL_RCC_OscConfig+0x4fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	685b      	ldr	r3, [r3, #4]
 8001648:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800164c:	d106      	bne.n	800165c <HAL_RCC_OscConfig+0x74>
 800164e:	4b76      	ldr	r3, [pc, #472]	@ (8001828 <HAL_RCC_OscConfig+0x240>)
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	4a75      	ldr	r2, [pc, #468]	@ (8001828 <HAL_RCC_OscConfig+0x240>)
 8001654:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001658:	6013      	str	r3, [r2, #0]
 800165a:	e01d      	b.n	8001698 <HAL_RCC_OscConfig+0xb0>
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	685b      	ldr	r3, [r3, #4]
 8001660:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001664:	d10c      	bne.n	8001680 <HAL_RCC_OscConfig+0x98>
 8001666:	4b70      	ldr	r3, [pc, #448]	@ (8001828 <HAL_RCC_OscConfig+0x240>)
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	4a6f      	ldr	r2, [pc, #444]	@ (8001828 <HAL_RCC_OscConfig+0x240>)
 800166c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001670:	6013      	str	r3, [r2, #0]
 8001672:	4b6d      	ldr	r3, [pc, #436]	@ (8001828 <HAL_RCC_OscConfig+0x240>)
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	4a6c      	ldr	r2, [pc, #432]	@ (8001828 <HAL_RCC_OscConfig+0x240>)
 8001678:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800167c:	6013      	str	r3, [r2, #0]
 800167e:	e00b      	b.n	8001698 <HAL_RCC_OscConfig+0xb0>
 8001680:	4b69      	ldr	r3, [pc, #420]	@ (8001828 <HAL_RCC_OscConfig+0x240>)
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	4a68      	ldr	r2, [pc, #416]	@ (8001828 <HAL_RCC_OscConfig+0x240>)
 8001686:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800168a:	6013      	str	r3, [r2, #0]
 800168c:	4b66      	ldr	r3, [pc, #408]	@ (8001828 <HAL_RCC_OscConfig+0x240>)
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	4a65      	ldr	r2, [pc, #404]	@ (8001828 <HAL_RCC_OscConfig+0x240>)
 8001692:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001696:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	685b      	ldr	r3, [r3, #4]
 800169c:	2b00      	cmp	r3, #0
 800169e:	d013      	beq.n	80016c8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016a0:	f7ff fac8 	bl	8000c34 <HAL_GetTick>
 80016a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80016a6:	e008      	b.n	80016ba <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80016a8:	f7ff fac4 	bl	8000c34 <HAL_GetTick>
 80016ac:	4602      	mov	r2, r0
 80016ae:	693b      	ldr	r3, [r7, #16]
 80016b0:	1ad3      	subs	r3, r2, r3
 80016b2:	2b64      	cmp	r3, #100	@ 0x64
 80016b4:	d901      	bls.n	80016ba <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80016b6:	2303      	movs	r3, #3
 80016b8:	e213      	b.n	8001ae2 <HAL_RCC_OscConfig+0x4fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80016ba:	4b5b      	ldr	r3, [pc, #364]	@ (8001828 <HAL_RCC_OscConfig+0x240>)
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d0f0      	beq.n	80016a8 <HAL_RCC_OscConfig+0xc0>
 80016c6:	e014      	b.n	80016f2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016c8:	f7ff fab4 	bl	8000c34 <HAL_GetTick>
 80016cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80016ce:	e008      	b.n	80016e2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80016d0:	f7ff fab0 	bl	8000c34 <HAL_GetTick>
 80016d4:	4602      	mov	r2, r0
 80016d6:	693b      	ldr	r3, [r7, #16]
 80016d8:	1ad3      	subs	r3, r2, r3
 80016da:	2b64      	cmp	r3, #100	@ 0x64
 80016dc:	d901      	bls.n	80016e2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80016de:	2303      	movs	r3, #3
 80016e0:	e1ff      	b.n	8001ae2 <HAL_RCC_OscConfig+0x4fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80016e2:	4b51      	ldr	r3, [pc, #324]	@ (8001828 <HAL_RCC_OscConfig+0x240>)
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d1f0      	bne.n	80016d0 <HAL_RCC_OscConfig+0xe8>
 80016ee:	e000      	b.n	80016f2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80016f0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	f003 0302 	and.w	r3, r3, #2
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d063      	beq.n	80017c6 <HAL_RCC_OscConfig+0x1de>
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80016fe:	4b4a      	ldr	r3, [pc, #296]	@ (8001828 <HAL_RCC_OscConfig+0x240>)
 8001700:	689b      	ldr	r3, [r3, #8]
 8001702:	f003 030c 	and.w	r3, r3, #12
 8001706:	2b00      	cmp	r3, #0
 8001708:	d00b      	beq.n	8001722 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800170a:	4b47      	ldr	r3, [pc, #284]	@ (8001828 <HAL_RCC_OscConfig+0x240>)
 800170c:	689b      	ldr	r3, [r3, #8]
 800170e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8001712:	2b08      	cmp	r3, #8
 8001714:	d11c      	bne.n	8001750 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001716:	4b44      	ldr	r3, [pc, #272]	@ (8001828 <HAL_RCC_OscConfig+0x240>)
 8001718:	685b      	ldr	r3, [r3, #4]
 800171a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800171e:	2b00      	cmp	r3, #0
 8001720:	d116      	bne.n	8001750 <HAL_RCC_OscConfig+0x168>
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001722:	4b41      	ldr	r3, [pc, #260]	@ (8001828 <HAL_RCC_OscConfig+0x240>)
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	f003 0302 	and.w	r3, r3, #2
 800172a:	2b00      	cmp	r3, #0
 800172c:	d005      	beq.n	800173a <HAL_RCC_OscConfig+0x152>
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	68db      	ldr	r3, [r3, #12]
 8001732:	2b01      	cmp	r3, #1
 8001734:	d001      	beq.n	800173a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001736:	2301      	movs	r3, #1
 8001738:	e1d3      	b.n	8001ae2 <HAL_RCC_OscConfig+0x4fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800173a:	4b3b      	ldr	r3, [pc, #236]	@ (8001828 <HAL_RCC_OscConfig+0x240>)
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	691b      	ldr	r3, [r3, #16]
 8001746:	00db      	lsls	r3, r3, #3
 8001748:	4937      	ldr	r1, [pc, #220]	@ (8001828 <HAL_RCC_OscConfig+0x240>)
 800174a:	4313      	orrs	r3, r2
 800174c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800174e:	e03a      	b.n	80017c6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	68db      	ldr	r3, [r3, #12]
 8001754:	2b00      	cmp	r3, #0
 8001756:	d020      	beq.n	800179a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001758:	4b34      	ldr	r3, [pc, #208]	@ (800182c <HAL_RCC_OscConfig+0x244>)
 800175a:	2201      	movs	r2, #1
 800175c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800175e:	f7ff fa69 	bl	8000c34 <HAL_GetTick>
 8001762:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001764:	e008      	b.n	8001778 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001766:	f7ff fa65 	bl	8000c34 <HAL_GetTick>
 800176a:	4602      	mov	r2, r0
 800176c:	693b      	ldr	r3, [r7, #16]
 800176e:	1ad3      	subs	r3, r2, r3
 8001770:	2b02      	cmp	r3, #2
 8001772:	d901      	bls.n	8001778 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001774:	2303      	movs	r3, #3
 8001776:	e1b4      	b.n	8001ae2 <HAL_RCC_OscConfig+0x4fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001778:	4b2b      	ldr	r3, [pc, #172]	@ (8001828 <HAL_RCC_OscConfig+0x240>)
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	f003 0302 	and.w	r3, r3, #2
 8001780:	2b00      	cmp	r3, #0
 8001782:	d0f0      	beq.n	8001766 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001784:	4b28      	ldr	r3, [pc, #160]	@ (8001828 <HAL_RCC_OscConfig+0x240>)
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	691b      	ldr	r3, [r3, #16]
 8001790:	00db      	lsls	r3, r3, #3
 8001792:	4925      	ldr	r1, [pc, #148]	@ (8001828 <HAL_RCC_OscConfig+0x240>)
 8001794:	4313      	orrs	r3, r2
 8001796:	600b      	str	r3, [r1, #0]
 8001798:	e015      	b.n	80017c6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800179a:	4b24      	ldr	r3, [pc, #144]	@ (800182c <HAL_RCC_OscConfig+0x244>)
 800179c:	2200      	movs	r2, #0
 800179e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017a0:	f7ff fa48 	bl	8000c34 <HAL_GetTick>
 80017a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80017a6:	e008      	b.n	80017ba <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80017a8:	f7ff fa44 	bl	8000c34 <HAL_GetTick>
 80017ac:	4602      	mov	r2, r0
 80017ae:	693b      	ldr	r3, [r7, #16]
 80017b0:	1ad3      	subs	r3, r2, r3
 80017b2:	2b02      	cmp	r3, #2
 80017b4:	d901      	bls.n	80017ba <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80017b6:	2303      	movs	r3, #3
 80017b8:	e193      	b.n	8001ae2 <HAL_RCC_OscConfig+0x4fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80017ba:	4b1b      	ldr	r3, [pc, #108]	@ (8001828 <HAL_RCC_OscConfig+0x240>)
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	f003 0302 	and.w	r3, r3, #2
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d1f0      	bne.n	80017a8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	f003 0308 	and.w	r3, r3, #8
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d036      	beq.n	8001840 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	695b      	ldr	r3, [r3, #20]
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d016      	beq.n	8001808 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80017da:	4b15      	ldr	r3, [pc, #84]	@ (8001830 <HAL_RCC_OscConfig+0x248>)
 80017dc:	2201      	movs	r2, #1
 80017de:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80017e0:	f7ff fa28 	bl	8000c34 <HAL_GetTick>
 80017e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80017e6:	e008      	b.n	80017fa <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80017e8:	f7ff fa24 	bl	8000c34 <HAL_GetTick>
 80017ec:	4602      	mov	r2, r0
 80017ee:	693b      	ldr	r3, [r7, #16]
 80017f0:	1ad3      	subs	r3, r2, r3
 80017f2:	2b02      	cmp	r3, #2
 80017f4:	d901      	bls.n	80017fa <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80017f6:	2303      	movs	r3, #3
 80017f8:	e173      	b.n	8001ae2 <HAL_RCC_OscConfig+0x4fa>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80017fa:	4b0b      	ldr	r3, [pc, #44]	@ (8001828 <HAL_RCC_OscConfig+0x240>)
 80017fc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80017fe:	f003 0302 	and.w	r3, r3, #2
 8001802:	2b00      	cmp	r3, #0
 8001804:	d0f0      	beq.n	80017e8 <HAL_RCC_OscConfig+0x200>
 8001806:	e01b      	b.n	8001840 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001808:	4b09      	ldr	r3, [pc, #36]	@ (8001830 <HAL_RCC_OscConfig+0x248>)
 800180a:	2200      	movs	r2, #0
 800180c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800180e:	f7ff fa11 	bl	8000c34 <HAL_GetTick>
 8001812:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001814:	e00e      	b.n	8001834 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001816:	f7ff fa0d 	bl	8000c34 <HAL_GetTick>
 800181a:	4602      	mov	r2, r0
 800181c:	693b      	ldr	r3, [r7, #16]
 800181e:	1ad3      	subs	r3, r2, r3
 8001820:	2b02      	cmp	r3, #2
 8001822:	d907      	bls.n	8001834 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001824:	2303      	movs	r3, #3
 8001826:	e15c      	b.n	8001ae2 <HAL_RCC_OscConfig+0x4fa>
 8001828:	40023800 	.word	0x40023800
 800182c:	42470000 	.word	0x42470000
 8001830:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001834:	4b8a      	ldr	r3, [pc, #552]	@ (8001a60 <HAL_RCC_OscConfig+0x478>)
 8001836:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001838:	f003 0302 	and.w	r3, r3, #2
 800183c:	2b00      	cmp	r3, #0
 800183e:	d1ea      	bne.n	8001816 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	f003 0304 	and.w	r3, r3, #4
 8001848:	2b00      	cmp	r3, #0
 800184a:	f000 8097 	beq.w	800197c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800184e:	2300      	movs	r3, #0
 8001850:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001852:	4b83      	ldr	r3, [pc, #524]	@ (8001a60 <HAL_RCC_OscConfig+0x478>)
 8001854:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001856:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800185a:	2b00      	cmp	r3, #0
 800185c:	d10f      	bne.n	800187e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800185e:	2300      	movs	r3, #0
 8001860:	60bb      	str	r3, [r7, #8]
 8001862:	4b7f      	ldr	r3, [pc, #508]	@ (8001a60 <HAL_RCC_OscConfig+0x478>)
 8001864:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001866:	4a7e      	ldr	r2, [pc, #504]	@ (8001a60 <HAL_RCC_OscConfig+0x478>)
 8001868:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800186c:	6413      	str	r3, [r2, #64]	@ 0x40
 800186e:	4b7c      	ldr	r3, [pc, #496]	@ (8001a60 <HAL_RCC_OscConfig+0x478>)
 8001870:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001872:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001876:	60bb      	str	r3, [r7, #8]
 8001878:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800187a:	2301      	movs	r3, #1
 800187c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800187e:	4b79      	ldr	r3, [pc, #484]	@ (8001a64 <HAL_RCC_OscConfig+0x47c>)
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001886:	2b00      	cmp	r3, #0
 8001888:	d118      	bne.n	80018bc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800188a:	4b76      	ldr	r3, [pc, #472]	@ (8001a64 <HAL_RCC_OscConfig+0x47c>)
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	4a75      	ldr	r2, [pc, #468]	@ (8001a64 <HAL_RCC_OscConfig+0x47c>)
 8001890:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001894:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001896:	f7ff f9cd 	bl	8000c34 <HAL_GetTick>
 800189a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800189c:	e008      	b.n	80018b0 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800189e:	f7ff f9c9 	bl	8000c34 <HAL_GetTick>
 80018a2:	4602      	mov	r2, r0
 80018a4:	693b      	ldr	r3, [r7, #16]
 80018a6:	1ad3      	subs	r3, r2, r3
 80018a8:	2b02      	cmp	r3, #2
 80018aa:	d901      	bls.n	80018b0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80018ac:	2303      	movs	r3, #3
 80018ae:	e118      	b.n	8001ae2 <HAL_RCC_OscConfig+0x4fa>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80018b0:	4b6c      	ldr	r3, [pc, #432]	@ (8001a64 <HAL_RCC_OscConfig+0x47c>)
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d0f0      	beq.n	800189e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	689b      	ldr	r3, [r3, #8]
 80018c0:	2b01      	cmp	r3, #1
 80018c2:	d106      	bne.n	80018d2 <HAL_RCC_OscConfig+0x2ea>
 80018c4:	4b66      	ldr	r3, [pc, #408]	@ (8001a60 <HAL_RCC_OscConfig+0x478>)
 80018c6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80018c8:	4a65      	ldr	r2, [pc, #404]	@ (8001a60 <HAL_RCC_OscConfig+0x478>)
 80018ca:	f043 0301 	orr.w	r3, r3, #1
 80018ce:	6713      	str	r3, [r2, #112]	@ 0x70
 80018d0:	e01c      	b.n	800190c <HAL_RCC_OscConfig+0x324>
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	689b      	ldr	r3, [r3, #8]
 80018d6:	2b05      	cmp	r3, #5
 80018d8:	d10c      	bne.n	80018f4 <HAL_RCC_OscConfig+0x30c>
 80018da:	4b61      	ldr	r3, [pc, #388]	@ (8001a60 <HAL_RCC_OscConfig+0x478>)
 80018dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80018de:	4a60      	ldr	r2, [pc, #384]	@ (8001a60 <HAL_RCC_OscConfig+0x478>)
 80018e0:	f043 0304 	orr.w	r3, r3, #4
 80018e4:	6713      	str	r3, [r2, #112]	@ 0x70
 80018e6:	4b5e      	ldr	r3, [pc, #376]	@ (8001a60 <HAL_RCC_OscConfig+0x478>)
 80018e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80018ea:	4a5d      	ldr	r2, [pc, #372]	@ (8001a60 <HAL_RCC_OscConfig+0x478>)
 80018ec:	f043 0301 	orr.w	r3, r3, #1
 80018f0:	6713      	str	r3, [r2, #112]	@ 0x70
 80018f2:	e00b      	b.n	800190c <HAL_RCC_OscConfig+0x324>
 80018f4:	4b5a      	ldr	r3, [pc, #360]	@ (8001a60 <HAL_RCC_OscConfig+0x478>)
 80018f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80018f8:	4a59      	ldr	r2, [pc, #356]	@ (8001a60 <HAL_RCC_OscConfig+0x478>)
 80018fa:	f023 0301 	bic.w	r3, r3, #1
 80018fe:	6713      	str	r3, [r2, #112]	@ 0x70
 8001900:	4b57      	ldr	r3, [pc, #348]	@ (8001a60 <HAL_RCC_OscConfig+0x478>)
 8001902:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001904:	4a56      	ldr	r2, [pc, #344]	@ (8001a60 <HAL_RCC_OscConfig+0x478>)
 8001906:	f023 0304 	bic.w	r3, r3, #4
 800190a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	689b      	ldr	r3, [r3, #8]
 8001910:	2b00      	cmp	r3, #0
 8001912:	d015      	beq.n	8001940 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001914:	f7ff f98e 	bl	8000c34 <HAL_GetTick>
 8001918:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800191a:	e00a      	b.n	8001932 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800191c:	f7ff f98a 	bl	8000c34 <HAL_GetTick>
 8001920:	4602      	mov	r2, r0
 8001922:	693b      	ldr	r3, [r7, #16]
 8001924:	1ad3      	subs	r3, r2, r3
 8001926:	f241 3288 	movw	r2, #5000	@ 0x1388
 800192a:	4293      	cmp	r3, r2
 800192c:	d901      	bls.n	8001932 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800192e:	2303      	movs	r3, #3
 8001930:	e0d7      	b.n	8001ae2 <HAL_RCC_OscConfig+0x4fa>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001932:	4b4b      	ldr	r3, [pc, #300]	@ (8001a60 <HAL_RCC_OscConfig+0x478>)
 8001934:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001936:	f003 0302 	and.w	r3, r3, #2
 800193a:	2b00      	cmp	r3, #0
 800193c:	d0ee      	beq.n	800191c <HAL_RCC_OscConfig+0x334>
 800193e:	e014      	b.n	800196a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001940:	f7ff f978 	bl	8000c34 <HAL_GetTick>
 8001944:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001946:	e00a      	b.n	800195e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001948:	f7ff f974 	bl	8000c34 <HAL_GetTick>
 800194c:	4602      	mov	r2, r0
 800194e:	693b      	ldr	r3, [r7, #16]
 8001950:	1ad3      	subs	r3, r2, r3
 8001952:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001956:	4293      	cmp	r3, r2
 8001958:	d901      	bls.n	800195e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800195a:	2303      	movs	r3, #3
 800195c:	e0c1      	b.n	8001ae2 <HAL_RCC_OscConfig+0x4fa>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800195e:	4b40      	ldr	r3, [pc, #256]	@ (8001a60 <HAL_RCC_OscConfig+0x478>)
 8001960:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001962:	f003 0302 	and.w	r3, r3, #2
 8001966:	2b00      	cmp	r3, #0
 8001968:	d1ee      	bne.n	8001948 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800196a:	7dfb      	ldrb	r3, [r7, #23]
 800196c:	2b01      	cmp	r3, #1
 800196e:	d105      	bne.n	800197c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001970:	4b3b      	ldr	r3, [pc, #236]	@ (8001a60 <HAL_RCC_OscConfig+0x478>)
 8001972:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001974:	4a3a      	ldr	r2, [pc, #232]	@ (8001a60 <HAL_RCC_OscConfig+0x478>)
 8001976:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800197a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	699b      	ldr	r3, [r3, #24]
 8001980:	2b00      	cmp	r3, #0
 8001982:	f000 80ad 	beq.w	8001ae0 <HAL_RCC_OscConfig+0x4f8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001986:	4b36      	ldr	r3, [pc, #216]	@ (8001a60 <HAL_RCC_OscConfig+0x478>)
 8001988:	689b      	ldr	r3, [r3, #8]
 800198a:	f003 030c 	and.w	r3, r3, #12
 800198e:	2b08      	cmp	r3, #8
 8001990:	d060      	beq.n	8001a54 <HAL_RCC_OscConfig+0x46c>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	699b      	ldr	r3, [r3, #24]
 8001996:	2b02      	cmp	r3, #2
 8001998:	d145      	bne.n	8001a26 <HAL_RCC_OscConfig+0x43e>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800199a:	4b33      	ldr	r3, [pc, #204]	@ (8001a68 <HAL_RCC_OscConfig+0x480>)
 800199c:	2200      	movs	r2, #0
 800199e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019a0:	f7ff f948 	bl	8000c34 <HAL_GetTick>
 80019a4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80019a6:	e008      	b.n	80019ba <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80019a8:	f7ff f944 	bl	8000c34 <HAL_GetTick>
 80019ac:	4602      	mov	r2, r0
 80019ae:	693b      	ldr	r3, [r7, #16]
 80019b0:	1ad3      	subs	r3, r2, r3
 80019b2:	2b02      	cmp	r3, #2
 80019b4:	d901      	bls.n	80019ba <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80019b6:	2303      	movs	r3, #3
 80019b8:	e093      	b.n	8001ae2 <HAL_RCC_OscConfig+0x4fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80019ba:	4b29      	ldr	r3, [pc, #164]	@ (8001a60 <HAL_RCC_OscConfig+0x478>)
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d1f0      	bne.n	80019a8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	69da      	ldr	r2, [r3, #28]
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	6a1b      	ldr	r3, [r3, #32]
 80019ce:	431a      	orrs	r2, r3
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019d4:	019b      	lsls	r3, r3, #6
 80019d6:	431a      	orrs	r2, r3
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019dc:	085b      	lsrs	r3, r3, #1
 80019de:	3b01      	subs	r3, #1
 80019e0:	041b      	lsls	r3, r3, #16
 80019e2:	431a      	orrs	r2, r3
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80019e8:	061b      	lsls	r3, r3, #24
 80019ea:	431a      	orrs	r2, r3
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019f0:	071b      	lsls	r3, r3, #28
 80019f2:	491b      	ldr	r1, [pc, #108]	@ (8001a60 <HAL_RCC_OscConfig+0x478>)
 80019f4:	4313      	orrs	r3, r2
 80019f6:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80019f8:	4b1b      	ldr	r3, [pc, #108]	@ (8001a68 <HAL_RCC_OscConfig+0x480>)
 80019fa:	2201      	movs	r2, #1
 80019fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019fe:	f7ff f919 	bl	8000c34 <HAL_GetTick>
 8001a02:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a04:	e008      	b.n	8001a18 <HAL_RCC_OscConfig+0x430>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001a06:	f7ff f915 	bl	8000c34 <HAL_GetTick>
 8001a0a:	4602      	mov	r2, r0
 8001a0c:	693b      	ldr	r3, [r7, #16]
 8001a0e:	1ad3      	subs	r3, r2, r3
 8001a10:	2b02      	cmp	r3, #2
 8001a12:	d901      	bls.n	8001a18 <HAL_RCC_OscConfig+0x430>
          {
            return HAL_TIMEOUT;
 8001a14:	2303      	movs	r3, #3
 8001a16:	e064      	b.n	8001ae2 <HAL_RCC_OscConfig+0x4fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a18:	4b11      	ldr	r3, [pc, #68]	@ (8001a60 <HAL_RCC_OscConfig+0x478>)
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d0f0      	beq.n	8001a06 <HAL_RCC_OscConfig+0x41e>
 8001a24:	e05c      	b.n	8001ae0 <HAL_RCC_OscConfig+0x4f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a26:	4b10      	ldr	r3, [pc, #64]	@ (8001a68 <HAL_RCC_OscConfig+0x480>)
 8001a28:	2200      	movs	r2, #0
 8001a2a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a2c:	f7ff f902 	bl	8000c34 <HAL_GetTick>
 8001a30:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001a32:	e008      	b.n	8001a46 <HAL_RCC_OscConfig+0x45e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001a34:	f7ff f8fe 	bl	8000c34 <HAL_GetTick>
 8001a38:	4602      	mov	r2, r0
 8001a3a:	693b      	ldr	r3, [r7, #16]
 8001a3c:	1ad3      	subs	r3, r2, r3
 8001a3e:	2b02      	cmp	r3, #2
 8001a40:	d901      	bls.n	8001a46 <HAL_RCC_OscConfig+0x45e>
          {
            return HAL_TIMEOUT;
 8001a42:	2303      	movs	r3, #3
 8001a44:	e04d      	b.n	8001ae2 <HAL_RCC_OscConfig+0x4fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001a46:	4b06      	ldr	r3, [pc, #24]	@ (8001a60 <HAL_RCC_OscConfig+0x478>)
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d1f0      	bne.n	8001a34 <HAL_RCC_OscConfig+0x44c>
 8001a52:	e045      	b.n	8001ae0 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	699b      	ldr	r3, [r3, #24]
 8001a58:	2b01      	cmp	r3, #1
 8001a5a:	d107      	bne.n	8001a6c <HAL_RCC_OscConfig+0x484>
      {
        return HAL_ERROR;
 8001a5c:	2301      	movs	r3, #1
 8001a5e:	e040      	b.n	8001ae2 <HAL_RCC_OscConfig+0x4fa>
 8001a60:	40023800 	.word	0x40023800
 8001a64:	40007000 	.word	0x40007000
 8001a68:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001a6c:	4b1f      	ldr	r3, [pc, #124]	@ (8001aec <HAL_RCC_OscConfig+0x504>)
 8001a6e:	685b      	ldr	r3, [r3, #4]
 8001a70:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	699b      	ldr	r3, [r3, #24]
 8001a76:	2b01      	cmp	r3, #1
 8001a78:	d030      	beq.n	8001adc <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a7a:	68fb      	ldr	r3, [r7, #12]
 8001a7c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001a84:	429a      	cmp	r2, r3
 8001a86:	d129      	bne.n	8001adc <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001a88:	68fb      	ldr	r3, [r7, #12]
 8001a8a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a92:	429a      	cmp	r2, r3
 8001a94:	d122      	bne.n	8001adc <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001a96:	68fa      	ldr	r2, [r7, #12]
 8001a98:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001a9c:	4013      	ands	r3, r2
 8001a9e:	687a      	ldr	r2, [r7, #4]
 8001aa0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001aa2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001aa4:	4293      	cmp	r3, r2
 8001aa6:	d119      	bne.n	8001adc <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001aa8:	68fb      	ldr	r3, [r7, #12]
 8001aaa:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ab2:	085b      	lsrs	r3, r3, #1
 8001ab4:	3b01      	subs	r3, #1
 8001ab6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001ab8:	429a      	cmp	r2, r3
 8001aba:	d10f      	bne.n	8001adc <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001abc:	68fb      	ldr	r3, [r7, #12]
 8001abe:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ac6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001ac8:	429a      	cmp	r2, r3
 8001aca:	d107      	bne.n	8001adc <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8001acc:	68fb      	ldr	r3, [r7, #12]
 8001ace:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ad6:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001ad8:	429a      	cmp	r2, r3
 8001ada:	d001      	beq.n	8001ae0 <HAL_RCC_OscConfig+0x4f8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8001adc:	2301      	movs	r3, #1
 8001ade:	e000      	b.n	8001ae2 <HAL_RCC_OscConfig+0x4fa>
        }
      }
    }
  }
  return HAL_OK;
 8001ae0:	2300      	movs	r3, #0
}
 8001ae2:	4618      	mov	r0, r3
 8001ae4:	3718      	adds	r7, #24
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	bd80      	pop	{r7, pc}
 8001aea:	bf00      	nop
 8001aec:	40023800 	.word	0x40023800

08001af0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001af0:	b580      	push	{r7, lr}
 8001af2:	b082      	sub	sp, #8
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d101      	bne.n	8001b02 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001afe:	2301      	movs	r3, #1
 8001b00:	e041      	b.n	8001b86 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001b08:	b2db      	uxtb	r3, r3
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d106      	bne.n	8001b1c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	2200      	movs	r2, #0
 8001b12:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001b16:	6878      	ldr	r0, [r7, #4]
 8001b18:	f000 f839 	bl	8001b8e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	2202      	movs	r2, #2
 8001b20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	681a      	ldr	r2, [r3, #0]
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	3304      	adds	r3, #4
 8001b2c:	4619      	mov	r1, r3
 8001b2e:	4610      	mov	r0, r2
 8001b30:	f000 f9c0 	bl	8001eb4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	2201      	movs	r2, #1
 8001b38:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	2201      	movs	r2, #1
 8001b40:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	2201      	movs	r2, #1
 8001b48:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	2201      	movs	r2, #1
 8001b50:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	2201      	movs	r2, #1
 8001b58:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	2201      	movs	r2, #1
 8001b60:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	2201      	movs	r2, #1
 8001b68:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	2201      	movs	r2, #1
 8001b70:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	2201      	movs	r2, #1
 8001b78:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	2201      	movs	r2, #1
 8001b80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001b84:	2300      	movs	r3, #0
}
 8001b86:	4618      	mov	r0, r3
 8001b88:	3708      	adds	r7, #8
 8001b8a:	46bd      	mov	sp, r7
 8001b8c:	bd80      	pop	{r7, pc}

08001b8e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001b8e:	b480      	push	{r7}
 8001b90:	b083      	sub	sp, #12
 8001b92:	af00      	add	r7, sp, #0
 8001b94:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001b96:	bf00      	nop
 8001b98:	370c      	adds	r7, #12
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba0:	4770      	bx	lr
	...

08001ba4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001ba4:	b480      	push	{r7}
 8001ba6:	b085      	sub	sp, #20
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001bb2:	b2db      	uxtb	r3, r3
 8001bb4:	2b01      	cmp	r3, #1
 8001bb6:	d001      	beq.n	8001bbc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001bb8:	2301      	movs	r3, #1
 8001bba:	e04e      	b.n	8001c5a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	2202      	movs	r2, #2
 8001bc0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	68da      	ldr	r2, [r3, #12]
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	f042 0201 	orr.w	r2, r2, #1
 8001bd2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	4a23      	ldr	r2, [pc, #140]	@ (8001c68 <HAL_TIM_Base_Start_IT+0xc4>)
 8001bda:	4293      	cmp	r3, r2
 8001bdc:	d022      	beq.n	8001c24 <HAL_TIM_Base_Start_IT+0x80>
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001be6:	d01d      	beq.n	8001c24 <HAL_TIM_Base_Start_IT+0x80>
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	4a1f      	ldr	r2, [pc, #124]	@ (8001c6c <HAL_TIM_Base_Start_IT+0xc8>)
 8001bee:	4293      	cmp	r3, r2
 8001bf0:	d018      	beq.n	8001c24 <HAL_TIM_Base_Start_IT+0x80>
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	4a1e      	ldr	r2, [pc, #120]	@ (8001c70 <HAL_TIM_Base_Start_IT+0xcc>)
 8001bf8:	4293      	cmp	r3, r2
 8001bfa:	d013      	beq.n	8001c24 <HAL_TIM_Base_Start_IT+0x80>
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	4a1c      	ldr	r2, [pc, #112]	@ (8001c74 <HAL_TIM_Base_Start_IT+0xd0>)
 8001c02:	4293      	cmp	r3, r2
 8001c04:	d00e      	beq.n	8001c24 <HAL_TIM_Base_Start_IT+0x80>
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	4a1b      	ldr	r2, [pc, #108]	@ (8001c78 <HAL_TIM_Base_Start_IT+0xd4>)
 8001c0c:	4293      	cmp	r3, r2
 8001c0e:	d009      	beq.n	8001c24 <HAL_TIM_Base_Start_IT+0x80>
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	4a19      	ldr	r2, [pc, #100]	@ (8001c7c <HAL_TIM_Base_Start_IT+0xd8>)
 8001c16:	4293      	cmp	r3, r2
 8001c18:	d004      	beq.n	8001c24 <HAL_TIM_Base_Start_IT+0x80>
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	4a18      	ldr	r2, [pc, #96]	@ (8001c80 <HAL_TIM_Base_Start_IT+0xdc>)
 8001c20:	4293      	cmp	r3, r2
 8001c22:	d111      	bne.n	8001c48 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	689b      	ldr	r3, [r3, #8]
 8001c2a:	f003 0307 	and.w	r3, r3, #7
 8001c2e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001c30:	68fb      	ldr	r3, [r7, #12]
 8001c32:	2b06      	cmp	r3, #6
 8001c34:	d010      	beq.n	8001c58 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	681a      	ldr	r2, [r3, #0]
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	f042 0201 	orr.w	r2, r2, #1
 8001c44:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001c46:	e007      	b.n	8001c58 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	681a      	ldr	r2, [r3, #0]
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	f042 0201 	orr.w	r2, r2, #1
 8001c56:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001c58:	2300      	movs	r3, #0
}
 8001c5a:	4618      	mov	r0, r3
 8001c5c:	3714      	adds	r7, #20
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c64:	4770      	bx	lr
 8001c66:	bf00      	nop
 8001c68:	40010000 	.word	0x40010000
 8001c6c:	40000400 	.word	0x40000400
 8001c70:	40000800 	.word	0x40000800
 8001c74:	40000c00 	.word	0x40000c00
 8001c78:	40010400 	.word	0x40010400
 8001c7c:	40014000 	.word	0x40014000
 8001c80:	40001800 	.word	0x40001800

08001c84 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001c84:	b580      	push	{r7, lr}
 8001c86:	b084      	sub	sp, #16
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	68db      	ldr	r3, [r3, #12]
 8001c92:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	691b      	ldr	r3, [r3, #16]
 8001c9a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8001c9c:	68bb      	ldr	r3, [r7, #8]
 8001c9e:	f003 0302 	and.w	r3, r3, #2
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d020      	beq.n	8001ce8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8001ca6:	68fb      	ldr	r3, [r7, #12]
 8001ca8:	f003 0302 	and.w	r3, r3, #2
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d01b      	beq.n	8001ce8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	f06f 0202 	mvn.w	r2, #2
 8001cb8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	2201      	movs	r2, #1
 8001cbe:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	699b      	ldr	r3, [r3, #24]
 8001cc6:	f003 0303 	and.w	r3, r3, #3
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d003      	beq.n	8001cd6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001cce:	6878      	ldr	r0, [r7, #4]
 8001cd0:	f000 f8d2 	bl	8001e78 <HAL_TIM_IC_CaptureCallback>
 8001cd4:	e005      	b.n	8001ce2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001cd6:	6878      	ldr	r0, [r7, #4]
 8001cd8:	f000 f8c4 	bl	8001e64 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001cdc:	6878      	ldr	r0, [r7, #4]
 8001cde:	f000 f8d5 	bl	8001e8c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	2200      	movs	r2, #0
 8001ce6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8001ce8:	68bb      	ldr	r3, [r7, #8]
 8001cea:	f003 0304 	and.w	r3, r3, #4
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d020      	beq.n	8001d34 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8001cf2:	68fb      	ldr	r3, [r7, #12]
 8001cf4:	f003 0304 	and.w	r3, r3, #4
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d01b      	beq.n	8001d34 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	f06f 0204 	mvn.w	r2, #4
 8001d04:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	2202      	movs	r2, #2
 8001d0a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	699b      	ldr	r3, [r3, #24]
 8001d12:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d003      	beq.n	8001d22 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001d1a:	6878      	ldr	r0, [r7, #4]
 8001d1c:	f000 f8ac 	bl	8001e78 <HAL_TIM_IC_CaptureCallback>
 8001d20:	e005      	b.n	8001d2e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001d22:	6878      	ldr	r0, [r7, #4]
 8001d24:	f000 f89e 	bl	8001e64 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001d28:	6878      	ldr	r0, [r7, #4]
 8001d2a:	f000 f8af 	bl	8001e8c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	2200      	movs	r2, #0
 8001d32:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8001d34:	68bb      	ldr	r3, [r7, #8]
 8001d36:	f003 0308 	and.w	r3, r3, #8
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d020      	beq.n	8001d80 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8001d3e:	68fb      	ldr	r3, [r7, #12]
 8001d40:	f003 0308 	and.w	r3, r3, #8
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d01b      	beq.n	8001d80 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	f06f 0208 	mvn.w	r2, #8
 8001d50:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	2204      	movs	r2, #4
 8001d56:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	69db      	ldr	r3, [r3, #28]
 8001d5e:	f003 0303 	and.w	r3, r3, #3
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d003      	beq.n	8001d6e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001d66:	6878      	ldr	r0, [r7, #4]
 8001d68:	f000 f886 	bl	8001e78 <HAL_TIM_IC_CaptureCallback>
 8001d6c:	e005      	b.n	8001d7a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001d6e:	6878      	ldr	r0, [r7, #4]
 8001d70:	f000 f878 	bl	8001e64 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001d74:	6878      	ldr	r0, [r7, #4]
 8001d76:	f000 f889 	bl	8001e8c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8001d80:	68bb      	ldr	r3, [r7, #8]
 8001d82:	f003 0310 	and.w	r3, r3, #16
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d020      	beq.n	8001dcc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	f003 0310 	and.w	r3, r3, #16
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d01b      	beq.n	8001dcc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	f06f 0210 	mvn.w	r2, #16
 8001d9c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	2208      	movs	r2, #8
 8001da2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	69db      	ldr	r3, [r3, #28]
 8001daa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d003      	beq.n	8001dba <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001db2:	6878      	ldr	r0, [r7, #4]
 8001db4:	f000 f860 	bl	8001e78 <HAL_TIM_IC_CaptureCallback>
 8001db8:	e005      	b.n	8001dc6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001dba:	6878      	ldr	r0, [r7, #4]
 8001dbc:	f000 f852 	bl	8001e64 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001dc0:	6878      	ldr	r0, [r7, #4]
 8001dc2:	f000 f863 	bl	8001e8c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	2200      	movs	r2, #0
 8001dca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8001dcc:	68bb      	ldr	r3, [r7, #8]
 8001dce:	f003 0301 	and.w	r3, r3, #1
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d00c      	beq.n	8001df0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8001dd6:	68fb      	ldr	r3, [r7, #12]
 8001dd8:	f003 0301 	and.w	r3, r3, #1
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d007      	beq.n	8001df0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	f06f 0201 	mvn.w	r2, #1
 8001de8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001dea:	6878      	ldr	r0, [r7, #4]
 8001dec:	f7fe fd38 	bl	8000860 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8001df0:	68bb      	ldr	r3, [r7, #8]
 8001df2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d00c      	beq.n	8001e14 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8001dfa:	68fb      	ldr	r3, [r7, #12]
 8001dfc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d007      	beq.n	8001e14 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8001e0c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001e0e:	6878      	ldr	r0, [r7, #4]
 8001e10:	f000 f906 	bl	8002020 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8001e14:	68bb      	ldr	r3, [r7, #8]
 8001e16:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d00c      	beq.n	8001e38 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8001e1e:	68fb      	ldr	r3, [r7, #12]
 8001e20:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d007      	beq.n	8001e38 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8001e30:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001e32:	6878      	ldr	r0, [r7, #4]
 8001e34:	f000 f834 	bl	8001ea0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8001e38:	68bb      	ldr	r3, [r7, #8]
 8001e3a:	f003 0320 	and.w	r3, r3, #32
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d00c      	beq.n	8001e5c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8001e42:	68fb      	ldr	r3, [r7, #12]
 8001e44:	f003 0320 	and.w	r3, r3, #32
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d007      	beq.n	8001e5c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	f06f 0220 	mvn.w	r2, #32
 8001e54:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001e56:	6878      	ldr	r0, [r7, #4]
 8001e58:	f000 f8d8 	bl	800200c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001e5c:	bf00      	nop
 8001e5e:	3710      	adds	r7, #16
 8001e60:	46bd      	mov	sp, r7
 8001e62:	bd80      	pop	{r7, pc}

08001e64 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001e64:	b480      	push	{r7}
 8001e66:	b083      	sub	sp, #12
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001e6c:	bf00      	nop
 8001e6e:	370c      	adds	r7, #12
 8001e70:	46bd      	mov	sp, r7
 8001e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e76:	4770      	bx	lr

08001e78 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001e78:	b480      	push	{r7}
 8001e7a:	b083      	sub	sp, #12
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001e80:	bf00      	nop
 8001e82:	370c      	adds	r7, #12
 8001e84:	46bd      	mov	sp, r7
 8001e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e8a:	4770      	bx	lr

08001e8c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001e8c:	b480      	push	{r7}
 8001e8e:	b083      	sub	sp, #12
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001e94:	bf00      	nop
 8001e96:	370c      	adds	r7, #12
 8001e98:	46bd      	mov	sp, r7
 8001e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e9e:	4770      	bx	lr

08001ea0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001ea0:	b480      	push	{r7}
 8001ea2:	b083      	sub	sp, #12
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001ea8:	bf00      	nop
 8001eaa:	370c      	adds	r7, #12
 8001eac:	46bd      	mov	sp, r7
 8001eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb2:	4770      	bx	lr

08001eb4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8001eb4:	b480      	push	{r7}
 8001eb6:	b085      	sub	sp, #20
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	6078      	str	r0, [r7, #4]
 8001ebc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	4a46      	ldr	r2, [pc, #280]	@ (8001fe0 <TIM_Base_SetConfig+0x12c>)
 8001ec8:	4293      	cmp	r3, r2
 8001eca:	d013      	beq.n	8001ef4 <TIM_Base_SetConfig+0x40>
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001ed2:	d00f      	beq.n	8001ef4 <TIM_Base_SetConfig+0x40>
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	4a43      	ldr	r2, [pc, #268]	@ (8001fe4 <TIM_Base_SetConfig+0x130>)
 8001ed8:	4293      	cmp	r3, r2
 8001eda:	d00b      	beq.n	8001ef4 <TIM_Base_SetConfig+0x40>
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	4a42      	ldr	r2, [pc, #264]	@ (8001fe8 <TIM_Base_SetConfig+0x134>)
 8001ee0:	4293      	cmp	r3, r2
 8001ee2:	d007      	beq.n	8001ef4 <TIM_Base_SetConfig+0x40>
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	4a41      	ldr	r2, [pc, #260]	@ (8001fec <TIM_Base_SetConfig+0x138>)
 8001ee8:	4293      	cmp	r3, r2
 8001eea:	d003      	beq.n	8001ef4 <TIM_Base_SetConfig+0x40>
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	4a40      	ldr	r2, [pc, #256]	@ (8001ff0 <TIM_Base_SetConfig+0x13c>)
 8001ef0:	4293      	cmp	r3, r2
 8001ef2:	d108      	bne.n	8001f06 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001ef4:	68fb      	ldr	r3, [r7, #12]
 8001ef6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001efa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001efc:	683b      	ldr	r3, [r7, #0]
 8001efe:	685b      	ldr	r3, [r3, #4]
 8001f00:	68fa      	ldr	r2, [r7, #12]
 8001f02:	4313      	orrs	r3, r2
 8001f04:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	4a35      	ldr	r2, [pc, #212]	@ (8001fe0 <TIM_Base_SetConfig+0x12c>)
 8001f0a:	4293      	cmp	r3, r2
 8001f0c:	d02b      	beq.n	8001f66 <TIM_Base_SetConfig+0xb2>
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001f14:	d027      	beq.n	8001f66 <TIM_Base_SetConfig+0xb2>
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	4a32      	ldr	r2, [pc, #200]	@ (8001fe4 <TIM_Base_SetConfig+0x130>)
 8001f1a:	4293      	cmp	r3, r2
 8001f1c:	d023      	beq.n	8001f66 <TIM_Base_SetConfig+0xb2>
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	4a31      	ldr	r2, [pc, #196]	@ (8001fe8 <TIM_Base_SetConfig+0x134>)
 8001f22:	4293      	cmp	r3, r2
 8001f24:	d01f      	beq.n	8001f66 <TIM_Base_SetConfig+0xb2>
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	4a30      	ldr	r2, [pc, #192]	@ (8001fec <TIM_Base_SetConfig+0x138>)
 8001f2a:	4293      	cmp	r3, r2
 8001f2c:	d01b      	beq.n	8001f66 <TIM_Base_SetConfig+0xb2>
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	4a2f      	ldr	r2, [pc, #188]	@ (8001ff0 <TIM_Base_SetConfig+0x13c>)
 8001f32:	4293      	cmp	r3, r2
 8001f34:	d017      	beq.n	8001f66 <TIM_Base_SetConfig+0xb2>
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	4a2e      	ldr	r2, [pc, #184]	@ (8001ff4 <TIM_Base_SetConfig+0x140>)
 8001f3a:	4293      	cmp	r3, r2
 8001f3c:	d013      	beq.n	8001f66 <TIM_Base_SetConfig+0xb2>
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	4a2d      	ldr	r2, [pc, #180]	@ (8001ff8 <TIM_Base_SetConfig+0x144>)
 8001f42:	4293      	cmp	r3, r2
 8001f44:	d00f      	beq.n	8001f66 <TIM_Base_SetConfig+0xb2>
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	4a2c      	ldr	r2, [pc, #176]	@ (8001ffc <TIM_Base_SetConfig+0x148>)
 8001f4a:	4293      	cmp	r3, r2
 8001f4c:	d00b      	beq.n	8001f66 <TIM_Base_SetConfig+0xb2>
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	4a2b      	ldr	r2, [pc, #172]	@ (8002000 <TIM_Base_SetConfig+0x14c>)
 8001f52:	4293      	cmp	r3, r2
 8001f54:	d007      	beq.n	8001f66 <TIM_Base_SetConfig+0xb2>
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	4a2a      	ldr	r2, [pc, #168]	@ (8002004 <TIM_Base_SetConfig+0x150>)
 8001f5a:	4293      	cmp	r3, r2
 8001f5c:	d003      	beq.n	8001f66 <TIM_Base_SetConfig+0xb2>
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	4a29      	ldr	r2, [pc, #164]	@ (8002008 <TIM_Base_SetConfig+0x154>)
 8001f62:	4293      	cmp	r3, r2
 8001f64:	d108      	bne.n	8001f78 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001f6c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001f6e:	683b      	ldr	r3, [r7, #0]
 8001f70:	68db      	ldr	r3, [r3, #12]
 8001f72:	68fa      	ldr	r2, [r7, #12]
 8001f74:	4313      	orrs	r3, r2
 8001f76:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8001f7e:	683b      	ldr	r3, [r7, #0]
 8001f80:	695b      	ldr	r3, [r3, #20]
 8001f82:	4313      	orrs	r3, r2
 8001f84:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	68fa      	ldr	r2, [r7, #12]
 8001f8a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001f8c:	683b      	ldr	r3, [r7, #0]
 8001f8e:	689a      	ldr	r2, [r3, #8]
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001f94:	683b      	ldr	r3, [r7, #0]
 8001f96:	681a      	ldr	r2, [r3, #0]
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	4a10      	ldr	r2, [pc, #64]	@ (8001fe0 <TIM_Base_SetConfig+0x12c>)
 8001fa0:	4293      	cmp	r3, r2
 8001fa2:	d003      	beq.n	8001fac <TIM_Base_SetConfig+0xf8>
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	4a12      	ldr	r2, [pc, #72]	@ (8001ff0 <TIM_Base_SetConfig+0x13c>)
 8001fa8:	4293      	cmp	r3, r2
 8001faa:	d103      	bne.n	8001fb4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001fac:	683b      	ldr	r3, [r7, #0]
 8001fae:	691a      	ldr	r2, [r3, #16]
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	2201      	movs	r2, #1
 8001fb8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	691b      	ldr	r3, [r3, #16]
 8001fbe:	f003 0301 	and.w	r3, r3, #1
 8001fc2:	2b01      	cmp	r3, #1
 8001fc4:	d105      	bne.n	8001fd2 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	691b      	ldr	r3, [r3, #16]
 8001fca:	f023 0201 	bic.w	r2, r3, #1
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	611a      	str	r2, [r3, #16]
  }
}
 8001fd2:	bf00      	nop
 8001fd4:	3714      	adds	r7, #20
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fdc:	4770      	bx	lr
 8001fde:	bf00      	nop
 8001fe0:	40010000 	.word	0x40010000
 8001fe4:	40000400 	.word	0x40000400
 8001fe8:	40000800 	.word	0x40000800
 8001fec:	40000c00 	.word	0x40000c00
 8001ff0:	40010400 	.word	0x40010400
 8001ff4:	40014000 	.word	0x40014000
 8001ff8:	40014400 	.word	0x40014400
 8001ffc:	40014800 	.word	0x40014800
 8002000:	40001800 	.word	0x40001800
 8002004:	40001c00 	.word	0x40001c00
 8002008:	40002000 	.word	0x40002000

0800200c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800200c:	b480      	push	{r7}
 800200e:	b083      	sub	sp, #12
 8002010:	af00      	add	r7, sp, #0
 8002012:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002014:	bf00      	nop
 8002016:	370c      	adds	r7, #12
 8002018:	46bd      	mov	sp, r7
 800201a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201e:	4770      	bx	lr

08002020 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002020:	b480      	push	{r7}
 8002022:	b083      	sub	sp, #12
 8002024:	af00      	add	r7, sp, #0
 8002026:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002028:	bf00      	nop
 800202a:	370c      	adds	r7, #12
 800202c:	46bd      	mov	sp, r7
 800202e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002032:	4770      	bx	lr

08002034 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002034:	b480      	push	{r7}
 8002036:	b083      	sub	sp, #12
 8002038:	af00      	add	r7, sp, #0
 800203a:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	f103 0208 	add.w	r2, r3, #8
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	605a      	str	r2, [r3, #4]

    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	f04f 32ff 	mov.w	r2, #4294967295
 800204c:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	f103 0208 	add.w	r2, r3, #8
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	f103 0208 	add.w	r2, r3, #8
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	611a      	str	r2, [r3, #16]
        pxList->xListEnd.pxContainer = NULL;
        listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );
    }
    #endif

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	2200      	movs	r2, #0
 8002066:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8002068:	bf00      	nop
 800206a:	370c      	adds	r7, #12
 800206c:	46bd      	mov	sp, r7
 800206e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002072:	4770      	bx	lr

08002074 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002074:	b480      	push	{r7}
 8002076:	b083      	sub	sp, #12
 8002078:	af00      	add	r7, sp, #0
 800207a:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	2200      	movs	r2, #0
 8002080:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8002082:	bf00      	nop
 8002084:	370c      	adds	r7, #12
 8002086:	46bd      	mov	sp, r7
 8002088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800208c:	4770      	bx	lr

0800208e <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 800208e:	b480      	push	{r7}
 8002090:	b085      	sub	sp, #20
 8002092:	af00      	add	r7, sp, #0
 8002094:	6078      	str	r0, [r7, #4]
 8002096:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002098:	683b      	ldr	r3, [r7, #0]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 800209e:	68bb      	ldr	r3, [r7, #8]
 80020a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80020a4:	d103      	bne.n	80020ae <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	691b      	ldr	r3, [r3, #16]
 80020aa:	60fb      	str	r3, [r7, #12]
 80020ac:	e00c      	b.n	80020c8 <vListInsert+0x3a>
        *   5) If the FreeRTOS port supports interrupt nesting then ensure that
        *      the priority of the tick interrupt is at or below
        *      configMAX_SYSCALL_INTERRUPT_PRIORITY.
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	3308      	adds	r3, #8
 80020b2:	60fb      	str	r3, [r7, #12]
 80020b4:	e002      	b.n	80020bc <vListInsert+0x2e>
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	685b      	ldr	r3, [r3, #4]
 80020ba:	60fb      	str	r3, [r7, #12]
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	685b      	ldr	r3, [r3, #4]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	68ba      	ldr	r2, [r7, #8]
 80020c4:	429a      	cmp	r2, r3
 80020c6:	d2f6      	bcs.n	80020b6 <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	685a      	ldr	r2, [r3, #4]
 80020cc:	683b      	ldr	r3, [r7, #0]
 80020ce:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80020d0:	683b      	ldr	r3, [r7, #0]
 80020d2:	685b      	ldr	r3, [r3, #4]
 80020d4:	683a      	ldr	r2, [r7, #0]
 80020d6:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 80020d8:	683b      	ldr	r3, [r7, #0]
 80020da:	68fa      	ldr	r2, [r7, #12]
 80020dc:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	683a      	ldr	r2, [r7, #0]
 80020e2:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 80020e4:	683b      	ldr	r3, [r7, #0]
 80020e6:	687a      	ldr	r2, [r7, #4]
 80020e8:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	1c5a      	adds	r2, r3, #1
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	601a      	str	r2, [r3, #0]
}
 80020f4:	bf00      	nop
 80020f6:	3714      	adds	r7, #20
 80020f8:	46bd      	mov	sp, r7
 80020fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020fe:	4770      	bx	lr

08002100 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002100:	b480      	push	{r7}
 8002102:	b085      	sub	sp, #20
 8002104:	af00      	add	r7, sp, #0
 8002106:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	691b      	ldr	r3, [r3, #16]
 800210c:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	685b      	ldr	r3, [r3, #4]
 8002112:	687a      	ldr	r2, [r7, #4]
 8002114:	6892      	ldr	r2, [r2, #8]
 8002116:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	689b      	ldr	r3, [r3, #8]
 800211c:	687a      	ldr	r2, [r7, #4]
 800211e:	6852      	ldr	r2, [r2, #4]
 8002120:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	685b      	ldr	r3, [r3, #4]
 8002126:	687a      	ldr	r2, [r7, #4]
 8002128:	429a      	cmp	r2, r3
 800212a:	d103      	bne.n	8002134 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	689a      	ldr	r2, [r3, #8]
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	2200      	movs	r2, #0
 8002138:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	1e5a      	subs	r2, r3, #1
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	681b      	ldr	r3, [r3, #0]
}
 8002148:	4618      	mov	r0, r3
 800214a:	3714      	adds	r7, #20
 800214c:	46bd      	mov	sp, r7
 800214e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002152:	4770      	bx	lr

08002154 <xQueueGenericReset>:
    }
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 8002154:	b580      	push	{r7, lr}
 8002156:	b086      	sub	sp, #24
 8002158:	af00      	add	r7, sp, #0
 800215a:	6078      	str	r0, [r7, #4]
 800215c:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn = pdPASS;
 800215e:	2301      	movs	r3, #1
 8002160:	617b      	str	r3, [r7, #20]
    Queue_t * const pxQueue = xQueue;
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	613b      	str	r3, [r7, #16]

    configASSERT( pxQueue );
 8002166:	693b      	ldr	r3, [r7, #16]
 8002168:	2b00      	cmp	r3, #0
 800216a:	d10b      	bne.n	8002184 <xQueueGenericReset+0x30>
        __asm volatile
 800216c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002170:	f383 8811 	msr	BASEPRI, r3
 8002174:	f3bf 8f6f 	isb	sy
 8002178:	f3bf 8f4f 	dsb	sy
 800217c:	60fb      	str	r3, [r7, #12]
    }
 800217e:	bf00      	nop
 8002180:	bf00      	nop
 8002182:	e7fd      	b.n	8002180 <xQueueGenericReset+0x2c>

    if( ( pxQueue != NULL ) &&
 8002184:	693b      	ldr	r3, [r7, #16]
 8002186:	2b00      	cmp	r3, #0
 8002188:	d052      	beq.n	8002230 <xQueueGenericReset+0xdc>
        ( pxQueue->uxLength >= 1U ) &&
 800218a:	693b      	ldr	r3, [r7, #16]
 800218c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    if( ( pxQueue != NULL ) &&
 800218e:	2b00      	cmp	r3, #0
 8002190:	d04e      	beq.n	8002230 <xQueueGenericReset+0xdc>
        /* Check for multiplication overflow. */
        ( ( SIZE_MAX / pxQueue->uxLength ) >= pxQueue->uxItemSize ) )
 8002192:	693b      	ldr	r3, [r7, #16]
 8002194:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002196:	693b      	ldr	r3, [r7, #16]
 8002198:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800219a:	2100      	movs	r1, #0
 800219c:	fba3 2302 	umull	r2, r3, r3, r2
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d000      	beq.n	80021a6 <xQueueGenericReset+0x52>
 80021a4:	2101      	movs	r1, #1
 80021a6:	460b      	mov	r3, r1
        ( pxQueue->uxLength >= 1U ) &&
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d141      	bne.n	8002230 <xQueueGenericReset+0xdc>
    {
        taskENTER_CRITICAL();
 80021ac:	f001 fd96 	bl	8003cdc <vPortEnterCritical>
        {
            pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80021b0:	693b      	ldr	r3, [r7, #16]
 80021b2:	681a      	ldr	r2, [r3, #0]
 80021b4:	693b      	ldr	r3, [r7, #16]
 80021b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80021b8:	6939      	ldr	r1, [r7, #16]
 80021ba:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80021bc:	fb01 f303 	mul.w	r3, r1, r3
 80021c0:	441a      	add	r2, r3
 80021c2:	693b      	ldr	r3, [r7, #16]
 80021c4:	609a      	str	r2, [r3, #8]
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80021c6:	693b      	ldr	r3, [r7, #16]
 80021c8:	2200      	movs	r2, #0
 80021ca:	639a      	str	r2, [r3, #56]	@ 0x38
            pxQueue->pcWriteTo = pxQueue->pcHead;
 80021cc:	693b      	ldr	r3, [r7, #16]
 80021ce:	681a      	ldr	r2, [r3, #0]
 80021d0:	693b      	ldr	r3, [r7, #16]
 80021d2:	605a      	str	r2, [r3, #4]
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80021d4:	693b      	ldr	r3, [r7, #16]
 80021d6:	681a      	ldr	r2, [r3, #0]
 80021d8:	693b      	ldr	r3, [r7, #16]
 80021da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80021dc:	3b01      	subs	r3, #1
 80021de:	6939      	ldr	r1, [r7, #16]
 80021e0:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80021e2:	fb01 f303 	mul.w	r3, r1, r3
 80021e6:	441a      	add	r2, r3
 80021e8:	693b      	ldr	r3, [r7, #16]
 80021ea:	60da      	str	r2, [r3, #12]
            pxQueue->cRxLock = queueUNLOCKED;
 80021ec:	693b      	ldr	r3, [r7, #16]
 80021ee:	22ff      	movs	r2, #255	@ 0xff
 80021f0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            pxQueue->cTxLock = queueUNLOCKED;
 80021f4:	693b      	ldr	r3, [r7, #16]
 80021f6:	22ff      	movs	r2, #255	@ 0xff
 80021f8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

            if( xNewQueue == pdFALSE )
 80021fc:	683b      	ldr	r3, [r7, #0]
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d109      	bne.n	8002216 <xQueueGenericReset+0xc2>
                /* If there are tasks blocked waiting to read from the queue, then
                 * the tasks will remain blocked as after this function exits the queue
                 * will still be empty.  If there are tasks blocked waiting to write to
                 * the queue, then one should be unblocked as after this function exits
                 * it will be possible to write to it. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002202:	693b      	ldr	r3, [r7, #16]
 8002204:	691b      	ldr	r3, [r3, #16]
 8002206:	2b00      	cmp	r3, #0
 8002208:	d00f      	beq.n	800222a <xQueueGenericReset+0xd6>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800220a:	693b      	ldr	r3, [r7, #16]
 800220c:	3310      	adds	r3, #16
 800220e:	4618      	mov	r0, r3
 8002210:	f000 fef8 	bl	8003004 <xTaskRemoveFromEventList>
 8002214:	e009      	b.n	800222a <xQueueGenericReset+0xd6>
                }
            }
            else
            {
                /* Ensure the event queues start in the correct state. */
                vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8002216:	693b      	ldr	r3, [r7, #16]
 8002218:	3310      	adds	r3, #16
 800221a:	4618      	mov	r0, r3
 800221c:	f7ff ff0a 	bl	8002034 <vListInitialise>
                vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8002220:	693b      	ldr	r3, [r7, #16]
 8002222:	3324      	adds	r3, #36	@ 0x24
 8002224:	4618      	mov	r0, r3
 8002226:	f7ff ff05 	bl	8002034 <vListInitialise>
            }
        }
        taskEXIT_CRITICAL();
 800222a:	f001 fd89 	bl	8003d40 <vPortExitCritical>
 800222e:	e001      	b.n	8002234 <xQueueGenericReset+0xe0>
    }
    else
    {
        xReturn = pdFAIL;
 8002230:	2300      	movs	r3, #0
 8002232:	617b      	str	r3, [r7, #20]
    }

    configASSERT( xReturn != pdFAIL );
 8002234:	697b      	ldr	r3, [r7, #20]
 8002236:	2b00      	cmp	r3, #0
 8002238:	d10b      	bne.n	8002252 <xQueueGenericReset+0xfe>
        __asm volatile
 800223a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800223e:	f383 8811 	msr	BASEPRI, r3
 8002242:	f3bf 8f6f 	isb	sy
 8002246:	f3bf 8f4f 	dsb	sy
 800224a:	60bb      	str	r3, [r7, #8]
    }
 800224c:	bf00      	nop
 800224e:	bf00      	nop
 8002250:	e7fd      	b.n	800224e <xQueueGenericReset+0xfa>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return xReturn;
 8002252:	697b      	ldr	r3, [r7, #20]
}
 8002254:	4618      	mov	r0, r3
 8002256:	3718      	adds	r7, #24
 8002258:	46bd      	mov	sp, r7
 800225a:	bd80      	pop	{r7, pc}

0800225c <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 800225c:	b580      	push	{r7, lr}
 800225e:	b08a      	sub	sp, #40	@ 0x28
 8002260:	af02      	add	r7, sp, #8
 8002262:	60f8      	str	r0, [r7, #12]
 8002264:	60b9      	str	r1, [r7, #8]
 8002266:	4613      	mov	r3, r2
 8002268:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue = NULL;
 800226a:	2300      	movs	r3, #0
 800226c:	61fb      	str	r3, [r7, #28]
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	2b00      	cmp	r3, #0
 8002272:	d02e      	beq.n	80022d2 <xQueueGenericCreate+0x76>
            /* Check for multiplication overflow. */
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 8002274:	2100      	movs	r1, #0
 8002276:	68ba      	ldr	r2, [r7, #8]
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	fba3 2302 	umull	r2, r3, r3, r2
 800227e:	2b00      	cmp	r3, #0
 8002280:	d000      	beq.n	8002284 <xQueueGenericCreate+0x28>
 8002282:	2101      	movs	r1, #1
 8002284:	460b      	mov	r3, r1
        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8002286:	2b00      	cmp	r3, #0
 8002288:	d123      	bne.n	80022d2 <xQueueGenericCreate+0x76>
            /* Check for addition overflow. */
            ( ( SIZE_MAX - sizeof( Queue_t ) ) >= ( uxQueueLength * uxItemSize ) ) )
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	68ba      	ldr	r2, [r7, #8]
 800228e:	fb02 f303 	mul.w	r3, r2, r3
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 8002292:	f113 0f51 	cmn.w	r3, #81	@ 0x51
 8002296:	d81c      	bhi.n	80022d2 <xQueueGenericCreate+0x76>
        {
            /* Allocate enough space to hold the maximum number of items that
             * can be in the queue at any time.  It is valid for uxItemSize to be
             * zero in the case the queue is used as a semaphore. */
            xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	68ba      	ldr	r2, [r7, #8]
 800229c:	fb02 f303 	mul.w	r3, r2, r3
 80022a0:	61bb      	str	r3, [r7, #24]
             * alignment requirements of the Queue_t structure - which in this case
             * is an int8_t *.  Therefore, whenever the stack alignment requirements
             * are greater than or equal to the pointer to char requirements the cast
             * is safe.  In other cases alignment requirements are not strict (one or
             * two bytes). */
            pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80022a2:	69bb      	ldr	r3, [r7, #24]
 80022a4:	3350      	adds	r3, #80	@ 0x50
 80022a6:	4618      	mov	r0, r3
 80022a8:	f001 fe00 	bl	8003eac <pvPortMalloc>
 80022ac:	61f8      	str	r0, [r7, #28]

            if( pxNewQueue != NULL )
 80022ae:	69fb      	ldr	r3, [r7, #28]
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d01d      	beq.n	80022f0 <xQueueGenericCreate+0x94>
            {
                /* Jump past the queue structure to find the location of the queue
                 * storage area. */
                pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80022b4:	69fb      	ldr	r3, [r7, #28]
 80022b6:	617b      	str	r3, [r7, #20]
                pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80022b8:	697b      	ldr	r3, [r7, #20]
 80022ba:	3350      	adds	r3, #80	@ 0x50
 80022bc:	617b      	str	r3, [r7, #20]
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
                }
                #endif /* configSUPPORT_STATIC_ALLOCATION */

                prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80022be:	79fa      	ldrb	r2, [r7, #7]
 80022c0:	69fb      	ldr	r3, [r7, #28]
 80022c2:	9300      	str	r3, [sp, #0]
 80022c4:	4613      	mov	r3, r2
 80022c6:	697a      	ldr	r2, [r7, #20]
 80022c8:	68b9      	ldr	r1, [r7, #8]
 80022ca:	68f8      	ldr	r0, [r7, #12]
 80022cc:	f000 f815 	bl	80022fa <prvInitialiseNewQueue>
            if( pxNewQueue != NULL )
 80022d0:	e00e      	b.n	80022f0 <xQueueGenericCreate+0x94>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            configASSERT( pxNewQueue );
 80022d2:	69fb      	ldr	r3, [r7, #28]
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d10b      	bne.n	80022f0 <xQueueGenericCreate+0x94>
        __asm volatile
 80022d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80022dc:	f383 8811 	msr	BASEPRI, r3
 80022e0:	f3bf 8f6f 	isb	sy
 80022e4:	f3bf 8f4f 	dsb	sy
 80022e8:	613b      	str	r3, [r7, #16]
    }
 80022ea:	bf00      	nop
 80022ec:	bf00      	nop
 80022ee:	e7fd      	b.n	80022ec <xQueueGenericCreate+0x90>
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 80022f0:	69fb      	ldr	r3, [r7, #28]
    }
 80022f2:	4618      	mov	r0, r3
 80022f4:	3720      	adds	r7, #32
 80022f6:	46bd      	mov	sp, r7
 80022f8:	bd80      	pop	{r7, pc}

080022fa <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 80022fa:	b580      	push	{r7, lr}
 80022fc:	b084      	sub	sp, #16
 80022fe:	af00      	add	r7, sp, #0
 8002300:	60f8      	str	r0, [r7, #12]
 8002302:	60b9      	str	r1, [r7, #8]
 8002304:	607a      	str	r2, [r7, #4]
 8002306:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 8002308:	68bb      	ldr	r3, [r7, #8]
 800230a:	2b00      	cmp	r3, #0
 800230c:	d103      	bne.n	8002316 <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800230e:	69bb      	ldr	r3, [r7, #24]
 8002310:	69ba      	ldr	r2, [r7, #24]
 8002312:	601a      	str	r2, [r3, #0]
 8002314:	e002      	b.n	800231c <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8002316:	69bb      	ldr	r3, [r7, #24]
 8002318:	687a      	ldr	r2, [r7, #4]
 800231a:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 800231c:	69bb      	ldr	r3, [r7, #24]
 800231e:	68fa      	ldr	r2, [r7, #12]
 8002320:	63da      	str	r2, [r3, #60]	@ 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 8002322:	69bb      	ldr	r3, [r7, #24]
 8002324:	68ba      	ldr	r2, [r7, #8]
 8002326:	641a      	str	r2, [r3, #64]	@ 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8002328:	2101      	movs	r1, #1
 800232a:	69b8      	ldr	r0, [r7, #24]
 800232c:	f7ff ff12 	bl	8002154 <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
    {
        pxNewQueue->ucQueueType = ucQueueType;
 8002330:	69bb      	ldr	r3, [r7, #24]
 8002332:	78fa      	ldrb	r2, [r7, #3]
 8002334:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        pxNewQueue->pxQueueSetContainer = NULL;
    }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 8002338:	bf00      	nop
 800233a:	3710      	adds	r7, #16
 800233c:	46bd      	mov	sp, r7
 800233e:	bd80      	pop	{r7, pc}

08002340 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 8002340:	b580      	push	{r7, lr}
 8002342:	b08c      	sub	sp, #48	@ 0x30
 8002344:	af00      	add	r7, sp, #0
 8002346:	60f8      	str	r0, [r7, #12]
 8002348:	60b9      	str	r1, [r7, #8]
 800234a:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 800234c:	2300      	movs	r3, #0
 800234e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8002354:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002356:	2b00      	cmp	r3, #0
 8002358:	d10b      	bne.n	8002372 <xQueueReceive+0x32>
        __asm volatile
 800235a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800235e:	f383 8811 	msr	BASEPRI, r3
 8002362:	f3bf 8f6f 	isb	sy
 8002366:	f3bf 8f4f 	dsb	sy
 800236a:	623b      	str	r3, [r7, #32]
    }
 800236c:	bf00      	nop
 800236e:	bf00      	nop
 8002370:	e7fd      	b.n	800236e <xQueueReceive+0x2e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002372:	68bb      	ldr	r3, [r7, #8]
 8002374:	2b00      	cmp	r3, #0
 8002376:	d103      	bne.n	8002380 <xQueueReceive+0x40>
 8002378:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800237a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800237c:	2b00      	cmp	r3, #0
 800237e:	d101      	bne.n	8002384 <xQueueReceive+0x44>
 8002380:	2301      	movs	r3, #1
 8002382:	e000      	b.n	8002386 <xQueueReceive+0x46>
 8002384:	2300      	movs	r3, #0
 8002386:	2b00      	cmp	r3, #0
 8002388:	d10b      	bne.n	80023a2 <xQueueReceive+0x62>
        __asm volatile
 800238a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800238e:	f383 8811 	msr	BASEPRI, r3
 8002392:	f3bf 8f6f 	isb	sy
 8002396:	f3bf 8f4f 	dsb	sy
 800239a:	61fb      	str	r3, [r7, #28]
    }
 800239c:	bf00      	nop
 800239e:	bf00      	nop
 80023a0:	e7fd      	b.n	800239e <xQueueReceive+0x5e>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80023a2:	f001 f83d 	bl	8003420 <xTaskGetSchedulerState>
 80023a6:	4603      	mov	r3, r0
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d102      	bne.n	80023b2 <xQueueReceive+0x72>
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d101      	bne.n	80023b6 <xQueueReceive+0x76>
 80023b2:	2301      	movs	r3, #1
 80023b4:	e000      	b.n	80023b8 <xQueueReceive+0x78>
 80023b6:	2300      	movs	r3, #0
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d10b      	bne.n	80023d4 <xQueueReceive+0x94>
        __asm volatile
 80023bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80023c0:	f383 8811 	msr	BASEPRI, r3
 80023c4:	f3bf 8f6f 	isb	sy
 80023c8:	f3bf 8f4f 	dsb	sy
 80023cc:	61bb      	str	r3, [r7, #24]
    }
 80023ce:	bf00      	nop
 80023d0:	bf00      	nop
 80023d2:	e7fd      	b.n	80023d0 <xQueueReceive+0x90>
    /*lint -save -e904  This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 80023d4:	f001 fc82 	bl	8003cdc <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80023d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80023da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80023dc:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80023de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d014      	beq.n	800240e <xQueueReceive+0xce>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 80023e4:	68b9      	ldr	r1, [r7, #8]
 80023e6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80023e8:	f000 f882 	bl	80024f0 <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
                pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80023ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023ee:	1e5a      	subs	r2, r3, #1
 80023f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80023f2:	639a      	str	r2, [r3, #56]	@ 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80023f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80023f6:	691b      	ldr	r3, [r3, #16]
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d004      	beq.n	8002406 <xQueueReceive+0xc6>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80023fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80023fe:	3310      	adds	r3, #16
 8002400:	4618      	mov	r0, r3
 8002402:	f000 fdff 	bl	8003004 <xTaskRemoveFromEventList>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8002406:	f001 fc9b 	bl	8003d40 <vPortExitCritical>
                return pdPASS;
 800240a:	2301      	movs	r3, #1
 800240c:	e069      	b.n	80024e2 <xQueueReceive+0x1a2>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	2b00      	cmp	r3, #0
 8002412:	d103      	bne.n	800241c <xQueueReceive+0xdc>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8002414:	f001 fc94 	bl	8003d40 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    return errQUEUE_EMPTY;
 8002418:	2300      	movs	r3, #0
 800241a:	e062      	b.n	80024e2 <xQueueReceive+0x1a2>
                }
                else if( xEntryTimeSet == pdFALSE )
 800241c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800241e:	2b00      	cmp	r3, #0
 8002420:	d106      	bne.n	8002430 <xQueueReceive+0xf0>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8002422:	f107 0310 	add.w	r3, r7, #16
 8002426:	4618      	mov	r0, r3
 8002428:	f000 fec4 	bl	80031b4 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 800242c:	2301      	movs	r3, #1
 800242e:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8002430:	f001 fc86 	bl	8003d40 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8002434:	f000 fb1e 	bl	8002a74 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8002438:	f001 fc50 	bl	8003cdc <vPortEnterCritical>
 800243c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800243e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002442:	b25b      	sxtb	r3, r3
 8002444:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002448:	d103      	bne.n	8002452 <xQueueReceive+0x112>
 800244a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800244c:	2200      	movs	r2, #0
 800244e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002452:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002454:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002458:	b25b      	sxtb	r3, r3
 800245a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800245e:	d103      	bne.n	8002468 <xQueueReceive+0x128>
 8002460:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002462:	2200      	movs	r2, #0
 8002464:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002468:	f001 fc6a 	bl	8003d40 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800246c:	1d3a      	adds	r2, r7, #4
 800246e:	f107 0310 	add.w	r3, r7, #16
 8002472:	4611      	mov	r1, r2
 8002474:	4618      	mov	r0, r3
 8002476:	f000 feb3 	bl	80031e0 <xTaskCheckForTimeOut>
 800247a:	4603      	mov	r3, r0
 800247c:	2b00      	cmp	r3, #0
 800247e:	d123      	bne.n	80024c8 <xQueueReceive+0x188>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002480:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002482:	f000 f8ad 	bl	80025e0 <prvIsQueueEmpty>
 8002486:	4603      	mov	r3, r0
 8002488:	2b00      	cmp	r3, #0
 800248a:	d017      	beq.n	80024bc <xQueueReceive+0x17c>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800248c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800248e:	3324      	adds	r3, #36	@ 0x24
 8002490:	687a      	ldr	r2, [r7, #4]
 8002492:	4611      	mov	r1, r2
 8002494:	4618      	mov	r0, r3
 8002496:	f000 fd49 	bl	8002f2c <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 800249a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800249c:	f000 f84e 	bl	800253c <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 80024a0:	f000 faf6 	bl	8002a90 <xTaskResumeAll>
 80024a4:	4603      	mov	r3, r0
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d194      	bne.n	80023d4 <xQueueReceive+0x94>
                {
                    portYIELD_WITHIN_API();
 80024aa:	4b10      	ldr	r3, [pc, #64]	@ (80024ec <xQueueReceive+0x1ac>)
 80024ac:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80024b0:	601a      	str	r2, [r3, #0]
 80024b2:	f3bf 8f4f 	dsb	sy
 80024b6:	f3bf 8f6f 	isb	sy
 80024ba:	e78b      	b.n	80023d4 <xQueueReceive+0x94>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 80024bc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80024be:	f000 f83d 	bl	800253c <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 80024c2:	f000 fae5 	bl	8002a90 <xTaskResumeAll>
 80024c6:	e785      	b.n	80023d4 <xQueueReceive+0x94>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 80024c8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80024ca:	f000 f837 	bl	800253c <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 80024ce:	f000 fadf 	bl	8002a90 <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80024d2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80024d4:	f000 f884 	bl	80025e0 <prvIsQueueEmpty>
 80024d8:	4603      	mov	r3, r0
 80024da:	2b00      	cmp	r3, #0
 80024dc:	f43f af7a 	beq.w	80023d4 <xQueueReceive+0x94>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
                return errQUEUE_EMPTY;
 80024e0:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 80024e2:	4618      	mov	r0, r3
 80024e4:	3730      	adds	r7, #48	@ 0x30
 80024e6:	46bd      	mov	sp, r7
 80024e8:	bd80      	pop	{r7, pc}
 80024ea:	bf00      	nop
 80024ec:	e000ed04 	.word	0xe000ed04

080024f0 <prvCopyDataFromQueue>:
}
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 80024f0:	b580      	push	{r7, lr}
 80024f2:	b082      	sub	sp, #8
 80024f4:	af00      	add	r7, sp, #0
 80024f6:	6078      	str	r0, [r7, #4]
 80024f8:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d018      	beq.n	8002534 <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;           /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	68da      	ldr	r2, [r3, #12]
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800250a:	441a      	add	r2, r3
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	68da      	ldr	r2, [r3, #12]
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	689b      	ldr	r3, [r3, #8]
 8002518:	429a      	cmp	r2, r3
 800251a:	d303      	bcc.n	8002524 <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681a      	ldr	r2, [r3, #0]
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	68d9      	ldr	r1, [r3, #12]
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800252c:	461a      	mov	r2, r3
 800252e:	6838      	ldr	r0, [r7, #0]
 8002530:	f002 f8f9 	bl	8004726 <memcpy>
    }
}
 8002534:	bf00      	nop
 8002536:	3708      	adds	r7, #8
 8002538:	46bd      	mov	sp, r7
 800253a:	bd80      	pop	{r7, pc}

0800253c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800253c:	b580      	push	{r7, lr}
 800253e:	b084      	sub	sp, #16
 8002540:	af00      	add	r7, sp, #0
 8002542:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 8002544:	f001 fbca 	bl	8003cdc <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800254e:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8002550:	e011      	b.n	8002576 <prvUnlockQueue+0x3a>
            }
            #else /* configUSE_QUEUE_SETS */
            {
                /* Tasks that are removed from the event list will get added to
                 * the pending ready list as the scheduler is still suspended. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002556:	2b00      	cmp	r3, #0
 8002558:	d012      	beq.n	8002580 <prvUnlockQueue+0x44>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	3324      	adds	r3, #36	@ 0x24
 800255e:	4618      	mov	r0, r3
 8002560:	f000 fd50 	bl	8003004 <xTaskRemoveFromEventList>
 8002564:	4603      	mov	r3, r0
 8002566:	2b00      	cmp	r3, #0
 8002568:	d001      	beq.n	800256e <prvUnlockQueue+0x32>
                    {
                        /* The task waiting has a higher priority so record that
                         * a context switch is required. */
                        vTaskMissedYield();
 800256a:	f000 fea1 	bl	80032b0 <vTaskMissedYield>
                    break;
                }
            }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 800256e:	7bfb      	ldrb	r3, [r7, #15]
 8002570:	3b01      	subs	r3, #1
 8002572:	b2db      	uxtb	r3, r3
 8002574:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8002576:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800257a:	2b00      	cmp	r3, #0
 800257c:	dce9      	bgt.n	8002552 <prvUnlockQueue+0x16>
 800257e:	e000      	b.n	8002582 <prvUnlockQueue+0x46>
                    break;
 8002580:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	22ff      	movs	r2, #255	@ 0xff
 8002586:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
    taskEXIT_CRITICAL();
 800258a:	f001 fbd9 	bl	8003d40 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 800258e:	f001 fba5 	bl	8003cdc <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002598:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 800259a:	e011      	b.n	80025c0 <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	691b      	ldr	r3, [r3, #16]
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d012      	beq.n	80025ca <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	3310      	adds	r3, #16
 80025a8:	4618      	mov	r0, r3
 80025aa:	f000 fd2b 	bl	8003004 <xTaskRemoveFromEventList>
 80025ae:	4603      	mov	r3, r0
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d001      	beq.n	80025b8 <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 80025b4:	f000 fe7c 	bl	80032b0 <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 80025b8:	7bbb      	ldrb	r3, [r7, #14]
 80025ba:	3b01      	subs	r3, #1
 80025bc:	b2db      	uxtb	r3, r3
 80025be:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 80025c0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	dce9      	bgt.n	800259c <prvUnlockQueue+0x60>
 80025c8:	e000      	b.n	80025cc <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 80025ca:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	22ff      	movs	r2, #255	@ 0xff
 80025d0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    }
    taskEXIT_CRITICAL();
 80025d4:	f001 fbb4 	bl	8003d40 <vPortExitCritical>
}
 80025d8:	bf00      	nop
 80025da:	3710      	adds	r7, #16
 80025dc:	46bd      	mov	sp, r7
 80025de:	bd80      	pop	{r7, pc}

080025e0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 80025e0:	b580      	push	{r7, lr}
 80025e2:	b084      	sub	sp, #16
 80025e4:	af00      	add	r7, sp, #0
 80025e6:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 80025e8:	f001 fb78 	bl	8003cdc <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d102      	bne.n	80025fa <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 80025f4:	2301      	movs	r3, #1
 80025f6:	60fb      	str	r3, [r7, #12]
 80025f8:	e001      	b.n	80025fe <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 80025fa:	2300      	movs	r3, #0
 80025fc:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 80025fe:	f001 fb9f 	bl	8003d40 <vPortExitCritical>

    return xReturn;
 8002602:	68fb      	ldr	r3, [r7, #12]
}
 8002604:	4618      	mov	r0, r3
 8002606:	3710      	adds	r7, #16
 8002608:	46bd      	mov	sp, r7
 800260a:	bd80      	pop	{r7, pc}

0800260c <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
    {
 800260c:	b480      	push	{r7}
 800260e:	b087      	sub	sp, #28
 8002610:	af00      	add	r7, sp, #0
 8002612:	6078      	str	r0, [r7, #4]
 8002614:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;
        QueueRegistryItem_t * pxEntryToWrite = NULL;
 8002616:	2300      	movs	r3, #0
 8002618:	613b      	str	r3, [r7, #16]

        configASSERT( xQueue );
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	2b00      	cmp	r3, #0
 800261e:	d10b      	bne.n	8002638 <vQueueAddToRegistry+0x2c>
        __asm volatile
 8002620:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002624:	f383 8811 	msr	BASEPRI, r3
 8002628:	f3bf 8f6f 	isb	sy
 800262c:	f3bf 8f4f 	dsb	sy
 8002630:	60fb      	str	r3, [r7, #12]
    }
 8002632:	bf00      	nop
 8002634:	bf00      	nop
 8002636:	e7fd      	b.n	8002634 <vQueueAddToRegistry+0x28>

        if( pcQueueName != NULL )
 8002638:	683b      	ldr	r3, [r7, #0]
 800263a:	2b00      	cmp	r3, #0
 800263c:	d024      	beq.n	8002688 <vQueueAddToRegistry+0x7c>
        {
            /* See if there is an empty space in the registry.  A NULL name denotes
             * a free slot. */
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800263e:	2300      	movs	r3, #0
 8002640:	617b      	str	r3, [r7, #20]
 8002642:	e01e      	b.n	8002682 <vQueueAddToRegistry+0x76>
            {
                /* Replace an existing entry if the queue is already in the registry. */
                if( xQueue == xQueueRegistry[ ux ].xHandle )
 8002644:	4a18      	ldr	r2, [pc, #96]	@ (80026a8 <vQueueAddToRegistry+0x9c>)
 8002646:	697b      	ldr	r3, [r7, #20]
 8002648:	00db      	lsls	r3, r3, #3
 800264a:	4413      	add	r3, r2
 800264c:	685b      	ldr	r3, [r3, #4]
 800264e:	687a      	ldr	r2, [r7, #4]
 8002650:	429a      	cmp	r2, r3
 8002652:	d105      	bne.n	8002660 <vQueueAddToRegistry+0x54>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 8002654:	697b      	ldr	r3, [r7, #20]
 8002656:	00db      	lsls	r3, r3, #3
 8002658:	4a13      	ldr	r2, [pc, #76]	@ (80026a8 <vQueueAddToRegistry+0x9c>)
 800265a:	4413      	add	r3, r2
 800265c:	613b      	str	r3, [r7, #16]
                    break;
 800265e:	e013      	b.n	8002688 <vQueueAddToRegistry+0x7c>
                }
                /* Otherwise, store in the next empty location */
                else if( ( pxEntryToWrite == NULL ) && ( xQueueRegistry[ ux ].pcQueueName == NULL ) )
 8002660:	693b      	ldr	r3, [r7, #16]
 8002662:	2b00      	cmp	r3, #0
 8002664:	d10a      	bne.n	800267c <vQueueAddToRegistry+0x70>
 8002666:	4a10      	ldr	r2, [pc, #64]	@ (80026a8 <vQueueAddToRegistry+0x9c>)
 8002668:	697b      	ldr	r3, [r7, #20]
 800266a:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800266e:	2b00      	cmp	r3, #0
 8002670:	d104      	bne.n	800267c <vQueueAddToRegistry+0x70>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 8002672:	697b      	ldr	r3, [r7, #20]
 8002674:	00db      	lsls	r3, r3, #3
 8002676:	4a0c      	ldr	r2, [pc, #48]	@ (80026a8 <vQueueAddToRegistry+0x9c>)
 8002678:	4413      	add	r3, r2
 800267a:	613b      	str	r3, [r7, #16]
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800267c:	697b      	ldr	r3, [r7, #20]
 800267e:	3301      	adds	r3, #1
 8002680:	617b      	str	r3, [r7, #20]
 8002682:	697b      	ldr	r3, [r7, #20]
 8002684:	2b07      	cmp	r3, #7
 8002686:	d9dd      	bls.n	8002644 <vQueueAddToRegistry+0x38>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }

        if( pxEntryToWrite != NULL )
 8002688:	693b      	ldr	r3, [r7, #16]
 800268a:	2b00      	cmp	r3, #0
 800268c:	d005      	beq.n	800269a <vQueueAddToRegistry+0x8e>
        {
            /* Store the information on this queue. */
            pxEntryToWrite->pcQueueName = pcQueueName;
 800268e:	693b      	ldr	r3, [r7, #16]
 8002690:	683a      	ldr	r2, [r7, #0]
 8002692:	601a      	str	r2, [r3, #0]
            pxEntryToWrite->xHandle = xQueue;
 8002694:	693b      	ldr	r3, [r7, #16]
 8002696:	687a      	ldr	r2, [r7, #4]
 8002698:	605a      	str	r2, [r3, #4]

            traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
        }
    }
 800269a:	bf00      	nop
 800269c:	371c      	adds	r7, #28
 800269e:	46bd      	mov	sp, r7
 80026a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a4:	4770      	bx	lr
 80026a6:	bf00      	nop
 80026a8:	200000d8 	.word	0x200000d8

080026ac <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 80026ac:	b580      	push	{r7, lr}
 80026ae:	b086      	sub	sp, #24
 80026b0:	af00      	add	r7, sp, #0
 80026b2:	60f8      	str	r0, [r7, #12]
 80026b4:	60b9      	str	r1, [r7, #8]
 80026b6:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 80026bc:	f001 fb0e 	bl	8003cdc <vPortEnterCritical>
 80026c0:	697b      	ldr	r3, [r7, #20]
 80026c2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80026c6:	b25b      	sxtb	r3, r3
 80026c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80026cc:	d103      	bne.n	80026d6 <vQueueWaitForMessageRestricted+0x2a>
 80026ce:	697b      	ldr	r3, [r7, #20]
 80026d0:	2200      	movs	r2, #0
 80026d2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80026d6:	697b      	ldr	r3, [r7, #20]
 80026d8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80026dc:	b25b      	sxtb	r3, r3
 80026de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80026e2:	d103      	bne.n	80026ec <vQueueWaitForMessageRestricted+0x40>
 80026e4:	697b      	ldr	r3, [r7, #20]
 80026e6:	2200      	movs	r2, #0
 80026e8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80026ec:	f001 fb28 	bl	8003d40 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80026f0:	697b      	ldr	r3, [r7, #20]
 80026f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d106      	bne.n	8002706 <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80026f8:	697b      	ldr	r3, [r7, #20]
 80026fa:	3324      	adds	r3, #36	@ 0x24
 80026fc:	687a      	ldr	r2, [r7, #4]
 80026fe:	68b9      	ldr	r1, [r7, #8]
 8002700:	4618      	mov	r0, r3
 8002702:	f000 fc39 	bl	8002f78 <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 8002706:	6978      	ldr	r0, [r7, #20]
 8002708:	f7ff ff18 	bl	800253c <prvUnlockQueue>
    }
 800270c:	bf00      	nop
 800270e:	3718      	adds	r7, #24
 8002710:	46bd      	mov	sp, r7
 8002712:	bd80      	pop	{r7, pc}

08002714 <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8002714:	b580      	push	{r7, lr}
 8002716:	b08c      	sub	sp, #48	@ 0x30
 8002718:	af04      	add	r7, sp, #16
 800271a:	60f8      	str	r0, [r7, #12]
 800271c:	60b9      	str	r1, [r7, #8]
 800271e:	603b      	str	r3, [r7, #0]
 8002720:	4613      	mov	r3, r2
 8002722:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
        {
            StackType_t * pxStack;

            /* Allocate space for the stack used by the task being created. */
            pxStack = pvPortMallocStack( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8002724:	88fb      	ldrh	r3, [r7, #6]
 8002726:	009b      	lsls	r3, r3, #2
 8002728:	4618      	mov	r0, r3
 800272a:	f001 fbbf 	bl	8003eac <pvPortMalloc>
 800272e:	6178      	str	r0, [r7, #20]

            if( pxStack != NULL )
 8002730:	697b      	ldr	r3, [r7, #20]
 8002732:	2b00      	cmp	r3, #0
 8002734:	d013      	beq.n	800275e <xTaskCreate+0x4a>
            {
                /* Allocate space for the TCB. */
                pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8002736:	2058      	movs	r0, #88	@ 0x58
 8002738:	f001 fbb8 	bl	8003eac <pvPortMalloc>
 800273c:	61f8      	str	r0, [r7, #28]

                if( pxNewTCB != NULL )
 800273e:	69fb      	ldr	r3, [r7, #28]
 8002740:	2b00      	cmp	r3, #0
 8002742:	d008      	beq.n	8002756 <xTaskCreate+0x42>
                {
                    memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 8002744:	2258      	movs	r2, #88	@ 0x58
 8002746:	2100      	movs	r1, #0
 8002748:	69f8      	ldr	r0, [r7, #28]
 800274a:	f001 ff77 	bl	800463c <memset>

                    /* Store the stack location in the TCB. */
                    pxNewTCB->pxStack = pxStack;
 800274e:	69fb      	ldr	r3, [r7, #28]
 8002750:	697a      	ldr	r2, [r7, #20]
 8002752:	631a      	str	r2, [r3, #48]	@ 0x30
 8002754:	e005      	b.n	8002762 <xTaskCreate+0x4e>
                }
                else
                {
                    /* The stack cannot be used as the TCB was not created.  Free
                     * it again. */
                    vPortFreeStack( pxStack );
 8002756:	6978      	ldr	r0, [r7, #20]
 8002758:	f001 fc64 	bl	8004024 <vPortFree>
 800275c:	e001      	b.n	8002762 <xTaskCreate+0x4e>
                }
            }
            else
            {
                pxNewTCB = NULL;
 800275e:	2300      	movs	r3, #0
 8002760:	61fb      	str	r3, [r7, #28]
            }
        }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 8002762:	69fb      	ldr	r3, [r7, #28]
 8002764:	2b00      	cmp	r3, #0
 8002766:	d013      	beq.n	8002790 <xTaskCreate+0x7c>
                 * task was created dynamically in case it is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8002768:	88fa      	ldrh	r2, [r7, #6]
 800276a:	2300      	movs	r3, #0
 800276c:	9303      	str	r3, [sp, #12]
 800276e:	69fb      	ldr	r3, [r7, #28]
 8002770:	9302      	str	r3, [sp, #8]
 8002772:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002774:	9301      	str	r3, [sp, #4]
 8002776:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002778:	9300      	str	r3, [sp, #0]
 800277a:	683b      	ldr	r3, [r7, #0]
 800277c:	68b9      	ldr	r1, [r7, #8]
 800277e:	68f8      	ldr	r0, [r7, #12]
 8002780:	f000 f80e 	bl	80027a0 <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 8002784:	69f8      	ldr	r0, [r7, #28]
 8002786:	f000 f89b 	bl	80028c0 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 800278a:	2301      	movs	r3, #1
 800278c:	61bb      	str	r3, [r7, #24]
 800278e:	e002      	b.n	8002796 <xTaskCreate+0x82>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8002790:	f04f 33ff 	mov.w	r3, #4294967295
 8002794:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 8002796:	69bb      	ldr	r3, [r7, #24]
    }
 8002798:	4618      	mov	r0, r3
 800279a:	3720      	adds	r7, #32
 800279c:	46bd      	mov	sp, r7
 800279e:	bd80      	pop	{r7, pc}

080027a0 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 80027a0:	b580      	push	{r7, lr}
 80027a2:	b088      	sub	sp, #32
 80027a4:	af00      	add	r7, sp, #0
 80027a6:	60f8      	str	r0, [r7, #12]
 80027a8:	60b9      	str	r1, [r7, #8]
 80027aa:	607a      	str	r2, [r7, #4]
 80027ac:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
    {
        /* Fill the stack with a known value to assist debugging. */
        ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80027ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80027b0:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	009b      	lsls	r3, r3, #2
 80027b6:	461a      	mov	r2, r3
 80027b8:	21a5      	movs	r1, #165	@ 0xa5
 80027ba:	f001 ff3f 	bl	800463c <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
    {
        pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80027be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80027c0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80027c8:	3b01      	subs	r3, #1
 80027ca:	009b      	lsls	r3, r3, #2
 80027cc:	4413      	add	r3, r2
 80027ce:	61bb      	str	r3, [r7, #24]
        pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80027d0:	69bb      	ldr	r3, [r7, #24]
 80027d2:	f023 0307 	bic.w	r3, r3, #7
 80027d6:	61bb      	str	r3, [r7, #24]

        /* Check the alignment of the calculated top of stack is correct. */
        configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80027d8:	69bb      	ldr	r3, [r7, #24]
 80027da:	f003 0307 	and.w	r3, r3, #7
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d00b      	beq.n	80027fa <prvInitialiseNewTask+0x5a>
        __asm volatile
 80027e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80027e6:	f383 8811 	msr	BASEPRI, r3
 80027ea:	f3bf 8f6f 	isb	sy
 80027ee:	f3bf 8f4f 	dsb	sy
 80027f2:	617b      	str	r3, [r7, #20]
    }
 80027f4:	bf00      	nop
 80027f6:	bf00      	nop
 80027f8:	e7fd      	b.n	80027f6 <prvInitialiseNewTask+0x56>
        pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
    }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 80027fa:	68bb      	ldr	r3, [r7, #8]
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d01e      	beq.n	800283e <prvInitialiseNewTask+0x9e>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002800:	2300      	movs	r3, #0
 8002802:	61fb      	str	r3, [r7, #28]
 8002804:	e012      	b.n	800282c <prvInitialiseNewTask+0x8c>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8002806:	68ba      	ldr	r2, [r7, #8]
 8002808:	69fb      	ldr	r3, [r7, #28]
 800280a:	4413      	add	r3, r2
 800280c:	7819      	ldrb	r1, [r3, #0]
 800280e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002810:	69fb      	ldr	r3, [r7, #28]
 8002812:	4413      	add	r3, r2
 8002814:	3334      	adds	r3, #52	@ 0x34
 8002816:	460a      	mov	r2, r1
 8002818:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 800281a:	68ba      	ldr	r2, [r7, #8]
 800281c:	69fb      	ldr	r3, [r7, #28]
 800281e:	4413      	add	r3, r2
 8002820:	781b      	ldrb	r3, [r3, #0]
 8002822:	2b00      	cmp	r3, #0
 8002824:	d006      	beq.n	8002834 <prvInitialiseNewTask+0x94>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002826:	69fb      	ldr	r3, [r7, #28]
 8002828:	3301      	adds	r3, #1
 800282a:	61fb      	str	r3, [r7, #28]
 800282c:	69fb      	ldr	r3, [r7, #28]
 800282e:	2b09      	cmp	r3, #9
 8002830:	d9e9      	bls.n	8002806 <prvInitialiseNewTask+0x66>
 8002832:	e000      	b.n	8002836 <prvInitialiseNewTask+0x96>
            {
                break;
 8002834:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8002836:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002838:	2200      	movs	r2, #0
 800283a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    {
        mtCOVERAGE_TEST_MARKER();
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );
 800283e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002840:	2b04      	cmp	r3, #4
 8002842:	d90b      	bls.n	800285c <prvInitialiseNewTask+0xbc>
        __asm volatile
 8002844:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002848:	f383 8811 	msr	BASEPRI, r3
 800284c:	f3bf 8f6f 	isb	sy
 8002850:	f3bf 8f4f 	dsb	sy
 8002854:	613b      	str	r3, [r7, #16]
    }
 8002856:	bf00      	nop
 8002858:	bf00      	nop
 800285a:	e7fd      	b.n	8002858 <prvInitialiseNewTask+0xb8>

    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800285c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800285e:	2b04      	cmp	r3, #4
 8002860:	d901      	bls.n	8002866 <prvInitialiseNewTask+0xc6>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8002862:	2304      	movs	r3, #4
 8002864:	62bb      	str	r3, [r7, #40]	@ 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8002866:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002868:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800286a:	62da      	str	r2, [r3, #44]	@ 0x2c
    #if ( configUSE_MUTEXES == 1 )
    {
        pxNewTCB->uxBasePriority = uxPriority;
 800286c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800286e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002870:	649a      	str	r2, [r3, #72]	@ 0x48
    }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8002872:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002874:	3304      	adds	r3, #4
 8002876:	4618      	mov	r0, r3
 8002878:	f7ff fbfc 	bl	8002074 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800287c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800287e:	3318      	adds	r3, #24
 8002880:	4618      	mov	r0, r3
 8002882:	f7ff fbf7 	bl	8002074 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8002886:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002888:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800288a:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800288c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800288e:	f1c3 0205 	rsb	r2, r3, #5
 8002892:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002894:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8002896:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002898:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800289a:	625a      	str	r2, [r3, #36]	@ 0x24
            }
            #endif /* portSTACK_GROWTH */
        }
        #else /* portHAS_STACK_OVERFLOW_CHECKING */
        {
            pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800289c:	683a      	ldr	r2, [r7, #0]
 800289e:	68f9      	ldr	r1, [r7, #12]
 80028a0:	69b8      	ldr	r0, [r7, #24]
 80028a2:	f001 f8e7 	bl	8003a74 <pxPortInitialiseStack>
 80028a6:	4602      	mov	r2, r0
 80028a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80028aa:	601a      	str	r2, [r3, #0]
        }
        #endif /* portHAS_STACK_OVERFLOW_CHECKING */
    }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 80028ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d002      	beq.n	80028b8 <prvInitialiseNewTask+0x118>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80028b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80028b4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80028b6:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80028b8:	bf00      	nop
 80028ba:	3720      	adds	r7, #32
 80028bc:	46bd      	mov	sp, r7
 80028be:	bd80      	pop	{r7, pc}

080028c0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 80028c0:	b580      	push	{r7, lr}
 80028c2:	b084      	sub	sp, #16
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 80028c8:	f001 fa08 	bl	8003cdc <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 80028cc:	4b3a      	ldr	r3, [pc, #232]	@ (80029b8 <prvAddNewTaskToReadyList+0xf8>)
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	3301      	adds	r3, #1
 80028d2:	4a39      	ldr	r2, [pc, #228]	@ (80029b8 <prvAddNewTaskToReadyList+0xf8>)
 80028d4:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 80028d6:	4b39      	ldr	r3, [pc, #228]	@ (80029bc <prvAddNewTaskToReadyList+0xfc>)
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d109      	bne.n	80028f2 <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 80028de:	4a37      	ldr	r2, [pc, #220]	@ (80029bc <prvAddNewTaskToReadyList+0xfc>)
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80028e4:	4b34      	ldr	r3, [pc, #208]	@ (80029b8 <prvAddNewTaskToReadyList+0xf8>)
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	2b01      	cmp	r3, #1
 80028ea:	d110      	bne.n	800290e <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 80028ec:	f000 fcfe 	bl	80032ec <prvInitialiseTaskLists>
 80028f0:	e00d      	b.n	800290e <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 80028f2:	4b33      	ldr	r3, [pc, #204]	@ (80029c0 <prvAddNewTaskToReadyList+0x100>)
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d109      	bne.n	800290e <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80028fa:	4b30      	ldr	r3, [pc, #192]	@ (80029bc <prvAddNewTaskToReadyList+0xfc>)
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002904:	429a      	cmp	r2, r3
 8002906:	d802      	bhi.n	800290e <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 8002908:	4a2c      	ldr	r2, [pc, #176]	@ (80029bc <prvAddNewTaskToReadyList+0xfc>)
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 800290e:	4b2d      	ldr	r3, [pc, #180]	@ (80029c4 <prvAddNewTaskToReadyList+0x104>)
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	3301      	adds	r3, #1
 8002914:	4a2b      	ldr	r2, [pc, #172]	@ (80029c4 <prvAddNewTaskToReadyList+0x104>)
 8002916:	6013      	str	r3, [r2, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
        {
            /* Add a counter into the TCB for tracing only. */
            pxNewTCB->uxTCBNumber = uxTaskNumber;
 8002918:	4b2a      	ldr	r3, [pc, #168]	@ (80029c4 <prvAddNewTaskToReadyList+0x104>)
 800291a:	681a      	ldr	r2, [r3, #0]
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );

        prvAddTaskToReadyList( pxNewTCB );
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002924:	2201      	movs	r2, #1
 8002926:	409a      	lsls	r2, r3
 8002928:	4b27      	ldr	r3, [pc, #156]	@ (80029c8 <prvAddNewTaskToReadyList+0x108>)
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	4313      	orrs	r3, r2
 800292e:	4a26      	ldr	r2, [pc, #152]	@ (80029c8 <prvAddNewTaskToReadyList+0x108>)
 8002930:	6013      	str	r3, [r2, #0]
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002936:	4925      	ldr	r1, [pc, #148]	@ (80029cc <prvAddNewTaskToReadyList+0x10c>)
 8002938:	4613      	mov	r3, r2
 800293a:	009b      	lsls	r3, r3, #2
 800293c:	4413      	add	r3, r2
 800293e:	009b      	lsls	r3, r3, #2
 8002940:	440b      	add	r3, r1
 8002942:	3304      	adds	r3, #4
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	60fb      	str	r3, [r7, #12]
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	68fa      	ldr	r2, [r7, #12]
 800294c:	609a      	str	r2, [r3, #8]
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	689a      	ldr	r2, [r3, #8]
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	60da      	str	r2, [r3, #12]
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	689b      	ldr	r3, [r3, #8]
 800295a:	687a      	ldr	r2, [r7, #4]
 800295c:	3204      	adds	r2, #4
 800295e:	605a      	str	r2, [r3, #4]
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	1d1a      	adds	r2, r3, #4
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	609a      	str	r2, [r3, #8]
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800296c:	4613      	mov	r3, r2
 800296e:	009b      	lsls	r3, r3, #2
 8002970:	4413      	add	r3, r2
 8002972:	009b      	lsls	r3, r3, #2
 8002974:	4a15      	ldr	r2, [pc, #84]	@ (80029cc <prvAddNewTaskToReadyList+0x10c>)
 8002976:	441a      	add	r2, r3
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	615a      	str	r2, [r3, #20]
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002980:	4912      	ldr	r1, [pc, #72]	@ (80029cc <prvAddNewTaskToReadyList+0x10c>)
 8002982:	4613      	mov	r3, r2
 8002984:	009b      	lsls	r3, r3, #2
 8002986:	4413      	add	r3, r2
 8002988:	009b      	lsls	r3, r3, #2
 800298a:	440b      	add	r3, r1
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	1c59      	adds	r1, r3, #1
 8002990:	480e      	ldr	r0, [pc, #56]	@ (80029cc <prvAddNewTaskToReadyList+0x10c>)
 8002992:	4613      	mov	r3, r2
 8002994:	009b      	lsls	r3, r3, #2
 8002996:	4413      	add	r3, r2
 8002998:	009b      	lsls	r3, r3, #2
 800299a:	4403      	add	r3, r0
 800299c:	6019      	str	r1, [r3, #0]

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 800299e:	f001 f9cf 	bl	8003d40 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 80029a2:	4b07      	ldr	r3, [pc, #28]	@ (80029c0 <prvAddNewTaskToReadyList+0x100>)
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d001      	beq.n	80029ae <prvAddNewTaskToReadyList+0xee>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80029aa:	4b04      	ldr	r3, [pc, #16]	@ (80029bc <prvAddNewTaskToReadyList+0xfc>)
 80029ac:	681b      	ldr	r3, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80029ae:	bf00      	nop
 80029b0:	3710      	adds	r7, #16
 80029b2:	46bd      	mov	sp, r7
 80029b4:	bd80      	pop	{r7, pc}
 80029b6:	bf00      	nop
 80029b8:	200001f0 	.word	0x200001f0
 80029bc:	20000118 	.word	0x20000118
 80029c0:	200001fc 	.word	0x200001fc
 80029c4:	2000020c 	.word	0x2000020c
 80029c8:	200001f8 	.word	0x200001f8
 80029cc:	2000011c 	.word	0x2000011c

080029d0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80029d0:	b580      	push	{r7, lr}
 80029d2:	b086      	sub	sp, #24
 80029d4:	af02      	add	r7, sp, #8
        }
    }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
    {
        /* The Idle task is being created using dynamically allocated RAM. */
        xReturn = xTaskCreate( prvIdleTask,
 80029d6:	4b20      	ldr	r3, [pc, #128]	@ (8002a58 <vTaskStartScheduler+0x88>)
 80029d8:	9301      	str	r3, [sp, #4]
 80029da:	2300      	movs	r3, #0
 80029dc:	9300      	str	r3, [sp, #0]
 80029de:	2300      	movs	r3, #0
 80029e0:	2282      	movs	r2, #130	@ 0x82
 80029e2:	491e      	ldr	r1, [pc, #120]	@ (8002a5c <vTaskStartScheduler+0x8c>)
 80029e4:	481e      	ldr	r0, [pc, #120]	@ (8002a60 <vTaskStartScheduler+0x90>)
 80029e6:	f7ff fe95 	bl	8002714 <xTaskCreate>
 80029ea:	60f8      	str	r0, [r7, #12]
    }
    #endif /* configSUPPORT_STATIC_ALLOCATION */

    #if ( configUSE_TIMERS == 1 )
    {
        if( xReturn == pdPASS )
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	2b01      	cmp	r3, #1
 80029f0:	d102      	bne.n	80029f8 <vTaskStartScheduler+0x28>
        {
            xReturn = xTimerCreateTimerTask();
 80029f2:	f000 fdb3 	bl	800355c <xTimerCreateTimerTask>
 80029f6:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	2b01      	cmp	r3, #1
 80029fc:	d116      	bne.n	8002a2c <vTaskStartScheduler+0x5c>
        __asm volatile
 80029fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002a02:	f383 8811 	msr	BASEPRI, r3
 8002a06:	f3bf 8f6f 	isb	sy
 8002a0a:	f3bf 8f4f 	dsb	sy
 8002a0e:	60bb      	str	r3, [r7, #8]
    }
 8002a10:	bf00      	nop
             * block specific to the task that will run first. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif

        xNextTaskUnblockTime = portMAX_DELAY;
 8002a12:	4b14      	ldr	r3, [pc, #80]	@ (8002a64 <vTaskStartScheduler+0x94>)
 8002a14:	f04f 32ff 	mov.w	r2, #4294967295
 8002a18:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 8002a1a:	4b13      	ldr	r3, [pc, #76]	@ (8002a68 <vTaskStartScheduler+0x98>)
 8002a1c:	2201      	movs	r2, #1
 8002a1e:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8002a20:	4b12      	ldr	r3, [pc, #72]	@ (8002a6c <vTaskStartScheduler+0x9c>)
 8002a22:	2200      	movs	r2, #0
 8002a24:	601a      	str	r2, [r3, #0]

        traceTASK_SWITCHED_IN();

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        xPortStartScheduler();
 8002a26:	f001 f8b5 	bl	8003b94 <xPortStartScheduler>
 8002a2a:	e00f      	b.n	8002a4c <vTaskStartScheduler+0x7c>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a32:	d10b      	bne.n	8002a4c <vTaskStartScheduler+0x7c>
        __asm volatile
 8002a34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002a38:	f383 8811 	msr	BASEPRI, r3
 8002a3c:	f3bf 8f6f 	isb	sy
 8002a40:	f3bf 8f4f 	dsb	sy
 8002a44:	607b      	str	r3, [r7, #4]
    }
 8002a46:	bf00      	nop
 8002a48:	bf00      	nop
 8002a4a:	e7fd      	b.n	8002a48 <vTaskStartScheduler+0x78>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 8002a4c:	4b08      	ldr	r3, [pc, #32]	@ (8002a70 <vTaskStartScheduler+0xa0>)
 8002a4e:	681b      	ldr	r3, [r3, #0]
}
 8002a50:	bf00      	nop
 8002a52:	3710      	adds	r7, #16
 8002a54:	46bd      	mov	sp, r7
 8002a56:	bd80      	pop	{r7, pc}
 8002a58:	20000214 	.word	0x20000214
 8002a5c:	08004c28 	.word	0x08004c28
 8002a60:	080032c9 	.word	0x080032c9
 8002a64:	20000210 	.word	0x20000210
 8002a68:	200001fc 	.word	0x200001fc
 8002a6c:	200001f4 	.word	0x200001f4
 8002a70:	2000000c 	.word	0x2000000c

08002a74 <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8002a74:	b480      	push	{r7}
 8002a76:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 8002a78:	4b04      	ldr	r3, [pc, #16]	@ (8002a8c <vTaskSuspendAll+0x18>)
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	3301      	adds	r3, #1
 8002a7e:	4a03      	ldr	r2, [pc, #12]	@ (8002a8c <vTaskSuspendAll+0x18>)
 8002a80:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 8002a82:	bf00      	nop
 8002a84:	46bd      	mov	sp, r7
 8002a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a8a:	4770      	bx	lr
 8002a8c:	20000218 	.word	0x20000218

08002a90 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8002a90:	b580      	push	{r7, lr}
 8002a92:	b088      	sub	sp, #32
 8002a94:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 8002a96:	2300      	movs	r3, #0
 8002a98:	61fb      	str	r3, [r7, #28]
    BaseType_t xAlreadyYielded = pdFALSE;
 8002a9a:	2300      	movs	r3, #0
 8002a9c:	617b      	str	r3, [r7, #20]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 8002a9e:	4b6b      	ldr	r3, [pc, #428]	@ (8002c4c <xTaskResumeAll+0x1bc>)
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d10b      	bne.n	8002abe <xTaskResumeAll+0x2e>
        __asm volatile
 8002aa6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002aaa:	f383 8811 	msr	BASEPRI, r3
 8002aae:	f3bf 8f6f 	isb	sy
 8002ab2:	f3bf 8f4f 	dsb	sy
 8002ab6:	607b      	str	r3, [r7, #4]
    }
 8002ab8:	bf00      	nop
 8002aba:	bf00      	nop
 8002abc:	e7fd      	b.n	8002aba <xTaskResumeAll+0x2a>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 8002abe:	f001 f90d 	bl	8003cdc <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 8002ac2:	4b62      	ldr	r3, [pc, #392]	@ (8002c4c <xTaskResumeAll+0x1bc>)
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	3b01      	subs	r3, #1
 8002ac8:	4a60      	ldr	r2, [pc, #384]	@ (8002c4c <xTaskResumeAll+0x1bc>)
 8002aca:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002acc:	4b5f      	ldr	r3, [pc, #380]	@ (8002c4c <xTaskResumeAll+0x1bc>)
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	f040 80b4 	bne.w	8002c3e <xTaskResumeAll+0x1ae>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8002ad6:	4b5e      	ldr	r3, [pc, #376]	@ (8002c50 <xTaskResumeAll+0x1c0>)
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	f000 80af 	beq.w	8002c3e <xTaskResumeAll+0x1ae>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002ae0:	e08a      	b.n	8002bf8 <xTaskResumeAll+0x168>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002ae2:	4b5c      	ldr	r3, [pc, #368]	@ (8002c54 <xTaskResumeAll+0x1c4>)
 8002ae4:	68db      	ldr	r3, [r3, #12]
 8002ae6:	68db      	ldr	r3, [r3, #12]
 8002ae8:	61fb      	str	r3, [r7, #28]
                    listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8002aea:	69fb      	ldr	r3, [r7, #28]
 8002aec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002aee:	613b      	str	r3, [r7, #16]
 8002af0:	69fb      	ldr	r3, [r7, #28]
 8002af2:	69db      	ldr	r3, [r3, #28]
 8002af4:	69fa      	ldr	r2, [r7, #28]
 8002af6:	6a12      	ldr	r2, [r2, #32]
 8002af8:	609a      	str	r2, [r3, #8]
 8002afa:	69fb      	ldr	r3, [r7, #28]
 8002afc:	6a1b      	ldr	r3, [r3, #32]
 8002afe:	69fa      	ldr	r2, [r7, #28]
 8002b00:	69d2      	ldr	r2, [r2, #28]
 8002b02:	605a      	str	r2, [r3, #4]
 8002b04:	693b      	ldr	r3, [r7, #16]
 8002b06:	685a      	ldr	r2, [r3, #4]
 8002b08:	69fb      	ldr	r3, [r7, #28]
 8002b0a:	3318      	adds	r3, #24
 8002b0c:	429a      	cmp	r2, r3
 8002b0e:	d103      	bne.n	8002b18 <xTaskResumeAll+0x88>
 8002b10:	69fb      	ldr	r3, [r7, #28]
 8002b12:	6a1a      	ldr	r2, [r3, #32]
 8002b14:	693b      	ldr	r3, [r7, #16]
 8002b16:	605a      	str	r2, [r3, #4]
 8002b18:	69fb      	ldr	r3, [r7, #28]
 8002b1a:	2200      	movs	r2, #0
 8002b1c:	629a      	str	r2, [r3, #40]	@ 0x28
 8002b1e:	693b      	ldr	r3, [r7, #16]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	1e5a      	subs	r2, r3, #1
 8002b24:	693b      	ldr	r3, [r7, #16]
 8002b26:	601a      	str	r2, [r3, #0]
                    portMEMORY_BARRIER();
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8002b28:	69fb      	ldr	r3, [r7, #28]
 8002b2a:	695b      	ldr	r3, [r3, #20]
 8002b2c:	60fb      	str	r3, [r7, #12]
 8002b2e:	69fb      	ldr	r3, [r7, #28]
 8002b30:	689b      	ldr	r3, [r3, #8]
 8002b32:	69fa      	ldr	r2, [r7, #28]
 8002b34:	68d2      	ldr	r2, [r2, #12]
 8002b36:	609a      	str	r2, [r3, #8]
 8002b38:	69fb      	ldr	r3, [r7, #28]
 8002b3a:	68db      	ldr	r3, [r3, #12]
 8002b3c:	69fa      	ldr	r2, [r7, #28]
 8002b3e:	6892      	ldr	r2, [r2, #8]
 8002b40:	605a      	str	r2, [r3, #4]
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	685a      	ldr	r2, [r3, #4]
 8002b46:	69fb      	ldr	r3, [r7, #28]
 8002b48:	3304      	adds	r3, #4
 8002b4a:	429a      	cmp	r2, r3
 8002b4c:	d103      	bne.n	8002b56 <xTaskResumeAll+0xc6>
 8002b4e:	69fb      	ldr	r3, [r7, #28]
 8002b50:	68da      	ldr	r2, [r3, #12]
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	605a      	str	r2, [r3, #4]
 8002b56:	69fb      	ldr	r3, [r7, #28]
 8002b58:	2200      	movs	r2, #0
 8002b5a:	615a      	str	r2, [r3, #20]
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	1e5a      	subs	r2, r3, #1
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	601a      	str	r2, [r3, #0]
                    prvAddTaskToReadyList( pxTCB );
 8002b66:	69fb      	ldr	r3, [r7, #28]
 8002b68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b6a:	2201      	movs	r2, #1
 8002b6c:	409a      	lsls	r2, r3
 8002b6e:	4b3a      	ldr	r3, [pc, #232]	@ (8002c58 <xTaskResumeAll+0x1c8>)
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	4313      	orrs	r3, r2
 8002b74:	4a38      	ldr	r2, [pc, #224]	@ (8002c58 <xTaskResumeAll+0x1c8>)
 8002b76:	6013      	str	r3, [r2, #0]
 8002b78:	69fb      	ldr	r3, [r7, #28]
 8002b7a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002b7c:	4937      	ldr	r1, [pc, #220]	@ (8002c5c <xTaskResumeAll+0x1cc>)
 8002b7e:	4613      	mov	r3, r2
 8002b80:	009b      	lsls	r3, r3, #2
 8002b82:	4413      	add	r3, r2
 8002b84:	009b      	lsls	r3, r3, #2
 8002b86:	440b      	add	r3, r1
 8002b88:	3304      	adds	r3, #4
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	60bb      	str	r3, [r7, #8]
 8002b8e:	69fb      	ldr	r3, [r7, #28]
 8002b90:	68ba      	ldr	r2, [r7, #8]
 8002b92:	609a      	str	r2, [r3, #8]
 8002b94:	68bb      	ldr	r3, [r7, #8]
 8002b96:	689a      	ldr	r2, [r3, #8]
 8002b98:	69fb      	ldr	r3, [r7, #28]
 8002b9a:	60da      	str	r2, [r3, #12]
 8002b9c:	68bb      	ldr	r3, [r7, #8]
 8002b9e:	689b      	ldr	r3, [r3, #8]
 8002ba0:	69fa      	ldr	r2, [r7, #28]
 8002ba2:	3204      	adds	r2, #4
 8002ba4:	605a      	str	r2, [r3, #4]
 8002ba6:	69fb      	ldr	r3, [r7, #28]
 8002ba8:	1d1a      	adds	r2, r3, #4
 8002baa:	68bb      	ldr	r3, [r7, #8]
 8002bac:	609a      	str	r2, [r3, #8]
 8002bae:	69fb      	ldr	r3, [r7, #28]
 8002bb0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002bb2:	4613      	mov	r3, r2
 8002bb4:	009b      	lsls	r3, r3, #2
 8002bb6:	4413      	add	r3, r2
 8002bb8:	009b      	lsls	r3, r3, #2
 8002bba:	4a28      	ldr	r2, [pc, #160]	@ (8002c5c <xTaskResumeAll+0x1cc>)
 8002bbc:	441a      	add	r2, r3
 8002bbe:	69fb      	ldr	r3, [r7, #28]
 8002bc0:	615a      	str	r2, [r3, #20]
 8002bc2:	69fb      	ldr	r3, [r7, #28]
 8002bc4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002bc6:	4925      	ldr	r1, [pc, #148]	@ (8002c5c <xTaskResumeAll+0x1cc>)
 8002bc8:	4613      	mov	r3, r2
 8002bca:	009b      	lsls	r3, r3, #2
 8002bcc:	4413      	add	r3, r2
 8002bce:	009b      	lsls	r3, r3, #2
 8002bd0:	440b      	add	r3, r1
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	1c59      	adds	r1, r3, #1
 8002bd6:	4821      	ldr	r0, [pc, #132]	@ (8002c5c <xTaskResumeAll+0x1cc>)
 8002bd8:	4613      	mov	r3, r2
 8002bda:	009b      	lsls	r3, r3, #2
 8002bdc:	4413      	add	r3, r2
 8002bde:	009b      	lsls	r3, r3, #2
 8002be0:	4403      	add	r3, r0
 8002be2:	6019      	str	r1, [r3, #0]

                    /* If the moved task has a priority higher than or equal to
                     * the current task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002be4:	69fb      	ldr	r3, [r7, #28]
 8002be6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002be8:	4b1d      	ldr	r3, [pc, #116]	@ (8002c60 <xTaskResumeAll+0x1d0>)
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bee:	429a      	cmp	r2, r3
 8002bf0:	d302      	bcc.n	8002bf8 <xTaskResumeAll+0x168>
                    {
                        xYieldPending = pdTRUE;
 8002bf2:	4b1c      	ldr	r3, [pc, #112]	@ (8002c64 <xTaskResumeAll+0x1d4>)
 8002bf4:	2201      	movs	r2, #1
 8002bf6:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002bf8:	4b16      	ldr	r3, [pc, #88]	@ (8002c54 <xTaskResumeAll+0x1c4>)
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	f47f af70 	bne.w	8002ae2 <xTaskResumeAll+0x52>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 8002c02:	69fb      	ldr	r3, [r7, #28]
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d001      	beq.n	8002c0c <xTaskResumeAll+0x17c>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 8002c08:	f000 fbee 	bl	80033e8 <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8002c0c:	4b16      	ldr	r3, [pc, #88]	@ (8002c68 <xTaskResumeAll+0x1d8>)
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	61bb      	str	r3, [r7, #24]

                    if( xPendedCounts > ( TickType_t ) 0U )
 8002c12:	69bb      	ldr	r3, [r7, #24]
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d010      	beq.n	8002c3a <xTaskResumeAll+0x1aa>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 8002c18:	f000 f838 	bl	8002c8c <xTaskIncrementTick>
 8002c1c:	4603      	mov	r3, r0
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d002      	beq.n	8002c28 <xTaskResumeAll+0x198>
                            {
                                xYieldPending = pdTRUE;
 8002c22:	4b10      	ldr	r3, [pc, #64]	@ (8002c64 <xTaskResumeAll+0x1d4>)
 8002c24:	2201      	movs	r2, #1
 8002c26:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 8002c28:	69bb      	ldr	r3, [r7, #24]
 8002c2a:	3b01      	subs	r3, #1
 8002c2c:	61bb      	str	r3, [r7, #24]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 8002c2e:	69bb      	ldr	r3, [r7, #24]
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d1f1      	bne.n	8002c18 <xTaskResumeAll+0x188>

                        xPendedTicks = 0;
 8002c34:	4b0c      	ldr	r3, [pc, #48]	@ (8002c68 <xTaskResumeAll+0x1d8>)
 8002c36:	2200      	movs	r2, #0
 8002c38:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 8002c3a:	4b0a      	ldr	r3, [pc, #40]	@ (8002c64 <xTaskResumeAll+0x1d4>)
 8002c3c:	681b      	ldr	r3, [r3, #0]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 8002c3e:	f001 f87f 	bl	8003d40 <vPortExitCritical>

    return xAlreadyYielded;
 8002c42:	697b      	ldr	r3, [r7, #20]
}
 8002c44:	4618      	mov	r0, r3
 8002c46:	3720      	adds	r7, #32
 8002c48:	46bd      	mov	sp, r7
 8002c4a:	bd80      	pop	{r7, pc}
 8002c4c:	20000218 	.word	0x20000218
 8002c50:	200001f0 	.word	0x200001f0
 8002c54:	200001b0 	.word	0x200001b0
 8002c58:	200001f8 	.word	0x200001f8
 8002c5c:	2000011c 	.word	0x2000011c
 8002c60:	20000118 	.word	0x20000118
 8002c64:	20000204 	.word	0x20000204
 8002c68:	20000200 	.word	0x20000200

08002c6c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8002c6c:	b480      	push	{r7}
 8002c6e:	b083      	sub	sp, #12
 8002c70:	af00      	add	r7, sp, #0
    TickType_t xTicks;

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 8002c72:	4b05      	ldr	r3, [pc, #20]	@ (8002c88 <xTaskGetTickCount+0x1c>)
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    return xTicks;
 8002c78:	687b      	ldr	r3, [r7, #4]
}
 8002c7a:	4618      	mov	r0, r3
 8002c7c:	370c      	adds	r7, #12
 8002c7e:	46bd      	mov	sp, r7
 8002c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c84:	4770      	bx	lr
 8002c86:	bf00      	nop
 8002c88:	200001f4 	.word	0x200001f4

08002c8c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8002c8c:	b580      	push	{r7, lr}
 8002c8e:	b08a      	sub	sp, #40	@ 0x28
 8002c90:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 8002c92:	2300      	movs	r3, #0
 8002c94:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002c96:	4b6e      	ldr	r3, [pc, #440]	@ (8002e50 <xTaskIncrementTick+0x1c4>)
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	f040 80ce 	bne.w	8002e3c <xTaskIncrementTick+0x1b0>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8002ca0:	4b6c      	ldr	r3, [pc, #432]	@ (8002e54 <xTaskIncrementTick+0x1c8>)
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	3301      	adds	r3, #1
 8002ca6:	623b      	str	r3, [r7, #32]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8002ca8:	4a6a      	ldr	r2, [pc, #424]	@ (8002e54 <xTaskIncrementTick+0x1c8>)
 8002caa:	6a3b      	ldr	r3, [r7, #32]
 8002cac:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8002cae:	6a3b      	ldr	r3, [r7, #32]
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d121      	bne.n	8002cf8 <xTaskIncrementTick+0x6c>
        {
            taskSWITCH_DELAYED_LISTS();
 8002cb4:	4b68      	ldr	r3, [pc, #416]	@ (8002e58 <xTaskIncrementTick+0x1cc>)
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d00b      	beq.n	8002cd6 <xTaskIncrementTick+0x4a>
        __asm volatile
 8002cbe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002cc2:	f383 8811 	msr	BASEPRI, r3
 8002cc6:	f3bf 8f6f 	isb	sy
 8002cca:	f3bf 8f4f 	dsb	sy
 8002cce:	607b      	str	r3, [r7, #4]
    }
 8002cd0:	bf00      	nop
 8002cd2:	bf00      	nop
 8002cd4:	e7fd      	b.n	8002cd2 <xTaskIncrementTick+0x46>
 8002cd6:	4b60      	ldr	r3, [pc, #384]	@ (8002e58 <xTaskIncrementTick+0x1cc>)
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	61fb      	str	r3, [r7, #28]
 8002cdc:	4b5f      	ldr	r3, [pc, #380]	@ (8002e5c <xTaskIncrementTick+0x1d0>)
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	4a5d      	ldr	r2, [pc, #372]	@ (8002e58 <xTaskIncrementTick+0x1cc>)
 8002ce2:	6013      	str	r3, [r2, #0]
 8002ce4:	4a5d      	ldr	r2, [pc, #372]	@ (8002e5c <xTaskIncrementTick+0x1d0>)
 8002ce6:	69fb      	ldr	r3, [r7, #28]
 8002ce8:	6013      	str	r3, [r2, #0]
 8002cea:	4b5d      	ldr	r3, [pc, #372]	@ (8002e60 <xTaskIncrementTick+0x1d4>)
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	3301      	adds	r3, #1
 8002cf0:	4a5b      	ldr	r2, [pc, #364]	@ (8002e60 <xTaskIncrementTick+0x1d4>)
 8002cf2:	6013      	str	r3, [r2, #0]
 8002cf4:	f000 fb78 	bl	80033e8 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 8002cf8:	4b5a      	ldr	r3, [pc, #360]	@ (8002e64 <xTaskIncrementTick+0x1d8>)
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	6a3a      	ldr	r2, [r7, #32]
 8002cfe:	429a      	cmp	r2, r3
 8002d00:	f0c0 80a1 	bcc.w	8002e46 <xTaskIncrementTick+0x1ba>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002d04:	4b54      	ldr	r3, [pc, #336]	@ (8002e58 <xTaskIncrementTick+0x1cc>)
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d104      	bne.n	8002d18 <xTaskIncrementTick+0x8c>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002d0e:	4b55      	ldr	r3, [pc, #340]	@ (8002e64 <xTaskIncrementTick+0x1d8>)
 8002d10:	f04f 32ff 	mov.w	r2, #4294967295
 8002d14:	601a      	str	r2, [r3, #0]
                    break;
 8002d16:	e096      	b.n	8002e46 <xTaskIncrementTick+0x1ba>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002d18:	4b4f      	ldr	r3, [pc, #316]	@ (8002e58 <xTaskIncrementTick+0x1cc>)
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	68db      	ldr	r3, [r3, #12]
 8002d1e:	68db      	ldr	r3, [r3, #12]
 8002d20:	61bb      	str	r3, [r7, #24]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8002d22:	69bb      	ldr	r3, [r7, #24]
 8002d24:	685b      	ldr	r3, [r3, #4]
 8002d26:	617b      	str	r3, [r7, #20]

                    if( xConstTickCount < xItemValue )
 8002d28:	6a3a      	ldr	r2, [r7, #32]
 8002d2a:	697b      	ldr	r3, [r7, #20]
 8002d2c:	429a      	cmp	r2, r3
 8002d2e:	d203      	bcs.n	8002d38 <xTaskIncrementTick+0xac>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8002d30:	4a4c      	ldr	r2, [pc, #304]	@ (8002e64 <xTaskIncrementTick+0x1d8>)
 8002d32:	697b      	ldr	r3, [r7, #20]
 8002d34:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deemed easier to understand with multiple breaks. */
 8002d36:	e086      	b.n	8002e46 <xTaskIncrementTick+0x1ba>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8002d38:	69bb      	ldr	r3, [r7, #24]
 8002d3a:	695b      	ldr	r3, [r3, #20]
 8002d3c:	613b      	str	r3, [r7, #16]
 8002d3e:	69bb      	ldr	r3, [r7, #24]
 8002d40:	689b      	ldr	r3, [r3, #8]
 8002d42:	69ba      	ldr	r2, [r7, #24]
 8002d44:	68d2      	ldr	r2, [r2, #12]
 8002d46:	609a      	str	r2, [r3, #8]
 8002d48:	69bb      	ldr	r3, [r7, #24]
 8002d4a:	68db      	ldr	r3, [r3, #12]
 8002d4c:	69ba      	ldr	r2, [r7, #24]
 8002d4e:	6892      	ldr	r2, [r2, #8]
 8002d50:	605a      	str	r2, [r3, #4]
 8002d52:	693b      	ldr	r3, [r7, #16]
 8002d54:	685a      	ldr	r2, [r3, #4]
 8002d56:	69bb      	ldr	r3, [r7, #24]
 8002d58:	3304      	adds	r3, #4
 8002d5a:	429a      	cmp	r2, r3
 8002d5c:	d103      	bne.n	8002d66 <xTaskIncrementTick+0xda>
 8002d5e:	69bb      	ldr	r3, [r7, #24]
 8002d60:	68da      	ldr	r2, [r3, #12]
 8002d62:	693b      	ldr	r3, [r7, #16]
 8002d64:	605a      	str	r2, [r3, #4]
 8002d66:	69bb      	ldr	r3, [r7, #24]
 8002d68:	2200      	movs	r2, #0
 8002d6a:	615a      	str	r2, [r3, #20]
 8002d6c:	693b      	ldr	r3, [r7, #16]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	1e5a      	subs	r2, r3, #1
 8002d72:	693b      	ldr	r3, [r7, #16]
 8002d74:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8002d76:	69bb      	ldr	r3, [r7, #24]
 8002d78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d01e      	beq.n	8002dbc <xTaskIncrementTick+0x130>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8002d7e:	69bb      	ldr	r3, [r7, #24]
 8002d80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d82:	60fb      	str	r3, [r7, #12]
 8002d84:	69bb      	ldr	r3, [r7, #24]
 8002d86:	69db      	ldr	r3, [r3, #28]
 8002d88:	69ba      	ldr	r2, [r7, #24]
 8002d8a:	6a12      	ldr	r2, [r2, #32]
 8002d8c:	609a      	str	r2, [r3, #8]
 8002d8e:	69bb      	ldr	r3, [r7, #24]
 8002d90:	6a1b      	ldr	r3, [r3, #32]
 8002d92:	69ba      	ldr	r2, [r7, #24]
 8002d94:	69d2      	ldr	r2, [r2, #28]
 8002d96:	605a      	str	r2, [r3, #4]
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	685a      	ldr	r2, [r3, #4]
 8002d9c:	69bb      	ldr	r3, [r7, #24]
 8002d9e:	3318      	adds	r3, #24
 8002da0:	429a      	cmp	r2, r3
 8002da2:	d103      	bne.n	8002dac <xTaskIncrementTick+0x120>
 8002da4:	69bb      	ldr	r3, [r7, #24]
 8002da6:	6a1a      	ldr	r2, [r3, #32]
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	605a      	str	r2, [r3, #4]
 8002dac:	69bb      	ldr	r3, [r7, #24]
 8002dae:	2200      	movs	r2, #0
 8002db0:	629a      	str	r2, [r3, #40]	@ 0x28
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	1e5a      	subs	r2, r3, #1
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8002dbc:	69bb      	ldr	r3, [r7, #24]
 8002dbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002dc0:	2201      	movs	r2, #1
 8002dc2:	409a      	lsls	r2, r3
 8002dc4:	4b28      	ldr	r3, [pc, #160]	@ (8002e68 <xTaskIncrementTick+0x1dc>)
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	4313      	orrs	r3, r2
 8002dca:	4a27      	ldr	r2, [pc, #156]	@ (8002e68 <xTaskIncrementTick+0x1dc>)
 8002dcc:	6013      	str	r3, [r2, #0]
 8002dce:	69bb      	ldr	r3, [r7, #24]
 8002dd0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002dd2:	4926      	ldr	r1, [pc, #152]	@ (8002e6c <xTaskIncrementTick+0x1e0>)
 8002dd4:	4613      	mov	r3, r2
 8002dd6:	009b      	lsls	r3, r3, #2
 8002dd8:	4413      	add	r3, r2
 8002dda:	009b      	lsls	r3, r3, #2
 8002ddc:	440b      	add	r3, r1
 8002dde:	3304      	adds	r3, #4
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	60bb      	str	r3, [r7, #8]
 8002de4:	69bb      	ldr	r3, [r7, #24]
 8002de6:	68ba      	ldr	r2, [r7, #8]
 8002de8:	609a      	str	r2, [r3, #8]
 8002dea:	68bb      	ldr	r3, [r7, #8]
 8002dec:	689a      	ldr	r2, [r3, #8]
 8002dee:	69bb      	ldr	r3, [r7, #24]
 8002df0:	60da      	str	r2, [r3, #12]
 8002df2:	68bb      	ldr	r3, [r7, #8]
 8002df4:	689b      	ldr	r3, [r3, #8]
 8002df6:	69ba      	ldr	r2, [r7, #24]
 8002df8:	3204      	adds	r2, #4
 8002dfa:	605a      	str	r2, [r3, #4]
 8002dfc:	69bb      	ldr	r3, [r7, #24]
 8002dfe:	1d1a      	adds	r2, r3, #4
 8002e00:	68bb      	ldr	r3, [r7, #8]
 8002e02:	609a      	str	r2, [r3, #8]
 8002e04:	69bb      	ldr	r3, [r7, #24]
 8002e06:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002e08:	4613      	mov	r3, r2
 8002e0a:	009b      	lsls	r3, r3, #2
 8002e0c:	4413      	add	r3, r2
 8002e0e:	009b      	lsls	r3, r3, #2
 8002e10:	4a16      	ldr	r2, [pc, #88]	@ (8002e6c <xTaskIncrementTick+0x1e0>)
 8002e12:	441a      	add	r2, r3
 8002e14:	69bb      	ldr	r3, [r7, #24]
 8002e16:	615a      	str	r2, [r3, #20]
 8002e18:	69bb      	ldr	r3, [r7, #24]
 8002e1a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002e1c:	4913      	ldr	r1, [pc, #76]	@ (8002e6c <xTaskIncrementTick+0x1e0>)
 8002e1e:	4613      	mov	r3, r2
 8002e20:	009b      	lsls	r3, r3, #2
 8002e22:	4413      	add	r3, r2
 8002e24:	009b      	lsls	r3, r3, #2
 8002e26:	440b      	add	r3, r1
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	1c59      	adds	r1, r3, #1
 8002e2c:	480f      	ldr	r0, [pc, #60]	@ (8002e6c <xTaskIncrementTick+0x1e0>)
 8002e2e:	4613      	mov	r3, r2
 8002e30:	009b      	lsls	r3, r3, #2
 8002e32:	4413      	add	r3, r2
 8002e34:	009b      	lsls	r3, r3, #2
 8002e36:	4403      	add	r3, r0
 8002e38:	6019      	str	r1, [r3, #0]
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002e3a:	e763      	b.n	8002d04 <xTaskIncrementTick+0x78>
        }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 8002e3c:	4b0c      	ldr	r3, [pc, #48]	@ (8002e70 <xTaskIncrementTick+0x1e4>)
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	3301      	adds	r3, #1
 8002e42:	4a0b      	ldr	r2, [pc, #44]	@ (8002e70 <xTaskIncrementTick+0x1e4>)
 8002e44:	6013      	str	r3, [r2, #0]
            vApplicationTickHook();
        }
        #endif
    }

    return xSwitchRequired;
 8002e46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8002e48:	4618      	mov	r0, r3
 8002e4a:	3728      	adds	r7, #40	@ 0x28
 8002e4c:	46bd      	mov	sp, r7
 8002e4e:	bd80      	pop	{r7, pc}
 8002e50:	20000218 	.word	0x20000218
 8002e54:	200001f4 	.word	0x200001f4
 8002e58:	200001a8 	.word	0x200001a8
 8002e5c:	200001ac 	.word	0x200001ac
 8002e60:	20000208 	.word	0x20000208
 8002e64:	20000210 	.word	0x20000210
 8002e68:	200001f8 	.word	0x200001f8
 8002e6c:	2000011c 	.word	0x2000011c
 8002e70:	20000200 	.word	0x20000200

08002e74 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8002e74:	b480      	push	{r7}
 8002e76:	b087      	sub	sp, #28
 8002e78:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8002e7a:	4b27      	ldr	r3, [pc, #156]	@ (8002f18 <vTaskSwitchContext+0xa4>)
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d003      	beq.n	8002e8a <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 8002e82:	4b26      	ldr	r3, [pc, #152]	@ (8002f1c <vTaskSwitchContext+0xa8>)
 8002e84:	2201      	movs	r2, #1
 8002e86:	601a      	str	r2, [r3, #0]
             * Block specific to this task. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif
    }
}
 8002e88:	e040      	b.n	8002f0c <vTaskSwitchContext+0x98>
        xYieldPending = pdFALSE;
 8002e8a:	4b24      	ldr	r3, [pc, #144]	@ (8002f1c <vTaskSwitchContext+0xa8>)
 8002e8c:	2200      	movs	r2, #0
 8002e8e:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002e90:	4b23      	ldr	r3, [pc, #140]	@ (8002f20 <vTaskSwitchContext+0xac>)
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	fab3 f383 	clz	r3, r3
 8002e9c:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 8002e9e:	7afb      	ldrb	r3, [r7, #11]
 8002ea0:	f1c3 031f 	rsb	r3, r3, #31
 8002ea4:	617b      	str	r3, [r7, #20]
 8002ea6:	491f      	ldr	r1, [pc, #124]	@ (8002f24 <vTaskSwitchContext+0xb0>)
 8002ea8:	697a      	ldr	r2, [r7, #20]
 8002eaa:	4613      	mov	r3, r2
 8002eac:	009b      	lsls	r3, r3, #2
 8002eae:	4413      	add	r3, r2
 8002eb0:	009b      	lsls	r3, r3, #2
 8002eb2:	440b      	add	r3, r1
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d10b      	bne.n	8002ed2 <vTaskSwitchContext+0x5e>
        __asm volatile
 8002eba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002ebe:	f383 8811 	msr	BASEPRI, r3
 8002ec2:	f3bf 8f6f 	isb	sy
 8002ec6:	f3bf 8f4f 	dsb	sy
 8002eca:	607b      	str	r3, [r7, #4]
    }
 8002ecc:	bf00      	nop
 8002ece:	bf00      	nop
 8002ed0:	e7fd      	b.n	8002ece <vTaskSwitchContext+0x5a>
 8002ed2:	697a      	ldr	r2, [r7, #20]
 8002ed4:	4613      	mov	r3, r2
 8002ed6:	009b      	lsls	r3, r3, #2
 8002ed8:	4413      	add	r3, r2
 8002eda:	009b      	lsls	r3, r3, #2
 8002edc:	4a11      	ldr	r2, [pc, #68]	@ (8002f24 <vTaskSwitchContext+0xb0>)
 8002ede:	4413      	add	r3, r2
 8002ee0:	613b      	str	r3, [r7, #16]
 8002ee2:	693b      	ldr	r3, [r7, #16]
 8002ee4:	685b      	ldr	r3, [r3, #4]
 8002ee6:	685a      	ldr	r2, [r3, #4]
 8002ee8:	693b      	ldr	r3, [r7, #16]
 8002eea:	605a      	str	r2, [r3, #4]
 8002eec:	693b      	ldr	r3, [r7, #16]
 8002eee:	685a      	ldr	r2, [r3, #4]
 8002ef0:	693b      	ldr	r3, [r7, #16]
 8002ef2:	3308      	adds	r3, #8
 8002ef4:	429a      	cmp	r2, r3
 8002ef6:	d104      	bne.n	8002f02 <vTaskSwitchContext+0x8e>
 8002ef8:	693b      	ldr	r3, [r7, #16]
 8002efa:	685b      	ldr	r3, [r3, #4]
 8002efc:	685a      	ldr	r2, [r3, #4]
 8002efe:	693b      	ldr	r3, [r7, #16]
 8002f00:	605a      	str	r2, [r3, #4]
 8002f02:	693b      	ldr	r3, [r7, #16]
 8002f04:	685b      	ldr	r3, [r3, #4]
 8002f06:	68db      	ldr	r3, [r3, #12]
 8002f08:	4a07      	ldr	r2, [pc, #28]	@ (8002f28 <vTaskSwitchContext+0xb4>)
 8002f0a:	6013      	str	r3, [r2, #0]
}
 8002f0c:	bf00      	nop
 8002f0e:	371c      	adds	r7, #28
 8002f10:	46bd      	mov	sp, r7
 8002f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f16:	4770      	bx	lr
 8002f18:	20000218 	.word	0x20000218
 8002f1c:	20000204 	.word	0x20000204
 8002f20:	200001f8 	.word	0x200001f8
 8002f24:	2000011c 	.word	0x2000011c
 8002f28:	20000118 	.word	0x20000118

08002f2c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 8002f2c:	b580      	push	{r7, lr}
 8002f2e:	b084      	sub	sp, #16
 8002f30:	af00      	add	r7, sp, #0
 8002f32:	6078      	str	r0, [r7, #4]
 8002f34:	6039      	str	r1, [r7, #0]
    configASSERT( pxEventList );
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d10b      	bne.n	8002f54 <vTaskPlaceOnEventList+0x28>
        __asm volatile
 8002f3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002f40:	f383 8811 	msr	BASEPRI, r3
 8002f44:	f3bf 8f6f 	isb	sy
 8002f48:	f3bf 8f4f 	dsb	sy
 8002f4c:	60fb      	str	r3, [r7, #12]
    }
 8002f4e:	bf00      	nop
 8002f50:	bf00      	nop
 8002f52:	e7fd      	b.n	8002f50 <vTaskPlaceOnEventList+0x24>
     *      xItemValue = ( configMAX_PRIORITIES - uxPriority )
     * Therefore, the event list is sorted in descending priority order.
     *
     * The queue that contains the event list is locked, preventing
     * simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8002f54:	4b07      	ldr	r3, [pc, #28]	@ (8002f74 <vTaskPlaceOnEventList+0x48>)
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	3318      	adds	r3, #24
 8002f5a:	4619      	mov	r1, r3
 8002f5c:	6878      	ldr	r0, [r7, #4]
 8002f5e:	f7ff f896 	bl	800208e <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8002f62:	2101      	movs	r1, #1
 8002f64:	6838      	ldr	r0, [r7, #0]
 8002f66:	f000 fa79 	bl	800345c <prvAddCurrentTaskToDelayedList>
}
 8002f6a:	bf00      	nop
 8002f6c:	3710      	adds	r7, #16
 8002f6e:	46bd      	mov	sp, r7
 8002f70:	bd80      	pop	{r7, pc}
 8002f72:	bf00      	nop
 8002f74:	20000118 	.word	0x20000118

08002f78 <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 8002f78:	b580      	push	{r7, lr}
 8002f7a:	b086      	sub	sp, #24
 8002f7c:	af00      	add	r7, sp, #0
 8002f7e:	60f8      	str	r0, [r7, #12]
 8002f80:	60b9      	str	r1, [r7, #8]
 8002f82:	607a      	str	r2, [r7, #4]
        configASSERT( pxEventList );
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d10b      	bne.n	8002fa2 <vTaskPlaceOnEventListRestricted+0x2a>
        __asm volatile
 8002f8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002f8e:	f383 8811 	msr	BASEPRI, r3
 8002f92:	f3bf 8f6f 	isb	sy
 8002f96:	f3bf 8f4f 	dsb	sy
 8002f9a:	613b      	str	r3, [r7, #16]
    }
 8002f9c:	bf00      	nop
 8002f9e:	bf00      	nop
 8002fa0:	e7fd      	b.n	8002f9e <vTaskPlaceOnEventListRestricted+0x26>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        listINSERT_END( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	685b      	ldr	r3, [r3, #4]
 8002fa6:	617b      	str	r3, [r7, #20]
 8002fa8:	4b15      	ldr	r3, [pc, #84]	@ (8003000 <vTaskPlaceOnEventListRestricted+0x88>)
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	697a      	ldr	r2, [r7, #20]
 8002fae:	61da      	str	r2, [r3, #28]
 8002fb0:	4b13      	ldr	r3, [pc, #76]	@ (8003000 <vTaskPlaceOnEventListRestricted+0x88>)
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	697a      	ldr	r2, [r7, #20]
 8002fb6:	6892      	ldr	r2, [r2, #8]
 8002fb8:	621a      	str	r2, [r3, #32]
 8002fba:	4b11      	ldr	r3, [pc, #68]	@ (8003000 <vTaskPlaceOnEventListRestricted+0x88>)
 8002fbc:	681a      	ldr	r2, [r3, #0]
 8002fbe:	697b      	ldr	r3, [r7, #20]
 8002fc0:	689b      	ldr	r3, [r3, #8]
 8002fc2:	3218      	adds	r2, #24
 8002fc4:	605a      	str	r2, [r3, #4]
 8002fc6:	4b0e      	ldr	r3, [pc, #56]	@ (8003000 <vTaskPlaceOnEventListRestricted+0x88>)
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	f103 0218 	add.w	r2, r3, #24
 8002fce:	697b      	ldr	r3, [r7, #20]
 8002fd0:	609a      	str	r2, [r3, #8]
 8002fd2:	4b0b      	ldr	r3, [pc, #44]	@ (8003000 <vTaskPlaceOnEventListRestricted+0x88>)
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	68fa      	ldr	r2, [r7, #12]
 8002fd8:	629a      	str	r2, [r3, #40]	@ 0x28
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	1c5a      	adds	r2, r3, #1
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	601a      	str	r2, [r3, #0]

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d002      	beq.n	8002ff0 <vTaskPlaceOnEventListRestricted+0x78>
        {
            xTicksToWait = portMAX_DELAY;
 8002fea:	f04f 33ff 	mov.w	r3, #4294967295
 8002fee:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8002ff0:	6879      	ldr	r1, [r7, #4]
 8002ff2:	68b8      	ldr	r0, [r7, #8]
 8002ff4:	f000 fa32 	bl	800345c <prvAddCurrentTaskToDelayedList>
    }
 8002ff8:	bf00      	nop
 8002ffa:	3718      	adds	r7, #24
 8002ffc:	46bd      	mov	sp, r7
 8002ffe:	bd80      	pop	{r7, pc}
 8003000:	20000118 	.word	0x20000118

08003004 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8003004:	b480      	push	{r7}
 8003006:	b08b      	sub	sp, #44	@ 0x2c
 8003008:	af00      	add	r7, sp, #0
 800300a:	6078      	str	r0, [r7, #4]
     * get called - the lock count on the queue will get modified instead.  This
     * means exclusive access to the event list is guaranteed here.
     *
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	68db      	ldr	r3, [r3, #12]
 8003010:	68db      	ldr	r3, [r3, #12]
 8003012:	623b      	str	r3, [r7, #32]
    configASSERT( pxUnblockedTCB );
 8003014:	6a3b      	ldr	r3, [r7, #32]
 8003016:	2b00      	cmp	r3, #0
 8003018:	d10b      	bne.n	8003032 <xTaskRemoveFromEventList+0x2e>
        __asm volatile
 800301a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800301e:	f383 8811 	msr	BASEPRI, r3
 8003022:	f3bf 8f6f 	isb	sy
 8003026:	f3bf 8f4f 	dsb	sy
 800302a:	60fb      	str	r3, [r7, #12]
    }
 800302c:	bf00      	nop
 800302e:	bf00      	nop
 8003030:	e7fd      	b.n	800302e <xTaskRemoveFromEventList+0x2a>
    listREMOVE_ITEM( &( pxUnblockedTCB->xEventListItem ) );
 8003032:	6a3b      	ldr	r3, [r7, #32]
 8003034:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003036:	61fb      	str	r3, [r7, #28]
 8003038:	6a3b      	ldr	r3, [r7, #32]
 800303a:	69db      	ldr	r3, [r3, #28]
 800303c:	6a3a      	ldr	r2, [r7, #32]
 800303e:	6a12      	ldr	r2, [r2, #32]
 8003040:	609a      	str	r2, [r3, #8]
 8003042:	6a3b      	ldr	r3, [r7, #32]
 8003044:	6a1b      	ldr	r3, [r3, #32]
 8003046:	6a3a      	ldr	r2, [r7, #32]
 8003048:	69d2      	ldr	r2, [r2, #28]
 800304a:	605a      	str	r2, [r3, #4]
 800304c:	69fb      	ldr	r3, [r7, #28]
 800304e:	685a      	ldr	r2, [r3, #4]
 8003050:	6a3b      	ldr	r3, [r7, #32]
 8003052:	3318      	adds	r3, #24
 8003054:	429a      	cmp	r2, r3
 8003056:	d103      	bne.n	8003060 <xTaskRemoveFromEventList+0x5c>
 8003058:	6a3b      	ldr	r3, [r7, #32]
 800305a:	6a1a      	ldr	r2, [r3, #32]
 800305c:	69fb      	ldr	r3, [r7, #28]
 800305e:	605a      	str	r2, [r3, #4]
 8003060:	6a3b      	ldr	r3, [r7, #32]
 8003062:	2200      	movs	r2, #0
 8003064:	629a      	str	r2, [r3, #40]	@ 0x28
 8003066:	69fb      	ldr	r3, [r7, #28]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	1e5a      	subs	r2, r3, #1
 800306c:	69fb      	ldr	r3, [r7, #28]
 800306e:	601a      	str	r2, [r3, #0]

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003070:	4b4a      	ldr	r3, [pc, #296]	@ (800319c <xTaskRemoveFromEventList+0x198>)
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	2b00      	cmp	r3, #0
 8003076:	d15e      	bne.n	8003136 <xTaskRemoveFromEventList+0x132>
    {
        listREMOVE_ITEM( &( pxUnblockedTCB->xStateListItem ) );
 8003078:	6a3b      	ldr	r3, [r7, #32]
 800307a:	695b      	ldr	r3, [r3, #20]
 800307c:	617b      	str	r3, [r7, #20]
 800307e:	6a3b      	ldr	r3, [r7, #32]
 8003080:	689b      	ldr	r3, [r3, #8]
 8003082:	6a3a      	ldr	r2, [r7, #32]
 8003084:	68d2      	ldr	r2, [r2, #12]
 8003086:	609a      	str	r2, [r3, #8]
 8003088:	6a3b      	ldr	r3, [r7, #32]
 800308a:	68db      	ldr	r3, [r3, #12]
 800308c:	6a3a      	ldr	r2, [r7, #32]
 800308e:	6892      	ldr	r2, [r2, #8]
 8003090:	605a      	str	r2, [r3, #4]
 8003092:	697b      	ldr	r3, [r7, #20]
 8003094:	685a      	ldr	r2, [r3, #4]
 8003096:	6a3b      	ldr	r3, [r7, #32]
 8003098:	3304      	adds	r3, #4
 800309a:	429a      	cmp	r2, r3
 800309c:	d103      	bne.n	80030a6 <xTaskRemoveFromEventList+0xa2>
 800309e:	6a3b      	ldr	r3, [r7, #32]
 80030a0:	68da      	ldr	r2, [r3, #12]
 80030a2:	697b      	ldr	r3, [r7, #20]
 80030a4:	605a      	str	r2, [r3, #4]
 80030a6:	6a3b      	ldr	r3, [r7, #32]
 80030a8:	2200      	movs	r2, #0
 80030aa:	615a      	str	r2, [r3, #20]
 80030ac:	697b      	ldr	r3, [r7, #20]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	1e5a      	subs	r2, r3, #1
 80030b2:	697b      	ldr	r3, [r7, #20]
 80030b4:	601a      	str	r2, [r3, #0]
        prvAddTaskToReadyList( pxUnblockedTCB );
 80030b6:	6a3b      	ldr	r3, [r7, #32]
 80030b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030ba:	2201      	movs	r2, #1
 80030bc:	409a      	lsls	r2, r3
 80030be:	4b38      	ldr	r3, [pc, #224]	@ (80031a0 <xTaskRemoveFromEventList+0x19c>)
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	4313      	orrs	r3, r2
 80030c4:	4a36      	ldr	r2, [pc, #216]	@ (80031a0 <xTaskRemoveFromEventList+0x19c>)
 80030c6:	6013      	str	r3, [r2, #0]
 80030c8:	6a3b      	ldr	r3, [r7, #32]
 80030ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80030cc:	4935      	ldr	r1, [pc, #212]	@ (80031a4 <xTaskRemoveFromEventList+0x1a0>)
 80030ce:	4613      	mov	r3, r2
 80030d0:	009b      	lsls	r3, r3, #2
 80030d2:	4413      	add	r3, r2
 80030d4:	009b      	lsls	r3, r3, #2
 80030d6:	440b      	add	r3, r1
 80030d8:	3304      	adds	r3, #4
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	613b      	str	r3, [r7, #16]
 80030de:	6a3b      	ldr	r3, [r7, #32]
 80030e0:	693a      	ldr	r2, [r7, #16]
 80030e2:	609a      	str	r2, [r3, #8]
 80030e4:	693b      	ldr	r3, [r7, #16]
 80030e6:	689a      	ldr	r2, [r3, #8]
 80030e8:	6a3b      	ldr	r3, [r7, #32]
 80030ea:	60da      	str	r2, [r3, #12]
 80030ec:	693b      	ldr	r3, [r7, #16]
 80030ee:	689b      	ldr	r3, [r3, #8]
 80030f0:	6a3a      	ldr	r2, [r7, #32]
 80030f2:	3204      	adds	r2, #4
 80030f4:	605a      	str	r2, [r3, #4]
 80030f6:	6a3b      	ldr	r3, [r7, #32]
 80030f8:	1d1a      	adds	r2, r3, #4
 80030fa:	693b      	ldr	r3, [r7, #16]
 80030fc:	609a      	str	r2, [r3, #8]
 80030fe:	6a3b      	ldr	r3, [r7, #32]
 8003100:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003102:	4613      	mov	r3, r2
 8003104:	009b      	lsls	r3, r3, #2
 8003106:	4413      	add	r3, r2
 8003108:	009b      	lsls	r3, r3, #2
 800310a:	4a26      	ldr	r2, [pc, #152]	@ (80031a4 <xTaskRemoveFromEventList+0x1a0>)
 800310c:	441a      	add	r2, r3
 800310e:	6a3b      	ldr	r3, [r7, #32]
 8003110:	615a      	str	r2, [r3, #20]
 8003112:	6a3b      	ldr	r3, [r7, #32]
 8003114:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003116:	4923      	ldr	r1, [pc, #140]	@ (80031a4 <xTaskRemoveFromEventList+0x1a0>)
 8003118:	4613      	mov	r3, r2
 800311a:	009b      	lsls	r3, r3, #2
 800311c:	4413      	add	r3, r2
 800311e:	009b      	lsls	r3, r3, #2
 8003120:	440b      	add	r3, r1
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	1c59      	adds	r1, r3, #1
 8003126:	481f      	ldr	r0, [pc, #124]	@ (80031a4 <xTaskRemoveFromEventList+0x1a0>)
 8003128:	4613      	mov	r3, r2
 800312a:	009b      	lsls	r3, r3, #2
 800312c:	4413      	add	r3, r2
 800312e:	009b      	lsls	r3, r3, #2
 8003130:	4403      	add	r3, r0
 8003132:	6019      	str	r1, [r3, #0]
 8003134:	e01b      	b.n	800316e <xTaskRemoveFromEventList+0x16a>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        listINSERT_END( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8003136:	4b1c      	ldr	r3, [pc, #112]	@ (80031a8 <xTaskRemoveFromEventList+0x1a4>)
 8003138:	685b      	ldr	r3, [r3, #4]
 800313a:	61bb      	str	r3, [r7, #24]
 800313c:	6a3b      	ldr	r3, [r7, #32]
 800313e:	69ba      	ldr	r2, [r7, #24]
 8003140:	61da      	str	r2, [r3, #28]
 8003142:	69bb      	ldr	r3, [r7, #24]
 8003144:	689a      	ldr	r2, [r3, #8]
 8003146:	6a3b      	ldr	r3, [r7, #32]
 8003148:	621a      	str	r2, [r3, #32]
 800314a:	69bb      	ldr	r3, [r7, #24]
 800314c:	689b      	ldr	r3, [r3, #8]
 800314e:	6a3a      	ldr	r2, [r7, #32]
 8003150:	3218      	adds	r2, #24
 8003152:	605a      	str	r2, [r3, #4]
 8003154:	6a3b      	ldr	r3, [r7, #32]
 8003156:	f103 0218 	add.w	r2, r3, #24
 800315a:	69bb      	ldr	r3, [r7, #24]
 800315c:	609a      	str	r2, [r3, #8]
 800315e:	6a3b      	ldr	r3, [r7, #32]
 8003160:	4a11      	ldr	r2, [pc, #68]	@ (80031a8 <xTaskRemoveFromEventList+0x1a4>)
 8003162:	629a      	str	r2, [r3, #40]	@ 0x28
 8003164:	4b10      	ldr	r3, [pc, #64]	@ (80031a8 <xTaskRemoveFromEventList+0x1a4>)
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	3301      	adds	r3, #1
 800316a:	4a0f      	ldr	r2, [pc, #60]	@ (80031a8 <xTaskRemoveFromEventList+0x1a4>)
 800316c:	6013      	str	r3, [r2, #0]
    }

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800316e:	6a3b      	ldr	r3, [r7, #32]
 8003170:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003172:	4b0e      	ldr	r3, [pc, #56]	@ (80031ac <xTaskRemoveFromEventList+0x1a8>)
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003178:	429a      	cmp	r2, r3
 800317a:	d905      	bls.n	8003188 <xTaskRemoveFromEventList+0x184>
    {
        /* Return true if the task removed from the event list has a higher
         * priority than the calling task.  This allows the calling task to know if
         * it should force a context switch now. */
        xReturn = pdTRUE;
 800317c:	2301      	movs	r3, #1
 800317e:	627b      	str	r3, [r7, #36]	@ 0x24

        /* Mark that a yield is pending in case the user is not using the
         * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
        xYieldPending = pdTRUE;
 8003180:	4b0b      	ldr	r3, [pc, #44]	@ (80031b0 <xTaskRemoveFromEventList+0x1ac>)
 8003182:	2201      	movs	r2, #1
 8003184:	601a      	str	r2, [r3, #0]
 8003186:	e001      	b.n	800318c <xTaskRemoveFromEventList+0x188>
    }
    else
    {
        xReturn = pdFALSE;
 8003188:	2300      	movs	r3, #0
 800318a:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    return xReturn;
 800318c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800318e:	4618      	mov	r0, r3
 8003190:	372c      	adds	r7, #44	@ 0x2c
 8003192:	46bd      	mov	sp, r7
 8003194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003198:	4770      	bx	lr
 800319a:	bf00      	nop
 800319c:	20000218 	.word	0x20000218
 80031a0:	200001f8 	.word	0x200001f8
 80031a4:	2000011c 	.word	0x2000011c
 80031a8:	200001b0 	.word	0x200001b0
 80031ac:	20000118 	.word	0x20000118
 80031b0:	20000204 	.word	0x20000204

080031b4 <vTaskInternalSetTimeOutState>:
    taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80031b4:	b480      	push	{r7}
 80031b6:	b083      	sub	sp, #12
 80031b8:	af00      	add	r7, sp, #0
 80031ba:	6078      	str	r0, [r7, #4]
    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 80031bc:	4b06      	ldr	r3, [pc, #24]	@ (80031d8 <vTaskInternalSetTimeOutState+0x24>)
 80031be:	681a      	ldr	r2, [r3, #0]
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 80031c4:	4b05      	ldr	r3, [pc, #20]	@ (80031dc <vTaskInternalSetTimeOutState+0x28>)
 80031c6:	681a      	ldr	r2, [r3, #0]
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	605a      	str	r2, [r3, #4]
}
 80031cc:	bf00      	nop
 80031ce:	370c      	adds	r7, #12
 80031d0:	46bd      	mov	sp, r7
 80031d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d6:	4770      	bx	lr
 80031d8:	20000208 	.word	0x20000208
 80031dc:	200001f4 	.word	0x200001f4

080031e0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 80031e0:	b580      	push	{r7, lr}
 80031e2:	b088      	sub	sp, #32
 80031e4:	af00      	add	r7, sp, #0
 80031e6:	6078      	str	r0, [r7, #4]
 80031e8:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    configASSERT( pxTimeOut );
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d10b      	bne.n	8003208 <xTaskCheckForTimeOut+0x28>
        __asm volatile
 80031f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80031f4:	f383 8811 	msr	BASEPRI, r3
 80031f8:	f3bf 8f6f 	isb	sy
 80031fc:	f3bf 8f4f 	dsb	sy
 8003200:	613b      	str	r3, [r7, #16]
    }
 8003202:	bf00      	nop
 8003204:	bf00      	nop
 8003206:	e7fd      	b.n	8003204 <xTaskCheckForTimeOut+0x24>
    configASSERT( pxTicksToWait );
 8003208:	683b      	ldr	r3, [r7, #0]
 800320a:	2b00      	cmp	r3, #0
 800320c:	d10b      	bne.n	8003226 <xTaskCheckForTimeOut+0x46>
        __asm volatile
 800320e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003212:	f383 8811 	msr	BASEPRI, r3
 8003216:	f3bf 8f6f 	isb	sy
 800321a:	f3bf 8f4f 	dsb	sy
 800321e:	60fb      	str	r3, [r7, #12]
    }
 8003220:	bf00      	nop
 8003222:	bf00      	nop
 8003224:	e7fd      	b.n	8003222 <xTaskCheckForTimeOut+0x42>

    taskENTER_CRITICAL();
 8003226:	f000 fd59 	bl	8003cdc <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 800322a:	4b1f      	ldr	r3, [pc, #124]	@ (80032a8 <xTaskCheckForTimeOut+0xc8>)
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	685b      	ldr	r3, [r3, #4]
 8003234:	69ba      	ldr	r2, [r7, #24]
 8003236:	1ad3      	subs	r3, r2, r3
 8003238:	617b      	str	r3, [r7, #20]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 800323a:	683b      	ldr	r3, [r7, #0]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003242:	d102      	bne.n	800324a <xTaskCheckForTimeOut+0x6a>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 8003244:	2300      	movs	r3, #0
 8003246:	61fb      	str	r3, [r7, #28]
 8003248:	e026      	b.n	8003298 <xTaskCheckForTimeOut+0xb8>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681a      	ldr	r2, [r3, #0]
 800324e:	4b17      	ldr	r3, [pc, #92]	@ (80032ac <xTaskCheckForTimeOut+0xcc>)
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	429a      	cmp	r2, r3
 8003254:	d00a      	beq.n	800326c <xTaskCheckForTimeOut+0x8c>
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	685b      	ldr	r3, [r3, #4]
 800325a:	69ba      	ldr	r2, [r7, #24]
 800325c:	429a      	cmp	r2, r3
 800325e:	d305      	bcc.n	800326c <xTaskCheckForTimeOut+0x8c>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 8003260:	2301      	movs	r3, #1
 8003262:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 8003264:	683b      	ldr	r3, [r7, #0]
 8003266:	2200      	movs	r2, #0
 8003268:	601a      	str	r2, [r3, #0]
 800326a:	e015      	b.n	8003298 <xTaskCheckForTimeOut+0xb8>
        }
        else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800326c:	683b      	ldr	r3, [r7, #0]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	697a      	ldr	r2, [r7, #20]
 8003272:	429a      	cmp	r2, r3
 8003274:	d20b      	bcs.n	800328e <xTaskCheckForTimeOut+0xae>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 8003276:	683b      	ldr	r3, [r7, #0]
 8003278:	681a      	ldr	r2, [r3, #0]
 800327a:	697b      	ldr	r3, [r7, #20]
 800327c:	1ad2      	subs	r2, r2, r3
 800327e:	683b      	ldr	r3, [r7, #0]
 8003280:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 8003282:	6878      	ldr	r0, [r7, #4]
 8003284:	f7ff ff96 	bl	80031b4 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 8003288:	2300      	movs	r3, #0
 800328a:	61fb      	str	r3, [r7, #28]
 800328c:	e004      	b.n	8003298 <xTaskCheckForTimeOut+0xb8>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 800328e:	683b      	ldr	r3, [r7, #0]
 8003290:	2200      	movs	r2, #0
 8003292:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 8003294:	2301      	movs	r3, #1
 8003296:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 8003298:	f000 fd52 	bl	8003d40 <vPortExitCritical>

    return xReturn;
 800329c:	69fb      	ldr	r3, [r7, #28]
}
 800329e:	4618      	mov	r0, r3
 80032a0:	3720      	adds	r7, #32
 80032a2:	46bd      	mov	sp, r7
 80032a4:	bd80      	pop	{r7, pc}
 80032a6:	bf00      	nop
 80032a8:	200001f4 	.word	0x200001f4
 80032ac:	20000208 	.word	0x20000208

080032b0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80032b0:	b480      	push	{r7}
 80032b2:	af00      	add	r7, sp, #0
    xYieldPending = pdTRUE;
 80032b4:	4b03      	ldr	r3, [pc, #12]	@ (80032c4 <vTaskMissedYield+0x14>)
 80032b6:	2201      	movs	r2, #1
 80032b8:	601a      	str	r2, [r3, #0]
}
 80032ba:	bf00      	nop
 80032bc:	46bd      	mov	sp, r7
 80032be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c2:	4770      	bx	lr
 80032c4:	20000204 	.word	0x20000204

080032c8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80032c8:	b580      	push	{r7, lr}
 80032ca:	b082      	sub	sp, #8
 80032cc:	af00      	add	r7, sp, #0
 80032ce:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 80032d0:	f000 f84c 	bl	800336c <prvCheckTasksWaitingTermination>
        {
            /* If we are not using preemption we keep forcing a task switch to
             * see if any other task has become available.  If we are using
             * preemption we don't need to do this as any task becoming available
             * will automatically get the processor anyway. */
            taskYIELD();
 80032d4:	4b04      	ldr	r3, [pc, #16]	@ (80032e8 <prvIdleTask+0x20>)
 80032d6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80032da:	601a      	str	r2, [r3, #0]
 80032dc:	f3bf 8f4f 	dsb	sy
 80032e0:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 80032e4:	bf00      	nop
 80032e6:	e7f3      	b.n	80032d0 <prvIdleTask+0x8>
 80032e8:	e000ed04 	.word	0xe000ed04

080032ec <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80032ec:	b580      	push	{r7, lr}
 80032ee:	b082      	sub	sp, #8
 80032f0:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80032f2:	2300      	movs	r3, #0
 80032f4:	607b      	str	r3, [r7, #4]
 80032f6:	e00c      	b.n	8003312 <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80032f8:	687a      	ldr	r2, [r7, #4]
 80032fa:	4613      	mov	r3, r2
 80032fc:	009b      	lsls	r3, r3, #2
 80032fe:	4413      	add	r3, r2
 8003300:	009b      	lsls	r3, r3, #2
 8003302:	4a12      	ldr	r2, [pc, #72]	@ (800334c <prvInitialiseTaskLists+0x60>)
 8003304:	4413      	add	r3, r2
 8003306:	4618      	mov	r0, r3
 8003308:	f7fe fe94 	bl	8002034 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	3301      	adds	r3, #1
 8003310:	607b      	str	r3, [r7, #4]
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	2b04      	cmp	r3, #4
 8003316:	d9ef      	bls.n	80032f8 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8003318:	480d      	ldr	r0, [pc, #52]	@ (8003350 <prvInitialiseTaskLists+0x64>)
 800331a:	f7fe fe8b 	bl	8002034 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 800331e:	480d      	ldr	r0, [pc, #52]	@ (8003354 <prvInitialiseTaskLists+0x68>)
 8003320:	f7fe fe88 	bl	8002034 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8003324:	480c      	ldr	r0, [pc, #48]	@ (8003358 <prvInitialiseTaskLists+0x6c>)
 8003326:	f7fe fe85 	bl	8002034 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
    {
        vListInitialise( &xTasksWaitingTermination );
 800332a:	480c      	ldr	r0, [pc, #48]	@ (800335c <prvInitialiseTaskLists+0x70>)
 800332c:	f7fe fe82 	bl	8002034 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        vListInitialise( &xSuspendedTaskList );
 8003330:	480b      	ldr	r0, [pc, #44]	@ (8003360 <prvInitialiseTaskLists+0x74>)
 8003332:	f7fe fe7f 	bl	8002034 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 8003336:	4b0b      	ldr	r3, [pc, #44]	@ (8003364 <prvInitialiseTaskLists+0x78>)
 8003338:	4a05      	ldr	r2, [pc, #20]	@ (8003350 <prvInitialiseTaskLists+0x64>)
 800333a:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800333c:	4b0a      	ldr	r3, [pc, #40]	@ (8003368 <prvInitialiseTaskLists+0x7c>)
 800333e:	4a05      	ldr	r2, [pc, #20]	@ (8003354 <prvInitialiseTaskLists+0x68>)
 8003340:	601a      	str	r2, [r3, #0]
}
 8003342:	bf00      	nop
 8003344:	3708      	adds	r7, #8
 8003346:	46bd      	mov	sp, r7
 8003348:	bd80      	pop	{r7, pc}
 800334a:	bf00      	nop
 800334c:	2000011c 	.word	0x2000011c
 8003350:	20000180 	.word	0x20000180
 8003354:	20000194 	.word	0x20000194
 8003358:	200001b0 	.word	0x200001b0
 800335c:	200001c4 	.word	0x200001c4
 8003360:	200001dc 	.word	0x200001dc
 8003364:	200001a8 	.word	0x200001a8
 8003368:	200001ac 	.word	0x200001ac

0800336c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800336c:	b580      	push	{r7, lr}
 800336e:	b082      	sub	sp, #8
 8003370:	af00      	add	r7, sp, #0
    {
        TCB_t * pxTCB;

        /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
         * being called too often in the idle task. */
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003372:	e019      	b.n	80033a8 <prvCheckTasksWaitingTermination+0x3c>
        {
            taskENTER_CRITICAL();
 8003374:	f000 fcb2 	bl	8003cdc <vPortEnterCritical>
            {
                pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003378:	4b10      	ldr	r3, [pc, #64]	@ (80033bc <prvCheckTasksWaitingTermination+0x50>)
 800337a:	68db      	ldr	r3, [r3, #12]
 800337c:	68db      	ldr	r3, [r3, #12]
 800337e:	607b      	str	r3, [r7, #4]
                ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	3304      	adds	r3, #4
 8003384:	4618      	mov	r0, r3
 8003386:	f7fe febb 	bl	8002100 <uxListRemove>
                --uxCurrentNumberOfTasks;
 800338a:	4b0d      	ldr	r3, [pc, #52]	@ (80033c0 <prvCheckTasksWaitingTermination+0x54>)
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	3b01      	subs	r3, #1
 8003390:	4a0b      	ldr	r2, [pc, #44]	@ (80033c0 <prvCheckTasksWaitingTermination+0x54>)
 8003392:	6013      	str	r3, [r2, #0]
                --uxDeletedTasksWaitingCleanUp;
 8003394:	4b0b      	ldr	r3, [pc, #44]	@ (80033c4 <prvCheckTasksWaitingTermination+0x58>)
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	3b01      	subs	r3, #1
 800339a:	4a0a      	ldr	r2, [pc, #40]	@ (80033c4 <prvCheckTasksWaitingTermination+0x58>)
 800339c:	6013      	str	r3, [r2, #0]
            }
            taskEXIT_CRITICAL();
 800339e:	f000 fccf 	bl	8003d40 <vPortExitCritical>

            prvDeleteTCB( pxTCB );
 80033a2:	6878      	ldr	r0, [r7, #4]
 80033a4:	f000 f810 	bl	80033c8 <prvDeleteTCB>
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80033a8:	4b06      	ldr	r3, [pc, #24]	@ (80033c4 <prvCheckTasksWaitingTermination+0x58>)
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d1e1      	bne.n	8003374 <prvCheckTasksWaitingTermination+0x8>
        }
    }
    #endif /* INCLUDE_vTaskDelete */
}
 80033b0:	bf00      	nop
 80033b2:	bf00      	nop
 80033b4:	3708      	adds	r7, #8
 80033b6:	46bd      	mov	sp, r7
 80033b8:	bd80      	pop	{r7, pc}
 80033ba:	bf00      	nop
 80033bc:	200001c4 	.word	0x200001c4
 80033c0:	200001f0 	.word	0x200001f0
 80033c4:	200001d8 	.word	0x200001d8

080033c8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 80033c8:	b580      	push	{r7, lr}
 80033ca:	b082      	sub	sp, #8
 80033cc:	af00      	add	r7, sp, #0
 80033ce:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
        {
            /* The task can only have been allocated dynamically - free both
             * the stack and TCB. */
            vPortFreeStack( pxTCB->pxStack );
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033d4:	4618      	mov	r0, r3
 80033d6:	f000 fe25 	bl	8004024 <vPortFree>
            vPortFree( pxTCB );
 80033da:	6878      	ldr	r0, [r7, #4]
 80033dc:	f000 fe22 	bl	8004024 <vPortFree>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 80033e0:	bf00      	nop
 80033e2:	3708      	adds	r7, #8
 80033e4:	46bd      	mov	sp, r7
 80033e6:	bd80      	pop	{r7, pc}

080033e8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80033e8:	b480      	push	{r7}
 80033ea:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80033ec:	4b0a      	ldr	r3, [pc, #40]	@ (8003418 <prvResetNextTaskUnblockTime+0x30>)
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d104      	bne.n	8003400 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 80033f6:	4b09      	ldr	r3, [pc, #36]	@ (800341c <prvResetNextTaskUnblockTime+0x34>)
 80033f8:	f04f 32ff 	mov.w	r2, #4294967295
 80033fc:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 80033fe:	e005      	b.n	800340c <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8003400:	4b05      	ldr	r3, [pc, #20]	@ (8003418 <prvResetNextTaskUnblockTime+0x30>)
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	68db      	ldr	r3, [r3, #12]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	4a04      	ldr	r2, [pc, #16]	@ (800341c <prvResetNextTaskUnblockTime+0x34>)
 800340a:	6013      	str	r3, [r2, #0]
}
 800340c:	bf00      	nop
 800340e:	46bd      	mov	sp, r7
 8003410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003414:	4770      	bx	lr
 8003416:	bf00      	nop
 8003418:	200001a8 	.word	0x200001a8
 800341c:	20000210 	.word	0x20000210

08003420 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 8003420:	b480      	push	{r7}
 8003422:	b083      	sub	sp, #12
 8003424:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        if( xSchedulerRunning == pdFALSE )
 8003426:	4b0b      	ldr	r3, [pc, #44]	@ (8003454 <xTaskGetSchedulerState+0x34>)
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	2b00      	cmp	r3, #0
 800342c:	d102      	bne.n	8003434 <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 800342e:	2301      	movs	r3, #1
 8003430:	607b      	str	r3, [r7, #4]
 8003432:	e008      	b.n	8003446 <xTaskGetSchedulerState+0x26>
        }
        else
        {
            if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003434:	4b08      	ldr	r3, [pc, #32]	@ (8003458 <xTaskGetSchedulerState+0x38>)
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	2b00      	cmp	r3, #0
 800343a:	d102      	bne.n	8003442 <xTaskGetSchedulerState+0x22>
            {
                xReturn = taskSCHEDULER_RUNNING;
 800343c:	2302      	movs	r3, #2
 800343e:	607b      	str	r3, [r7, #4]
 8003440:	e001      	b.n	8003446 <xTaskGetSchedulerState+0x26>
            }
            else
            {
                xReturn = taskSCHEDULER_SUSPENDED;
 8003442:	2300      	movs	r3, #0
 8003444:	607b      	str	r3, [r7, #4]
            }
        }

        return xReturn;
 8003446:	687b      	ldr	r3, [r7, #4]
    }
 8003448:	4618      	mov	r0, r3
 800344a:	370c      	adds	r7, #12
 800344c:	46bd      	mov	sp, r7
 800344e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003452:	4770      	bx	lr
 8003454:	200001fc 	.word	0x200001fc
 8003458:	20000218 	.word	0x20000218

0800345c <prvAddCurrentTaskToDelayedList>:
#endif /* if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( INCLUDE_xTaskGetIdleTaskHandle == 1 ) ) */
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 800345c:	b580      	push	{r7, lr}
 800345e:	b086      	sub	sp, #24
 8003460:	af00      	add	r7, sp, #0
 8003462:	6078      	str	r0, [r7, #4]
 8003464:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 8003466:	4b36      	ldr	r3, [pc, #216]	@ (8003540 <prvAddCurrentTaskToDelayedList+0xe4>)
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	617b      	str	r3, [r7, #20]
    }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800346c:	4b35      	ldr	r3, [pc, #212]	@ (8003544 <prvAddCurrentTaskToDelayedList+0xe8>)
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	3304      	adds	r3, #4
 8003472:	4618      	mov	r0, r3
 8003474:	f7fe fe44 	bl	8002100 <uxListRemove>
 8003478:	4603      	mov	r3, r0
 800347a:	2b00      	cmp	r3, #0
 800347c:	d10b      	bne.n	8003496 <prvAddCurrentTaskToDelayedList+0x3a>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800347e:	4b31      	ldr	r3, [pc, #196]	@ (8003544 <prvAddCurrentTaskToDelayedList+0xe8>)
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003484:	2201      	movs	r2, #1
 8003486:	fa02 f303 	lsl.w	r3, r2, r3
 800348a:	43da      	mvns	r2, r3
 800348c:	4b2e      	ldr	r3, [pc, #184]	@ (8003548 <prvAddCurrentTaskToDelayedList+0xec>)
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	4013      	ands	r3, r2
 8003492:	4a2d      	ldr	r2, [pc, #180]	@ (8003548 <prvAddCurrentTaskToDelayedList+0xec>)
 8003494:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	f1b3 3fff 	cmp.w	r3, #4294967295
 800349c:	d124      	bne.n	80034e8 <prvAddCurrentTaskToDelayedList+0x8c>
 800349e:	683b      	ldr	r3, [r7, #0]
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d021      	beq.n	80034e8 <prvAddCurrentTaskToDelayedList+0x8c>
        {
            /* Add the task to the suspended task list instead of a delayed task
             * list to ensure it is not woken by a timing event.  It will block
             * indefinitely. */
            listINSERT_END( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80034a4:	4b29      	ldr	r3, [pc, #164]	@ (800354c <prvAddCurrentTaskToDelayedList+0xf0>)
 80034a6:	685b      	ldr	r3, [r3, #4]
 80034a8:	613b      	str	r3, [r7, #16]
 80034aa:	4b26      	ldr	r3, [pc, #152]	@ (8003544 <prvAddCurrentTaskToDelayedList+0xe8>)
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	693a      	ldr	r2, [r7, #16]
 80034b0:	609a      	str	r2, [r3, #8]
 80034b2:	4b24      	ldr	r3, [pc, #144]	@ (8003544 <prvAddCurrentTaskToDelayedList+0xe8>)
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	693a      	ldr	r2, [r7, #16]
 80034b8:	6892      	ldr	r2, [r2, #8]
 80034ba:	60da      	str	r2, [r3, #12]
 80034bc:	4b21      	ldr	r3, [pc, #132]	@ (8003544 <prvAddCurrentTaskToDelayedList+0xe8>)
 80034be:	681a      	ldr	r2, [r3, #0]
 80034c0:	693b      	ldr	r3, [r7, #16]
 80034c2:	689b      	ldr	r3, [r3, #8]
 80034c4:	3204      	adds	r2, #4
 80034c6:	605a      	str	r2, [r3, #4]
 80034c8:	4b1e      	ldr	r3, [pc, #120]	@ (8003544 <prvAddCurrentTaskToDelayedList+0xe8>)
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	1d1a      	adds	r2, r3, #4
 80034ce:	693b      	ldr	r3, [r7, #16]
 80034d0:	609a      	str	r2, [r3, #8]
 80034d2:	4b1c      	ldr	r3, [pc, #112]	@ (8003544 <prvAddCurrentTaskToDelayedList+0xe8>)
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	4a1d      	ldr	r2, [pc, #116]	@ (800354c <prvAddCurrentTaskToDelayedList+0xf0>)
 80034d8:	615a      	str	r2, [r3, #20]
 80034da:	4b1c      	ldr	r3, [pc, #112]	@ (800354c <prvAddCurrentTaskToDelayedList+0xf0>)
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	3301      	adds	r3, #1
 80034e0:	4a1a      	ldr	r2, [pc, #104]	@ (800354c <prvAddCurrentTaskToDelayedList+0xf0>)
 80034e2:	6013      	str	r3, [r2, #0]
 80034e4:	bf00      	nop

        /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
        ( void ) xCanBlockIndefinitely;
    }
    #endif /* INCLUDE_vTaskSuspend */
}
 80034e6:	e026      	b.n	8003536 <prvAddCurrentTaskToDelayedList+0xda>
            xTimeToWake = xConstTickCount + xTicksToWait;
 80034e8:	697a      	ldr	r2, [r7, #20]
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	4413      	add	r3, r2
 80034ee:	60fb      	str	r3, [r7, #12]
            listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80034f0:	4b14      	ldr	r3, [pc, #80]	@ (8003544 <prvAddCurrentTaskToDelayedList+0xe8>)
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	68fa      	ldr	r2, [r7, #12]
 80034f6:	605a      	str	r2, [r3, #4]
            if( xTimeToWake < xConstTickCount )
 80034f8:	68fa      	ldr	r2, [r7, #12]
 80034fa:	697b      	ldr	r3, [r7, #20]
 80034fc:	429a      	cmp	r2, r3
 80034fe:	d209      	bcs.n	8003514 <prvAddCurrentTaskToDelayedList+0xb8>
                vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003500:	4b13      	ldr	r3, [pc, #76]	@ (8003550 <prvAddCurrentTaskToDelayedList+0xf4>)
 8003502:	681a      	ldr	r2, [r3, #0]
 8003504:	4b0f      	ldr	r3, [pc, #60]	@ (8003544 <prvAddCurrentTaskToDelayedList+0xe8>)
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	3304      	adds	r3, #4
 800350a:	4619      	mov	r1, r3
 800350c:	4610      	mov	r0, r2
 800350e:	f7fe fdbe 	bl	800208e <vListInsert>
}
 8003512:	e010      	b.n	8003536 <prvAddCurrentTaskToDelayedList+0xda>
                vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003514:	4b0f      	ldr	r3, [pc, #60]	@ (8003554 <prvAddCurrentTaskToDelayedList+0xf8>)
 8003516:	681a      	ldr	r2, [r3, #0]
 8003518:	4b0a      	ldr	r3, [pc, #40]	@ (8003544 <prvAddCurrentTaskToDelayedList+0xe8>)
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	3304      	adds	r3, #4
 800351e:	4619      	mov	r1, r3
 8003520:	4610      	mov	r0, r2
 8003522:	f7fe fdb4 	bl	800208e <vListInsert>
                if( xTimeToWake < xNextTaskUnblockTime )
 8003526:	4b0c      	ldr	r3, [pc, #48]	@ (8003558 <prvAddCurrentTaskToDelayedList+0xfc>)
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	68fa      	ldr	r2, [r7, #12]
 800352c:	429a      	cmp	r2, r3
 800352e:	d202      	bcs.n	8003536 <prvAddCurrentTaskToDelayedList+0xda>
                    xNextTaskUnblockTime = xTimeToWake;
 8003530:	4a09      	ldr	r2, [pc, #36]	@ (8003558 <prvAddCurrentTaskToDelayedList+0xfc>)
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	6013      	str	r3, [r2, #0]
}
 8003536:	bf00      	nop
 8003538:	3718      	adds	r7, #24
 800353a:	46bd      	mov	sp, r7
 800353c:	bd80      	pop	{r7, pc}
 800353e:	bf00      	nop
 8003540:	200001f4 	.word	0x200001f4
 8003544:	20000118 	.word	0x20000118
 8003548:	200001f8 	.word	0x200001f8
 800354c:	200001dc 	.word	0x200001dc
 8003550:	200001ac 	.word	0x200001ac
 8003554:	200001a8 	.word	0x200001a8
 8003558:	20000210 	.word	0x20000210

0800355c <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 800355c:	b580      	push	{r7, lr}
 800355e:	b084      	sub	sp, #16
 8003560:	af02      	add	r7, sp, #8
        BaseType_t xReturn = pdFAIL;
 8003562:	2300      	movs	r3, #0
 8003564:	607b      	str	r3, [r7, #4]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 8003566:	f000 fa4f 	bl	8003a08 <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 800356a:	4b12      	ldr	r3, [pc, #72]	@ (80035b4 <xTimerCreateTimerTask+0x58>)
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	2b00      	cmp	r3, #0
 8003570:	d00b      	beq.n	800358a <xTimerCreateTimerTask+0x2e>
                    xReturn = pdPASS;
                }
            }
            #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
            {
                xReturn = xTaskCreate( prvTimerTask,
 8003572:	4b11      	ldr	r3, [pc, #68]	@ (80035b8 <xTimerCreateTimerTask+0x5c>)
 8003574:	9301      	str	r3, [sp, #4]
 8003576:	2302      	movs	r3, #2
 8003578:	9300      	str	r3, [sp, #0]
 800357a:	2300      	movs	r3, #0
 800357c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8003580:	490e      	ldr	r1, [pc, #56]	@ (80035bc <xTimerCreateTimerTask+0x60>)
 8003582:	480f      	ldr	r0, [pc, #60]	@ (80035c0 <xTimerCreateTimerTask+0x64>)
 8003584:	f7ff f8c6 	bl	8002714 <xTaskCreate>
 8003588:	6078      	str	r0, [r7, #4]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	2b00      	cmp	r3, #0
 800358e:	d10b      	bne.n	80035a8 <xTimerCreateTimerTask+0x4c>
        __asm volatile
 8003590:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003594:	f383 8811 	msr	BASEPRI, r3
 8003598:	f3bf 8f6f 	isb	sy
 800359c:	f3bf 8f4f 	dsb	sy
 80035a0:	603b      	str	r3, [r7, #0]
    }
 80035a2:	bf00      	nop
 80035a4:	bf00      	nop
 80035a6:	e7fd      	b.n	80035a4 <xTimerCreateTimerTask+0x48>
        return xReturn;
 80035a8:	687b      	ldr	r3, [r7, #4]
    }
 80035aa:	4618      	mov	r0, r3
 80035ac:	3708      	adds	r7, #8
 80035ae:	46bd      	mov	sp, r7
 80035b0:	bd80      	pop	{r7, pc}
 80035b2:	bf00      	nop
 80035b4:	2000024c 	.word	0x2000024c
 80035b8:	20000250 	.word	0x20000250
 80035bc:	08004c30 	.word	0x08004c30
 80035c0:	08003669 	.word	0x08003669

080035c4 <prvReloadTimer>:
/*-----------------------------------------------------------*/

    static void prvReloadTimer( Timer_t * const pxTimer,
                                TickType_t xExpiredTime,
                                const TickType_t xTimeNow )
    {
 80035c4:	b580      	push	{r7, lr}
 80035c6:	b084      	sub	sp, #16
 80035c8:	af00      	add	r7, sp, #0
 80035ca:	60f8      	str	r0, [r7, #12]
 80035cc:	60b9      	str	r1, [r7, #8]
 80035ce:	607a      	str	r2, [r7, #4]
        /* Insert the timer into the appropriate list for the next expiry time.
         * If the next expiry time has already passed, advance the expiry time,
         * call the callback function, and try again. */
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 80035d0:	e008      	b.n	80035e4 <prvReloadTimer+0x20>
        {
            /* Advance the expiry time. */
            xExpiredTime += pxTimer->xTimerPeriodInTicks;
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	699b      	ldr	r3, [r3, #24]
 80035d6:	68ba      	ldr	r2, [r7, #8]
 80035d8:	4413      	add	r3, r2
 80035da:	60bb      	str	r3, [r7, #8]

            /* Call the timer callback. */
            traceTIMER_EXPIRED( pxTimer );
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	6a1b      	ldr	r3, [r3, #32]
 80035e0:	68f8      	ldr	r0, [r7, #12]
 80035e2:	4798      	blx	r3
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	699a      	ldr	r2, [r3, #24]
 80035e8:	68bb      	ldr	r3, [r7, #8]
 80035ea:	18d1      	adds	r1, r2, r3
 80035ec:	68bb      	ldr	r3, [r7, #8]
 80035ee:	687a      	ldr	r2, [r7, #4]
 80035f0:	68f8      	ldr	r0, [r7, #12]
 80035f2:	f000 f8df 	bl	80037b4 <prvInsertTimerInActiveList>
 80035f6:	4603      	mov	r3, r0
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d1ea      	bne.n	80035d2 <prvReloadTimer+0xe>
        }
    }
 80035fc:	bf00      	nop
 80035fe:	bf00      	nop
 8003600:	3710      	adds	r7, #16
 8003602:	46bd      	mov	sp, r7
 8003604:	bd80      	pop	{r7, pc}
	...

08003608 <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 8003608:	b580      	push	{r7, lr}
 800360a:	b084      	sub	sp, #16
 800360c:	af00      	add	r7, sp, #0
 800360e:	6078      	str	r0, [r7, #4]
 8003610:	6039      	str	r1, [r7, #0]
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003612:	4b14      	ldr	r3, [pc, #80]	@ (8003664 <prvProcessExpiredTimer+0x5c>)
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	68db      	ldr	r3, [r3, #12]
 8003618:	68db      	ldr	r3, [r3, #12]
 800361a:	60fb      	str	r3, [r7, #12]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	3304      	adds	r3, #4
 8003620:	4618      	mov	r0, r3
 8003622:	f7fe fd6d 	bl	8002100 <uxListRemove>

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800362c:	f003 0304 	and.w	r3, r3, #4
 8003630:	2b00      	cmp	r3, #0
 8003632:	d005      	beq.n	8003640 <prvProcessExpiredTimer+0x38>
        {
            prvReloadTimer( pxTimer, xNextExpireTime, xTimeNow );
 8003634:	683a      	ldr	r2, [r7, #0]
 8003636:	6879      	ldr	r1, [r7, #4]
 8003638:	68f8      	ldr	r0, [r7, #12]
 800363a:	f7ff ffc3 	bl	80035c4 <prvReloadTimer>
 800363e:	e008      	b.n	8003652 <prvProcessExpiredTimer+0x4a>
        }
        else
        {
            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003646:	f023 0301 	bic.w	r3, r3, #1
 800364a:	b2da      	uxtb	r2, r3
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
        }

        /* Call the timer callback. */
        traceTIMER_EXPIRED( pxTimer );
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	6a1b      	ldr	r3, [r3, #32]
 8003656:	68f8      	ldr	r0, [r7, #12]
 8003658:	4798      	blx	r3
    }
 800365a:	bf00      	nop
 800365c:	3710      	adds	r7, #16
 800365e:	46bd      	mov	sp, r7
 8003660:	bd80      	pop	{r7, pc}
 8003662:	bf00      	nop
 8003664:	20000244 	.word	0x20000244

08003668 <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 8003668:	b580      	push	{r7, lr}
 800366a:	b084      	sub	sp, #16
 800366c:	af00      	add	r7, sp, #0
 800366e:	6078      	str	r0, [r7, #4]

        for( ; ; )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8003670:	f107 0308 	add.w	r3, r7, #8
 8003674:	4618      	mov	r0, r3
 8003676:	f000 f859 	bl	800372c <prvGetNextExpireTime>
 800367a:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800367c:	68bb      	ldr	r3, [r7, #8]
 800367e:	4619      	mov	r1, r3
 8003680:	68f8      	ldr	r0, [r7, #12]
 8003682:	f000 f805 	bl	8003690 <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 8003686:	f000 f8d7 	bl	8003838 <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800368a:	bf00      	nop
 800368c:	e7f0      	b.n	8003670 <prvTimerTask+0x8>
	...

08003690 <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 8003690:	b580      	push	{r7, lr}
 8003692:	b084      	sub	sp, #16
 8003694:	af00      	add	r7, sp, #0
 8003696:	6078      	str	r0, [r7, #4]
 8003698:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 800369a:	f7ff f9eb 	bl	8002a74 <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800369e:	f107 0308 	add.w	r3, r7, #8
 80036a2:	4618      	mov	r0, r3
 80036a4:	f000 f866 	bl	8003774 <prvSampleTimeNow>
 80036a8:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 80036aa:	68bb      	ldr	r3, [r7, #8]
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d130      	bne.n	8003712 <prvProcessTimerOrBlockTask+0x82>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80036b0:	683b      	ldr	r3, [r7, #0]
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d10a      	bne.n	80036cc <prvProcessTimerOrBlockTask+0x3c>
 80036b6:	687a      	ldr	r2, [r7, #4]
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	429a      	cmp	r2, r3
 80036bc:	d806      	bhi.n	80036cc <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 80036be:	f7ff f9e7 	bl	8002a90 <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80036c2:	68f9      	ldr	r1, [r7, #12]
 80036c4:	6878      	ldr	r0, [r7, #4]
 80036c6:	f7ff ff9f 	bl	8003608 <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 80036ca:	e024      	b.n	8003716 <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 80036cc:	683b      	ldr	r3, [r7, #0]
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d008      	beq.n	80036e4 <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80036d2:	4b13      	ldr	r3, [pc, #76]	@ (8003720 <prvProcessTimerOrBlockTask+0x90>)
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d101      	bne.n	80036e0 <prvProcessTimerOrBlockTask+0x50>
 80036dc:	2301      	movs	r3, #1
 80036de:	e000      	b.n	80036e2 <prvProcessTimerOrBlockTask+0x52>
 80036e0:	2300      	movs	r3, #0
 80036e2:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80036e4:	4b0f      	ldr	r3, [pc, #60]	@ (8003724 <prvProcessTimerOrBlockTask+0x94>)
 80036e6:	6818      	ldr	r0, [r3, #0]
 80036e8:	687a      	ldr	r2, [r7, #4]
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	1ad3      	subs	r3, r2, r3
 80036ee:	683a      	ldr	r2, [r7, #0]
 80036f0:	4619      	mov	r1, r3
 80036f2:	f7fe ffdb 	bl	80026ac <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 80036f6:	f7ff f9cb 	bl	8002a90 <xTaskResumeAll>
 80036fa:	4603      	mov	r3, r0
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d10a      	bne.n	8003716 <prvProcessTimerOrBlockTask+0x86>
                        portYIELD_WITHIN_API();
 8003700:	4b09      	ldr	r3, [pc, #36]	@ (8003728 <prvProcessTimerOrBlockTask+0x98>)
 8003702:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003706:	601a      	str	r2, [r3, #0]
 8003708:	f3bf 8f4f 	dsb	sy
 800370c:	f3bf 8f6f 	isb	sy
    }
 8003710:	e001      	b.n	8003716 <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 8003712:	f7ff f9bd 	bl	8002a90 <xTaskResumeAll>
    }
 8003716:	bf00      	nop
 8003718:	3710      	adds	r7, #16
 800371a:	46bd      	mov	sp, r7
 800371c:	bd80      	pop	{r7, pc}
 800371e:	bf00      	nop
 8003720:	20000248 	.word	0x20000248
 8003724:	2000024c 	.word	0x2000024c
 8003728:	e000ed04 	.word	0xe000ed04

0800372c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 800372c:	b480      	push	{r7}
 800372e:	b085      	sub	sp, #20
 8003730:	af00      	add	r7, sp, #0
 8003732:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8003734:	4b0e      	ldr	r3, [pc, #56]	@ (8003770 <prvGetNextExpireTime+0x44>)
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	2b00      	cmp	r3, #0
 800373c:	d101      	bne.n	8003742 <prvGetNextExpireTime+0x16>
 800373e:	2201      	movs	r2, #1
 8003740:	e000      	b.n	8003744 <prvGetNextExpireTime+0x18>
 8003742:	2200      	movs	r2, #0
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	2b00      	cmp	r3, #0
 800374e:	d105      	bne.n	800375c <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003750:	4b07      	ldr	r3, [pc, #28]	@ (8003770 <prvGetNextExpireTime+0x44>)
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	68db      	ldr	r3, [r3, #12]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	60fb      	str	r3, [r7, #12]
 800375a:	e001      	b.n	8003760 <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 800375c:	2300      	movs	r3, #0
 800375e:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 8003760:	68fb      	ldr	r3, [r7, #12]
    }
 8003762:	4618      	mov	r0, r3
 8003764:	3714      	adds	r7, #20
 8003766:	46bd      	mov	sp, r7
 8003768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800376c:	4770      	bx	lr
 800376e:	bf00      	nop
 8003770:	20000244 	.word	0x20000244

08003774 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 8003774:	b580      	push	{r7, lr}
 8003776:	b084      	sub	sp, #16
 8003778:	af00      	add	r7, sp, #0
 800377a:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

        xTimeNow = xTaskGetTickCount();
 800377c:	f7ff fa76 	bl	8002c6c <xTaskGetTickCount>
 8003780:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 8003782:	4b0b      	ldr	r3, [pc, #44]	@ (80037b0 <prvSampleTimeNow+0x3c>)
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	68fa      	ldr	r2, [r7, #12]
 8003788:	429a      	cmp	r2, r3
 800378a:	d205      	bcs.n	8003798 <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 800378c:	f000 f916 	bl	80039bc <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	2201      	movs	r2, #1
 8003794:	601a      	str	r2, [r3, #0]
 8003796:	e002      	b.n	800379e <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	2200      	movs	r2, #0
 800379c:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 800379e:	4a04      	ldr	r2, [pc, #16]	@ (80037b0 <prvSampleTimeNow+0x3c>)
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 80037a4:	68fb      	ldr	r3, [r7, #12]
    }
 80037a6:	4618      	mov	r0, r3
 80037a8:	3710      	adds	r7, #16
 80037aa:	46bd      	mov	sp, r7
 80037ac:	bd80      	pop	{r7, pc}
 80037ae:	bf00      	nop
 80037b0:	20000254 	.word	0x20000254

080037b4 <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 80037b4:	b580      	push	{r7, lr}
 80037b6:	b086      	sub	sp, #24
 80037b8:	af00      	add	r7, sp, #0
 80037ba:	60f8      	str	r0, [r7, #12]
 80037bc:	60b9      	str	r1, [r7, #8]
 80037be:	607a      	str	r2, [r7, #4]
 80037c0:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 80037c2:	2300      	movs	r3, #0
 80037c4:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	68ba      	ldr	r2, [r7, #8]
 80037ca:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	68fa      	ldr	r2, [r7, #12]
 80037d0:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 80037d2:	68ba      	ldr	r2, [r7, #8]
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	429a      	cmp	r2, r3
 80037d8:	d812      	bhi.n	8003800 <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80037da:	687a      	ldr	r2, [r7, #4]
 80037dc:	683b      	ldr	r3, [r7, #0]
 80037de:	1ad2      	subs	r2, r2, r3
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	699b      	ldr	r3, [r3, #24]
 80037e4:	429a      	cmp	r2, r3
 80037e6:	d302      	bcc.n	80037ee <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 80037e8:	2301      	movs	r3, #1
 80037ea:	617b      	str	r3, [r7, #20]
 80037ec:	e01b      	b.n	8003826 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80037ee:	4b10      	ldr	r3, [pc, #64]	@ (8003830 <prvInsertTimerInActiveList+0x7c>)
 80037f0:	681a      	ldr	r2, [r3, #0]
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	3304      	adds	r3, #4
 80037f6:	4619      	mov	r1, r3
 80037f8:	4610      	mov	r0, r2
 80037fa:	f7fe fc48 	bl	800208e <vListInsert>
 80037fe:	e012      	b.n	8003826 <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8003800:	687a      	ldr	r2, [r7, #4]
 8003802:	683b      	ldr	r3, [r7, #0]
 8003804:	429a      	cmp	r2, r3
 8003806:	d206      	bcs.n	8003816 <prvInsertTimerInActiveList+0x62>
 8003808:	68ba      	ldr	r2, [r7, #8]
 800380a:	683b      	ldr	r3, [r7, #0]
 800380c:	429a      	cmp	r2, r3
 800380e:	d302      	bcc.n	8003816 <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 8003810:	2301      	movs	r3, #1
 8003812:	617b      	str	r3, [r7, #20]
 8003814:	e007      	b.n	8003826 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8003816:	4b07      	ldr	r3, [pc, #28]	@ (8003834 <prvInsertTimerInActiveList+0x80>)
 8003818:	681a      	ldr	r2, [r3, #0]
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	3304      	adds	r3, #4
 800381e:	4619      	mov	r1, r3
 8003820:	4610      	mov	r0, r2
 8003822:	f7fe fc34 	bl	800208e <vListInsert>
            }
        }

        return xProcessTimerNow;
 8003826:	697b      	ldr	r3, [r7, #20]
    }
 8003828:	4618      	mov	r0, r3
 800382a:	3718      	adds	r7, #24
 800382c:	46bd      	mov	sp, r7
 800382e:	bd80      	pop	{r7, pc}
 8003830:	20000248 	.word	0x20000248
 8003834:	20000244 	.word	0x20000244

08003838 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 8003838:	b580      	push	{r7, lr}
 800383a:	b088      	sub	sp, #32
 800383c:	af00      	add	r7, sp, #0
        DaemonTaskMessage_t xMessage;
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800383e:	e0a9      	b.n	8003994 <prvProcessReceivedCommands+0x15c>
            }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8003840:	68bb      	ldr	r3, [r7, #8]
 8003842:	2b00      	cmp	r3, #0
 8003844:	f2c0 80a6 	blt.w	8003994 <prvProcessReceivedCommands+0x15c>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8003848:	693b      	ldr	r3, [r7, #16]
 800384a:	61fb      	str	r3, [r7, #28]

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800384c:	69fb      	ldr	r3, [r7, #28]
 800384e:	695b      	ldr	r3, [r3, #20]
 8003850:	2b00      	cmp	r3, #0
 8003852:	d004      	beq.n	800385e <prvProcessReceivedCommands+0x26>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003854:	69fb      	ldr	r3, [r7, #28]
 8003856:	3304      	adds	r3, #4
 8003858:	4618      	mov	r0, r3
 800385a:	f7fe fc51 	bl	8002100 <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800385e:	1d3b      	adds	r3, r7, #4
 8003860:	4618      	mov	r0, r3
 8003862:	f7ff ff87 	bl	8003774 <prvSampleTimeNow>
 8003866:	61b8      	str	r0, [r7, #24]

                switch( xMessage.xMessageID )
 8003868:	68bb      	ldr	r3, [r7, #8]
 800386a:	3b01      	subs	r3, #1
 800386c:	2b08      	cmp	r3, #8
 800386e:	f200 808e 	bhi.w	800398e <prvProcessReceivedCommands+0x156>
 8003872:	a201      	add	r2, pc, #4	@ (adr r2, 8003878 <prvProcessReceivedCommands+0x40>)
 8003874:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003878:	0800389d 	.word	0x0800389d
 800387c:	0800389d 	.word	0x0800389d
 8003880:	08003905 	.word	0x08003905
 8003884:	08003919 	.word	0x08003919
 8003888:	08003965 	.word	0x08003965
 800388c:	0800389d 	.word	0x0800389d
 8003890:	0800389d 	.word	0x0800389d
 8003894:	08003905 	.word	0x08003905
 8003898:	08003919 	.word	0x08003919
                    case tmrCOMMAND_START:
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800389c:	69fb      	ldr	r3, [r7, #28]
 800389e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80038a2:	f043 0301 	orr.w	r3, r3, #1
 80038a6:	b2da      	uxtb	r2, r3
 80038a8:	69fb      	ldr	r3, [r7, #28]
 80038aa:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80038ae:	68fa      	ldr	r2, [r7, #12]
 80038b0:	69fb      	ldr	r3, [r7, #28]
 80038b2:	699b      	ldr	r3, [r3, #24]
 80038b4:	18d1      	adds	r1, r2, r3
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	69ba      	ldr	r2, [r7, #24]
 80038ba:	69f8      	ldr	r0, [r7, #28]
 80038bc:	f7ff ff7a 	bl	80037b4 <prvInsertTimerInActiveList>
 80038c0:	4603      	mov	r3, r0
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d065      	beq.n	8003992 <prvProcessReceivedCommands+0x15a>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80038c6:	69fb      	ldr	r3, [r7, #28]
 80038c8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80038cc:	f003 0304 	and.w	r3, r3, #4
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d009      	beq.n	80038e8 <prvProcessReceivedCommands+0xb0>
                            {
                                prvReloadTimer( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow );
 80038d4:	68fa      	ldr	r2, [r7, #12]
 80038d6:	69fb      	ldr	r3, [r7, #28]
 80038d8:	699b      	ldr	r3, [r3, #24]
 80038da:	4413      	add	r3, r2
 80038dc:	69ba      	ldr	r2, [r7, #24]
 80038de:	4619      	mov	r1, r3
 80038e0:	69f8      	ldr	r0, [r7, #28]
 80038e2:	f7ff fe6f 	bl	80035c4 <prvReloadTimer>
 80038e6:	e008      	b.n	80038fa <prvProcessReceivedCommands+0xc2>
                            }
                            else
                            {
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 80038e8:	69fb      	ldr	r3, [r7, #28]
 80038ea:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80038ee:	f023 0301 	bic.w	r3, r3, #1
 80038f2:	b2da      	uxtb	r2, r3
 80038f4:	69fb      	ldr	r3, [r7, #28]
 80038f6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                            }

                            /* Call the timer callback. */
                            traceTIMER_EXPIRED( pxTimer );
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80038fa:	69fb      	ldr	r3, [r7, #28]
 80038fc:	6a1b      	ldr	r3, [r3, #32]
 80038fe:	69f8      	ldr	r0, [r7, #28]
 8003900:	4798      	blx	r3
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        break;
 8003902:	e046      	b.n	8003992 <prvProcessReceivedCommands+0x15a>

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8003904:	69fb      	ldr	r3, [r7, #28]
 8003906:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800390a:	f023 0301 	bic.w	r3, r3, #1
 800390e:	b2da      	uxtb	r2, r3
 8003910:	69fb      	ldr	r3, [r7, #28]
 8003912:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        break;
 8003916:	e03d      	b.n	8003994 <prvProcessReceivedCommands+0x15c>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8003918:	69fb      	ldr	r3, [r7, #28]
 800391a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800391e:	f043 0301 	orr.w	r3, r3, #1
 8003922:	b2da      	uxtb	r2, r3
 8003924:	69fb      	ldr	r3, [r7, #28]
 8003926:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800392a:	68fa      	ldr	r2, [r7, #12]
 800392c:	69fb      	ldr	r3, [r7, #28]
 800392e:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8003930:	69fb      	ldr	r3, [r7, #28]
 8003932:	699b      	ldr	r3, [r3, #24]
 8003934:	2b00      	cmp	r3, #0
 8003936:	d10b      	bne.n	8003950 <prvProcessReceivedCommands+0x118>
        __asm volatile
 8003938:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800393c:	f383 8811 	msr	BASEPRI, r3
 8003940:	f3bf 8f6f 	isb	sy
 8003944:	f3bf 8f4f 	dsb	sy
 8003948:	617b      	str	r3, [r7, #20]
    }
 800394a:	bf00      	nop
 800394c:	bf00      	nop
 800394e:	e7fd      	b.n	800394c <prvProcessReceivedCommands+0x114>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8003950:	69fb      	ldr	r3, [r7, #28]
 8003952:	699a      	ldr	r2, [r3, #24]
 8003954:	69bb      	ldr	r3, [r7, #24]
 8003956:	18d1      	adds	r1, r2, r3
 8003958:	69bb      	ldr	r3, [r7, #24]
 800395a:	69ba      	ldr	r2, [r7, #24]
 800395c:	69f8      	ldr	r0, [r7, #28]
 800395e:	f7ff ff29 	bl	80037b4 <prvInsertTimerInActiveList>
                        break;
 8003962:	e017      	b.n	8003994 <prvProcessReceivedCommands+0x15c>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                        {
                            /* The timer has already been removed from the active list,
                             * just free up the memory if the memory was dynamically
                             * allocated. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8003964:	69fb      	ldr	r3, [r7, #28]
 8003966:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800396a:	f003 0302 	and.w	r3, r3, #2
 800396e:	2b00      	cmp	r3, #0
 8003970:	d103      	bne.n	800397a <prvProcessReceivedCommands+0x142>
                            {
                                vPortFree( pxTimer );
 8003972:	69f8      	ldr	r0, [r7, #28]
 8003974:	f000 fb56 	bl	8004024 <vPortFree>
                             * no need to free the memory - just mark the timer as
                             * "not active". */
                            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
                        }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 8003978:	e00c      	b.n	8003994 <prvProcessReceivedCommands+0x15c>
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 800397a:	69fb      	ldr	r3, [r7, #28]
 800397c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003980:	f023 0301 	bic.w	r3, r3, #1
 8003984:	b2da      	uxtb	r2, r3
 8003986:	69fb      	ldr	r3, [r7, #28]
 8003988:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        break;
 800398c:	e002      	b.n	8003994 <prvProcessReceivedCommands+0x15c>

                    default:
                        /* Don't expect to get here. */
                        break;
 800398e:	bf00      	nop
 8003990:	e000      	b.n	8003994 <prvProcessReceivedCommands+0x15c>
                        break;
 8003992:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8003994:	4b08      	ldr	r3, [pc, #32]	@ (80039b8 <prvProcessReceivedCommands+0x180>)
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	f107 0108 	add.w	r1, r7, #8
 800399c:	2200      	movs	r2, #0
 800399e:	4618      	mov	r0, r3
 80039a0:	f7fe fcce 	bl	8002340 <xQueueReceive>
 80039a4:	4603      	mov	r3, r0
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	f47f af4a 	bne.w	8003840 <prvProcessReceivedCommands+0x8>
                }
            }
        }
    }
 80039ac:	bf00      	nop
 80039ae:	bf00      	nop
 80039b0:	3720      	adds	r7, #32
 80039b2:	46bd      	mov	sp, r7
 80039b4:	bd80      	pop	{r7, pc}
 80039b6:	bf00      	nop
 80039b8:	2000024c 	.word	0x2000024c

080039bc <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 80039bc:	b580      	push	{r7, lr}
 80039be:	b082      	sub	sp, #8
 80039c0:	af00      	add	r7, sp, #0

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80039c2:	e009      	b.n	80039d8 <prvSwitchTimerLists+0x1c>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80039c4:	4b0e      	ldr	r3, [pc, #56]	@ (8003a00 <prvSwitchTimerLists+0x44>)
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	68db      	ldr	r3, [r3, #12]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	603b      	str	r3, [r7, #0]

            /* Process the expired timer.  For auto-reload timers, be careful to
             * process only expirations that occur on the current list.  Further
             * expirations must wait until after the lists are switched. */
            prvProcessExpiredTimer( xNextExpireTime, tmrMAX_TIME_BEFORE_OVERFLOW );
 80039ce:	f04f 31ff 	mov.w	r1, #4294967295
 80039d2:	6838      	ldr	r0, [r7, #0]
 80039d4:	f7ff fe18 	bl	8003608 <prvProcessExpiredTimer>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80039d8:	4b09      	ldr	r3, [pc, #36]	@ (8003a00 <prvSwitchTimerLists+0x44>)
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d1f0      	bne.n	80039c4 <prvSwitchTimerLists+0x8>
        }

        pxTemp = pxCurrentTimerList;
 80039e2:	4b07      	ldr	r3, [pc, #28]	@ (8003a00 <prvSwitchTimerLists+0x44>)
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	607b      	str	r3, [r7, #4]
        pxCurrentTimerList = pxOverflowTimerList;
 80039e8:	4b06      	ldr	r3, [pc, #24]	@ (8003a04 <prvSwitchTimerLists+0x48>)
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	4a04      	ldr	r2, [pc, #16]	@ (8003a00 <prvSwitchTimerLists+0x44>)
 80039ee:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 80039f0:	4a04      	ldr	r2, [pc, #16]	@ (8003a04 <prvSwitchTimerLists+0x48>)
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	6013      	str	r3, [r2, #0]
    }
 80039f6:	bf00      	nop
 80039f8:	3708      	adds	r7, #8
 80039fa:	46bd      	mov	sp, r7
 80039fc:	bd80      	pop	{r7, pc}
 80039fe:	bf00      	nop
 8003a00:	20000244 	.word	0x20000244
 8003a04:	20000248 	.word	0x20000248

08003a08 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 8003a08:	b580      	push	{r7, lr}
 8003a0a:	af00      	add	r7, sp, #0
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 8003a0c:	f000 f966 	bl	8003cdc <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 8003a10:	4b12      	ldr	r3, [pc, #72]	@ (8003a5c <prvCheckForValidListAndQueue+0x54>)
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d11d      	bne.n	8003a54 <prvCheckForValidListAndQueue+0x4c>
            {
                vListInitialise( &xActiveTimerList1 );
 8003a18:	4811      	ldr	r0, [pc, #68]	@ (8003a60 <prvCheckForValidListAndQueue+0x58>)
 8003a1a:	f7fe fb0b 	bl	8002034 <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 8003a1e:	4811      	ldr	r0, [pc, #68]	@ (8003a64 <prvCheckForValidListAndQueue+0x5c>)
 8003a20:	f7fe fb08 	bl	8002034 <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 8003a24:	4b10      	ldr	r3, [pc, #64]	@ (8003a68 <prvCheckForValidListAndQueue+0x60>)
 8003a26:	4a0e      	ldr	r2, [pc, #56]	@ (8003a60 <prvCheckForValidListAndQueue+0x58>)
 8003a28:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 8003a2a:	4b10      	ldr	r3, [pc, #64]	@ (8003a6c <prvCheckForValidListAndQueue+0x64>)
 8003a2c:	4a0d      	ldr	r2, [pc, #52]	@ (8003a64 <prvCheckForValidListAndQueue+0x5c>)
 8003a2e:	601a      	str	r2, [r3, #0]

                    xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
                }
                #else
                {
                    xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 8003a30:	2200      	movs	r2, #0
 8003a32:	210c      	movs	r1, #12
 8003a34:	200a      	movs	r0, #10
 8003a36:	f7fe fc11 	bl	800225c <xQueueGenericCreate>
 8003a3a:	4603      	mov	r3, r0
 8003a3c:	4a07      	ldr	r2, [pc, #28]	@ (8003a5c <prvCheckForValidListAndQueue+0x54>)
 8003a3e:	6013      	str	r3, [r2, #0]
                }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                {
                    if( xTimerQueue != NULL )
 8003a40:	4b06      	ldr	r3, [pc, #24]	@ (8003a5c <prvCheckForValidListAndQueue+0x54>)
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d005      	beq.n	8003a54 <prvCheckForValidListAndQueue+0x4c>
                    {
                        vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8003a48:	4b04      	ldr	r3, [pc, #16]	@ (8003a5c <prvCheckForValidListAndQueue+0x54>)
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	4908      	ldr	r1, [pc, #32]	@ (8003a70 <prvCheckForValidListAndQueue+0x68>)
 8003a4e:	4618      	mov	r0, r3
 8003a50:	f7fe fddc 	bl	800260c <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8003a54:	f000 f974 	bl	8003d40 <vPortExitCritical>
    }
 8003a58:	bf00      	nop
 8003a5a:	bd80      	pop	{r7, pc}
 8003a5c:	2000024c 	.word	0x2000024c
 8003a60:	2000021c 	.word	0x2000021c
 8003a64:	20000230 	.word	0x20000230
 8003a68:	20000244 	.word	0x20000244
 8003a6c:	20000248 	.word	0x20000248
 8003a70:	08004c38 	.word	0x08004c38

08003a74 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8003a74:	b480      	push	{r7}
 8003a76:	b085      	sub	sp, #20
 8003a78:	af00      	add	r7, sp, #0
 8003a7a:	60f8      	str	r0, [r7, #12]
 8003a7c:	60b9      	str	r1, [r7, #8]
 8003a7e:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	3b04      	subs	r3, #4
 8003a84:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8003a8c:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	3b04      	subs	r3, #4
 8003a92:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8003a94:	68bb      	ldr	r3, [r7, #8]
 8003a96:	f023 0201 	bic.w	r2, r3, #1
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	3b04      	subs	r3, #4
 8003aa2:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8003aa4:	4a0c      	ldr	r2, [pc, #48]	@ (8003ad8 <pxPortInitialiseStack+0x64>)
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	3b14      	subs	r3, #20
 8003aae:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 8003ab0:	687a      	ldr	r2, [r7, #4]
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	3b04      	subs	r3, #4
 8003aba:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	f06f 0202 	mvn.w	r2, #2
 8003ac2:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	3b20      	subs	r3, #32
 8003ac8:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 8003aca:	68fb      	ldr	r3, [r7, #12]
}
 8003acc:	4618      	mov	r0, r3
 8003ace:	3714      	adds	r7, #20
 8003ad0:	46bd      	mov	sp, r7
 8003ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad6:	4770      	bx	lr
 8003ad8:	08003add 	.word	0x08003add

08003adc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8003adc:	b480      	push	{r7}
 8003ade:	b085      	sub	sp, #20
 8003ae0:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 8003ae2:	2300      	movs	r3, #0
 8003ae4:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 8003ae6:	4b13      	ldr	r3, [pc, #76]	@ (8003b34 <prvTaskExitError+0x58>)
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003aee:	d00b      	beq.n	8003b08 <prvTaskExitError+0x2c>
        __asm volatile
 8003af0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003af4:	f383 8811 	msr	BASEPRI, r3
 8003af8:	f3bf 8f6f 	isb	sy
 8003afc:	f3bf 8f4f 	dsb	sy
 8003b00:	60fb      	str	r3, [r7, #12]
    }
 8003b02:	bf00      	nop
 8003b04:	bf00      	nop
 8003b06:	e7fd      	b.n	8003b04 <prvTaskExitError+0x28>
        __asm volatile
 8003b08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003b0c:	f383 8811 	msr	BASEPRI, r3
 8003b10:	f3bf 8f6f 	isb	sy
 8003b14:	f3bf 8f4f 	dsb	sy
 8003b18:	60bb      	str	r3, [r7, #8]
    }
 8003b1a:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 8003b1c:	bf00      	nop
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d0fc      	beq.n	8003b1e <prvTaskExitError+0x42>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8003b24:	bf00      	nop
 8003b26:	bf00      	nop
 8003b28:	3714      	adds	r7, #20
 8003b2a:	46bd      	mov	sp, r7
 8003b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b30:	4770      	bx	lr
 8003b32:	bf00      	nop
 8003b34:	20000010 	.word	0x20000010
	...

08003b40 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8003b40:	4b07      	ldr	r3, [pc, #28]	@ (8003b60 <pxCurrentTCBConst2>)
 8003b42:	6819      	ldr	r1, [r3, #0]
 8003b44:	6808      	ldr	r0, [r1, #0]
 8003b46:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003b4a:	f380 8809 	msr	PSP, r0
 8003b4e:	f3bf 8f6f 	isb	sy
 8003b52:	f04f 0000 	mov.w	r0, #0
 8003b56:	f380 8811 	msr	BASEPRI, r0
 8003b5a:	4770      	bx	lr
 8003b5c:	f3af 8000 	nop.w

08003b60 <pxCurrentTCBConst2>:
 8003b60:	20000118 	.word	0x20000118
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 8003b64:	bf00      	nop
 8003b66:	bf00      	nop

08003b68 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 8003b68:	4808      	ldr	r0, [pc, #32]	@ (8003b8c <prvPortStartFirstTask+0x24>)
 8003b6a:	6800      	ldr	r0, [r0, #0]
 8003b6c:	6800      	ldr	r0, [r0, #0]
 8003b6e:	f380 8808 	msr	MSP, r0
 8003b72:	f04f 0000 	mov.w	r0, #0
 8003b76:	f380 8814 	msr	CONTROL, r0
 8003b7a:	b662      	cpsie	i
 8003b7c:	b661      	cpsie	f
 8003b7e:	f3bf 8f4f 	dsb	sy
 8003b82:	f3bf 8f6f 	isb	sy
 8003b86:	df00      	svc	0
 8003b88:	bf00      	nop
 8003b8a:	0000      	.short	0x0000
 8003b8c:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
}
 8003b90:	bf00      	nop
 8003b92:	bf00      	nop

08003b94 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8003b94:	b580      	push	{r7, lr}
 8003b96:	b086      	sub	sp, #24
 8003b98:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8003b9a:	4b47      	ldr	r3, [pc, #284]	@ (8003cb8 <xPortStartScheduler+0x124>)
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	4a47      	ldr	r2, [pc, #284]	@ (8003cbc <xPortStartScheduler+0x128>)
 8003ba0:	4293      	cmp	r3, r2
 8003ba2:	d10b      	bne.n	8003bbc <xPortStartScheduler+0x28>
        __asm volatile
 8003ba4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ba8:	f383 8811 	msr	BASEPRI, r3
 8003bac:	f3bf 8f6f 	isb	sy
 8003bb0:	f3bf 8f4f 	dsb	sy
 8003bb4:	613b      	str	r3, [r7, #16]
    }
 8003bb6:	bf00      	nop
 8003bb8:	bf00      	nop
 8003bba:	e7fd      	b.n	8003bb8 <xPortStartScheduler+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8003bbc:	4b3e      	ldr	r3, [pc, #248]	@ (8003cb8 <xPortStartScheduler+0x124>)
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	4a3f      	ldr	r2, [pc, #252]	@ (8003cc0 <xPortStartScheduler+0x12c>)
 8003bc2:	4293      	cmp	r3, r2
 8003bc4:	d10b      	bne.n	8003bde <xPortStartScheduler+0x4a>
        __asm volatile
 8003bc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003bca:	f383 8811 	msr	BASEPRI, r3
 8003bce:	f3bf 8f6f 	isb	sy
 8003bd2:	f3bf 8f4f 	dsb	sy
 8003bd6:	60fb      	str	r3, [r7, #12]
    }
 8003bd8:	bf00      	nop
 8003bda:	bf00      	nop
 8003bdc:	e7fd      	b.n	8003bda <xPortStartScheduler+0x46>

    #if ( configASSERT_DEFINED == 1 )
    {
        volatile uint32_t ulOriginalPriority;
        volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8003bde:	4b39      	ldr	r3, [pc, #228]	@ (8003cc4 <xPortStartScheduler+0x130>)
 8003be0:	617b      	str	r3, [r7, #20]
         * functions can be called.  ISR safe functions are those that end in
         * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
         * ensure interrupt entry is as fast and simple as possible.
         *
         * Save the interrupt priority value that is about to be clobbered. */
        ulOriginalPriority = *pucFirstUserPriorityRegister;
 8003be2:	697b      	ldr	r3, [r7, #20]
 8003be4:	781b      	ldrb	r3, [r3, #0]
 8003be6:	b2db      	uxtb	r3, r3
 8003be8:	607b      	str	r3, [r7, #4]

        /* Determine the number of priority bits available.  First write to all
         * possible bits. */
        *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8003bea:	697b      	ldr	r3, [r7, #20]
 8003bec:	22ff      	movs	r2, #255	@ 0xff
 8003bee:	701a      	strb	r2, [r3, #0]

        /* Read the value back to see how many bits stuck. */
        ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8003bf0:	697b      	ldr	r3, [r7, #20]
 8003bf2:	781b      	ldrb	r3, [r3, #0]
 8003bf4:	b2db      	uxtb	r3, r3
 8003bf6:	70fb      	strb	r3, [r7, #3]

        /* Use the same mask on the maximum system call priority. */
        ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8003bf8:	78fb      	ldrb	r3, [r7, #3]
 8003bfa:	b2db      	uxtb	r3, r3
 8003bfc:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8003c00:	b2da      	uxtb	r2, r3
 8003c02:	4b31      	ldr	r3, [pc, #196]	@ (8003cc8 <xPortStartScheduler+0x134>)
 8003c04:	701a      	strb	r2, [r3, #0]

        /* Calculate the maximum acceptable priority group value for the number
         * of bits read back. */
        ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8003c06:	4b31      	ldr	r3, [pc, #196]	@ (8003ccc <xPortStartScheduler+0x138>)
 8003c08:	2207      	movs	r2, #7
 8003c0a:	601a      	str	r2, [r3, #0]

        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003c0c:	e009      	b.n	8003c22 <xPortStartScheduler+0x8e>
        {
            ulMaxPRIGROUPValue--;
 8003c0e:	4b2f      	ldr	r3, [pc, #188]	@ (8003ccc <xPortStartScheduler+0x138>)
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	3b01      	subs	r3, #1
 8003c14:	4a2d      	ldr	r2, [pc, #180]	@ (8003ccc <xPortStartScheduler+0x138>)
 8003c16:	6013      	str	r3, [r2, #0]
            ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8003c18:	78fb      	ldrb	r3, [r7, #3]
 8003c1a:	b2db      	uxtb	r3, r3
 8003c1c:	005b      	lsls	r3, r3, #1
 8003c1e:	b2db      	uxtb	r3, r3
 8003c20:	70fb      	strb	r3, [r7, #3]
        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003c22:	78fb      	ldrb	r3, [r7, #3]
 8003c24:	b2db      	uxtb	r3, r3
 8003c26:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c2a:	2b80      	cmp	r3, #128	@ 0x80
 8003c2c:	d0ef      	beq.n	8003c0e <xPortStartScheduler+0x7a>
        #ifdef configPRIO_BITS
        {
            /* Check the FreeRTOS configuration that defines the number of
             * priority bits matches the number of priority bits actually queried
             * from the hardware. */
            configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8003c2e:	4b27      	ldr	r3, [pc, #156]	@ (8003ccc <xPortStartScheduler+0x138>)
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	f1c3 0307 	rsb	r3, r3, #7
 8003c36:	2b04      	cmp	r3, #4
 8003c38:	d00b      	beq.n	8003c52 <xPortStartScheduler+0xbe>
        __asm volatile
 8003c3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c3e:	f383 8811 	msr	BASEPRI, r3
 8003c42:	f3bf 8f6f 	isb	sy
 8003c46:	f3bf 8f4f 	dsb	sy
 8003c4a:	60bb      	str	r3, [r7, #8]
    }
 8003c4c:	bf00      	nop
 8003c4e:	bf00      	nop
 8003c50:	e7fd      	b.n	8003c4e <xPortStartScheduler+0xba>
        }
        #endif

        /* Shift the priority group value back to its position within the AIRCR
         * register. */
        ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8003c52:	4b1e      	ldr	r3, [pc, #120]	@ (8003ccc <xPortStartScheduler+0x138>)
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	021b      	lsls	r3, r3, #8
 8003c58:	4a1c      	ldr	r2, [pc, #112]	@ (8003ccc <xPortStartScheduler+0x138>)
 8003c5a:	6013      	str	r3, [r2, #0]
        ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8003c5c:	4b1b      	ldr	r3, [pc, #108]	@ (8003ccc <xPortStartScheduler+0x138>)
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003c64:	4a19      	ldr	r2, [pc, #100]	@ (8003ccc <xPortStartScheduler+0x138>)
 8003c66:	6013      	str	r3, [r2, #0]

        /* Restore the clobbered interrupt priority register to its original
         * value. */
        *pucFirstUserPriorityRegister = ulOriginalPriority;
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	b2da      	uxtb	r2, r3
 8003c6c:	697b      	ldr	r3, [r7, #20]
 8003c6e:	701a      	strb	r2, [r3, #0]
    }
    #endif /* configASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8003c70:	4b17      	ldr	r3, [pc, #92]	@ (8003cd0 <xPortStartScheduler+0x13c>)
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	4a16      	ldr	r2, [pc, #88]	@ (8003cd0 <xPortStartScheduler+0x13c>)
 8003c76:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003c7a:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 8003c7c:	4b14      	ldr	r3, [pc, #80]	@ (8003cd0 <xPortStartScheduler+0x13c>)
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	4a13      	ldr	r2, [pc, #76]	@ (8003cd0 <xPortStartScheduler+0x13c>)
 8003c82:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8003c86:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8003c88:	f000 f8e0 	bl	8003e4c <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 8003c8c:	4b11      	ldr	r3, [pc, #68]	@ (8003cd4 <xPortStartScheduler+0x140>)
 8003c8e:	2200      	movs	r2, #0
 8003c90:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 8003c92:	f000 f8ff 	bl	8003e94 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8003c96:	4b10      	ldr	r3, [pc, #64]	@ (8003cd8 <xPortStartScheduler+0x144>)
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	4a0f      	ldr	r2, [pc, #60]	@ (8003cd8 <xPortStartScheduler+0x144>)
 8003c9c:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8003ca0:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 8003ca2:	f7ff ff61 	bl	8003b68 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8003ca6:	f7ff f8e5 	bl	8002e74 <vTaskSwitchContext>
    prvTaskExitError();
 8003caa:	f7ff ff17 	bl	8003adc <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8003cae:	2300      	movs	r3, #0
}
 8003cb0:	4618      	mov	r0, r3
 8003cb2:	3718      	adds	r7, #24
 8003cb4:	46bd      	mov	sp, r7
 8003cb6:	bd80      	pop	{r7, pc}
 8003cb8:	e000ed00 	.word	0xe000ed00
 8003cbc:	410fc271 	.word	0x410fc271
 8003cc0:	410fc270 	.word	0x410fc270
 8003cc4:	e000e400 	.word	0xe000e400
 8003cc8:	20000258 	.word	0x20000258
 8003ccc:	2000025c 	.word	0x2000025c
 8003cd0:	e000ed20 	.word	0xe000ed20
 8003cd4:	20000010 	.word	0x20000010
 8003cd8:	e000ef34 	.word	0xe000ef34

08003cdc <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8003cdc:	b480      	push	{r7}
 8003cde:	b083      	sub	sp, #12
 8003ce0:	af00      	add	r7, sp, #0
        __asm volatile
 8003ce2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ce6:	f383 8811 	msr	BASEPRI, r3
 8003cea:	f3bf 8f6f 	isb	sy
 8003cee:	f3bf 8f4f 	dsb	sy
 8003cf2:	607b      	str	r3, [r7, #4]
    }
 8003cf4:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 8003cf6:	4b10      	ldr	r3, [pc, #64]	@ (8003d38 <vPortEnterCritical+0x5c>)
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	3301      	adds	r3, #1
 8003cfc:	4a0e      	ldr	r2, [pc, #56]	@ (8003d38 <vPortEnterCritical+0x5c>)
 8003cfe:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 8003d00:	4b0d      	ldr	r3, [pc, #52]	@ (8003d38 <vPortEnterCritical+0x5c>)
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	2b01      	cmp	r3, #1
 8003d06:	d110      	bne.n	8003d2a <vPortEnterCritical+0x4e>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8003d08:	4b0c      	ldr	r3, [pc, #48]	@ (8003d3c <vPortEnterCritical+0x60>)
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	b2db      	uxtb	r3, r3
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d00b      	beq.n	8003d2a <vPortEnterCritical+0x4e>
        __asm volatile
 8003d12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d16:	f383 8811 	msr	BASEPRI, r3
 8003d1a:	f3bf 8f6f 	isb	sy
 8003d1e:	f3bf 8f4f 	dsb	sy
 8003d22:	603b      	str	r3, [r7, #0]
    }
 8003d24:	bf00      	nop
 8003d26:	bf00      	nop
 8003d28:	e7fd      	b.n	8003d26 <vPortEnterCritical+0x4a>
    }
}
 8003d2a:	bf00      	nop
 8003d2c:	370c      	adds	r7, #12
 8003d2e:	46bd      	mov	sp, r7
 8003d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d34:	4770      	bx	lr
 8003d36:	bf00      	nop
 8003d38:	20000010 	.word	0x20000010
 8003d3c:	e000ed04 	.word	0xe000ed04

08003d40 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8003d40:	b480      	push	{r7}
 8003d42:	b083      	sub	sp, #12
 8003d44:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 8003d46:	4b12      	ldr	r3, [pc, #72]	@ (8003d90 <vPortExitCritical+0x50>)
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d10b      	bne.n	8003d66 <vPortExitCritical+0x26>
        __asm volatile
 8003d4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d52:	f383 8811 	msr	BASEPRI, r3
 8003d56:	f3bf 8f6f 	isb	sy
 8003d5a:	f3bf 8f4f 	dsb	sy
 8003d5e:	607b      	str	r3, [r7, #4]
    }
 8003d60:	bf00      	nop
 8003d62:	bf00      	nop
 8003d64:	e7fd      	b.n	8003d62 <vPortExitCritical+0x22>
    uxCriticalNesting--;
 8003d66:	4b0a      	ldr	r3, [pc, #40]	@ (8003d90 <vPortExitCritical+0x50>)
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	3b01      	subs	r3, #1
 8003d6c:	4a08      	ldr	r2, [pc, #32]	@ (8003d90 <vPortExitCritical+0x50>)
 8003d6e:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 8003d70:	4b07      	ldr	r3, [pc, #28]	@ (8003d90 <vPortExitCritical+0x50>)
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d105      	bne.n	8003d84 <vPortExitCritical+0x44>
 8003d78:	2300      	movs	r3, #0
 8003d7a:	603b      	str	r3, [r7, #0]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 8003d7c:	683b      	ldr	r3, [r7, #0]
 8003d7e:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 8003d82:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 8003d84:	bf00      	nop
 8003d86:	370c      	adds	r7, #12
 8003d88:	46bd      	mov	sp, r7
 8003d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d8e:	4770      	bx	lr
 8003d90:	20000010 	.word	0x20000010
	...

08003da0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8003da0:	f3ef 8009 	mrs	r0, PSP
 8003da4:	f3bf 8f6f 	isb	sy
 8003da8:	4b15      	ldr	r3, [pc, #84]	@ (8003e00 <pxCurrentTCBConst>)
 8003daa:	681a      	ldr	r2, [r3, #0]
 8003dac:	f01e 0f10 	tst.w	lr, #16
 8003db0:	bf08      	it	eq
 8003db2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8003db6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003dba:	6010      	str	r0, [r2, #0]
 8003dbc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8003dc0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8003dc4:	f380 8811 	msr	BASEPRI, r0
 8003dc8:	f3bf 8f4f 	dsb	sy
 8003dcc:	f3bf 8f6f 	isb	sy
 8003dd0:	f7ff f850 	bl	8002e74 <vTaskSwitchContext>
 8003dd4:	f04f 0000 	mov.w	r0, #0
 8003dd8:	f380 8811 	msr	BASEPRI, r0
 8003ddc:	bc09      	pop	{r0, r3}
 8003dde:	6819      	ldr	r1, [r3, #0]
 8003de0:	6808      	ldr	r0, [r1, #0]
 8003de2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003de6:	f01e 0f10 	tst.w	lr, #16
 8003dea:	bf08      	it	eq
 8003dec:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8003df0:	f380 8809 	msr	PSP, r0
 8003df4:	f3bf 8f6f 	isb	sy
 8003df8:	4770      	bx	lr
 8003dfa:	bf00      	nop
 8003dfc:	f3af 8000 	nop.w

08003e00 <pxCurrentTCBConst>:
 8003e00:	20000118 	.word	0x20000118
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8003e04:	bf00      	nop
 8003e06:	bf00      	nop

08003e08 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8003e08:	b580      	push	{r7, lr}
 8003e0a:	b082      	sub	sp, #8
 8003e0c:	af00      	add	r7, sp, #0
        __asm volatile
 8003e0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e12:	f383 8811 	msr	BASEPRI, r3
 8003e16:	f3bf 8f6f 	isb	sy
 8003e1a:	f3bf 8f4f 	dsb	sy
 8003e1e:	607b      	str	r3, [r7, #4]
    }
 8003e20:	bf00      	nop
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8003e22:	f7fe ff33 	bl	8002c8c <xTaskIncrementTick>
 8003e26:	4603      	mov	r3, r0
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d003      	beq.n	8003e34 <SysTick_Handler+0x2c>
        {
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8003e2c:	4b06      	ldr	r3, [pc, #24]	@ (8003e48 <SysTick_Handler+0x40>)
 8003e2e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003e32:	601a      	str	r2, [r3, #0]
 8003e34:	2300      	movs	r3, #0
 8003e36:	603b      	str	r3, [r7, #0]
        __asm volatile
 8003e38:	683b      	ldr	r3, [r7, #0]
 8003e3a:	f383 8811 	msr	BASEPRI, r3
    }
 8003e3e:	bf00      	nop
        }
    }
    portENABLE_INTERRUPTS();
}
 8003e40:	bf00      	nop
 8003e42:	3708      	adds	r7, #8
 8003e44:	46bd      	mov	sp, r7
 8003e46:	bd80      	pop	{r7, pc}
 8003e48:	e000ed04 	.word	0xe000ed04

08003e4c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 8003e4c:	b480      	push	{r7}
 8003e4e:	af00      	add	r7, sp, #0
        ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
    }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8003e50:	4b0b      	ldr	r3, [pc, #44]	@ (8003e80 <vPortSetupTimerInterrupt+0x34>)
 8003e52:	2200      	movs	r2, #0
 8003e54:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8003e56:	4b0b      	ldr	r3, [pc, #44]	@ (8003e84 <vPortSetupTimerInterrupt+0x38>)
 8003e58:	2200      	movs	r2, #0
 8003e5a:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8003e5c:	4b0a      	ldr	r3, [pc, #40]	@ (8003e88 <vPortSetupTimerInterrupt+0x3c>)
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	4a0a      	ldr	r2, [pc, #40]	@ (8003e8c <vPortSetupTimerInterrupt+0x40>)
 8003e62:	fba2 2303 	umull	r2, r3, r2, r3
 8003e66:	099b      	lsrs	r3, r3, #6
 8003e68:	4a09      	ldr	r2, [pc, #36]	@ (8003e90 <vPortSetupTimerInterrupt+0x44>)
 8003e6a:	3b01      	subs	r3, #1
 8003e6c:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT_CONFIG | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8003e6e:	4b04      	ldr	r3, [pc, #16]	@ (8003e80 <vPortSetupTimerInterrupt+0x34>)
 8003e70:	2207      	movs	r2, #7
 8003e72:	601a      	str	r2, [r3, #0]
}
 8003e74:	bf00      	nop
 8003e76:	46bd      	mov	sp, r7
 8003e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e7c:	4770      	bx	lr
 8003e7e:	bf00      	nop
 8003e80:	e000e010 	.word	0xe000e010
 8003e84:	e000e018 	.word	0xe000e018
 8003e88:	20000000 	.word	0x20000000
 8003e8c:	10624dd3 	.word	0x10624dd3
 8003e90:	e000e014 	.word	0xe000e014

08003e94 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 8003e94:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8003ea4 <vPortEnableVFP+0x10>
 8003e98:	6801      	ldr	r1, [r0, #0]
 8003e9a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8003e9e:	6001      	str	r1, [r0, #0]
 8003ea0:	4770      	bx	lr
 8003ea2:	0000      	.short	0x0000
 8003ea4:	e000ed88 	.word	0xe000ed88
        "	orr r1, r1, #( 0xf << 20 )	\n"/* Enable CP10 and CP11 coprocessors, then save back. */
        "	str r1, [r0]				\n"
        "	bx r14						\n"
        "	.ltorg						\n"
    );
}
 8003ea8:	bf00      	nop
 8003eaa:	bf00      	nop

08003eac <pvPortMalloc>:
PRIVILEGED_DATA static size_t xNumberOfSuccessfulFrees = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 8003eac:	b580      	push	{r7, lr}
 8003eae:	b08a      	sub	sp, #40	@ 0x28
 8003eb0:	af00      	add	r7, sp, #0
 8003eb2:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock;
    BlockLink_t * pxPreviousBlock;
    BlockLink_t * pxNewBlockLink;
    void * pvReturn = NULL;
 8003eb4:	2300      	movs	r3, #0
 8003eb6:	61fb      	str	r3, [r7, #28]
    size_t xAdditionalRequiredSize;

    vTaskSuspendAll();
 8003eb8:	f7fe fddc 	bl	8002a74 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 8003ebc:	4b54      	ldr	r3, [pc, #336]	@ (8004010 <pvPortMalloc+0x164>)
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d101      	bne.n	8003ec8 <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 8003ec4:	f000 f90c 	bl	80040e0 <prvHeapInit>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xWantedSize > 0 )
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d012      	beq.n	8003ef4 <pvPortMalloc+0x48>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. Some
             * additional increment may also be needed for alignment. */
            xAdditionalRequiredSize = xHeapStructSize + portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK );
 8003ece:	2208      	movs	r2, #8
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	f003 0307 	and.w	r3, r3, #7
 8003ed6:	1ad3      	subs	r3, r2, r3
 8003ed8:	3308      	adds	r3, #8
 8003eda:	61bb      	str	r3, [r7, #24]

            if( heapADD_WILL_OVERFLOW( xWantedSize, xAdditionalRequiredSize ) == 0 )
 8003edc:	69bb      	ldr	r3, [r7, #24]
 8003ede:	43db      	mvns	r3, r3
 8003ee0:	687a      	ldr	r2, [r7, #4]
 8003ee2:	429a      	cmp	r2, r3
 8003ee4:	d804      	bhi.n	8003ef0 <pvPortMalloc+0x44>
            {
                xWantedSize += xAdditionalRequiredSize;
 8003ee6:	687a      	ldr	r2, [r7, #4]
 8003ee8:	69bb      	ldr	r3, [r7, #24]
 8003eea:	4413      	add	r3, r2
 8003eec:	607b      	str	r3, [r7, #4]
 8003eee:	e001      	b.n	8003ef4 <pvPortMalloc+0x48>
            }
            else
            {
                xWantedSize = 0;
 8003ef0:	2300      	movs	r3, #0
 8003ef2:	607b      	str	r3, [r7, #4]

        /* Check the block size we are trying to allocate is not so large that the
         * top bit is set.  The top bit of the block size member of the BlockLink_t
         * structure is used to determine who owns the block - the application or
         * the kernel, so it must be free. */
        if( heapBLOCK_SIZE_IS_VALID( xWantedSize ) != 0 )
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	db71      	blt.n	8003fde <pvPortMalloc+0x132>
        {
            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d06e      	beq.n	8003fde <pvPortMalloc+0x132>
 8003f00:	4b44      	ldr	r3, [pc, #272]	@ (8004014 <pvPortMalloc+0x168>)
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	687a      	ldr	r2, [r7, #4]
 8003f06:	429a      	cmp	r2, r3
 8003f08:	d869      	bhi.n	8003fde <pvPortMalloc+0x132>
            {
                /* Traverse the list from the start (lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 8003f0a:	4b43      	ldr	r3, [pc, #268]	@ (8004018 <pvPortMalloc+0x16c>)
 8003f0c:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 8003f0e:	4b42      	ldr	r3, [pc, #264]	@ (8004018 <pvPortMalloc+0x16c>)
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	627b      	str	r3, [r7, #36]	@ 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8003f14:	e004      	b.n	8003f20 <pvPortMalloc+0x74>
                {
                    pxPreviousBlock = pxBlock;
 8003f16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f18:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 8003f1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	627b      	str	r3, [r7, #36]	@ 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8003f20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f22:	685b      	ldr	r3, [r3, #4]
 8003f24:	687a      	ldr	r2, [r7, #4]
 8003f26:	429a      	cmp	r2, r3
 8003f28:	d903      	bls.n	8003f32 <pvPortMalloc+0x86>
 8003f2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d1f1      	bne.n	8003f16 <pvPortMalloc+0x6a>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 8003f32:	4b37      	ldr	r3, [pc, #220]	@ (8004010 <pvPortMalloc+0x164>)
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003f38:	429a      	cmp	r2, r3
 8003f3a:	d050      	beq.n	8003fde <pvPortMalloc+0x132>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8003f3c:	6a3b      	ldr	r3, [r7, #32]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	2208      	movs	r2, #8
 8003f42:	4413      	add	r3, r2
 8003f44:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8003f46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f48:	681a      	ldr	r2, [r3, #0]
 8003f4a:	6a3b      	ldr	r3, [r7, #32]
 8003f4c:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8003f4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f50:	685a      	ldr	r2, [r3, #4]
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	1ad2      	subs	r2, r2, r3
 8003f56:	2308      	movs	r3, #8
 8003f58:	005b      	lsls	r3, r3, #1
 8003f5a:	429a      	cmp	r2, r3
 8003f5c:	d920      	bls.n	8003fa0 <pvPortMalloc+0xf4>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8003f5e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	4413      	add	r3, r2
 8003f64:	617b      	str	r3, [r7, #20]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8003f66:	697b      	ldr	r3, [r7, #20]
 8003f68:	f003 0307 	and.w	r3, r3, #7
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d00b      	beq.n	8003f88 <pvPortMalloc+0xdc>
        __asm volatile
 8003f70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f74:	f383 8811 	msr	BASEPRI, r3
 8003f78:	f3bf 8f6f 	isb	sy
 8003f7c:	f3bf 8f4f 	dsb	sy
 8003f80:	613b      	str	r3, [r7, #16]
    }
 8003f82:	bf00      	nop
 8003f84:	bf00      	nop
 8003f86:	e7fd      	b.n	8003f84 <pvPortMalloc+0xd8>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8003f88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f8a:	685a      	ldr	r2, [r3, #4]
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	1ad2      	subs	r2, r2, r3
 8003f90:	697b      	ldr	r3, [r7, #20]
 8003f92:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 8003f94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f96:	687a      	ldr	r2, [r7, #4]
 8003f98:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 8003f9a:	6978      	ldr	r0, [r7, #20]
 8003f9c:	f000 f8fc 	bl	8004198 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 8003fa0:	4b1c      	ldr	r3, [pc, #112]	@ (8004014 <pvPortMalloc+0x168>)
 8003fa2:	681a      	ldr	r2, [r3, #0]
 8003fa4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fa6:	685b      	ldr	r3, [r3, #4]
 8003fa8:	1ad3      	subs	r3, r2, r3
 8003faa:	4a1a      	ldr	r2, [pc, #104]	@ (8004014 <pvPortMalloc+0x168>)
 8003fac:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8003fae:	4b19      	ldr	r3, [pc, #100]	@ (8004014 <pvPortMalloc+0x168>)
 8003fb0:	681a      	ldr	r2, [r3, #0]
 8003fb2:	4b1a      	ldr	r3, [pc, #104]	@ (800401c <pvPortMalloc+0x170>)
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	429a      	cmp	r2, r3
 8003fb8:	d203      	bcs.n	8003fc2 <pvPortMalloc+0x116>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8003fba:	4b16      	ldr	r3, [pc, #88]	@ (8004014 <pvPortMalloc+0x168>)
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	4a17      	ldr	r2, [pc, #92]	@ (800401c <pvPortMalloc+0x170>)
 8003fc0:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    heapALLOCATE_BLOCK( pxBlock );
 8003fc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fc4:	685b      	ldr	r3, [r3, #4]
 8003fc6:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8003fca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fcc:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 8003fce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fd0:	2200      	movs	r2, #0
 8003fd2:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 8003fd4:	4b12      	ldr	r3, [pc, #72]	@ (8004020 <pvPortMalloc+0x174>)
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	3301      	adds	r3, #1
 8003fda:	4a11      	ldr	r2, [pc, #68]	@ (8004020 <pvPortMalloc+0x174>)
 8003fdc:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 8003fde:	f7fe fd57 	bl	8002a90 <xTaskResumeAll>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8003fe2:	69fb      	ldr	r3, [r7, #28]
 8003fe4:	f003 0307 	and.w	r3, r3, #7
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d00b      	beq.n	8004004 <pvPortMalloc+0x158>
        __asm volatile
 8003fec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ff0:	f383 8811 	msr	BASEPRI, r3
 8003ff4:	f3bf 8f6f 	isb	sy
 8003ff8:	f3bf 8f4f 	dsb	sy
 8003ffc:	60fb      	str	r3, [r7, #12]
    }
 8003ffe:	bf00      	nop
 8004000:	bf00      	nop
 8004002:	e7fd      	b.n	8004000 <pvPortMalloc+0x154>
    return pvReturn;
 8004004:	69fb      	ldr	r3, [r7, #28]
}
 8004006:	4618      	mov	r0, r3
 8004008:	3728      	adds	r7, #40	@ 0x28
 800400a:	46bd      	mov	sp, r7
 800400c:	bd80      	pop	{r7, pc}
 800400e:	bf00      	nop
 8004010:	20012e68 	.word	0x20012e68
 8004014:	20012e6c 	.word	0x20012e6c
 8004018:	20012e60 	.word	0x20012e60
 800401c:	20012e70 	.word	0x20012e70
 8004020:	20012e74 	.word	0x20012e74

08004024 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 8004024:	b580      	push	{r7, lr}
 8004026:	b086      	sub	sp, #24
 8004028:	af00      	add	r7, sp, #0
 800402a:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	617b      	str	r3, [r7, #20]
    BlockLink_t * pxLink;

    if( pv != NULL )
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	2b00      	cmp	r3, #0
 8004034:	d04b      	beq.n	80040ce <vPortFree+0xaa>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 8004036:	2308      	movs	r3, #8
 8004038:	425b      	negs	r3, r3
 800403a:	697a      	ldr	r2, [r7, #20]
 800403c:	4413      	add	r3, r2
 800403e:	617b      	str	r3, [r7, #20]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 8004040:	697b      	ldr	r3, [r7, #20]
 8004042:	613b      	str	r3, [r7, #16]

        configASSERT( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 );
 8004044:	693b      	ldr	r3, [r7, #16]
 8004046:	685b      	ldr	r3, [r3, #4]
 8004048:	2b00      	cmp	r3, #0
 800404a:	db0b      	blt.n	8004064 <vPortFree+0x40>
        __asm volatile
 800404c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004050:	f383 8811 	msr	BASEPRI, r3
 8004054:	f3bf 8f6f 	isb	sy
 8004058:	f3bf 8f4f 	dsb	sy
 800405c:	60fb      	str	r3, [r7, #12]
    }
 800405e:	bf00      	nop
 8004060:	bf00      	nop
 8004062:	e7fd      	b.n	8004060 <vPortFree+0x3c>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 8004064:	693b      	ldr	r3, [r7, #16]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	2b00      	cmp	r3, #0
 800406a:	d00b      	beq.n	8004084 <vPortFree+0x60>
        __asm volatile
 800406c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004070:	f383 8811 	msr	BASEPRI, r3
 8004074:	f3bf 8f6f 	isb	sy
 8004078:	f3bf 8f4f 	dsb	sy
 800407c:	60bb      	str	r3, [r7, #8]
    }
 800407e:	bf00      	nop
 8004080:	bf00      	nop
 8004082:	e7fd      	b.n	8004080 <vPortFree+0x5c>

        if( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 )
 8004084:	693b      	ldr	r3, [r7, #16]
 8004086:	685b      	ldr	r3, [r3, #4]
 8004088:	0fdb      	lsrs	r3, r3, #31
 800408a:	f003 0301 	and.w	r3, r3, #1
 800408e:	b2db      	uxtb	r3, r3
 8004090:	2b00      	cmp	r3, #0
 8004092:	d01c      	beq.n	80040ce <vPortFree+0xaa>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 8004094:	693b      	ldr	r3, [r7, #16]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	2b00      	cmp	r3, #0
 800409a:	d118      	bne.n	80040ce <vPortFree+0xaa>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                heapFREE_BLOCK( pxLink );
 800409c:	693b      	ldr	r3, [r7, #16]
 800409e:	685b      	ldr	r3, [r3, #4]
 80040a0:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80040a4:	693b      	ldr	r3, [r7, #16]
 80040a6:	605a      	str	r2, [r3, #4]
                {
                    ( void ) memset( puc + xHeapStructSize, 0, pxLink->xBlockSize - xHeapStructSize );
                }
                #endif

                vTaskSuspendAll();
 80040a8:	f7fe fce4 	bl	8002a74 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 80040ac:	693b      	ldr	r3, [r7, #16]
 80040ae:	685a      	ldr	r2, [r3, #4]
 80040b0:	4b09      	ldr	r3, [pc, #36]	@ (80040d8 <vPortFree+0xb4>)
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	4413      	add	r3, r2
 80040b6:	4a08      	ldr	r2, [pc, #32]	@ (80040d8 <vPortFree+0xb4>)
 80040b8:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80040ba:	6938      	ldr	r0, [r7, #16]
 80040bc:	f000 f86c 	bl	8004198 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 80040c0:	4b06      	ldr	r3, [pc, #24]	@ (80040dc <vPortFree+0xb8>)
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	3301      	adds	r3, #1
 80040c6:	4a05      	ldr	r2, [pc, #20]	@ (80040dc <vPortFree+0xb8>)
 80040c8:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 80040ca:	f7fe fce1 	bl	8002a90 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 80040ce:	bf00      	nop
 80040d0:	3718      	adds	r7, #24
 80040d2:	46bd      	mov	sp, r7
 80040d4:	bd80      	pop	{r7, pc}
 80040d6:	bf00      	nop
 80040d8:	20012e6c 	.word	0x20012e6c
 80040dc:	20012e78 	.word	0x20012e78

080040e0 <prvHeapInit>:
    return pv;
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 80040e0:	b480      	push	{r7}
 80040e2:	b085      	sub	sp, #20
 80040e4:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    portPOINTER_SIZE_TYPE uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80040e6:	f44f 3396 	mov.w	r3, #76800	@ 0x12c00
 80040ea:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( portPOINTER_SIZE_TYPE ) ucHeap;
 80040ec:	4b25      	ldr	r3, [pc, #148]	@ (8004184 <prvHeapInit+0xa4>)
 80040ee:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	f003 0307 	and.w	r3, r3, #7
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d00c      	beq.n	8004114 <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	3307      	adds	r3, #7
 80040fe:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	f023 0307 	bic.w	r3, r3, #7
 8004106:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( portPOINTER_SIZE_TYPE ) ucHeap;
 8004108:	68ba      	ldr	r2, [r7, #8]
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	1ad3      	subs	r3, r2, r3
 800410e:	4a1d      	ldr	r2, [pc, #116]	@ (8004184 <prvHeapInit+0xa4>)
 8004110:	4413      	add	r3, r2
 8004112:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8004118:	4a1b      	ldr	r2, [pc, #108]	@ (8004188 <prvHeapInit+0xa8>)
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 800411e:	4b1a      	ldr	r3, [pc, #104]	@ (8004188 <prvHeapInit+0xa8>)
 8004120:	2200      	movs	r2, #0
 8004122:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( portPOINTER_SIZE_TYPE ) pucAlignedHeap ) + xTotalHeapSize;
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	68ba      	ldr	r2, [r7, #8]
 8004128:	4413      	add	r3, r2
 800412a:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 800412c:	2208      	movs	r2, #8
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	1a9b      	subs	r3, r3, r2
 8004132:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	f023 0307 	bic.w	r3, r3, #7
 800413a:	60fb      	str	r3, [r7, #12]
    pxEnd = ( BlockLink_t * ) uxAddress;
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	4a13      	ldr	r2, [pc, #76]	@ (800418c <prvHeapInit+0xac>)
 8004140:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 8004142:	4b12      	ldr	r3, [pc, #72]	@ (800418c <prvHeapInit+0xac>)
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	2200      	movs	r2, #0
 8004148:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 800414a:	4b10      	ldr	r3, [pc, #64]	@ (800418c <prvHeapInit+0xac>)
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	2200      	movs	r2, #0
 8004150:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( BlockLink_t * ) pucAlignedHeap;
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = ( size_t ) ( uxAddress - ( portPOINTER_SIZE_TYPE ) pxFirstFreeBlock );
 8004156:	683b      	ldr	r3, [r7, #0]
 8004158:	68fa      	ldr	r2, [r7, #12]
 800415a:	1ad2      	subs	r2, r2, r3
 800415c:	683b      	ldr	r3, [r7, #0]
 800415e:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8004160:	4b0a      	ldr	r3, [pc, #40]	@ (800418c <prvHeapInit+0xac>)
 8004162:	681a      	ldr	r2, [r3, #0]
 8004164:	683b      	ldr	r3, [r7, #0]
 8004166:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004168:	683b      	ldr	r3, [r7, #0]
 800416a:	685b      	ldr	r3, [r3, #4]
 800416c:	4a08      	ldr	r2, [pc, #32]	@ (8004190 <prvHeapInit+0xb0>)
 800416e:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004170:	683b      	ldr	r3, [r7, #0]
 8004172:	685b      	ldr	r3, [r3, #4]
 8004174:	4a07      	ldr	r2, [pc, #28]	@ (8004194 <prvHeapInit+0xb4>)
 8004176:	6013      	str	r3, [r2, #0]
}
 8004178:	bf00      	nop
 800417a:	3714      	adds	r7, #20
 800417c:	46bd      	mov	sp, r7
 800417e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004182:	4770      	bx	lr
 8004184:	20000260 	.word	0x20000260
 8004188:	20012e60 	.word	0x20012e60
 800418c:	20012e68 	.word	0x20012e68
 8004190:	20012e70 	.word	0x20012e70
 8004194:	20012e6c 	.word	0x20012e6c

08004198 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8004198:	b480      	push	{r7}
 800419a:	b085      	sub	sp, #20
 800419c:	af00      	add	r7, sp, #0
 800419e:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80041a0:	4b28      	ldr	r3, [pc, #160]	@ (8004244 <prvInsertBlockIntoFreeList+0xac>)
 80041a2:	60fb      	str	r3, [r7, #12]
 80041a4:	e002      	b.n	80041ac <prvInsertBlockIntoFreeList+0x14>
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	60fb      	str	r3, [r7, #12]
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	687a      	ldr	r2, [r7, #4]
 80041b2:	429a      	cmp	r2, r3
 80041b4:	d8f7      	bhi.n	80041a6 <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	685b      	ldr	r3, [r3, #4]
 80041be:	68ba      	ldr	r2, [r7, #8]
 80041c0:	4413      	add	r3, r2
 80041c2:	687a      	ldr	r2, [r7, #4]
 80041c4:	429a      	cmp	r2, r3
 80041c6:	d108      	bne.n	80041da <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	685a      	ldr	r2, [r3, #4]
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	685b      	ldr	r3, [r3, #4]
 80041d0:	441a      	add	r2, r3
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	685b      	ldr	r3, [r3, #4]
 80041e2:	68ba      	ldr	r2, [r7, #8]
 80041e4:	441a      	add	r2, r3
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	429a      	cmp	r2, r3
 80041ec:	d118      	bne.n	8004220 <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	681a      	ldr	r2, [r3, #0]
 80041f2:	4b15      	ldr	r3, [pc, #84]	@ (8004248 <prvInsertBlockIntoFreeList+0xb0>)
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	429a      	cmp	r2, r3
 80041f8:	d00d      	beq.n	8004216 <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	685a      	ldr	r2, [r3, #4]
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	685b      	ldr	r3, [r3, #4]
 8004204:	441a      	add	r2, r3
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	681a      	ldr	r2, [r3, #0]
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	601a      	str	r2, [r3, #0]
 8004214:	e008      	b.n	8004228 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8004216:	4b0c      	ldr	r3, [pc, #48]	@ (8004248 <prvInsertBlockIntoFreeList+0xb0>)
 8004218:	681a      	ldr	r2, [r3, #0]
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	601a      	str	r2, [r3, #0]
 800421e:	e003      	b.n	8004228 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	681a      	ldr	r2, [r3, #0]
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 8004228:	68fa      	ldr	r2, [r7, #12]
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	429a      	cmp	r2, r3
 800422e:	d002      	beq.n	8004236 <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	687a      	ldr	r2, [r7, #4]
 8004234:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8004236:	bf00      	nop
 8004238:	3714      	adds	r7, #20
 800423a:	46bd      	mov	sp, r7
 800423c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004240:	4770      	bx	lr
 8004242:	bf00      	nop
 8004244:	20012e60 	.word	0x20012e60
 8004248:	20012e68 	.word	0x20012e68

0800424c <std>:
 800424c:	2300      	movs	r3, #0
 800424e:	b510      	push	{r4, lr}
 8004250:	4604      	mov	r4, r0
 8004252:	e9c0 3300 	strd	r3, r3, [r0]
 8004256:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800425a:	6083      	str	r3, [r0, #8]
 800425c:	8181      	strh	r1, [r0, #12]
 800425e:	6643      	str	r3, [r0, #100]	@ 0x64
 8004260:	81c2      	strh	r2, [r0, #14]
 8004262:	6183      	str	r3, [r0, #24]
 8004264:	4619      	mov	r1, r3
 8004266:	2208      	movs	r2, #8
 8004268:	305c      	adds	r0, #92	@ 0x5c
 800426a:	f000 f9e7 	bl	800463c <memset>
 800426e:	4b0d      	ldr	r3, [pc, #52]	@ (80042a4 <std+0x58>)
 8004270:	6263      	str	r3, [r4, #36]	@ 0x24
 8004272:	4b0d      	ldr	r3, [pc, #52]	@ (80042a8 <std+0x5c>)
 8004274:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004276:	4b0d      	ldr	r3, [pc, #52]	@ (80042ac <std+0x60>)
 8004278:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800427a:	4b0d      	ldr	r3, [pc, #52]	@ (80042b0 <std+0x64>)
 800427c:	6323      	str	r3, [r4, #48]	@ 0x30
 800427e:	4b0d      	ldr	r3, [pc, #52]	@ (80042b4 <std+0x68>)
 8004280:	6224      	str	r4, [r4, #32]
 8004282:	429c      	cmp	r4, r3
 8004284:	d006      	beq.n	8004294 <std+0x48>
 8004286:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800428a:	4294      	cmp	r4, r2
 800428c:	d002      	beq.n	8004294 <std+0x48>
 800428e:	33d0      	adds	r3, #208	@ 0xd0
 8004290:	429c      	cmp	r4, r3
 8004292:	d105      	bne.n	80042a0 <std+0x54>
 8004294:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004298:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800429c:	f000 ba40 	b.w	8004720 <__retarget_lock_init_recursive>
 80042a0:	bd10      	pop	{r4, pc}
 80042a2:	bf00      	nop
 80042a4:	0800448d 	.word	0x0800448d
 80042a8:	080044af 	.word	0x080044af
 80042ac:	080044e7 	.word	0x080044e7
 80042b0:	0800450b 	.word	0x0800450b
 80042b4:	20012e7c 	.word	0x20012e7c

080042b8 <stdio_exit_handler>:
 80042b8:	4a02      	ldr	r2, [pc, #8]	@ (80042c4 <stdio_exit_handler+0xc>)
 80042ba:	4903      	ldr	r1, [pc, #12]	@ (80042c8 <stdio_exit_handler+0x10>)
 80042bc:	4803      	ldr	r0, [pc, #12]	@ (80042cc <stdio_exit_handler+0x14>)
 80042be:	f000 b869 	b.w	8004394 <_fwalk_sglue>
 80042c2:	bf00      	nop
 80042c4:	20000014 	.word	0x20000014
 80042c8:	08004a3d 	.word	0x08004a3d
 80042cc:	20000024 	.word	0x20000024

080042d0 <cleanup_stdio>:
 80042d0:	6841      	ldr	r1, [r0, #4]
 80042d2:	4b0c      	ldr	r3, [pc, #48]	@ (8004304 <cleanup_stdio+0x34>)
 80042d4:	4299      	cmp	r1, r3
 80042d6:	b510      	push	{r4, lr}
 80042d8:	4604      	mov	r4, r0
 80042da:	d001      	beq.n	80042e0 <cleanup_stdio+0x10>
 80042dc:	f000 fbae 	bl	8004a3c <_fflush_r>
 80042e0:	68a1      	ldr	r1, [r4, #8]
 80042e2:	4b09      	ldr	r3, [pc, #36]	@ (8004308 <cleanup_stdio+0x38>)
 80042e4:	4299      	cmp	r1, r3
 80042e6:	d002      	beq.n	80042ee <cleanup_stdio+0x1e>
 80042e8:	4620      	mov	r0, r4
 80042ea:	f000 fba7 	bl	8004a3c <_fflush_r>
 80042ee:	68e1      	ldr	r1, [r4, #12]
 80042f0:	4b06      	ldr	r3, [pc, #24]	@ (800430c <cleanup_stdio+0x3c>)
 80042f2:	4299      	cmp	r1, r3
 80042f4:	d004      	beq.n	8004300 <cleanup_stdio+0x30>
 80042f6:	4620      	mov	r0, r4
 80042f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80042fc:	f000 bb9e 	b.w	8004a3c <_fflush_r>
 8004300:	bd10      	pop	{r4, pc}
 8004302:	bf00      	nop
 8004304:	20012e7c 	.word	0x20012e7c
 8004308:	20012ee4 	.word	0x20012ee4
 800430c:	20012f4c 	.word	0x20012f4c

08004310 <global_stdio_init.part.0>:
 8004310:	b510      	push	{r4, lr}
 8004312:	4b0b      	ldr	r3, [pc, #44]	@ (8004340 <global_stdio_init.part.0+0x30>)
 8004314:	4c0b      	ldr	r4, [pc, #44]	@ (8004344 <global_stdio_init.part.0+0x34>)
 8004316:	4a0c      	ldr	r2, [pc, #48]	@ (8004348 <global_stdio_init.part.0+0x38>)
 8004318:	601a      	str	r2, [r3, #0]
 800431a:	4620      	mov	r0, r4
 800431c:	2200      	movs	r2, #0
 800431e:	2104      	movs	r1, #4
 8004320:	f7ff ff94 	bl	800424c <std>
 8004324:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004328:	2201      	movs	r2, #1
 800432a:	2109      	movs	r1, #9
 800432c:	f7ff ff8e 	bl	800424c <std>
 8004330:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8004334:	2202      	movs	r2, #2
 8004336:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800433a:	2112      	movs	r1, #18
 800433c:	f7ff bf86 	b.w	800424c <std>
 8004340:	20012fb4 	.word	0x20012fb4
 8004344:	20012e7c 	.word	0x20012e7c
 8004348:	080042b9 	.word	0x080042b9

0800434c <__sfp_lock_acquire>:
 800434c:	4801      	ldr	r0, [pc, #4]	@ (8004354 <__sfp_lock_acquire+0x8>)
 800434e:	f000 b9e8 	b.w	8004722 <__retarget_lock_acquire_recursive>
 8004352:	bf00      	nop
 8004354:	20012fbd 	.word	0x20012fbd

08004358 <__sfp_lock_release>:
 8004358:	4801      	ldr	r0, [pc, #4]	@ (8004360 <__sfp_lock_release+0x8>)
 800435a:	f000 b9e3 	b.w	8004724 <__retarget_lock_release_recursive>
 800435e:	bf00      	nop
 8004360:	20012fbd 	.word	0x20012fbd

08004364 <__sinit>:
 8004364:	b510      	push	{r4, lr}
 8004366:	4604      	mov	r4, r0
 8004368:	f7ff fff0 	bl	800434c <__sfp_lock_acquire>
 800436c:	6a23      	ldr	r3, [r4, #32]
 800436e:	b11b      	cbz	r3, 8004378 <__sinit+0x14>
 8004370:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004374:	f7ff bff0 	b.w	8004358 <__sfp_lock_release>
 8004378:	4b04      	ldr	r3, [pc, #16]	@ (800438c <__sinit+0x28>)
 800437a:	6223      	str	r3, [r4, #32]
 800437c:	4b04      	ldr	r3, [pc, #16]	@ (8004390 <__sinit+0x2c>)
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	2b00      	cmp	r3, #0
 8004382:	d1f5      	bne.n	8004370 <__sinit+0xc>
 8004384:	f7ff ffc4 	bl	8004310 <global_stdio_init.part.0>
 8004388:	e7f2      	b.n	8004370 <__sinit+0xc>
 800438a:	bf00      	nop
 800438c:	080042d1 	.word	0x080042d1
 8004390:	20012fb4 	.word	0x20012fb4

08004394 <_fwalk_sglue>:
 8004394:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004398:	4607      	mov	r7, r0
 800439a:	4688      	mov	r8, r1
 800439c:	4614      	mov	r4, r2
 800439e:	2600      	movs	r6, #0
 80043a0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80043a4:	f1b9 0901 	subs.w	r9, r9, #1
 80043a8:	d505      	bpl.n	80043b6 <_fwalk_sglue+0x22>
 80043aa:	6824      	ldr	r4, [r4, #0]
 80043ac:	2c00      	cmp	r4, #0
 80043ae:	d1f7      	bne.n	80043a0 <_fwalk_sglue+0xc>
 80043b0:	4630      	mov	r0, r6
 80043b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80043b6:	89ab      	ldrh	r3, [r5, #12]
 80043b8:	2b01      	cmp	r3, #1
 80043ba:	d907      	bls.n	80043cc <_fwalk_sglue+0x38>
 80043bc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80043c0:	3301      	adds	r3, #1
 80043c2:	d003      	beq.n	80043cc <_fwalk_sglue+0x38>
 80043c4:	4629      	mov	r1, r5
 80043c6:	4638      	mov	r0, r7
 80043c8:	47c0      	blx	r8
 80043ca:	4306      	orrs	r6, r0
 80043cc:	3568      	adds	r5, #104	@ 0x68
 80043ce:	e7e9      	b.n	80043a4 <_fwalk_sglue+0x10>

080043d0 <_puts_r>:
 80043d0:	6a03      	ldr	r3, [r0, #32]
 80043d2:	b570      	push	{r4, r5, r6, lr}
 80043d4:	6884      	ldr	r4, [r0, #8]
 80043d6:	4605      	mov	r5, r0
 80043d8:	460e      	mov	r6, r1
 80043da:	b90b      	cbnz	r3, 80043e0 <_puts_r+0x10>
 80043dc:	f7ff ffc2 	bl	8004364 <__sinit>
 80043e0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80043e2:	07db      	lsls	r3, r3, #31
 80043e4:	d405      	bmi.n	80043f2 <_puts_r+0x22>
 80043e6:	89a3      	ldrh	r3, [r4, #12]
 80043e8:	0598      	lsls	r0, r3, #22
 80043ea:	d402      	bmi.n	80043f2 <_puts_r+0x22>
 80043ec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80043ee:	f000 f998 	bl	8004722 <__retarget_lock_acquire_recursive>
 80043f2:	89a3      	ldrh	r3, [r4, #12]
 80043f4:	0719      	lsls	r1, r3, #28
 80043f6:	d502      	bpl.n	80043fe <_puts_r+0x2e>
 80043f8:	6923      	ldr	r3, [r4, #16]
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d135      	bne.n	800446a <_puts_r+0x9a>
 80043fe:	4621      	mov	r1, r4
 8004400:	4628      	mov	r0, r5
 8004402:	f000 f8c5 	bl	8004590 <__swsetup_r>
 8004406:	b380      	cbz	r0, 800446a <_puts_r+0x9a>
 8004408:	f04f 35ff 	mov.w	r5, #4294967295
 800440c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800440e:	07da      	lsls	r2, r3, #31
 8004410:	d405      	bmi.n	800441e <_puts_r+0x4e>
 8004412:	89a3      	ldrh	r3, [r4, #12]
 8004414:	059b      	lsls	r3, r3, #22
 8004416:	d402      	bmi.n	800441e <_puts_r+0x4e>
 8004418:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800441a:	f000 f983 	bl	8004724 <__retarget_lock_release_recursive>
 800441e:	4628      	mov	r0, r5
 8004420:	bd70      	pop	{r4, r5, r6, pc}
 8004422:	2b00      	cmp	r3, #0
 8004424:	da04      	bge.n	8004430 <_puts_r+0x60>
 8004426:	69a2      	ldr	r2, [r4, #24]
 8004428:	429a      	cmp	r2, r3
 800442a:	dc17      	bgt.n	800445c <_puts_r+0x8c>
 800442c:	290a      	cmp	r1, #10
 800442e:	d015      	beq.n	800445c <_puts_r+0x8c>
 8004430:	6823      	ldr	r3, [r4, #0]
 8004432:	1c5a      	adds	r2, r3, #1
 8004434:	6022      	str	r2, [r4, #0]
 8004436:	7019      	strb	r1, [r3, #0]
 8004438:	68a3      	ldr	r3, [r4, #8]
 800443a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800443e:	3b01      	subs	r3, #1
 8004440:	60a3      	str	r3, [r4, #8]
 8004442:	2900      	cmp	r1, #0
 8004444:	d1ed      	bne.n	8004422 <_puts_r+0x52>
 8004446:	2b00      	cmp	r3, #0
 8004448:	da11      	bge.n	800446e <_puts_r+0x9e>
 800444a:	4622      	mov	r2, r4
 800444c:	210a      	movs	r1, #10
 800444e:	4628      	mov	r0, r5
 8004450:	f000 f85f 	bl	8004512 <__swbuf_r>
 8004454:	3001      	adds	r0, #1
 8004456:	d0d7      	beq.n	8004408 <_puts_r+0x38>
 8004458:	250a      	movs	r5, #10
 800445a:	e7d7      	b.n	800440c <_puts_r+0x3c>
 800445c:	4622      	mov	r2, r4
 800445e:	4628      	mov	r0, r5
 8004460:	f000 f857 	bl	8004512 <__swbuf_r>
 8004464:	3001      	adds	r0, #1
 8004466:	d1e7      	bne.n	8004438 <_puts_r+0x68>
 8004468:	e7ce      	b.n	8004408 <_puts_r+0x38>
 800446a:	3e01      	subs	r6, #1
 800446c:	e7e4      	b.n	8004438 <_puts_r+0x68>
 800446e:	6823      	ldr	r3, [r4, #0]
 8004470:	1c5a      	adds	r2, r3, #1
 8004472:	6022      	str	r2, [r4, #0]
 8004474:	220a      	movs	r2, #10
 8004476:	701a      	strb	r2, [r3, #0]
 8004478:	e7ee      	b.n	8004458 <_puts_r+0x88>
	...

0800447c <puts>:
 800447c:	4b02      	ldr	r3, [pc, #8]	@ (8004488 <puts+0xc>)
 800447e:	4601      	mov	r1, r0
 8004480:	6818      	ldr	r0, [r3, #0]
 8004482:	f7ff bfa5 	b.w	80043d0 <_puts_r>
 8004486:	bf00      	nop
 8004488:	20000020 	.word	0x20000020

0800448c <__sread>:
 800448c:	b510      	push	{r4, lr}
 800448e:	460c      	mov	r4, r1
 8004490:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004494:	f000 f8fc 	bl	8004690 <_read_r>
 8004498:	2800      	cmp	r0, #0
 800449a:	bfab      	itete	ge
 800449c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800449e:	89a3      	ldrhlt	r3, [r4, #12]
 80044a0:	181b      	addge	r3, r3, r0
 80044a2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80044a6:	bfac      	ite	ge
 80044a8:	6563      	strge	r3, [r4, #84]	@ 0x54
 80044aa:	81a3      	strhlt	r3, [r4, #12]
 80044ac:	bd10      	pop	{r4, pc}

080044ae <__swrite>:
 80044ae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80044b2:	461f      	mov	r7, r3
 80044b4:	898b      	ldrh	r3, [r1, #12]
 80044b6:	05db      	lsls	r3, r3, #23
 80044b8:	4605      	mov	r5, r0
 80044ba:	460c      	mov	r4, r1
 80044bc:	4616      	mov	r6, r2
 80044be:	d505      	bpl.n	80044cc <__swrite+0x1e>
 80044c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80044c4:	2302      	movs	r3, #2
 80044c6:	2200      	movs	r2, #0
 80044c8:	f000 f8d0 	bl	800466c <_lseek_r>
 80044cc:	89a3      	ldrh	r3, [r4, #12]
 80044ce:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80044d2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80044d6:	81a3      	strh	r3, [r4, #12]
 80044d8:	4632      	mov	r2, r6
 80044da:	463b      	mov	r3, r7
 80044dc:	4628      	mov	r0, r5
 80044de:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80044e2:	f000 b8e7 	b.w	80046b4 <_write_r>

080044e6 <__sseek>:
 80044e6:	b510      	push	{r4, lr}
 80044e8:	460c      	mov	r4, r1
 80044ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80044ee:	f000 f8bd 	bl	800466c <_lseek_r>
 80044f2:	1c43      	adds	r3, r0, #1
 80044f4:	89a3      	ldrh	r3, [r4, #12]
 80044f6:	bf15      	itete	ne
 80044f8:	6560      	strne	r0, [r4, #84]	@ 0x54
 80044fa:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80044fe:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8004502:	81a3      	strheq	r3, [r4, #12]
 8004504:	bf18      	it	ne
 8004506:	81a3      	strhne	r3, [r4, #12]
 8004508:	bd10      	pop	{r4, pc}

0800450a <__sclose>:
 800450a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800450e:	f000 b89d 	b.w	800464c <_close_r>

08004512 <__swbuf_r>:
 8004512:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004514:	460e      	mov	r6, r1
 8004516:	4614      	mov	r4, r2
 8004518:	4605      	mov	r5, r0
 800451a:	b118      	cbz	r0, 8004524 <__swbuf_r+0x12>
 800451c:	6a03      	ldr	r3, [r0, #32]
 800451e:	b90b      	cbnz	r3, 8004524 <__swbuf_r+0x12>
 8004520:	f7ff ff20 	bl	8004364 <__sinit>
 8004524:	69a3      	ldr	r3, [r4, #24]
 8004526:	60a3      	str	r3, [r4, #8]
 8004528:	89a3      	ldrh	r3, [r4, #12]
 800452a:	071a      	lsls	r2, r3, #28
 800452c:	d501      	bpl.n	8004532 <__swbuf_r+0x20>
 800452e:	6923      	ldr	r3, [r4, #16]
 8004530:	b943      	cbnz	r3, 8004544 <__swbuf_r+0x32>
 8004532:	4621      	mov	r1, r4
 8004534:	4628      	mov	r0, r5
 8004536:	f000 f82b 	bl	8004590 <__swsetup_r>
 800453a:	b118      	cbz	r0, 8004544 <__swbuf_r+0x32>
 800453c:	f04f 37ff 	mov.w	r7, #4294967295
 8004540:	4638      	mov	r0, r7
 8004542:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004544:	6823      	ldr	r3, [r4, #0]
 8004546:	6922      	ldr	r2, [r4, #16]
 8004548:	1a98      	subs	r0, r3, r2
 800454a:	6963      	ldr	r3, [r4, #20]
 800454c:	b2f6      	uxtb	r6, r6
 800454e:	4283      	cmp	r3, r0
 8004550:	4637      	mov	r7, r6
 8004552:	dc05      	bgt.n	8004560 <__swbuf_r+0x4e>
 8004554:	4621      	mov	r1, r4
 8004556:	4628      	mov	r0, r5
 8004558:	f000 fa70 	bl	8004a3c <_fflush_r>
 800455c:	2800      	cmp	r0, #0
 800455e:	d1ed      	bne.n	800453c <__swbuf_r+0x2a>
 8004560:	68a3      	ldr	r3, [r4, #8]
 8004562:	3b01      	subs	r3, #1
 8004564:	60a3      	str	r3, [r4, #8]
 8004566:	6823      	ldr	r3, [r4, #0]
 8004568:	1c5a      	adds	r2, r3, #1
 800456a:	6022      	str	r2, [r4, #0]
 800456c:	701e      	strb	r6, [r3, #0]
 800456e:	6962      	ldr	r2, [r4, #20]
 8004570:	1c43      	adds	r3, r0, #1
 8004572:	429a      	cmp	r2, r3
 8004574:	d004      	beq.n	8004580 <__swbuf_r+0x6e>
 8004576:	89a3      	ldrh	r3, [r4, #12]
 8004578:	07db      	lsls	r3, r3, #31
 800457a:	d5e1      	bpl.n	8004540 <__swbuf_r+0x2e>
 800457c:	2e0a      	cmp	r6, #10
 800457e:	d1df      	bne.n	8004540 <__swbuf_r+0x2e>
 8004580:	4621      	mov	r1, r4
 8004582:	4628      	mov	r0, r5
 8004584:	f000 fa5a 	bl	8004a3c <_fflush_r>
 8004588:	2800      	cmp	r0, #0
 800458a:	d0d9      	beq.n	8004540 <__swbuf_r+0x2e>
 800458c:	e7d6      	b.n	800453c <__swbuf_r+0x2a>
	...

08004590 <__swsetup_r>:
 8004590:	b538      	push	{r3, r4, r5, lr}
 8004592:	4b29      	ldr	r3, [pc, #164]	@ (8004638 <__swsetup_r+0xa8>)
 8004594:	4605      	mov	r5, r0
 8004596:	6818      	ldr	r0, [r3, #0]
 8004598:	460c      	mov	r4, r1
 800459a:	b118      	cbz	r0, 80045a4 <__swsetup_r+0x14>
 800459c:	6a03      	ldr	r3, [r0, #32]
 800459e:	b90b      	cbnz	r3, 80045a4 <__swsetup_r+0x14>
 80045a0:	f7ff fee0 	bl	8004364 <__sinit>
 80045a4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80045a8:	0719      	lsls	r1, r3, #28
 80045aa:	d422      	bmi.n	80045f2 <__swsetup_r+0x62>
 80045ac:	06da      	lsls	r2, r3, #27
 80045ae:	d407      	bmi.n	80045c0 <__swsetup_r+0x30>
 80045b0:	2209      	movs	r2, #9
 80045b2:	602a      	str	r2, [r5, #0]
 80045b4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80045b8:	81a3      	strh	r3, [r4, #12]
 80045ba:	f04f 30ff 	mov.w	r0, #4294967295
 80045be:	e033      	b.n	8004628 <__swsetup_r+0x98>
 80045c0:	0758      	lsls	r0, r3, #29
 80045c2:	d512      	bpl.n	80045ea <__swsetup_r+0x5a>
 80045c4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80045c6:	b141      	cbz	r1, 80045da <__swsetup_r+0x4a>
 80045c8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80045cc:	4299      	cmp	r1, r3
 80045ce:	d002      	beq.n	80045d6 <__swsetup_r+0x46>
 80045d0:	4628      	mov	r0, r5
 80045d2:	f000 f8b7 	bl	8004744 <_free_r>
 80045d6:	2300      	movs	r3, #0
 80045d8:	6363      	str	r3, [r4, #52]	@ 0x34
 80045da:	89a3      	ldrh	r3, [r4, #12]
 80045dc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80045e0:	81a3      	strh	r3, [r4, #12]
 80045e2:	2300      	movs	r3, #0
 80045e4:	6063      	str	r3, [r4, #4]
 80045e6:	6923      	ldr	r3, [r4, #16]
 80045e8:	6023      	str	r3, [r4, #0]
 80045ea:	89a3      	ldrh	r3, [r4, #12]
 80045ec:	f043 0308 	orr.w	r3, r3, #8
 80045f0:	81a3      	strh	r3, [r4, #12]
 80045f2:	6923      	ldr	r3, [r4, #16]
 80045f4:	b94b      	cbnz	r3, 800460a <__swsetup_r+0x7a>
 80045f6:	89a3      	ldrh	r3, [r4, #12]
 80045f8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80045fc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004600:	d003      	beq.n	800460a <__swsetup_r+0x7a>
 8004602:	4621      	mov	r1, r4
 8004604:	4628      	mov	r0, r5
 8004606:	f000 fa67 	bl	8004ad8 <__smakebuf_r>
 800460a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800460e:	f013 0201 	ands.w	r2, r3, #1
 8004612:	d00a      	beq.n	800462a <__swsetup_r+0x9a>
 8004614:	2200      	movs	r2, #0
 8004616:	60a2      	str	r2, [r4, #8]
 8004618:	6962      	ldr	r2, [r4, #20]
 800461a:	4252      	negs	r2, r2
 800461c:	61a2      	str	r2, [r4, #24]
 800461e:	6922      	ldr	r2, [r4, #16]
 8004620:	b942      	cbnz	r2, 8004634 <__swsetup_r+0xa4>
 8004622:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8004626:	d1c5      	bne.n	80045b4 <__swsetup_r+0x24>
 8004628:	bd38      	pop	{r3, r4, r5, pc}
 800462a:	0799      	lsls	r1, r3, #30
 800462c:	bf58      	it	pl
 800462e:	6962      	ldrpl	r2, [r4, #20]
 8004630:	60a2      	str	r2, [r4, #8]
 8004632:	e7f4      	b.n	800461e <__swsetup_r+0x8e>
 8004634:	2000      	movs	r0, #0
 8004636:	e7f7      	b.n	8004628 <__swsetup_r+0x98>
 8004638:	20000020 	.word	0x20000020

0800463c <memset>:
 800463c:	4402      	add	r2, r0
 800463e:	4603      	mov	r3, r0
 8004640:	4293      	cmp	r3, r2
 8004642:	d100      	bne.n	8004646 <memset+0xa>
 8004644:	4770      	bx	lr
 8004646:	f803 1b01 	strb.w	r1, [r3], #1
 800464a:	e7f9      	b.n	8004640 <memset+0x4>

0800464c <_close_r>:
 800464c:	b538      	push	{r3, r4, r5, lr}
 800464e:	4d06      	ldr	r5, [pc, #24]	@ (8004668 <_close_r+0x1c>)
 8004650:	2300      	movs	r3, #0
 8004652:	4604      	mov	r4, r0
 8004654:	4608      	mov	r0, r1
 8004656:	602b      	str	r3, [r5, #0]
 8004658:	f7fc fa45 	bl	8000ae6 <_close>
 800465c:	1c43      	adds	r3, r0, #1
 800465e:	d102      	bne.n	8004666 <_close_r+0x1a>
 8004660:	682b      	ldr	r3, [r5, #0]
 8004662:	b103      	cbz	r3, 8004666 <_close_r+0x1a>
 8004664:	6023      	str	r3, [r4, #0]
 8004666:	bd38      	pop	{r3, r4, r5, pc}
 8004668:	20012fb8 	.word	0x20012fb8

0800466c <_lseek_r>:
 800466c:	b538      	push	{r3, r4, r5, lr}
 800466e:	4d07      	ldr	r5, [pc, #28]	@ (800468c <_lseek_r+0x20>)
 8004670:	4604      	mov	r4, r0
 8004672:	4608      	mov	r0, r1
 8004674:	4611      	mov	r1, r2
 8004676:	2200      	movs	r2, #0
 8004678:	602a      	str	r2, [r5, #0]
 800467a:	461a      	mov	r2, r3
 800467c:	f7fc fa5a 	bl	8000b34 <_lseek>
 8004680:	1c43      	adds	r3, r0, #1
 8004682:	d102      	bne.n	800468a <_lseek_r+0x1e>
 8004684:	682b      	ldr	r3, [r5, #0]
 8004686:	b103      	cbz	r3, 800468a <_lseek_r+0x1e>
 8004688:	6023      	str	r3, [r4, #0]
 800468a:	bd38      	pop	{r3, r4, r5, pc}
 800468c:	20012fb8 	.word	0x20012fb8

08004690 <_read_r>:
 8004690:	b538      	push	{r3, r4, r5, lr}
 8004692:	4d07      	ldr	r5, [pc, #28]	@ (80046b0 <_read_r+0x20>)
 8004694:	4604      	mov	r4, r0
 8004696:	4608      	mov	r0, r1
 8004698:	4611      	mov	r1, r2
 800469a:	2200      	movs	r2, #0
 800469c:	602a      	str	r2, [r5, #0]
 800469e:	461a      	mov	r2, r3
 80046a0:	f7fc f9e8 	bl	8000a74 <_read>
 80046a4:	1c43      	adds	r3, r0, #1
 80046a6:	d102      	bne.n	80046ae <_read_r+0x1e>
 80046a8:	682b      	ldr	r3, [r5, #0]
 80046aa:	b103      	cbz	r3, 80046ae <_read_r+0x1e>
 80046ac:	6023      	str	r3, [r4, #0]
 80046ae:	bd38      	pop	{r3, r4, r5, pc}
 80046b0:	20012fb8 	.word	0x20012fb8

080046b4 <_write_r>:
 80046b4:	b538      	push	{r3, r4, r5, lr}
 80046b6:	4d07      	ldr	r5, [pc, #28]	@ (80046d4 <_write_r+0x20>)
 80046b8:	4604      	mov	r4, r0
 80046ba:	4608      	mov	r0, r1
 80046bc:	4611      	mov	r1, r2
 80046be:	2200      	movs	r2, #0
 80046c0:	602a      	str	r2, [r5, #0]
 80046c2:	461a      	mov	r2, r3
 80046c4:	f7fc f9f3 	bl	8000aae <_write>
 80046c8:	1c43      	adds	r3, r0, #1
 80046ca:	d102      	bne.n	80046d2 <_write_r+0x1e>
 80046cc:	682b      	ldr	r3, [r5, #0]
 80046ce:	b103      	cbz	r3, 80046d2 <_write_r+0x1e>
 80046d0:	6023      	str	r3, [r4, #0]
 80046d2:	bd38      	pop	{r3, r4, r5, pc}
 80046d4:	20012fb8 	.word	0x20012fb8

080046d8 <__libc_init_array>:
 80046d8:	b570      	push	{r4, r5, r6, lr}
 80046da:	4d0d      	ldr	r5, [pc, #52]	@ (8004710 <__libc_init_array+0x38>)
 80046dc:	4c0d      	ldr	r4, [pc, #52]	@ (8004714 <__libc_init_array+0x3c>)
 80046de:	1b64      	subs	r4, r4, r5
 80046e0:	10a4      	asrs	r4, r4, #2
 80046e2:	2600      	movs	r6, #0
 80046e4:	42a6      	cmp	r6, r4
 80046e6:	d109      	bne.n	80046fc <__libc_init_array+0x24>
 80046e8:	4d0b      	ldr	r5, [pc, #44]	@ (8004718 <__libc_init_array+0x40>)
 80046ea:	4c0c      	ldr	r4, [pc, #48]	@ (800471c <__libc_init_array+0x44>)
 80046ec:	f000 fa70 	bl	8004bd0 <_init>
 80046f0:	1b64      	subs	r4, r4, r5
 80046f2:	10a4      	asrs	r4, r4, #2
 80046f4:	2600      	movs	r6, #0
 80046f6:	42a6      	cmp	r6, r4
 80046f8:	d105      	bne.n	8004706 <__libc_init_array+0x2e>
 80046fa:	bd70      	pop	{r4, r5, r6, pc}
 80046fc:	f855 3b04 	ldr.w	r3, [r5], #4
 8004700:	4798      	blx	r3
 8004702:	3601      	adds	r6, #1
 8004704:	e7ee      	b.n	80046e4 <__libc_init_array+0xc>
 8004706:	f855 3b04 	ldr.w	r3, [r5], #4
 800470a:	4798      	blx	r3
 800470c:	3601      	adds	r6, #1
 800470e:	e7f2      	b.n	80046f6 <__libc_init_array+0x1e>
 8004710:	08004c60 	.word	0x08004c60
 8004714:	08004c60 	.word	0x08004c60
 8004718:	08004c60 	.word	0x08004c60
 800471c:	08004c64 	.word	0x08004c64

08004720 <__retarget_lock_init_recursive>:
 8004720:	4770      	bx	lr

08004722 <__retarget_lock_acquire_recursive>:
 8004722:	4770      	bx	lr

08004724 <__retarget_lock_release_recursive>:
 8004724:	4770      	bx	lr

08004726 <memcpy>:
 8004726:	440a      	add	r2, r1
 8004728:	4291      	cmp	r1, r2
 800472a:	f100 33ff 	add.w	r3, r0, #4294967295
 800472e:	d100      	bne.n	8004732 <memcpy+0xc>
 8004730:	4770      	bx	lr
 8004732:	b510      	push	{r4, lr}
 8004734:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004738:	f803 4f01 	strb.w	r4, [r3, #1]!
 800473c:	4291      	cmp	r1, r2
 800473e:	d1f9      	bne.n	8004734 <memcpy+0xe>
 8004740:	bd10      	pop	{r4, pc}
	...

08004744 <_free_r>:
 8004744:	b538      	push	{r3, r4, r5, lr}
 8004746:	4605      	mov	r5, r0
 8004748:	2900      	cmp	r1, #0
 800474a:	d041      	beq.n	80047d0 <_free_r+0x8c>
 800474c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004750:	1f0c      	subs	r4, r1, #4
 8004752:	2b00      	cmp	r3, #0
 8004754:	bfb8      	it	lt
 8004756:	18e4      	addlt	r4, r4, r3
 8004758:	f000 f8e0 	bl	800491c <__malloc_lock>
 800475c:	4a1d      	ldr	r2, [pc, #116]	@ (80047d4 <_free_r+0x90>)
 800475e:	6813      	ldr	r3, [r2, #0]
 8004760:	b933      	cbnz	r3, 8004770 <_free_r+0x2c>
 8004762:	6063      	str	r3, [r4, #4]
 8004764:	6014      	str	r4, [r2, #0]
 8004766:	4628      	mov	r0, r5
 8004768:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800476c:	f000 b8dc 	b.w	8004928 <__malloc_unlock>
 8004770:	42a3      	cmp	r3, r4
 8004772:	d908      	bls.n	8004786 <_free_r+0x42>
 8004774:	6820      	ldr	r0, [r4, #0]
 8004776:	1821      	adds	r1, r4, r0
 8004778:	428b      	cmp	r3, r1
 800477a:	bf01      	itttt	eq
 800477c:	6819      	ldreq	r1, [r3, #0]
 800477e:	685b      	ldreq	r3, [r3, #4]
 8004780:	1809      	addeq	r1, r1, r0
 8004782:	6021      	streq	r1, [r4, #0]
 8004784:	e7ed      	b.n	8004762 <_free_r+0x1e>
 8004786:	461a      	mov	r2, r3
 8004788:	685b      	ldr	r3, [r3, #4]
 800478a:	b10b      	cbz	r3, 8004790 <_free_r+0x4c>
 800478c:	42a3      	cmp	r3, r4
 800478e:	d9fa      	bls.n	8004786 <_free_r+0x42>
 8004790:	6811      	ldr	r1, [r2, #0]
 8004792:	1850      	adds	r0, r2, r1
 8004794:	42a0      	cmp	r0, r4
 8004796:	d10b      	bne.n	80047b0 <_free_r+0x6c>
 8004798:	6820      	ldr	r0, [r4, #0]
 800479a:	4401      	add	r1, r0
 800479c:	1850      	adds	r0, r2, r1
 800479e:	4283      	cmp	r3, r0
 80047a0:	6011      	str	r1, [r2, #0]
 80047a2:	d1e0      	bne.n	8004766 <_free_r+0x22>
 80047a4:	6818      	ldr	r0, [r3, #0]
 80047a6:	685b      	ldr	r3, [r3, #4]
 80047a8:	6053      	str	r3, [r2, #4]
 80047aa:	4408      	add	r0, r1
 80047ac:	6010      	str	r0, [r2, #0]
 80047ae:	e7da      	b.n	8004766 <_free_r+0x22>
 80047b0:	d902      	bls.n	80047b8 <_free_r+0x74>
 80047b2:	230c      	movs	r3, #12
 80047b4:	602b      	str	r3, [r5, #0]
 80047b6:	e7d6      	b.n	8004766 <_free_r+0x22>
 80047b8:	6820      	ldr	r0, [r4, #0]
 80047ba:	1821      	adds	r1, r4, r0
 80047bc:	428b      	cmp	r3, r1
 80047be:	bf04      	itt	eq
 80047c0:	6819      	ldreq	r1, [r3, #0]
 80047c2:	685b      	ldreq	r3, [r3, #4]
 80047c4:	6063      	str	r3, [r4, #4]
 80047c6:	bf04      	itt	eq
 80047c8:	1809      	addeq	r1, r1, r0
 80047ca:	6021      	streq	r1, [r4, #0]
 80047cc:	6054      	str	r4, [r2, #4]
 80047ce:	e7ca      	b.n	8004766 <_free_r+0x22>
 80047d0:	bd38      	pop	{r3, r4, r5, pc}
 80047d2:	bf00      	nop
 80047d4:	20012fc4 	.word	0x20012fc4

080047d8 <sbrk_aligned>:
 80047d8:	b570      	push	{r4, r5, r6, lr}
 80047da:	4e0f      	ldr	r6, [pc, #60]	@ (8004818 <sbrk_aligned+0x40>)
 80047dc:	460c      	mov	r4, r1
 80047de:	6831      	ldr	r1, [r6, #0]
 80047e0:	4605      	mov	r5, r0
 80047e2:	b911      	cbnz	r1, 80047ea <sbrk_aligned+0x12>
 80047e4:	f000 f9d6 	bl	8004b94 <_sbrk_r>
 80047e8:	6030      	str	r0, [r6, #0]
 80047ea:	4621      	mov	r1, r4
 80047ec:	4628      	mov	r0, r5
 80047ee:	f000 f9d1 	bl	8004b94 <_sbrk_r>
 80047f2:	1c43      	adds	r3, r0, #1
 80047f4:	d103      	bne.n	80047fe <sbrk_aligned+0x26>
 80047f6:	f04f 34ff 	mov.w	r4, #4294967295
 80047fa:	4620      	mov	r0, r4
 80047fc:	bd70      	pop	{r4, r5, r6, pc}
 80047fe:	1cc4      	adds	r4, r0, #3
 8004800:	f024 0403 	bic.w	r4, r4, #3
 8004804:	42a0      	cmp	r0, r4
 8004806:	d0f8      	beq.n	80047fa <sbrk_aligned+0x22>
 8004808:	1a21      	subs	r1, r4, r0
 800480a:	4628      	mov	r0, r5
 800480c:	f000 f9c2 	bl	8004b94 <_sbrk_r>
 8004810:	3001      	adds	r0, #1
 8004812:	d1f2      	bne.n	80047fa <sbrk_aligned+0x22>
 8004814:	e7ef      	b.n	80047f6 <sbrk_aligned+0x1e>
 8004816:	bf00      	nop
 8004818:	20012fc0 	.word	0x20012fc0

0800481c <_malloc_r>:
 800481c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004820:	1ccd      	adds	r5, r1, #3
 8004822:	f025 0503 	bic.w	r5, r5, #3
 8004826:	3508      	adds	r5, #8
 8004828:	2d0c      	cmp	r5, #12
 800482a:	bf38      	it	cc
 800482c:	250c      	movcc	r5, #12
 800482e:	2d00      	cmp	r5, #0
 8004830:	4606      	mov	r6, r0
 8004832:	db01      	blt.n	8004838 <_malloc_r+0x1c>
 8004834:	42a9      	cmp	r1, r5
 8004836:	d904      	bls.n	8004842 <_malloc_r+0x26>
 8004838:	230c      	movs	r3, #12
 800483a:	6033      	str	r3, [r6, #0]
 800483c:	2000      	movs	r0, #0
 800483e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004842:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004918 <_malloc_r+0xfc>
 8004846:	f000 f869 	bl	800491c <__malloc_lock>
 800484a:	f8d8 3000 	ldr.w	r3, [r8]
 800484e:	461c      	mov	r4, r3
 8004850:	bb44      	cbnz	r4, 80048a4 <_malloc_r+0x88>
 8004852:	4629      	mov	r1, r5
 8004854:	4630      	mov	r0, r6
 8004856:	f7ff ffbf 	bl	80047d8 <sbrk_aligned>
 800485a:	1c43      	adds	r3, r0, #1
 800485c:	4604      	mov	r4, r0
 800485e:	d158      	bne.n	8004912 <_malloc_r+0xf6>
 8004860:	f8d8 4000 	ldr.w	r4, [r8]
 8004864:	4627      	mov	r7, r4
 8004866:	2f00      	cmp	r7, #0
 8004868:	d143      	bne.n	80048f2 <_malloc_r+0xd6>
 800486a:	2c00      	cmp	r4, #0
 800486c:	d04b      	beq.n	8004906 <_malloc_r+0xea>
 800486e:	6823      	ldr	r3, [r4, #0]
 8004870:	4639      	mov	r1, r7
 8004872:	4630      	mov	r0, r6
 8004874:	eb04 0903 	add.w	r9, r4, r3
 8004878:	f000 f98c 	bl	8004b94 <_sbrk_r>
 800487c:	4581      	cmp	r9, r0
 800487e:	d142      	bne.n	8004906 <_malloc_r+0xea>
 8004880:	6821      	ldr	r1, [r4, #0]
 8004882:	1a6d      	subs	r5, r5, r1
 8004884:	4629      	mov	r1, r5
 8004886:	4630      	mov	r0, r6
 8004888:	f7ff ffa6 	bl	80047d8 <sbrk_aligned>
 800488c:	3001      	adds	r0, #1
 800488e:	d03a      	beq.n	8004906 <_malloc_r+0xea>
 8004890:	6823      	ldr	r3, [r4, #0]
 8004892:	442b      	add	r3, r5
 8004894:	6023      	str	r3, [r4, #0]
 8004896:	f8d8 3000 	ldr.w	r3, [r8]
 800489a:	685a      	ldr	r2, [r3, #4]
 800489c:	bb62      	cbnz	r2, 80048f8 <_malloc_r+0xdc>
 800489e:	f8c8 7000 	str.w	r7, [r8]
 80048a2:	e00f      	b.n	80048c4 <_malloc_r+0xa8>
 80048a4:	6822      	ldr	r2, [r4, #0]
 80048a6:	1b52      	subs	r2, r2, r5
 80048a8:	d420      	bmi.n	80048ec <_malloc_r+0xd0>
 80048aa:	2a0b      	cmp	r2, #11
 80048ac:	d917      	bls.n	80048de <_malloc_r+0xc2>
 80048ae:	1961      	adds	r1, r4, r5
 80048b0:	42a3      	cmp	r3, r4
 80048b2:	6025      	str	r5, [r4, #0]
 80048b4:	bf18      	it	ne
 80048b6:	6059      	strne	r1, [r3, #4]
 80048b8:	6863      	ldr	r3, [r4, #4]
 80048ba:	bf08      	it	eq
 80048bc:	f8c8 1000 	streq.w	r1, [r8]
 80048c0:	5162      	str	r2, [r4, r5]
 80048c2:	604b      	str	r3, [r1, #4]
 80048c4:	4630      	mov	r0, r6
 80048c6:	f000 f82f 	bl	8004928 <__malloc_unlock>
 80048ca:	f104 000b 	add.w	r0, r4, #11
 80048ce:	1d23      	adds	r3, r4, #4
 80048d0:	f020 0007 	bic.w	r0, r0, #7
 80048d4:	1ac2      	subs	r2, r0, r3
 80048d6:	bf1c      	itt	ne
 80048d8:	1a1b      	subne	r3, r3, r0
 80048da:	50a3      	strne	r3, [r4, r2]
 80048dc:	e7af      	b.n	800483e <_malloc_r+0x22>
 80048de:	6862      	ldr	r2, [r4, #4]
 80048e0:	42a3      	cmp	r3, r4
 80048e2:	bf0c      	ite	eq
 80048e4:	f8c8 2000 	streq.w	r2, [r8]
 80048e8:	605a      	strne	r2, [r3, #4]
 80048ea:	e7eb      	b.n	80048c4 <_malloc_r+0xa8>
 80048ec:	4623      	mov	r3, r4
 80048ee:	6864      	ldr	r4, [r4, #4]
 80048f0:	e7ae      	b.n	8004850 <_malloc_r+0x34>
 80048f2:	463c      	mov	r4, r7
 80048f4:	687f      	ldr	r7, [r7, #4]
 80048f6:	e7b6      	b.n	8004866 <_malloc_r+0x4a>
 80048f8:	461a      	mov	r2, r3
 80048fa:	685b      	ldr	r3, [r3, #4]
 80048fc:	42a3      	cmp	r3, r4
 80048fe:	d1fb      	bne.n	80048f8 <_malloc_r+0xdc>
 8004900:	2300      	movs	r3, #0
 8004902:	6053      	str	r3, [r2, #4]
 8004904:	e7de      	b.n	80048c4 <_malloc_r+0xa8>
 8004906:	230c      	movs	r3, #12
 8004908:	6033      	str	r3, [r6, #0]
 800490a:	4630      	mov	r0, r6
 800490c:	f000 f80c 	bl	8004928 <__malloc_unlock>
 8004910:	e794      	b.n	800483c <_malloc_r+0x20>
 8004912:	6005      	str	r5, [r0, #0]
 8004914:	e7d6      	b.n	80048c4 <_malloc_r+0xa8>
 8004916:	bf00      	nop
 8004918:	20012fc4 	.word	0x20012fc4

0800491c <__malloc_lock>:
 800491c:	4801      	ldr	r0, [pc, #4]	@ (8004924 <__malloc_lock+0x8>)
 800491e:	f7ff bf00 	b.w	8004722 <__retarget_lock_acquire_recursive>
 8004922:	bf00      	nop
 8004924:	20012fbc 	.word	0x20012fbc

08004928 <__malloc_unlock>:
 8004928:	4801      	ldr	r0, [pc, #4]	@ (8004930 <__malloc_unlock+0x8>)
 800492a:	f7ff befb 	b.w	8004724 <__retarget_lock_release_recursive>
 800492e:	bf00      	nop
 8004930:	20012fbc 	.word	0x20012fbc

08004934 <__sflush_r>:
 8004934:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004938:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800493c:	0716      	lsls	r6, r2, #28
 800493e:	4605      	mov	r5, r0
 8004940:	460c      	mov	r4, r1
 8004942:	d454      	bmi.n	80049ee <__sflush_r+0xba>
 8004944:	684b      	ldr	r3, [r1, #4]
 8004946:	2b00      	cmp	r3, #0
 8004948:	dc02      	bgt.n	8004950 <__sflush_r+0x1c>
 800494a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800494c:	2b00      	cmp	r3, #0
 800494e:	dd48      	ble.n	80049e2 <__sflush_r+0xae>
 8004950:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004952:	2e00      	cmp	r6, #0
 8004954:	d045      	beq.n	80049e2 <__sflush_r+0xae>
 8004956:	2300      	movs	r3, #0
 8004958:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800495c:	682f      	ldr	r7, [r5, #0]
 800495e:	6a21      	ldr	r1, [r4, #32]
 8004960:	602b      	str	r3, [r5, #0]
 8004962:	d030      	beq.n	80049c6 <__sflush_r+0x92>
 8004964:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8004966:	89a3      	ldrh	r3, [r4, #12]
 8004968:	0759      	lsls	r1, r3, #29
 800496a:	d505      	bpl.n	8004978 <__sflush_r+0x44>
 800496c:	6863      	ldr	r3, [r4, #4]
 800496e:	1ad2      	subs	r2, r2, r3
 8004970:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8004972:	b10b      	cbz	r3, 8004978 <__sflush_r+0x44>
 8004974:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004976:	1ad2      	subs	r2, r2, r3
 8004978:	2300      	movs	r3, #0
 800497a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800497c:	6a21      	ldr	r1, [r4, #32]
 800497e:	4628      	mov	r0, r5
 8004980:	47b0      	blx	r6
 8004982:	1c43      	adds	r3, r0, #1
 8004984:	89a3      	ldrh	r3, [r4, #12]
 8004986:	d106      	bne.n	8004996 <__sflush_r+0x62>
 8004988:	6829      	ldr	r1, [r5, #0]
 800498a:	291d      	cmp	r1, #29
 800498c:	d82b      	bhi.n	80049e6 <__sflush_r+0xb2>
 800498e:	4a2a      	ldr	r2, [pc, #168]	@ (8004a38 <__sflush_r+0x104>)
 8004990:	410a      	asrs	r2, r1
 8004992:	07d6      	lsls	r6, r2, #31
 8004994:	d427      	bmi.n	80049e6 <__sflush_r+0xb2>
 8004996:	2200      	movs	r2, #0
 8004998:	6062      	str	r2, [r4, #4]
 800499a:	04d9      	lsls	r1, r3, #19
 800499c:	6922      	ldr	r2, [r4, #16]
 800499e:	6022      	str	r2, [r4, #0]
 80049a0:	d504      	bpl.n	80049ac <__sflush_r+0x78>
 80049a2:	1c42      	adds	r2, r0, #1
 80049a4:	d101      	bne.n	80049aa <__sflush_r+0x76>
 80049a6:	682b      	ldr	r3, [r5, #0]
 80049a8:	b903      	cbnz	r3, 80049ac <__sflush_r+0x78>
 80049aa:	6560      	str	r0, [r4, #84]	@ 0x54
 80049ac:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80049ae:	602f      	str	r7, [r5, #0]
 80049b0:	b1b9      	cbz	r1, 80049e2 <__sflush_r+0xae>
 80049b2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80049b6:	4299      	cmp	r1, r3
 80049b8:	d002      	beq.n	80049c0 <__sflush_r+0x8c>
 80049ba:	4628      	mov	r0, r5
 80049bc:	f7ff fec2 	bl	8004744 <_free_r>
 80049c0:	2300      	movs	r3, #0
 80049c2:	6363      	str	r3, [r4, #52]	@ 0x34
 80049c4:	e00d      	b.n	80049e2 <__sflush_r+0xae>
 80049c6:	2301      	movs	r3, #1
 80049c8:	4628      	mov	r0, r5
 80049ca:	47b0      	blx	r6
 80049cc:	4602      	mov	r2, r0
 80049ce:	1c50      	adds	r0, r2, #1
 80049d0:	d1c9      	bne.n	8004966 <__sflush_r+0x32>
 80049d2:	682b      	ldr	r3, [r5, #0]
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d0c6      	beq.n	8004966 <__sflush_r+0x32>
 80049d8:	2b1d      	cmp	r3, #29
 80049da:	d001      	beq.n	80049e0 <__sflush_r+0xac>
 80049dc:	2b16      	cmp	r3, #22
 80049de:	d11e      	bne.n	8004a1e <__sflush_r+0xea>
 80049e0:	602f      	str	r7, [r5, #0]
 80049e2:	2000      	movs	r0, #0
 80049e4:	e022      	b.n	8004a2c <__sflush_r+0xf8>
 80049e6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80049ea:	b21b      	sxth	r3, r3
 80049ec:	e01b      	b.n	8004a26 <__sflush_r+0xf2>
 80049ee:	690f      	ldr	r7, [r1, #16]
 80049f0:	2f00      	cmp	r7, #0
 80049f2:	d0f6      	beq.n	80049e2 <__sflush_r+0xae>
 80049f4:	0793      	lsls	r3, r2, #30
 80049f6:	680e      	ldr	r6, [r1, #0]
 80049f8:	bf08      	it	eq
 80049fa:	694b      	ldreq	r3, [r1, #20]
 80049fc:	600f      	str	r7, [r1, #0]
 80049fe:	bf18      	it	ne
 8004a00:	2300      	movne	r3, #0
 8004a02:	eba6 0807 	sub.w	r8, r6, r7
 8004a06:	608b      	str	r3, [r1, #8]
 8004a08:	f1b8 0f00 	cmp.w	r8, #0
 8004a0c:	dde9      	ble.n	80049e2 <__sflush_r+0xae>
 8004a0e:	6a21      	ldr	r1, [r4, #32]
 8004a10:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8004a12:	4643      	mov	r3, r8
 8004a14:	463a      	mov	r2, r7
 8004a16:	4628      	mov	r0, r5
 8004a18:	47b0      	blx	r6
 8004a1a:	2800      	cmp	r0, #0
 8004a1c:	dc08      	bgt.n	8004a30 <__sflush_r+0xfc>
 8004a1e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004a22:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004a26:	81a3      	strh	r3, [r4, #12]
 8004a28:	f04f 30ff 	mov.w	r0, #4294967295
 8004a2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004a30:	4407      	add	r7, r0
 8004a32:	eba8 0800 	sub.w	r8, r8, r0
 8004a36:	e7e7      	b.n	8004a08 <__sflush_r+0xd4>
 8004a38:	dfbffffe 	.word	0xdfbffffe

08004a3c <_fflush_r>:
 8004a3c:	b538      	push	{r3, r4, r5, lr}
 8004a3e:	690b      	ldr	r3, [r1, #16]
 8004a40:	4605      	mov	r5, r0
 8004a42:	460c      	mov	r4, r1
 8004a44:	b913      	cbnz	r3, 8004a4c <_fflush_r+0x10>
 8004a46:	2500      	movs	r5, #0
 8004a48:	4628      	mov	r0, r5
 8004a4a:	bd38      	pop	{r3, r4, r5, pc}
 8004a4c:	b118      	cbz	r0, 8004a56 <_fflush_r+0x1a>
 8004a4e:	6a03      	ldr	r3, [r0, #32]
 8004a50:	b90b      	cbnz	r3, 8004a56 <_fflush_r+0x1a>
 8004a52:	f7ff fc87 	bl	8004364 <__sinit>
 8004a56:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d0f3      	beq.n	8004a46 <_fflush_r+0xa>
 8004a5e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8004a60:	07d0      	lsls	r0, r2, #31
 8004a62:	d404      	bmi.n	8004a6e <_fflush_r+0x32>
 8004a64:	0599      	lsls	r1, r3, #22
 8004a66:	d402      	bmi.n	8004a6e <_fflush_r+0x32>
 8004a68:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004a6a:	f7ff fe5a 	bl	8004722 <__retarget_lock_acquire_recursive>
 8004a6e:	4628      	mov	r0, r5
 8004a70:	4621      	mov	r1, r4
 8004a72:	f7ff ff5f 	bl	8004934 <__sflush_r>
 8004a76:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004a78:	07da      	lsls	r2, r3, #31
 8004a7a:	4605      	mov	r5, r0
 8004a7c:	d4e4      	bmi.n	8004a48 <_fflush_r+0xc>
 8004a7e:	89a3      	ldrh	r3, [r4, #12]
 8004a80:	059b      	lsls	r3, r3, #22
 8004a82:	d4e1      	bmi.n	8004a48 <_fflush_r+0xc>
 8004a84:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004a86:	f7ff fe4d 	bl	8004724 <__retarget_lock_release_recursive>
 8004a8a:	e7dd      	b.n	8004a48 <_fflush_r+0xc>

08004a8c <__swhatbuf_r>:
 8004a8c:	b570      	push	{r4, r5, r6, lr}
 8004a8e:	460c      	mov	r4, r1
 8004a90:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004a94:	2900      	cmp	r1, #0
 8004a96:	b096      	sub	sp, #88	@ 0x58
 8004a98:	4615      	mov	r5, r2
 8004a9a:	461e      	mov	r6, r3
 8004a9c:	da0d      	bge.n	8004aba <__swhatbuf_r+0x2e>
 8004a9e:	89a3      	ldrh	r3, [r4, #12]
 8004aa0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8004aa4:	f04f 0100 	mov.w	r1, #0
 8004aa8:	bf14      	ite	ne
 8004aaa:	2340      	movne	r3, #64	@ 0x40
 8004aac:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8004ab0:	2000      	movs	r0, #0
 8004ab2:	6031      	str	r1, [r6, #0]
 8004ab4:	602b      	str	r3, [r5, #0]
 8004ab6:	b016      	add	sp, #88	@ 0x58
 8004ab8:	bd70      	pop	{r4, r5, r6, pc}
 8004aba:	466a      	mov	r2, sp
 8004abc:	f000 f848 	bl	8004b50 <_fstat_r>
 8004ac0:	2800      	cmp	r0, #0
 8004ac2:	dbec      	blt.n	8004a9e <__swhatbuf_r+0x12>
 8004ac4:	9901      	ldr	r1, [sp, #4]
 8004ac6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8004aca:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8004ace:	4259      	negs	r1, r3
 8004ad0:	4159      	adcs	r1, r3
 8004ad2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004ad6:	e7eb      	b.n	8004ab0 <__swhatbuf_r+0x24>

08004ad8 <__smakebuf_r>:
 8004ad8:	898b      	ldrh	r3, [r1, #12]
 8004ada:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004adc:	079d      	lsls	r5, r3, #30
 8004ade:	4606      	mov	r6, r0
 8004ae0:	460c      	mov	r4, r1
 8004ae2:	d507      	bpl.n	8004af4 <__smakebuf_r+0x1c>
 8004ae4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8004ae8:	6023      	str	r3, [r4, #0]
 8004aea:	6123      	str	r3, [r4, #16]
 8004aec:	2301      	movs	r3, #1
 8004aee:	6163      	str	r3, [r4, #20]
 8004af0:	b003      	add	sp, #12
 8004af2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004af4:	ab01      	add	r3, sp, #4
 8004af6:	466a      	mov	r2, sp
 8004af8:	f7ff ffc8 	bl	8004a8c <__swhatbuf_r>
 8004afc:	9f00      	ldr	r7, [sp, #0]
 8004afe:	4605      	mov	r5, r0
 8004b00:	4639      	mov	r1, r7
 8004b02:	4630      	mov	r0, r6
 8004b04:	f7ff fe8a 	bl	800481c <_malloc_r>
 8004b08:	b948      	cbnz	r0, 8004b1e <__smakebuf_r+0x46>
 8004b0a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004b0e:	059a      	lsls	r2, r3, #22
 8004b10:	d4ee      	bmi.n	8004af0 <__smakebuf_r+0x18>
 8004b12:	f023 0303 	bic.w	r3, r3, #3
 8004b16:	f043 0302 	orr.w	r3, r3, #2
 8004b1a:	81a3      	strh	r3, [r4, #12]
 8004b1c:	e7e2      	b.n	8004ae4 <__smakebuf_r+0xc>
 8004b1e:	89a3      	ldrh	r3, [r4, #12]
 8004b20:	6020      	str	r0, [r4, #0]
 8004b22:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004b26:	81a3      	strh	r3, [r4, #12]
 8004b28:	9b01      	ldr	r3, [sp, #4]
 8004b2a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8004b2e:	b15b      	cbz	r3, 8004b48 <__smakebuf_r+0x70>
 8004b30:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004b34:	4630      	mov	r0, r6
 8004b36:	f000 f81d 	bl	8004b74 <_isatty_r>
 8004b3a:	b128      	cbz	r0, 8004b48 <__smakebuf_r+0x70>
 8004b3c:	89a3      	ldrh	r3, [r4, #12]
 8004b3e:	f023 0303 	bic.w	r3, r3, #3
 8004b42:	f043 0301 	orr.w	r3, r3, #1
 8004b46:	81a3      	strh	r3, [r4, #12]
 8004b48:	89a3      	ldrh	r3, [r4, #12]
 8004b4a:	431d      	orrs	r5, r3
 8004b4c:	81a5      	strh	r5, [r4, #12]
 8004b4e:	e7cf      	b.n	8004af0 <__smakebuf_r+0x18>

08004b50 <_fstat_r>:
 8004b50:	b538      	push	{r3, r4, r5, lr}
 8004b52:	4d07      	ldr	r5, [pc, #28]	@ (8004b70 <_fstat_r+0x20>)
 8004b54:	2300      	movs	r3, #0
 8004b56:	4604      	mov	r4, r0
 8004b58:	4608      	mov	r0, r1
 8004b5a:	4611      	mov	r1, r2
 8004b5c:	602b      	str	r3, [r5, #0]
 8004b5e:	f7fb ffce 	bl	8000afe <_fstat>
 8004b62:	1c43      	adds	r3, r0, #1
 8004b64:	d102      	bne.n	8004b6c <_fstat_r+0x1c>
 8004b66:	682b      	ldr	r3, [r5, #0]
 8004b68:	b103      	cbz	r3, 8004b6c <_fstat_r+0x1c>
 8004b6a:	6023      	str	r3, [r4, #0]
 8004b6c:	bd38      	pop	{r3, r4, r5, pc}
 8004b6e:	bf00      	nop
 8004b70:	20012fb8 	.word	0x20012fb8

08004b74 <_isatty_r>:
 8004b74:	b538      	push	{r3, r4, r5, lr}
 8004b76:	4d06      	ldr	r5, [pc, #24]	@ (8004b90 <_isatty_r+0x1c>)
 8004b78:	2300      	movs	r3, #0
 8004b7a:	4604      	mov	r4, r0
 8004b7c:	4608      	mov	r0, r1
 8004b7e:	602b      	str	r3, [r5, #0]
 8004b80:	f7fb ffcd 	bl	8000b1e <_isatty>
 8004b84:	1c43      	adds	r3, r0, #1
 8004b86:	d102      	bne.n	8004b8e <_isatty_r+0x1a>
 8004b88:	682b      	ldr	r3, [r5, #0]
 8004b8a:	b103      	cbz	r3, 8004b8e <_isatty_r+0x1a>
 8004b8c:	6023      	str	r3, [r4, #0]
 8004b8e:	bd38      	pop	{r3, r4, r5, pc}
 8004b90:	20012fb8 	.word	0x20012fb8

08004b94 <_sbrk_r>:
 8004b94:	b538      	push	{r3, r4, r5, lr}
 8004b96:	4d06      	ldr	r5, [pc, #24]	@ (8004bb0 <_sbrk_r+0x1c>)
 8004b98:	2300      	movs	r3, #0
 8004b9a:	4604      	mov	r4, r0
 8004b9c:	4608      	mov	r0, r1
 8004b9e:	602b      	str	r3, [r5, #0]
 8004ba0:	f000 f808 	bl	8004bb4 <_sbrk>
 8004ba4:	1c43      	adds	r3, r0, #1
 8004ba6:	d102      	bne.n	8004bae <_sbrk_r+0x1a>
 8004ba8:	682b      	ldr	r3, [r5, #0]
 8004baa:	b103      	cbz	r3, 8004bae <_sbrk_r+0x1a>
 8004bac:	6023      	str	r3, [r4, #0]
 8004bae:	bd38      	pop	{r3, r4, r5, pc}
 8004bb0:	20012fb8 	.word	0x20012fb8

08004bb4 <_sbrk>:
 8004bb4:	4a04      	ldr	r2, [pc, #16]	@ (8004bc8 <_sbrk+0x14>)
 8004bb6:	6811      	ldr	r1, [r2, #0]
 8004bb8:	4603      	mov	r3, r0
 8004bba:	b909      	cbnz	r1, 8004bc0 <_sbrk+0xc>
 8004bbc:	4903      	ldr	r1, [pc, #12]	@ (8004bcc <_sbrk+0x18>)
 8004bbe:	6011      	str	r1, [r2, #0]
 8004bc0:	6810      	ldr	r0, [r2, #0]
 8004bc2:	4403      	add	r3, r0
 8004bc4:	6013      	str	r3, [r2, #0]
 8004bc6:	4770      	bx	lr
 8004bc8:	20012fc8 	.word	0x20012fc8
 8004bcc:	20012fd0 	.word	0x20012fd0

08004bd0 <_init>:
 8004bd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004bd2:	bf00      	nop
 8004bd4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004bd6:	bc08      	pop	{r3}
 8004bd8:	469e      	mov	lr, r3
 8004bda:	4770      	bx	lr

08004bdc <_fini>:
 8004bdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004bde:	bf00      	nop
 8004be0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004be2:	bc08      	pop	{r3}
 8004be4:	469e      	mov	lr, r3
 8004be6:	4770      	bx	lr
