Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Mar 25 17:51:57 2023
| Host         : LAPTOP-J16L9AUJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 115 register/latch pins with no clock driven by root clock pin: clk6p25m_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 228 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.124        0.000                      0                  498        0.068        0.000                      0                  498        4.500        0.000                       0                   295  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.124        0.000                      0                  498        0.068        0.000                      0                  498        4.500        0.000                       0                   295  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.124ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.124ns  (required time - arrival time)
  Source:                 u1/xpos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.841ns  (logic 2.400ns (27.146%)  route 6.441ns (72.854%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.555     5.076    u1/basys_clk_IBUF_BUFG
    SLICE_X42Y18         FDRE                                         r  u1/xpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y18         FDRE (Prop_fdre_C_Q)         0.518     5.594 f  u1/xpos_reg[2]/Q
                         net (fo=14, routed)          0.967     6.562    u1/xpos[2]
    SLICE_X40Y20         LUT6 (Prop_lut6_I1_O)        0.124     6.686 f  u1/seg[0]_i_11/O
                         net (fo=1, routed)           0.279     6.965    u1/seg[0]_i_11_n_0
    SLICE_X40Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.089 f  u1/seg[0]_i_7/O
                         net (fo=17, routed)          0.754     7.842    u1/seg[0]_i_7_n_0
    SLICE_X47Y19         LUT4 (Prop_lut4_I0_O)        0.150     7.992 r  u1/seg[0]_i_6/O
                         net (fo=5, routed)           0.671     8.663    u1/seg[0]_i_6_n_0
    SLICE_X48Y18         LUT5 (Prop_lut5_I2_O)        0.332     8.995 r  u1/oled_data[15]_i_104/O
                         net (fo=1, routed)           0.000     8.995    u1/oled_data[15]_i_104_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.527 r  u1/oled_data_reg[15]_i_40/CO[3]
                         net (fo=2, routed)           1.293    10.820    u1/oled_data_reg[15]_i_40_n_0
    SLICE_X50Y20         LUT4 (Prop_lut4_I0_O)        0.124    10.944 r  u1/oled_data[15]_i_52/O
                         net (fo=1, routed)           0.418    11.362    func/xpos_reg[4]
    SLICE_X52Y20         LUT6 (Prop_lut6_I3_O)        0.124    11.486 f  func/oled_data[15]_i_19/O
                         net (fo=2, routed)           0.569    12.055    func/oled_data[15]_i_19_n_0
    SLICE_X52Y18         LUT2 (Prop_lut2_I0_O)        0.124    12.179 f  func/oled_data[15]_i_18/O
                         net (fo=2, routed)           0.682    12.861    u1/FSM_onehot_state_reg[13]_2
    SLICE_X52Y18         LUT6 (Prop_lut6_I4_O)        0.124    12.985 r  u1/oled_data[15]_i_5/O
                         net (fo=2, routed)           0.809    13.793    func/right_reg_1
    SLICE_X53Y17         LUT6 (Prop_lut6_I3_O)        0.124    13.917 r  func/oled_data[15]_i_1/O
                         net (fo=1, routed)           0.000    13.917    func_n_7
    SLICE_X53Y17         FDRE                                         r  oled_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clk (IN)
                         net (fo=0)                   0.000    10.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.444    14.785    basys_clk_IBUF_BUFG
    SLICE_X53Y17         FDRE                                         r  oled_data_reg[15]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X53Y17         FDRE (Setup_fdre_C_D)        0.031    15.041    oled_data_reg[15]
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                         -13.917    
  -------------------------------------------------------------------
                         slack                                  1.124    

Slack (MET) :             1.274ns  (required time - arrival time)
  Source:                 u1/xpos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.687ns  (logic 2.400ns (27.627%)  route 6.287ns (72.373%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.555     5.076    u1/basys_clk_IBUF_BUFG
    SLICE_X42Y18         FDRE                                         r  u1/xpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y18         FDRE (Prop_fdre_C_Q)         0.518     5.594 f  u1/xpos_reg[2]/Q
                         net (fo=14, routed)          0.967     6.562    u1/xpos[2]
    SLICE_X40Y20         LUT6 (Prop_lut6_I1_O)        0.124     6.686 f  u1/seg[0]_i_11/O
                         net (fo=1, routed)           0.279     6.965    u1/seg[0]_i_11_n_0
    SLICE_X40Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.089 f  u1/seg[0]_i_7/O
                         net (fo=17, routed)          0.754     7.842    u1/seg[0]_i_7_n_0
    SLICE_X47Y19         LUT4 (Prop_lut4_I0_O)        0.150     7.992 r  u1/seg[0]_i_6/O
                         net (fo=5, routed)           0.671     8.663    u1/seg[0]_i_6_n_0
    SLICE_X48Y18         LUT5 (Prop_lut5_I2_O)        0.332     8.995 r  u1/oled_data[15]_i_104/O
                         net (fo=1, routed)           0.000     8.995    u1/oled_data[15]_i_104_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.527 r  u1/oled_data_reg[15]_i_40/CO[3]
                         net (fo=2, routed)           1.293    10.820    u1/oled_data_reg[15]_i_40_n_0
    SLICE_X50Y20         LUT4 (Prop_lut4_I0_O)        0.124    10.944 r  u1/oled_data[15]_i_52/O
                         net (fo=1, routed)           0.418    11.362    func/xpos_reg[4]
    SLICE_X52Y20         LUT6 (Prop_lut6_I3_O)        0.124    11.486 f  func/oled_data[15]_i_19/O
                         net (fo=2, routed)           0.569    12.055    func/oled_data[15]_i_19_n_0
    SLICE_X52Y18         LUT2 (Prop_lut2_I0_O)        0.124    12.179 f  func/oled_data[15]_i_18/O
                         net (fo=2, routed)           0.682    12.861    u1/FSM_onehot_state_reg[13]_2
    SLICE_X52Y18         LUT6 (Prop_lut6_I4_O)        0.124    12.985 r  u1/oled_data[15]_i_5/O
                         net (fo=2, routed)           0.655    13.639    func/right_reg_1
    SLICE_X53Y18         LUT6 (Prop_lut6_I3_O)        0.124    13.763 r  func/oled_data[10]_i_1/O
                         net (fo=1, routed)           0.000    13.763    func_n_6
    SLICE_X53Y18         FDRE                                         r  oled_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clk (IN)
                         net (fo=0)                   0.000    10.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.442    14.783    basys_clk_IBUF_BUFG
    SLICE_X53Y18         FDRE                                         r  oled_data_reg[10]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X53Y18         FDRE (Setup_fdre_C_D)        0.029    15.037    oled_data_reg[10]
  -------------------------------------------------------------------
                         required time                         15.037    
                         arrival time                         -13.763    
  -------------------------------------------------------------------
                         slack                                  1.274    

Slack (MET) :             2.341ns  (required time - arrival time)
  Source:                 u1/xpos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.525ns  (logic 2.042ns (27.136%)  route 5.483ns (72.864%))
  Logic Levels:           7  (LUT2=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.553     5.074    u1/basys_clk_IBUF_BUFG
    SLICE_X41Y20         FDRE                                         r  u1/xpos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  u1/xpos_reg[6]/Q
                         net (fo=3, routed)           1.009     6.539    u1/xpos[6]
    SLICE_X40Y20         LUT6 (Prop_lut6_I0_O)        0.124     6.663 r  u1/seg[6]_i_7/O
                         net (fo=17, routed)          0.988     7.651    u1/seg[6]_i_7_n_0
    SLICE_X46Y19         LUT2 (Prop_lut2_I1_O)        0.148     7.799 f  u1/seg[5]_i_3/O
                         net (fo=3, routed)           0.502     8.302    u1/seg[5]_i_3_n_0
    SLICE_X46Y19         LUT6 (Prop_lut6_I2_O)        0.328     8.630 f  u1/seg[6]_i_6/O
                         net (fo=4, routed)           0.842     9.471    u1/seg[6]_i_6_n_0
    SLICE_X49Y18         LUT2 (Prop_lut2_I1_O)        0.149     9.620 r  u1/seg[6]_i_2/O
                         net (fo=3, routed)           0.521    10.141    u1/seg[6]_i_2_n_0
    SLICE_X51Y18         LUT5 (Prop_lut5_I3_O)        0.332    10.473 f  u1/seg[5]_i_1/O
                         net (fo=9, routed)           0.572    11.045    u1/seg_reg[5]
    SLICE_X50Y18         LUT2 (Prop_lut2_I0_O)        0.150    11.195 r  u1/led[9]_i_3/O
                         net (fo=5, routed)           0.703    11.898    u1/led[9]_i_3_n_0
    SLICE_X51Y18         LUT5 (Prop_lut5_I4_O)        0.355    12.253 r  u1/led[8]_i_1/O
                         net (fo=1, routed)           0.346    12.599    u1_n_5
    SLICE_X48Y18         FDRE                                         r  led_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clk (IN)
                         net (fo=0)                   0.000    10.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.441    14.782    basys_clk_IBUF_BUFG
    SLICE_X48Y18         FDRE                                         r  led_reg[8]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X48Y18         FDRE (Setup_fdre_C_D)       -0.067    14.940    led_reg[8]
  -------------------------------------------------------------------
                         required time                         14.940    
                         arrival time                         -12.599    
  -------------------------------------------------------------------
                         slack                                  2.341    

Slack (MET) :             2.783ns  (required time - arrival time)
  Source:                 u1/xpos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.180ns  (logic 2.042ns (28.441%)  route 5.138ns (71.559%))
  Logic Levels:           7  (LUT2=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.553     5.074    u1/basys_clk_IBUF_BUFG
    SLICE_X41Y20         FDRE                                         r  u1/xpos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  u1/xpos_reg[6]/Q
                         net (fo=3, routed)           1.009     6.539    u1/xpos[6]
    SLICE_X40Y20         LUT6 (Prop_lut6_I0_O)        0.124     6.663 r  u1/seg[6]_i_7/O
                         net (fo=17, routed)          0.988     7.651    u1/seg[6]_i_7_n_0
    SLICE_X46Y19         LUT2 (Prop_lut2_I1_O)        0.148     7.799 f  u1/seg[5]_i_3/O
                         net (fo=3, routed)           0.502     8.302    u1/seg[5]_i_3_n_0
    SLICE_X46Y19         LUT6 (Prop_lut6_I2_O)        0.328     8.630 f  u1/seg[6]_i_6/O
                         net (fo=4, routed)           0.842     9.471    u1/seg[6]_i_6_n_0
    SLICE_X49Y18         LUT2 (Prop_lut2_I1_O)        0.149     9.620 r  u1/seg[6]_i_2/O
                         net (fo=3, routed)           0.521    10.141    u1/seg[6]_i_2_n_0
    SLICE_X51Y18         LUT5 (Prop_lut5_I3_O)        0.332    10.473 f  u1/seg[5]_i_1/O
                         net (fo=9, routed)           0.572    11.045    u1/seg_reg[5]
    SLICE_X50Y18         LUT2 (Prop_lut2_I0_O)        0.150    11.195 r  u1/led[9]_i_3/O
                         net (fo=5, routed)           0.704    11.899    u1/led[9]_i_3_n_0
    SLICE_X51Y18         LUT5 (Prop_lut5_I4_O)        0.355    12.254 r  u1/led[4]_i_1/O
                         net (fo=1, routed)           0.000    12.254    u1_n_9
    SLICE_X51Y18         FDRE                                         r  led_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clk (IN)
                         net (fo=0)                   0.000    10.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.442    14.783    basys_clk_IBUF_BUFG
    SLICE_X51Y18         FDRE                                         r  led_reg[4]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X51Y18         FDRE (Setup_fdre_C_D)        0.029    15.037    led_reg[4]
  -------------------------------------------------------------------
                         required time                         15.037    
                         arrival time                         -12.254    
  -------------------------------------------------------------------
                         slack                                  2.783    

Slack (MET) :             2.801ns  (required time - arrival time)
  Source:                 u1/xpos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.208ns  (logic 2.070ns (28.719%)  route 5.138ns (71.281%))
  Logic Levels:           7  (LUT2=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.553     5.074    u1/basys_clk_IBUF_BUFG
    SLICE_X41Y20         FDRE                                         r  u1/xpos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  u1/xpos_reg[6]/Q
                         net (fo=3, routed)           1.009     6.539    u1/xpos[6]
    SLICE_X40Y20         LUT6 (Prop_lut6_I0_O)        0.124     6.663 r  u1/seg[6]_i_7/O
                         net (fo=17, routed)          0.988     7.651    u1/seg[6]_i_7_n_0
    SLICE_X46Y19         LUT2 (Prop_lut2_I1_O)        0.148     7.799 f  u1/seg[5]_i_3/O
                         net (fo=3, routed)           0.502     8.302    u1/seg[5]_i_3_n_0
    SLICE_X46Y19         LUT6 (Prop_lut6_I2_O)        0.328     8.630 f  u1/seg[6]_i_6/O
                         net (fo=4, routed)           0.842     9.471    u1/seg[6]_i_6_n_0
    SLICE_X49Y18         LUT2 (Prop_lut2_I1_O)        0.149     9.620 r  u1/seg[6]_i_2/O
                         net (fo=3, routed)           0.521    10.141    u1/seg[6]_i_2_n_0
    SLICE_X51Y18         LUT5 (Prop_lut5_I3_O)        0.332    10.473 f  u1/seg[5]_i_1/O
                         net (fo=9, routed)           0.572    11.045    u1/seg_reg[5]
    SLICE_X50Y18         LUT2 (Prop_lut2_I0_O)        0.150    11.195 r  u1/led[9]_i_3/O
                         net (fo=5, routed)           0.704    11.899    u1/led[9]_i_3_n_0
    SLICE_X51Y18         LUT5 (Prop_lut5_I4_O)        0.383    12.282 r  u1/led[9]_i_1/O
                         net (fo=1, routed)           0.000    12.282    u1_n_4
    SLICE_X51Y18         FDRE                                         r  led_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clk (IN)
                         net (fo=0)                   0.000    10.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.442    14.783    basys_clk_IBUF_BUFG
    SLICE_X51Y18         FDRE                                         r  led_reg[9]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X51Y18         FDRE (Setup_fdre_C_D)        0.075    15.083    led_reg[9]
  -------------------------------------------------------------------
                         required time                         15.083    
                         arrival time                         -12.282    
  -------------------------------------------------------------------
                         slack                                  2.801    

Slack (MET) :             2.828ns  (required time - arrival time)
  Source:                 u1/ypos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.138ns  (logic 2.134ns (29.895%)  route 5.004ns (70.105%))
  Logic Levels:           8  (LUT2=2 LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.550     5.071    u1/basys_clk_IBUF_BUFG
    SLICE_X44Y22         FDRE                                         r  u1/ypos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y22         FDRE (Prop_fdre_C_Q)         0.456     5.527 f  u1/ypos_reg[2]/Q
                         net (fo=12, routed)          0.852     6.379    u1/ypos[2]
    SLICE_X44Y20         LUT3 (Prop_lut3_I0_O)        0.152     6.531 r  u1/seg[6]_i_14/O
                         net (fo=3, routed)           0.641     7.173    u1/seg[6]_i_14_n_0
    SLICE_X45Y20         LUT5 (Prop_lut5_I1_O)        0.352     7.525 r  u1/seg[6]_i_12/O
                         net (fo=7, routed)           0.587     8.111    u1/seg[6]_i_12_n_0
    SLICE_X47Y20         LUT2 (Prop_lut2_I1_O)        0.352     8.463 r  u1/seg[0]_i_8/O
                         net (fo=3, routed)           0.693     9.156    u1/seg[0]_i_8_n_0
    SLICE_X49Y19         LUT6 (Prop_lut6_I4_O)        0.326     9.482 r  u1/seg[4]_i_4/O
                         net (fo=2, routed)           0.445     9.927    u1/seg[4]_i_4_n_0
    SLICE_X49Y19         LUT6 (Prop_lut6_I0_O)        0.124    10.051 r  u1/seg[2]_i_3/O
                         net (fo=1, routed)           0.402    10.454    u1/seg[2]_i_3_n_0
    SLICE_X49Y19         LUT5 (Prop_lut5_I2_O)        0.124    10.578 f  u1/seg[2]_i_2/O
                         net (fo=11, routed)          0.693    11.271    u1/seg_reg[4][0]
    SLICE_X49Y18         LUT2 (Prop_lut2_I0_O)        0.124    11.395 r  u1/led[9]_i_2/O
                         net (fo=7, routed)           0.691    12.085    u1/led[9]_i_2_n_0
    SLICE_X49Y18         LUT5 (Prop_lut5_I2_O)        0.124    12.209 r  u1/led[3]_i_1/O
                         net (fo=1, routed)           0.000    12.209    u1_n_10
    SLICE_X49Y18         FDRE                                         r  led_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clk (IN)
                         net (fo=0)                   0.000    10.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.441    14.782    basys_clk_IBUF_BUFG
    SLICE_X49Y18         FDRE                                         r  led_reg[3]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X49Y18         FDRE (Setup_fdre_C_D)        0.031    15.038    led_reg[3]
  -------------------------------------------------------------------
                         required time                         15.038    
                         arrival time                         -12.209    
  -------------------------------------------------------------------
                         slack                                  2.828    

Slack (MET) :             2.844ns  (required time - arrival time)
  Source:                 u1/ypos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.166ns  (logic 2.162ns (30.169%)  route 5.004ns (69.831%))
  Logic Levels:           8  (LUT2=2 LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.550     5.071    u1/basys_clk_IBUF_BUFG
    SLICE_X44Y22         FDRE                                         r  u1/ypos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y22         FDRE (Prop_fdre_C_Q)         0.456     5.527 f  u1/ypos_reg[2]/Q
                         net (fo=12, routed)          0.852     6.379    u1/ypos[2]
    SLICE_X44Y20         LUT3 (Prop_lut3_I0_O)        0.152     6.531 r  u1/seg[6]_i_14/O
                         net (fo=3, routed)           0.641     7.173    u1/seg[6]_i_14_n_0
    SLICE_X45Y20         LUT5 (Prop_lut5_I1_O)        0.352     7.525 r  u1/seg[6]_i_12/O
                         net (fo=7, routed)           0.587     8.111    u1/seg[6]_i_12_n_0
    SLICE_X47Y20         LUT2 (Prop_lut2_I1_O)        0.352     8.463 r  u1/seg[0]_i_8/O
                         net (fo=3, routed)           0.693     9.156    u1/seg[0]_i_8_n_0
    SLICE_X49Y19         LUT6 (Prop_lut6_I4_O)        0.326     9.482 r  u1/seg[4]_i_4/O
                         net (fo=2, routed)           0.445     9.927    u1/seg[4]_i_4_n_0
    SLICE_X49Y19         LUT6 (Prop_lut6_I0_O)        0.124    10.051 r  u1/seg[2]_i_3/O
                         net (fo=1, routed)           0.402    10.454    u1/seg[2]_i_3_n_0
    SLICE_X49Y19         LUT5 (Prop_lut5_I2_O)        0.124    10.578 f  u1/seg[2]_i_2/O
                         net (fo=11, routed)          0.693    11.271    u1/seg_reg[4][0]
    SLICE_X49Y18         LUT2 (Prop_lut2_I0_O)        0.124    11.395 r  u1/led[9]_i_2/O
                         net (fo=7, routed)           0.691    12.085    u1/led[9]_i_2_n_0
    SLICE_X49Y18         LUT5 (Prop_lut5_I0_O)        0.152    12.237 r  u1/led[7]_i_1/O
                         net (fo=1, routed)           0.000    12.237    u1_n_6
    SLICE_X49Y18         FDRE                                         r  led_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clk (IN)
                         net (fo=0)                   0.000    10.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.441    14.782    basys_clk_IBUF_BUFG
    SLICE_X49Y18         FDRE                                         r  led_reg[7]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X49Y18         FDRE (Setup_fdre_C_D)        0.075    15.082    led_reg[7]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                         -12.237    
  -------------------------------------------------------------------
                         slack                                  2.844    

Slack (MET) :             2.860ns  (required time - arrival time)
  Source:                 u1/xpos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.103ns  (logic 2.042ns (28.747%)  route 5.061ns (71.253%))
  Logic Levels:           7  (LUT2=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.553     5.074    u1/basys_clk_IBUF_BUFG
    SLICE_X41Y20         FDRE                                         r  u1/xpos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  u1/xpos_reg[6]/Q
                         net (fo=3, routed)           1.009     6.539    u1/xpos[6]
    SLICE_X40Y20         LUT6 (Prop_lut6_I0_O)        0.124     6.663 r  u1/seg[6]_i_7/O
                         net (fo=17, routed)          0.988     7.651    u1/seg[6]_i_7_n_0
    SLICE_X46Y19         LUT2 (Prop_lut2_I1_O)        0.148     7.799 f  u1/seg[5]_i_3/O
                         net (fo=3, routed)           0.502     8.302    u1/seg[5]_i_3_n_0
    SLICE_X46Y19         LUT6 (Prop_lut6_I2_O)        0.328     8.630 f  u1/seg[6]_i_6/O
                         net (fo=4, routed)           0.842     9.471    u1/seg[6]_i_6_n_0
    SLICE_X49Y18         LUT2 (Prop_lut2_I1_O)        0.149     9.620 r  u1/seg[6]_i_2/O
                         net (fo=3, routed)           0.521    10.141    u1/seg[6]_i_2_n_0
    SLICE_X51Y18         LUT5 (Prop_lut5_I3_O)        0.332    10.473 f  u1/seg[5]_i_1/O
                         net (fo=9, routed)           0.572    11.045    u1/seg_reg[5]
    SLICE_X50Y18         LUT2 (Prop_lut2_I0_O)        0.150    11.195 r  u1/led[9]_i_3/O
                         net (fo=5, routed)           0.628    11.823    u1/led[9]_i_3_n_0
    SLICE_X49Y18         LUT6 (Prop_lut6_I4_O)        0.355    12.178 r  u1/led[5]_i_1/O
                         net (fo=1, routed)           0.000    12.178    u1_n_8
    SLICE_X49Y18         FDRE                                         r  led_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clk (IN)
                         net (fo=0)                   0.000    10.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.441    14.782    basys_clk_IBUF_BUFG
    SLICE_X49Y18         FDRE                                         r  led_reg[5]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X49Y18         FDRE (Setup_fdre_C_D)        0.031    15.038    led_reg[5]
  -------------------------------------------------------------------
                         required time                         15.038    
                         arrival time                         -12.178    
  -------------------------------------------------------------------
                         slack                                  2.860    

Slack (MET) :             2.922ns  (required time - arrival time)
  Source:                 u1/ypos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.091ns  (logic 2.134ns (30.094%)  route 4.957ns (69.906%))
  Logic Levels:           8  (LUT2=2 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.550     5.071    u1/basys_clk_IBUF_BUFG
    SLICE_X44Y22         FDRE                                         r  u1/ypos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y22         FDRE (Prop_fdre_C_Q)         0.456     5.527 f  u1/ypos_reg[2]/Q
                         net (fo=12, routed)          0.852     6.379    u1/ypos[2]
    SLICE_X44Y20         LUT3 (Prop_lut3_I0_O)        0.152     6.531 r  u1/seg[6]_i_14/O
                         net (fo=3, routed)           0.641     7.173    u1/seg[6]_i_14_n_0
    SLICE_X45Y20         LUT5 (Prop_lut5_I1_O)        0.352     7.525 r  u1/seg[6]_i_12/O
                         net (fo=7, routed)           0.587     8.111    u1/seg[6]_i_12_n_0
    SLICE_X47Y20         LUT2 (Prop_lut2_I1_O)        0.352     8.463 r  u1/seg[0]_i_8/O
                         net (fo=3, routed)           0.693     9.156    u1/seg[0]_i_8_n_0
    SLICE_X49Y19         LUT6 (Prop_lut6_I4_O)        0.326     9.482 r  u1/seg[4]_i_4/O
                         net (fo=2, routed)           0.445     9.927    u1/seg[4]_i_4_n_0
    SLICE_X49Y19         LUT6 (Prop_lut6_I0_O)        0.124    10.051 r  u1/seg[2]_i_3/O
                         net (fo=1, routed)           0.402    10.454    u1/seg[2]_i_3_n_0
    SLICE_X49Y19         LUT5 (Prop_lut5_I2_O)        0.124    10.578 f  u1/seg[2]_i_2/O
                         net (fo=11, routed)          0.693    11.271    u1/seg_reg[4][0]
    SLICE_X49Y18         LUT2 (Prop_lut2_I0_O)        0.124    11.395 r  u1/led[9]_i_2/O
                         net (fo=7, routed)           0.644    12.038    u1/led[9]_i_2_n_0
    SLICE_X50Y18         LUT6 (Prop_lut6_I2_O)        0.124    12.162 r  u1/led[0]_i_1/O
                         net (fo=1, routed)           0.000    12.162    u1_n_13
    SLICE_X50Y18         FDRE                                         r  led_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clk (IN)
                         net (fo=0)                   0.000    10.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.442    14.783    basys_clk_IBUF_BUFG
    SLICE_X50Y18         FDRE                                         r  led_reg[0]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X50Y18         FDRE (Setup_fdre_C_D)        0.077    15.085    led_reg[0]
  -------------------------------------------------------------------
                         required time                         15.085    
                         arrival time                         -12.162    
  -------------------------------------------------------------------
                         slack                                  2.922    

Slack (MET) :             3.161ns  (required time - arrival time)
  Source:                 u1/xpos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.801ns  (logic 1.785ns (26.247%)  route 5.016ns (73.753%))
  Logic Levels:           7  (LUT2=3 LUT6=4)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.553     5.074    u1/basys_clk_IBUF_BUFG
    SLICE_X41Y20         FDRE                                         r  u1/xpos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  u1/xpos_reg[6]/Q
                         net (fo=3, routed)           1.009     6.539    u1/xpos[6]
    SLICE_X40Y20         LUT6 (Prop_lut6_I0_O)        0.124     6.663 r  u1/seg[6]_i_7/O
                         net (fo=17, routed)          0.988     7.651    u1/seg[6]_i_7_n_0
    SLICE_X46Y19         LUT2 (Prop_lut2_I1_O)        0.148     7.799 f  u1/seg[5]_i_3/O
                         net (fo=3, routed)           0.502     8.302    u1/seg[5]_i_3_n_0
    SLICE_X46Y19         LUT6 (Prop_lut6_I2_O)        0.328     8.630 f  u1/seg[6]_i_6/O
                         net (fo=4, routed)           0.842     9.471    u1/seg[6]_i_6_n_0
    SLICE_X49Y18         LUT2 (Prop_lut2_I1_O)        0.149     9.620 r  u1/seg[6]_i_2/O
                         net (fo=3, routed)           0.580    10.200    u1/seg[6]_i_2_n_0
    SLICE_X51Y19         LUT6 (Prop_lut6_I0_O)        0.332    10.532 f  u1/seg[6]_i_1/O
                         net (fo=8, routed)           0.532    11.063    u1/seg_reg[6]
    SLICE_X50Y18         LUT2 (Prop_lut2_I1_O)        0.124    11.187 r  u1/led[7]_i_2/O
                         net (fo=3, routed)           0.564    11.751    u1/led[7]_i_2_n_0
    SLICE_X49Y18         LUT6 (Prop_lut6_I4_O)        0.124    11.875 r  u1/led[2]_i_1/O
                         net (fo=1, routed)           0.000    11.875    u1_n_11
    SLICE_X49Y18         FDRE                                         r  led_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clk (IN)
                         net (fo=0)                   0.000    10.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.441    14.782    basys_clk_IBUF_BUFG
    SLICE_X49Y18         FDRE                                         r  led_reg[2]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X49Y18         FDRE (Setup_fdre_C_D)        0.029    15.036    led_reg[2]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                         -11.875    
  -------------------------------------------------------------------
                         slack                                  3.161    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 u1/Inst_Ps2Interface/load_rx_data_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/Inst_Ps2Interface/rx_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.756%)  route 0.174ns (55.244%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.553     1.436    u1/Inst_Ps2Interface/basys_clk_IBUF_BUFG
    SLICE_X35Y20         FDRE                                         r  u1/Inst_Ps2Interface/load_rx_data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y20         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  u1/Inst_Ps2Interface/load_rx_data_reg/Q
                         net (fo=8, routed)           0.174     1.751    u1/Inst_Ps2Interface/load_rx_data
    SLICE_X38Y20         FDRE                                         r  u1/Inst_Ps2Interface/rx_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.821     1.948    u1/Inst_Ps2Interface/basys_clk_IBUF_BUFG
    SLICE_X38Y20         FDRE                                         r  u1/Inst_Ps2Interface/rx_data_reg[2]/C
                         clock pessimism             -0.249     1.699    
    SLICE_X38Y20         FDRE (Hold_fdre_C_CE)       -0.016     1.683    u1/Inst_Ps2Interface/rx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 u1/Inst_Ps2Interface/load_rx_data_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/Inst_Ps2Interface/rx_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.756%)  route 0.174ns (55.244%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.553     1.436    u1/Inst_Ps2Interface/basys_clk_IBUF_BUFG
    SLICE_X35Y20         FDRE                                         r  u1/Inst_Ps2Interface/load_rx_data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y20         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  u1/Inst_Ps2Interface/load_rx_data_reg/Q
                         net (fo=8, routed)           0.174     1.751    u1/Inst_Ps2Interface/load_rx_data
    SLICE_X38Y20         FDRE                                         r  u1/Inst_Ps2Interface/rx_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.821     1.948    u1/Inst_Ps2Interface/basys_clk_IBUF_BUFG
    SLICE_X38Y20         FDRE                                         r  u1/Inst_Ps2Interface/rx_data_reg[3]/C
                         clock pessimism             -0.249     1.699    
    SLICE_X38Y20         FDRE (Hold_fdre_C_CE)       -0.016     1.683    u1/Inst_Ps2Interface/rx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 u1/Inst_Ps2Interface/load_rx_data_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/Inst_Ps2Interface/rx_data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.756%)  route 0.174ns (55.244%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.553     1.436    u1/Inst_Ps2Interface/basys_clk_IBUF_BUFG
    SLICE_X35Y20         FDRE                                         r  u1/Inst_Ps2Interface/load_rx_data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y20         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  u1/Inst_Ps2Interface/load_rx_data_reg/Q
                         net (fo=8, routed)           0.174     1.751    u1/Inst_Ps2Interface/load_rx_data
    SLICE_X38Y20         FDRE                                         r  u1/Inst_Ps2Interface/rx_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.821     1.948    u1/Inst_Ps2Interface/basys_clk_IBUF_BUFG
    SLICE_X38Y20         FDRE                                         r  u1/Inst_Ps2Interface/rx_data_reg[4]/C
                         clock pessimism             -0.249     1.699    
    SLICE_X38Y20         FDRE (Hold_fdre_C_CE)       -0.016     1.683    u1/Inst_Ps2Interface/rx_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 u1/Inst_Ps2Interface/load_rx_data_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/Inst_Ps2Interface/rx_data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.756%)  route 0.174ns (55.244%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.553     1.436    u1/Inst_Ps2Interface/basys_clk_IBUF_BUFG
    SLICE_X35Y20         FDRE                                         r  u1/Inst_Ps2Interface/load_rx_data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y20         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  u1/Inst_Ps2Interface/load_rx_data_reg/Q
                         net (fo=8, routed)           0.174     1.751    u1/Inst_Ps2Interface/load_rx_data
    SLICE_X38Y20         FDRE                                         r  u1/Inst_Ps2Interface/rx_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.821     1.948    u1/Inst_Ps2Interface/basys_clk_IBUF_BUFG
    SLICE_X38Y20         FDRE                                         r  u1/Inst_Ps2Interface/rx_data_reg[5]/C
                         clock pessimism             -0.249     1.699    
    SLICE_X38Y20         FDRE (Hold_fdre_C_CE)       -0.016     1.683    u1/Inst_Ps2Interface/rx_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 u1/Inst_Ps2Interface/load_rx_data_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/Inst_Ps2Interface/rx_data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.756%)  route 0.174ns (55.244%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.553     1.436    u1/Inst_Ps2Interface/basys_clk_IBUF_BUFG
    SLICE_X35Y20         FDRE                                         r  u1/Inst_Ps2Interface/load_rx_data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y20         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  u1/Inst_Ps2Interface/load_rx_data_reg/Q
                         net (fo=8, routed)           0.174     1.751    u1/Inst_Ps2Interface/load_rx_data
    SLICE_X38Y20         FDRE                                         r  u1/Inst_Ps2Interface/rx_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.821     1.948    u1/Inst_Ps2Interface/basys_clk_IBUF_BUFG
    SLICE_X38Y20         FDRE                                         r  u1/Inst_Ps2Interface/rx_data_reg[6]/C
                         clock pessimism             -0.249     1.699    
    SLICE_X38Y20         FDRE (Hold_fdre_C_CE)       -0.016     1.683    u1/Inst_Ps2Interface/rx_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 u1/Inst_Ps2Interface/load_rx_data_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/Inst_Ps2Interface/rx_data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.756%)  route 0.174ns (55.244%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.553     1.436    u1/Inst_Ps2Interface/basys_clk_IBUF_BUFG
    SLICE_X35Y20         FDRE                                         r  u1/Inst_Ps2Interface/load_rx_data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y20         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  u1/Inst_Ps2Interface/load_rx_data_reg/Q
                         net (fo=8, routed)           0.174     1.751    u1/Inst_Ps2Interface/load_rx_data
    SLICE_X38Y20         FDRE                                         r  u1/Inst_Ps2Interface/rx_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.821     1.948    u1/Inst_Ps2Interface/basys_clk_IBUF_BUFG
    SLICE_X38Y20         FDRE                                         r  u1/Inst_Ps2Interface/rx_data_reg[7]/C
                         clock pessimism             -0.249     1.699    
    SLICE_X38Y20         FDRE (Hold_fdre_C_CE)       -0.016     1.683    u1/Inst_Ps2Interface/rx_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 u1/Inst_Ps2Interface/load_tx_data_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/Inst_Ps2Interface/frame_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.227ns (50.931%)  route 0.219ns (49.069%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.554     1.437    u1/Inst_Ps2Interface/basys_clk_IBUF_BUFG
    SLICE_X35Y19         FDRE                                         r  u1/Inst_Ps2Interface/load_tx_data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y19         FDRE (Prop_fdre_C_Q)         0.128     1.565 r  u1/Inst_Ps2Interface/load_tx_data_reg/Q
                         net (fo=12, routed)          0.219     1.784    u1/Inst_Ps2Interface/load_tx_data_reg_n_0
    SLICE_X36Y21         LUT5 (Prop_lut5_I2_O)        0.099     1.883 r  u1/Inst_Ps2Interface/frame[10]_i_1/O
                         net (fo=1, routed)           0.000     1.883    u1/Inst_Ps2Interface/frame[10]_i_1_n_0
    SLICE_X36Y21         FDRE                                         r  u1/Inst_Ps2Interface/frame_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.820     1.947    u1/Inst_Ps2Interface/basys_clk_IBUF_BUFG
    SLICE_X36Y21         FDRE                                         r  u1/Inst_Ps2Interface/frame_reg[10]/C
                         clock pessimism             -0.249     1.698    
    SLICE_X36Y21         FDRE (Hold_fdre_C_D)         0.091     1.789    u1/Inst_Ps2Interface/frame_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u1/Inst_Ps2Interface/frame_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/Inst_Ps2Interface/FSM_onehot_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.226ns (49.107%)  route 0.234ns (50.893%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.554     1.437    u1/Inst_Ps2Interface/basys_clk_IBUF_BUFG
    SLICE_X36Y20         FDRE                                         r  u1/Inst_Ps2Interface/frame_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y20         FDRE (Prop_fdre_C_Q)         0.128     1.565 r  u1/Inst_Ps2Interface/frame_reg[9]/Q
                         net (fo=3, routed)           0.234     1.799    u1/Inst_Ps2Interface/frame_reg_n_0_[9]
    SLICE_X35Y20         LUT6 (Prop_lut6_I0_O)        0.098     1.897 r  u1/Inst_Ps2Interface/FSM_onehot_state[4]_i_1/O
                         net (fo=1, routed)           0.000     1.897    u1/Inst_Ps2Interface/FSM_onehot_state[4]_i_1_n_0
    SLICE_X35Y20         FDRE                                         r  u1/Inst_Ps2Interface/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.820     1.947    u1/Inst_Ps2Interface/basys_clk_IBUF_BUFG
    SLICE_X35Y20         FDRE                                         r  u1/Inst_Ps2Interface/FSM_onehot_state_reg[4]/C
                         clock pessimism             -0.249     1.698    
    SLICE_X35Y20         FDRE (Hold_fdre_C_D)         0.091     1.789    u1/Inst_Ps2Interface/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u1/Inst_Ps2Interface/err_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/FSM_onehot_state_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.186ns (36.932%)  route 0.318ns (63.068%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.552     1.435    u1/Inst_Ps2Interface/basys_clk_IBUF_BUFG
    SLICE_X35Y21         FDRE                                         r  u1/Inst_Ps2Interface/err_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         FDRE (Prop_fdre_C_Q)         0.141     1.576 f  u1/Inst_Ps2Interface/err_reg/Q
                         net (fo=24, routed)          0.318     1.894    u1/Inst_Ps2Interface/err
    SLICE_X38Y19         LUT6 (Prop_lut6_I1_O)        0.045     1.939 r  u1/Inst_Ps2Interface/FSM_onehot_state[32]_i_1/O
                         net (fo=1, routed)           0.000     1.939    u1/Inst_Ps2Interface_n_9
    SLICE_X38Y19         FDRE                                         r  u1/FSM_onehot_state_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.822     1.949    u1/basys_clk_IBUF_BUFG
    SLICE_X38Y19         FDRE                                         r  u1/FSM_onehot_state_reg[32]/C
                         clock pessimism             -0.249     1.700    
    SLICE_X38Y19         FDRE (Hold_fdre_C_D)         0.120     1.820    u1/FSM_onehot_state_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u1/Inst_Ps2Interface/read_data_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/FSM_onehot_state_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.186ns (38.961%)  route 0.291ns (61.039%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.554     1.437    u1/Inst_Ps2Interface/basys_clk_IBUF_BUFG
    SLICE_X35Y19         FDRE                                         r  u1/Inst_Ps2Interface/read_data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y19         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  u1/Inst_Ps2Interface/read_data_reg/Q
                         net (fo=38, routed)          0.291     1.870    u1/Inst_Ps2Interface/read_data
    SLICE_X41Y17         LUT5 (Prop_lut5_I3_O)        0.045     1.915 r  u1/Inst_Ps2Interface/FSM_onehot_state[31]_i_1/O
                         net (fo=1, routed)           0.000     1.915    u1/Inst_Ps2Interface_n_7
    SLICE_X41Y17         FDRE                                         r  u1/FSM_onehot_state_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.825     1.952    u1/basys_clk_IBUF_BUFG
    SLICE_X41Y17         FDRE                                         r  u1/FSM_onehot_state_reg[31]/C
                         clock pessimism             -0.249     1.703    
    SLICE_X41Y17         FDRE (Hold_fdre_C_D)         0.092     1.795    u1/FSM_onehot_state_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.119    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { basys_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  basys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y35   COUNT_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y35   COUNT_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y35   COUNT_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y35   COUNT_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y35   clk6p25m_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y18   led_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y18   led_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y19   u1/FSM_onehot_state_reg[32]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y19   u1/FSM_onehot_state_reg[33]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y25   u1/Inst_Ps2Interface/data_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y25   u1/Inst_Ps2Interface/data_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y25   u1/Inst_Ps2Interface/data_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y25   u1/Inst_Ps2Interface/data_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y25   u1/Inst_Ps2Interface/data_count_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y25   u1/Inst_Ps2Interface/data_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y25   u1/Inst_Ps2Interface/data_count_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y25   u1/Inst_Ps2Interface/data_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y24   u1/Inst_Ps2Interface/data_inter_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y24   u1/Inst_Ps2Interface/data_inter_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y35   COUNT_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y35   COUNT_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y35   COUNT_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y35   COUNT_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y35   clk6p25m_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y18   led_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y17   u1/FSM_onehot_state_reg[34]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y16   u1/FSM_onehot_state_reg[35]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y16   u1/FSM_onehot_state_reg[36]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y17   u1/FSM_onehot_state_reg[3]/C



