# 32-bit-Floating-Point-ALU
Arithmetical Logical Unit (Gate Level Implimentation)

BLOCK DIAGRAM of ALU representing Input and Output ports ( Xilinx )

![sch1](https://user-images.githubusercontent.com/76876019/117704694-c6287000-b1e8-11eb-86bc-3cef3d89bb5c.PNG)

INSIDE BLOCK DIAGRAM ( different blocks to perform different operations )

![Screenshot (58)](https://user-images.githubusercontent.com/76876019/118736617-a20c0500-b860-11eb-8bf1-27e5eeeafbd0.png)


EXAMPLE

A = 32'b0_10000010_00111001100110011001101 ==============> +9.8 in decimal

B = 32'b0_10000001_00010011001100110011010 ==============> +4.3 in decimal

operation[2:0]

      000         =>   Addition
      
      001         =>   Substraction
      
      010         =>   Multiplication
      
      011         =>   Division


ADDITION

![add](https://user-images.githubusercontent.com/76876019/117704550-95e0d180-b1e8-11eb-977f-fd1f7a2001a4.PNG)

SUBTRACTION

![sub](https://user-images.githubusercontent.com/76876019/117704603-a5f8b100-b1e8-11eb-8a51-e32999dca940.PNG)

MULTIPLICATION

![Mul](https://user-images.githubusercontent.com/76876019/117704630-b01aaf80-b1e8-11eb-87c7-b79adac14da5.PNG)

DIVISION

![Div](https://user-images.githubusercontent.com/76876019/117704659-b90b8100-b1e8-11eb-8d3e-b4aa6fc381f2.PNG)

---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

By

SAURABH SINHA

10/05/2021
