// Seed: 1319645561
module module_0 (
    output wand id_0,
    output uwire id_1,
    input wor id_2
    , id_15,
    input tri1 id_3,
    input wire id_4,
    input supply0 id_5
    , id_16,
    input tri0 id_6,
    output supply1 id_7,
    input tri0 id_8,
    output tri1 id_9,
    input wand id_10,
    input tri0 id_11,
    input tri0 id_12,
    input tri0 id_13
);
endmodule
module module_1 (
    input supply0 id_0,
    input tri0 id_1,
    output wire id_2,
    input tri0 id_3,
    input tri1 id_4,
    input uwire id_5,
    output tri0 id_6,
    output wire id_7,
    input tri1 id_8,
    output wor id_9
    , id_27,
    input wand id_10,
    output tri0 id_11,
    input supply1 id_12,
    input tri id_13,
    input tri0 id_14
    , id_28,
    input wor id_15,
    output tri1 id_16,
    input tri id_17,
    input tri0 id_18,
    output supply1 id_19,
    output tri0 id_20,
    input supply0 id_21,
    input supply1 id_22,
    output wor id_23,
    input tri1 id_24,
    output supply1 id_25
);
  assign id_25 = 1;
  assign id_23 = id_1;
  wire id_29, id_30, id_31;
  module_0(
      id_6, id_6, id_5, id_15, id_13, id_22, id_8, id_9, id_4, id_16, id_8, id_21, id_21, id_21
  );
  wand id_32 = 1;
  assign id_27 = 1;
  tri1 id_33 = id_22;
  wire id_34, id_35, id_36;
endmodule
