--- verilog_synth
+++ uhdm_synth
@@ -1,7 +1,6 @@
 /* Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC) */
-(* keep =  1  *)
-(* top =  1  *)
 (* src = "dut.sv:1.1-21.10" *)
+(* top =  1  *)
 module initval(clk, bar, foo, asdf);
 (* src = "dut.sv:1.22-1.25" *)
 input clk;
@@ -17,43 +16,27 @@
 (* src = "dut.sv:1.62-1.66" *)
 output [3:0] asdf;
 wire [3:0] asdf;
-(* src = "dut.sv:3.13-3.21" *)
-(* unused_bits = "0 1" *)
-wire [3:0] last_bar;
-(* src = "dut.sv:18.24-20.53" *)
-\$check  #(
-.ARGS_WIDTH(32'd0),
-.FLAVOR("assert"),
-.FORMAT(),
-.PRIORITY(32'd0),
-.TRG_ENABLE(32'd0),
-.TRG_POLARITY(32'd0),
-.TRG_WIDTH(32'd0)
-) _0_ (
-.A(1'h1),
-.ARGS(),
-.EN(1'h1),
-.TRG()
+(* \always_ff  = 32'd1 *)
+(* src = "dut.sv:15.3-16.23" *)
+\$_DFF_P_  \asdf_reg[3]  /* _0_ */ (
+.C(clk),
+.D(bar[3]),
+.Q(asdf[3])
 );
+(* \always_ff  = 32'd1 *)
 (* src = "dut.sv:9.3-10.26" *)
 \$_DFF_P_  \foo_reg[2]  /* _1_ */ (
 .C(clk),
 .D(bar[2]),
 .Q(foo[2])
 );
+(* \always_ff  = 32'd1 *)
 (* src = "dut.sv:9.3-10.26" *)
 \$_DFF_P_  \foo_reg[3]  /* _2_ */ (
 .C(clk),
 .D(bar[3]),
 .Q(foo[3])
 );
-(* src = "dut.sv:15.3-16.23" *)
-\$_DFF_P_  \asdf_reg[3]  /* _3_ */ (
-.C(clk),
-.D(bar[3]),
-.Q(asdf[3])
-);
-assign last_bar[3:2] = foo[3:2];
 assign asdf[2:0] = 3'h7;
 assign foo[1:0] = bar[1:0];
 endmodule
