#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000000008aeca0 .scope module, "ppu_tb" "ppu_tb" 2 3;
 .timescale 0 0;
v0000000000d474e0_0 .net "A_O", 31 0, L_0000000000d48d80;  1 drivers
v0000000000d47b20_0 .var "Address", 31 0;
v0000000000d47080_0 .net "C_U_out", 6 0, L_0000000000d490a0;  1 drivers
v0000000000d479e0_0 .net "Carry", 0 0, v0000000000d46cc0_0;  1 drivers
v0000000000d46d60_0 .net "DO", 31 0, v0000000000d3c310_0;  1 drivers
v0000000000d47760_0 .net "DO_CU", 31 0, v0000000000d34970_0;  1 drivers
v0000000000d47260_0 .net "Data_RAM_Out", 31 0, v0000000000d38b70_0;  1 drivers
v0000000000d46e00_0 .net "EX_ALU_OP", 3 0, v0000000000c92950_0;  1 drivers
v0000000000d46ea0_0 .net "EX_Bit11_0", 31 0, v0000000000c92630_0;  1 drivers
v0000000000d47580_0 .net "EX_Bit15_12", 3 0, v0000000000c91370_0;  1 drivers
v0000000000d47d00_0 .net "EX_MUX_2X1_OUT", 31 0, L_0000000000c93ea0;  1 drivers
v0000000000d47300_0 .net "EX_RF_Enable", 0 0, v0000000000c91d70_0;  1 drivers
v0000000000d47bc0_0 .net "EX_Shift_imm", 0 0, v0000000000c926d0_0;  1 drivers
v0000000000d47800_0 .net "EX_addresing_modes", 7 0, v0000000000c90d30_0;  1 drivers
v0000000000d47da0_0 .net "EX_load_instr", 0 0, v0000000000c90dd0_0;  1 drivers
v0000000000d47e40_0 .net "EX_mem_read_write", 0 0, v0000000000c92810_0;  1 drivers
v0000000000d473a0_0 .net "EX_mem_size", 0 0, v0000000000c928b0_0;  1 drivers
v0000000000d47620_0 .net "ID_B_instr", 0 0, L_0000000000c931f0;  1 drivers
v0000000000d45320_0 .net "ID_Bit11_0", 31 0, v0000000000d34e70_0;  1 drivers
v0000000000d45780_0 .net "ID_Bit15_12", 3 0, v0000000000d33bb0_0;  1 drivers
v0000000000d45aa0_0 .net "ID_Bit19_16", 3 0, v0000000000d343d0_0;  1 drivers
v0000000000d44560_0 .net "ID_Bit23_0", 23 0, v0000000000d35230_0;  1 drivers
v0000000000d46720_0 .net "ID_Bit31_28", 3 0, v0000000000d33930_0;  1 drivers
v0000000000d44d80_0 .net "ID_Bit3_0", 3 0, v0000000000d34ab0_0;  1 drivers
v0000000000d447e0_0 .net "ID_CU", 6 0, L_0000000000c94a70;  1 drivers
o0000000000ce3df8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000000000d455a0_0 .net "ID_addresing_modes", 7 0, o0000000000ce3df8;  0 drivers
v0000000000d46900_0 .net "ID_mem_read_write", 0 0, L_0000000000c93dc0;  1 drivers
v0000000000d46360_0 .net "ID_mem_size", 0 0, L_0000000000c93490;  1 drivers
o0000000000ce43c8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000d46680_0 .net "IF_ID_Load", 0 0, o0000000000ce43c8;  0 drivers
v0000000000d469a0_0 .net "IF_ID_load", 0 0, v0000000000d38350_0;  1 drivers
v0000000000d467c0_0 .net "MEM_A_O", 31 0, v0000000000c95f70_0;  1 drivers
v0000000000d45fa0_0 .net "MEM_Bit15_12", 3 0, v0000000000c96010_0;  1 drivers
v0000000000d46400_0 .net "MEM_MUX3", 31 0, v0000000000c960b0_0;  1 drivers
v0000000000d44b00_0 .net "MEM_RF_Enable", 0 0, v0000000000c96d30_0;  1 drivers
v0000000000d44880_0 .net "MEM_load_instr", 0 0, v0000000000c96dd0_0;  1 drivers
v0000000000d460e0_0 .net "MEM_mem_read_write", 0 0, v0000000000c91eb0_0;  1 drivers
v0000000000d45b40_0 .net "MEM_mem_size", 0 0, v0000000000c92590_0;  1 drivers
v0000000000d45820_0 .net "MUX1_signal", 1 0, v0000000000d383f0_0;  1 drivers
v0000000000d44ec0_0 .net "MUX2_signal", 1 0, v0000000000d38490_0;  1 drivers
v0000000000d44920_0 .net "MUX3_signal", 1 0, v0000000000d38530_0;  1 drivers
v0000000000d464a0_0 .net "MUXControlUnit_signal", 0 0, v0000000000d378b0_0;  1 drivers
v0000000000d44a60_0 .net "M_O", 31 0, L_0000000000c93500;  1 drivers
v0000000000d44f60_0 .net "Next_PC", 31 0, v0000000000d34c90_0;  1 drivers
v0000000000d45c80_0 .net "PA", 31 0, v0000000000d42530_0;  1 drivers
v0000000000d46a40_0 .net "PB", 31 0, v0000000000d42210_0;  1 drivers
v0000000000d46180_0 .net "PC4", 31 0, L_0000000000d48ec0;  1 drivers
v0000000000d44ba0_0 .net "PCIN", 31 0, L_0000000000c93420;  1 drivers
v0000000000d45be0_0 .net "PCO", 31 0, L_0000000000c93c00;  1 drivers
v0000000000d449c0_0 .net "PC_RF_ld", 0 0, v0000000000d38a30_0;  1 drivers
v0000000000d465e0_0 .net "PD", 31 0, v0000000000d404b0_0;  1 drivers
v0000000000d46b80_0 .net "PW", 31 0, L_0000000000c93730;  1 drivers
v0000000000d45e60_0 .var "Reset", 0 0;
L_0000000000d52498 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000000000d46220_0 .net "S", 0 0, L_0000000000d52498;  1 drivers
v0000000000d46860_0 .net "SEx4_out", 31 0, L_0000000000c94680;  1 drivers
v0000000000d453c0_0 .net "SSE_out", 31 0, v0000000000d476c0_0;  1 drivers
v0000000000d45a00_0 .net "TA", 31 0, L_0000000000d49f00;  1 drivers
v0000000000d46540_0 .net "WB_A_O", 31 0, v0000000000d34bf0_0;  1 drivers
v0000000000d45d20_0 .net "WB_Bit15_12", 3 0, v0000000000d348d0_0;  1 drivers
v0000000000d45460_0 .net "WB_Data_RAM_Out", 31 0, v0000000000d35050_0;  1 drivers
v0000000000d462c0_0 .net "WB_RF_Enable", 0 0, v0000000000d34470_0;  1 drivers
v0000000000d45280_0 .net "WB_load_instr", 0 0, v0000000000d34510_0;  1 drivers
v0000000000d46040_0 .var/2u *"_ivl_12", 31 0; Local signal
v0000000000d46ae0_0 .var/2u *"_ivl_13", 31 0; Local signal
v0000000000d46c20_0 .net "asserted", 0 0, L_0000000000c946f0;  1 drivers
v0000000000d444c0_0 .net "cc_alu_1", 3 0, L_0000000000d49960;  1 drivers
v0000000000d45dc0_0 .net "cc_alu_2", 3 0, L_0000000000d49e60;  1 drivers
v0000000000d45500_0 .net "cc_main_alu_out", 3 0, L_0000000000d4a0e0;  1 drivers
v0000000000d45640_0 .net "cc_out", 3 0, v0000000000d34d30_0;  1 drivers
v0000000000d44600_0 .net "choose_ta_r_nop", 0 0, v0000000000c95bb0_0;  1 drivers
v0000000000d44c40_0 .var "clk", 0 0;
v0000000000d446a0_0 .var/i "code", 31 0;
v0000000000d451e0_0 .var "data", 31 0;
v0000000000d44740_0 .var/i "file", 31 0;
v0000000000d44ce0_0 .net "mux_out_1", 31 0, L_0000000000c93ce0;  1 drivers
v0000000000d44e20_0 .net "mux_out_1_A", 31 0, v00000000008f8d80_0;  1 drivers
v0000000000d456e0_0 .net "mux_out_2", 31 0, L_0000000000c93180;  1 drivers
v0000000000d45000_0 .net "mux_out_2_B", 31 0, v0000000000c799a0_0;  1 drivers
v0000000000d450a0_0 .net "mux_out_3", 31 0, L_0000000000c94290;  1 drivers
v0000000000d45140_0 .net "mux_out_3_C", 31 0, v0000000000d34fb0_0;  1 drivers
S_00000000008aee30 .scope module, "Cond_Is_Asserted" "Cond_Is_Asserted" 2 202, 3 218 0, S_00000000008aeca0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "cc_in";
    .port_info 1 /INPUT 4 "instr_condition";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 1 "asserted";
L_0000000000c946f0 .functor BUFZ 1, v0000000000c952f0_0, C4<0>, C4<0>, C4<0>;
v0000000000c96150_0 .net "asserted", 0 0, L_0000000000c946f0;  alias, 1 drivers
v0000000000c952f0_0 .var "assrt", 0 0;
v0000000000c968d0_0 .var/i "c", 31 0;
v0000000000c95570_0 .net "cc_in", 3 0, v0000000000d34d30_0;  alias, 1 drivers
v0000000000c95b10_0 .net "clk", 0 0, v0000000000d44c40_0;  1 drivers
v0000000000c96470_0 .net "instr_condition", 3 0, v0000000000d33930_0;  alias, 1 drivers
v0000000000c96970_0 .var/i "n", 31 0;
v0000000000c956b0_0 .var/i "v", 31 0;
v0000000000c95610_0 .var/i "z", 31 0;
E_0000000000cab960 .event posedge, v0000000000c95b10_0;
S_00000000008aefc0 .scope module, "Condition_Handler" "Condition_Handler" 2 205, 3 375 0, S_00000000008aeca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "asserted";
    .port_info 1 /INPUT 1 "b_instr";
    .port_info 2 /OUTPUT 1 "choose_ta_r_nop";
v0000000000c96a10_0 .net "asserted", 0 0, L_0000000000c946f0;  alias, 1 drivers
v0000000000c95890_0 .net "b_instr", 0 0, L_0000000000c931f0;  alias, 1 drivers
v0000000000c95bb0_0 .var "choose_ta_r_nop", 0 0;
E_0000000000cacaa0 .event edge, v0000000000c96150_0, v0000000000c95890_0;
S_00000000008b0490 .scope module, "EX_mem_pipeline_register" "EX_MEM_pipeline_register" 2 209, 3 477 0, S_00000000008aeca0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mux_out_3_C";
    .port_info 1 /INPUT 32 "A_O";
    .port_info 2 /INPUT 4 "EX_Bit15_12";
    .port_info 3 /INPUT 4 "cc_main_alu_out";
    .port_info 4 /INPUT 1 "EX_load_instr";
    .port_info 5 /INPUT 1 "EX_RF_instr";
    .port_info 6 /INPUT 1 "EX_mem_read_write";
    .port_info 7 /INPUT 1 "EX_mem_size";
    .port_info 8 /INPUT 1 "clk";
    .port_info 9 /OUTPUT 32 "MEM_A_O";
    .port_info 10 /OUTPUT 32 "MEM_MUX3";
    .port_info 11 /OUTPUT 4 "MEM_Bit15_12";
    .port_info 12 /OUTPUT 1 "MEM_load_instr";
    .port_info 13 /OUTPUT 1 "MEM_RF_Enable";
    .port_info 14 /OUTPUT 1 "MEM_mem_read_write";
    .port_info 15 /OUTPUT 1 "MEM_mem_size";
v0000000000c96b50_0 .net "A_O", 31 0, L_0000000000d48d80;  alias, 1 drivers
v0000000000c96510_0 .net "EX_Bit15_12", 3 0, v0000000000c91370_0;  alias, 1 drivers
v0000000000c96650_0 .net "EX_RF_instr", 0 0, v0000000000c91d70_0;  alias, 1 drivers
v0000000000c95cf0_0 .net "EX_load_instr", 0 0, v0000000000c90dd0_0;  alias, 1 drivers
v0000000000c95d90_0 .net "EX_mem_read_write", 0 0, v0000000000c92810_0;  alias, 1 drivers
v0000000000c96bf0_0 .net "EX_mem_size", 0 0, v0000000000c928b0_0;  alias, 1 drivers
v0000000000c95f70_0 .var "MEM_A_O", 31 0;
v0000000000c96010_0 .var "MEM_Bit15_12", 3 0;
v0000000000c960b0_0 .var "MEM_MUX3", 31 0;
v0000000000c96d30_0 .var "MEM_RF_Enable", 0 0;
v0000000000c96dd0_0 .var "MEM_load_instr", 0 0;
v0000000000c91eb0_0 .var "MEM_mem_read_write", 0 0;
v0000000000c92590_0 .var "MEM_mem_size", 0 0;
v0000000000c90c90_0 .net "cc_main_alu_out", 3 0, L_0000000000d4a0e0;  alias, 1 drivers
v0000000000c91a50_0 .net "clk", 0 0, v0000000000d44c40_0;  alias, 1 drivers
v0000000000c92a90_0 .net "mux_out_3_C", 31 0, v0000000000d34fb0_0;  alias, 1 drivers
S_00000000008b0620 .scope module, "ID_EX_pipeline_register" "ID_EX_pipeline_register" 2 184, 3 435 0, S_00000000008aeca0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "mux_out_1_A";
    .port_info 1 /OUTPUT 32 "mux_out_2_B";
    .port_info 2 /OUTPUT 32 "mux_out_3_C";
    .port_info 3 /OUTPUT 4 "EX_Bit15_12";
    .port_info 4 /OUTPUT 1 "EX_Shift_imm";
    .port_info 5 /OUTPUT 4 "EX_ALU_OP";
    .port_info 6 /OUTPUT 1 "EX_load_instr";
    .port_info 7 /OUTPUT 1 "EX_RF_instr";
    .port_info 8 /OUTPUT 32 "EX_Bit11_0";
    .port_info 9 /OUTPUT 8 "EX_addresing_modes";
    .port_info 10 /OUTPUT 1 "EX_mem_size";
    .port_info 11 /OUTPUT 1 "EX_mem_read_write";
    .port_info 12 /INPUT 32 "mux_out_1";
    .port_info 13 /INPUT 32 "mux_out_2";
    .port_info 14 /INPUT 32 "mux_out_3";
    .port_info 15 /INPUT 4 "ID_Bit15_12";
    .port_info 16 /INPUT 7 "ID_CU";
    .port_info 17 /INPUT 32 "ID_Bit11_0";
    .port_info 18 /INPUT 8 "ID_addresing_modes";
    .port_info 19 /INPUT 1 "ID_mem_size";
    .port_info 20 /INPUT 1 "ID_mem_read_write";
    .port_info 21 /INPUT 1 "clk";
v0000000000c92950_0 .var "EX_ALU_OP", 3 0;
v0000000000c92630_0 .var "EX_Bit11_0", 31 0;
v0000000000c91370_0 .var "EX_Bit15_12", 3 0;
v0000000000c91d70_0 .var "EX_RF_instr", 0 0;
v0000000000c926d0_0 .var "EX_Shift_imm", 0 0;
v0000000000c90d30_0 .var "EX_addresing_modes", 7 0;
v0000000000c90dd0_0 .var "EX_load_instr", 0 0;
v0000000000c92810_0 .var "EX_mem_read_write", 0 0;
v0000000000c928b0_0 .var "EX_mem_size", 0 0;
v0000000000c91190_0 .net "ID_Bit11_0", 31 0, v0000000000d34e70_0;  alias, 1 drivers
v0000000000c91f50_0 .net "ID_Bit15_12", 3 0, v0000000000d33bb0_0;  alias, 1 drivers
v0000000000c91ff0_0 .net "ID_CU", 6 0, L_0000000000c94a70;  alias, 1 drivers
v0000000000c92130_0 .net "ID_addresing_modes", 7 0, o0000000000ce3df8;  alias, 0 drivers
v0000000000c923b0_0 .net "ID_mem_read_write", 0 0, L_0000000000c93dc0;  alias, 1 drivers
v0000000000c929f0_0 .net "ID_mem_size", 0 0, L_0000000000c93490;  alias, 1 drivers
v0000000000c91410_0 .net "clk", 0 0, v0000000000d44c40_0;  alias, 1 drivers
v0000000000c90e70_0 .net "mux_out_1", 31 0, L_0000000000c93ce0;  alias, 1 drivers
v00000000008f8d80_0 .var "mux_out_1_A", 31 0;
v00000000008f8e20_0 .net "mux_out_2", 31 0, L_0000000000c93180;  alias, 1 drivers
v0000000000c799a0_0 .var "mux_out_2_B", 31 0;
v0000000000d33750_0 .net "mux_out_3", 31 0, L_0000000000c94290;  alias, 1 drivers
v0000000000d34fb0_0 .var "mux_out_3_C", 31 0;
S_00000000008b07b0 .scope module, "IF_ID_pipeline_register" "IF_ID_pipeline_register" 2 124, 3 388 0, S_00000000008aeca0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 24 "ID_Bit23_0";
    .port_info 1 /OUTPUT 32 "ID_Next_PC";
    .port_info 2 /OUTPUT 4 "ID_Bit19_16";
    .port_info 3 /OUTPUT 4 "ID_Bit3_0";
    .port_info 4 /OUTPUT 4 "ID_Bit31_28";
    .port_info 5 /OUTPUT 32 "ID_Bit11_0";
    .port_info 6 /OUTPUT 4 "ID_Bit15_12";
    .port_info 7 /OUTPUT 32 "ID_Bit31_0";
    .port_info 8 /INPUT 1 "choose_ta_r_nop";
    .port_info 9 /INPUT 1 "Hazard_Unit_Ld";
    .port_info 10 /INPUT 1 "clk";
    .port_info 11 /INPUT 1 "Reset";
    .port_info 12 /INPUT 1 "asserted";
    .port_info 13 /INPUT 32 "PC4";
    .port_info 14 /INPUT 32 "DataOut";
v0000000000d34f10_0 .net "DataOut", 31 0, v0000000000d3c310_0;  alias, 1 drivers
v0000000000d33570_0 .net "Hazard_Unit_Ld", 0 0, o0000000000ce43c8;  alias, 0 drivers
v0000000000d34e70_0 .var "ID_Bit11_0", 31 0;
v0000000000d33bb0_0 .var "ID_Bit15_12", 3 0;
v0000000000d343d0_0 .var "ID_Bit19_16", 3 0;
v0000000000d35230_0 .var "ID_Bit23_0", 23 0;
v0000000000d34970_0 .var "ID_Bit31_0", 31 0;
v0000000000d33930_0 .var "ID_Bit31_28", 3 0;
v0000000000d34ab0_0 .var "ID_Bit3_0", 3 0;
v0000000000d34c90_0 .var "ID_Next_PC", 31 0;
v0000000000d33610_0 .net "PC4", 31 0, L_0000000000d48ec0;  alias, 1 drivers
v0000000000d340b0_0 .net "Reset", 0 0, v0000000000d45e60_0;  1 drivers
v0000000000d341f0_0 .net "asserted", 0 0, L_0000000000c946f0;  alias, 1 drivers
v0000000000d33c50_0 .net "choose_ta_r_nop", 0 0, v0000000000c95bb0_0;  alias, 1 drivers
v0000000000d339d0_0 .net "clk", 0 0, v0000000000d44c40_0;  alias, 1 drivers
S_00000000008a71b0 .scope module, "MEM_WB_pipeline_register" "MEM_WB_pipeline_register" 2 221, 3 501 0, S_00000000008aeca0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "alu_out";
    .port_info 1 /INPUT 32 "data_r_out";
    .port_info 2 /INPUT 4 "bit15_12";
    .port_info 3 /INPUT 1 "MEM_load_instr";
    .port_info 4 /INPUT 1 "MEM_RF_Enable";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /OUTPUT 32 "wb_alu_out";
    .port_info 7 /OUTPUT 32 "wb_data_r_out";
    .port_info 8 /OUTPUT 4 "wb_bit15_12";
    .port_info 9 /OUTPUT 1 "WB_load_instr";
    .port_info 10 /OUTPUT 1 "WB_RF_Enable";
v0000000000d352d0_0 .net "MEM_RF_Enable", 0 0, v0000000000c96d30_0;  alias, 1 drivers
v0000000000d336b0_0 .net "MEM_load_instr", 0 0, v0000000000c96dd0_0;  alias, 1 drivers
v0000000000d34470_0 .var "WB_RF_Enable", 0 0;
v0000000000d34510_0 .var "WB_load_instr", 0 0;
v0000000000d334d0_0 .net "alu_out", 31 0, v0000000000c95f70_0;  alias, 1 drivers
v0000000000d34650_0 .net "bit15_12", 3 0, v0000000000c96010_0;  alias, 1 drivers
v0000000000d34b50_0 .net "clk", 0 0, v0000000000d44c40_0;  alias, 1 drivers
v0000000000d345b0_0 .net "data_r_out", 31 0, v0000000000d38b70_0;  alias, 1 drivers
v0000000000d34bf0_0 .var "wb_alu_out", 31 0;
v0000000000d348d0_0 .var "wb_bit15_12", 3 0;
v0000000000d35050_0 .var "wb_data_r_out", 31 0;
S_00000000008a7340 .scope module, "Status_register" "Status_register" 2 130, 3 176 0, S_00000000008aeca0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "cc_in";
    .port_info 1 /INPUT 1 "S";
    .port_info 2 /OUTPUT 4 "cc_out";
    .port_info 3 /INPUT 1 "clk";
v0000000000d33430_0 .net "S", 0 0, L_0000000000d52498;  alias, 1 drivers
v0000000000d34a10_0 .net "cc_in", 3 0, L_0000000000d4a0e0;  alias, 1 drivers
v0000000000d34d30_0 .var "cc_out", 3 0;
v0000000000d350f0_0 .net "clk", 0 0, v0000000000d44c40_0;  alias, 1 drivers
S_00000000008a74d0 .scope module, "alu_1" "alu" 2 114, 4 4 0, S_00000000008aeca0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "OPS";
    .port_info 3 /INPUT 1 "Cin";
    .port_info 4 /OUTPUT 32 "S";
    .port_info 5 /OUTPUT 4 "Alu_Out";
v0000000000d35190_0 .net "A", 31 0, L_0000000000c93c00;  alias, 1 drivers
v0000000000d337f0_0 .net "Alu_Out", 3 0, L_0000000000d49960;  alias, 1 drivers
L_0000000000d524e0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000000000d33890_0 .net "B", 31 0, L_0000000000d524e0;  1 drivers
L_0000000000d52570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000000d33a70_0 .net "Cin", 0 0, L_0000000000d52570;  1 drivers
L_0000000000d52528 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0000000000d34830_0 .net "OPS", 3 0, L_0000000000d52528;  1 drivers
v0000000000d33b10_0 .var "OPS_result", 32 0;
v0000000000d33cf0_0 .net "S", 31 0, L_0000000000d48ec0;  alias, 1 drivers
v0000000000d33f70_0 .net *"_ivl_11", 0 0, L_0000000000d45f00;  1 drivers
v0000000000d34dd0_0 .net *"_ivl_16", 0 0, L_0000000000d49820;  1 drivers
v0000000000d33d90_0 .net *"_ivl_3", 0 0, L_0000000000d458c0;  1 drivers
v0000000000d33e30_0 .net *"_ivl_7", 0 0, L_0000000000d45960;  1 drivers
v0000000000d346f0_0 .var/i "ol", 31 0;
v0000000000d33ed0_0 .var/i "tc", 31 0;
v0000000000d34010_0 .var/i "tn", 31 0;
v0000000000d34150_0 .var/i "tv", 31 0;
v0000000000d34290_0 .var/i "tz", 31 0;
E_0000000000cac4e0/0 .event edge, v0000000000d34830_0, v0000000000d35190_0, v0000000000d33890_0, v0000000000d33a70_0;
E_0000000000cac4e0/1 .event edge, v0000000000d33b10_0, v0000000000d346f0_0;
E_0000000000cac4e0 .event/or E_0000000000cac4e0/0, E_0000000000cac4e0/1;
L_0000000000d458c0 .part v0000000000d34010_0, 0, 1;
L_0000000000d45960 .part v0000000000d34290_0, 0, 1;
L_0000000000d45f00 .part v0000000000d33ed0_0, 0, 1;
L_0000000000d49960 .concat8 [ 1 1 1 1], L_0000000000d49820, L_0000000000d45f00, L_0000000000d45960, L_0000000000d458c0;
L_0000000000d49820 .part v0000000000d34150_0, 0, 1;
L_0000000000d48ec0 .part v0000000000d33b10_0, 0, 32;
S_00000000008e5800 .scope module, "alu_2" "alu" 2 138, 4 4 0, S_00000000008aeca0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "OPS";
    .port_info 3 /INPUT 1 "Cin";
    .port_info 4 /OUTPUT 32 "S";
    .port_info 5 /OUTPUT 4 "Alu_Out";
v0000000000d34330_0 .net "A", 31 0, L_0000000000c94680;  alias, 1 drivers
v0000000000d34790_0 .net "Alu_Out", 3 0, L_0000000000d49e60;  alias, 1 drivers
v0000000000d36700_0 .net "B", 31 0, v0000000000d34c90_0;  alias, 1 drivers
L_0000000000d52600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000000d35c60_0 .net "Cin", 0 0, L_0000000000d52600;  1 drivers
L_0000000000d525b8 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0000000000d36de0_0 .net "OPS", 3 0, L_0000000000d525b8;  1 drivers
v0000000000d35760_0 .var "OPS_result", 32 0;
v0000000000d35800_0 .net "S", 31 0, L_0000000000d49f00;  alias, 1 drivers
v0000000000d36fc0_0 .net *"_ivl_11", 0 0, L_0000000000d49140;  1 drivers
v0000000000d36840_0 .net *"_ivl_16", 0 0, L_0000000000d489c0;  1 drivers
v0000000000d368e0_0 .net *"_ivl_3", 0 0, L_0000000000d49a00;  1 drivers
v0000000000d37060_0 .net *"_ivl_7", 0 0, L_0000000000d48600;  1 drivers
v0000000000d356c0_0 .var/i "ol", 31 0;
v0000000000d365c0_0 .var/i "tc", 31 0;
v0000000000d36e80_0 .var/i "tn", 31 0;
v0000000000d35d00_0 .var/i "tv", 31 0;
v0000000000d35da0_0 .var/i "tz", 31 0;
E_0000000000cac5e0/0 .event edge, v0000000000d36de0_0, v0000000000d34330_0, v0000000000d34c90_0, v0000000000d35c60_0;
E_0000000000cac5e0/1 .event edge, v0000000000d35760_0, v0000000000d356c0_0;
E_0000000000cac5e0 .event/or E_0000000000cac5e0/0, E_0000000000cac5e0/1;
L_0000000000d49a00 .part v0000000000d36e80_0, 0, 1;
L_0000000000d48600 .part v0000000000d35da0_0, 0, 1;
L_0000000000d49140 .part v0000000000d365c0_0, 0, 1;
L_0000000000d49e60 .concat8 [ 1 1 1 1], L_0000000000d489c0, L_0000000000d49140, L_0000000000d48600, L_0000000000d49a00;
L_0000000000d489c0 .part v0000000000d35d00_0, 0, 1;
L_0000000000d49f00 .part v0000000000d35760_0, 0, 32;
S_00000000008e5990 .scope module, "alu_main" "alu" 2 193, 4 4 0, S_00000000008aeca0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "OPS";
    .port_info 3 /INPUT 1 "Cin";
    .port_info 4 /OUTPUT 32 "S";
    .port_info 5 /OUTPUT 4 "Alu_Out";
v0000000000d36f20_0 .net "A", 31 0, v00000000008f8d80_0;  alias, 1 drivers
v0000000000d36660_0 .net "Alu_Out", 3 0, L_0000000000d4a0e0;  alias, 1 drivers
v0000000000d367a0_0 .net "B", 31 0, L_0000000000c93ea0;  alias, 1 drivers
v0000000000d35440_0 .net "Cin", 0 0, v0000000000d46cc0_0;  alias, 1 drivers
v0000000000d36d40_0 .net "OPS", 3 0, v0000000000c92950_0;  alias, 1 drivers
v0000000000d36c00_0 .var "OPS_result", 32 0;
v0000000000d36980_0 .net "S", 31 0, L_0000000000d48d80;  alias, 1 drivers
v0000000000d36200_0 .net *"_ivl_11", 0 0, L_0000000000d49c80;  1 drivers
v0000000000d360c0_0 .net *"_ivl_16", 0 0, L_0000000000d4a180;  1 drivers
v0000000000d354e0_0 .net *"_ivl_3", 0 0, L_0000000000d49dc0;  1 drivers
v0000000000d358a0_0 .net *"_ivl_7", 0 0, L_0000000000d4a040;  1 drivers
v0000000000d36020_0 .var/i "ol", 31 0;
v0000000000d363e0_0 .var/i "tc", 31 0;
v0000000000d37100_0 .var/i "tn", 31 0;
v0000000000d35f80_0 .var/i "tv", 31 0;
v0000000000d372e0_0 .var/i "tz", 31 0;
E_0000000000cac620/0 .event edge, v0000000000c92950_0, v00000000008f8d80_0, v0000000000d367a0_0, v0000000000d35440_0;
E_0000000000cac620/1 .event edge, v0000000000d36c00_0, v0000000000d36020_0;
E_0000000000cac620 .event/or E_0000000000cac620/0, E_0000000000cac620/1;
L_0000000000d49dc0 .part v0000000000d37100_0, 0, 1;
L_0000000000d4a040 .part v0000000000d372e0_0, 0, 1;
L_0000000000d49c80 .part v0000000000d363e0_0, 0, 1;
L_0000000000d4a0e0 .concat8 [ 1 1 1 1], L_0000000000d4a180, L_0000000000d49c80, L_0000000000d4a040, L_0000000000d49dc0;
L_0000000000d4a180 .part v0000000000d35f80_0, 0, 1;
L_0000000000d48d80 .part v0000000000d36c00_0, 0, 32;
S_00000000008e5b20 .scope module, "control_unit1" "control_unit" 2 165, 3 7 0, S_00000000008aeca0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "ID_B_instr";
    .port_info 1 /OUTPUT 1 "MemReadWrite";
    .port_info 2 /OUTPUT 1 "MemSize";
    .port_info 3 /OUTPUT 7 "C_U_out";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "Reset";
    .port_info 6 /INPUT 1 "asserted";
    .port_info 7 /INPUT 32 "A";
L_0000000000c931f0 .functor BUFZ 1, v0000000000d35a80_0, C4<0>, C4<0>, C4<0>;
L_0000000000c93dc0 .functor BUFZ 1, v0000000000d35bc0_0, C4<0>, C4<0>, C4<0>;
L_0000000000c93490 .functor BUFZ 1, v0000000000d36520_0, C4<0>, C4<0>, C4<0>;
v0000000000d371a0_0 .net "A", 31 0, v0000000000d34970_0;  alias, 1 drivers
v0000000000d36a20_0 .net "C_U_out", 6 0, L_0000000000d490a0;  alias, 1 drivers
v0000000000d36ac0_0 .net "ID_B_instr", 0 0, L_0000000000c931f0;  alias, 1 drivers
v0000000000d36480_0 .net "MemReadWrite", 0 0, L_0000000000c93dc0;  alias, 1 drivers
v0000000000d36b60_0 .net "MemSize", 0 0, L_0000000000c93490;  alias, 1 drivers
v0000000000d35b20_0 .net "Reset", 0 0, v0000000000d45e60_0;  alias, 1 drivers
v0000000000d36160_0 .net *"_ivl_11", 0 0, v0000000000d35940_0;  1 drivers
v0000000000d362a0_0 .net *"_ivl_18", 3 0, v0000000000d36340_0;  1 drivers
v0000000000d35e40_0 .net *"_ivl_3", 0 0, v0000000000d38710_0;  1 drivers
v0000000000d359e0_0 .net *"_ivl_7", 0 0, v0000000000d376d0_0;  1 drivers
v0000000000d36340_0 .var "alu_op", 3 0;
v0000000000d35580_0 .net "asserted", 0 0, L_0000000000c946f0;  alias, 1 drivers
v0000000000d37240_0 .var "b_bl", 0 0;
v0000000000d35a80_0 .var "b_instr", 0 0;
v0000000000d36ca0_0 .net "clk", 0 0, v0000000000d44c40_0;  alias, 1 drivers
v0000000000d35620_0 .var "instr", 2 0;
v0000000000d35940_0 .var "l_instr", 0 0;
v0000000000d35bc0_0 .var "m_rw", 0 0;
v0000000000d36520_0 .var "m_size", 0 0;
v0000000000d35ee0_0 .var "r_sr_off", 0 0;
v0000000000d376d0_0 .var "rf_instr", 0 0;
v0000000000d38710_0 .var "s_imm", 0 0;
v0000000000d38df0_0 .var "u", 0 0;
E_0000000000cac6a0/0 .event edge, v0000000000d340b0_0, v0000000000d34970_0, v0000000000d35620_0, v0000000000d35940_0;
E_0000000000cac6a0/1 .event edge, v0000000000d38df0_0, v0000000000d37240_0;
E_0000000000cac6a0 .event/or E_0000000000cac6a0/0, E_0000000000cac6a0/1;
L_0000000000d490a0 .concat8 [ 1 1 4 1], v0000000000d376d0_0, v0000000000d35940_0, v0000000000d36340_0, v0000000000d38710_0;
S_000000000089fda0 .scope module, "data_ram" "data_ram256x8" 2 213, 3 553 0, S_00000000008aeca0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "DataOut";
    .port_info 1 /INPUT 1 "ReadWrite";
    .port_info 2 /INPUT 32 "Address";
    .port_info 3 /INPUT 32 "DataIn";
    .port_info 4 /INPUT 1 "Size";
    .port_info 5 /INPUT 1 "Reset";
v0000000000d38e90_0 .net "Address", 31 0, v0000000000c95f70_0;  alias, 1 drivers
v0000000000d37bd0_0 .net "DataIn", 31 0, v0000000000c960b0_0;  alias, 1 drivers
v0000000000d38b70_0 .var "DataOut", 31 0;
v0000000000d39250 .array "Mem", 255 0, 7 0;
v0000000000d38990_0 .net "ReadWrite", 0 0, v0000000000c91eb0_0;  alias, 1 drivers
v0000000000d37950_0 .net "Reset", 0 0, v0000000000d45e60_0;  alias, 1 drivers
v0000000000d37810_0 .net "Size", 0 0, v0000000000c92590_0;  alias, 1 drivers
E_0000000000cabc60/0 .event edge, v0000000000d340b0_0, v0000000000c92590_0, v0000000000c960b0_0, v0000000000c95f70_0;
E_0000000000cabc60/1 .event edge, v0000000000c91eb0_0, v0000000000d345b0_0;
E_0000000000cabc60 .event/or E_0000000000cabc60/0, E_0000000000cabc60/1;
S_000000000089ff30 .scope module, "h_u" "hazard_unit" 2 236, 3 700 0, S_00000000008aeca0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 2 "MUX1_signal";
    .port_info 1 /OUTPUT 2 "MUX2_signal";
    .port_info 2 /OUTPUT 2 "MUX3_signal";
    .port_info 3 /OUTPUT 1 "MUXControlUnit_signal";
    .port_info 4 /OUTPUT 1 "IF_ID_load";
    .port_info 5 /OUTPUT 1 "PC_RF_load";
    .port_info 6 /INPUT 1 "EX_load_instr";
    .port_info 7 /INPUT 1 "EX_RF_Enable";
    .port_info 8 /INPUT 1 "MEM_RF_Enable";
    .port_info 9 /INPUT 1 "WB_RF_Enable";
    .port_info 10 /INPUT 1 "clk";
    .port_info 11 /INPUT 4 "EX_Bit15_12";
    .port_info 12 /INPUT 4 "MEM_Bit15_12";
    .port_info 13 /INPUT 4 "WB_Bit15_12";
    .port_info 14 /INPUT 4 "ID_Bit3_0";
    .port_info 15 /INPUT 4 "ID_Bit19_16";
v0000000000d37c70_0 .net "EX_Bit15_12", 3 0, v0000000000c91370_0;  alias, 1 drivers
v0000000000d39110_0 .net "EX_RF_Enable", 0 0, v0000000000c91d70_0;  alias, 1 drivers
v0000000000d387b0_0 .net "EX_load_instr", 0 0, v0000000000c90dd0_0;  alias, 1 drivers
v0000000000d37d10_0 .net "ID_Bit19_16", 3 0, v0000000000d343d0_0;  alias, 1 drivers
v0000000000d382b0_0 .net "ID_Bit3_0", 3 0, v0000000000d34ab0_0;  alias, 1 drivers
v0000000000d38350_0 .var "IF_ID_load", 0 0;
v0000000000d37e50_0 .net "MEM_Bit15_12", 3 0, v0000000000c96010_0;  alias, 1 drivers
v0000000000d392f0_0 .net "MEM_RF_Enable", 0 0, v0000000000c96d30_0;  alias, 1 drivers
v0000000000d383f0_0 .var "MUX1_signal", 1 0;
v0000000000d38490_0 .var "MUX2_signal", 1 0;
v0000000000d38530_0 .var "MUX3_signal", 1 0;
v0000000000d378b0_0 .var "MUXControlUnit_signal", 0 0;
v0000000000d38a30_0 .var "PC_RF_load", 0 0;
v0000000000d39070_0 .net "WB_Bit15_12", 3 0, v0000000000d348d0_0;  alias, 1 drivers
v0000000000d38030_0 .net "WB_RF_Enable", 0 0, v0000000000d34470_0;  alias, 1 drivers
v0000000000d38f30_0 .net "clk", 0 0, v0000000000d44c40_0;  alias, 1 drivers
E_0000000000cac6e0/0 .event edge, v0000000000c95cf0_0, v0000000000d343d0_0, v0000000000c96510_0, v0000000000d34ab0_0;
E_0000000000cac6e0/1 .event edge, v0000000000c96650_0, v0000000000c96d30_0, v0000000000c96010_0, v0000000000d34470_0;
E_0000000000cac6e0/2 .event edge, v0000000000d348d0_0;
E_0000000000cac6e0 .event/or E_0000000000cac6e0/0, E_0000000000cac6e0/1, E_0000000000cac6e0/2;
S_00000000008a00c0 .scope module, "mux_2x1_ID" "mux_2x1_ID" 2 168, 3 626 0, S_00000000008aeca0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "C_U";
    .port_info 1 /INPUT 1 "HF_U";
    .port_info 2 /OUTPUT 7 "MUX_Out";
L_0000000000c94a70 .functor BUFZ 7, v0000000000d37450_0, C4<0000000>, C4<0000000>, C4<0000000>;
v0000000000d38fd0_0 .net "C_U", 6 0, L_0000000000d490a0;  alias, 1 drivers
v0000000000d391b0_0 .net "HF_U", 0 0, v0000000000d378b0_0;  alias, 1 drivers
v0000000000d38ad0_0 .net "MUX_Out", 6 0, L_0000000000c94a70;  alias, 1 drivers
v0000000000d37450_0 .var "salida", 6 0;
E_0000000000cac960 .event edge, v0000000000d378b0_0, v0000000000d36a20_0;
S_00000000008d4b90 .scope module, "mux_2x1_stages_1" "mux_2x1_Stages" 2 116, 3 649 0, S_00000000008aeca0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000c93420 .functor BUFZ 32, v0000000000d37630_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000d38d50_0 .net "A", 31 0, L_0000000000d48ec0;  alias, 1 drivers
v0000000000d374f0_0 .net "B", 31 0, L_0000000000d49f00;  alias, 1 drivers
v0000000000d37590_0 .net "MUX_Out", 31 0, L_0000000000c93420;  alias, 1 drivers
v0000000000d37630_0 .var "salida", 31 0;
v0000000000d37770_0 .net "sig", 0 0, v0000000000c95bb0_0;  alias, 1 drivers
E_0000000000cabf60 .event edge, v0000000000c95bb0_0, v0000000000d33610_0, v0000000000d35800_0;
S_00000000008d4d20 .scope module, "mux_2x1_stages_2" "mux_2x1_Stages" 2 199, 3 649 0, S_00000000008aeca0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000c93ea0 .functor BUFZ 32, v0000000000d37b30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000d379f0_0 .net "A", 31 0, v0000000000c799a0_0;  alias, 1 drivers
v0000000000d388f0_0 .net "B", 31 0, v0000000000d476c0_0;  alias, 1 drivers
v0000000000d37a90_0 .net "MUX_Out", 31 0, L_0000000000c93ea0;  alias, 1 drivers
v0000000000d37b30_0 .var "salida", 31 0;
v0000000000d38850_0 .net "sig", 0 0, v0000000000c926d0_0;  alias, 1 drivers
E_0000000000caca60 .event edge, v0000000000c926d0_0, v0000000000c799a0_0, v0000000000d388f0_0;
S_0000000000d39780 .scope module, "mux_2x1_stages_3" "mux_2x1_Stages" 2 217, 3 649 0, S_00000000008aeca0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000c93500 .functor BUFZ 32, v0000000000d38cb0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000d37db0_0 .net "A", 31 0, v0000000000c95f70_0;  alias, 1 drivers
v0000000000d38170_0 .net "B", 31 0, v0000000000d38b70_0;  alias, 1 drivers
v0000000000d38c10_0 .net "MUX_Out", 31 0, L_0000000000c93500;  alias, 1 drivers
v0000000000d38cb0_0 .var "salida", 31 0;
v0000000000d37ef0_0 .net "sig", 0 0, v0000000000c96dd0_0;  alias, 1 drivers
E_0000000000cabc20 .event edge, v0000000000c96dd0_0, v0000000000c95f70_0, v0000000000d345b0_0;
S_0000000000d39dc0 .scope module, "mux_2x1_stages_4" "mux_2x1_Stages" 2 225, 3 649 0, S_00000000008aeca0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000c93730 .functor BUFZ 32, v0000000000d385d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000d37f90_0 .net "A", 31 0, v0000000000d34bf0_0;  alias, 1 drivers
v0000000000d380d0_0 .net "B", 31 0, v0000000000d35050_0;  alias, 1 drivers
v0000000000d38210_0 .net "MUX_Out", 31 0, L_0000000000c93730;  alias, 1 drivers
v0000000000d385d0_0 .var "salida", 31 0;
v0000000000d38670_0 .net "sig", 0 0, v0000000000d34510_0;  alias, 1 drivers
E_0000000000cabfe0 .event edge, v0000000000d34510_0, v0000000000d34bf0_0, v0000000000d35050_0;
S_0000000000d39f50 .scope module, "mux_4x2_ID_1" "mux_4x2_ID" 2 154, 3 601 0, S_00000000008aeca0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A_O";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 32 "M_O";
    .port_info 3 /INPUT 32 "X";
    .port_info 4 /INPUT 2 "HF_U";
    .port_info 5 /OUTPUT 32 "MUX_Out";
L_0000000000c93ce0 .functor BUFZ 32, v0000000000d3a8d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000d3b0f0_0 .net "A_O", 31 0, L_0000000000d48d80;  alias, 1 drivers
v0000000000d3be10_0 .net "HF_U", 1 0, v0000000000d383f0_0;  alias, 1 drivers
v0000000000d3a970_0 .net "MUX_Out", 31 0, L_0000000000c93ce0;  alias, 1 drivers
v0000000000d3aa10_0 .net "M_O", 31 0, L_0000000000c93500;  alias, 1 drivers
v0000000000d3add0_0 .net "PW", 31 0, L_0000000000c93730;  alias, 1 drivers
v0000000000d3b370_0 .net "X", 31 0, v0000000000d42530_0;  alias, 1 drivers
v0000000000d3a8d0_0 .var "salida", 31 0;
E_0000000000cabca0/0 .event edge, v0000000000d383f0_0, v0000000000d3b370_0, v0000000000c96b50_0, v0000000000d38c10_0;
E_0000000000cabca0/1 .event edge, v0000000000d38210_0;
E_0000000000cabca0 .event/or E_0000000000cabca0/0, E_0000000000cabca0/1;
S_0000000000d39aa0 .scope module, "mux_4x2_ID_2" "mux_4x2_ID" 2 157, 3 601 0, S_00000000008aeca0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A_O";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 32 "M_O";
    .port_info 3 /INPUT 32 "X";
    .port_info 4 /INPUT 2 "HF_U";
    .port_info 5 /OUTPUT 32 "MUX_Out";
L_0000000000c93180 .functor BUFZ 32, v0000000000d3ad30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000d3beb0_0 .net "A_O", 31 0, L_0000000000d48d80;  alias, 1 drivers
v0000000000d3b9b0_0 .net "HF_U", 1 0, v0000000000d38490_0;  alias, 1 drivers
v0000000000d3b190_0 .net "MUX_Out", 31 0, L_0000000000c93180;  alias, 1 drivers
v0000000000d3abf0_0 .net "M_O", 31 0, L_0000000000c93500;  alias, 1 drivers
v0000000000d3aab0_0 .net "PW", 31 0, L_0000000000c93730;  alias, 1 drivers
v0000000000d3b730_0 .net "X", 31 0, v0000000000d42210_0;  alias, 1 drivers
v0000000000d3ad30_0 .var "salida", 31 0;
E_0000000000cabde0/0 .event edge, v0000000000d38490_0, v0000000000d3b730_0, v0000000000c96b50_0, v0000000000d38c10_0;
E_0000000000cabde0/1 .event edge, v0000000000d38210_0;
E_0000000000cabde0 .event/or E_0000000000cabde0/0, E_0000000000cabde0/1;
S_0000000000d39c30 .scope module, "mux_4x2_ID_3" "mux_4x2_ID" 2 160, 3 601 0, S_00000000008aeca0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A_O";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 32 "M_O";
    .port_info 3 /INPUT 32 "X";
    .port_info 4 /INPUT 2 "HF_U";
    .port_info 5 /OUTPUT 32 "MUX_Out";
L_0000000000c94290 .functor BUFZ 32, v0000000000d3b410_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000d3ae70_0 .net "A_O", 31 0, L_0000000000d48d80;  alias, 1 drivers
v0000000000d3b4b0_0 .net "HF_U", 1 0, v0000000000d38530_0;  alias, 1 drivers
v0000000000d3b230_0 .net "MUX_Out", 31 0, L_0000000000c94290;  alias, 1 drivers
v0000000000d3c1d0_0 .net "M_O", 31 0, L_0000000000c93500;  alias, 1 drivers
v0000000000d3bf50_0 .net "PW", 31 0, L_0000000000c93730;  alias, 1 drivers
v0000000000d3b2d0_0 .net "X", 31 0, v0000000000d404b0_0;  alias, 1 drivers
v0000000000d3b410_0 .var "salida", 31 0;
E_0000000000cabe20/0 .event edge, v0000000000d38530_0, v0000000000d3b2d0_0, v0000000000c96b50_0, v0000000000d38c10_0;
E_0000000000cabe20/1 .event edge, v0000000000d38210_0;
E_0000000000cabe20 .event/or E_0000000000cabe20/0, E_0000000000cabe20/1;
S_0000000000d3a0e0 .scope module, "ram1" "inst_ram256x8" 2 79, 3 521 0, S_00000000008aeca0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "DataOut";
    .port_info 1 /INPUT 32 "Address";
    .port_info 2 /INPUT 1 "Reset";
v0000000000d3ab50_0 .net "Address", 31 0, L_0000000000c93c00;  alias, 1 drivers
v0000000000d3c310_0 .var "DataOut", 31 0;
v0000000000d3bff0 .array "Mem", 255 0, 7 0;
v0000000000d3ac90_0 .net "Reset", 0 0, v0000000000d45e60_0;  alias, 1 drivers
E_0000000000cad820 .event edge, v0000000000d340b0_0, v0000000000d35190_0, v0000000000d34f10_0;
S_0000000000d395f0 .scope module, "register_file_1" "register_file" 2 150, 5 6 0, S_00000000008aeca0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PA";
    .port_info 1 /OUTPUT 32 "PB";
    .port_info 2 /OUTPUT 32 "PD";
    .port_info 3 /INPUT 32 "PW";
    .port_info 4 /INPUT 32 "PCin";
    .port_info 5 /OUTPUT 32 "PCout";
    .port_info 6 /INPUT 4 "C";
    .port_info 7 /INPUT 4 "SA";
    .port_info 8 /INPUT 4 "SB";
    .port_info 9 /INPUT 1 "RFLd";
    .port_info 10 /INPUT 1 "HZPCld";
    .port_info 11 /INPUT 1 "CLK";
    .port_info 12 /INPUT 1 "RST";
L_0000000000c93c00 .functor BUFZ 32, v0000000000d3ec10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000d43cf0_0 .net "C", 3 0, v0000000000d348d0_0;  alias, 1 drivers
v0000000000d43d90_0 .net "CLK", 0 0, v0000000000d44c40_0;  alias, 1 drivers
v0000000000d43ed0_0 .net "E", 15 0, v0000000000d425d0_0;  1 drivers
v0000000000d43390_0 .net "HZPCld", 0 0, v0000000000d38a30_0;  alias, 1 drivers
v0000000000d431b0_0 .net "MO", 31 0, v0000000000d40b90_0;  1 drivers
v0000000000d43570_0 .net "PA", 31 0, v0000000000d42530_0;  alias, 1 drivers
v0000000000d43e30_0 .net "PB", 31 0, v0000000000d42210_0;  alias, 1 drivers
v0000000000d43a70_0 .net "PCin", 31 0, L_0000000000c93420;  alias, 1 drivers
v0000000000d43110_0 .net "PCout", 31 0, L_0000000000c93c00;  alias, 1 drivers
v0000000000d436b0_0 .net "PD", 31 0, v0000000000d404b0_0;  alias, 1 drivers
v0000000000d44010_0 .net "PW", 31 0, L_0000000000c93730;  alias, 1 drivers
v0000000000d43890_0 .net "Q0", 31 0, v0000000000d3a6f0_0;  1 drivers
v0000000000d42fd0_0 .net "Q1", 31 0, v0000000000d3c270_0;  1 drivers
v0000000000d43930_0 .net "Q10", 31 0, v0000000000d3c090_0;  1 drivers
v0000000000d440b0_0 .net "Q11", 31 0, v0000000000d3a5b0_0;  1 drivers
v0000000000d43250_0 .net "Q12", 31 0, v0000000000d3bc30_0;  1 drivers
v0000000000d432f0_0 .net "Q13", 31 0, v0000000000d3e8f0_0;  1 drivers
v0000000000d43750_0 .net "Q14", 31 0, v0000000000d3fb10_0;  1 drivers
v0000000000d44290_0 .net "Q15", 31 0, v0000000000d3ec10_0;  1 drivers
v0000000000d43b10_0 .net "Q2", 31 0, v0000000000d3ecb0_0;  1 drivers
v0000000000d43bb0_0 .net "Q3", 31 0, v0000000000d3e990_0;  1 drivers
v0000000000d44150_0 .net "Q4", 31 0, v0000000000d40290_0;  1 drivers
v0000000000d43c50_0 .net "Q5", 31 0, v0000000000d3fd90_0;  1 drivers
v0000000000d42d50_0 .net "Q6", 31 0, v0000000000d3f9d0_0;  1 drivers
v0000000000d441f0_0 .net "Q7", 31 0, v0000000000d3f750_0;  1 drivers
v0000000000d44330_0 .net "Q8", 31 0, v0000000000d3f570_0;  1 drivers
v0000000000d42df0_0 .net "Q9", 31 0, v0000000000d411d0_0;  1 drivers
o0000000000ce8c58 .functor BUFZ 2, C4<zz>; HiZ drive
v0000000000d42e90_0 .net "R15MO", 1 0, o0000000000ce8c58;  0 drivers
v0000000000d42f30_0 .net "RFLd", 0 0, v0000000000d34470_0;  alias, 1 drivers
v0000000000d437f0_0 .net "RST", 0 0, v0000000000d45e60_0;  alias, 1 drivers
v0000000000d43070_0 .net "SA", 3 0, v0000000000d343d0_0;  alias, 1 drivers
v0000000000d43430_0 .net "SB", 3 0, v0000000000d34ab0_0;  alias, 1 drivers
L_0000000000d48920 .part v0000000000d425d0_0, 15, 1;
L_0000000000d49500 .part v0000000000d425d0_0, 0, 1;
L_0000000000d48560 .part v0000000000d425d0_0, 1, 1;
L_0000000000d48a60 .part v0000000000d425d0_0, 2, 1;
L_0000000000d49b40 .part v0000000000d425d0_0, 3, 1;
L_0000000000d49fa0 .part v0000000000d425d0_0, 4, 1;
L_0000000000d49aa0 .part v0000000000d425d0_0, 5, 1;
L_0000000000d491e0 .part v0000000000d425d0_0, 6, 1;
L_0000000000d48c40 .part v0000000000d425d0_0, 7, 1;
L_0000000000d48b00 .part v0000000000d425d0_0, 8, 1;
L_0000000000d49000 .part v0000000000d425d0_0, 9, 1;
L_0000000000d49be0 .part v0000000000d425d0_0, 10, 1;
L_0000000000d48ba0 .part v0000000000d425d0_0, 11, 1;
L_0000000000d49d20 .part v0000000000d425d0_0, 12, 1;
L_0000000000d48ce0 .part v0000000000d425d0_0, 13, 1;
L_0000000000d48f60 .part v0000000000d425d0_0, 14, 1;
S_0000000000d3a270 .scope module, "R0" "register" 5 37, 5 161 0, S_0000000000d395f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000d3b550_0 .net "CLK", 0 0, v0000000000d44c40_0;  alias, 1 drivers
v0000000000d3b910_0 .net "PW", 31 0, L_0000000000c93730;  alias, 1 drivers
v0000000000d3a6f0_0 .var "Q", 31 0;
v0000000000d3af10_0 .net "RFLd", 0 0, L_0000000000d49500;  1 drivers
v0000000000d3afb0_0 .net "RST", 0 0, v0000000000d45e60_0;  alias, 1 drivers
E_0000000000cad920 .event posedge, v0000000000d340b0_0, v0000000000c95b10_0;
S_0000000000d39460 .scope module, "R1" "register" 5 38, 5 161 0, S_0000000000d395f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000d3b5f0_0 .net "CLK", 0 0, v0000000000d44c40_0;  alias, 1 drivers
v0000000000d3a790_0 .net "PW", 31 0, L_0000000000c93730;  alias, 1 drivers
v0000000000d3c270_0 .var "Q", 31 0;
v0000000000d3b050_0 .net "RFLd", 0 0, L_0000000000d48560;  1 drivers
v0000000000d3a470_0 .net "RST", 0 0, v0000000000d45e60_0;  alias, 1 drivers
S_0000000000d39910 .scope module, "R10" "register" 5 47, 5 161 0, S_0000000000d395f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000d3bd70_0 .net "CLK", 0 0, v0000000000d44c40_0;  alias, 1 drivers
v0000000000d3a510_0 .net "PW", 31 0, L_0000000000c93730;  alias, 1 drivers
v0000000000d3c090_0 .var "Q", 31 0;
v0000000000d3b690_0 .net "RFLd", 0 0, L_0000000000d49be0;  1 drivers
v0000000000d3c130_0 .net "RST", 0 0, v0000000000d45e60_0;  alias, 1 drivers
S_0000000000d3cac0 .scope module, "R11" "register" 5 48, 5 161 0, S_0000000000d395f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000d3b7d0_0 .net "CLK", 0 0, v0000000000d44c40_0;  alias, 1 drivers
v0000000000d3b870_0 .net "PW", 31 0, L_0000000000c93730;  alias, 1 drivers
v0000000000d3a5b0_0 .var "Q", 31 0;
v0000000000d3ba50_0 .net "RFLd", 0 0, L_0000000000d48ba0;  1 drivers
v0000000000d3a650_0 .net "RST", 0 0, v0000000000d45e60_0;  alias, 1 drivers
S_0000000000d3d420 .scope module, "R12" "register" 5 49, 5 161 0, S_0000000000d395f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000d3baf0_0 .net "CLK", 0 0, v0000000000d44c40_0;  alias, 1 drivers
v0000000000d3bb90_0 .net "PW", 31 0, L_0000000000c93730;  alias, 1 drivers
v0000000000d3bc30_0 .var "Q", 31 0;
v0000000000d3bcd0_0 .net "RFLd", 0 0, L_0000000000d49d20;  1 drivers
v0000000000d3a830_0 .net "RST", 0 0, v0000000000d45e60_0;  alias, 1 drivers
S_0000000000d3cf70 .scope module, "R13" "register" 5 50, 5 161 0, S_0000000000d395f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000d3e670_0 .net "CLK", 0 0, v0000000000d44c40_0;  alias, 1 drivers
v0000000000d3f610_0 .net "PW", 31 0, L_0000000000c93730;  alias, 1 drivers
v0000000000d3e8f0_0 .var "Q", 31 0;
v0000000000d3f4d0_0 .net "RFLd", 0 0, L_0000000000d48ce0;  1 drivers
v0000000000d401f0_0 .net "RST", 0 0, v0000000000d45e60_0;  alias, 1 drivers
S_0000000000d3e230 .scope module, "R14" "register" 5 51, 5 161 0, S_0000000000d395f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000d3fed0_0 .net "CLK", 0 0, v0000000000d44c40_0;  alias, 1 drivers
v0000000000d3e530_0 .net "PW", 31 0, L_0000000000c93730;  alias, 1 drivers
v0000000000d3fb10_0 .var "Q", 31 0;
v0000000000d3e7b0_0 .net "RFLd", 0 0, L_0000000000d48f60;  1 drivers
v0000000000d3ed50_0 .net "RST", 0 0, v0000000000d45e60_0;  alias, 1 drivers
S_0000000000d3dbf0 .scope module, "R15" "PCregister" 5 52, 5 175 0, S_0000000000d395f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "MOin";
    .port_info 2 /INPUT 1 "HZPCld";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000d3e5d0_0 .net "CLK", 0 0, v0000000000d44c40_0;  alias, 1 drivers
v0000000000d3e710_0 .net "HZPCld", 0 0, v0000000000d38a30_0;  alias, 1 drivers
v0000000000d3ff70_0 .net "MOin", 31 0, v0000000000d40b90_0;  alias, 1 drivers
v0000000000d3ec10_0 .var "Q", 31 0;
v0000000000d3f430_0 .net "RST", 0 0, v0000000000d45e60_0;  alias, 1 drivers
S_0000000000d3c480 .scope module, "R2" "register" 5 39, 5 161 0, S_0000000000d395f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000d3fbb0_0 .net "CLK", 0 0, v0000000000d44c40_0;  alias, 1 drivers
v0000000000d3e850_0 .net "PW", 31 0, L_0000000000c93730;  alias, 1 drivers
v0000000000d3ecb0_0 .var "Q", 31 0;
v0000000000d3fe30_0 .net "RFLd", 0 0, L_0000000000d48a60;  1 drivers
v0000000000d3fcf0_0 .net "RST", 0 0, v0000000000d45e60_0;  alias, 1 drivers
S_0000000000d3d100 .scope module, "R3" "register" 5 40, 5 161 0, S_0000000000d395f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000d3efd0_0 .net "CLK", 0 0, v0000000000d44c40_0;  alias, 1 drivers
v0000000000d3ea30_0 .net "PW", 31 0, L_0000000000c93730;  alias, 1 drivers
v0000000000d3e990_0 .var "Q", 31 0;
v0000000000d3ead0_0 .net "RFLd", 0 0, L_0000000000d49b40;  1 drivers
v0000000000d3f6b0_0 .net "RST", 0 0, v0000000000d45e60_0;  alias, 1 drivers
S_0000000000d3c930 .scope module, "R4" "register" 5 41, 5 161 0, S_0000000000d395f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000d3eb70_0 .net "CLK", 0 0, v0000000000d44c40_0;  alias, 1 drivers
v0000000000d3f890_0 .net "PW", 31 0, L_0000000000c93730;  alias, 1 drivers
v0000000000d40290_0 .var "Q", 31 0;
v0000000000d40010_0 .net "RFLd", 0 0, L_0000000000d49fa0;  1 drivers
v0000000000d3edf0_0 .net "RST", 0 0, v0000000000d45e60_0;  alias, 1 drivers
S_0000000000d3d290 .scope module, "R5" "register" 5 42, 5 161 0, S_0000000000d395f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000d3ee90_0 .net "CLK", 0 0, v0000000000d44c40_0;  alias, 1 drivers
v0000000000d400b0_0 .net "PW", 31 0, L_0000000000c93730;  alias, 1 drivers
v0000000000d3fd90_0 .var "Q", 31 0;
v0000000000d3ef30_0 .net "RFLd", 0 0, L_0000000000d49aa0;  1 drivers
v0000000000d3f070_0 .net "RST", 0 0, v0000000000d45e60_0;  alias, 1 drivers
S_0000000000d3dd80 .scope module, "R6" "register" 5 43, 5 161 0, S_0000000000d395f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000d3f110_0 .net "CLK", 0 0, v0000000000d44c40_0;  alias, 1 drivers
v0000000000d40330_0 .net "PW", 31 0, L_0000000000c93730;  alias, 1 drivers
v0000000000d3f9d0_0 .var "Q", 31 0;
v0000000000d3e490_0 .net "RFLd", 0 0, L_0000000000d491e0;  1 drivers
v0000000000d3f1b0_0 .net "RST", 0 0, v0000000000d45e60_0;  alias, 1 drivers
S_0000000000d3cc50 .scope module, "R7" "register" 5 44, 5 161 0, S_0000000000d395f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000d40150_0 .net "CLK", 0 0, v0000000000d44c40_0;  alias, 1 drivers
v0000000000d3fa70_0 .net "PW", 31 0, L_0000000000c93730;  alias, 1 drivers
v0000000000d3f750_0 .var "Q", 31 0;
v0000000000d3f250_0 .net "RFLd", 0 0, L_0000000000d48c40;  1 drivers
v0000000000d3f2f0_0 .net "RST", 0 0, v0000000000d45e60_0;  alias, 1 drivers
S_0000000000d3d5b0 .scope module, "R8" "register" 5 45, 5 161 0, S_0000000000d395f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000d3f390_0 .net "CLK", 0 0, v0000000000d44c40_0;  alias, 1 drivers
v0000000000d3f7f0_0 .net "PW", 31 0, L_0000000000c93730;  alias, 1 drivers
v0000000000d3f570_0 .var "Q", 31 0;
v0000000000d3f930_0 .net "RFLd", 0 0, L_0000000000d48b00;  1 drivers
v0000000000d3fc50_0 .net "RST", 0 0, v0000000000d45e60_0;  alias, 1 drivers
S_0000000000d3df10 .scope module, "R9" "register" 5 46, 5 161 0, S_0000000000d395f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000d41630_0 .net "CLK", 0 0, v0000000000d44c40_0;  alias, 1 drivers
v0000000000d41770_0 .net "PW", 31 0, L_0000000000c93730;  alias, 1 drivers
v0000000000d411d0_0 .var "Q", 31 0;
v0000000000d40af0_0 .net "RFLd", 0 0, L_0000000000d49000;  1 drivers
v0000000000d420d0_0 .net "RST", 0 0, v0000000000d45e60_0;  alias, 1 drivers
S_0000000000d3cde0 .scope module, "bc" "binary_decoder" 5 20, 5 57 0, S_0000000000d395f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "E";
    .port_info 1 /INPUT 4 "C";
    .port_info 2 /INPUT 1 "Ld";
v0000000000d42ad0_0 .net "C", 3 0, v0000000000d348d0_0;  alias, 1 drivers
v0000000000d425d0_0 .var "E", 15 0;
v0000000000d41e50_0 .net "Ld", 0 0, v0000000000d34470_0;  alias, 1 drivers
E_0000000000cad860 .event edge, v0000000000d34470_0, v0000000000d348d0_0;
S_0000000000d3d740 .scope module, "muxA" "multiplexer" 5 23, 5 89 0, S_0000000000d395f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "P";
    .port_info 1 /INPUT 32 "I0";
    .port_info 2 /INPUT 32 "I1";
    .port_info 3 /INPUT 32 "I2";
    .port_info 4 /INPUT 32 "I3";
    .port_info 5 /INPUT 32 "I4";
    .port_info 6 /INPUT 32 "I5";
    .port_info 7 /INPUT 32 "I6";
    .port_info 8 /INPUT 32 "I7";
    .port_info 9 /INPUT 32 "I8";
    .port_info 10 /INPUT 32 "I9";
    .port_info 11 /INPUT 32 "I10";
    .port_info 12 /INPUT 32 "I11";
    .port_info 13 /INPUT 32 "I12";
    .port_info 14 /INPUT 32 "I13";
    .port_info 15 /INPUT 32 "I14";
    .port_info 16 /INPUT 32 "I15";
    .port_info 17 /INPUT 4 "S";
v0000000000d423f0_0 .net "I0", 31 0, v0000000000d3a6f0_0;  alias, 1 drivers
v0000000000d42490_0 .net "I1", 31 0, v0000000000d3c270_0;  alias, 1 drivers
v0000000000d422b0_0 .net "I10", 31 0, v0000000000d3c090_0;  alias, 1 drivers
v0000000000d41f90_0 .net "I11", 31 0, v0000000000d3a5b0_0;  alias, 1 drivers
v0000000000d427b0_0 .net "I12", 31 0, v0000000000d3bc30_0;  alias, 1 drivers
v0000000000d413b0_0 .net "I13", 31 0, v0000000000d3e8f0_0;  alias, 1 drivers
v0000000000d40ff0_0 .net "I14", 31 0, v0000000000d3fb10_0;  alias, 1 drivers
v0000000000d41950_0 .net "I15", 31 0, v0000000000d3ec10_0;  alias, 1 drivers
v0000000000d41310_0 .net "I2", 31 0, v0000000000d3ecb0_0;  alias, 1 drivers
v0000000000d40a50_0 .net "I3", 31 0, v0000000000d3e990_0;  alias, 1 drivers
v0000000000d40550_0 .net "I4", 31 0, v0000000000d40290_0;  alias, 1 drivers
v0000000000d41450_0 .net "I5", 31 0, v0000000000d3fd90_0;  alias, 1 drivers
v0000000000d414f0_0 .net "I6", 31 0, v0000000000d3f9d0_0;  alias, 1 drivers
v0000000000d42350_0 .net "I7", 31 0, v0000000000d3f750_0;  alias, 1 drivers
v0000000000d418b0_0 .net "I8", 31 0, v0000000000d3f570_0;  alias, 1 drivers
v0000000000d41d10_0 .net "I9", 31 0, v0000000000d411d0_0;  alias, 1 drivers
v0000000000d42530_0 .var "P", 31 0;
v0000000000d41c70_0 .net "S", 3 0, v0000000000d343d0_0;  alias, 1 drivers
E_0000000000cad420/0 .event edge, v0000000000d3ec10_0, v0000000000d3fb10_0, v0000000000d3e8f0_0, v0000000000d3bc30_0;
E_0000000000cad420/1 .event edge, v0000000000d3a5b0_0, v0000000000d3c090_0, v0000000000d411d0_0, v0000000000d3f570_0;
E_0000000000cad420/2 .event edge, v0000000000d3f750_0, v0000000000d3f9d0_0, v0000000000d3fd90_0, v0000000000d40290_0;
E_0000000000cad420/3 .event edge, v0000000000d3e990_0, v0000000000d3ecb0_0, v0000000000d3c270_0, v0000000000d3a6f0_0;
E_0000000000cad420/4 .event edge, v0000000000d343d0_0;
E_0000000000cad420 .event/or E_0000000000cad420/0, E_0000000000cad420/1, E_0000000000cad420/2, E_0000000000cad420/3, E_0000000000cad420/4;
S_0000000000d3e0a0 .scope module, "muxB" "multiplexer" 5 24, 5 89 0, S_0000000000d395f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "P";
    .port_info 1 /INPUT 32 "I0";
    .port_info 2 /INPUT 32 "I1";
    .port_info 3 /INPUT 32 "I2";
    .port_info 4 /INPUT 32 "I3";
    .port_info 5 /INPUT 32 "I4";
    .port_info 6 /INPUT 32 "I5";
    .port_info 7 /INPUT 32 "I6";
    .port_info 8 /INPUT 32 "I7";
    .port_info 9 /INPUT 32 "I8";
    .port_info 10 /INPUT 32 "I9";
    .port_info 11 /INPUT 32 "I10";
    .port_info 12 /INPUT 32 "I11";
    .port_info 13 /INPUT 32 "I12";
    .port_info 14 /INPUT 32 "I13";
    .port_info 15 /INPUT 32 "I14";
    .port_info 16 /INPUT 32 "I15";
    .port_info 17 /INPUT 4 "S";
v0000000000d40cd0_0 .net "I0", 31 0, v0000000000d3a6f0_0;  alias, 1 drivers
v0000000000d409b0_0 .net "I1", 31 0, v0000000000d3c270_0;  alias, 1 drivers
v0000000000d416d0_0 .net "I10", 31 0, v0000000000d3c090_0;  alias, 1 drivers
v0000000000d42710_0 .net "I11", 31 0, v0000000000d3a5b0_0;  alias, 1 drivers
v0000000000d41590_0 .net "I12", 31 0, v0000000000d3bc30_0;  alias, 1 drivers
v0000000000d40910_0 .net "I13", 31 0, v0000000000d3e8f0_0;  alias, 1 drivers
v0000000000d40690_0 .net "I14", 31 0, v0000000000d3fb10_0;  alias, 1 drivers
v0000000000d40d70_0 .net "I15", 31 0, v0000000000d3ec10_0;  alias, 1 drivers
v0000000000d405f0_0 .net "I2", 31 0, v0000000000d3ecb0_0;  alias, 1 drivers
v0000000000d41130_0 .net "I3", 31 0, v0000000000d3e990_0;  alias, 1 drivers
v0000000000d41db0_0 .net "I4", 31 0, v0000000000d40290_0;  alias, 1 drivers
v0000000000d42170_0 .net "I5", 31 0, v0000000000d3fd90_0;  alias, 1 drivers
v0000000000d42670_0 .net "I6", 31 0, v0000000000d3f9d0_0;  alias, 1 drivers
v0000000000d42b70_0 .net "I7", 31 0, v0000000000d3f750_0;  alias, 1 drivers
v0000000000d42030_0 .net "I8", 31 0, v0000000000d3f570_0;  alias, 1 drivers
v0000000000d40e10_0 .net "I9", 31 0, v0000000000d411d0_0;  alias, 1 drivers
v0000000000d42210_0 .var "P", 31 0;
v0000000000d42850_0 .net "S", 3 0, v0000000000d34ab0_0;  alias, 1 drivers
E_0000000000cad7e0/0 .event edge, v0000000000d3ec10_0, v0000000000d3fb10_0, v0000000000d3e8f0_0, v0000000000d3bc30_0;
E_0000000000cad7e0/1 .event edge, v0000000000d3a5b0_0, v0000000000d3c090_0, v0000000000d411d0_0, v0000000000d3f570_0;
E_0000000000cad7e0/2 .event edge, v0000000000d3f750_0, v0000000000d3f9d0_0, v0000000000d3fd90_0, v0000000000d40290_0;
E_0000000000cad7e0/3 .event edge, v0000000000d3e990_0, v0000000000d3ecb0_0, v0000000000d3c270_0, v0000000000d3a6f0_0;
E_0000000000cad7e0/4 .event edge, v0000000000d34ab0_0;
E_0000000000cad7e0 .event/or E_0000000000cad7e0/0, E_0000000000cad7e0/1, E_0000000000cad7e0/2, E_0000000000cad7e0/3, E_0000000000cad7e0/4;
S_0000000000d3c610 .scope module, "muxD" "multiplexer" 5 25, 5 89 0, S_0000000000d395f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "P";
    .port_info 1 /INPUT 32 "I0";
    .port_info 2 /INPUT 32 "I1";
    .port_info 3 /INPUT 32 "I2";
    .port_info 4 /INPUT 32 "I3";
    .port_info 5 /INPUT 32 "I4";
    .port_info 6 /INPUT 32 "I5";
    .port_info 7 /INPUT 32 "I6";
    .port_info 8 /INPUT 32 "I7";
    .port_info 9 /INPUT 32 "I8";
    .port_info 10 /INPUT 32 "I9";
    .port_info 11 /INPUT 32 "I10";
    .port_info 12 /INPUT 32 "I11";
    .port_info 13 /INPUT 32 "I12";
    .port_info 14 /INPUT 32 "I13";
    .port_info 15 /INPUT 32 "I14";
    .port_info 16 /INPUT 32 "I15";
    .port_info 17 /INPUT 4 "S";
v0000000000d40eb0_0 .net "I0", 31 0, v0000000000d3a6f0_0;  alias, 1 drivers
v0000000000d41270_0 .net "I1", 31 0, v0000000000d3c270_0;  alias, 1 drivers
v0000000000d41810_0 .net "I10", 31 0, v0000000000d3c090_0;  alias, 1 drivers
v0000000000d41090_0 .net "I11", 31 0, v0000000000d3a5b0_0;  alias, 1 drivers
v0000000000d40f50_0 .net "I12", 31 0, v0000000000d3bc30_0;  alias, 1 drivers
v0000000000d407d0_0 .net "I13", 31 0, v0000000000d3e8f0_0;  alias, 1 drivers
v0000000000d419f0_0 .net "I14", 31 0, v0000000000d3fb10_0;  alias, 1 drivers
v0000000000d428f0_0 .net "I15", 31 0, v0000000000d3ec10_0;  alias, 1 drivers
v0000000000d42990_0 .net "I2", 31 0, v0000000000d3ecb0_0;  alias, 1 drivers
v0000000000d41ef0_0 .net "I3", 31 0, v0000000000d3e990_0;  alias, 1 drivers
v0000000000d41a90_0 .net "I4", 31 0, v0000000000d40290_0;  alias, 1 drivers
v0000000000d41b30_0 .net "I5", 31 0, v0000000000d3fd90_0;  alias, 1 drivers
v0000000000d41bd0_0 .net "I6", 31 0, v0000000000d3f9d0_0;  alias, 1 drivers
v0000000000d42a30_0 .net "I7", 31 0, v0000000000d3f750_0;  alias, 1 drivers
v0000000000d42c10_0 .net "I8", 31 0, v0000000000d3f570_0;  alias, 1 drivers
v0000000000d40870_0 .net "I9", 31 0, v0000000000d411d0_0;  alias, 1 drivers
v0000000000d404b0_0 .var "P", 31 0;
v0000000000d434d0_0 .net "S", 3 0, v0000000000d348d0_0;  alias, 1 drivers
E_0000000000cad8a0/0 .event edge, v0000000000d3ec10_0, v0000000000d3fb10_0, v0000000000d3e8f0_0, v0000000000d3bc30_0;
E_0000000000cad8a0/1 .event edge, v0000000000d3a5b0_0, v0000000000d3c090_0, v0000000000d411d0_0, v0000000000d3f570_0;
E_0000000000cad8a0/2 .event edge, v0000000000d3f750_0, v0000000000d3f9d0_0, v0000000000d3fd90_0, v0000000000d40290_0;
E_0000000000cad8a0/3 .event edge, v0000000000d3e990_0, v0000000000d3ecb0_0, v0000000000d3c270_0, v0000000000d3a6f0_0;
E_0000000000cad8a0/4 .event edge, v0000000000d348d0_0;
E_0000000000cad8a0 .event/or E_0000000000cad8a0/0, E_0000000000cad8a0/1, E_0000000000cad8a0/2, E_0000000000cad8a0/3, E_0000000000cad8a0/4;
S_0000000000d3da60 .scope module, "r15mux" "twoToOneMultiplexer" 5 33, 5 120 0, S_0000000000d395f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PW";
    .port_info 1 /INPUT 32 "PC";
    .port_info 2 /INPUT 1 "PWLd";
    .port_info 3 /OUTPUT 32 "MO";
v0000000000d40b90_0 .var "MO", 31 0;
v0000000000d439d0_0 .net "PC", 31 0, L_0000000000c93420;  alias, 1 drivers
v0000000000d42cb0_0 .net "PW", 31 0, L_0000000000c93730;  alias, 1 drivers
v0000000000d43610_0 .net "PWLd", 0 0, L_0000000000d48920;  1 drivers
E_0000000000cadae0 .event edge, v0000000000d43610_0, v0000000000d37590_0, v0000000000d38210_0;
S_0000000000d3d8d0 .scope module, "se" "SExtender" 2 134, 3 669 0, S_00000000008aeca0;
 .timescale 0 0;
    .port_info 0 /INPUT 24 "in";
    .port_info 1 /OUTPUT 32 "out1";
L_0000000000c94680 .functor BUFZ 32, v0000000000d47440_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000d478a0_0 .var/i "i", 31 0;
v0000000000d47ee0_0 .net "in", 23 0, v0000000000d35230_0;  alias, 1 drivers
v0000000000d47f80_0 .var "in1", 31 0;
v0000000000d47120_0 .net/s "out1", 31 0, L_0000000000c94680;  alias, 1 drivers
v0000000000d47440_0 .var/s "result", 31 0;
v0000000000d47a80_0 .var/s "shift_result", 31 0;
v0000000000d471c0_0 .var/s "temp_reg", 31 0;
v0000000000d46f40_0 .var/s "twoscomp", 31 0;
E_0000000000cacee0/0 .event edge, v0000000000d35230_0, v0000000000d47f80_0, v0000000000d46f40_0, v0000000000d471c0_0;
E_0000000000cacee0/1 .event edge, v0000000000d47a80_0;
E_0000000000cacee0 .event/or E_0000000000cacee0/0, E_0000000000cacee0/1;
S_0000000000d3c7a0 .scope module, "sign_shift_extender_1" "Sign_Shift_Extender" 2 196, 6 1 0, S_00000000008aeca0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "shift_result";
    .port_info 3 /OUTPUT 1 "C";
v0000000000d47940_0 .net "A", 31 0, v0000000000c799a0_0;  alias, 1 drivers
v0000000000d480c0_0 .net "B", 31 0, v0000000000c92630_0;  alias, 1 drivers
v0000000000d46cc0_0 .var "C", 0 0;
v0000000000d48200_0 .var "by_imm_shift", 1 0;
v0000000000d48160_0 .var/i "i", 31 0;
v0000000000d47c60_0 .var/i "num_of_rot", 31 0;
v0000000000d482a0_0 .var "relleno", 0 0;
v0000000000d46fe0_0 .var "shift", 1 0;
v0000000000d476c0_0 .var "shift_result", 31 0;
v0000000000d48020_0 .var "shifter_op", 2 0;
v0000000000d48340_0 .var "temp_reg", 31 0;
E_0000000000cad660/0 .event edge, v0000000000c92630_0, v0000000000c799a0_0, v0000000000d48020_0, v0000000000d48200_0;
E_0000000000cad660/1 .event edge, v0000000000d47c60_0, v0000000000d48340_0, v0000000000d482a0_0, v0000000000d46fe0_0;
E_0000000000cad660 .event/or E_0000000000cad660/0, E_0000000000cad660/1;
    .scope S_0000000000d3a0e0;
T_0 ;
    %wait E_0000000000cad820;
    %load/vec4 v0000000000d3ac90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d3c310_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000000000d3ab50_0;
    %pushi/vec4 4, 0, 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0000000000d3ab50_0;
    %pad/u 33;
    %addi 0, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000d3bff0, 4;
    %load/vec4 v0000000000d3ab50_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000d3bff0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000d3ab50_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000d3bff0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000d3ab50_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000d3bff0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000d3c310_0, 0, 32;
    %jmp T_0.3;
T_0.2 ;
    %ix/getv 4, v0000000000d3ab50_0;
    %load/vec4a v0000000000d3bff0, 4;
    %pad/u 32;
    %store/vec4 v0000000000d3c310_0, 0, 32;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000000008a74d0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d34010_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d34290_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d33ed0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d34150_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d346f0_0, 0, 32;
    %end;
    .thread T_1;
    .scope S_00000000008a74d0;
T_2 ;
    %wait E_0000000000cac4e0;
    %load/vec4 v0000000000d34830_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %jmp T_2.16;
T_2.0 ;
    %load/vec4 v0000000000d35190_0;
    %pad/u 33;
    %load/vec4 v0000000000d33890_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000d33b10_0, 0, 33;
    %jmp T_2.16;
T_2.1 ;
    %load/vec4 v0000000000d35190_0;
    %pad/u 33;
    %load/vec4 v0000000000d33890_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000d33b10_0, 0, 33;
    %jmp T_2.16;
T_2.2 ;
    %load/vec4 v0000000000d35190_0;
    %pad/u 33;
    %load/vec4 v0000000000d33890_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000d33b10_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d346f0_0, 0, 32;
    %jmp T_2.16;
T_2.3 ;
    %load/vec4 v0000000000d33890_0;
    %pad/u 33;
    %load/vec4 v0000000000d35190_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000d33b10_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000d346f0_0, 0, 32;
    %jmp T_2.16;
T_2.4 ;
    %load/vec4 v0000000000d35190_0;
    %pad/u 33;
    %load/vec4 v0000000000d33890_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000d33b10_0, 0, 33;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000000000d346f0_0, 0, 32;
    %jmp T_2.16;
T_2.5 ;
    %load/vec4 v0000000000d35190_0;
    %pad/u 33;
    %load/vec4 v0000000000d33890_0;
    %pad/u 33;
    %add;
    %load/vec4 v0000000000d33a70_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000d33b10_0, 0, 33;
    %jmp T_2.16;
T_2.6 ;
    %load/vec4 v0000000000d35190_0;
    %pad/u 33;
    %load/vec4 v0000000000d33890_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000d33a70_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000d33b10_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d346f0_0, 0, 32;
    %jmp T_2.16;
T_2.7 ;
    %load/vec4 v0000000000d33890_0;
    %pad/u 33;
    %load/vec4 v0000000000d35190_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000d33a70_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000d33b10_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000d346f0_0, 0, 32;
    %jmp T_2.16;
T_2.8 ;
    %load/vec4 v0000000000d35190_0;
    %pad/u 33;
    %load/vec4 v0000000000d33890_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000d33b10_0, 0, 33;
    %jmp T_2.16;
T_2.9 ;
    %load/vec4 v0000000000d35190_0;
    %pad/u 33;
    %load/vec4 v0000000000d33890_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000d33b10_0, 0, 33;
    %jmp T_2.16;
T_2.10 ;
    %load/vec4 v0000000000d35190_0;
    %pad/u 33;
    %load/vec4 v0000000000d33890_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000d33b10_0, 0, 33;
    %jmp T_2.16;
T_2.11 ;
    %load/vec4 v0000000000d35190_0;
    %pad/u 33;
    %load/vec4 v0000000000d33890_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000d33b10_0, 0, 33;
    %jmp T_2.16;
T_2.12 ;
    %load/vec4 v0000000000d35190_0;
    %pad/u 33;
    %load/vec4 v0000000000d33890_0;
    %pad/u 33;
    %or;
    %store/vec4 v0000000000d33b10_0, 0, 33;
    %jmp T_2.16;
T_2.13 ;
    %load/vec4 v0000000000d33890_0;
    %pad/u 33;
    %store/vec4 v0000000000d33b10_0, 0, 33;
    %jmp T_2.16;
T_2.14 ;
    %load/vec4 v0000000000d35190_0;
    %pad/u 33;
    %load/vec4 v0000000000d33890_0;
    %pad/u 33;
    %inv;
    %and;
    %store/vec4 v0000000000d33b10_0, 0, 33;
    %jmp T_2.16;
T_2.15 ;
    %load/vec4 v0000000000d33890_0;
    %pad/u 33;
    %inv;
    %store/vec4 v0000000000d33b10_0, 0, 33;
    %jmp T_2.16;
T_2.16 ;
    %pop/vec4 1;
    %load/vec4 v0000000000d33b10_0;
    %cmpi/e 0, 0, 33;
    %flag_mov 8, 4;
    %jmp/0 T_2.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.18, 8;
T_2.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.18, 8;
 ; End of false expr.
    %blend;
T_2.18;
    %store/vec4 v0000000000d34290_0, 0, 32;
    %load/vec4 v0000000000d33b10_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_2.19, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.20, 8;
T_2.19 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.20, 8;
 ; End of false expr.
    %blend;
T_2.20;
    %store/vec4 v0000000000d34010_0, 0, 32;
    %load/vec4 v0000000000d33b10_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000d33ed0_0, 0, 32;
    %load/vec4 v0000000000d346f0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.21, 4;
    %load/vec4 v0000000000d35190_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d33890_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_2.23, 4;
    %load/vec4 v0000000000d33b10_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d33890_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_2.25, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d34150_0, 0, 32;
    %jmp T_2.26;
T_2.25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d34150_0, 0, 32;
T_2.26 ;
    %jmp T_2.24;
T_2.23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d34150_0, 0, 32;
T_2.24 ;
T_2.21 ;
    %load/vec4 v0000000000d346f0_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_2.27, 4;
    %load/vec4 v0000000000d33890_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d35190_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_2.29, 4;
    %load/vec4 v0000000000d33b10_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d35190_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_2.31, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d34150_0, 0, 32;
    %jmp T_2.32;
T_2.31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d34150_0, 0, 32;
T_2.32 ;
    %jmp T_2.30;
T_2.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d34150_0, 0, 32;
T_2.30 ;
T_2.27 ;
    %load/vec4 v0000000000d346f0_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_2.33, 4;
    %load/vec4 v0000000000d35190_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d33890_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_2.35, 4;
    %load/vec4 v0000000000d35190_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d33b10_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_2.37, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d34150_0, 0, 32;
    %jmp T_2.38;
T_2.37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d34150_0, 0, 32;
T_2.38 ;
    %jmp T_2.36;
T_2.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d34150_0, 0, 32;
T_2.36 ;
T_2.33 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000000008d4b90;
T_3 ;
    %wait E_0000000000cabf60;
    %load/vec4 v0000000000d37770_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %jmp T_3.2;
T_3.0 ;
    %load/vec4 v0000000000d38d50_0;
    %store/vec4 v0000000000d37630_0, 0, 32;
    %jmp T_3.2;
T_3.1 ;
    %load/vec4 v0000000000d374f0_0;
    %store/vec4 v0000000000d37630_0, 0, 32;
    %jmp T_3.2;
T_3.2 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000000008b07b0;
T_4 ;
    %wait E_0000000000cab960;
    %load/vec4 v0000000000d340b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000d34970_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000d34c90_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000d34ab0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000d33930_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000d343d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000d33bb0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0000000000d35230_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000d34e70_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000000000d33570_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000d341f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0000000000d33c50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v0000000000d34f10_0;
    %assign/vec4 v0000000000d34970_0, 0;
    %load/vec4 v0000000000d33610_0;
    %assign/vec4 v0000000000d34c90_0, 0;
    %load/vec4 v0000000000d34f10_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0000000000d34ab0_0, 0;
    %load/vec4 v0000000000d34f10_0;
    %parti/s 4, 28, 6;
    %assign/vec4 v0000000000d33930_0, 0;
    %load/vec4 v0000000000d34f10_0;
    %parti/s 4, 16, 6;
    %assign/vec4 v0000000000d343d0_0, 0;
    %load/vec4 v0000000000d34f10_0;
    %parti/s 4, 12, 5;
    %assign/vec4 v0000000000d33bb0_0, 0;
    %load/vec4 v0000000000d34f10_0;
    %parti/s 24, 0, 2;
    %assign/vec4 v0000000000d35230_0, 0;
    %load/vec4 v0000000000d34f10_0;
    %assign/vec4 v0000000000d34e70_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d34970_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000d34c90_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000d34ab0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000d33930_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000d343d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000d33bb0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0000000000d35230_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000d34e70_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000000008a7340;
T_5 ;
    %wait E_0000000000cab960;
    %load/vec4 v0000000000d33430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000d34d30_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000000000d34a10_0;
    %assign/vec4 v0000000000d34d30_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000000000d3d8d0;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d478a0_0, 0, 32;
    %end;
    .thread T_6;
    .scope S_0000000000d3d8d0;
T_7 ;
    %wait E_0000000000cacee0;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0000000000d47ee0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000d47f80_0, 0, 32;
    %load/vec4 v0000000000d47f80_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v0000000000d46f40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d478a0_0, 0, 32;
T_7.0 ;
    %load/vec4 v0000000000d478a0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_7.1, 5;
    %load/vec4 v0000000000d46f40_0;
    %parti/s 30, 0, 2;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0000000000d471c0_0, 0, 32;
    %load/vec4 v0000000000d478a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000d478a0_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %load/vec4 v0000000000d471c0_0;
    %store/vec4 v0000000000d47a80_0, 0, 32;
    %load/vec4 v0000000000d47a80_0;
    %muli 4, 0, 32;
    %store/vec4 v0000000000d47440_0, 0, 32;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000000008e5800;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d36e80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d35da0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d365c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d35d00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d356c0_0, 0, 32;
    %end;
    .thread T_8;
    .scope S_00000000008e5800;
T_9 ;
    %wait E_0000000000cac5e0;
    %load/vec4 v0000000000d36de0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_9.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_9.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_9.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_9.15, 6;
    %jmp T_9.16;
T_9.0 ;
    %load/vec4 v0000000000d34330_0;
    %pad/u 33;
    %load/vec4 v0000000000d36700_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000d35760_0, 0, 33;
    %jmp T_9.16;
T_9.1 ;
    %load/vec4 v0000000000d34330_0;
    %pad/u 33;
    %load/vec4 v0000000000d36700_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000d35760_0, 0, 33;
    %jmp T_9.16;
T_9.2 ;
    %load/vec4 v0000000000d34330_0;
    %pad/u 33;
    %load/vec4 v0000000000d36700_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000d35760_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d356c0_0, 0, 32;
    %jmp T_9.16;
T_9.3 ;
    %load/vec4 v0000000000d36700_0;
    %pad/u 33;
    %load/vec4 v0000000000d34330_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000d35760_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000d356c0_0, 0, 32;
    %jmp T_9.16;
T_9.4 ;
    %load/vec4 v0000000000d34330_0;
    %pad/u 33;
    %load/vec4 v0000000000d36700_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000d35760_0, 0, 33;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000000000d356c0_0, 0, 32;
    %jmp T_9.16;
T_9.5 ;
    %load/vec4 v0000000000d34330_0;
    %pad/u 33;
    %load/vec4 v0000000000d36700_0;
    %pad/u 33;
    %add;
    %load/vec4 v0000000000d35c60_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000d35760_0, 0, 33;
    %jmp T_9.16;
T_9.6 ;
    %load/vec4 v0000000000d34330_0;
    %pad/u 33;
    %load/vec4 v0000000000d36700_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000d35c60_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000d35760_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d356c0_0, 0, 32;
    %jmp T_9.16;
T_9.7 ;
    %load/vec4 v0000000000d36700_0;
    %pad/u 33;
    %load/vec4 v0000000000d34330_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000d35c60_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000d35760_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000d356c0_0, 0, 32;
    %jmp T_9.16;
T_9.8 ;
    %load/vec4 v0000000000d34330_0;
    %pad/u 33;
    %load/vec4 v0000000000d36700_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000d35760_0, 0, 33;
    %jmp T_9.16;
T_9.9 ;
    %load/vec4 v0000000000d34330_0;
    %pad/u 33;
    %load/vec4 v0000000000d36700_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000d35760_0, 0, 33;
    %jmp T_9.16;
T_9.10 ;
    %load/vec4 v0000000000d34330_0;
    %pad/u 33;
    %load/vec4 v0000000000d36700_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000d35760_0, 0, 33;
    %jmp T_9.16;
T_9.11 ;
    %load/vec4 v0000000000d34330_0;
    %pad/u 33;
    %load/vec4 v0000000000d36700_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000d35760_0, 0, 33;
    %jmp T_9.16;
T_9.12 ;
    %load/vec4 v0000000000d34330_0;
    %pad/u 33;
    %load/vec4 v0000000000d36700_0;
    %pad/u 33;
    %or;
    %store/vec4 v0000000000d35760_0, 0, 33;
    %jmp T_9.16;
T_9.13 ;
    %load/vec4 v0000000000d36700_0;
    %pad/u 33;
    %store/vec4 v0000000000d35760_0, 0, 33;
    %jmp T_9.16;
T_9.14 ;
    %load/vec4 v0000000000d34330_0;
    %pad/u 33;
    %load/vec4 v0000000000d36700_0;
    %pad/u 33;
    %inv;
    %and;
    %store/vec4 v0000000000d35760_0, 0, 33;
    %jmp T_9.16;
T_9.15 ;
    %load/vec4 v0000000000d36700_0;
    %pad/u 33;
    %inv;
    %store/vec4 v0000000000d35760_0, 0, 33;
    %jmp T_9.16;
T_9.16 ;
    %pop/vec4 1;
    %load/vec4 v0000000000d35760_0;
    %cmpi/e 0, 0, 33;
    %flag_mov 8, 4;
    %jmp/0 T_9.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_9.18, 8;
T_9.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_9.18, 8;
 ; End of false expr.
    %blend;
T_9.18;
    %store/vec4 v0000000000d35da0_0, 0, 32;
    %load/vec4 v0000000000d35760_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_9.19, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_9.20, 8;
T_9.19 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_9.20, 8;
 ; End of false expr.
    %blend;
T_9.20;
    %store/vec4 v0000000000d36e80_0, 0, 32;
    %load/vec4 v0000000000d35760_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000d365c0_0, 0, 32;
    %load/vec4 v0000000000d356c0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.21, 4;
    %load/vec4 v0000000000d34330_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d36700_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_9.23, 4;
    %load/vec4 v0000000000d35760_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d36700_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_9.25, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d35d00_0, 0, 32;
    %jmp T_9.26;
T_9.25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d35d00_0, 0, 32;
T_9.26 ;
    %jmp T_9.24;
T_9.23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d35d00_0, 0, 32;
T_9.24 ;
T_9.21 ;
    %load/vec4 v0000000000d356c0_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_9.27, 4;
    %load/vec4 v0000000000d36700_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d34330_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_9.29, 4;
    %load/vec4 v0000000000d35760_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d34330_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_9.31, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d35d00_0, 0, 32;
    %jmp T_9.32;
T_9.31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d35d00_0, 0, 32;
T_9.32 ;
    %jmp T_9.30;
T_9.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d35d00_0, 0, 32;
T_9.30 ;
T_9.27 ;
    %load/vec4 v0000000000d356c0_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_9.33, 4;
    %load/vec4 v0000000000d34330_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d36700_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_9.35, 4;
    %load/vec4 v0000000000d34330_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d35760_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_9.37, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d35d00_0, 0, 32;
    %jmp T_9.38;
T_9.37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d35d00_0, 0, 32;
T_9.38 ;
    %jmp T_9.36;
T_9.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d35d00_0, 0, 32;
T_9.36 ;
T_9.33 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000000000d3cde0;
T_10 ;
    %wait E_0000000000cad860;
    %load/vec4 v0000000000d41e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0000000000d42ad0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_10.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_10.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_10.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_10.15, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_10.16, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_10.17, 6;
    %jmp T_10.18;
T_10.2 ;
    %pushi/vec4 1, 0, 16;
    %assign/vec4 v0000000000d425d0_0, 0;
    %jmp T_10.18;
T_10.3 ;
    %pushi/vec4 2, 0, 16;
    %assign/vec4 v0000000000d425d0_0, 0;
    %jmp T_10.18;
T_10.4 ;
    %pushi/vec4 4, 0, 16;
    %assign/vec4 v0000000000d425d0_0, 0;
    %jmp T_10.18;
T_10.5 ;
    %pushi/vec4 8, 0, 16;
    %assign/vec4 v0000000000d425d0_0, 0;
    %jmp T_10.18;
T_10.6 ;
    %pushi/vec4 16, 0, 16;
    %assign/vec4 v0000000000d425d0_0, 0;
    %jmp T_10.18;
T_10.7 ;
    %pushi/vec4 32, 0, 16;
    %assign/vec4 v0000000000d425d0_0, 0;
    %jmp T_10.18;
T_10.8 ;
    %pushi/vec4 64, 0, 16;
    %assign/vec4 v0000000000d425d0_0, 0;
    %jmp T_10.18;
T_10.9 ;
    %pushi/vec4 128, 0, 16;
    %assign/vec4 v0000000000d425d0_0, 0;
    %jmp T_10.18;
T_10.10 ;
    %pushi/vec4 256, 0, 16;
    %assign/vec4 v0000000000d425d0_0, 0;
    %jmp T_10.18;
T_10.11 ;
    %pushi/vec4 512, 0, 16;
    %assign/vec4 v0000000000d425d0_0, 0;
    %jmp T_10.18;
T_10.12 ;
    %pushi/vec4 1024, 0, 16;
    %assign/vec4 v0000000000d425d0_0, 0;
    %jmp T_10.18;
T_10.13 ;
    %pushi/vec4 2048, 0, 16;
    %assign/vec4 v0000000000d425d0_0, 0;
    %jmp T_10.18;
T_10.14 ;
    %pushi/vec4 4096, 0, 16;
    %assign/vec4 v0000000000d425d0_0, 0;
    %jmp T_10.18;
T_10.15 ;
    %pushi/vec4 8192, 0, 16;
    %assign/vec4 v0000000000d425d0_0, 0;
    %jmp T_10.18;
T_10.16 ;
    %pushi/vec4 16384, 0, 16;
    %assign/vec4 v0000000000d425d0_0, 0;
    %jmp T_10.18;
T_10.17 ;
    %pushi/vec4 32768, 0, 16;
    %assign/vec4 v0000000000d425d0_0, 0;
    %jmp T_10.18;
T_10.18 ;
    %pop/vec4 1;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000000000d425d0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000000000d3d740;
T_11 ;
    %wait E_0000000000cad420;
    %load/vec4 v0000000000d41c70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_11.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_11.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_11.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_11.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_11.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_11.15, 6;
    %jmp T_11.16;
T_11.0 ;
    %load/vec4 v0000000000d423f0_0;
    %assign/vec4 v0000000000d42530_0, 0;
    %jmp T_11.16;
T_11.1 ;
    %load/vec4 v0000000000d42490_0;
    %assign/vec4 v0000000000d42530_0, 0;
    %jmp T_11.16;
T_11.2 ;
    %load/vec4 v0000000000d41310_0;
    %assign/vec4 v0000000000d42530_0, 0;
    %jmp T_11.16;
T_11.3 ;
    %load/vec4 v0000000000d40a50_0;
    %assign/vec4 v0000000000d42530_0, 0;
    %jmp T_11.16;
T_11.4 ;
    %load/vec4 v0000000000d40550_0;
    %assign/vec4 v0000000000d42530_0, 0;
    %jmp T_11.16;
T_11.5 ;
    %load/vec4 v0000000000d41450_0;
    %assign/vec4 v0000000000d42530_0, 0;
    %jmp T_11.16;
T_11.6 ;
    %load/vec4 v0000000000d414f0_0;
    %assign/vec4 v0000000000d42530_0, 0;
    %jmp T_11.16;
T_11.7 ;
    %load/vec4 v0000000000d42350_0;
    %assign/vec4 v0000000000d42530_0, 0;
    %jmp T_11.16;
T_11.8 ;
    %load/vec4 v0000000000d418b0_0;
    %assign/vec4 v0000000000d42530_0, 0;
    %jmp T_11.16;
T_11.9 ;
    %load/vec4 v0000000000d41d10_0;
    %assign/vec4 v0000000000d42530_0, 0;
    %jmp T_11.16;
T_11.10 ;
    %load/vec4 v0000000000d422b0_0;
    %assign/vec4 v0000000000d42530_0, 0;
    %jmp T_11.16;
T_11.11 ;
    %load/vec4 v0000000000d41f90_0;
    %assign/vec4 v0000000000d42530_0, 0;
    %jmp T_11.16;
T_11.12 ;
    %load/vec4 v0000000000d427b0_0;
    %assign/vec4 v0000000000d42530_0, 0;
    %jmp T_11.16;
T_11.13 ;
    %load/vec4 v0000000000d413b0_0;
    %assign/vec4 v0000000000d42530_0, 0;
    %jmp T_11.16;
T_11.14 ;
    %load/vec4 v0000000000d40ff0_0;
    %assign/vec4 v0000000000d42530_0, 0;
    %jmp T_11.16;
T_11.15 ;
    %load/vec4 v0000000000d41950_0;
    %assign/vec4 v0000000000d42530_0, 0;
    %jmp T_11.16;
T_11.16 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000000000d3e0a0;
T_12 ;
    %wait E_0000000000cad7e0;
    %load/vec4 v0000000000d42850_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_12.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_12.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_12.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_12.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_12.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_12.15, 6;
    %jmp T_12.16;
T_12.0 ;
    %load/vec4 v0000000000d40cd0_0;
    %assign/vec4 v0000000000d42210_0, 0;
    %jmp T_12.16;
T_12.1 ;
    %load/vec4 v0000000000d409b0_0;
    %assign/vec4 v0000000000d42210_0, 0;
    %jmp T_12.16;
T_12.2 ;
    %load/vec4 v0000000000d405f0_0;
    %assign/vec4 v0000000000d42210_0, 0;
    %jmp T_12.16;
T_12.3 ;
    %load/vec4 v0000000000d41130_0;
    %assign/vec4 v0000000000d42210_0, 0;
    %jmp T_12.16;
T_12.4 ;
    %load/vec4 v0000000000d41db0_0;
    %assign/vec4 v0000000000d42210_0, 0;
    %jmp T_12.16;
T_12.5 ;
    %load/vec4 v0000000000d42170_0;
    %assign/vec4 v0000000000d42210_0, 0;
    %jmp T_12.16;
T_12.6 ;
    %load/vec4 v0000000000d42670_0;
    %assign/vec4 v0000000000d42210_0, 0;
    %jmp T_12.16;
T_12.7 ;
    %load/vec4 v0000000000d42b70_0;
    %assign/vec4 v0000000000d42210_0, 0;
    %jmp T_12.16;
T_12.8 ;
    %load/vec4 v0000000000d42030_0;
    %assign/vec4 v0000000000d42210_0, 0;
    %jmp T_12.16;
T_12.9 ;
    %load/vec4 v0000000000d40e10_0;
    %assign/vec4 v0000000000d42210_0, 0;
    %jmp T_12.16;
T_12.10 ;
    %load/vec4 v0000000000d416d0_0;
    %assign/vec4 v0000000000d42210_0, 0;
    %jmp T_12.16;
T_12.11 ;
    %load/vec4 v0000000000d42710_0;
    %assign/vec4 v0000000000d42210_0, 0;
    %jmp T_12.16;
T_12.12 ;
    %load/vec4 v0000000000d41590_0;
    %assign/vec4 v0000000000d42210_0, 0;
    %jmp T_12.16;
T_12.13 ;
    %load/vec4 v0000000000d40910_0;
    %assign/vec4 v0000000000d42210_0, 0;
    %jmp T_12.16;
T_12.14 ;
    %load/vec4 v0000000000d40690_0;
    %assign/vec4 v0000000000d42210_0, 0;
    %jmp T_12.16;
T_12.15 ;
    %load/vec4 v0000000000d40d70_0;
    %assign/vec4 v0000000000d42210_0, 0;
    %jmp T_12.16;
T_12.16 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0000000000d3c610;
T_13 ;
    %wait E_0000000000cad8a0;
    %load/vec4 v0000000000d434d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %jmp T_13.16;
T_13.0 ;
    %load/vec4 v0000000000d40eb0_0;
    %assign/vec4 v0000000000d404b0_0, 0;
    %jmp T_13.16;
T_13.1 ;
    %load/vec4 v0000000000d41270_0;
    %assign/vec4 v0000000000d404b0_0, 0;
    %jmp T_13.16;
T_13.2 ;
    %load/vec4 v0000000000d42990_0;
    %assign/vec4 v0000000000d404b0_0, 0;
    %jmp T_13.16;
T_13.3 ;
    %load/vec4 v0000000000d41ef0_0;
    %assign/vec4 v0000000000d404b0_0, 0;
    %jmp T_13.16;
T_13.4 ;
    %load/vec4 v0000000000d41a90_0;
    %assign/vec4 v0000000000d404b0_0, 0;
    %jmp T_13.16;
T_13.5 ;
    %load/vec4 v0000000000d41b30_0;
    %assign/vec4 v0000000000d404b0_0, 0;
    %jmp T_13.16;
T_13.6 ;
    %load/vec4 v0000000000d41bd0_0;
    %assign/vec4 v0000000000d404b0_0, 0;
    %jmp T_13.16;
T_13.7 ;
    %load/vec4 v0000000000d42a30_0;
    %assign/vec4 v0000000000d404b0_0, 0;
    %jmp T_13.16;
T_13.8 ;
    %load/vec4 v0000000000d42c10_0;
    %assign/vec4 v0000000000d404b0_0, 0;
    %jmp T_13.16;
T_13.9 ;
    %load/vec4 v0000000000d40870_0;
    %assign/vec4 v0000000000d404b0_0, 0;
    %jmp T_13.16;
T_13.10 ;
    %load/vec4 v0000000000d41810_0;
    %assign/vec4 v0000000000d404b0_0, 0;
    %jmp T_13.16;
T_13.11 ;
    %load/vec4 v0000000000d41090_0;
    %assign/vec4 v0000000000d404b0_0, 0;
    %jmp T_13.16;
T_13.12 ;
    %load/vec4 v0000000000d40f50_0;
    %assign/vec4 v0000000000d404b0_0, 0;
    %jmp T_13.16;
T_13.13 ;
    %load/vec4 v0000000000d407d0_0;
    %assign/vec4 v0000000000d404b0_0, 0;
    %jmp T_13.16;
T_13.14 ;
    %load/vec4 v0000000000d419f0_0;
    %assign/vec4 v0000000000d404b0_0, 0;
    %jmp T_13.16;
T_13.15 ;
    %load/vec4 v0000000000d428f0_0;
    %assign/vec4 v0000000000d404b0_0, 0;
    %jmp T_13.16;
T_13.16 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000000000d3da60;
T_14 ;
    %wait E_0000000000cadae0;
    %load/vec4 v0000000000d43610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0000000000d42cb0_0;
    %assign/vec4 v0000000000d40b90_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0000000000d439d0_0;
    %assign/vec4 v0000000000d40b90_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000000000d3a270;
T_15 ;
    %wait E_0000000000cad920;
    %load/vec4 v0000000000d3afb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000d3a6f0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000000000d3af10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0000000000d3b910_0;
    %assign/vec4 v0000000000d3a6f0_0, 0;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0000000000d39460;
T_16 ;
    %wait E_0000000000cad920;
    %load/vec4 v0000000000d3a470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000d3c270_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0000000000d3b050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0000000000d3a790_0;
    %assign/vec4 v0000000000d3c270_0, 0;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000000000d3c480;
T_17 ;
    %wait E_0000000000cad920;
    %load/vec4 v0000000000d3fcf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000d3ecb0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0000000000d3fe30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0000000000d3e850_0;
    %assign/vec4 v0000000000d3ecb0_0, 0;
T_17.2 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0000000000d3d100;
T_18 ;
    %wait E_0000000000cad920;
    %load/vec4 v0000000000d3f6b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000d3e990_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0000000000d3ead0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0000000000d3ea30_0;
    %assign/vec4 v0000000000d3e990_0, 0;
T_18.2 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0000000000d3c930;
T_19 ;
    %wait E_0000000000cad920;
    %load/vec4 v0000000000d3edf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000d40290_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0000000000d40010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0000000000d3f890_0;
    %assign/vec4 v0000000000d40290_0, 0;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0000000000d3d290;
T_20 ;
    %wait E_0000000000cad920;
    %load/vec4 v0000000000d3f070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000d3fd90_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0000000000d3ef30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0000000000d400b0_0;
    %assign/vec4 v0000000000d3fd90_0, 0;
T_20.2 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0000000000d3dd80;
T_21 ;
    %wait E_0000000000cad920;
    %load/vec4 v0000000000d3f1b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000d3f9d0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0000000000d3e490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0000000000d40330_0;
    %assign/vec4 v0000000000d3f9d0_0, 0;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0000000000d3cc50;
T_22 ;
    %wait E_0000000000cad920;
    %load/vec4 v0000000000d3f2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000d3f750_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0000000000d3f250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0000000000d3fa70_0;
    %assign/vec4 v0000000000d3f750_0, 0;
T_22.2 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0000000000d3d5b0;
T_23 ;
    %wait E_0000000000cad920;
    %load/vec4 v0000000000d3fc50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000d3f570_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0000000000d3f930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0000000000d3f7f0_0;
    %assign/vec4 v0000000000d3f570_0, 0;
T_23.2 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0000000000d3df10;
T_24 ;
    %wait E_0000000000cad920;
    %load/vec4 v0000000000d420d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000d411d0_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0000000000d40af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0000000000d41770_0;
    %assign/vec4 v0000000000d411d0_0, 0;
T_24.2 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0000000000d39910;
T_25 ;
    %wait E_0000000000cad920;
    %load/vec4 v0000000000d3c130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000d3c090_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0000000000d3b690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0000000000d3a510_0;
    %assign/vec4 v0000000000d3c090_0, 0;
T_25.2 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0000000000d3cac0;
T_26 ;
    %wait E_0000000000cad920;
    %load/vec4 v0000000000d3a650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000d3a5b0_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0000000000d3ba50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0000000000d3b870_0;
    %assign/vec4 v0000000000d3a5b0_0, 0;
T_26.2 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0000000000d3d420;
T_27 ;
    %wait E_0000000000cad920;
    %load/vec4 v0000000000d3a830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000d3bc30_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0000000000d3bcd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0000000000d3bb90_0;
    %assign/vec4 v0000000000d3bc30_0, 0;
T_27.2 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0000000000d3cf70;
T_28 ;
    %wait E_0000000000cad920;
    %load/vec4 v0000000000d401f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000d3e8f0_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0000000000d3f4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v0000000000d3f610_0;
    %assign/vec4 v0000000000d3e8f0_0, 0;
T_28.2 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0000000000d3e230;
T_29 ;
    %wait E_0000000000cad920;
    %load/vec4 v0000000000d3ed50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000d3fb10_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0000000000d3e7b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0000000000d3e530_0;
    %assign/vec4 v0000000000d3fb10_0, 0;
T_29.2 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0000000000d3dbf0;
T_30 ;
    %wait E_0000000000cad920;
    %load/vec4 v0000000000d3f430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000d3ec10_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0000000000d3e710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %load/vec4 v0000000000d3ff70_0;
    %assign/vec4 v0000000000d3ec10_0, 0;
T_30.2 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0000000000d39f50;
T_31 ;
    %wait E_0000000000cabca0;
    %load/vec4 v0000000000d3be10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %jmp T_31.4;
T_31.0 ;
    %load/vec4 v0000000000d3b370_0;
    %store/vec4 v0000000000d3a8d0_0, 0, 32;
    %jmp T_31.4;
T_31.1 ;
    %load/vec4 v0000000000d3b0f0_0;
    %store/vec4 v0000000000d3a8d0_0, 0, 32;
    %jmp T_31.4;
T_31.2 ;
    %load/vec4 v0000000000d3aa10_0;
    %store/vec4 v0000000000d3a8d0_0, 0, 32;
    %jmp T_31.4;
T_31.3 ;
    %load/vec4 v0000000000d3add0_0;
    %store/vec4 v0000000000d3a8d0_0, 0, 32;
    %jmp T_31.4;
T_31.4 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0000000000d39aa0;
T_32 ;
    %wait E_0000000000cabde0;
    %load/vec4 v0000000000d3b9b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_32.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_32.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_32.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_32.3, 6;
    %jmp T_32.4;
T_32.0 ;
    %load/vec4 v0000000000d3b730_0;
    %store/vec4 v0000000000d3ad30_0, 0, 32;
    %jmp T_32.4;
T_32.1 ;
    %load/vec4 v0000000000d3beb0_0;
    %store/vec4 v0000000000d3ad30_0, 0, 32;
    %jmp T_32.4;
T_32.2 ;
    %load/vec4 v0000000000d3abf0_0;
    %store/vec4 v0000000000d3ad30_0, 0, 32;
    %jmp T_32.4;
T_32.3 ;
    %load/vec4 v0000000000d3aab0_0;
    %store/vec4 v0000000000d3ad30_0, 0, 32;
    %jmp T_32.4;
T_32.4 ;
    %pop/vec4 1;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0000000000d39c30;
T_33 ;
    %wait E_0000000000cabe20;
    %load/vec4 v0000000000d3b4b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %jmp T_33.4;
T_33.0 ;
    %load/vec4 v0000000000d3b2d0_0;
    %store/vec4 v0000000000d3b410_0, 0, 32;
    %jmp T_33.4;
T_33.1 ;
    %load/vec4 v0000000000d3ae70_0;
    %store/vec4 v0000000000d3b410_0, 0, 32;
    %jmp T_33.4;
T_33.2 ;
    %load/vec4 v0000000000d3c1d0_0;
    %store/vec4 v0000000000d3b410_0, 0, 32;
    %jmp T_33.4;
T_33.3 ;
    %load/vec4 v0000000000d3bf50_0;
    %store/vec4 v0000000000d3b410_0, 0, 32;
    %jmp T_33.4;
T_33.4 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_00000000008e5b20;
T_34 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d38710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d376d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d35940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d35a80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d35bc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d36520_0, 0, 1;
    %end;
    .thread T_34;
    .scope S_00000000008e5b20;
T_35 ;
    %wait E_0000000000cac6a0;
    %load/vec4 v0000000000d35b20_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000d371a0_0;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_35.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d38710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d376d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d35940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d35a80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d35bc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d36520_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000000d36340_0, 0, 4;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0000000000d371a0_0;
    %parti/s 3, 25, 6;
    %store/vec4 v0000000000d35620_0, 0, 3;
    %load/vec4 v0000000000d35620_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_35.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_35.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_35.6, 6;
    %jmp T_35.7;
T_35.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d38710_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000d376d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d35940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d35a80_0, 0, 1;
    %load/vec4 v0000000000d371a0_0;
    %parti/s 4, 21, 6;
    %store/vec4 v0000000000d36340_0, 0, 4;
    %jmp T_35.7;
T_35.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000d38710_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000d376d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d35940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d35a80_0, 0, 1;
    %load/vec4 v0000000000d371a0_0;
    %parti/s 4, 21, 6;
    %store/vec4 v0000000000d36340_0, 0, 4;
    %jmp T_35.7;
T_35.4 ;
    %load/vec4 v0000000000d371a0_0;
    %parti/s 1, 23, 6;
    %store/vec4 v0000000000d38df0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000d38710_0, 0, 1;
    %load/vec4 v0000000000d371a0_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0000000000d35940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d35a80_0, 0, 1;
    %load/vec4 v0000000000d371a0_0;
    %parti/s 1, 22, 6;
    %store/vec4 v0000000000d36520_0, 0, 1;
    %load/vec4 v0000000000d35940_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_35.8, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d376d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000d35bc0_0, 0, 1;
    %jmp T_35.9;
T_35.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000d376d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d35bc0_0, 0, 1;
T_35.9 ;
    %load/vec4 v0000000000d38df0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_35.10, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000000d36340_0, 0, 4;
    %jmp T_35.11;
T_35.10 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000d36340_0, 0, 4;
T_35.11 ;
    %jmp T_35.7;
T_35.5 ;
    %load/vec4 v0000000000d371a0_0;
    %parti/s 1, 23, 6;
    %store/vec4 v0000000000d38df0_0, 0, 1;
    %load/vec4 v0000000000d371a0_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0000000000d35940_0, 0, 1;
    %load/vec4 v0000000000d371a0_0;
    %parti/s 1, 22, 6;
    %store/vec4 v0000000000d36520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d38710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d35a80_0, 0, 1;
    %load/vec4 v0000000000d38df0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_35.12, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000000d36340_0, 0, 4;
    %jmp T_35.13;
T_35.12 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000d36340_0, 0, 4;
T_35.13 ;
    %load/vec4 v0000000000d35940_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_35.14, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d376d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000d35bc0_0, 0, 1;
    %jmp T_35.15;
T_35.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000d376d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d35bc0_0, 0, 1;
T_35.15 ;
    %load/vec4 v0000000000d371a0_0;
    %parti/s 8, 4, 4;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_35.16, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d35ee0_0, 0, 1;
    %jmp T_35.17;
T_35.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000d35ee0_0, 0, 1;
T_35.17 ;
    %jmp T_35.7;
T_35.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000d35a80_0, 0, 1;
    %load/vec4 v0000000000d371a0_0;
    %parti/s 1, 24, 6;
    %store/vec4 v0000000000d37240_0, 0, 1;
    %load/vec4 v0000000000d37240_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_35.18, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d38710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d376d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d35940_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000d36340_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d35bc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d36520_0, 0, 1;
    %jmp T_35.19;
T_35.18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d38710_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000d376d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d35940_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000000d36340_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d35bc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d36520_0, 0, 1;
T_35.19 ;
    %jmp T_35.7;
T_35.7 ;
    %pop/vec4 1;
T_35.1 ;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_00000000008a00c0;
T_36 ;
    %wait E_0000000000cac960;
    %load/vec4 v0000000000d391b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_36.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_36.1, 6;
    %jmp T_36.2;
T_36.0 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000000000d37450_0, 0, 7;
    %jmp T_36.2;
T_36.1 ;
    %load/vec4 v0000000000d38fd0_0;
    %store/vec4 v0000000000d37450_0, 0, 7;
    %jmp T_36.2;
T_36.2 ;
    %pop/vec4 1;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_00000000008b0620;
T_37 ;
    %wait E_0000000000cab960;
    %load/vec4 v0000000000c91ff0_0;
    %parti/s 1, 6, 4;
    %assign/vec4 v0000000000c926d0_0, 0;
    %load/vec4 v0000000000c91ff0_0;
    %parti/s 4, 2, 3;
    %assign/vec4 v0000000000c92950_0, 0;
    %load/vec4 v0000000000c91ff0_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0000000000c90dd0_0, 0;
    %load/vec4 v0000000000c91ff0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0000000000c91d70_0, 0;
    %load/vec4 v0000000000c929f0_0;
    %assign/vec4 v0000000000c928b0_0, 0;
    %load/vec4 v0000000000c923b0_0;
    %assign/vec4 v0000000000c92810_0, 0;
    %load/vec4 v0000000000c90e70_0;
    %assign/vec4 v00000000008f8d80_0, 0;
    %load/vec4 v00000000008f8e20_0;
    %assign/vec4 v0000000000c799a0_0, 0;
    %load/vec4 v0000000000d33750_0;
    %assign/vec4 v0000000000d34fb0_0, 0;
    %load/vec4 v0000000000c91f50_0;
    %assign/vec4 v0000000000c91370_0, 0;
    %load/vec4 v0000000000c91190_0;
    %assign/vec4 v0000000000c92630_0, 0;
    %load/vec4 v0000000000c92130_0;
    %assign/vec4 v0000000000c90d30_0, 0;
    %jmp T_37;
    .thread T_37;
    .scope S_00000000008e5990;
T_38 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d37100_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d372e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d363e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d35f80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d36020_0, 0, 32;
    %end;
    .thread T_38;
    .scope S_00000000008e5990;
T_39 ;
    %wait E_0000000000cac620;
    %load/vec4 v0000000000d36d40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_39.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_39.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_39.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_39.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_39.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_39.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_39.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_39.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_39.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_39.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_39.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_39.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_39.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_39.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_39.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_39.15, 6;
    %jmp T_39.16;
T_39.0 ;
    %load/vec4 v0000000000d36f20_0;
    %pad/u 33;
    %load/vec4 v0000000000d367a0_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000d36c00_0, 0, 33;
    %jmp T_39.16;
T_39.1 ;
    %load/vec4 v0000000000d36f20_0;
    %pad/u 33;
    %load/vec4 v0000000000d367a0_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000d36c00_0, 0, 33;
    %jmp T_39.16;
T_39.2 ;
    %load/vec4 v0000000000d36f20_0;
    %pad/u 33;
    %load/vec4 v0000000000d367a0_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000d36c00_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d36020_0, 0, 32;
    %jmp T_39.16;
T_39.3 ;
    %load/vec4 v0000000000d367a0_0;
    %pad/u 33;
    %load/vec4 v0000000000d36f20_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000d36c00_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000d36020_0, 0, 32;
    %jmp T_39.16;
T_39.4 ;
    %load/vec4 v0000000000d36f20_0;
    %pad/u 33;
    %load/vec4 v0000000000d367a0_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000d36c00_0, 0, 33;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000000000d36020_0, 0, 32;
    %jmp T_39.16;
T_39.5 ;
    %load/vec4 v0000000000d36f20_0;
    %pad/u 33;
    %load/vec4 v0000000000d367a0_0;
    %pad/u 33;
    %add;
    %load/vec4 v0000000000d35440_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000d36c00_0, 0, 33;
    %jmp T_39.16;
T_39.6 ;
    %load/vec4 v0000000000d36f20_0;
    %pad/u 33;
    %load/vec4 v0000000000d367a0_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000d35440_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000d36c00_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d36020_0, 0, 32;
    %jmp T_39.16;
T_39.7 ;
    %load/vec4 v0000000000d367a0_0;
    %pad/u 33;
    %load/vec4 v0000000000d36f20_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000d35440_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000d36c00_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000d36020_0, 0, 32;
    %jmp T_39.16;
T_39.8 ;
    %load/vec4 v0000000000d36f20_0;
    %pad/u 33;
    %load/vec4 v0000000000d367a0_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000d36c00_0, 0, 33;
    %jmp T_39.16;
T_39.9 ;
    %load/vec4 v0000000000d36f20_0;
    %pad/u 33;
    %load/vec4 v0000000000d367a0_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000d36c00_0, 0, 33;
    %jmp T_39.16;
T_39.10 ;
    %load/vec4 v0000000000d36f20_0;
    %pad/u 33;
    %load/vec4 v0000000000d367a0_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000d36c00_0, 0, 33;
    %jmp T_39.16;
T_39.11 ;
    %load/vec4 v0000000000d36f20_0;
    %pad/u 33;
    %load/vec4 v0000000000d367a0_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000d36c00_0, 0, 33;
    %jmp T_39.16;
T_39.12 ;
    %load/vec4 v0000000000d36f20_0;
    %pad/u 33;
    %load/vec4 v0000000000d367a0_0;
    %pad/u 33;
    %or;
    %store/vec4 v0000000000d36c00_0, 0, 33;
    %jmp T_39.16;
T_39.13 ;
    %load/vec4 v0000000000d367a0_0;
    %pad/u 33;
    %store/vec4 v0000000000d36c00_0, 0, 33;
    %jmp T_39.16;
T_39.14 ;
    %load/vec4 v0000000000d36f20_0;
    %pad/u 33;
    %load/vec4 v0000000000d367a0_0;
    %pad/u 33;
    %inv;
    %and;
    %store/vec4 v0000000000d36c00_0, 0, 33;
    %jmp T_39.16;
T_39.15 ;
    %load/vec4 v0000000000d367a0_0;
    %pad/u 33;
    %inv;
    %store/vec4 v0000000000d36c00_0, 0, 33;
    %jmp T_39.16;
T_39.16 ;
    %pop/vec4 1;
    %load/vec4 v0000000000d36c00_0;
    %cmpi/e 0, 0, 33;
    %flag_mov 8, 4;
    %jmp/0 T_39.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_39.18, 8;
T_39.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_39.18, 8;
 ; End of false expr.
    %blend;
T_39.18;
    %store/vec4 v0000000000d372e0_0, 0, 32;
    %load/vec4 v0000000000d36c00_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_39.19, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_39.20, 8;
T_39.19 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_39.20, 8;
 ; End of false expr.
    %blend;
T_39.20;
    %store/vec4 v0000000000d37100_0, 0, 32;
    %load/vec4 v0000000000d36c00_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000d363e0_0, 0, 32;
    %load/vec4 v0000000000d36020_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_39.21, 4;
    %load/vec4 v0000000000d36f20_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d367a0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_39.23, 4;
    %load/vec4 v0000000000d36c00_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d367a0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_39.25, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d35f80_0, 0, 32;
    %jmp T_39.26;
T_39.25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d35f80_0, 0, 32;
T_39.26 ;
    %jmp T_39.24;
T_39.23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d35f80_0, 0, 32;
T_39.24 ;
T_39.21 ;
    %load/vec4 v0000000000d36020_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_39.27, 4;
    %load/vec4 v0000000000d367a0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d36f20_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_39.29, 4;
    %load/vec4 v0000000000d36c00_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d36f20_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_39.31, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d35f80_0, 0, 32;
    %jmp T_39.32;
T_39.31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d35f80_0, 0, 32;
T_39.32 ;
    %jmp T_39.30;
T_39.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d35f80_0, 0, 32;
T_39.30 ;
T_39.27 ;
    %load/vec4 v0000000000d36020_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_39.33, 4;
    %load/vec4 v0000000000d36f20_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d367a0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_39.35, 4;
    %load/vec4 v0000000000d36f20_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d36c00_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_39.37, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d35f80_0, 0, 32;
    %jmp T_39.38;
T_39.37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d35f80_0, 0, 32;
T_39.38 ;
    %jmp T_39.36;
T_39.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d35f80_0, 0, 32;
T_39.36 ;
T_39.33 ;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0000000000d3c7a0;
T_40 ;
    %wait E_0000000000cad660;
    %load/vec4 v0000000000d480c0_0;
    %parti/s 3, 25, 6;
    %store/vec4 v0000000000d48020_0, 0, 3;
    %load/vec4 v0000000000d480c0_0;
    %parti/s 2, 5, 4;
    %store/vec4 v0000000000d48200_0, 0, 2;
    %load/vec4 v0000000000d47940_0;
    %store/vec4 v0000000000d48340_0, 0, 32;
    %load/vec4 v0000000000d48020_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_40.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_40.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_40.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_40.3, 6;
    %jmp T_40.4;
T_40.0 ;
    %load/vec4 v0000000000d480c0_0;
    %parti/s 5, 7, 4;
    %pad/u 32;
    %store/vec4 v0000000000d47c60_0, 0, 32;
    %load/vec4 v0000000000d48200_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_40.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_40.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_40.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_40.8, 6;
    %jmp T_40.9;
T_40.5 ;
    %load/vec4 v0000000000d47c60_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_40.10, 4;
    %load/vec4 v0000000000d48340_0;
    %store/vec4 v0000000000d476c0_0, 0, 32;
    %jmp T_40.11;
T_40.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d48160_0, 0, 32;
T_40.12 ;
    %load/vec4 v0000000000d48160_0;
    %load/vec4 v0000000000d47c60_0;
    %cmp/s;
    %jmp/0xz T_40.13, 5;
    %load/vec4 v0000000000d48340_0;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000000000d48340_0, 0, 32;
    %load/vec4 v0000000000d48160_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000d48160_0, 0, 32;
    %jmp T_40.12;
T_40.13 ;
    %load/vec4 v0000000000d48340_0;
    %store/vec4 v0000000000d476c0_0, 0, 32;
    %load/vec4 v0000000000d47940_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0000000000d47c60_0;
    %sub;
    %part/s 1;
    %store/vec4 v0000000000d46cc0_0, 0, 1;
T_40.11 ;
    %jmp T_40.9;
T_40.6 ;
    %load/vec4 v0000000000d47c60_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_40.14, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d476c0_0, 0, 32;
    %load/vec4 v0000000000d47940_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000d46cc0_0, 0, 1;
    %jmp T_40.15;
T_40.14 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d48160_0, 0, 32;
T_40.16 ;
    %load/vec4 v0000000000d48160_0;
    %load/vec4 v0000000000d47c60_0;
    %cmp/s;
    %jmp/0xz T_40.17, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000d48340_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000d48340_0, 0, 32;
    %load/vec4 v0000000000d48160_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000d48160_0, 0, 32;
    %jmp T_40.16;
T_40.17 ;
    %load/vec4 v0000000000d48340_0;
    %store/vec4 v0000000000d476c0_0, 0, 32;
    %load/vec4 v0000000000d47940_0;
    %load/vec4 v0000000000d47c60_0;
    %subi 1, 0, 32;
    %part/s 1;
    %store/vec4 v0000000000d46cc0_0, 0, 1;
T_40.15 ;
    %jmp T_40.9;
T_40.7 ;
    %load/vec4 v0000000000d47c60_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_40.18, 4;
    %load/vec4 v0000000000d48340_0;
    %parti/s 1, 31, 6;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_40.20, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d476c0_0, 0, 32;
    %load/vec4 v0000000000d47940_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000d46cc0_0, 0, 1;
    %jmp T_40.21;
T_40.20 ;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000000000d476c0_0, 0, 32;
    %load/vec4 v0000000000d47940_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000d46cc0_0, 0, 1;
T_40.21 ;
    %jmp T_40.19;
T_40.18 ;
    %load/vec4 v0000000000d47940_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000d482a0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d48160_0, 0, 32;
T_40.22 ;
    %load/vec4 v0000000000d48160_0;
    %load/vec4 v0000000000d47c60_0;
    %cmp/s;
    %jmp/0xz T_40.23, 5;
    %load/vec4 v0000000000d482a0_0;
    %load/vec4 v0000000000d48340_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000d48340_0, 0, 32;
    %load/vec4 v0000000000d48160_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000d48160_0, 0, 32;
    %jmp T_40.22;
T_40.23 ;
    %load/vec4 v0000000000d48340_0;
    %store/vec4 v0000000000d476c0_0, 0, 32;
    %load/vec4 v0000000000d47940_0;
    %load/vec4 v0000000000d47c60_0;
    %subi 1, 0, 32;
    %part/s 1;
    %store/vec4 v0000000000d46cc0_0, 0, 1;
T_40.19 ;
    %jmp T_40.9;
T_40.8 ;
    %load/vec4 v0000000000d47c60_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_40.24, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000d48340_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000d476c0_0, 0, 32;
    %load/vec4 v0000000000d47940_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000d46cc0_0, 0, 1;
    %jmp T_40.25;
T_40.24 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d48160_0, 0, 32;
T_40.26 ;
    %load/vec4 v0000000000d48160_0;
    %load/vec4 v0000000000d47c60_0;
    %cmp/s;
    %jmp/0xz T_40.27, 5;
    %load/vec4 v0000000000d48340_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000000d48340_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000d48340_0, 0, 32;
    %load/vec4 v0000000000d48160_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000d48160_0, 0, 32;
    %jmp T_40.26;
T_40.27 ;
    %load/vec4 v0000000000d48340_0;
    %store/vec4 v0000000000d476c0_0, 0, 32;
    %load/vec4 v0000000000d47940_0;
    %load/vec4 v0000000000d47c60_0;
    %subi 1, 0, 32;
    %part/s 1;
    %store/vec4 v0000000000d46cc0_0, 0, 1;
T_40.25 ;
    %jmp T_40.9;
T_40.9 ;
    %pop/vec4 1;
    %jmp T_40.4;
T_40.1 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0000000000d480c0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000d48340_0, 0, 32;
    %load/vec4 v0000000000d480c0_0;
    %parti/s 4, 8, 5;
    %pad/u 32;
    %muli 2, 0, 32;
    %store/vec4 v0000000000d47c60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d48160_0, 0, 32;
T_40.28 ;
    %load/vec4 v0000000000d48160_0;
    %load/vec4 v0000000000d47c60_0;
    %cmp/s;
    %jmp/0xz T_40.29, 5;
    %load/vec4 v0000000000d48340_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000000d48340_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000d48340_0, 0, 32;
    %load/vec4 v0000000000d48160_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000d48160_0, 0, 32;
    %jmp T_40.28;
T_40.29 ;
    %load/vec4 v0000000000d48340_0;
    %store/vec4 v0000000000d476c0_0, 0, 32;
    %load/vec4 v0000000000d480c0_0;
    %parti/s 4, 8, 5;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_40.30, 4;
    %load/vec4 v0000000000d47940_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000d46cc0_0, 0, 1;
T_40.30 ;
    %jmp T_40.4;
T_40.2 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0000000000d480c0_0;
    %parti/s 12, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000d476c0_0, 0, 32;
    %jmp T_40.4;
T_40.3 ;
    %load/vec4 v0000000000d480c0_0;
    %parti/s 8, 4, 4;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_40.32, 4;
    %pushi/vec4 0, 0, 28;
    %load/vec4 v0000000000d480c0_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000d476c0_0, 0, 32;
    %jmp T_40.33;
T_40.32 ;
    %load/vec4 v0000000000d480c0_0;
    %parti/s 2, 5, 4;
    %store/vec4 v0000000000d46fe0_0, 0, 2;
    %load/vec4 v0000000000d46fe0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_40.34, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_40.35, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_40.36, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_40.37, 6;
    %jmp T_40.38;
T_40.34 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d48160_0, 0, 32;
T_40.39 ;
    %load/vec4 v0000000000d48160_0;
    %load/vec4 v0000000000d47c60_0;
    %cmp/s;
    %jmp/0xz T_40.40, 5;
    %load/vec4 v0000000000d48340_0;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000000000d48340_0, 0, 32;
    %load/vec4 v0000000000d48160_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000d48160_0, 0, 32;
    %jmp T_40.39;
T_40.40 ;
    %load/vec4 v0000000000d48340_0;
    %store/vec4 v0000000000d476c0_0, 0, 32;
    %jmp T_40.38;
T_40.35 ;
    %load/vec4 v0000000000d47c60_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_40.41, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d48340_0, 0, 32;
    %jmp T_40.42;
T_40.41 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d48160_0, 0, 32;
T_40.43 ;
    %load/vec4 v0000000000d48160_0;
    %load/vec4 v0000000000d47c60_0;
    %cmp/s;
    %jmp/0xz T_40.44, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000d48340_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000d48340_0, 0, 32;
    %load/vec4 v0000000000d48160_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000d48160_0, 0, 32;
    %jmp T_40.43;
T_40.44 ;
T_40.42 ;
    %load/vec4 v0000000000d48340_0;
    %store/vec4 v0000000000d476c0_0, 0, 32;
    %jmp T_40.38;
T_40.36 ;
    %load/vec4 v0000000000d47c60_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_40.45, 4;
    %load/vec4 v0000000000d47940_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_40.47, 4;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000000000d48340_0, 0, 32;
    %jmp T_40.48;
T_40.47 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d48340_0, 0, 32;
T_40.48 ;
    %jmp T_40.46;
T_40.45 ;
    %load/vec4 v0000000000d47940_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000d482a0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d48160_0, 0, 32;
T_40.49 ;
    %load/vec4 v0000000000d48160_0;
    %load/vec4 v0000000000d47c60_0;
    %cmp/s;
    %jmp/0xz T_40.50, 5;
    %load/vec4 v0000000000d482a0_0;
    %load/vec4 v0000000000d48340_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000d48340_0, 0, 32;
    %load/vec4 v0000000000d48160_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000d48160_0, 0, 32;
    %jmp T_40.49;
T_40.50 ;
T_40.46 ;
    %load/vec4 v0000000000d48340_0;
    %store/vec4 v0000000000d476c0_0, 0, 32;
    %jmp T_40.38;
T_40.37 ;
    %load/vec4 v0000000000d47c60_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_40.51, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000d47940_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000d48340_0, 0, 32;
    %jmp T_40.52;
T_40.51 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d48160_0, 0, 32;
T_40.53 ;
    %load/vec4 v0000000000d48160_0;
    %load/vec4 v0000000000d47c60_0;
    %cmp/s;
    %jmp/0xz T_40.54, 5;
    %load/vec4 v0000000000d48340_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000000d48340_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000d48340_0, 0, 32;
    %load/vec4 v0000000000d48160_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000d48160_0, 0, 32;
    %jmp T_40.53;
T_40.54 ;
T_40.52 ;
    %load/vec4 v0000000000d48340_0;
    %store/vec4 v0000000000d476c0_0, 0, 32;
    %jmp T_40.38;
T_40.38 ;
    %pop/vec4 1;
T_40.33 ;
    %jmp T_40.4;
T_40.4 ;
    %pop/vec4 1;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_00000000008d4d20;
T_41 ;
    %wait E_0000000000caca60;
    %load/vec4 v0000000000d38850_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %jmp T_41.2;
T_41.0 ;
    %load/vec4 v0000000000d379f0_0;
    %store/vec4 v0000000000d37b30_0, 0, 32;
    %jmp T_41.2;
T_41.1 ;
    %load/vec4 v0000000000d388f0_0;
    %store/vec4 v0000000000d37b30_0, 0, 32;
    %jmp T_41.2;
T_41.2 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_00000000008aee30;
T_42 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c96970_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c95610_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c968d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c956b0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c952f0_0, 0, 1;
    %end;
    .thread T_42;
    .scope S_00000000008aee30;
T_43 ;
    %wait E_0000000000cab960;
    %load/vec4 v0000000000c95570_0;
    %parti/s 1, 3, 3;
    %pad/u 32;
    %assign/vec4 v0000000000c96970_0, 0;
    %load/vec4 v0000000000c95570_0;
    %parti/s 1, 2, 3;
    %pad/u 32;
    %assign/vec4 v0000000000c95610_0, 0;
    %load/vec4 v0000000000c95570_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %assign/vec4 v0000000000c968d0_0, 0;
    %load/vec4 v0000000000c95570_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %assign/vec4 v0000000000c956b0_0, 0;
    %load/vec4 v0000000000c96470_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_43.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_43.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_43.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_43.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_43.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_43.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_43.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_43.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_43.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_43.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_43.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_43.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_43.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_43.15, 6;
    %jmp T_43.16;
T_43.0 ;
    %load/vec4 v0000000000c95610_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_43.17, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000c952f0_0, 0;
    %jmp T_43.18;
T_43.17 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000c952f0_0, 0;
T_43.18 ;
    %jmp T_43.16;
T_43.1 ;
    %load/vec4 v0000000000c95610_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_43.19, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000c952f0_0, 0;
    %jmp T_43.20;
T_43.19 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000c952f0_0, 0;
T_43.20 ;
    %jmp T_43.16;
T_43.2 ;
    %load/vec4 v0000000000c968d0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_43.21, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000c952f0_0, 0;
    %jmp T_43.22;
T_43.21 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000c952f0_0, 0;
T_43.22 ;
    %jmp T_43.16;
T_43.3 ;
    %load/vec4 v0000000000c968d0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_43.23, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000c952f0_0, 0;
    %jmp T_43.24;
T_43.23 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000c952f0_0, 0;
T_43.24 ;
    %jmp T_43.16;
T_43.4 ;
    %load/vec4 v0000000000c96970_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_43.25, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000c952f0_0, 0;
    %jmp T_43.26;
T_43.25 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000c952f0_0, 0;
T_43.26 ;
    %jmp T_43.16;
T_43.5 ;
    %load/vec4 v0000000000c96970_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_43.27, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000c952f0_0, 0;
    %jmp T_43.28;
T_43.27 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000c952f0_0, 0;
T_43.28 ;
    %jmp T_43.16;
T_43.6 ;
    %load/vec4 v0000000000c956b0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_43.29, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000c952f0_0, 0;
    %jmp T_43.30;
T_43.29 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000c952f0_0, 0;
T_43.30 ;
    %jmp T_43.16;
T_43.7 ;
    %load/vec4 v0000000000c956b0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_43.31, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000c952f0_0, 0;
    %jmp T_43.32;
T_43.31 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000c952f0_0, 0;
T_43.32 ;
    %jmp T_43.16;
T_43.8 ;
    %load/vec4 v0000000000c968d0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000c95610_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.33, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000c952f0_0, 0;
    %jmp T_43.34;
T_43.33 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000c952f0_0, 0;
T_43.34 ;
    %jmp T_43.16;
T_43.9 ;
    %load/vec4 v0000000000c968d0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000c95610_0;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_43.35, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000c952f0_0, 0;
    %jmp T_43.36;
T_43.35 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000c952f0_0, 0;
T_43.36 ;
    %jmp T_43.16;
T_43.10 ;
    %load/vec4 v0000000000c956b0_0;
    %load/vec4 v0000000000c96970_0;
    %cmp/e;
    %jmp/0xz  T_43.37, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000c952f0_0, 0;
    %jmp T_43.38;
T_43.37 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000c952f0_0, 0;
T_43.38 ;
    %jmp T_43.16;
T_43.11 ;
    %load/vec4 v0000000000c956b0_0;
    %load/vec4 v0000000000c96970_0;
    %cmp/ne;
    %jmp/0xz  T_43.39, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000c952f0_0, 0;
    %jmp T_43.40;
T_43.39 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000c952f0_0, 0;
T_43.40 ;
    %jmp T_43.16;
T_43.12 ;
    %load/vec4 v0000000000c95610_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000c96970_0;
    %load/vec4 v0000000000c956b0_0;
    %cmp/e;
    %flag_or 4, 8;
    %jmp/0xz  T_43.41, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000c952f0_0, 0;
    %jmp T_43.42;
T_43.41 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000c952f0_0, 0;
T_43.42 ;
    %jmp T_43.16;
T_43.13 ;
    %load/vec4 v0000000000c95610_0;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000c96970_0;
    %load/vec4 v0000000000c956b0_0;
    %cmp/ne;
    %flag_or 4, 8;
    %jmp/0xz  T_43.43, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000c952f0_0, 0;
    %jmp T_43.44;
T_43.43 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000c952f0_0, 0;
T_43.44 ;
    %jmp T_43.16;
T_43.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000c952f0_0, 0;
    %jmp T_43.16;
T_43.15 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000c952f0_0, 0;
    %jmp T_43.16;
T_43.16 ;
    %pop/vec4 1;
    %jmp T_43;
    .thread T_43;
    .scope S_00000000008aefc0;
T_44 ;
    %wait E_0000000000cacaa0;
    %load/vec4 v0000000000c96a10_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000c95890_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c95bb0_0, 0, 1;
    %jmp T_44.1;
T_44.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c95bb0_0, 0, 1;
T_44.1 ;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_00000000008b0490;
T_45 ;
    %wait E_0000000000cab960;
    %load/vec4 v0000000000c96b50_0;
    %assign/vec4 v0000000000c95f70_0, 0;
    %load/vec4 v0000000000c92a90_0;
    %assign/vec4 v0000000000c960b0_0, 0;
    %load/vec4 v0000000000c96510_0;
    %assign/vec4 v0000000000c96010_0, 0;
    %load/vec4 v0000000000c95cf0_0;
    %assign/vec4 v0000000000c96dd0_0, 0;
    %load/vec4 v0000000000c96650_0;
    %assign/vec4 v0000000000c96d30_0, 0;
    %load/vec4 v0000000000c95d90_0;
    %assign/vec4 v0000000000c91eb0_0, 0;
    %load/vec4 v0000000000c96bf0_0;
    %assign/vec4 v0000000000c92590_0, 0;
    %jmp T_45;
    .thread T_45;
    .scope S_000000000089fda0;
T_46 ;
    %wait E_0000000000cabc60;
    %load/vec4 v0000000000d37950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d38b70_0, 0, 32;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0000000000d37810_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/z;
    %jmp/1 T_46.2, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/z;
    %jmp/1 T_46.3, 4;
    %jmp T_46.4;
T_46.2 ;
    %load/vec4 v0000000000d38990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.5, 8;
    %load/vec4 v0000000000d37bd0_0;
    %pad/u 8;
    %ix/getv 4, v0000000000d38e90_0;
    %store/vec4a v0000000000d39250, 4, 0;
    %jmp T_46.6;
T_46.5 ;
    %ix/getv 4, v0000000000d38e90_0;
    %load/vec4a v0000000000d39250, 4;
    %pad/u 32;
    %store/vec4 v0000000000d38b70_0, 0, 32;
T_46.6 ;
    %jmp T_46.4;
T_46.3 ;
    %load/vec4 v0000000000d38990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.7, 8;
    %load/vec4 v0000000000d37bd0_0;
    %parti/s 8, 24, 6;
    %ix/getv 4, v0000000000d38e90_0;
    %store/vec4a v0000000000d39250, 4, 0;
    %load/vec4 v0000000000d37bd0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0000000000d38e90_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000000d39250, 4, 0;
    %load/vec4 v0000000000d37bd0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0000000000d38e90_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000000d39250, 4, 0;
    %load/vec4 v0000000000d37bd0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0000000000d38e90_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000000d39250, 4, 0;
    %jmp T_46.8;
T_46.7 ;
    %load/vec4 v0000000000d38e90_0;
    %pad/u 33;
    %addi 0, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000d39250, 4;
    %load/vec4 v0000000000d38e90_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000d39250, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000d38e90_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000d39250, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000d38e90_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000d39250, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000d38b70_0, 0, 32;
T_46.8 ;
    %jmp T_46.4;
T_46.4 ;
    %pop/vec4 1;
T_46.1 ;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0000000000d39780;
T_47 ;
    %wait E_0000000000cabc20;
    %load/vec4 v0000000000d37ef0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_47.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_47.1, 6;
    %jmp T_47.2;
T_47.0 ;
    %load/vec4 v0000000000d37db0_0;
    %store/vec4 v0000000000d38cb0_0, 0, 32;
    %jmp T_47.2;
T_47.1 ;
    %load/vec4 v0000000000d38170_0;
    %store/vec4 v0000000000d38cb0_0, 0, 32;
    %jmp T_47.2;
T_47.2 ;
    %pop/vec4 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_00000000008a71b0;
T_48 ;
    %wait E_0000000000cab960;
    %load/vec4 v0000000000d334d0_0;
    %assign/vec4 v0000000000d34bf0_0, 0;
    %load/vec4 v0000000000d345b0_0;
    %assign/vec4 v0000000000d35050_0, 0;
    %load/vec4 v0000000000d34650_0;
    %assign/vec4 v0000000000d348d0_0, 0;
    %load/vec4 v0000000000d336b0_0;
    %assign/vec4 v0000000000d34510_0, 0;
    %load/vec4 v0000000000d352d0_0;
    %assign/vec4 v0000000000d34470_0, 0;
    %jmp T_48;
    .thread T_48;
    .scope S_0000000000d39dc0;
T_49 ;
    %wait E_0000000000cabfe0;
    %load/vec4 v0000000000d38670_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_49.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_49.1, 6;
    %jmp T_49.2;
T_49.0 ;
    %load/vec4 v0000000000d37f90_0;
    %store/vec4 v0000000000d385d0_0, 0, 32;
    %jmp T_49.2;
T_49.1 ;
    %load/vec4 v0000000000d380d0_0;
    %store/vec4 v0000000000d385d0_0, 0, 32;
    %jmp T_49.2;
T_49.2 ;
    %pop/vec4 1;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_000000000089ff30;
T_50 ;
    %wait E_0000000000cac6e0;
    %load/vec4 v0000000000d387b0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000d37d10_0;
    %load/vec4 v0000000000d37c70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000d382b0_0;
    %load/vec4 v0000000000d37c70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d38350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d38a30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000d378b0_0, 0, 1;
    %jmp T_50.1;
T_50.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000d38350_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000d38a30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000d378b0_0, 0, 1;
T_50.1 ;
    %load/vec4 v0000000000d39110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.2, 8;
    %load/vec4 v0000000000d37d10_0;
    %load/vec4 v0000000000d37c70_0;
    %cmp/e;
    %jmp/0xz  T_50.4, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000000d383f0_0, 0, 2;
    %jmp T_50.5;
T_50.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000d383f0_0, 0, 2;
T_50.5 ;
    %load/vec4 v0000000000d382b0_0;
    %load/vec4 v0000000000d37c70_0;
    %cmp/e;
    %jmp/0xz  T_50.6, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000000d38490_0, 0, 2;
    %jmp T_50.7;
T_50.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000d38490_0, 0, 2;
T_50.7 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000d38530_0, 0, 2;
T_50.2 ;
    %load/vec4 v0000000000d392f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.8, 8;
    %load/vec4 v0000000000d37d10_0;
    %load/vec4 v0000000000d37e50_0;
    %cmp/e;
    %jmp/0xz  T_50.10, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000000000d383f0_0, 0, 2;
T_50.10 ;
    %load/vec4 v0000000000d382b0_0;
    %load/vec4 v0000000000d37e50_0;
    %cmp/e;
    %jmp/0xz  T_50.12, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000000000d38490_0, 0, 2;
T_50.12 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000d38530_0, 0, 2;
T_50.8 ;
    %load/vec4 v0000000000d38030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.14, 8;
    %load/vec4 v0000000000d37d10_0;
    %load/vec4 v0000000000d39070_0;
    %cmp/e;
    %jmp/0xz  T_50.16, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000000000d383f0_0, 0, 2;
T_50.16 ;
    %load/vec4 v0000000000d382b0_0;
    %load/vec4 v0000000000d39070_0;
    %cmp/e;
    %jmp/0xz  T_50.18, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000000000d38490_0, 0, 2;
T_50.18 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000d38530_0, 0, 2;
T_50.14 ;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_00000000008aeca0;
T_51 ;
    %vpi_func 2 83 "$fopen" 32, "ramintr.txt", "rb" {0 0 0};
    %store/vec4 v0000000000d44740_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d47b20_0, 0, 32;
T_51.0 ;
    %vpi_func 2 85 "$feof" 32, v0000000000d44740_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_51.1, 8;
    %vpi_func 2 86 "$fscanf" 32, v0000000000d44740_0, "%b", v0000000000d451e0_0 {0 0 0};
    %store/vec4 v0000000000d446a0_0, 0, 32;
    %load/vec4 v0000000000d451e0_0;
    %pad/u 8;
    %ix/getv 4, v0000000000d47b20_0;
    %store/vec4a v0000000000d3bff0, 4, 0;
    %load/vec4 v0000000000d47b20_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000d47b20_0, 0, 32;
    %jmp T_51.0;
T_51.1 ;
    %vpi_call 2 91 "$fclose", v0000000000d44740_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d46040_0, 0, 32;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000000000d46040_0;
    %store/vec4 v0000000000d47b20_0, 0, 32;
    %end;
    .thread T_51;
    .scope S_00000000008aeca0;
T_52 ;
    %vpi_func 2 99 "$fopen" 32, "ramintr.txt", "rb" {0 0 0};
    %store/vec4 v0000000000d44740_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d47b20_0, 0, 32;
T_52.0 ;
    %vpi_func 2 101 "$feof" 32, v0000000000d44740_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_52.1, 8;
    %vpi_func 2 102 "$fscanf" 32, v0000000000d44740_0, "%b", v0000000000d451e0_0 {0 0 0};
    %store/vec4 v0000000000d446a0_0, 0, 32;
    %load/vec4 v0000000000d451e0_0;
    %pad/u 8;
    %ix/getv 4, v0000000000d47b20_0;
    %store/vec4a v0000000000d39250, 4, 0;
    %load/vec4 v0000000000d47b20_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000d47b20_0, 0, 32;
    %jmp T_52.0;
T_52.1 ;
    %vpi_call 2 107 "$fclose", v0000000000d44740_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d46ae0_0, 0, 32;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000000000d46ae0_0;
    %store/vec4 v0000000000d47b20_0, 0, 32;
    %end;
    .thread T_52;
    .scope S_00000000008aeca0;
T_53 ;
    %delay 30, 0;
    %vpi_call 2 245 "$finish" {0 0 0};
    %end;
    .thread T_53;
    .scope S_00000000008aeca0;
T_54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d44c40_0, 0, 1;
T_54.0 ;
    %delay 1, 0;
    %load/vec4 v0000000000d44c40_0;
    %inv;
    %store/vec4 v0000000000d44c40_0, 0, 1;
    %jmp T_54.0;
    %end;
    .thread T_54;
    .scope S_00000000008aeca0;
T_55 ;
    %fork t_1, S_00000000008aeca0;
    %fork t_2, S_00000000008aeca0;
    %join;
    %join;
    %jmp t_0;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000d45e60_0, 0, 1;
    %end;
t_2 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d45e60_0, 0, 1;
    %end;
    .scope S_00000000008aeca0;
t_0 ;
    %end;
    .thread T_55;
    .scope S_00000000008aeca0;
T_56 ;
    %vpi_call 2 327 "$display", "\012\012 PC       ADDRS     PA    PB      A_O           M_O         PW            MUX1        ALU_a          MUX2     SSE_A/MUX_A   SSEout    MUXSSEALU    MUX1_S   MUX2_S   Time" {0 0 0};
    %vpi_call 2 328 "$monitor", "%2d  | %10d | %3d | %3d | %10d | %10d | %10d | %10d  | %10d | %10d | %10d | %10d | %6d |  %6b | %6b |   %2d  ", v0000000000d45be0_0, v0000000000d467c0_0, v0000000000d45c80_0, v0000000000d46a40_0, v0000000000d474e0_0, v0000000000d44a60_0, v0000000000d46b80_0, v0000000000d44ce0_0, v0000000000d44e20_0, v0000000000d456e0_0, v0000000000d45000_0, v0000000000d453c0_0, v0000000000d47d00_0, v0000000000d45820_0, v0000000000d44ec0_0, $time {0 0 0};
    %end;
    .thread T_56;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "ppu_tb.v";
    "./PPU.v";
    "./ALU-SSExtender/PF1_Ortiz_Colon_Ashley_ALU.v";
    "./register_file/PF1_Nazario_Morales_Victor_rf.v";
    "./ALU-SSExtender/PF1_Ortiz_Colon_Ashley_Sign_Shift_Extender.v";
