{"Naveen Muralimanohar": [0, ["Optimizing NUCA Organizations and Wiring Alternatives for Large Caches with CACTI 6.0", ["Naveen Muralimanohar", "Rajeev Balasubramonian", "Norman P. Jouppi"], "https://doi.org/10.1109/MICRO.2007.33", 12, "micro", 2007]], "Rajeev Balasubramonian": [0, ["Optimizing NUCA Organizations and Wiring Alternatives for Large Caches with CACTI 6.0", ["Naveen Muralimanohar", "Rajeev Balasubramonian", "Norman P. Jouppi"], "https://doi.org/10.1109/MICRO.2007.33", 12, "micro", 2007], ["Leveraging 3D Technology for Improved Reliability", ["Niti Madan", "Rajeev Balasubramonian"], "https://doi.org/10.1109/MICRO.2007.31", 13, "micro", 2007]], "Norman P. Jouppi": [0, ["Optimizing NUCA Organizations and Wiring Alternatives for Large Caches with CACTI 6.0", ["Naveen Muralimanohar", "Rajeev Balasubramonian", "Norman P. Jouppi"], "https://doi.org/10.1109/MICRO.2007.33", 12, "micro", 2007]], "Xiaoyao Liang": [0, ["Process Variation Tolerant 3T1D-Based Cache Architectures", ["Xiaoyao Liang", "Ramon Canal", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1109/MICRO.2007.40", 12, "micro", 2007]], "Ramon Canal": [0, ["Process Variation Tolerant 3T1D-Based Cache Architectures", ["Xiaoyao Liang", "Ramon Canal", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1109/MICRO.2007.40", 12, "micro", 2007]], "Gu-Yeon Wei": [0, ["Process Variation Tolerant 3T1D-Based Cache Architectures", ["Xiaoyao Liang", "Ramon Canal", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1109/MICRO.2007.40", 12, "micro", 2007]], "David M. Brooks": [0, ["Process Variation Tolerant 3T1D-Based Cache Architectures", ["Xiaoyao Liang", "Ramon Canal", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1109/MICRO.2007.40", 12, "micro", 2007]], "Radu Teodorescu": [0, ["Mitigating Parameter Variation with Dynamic Fine-Grain Body Biasing", ["Radu Teodorescu", "Jun Nakano", "Abhishek Tiwari", "Josep Torrellas"], "https://doi.org/10.1109/MICRO.2007.43", 16, "micro", 2007]], "Jun Nakano": [0, ["Mitigating Parameter Variation with Dynamic Fine-Grain Body Biasing", ["Radu Teodorescu", "Jun Nakano", "Abhishek Tiwari", "Josep Torrellas"], "https://doi.org/10.1109/MICRO.2007.43", 16, "micro", 2007]], "Abhishek Tiwari": [0, ["Mitigating Parameter Variation with Dynamic Fine-Grain Body Biasing", ["Radu Teodorescu", "Jun Nakano", "Abhishek Tiwari", "Josep Torrellas"], "https://doi.org/10.1109/MICRO.2007.43", 16, "micro", 2007]], "Josep Torrellas": [0, ["Mitigating Parameter Variation with Dynamic Fine-Grain Body Biasing", ["Radu Teodorescu", "Jun Nakano", "Abhishek Tiwari", "Josep Torrellas"], "https://doi.org/10.1109/MICRO.2007.43", 16, "micro", 2007], ["Uncorq: Unconstrained Snoop Request Delivery in Embedded-Ring Multiprocessors", ["Karin Strauss", "Xiaowei Shen", "Josep Torrellas"], "https://doi.org/10.1109/MICRO.2007.37", 16, "micro", 2007]], "Sebastian Winkel": [0, ["Optimal versus Heuristic Global Code Scheduling", ["Sebastian Winkel"], "https://doi.org/10.1109/MICRO.2007.10", 13, "micro", 2007]], "Guilherme Ottoni": [0, ["Global Multi-Threaded Instruction Scheduling", ["Guilherme Ottoni", "David I. August"], "https://doi.org/10.1109/MICRO.2007.32", 13, "micro", 2007]], "David I. August": [0, ["Global Multi-Threaded Instruction Scheduling", ["Guilherme Ottoni", "David I. August"], "https://doi.org/10.1109/MICRO.2007.32", 13, "micro", 2007], ["Revisiting the Sequential Programming Model for Multi-Core", ["Matthew J. Bridges", "Neil Vachharajani", "Yun Zhang", "Thomas B. Jablin", "David I. August"], "https://doi.org/10.1109/MICRO.2007.20", 16, "micro", 2007]], "Matthew J. Bridges": [0, ["Revisiting the Sequential Programming Model for Multi-Core", ["Matthew J. Bridges", "Neil Vachharajani", "Yun Zhang", "Thomas B. Jablin", "David I. August"], "https://doi.org/10.1109/MICRO.2007.20", 16, "micro", 2007]], "Neil Vachharajani": [0, ["Revisiting the Sequential Programming Model for Multi-Core", ["Matthew J. Bridges", "Neil Vachharajani", "Yun Zhang", "Thomas B. Jablin", "David I. August"], "https://doi.org/10.1109/MICRO.2007.20", 16, "micro", 2007]], "Yun Zhang": [0, ["Revisiting the Sequential Programming Model for Multi-Core", ["Matthew J. Bridges", "Neil Vachharajani", "Yun Zhang", "Thomas B. Jablin", "David I. August"], "https://doi.org/10.1109/MICRO.2007.20", 16, "micro", 2007]], "Thomas B. Jablin": [0, ["Revisiting the Sequential Programming Model for Multi-Core", ["Matthew J. Bridges", "Neil Vachharajani", "Yun Zhang", "Thomas B. Jablin", "David I. August"], "https://doi.org/10.1109/MICRO.2007.20", 16, "micro", 2007]], "Jaume Abella": [0, ["Penelope: The NBTI-Aware Processor", ["Jaume Abella", "Xavier Vera", "Antonio Gonzalez"], "https://doi.org/10.1109/MICRO.2007.11", 12, "micro", 2007]], "Xavier Vera": [0, ["Penelope: The NBTI-Aware Processor", ["Jaume Abella", "Xavier Vera", "Antonio Gonzalez"], "https://doi.org/10.1109/MICRO.2007.11", 12, "micro", 2007]], "Antonio Gonzalez": [0, ["Penelope: The NBTI-Aware Processor", ["Jaume Abella", "Xavier Vera", "Antonio Gonzalez"], "https://doi.org/10.1109/MICRO.2007.11", 12, "micro", 2007]], "Kypros Constantinides": [0, ["Software-Based Online Detection of Hardware Defects Mechanisms, Architectural Support, and Evaluation", ["Kypros Constantinides", "Onur Mutlu", "Todd M. Austin", "Valeria Bertacco"], "https://doi.org/10.1109/MICRO.2007.34", 12, "micro", 2007]], "Onur Mutlu": [0, ["Software-Based Online Detection of Hardware Defects Mechanisms, Architectural Support, and Evaluation", ["Kypros Constantinides", "Onur Mutlu", "Todd M. Austin", "Valeria Bertacco"], "https://doi.org/10.1109/MICRO.2007.34", 12, "micro", 2007], ["Stall-Time Fair Memory Access Scheduling for Chip Multiprocessors", ["Onur Mutlu", "Thomas Moscibroda"], "https://doi.org/10.1109/MICRO.2007.21", 15, "micro", 2007]], "Todd M. Austin": [0, ["Software-Based Online Detection of Hardware Defects Mechanisms, Architectural Support, and Evaluation", ["Kypros Constantinides", "Onur Mutlu", "Todd M. Austin", "Valeria Bertacco"], "https://doi.org/10.1109/MICRO.2007.34", 12, "micro", 2007]], "Valeria Bertacco": [0, ["Software-Based Online Detection of Hardware Defects Mechanisms, Architectural Support, and Evaluation", ["Kypros Constantinides", "Onur Mutlu", "Todd M. Austin", "Valeria Bertacco"], "https://doi.org/10.1109/MICRO.2007.34", 12, "micro", 2007]], "Jason A. Blome": [0, ["Self-calibrating Online Wearout Detection", ["Jason A. Blome", "Shuguang Feng", "Shantanu Gupta", "Scott A. Mahlke"], "https://doi.org/10.1109/MICRO.2007.35", 14, "micro", 2007]], "Shuguang Feng": [0, ["Self-calibrating Online Wearout Detection", ["Jason A. Blome", "Shuguang Feng", "Shantanu Gupta", "Scott A. Mahlke"], "https://doi.org/10.1109/MICRO.2007.35", 14, "micro", 2007]], "Shantanu Gupta": [0, ["Self-calibrating Online Wearout Detection", ["Jason A. Blome", "Shuguang Feng", "Shantanu Gupta", "Scott A. Mahlke"], "https://doi.org/10.1109/MICRO.2007.35", 14, "micro", 2007]], "Scott A. Mahlke": [0, ["Self-calibrating Online Wearout Detection", ["Jason A. Blome", "Shuguang Feng", "Shantanu Gupta", "Scott A. Mahlke"], "https://doi.org/10.1109/MICRO.2007.35", 14, "micro", 2007], ["Data Access Partitioning for Fine-grain Parallelism on Multicore Architectures", ["Michael L. Chu", "Rajiv A. Ravindran", "Scott A. Mahlke"], "https://doi.org/10.1109/MICRO.2007.15", 12, "micro", 2007]], "Daniel Sanchez": [0, ["Implementing Signatures for Transactional Memory", ["Daniel Sanchez", "Luke Yen", "Mark D. Hill", "Karthikeyan Sankaralingam"], "https://doi.org/10.1109/MICRO.2007.24", 11, "micro", 2007]], "Luke Yen": [0, ["Implementing Signatures for Transactional Memory", ["Daniel Sanchez", "Luke Yen", "Mark D. Hill", "Karthikeyan Sankaralingam"], "https://doi.org/10.1109/MICRO.2007.24", 11, "micro", 2007]], "Mark D. Hill": [0, ["Implementing Signatures for Transactional Memory", ["Daniel Sanchez", "Luke Yen", "Mark D. Hill", "Karthikeyan Sankaralingam"], "https://doi.org/10.1109/MICRO.2007.24", 11, "micro", 2007]], "Karthikeyan Sankaralingam": [0, ["Implementing Signatures for Transactional Memory", ["Daniel Sanchez", "Luke Yen", "Mark D. Hill", "Karthikeyan Sankaralingam"], "https://doi.org/10.1109/MICRO.2007.24", 11, "micro", 2007]], "Mrinmoy Ghosh": [0, ["Smart Refresh: An Enhanced Memory Controller Design for Reducing Energy in Conventional and 3D Die-Stacked DRAMs", ["Mrinmoy Ghosh", "Hsien-Hsin S. Lee"], "https://doi.org/10.1109/MICRO.2007.13", 12, "micro", 2007]], "Hsien-Hsin S. Lee": [3.710788010202748e-09, ["Smart Refresh: An Enhanced Memory Controller Design for Reducing Energy in Conventional and 3D Die-Stacked DRAMs", ["Mrinmoy Ghosh", "Hsien-Hsin S. Lee"], "https://doi.org/10.1109/MICRO.2007.13", 12, "micro", 2007]], "Thomas Moscibroda": [0, ["Stall-Time Fair Memory Access Scheduling for Chip Multiprocessors", ["Onur Mutlu", "Thomas Moscibroda"], "https://doi.org/10.1109/MICRO.2007.21", 15, "micro", 2007]], "Amit Kumar": [0, ["Impact of Cache Coherence Protocols on the Processing of Network Traffic", ["Amit Kumar", "Ram Huggahalli"], "https://doi.org/10.1109/MICRO.2007.22", 11, "micro", 2007]], "Ram Huggahalli": [0, ["Impact of Cache Coherence Protocols on the Processing of Network Traffic", ["Amit Kumar", "Ram Huggahalli"], "https://doi.org/10.1109/MICRO.2007.22", 11, "micro", 2007]], "John Kim": [1, ["Flattened Butterfly Topology for On-Chip Networks", ["John Kim", "James D. Balfour", "William J. Dally"], "https://doi.org/10.1109/MICRO.2007.29", 11, "micro", 2007]], "James D. Balfour": [0, ["Flattened Butterfly Topology for On-Chip Networks", ["John Kim", "James D. Balfour", "William J. Dally"], "https://doi.org/10.1109/MICRO.2007.29", 11, "micro", 2007]], "William J. Dally": [0, ["Flattened Butterfly Topology for On-Chip Networks", ["John Kim", "James D. Balfour", "William J. Dally"], "https://doi.org/10.1109/MICRO.2007.29", 11, "micro", 2007]], "Brian Rogers": [0, ["Using Address Independent Seed Encryption and Bonsai Merkle Trees to Make Secure Processors OS- and Performance-Friendly", ["Brian Rogers", "Siddhartha Chhabra", "Milos Prvulovic", "Yan Solihin"], "https://doi.org/10.1109/MICRO.2007.16", 14, "micro", 2007]], "Siddhartha Chhabra": [0, ["Using Address Independent Seed Encryption and Bonsai Merkle Trees to Make Secure Processors OS- and Performance-Friendly", ["Brian Rogers", "Siddhartha Chhabra", "Milos Prvulovic", "Yan Solihin"], "https://doi.org/10.1109/MICRO.2007.16", 14, "micro", 2007]], "Milos Prvulovic": [0, ["Using Address Independent Seed Encryption and Bonsai Merkle Trees to Make Secure Processors OS- and Performance-Friendly", ["Brian Rogers", "Siddhartha Chhabra", "Milos Prvulovic", "Yan Solihin"], "https://doi.org/10.1109/MICRO.2007.16", 14, "micro", 2007]], "Yan Solihin": [0, ["Using Address Independent Seed Encryption and Bonsai Merkle Trees to Make Secure Processors OS- and Performance-Friendly", ["Brian Rogers", "Siddhartha Chhabra", "Milos Prvulovic", "Yan Solihin"], "https://doi.org/10.1109/MICRO.2007.16", 14, "micro", 2007], ["A Framework for Providing Quality of Service in Chip Multi-Processors", ["Fei Guo", "Yan Solihin", "Li Zhao", "Ravishankar R. Iyer"], "https://doi.org/10.1109/MICRO.2007.17", 13, "micro", 2007]], "Jangwoo Kim": [1, ["Multi-bit Error Tolerant Caches Using Two-Dimensional Error Coding", ["Jangwoo Kim", "Nikos Hardavellas", "Ken Mai", "Babak Falsafi", "James C. Hoe"], "https://doi.org/10.1109/MICRO.2007.19", 13, "micro", 2007]], "Nikos Hardavellas": [0, ["Multi-bit Error Tolerant Caches Using Two-Dimensional Error Coding", ["Jangwoo Kim", "Nikos Hardavellas", "Ken Mai", "Babak Falsafi", "James C. Hoe"], "https://doi.org/10.1109/MICRO.2007.19", 13, "micro", 2007]], "Ken Mai": [0, ["Multi-bit Error Tolerant Caches Using Two-Dimensional Error Coding", ["Jangwoo Kim", "Nikos Hardavellas", "Ken Mai", "Babak Falsafi", "James C. Hoe"], "https://doi.org/10.1109/MICRO.2007.19", 13, "micro", 2007]], "Babak Falsafi": [0, ["Multi-bit Error Tolerant Caches Using Two-Dimensional Error Coding", ["Jangwoo Kim", "Nikos Hardavellas", "Ken Mai", "Babak Falsafi", "James C. Hoe"], "https://doi.org/10.1109/MICRO.2007.19", 13, "micro", 2007]], "James C. Hoe": [0, ["Multi-bit Error Tolerant Caches Using Two-Dimensional Error Coding", ["Jangwoo Kim", "Nikos Hardavellas", "Ken Mai", "Babak Falsafi", "James C. Hoe"], "https://doi.org/10.1109/MICRO.2007.19", 13, "micro", 2007]], "Albert Meixner": [0, ["Argus: Low-Cost, Comprehensive Error Detection in Simple Cores", ["Albert Meixner", "Michael E. Bauer", "Daniel J. Sorin"], "https://doi.org/10.1109/MICRO.2007.18", 13, "micro", 2007]], "Michael E. Bauer": [0, ["Argus: Low-Cost, Comprehensive Error Detection in Simple Cores", ["Albert Meixner", "Michael E. Bauer", "Daniel J. Sorin"], "https://doi.org/10.1109/MICRO.2007.18", 13, "micro", 2007]], "Daniel J. Sorin": [0, ["Argus: Low-Cost, Comprehensive Error Detection in Simple Cores", ["Albert Meixner", "Michael E. Bauer", "Daniel J. Sorin"], "https://doi.org/10.1109/MICRO.2007.18", 13, "micro", 2007]], "Niti Madan": [0, ["Leveraging 3D Technology for Improved Reliability", ["Niti Madan", "Rajeev Balasubramonian"], "https://doi.org/10.1109/MICRO.2007.31", 13, "micro", 2007]], "Francisco J. Mesa-Martinez": [0, ["Effective Optimistic-Checker Tandem Core Design through Architectural Pruning", ["Francisco J. Mesa-Martinez", "Jose Renau"], "https://doi.org/10.1109/MICRO.2007.23", 13, "micro", 2007]], "Jose Renau": [0, ["Effective Optimistic-Checker Tandem Core Design through Architectural Pruning", ["Francisco J. Mesa-Martinez", "Jose Renau"], "https://doi.org/10.1109/MICRO.2007.23", 13, "micro", 2007]], "Derek Chiou": [0, ["FPGA-Accelerated Simulation Technologies (FAST): Fast, Full-System, Cycle-Accurate Simulators", ["Derek Chiou", "Dam Sunwoo", "Joonsoo Kim", "Nikhil A. Patil", "William H. Reinhart", "Darrel Eric Johnson", "Jebediah Keefe", "Hari Angepat"], "https://doi.org/10.1109/MICRO.2007.36", 13, "micro", 2007]], "Dam Sunwoo": [0, ["FPGA-Accelerated Simulation Technologies (FAST): Fast, Full-System, Cycle-Accurate Simulators", ["Derek Chiou", "Dam Sunwoo", "Joonsoo Kim", "Nikhil A. Patil", "William H. Reinhart", "Darrel Eric Johnson", "Jebediah Keefe", "Hari Angepat"], "https://doi.org/10.1109/MICRO.2007.36", 13, "micro", 2007]], "Joonsoo Kim": [0.9991592615842819, ["FPGA-Accelerated Simulation Technologies (FAST): Fast, Full-System, Cycle-Accurate Simulators", ["Derek Chiou", "Dam Sunwoo", "Joonsoo Kim", "Nikhil A. Patil", "William H. Reinhart", "Darrel Eric Johnson", "Jebediah Keefe", "Hari Angepat"], "https://doi.org/10.1109/MICRO.2007.36", 13, "micro", 2007]], "Nikhil A. Patil": [0, ["FPGA-Accelerated Simulation Technologies (FAST): Fast, Full-System, Cycle-Accurate Simulators", ["Derek Chiou", "Dam Sunwoo", "Joonsoo Kim", "Nikhil A. Patil", "William H. Reinhart", "Darrel Eric Johnson", "Jebediah Keefe", "Hari Angepat"], "https://doi.org/10.1109/MICRO.2007.36", 13, "micro", 2007]], "William H. Reinhart": [0, ["FPGA-Accelerated Simulation Technologies (FAST): Fast, Full-System, Cycle-Accurate Simulators", ["Derek Chiou", "Dam Sunwoo", "Joonsoo Kim", "Nikhil A. Patil", "William H. Reinhart", "Darrel Eric Johnson", "Jebediah Keefe", "Hari Angepat"], "https://doi.org/10.1109/MICRO.2007.36", 13, "micro", 2007]], "Darrel Eric Johnson": [0, ["FPGA-Accelerated Simulation Technologies (FAST): Fast, Full-System, Cycle-Accurate Simulators", ["Derek Chiou", "Dam Sunwoo", "Joonsoo Kim", "Nikhil A. Patil", "William H. Reinhart", "Darrel Eric Johnson", "Jebediah Keefe", "Hari Angepat"], "https://doi.org/10.1109/MICRO.2007.36", 13, "micro", 2007]], "Jebediah Keefe": [0, ["FPGA-Accelerated Simulation Technologies (FAST): Fast, Full-System, Cycle-Accurate Simulators", ["Derek Chiou", "Dam Sunwoo", "Joonsoo Kim", "Nikhil A. Patil", "William H. Reinhart", "Darrel Eric Johnson", "Jebediah Keefe", "Hari Angepat"], "https://doi.org/10.1109/MICRO.2007.36", 13, "micro", 2007]], "Hari Angepat": [0, ["FPGA-Accelerated Simulation Technologies (FAST): Fast, Full-System, Cycle-Accurate Simulators", ["Derek Chiou", "Dam Sunwoo", "Joonsoo Kim", "Nikhil A. Patil", "William H. Reinhart", "Darrel Eric Johnson", "Jebediah Keefe", "Hari Angepat"], "https://doi.org/10.1109/MICRO.2007.36", 13, "micro", 2007]], "Christophe Dubach": [0, ["Microarchitectural Design Space Exploration Using an Architecture-Centric Approach", ["Christophe Dubach", "Timothy M. Jones", "Michael F. P. OBoyle"], "https://doi.org/10.1109/MICRO.2007.12", 10, "micro", 2007]], "Timothy M. Jones": [0, ["Microarchitectural Design Space Exploration Using an Architecture-Centric Approach", ["Christophe Dubach", "Timothy M. Jones", "Michael F. P. OBoyle"], "https://doi.org/10.1109/MICRO.2007.12", 10, "micro", 2007]], "Michael F. P. OBoyle": [0, ["Microarchitectural Design Space Exploration Using an Architecture-Centric Approach", ["Christophe Dubach", "Timothy M. Jones", "Michael F. P. OBoyle"], "https://doi.org/10.1109/MICRO.2007.12", 10, "micro", 2007]], "Chang-Burm Cho": [1.9530659756128443e-05, ["Informed Microarchitecture Design Space Exploration Using Workload Dynamics", ["Chang-Burm Cho", "Wangyuan Zhang", "Tao Li"], "https://doi.org/10.1109/MICRO.2007.26", 12, "micro", 2007]], "Wangyuan Zhang": [0, ["Informed Microarchitecture Design Space Exploration Using Workload Dynamics", ["Chang-Burm Cho", "Wangyuan Zhang", "Tao Li"], "https://doi.org/10.1109/MICRO.2007.26", 12, "micro", 2007]], "Tao Li": [0, ["Informed Microarchitecture Design Space Exploration Using Workload Dynamics", ["Chang-Burm Cho", "Wangyuan Zhang", "Tao Li"], "https://doi.org/10.1109/MICRO.2007.26", 12, "micro", 2007]], "Todd Mytkowicz": [0, ["Time Interpolation: So Many Metrics, So Few Registers", ["Todd Mytkowicz", "Peter F. Sweeney", "Matthias Hauswirth", "Amer Diwan"], "https://doi.org/10.1109/MICRO.2007.27", 15, "micro", 2007]], "Peter F. Sweeney": [0, ["Time Interpolation: So Many Metrics, So Few Registers", ["Todd Mytkowicz", "Peter F. Sweeney", "Matthias Hauswirth", "Amer Diwan"], "https://doi.org/10.1109/MICRO.2007.27", 15, "micro", 2007]], "Matthias Hauswirth": [0, ["Time Interpolation: So Many Metrics, So Few Registers", ["Todd Mytkowicz", "Peter F. Sweeney", "Matthias Hauswirth", "Amer Diwan"], "https://doi.org/10.1109/MICRO.2007.27", 15, "micro", 2007]], "Amer Diwan": [0, ["Time Interpolation: So Many Metrics, So Few Registers", ["Todd Mytkowicz", "Peter F. Sweeney", "Matthias Hauswirth", "Amer Diwan"], "https://doi.org/10.1109/MICRO.2007.27", 15, "micro", 2007]], "Yuan Chou": [0, ["Low-Cost Epoch-Based Correlation Prefetching for Commercial Applications", ["Yuan Chou"], "https://doi.org/10.1109/MICRO.2007.39", 13, "micro", 2007]], "Jason Zebchuk": [0, ["A Framework for Coarse-Grain Optimizations in the On-Chip Memory Hierarchy", ["Jason Zebchuk", "Elham Safi", "Andreas Moshovos"], "https://doi.org/10.1109/MICRO.2007.14", 14, "micro", 2007]], "Elham Safi": [0, ["A Framework for Coarse-Grain Optimizations in the On-Chip Memory Hierarchy", ["Jason Zebchuk", "Elham Safi", "Andreas Moshovos"], "https://doi.org/10.1109/MICRO.2007.14", 14, "micro", 2007]], "Andreas Moshovos": [0, ["A Framework for Coarse-Grain Optimizations in the On-Chip Memory Hierarchy", ["Jason Zebchuk", "Elham Safi", "Andreas Moshovos"], "https://doi.org/10.1109/MICRO.2007.14", 14, "micro", 2007]], "Karin Strauss": [0, ["Uncorq: Unconstrained Snoop Request Delivery in Embedded-Ring Multiprocessors", ["Karin Strauss", "Xiaowei Shen", "Josep Torrellas"], "https://doi.org/10.1109/MICRO.2007.37", 16, "micro", 2007]], "Xiaowei Shen": [0, ["Uncorq: Unconstrained Snoop Request Delivery in Embedded-Ring Multiprocessors", ["Karin Strauss", "Xiaowei Shen", "Josep Torrellas"], "https://doi.org/10.1109/MICRO.2007.37", 16, "micro", 2007]], "Fei Guo": [0, ["A Framework for Providing Quality of Service in Chip Multi-Processors", ["Fei Guo", "Yan Solihin", "Li Zhao", "Ravishankar R. Iyer"], "https://doi.org/10.1109/MICRO.2007.17", 13, "micro", 2007]], "Li Zhao": [0, ["A Framework for Providing Quality of Service in Chip Multi-Processors", ["Fei Guo", "Yan Solihin", "Li Zhao", "Ravishankar R. Iyer"], "https://doi.org/10.1109/MICRO.2007.17", 13, "micro", 2007]], "Ravishankar R. Iyer": [0, ["A Framework for Providing Quality of Service in Chip Multi-Processors", ["Fei Guo", "Yan Solihin", "Li Zhao", "Ravishankar R. Iyer"], "https://doi.org/10.1109/MICRO.2007.17", 13, "micro", 2007]], "William Thies": [0, ["A Practical Approach to Exploiting Coarse-Grained Pipeline Parallelism in C Programs", ["William Thies", "Vikram Chandrasekhar", "Saman P. Amarasinghe"], "https://doi.org/10.1109/MICRO.2007.38", 14, "micro", 2007]], "Vikram Chandrasekhar": [0, ["A Practical Approach to Exploiting Coarse-Grained Pipeline Parallelism in C Programs", ["William Thies", "Vikram Chandrasekhar", "Saman P. Amarasinghe"], "https://doi.org/10.1109/MICRO.2007.38", 14, "micro", 2007]], "Saman P. Amarasinghe": [0, ["A Practical Approach to Exploiting Coarse-Grained Pipeline Parallelism in C Programs", ["William Thies", "Vikram Chandrasekhar", "Saman P. Amarasinghe"], "https://doi.org/10.1109/MICRO.2007.38", 14, "micro", 2007]], "Michael L. Chu": [0.006977851968258619, ["Data Access Partitioning for Fine-grain Parallelism on Multicore Architectures", ["Michael L. Chu", "Rajiv A. Ravindran", "Scott A. Mahlke"], "https://doi.org/10.1109/MICRO.2007.15", 12, "micro", 2007]], "Rajiv A. Ravindran": [0, ["Data Access Partitioning for Fine-grain Parallelism on Multicore Architectures", ["Michael L. Chu", "Rajiv A. Ravindran", "Scott A. Mahlke"], "https://doi.org/10.1109/MICRO.2007.15", 12, "micro", 2007]], "Changkyu Kim": [0.9941879659891129, ["Composable Lightweight Processors", ["Changkyu Kim", "Simha Sethumadhavan", "M. S. Govindan", "Nitya Ranganathan", "Divya Gulati", "Doug Burger", "Stephen W. Keckler"], "https://doi.org/10.1109/MICRO.2007.41", 14, "micro", 2007]], "Simha Sethumadhavan": [0, ["Composable Lightweight Processors", ["Changkyu Kim", "Simha Sethumadhavan", "M. S. Govindan", "Nitya Ranganathan", "Divya Gulati", "Doug Burger", "Stephen W. Keckler"], "https://doi.org/10.1109/MICRO.2007.41", 14, "micro", 2007]], "M. S. Govindan": [0, ["Composable Lightweight Processors", ["Changkyu Kim", "Simha Sethumadhavan", "M. S. Govindan", "Nitya Ranganathan", "Divya Gulati", "Doug Burger", "Stephen W. Keckler"], "https://doi.org/10.1109/MICRO.2007.41", 14, "micro", 2007]], "Nitya Ranganathan": [0, ["Composable Lightweight Processors", ["Changkyu Kim", "Simha Sethumadhavan", "M. S. Govindan", "Nitya Ranganathan", "Divya Gulati", "Doug Burger", "Stephen W. Keckler"], "https://doi.org/10.1109/MICRO.2007.41", 14, "micro", 2007]], "Divya Gulati": [0, ["Composable Lightweight Processors", ["Changkyu Kim", "Simha Sethumadhavan", "M. S. Govindan", "Nitya Ranganathan", "Divya Gulati", "Doug Burger", "Stephen W. Keckler"], "https://doi.org/10.1109/MICRO.2007.41", 14, "micro", 2007]], "Doug Burger": [0, ["Composable Lightweight Processors", ["Changkyu Kim", "Simha Sethumadhavan", "M. S. Govindan", "Nitya Ranganathan", "Divya Gulati", "Doug Burger", "Stephen W. Keckler"], "https://doi.org/10.1109/MICRO.2007.41", 14, "micro", 2007]], "Stephen W. Keckler": [0, ["Composable Lightweight Processors", ["Changkyu Kim", "Simha Sethumadhavan", "M. S. Govindan", "Nitya Ranganathan", "Divya Gulati", "Doug Burger", "Stephen W. Keckler"], "https://doi.org/10.1109/MICRO.2007.41", 14, "micro", 2007]], "Thomas Y. Yeh": [0, ["The Art of Deception: Adaptive Precision Reduction for Area Efficient Physics Acceleration", ["Thomas Y. Yeh", "Petros Faloutsos", "Milos D. Ercegovac", "Sanjay J. Patel", "Glenn Reinman"], "https://doi.org/10.1109/MICRO.2007.9", 13, "micro", 2007]], "Petros Faloutsos": [0, ["The Art of Deception: Adaptive Precision Reduction for Area Efficient Physics Acceleration", ["Thomas Y. Yeh", "Petros Faloutsos", "Milos D. Ercegovac", "Sanjay J. Patel", "Glenn Reinman"], "https://doi.org/10.1109/MICRO.2007.9", 13, "micro", 2007]], "Milos D. Ercegovac": [0, ["The Art of Deception: Adaptive Precision Reduction for Area Efficient Physics Acceleration", ["Thomas Y. Yeh", "Petros Faloutsos", "Milos D. Ercegovac", "Sanjay J. Patel", "Glenn Reinman"], "https://doi.org/10.1109/MICRO.2007.9", 13, "micro", 2007]], "Sanjay J. Patel": [0, ["The Art of Deception: Adaptive Precision Reduction for Area Efficient Physics Acceleration", ["Thomas Y. Yeh", "Petros Faloutsos", "Milos D. Ercegovac", "Sanjay J. Patel", "Glenn Reinman"], "https://doi.org/10.1109/MICRO.2007.9", 13, "micro", 2007]], "Glenn Reinman": [0, ["The Art of Deception: Adaptive Precision Reduction for Area Efficient Physics Acceleration", ["Thomas Y. Yeh", "Petros Faloutsos", "Milos D. Ercegovac", "Sanjay J. Patel", "Glenn Reinman"], "https://doi.org/10.1109/MICRO.2007.9", 13, "micro", 2007]], "Wilson W. L. Fung": [0, ["Dynamic Warp Formation and Scheduling for Efficient GPU Control Flow", ["Wilson W. L. Fung", "Ivan Sham", "George L. Yuan", "Tor M. Aamodt"], "https://doi.org/10.1109/MICRO.2007.30", 14, "micro", 2007]], "Ivan Sham": [0, ["Dynamic Warp Formation and Scheduling for Efficient GPU Control Flow", ["Wilson W. L. Fung", "Ivan Sham", "George L. Yuan", "Tor M. Aamodt"], "https://doi.org/10.1109/MICRO.2007.30", 14, "micro", 2007]], "George L. Yuan": [0, ["Dynamic Warp Formation and Scheduling for Efficient GPU Control Flow", ["Wilson W. L. Fung", "Ivan Sham", "George L. Yuan", "Tor M. Aamodt"], "https://doi.org/10.1109/MICRO.2007.30", 14, "micro", 2007]], "Tor M. Aamodt": [0, ["Dynamic Warp Formation and Scheduling for Efficient GPU Control Flow", ["Wilson W. L. Fung", "Ivan Sham", "George L. Yuan", "Tor M. Aamodt"], "https://doi.org/10.1109/MICRO.2007.30", 14, "micro", 2007]], "Arkaprava Basu": [0, ["Scavenger: A New Last Level Cache Architecture with Global Block Priority", ["Arkaprava Basu", "Nevin Kirman", "Meyrem Kirman", "Mainak Chaudhuri", "Jose F. Martinez"], "https://doi.org/10.1109/MICRO.2007.42", 12, "micro", 2007]], "Nevin Kirman": [0, ["Scavenger: A New Last Level Cache Architecture with Global Block Priority", ["Arkaprava Basu", "Nevin Kirman", "Meyrem Kirman", "Mainak Chaudhuri", "Jose F. Martinez"], "https://doi.org/10.1109/MICRO.2007.42", 12, "micro", 2007]], "Meyrem Kirman": [0, ["Scavenger: A New Last Level Cache Architecture with Global Block Priority", ["Arkaprava Basu", "Nevin Kirman", "Meyrem Kirman", "Mainak Chaudhuri", "Jose F. Martinez"], "https://doi.org/10.1109/MICRO.2007.42", 12, "micro", 2007]], "Mainak Chaudhuri": [0, ["Scavenger: A New Last Level Cache Architecture with Global Block Priority", ["Arkaprava Basu", "Nevin Kirman", "Meyrem Kirman", "Mainak Chaudhuri", "Jose F. Martinez"], "https://doi.org/10.1109/MICRO.2007.42", 12, "micro", 2007]], "Jose F. Martinez": [0, ["Scavenger: A New Last Level Cache Architecture with Global Block Priority", ["Arkaprava Basu", "Nevin Kirman", "Meyrem Kirman", "Mainak Chaudhuri", "Jose F. Martinez"], "https://doi.org/10.1109/MICRO.2007.42", 12, "micro", 2007]], "Stephen Hines": [0, ["Guaranteeing Hits to Improve the Efficiency of a Small Instruction Cache", ["Stephen Hines", "David B. Whalley", "Gary S. Tyson"], "https://doi.org/10.1109/MICRO.2007.28", 12, "micro", 2007]], "David B. Whalley": [0, ["Guaranteeing Hits to Improve the Efficiency of a Small Instruction Cache", ["Stephen Hines", "David B. Whalley", "Gary S. Tyson"], "https://doi.org/10.1109/MICRO.2007.28", 12, "micro", 2007]], "Gary S. Tyson": [0, ["Guaranteeing Hits to Improve the Efficiency of a Small Instruction Cache", ["Stephen Hines", "David B. Whalley", "Gary S. Tyson"], "https://doi.org/10.1109/MICRO.2007.28", 12, "micro", 2007]], "Kaushik Rajan": [0, ["Emulating Optimal Replacement with a Shepherd Cache", ["Kaushik Rajan", "Ramaswamy Govindarajan"], "https://doi.org/10.1109/MICRO.2007.25", 10, "micro", 2007]], "Ramaswamy Govindarajan": [0, ["Emulating Optimal Replacement with a Shepherd Cache", ["Kaushik Rajan", "Ramaswamy Govindarajan"], "https://doi.org/10.1109/MICRO.2007.25", 10, "micro", 2007]]}