/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [18:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [3:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [2:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [3:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  reg [11:0] celloutsig_0_26z;
  wire [7:0] celloutsig_0_27z;
  wire [2:0] celloutsig_0_2z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire [2:0] celloutsig_0_3z;
  wire [7:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [4:0] celloutsig_1_12z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [11:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [21:0] celloutsig_1_19z;
  wire [23:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [32:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [8:0] celloutsig_1_6z;
  wire [7:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_12z = ~(celloutsig_0_5z & celloutsig_0_9z);
  assign celloutsig_0_24z = ~(celloutsig_0_10z[18] | celloutsig_0_20z);
  assign celloutsig_1_5z = ~celloutsig_1_1z[10];
  assign celloutsig_0_8z = ~celloutsig_0_1z;
  assign celloutsig_0_36z = celloutsig_0_8z ^ celloutsig_0_1z;
  assign celloutsig_0_37z = ~(celloutsig_0_20z ^ celloutsig_0_27z[5]);
  assign celloutsig_0_15z = ~(celloutsig_0_3z[0] ^ celloutsig_0_3z[1]);
  assign celloutsig_0_20z = ~(celloutsig_0_17z[0] ^ celloutsig_0_3z[1]);
  assign celloutsig_0_4z = { in_data[67:66], celloutsig_0_2z, celloutsig_0_2z } + { in_data[55:51], celloutsig_0_2z };
  assign celloutsig_1_4z = { in_data[122], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z } & { celloutsig_1_0z[1], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_6z = { celloutsig_1_0z[2:1], celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_2z } / { 1'h1, celloutsig_1_4z[13:9], celloutsig_1_5z, celloutsig_1_2z, in_data[96] };
  assign celloutsig_0_17z = { celloutsig_0_12z, celloutsig_0_15z, celloutsig_0_11z } / { 1'h1, celloutsig_0_3z[1:0] };
  assign celloutsig_0_9z = celloutsig_0_2z === { in_data[74:73], celloutsig_0_7z };
  assign celloutsig_1_15z = { celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_9z } >= celloutsig_1_12z[4:1];
  assign celloutsig_0_5z = celloutsig_0_4z[7:3] >= { in_data[7:4], celloutsig_0_0z };
  assign celloutsig_0_6z = celloutsig_0_2z >= { celloutsig_0_4z[4:3], celloutsig_0_0z };
  assign celloutsig_1_8z = celloutsig_1_4z[21:5] > { celloutsig_1_6z[6:3], celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_6z };
  assign celloutsig_1_9z = { celloutsig_1_1z[22:2], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z } > celloutsig_1_4z[24:1];
  assign celloutsig_0_18z = { celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_13z } > { celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_21z = { celloutsig_0_20z, celloutsig_0_19z, celloutsig_0_15z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_14z } > { celloutsig_0_10z[17:14], celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_13z, celloutsig_0_17z };
  assign celloutsig_0_0z = in_data[49:20] < in_data[63:34];
  assign celloutsig_1_16z = { celloutsig_1_7z, celloutsig_1_3z } < { celloutsig_1_7z, celloutsig_1_3z };
  assign celloutsig_1_0z = - in_data[142:140];
  assign celloutsig_1_19z = - { celloutsig_1_17z[10:2], celloutsig_1_0z, celloutsig_1_15z, celloutsig_1_6z };
  assign celloutsig_0_14z = - celloutsig_0_10z[18:15];
  assign celloutsig_1_1z = ~ in_data[190:167];
  assign celloutsig_0_23z = ~ celloutsig_0_14z;
  assign celloutsig_0_27z = ~ { celloutsig_0_26z[9:3], celloutsig_0_21z };
  assign celloutsig_0_13z = & { celloutsig_0_9z, celloutsig_0_4z[5], celloutsig_0_1z };
  assign celloutsig_1_10z = | { celloutsig_1_7z[7:1], celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_3z };
  assign celloutsig_0_1z = celloutsig_0_0z & in_data[8];
  assign celloutsig_1_3z = ~^ { celloutsig_1_1z[12:7], celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_12z = { celloutsig_1_4z[28:27], celloutsig_1_0z } >> { celloutsig_1_6z[7:4], celloutsig_1_10z };
  assign celloutsig_0_2z = { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z } >> { in_data[7:6], celloutsig_0_1z };
  assign celloutsig_0_3z = { celloutsig_0_2z[1], celloutsig_0_0z, celloutsig_0_0z } >>> celloutsig_0_2z;
  assign celloutsig_1_7z = celloutsig_1_4z[23:16] >>> { celloutsig_1_6z[8:2], celloutsig_1_2z };
  assign celloutsig_0_10z = { in_data[17:12], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_2z } >>> { in_data[70:64], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_3z };
  assign celloutsig_1_17z = { celloutsig_1_6z[7:2], celloutsig_1_16z, celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_0z } - { celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_15z };
  assign celloutsig_1_2z = ~((celloutsig_1_1z[15] & celloutsig_1_0z[1]) | celloutsig_1_0z[0]);
  assign celloutsig_1_18z = ~((celloutsig_1_2z & celloutsig_1_0z[1]) | celloutsig_1_7z[7]);
  assign celloutsig_0_7z = ~((celloutsig_0_0z & in_data[47]) | celloutsig_0_0z);
  assign celloutsig_0_11z = ~((celloutsig_0_10z[3] & celloutsig_0_3z[2]) | celloutsig_0_0z);
  assign celloutsig_0_19z = ~((celloutsig_0_7z & celloutsig_0_8z) | celloutsig_0_7z);
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_26z = 12'h000;
    else if (!clkin_data[0]) celloutsig_0_26z = { celloutsig_0_19z, celloutsig_0_17z, celloutsig_0_21z, celloutsig_0_18z, celloutsig_0_23z, celloutsig_0_24z, celloutsig_0_12z };
  assign { out_data[128], out_data[117:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_36z, celloutsig_0_37z };
endmodule
