
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1623567                       # Simulator instruction rate (inst/s)
host_mem_usage                              201487756                       # Number of bytes of host memory used
host_op_rate                                  1816795                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1774.40                       # Real time elapsed on the host
host_tick_rate                              600685487                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2880861490                       # Number of instructions simulated
sim_ops                                    3223725046                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.065858                       # Number of seconds simulated
sim_ticks                                1065857839061                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    54                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       620584                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1241134                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.Branches                 158761312                       # Number of branches fetched
system.switch_cpus.committedInsts           880861489                       # Number of instructions committed
system.switch_cpus.committedOps             983781230                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles               2556014002                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles         2556014002                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads    285048852                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes    278039777                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts    127123757                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls            14242886                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses     808862525                       # Number of integer alu accesses
system.switch_cpus.num_int_insts            808862525                       # number of integer instructions
system.switch_cpus.num_int_register_reads   1374880472                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes    709623211                       # number of times the integer registers were written
system.switch_cpus.num_load_insts           179243621                       # Number of load instructions
system.switch_cpus.num_mem_refs             307251266                       # number of memory refs
system.switch_cpus.num_store_insts          128007645                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses     130118972                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts            130118972                       # number of vector instructions
system.switch_cpus.num_vec_register_reads    162243495                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes     95437261                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0      0.00%      0.00% # Class of executed instruction
system.switch_cpus.op_class::IntAlu         574504988     58.40%     58.40% # Class of executed instruction
system.switch_cpus.op_class::IntMult         28079650      2.85%     61.25% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0      0.00%     61.25% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd        14571223      1.48%     62.73% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp         9637668      0.98%     63.71% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt         3966595      0.40%     64.12% # Class of executed instruction
system.switch_cpus.op_class::FloatMult       13142156      1.34%     65.45% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc     15816004      1.61%     67.06% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv         2213334      0.22%     67.28% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc       13722294      1.39%     68.68% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     68.68% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     68.68% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     68.68% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu           876106      0.09%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::MemRead        179243621     18.22%     86.99% # Class of executed instruction
system.switch_cpus.op_class::MemWrite       128007645     13.01%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total          983781284                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests           30                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2339253                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          871                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4678506                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            871                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             620082                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       244145                       # Transaction distribution
system.membus.trans_dist::CleanEvict           376409                       # Transaction distribution
system.membus.trans_dist::ReadExReq               498                       # Transaction distribution
system.membus.trans_dist::ReadExResp              498                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        620082                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port       927222                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port       934492                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1861714                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1861714                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port     55117696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port     55567104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    110684800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               110684800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            620580                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  620580    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              620580                       # Request fanout histogram
system.membus.reqLayer0.occupancy          1872706296                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          1888143388                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         5904673153                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2337992                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       873370                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2086902                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1261                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1261                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2337992                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      7017759                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               7017759                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    379965184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              379965184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          621019                       # Total snoops (count)
system.tol2bus.snoopTraffic                  31250560                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2960272                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000304                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.017443                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2959371     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    901      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2960272                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3000484302                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4877342505                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.data     39560960                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          39560960                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     15556736                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       15556736                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.data       309070                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             309070                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       121537                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            121537                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.data     37116545                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             37116545                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      14595507                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            14595507                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      14595507                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data     37116545                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            51712052                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples    243074.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples    616825.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.001097415534                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        13582                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        13582                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            1319468                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            229620                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                     309070                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    121537                       # Number of write requests accepted
system.mem_ctrls0.readBursts                   618140                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  243074                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                  1315                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0            43390                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1            44022                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2            38610                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3            40091                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4            38033                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5            37161                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6            41138                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7            38988                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8            35069                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9            31516                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10           29207                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11           36472                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12           39358                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           43559                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14           39969                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15           40242                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            18973                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            16680                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            11936                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            13592                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            13268                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            13322                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            16222                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7            15248                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8            14662                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9            12874                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10           12286                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11           18158                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12           18992                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           18084                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           13540                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           15222                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.05                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 13528659251                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                3084125000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat            25094128001                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    21932.73                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               40682.73                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                  312358                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 121141                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                50.64                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               49.84                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6               618140                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              243074                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                 308445                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                 308380                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 12844                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 12858                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 13580                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 13582                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 13582                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 13582                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 13582                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 13582                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 13582                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 13583                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 13584                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 13584                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 13587                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 13593                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 13589                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 13582                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 13582                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 13582                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                    18                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       426379                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   129.067970                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   126.309230                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    30.222637                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        22357      5.24%      5.24% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255       392098     91.96%     97.20% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383        10688      2.51%     99.71% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511         1057      0.25%     99.96% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639          138      0.03%     99.99% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767           30      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895            6      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151            4      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       426379                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        13582                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     45.414593                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    43.027933                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    14.797642                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-11             3      0.02%      0.02% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::12-15           42      0.31%      0.33% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-19          133      0.98%      1.31% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-23          357      2.63%      3.94% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-27          653      4.81%      8.75% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-31          991      7.30%     16.04% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-35         1310      9.65%     25.69% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-39         1425     10.49%     36.18% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-43         1531     11.27%     47.45% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::44-47         1474     10.85%     58.31% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-51         1375     10.12%     68.43% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::52-55         1101      8.11%     76.54% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-59          863      6.35%     82.89% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::60-63          718      5.29%     88.18% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-67          516      3.80%     91.97% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::68-71          347      2.55%     94.53% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-75          244      1.80%     96.33% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::76-79          161      1.19%     97.51% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-83          115      0.85%     98.36% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::84-87           69      0.51%     98.87% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-91           63      0.46%     99.33% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::92-95           31      0.23%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-99           25      0.18%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::100-103           16      0.12%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::104-107            8      0.06%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::108-111            5      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::112-115            3      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::116-119            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::124-127            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        13582                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        13582                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.895671                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.889440                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.456902                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16             724      5.33%      5.33% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17              13      0.10%      5.43% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           12816     94.36%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19              14      0.10%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20              15      0.11%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        13582                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM              39476800                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                  84160                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               15555776                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys               39560960                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            15556736                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                       37.04                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       14.59                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                    37.12                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    14.60                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.40                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.29                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.11                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1065844877223                       # Total gap between requests
system.mem_ctrls0.avgGap                   2475214.93                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.data     39476800                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     15555776                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.data 37037584.707148462534                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 14594606.738272277638                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data       618140                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks       243074                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data  25094128001                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 24580782987560                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     40596.19                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks 101124690.37                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   50.41                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          1480307640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy           786790785                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         2109098880                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy         646329960                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    84137454960.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    198083155560                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    242479552320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      529722690105                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       496.991879                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 628307880538                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  35591140000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 401958818523                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          1564081260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy           831317520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy         2295031620                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy         622438020                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    84137454960.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    213981580740                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    229091404800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      532523308920                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       499.619451                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 593345030379                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  35591140000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 436921668682                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.data     39873280                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total          39873280                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     15693824                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       15693824                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.data       311510                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             311510                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       122608                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            122608                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.data     37409567                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total             37409567                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      14724125                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            14724125                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      14724125                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data     37409567                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total            52133692                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples    245216.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples    621772.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.001208600248                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        13698                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        13698                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            1327983                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            231675                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                     311510                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    122608                       # Number of write requests accepted
system.mem_ctrls1.readBursts                   623020                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  245216                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                  1248                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0            44058                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1            46126                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2            39277                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3            39807                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4            38556                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5            38446                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6            40771                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7            39371                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8            35899                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9            31061                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10           29342                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11           35151                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12           40338                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           43978                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14           39246                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15           40345                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            19568                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            17437                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            12488                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            13098                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            13028                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            14012                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            16472                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            15102                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            14744                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9            12948                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10           12194                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11           17654                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12           18876                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           18630                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           13540                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           15406                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.07                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 13579857051                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                3108860000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat            25238082051                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    21840.57                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               40590.57                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                  315026                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 122343                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                50.67                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               49.89                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6               623020                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              245216                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                 310914                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                 310858                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 12989                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 13005                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 13699                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 13699                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 13698                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 13698                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 13698                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 13698                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 13698                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 13698                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 13698                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 13699                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 13699                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 13707                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 13707                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 13698                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 13698                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 13698                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                    17                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples       429597                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   129.157401                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   126.347084                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    30.640378                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        22670      5.28%      5.28% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       394589     91.85%     97.13% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383        11066      2.58%     99.70% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511         1031      0.24%     99.94% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639          219      0.05%     99.99% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767           12      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151            7      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       429597                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        13698                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     45.390860                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    43.067759                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    14.512590                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-11             3      0.02%      0.02% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::12-15           30      0.22%      0.24% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-19          130      0.95%      1.19% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-23          358      2.61%      3.80% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-27          695      5.07%      8.88% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-31          965      7.04%     15.92% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-35         1264      9.23%     25.15% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-39         1434     10.47%     35.62% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-43         1571     11.47%     47.09% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::44-47         1480     10.80%     57.89% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-51         1375     10.04%     67.93% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::52-55         1193      8.71%     76.64% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-59          883      6.45%     83.09% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::60-63          726      5.30%     88.39% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-67          529      3.86%     92.25% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::68-71          358      2.61%     94.86% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-75          257      1.88%     96.74% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::76-79          151      1.10%     97.84% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-83          123      0.90%     98.74% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::84-87           58      0.42%     99.16% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-91           39      0.28%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::92-95           30      0.22%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-99           22      0.16%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::100-103           11      0.08%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::104-107            8      0.06%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::108-111            3      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::112-115            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::124-127            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        13698                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        13698                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.900204                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.894289                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.445019                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16             694      5.07%      5.07% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17              16      0.12%      5.18% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           12961     94.62%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19              17      0.12%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20              10      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        13698                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM              39793408                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                  79872                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               15692608                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys               39873280                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            15693824                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                       37.33                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       14.72                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                    37.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    14.72                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.41                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.29                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.12                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1065854954445                       # Total gap between requests
system.mem_ctrls1.avgGap                   2455219.44                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.data     39793408                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     15692608                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.data 37334629.949391014874                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 14722984.083716906607                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data       623020                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks       245216                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data  25238082051                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 24567359453172                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     40509.26                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks 100186608.76                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   50.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          1481742780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy           787557375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         2108870400                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy         647238240                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    84137454960.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    199224005430                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    241520796000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      529907665185                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       497.165425                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 625806512653                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  35591140000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 404460186408                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          1585601220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy           842763240                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy         2330581680                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy         632690100                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    84137454960.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    215577658830                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    227747339040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      532854089070                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       499.929793                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 589832849315                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  35591140000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 440433849746                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data      1718673                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1718673                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      1718673                       # number of overall hits
system.l2.overall_hits::total                 1718673                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data       620580                       # number of demand (read+write) misses
system.l2.demand_misses::total                 620580                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data       620580                       # number of overall misses
system.l2.overall_misses::total                620580                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data  56713532475                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      56713532475                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  56713532475                       # number of overall miss cycles
system.l2.overall_miss_latency::total     56713532475                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      2339253                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2339253                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      2339253                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2339253                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.265290                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.265290                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.265290                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.265290                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 91387.947525                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91387.947525                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 91387.947525                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91387.947525                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              244145                       # number of writebacks
system.l2.writebacks::total                    244145                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data       620580                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            620580                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       620580                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           620580                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data  51401003846                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  51401003846                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  51401003846                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  51401003846                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.265290                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.265290                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.265290                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.265290                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 82827.361252                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82827.361252                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 82827.361252                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82827.361252                       # average overall mshr miss latency
system.l2.replacements                         621019                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       629225                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           629225                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       629225                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       629225                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          406                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           406                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data          763                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   763                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data          498                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 498                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     41019039                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      41019039                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         1261                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1261                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.394925                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.394925                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 82367.548193                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82367.548193                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          498                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            498                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     36771388                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     36771388                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.394925                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.394925                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 73838.128514                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73838.128514                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      1717910                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1717910                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       620082                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          620082                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  56672513436                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  56672513436                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      2337992                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2337992                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.265220                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.265220                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 91395.191984                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91395.191984                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       620082                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       620082                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  51364232458                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  51364232458                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.265220                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.265220                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 82834.580681                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 82834.580681                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                     8903817                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    625115                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     14.243486                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       5.531036                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       260.611886                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  3829.857079                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001350                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.063626                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.935024                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           52                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          557                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2675                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          804                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  75476635                       # Number of tag accesses
system.l2.tags.data_accesses                 75476635                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    934142160939                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1065857839061                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2000204350                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    880861544                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2881065894                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2000204350                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    880861544                       # number of overall hits
system.cpu.icache.overall_hits::total      2881065894                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          903                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            903                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          903                       # number of overall misses
system.cpu.icache.overall_misses::total           903                       # number of overall misses
system.cpu.icache.demand_accesses::.cpu.inst   2000205253                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    880861544                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2881066797                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2000205253                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    880861544                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2881066797                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          279                       # number of writebacks
system.cpu.icache.writebacks::total               279                       # number of writebacks
system.cpu.icache.replacements                    279                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2000204350                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    880861544                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2881065894                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          903                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           903                       # number of ReadReq misses
system.cpu.icache.ReadReq_accesses::.cpu.inst   2000205253                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    880861544                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2881066797                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.899901                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2881066797                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               903                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          3190550.162791                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   623.899901                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999840                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999840                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses      112361605986                       # Number of tag accesses
system.cpu.icache.tags.data_accesses     112361605986                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    663547831                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    290975763                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        954523594                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    663547831                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    290975763                       # number of overall hits
system.cpu.dcache.overall_hits::total       954523594                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      5964630                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      2339162                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8303792                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      5964630                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      2339162                       # number of overall misses
system.cpu.dcache.overall_misses::total       8303792                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  76677556761                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  76677556761                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  76677556761                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  76677556761                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    669512461                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    293314925                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    962827386                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    669512461                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    293314925                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    962827386                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.008909                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.007975                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008624                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.008909                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.007975                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008624                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 32779.925786                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  9234.041118                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 32779.925786                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  9234.041118                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      2806119                       # number of writebacks
system.cpu.dcache.writebacks::total           2806119                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      2339162                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2339162                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      2339162                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2339162                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  74726695653                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  74726695653                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  74726695653                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  74726695653                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.007975                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002429                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.007975                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002429                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 31945.925786                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 31945.925786                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 31945.925786                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 31945.925786                       # average overall mshr miss latency
system.cpu.dcache.replacements                8305682                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    387830992                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    170854640                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       558685632                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      5295495                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2337901                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       7633396                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  76627136874                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  76627136874                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    393126487                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    173192541                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    566319028                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.013470                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.013499                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.013479                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 32776.040078                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 10038.407135                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      2337901                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2337901                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  74677327440                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  74677327440                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.013499                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004128                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 31942.040078                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 31942.040078                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    275716839                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    120121123                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      395837962                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       669135                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         1261                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       670396                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data     50419887                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     50419887                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    276385974                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    120122384                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    396508358                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002421                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000010                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001691                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 39984.049960                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total    75.209111                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         1261                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1261                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     49368213                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     49368213                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000010                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 39150.049960                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 39150.049960                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     16758098                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data      7885170                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     24643268                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         2055                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data           91                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         2146                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data      5496477                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      5496477                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     16760153                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data      7885261                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     24645414                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000123                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000012                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000087                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 60400.846154                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total  2561.266076                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data           91                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           91                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data      5420583                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      5420583                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000012                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 59566.846154                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 59566.846154                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     16760153                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data      7885261                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     24645414                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     16760153                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data      7885261                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     24645414                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999306                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1012118214                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           8305938                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            121.854776                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   144.355586                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   111.643720                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.563889                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.436108                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          143                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           50                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       32396088786                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      32396088786                       # Number of data accesses

---------- End Simulation Statistics   ----------
