#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Oct  3 12:50:45 2019
# Process ID: 2880
# Current directory: C:/Users/Malav/Documents/EE316Lab/LabWork/Lab_3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3156 C:\Users\Malav\Documents\EE316Lab\LabWork\Lab_3\Lab_3.xpr
# Log file: C:/Users/Malav/Documents/EE316Lab/LabWork/Lab_3/vivado.log
# Journal file: C:/Users/Malav/Documents/EE316Lab/LabWork/Lab_3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Malav/Documents/EE316Lab/LabWork/Lab_3/Lab_3.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:56 ; elapsed = 00:00:32 . Memory (MB): peak = 673.613 ; gain = 73.977
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Oct  3 12:53:45 2019] Launched impl_1...
Run output will be captured here: C:/Users/Malav/Documents/EE316Lab/LabWork/Lab_3/Lab_3.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Thu Oct  3 13:00:13 2019] Launched synth_1...
Run output will be captured here: C:/Users/Malav/Documents/EE316Lab/LabWork/Lab_3/Lab_3.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Thu Oct  3 13:02:44 2019] Launched impl_1...
Run output will be captured here: C:/Users/Malav/Documents/EE316Lab/LabWork/Lab_3/Lab_3.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Oct  3 13:07:45 2019] Launched impl_1...
Run output will be captured here: C:/Users/Malav/Documents/EE316Lab/LabWork/Lab_3/Lab_3.runs/impl_1/runme.log
open_hw
open_hw: Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 872.180 ; gain = 0.000
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 872.180 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183711658A
open_hw_target: Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1920.770 ; gain = 1048.590
set_property PROGRAM.FILE {C:/Users/Malav/Documents/EE316Lab/LabWork/Lab_3/Lab_3.runs/impl_1/segment_display.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Malav/Documents/EE316Lab/LabWork/Lab_3/Lab_3.runs/impl_1/segment_display.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
close_hw: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 1962.875 ; gain = 13.660
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Oct  3 13:15:54 2019] Launched synth_1...
Run output will be captured here: C:/Users/Malav/Documents/EE316Lab/LabWork/Lab_3/Lab_3.runs/synth_1/runme.log
[Thu Oct  3 13:15:54 2019] Launched impl_1...
Run output will be captured here: C:/Users/Malav/Documents/EE316Lab/LabWork/Lab_3/Lab_3.runs/impl_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Malav/Documents/EE316Lab/LabWork/Lab_3/Lab_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_segment' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Malav/Documents/EE316Lab/LabWork/Lab_3/Lab_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_segment_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Malav/Documents/EE316Lab/LabWork/Lab_3/Lab_3.srcs/sources_1/new/segment_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_display
INFO: [VRFC 10-2458] undeclared symbol g4, assumed default net type wire [C:/Users/Malav/Documents/EE316Lab/LabWork/Lab_3/Lab_3.srcs/sources_1/new/segment_display.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Malav/Documents/EE316Lab/LabWork/Lab_3/Lab_3.srcs/sources_1/new/myAND.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myAND
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Malav/Documents/EE316Lab/LabWork/Lab_3/Lab_3.srcs/sources_1/new/sprinkler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sprinkler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Malav/Documents/EE316Lab/LabWork/Lab_3/Lab_3.srcs/sim_1/new/tb_sprinkler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_sprinkler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Malav/Documents/EE316Lab/LabWork/Lab_3/Lab_3.srcs/sim_1/new/tb_myAND.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_myAND
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Malav/Documents/EE316Lab/LabWork/Lab_3/Lab_3.srcs/sim_1/new/tb_segment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_segment
