// Seed: 522712102
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire [-1  <  1 : -1  <  1] id_7;
endmodule
module module_1 #(
    parameter id_8 = 32'd4
) (
    input tri id_0,
    output tri id_1,
    output wor id_2,
    output supply1 id_3,
    input tri id_4
);
  logic [7:0] id_6, id_7;
  logic [1 'b0 : 1] _id_8;
  tri1 id_9 = -1'h0;
  logic [-1 'b0 : id_8] id_10;
  ;
  assign id_7[$realtime|id_8] = id_0;
  wire id_11 = -1;
  parameter id_12 = 1;
  assign id_9 = {id_4, 1'b0 <= 1};
  module_0 modCall_1 (
      id_11,
      id_12,
      id_11,
      id_9,
      id_9,
      id_11
  );
  assign id_3 = -1;
endmodule
