[["Exploring architectural heterogeneity in intelligent vision systems.", ["Nandhini Chandramoorthy", "Giuseppe Tagliavini", "Kevin M. Irick", "Antonio Pullini", "Siddharth Advani", "Sulaiman Al Habsi", "Matthew Cotter", "John Sampson", "Vijaykrishnan Narayanan", "Luca Benini"], "https://doi.org/10.1109/HPCA.2015.7056017", 12], ["BeBoP: A cost effective predictor infrastructure for superscalar value prediction.", ["Arthur Perais", "Andre Seznec"], "https://doi.org/10.1109/HPCA.2015.7056018", 13], ["VSR sort: A novel vectorised sorting algorithm & architecture extensions for future microprocessors.", ["Timothy Hayes", "Oscar Palomar", "Osman S. Unsal", "Adrian Cristal", "Mateo Valero"], "https://doi.org/10.1109/HPCA.2015.7056019", 13], ["Increasing multicore system efficiency through intelligent bandwidth shifting.", ["Victor Jimenez", "Alper Buyuktosunoglu", "Pradip Bose", "Francis P. OConnell", "Francisco J. Cazorla", "Mateo Valero"], "https://doi.org/10.1109/HPCA.2015.7056020", 12], ["Exploiting compressed block size as an indicator of future reuse.", ["Gennady Pekhimenko", "Tyler Huberty", "Rui Cai", "Onur Mutlu", "Phillip B. Gibbons", "Michael A. Kozuch", "Todd C. Mowry"], "https://doi.org/10.1109/HPCA.2015.7056021", 13], ["Talus: A simple way to remove cliffs in cache performance.", ["Nathan Beckmann", "Daniel Sanchez"], "https://doi.org/10.1109/HPCA.2015.7056022", 12], ["Coordinated static and dynamic cache bypassing for GPUs.", ["Xiaolong Xie", "Yun Liang", "Yu Wang", "Guangyu Sun", "Tao Wang"], "https://doi.org/10.1109/HPCA.2015.7056023", 13], ["Priority-based cache allocation in throughput processors.", ["Dong Li", "Minsoo Rhu", "Daniel R. Johnson", "Mike OConnor", "Mattan Erez", "Doug Burger", "Donald S. Fussell", "Stephen W. Redder"], "https://doi.org/10.1109/HPCA.2015.7056024", 12], ["Bamboo ECC: Strong, safe, and flexible codes for reliable computer memory.", ["Jungrae Kim", "Michael B. Sullivan", "Mattan Erez"], "https://doi.org/10.1109/HPCA.2015.7056025", 12], ["XChange: A market-based approach to scalable dynamic multi-resource allocation in multicore architectures.", ["Xiaodong Wang", "Jose F. Martinez"], "https://doi.org/10.1109/HPCA.2015.7056026", 13], ["Heterogeneous memory architectures: A HW/SW approach for mixing die-stacked and off-package memories.", ["Mitesh R. Meswani", "Sergey Blagodurov", "David Roberts", "John Slice", "Mike Ignatowski", "Gabriel H. Loh"], "https://doi.org/10.1109/HPCA.2015.7056027", 11], ["Event-based scheduling for energy-efficient QoS (eQoS) in mobile Web applications.", ["Yuhao Zhu", "Matthew Halpern", "Vijay Janapa Reddi"], "https://doi.org/10.1109/HPCA.2015.7056028", 13], ["Domain knowledge based energy management in handhelds.", ["Nachiappan Chidambaram Nachiappan", "Praveen Yedlapalli", "Niranjan Soundararajan", "Anand Sivasubramaniam", "Mahmut T. Kandemir", "Ravishankar R. Iyer", "Chita R. Das"], "https://doi.org/10.1109/HPCA.2015.7056029", 11], ["GPU voltage noise: Characterization and hierarchical smoothing of spatial and temporal voltage noise interference in GPU architectures.", ["Jingwen Leng", "Yazhou Zu", "Vijay Janapa Reddi"], "https://doi.org/10.1109/HPCA.2015.7056030", 13], ["Mascar: Speeding up GPU warps by reducing memory pitstops.", ["Ankit Sethia", "Davoud Anoushe Jamshidi", "Scott A. Mahlke"], "https://doi.org/10.1109/HPCA.2015.7056031", 12], ["Hierarchical private/shared classification: The key to simple and efficient coherence for clustered cache hierarchies.", ["Alberto Ros", "Mahdad Davari", "Stefanos Kaxiras"], "https://doi.org/10.1109/HPCA.2015.7056032", 12], ["Flask coherence: A morphable hybrid coherence protocol to balance energy, performance and scalability.", ["Lucia G. Menezo", "Valentin Puente", "Jose-Angel Gregorio"], "https://doi.org/10.1109/HPCA.2015.7056033", 12], ["Prediction-based superpage-friendly TLB designs.", ["Misel-Myrto Papadopoulou", "Xin Tong", "Andre Seznec", "Andreas Moshovos"], "https://doi.org/10.1109/HPCA.2015.7056034", 13], ["Supporting superpages in non-contiguous physical memory.", ["Yu Du", "Miao Zhou", "Bruce R. Childers", "Daniel Mosse", "Rami G. Melhem"], "https://doi.org/10.1109/HPCA.2015.7056035", 12], ["Paying to save: Reducing cost of colocation data center via rewards.", ["Mohammad A. Islam", "A. Hasan Mahmud", "Shaolei Ren", "Xiaorui Wang"], "https://doi.org/10.1109/HPCA.2015.7056036", 11], ["Octopus-Man: QoS-driven task management for heterogeneous multicores in warehouse-scale computers.", ["Vinicius Petrucci", "Michael A. Laurenzano", "John Doherty", "Yunqi Zhang", "Daniel Mosse", "Jason Mars", "Lingjia Tang"], "https://doi.org/10.1109/HPCA.2015.7056037", 13], ["Understanding the virtualization \"Tax\" of scale-out pass-through GPUs in GaaS clouds: An empirical study.", ["Ming Liu", "Tao Li", "Neo Jia", "Andy Currid", "Vladimir Troy"], "https://doi.org/10.1109/HPCA.2015.7056038", 12], ["Adrenaline: Pinpointing and reining in tail queries with quick voltage boosting.", ["Chang-Hong Hsu", "Yunqi Zhang", "Michael A. Laurenzano", "David Meisner", "Thomas F. Wenisch", "Jason Mars", "Lingjia Tang", "Ronald G. Dreslinski"], "https://doi.org/10.1109/HPCA.2015.7056039", 12], ["NDA: Near-DRAM acceleration architecture leveraging commodity DRAM devices and standard memory modules.", ["Amin Farmahini Farahani", "Jung Ho Ahn", "Katherine Morrow", "Nam Sung Kim"], "https://doi.org/10.1109/HPCA.2015.7056040", 13], ["Alloy: Parallel-serial memory channel architecture for single-chip heterogeneous processor systems.", ["Hao Wang", "Chang-Jae Park", "Gyungsu Byun", "Jung Ho Ahn", "Nam Sung Kim"], "https://doi.org/10.1109/HPCA.2015.7056041", 13], ["Reducing read latency of phase change memory via early read and Turbo Read.", ["Prashant J. Nair", "Chia-Chen Chou", "Bipin Rajendran", "Moinuddin K. Qureshi"], "https://doi.org/10.1109/HPCA.2015.7056042", 11], ["CAFO: Cost aware flip optimization for asymmetric memories.", ["Rakan Maddah", "Seyed Mohammad Seyedzadeh", "Rami G. Melhem"], "https://doi.org/10.1109/HPCA.2015.7056043", 11], ["Understanding GPU errors on large-scale HPC systems and the implications for system design and operation.", ["Devesh Tiwari", "Saurabh Gupta", "James H. Rogers", "Don Maxwell", "Paolo Rech", "Sudharshan S. Vazhkudai", "Daniel A. G. de Oliveira", "Dave Londo", "Nathan DeBardeleben", "Philippe Olivier Alexandre Navaux", "Luigi Carro", "Arthur S. Bland"], "https://doi.org/10.1109/HPCA.2015.7056044", 12], ["High performing cache hierarchies for server workloads: Relaxing inclusion to capture the latency benefits of exclusive caches.", ["Aamer Jaleel", "Joseph Nuzman", "Adrian Moga", "Simon C. Steely Jr.", "Joel S. Emer"], "https://doi.org/10.1109/HPCA.2015.7056045", 11], ["Unlocking bandwidth for GPUs in CC-NUMA systems.", ["Neha Agarwal", "David W. Nellans", "Mike OConnor", "Stephen W. Keckler", "Thomas F. Wenisch"], "https://doi.org/10.1109/HPCA.2015.7056046", 12], ["Understanding idle behavior and power gating mechanisms in the context of modern benchmarks on CPU-GPU Integrated systems.", ["Manish Arora", "Srilatha Manne", "Indrani Paul", "Nuwan Jayasena", "Dean M. Tullsen"], "https://doi.org/10.1109/HPCA.2015.7056047", 12], ["Power punch: Towards non-blocking power-gating of NoC routers.", ["Lizhong Chen", "Di Zhu", "Massoud Pedram", "Timothy Mark Pinkston"], "https://doi.org/10.1109/HPCA.2015.7056048", 12], ["Augmenting low-latency HPC network with free-space optical links.", ["Ikki Fujiwara", "Michihiro Koibuchi", "Tomoya Ozaki", "Hiroki Matsutani", "Henri Casanova"], "https://doi.org/10.1109/HPCA.2015.7056049", 12], ["SCOC: High-radix switches made of bufferless clos networks.", ["Nikolaos Chrysos", "Cyriel Minkenberg", "Mark Rudquist", "Claude Basso", "Brian Vanderpool"], "https://doi.org/10.1109/HPCA.2015.7056050", 13], ["Overcoming far-end congestion in large-scale networks.", ["Jongmin Won", "Gwangsun Kim", "John Kim", "Ted Jiang", "Mike Parker", "Steve Scott"], "https://doi.org/10.1109/HPCA.2015.7056051", 13], ["iPatch: Intelligent fault patching to improve energy efficiency.", ["David J. Palframan", "Nam Sung Kim", "Mikko H. Lipasti"], "https://doi.org/10.1109/HPCA.2015.7056052", 11], ["Balancing reliability, cost, and performance tradeoffs with FreeFault.", ["Dong-Wan Kim", "Mattan Erez"], "https://doi.org/10.1109/HPCA.2015.7056053", 12], ["FTXen: Making hypervisor resilient to hardware faults on relaxed cores.", ["Xinxin Jin", "Soyeon Park", "Tianwei Sheng", "Rishan Chen", "Zhiyong Shan", "Yuanyuan Zhou"], "https://doi.org/10.1109/HPCA.2015.7056054", 12], ["Correction prediction: Reducing error correction latency for on-chip memories.", ["Henry Duwe", "Xun Jian", "Rakesh Kumar"], "https://doi.org/10.1109/HPCA.2015.7056055", 13], ["Overcoming the challenges of crossbar resistive memory architectures.", ["Cong Xu", "Dimin Niu", "Naveen Muralimanohar", "Rajeev Balasubramonian", "Tao Zhang", "Shimeng Yu", "Yuan Xie"], "https://doi.org/10.1109/HPCA.2015.7056056", 13], ["Adaptive-latency DRAM: Optimizing DRAM timing for the common-case.", ["Donghyuk Lee", "Yoongu Kim", "Gennady Pekhimenko", "Samira Manabi Khan", "Vivek Seshadri", "Kevin Kai-Wei Chang", "Onur Mutlu"], "https://doi.org/10.1109/HPCA.2015.7056057", 13], ["CiDRA: A cache-inspired DRAM resilience architecture.", ["Young Hoon Son", "Sukhan Lee", "Seongil O", "Sanghyuk Kwon", "Nam Sung Kim", "Jung Ho Ahn"], "https://doi.org/10.1109/HPCA.2015.7056058", 12], ["Tag tables.", ["Sean Franey", "Mikko H. Lipasti"], "https://doi.org/10.1109/HPCA.2015.7056059", 12], ["Architecture exploration for ambient energy harvesting nonvolatile processors.", ["Kaisheng Ma", "Yang Zheng", "Shuangchen Li", "Karthik Swaminathan", "Xueqing Li", "Yongpan Liu", "Jack Sampson", "Yuan Xie", "Vijaykrishnan Narayanan"], "https://doi.org/10.1109/HPCA.2015.7056060", 12], ["Scaling distributed cache hierarchies through computation and data co-scheduling.", ["Nathan Beckmann", "Po-An Tsai", "Daniel Sanchez"], "https://doi.org/10.1109/HPCA.2015.7056061", 13], ["Data retention in MLC NAND flash memory: Characterization, optimization, and recovery.", ["Yu Cai", "Yixin Luo", "Erich F. Haratsch", "Ken Mai", "Onur Mutlu"], "https://doi.org/10.1109/HPCA.2015.7056062", 13], ["GPGPU performance and power estimation using machine learning.", ["Gene Y. Wu", "Joseph L. Greathouse", "Alexander Lyashevsky", "Nuwan Jayasena", "Derek Chiou"], "https://doi.org/10.1109/HPCA.2015.7056063", 13], ["Quantifying sources of error in McPAT and potential impacts on architectural studies.", ["Sam Likun Xi", "Hans M. Jacobson", "Pradip Bose", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1109/HPCA.2015.7056064", 13], ["Studying the impact of multicore processor scaling on directory techniques via reuse distance analysis.", ["Minshu Zhao", "Donald Yeung"], "https://doi.org/10.1109/HPCA.2015.7056065", 13], ["SNNAP: Approximate computing on programmable SoCs via neural acceleration.", ["Thierry Moreau", "Mark Wyse", "Jacob Nelson", "Adrian Sampson", "Hadi Esmaeilzadeh", "Luis Ceze", "Mark Oskin"], "https://doi.org/10.1109/HPCA.2015.7056066", 12], ["BRAINIAC: Bringing reliable accuracy into neurally-implemented approximate computing.", ["Beayna Grigorian", "Nazanin Farahpour", "Glenn Reinman"], "https://doi.org/10.1109/HPCA.2015.7056067", 12], ["Scalable communication architecture for network-attached accelerators.", ["Sarah Neuwirth", "Dirk Frey", "Mondrian Nuessle", "Ulrich Bruning"], "https://doi.org/10.1109/HPCA.2015.7056068", 12], ["Understanding contention-based channels and using them for defense.", ["Casen Hunger", "Mikhail Kazdagli", "Ankit Singh Rawat", "Alexandros G. Dimakis", "Sriram Vishwanath", "Mohit Tiwari"], "https://doi.org/10.1109/HPCA.2015.7056069", 12], ["Malware-aware processors: A framework for efficient online malware detection.", ["Meltem Ozsoy", "Caleb Donovick", "Iakov Gorelik", "Nael B. Abu-Ghazaleh", "Dmitry V. Ponomarev"], "https://doi.org/10.1109/HPCA.2015.7056070", 11], ["Run-time monitoring with adjustable overhead using dataflow-guided filtering.", ["Daniel Lo", "Tao Chen", "Mohamed Ismail", "G. Edward Suh"], "https://doi.org/10.1109/HPCA.2015.7056071", 13]]