# Reading D:/modelsim/modelsim/tcl/vsim/pref.tcl
# //  ModelSim SE-64 10.7 Dec  7 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vmap 10.7 Lib Mapping Utility 2017.12 Dec  7 2017
# vmap work ./work 
# Modifying D:/modelsim/modelsim/win64/../modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 10:18:29 on Dec 24,2024
# vlog -reportprogress 300 ./tb/simulation_AXI_memory.v ./tb/simulation_mul.v ./tb/simulation_order_tb.v ./tb/simulation_row_cache.v ./tb/simulation_tb.v 
# -- Compiling module axi_ram
# -- Compiling module sim_mul_tb
# -- Compiling module order_tb
# -- Compiling module simulation_row_cache
# -- Compiling module conv_control_tb
# 
# Top level modules:
# 	sim_mul_tb
# 	order_tb
# 	simulation_row_cache
# 	conv_control_tb
# End time: 10:18:29 on Dec 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 10:18:29 on Dec 24,2024
# vlog -reportprogress 300 ../source/order/Cache_order.v ../source/order/get_order.v ../source/order/set_accelerator_reg_axi.v 
# -- Compiling module Cache_order
# -- Compiling module get_order
# -- Compiling module set_accelerator_reg_axi
# 
# Top level modules:
# 	get_order
# End time: 10:18:29 on Dec 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui work.order_tb -voptargs=+acc
# vsim -gui work.order_tb -voptargs="+acc" 
# Start time: 10:18:44 on Dec 24,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: ./tb/simulation_order_tb.v(42): Module 'make_order' is not defined.
# Optimization failed
# Error loading design
# End time: 10:18:45 on Dec 24,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# Load canceled
do ./sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vmap 10.7 Lib Mapping Utility 2017.12 Dec  7 2017
# vmap work ./work 
# Modifying D:/modelsim/modelsim/win64/../modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 10:19:53 on Dec 24,2024
# vlog -reportprogress 300 ./tb/simulation_AXI_memory.v ./tb/simulation_mul.v ./tb/simulation_order_tb.v ./tb/simulation_row_cache.v ./tb/simulation_tb.v 
# -- Compiling module axi_ram
# -- Compiling module sim_mul_tb
# -- Compiling module order_tb
# -- Compiling module simulation_row_cache
# -- Compiling module conv_control_tb
# 
# Top level modules:
# 	sim_mul_tb
# 	order_tb
# 	simulation_row_cache
# 	conv_control_tb
# End time: 10:19:53 on Dec 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 10:19:53 on Dec 24,2024
# vlog -reportprogress 300 ./tb/axi_interface.sv ./tb/axi_lite_BFM.sv ./tb/make_order.sv 
# -- Compiling interface axi_lite_if
# ** Warning: ** while parsing file included at ./tb/axi_lite_BFM.sv(12)
# ** at .\tb\axi_interface.sv(11): (vlog-2275) 'axi_lite_if' already exists and will be overwritten.
# -- Compiling interface axi_lite_if
# ** Error: ./tb/axi_lite_BFM.sv(15): Invalid type 'axi_lite_if'. Please check the type of the variable 'axi'.
# ** Error: ./tb/axi_lite_BFM.sv(17): (vlog-2400) Identifier ('axi_lite_if') found where a type or type identifier is required.
# ** Error: (vlog-13069) ./tb/axi_lite_BFM.sv(17): near ")": syntax error, unexpected ')', expecting class.
# End time: 10:19:53 on Dec 24,2024, Elapsed time: 0:00:00
# Errors: 3, Warnings: 1
# ** Error: D:/modelsim/modelsim/win64/vlog failed.
# Error in macro ././sim.do line 4
# D:/modelsim/modelsim/win64/vlog failed.
#     while executing
# "vlog ./tb/*.sv"
do ./sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vmap 10.7 Lib Mapping Utility 2017.12 Dec  7 2017
# vmap work ./work 
# Modifying D:/modelsim/modelsim/win64/../modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 10:28:35 on Dec 24,2024
# vlog -reportprogress 300 ./tb/simulation_AXI_memory.v ./tb/simulation_mul.v ./tb/simulation_order_tb.v ./tb/simulation_row_cache.v ./tb/simulation_tb.v 
# -- Compiling module axi_ram
# -- Compiling module sim_mul_tb
# -- Compiling module order_tb
# -- Compiling module simulation_row_cache
# -- Compiling module conv_control_tb
# 
# Top level modules:
# 	sim_mul_tb
# 	order_tb
# 	simulation_row_cache
# 	conv_control_tb
# End time: 10:28:36 on Dec 24,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 10:28:36 on Dec 24,2024
# vlog -reportprogress 300 ./tb/axi_interface.sv ./tb/axi_lite_BFM.sv ./tb/make_order.sv 
# -- Compiling interface axi_lite_if
# ** Warning: ** while parsing file included at ./tb/axi_lite_BFM.sv(12)
# ** at .\tb\axi_interface.sv(11): (vlog-2275) 'axi_lite_if' already exists and will be overwritten.
# -- Compiling interface axi_lite_if
# ** Error: ./tb/axi_lite_BFM.sv(15): Invalid type 'axi_lite_if'. Please check the type of the variable 'axi'.
# ** Error: ./tb/axi_lite_BFM.sv(17): (vlog-2400) Identifier ('axi_lite_if') found where a type or type identifier is required.
# ** Error: (vlog-13069) ./tb/axi_lite_BFM.sv(17): near ")": syntax error, unexpected ')', expecting class.
# End time: 10:28:36 on Dec 24,2024, Elapsed time: 0:00:00
# Errors: 3, Warnings: 1
# ** Error: D:/modelsim/modelsim/win64/vlog failed.
# Error in macro ././sim.do line 4
# D:/modelsim/modelsim/win64/vlog failed.
#     while executing
# "vlog ./tb/*.sv"
do ./sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vmap 10.7 Lib Mapping Utility 2017.12 Dec  7 2017
# vmap work ./work 
# Modifying D:/modelsim/modelsim/win64/../modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 10:32:44 on Dec 24,2024
# vlog -reportprogress 300 ./tb/simulation_AXI_memory.v ./tb/simulation_mul.v ./tb/simulation_order_tb.v ./tb/simulation_row_cache.v ./tb/simulation_tb.v 
# -- Compiling module axi_ram
# -- Compiling module sim_mul_tb
# -- Compiling module order_tb
# -- Compiling module simulation_row_cache
# -- Compiling module conv_control_tb
# 
# Top level modules:
# 	sim_mul_tb
# 	order_tb
# 	simulation_row_cache
# 	conv_control_tb
# End time: 10:32:44 on Dec 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 10:32:44 on Dec 24,2024
# vlog -reportprogress 300 ./tb/axi_interface.sv ./tb/axi_lite_BFM.sv ./tb/make_order.sv 
# -- Compiling interface axi_lite_if
# ** Error: (vlog-13069) ./tb/axi_interface.sv(56): near ";": syntax error, unexpected ';', expecting ')' or ','.
# ** Error: ./tb/axi_interface.sv(57): 'ARESETn' already declared in this scope (axi_lite_if) with a conflicting net type.
# ** Error: ./tb/axi_interface.sv(58): 'AWADDR' already declared in this scope (axi_lite_if) with a conflicting net type.
# ** Error: ./tb/axi_interface.sv(59): 'AWVALID' already declared in this scope (axi_lite_if) with a conflicting net type.
# ** Error: ./tb/axi_interface.sv(60): 'AWREADY' already declared in this scope (axi_lite_if) with a conflicting net type.
# ** Error: ./tb/axi_interface.sv(61): 'WDATA' already declared in this scope (axi_lite_if) with a conflicting net type.
# ** Error: ./tb/axi_interface.sv(62): 'WSTRB' already declared in this scope (axi_lite_if) with a conflicting net type.
# ** Error: ./tb/axi_interface.sv(63): 'WVALID' already declared in this scope (axi_lite_if) with a conflicting net type.
# ** Error: ./tb/axi_interface.sv(64): 'WREADY' already declared in this scope (axi_lite_if) with a conflicting net type.
# ** Error: ./tb/axi_interface.sv(65): 'BRESP' already declared in this scope (axi_lite_if) with a conflicting net type.
# ** Error: ./tb/axi_interface.sv(66): 'BVALID' already declared in this scope (axi_lite_if) with a conflicting net type.
# ** Error: ./tb/axi_interface.sv(67): 'BREADY' already declared in this scope (axi_lite_if) with a conflicting net type.
# ** Error: ./tb/axi_interface.sv(68): 'ARADDR' already declared in this scope (axi_lite_if) with a conflicting net type.
# ** Error: ./tb/axi_interface.sv(69): 'ARVALID' already declared in this scope (axi_lite_if) with a conflicting net type.
# ** Error: ./tb/axi_interface.sv(70): 'ARREADY' already declared in this scope (axi_lite_if) with a conflicting net type.
# ** Error: ./tb/axi_interface.sv(71): 'RDATA' already declared in this scope (axi_lite_if) with a conflicting net type.
# ** Error: ./tb/axi_interface.sv(72): 'RRESP' already declared in this scope (axi_lite_if) with a conflicting net type.
# ** Error: ./tb/axi_interface.sv(73): 'RVALID' already declared in this scope (axi_lite_if) with a conflicting net type.
# ** Error: ./tb/axi_interface.sv(74): 'RREADY' already declared in this scope (axi_lite_if) with a conflicting net type.
# ** Error: (vlog-13069) ./tb/axi_interface.sv(75): near ")": syntax error, unexpected ')', expecting "SystemVerilog keyword 'assert' " or "SystemVerilog keyword 'assume' " or restrict .
# ** Error: (vlog-13069) ./tb/axi_lite_BFM.sv(15): near ".": syntax error, unexpected '.', expecting IDENTIFIER or '='.
# -- Compiling module make_order
# ** Error: ./tb/make_order.sv(14): Illegal use of 'automatic' for variable declaration (system_clk).
# ** Error: ./tb/make_order.sv(15): Illegal use of 'automatic' for variable declaration (rst_n).
# ** Error: ./tb/make_order.sv(16): Illegal use of 'automatic' for variable declaration (m00_axi_awaddr).
# ** Error: ./tb/make_order.sv(17): Illegal use of 'automatic' for variable declaration (m00_axi_awprot).
# ** Error: ./tb/make_order.sv(18): Illegal use of 'automatic' for variable declaration (m00_axi_awvalid).
# ** Error: ./tb/make_order.sv(19): Illegal use of 'automatic' for variable declaration (m00_axi_awready).
# ** Error: ./tb/make_order.sv(20): Illegal use of 'automatic' for variable declaration (m00_axi_wdata).
# ** Error: ./tb/make_order.sv(21): Illegal use of 'automatic' for variable declaration (m00_axi_wstrb).
# ** Error: ./tb/make_order.sv(22): Illegal use of 'automatic' for variable declaration (m00_axi_wvalid).
# ** Error: ./tb/make_order.sv(23): Illegal use of 'automatic' for variable declaration (m00_axi_wready).
# ** Error: ./tb/make_order.sv(24): Illegal use of 'automatic' for variable declaration (m00_axi_bresp).
# ** Error: ./tb/make_order.sv(25): Illegal use of 'automatic' for variable declaration (m00_axi_bvalid).
# ** Error: ./tb/make_order.sv(26): Illegal use of 'automatic' for variable declaration (m00_axi_bready).
# ** Error: ./tb/make_order.sv(27): Illegal use of 'automatic' for variable declaration (m00_axi_araddr).
# ** Error: ./tb/make_order.sv(28): Illegal use of 'automatic' for variable declaration (m00_axi_arprot).
# ** Error: ./tb/make_order.sv(29): Illegal use of 'automatic' for variable declaration (m00_axi_arvalid).
# ** Error: ./tb/make_order.sv(30): Illegal use of 'automatic' for variable declaration (m00_axi_arready).
# ** Error: ./tb/make_order.sv(31): Illegal use of 'automatic' for variable declaration (m00_axi_rdata).
# ** Error: ./tb/make_order.sv(32): Illegal use of 'automatic' for variable declaration (m00_axi_rresp).
# ** Error: ./tb/make_order.sv(33): Illegal use of 'automatic' for variable declaration (m00_axi_rvalid).
# ** Error: ./tb/make_order.sv(35): Illegal use of 'automatic' for variable declaration (m00_axi_rready).
# ** Error: ./tb/make_order.sv(62): Illegal use of 'automatic' for variable declaration (bfm).
# ** Error: (vlog-13069) ./tb/make_order.sv(62): near "(": syntax error, unexpected '(', expecting ';' or ','.
# ** Error: End of source encountered before `endif directive closing region starting at file './tb/axi_lite_BFM.sv' line 8.
# End time: 10:32:44 on Dec 24,2024, Elapsed time: 0:00:00
# Errors: 45, Warnings: 0
# ** Error: D:/modelsim/modelsim/win64/vlog failed.
# Error in macro ././sim.do line 4
# D:/modelsim/modelsim/win64/vlog failed.
#     while executing
# "vlog ./tb/*.sv"
do ./sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vmap 10.7 Lib Mapping Utility 2017.12 Dec  7 2017
# vmap work ./work 
# Modifying D:/modelsim/modelsim/win64/../modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 10:33:43 on Dec 24,2024
# vlog -reportprogress 300 ./tb/simulation_AXI_memory.v ./tb/simulation_mul.v ./tb/simulation_order_tb.v ./tb/simulation_row_cache.v ./tb/simulation_tb.v 
# -- Compiling module axi_ram
# -- Compiling module sim_mul_tb
# -- Compiling module order_tb
# -- Compiling module simulation_row_cache
# -- Compiling module conv_control_tb
# 
# Top level modules:
# 	sim_mul_tb
# 	order_tb
# 	simulation_row_cache
# 	conv_control_tb
# End time: 10:33:43 on Dec 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 10:33:44 on Dec 24,2024
# vlog -reportprogress 300 ./tb/axi_interface.sv ./tb/axi_lite_BFM.sv ./tb/make_order.sv 
# -- Compiling interface axi_lite_if
# ** Warning: ** while parsing file included at ./tb/axi_lite_BFM.sv(12)
# ** at .\tb\axi_interface.sv(11): (vlog-2275) 'axi_lite_if' already exists and will be overwritten.
# -- Compiling interface axi_lite_if
# ** Error: (vlog-13069) ./tb/axi_lite_BFM.sv(15): near ".": syntax error, unexpected '.', expecting IDENTIFIER or '='.
# ** Error: ./tb/make_order.sv(14): Illegal use of 'automatic' for variable declaration (system_clk).
# ** Error: ./tb/make_order.sv(15): Illegal use of 'automatic' for variable declaration (rst_n).
# ** Error: ./tb/make_order.sv(16): Illegal use of 'automatic' for variable declaration (m00_axi_awaddr).
# ** Error: ./tb/make_order.sv(17): Illegal use of 'automatic' for variable declaration (m00_axi_awprot).
# ** Error: ./tb/make_order.sv(18): Illegal use of 'automatic' for variable declaration (m00_axi_awvalid).
# ** Error: ./tb/make_order.sv(19): Illegal use of 'automatic' for variable declaration (m00_axi_awready).
# ** Error: ./tb/make_order.sv(20): Illegal use of 'automatic' for variable declaration (m00_axi_wdata).
# ** Error: ./tb/make_order.sv(21): Illegal use of 'automatic' for variable declaration (m00_axi_wstrb).
# ** Error: ./tb/make_order.sv(22): Illegal use of 'automatic' for variable declaration (m00_axi_wvalid).
# ** Error: ./tb/make_order.sv(23): Illegal use of 'automatic' for variable declaration (m00_axi_wready).
# ** Error: ./tb/make_order.sv(24): Illegal use of 'automatic' for variable declaration (m00_axi_bresp).
# ** Error: ./tb/make_order.sv(25): Illegal use of 'automatic' for variable declaration (m00_axi_bvalid).
# ** Error: ./tb/make_order.sv(26): Illegal use of 'automatic' for variable declaration (m00_axi_bready).
# ** Error: ./tb/make_order.sv(27): Illegal use of 'automatic' for variable declaration (m00_axi_araddr).
# ** Error: ./tb/make_order.sv(28): Illegal use of 'automatic' for variable declaration (m00_axi_arprot).
# ** Error: ./tb/make_order.sv(29): Illegal use of 'automatic' for variable declaration (m00_axi_arvalid).
# ** Error: ./tb/make_order.sv(30): Illegal use of 'automatic' for variable declaration (m00_axi_arready).
# ** Error: ./tb/make_order.sv(31): Illegal use of 'automatic' for variable declaration (m00_axi_rdata).
# ** Error: ./tb/make_order.sv(32): Illegal use of 'automatic' for variable declaration (m00_axi_rresp).
# ** Error: ./tb/make_order.sv(33): Illegal use of 'automatic' for variable declaration (m00_axi_rvalid).
# ** Error: ./tb/make_order.sv(35): Illegal use of 'automatic' for variable declaration (m00_axi_rready).
# ** Error: ./tb/make_order.sv(62): Illegal use of 'automatic' for variable declaration (bfm).
# ** Error: (vlog-13069) ./tb/make_order.sv(62): near "(": syntax error, unexpected '(', expecting ';' or ','.
# ** Error: End of source encountered before `endif directive closing region starting at file './tb/axi_lite_BFM.sv' line 8.
# End time: 10:33:44 on Dec 24,2024, Elapsed time: 0:00:00
# Errors: 25, Warnings: 1
# ** Error: D:/modelsim/modelsim/win64/vlog failed.
# Error in macro ././sim.do line 4
# D:/modelsim/modelsim/win64/vlog failed.
#     while executing
# "vlog ./tb/*.sv"
do ./sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vmap 10.7 Lib Mapping Utility 2017.12 Dec  7 2017
# vmap work ./work 
# Modifying D:/modelsim/modelsim/win64/../modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 10:34:45 on Dec 24,2024
# vlog -reportprogress 300 ./tb/simulation_AXI_memory.v ./tb/simulation_mul.v ./tb/simulation_order_tb.v ./tb/simulation_row_cache.v ./tb/simulation_tb.v 
# -- Compiling module axi_ram
# -- Compiling module sim_mul_tb
# -- Compiling module order_tb
# -- Compiling module simulation_row_cache
# -- Compiling module conv_control_tb
# 
# Top level modules:
# 	sim_mul_tb
# 	order_tb
# 	simulation_row_cache
# 	conv_control_tb
# End time: 10:34:45 on Dec 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 10:34:45 on Dec 24,2024
# vlog -reportprogress 300 ./tb/axi_interface.sv ./tb/axi_lite_BFM.sv ./tb/make_order.sv 
# -- Compiling interface axi_lite_if
# ** Warning: ** while parsing file included at ./tb/axi_lite_BFM.sv(12)
# ** at .\tb\axi_interface.sv(11): (vlog-2275) 'axi_lite_if' already exists and will be overwritten.
# -- Compiling interface axi_lite_if
# ** Error: ./tb/axi_lite_BFM.sv(15): Invalid type 'axi_lite_if'. Please check the type of the variable 'axi'.
# ** Error: (vlog-13069) ./tb/axi_lite_BFM.sv(15): near "(": syntax error, unexpected '(', expecting function or task or "SystemVerilog keyword 'pure'".
# ** Error: ./tb/make_order.sv(14): Illegal use of 'automatic' for variable declaration (system_clk).
# ** Error: ./tb/make_order.sv(15): Illegal use of 'automatic' for variable declaration (rst_n).
# ** Error: ./tb/make_order.sv(16): Illegal use of 'automatic' for variable declaration (m00_axi_awaddr).
# ** Error: ./tb/make_order.sv(17): Illegal use of 'automatic' for variable declaration (m00_axi_awprot).
# ** Error: ./tb/make_order.sv(18): Illegal use of 'automatic' for variable declaration (m00_axi_awvalid).
# ** Error: ./tb/make_order.sv(19): Illegal use of 'automatic' for variable declaration (m00_axi_awready).
# ** Error: ./tb/make_order.sv(20): Illegal use of 'automatic' for variable declaration (m00_axi_wdata).
# ** Error: ./tb/make_order.sv(21): Illegal use of 'automatic' for variable declaration (m00_axi_wstrb).
# ** Error: ./tb/make_order.sv(22): Illegal use of 'automatic' for variable declaration (m00_axi_wvalid).
# ** Error: ./tb/make_order.sv(23): Illegal use of 'automatic' for variable declaration (m00_axi_wready).
# ** Error: ./tb/make_order.sv(24): Illegal use of 'automatic' for variable declaration (m00_axi_bresp).
# ** Error: ./tb/make_order.sv(25): Illegal use of 'automatic' for variable declaration (m00_axi_bvalid).
# ** Error: ./tb/make_order.sv(26): Illegal use of 'automatic' for variable declaration (m00_axi_bready).
# ** Error: ./tb/make_order.sv(27): Illegal use of 'automatic' for variable declaration (m00_axi_araddr).
# ** Error: ./tb/make_order.sv(28): Illegal use of 'automatic' for variable declaration (m00_axi_arprot).
# ** Error: ./tb/make_order.sv(29): Illegal use of 'automatic' for variable declaration (m00_axi_arvalid).
# ** Error: ./tb/make_order.sv(30): Illegal use of 'automatic' for variable declaration (m00_axi_arready).
# ** Error: ./tb/make_order.sv(31): Illegal use of 'automatic' for variable declaration (m00_axi_rdata).
# ** Error: ./tb/make_order.sv(32): Illegal use of 'automatic' for variable declaration (m00_axi_rresp).
# ** Error: ./tb/make_order.sv(33): Illegal use of 'automatic' for variable declaration (m00_axi_rvalid).
# ** Error: ./tb/make_order.sv(35): Illegal use of 'automatic' for variable declaration (m00_axi_rready).
# ** Error: ./tb/make_order.sv(62): Illegal use of 'automatic' for variable declaration (bfm).
# ** Error: (vlog-13069) ./tb/make_order.sv(62): near "(": syntax error, unexpected '(', expecting ';' or ','.
# ** Error: (vlog-13069) ./tb/axi_lite_BFM.sv(15): near ")": syntax error, unexpected ')', expecting class.
# End time: 10:34:45 on Dec 24,2024, Elapsed time: 0:00:00
# Errors: 26, Warnings: 1
# ** Error: D:/modelsim/modelsim/win64/vlog failed.
# Error in macro ././sim.do line 4
# D:/modelsim/modelsim/win64/vlog failed.
#     while executing
# "vlog ./tb/*.sv"
do ./sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vmap 10.7 Lib Mapping Utility 2017.12 Dec  7 2017
# vmap work ./work 
# Modifying D:/modelsim/modelsim/win64/../modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 10:35:46 on Dec 24,2024
# vlog -reportprogress 300 ./tb/simulation_AXI_memory.v ./tb/simulation_mul.v ./tb/simulation_order_tb.v ./tb/simulation_row_cache.v ./tb/simulation_tb.v 
# -- Compiling module axi_ram
# -- Compiling module sim_mul_tb
# -- Compiling module order_tb
# -- Compiling module simulation_row_cache
# -- Compiling module conv_control_tb
# 
# Top level modules:
# 	sim_mul_tb
# 	order_tb
# 	simulation_row_cache
# 	conv_control_tb
# End time: 10:35:46 on Dec 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 10:35:46 on Dec 24,2024
# vlog -reportprogress 300 ./tb/axi_interface.sv ./tb/axi_lite_BFM.sv ./tb/make_order.sv 
# -- Compiling interface axi_lite_if
# ** Warning: ** while parsing file included at ./tb/axi_lite_BFM.sv(12)
# ** at .\tb\axi_interface.sv(11): (vlog-2275) 'axi_lite_if' already exists and will be overwritten.
# -- Compiling interface axi_lite_if
# ** Error: ./tb/axi_lite_BFM.sv(15): Invalid type 'axi_lite_if'. Please check the type of the variable 'axi'.
# ** Error: (vlog-13069) ./tb/axi_lite_BFM.sv(15): near "(": syntax error, unexpected '(', expecting function or task or "SystemVerilog keyword 'pure'".
# ** Error: ./tb/make_order.sv(14): Illegal use of 'automatic' for variable declaration (system_clk).
# ** Error: ./tb/make_order.sv(15): Illegal use of 'automatic' for variable declaration (rst_n).
# ** Error: ./tb/make_order.sv(16): Illegal use of 'automatic' for variable declaration (m00_axi_awaddr).
# ** Error: ./tb/make_order.sv(17): Illegal use of 'automatic' for variable declaration (m00_axi_awprot).
# ** Error: ./tb/make_order.sv(18): Illegal use of 'automatic' for variable declaration (m00_axi_awvalid).
# ** Error: ./tb/make_order.sv(19): Illegal use of 'automatic' for variable declaration (m00_axi_awready).
# ** Error: ./tb/make_order.sv(20): Illegal use of 'automatic' for variable declaration (m00_axi_wdata).
# ** Error: ./tb/make_order.sv(21): Illegal use of 'automatic' for variable declaration (m00_axi_wstrb).
# ** Error: ./tb/make_order.sv(22): Illegal use of 'automatic' for variable declaration (m00_axi_wvalid).
# ** Error: ./tb/make_order.sv(23): Illegal use of 'automatic' for variable declaration (m00_axi_wready).
# ** Error: ./tb/make_order.sv(24): Illegal use of 'automatic' for variable declaration (m00_axi_bresp).
# ** Error: ./tb/make_order.sv(25): Illegal use of 'automatic' for variable declaration (m00_axi_bvalid).
# ** Error: ./tb/make_order.sv(26): Illegal use of 'automatic' for variable declaration (m00_axi_bready).
# ** Error: ./tb/make_order.sv(27): Illegal use of 'automatic' for variable declaration (m00_axi_araddr).
# ** Error: ./tb/make_order.sv(28): Illegal use of 'automatic' for variable declaration (m00_axi_arprot).
# ** Error: ./tb/make_order.sv(29): Illegal use of 'automatic' for variable declaration (m00_axi_arvalid).
# ** Error: ./tb/make_order.sv(30): Illegal use of 'automatic' for variable declaration (m00_axi_arready).
# ** Error: ./tb/make_order.sv(31): Illegal use of 'automatic' for variable declaration (m00_axi_rdata).
# ** Error: ./tb/make_order.sv(32): Illegal use of 'automatic' for variable declaration (m00_axi_rresp).
# ** Error: ./tb/make_order.sv(33): Illegal use of 'automatic' for variable declaration (m00_axi_rvalid).
# ** Error: ./tb/make_order.sv(35): Illegal use of 'automatic' for variable declaration (m00_axi_rready).
# ** Error: ./tb/make_order.sv(62): Illegal use of 'automatic' for variable declaration (bfm).
# ** Error: (vlog-13069) ./tb/make_order.sv(62): near "(": syntax error, unexpected '(', expecting ';' or ','.
# ** Error: (vlog-13069) ./tb/axi_lite_BFM.sv(15): near ")": syntax error, unexpected ')', expecting class.
# End time: 10:35:46 on Dec 24,2024, Elapsed time: 0:00:00
# Errors: 26, Warnings: 1
# ** Error: D:/modelsim/modelsim/win64/vlog failed.
# Error in macro ././sim.do line 4
# D:/modelsim/modelsim/win64/vlog failed.
#     while executing
# "vlog ./tb/*.sv"
do ./sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vmap 10.7 Lib Mapping Utility 2017.12 Dec  7 2017
# vmap work ./work 
# Modifying D:/modelsim/modelsim/win64/../modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 10:38:20 on Dec 24,2024
# vlog -reportprogress 300 ./tb/simulation_AXI_memory.v ./tb/simulation_mul.v ./tb/simulation_order_tb.v ./tb/simulation_row_cache.v ./tb/simulation_tb.v 
# -- Compiling module axi_ram
# -- Compiling module sim_mul_tb
# -- Compiling module order_tb
# -- Compiling module simulation_row_cache
# -- Compiling module conv_control_tb
# 
# Top level modules:
# 	sim_mul_tb
# 	order_tb
# 	simulation_row_cache
# 	conv_control_tb
# End time: 10:38:20 on Dec 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 10:38:20 on Dec 24,2024
# vlog -reportprogress 300 ./tb/axi_interface.sv ./tb/axi_lite_BFM.sv ./tb/make_order.sv 
# -- Compiling interface axi_lite_if
# ** Warning: ** while parsing file included at ./tb/axi_lite_BFM.sv(12)
# ** at .\tb\axi_interface.sv(11): (vlog-2275) 'axi_lite_if' already exists and will be overwritten.
# -- Compiling interface axi_lite_if
# ** Error: ./tb/axi_lite_BFM.sv(15): Invalid type 'axi_lite_if'. Please check the type of the variable 'axi'.
# ** Error: (vlog-13069) ./tb/axi_lite_BFM.sv(15): near "(": syntax error, unexpected '(', expecting function or task or "SystemVerilog keyword 'pure'".
# ** Error: ./tb/make_order.sv(14): Illegal use of 'automatic' for variable declaration (system_clk).
# ** Error: ./tb/make_order.sv(15): Illegal use of 'automatic' for variable declaration (rst_n).
# ** Error: ./tb/make_order.sv(16): Illegal use of 'automatic' for variable declaration (m00_axi_awaddr).
# ** Error: ./tb/make_order.sv(17): Illegal use of 'automatic' for variable declaration (m00_axi_awprot).
# ** Error: ./tb/make_order.sv(18): Illegal use of 'automatic' for variable declaration (m00_axi_awvalid).
# ** Error: ./tb/make_order.sv(19): Illegal use of 'automatic' for variable declaration (m00_axi_awready).
# ** Error: ./tb/make_order.sv(20): Illegal use of 'automatic' for variable declaration (m00_axi_wdata).
# ** Error: ./tb/make_order.sv(21): Illegal use of 'automatic' for variable declaration (m00_axi_wstrb).
# ** Error: ./tb/make_order.sv(22): Illegal use of 'automatic' for variable declaration (m00_axi_wvalid).
# ** Error: ./tb/make_order.sv(23): Illegal use of 'automatic' for variable declaration (m00_axi_wready).
# ** Error: ./tb/make_order.sv(24): Illegal use of 'automatic' for variable declaration (m00_axi_bresp).
# ** Error: ./tb/make_order.sv(25): Illegal use of 'automatic' for variable declaration (m00_axi_bvalid).
# ** Error: ./tb/make_order.sv(26): Illegal use of 'automatic' for variable declaration (m00_axi_bready).
# ** Error: ./tb/make_order.sv(27): Illegal use of 'automatic' for variable declaration (m00_axi_araddr).
# ** Error: ./tb/make_order.sv(28): Illegal use of 'automatic' for variable declaration (m00_axi_arprot).
# ** Error: ./tb/make_order.sv(29): Illegal use of 'automatic' for variable declaration (m00_axi_arvalid).
# ** Error: ./tb/make_order.sv(30): Illegal use of 'automatic' for variable declaration (m00_axi_arready).
# ** Error: ./tb/make_order.sv(31): Illegal use of 'automatic' for variable declaration (m00_axi_rdata).
# ** Error: ./tb/make_order.sv(32): Illegal use of 'automatic' for variable declaration (m00_axi_rresp).
# ** Error: ./tb/make_order.sv(33): Illegal use of 'automatic' for variable declaration (m00_axi_rvalid).
# ** Error: ./tb/make_order.sv(35): Illegal use of 'automatic' for variable declaration (m00_axi_rready).
# ** Error: ./tb/make_order.sv(62): Illegal use of 'automatic' for variable declaration (bfm).
# ** Error: (vlog-13069) ./tb/make_order.sv(62): near "(": syntax error, unexpected '(', expecting ';' or ','.
# ** Error: (vlog-13069) ./tb/axi_lite_BFM.sv(15): near ")": syntax error, unexpected ')', expecting class.
# End time: 10:38:20 on Dec 24,2024, Elapsed time: 0:00:00
# Errors: 26, Warnings: 1
# ** Error: D:/modelsim/modelsim/win64/vlog failed.
# Error in macro ././sim.do line 4
# D:/modelsim/modelsim/win64/vlog failed.
#     while executing
# "vlog ./tb/*.sv"
do ./sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vmap 10.7 Lib Mapping Utility 2017.12 Dec  7 2017
# vmap work ./work 
# Modifying D:/modelsim/modelsim/win64/../modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 10:40:27 on Dec 24,2024
# vlog -reportprogress 300 ./tb/simulation_AXI_memory.v ./tb/simulation_mul.v ./tb/simulation_order_tb.v ./tb/simulation_row_cache.v ./tb/simulation_tb.v 
# -- Compiling module axi_ram
# -- Compiling module sim_mul_tb
# -- Compiling module order_tb
# -- Compiling module simulation_row_cache
# -- Compiling module conv_control_tb
# 
# Top level modules:
# 	sim_mul_tb
# 	order_tb
# 	simulation_row_cache
# 	conv_control_tb
# End time: 10:40:27 on Dec 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 10:40:27 on Dec 24,2024
# vlog -reportprogress 300 ./tb/axi_interface.sv ./tb/axi_lite_BFM.sv ./tb/make_order.sv 
# -- Compiling interface axi_lite_if
# ** Warning: ** while parsing file included at ./tb/axi_lite_BFM.sv(12)
# ** at .\tb\axi_interface.sv(11): (vlog-2275) 'axi_lite_if' already exists and will be overwritten.
# -- Compiling interface axi_lite_if
# ** Error: ./tb/axi_lite_BFM.sv(15): Invalid type 'axi_lite_if'. Please check the type of the variable 'axi'.
# ** Error: (vlog-13069) ./tb/axi_lite_BFM.sv(15): near "(": syntax error, unexpected '(', expecting function or task or "SystemVerilog keyword 'pure'".
# ** Error: ./tb/make_order.sv(14): Illegal use of 'automatic' for variable declaration (system_clk).
# ** Error: ./tb/make_order.sv(15): Illegal use of 'automatic' for variable declaration (rst_n).
# ** Error: ./tb/make_order.sv(16): Illegal use of 'automatic' for variable declaration (m00_axi_awaddr).
# ** Error: ./tb/make_order.sv(17): Illegal use of 'automatic' for variable declaration (m00_axi_awprot).
# ** Error: ./tb/make_order.sv(18): Illegal use of 'automatic' for variable declaration (m00_axi_awvalid).
# ** Error: ./tb/make_order.sv(19): Illegal use of 'automatic' for variable declaration (m00_axi_awready).
# ** Error: ./tb/make_order.sv(20): Illegal use of 'automatic' for variable declaration (m00_axi_wdata).
# ** Error: ./tb/make_order.sv(21): Illegal use of 'automatic' for variable declaration (m00_axi_wstrb).
# ** Error: ./tb/make_order.sv(22): Illegal use of 'automatic' for variable declaration (m00_axi_wvalid).
# ** Error: ./tb/make_order.sv(23): Illegal use of 'automatic' for variable declaration (m00_axi_wready).
# ** Error: ./tb/make_order.sv(24): Illegal use of 'automatic' for variable declaration (m00_axi_bresp).
# ** Error: ./tb/make_order.sv(25): Illegal use of 'automatic' for variable declaration (m00_axi_bvalid).
# ** Error: ./tb/make_order.sv(26): Illegal use of 'automatic' for variable declaration (m00_axi_bready).
# ** Error: ./tb/make_order.sv(27): Illegal use of 'automatic' for variable declaration (m00_axi_araddr).
# ** Error: ./tb/make_order.sv(28): Illegal use of 'automatic' for variable declaration (m00_axi_arprot).
# ** Error: ./tb/make_order.sv(29): Illegal use of 'automatic' for variable declaration (m00_axi_arvalid).
# ** Error: ./tb/make_order.sv(30): Illegal use of 'automatic' for variable declaration (m00_axi_arready).
# ** Error: ./tb/make_order.sv(31): Illegal use of 'automatic' for variable declaration (m00_axi_rdata).
# ** Error: ./tb/make_order.sv(32): Illegal use of 'automatic' for variable declaration (m00_axi_rresp).
# ** Error: ./tb/make_order.sv(33): Illegal use of 'automatic' for variable declaration (m00_axi_rvalid).
# ** Error: ./tb/make_order.sv(35): Illegal use of 'automatic' for variable declaration (m00_axi_rready).
# ** Error: ./tb/make_order.sv(62): Illegal use of 'automatic' for variable declaration (bfm).
# ** Error: (vlog-13069) ./tb/make_order.sv(62): near "(": syntax error, unexpected '(', expecting ';' or ','.
# ** Error: (vlog-13069) ./tb/axi_lite_BFM.sv(15): near ")": syntax error, unexpected ')', expecting class.
# End time: 10:40:27 on Dec 24,2024, Elapsed time: 0:00:00
# Errors: 26, Warnings: 1
# ** Error: D:/modelsim/modelsim/win64/vlog failed.
# Error in macro ././sim.do line 4
# D:/modelsim/modelsim/win64/vlog failed.
#     while executing
# "vlog ./tb/*.sv"
do ./sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vmap 10.7 Lib Mapping Utility 2017.12 Dec  7 2017
# vmap work ./work 
# Modifying D:/modelsim/modelsim/win64/../modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 10:41:02 on Dec 24,2024
# vlog -reportprogress 300 ./tb/simulation_AXI_memory.v ./tb/simulation_mul.v ./tb/simulation_order_tb.v ./tb/simulation_row_cache.v ./tb/simulation_tb.v 
# -- Compiling module axi_ram
# -- Compiling module sim_mul_tb
# -- Compiling module order_tb
# -- Compiling module simulation_row_cache
# -- Compiling module conv_control_tb
# 
# Top level modules:
# 	sim_mul_tb
# 	order_tb
# 	simulation_row_cache
# 	conv_control_tb
# End time: 10:41:02 on Dec 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 10:41:02 on Dec 24,2024
# vlog -reportprogress 300 ./tb/axi_interface.sv ./tb/axi_lite_BFM.sv ./tb/make_order.sv 
# -- Compiling interface axi_lite_if
# ** Warning: ** while parsing file included at ./tb/axi_lite_BFM.sv(12)
# ** at .\tb\axi_interface.sv(11): (vlog-2275) 'axi_lite_if' already exists and will be overwritten.
# -- Compiling interface axi_lite_if
# ** Error: ./tb/axi_lite_BFM.sv(15): Invalid type 'axi_lite_if'. Please check the type of the variable 'axi'.
# ** Error: (vlog-13069) ./tb/axi_lite_BFM.sv(15): near "(": syntax error, unexpected '(', expecting function or task or "SystemVerilog keyword 'pure'".
# ** Error: ./tb/make_order.sv(14): Illegal use of 'automatic' for variable declaration (system_clk).
# ** Error: ./tb/make_order.sv(15): Illegal use of 'automatic' for variable declaration (rst_n).
# ** Error: ./tb/make_order.sv(16): Illegal use of 'automatic' for variable declaration (m00_axi_awaddr).
# ** Error: ./tb/make_order.sv(17): Illegal use of 'automatic' for variable declaration (m00_axi_awprot).
# ** Error: ./tb/make_order.sv(18): Illegal use of 'automatic' for variable declaration (m00_axi_awvalid).
# ** Error: ./tb/make_order.sv(19): Illegal use of 'automatic' for variable declaration (m00_axi_awready).
# ** Error: ./tb/make_order.sv(20): Illegal use of 'automatic' for variable declaration (m00_axi_wdata).
# ** Error: ./tb/make_order.sv(21): Illegal use of 'automatic' for variable declaration (m00_axi_wstrb).
# ** Error: ./tb/make_order.sv(22): Illegal use of 'automatic' for variable declaration (m00_axi_wvalid).
# ** Error: ./tb/make_order.sv(23): Illegal use of 'automatic' for variable declaration (m00_axi_wready).
# ** Error: ./tb/make_order.sv(24): Illegal use of 'automatic' for variable declaration (m00_axi_bresp).
# ** Error: ./tb/make_order.sv(25): Illegal use of 'automatic' for variable declaration (m00_axi_bvalid).
# ** Error: ./tb/make_order.sv(26): Illegal use of 'automatic' for variable declaration (m00_axi_bready).
# ** Error: ./tb/make_order.sv(27): Illegal use of 'automatic' for variable declaration (m00_axi_araddr).
# ** Error: ./tb/make_order.sv(28): Illegal use of 'automatic' for variable declaration (m00_axi_arprot).
# ** Error: ./tb/make_order.sv(29): Illegal use of 'automatic' for variable declaration (m00_axi_arvalid).
# ** Error: ./tb/make_order.sv(30): Illegal use of 'automatic' for variable declaration (m00_axi_arready).
# ** Error: ./tb/make_order.sv(31): Illegal use of 'automatic' for variable declaration (m00_axi_rdata).
# ** Error: ./tb/make_order.sv(32): Illegal use of 'automatic' for variable declaration (m00_axi_rresp).
# ** Error: ./tb/make_order.sv(33): Illegal use of 'automatic' for variable declaration (m00_axi_rvalid).
# ** Error: ./tb/make_order.sv(35): Illegal use of 'automatic' for variable declaration (m00_axi_rready).
# ** Error: ./tb/make_order.sv(63): Illegal use of 'automatic' for variable declaration (file).
# ** Error: ./tb/make_order.sv(63): Illegal use of 'automatic' for variable declaration (status).
# ** Error: (vlog-13069) ./tb/axi_lite_BFM.sv(15): near ")": syntax error, unexpected ')', expecting class.
# End time: 10:41:03 on Dec 24,2024, Elapsed time: 0:00:01
# Errors: 26, Warnings: 1
# ** Error: D:/modelsim/modelsim/win64/vlog failed.
# Error in macro ././sim.do line 4
# D:/modelsim/modelsim/win64/vlog failed.
#     while executing
# "vlog ./tb/*.sv"
do ./sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vmap 10.7 Lib Mapping Utility 2017.12 Dec  7 2017
# vmap work ./work 
# Modifying D:/modelsim/modelsim/win64/../modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 10:43:45 on Dec 24,2024
# vlog -reportprogress 300 ./tb/simulation_AXI_memory.v ./tb/simulation_mul.v ./tb/simulation_order_tb.v ./tb/simulation_row_cache.v ./tb/simulation_tb.v 
# -- Compiling module axi_ram
# -- Compiling module sim_mul_tb
# -- Compiling module order_tb
# -- Compiling module simulation_row_cache
# -- Compiling module conv_control_tb
# 
# Top level modules:
# 	sim_mul_tb
# 	order_tb
# 	simulation_row_cache
# 	conv_control_tb
# End time: 10:43:45 on Dec 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 10:43:45 on Dec 24,2024
# vlog -reportprogress 300 ./tb/axi_interface.sv ./tb/axi_lite_BFM.sv ./tb/make_order.sv 
# -- Compiling interface axi_lite_if
# ** Error: ./tb/axi_lite_BFM.sv(14): Invalid type 'axi_lite_if'. Please check the type of the variable 'axi'.
# ** Error: (vlog-13069) ./tb/axi_lite_BFM.sv(14): near "(": syntax error, unexpected '(', expecting function or task or "SystemVerilog keyword 'pure'".
# ** Error: ./tb/make_order.sv(14): Illegal use of 'automatic' for variable declaration (system_clk).
# ** Error: ./tb/make_order.sv(15): Illegal use of 'automatic' for variable declaration (rst_n).
# ** Error: ./tb/make_order.sv(16): Illegal use of 'automatic' for variable declaration (m00_axi_awaddr).
# ** Error: ./tb/make_order.sv(17): Illegal use of 'automatic' for variable declaration (m00_axi_awprot).
# ** Error: ./tb/make_order.sv(18): Illegal use of 'automatic' for variable declaration (m00_axi_awvalid).
# ** Error: ./tb/make_order.sv(19): Illegal use of 'automatic' for variable declaration (m00_axi_awready).
# ** Error: ./tb/make_order.sv(20): Illegal use of 'automatic' for variable declaration (m00_axi_wdata).
# ** Error: ./tb/make_order.sv(21): Illegal use of 'automatic' for variable declaration (m00_axi_wstrb).
# ** Error: ./tb/make_order.sv(22): Illegal use of 'automatic' for variable declaration (m00_axi_wvalid).
# ** Error: ./tb/make_order.sv(23): Illegal use of 'automatic' for variable declaration (m00_axi_wready).
# ** Error: ./tb/make_order.sv(24): Illegal use of 'automatic' for variable declaration (m00_axi_bresp).
# ** Error: ./tb/make_order.sv(25): Illegal use of 'automatic' for variable declaration (m00_axi_bvalid).
# ** Error: ./tb/make_order.sv(26): Illegal use of 'automatic' for variable declaration (m00_axi_bready).
# ** Error: ./tb/make_order.sv(27): Illegal use of 'automatic' for variable declaration (m00_axi_araddr).
# ** Error: ./tb/make_order.sv(28): Illegal use of 'automatic' for variable declaration (m00_axi_arprot).
# ** Error: ./tb/make_order.sv(29): Illegal use of 'automatic' for variable declaration (m00_axi_arvalid).
# ** Error: ./tb/make_order.sv(30): Illegal use of 'automatic' for variable declaration (m00_axi_arready).
# ** Error: ./tb/make_order.sv(31): Illegal use of 'automatic' for variable declaration (m00_axi_rdata).
# ** Error: ./tb/make_order.sv(32): Illegal use of 'automatic' for variable declaration (m00_axi_rresp).
# ** Error: ./tb/make_order.sv(33): Illegal use of 'automatic' for variable declaration (m00_axi_rvalid).
# ** Error: ./tb/make_order.sv(35): Illegal use of 'automatic' for variable declaration (m00_axi_rready).
# ** Error: ./tb/make_order.sv(62): Illegal use of 'automatic' for variable declaration (bfm).
# ** Error: (vlog-13069) ./tb/make_order.sv(62): near "(": syntax error, unexpected '(', expecting ';' or ','.
# ** Error: (vlog-13069) ./tb/axi_lite_BFM.sv(14): near ")": syntax error, unexpected ')', expecting class.
# End time: 10:43:45 on Dec 24,2024, Elapsed time: 0:00:00
# Errors: 26, Warnings: 0
# ** Error: D:/modelsim/modelsim/win64/vlog failed.
# Error in macro ././sim.do line 4
# D:/modelsim/modelsim/win64/vlog failed.
#     while executing
# "vlog ./tb/*.sv"
do ./sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vmap 10.7 Lib Mapping Utility 2017.12 Dec  7 2017
# vmap work ./work 
# Modifying D:/modelsim/modelsim/win64/../modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 10:44:00 on Dec 24,2024
# vlog -reportprogress 300 ./tb/simulation_AXI_memory.v ./tb/simulation_mul.v ./tb/simulation_order_tb.v ./tb/simulation_row_cache.v ./tb/simulation_tb.v 
# -- Compiling module axi_ram
# -- Compiling module sim_mul_tb
# -- Compiling module order_tb
# -- Compiling module simulation_row_cache
# -- Compiling module conv_control_tb
# 
# Top level modules:
# 	sim_mul_tb
# 	order_tb
# 	simulation_row_cache
# 	conv_control_tb
# End time: 10:44:00 on Dec 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 10:44:00 on Dec 24,2024
# vlog -reportprogress 300 ./tb/axi_interface.sv ./tb/axi_lite_BFM.sv ./tb/make_order.sv 
# -- Compiling interface axi_lite_if
# ** Error: (vlog-13069) ./tb/axi_lite_BFM.sv(13): near "(": syntax error, unexpected '(', expecting implements or ';'.
# ** Error: ./tb/make_order.sv(14): Illegal use of 'automatic' for variable declaration (system_clk).
# ** Error: ./tb/make_order.sv(15): Illegal use of 'automatic' for variable declaration (rst_n).
# ** Error: ./tb/make_order.sv(16): Illegal use of 'automatic' for variable declaration (m00_axi_awaddr).
# ** Error: ./tb/make_order.sv(17): Illegal use of 'automatic' for variable declaration (m00_axi_awprot).
# ** Error: ./tb/make_order.sv(18): Illegal use of 'automatic' for variable declaration (m00_axi_awvalid).
# ** Error: ./tb/make_order.sv(19): Illegal use of 'automatic' for variable declaration (m00_axi_awready).
# ** Error: ./tb/make_order.sv(20): Illegal use of 'automatic' for variable declaration (m00_axi_wdata).
# ** Error: ./tb/make_order.sv(21): Illegal use of 'automatic' for variable declaration (m00_axi_wstrb).
# ** Error: ./tb/make_order.sv(22): Illegal use of 'automatic' for variable declaration (m00_axi_wvalid).
# ** Error: ./tb/make_order.sv(23): Illegal use of 'automatic' for variable declaration (m00_axi_wready).
# ** Error: ./tb/make_order.sv(24): Illegal use of 'automatic' for variable declaration (m00_axi_bresp).
# ** Error: ./tb/make_order.sv(25): Illegal use of 'automatic' for variable declaration (m00_axi_bvalid).
# ** Error: ./tb/make_order.sv(26): Illegal use of 'automatic' for variable declaration (m00_axi_bready).
# ** Error: ./tb/make_order.sv(27): Illegal use of 'automatic' for variable declaration (m00_axi_araddr).
# ** Error: ./tb/make_order.sv(28): Illegal use of 'automatic' for variable declaration (m00_axi_arprot).
# ** Error: ./tb/make_order.sv(29): Illegal use of 'automatic' for variable declaration (m00_axi_arvalid).
# ** Error: ./tb/make_order.sv(30): Illegal use of 'automatic' for variable declaration (m00_axi_arready).
# ** Error: ./tb/make_order.sv(31): Illegal use of 'automatic' for variable declaration (m00_axi_rdata).
# ** Error: ./tb/make_order.sv(32): Illegal use of 'automatic' for variable declaration (m00_axi_rresp).
# ** Error: ./tb/make_order.sv(33): Illegal use of 'automatic' for variable declaration (m00_axi_rvalid).
# ** Error: ./tb/make_order.sv(35): Illegal use of 'automatic' for variable declaration (m00_axi_rready).
# ** Error: ./tb/make_order.sv(62): Illegal use of 'automatic' for variable declaration (bfm).
# ** Error: (vlog-13069) ./tb/make_order.sv(62): near "(": syntax error, unexpected '(', expecting ';' or ','.
# ** Error: (vlog-13069) ./tb/axi_lite_BFM.sv(13): near ")": syntax error, unexpected ')', expecting class.
# End time: 10:44:00 on Dec 24,2024, Elapsed time: 0:00:00
# Errors: 25, Warnings: 0
# ** Error: D:/modelsim/modelsim/win64/vlog failed.
# Error in macro ././sim.do line 4
# D:/modelsim/modelsim/win64/vlog failed.
#     while executing
# "vlog ./tb/*.sv"
do ./sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vmap 10.7 Lib Mapping Utility 2017.12 Dec  7 2017
# vmap work ./work 
# Modifying D:/modelsim/modelsim/win64/../modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 10:49:30 on Dec 24,2024
# vlog -reportprogress 300 ./tb/simulation_AXI_memory.v ./tb/simulation_mul.v ./tb/simulation_order_tb.v ./tb/simulation_row_cache.v ./tb/simulation_tb.v 
# -- Compiling module axi_ram
# -- Compiling module sim_mul_tb
# -- Compiling module order_tb
# -- Compiling module simulation_row_cache
# -- Compiling module conv_control_tb
# 
# Top level modules:
# 	sim_mul_tb
# 	order_tb
# 	simulation_row_cache
# 	conv_control_tb
# End time: 10:49:30 on Dec 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 10:49:30 on Dec 24,2024
# vlog -reportprogress 300 ./tb/axi_interface.sv ./tb/axi_lite_BFM.sv ./tb/make_order.sv 
# -- Compiling interface axi_lite_if
# ** Error: (vlog-13069) ./tb/axi_lite_BFM.sv(13): near "(": syntax error, unexpected '(', expecting implements or ';'.
# ** Error: ./tb/make_order.sv(14): Illegal use of 'automatic' for variable declaration (system_clk).
# ** Error: ./tb/make_order.sv(15): Illegal use of 'automatic' for variable declaration (rst_n).
# ** Error: ./tb/make_order.sv(16): Illegal use of 'automatic' for variable declaration (m00_axi_awaddr).
# ** Error: ./tb/make_order.sv(17): Illegal use of 'automatic' for variable declaration (m00_axi_awprot).
# ** Error: ./tb/make_order.sv(18): Illegal use of 'automatic' for variable declaration (m00_axi_awvalid).
# ** Error: ./tb/make_order.sv(19): Illegal use of 'automatic' for variable declaration (m00_axi_awready).
# ** Error: ./tb/make_order.sv(20): Illegal use of 'automatic' for variable declaration (m00_axi_wdata).
# ** Error: ./tb/make_order.sv(21): Illegal use of 'automatic' for variable declaration (m00_axi_wstrb).
# ** Error: ./tb/make_order.sv(22): Illegal use of 'automatic' for variable declaration (m00_axi_wvalid).
# ** Error: ./tb/make_order.sv(23): Illegal use of 'automatic' for variable declaration (m00_axi_wready).
# ** Error: ./tb/make_order.sv(24): Illegal use of 'automatic' for variable declaration (m00_axi_bresp).
# ** Error: ./tb/make_order.sv(25): Illegal use of 'automatic' for variable declaration (m00_axi_bvalid).
# ** Error: ./tb/make_order.sv(26): Illegal use of 'automatic' for variable declaration (m00_axi_bready).
# ** Error: ./tb/make_order.sv(27): Illegal use of 'automatic' for variable declaration (m00_axi_araddr).
# ** Error: ./tb/make_order.sv(28): Illegal use of 'automatic' for variable declaration (m00_axi_arprot).
# ** Error: ./tb/make_order.sv(29): Illegal use of 'automatic' for variable declaration (m00_axi_arvalid).
# ** Error: ./tb/make_order.sv(30): Illegal use of 'automatic' for variable declaration (m00_axi_arready).
# ** Error: ./tb/make_order.sv(31): Illegal use of 'automatic' for variable declaration (m00_axi_rdata).
# ** Error: ./tb/make_order.sv(32): Illegal use of 'automatic' for variable declaration (m00_axi_rresp).
# ** Error: ./tb/make_order.sv(33): Illegal use of 'automatic' for variable declaration (m00_axi_rvalid).
# ** Error: ./tb/make_order.sv(35): Illegal use of 'automatic' for variable declaration (m00_axi_rready).
# ** Error: ./tb/make_order.sv(40): Illegal use of 'automatic' for variable declaration (bfm).
# ** Error: (vlog-13069) ./tb/axi_lite_BFM.sv(13): near ")": syntax error, unexpected ')', expecting class.
# End time: 10:49:30 on Dec 24,2024, Elapsed time: 0:00:00
# Errors: 24, Warnings: 0
# ** Error: D:/modelsim/modelsim/win64/vlog failed.
# Error in macro ././sim.do line 4
# D:/modelsim/modelsim/win64/vlog failed.
#     while executing
# "vlog ./tb/*.sv"
do ./sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vmap 10.7 Lib Mapping Utility 2017.12 Dec  7 2017
# vmap work ./work 
# Modifying D:/modelsim/modelsim/win64/../modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 10:49:42 on Dec 24,2024
# vlog -reportprogress 300 ./tb/simulation_AXI_memory.v ./tb/simulation_mul.v ./tb/simulation_order_tb.v ./tb/simulation_row_cache.v ./tb/simulation_tb.v 
# -- Compiling module axi_ram
# -- Compiling module sim_mul_tb
# -- Compiling module order_tb
# -- Compiling module simulation_row_cache
# -- Compiling module conv_control_tb
# 
# Top level modules:
# 	sim_mul_tb
# 	order_tb
# 	simulation_row_cache
# 	conv_control_tb
# End time: 10:49:42 on Dec 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 10:49:42 on Dec 24,2024
# vlog -reportprogress 300 ./tb/axi_interface.sv ./tb/axi_lite_BFM.sv ./tb/make_order.sv 
# -- Compiling interface axi_lite_if
# ** Error: ./tb/axi_lite_BFM.sv(14): Invalid type 'axi_lite_if'. Please check the type of the variable 'axi'.
# ** Error: (vlog-13069) ./tb/axi_lite_BFM.sv(14): near "(": syntax error, unexpected '(', expecting function or task or "SystemVerilog keyword 'pure'".
# ** Error: ./tb/make_order.sv(14): Illegal use of 'automatic' for variable declaration (system_clk).
# ** Error: ./tb/make_order.sv(15): Illegal use of 'automatic' for variable declaration (rst_n).
# ** Error: ./tb/make_order.sv(16): Illegal use of 'automatic' for variable declaration (m00_axi_awaddr).
# ** Error: ./tb/make_order.sv(17): Illegal use of 'automatic' for variable declaration (m00_axi_awprot).
# ** Error: ./tb/make_order.sv(18): Illegal use of 'automatic' for variable declaration (m00_axi_awvalid).
# ** Error: ./tb/make_order.sv(19): Illegal use of 'automatic' for variable declaration (m00_axi_awready).
# ** Error: ./tb/make_order.sv(20): Illegal use of 'automatic' for variable declaration (m00_axi_wdata).
# ** Error: ./tb/make_order.sv(21): Illegal use of 'automatic' for variable declaration (m00_axi_wstrb).
# ** Error: ./tb/make_order.sv(22): Illegal use of 'automatic' for variable declaration (m00_axi_wvalid).
# ** Error: ./tb/make_order.sv(23): Illegal use of 'automatic' for variable declaration (m00_axi_wready).
# ** Error: ./tb/make_order.sv(24): Illegal use of 'automatic' for variable declaration (m00_axi_bresp).
# ** Error: ./tb/make_order.sv(25): Illegal use of 'automatic' for variable declaration (m00_axi_bvalid).
# ** Error: ./tb/make_order.sv(26): Illegal use of 'automatic' for variable declaration (m00_axi_bready).
# ** Error: ./tb/make_order.sv(27): Illegal use of 'automatic' for variable declaration (m00_axi_araddr).
# ** Error: ./tb/make_order.sv(28): Illegal use of 'automatic' for variable declaration (m00_axi_arprot).
# ** Error: ./tb/make_order.sv(29): Illegal use of 'automatic' for variable declaration (m00_axi_arvalid).
# ** Error: ./tb/make_order.sv(30): Illegal use of 'automatic' for variable declaration (m00_axi_arready).
# ** Error: ./tb/make_order.sv(31): Illegal use of 'automatic' for variable declaration (m00_axi_rdata).
# ** Error: ./tb/make_order.sv(32): Illegal use of 'automatic' for variable declaration (m00_axi_rresp).
# ** Error: ./tb/make_order.sv(33): Illegal use of 'automatic' for variable declaration (m00_axi_rvalid).
# ** Error: ./tb/make_order.sv(35): Illegal use of 'automatic' for variable declaration (m00_axi_rready).
# ** Error: ./tb/make_order.sv(40): Illegal use of 'automatic' for variable declaration (bfm).
# ** Error: (vlog-13069) ./tb/axi_lite_BFM.sv(14): near ")": syntax error, unexpected ')', expecting class.
# End time: 10:49:42 on Dec 24,2024, Elapsed time: 0:00:00
# Errors: 25, Warnings: 0
# ** Error: D:/modelsim/modelsim/win64/vlog failed.
# Error in macro ././sim.do line 4
# D:/modelsim/modelsim/win64/vlog failed.
#     while executing
# "vlog ./tb/*.sv"
do ./sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vmap 10.7 Lib Mapping Utility 2017.12 Dec  7 2017
# vmap work ./work 
# Modifying D:/modelsim/modelsim/win64/../modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 10:52:46 on Dec 24,2024
# vlog -reportprogress 300 ./tb/simulation_AXI_memory.v ./tb/simulation_mul.v ./tb/simulation_order_tb.v ./tb/simulation_row_cache.v ./tb/simulation_tb.v 
# -- Compiling module axi_ram
# -- Compiling module sim_mul_tb
# -- Compiling module order_tb
# -- Compiling module simulation_row_cache
# -- Compiling module conv_control_tb
# 
# Top level modules:
# 	sim_mul_tb
# 	order_tb
# 	simulation_row_cache
# 	conv_control_tb
# End time: 10:52:46 on Dec 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 10:52:46 on Dec 24,2024
# vlog -reportprogress 300 ./tb/axi_interface.sv ./tb/axi_lite_BFM.sv ./tb/make_order.sv 
# -- Compiling interface axi_lite_if
# ** Error: ./tb/axi_lite_BFM.sv(16): (vlog-2400) Identifier ('axi_lite_if') found where a type or type identifier is required.
# ** Error: (vlog-13069) ./tb/axi_lite_BFM.sv(16): near ")": syntax error, unexpected ')', expecting class.
# End time: 10:52:46 on Dec 24,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: D:/modelsim/modelsim/win64/vlog failed.
# Error in macro ././sim.do line 4
# D:/modelsim/modelsim/win64/vlog failed.
#     while executing
# "vlog ./tb/*.sv"
do ./sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vmap 10.7 Lib Mapping Utility 2017.12 Dec  7 2017
# vmap work ./work 
# Modifying D:/modelsim/modelsim/win64/../modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 10:53:10 on Dec 24,2024
# vlog -reportprogress 300 ./tb/simulation_AXI_memory.v ./tb/simulation_mul.v ./tb/simulation_order_tb.v ./tb/simulation_row_cache.v ./tb/simulation_tb.v 
# -- Compiling module axi_ram
# -- Compiling module sim_mul_tb
# -- Compiling module order_tb
# -- Compiling module simulation_row_cache
# -- Compiling module conv_control_tb
# 
# Top level modules:
# 	sim_mul_tb
# 	order_tb
# 	simulation_row_cache
# 	conv_control_tb
# End time: 10:53:10 on Dec 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 10:53:10 on Dec 24,2024
# vlog -reportprogress 300 ./tb/axi_interface.sv ./tb/axi_lite_BFM.sv ./tb/make_order.sv 
# -- Compiling interface axi_lite_if
# -- Compiling module make_order
# ** Error: (vlog-13069) ./tb/make_order.sv(40): near "=": syntax error, unexpected '=', expecting ';'.
# End time: 10:53:10 on Dec 24,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: D:/modelsim/modelsim/win64/vlog failed.
# Error in macro ././sim.do line 4
# D:/modelsim/modelsim/win64/vlog failed.
#     while executing
# "vlog ./tb/*.sv"
do ./sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vmap 10.7 Lib Mapping Utility 2017.12 Dec  7 2017
# vmap work ./work 
# Modifying D:/modelsim/modelsim/win64/../modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 10:55:04 on Dec 24,2024
# vlog -reportprogress 300 ./tb/simulation_AXI_memory.v ./tb/simulation_mul.v ./tb/simulation_order_tb.v ./tb/simulation_row_cache.v ./tb/simulation_tb.v 
# -- Compiling module axi_ram
# -- Compiling module sim_mul_tb
# -- Compiling module order_tb
# -- Compiling module simulation_row_cache
# -- Compiling module conv_control_tb
# 
# Top level modules:
# 	sim_mul_tb
# 	order_tb
# 	simulation_row_cache
# 	conv_control_tb
# End time: 10:55:04 on Dec 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 10:55:04 on Dec 24,2024
# vlog -reportprogress 300 ./tb/axi_interface.sv ./tb/axi_lite_BFM.sv ./tb/make_order.sv 
# -- Compiling interface axi_lite_if
# -- Compiling module make_order
# ** Error: ./tb/make_order.sv(40): 'axi_lite_BFM' is an unknown type.
# Or did you omit the '()' for an instantiation?
# ** Error (suppressible): (vlog-7045) ./tb/make_order.sv(49): 'm00_axi_wvalid' is driven by more than one continuous assignment. See ./tb/make_order.sv(45).
# ** Error: ./tb/make_order.sv(69): 'bfm' is not a variable
# ** Error: ./tb/make_order.sv(69): Illegal LHS of assignment.
# ** Error: ./tb/make_order.sv(69): 'new' must be used to assign to a class or covergroup handle.
# End time: 10:55:04 on Dec 24,2024, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
# ** Error: D:/modelsim/modelsim/win64/vlog failed.
# Error in macro ././sim.do line 4
# D:/modelsim/modelsim/win64/vlog failed.
#     while executing
# "vlog ./tb/*.sv"
do ./sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vmap 10.7 Lib Mapping Utility 2017.12 Dec  7 2017
# vmap work ./work 
# Modifying D:/modelsim/modelsim/win64/../modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 10:57:20 on Dec 24,2024
# vlog -reportprogress 300 ./tb/simulation_AXI_memory.v ./tb/simulation_mul.v ./tb/simulation_order_tb.v ./tb/simulation_row_cache.v ./tb/simulation_tb.v 
# -- Compiling module axi_ram
# -- Compiling module sim_mul_tb
# -- Compiling module order_tb
# -- Compiling module simulation_row_cache
# -- Compiling module conv_control_tb
# 
# Top level modules:
# 	sim_mul_tb
# 	order_tb
# 	simulation_row_cache
# 	conv_control_tb
# End time: 10:57:20 on Dec 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 10:57:20 on Dec 24,2024
# vlog -reportprogress 300 ./tb/axi_interface.sv ./tb/axi_lite_BFM.sv ./tb/make_order.sv 
# -- Compiling interface axi_lite_if
# -- Compiling package make_order_sv_unit
# -- Compiling module make_order
# ** Error (suppressible): (vlog-7045) ./tb/make_order.sv(50): 'm00_axi_wvalid' is driven by more than one continuous assignment. See ./tb/make_order.sv(46).
# End time: 10:57:20 on Dec 24,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: D:/modelsim/modelsim/win64/vlog failed.
# Error in macro ././sim.do line 4
# D:/modelsim/modelsim/win64/vlog failed.
#     while executing
# "vlog ./tb/*.sv"
do ./sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vmap 10.7 Lib Mapping Utility 2017.12 Dec  7 2017
# vmap work ./work 
# Modifying D:/modelsim/modelsim/win64/../modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 10:58:11 on Dec 24,2024
# vlog -reportprogress 300 ./tb/simulation_AXI_memory.v ./tb/simulation_mul.v ./tb/simulation_order_tb.v ./tb/simulation_row_cache.v ./tb/simulation_tb.v 
# -- Compiling module axi_ram
# -- Compiling module sim_mul_tb
# -- Compiling module order_tb
# -- Compiling module simulation_row_cache
# -- Compiling module conv_control_tb
# 
# Top level modules:
# 	sim_mul_tb
# 	order_tb
# 	simulation_row_cache
# 	conv_control_tb
# End time: 10:58:11 on Dec 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 10:58:11 on Dec 24,2024
# vlog -reportprogress 300 ./tb/axi_interface.sv ./tb/axi_lite_BFM.sv ./tb/make_order.sv 
# -- Compiling interface axi_lite_if
# -- Compiling package make_order_sv_unit
# -- Compiling module make_order
# 
# Top level modules:
# 	make_order
# End time: 10:58:11 on Dec 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 10:58:11 on Dec 24,2024
# vlog -reportprogress 300 ../source/order/Cache_order.v ../source/order/get_order.v ../source/order/set_accelerator_reg_axi.v 
# -- Compiling module Cache_order
# -- Compiling module get_order
# -- Compiling module set_accelerator_reg_axi
# 
# Top level modules:
# 	get_order
# End time: 10:58:11 on Dec 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui -voptargs=+acc work.order_tb
# vsim -gui -voptargs="+acc" work.order_tb 
# Start time: 10:58:31 on Dec 24,2024
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.order_tb(fast)
# Loading sv_std.std
# Loading work.make_order_sv_unit(fast)
# Loading work.make_order(fast)
# Loading work.axi_lite_if(fast)
# Loading work.get_order(fast)
# Loading work.set_accelerator_reg_axi(fast)
# Loading work.Cache_order(fast)
# Loading work.axi_lite_if(fast)
# ** Warning: (vsim-3015) ./tb/simulation_order_tb.v(66): [PCDPC] - Port size (3) does not match connection size (1) for port 'order'. The port definition is at: ../source/order/get_order.v(17).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: ../source/order/get_order.v
# ** Warning: (vsim-3015) ./tb/simulation_order_tb.v(66): [PCDPC] - Port size (32) does not match connection size (1) for port 'feature_input_base_addr'. The port definition is at: ../source/order/get_order.v(18).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: ../source/order/get_order.v
# ** Warning: (vsim-3015) ./tb/simulation_order_tb.v(66): [PCDPC] - Port size (8) does not match connection size (1) for port 'feature_input_patch_num'. The port definition is at: ../source/order/get_order.v(19).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: ../source/order/get_order.v
# ** Warning: (vsim-3015) ./tb/simulation_order_tb.v(66): [PCDPC] - Port size (8) does not match connection size (1) for port 'feature_output_patch_num'. The port definition is at: ../source/order/get_order.v(20).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: ../source/order/get_order.v
# ** Warning: (vsim-3015) ./tb/simulation_order_tb.v(66): [PCDPC] - Port size (32) does not match connection size (1) for port 'feature_patch_num'. The port definition is at: ../source/order/get_order.v(22).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: ../source/order/get_order.v
# ** Warning: (vsim-3015) ./tb/simulation_order_tb.v(66): [PCDPC] - Port size (10) does not match connection size (1) for port 'row_size'. The port definition is at: ../source/order/get_order.v(23).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: ../source/order/get_order.v
# ** Warning: (vsim-3015) ./tb/simulation_order_tb.v(66): [PCDPC] - Port size (10) does not match connection size (1) for port 'col_size'. The port definition is at: ../source/order/get_order.v(24).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: ../source/order/get_order.v
# ** Warning: (vsim-3015) ./tb/simulation_order_tb.v(66): [PCDPC] - Port size (4) does not match connection size (1) for port 'weight_quant_size'. The port definition is at: ../source/order/get_order.v(25).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: ../source/order/get_order.v
# ** Warning: (vsim-3015) ./tb/simulation_order_tb.v(66): [PCDPC] - Port size (4) does not match connection size (1) for port 'fea_in_quant_size'. The port definition is at: ../source/order/get_order.v(26).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: ../source/order/get_order.v
# ** Warning: (vsim-3015) ./tb/simulation_order_tb.v(66): [PCDPC] - Port size (4) does not match connection size (1) for port 'fea_out_quant_size'. The port definition is at: ../source/order/get_order.v(27).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: ../source/order/get_order.v
# ** Warning: (vsim-3015) ./tb/simulation_order_tb.v(66): [PCDPC] - Port size (32) does not match connection size (1) for port 'return_addr'. The port definition is at: ../source/order/get_order.v(29).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: ../source/order/get_order.v
# ** Warning: (vsim-3015) ./tb/simulation_order_tb.v(66): [PCDPC] - Port size (16) does not match connection size (1) for port 'return_patch_num'. The port definition is at: ../source/order/get_order.v(30).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: ../source/order/get_order.v
# ** Warning: (vsim-3015) ./tb/simulation_order_tb.v(66): [PCDPC] - Port size (3) does not match connection size (1) for port 'padding_size'. The port definition is at: ../source/order/get_order.v(31).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: ../source/order/get_order.v
# ** Warning: (vsim-3015) ./tb/simulation_order_tb.v(66): [PCDPC] - Port size (32) does not match connection size (1) for port 'weight_data_length'. The port definition is at: ../source/order/get_order.v(32).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: ../source/order/get_order.v
# ** Warning: (vsim-3015) ./tb/simulation_order_tb.v(66): [PCDPC] - Port size (8) does not match connection size (1) for port 's00_axi_awaddr'. The port definition is at: ../source/order/get_order.v(40).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: ../source/order/get_order.v
# ** Warning: (vsim-3015) ./tb/simulation_order_tb.v(66): [PCDPC] - Port size (3) does not match connection size (1) for port 's00_axi_awprot'. The port definition is at: ../source/order/get_order.v(41).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: ../source/order/get_order.v
# ** Warning: (vsim-3015) ./tb/simulation_order_tb.v(66): [PCDPC] - Port size (32) does not match connection size (1) for port 's00_axi_wdata'. The port definition is at: ../source/order/get_order.v(44).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: ../source/order/get_order.v
# ** Warning: (vsim-3015) ./tb/simulation_order_tb.v(66): [PCDPC] - Port size (4) does not match connection size (1) for port 's00_axi_wstrb'. The port definition is at: ../source/order/get_order.v(45).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: ../source/order/get_order.v
# ** Warning: (vsim-3015) ./tb/simulation_order_tb.v(66): [PCDPC] - Port size (2) does not match connection size (1) for port 's00_axi_bresp'. The port definition is at: ../source/order/get_order.v(48).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: ../source/order/get_order.v
# ** Warning: (vsim-3015) ./tb/simulation_order_tb.v(66): [PCDPC] - Port size (8) does not match connection size (1) for port 's00_axi_araddr'. The port definition is at: ../source/order/get_order.v(51).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: ../source/order/get_order.v
# ** Warning: (vsim-3015) ./tb/simulation_order_tb.v(66): [PCDPC] - Port size (3) does not match connection size (1) for port 's00_axi_arprot'. The port definition is at: ../source/order/get_order.v(52).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: ../source/order/get_order.v
# ** Warning: (vsim-3015) ./tb/simulation_order_tb.v(66): [PCDPC] - Port size (32) does not match connection size (1) for port 's00_axi_rdata'. The port definition is at: ../source/order/get_order.v(55).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: ../source/order/get_order.v
# ** Warning: (vsim-3015) ./tb/simulation_order_tb.v(66): [PCDPC] - Port size (2) does not match connection size (1) for port 's00_axi_rresp'. The port definition is at: ../source/order/get_order.v(56).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: ../source/order/get_order.v
view -new wave
# .main_pane.wave1.interior.cs.body.pw.wf
add wave -position insertpoint sim:/order_tb/get_order_inst/Cache_order_inst/*
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.order_tb(fast)
# Loading work.make_order_sv_unit(fast)
# Loading work.make_order(fast)
# Loading work.axi_lite_if(fast)
# Loading work.get_order(fast)
# Loading work.set_accelerator_reg_axi(fast)
# Loading work.Cache_order(fast)
# Loading work.axi_lite_if(fast)
# ** Warning: (vsim-3015) ./tb/simulation_order_tb.v(66): [PCDPC] - Port size (3) does not match connection size (1) for port 'order'. The port definition is at: ../source/order/get_order.v(17).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: ../source/order/get_order.v
# ** Warning: (vsim-3015) ./tb/simulation_order_tb.v(66): [PCDPC] - Port size (32) does not match connection size (1) for port 'feature_input_base_addr'. The port definition is at: ../source/order/get_order.v(18).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: ../source/order/get_order.v
# ** Warning: (vsim-3015) ./tb/simulation_order_tb.v(66): [PCDPC] - Port size (8) does not match connection size (1) for port 'feature_input_patch_num'. The port definition is at: ../source/order/get_order.v(19).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: ../source/order/get_order.v
# ** Warning: (vsim-3015) ./tb/simulation_order_tb.v(66): [PCDPC] - Port size (8) does not match connection size (1) for port 'feature_output_patch_num'. The port definition is at: ../source/order/get_order.v(20).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: ../source/order/get_order.v
# ** Warning: (vsim-3015) ./tb/simulation_order_tb.v(66): [PCDPC] - Port size (32) does not match connection size (1) for port 'feature_patch_num'. The port definition is at: ../source/order/get_order.v(22).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: ../source/order/get_order.v
# ** Warning: (vsim-3015) ./tb/simulation_order_tb.v(66): [PCDPC] - Port size (10) does not match connection size (1) for port 'row_size'. The port definition is at: ../source/order/get_order.v(23).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: ../source/order/get_order.v
# ** Warning: (vsim-3015) ./tb/simulation_order_tb.v(66): [PCDPC] - Port size (10) does not match connection size (1) for port 'col_size'. The port definition is at: ../source/order/get_order.v(24).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: ../source/order/get_order.v
# ** Warning: (vsim-3015) ./tb/simulation_order_tb.v(66): [PCDPC] - Port size (4) does not match connection size (1) for port 'weight_quant_size'. The port definition is at: ../source/order/get_order.v(25).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: ../source/order/get_order.v
# ** Warning: (vsim-3015) ./tb/simulation_order_tb.v(66): [PCDPC] - Port size (4) does not match connection size (1) for port 'fea_in_quant_size'. The port definition is at: ../source/order/get_order.v(26).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: ../source/order/get_order.v
# ** Warning: (vsim-3015) ./tb/simulation_order_tb.v(66): [PCDPC] - Port size (4) does not match connection size (1) for port 'fea_out_quant_size'. The port definition is at: ../source/order/get_order.v(27).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: ../source/order/get_order.v
# ** Warning: (vsim-3015) ./tb/simulation_order_tb.v(66): [PCDPC] - Port size (32) does not match connection size (1) for port 'return_addr'. The port definition is at: ../source/order/get_order.v(29).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: ../source/order/get_order.v
# ** Warning: (vsim-3015) ./tb/simulation_order_tb.v(66): [PCDPC] - Port size (16) does not match connection size (1) for port 'return_patch_num'. The port definition is at: ../source/order/get_order.v(30).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: ../source/order/get_order.v
# ** Warning: (vsim-3015) ./tb/simulation_order_tb.v(66): [PCDPC] - Port size (3) does not match connection size (1) for port 'padding_size'. The port definition is at: ../source/order/get_order.v(31).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: ../source/order/get_order.v
# ** Warning: (vsim-3015) ./tb/simulation_order_tb.v(66): [PCDPC] - Port size (32) does not match connection size (1) for port 'weight_data_length'. The port definition is at: ../source/order/get_order.v(32).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: ../source/order/get_order.v
# ** Warning: (vsim-3015) ./tb/simulation_order_tb.v(66): [PCDPC] - Port size (8) does not match connection size (1) for port 's00_axi_awaddr'. The port definition is at: ../source/order/get_order.v(40).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: ../source/order/get_order.v
# ** Warning: (vsim-3015) ./tb/simulation_order_tb.v(66): [PCDPC] - Port size (3) does not match connection size (1) for port 's00_axi_awprot'. The port definition is at: ../source/order/get_order.v(41).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: ../source/order/get_order.v
# ** Warning: (vsim-3015) ./tb/simulation_order_tb.v(66): [PCDPC] - Port size (32) does not match connection size (1) for port 's00_axi_wdata'. The port definition is at: ../source/order/get_order.v(44).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: ../source/order/get_order.v
# ** Warning: (vsim-3015) ./tb/simulation_order_tb.v(66): [PCDPC] - Port size (4) does not match connection size (1) for port 's00_axi_wstrb'. The port definition is at: ../source/order/get_order.v(45).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: ../source/order/get_order.v
# ** Warning: (vsim-3015) ./tb/simulation_order_tb.v(66): [PCDPC] - Port size (2) does not match connection size (1) for port 's00_axi_bresp'. The port definition is at: ../source/order/get_order.v(48).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: ../source/order/get_order.v
# ** Warning: (vsim-3015) ./tb/simulation_order_tb.v(66): [PCDPC] - Port size (8) does not match connection size (1) for port 's00_axi_araddr'. The port definition is at: ../source/order/get_order.v(51).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: ../source/order/get_order.v
# ** Warning: (vsim-3015) ./tb/simulation_order_tb.v(66): [PCDPC] - Port size (3) does not match connection size (1) for port 's00_axi_arprot'. The port definition is at: ../source/order/get_order.v(52).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: ../source/order/get_order.v
# ** Warning: (vsim-3015) ./tb/simulation_order_tb.v(66): [PCDPC] - Port size (32) does not match connection size (1) for port 's00_axi_rdata'. The port definition is at: ../source/order/get_order.v(55).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: ../source/order/get_order.v
# ** Warning: (vsim-3015) ./tb/simulation_order_tb.v(66): [PCDPC] - Port size (2) does not match connection size (1) for port 's00_axi_rresp'. The port definition is at: ../source/order/get_order.v(56).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: ../source/order/get_order.v
run
run
view -new wave
# .main_pane.wave1.interior.cs.body.pw.wf
add wave -position insertpoint sim:/order_tb/get_order_inst/set_accelerator_reg_axi_inst/*
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.order_tb(fast)
# Loading work.make_order_sv_unit(fast)
# Loading work.make_order(fast)
# Loading work.axi_lite_if(fast)
# Loading work.get_order(fast)
# Loading work.set_accelerator_reg_axi(fast)
# Loading work.Cache_order(fast)
# Loading work.axi_lite_if(fast)
# ** Warning: (vsim-3015) ./tb/simulation_order_tb.v(66): [PCDPC] - Port size (3) does not match connection size (1) for port 'order'. The port definition is at: ../source/order/get_order.v(17).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: ../source/order/get_order.v
# ** Warning: (vsim-3015) ./tb/simulation_order_tb.v(66): [PCDPC] - Port size (32) does not match connection size (1) for port 'feature_input_base_addr'. The port definition is at: ../source/order/get_order.v(18).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: ../source/order/get_order.v
# ** Warning: (vsim-3015) ./tb/simulation_order_tb.v(66): [PCDPC] - Port size (8) does not match connection size (1) for port 'feature_input_patch_num'. The port definition is at: ../source/order/get_order.v(19).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: ../source/order/get_order.v
# ** Warning: (vsim-3015) ./tb/simulation_order_tb.v(66): [PCDPC] - Port size (8) does not match connection size (1) for port 'feature_output_patch_num'. The port definition is at: ../source/order/get_order.v(20).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: ../source/order/get_order.v
# ** Warning: (vsim-3015) ./tb/simulation_order_tb.v(66): [PCDPC] - Port size (32) does not match connection size (1) for port 'feature_patch_num'. The port definition is at: ../source/order/get_order.v(22).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: ../source/order/get_order.v
# ** Warning: (vsim-3015) ./tb/simulation_order_tb.v(66): [PCDPC] - Port size (10) does not match connection size (1) for port 'row_size'. The port definition is at: ../source/order/get_order.v(23).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: ../source/order/get_order.v
# ** Warning: (vsim-3015) ./tb/simulation_order_tb.v(66): [PCDPC] - Port size (10) does not match connection size (1) for port 'col_size'. The port definition is at: ../source/order/get_order.v(24).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: ../source/order/get_order.v
# ** Warning: (vsim-3015) ./tb/simulation_order_tb.v(66): [PCDPC] - Port size (4) does not match connection size (1) for port 'weight_quant_size'. The port definition is at: ../source/order/get_order.v(25).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: ../source/order/get_order.v
# ** Warning: (vsim-3015) ./tb/simulation_order_tb.v(66): [PCDPC] - Port size (4) does not match connection size (1) for port 'fea_in_quant_size'. The port definition is at: ../source/order/get_order.v(26).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: ../source/order/get_order.v
# ** Warning: (vsim-3015) ./tb/simulation_order_tb.v(66): [PCDPC] - Port size (4) does not match connection size (1) for port 'fea_out_quant_size'. The port definition is at: ../source/order/get_order.v(27).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: ../source/order/get_order.v
# ** Warning: (vsim-3015) ./tb/simulation_order_tb.v(66): [PCDPC] - Port size (32) does not match connection size (1) for port 'return_addr'. The port definition is at: ../source/order/get_order.v(29).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: ../source/order/get_order.v
# ** Warning: (vsim-3015) ./tb/simulation_order_tb.v(66): [PCDPC] - Port size (16) does not match connection size (1) for port 'return_patch_num'. The port definition is at: ../source/order/get_order.v(30).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: ../source/order/get_order.v
# ** Warning: (vsim-3015) ./tb/simulation_order_tb.v(66): [PCDPC] - Port size (3) does not match connection size (1) for port 'padding_size'. The port definition is at: ../source/order/get_order.v(31).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: ../source/order/get_order.v
# ** Warning: (vsim-3015) ./tb/simulation_order_tb.v(66): [PCDPC] - Port size (32) does not match connection size (1) for port 'weight_data_length'. The port definition is at: ../source/order/get_order.v(32).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: ../source/order/get_order.v
# ** Warning: (vsim-3015) ./tb/simulation_order_tb.v(66): [PCDPC] - Port size (8) does not match connection size (1) for port 's00_axi_awaddr'. The port definition is at: ../source/order/get_order.v(40).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: ../source/order/get_order.v
# ** Warning: (vsim-3015) ./tb/simulation_order_tb.v(66): [PCDPC] - Port size (3) does not match connection size (1) for port 's00_axi_awprot'. The port definition is at: ../source/order/get_order.v(41).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: ../source/order/get_order.v
# ** Warning: (vsim-3015) ./tb/simulation_order_tb.v(66): [PCDPC] - Port size (32) does not match connection size (1) for port 's00_axi_wdata'. The port definition is at: ../source/order/get_order.v(44).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: ../source/order/get_order.v
# ** Warning: (vsim-3015) ./tb/simulation_order_tb.v(66): [PCDPC] - Port size (4) does not match connection size (1) for port 's00_axi_wstrb'. The port definition is at: ../source/order/get_order.v(45).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: ../source/order/get_order.v
# ** Warning: (vsim-3015) ./tb/simulation_order_tb.v(66): [PCDPC] - Port size (2) does not match connection size (1) for port 's00_axi_bresp'. The port definition is at: ../source/order/get_order.v(48).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: ../source/order/get_order.v
# ** Warning: (vsim-3015) ./tb/simulation_order_tb.v(66): [PCDPC] - Port size (8) does not match connection size (1) for port 's00_axi_araddr'. The port definition is at: ../source/order/get_order.v(51).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: ../source/order/get_order.v
# ** Warning: (vsim-3015) ./tb/simulation_order_tb.v(66): [PCDPC] - Port size (3) does not match connection size (1) for port 's00_axi_arprot'. The port definition is at: ../source/order/get_order.v(52).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: ../source/order/get_order.v
# ** Warning: (vsim-3015) ./tb/simulation_order_tb.v(66): [PCDPC] - Port size (32) does not match connection size (1) for port 's00_axi_rdata'. The port definition is at: ../source/order/get_order.v(55).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: ../source/order/get_order.v
# ** Warning: (vsim-3015) ./tb/simulation_order_tb.v(66): [PCDPC] - Port size (2) does not match connection size (1) for port 's00_axi_rresp'. The port definition is at: ../source/order/get_order.v(56).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: ../source/order/get_order.v
run
view -new wave
# .main_pane.wave1.interior.cs.body.pw.wf
add wave -position insertpoint sim:/order_tb/*
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.order_tb(fast)
# Loading work.make_order_sv_unit(fast)
# Loading work.make_order(fast)
# Loading work.axi_lite_if(fast)
# Loading work.get_order(fast)
# Loading work.set_accelerator_reg_axi(fast)
# Loading work.Cache_order(fast)
# Loading work.axi_lite_if(fast)
# ** Warning: (vsim-3015) ./tb/simulation_order_tb.v(66): [PCDPC] - Port size (3) does not match connection size (1) for port 'order'. The port definition is at: ../source/order/get_order.v(17).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: ../source/order/get_order.v
# ** Warning: (vsim-3015) ./tb/simulation_order_tb.v(66): [PCDPC] - Port size (32) does not match connection size (1) for port 'feature_input_base_addr'. The port definition is at: ../source/order/get_order.v(18).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: ../source/order/get_order.v
# ** Warning: (vsim-3015) ./tb/simulation_order_tb.v(66): [PCDPC] - Port size (8) does not match connection size (1) for port 'feature_input_patch_num'. The port definition is at: ../source/order/get_order.v(19).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: ../source/order/get_order.v
# ** Warning: (vsim-3015) ./tb/simulation_order_tb.v(66): [PCDPC] - Port size (8) does not match connection size (1) for port 'feature_output_patch_num'. The port definition is at: ../source/order/get_order.v(20).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: ../source/order/get_order.v
# ** Warning: (vsim-3015) ./tb/simulation_order_tb.v(66): [PCDPC] - Port size (32) does not match connection size (1) for port 'feature_patch_num'. The port definition is at: ../source/order/get_order.v(22).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: ../source/order/get_order.v
# ** Warning: (vsim-3015) ./tb/simulation_order_tb.v(66): [PCDPC] - Port size (10) does not match connection size (1) for port 'row_size'. The port definition is at: ../source/order/get_order.v(23).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: ../source/order/get_order.v
# ** Warning: (vsim-3015) ./tb/simulation_order_tb.v(66): [PCDPC] - Port size (10) does not match connection size (1) for port 'col_size'. The port definition is at: ../source/order/get_order.v(24).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: ../source/order/get_order.v
# ** Warning: (vsim-3015) ./tb/simulation_order_tb.v(66): [PCDPC] - Port size (4) does not match connection size (1) for port 'weight_quant_size'. The port definition is at: ../source/order/get_order.v(25).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: ../source/order/get_order.v
# ** Warning: (vsim-3015) ./tb/simulation_order_tb.v(66): [PCDPC] - Port size (4) does not match connection size (1) for port 'fea_in_quant_size'. The port definition is at: ../source/order/get_order.v(26).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: ../source/order/get_order.v
# ** Warning: (vsim-3015) ./tb/simulation_order_tb.v(66): [PCDPC] - Port size (4) does not match connection size (1) for port 'fea_out_quant_size'. The port definition is at: ../source/order/get_order.v(27).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: ../source/order/get_order.v
# ** Warning: (vsim-3015) ./tb/simulation_order_tb.v(66): [PCDPC] - Port size (32) does not match connection size (1) for port 'return_addr'. The port definition is at: ../source/order/get_order.v(29).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: ../source/order/get_order.v
# ** Warning: (vsim-3015) ./tb/simulation_order_tb.v(66): [PCDPC] - Port size (16) does not match connection size (1) for port 'return_patch_num'. The port definition is at: ../source/order/get_order.v(30).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: ../source/order/get_order.v
# ** Warning: (vsim-3015) ./tb/simulation_order_tb.v(66): [PCDPC] - Port size (3) does not match connection size (1) for port 'padding_size'. The port definition is at: ../source/order/get_order.v(31).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: ../source/order/get_order.v
# ** Warning: (vsim-3015) ./tb/simulation_order_tb.v(66): [PCDPC] - Port size (32) does not match connection size (1) for port 'weight_data_length'. The port definition is at: ../source/order/get_order.v(32).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: ../source/order/get_order.v
# ** Warning: (vsim-3015) ./tb/simulation_order_tb.v(66): [PCDPC] - Port size (8) does not match connection size (1) for port 's00_axi_awaddr'. The port definition is at: ../source/order/get_order.v(40).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: ../source/order/get_order.v
# ** Warning: (vsim-3015) ./tb/simulation_order_tb.v(66): [PCDPC] - Port size (3) does not match connection size (1) for port 's00_axi_awprot'. The port definition is at: ../source/order/get_order.v(41).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: ../source/order/get_order.v
# ** Warning: (vsim-3015) ./tb/simulation_order_tb.v(66): [PCDPC] - Port size (32) does not match connection size (1) for port 's00_axi_wdata'. The port definition is at: ../source/order/get_order.v(44).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: ../source/order/get_order.v
# ** Warning: (vsim-3015) ./tb/simulation_order_tb.v(66): [PCDPC] - Port size (4) does not match connection size (1) for port 's00_axi_wstrb'. The port definition is at: ../source/order/get_order.v(45).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: ../source/order/get_order.v
# ** Warning: (vsim-3015) ./tb/simulation_order_tb.v(66): [PCDPC] - Port size (2) does not match connection size (1) for port 's00_axi_bresp'. The port definition is at: ../source/order/get_order.v(48).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: ../source/order/get_order.v
# ** Warning: (vsim-3015) ./tb/simulation_order_tb.v(66): [PCDPC] - Port size (8) does not match connection size (1) for port 's00_axi_araddr'. The port definition is at: ../source/order/get_order.v(51).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: ../source/order/get_order.v
# ** Warning: (vsim-3015) ./tb/simulation_order_tb.v(66): [PCDPC] - Port size (3) does not match connection size (1) for port 's00_axi_arprot'. The port definition is at: ../source/order/get_order.v(52).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: ../source/order/get_order.v
# ** Warning: (vsim-3015) ./tb/simulation_order_tb.v(66): [PCDPC] - Port size (32) does not match connection size (1) for port 's00_axi_rdata'. The port definition is at: ../source/order/get_order.v(55).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: ../source/order/get_order.v
# ** Warning: (vsim-3015) ./tb/simulation_order_tb.v(66): [PCDPC] - Port size (2) does not match connection size (1) for port 's00_axi_rresp'. The port definition is at: ../source/order/get_order.v(56).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: ../source/order/get_order.v
run
vlog -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 11:01:52 on Dec 24,2024
# vlog -reportprogress 300 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v 
# -- Compiling module order_tb
# 
# Top level modules:
# 	order_tb
# End time: 11:01:52 on Dec 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.order_tb(fast)
# Loading sv_std.std
# Loading work.make_order_sv_unit(fast)
# Loading work.make_order(fast)
# Loading work.axi_lite_if(fast)
# Loading work.get_order(fast)
# Loading work.set_accelerator_reg_axi(fast)
# Loading work.Cache_order(fast)
# Loading work.axi_lite_if(fast)
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (3) does not match connection size (1) for port 'order'. The port definition is at: ../source/order/get_order.v(17).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: ../source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (32) does not match connection size (1) for port 'feature_input_base_addr'. The port definition is at: ../source/order/get_order.v(18).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: ../source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (8) does not match connection size (1) for port 'feature_input_patch_num'. The port definition is at: ../source/order/get_order.v(19).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: ../source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (8) does not match connection size (1) for port 'feature_output_patch_num'. The port definition is at: ../source/order/get_order.v(20).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: ../source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (32) does not match connection size (1) for port 'feature_patch_num'. The port definition is at: ../source/order/get_order.v(22).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: ../source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (10) does not match connection size (1) for port 'row_size'. The port definition is at: ../source/order/get_order.v(23).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: ../source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (10) does not match connection size (1) for port 'col_size'. The port definition is at: ../source/order/get_order.v(24).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: ../source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (4) does not match connection size (1) for port 'weight_quant_size'. The port definition is at: ../source/order/get_order.v(25).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: ../source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (4) does not match connection size (1) for port 'fea_in_quant_size'. The port definition is at: ../source/order/get_order.v(26).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: ../source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (4) does not match connection size (1) for port 'fea_out_quant_size'. The port definition is at: ../source/order/get_order.v(27).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: ../source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (32) does not match connection size (1) for port 'return_addr'. The port definition is at: ../source/order/get_order.v(29).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: ../source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (16) does not match connection size (1) for port 'return_patch_num'. The port definition is at: ../source/order/get_order.v(30).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: ../source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (3) does not match connection size (1) for port 'padding_size'. The port definition is at: ../source/order/get_order.v(31).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: ../source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (32) does not match connection size (1) for port 'weight_data_length'. The port definition is at: ../source/order/get_order.v(32).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: ../source/order/get_order.v
# Warning in wave window restart: (vish-4014) No objects found matching '/order_tb/s00_axi_awaddr'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/order_tb/s00_axi_awprot'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/order_tb/s00_axi_awvalid'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/order_tb/s00_axi_awready'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/order_tb/s00_axi_wdata'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/order_tb/s00_axi_wstrb'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/order_tb/s00_axi_wvalid'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/order_tb/s00_axi_wready'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/order_tb/s00_axi_bresp'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/order_tb/s00_axi_bvalid'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/order_tb/s00_axi_bready'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/order_tb/s00_axi_araddr'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/order_tb/s00_axi_arprot'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/order_tb/s00_axi_arvalid'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/order_tb/s00_axi_arready'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/order_tb/s00_axi_rdata'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/order_tb/s00_axi_rresp'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/order_tb/s00_axi_rvalid'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/order_tb/s00_axi_rready'. 
run
vlog -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/axi_lite_BFM.sv
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 11:06:44 on Dec 24,2024
# vlog -reportprogress 300 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/axi_lite_BFM.sv 
# ** Warning: F:/FPGA/accelerator_core/sim/tb/axi_lite_BFM.sv(13): (vlog-13233) Design unit "axi_lite_BFM_sv_unit" already exists and will be overwritten. Overwriting SystemVerilog $unit with different source files.
# 
# Top level modules:
# 	--none--
# End time: 11:06:44 on Dec 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.order_tb(fast)
# Loading work.make_order_sv_unit(fast)
# Loading work.make_order(fast)
# Loading work.axi_lite_if(fast)
# Loading work.get_order(fast)
# Loading work.set_accelerator_reg_axi(fast)
# Loading work.Cache_order(fast)
# Loading work.axi_lite_if(fast)
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (3) does not match connection size (1) for port 'order'. The port definition is at: ../source/order/get_order.v(17).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: ../source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (32) does not match connection size (1) for port 'feature_input_base_addr'. The port definition is at: ../source/order/get_order.v(18).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: ../source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (8) does not match connection size (1) for port 'feature_input_patch_num'. The port definition is at: ../source/order/get_order.v(19).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: ../source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (8) does not match connection size (1) for port 'feature_output_patch_num'. The port definition is at: ../source/order/get_order.v(20).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: ../source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (32) does not match connection size (1) for port 'feature_patch_num'. The port definition is at: ../source/order/get_order.v(22).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: ../source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (10) does not match connection size (1) for port 'row_size'. The port definition is at: ../source/order/get_order.v(23).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: ../source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (10) does not match connection size (1) for port 'col_size'. The port definition is at: ../source/order/get_order.v(24).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: ../source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (4) does not match connection size (1) for port 'weight_quant_size'. The port definition is at: ../source/order/get_order.v(25).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: ../source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (4) does not match connection size (1) for port 'fea_in_quant_size'. The port definition is at: ../source/order/get_order.v(26).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: ../source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (4) does not match connection size (1) for port 'fea_out_quant_size'. The port definition is at: ../source/order/get_order.v(27).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: ../source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (32) does not match connection size (1) for port 'return_addr'. The port definition is at: ../source/order/get_order.v(29).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: ../source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (16) does not match connection size (1) for port 'return_patch_num'. The port definition is at: ../source/order/get_order.v(30).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: ../source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (3) does not match connection size (1) for port 'padding_size'. The port definition is at: ../source/order/get_order.v(31).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: ../source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (32) does not match connection size (1) for port 'weight_data_length'. The port definition is at: ../source/order/get_order.v(32).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: ../source/order/get_order.v
run
vlog -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/axi_lite_BFM.sv
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 11:07:01 on Dec 24,2024
# vlog -reportprogress 300 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/axi_lite_BFM.sv 
# 
# Top level modules:
# 	--none--
# End time: 11:07:01 on Dec 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/simulation_AXI_memory.v
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 11:07:01 on Dec 24,2024
# vlog -reportprogress 300 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/simulation_AXI_memory.v 
# -- Compiling module axi_ram
# 
# Top level modules:
# 	axi_ram
# End time: 11:07:01 on Dec 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/source/order/Cache_order.v
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 11:07:01 on Dec 24,2024
# vlog -reportprogress 300 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/source/order/Cache_order.v 
# -- Compiling module Cache_order
# 
# Top level modules:
# 	Cache_order
# End time: 11:07:01 on Dec 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/simulation_tb.v
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 11:07:01 on Dec 24,2024
# vlog -reportprogress 300 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/simulation_tb.v 
# -- Compiling module conv_control_tb
# 
# Top level modules:
# 	conv_control_tb
# End time: 11:07:01 on Dec 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/source/order/get_order.v
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 11:07:01 on Dec 24,2024
# vlog -reportprogress 300 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/source/order/get_order.v 
# -- Compiling module get_order
# 
# Top level modules:
# 	get_order
# End time: 11:07:01 on Dec 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/make_order.sv
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 11:07:01 on Dec 24,2024
# vlog -reportprogress 300 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/make_order.sv 
# ** Warning: F:\FPGA\accelerator_core\sim\tb\axi_lite_BFM.sv(13): (vlog-13233) Design unit "make_order_sv_unit" already exists and will be overwritten. Overwriting SystemVerilog $unit with different source files.
# -- Compiling package make_order_sv_unit
# -- Compiling module make_order
# 
# Top level modules:
# 	make_order
# End time: 11:07:01 on Dec 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vlog -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/axi_lite_BFM.sv
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 11:07:01 on Dec 24,2024
# vlog -reportprogress 300 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/axi_lite_BFM.sv 
# 
# Top level modules:
# 	--none--
# End time: 11:07:01 on Dec 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 11:07:01 on Dec 24,2024
# vlog -reportprogress 300 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v 
# -- Compiling module order_tb
# 
# Top level modules:
# 	order_tb
# End time: 11:07:02 on Dec 24,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/source/order/set_accelerator_reg_axi.v
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 11:07:02 on Dec 24,2024
# vlog -reportprogress 300 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/source/order/set_accelerator_reg_axi.v 
# -- Compiling module set_accelerator_reg_axi
# 
# Top level modules:
# 	set_accelerator_reg_axi
# End time: 11:07:02 on Dec 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/simulation_mul.v
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 11:07:02 on Dec 24,2024
# vlog -reportprogress 300 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/simulation_mul.v 
# -- Compiling module sim_mul_tb
# 
# Top level modules:
# 	sim_mul_tb
# End time: 11:07:02 on Dec 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/simulation_row_cache.v
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 11:07:02 on Dec 24,2024
# vlog -reportprogress 300 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/simulation_row_cache.v 
# -- Compiling module simulation_row_cache
# 
# Top level modules:
# 	simulation_row_cache
# End time: 11:07:02 on Dec 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.order_tb(fast)
# Loading sv_std.std
# Loading work.make_order_sv_unit(fast)
# Loading work.make_order(fast)
# Loading work.axi_lite_if(fast)
# Loading work.get_order(fast)
# Loading work.set_accelerator_reg_axi(fast)
# Loading work.Cache_order(fast)
# Loading work.axi_lite_if(fast)
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (3) does not match connection size (1) for port 'order'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(17).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (32) does not match connection size (1) for port 'feature_input_base_addr'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(18).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (8) does not match connection size (1) for port 'feature_input_patch_num'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(19).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (8) does not match connection size (1) for port 'feature_output_patch_num'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(20).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (32) does not match connection size (1) for port 'feature_patch_num'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(22).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (10) does not match connection size (1) for port 'row_size'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(23).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (10) does not match connection size (1) for port 'col_size'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(24).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (4) does not match connection size (1) for port 'weight_quant_size'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(25).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (4) does not match connection size (1) for port 'fea_in_quant_size'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(26).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (4) does not match connection size (1) for port 'fea_out_quant_size'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(27).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (32) does not match connection size (1) for port 'return_addr'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(29).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (16) does not match connection size (1) for port 'return_patch_num'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(30).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (3) does not match connection size (1) for port 'padding_size'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(31).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (32) does not match connection size (1) for port 'weight_data_length'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(32).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
run
vlog -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/axi_lite_BFM.sv
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 11:08:00 on Dec 24,2024
# vlog -reportprogress 300 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/axi_lite_BFM.sv 
# 
# Top level modules:
# 	--none--
# End time: 11:08:00 on Dec 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.order_tb(fast)
# Loading work.make_order_sv_unit(fast)
# Loading work.make_order(fast)
# Loading work.axi_lite_if(fast)
# Loading work.get_order(fast)
# Loading work.set_accelerator_reg_axi(fast)
# Loading work.Cache_order(fast)
# Loading work.axi_lite_if(fast)
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (3) does not match connection size (1) for port 'order'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(17).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (32) does not match connection size (1) for port 'feature_input_base_addr'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(18).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (8) does not match connection size (1) for port 'feature_input_patch_num'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(19).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (8) does not match connection size (1) for port 'feature_output_patch_num'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(20).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (32) does not match connection size (1) for port 'feature_patch_num'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(22).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (10) does not match connection size (1) for port 'row_size'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(23).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (10) does not match connection size (1) for port 'col_size'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(24).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (4) does not match connection size (1) for port 'weight_quant_size'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(25).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (4) does not match connection size (1) for port 'fea_in_quant_size'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(26).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (4) does not match connection size (1) for port 'fea_out_quant_size'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(27).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (32) does not match connection size (1) for port 'return_addr'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(29).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (16) does not match connection size (1) for port 'return_patch_num'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(30).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (3) does not match connection size (1) for port 'padding_size'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(31).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (32) does not match connection size (1) for port 'weight_data_length'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(32).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
run
view -new wave
# .main_pane.wave2.interior.cs.body.pw.wf
add wave -position insertpoint sim:/order_tb/make_order_inst/*
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.order_tb(fast)
# Loading work.make_order_sv_unit(fast)
# Loading work.make_order(fast)
# Loading work.axi_lite_if(fast)
# Loading work.get_order(fast)
# Loading work.set_accelerator_reg_axi(fast)
# Loading work.Cache_order(fast)
# Loading work.axi_lite_if(fast)
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (3) does not match connection size (1) for port 'order'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(17).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (32) does not match connection size (1) for port 'feature_input_base_addr'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(18).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (8) does not match connection size (1) for port 'feature_input_patch_num'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(19).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (8) does not match connection size (1) for port 'feature_output_patch_num'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(20).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (32) does not match connection size (1) for port 'feature_patch_num'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(22).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (10) does not match connection size (1) for port 'row_size'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(23).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (10) does not match connection size (1) for port 'col_size'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(24).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (4) does not match connection size (1) for port 'weight_quant_size'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(25).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (4) does not match connection size (1) for port 'fea_in_quant_size'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(26).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (4) does not match connection size (1) for port 'fea_out_quant_size'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(27).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (32) does not match connection size (1) for port 'return_addr'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(29).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (16) does not match connection size (1) for port 'return_patch_num'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(30).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (3) does not match connection size (1) for port 'padding_size'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(31).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (32) does not match connection size (1) for port 'weight_data_length'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(32).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
run
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.order_tb(fast)
# Loading work.make_order_sv_unit(fast)
# Loading work.make_order(fast)
# Loading work.axi_lite_if(fast)
# Loading work.get_order(fast)
# Loading work.set_accelerator_reg_axi(fast)
# Loading work.Cache_order(fast)
# Loading work.axi_lite_if(fast)
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (3) does not match connection size (1) for port 'order'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(17).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (32) does not match connection size (1) for port 'feature_input_base_addr'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(18).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (8) does not match connection size (1) for port 'feature_input_patch_num'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(19).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (8) does not match connection size (1) for port 'feature_output_patch_num'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(20).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (32) does not match connection size (1) for port 'feature_patch_num'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(22).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (10) does not match connection size (1) for port 'row_size'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(23).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (10) does not match connection size (1) for port 'col_size'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(24).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (4) does not match connection size (1) for port 'weight_quant_size'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(25).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (4) does not match connection size (1) for port 'fea_in_quant_size'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(26).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (4) does not match connection size (1) for port 'fea_out_quant_size'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(27).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (32) does not match connection size (1) for port 'return_addr'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(29).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (16) does not match connection size (1) for port 'return_patch_num'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(30).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (3) does not match connection size (1) for port 'padding_size'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(31).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (32) does not match connection size (1) for port 'weight_data_length'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(32).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
run
vlog -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/axi_lite_BFM.sv
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 11:12:56 on Dec 24,2024
# vlog -reportprogress 300 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/axi_lite_BFM.sv 
# 
# Top level modules:
# 	--none--
# End time: 11:12:56 on Dec 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/simulation_AXI_memory.v
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 11:12:56 on Dec 24,2024
# vlog -reportprogress 300 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/simulation_AXI_memory.v 
# -- Compiling module axi_ram
# 
# Top level modules:
# 	axi_ram
# End time: 11:12:56 on Dec 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/source/order/Cache_order.v
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 11:12:56 on Dec 24,2024
# vlog -reportprogress 300 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/source/order/Cache_order.v 
# -- Compiling module Cache_order
# 
# Top level modules:
# 	Cache_order
# End time: 11:12:56 on Dec 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/simulation_tb.v
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 11:12:56 on Dec 24,2024
# vlog -reportprogress 300 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/simulation_tb.v 
# -- Compiling module conv_control_tb
# 
# Top level modules:
# 	conv_control_tb
# End time: 11:12:56 on Dec 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/source/order/get_order.v
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 11:12:56 on Dec 24,2024
# vlog -reportprogress 300 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/source/order/get_order.v 
# -- Compiling module get_order
# 
# Top level modules:
# 	get_order
# End time: 11:12:56 on Dec 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/make_order.sv
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 11:12:56 on Dec 24,2024
# vlog -reportprogress 300 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/make_order.sv 
# -- Compiling package make_order_sv_unit
# -- Compiling module make_order
# 
# Top level modules:
# 	make_order
# End time: 11:12:57 on Dec 24,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/make_order.sv
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 11:12:57 on Dec 24,2024
# vlog -reportprogress 300 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/make_order.sv 
# -- Compiling package make_order_sv_unit
# -- Compiling module make_order
# 
# Top level modules:
# 	make_order
# End time: 11:12:57 on Dec 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 11:12:57 on Dec 24,2024
# vlog -reportprogress 300 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v 
# -- Compiling module order_tb
# 
# Top level modules:
# 	order_tb
# End time: 11:12:57 on Dec 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/source/order/set_accelerator_reg_axi.v
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 11:12:57 on Dec 24,2024
# vlog -reportprogress 300 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/source/order/set_accelerator_reg_axi.v 
# -- Compiling module set_accelerator_reg_axi
# 
# Top level modules:
# 	set_accelerator_reg_axi
# End time: 11:12:57 on Dec 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/simulation_mul.v
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 11:12:57 on Dec 24,2024
# vlog -reportprogress 300 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/simulation_mul.v 
# -- Compiling module sim_mul_tb
# 
# Top level modules:
# 	sim_mul_tb
# End time: 11:12:57 on Dec 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/simulation_row_cache.v
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 11:12:57 on Dec 24,2024
# vlog -reportprogress 300 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/simulation_row_cache.v 
# -- Compiling module simulation_row_cache
# 
# Top level modules:
# 	simulation_row_cache
# End time: 11:12:57 on Dec 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.order_tb(fast)
# Loading sv_std.std
# Loading work.make_order_sv_unit(fast)
# Loading work.make_order(fast)
# Loading work.axi_lite_if(fast)
# Loading work.get_order(fast)
# Loading work.set_accelerator_reg_axi(fast)
# Loading work.Cache_order(fast)
# Loading work.axi_lite_if(fast)
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (3) does not match connection size (1) for port 'order'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(17).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (32) does not match connection size (1) for port 'feature_input_base_addr'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(18).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (8) does not match connection size (1) for port 'feature_input_patch_num'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(19).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (8) does not match connection size (1) for port 'feature_output_patch_num'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(20).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (32) does not match connection size (1) for port 'feature_patch_num'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(22).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (10) does not match connection size (1) for port 'row_size'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(23).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (10) does not match connection size (1) for port 'col_size'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(24).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (4) does not match connection size (1) for port 'weight_quant_size'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(25).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (4) does not match connection size (1) for port 'fea_in_quant_size'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(26).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (4) does not match connection size (1) for port 'fea_out_quant_size'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(27).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (32) does not match connection size (1) for port 'return_addr'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(29).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (16) does not match connection size (1) for port 'return_patch_num'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(30).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (3) does not match connection size (1) for port 'padding_size'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(31).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (32) does not match connection size (1) for port 'weight_data_length'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(32).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
run
vlog -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/axi_lite_BFM.sv
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 11:14:39 on Dec 24,2024
# vlog -reportprogress 300 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/axi_lite_BFM.sv 
# 
# Top level modules:
# 	--none--
# End time: 11:14:39 on Dec 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/simulation_AXI_memory.v
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 11:14:39 on Dec 24,2024
# vlog -reportprogress 300 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/simulation_AXI_memory.v 
# -- Compiling module axi_ram
# 
# Top level modules:
# 	axi_ram
# End time: 11:14:39 on Dec 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/source/order/Cache_order.v
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 11:14:39 on Dec 24,2024
# vlog -reportprogress 300 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/source/order/Cache_order.v 
# -- Compiling module Cache_order
# 
# Top level modules:
# 	Cache_order
# End time: 11:14:39 on Dec 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/simulation_tb.v
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 11:14:39 on Dec 24,2024
# vlog -reportprogress 300 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/simulation_tb.v 
# -- Compiling module conv_control_tb
# 
# Top level modules:
# 	conv_control_tb
# End time: 11:14:40 on Dec 24,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/source/order/get_order.v
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 11:14:40 on Dec 24,2024
# vlog -reportprogress 300 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/source/order/get_order.v 
# -- Compiling module get_order
# 
# Top level modules:
# 	get_order
# End time: 11:14:40 on Dec 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/make_order.sv
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 11:14:40 on Dec 24,2024
# vlog -reportprogress 300 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/make_order.sv 
# -- Compiling package make_order_sv_unit
# -- Compiling module make_order
# 
# Top level modules:
# 	make_order
# End time: 11:14:40 on Dec 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/make_order.sv
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 11:14:40 on Dec 24,2024
# vlog -reportprogress 300 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/make_order.sv 
# -- Compiling package make_order_sv_unit
# -- Compiling module make_order
# 
# Top level modules:
# 	make_order
# End time: 11:14:40 on Dec 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 11:14:40 on Dec 24,2024
# vlog -reportprogress 300 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v 
# -- Compiling module order_tb
# 
# Top level modules:
# 	order_tb
# End time: 11:14:40 on Dec 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/source/order/set_accelerator_reg_axi.v
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 11:14:40 on Dec 24,2024
# vlog -reportprogress 300 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/source/order/set_accelerator_reg_axi.v 
# -- Compiling module set_accelerator_reg_axi
# 
# Top level modules:
# 	set_accelerator_reg_axi
# End time: 11:14:40 on Dec 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/simulation_mul.v
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 11:14:40 on Dec 24,2024
# vlog -reportprogress 300 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/simulation_mul.v 
# -- Compiling module sim_mul_tb
# 
# Top level modules:
# 	sim_mul_tb
# End time: 11:14:40 on Dec 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/simulation_row_cache.v
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 11:14:40 on Dec 24,2024
# vlog -reportprogress 300 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/simulation_row_cache.v 
# -- Compiling module simulation_row_cache
# 
# Top level modules:
# 	simulation_row_cache
# End time: 11:14:40 on Dec 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.order_tb(fast)
# Loading sv_std.std
# Loading work.make_order_sv_unit(fast)
# Loading work.make_order(fast)
# Loading work.axi_lite_if(fast)
# Loading work.get_order(fast)
# Loading work.set_accelerator_reg_axi(fast)
# Loading work.Cache_order(fast)
# Loading work.axi_lite_if(fast)
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (3) does not match connection size (1) for port 'order'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(17).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (32) does not match connection size (1) for port 'feature_input_base_addr'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(18).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (8) does not match connection size (1) for port 'feature_input_patch_num'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(19).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (8) does not match connection size (1) for port 'feature_output_patch_num'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(20).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (32) does not match connection size (1) for port 'feature_patch_num'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(22).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (10) does not match connection size (1) for port 'row_size'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(23).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (10) does not match connection size (1) for port 'col_size'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(24).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (4) does not match connection size (1) for port 'weight_quant_size'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(25).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (4) does not match connection size (1) for port 'fea_in_quant_size'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(26).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (4) does not match connection size (1) for port 'fea_out_quant_size'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(27).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (32) does not match connection size (1) for port 'return_addr'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(29).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (16) does not match connection size (1) for port 'return_patch_num'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(30).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (3) does not match connection size (1) for port 'padding_size'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(31).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (32) does not match connection size (1) for port 'weight_data_length'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(32).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
run
vlog -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/make_order.sv
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 11:16:06 on Dec 24,2024
# vlog -reportprogress 300 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/make_order.sv 
# -- Compiling package make_order_sv_unit
# -- Compiling module make_order
# 
# Top level modules:
# 	make_order
# End time: 11:16:06 on Dec 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.order_tb(fast)
# Loading sv_std.std
# Loading work.make_order_sv_unit(fast)
# Loading work.make_order(fast)
# Loading work.axi_lite_if(fast)
# Loading work.get_order(fast)
# Loading work.set_accelerator_reg_axi(fast)
# Loading work.Cache_order(fast)
# Loading work.axi_lite_if(fast)
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (3) does not match connection size (1) for port 'order'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(17).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (32) does not match connection size (1) for port 'feature_input_base_addr'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(18).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (8) does not match connection size (1) for port 'feature_input_patch_num'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(19).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (8) does not match connection size (1) for port 'feature_output_patch_num'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(20).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (32) does not match connection size (1) for port 'feature_patch_num'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(22).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (10) does not match connection size (1) for port 'row_size'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(23).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (10) does not match connection size (1) for port 'col_size'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(24).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (4) does not match connection size (1) for port 'weight_quant_size'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(25).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (4) does not match connection size (1) for port 'fea_in_quant_size'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(26).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (4) does not match connection size (1) for port 'fea_out_quant_size'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(27).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (32) does not match connection size (1) for port 'return_addr'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(29).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (16) does not match connection size (1) for port 'return_patch_num'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(30).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (3) does not match connection size (1) for port 'padding_size'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(31).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (32) does not match connection size (1) for port 'weight_data_length'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(32).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
run
view -new wave
# .main_pane.wave3.interior.cs.body.pw.wf
add wave -position insertpoint sim:/order_tb/get_order_inst/Cache_order_inst/*
view -new wave
# .main_pane.wave4.interior.cs.body.pw.wf
add wave -position insertpoint sim:/order_tb/get_order_inst/set_accelerator_reg_axi_inst/*
restart
vlog -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/make_order.sv
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 11:20:34 on Dec 24,2024
# vlog -reportprogress 300 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/make_order.sv 
# -- Compiling package make_order_sv_unit
# -- Compiling module make_order
# 
# Top level modules:
# 	make_order
# End time: 11:20:34 on Dec 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.order_tb(fast)
# Loading sv_std.std
# Loading work.make_order_sv_unit(fast)
# Loading work.make_order(fast)
# Loading work.axi_lite_if(fast)
# Loading work.get_order(fast)
# Loading work.set_accelerator_reg_axi(fast)
# Loading work.Cache_order(fast)
# Loading work.axi_lite_if(fast)
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (3) does not match connection size (1) for port 'order'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(17).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (32) does not match connection size (1) for port 'feature_input_base_addr'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(18).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (8) does not match connection size (1) for port 'feature_input_patch_num'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(19).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (8) does not match connection size (1) for port 'feature_output_patch_num'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(20).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (32) does not match connection size (1) for port 'feature_patch_num'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(22).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (10) does not match connection size (1) for port 'row_size'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(23).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (10) does not match connection size (1) for port 'col_size'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(24).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (4) does not match connection size (1) for port 'weight_quant_size'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(25).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (4) does not match connection size (1) for port 'fea_in_quant_size'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(26).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (4) does not match connection size (1) for port 'fea_out_quant_size'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(27).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (32) does not match connection size (1) for port 'return_addr'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(29).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (16) does not match connection size (1) for port 'return_patch_num'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(30).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (3) does not match connection size (1) for port 'padding_size'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(31).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (32) does not match connection size (1) for port 'weight_data_length'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(32).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
run
vlog -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/axi_lite_BFM.sv
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 11:24:25 on Dec 24,2024
# vlog -reportprogress 300 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/axi_lite_BFM.sv 
# 
# Top level modules:
# 	--none--
# End time: 11:24:25 on Dec 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.order_tb(fast)
# Loading work.make_order_sv_unit(fast)
# Loading work.make_order(fast)
# Loading work.axi_lite_if(fast)
# Loading work.get_order(fast)
# Loading work.set_accelerator_reg_axi(fast)
# Loading work.Cache_order(fast)
# Loading work.axi_lite_if(fast)
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (3) does not match connection size (1) for port 'order'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(17).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (32) does not match connection size (1) for port 'feature_input_base_addr'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(18).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (8) does not match connection size (1) for port 'feature_input_patch_num'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(19).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (8) does not match connection size (1) for port 'feature_output_patch_num'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(20).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (32) does not match connection size (1) for port 'feature_patch_num'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(22).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (10) does not match connection size (1) for port 'row_size'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(23).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (10) does not match connection size (1) for port 'col_size'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(24).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (4) does not match connection size (1) for port 'weight_quant_size'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(25).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (4) does not match connection size (1) for port 'fea_in_quant_size'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(26).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (4) does not match connection size (1) for port 'fea_out_quant_size'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(27).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (32) does not match connection size (1) for port 'return_addr'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(29).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (16) does not match connection size (1) for port 'return_patch_num'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(30).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (3) does not match connection size (1) for port 'padding_size'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(31).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (32) does not match connection size (1) for port 'weight_data_length'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(32).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
run
vlog -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/axi_lite_BFM.sv
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 11:24:58 on Dec 24,2024
# vlog -reportprogress 300 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/axi_lite_BFM.sv 
# 
# Top level modules:
# 	--none--
# End time: 11:24:58 on Dec 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.order_tb(fast)
# Loading work.make_order_sv_unit(fast)
# Loading work.make_order(fast)
# Loading work.axi_lite_if(fast)
# Loading work.get_order(fast)
# Loading work.set_accelerator_reg_axi(fast)
# Loading work.Cache_order(fast)
# Loading work.axi_lite_if(fast)
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (3) does not match connection size (1) for port 'order'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(17).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (32) does not match connection size (1) for port 'feature_input_base_addr'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(18).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (8) does not match connection size (1) for port 'feature_input_patch_num'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(19).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (8) does not match connection size (1) for port 'feature_output_patch_num'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(20).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (32) does not match connection size (1) for port 'feature_patch_num'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(22).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (10) does not match connection size (1) for port 'row_size'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(23).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (10) does not match connection size (1) for port 'col_size'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(24).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (4) does not match connection size (1) for port 'weight_quant_size'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(25).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (4) does not match connection size (1) for port 'fea_in_quant_size'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(26).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (4) does not match connection size (1) for port 'fea_out_quant_size'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(27).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (32) does not match connection size (1) for port 'return_addr'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(29).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (16) does not match connection size (1) for port 'return_patch_num'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(30).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (3) does not match connection size (1) for port 'padding_size'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(31).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (32) does not match connection size (1) for port 'weight_data_length'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(32).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
run
vlog -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/axi_lite_BFM.sv
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 11:26:51 on Dec 24,2024
# vlog -reportprogress 300 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/axi_lite_BFM.sv 
# 
# Top level modules:
# 	--none--
# End time: 11:26:51 on Dec 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.order_tb(fast)
# Loading work.make_order_sv_unit(fast)
# Loading work.make_order(fast)
# Loading work.axi_lite_if(fast)
# Loading work.get_order(fast)
# Loading work.set_accelerator_reg_axi(fast)
# Loading work.Cache_order(fast)
# Loading work.axi_lite_if(fast)
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (3) does not match connection size (1) for port 'order'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(17).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (32) does not match connection size (1) for port 'feature_input_base_addr'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(18).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (8) does not match connection size (1) for port 'feature_input_patch_num'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(19).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (8) does not match connection size (1) for port 'feature_output_patch_num'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(20).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (32) does not match connection size (1) for port 'feature_patch_num'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(22).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (10) does not match connection size (1) for port 'row_size'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(23).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (10) does not match connection size (1) for port 'col_size'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(24).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (4) does not match connection size (1) for port 'weight_quant_size'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(25).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (4) does not match connection size (1) for port 'fea_in_quant_size'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(26).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (4) does not match connection size (1) for port 'fea_out_quant_size'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(27).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (32) does not match connection size (1) for port 'return_addr'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(29).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (16) does not match connection size (1) for port 'return_patch_num'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(30).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (3) does not match connection size (1) for port 'padding_size'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(31).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (32) does not match connection size (1) for port 'weight_data_length'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(32).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
run
vlog -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/axi_lite_BFM.sv
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 11:27:19 on Dec 24,2024
# vlog -reportprogress 300 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/axi_lite_BFM.sv 
# 
# Top level modules:
# 	--none--
# End time: 11:27:19 on Dec 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/axi_lite_BFM.sv
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 11:27:30 on Dec 24,2024
# vlog -reportprogress 300 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/axi_lite_BFM.sv 
# 
# Top level modules:
# 	--none--
# End time: 11:27:30 on Dec 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/simulation_AXI_memory.v
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 11:27:30 on Dec 24,2024
# vlog -reportprogress 300 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/simulation_AXI_memory.v 
# -- Compiling module axi_ram
# 
# Top level modules:
# 	axi_ram
# End time: 11:27:30 on Dec 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/source/order/Cache_order.v
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 11:27:30 on Dec 24,2024
# vlog -reportprogress 300 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/source/order/Cache_order.v 
# -- Compiling module Cache_order
# 
# Top level modules:
# 	Cache_order
# End time: 11:27:31 on Dec 24,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/simulation_tb.v
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 11:27:31 on Dec 24,2024
# vlog -reportprogress 300 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/simulation_tb.v 
# -- Compiling module conv_control_tb
# 
# Top level modules:
# 	conv_control_tb
# End time: 11:27:31 on Dec 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/source/order/get_order.v
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 11:27:31 on Dec 24,2024
# vlog -reportprogress 300 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/source/order/get_order.v 
# -- Compiling module get_order
# 
# Top level modules:
# 	get_order
# End time: 11:27:31 on Dec 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/make_order.sv
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 11:27:31 on Dec 24,2024
# vlog -reportprogress 300 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/make_order.sv 
# -- Compiling package make_order_sv_unit
# -- Compiling module make_order
# 
# Top level modules:
# 	make_order
# End time: 11:27:31 on Dec 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/make_order.sv
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 11:27:31 on Dec 24,2024
# vlog -reportprogress 300 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/make_order.sv 
# -- Compiling package make_order_sv_unit
# -- Compiling module make_order
# 
# Top level modules:
# 	make_order
# End time: 11:27:31 on Dec 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 11:27:31 on Dec 24,2024
# vlog -reportprogress 300 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v 
# -- Compiling module order_tb
# 
# Top level modules:
# 	order_tb
# End time: 11:27:31 on Dec 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/source/order/set_accelerator_reg_axi.v
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 11:27:31 on Dec 24,2024
# vlog -reportprogress 300 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/source/order/set_accelerator_reg_axi.v 
# -- Compiling module set_accelerator_reg_axi
# 
# Top level modules:
# 	set_accelerator_reg_axi
# End time: 11:27:31 on Dec 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/simulation_mul.v
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 11:27:31 on Dec 24,2024
# vlog -reportprogress 300 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/simulation_mul.v 
# -- Compiling module sim_mul_tb
# 
# Top level modules:
# 	sim_mul_tb
# End time: 11:27:31 on Dec 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/simulation_row_cache.v
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 11:27:31 on Dec 24,2024
# vlog -reportprogress 300 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/simulation_row_cache.v 
# -- Compiling module simulation_row_cache
# 
# Top level modules:
# 	simulation_row_cache
# End time: 11:27:31 on Dec 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.order_tb(fast)
# Loading sv_std.std
# Loading work.make_order_sv_unit(fast)
# Loading work.make_order(fast)
# Loading work.axi_lite_if(fast)
# Loading work.get_order(fast)
# Loading work.set_accelerator_reg_axi(fast)
# Loading work.Cache_order(fast)
# Loading work.axi_lite_if(fast)
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (3) does not match connection size (1) for port 'order'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(17).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (32) does not match connection size (1) for port 'feature_input_base_addr'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(18).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (8) does not match connection size (1) for port 'feature_input_patch_num'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(19).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (8) does not match connection size (1) for port 'feature_output_patch_num'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(20).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (32) does not match connection size (1) for port 'feature_patch_num'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(22).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (10) does not match connection size (1) for port 'row_size'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(23).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (10) does not match connection size (1) for port 'col_size'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(24).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (4) does not match connection size (1) for port 'weight_quant_size'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(25).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (4) does not match connection size (1) for port 'fea_in_quant_size'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(26).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (4) does not match connection size (1) for port 'fea_out_quant_size'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(27).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (32) does not match connection size (1) for port 'return_addr'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(29).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (16) does not match connection size (1) for port 'return_patch_num'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(30).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (3) does not match connection size (1) for port 'padding_size'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(31).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (32) does not match connection size (1) for port 'weight_data_length'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(32).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
run
vlog -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/axi_lite_BFM.sv
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 11:29:23 on Dec 24,2024
# vlog -reportprogress 300 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/axi_lite_BFM.sv 
# 
# Top level modules:
# 	--none--
# End time: 11:29:23 on Dec 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/simulation_AXI_memory.v
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 11:29:23 on Dec 24,2024
# vlog -reportprogress 300 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/simulation_AXI_memory.v 
# -- Compiling module axi_ram
# 
# Top level modules:
# 	axi_ram
# End time: 11:29:23 on Dec 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/source/order/Cache_order.v
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 11:29:23 on Dec 24,2024
# vlog -reportprogress 300 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/source/order/Cache_order.v 
# -- Compiling module Cache_order
# 
# Top level modules:
# 	Cache_order
# End time: 11:29:23 on Dec 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/simulation_tb.v
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 11:29:23 on Dec 24,2024
# vlog -reportprogress 300 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/simulation_tb.v 
# -- Compiling module conv_control_tb
# 
# Top level modules:
# 	conv_control_tb
# End time: 11:29:23 on Dec 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/source/order/get_order.v
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 11:29:23 on Dec 24,2024
# vlog -reportprogress 300 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/source/order/get_order.v 
# -- Compiling module get_order
# 
# Top level modules:
# 	get_order
# End time: 11:29:23 on Dec 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/make_order.sv
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 11:29:23 on Dec 24,2024
# vlog -reportprogress 300 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/make_order.sv 
# -- Compiling package make_order_sv_unit
# -- Compiling module make_order
# 
# Top level modules:
# 	make_order
# End time: 11:29:24 on Dec 24,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/make_order.sv
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 11:29:24 on Dec 24,2024
# vlog -reportprogress 300 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/make_order.sv 
# -- Compiling package make_order_sv_unit
# -- Compiling module make_order
# 
# Top level modules:
# 	make_order
# End time: 11:29:24 on Dec 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 11:29:24 on Dec 24,2024
# vlog -reportprogress 300 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v 
# -- Compiling module order_tb
# 
# Top level modules:
# 	order_tb
# End time: 11:29:24 on Dec 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/source/order/set_accelerator_reg_axi.v
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 11:29:24 on Dec 24,2024
# vlog -reportprogress 300 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/source/order/set_accelerator_reg_axi.v 
# -- Compiling module set_accelerator_reg_axi
# 
# Top level modules:
# 	set_accelerator_reg_axi
# End time: 11:29:24 on Dec 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/simulation_mul.v
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 11:29:24 on Dec 24,2024
# vlog -reportprogress 300 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/simulation_mul.v 
# -- Compiling module sim_mul_tb
# 
# Top level modules:
# 	sim_mul_tb
# End time: 11:29:24 on Dec 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/simulation_row_cache.v
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 11:29:24 on Dec 24,2024
# vlog -reportprogress 300 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/simulation_row_cache.v 
# -- Compiling module simulation_row_cache
# 
# Top level modules:
# 	simulation_row_cache
# End time: 11:29:24 on Dec 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.order_tb(fast)
# Loading sv_std.std
# Loading work.make_order_sv_unit(fast)
# Loading work.make_order(fast)
# Loading work.axi_lite_if(fast)
# Loading work.get_order(fast)
# Loading work.set_accelerator_reg_axi(fast)
# Loading work.Cache_order(fast)
# Loading work.axi_lite_if(fast)
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (3) does not match connection size (1) for port 'order'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(17).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (32) does not match connection size (1) for port 'feature_input_base_addr'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(18).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (8) does not match connection size (1) for port 'feature_input_patch_num'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(19).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (8) does not match connection size (1) for port 'feature_output_patch_num'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(20).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (32) does not match connection size (1) for port 'feature_patch_num'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(22).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (10) does not match connection size (1) for port 'row_size'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(23).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (10) does not match connection size (1) for port 'col_size'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(24).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (4) does not match connection size (1) for port 'weight_quant_size'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(25).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (4) does not match connection size (1) for port 'fea_in_quant_size'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(26).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (4) does not match connection size (1) for port 'fea_out_quant_size'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(27).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (32) does not match connection size (1) for port 'return_addr'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(29).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (16) does not match connection size (1) for port 'return_patch_num'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(30).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (3) does not match connection size (1) for port 'padding_size'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(31).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (32) does not match connection size (1) for port 'weight_data_length'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(32).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
run
vlog -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/axi_lite_BFM.sv
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 11:32:11 on Dec 24,2024
# vlog -reportprogress 300 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/axi_lite_BFM.sv 
# 
# Top level modules:
# 	--none--
# End time: 11:32:11 on Dec 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/simulation_AXI_memory.v
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 11:32:12 on Dec 24,2024
# vlog -reportprogress 300 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/simulation_AXI_memory.v 
# -- Compiling module axi_ram
# 
# Top level modules:
# 	axi_ram
# End time: 11:32:12 on Dec 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/source/order/Cache_order.v
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 11:32:12 on Dec 24,2024
# vlog -reportprogress 300 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/source/order/Cache_order.v 
# -- Compiling module Cache_order
# 
# Top level modules:
# 	Cache_order
# End time: 11:32:12 on Dec 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/simulation_tb.v
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 11:32:12 on Dec 24,2024
# vlog -reportprogress 300 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/simulation_tb.v 
# -- Compiling module conv_control_tb
# 
# Top level modules:
# 	conv_control_tb
# End time: 11:32:12 on Dec 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/source/order/get_order.v
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 11:32:12 on Dec 24,2024
# vlog -reportprogress 300 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/source/order/get_order.v 
# -- Compiling module get_order
# 
# Top level modules:
# 	get_order
# End time: 11:32:12 on Dec 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/make_order.sv
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 11:32:12 on Dec 24,2024
# vlog -reportprogress 300 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/make_order.sv 
# -- Compiling package make_order_sv_unit
# -- Compiling module make_order
# 
# Top level modules:
# 	make_order
# End time: 11:32:12 on Dec 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/make_order.sv
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 11:32:12 on Dec 24,2024
# vlog -reportprogress 300 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/make_order.sv 
# -- Compiling package make_order_sv_unit
# -- Compiling module make_order
# 
# Top level modules:
# 	make_order
# End time: 11:32:12 on Dec 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 11:32:12 on Dec 24,2024
# vlog -reportprogress 300 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v 
# -- Compiling module order_tb
# 
# Top level modules:
# 	order_tb
# End time: 11:32:12 on Dec 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/source/order/set_accelerator_reg_axi.v
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 11:32:12 on Dec 24,2024
# vlog -reportprogress 300 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/source/order/set_accelerator_reg_axi.v 
# -- Compiling module set_accelerator_reg_axi
# 
# Top level modules:
# 	set_accelerator_reg_axi
# End time: 11:32:12 on Dec 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/simulation_mul.v
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 11:32:12 on Dec 24,2024
# vlog -reportprogress 300 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/simulation_mul.v 
# -- Compiling module sim_mul_tb
# 
# Top level modules:
# 	sim_mul_tb
# End time: 11:32:12 on Dec 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/simulation_row_cache.v
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 11:32:12 on Dec 24,2024
# vlog -reportprogress 300 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/simulation_row_cache.v 
# -- Compiling module simulation_row_cache
# 
# Top level modules:
# 	simulation_row_cache
# End time: 11:32:12 on Dec 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.order_tb(fast)
# Loading sv_std.std
# Loading work.make_order_sv_unit(fast)
# Loading work.make_order(fast)
# Loading work.axi_lite_if(fast)
# Loading work.get_order(fast)
# Loading work.set_accelerator_reg_axi(fast)
# Loading work.Cache_order(fast)
# Loading work.axi_lite_if(fast)
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (3) does not match connection size (1) for port 'order'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(17).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (32) does not match connection size (1) for port 'feature_input_base_addr'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(18).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (8) does not match connection size (1) for port 'feature_input_patch_num'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(19).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (8) does not match connection size (1) for port 'feature_output_patch_num'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(20).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (32) does not match connection size (1) for port 'feature_patch_num'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(22).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (10) does not match connection size (1) for port 'row_size'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(23).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (10) does not match connection size (1) for port 'col_size'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(24).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (4) does not match connection size (1) for port 'weight_quant_size'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(25).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (4) does not match connection size (1) for port 'fea_in_quant_size'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(26).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (4) does not match connection size (1) for port 'fea_out_quant_size'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(27).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (32) does not match connection size (1) for port 'return_addr'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(29).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (16) does not match connection size (1) for port 'return_patch_num'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(30).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (3) does not match connection size (1) for port 'padding_size'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(31).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (32) does not match connection size (1) for port 'weight_data_length'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(32).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
run
# Sent: Address = 0x00000050, Data = 0x00000000
# Sent: Address = 0x00000000, Data = 0x00000001
# Sent: Address = 0x00000004, Data = 0x00000000
# Sent: Address = 0x00000008, Data = 0x00000001
# Sent: Address = 0x0000000c, Data = 0x00000002
# Sent: Address = 0x00000010, Data = 0x00000000
# Sent: Address = 0x00000014, Data = 0x000004b0
# Sent: Address = 0x00000018, Data = 0x000001e0
# Sent: Address = 0x0000001c, Data = 0x00000280
# Sent: Address = 0x00000020, Data = 0x0000000b
# Sent: Address = 0x00000024, Data = 0x00000007
# Sent: Address = 0x00000028, Data = 0x00000007
# Sent: Address = 0x0000002c, Data = 0x00000001
# Sent: Address = 0x00000030, Data = 0x02800000
vlog -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/make_order.sv
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 11:33:53 on Dec 24,2024
# vlog -reportprogress 300 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/make_order.sv 
# -- Compiling package make_order_sv_unit
# -- Compiling module make_order
# 
# Top level modules:
# 	make_order
# End time: 11:33:53 on Dec 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.order_tb(fast)
# Loading sv_std.std
# Loading work.make_order_sv_unit(fast)
# Loading work.make_order(fast)
# Loading work.axi_lite_if(fast)
# Loading work.get_order(fast)
# Loading work.set_accelerator_reg_axi(fast)
# Loading work.Cache_order(fast)
# Loading work.axi_lite_if(fast)
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (3) does not match connection size (1) for port 'order'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(17).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (32) does not match connection size (1) for port 'feature_input_base_addr'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(18).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (8) does not match connection size (1) for port 'feature_input_patch_num'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(19).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (8) does not match connection size (1) for port 'feature_output_patch_num'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(20).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (32) does not match connection size (1) for port 'feature_patch_num'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(22).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (10) does not match connection size (1) for port 'row_size'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(23).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (10) does not match connection size (1) for port 'col_size'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(24).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (4) does not match connection size (1) for port 'weight_quant_size'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(25).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (4) does not match connection size (1) for port 'fea_in_quant_size'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(26).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (4) does not match connection size (1) for port 'fea_out_quant_size'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(27).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (32) does not match connection size (1) for port 'return_addr'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(29).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (16) does not match connection size (1) for port 'return_patch_num'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(30).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (3) does not match connection size (1) for port 'padding_size'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(31).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (32) does not match connection size (1) for port 'weight_data_length'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(32).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
run
# Sent: Address = 0x00000050, Data = 0x00000000
# Sent: Address = 0x00000000, Data = 0x00000001
# Sent: Address = 0x00000004, Data = 0x00000000
# Sent: Address = 0x00000008, Data = 0x00000001
# Sent: Address = 0x0000000c, Data = 0x00000002
# Sent: Address = 0x00000010, Data = 0x00000000
# Sent: Address = 0x00000014, Data = 0x000004b0
# Sent: Address = 0x00000018, Data = 0x000001e0
# Sent: Address = 0x0000001c, Data = 0x00000280
# Sent: Address = 0x00000020, Data = 0x0000000b
# Sent: Address = 0x00000024, Data = 0x00000007
# Sent: Address = 0x00000028, Data = 0x00000007
# Sent: Address = 0x0000002c, Data = 0x00000001
# Sent: Address = 0x00000030, Data = 0x02800000
# Sent: Address = 0x00000034, Data = 0x0000012c
# Sent: Address = 0x00000038, Data = 0x00000001
# Sent: Address = 0x0000003c, Data = 0x011a4000
# Sent: Address = 0x00000040, Data = 0x00000001
# Sent: Address = 0x00000044, Data = 0x00000000
# Sent: Address = 0x00000048, Data = 0x00000000
# Sent: Address = 0x00000000, Data = 0x00000001
# Sent: Address = 0x00000004, Data = 0x02800000
# Sent: Address = 0x00000008, Data = 0x00000001
# Sent: Address = 0x0000000c, Data = 0x00000004
# Sent: Address = 0x00000010, Data = 0x00000001
# Sent: Address = 0x00000014, Data = 0x0000012c
# Sent: Address = 0x00000018, Data = 0x000000f0
# Sent: Address = 0x0000001c, Data = 0x00000140
# Sent: Address = 0x00000020, Data = 0x0000000d
# Sent: Address = 0x00000024, Data = 0x00000007
# Sent: Address = 0x00000028, Data = 0x00000007
vlog -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/make_order.sv
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 11:35:47 on Dec 24,2024
# vlog -reportprogress 300 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/make_order.sv 
# -- Compiling package make_order_sv_unit
# -- Compiling module make_order
# 
# Top level modules:
# 	make_order
# End time: 11:35:47 on Dec 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/source/order/get_order.v
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 11:35:50 on Dec 24,2024
# vlog -reportprogress 300 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/source/order/get_order.v 
# -- Compiling module get_order
# 
# Top level modules:
# 	get_order
# End time: 11:35:51 on Dec 24,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.order_tb(fast)
# Loading sv_std.std
# Loading work.make_order_sv_unit(fast)
# Loading work.make_order(fast)
# Loading work.axi_lite_if(fast)
# Loading work.get_order(fast)
# Loading work.set_accelerator_reg_axi(fast)
# Loading work.Cache_order(fast)
# Loading work.axi_lite_if(fast)
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (3) does not match connection size (1) for port 'order'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(17).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (32) does not match connection size (1) for port 'feature_input_base_addr'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(18).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (8) does not match connection size (1) for port 'feature_input_patch_num'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(19).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (8) does not match connection size (1) for port 'feature_output_patch_num'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(20).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (32) does not match connection size (1) for port 'feature_patch_num'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(22).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (10) does not match connection size (1) for port 'row_size'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(23).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (10) does not match connection size (1) for port 'col_size'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(24).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (4) does not match connection size (1) for port 'weight_quant_size'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(25).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (4) does not match connection size (1) for port 'fea_in_quant_size'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(26).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (4) does not match connection size (1) for port 'fea_out_quant_size'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(27).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (32) does not match connection size (1) for port 'return_addr'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(29).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (16) does not match connection size (1) for port 'return_patch_num'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(30).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (3) does not match connection size (1) for port 'padding_size'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(31).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (32) does not match connection size (1) for port 'weight_data_length'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(32).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
run
# Sent: Address = 0x00000050, Data = 0x00000000
# Sent: Address = 0x00000000, Data = 0x00000001
# Sent: Address = 0x00000004, Data = 0x00000000
# Sent: Address = 0x00000008, Data = 0x00000001
# Sent: Address = 0x0000000c, Data = 0x00000002
# Sent: Address = 0x00000010, Data = 0x00000000
# Sent: Address = 0x00000014, Data = 0x000004b0
# Sent: Address = 0x00000018, Data = 0x000001e0
# Sent: Address = 0x0000001c, Data = 0x00000280
# Sent: Address = 0x00000020, Data = 0x0000000b
# Sent: Address = 0x00000024, Data = 0x00000007
# Sent: Address = 0x00000028, Data = 0x00000007
# Sent: Address = 0x0000002c, Data = 0x00000001
# Sent: Address = 0x00000030, Data = 0x02800000
# Sent: Address = 0x00000034, Data = 0x0000012c
# Sent: Address = 0x00000038, Data = 0x00000001
# Sent: Address = 0x0000003c, Data = 0x011a4000
# Sent: Address = 0x00000040, Data = 0x00000001
# Sent: Address = 0x00000044, Data = 0x00000000
# Sent: Address = 0x00000048, Data = 0x00000000
# Sent: Address = 0x00000000, Data = 0x00000001
# Sent: Address = 0x00000004, Data = 0x02800000
# Sent: Address = 0x00000008, Data = 0x00000001
# Sent: Address = 0x0000000c, Data = 0x00000004
# Sent: Address = 0x00000010, Data = 0x00000001
# Sent: Address = 0x00000014, Data = 0x0000012c
# Sent: Address = 0x00000018, Data = 0x000000f0
# Sent: Address = 0x0000001c, Data = 0x00000140
# Sent: Address = 0x00000020, Data = 0x0000000d
# Sent: Address = 0x00000024, Data = 0x00000007
# Sent: Address = 0x00000028, Data = 0x00000007
run
# Sent: Address = 0x0000002c, Data = 0x00000001
# Sent: Address = 0x00000030, Data = 0x02a58000
# Sent: Address = 0x00000034, Data = 0x0000004b
# Sent: Address = 0x00000038, Data = 0x00000001
# Sent: Address = 0x0000003c, Data = 0x011a4000
# Sent: Address = 0x00000040, Data = 0x00000001
# Sent: Address = 0x00000044, Data = 0x00000001
# Sent: Address = 0x00000048, Data = 0x00000000
# Sent: Address = 0x00000000, Data = 0x00000001
# Sent: Address = 0x00000004, Data = 0x02a58000
# Sent: Address = 0x00000008, Data = 0x00000002
# Sent: Address = 0x0000000c, Data = 0x00000004
# Sent: Address = 0x00000010, Data = 0x00000001
# Sent: Address = 0x00000014, Data = 0x0000004b
# Sent: Address = 0x00000018, Data = 0x00000078
# Sent: Address = 0x0000001c, Data = 0x000000a0
# Sent: Address = 0x00000020, Data = 0x0000000d
# Sent: Address = 0x00000024, Data = 0x00000007
# Sent: Address = 0x00000028, Data = 0x00000007
# Sent: Address = 0x0000002c, Data = 0x00000000
# Sent: Address = 0x00000030, Data = 0x02b84000
# Sent: Address = 0x00000034, Data = 0x0000004b
# Sent: Address = 0x00000038, Data = 0x00000001
# Sent: Address = 0x0000003c, Data = 0x011a4000
# Sent: Address = 0x00000040, Data = 0x00000001
# Sent: Address = 0x00000044, Data = 0x00000002
# Sent: Address = 0x00000048, Data = 0x00000000
# Sent: Address = 0x00000000, Data = 0x00000001
# Sent: Address = 0x00000004, Data = 0x02c1a000
# Sent: Address = 0x00000008, Data = 0x00000001
# Sent: Address = 0x0000000c, Data = 0x00000002
run
# Sent: Address = 0x00000010, Data = 0x00000001
# Sent: Address = 0x00000014, Data = 0x0000004b
# Sent: Address = 0x00000018, Data = 0x00000078
# Sent: Address = 0x0000001c, Data = 0x000000a0
# Sent: Address = 0x00000020, Data = 0x0000000d
# Sent: Address = 0x00000024, Data = 0x00000007
# Sent: Address = 0x00000028, Data = 0x00000007
# Sent: Address = 0x0000002c, Data = 0x00000000
# Sent: Address = 0x00000030, Data = 0x02d46000
# Sent: Address = 0x00000034, Data = 0x0000004b
# Sent: Address = 0x00000038, Data = 0x00000001
# Sent: Address = 0x0000003c, Data = 0x011a4000
# Sent: Address = 0x00000040, Data = 0x00000001
# Sent: Address = 0x00000044, Data = 0x00000003
# Sent: Address = 0x00000048, Data = 0x00000000
# Sent: Address = 0x00000000, Data = 0x00000001
# Sent: Address = 0x00000004, Data = 0x02d46000
# Sent: Address = 0x00000008, Data = 0x00000001
# Sent: Address = 0x0000000c, Data = 0x00000002
# Sent: Address = 0x00000010, Data = 0x00000001
# Sent: Address = 0x00000014, Data = 0x0000004b
# Sent: Address = 0x00000018, Data = 0x00000078
# Sent: Address = 0x0000001c, Data = 0x000000a0
# Sent: Address = 0x00000020, Data = 0x0000000e
# Sent: Address = 0x00000024, Data = 0x00000007
# Sent: Address = 0x00000028, Data = 0x00000007
# Sent: Address = 0x0000002c, Data = 0x00000000
# Sent: Address = 0x00000030, Data = 0x02cb0000
# Sent: Address = 0x00000034, Data = 0x0000004b
# Sent: Address = 0x00000038, Data = 0x00000001
# Sent: Address = 0x0000003c, Data = 0x011a4000
# Sent: Address = 0x00000040, Data = 0x00000001
run
# Sent: Address = 0x00000044, Data = 0x00000004
# Sent: Address = 0x00000048, Data = 0x00000000
# Sent: Address = 0x00000000, Data = 0x00000002
# Sent: Address = 0x00000004, Data = 0x02c1a000
# Sent: Address = 0x00000008, Data = 0x00000001
# Sent: Address = 0x0000000c, Data = 0x00000001
# Sent: Address = 0x00000010, Data = 0x00000001
# Sent: Address = 0x00000014, Data = 0x00000096
# Sent: Address = 0x00000018, Data = 0x000000c8
# Sent: Address = 0x0000001c, Data = 0x000000c0
# Sent: Address = 0x00000020, Data = 0x00000000
# Sent: Address = 0x00000024, Data = 0x00000000
# Sent: Address = 0x00000028, Data = 0x00000000
# Sent: Address = 0x0000002c, Data = 0x00000000
# Sent: Address = 0x00000030, Data = 0x02cb0000
# Sent: Address = 0x00000034, Data = 0x00000096
# Sent: Address = 0x00000038, Data = 0x00000000
# Sent: Address = 0x0000003c, Data = 0x011a4000
# Sent: Address = 0x00000040, Data = 0x00000000
# Sent: Address = 0x00000044, Data = 0x00000005
# Sent: Address = 0x00000048, Data = 0x00000000
# Sent: Address = 0x00000000, Data = 0x00000001
# Sent: Address = 0x00000004, Data = 0x02b84000
# Sent: Address = 0x00000008, Data = 0x00000003
# Sent: Address = 0x0000000c, Data = 0x00000004
# Sent: Address = 0x00000010, Data = 0x00000001
# Sent: Address = 0x00000014, Data = 0x0000004b
# Sent: Address = 0x00000018, Data = 0x00000078
# Sent: Address = 0x0000001c, Data = 0x000000a0
# Sent: Address = 0x00000020, Data = 0x0000000d
# Sent: Address = 0x00000024, Data = 0x00000007
run
# Sent: Address = 0x00000028, Data = 0x00000007
# Sent: Address = 0x0000002c, Data = 0x00000000
# Sent: Address = 0x00000030, Data = 0x02ddc000
# Sent: Address = 0x00000034, Data = 0x0000004b
# Sent: Address = 0x00000038, Data = 0x00000001
# Sent: Address = 0x0000003c, Data = 0x011a4000
# Sent: Address = 0x00000040, Data = 0x00000001
# Sent: Address = 0x00000044, Data = 0x00000006
# Sent: Address = 0x00000048, Data = 0x00000000
# Sent: Address = 0x00000000, Data = 0x00000001
# Sent: Address = 0x00000004, Data = 0x02ddc000
# Sent: Address = 0x00000008, Data = 0x00000002
# Sent: Address = 0x0000000c, Data = 0x00000008
# Sent: Address = 0x00000010, Data = 0x00000001
# Sent: Address = 0x00000014, Data = 0x0000004b
# Sent: Address = 0x00000018, Data = 0x00000078
# Sent: Address = 0x0000001c, Data = 0x000000a0
# Sent: Address = 0x00000020, Data = 0x0000000e
# Sent: Address = 0x00000024, Data = 0x00000007
# Sent: Address = 0x00000028, Data = 0x00000007
# Sent: Address = 0x0000002c, Data = 0x00000001
# Sent: Address = 0x00000030, Data = 0x02f08000
# Sent: Address = 0x00000034, Data = 0x00000013
# Sent: Address = 0x00000038, Data = 0x00000001
# Sent: Address = 0x0000003c, Data = 0x011a4000
# Sent: Address = 0x00000040, Data = 0x00000001
# Sent: Address = 0x00000044, Data = 0x00000007
# Sent: Address = 0x00000048, Data = 0x00000000
# Sent: Address = 0x00000000, Data = 0x00000001
# Sent: Address = 0x00000004, Data = 0x02f08000
vlog -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/axi_lite_BFM.sv
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 11:37:49 on Dec 24,2024
# vlog -reportprogress 300 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/axi_lite_BFM.sv 
# 
# Top level modules:
# 	--none--
# End time: 11:37:49 on Dec 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/simulation_AXI_memory.v
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 11:37:49 on Dec 24,2024
# vlog -reportprogress 300 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/simulation_AXI_memory.v 
# -- Compiling module axi_ram
# 
# Top level modules:
# 	axi_ram
# End time: 11:37:49 on Dec 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/source/order/Cache_order.v
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 11:37:49 on Dec 24,2024
# vlog -reportprogress 300 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/source/order/Cache_order.v 
# -- Compiling module Cache_order
# 
# Top level modules:
# 	Cache_order
# End time: 11:37:49 on Dec 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/simulation_tb.v
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 11:37:49 on Dec 24,2024
# vlog -reportprogress 300 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/simulation_tb.v 
# -- Compiling module conv_control_tb
# 
# Top level modules:
# 	conv_control_tb
# End time: 11:37:49 on Dec 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/source/order/get_order.v
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 11:37:49 on Dec 24,2024
# vlog -reportprogress 300 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/source/order/get_order.v 
# -- Compiling module get_order
# 
# Top level modules:
# 	get_order
# End time: 11:37:49 on Dec 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/make_order.sv
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 11:37:49 on Dec 24,2024
# vlog -reportprogress 300 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/make_order.sv 
# -- Compiling package make_order_sv_unit
# -- Compiling module make_order
# 
# Top level modules:
# 	make_order
# End time: 11:37:49 on Dec 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/make_order.sv
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 11:37:49 on Dec 24,2024
# vlog -reportprogress 300 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/make_order.sv 
# -- Compiling package make_order_sv_unit
# -- Compiling module make_order
# 
# Top level modules:
# 	make_order
# End time: 11:37:49 on Dec 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 11:37:49 on Dec 24,2024
# vlog -reportprogress 300 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v 
# -- Compiling module order_tb
# 
# Top level modules:
# 	order_tb
# End time: 11:37:49 on Dec 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/source/order/set_accelerator_reg_axi.v
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 11:37:49 on Dec 24,2024
# vlog -reportprogress 300 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/source/order/set_accelerator_reg_axi.v 
# -- Compiling module set_accelerator_reg_axi
# 
# Top level modules:
# 	set_accelerator_reg_axi
# End time: 11:37:49 on Dec 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/simulation_mul.v
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 11:37:49 on Dec 24,2024
# vlog -reportprogress 300 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/simulation_mul.v 
# -- Compiling module sim_mul_tb
# 
# Top level modules:
# 	sim_mul_tb
# End time: 11:37:49 on Dec 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/simulation_row_cache.v
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 11:37:49 on Dec 24,2024
# vlog -reportprogress 300 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/accelerator_core/sim/tb/simulation_row_cache.v 
# -- Compiling module simulation_row_cache
# 
# Top level modules:
# 	simulation_row_cache
# End time: 11:37:49 on Dec 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.order_tb(fast)
# Loading sv_std.std
# Loading work.make_order_sv_unit(fast)
# Loading work.make_order(fast)
# Loading work.axi_lite_if(fast)
# Loading work.get_order(fast)
# Loading work.set_accelerator_reg_axi(fast)
# Loading work.Cache_order(fast)
# Loading work.axi_lite_if(fast)
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (3) does not match connection size (1) for port 'order'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(17).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (32) does not match connection size (1) for port 'feature_input_base_addr'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(18).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (8) does not match connection size (1) for port 'feature_input_patch_num'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(19).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (8) does not match connection size (1) for port 'feature_output_patch_num'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(20).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (32) does not match connection size (1) for port 'feature_patch_num'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(22).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (10) does not match connection size (1) for port 'row_size'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(23).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (10) does not match connection size (1) for port 'col_size'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(24).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (4) does not match connection size (1) for port 'weight_quant_size'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(25).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (4) does not match connection size (1) for port 'fea_in_quant_size'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(26).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (4) does not match connection size (1) for port 'fea_out_quant_size'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(27).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (32) does not match connection size (1) for port 'return_addr'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(29).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (16) does not match connection size (1) for port 'return_patch_num'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(30).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (3) does not match connection size (1) for port 'padding_size'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(31).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
# ** Warning: (vsim-3015) F:/FPGA/accelerator_core/sim/tb/simulation_order_tb.v(66): [PCDPC] - Port size (32) does not match connection size (1) for port 'weight_data_length'. The port definition is at: F:/FPGA/accelerator_core/source/order/get_order.v(32).
#    Time: 0 fs  Iteration: 0  Instance: /order_tb/get_order_inst File: F:/FPGA/accelerator_core/source/order/get_order.v
run
# Sent: Address = 0x00000050, Data = 0x00000000
# Sent: Address = 0x00000000, Data = 0x00000001
# Sent: Address = 0x00000004, Data = 0x00000000
# Sent: Address = 0x00000008, Data = 0x00000001
# Sent: Address = 0x0000000c, Data = 0x00000002
# Sent: Address = 0x00000010, Data = 0x00000000
# Sent: Address = 0x00000014, Data = 0x000004b0
# Sent: Address = 0x00000018, Data = 0x000001e0
# Sent: Address = 0x0000001c, Data = 0x00000280
# Sent: Address = 0x00000020, Data = 0x0000000b
# Sent: Address = 0x00000024, Data = 0x00000007
# Sent: Address = 0x00000028, Data = 0x00000007
# Sent: Address = 0x0000002c, Data = 0x00000001
# Sent: Address = 0x00000030, Data = 0x02800000
# Sent: Address = 0x00000034, Data = 0x0000012c
# Sent: Address = 0x00000038, Data = 0x00000001
# Sent: Address = 0x0000003c, Data = 0x011a4000
# Sent: Address = 0x00000040, Data = 0x00000001
# Sent: Address = 0x00000044, Data = 0x00000000
# Sent: Address = 0x00000048, Data = 0x00000000
# Sent: Address = 0x00000000, Data = 0x00000001
# Sent: Address = 0x00000004, Data = 0x02800000
# Sent: Address = 0x00000008, Data = 0x00000001
# Sent: Address = 0x0000000c, Data = 0x00000004
# Sent: Address = 0x00000010, Data = 0x00000001
# Sent: Address = 0x00000014, Data = 0x0000012c
# Sent: Address = 0x00000018, Data = 0x000000f0
# Sent: Address = 0x0000001c, Data = 0x00000140
# Sent: Address = 0x00000020, Data = 0x0000000d
# Sent: Address = 0x00000024, Data = 0x00000007
# Sent: Address = 0x00000028, Data = 0x00000007
run
# Sent: Address = 0x0000002c, Data = 0x00000001
# Sent: Address = 0x00000030, Data = 0x02a58000
# Sent: Address = 0x00000034, Data = 0x0000004b
# Sent: Address = 0x00000038, Data = 0x00000001
# Sent: Address = 0x0000003c, Data = 0x011a4000
# Sent: Address = 0x00000040, Data = 0x00000001
# Sent: Address = 0x00000044, Data = 0x00000001
# Sent: Address = 0x00000048, Data = 0x00000000
# Sent: Address = 0x00000000, Data = 0x00000001
# Sent: Address = 0x00000004, Data = 0x02a58000
# Sent: Address = 0x00000008, Data = 0x00000002
# Sent: Address = 0x0000000c, Data = 0x00000004
# Sent: Address = 0x00000010, Data = 0x00000001
# Sent: Address = 0x00000014, Data = 0x0000004b
# Sent: Address = 0x00000018, Data = 0x00000078
# Sent: Address = 0x0000001c, Data = 0x000000a0
# Sent: Address = 0x00000020, Data = 0x0000000d
# Sent: Address = 0x00000024, Data = 0x00000007
# Sent: Address = 0x00000028, Data = 0x00000007
# Sent: Address = 0x0000002c, Data = 0x00000000
# Sent: Address = 0x00000030, Data = 0x02b84000
# Sent: Address = 0x00000034, Data = 0x0000004b
# Sent: Address = 0x00000038, Data = 0x00000001
# Sent: Address = 0x0000003c, Data = 0x011a4000
# Sent: Address = 0x00000040, Data = 0x00000001
# Sent: Address = 0x00000044, Data = 0x00000002
# Sent: Address = 0x00000048, Data = 0x00000000
# Sent: Address = 0x00000000, Data = 0x00000001
# Sent: Address = 0x00000004, Data = 0x02c1a000
# Sent: Address = 0x00000008, Data = 0x00000001
# Sent: Address = 0x0000000c, Data = 0x00000002
run
# Sent: Address = 0x00000010, Data = 0x00000001
# Sent: Address = 0x00000014, Data = 0x0000004b
# Sent: Address = 0x00000018, Data = 0x00000078
# Sent: Address = 0x0000001c, Data = 0x000000a0
# Sent: Address = 0x00000020, Data = 0x0000000d
# Sent: Address = 0x00000024, Data = 0x00000007
# Sent: Address = 0x00000028, Data = 0x00000007
# Sent: Address = 0x0000002c, Data = 0x00000000
# Sent: Address = 0x00000030, Data = 0x02d46000
# Sent: Address = 0x00000034, Data = 0x0000004b
# Sent: Address = 0x00000038, Data = 0x00000001
# Sent: Address = 0x0000003c, Data = 0x011a4000
# Sent: Address = 0x00000040, Data = 0x00000001
# Sent: Address = 0x00000044, Data = 0x00000003
# Sent: Address = 0x00000048, Data = 0x00000000
# Sent: Address = 0x00000000, Data = 0x00000001
# Sent: Address = 0x00000004, Data = 0x02d46000
# Sent: Address = 0x00000008, Data = 0x00000001
# Sent: Address = 0x0000000c, Data = 0x00000002
# Sent: Address = 0x00000010, Data = 0x00000001
# Sent: Address = 0x00000014, Data = 0x0000004b
# Sent: Address = 0x00000018, Data = 0x00000078
# Sent: Address = 0x0000001c, Data = 0x000000a0
# Sent: Address = 0x00000020, Data = 0x0000000e
# Sent: Address = 0x00000024, Data = 0x00000007
# Sent: Address = 0x00000028, Data = 0x00000007
# Sent: Address = 0x0000002c, Data = 0x00000000
# Sent: Address = 0x00000030, Data = 0x02cb0000
# Sent: Address = 0x00000034, Data = 0x0000004b
# Sent: Address = 0x00000038, Data = 0x00000001
# Sent: Address = 0x0000003c, Data = 0x011a4000
# Sent: Address = 0x00000040, Data = 0x00000001
# End time: 11:38:32 on Dec 24,2024, Elapsed time: 0:40:01
# Errors: 19, Warnings: 2
