<div align="center">
  
  ![header](https://capsule-render.vercel.app/api?type=venom&color=auto&height=300&section=header&text=공%20사%20중%20&fontSize=90)
</div>

<div align="center">
  <h3>subtitle</h3>
</div>

<div align="center">
  <h3>🧑‍🚀 About Me</h3>
</div>
<p align="center">
</p>

<div align="center">
  <h3>🛠️ Technical Skills</h3>
</div>
<p align="center">
  <b>Languages & HDLs</b>: Verilog, SystemVerilog, C, Python<br>
  <b>EDA Tools & Simulators</b>: Virtuoso, Xcelium, VCS, HSPICE, Spectre, FineSim, XMODEL<br>
  <b>Verification Methodologies</b>: UVM (Universal Verification Methodology)<br>
  <b>Operating Systems</b>: Linux, WSL (Windows Subsystem for Linux)
</p>

<div align="center">
  <h3>🚀 Designed Circuits & IPs</h3>
</div>
<p align="center">
  <b>UCIe</b> (Universal Chiplet Interconnect Express)<br>
  <b>TX Driver</b> <br>
  <b>CDR</b> <br>
  <b>ADC/DAC</b> <br>
  <b>UART</b> <br>
</p>

<div align="center">
  <h3>🔗 Contact & Community</h3>
</div>
<p align="center">
  <b>Blog</b>: <a href="https://arkrg.tistory.com/" target="_blank"> <img src="https://img.shields.io/badge/-EC4815.svg?style=flat-square&logo=tistory&logoColor=white"/> </a>
  <br>
  <b>Email</b>: <a href="mailto:jyng.kang@gmail.com" target="_blank"> <img src="https://img.shields.io/badge/-EA4335.svg?style=flat-square&logo=Gmail&logoColor=white"/> </a>

  
  
  
</p>


