import "primitives/core.futil";
import "primitives/memories/comb.futil";
component main() -> () {
  cells {
    @external(1) mem0 = comb_mem_d1(32, 1, 1);
  }
  wires {
    group identity {
      mem0.write_data = mem0.read_data;
      mem0.addr0 = 1'd0;
      mem0.write_en = 1'd1;
      identity[done] = mem0.done;
    }
  }
  control {
    seq { identity; }
  }
}
