// Seed: 814773634
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wand id_4 = 1, id_5;
  wire id_6;
  module_2();
  wire id_7;
endmodule
module module_1;
  integer id_1 = id_1;
  assign id_1 = 1 ? 1'b0 : 1;
  module_0(
      id_1, id_1, id_1
  );
  tri0 id_2 = id_2 & 1 & id_2;
  always @(1 or posedge id_1) begin
    if (1 || id_2) #1 $display;
  end
endmodule
module module_2 ();
endmodule
