[
    {
        "age": null,
        "album": "",
        "author": "/u/Sensitive-Ebb-1276",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-08-12T18:52:55.027247+00:00",
        "date_dead_since": null,
        "date_published": "2025-08-12T18:13:22+00:00",
        "description": "&#32; submitted by &#32; <a href=\"https://www.reddit.com/user/Sensitive-Ebb-1276\"> /u/Sensitive-Ebb-1276 </a> <br/> <span><a href=\"https://www.reddit.com/gallery/1mog9cn\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1mogbxf/design_of_3_wide_ooo_riscv_in_system_verilog/\">[comments]</a></span>",
        "id": 3314117,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1mogbxf/design_of_3_wide_ooo_riscv_in_system_verilog",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "Design of 3 Wide OOO RISC-V in System Verilog",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/New-Ad-1700",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-08-12T16:43:41.958048+00:00",
        "date_dead_since": null,
        "date_published": "2025-08-12T16:38:54+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>Hey all! I&#39;m looking to grab a Risc V board. I&#39;m using it to practice programming, have a cool machine, and just plain fun! What is the cheapest board I could get that would run Firefox and such(8-16GB of RAM I think)? Thanks for you time!</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/New-Ad-1700\"> /u/New-Ad-1700 </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1modq2r/cheapest_webbrowsing_capable_board/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1modq2r/cheapest_webbrowsing_capable_board/\">[comments]</a></span>",
        "id": 3313040,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1modq2r/cheapest_webbrowsing_capable_board",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "Cheapest web-browsing capable board",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/Any-Fox2282",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-08-12T16:43:42.128708+00:00",
        "date_dead_since": null,
        "date_published": "2025-08-12T16:19:53+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>Hey everyone,</p> <p>I\u2019m working on implementing a RISC-V core on my Arty A7-100T FPGA. The implementation in Vivado completed successfully without any errors. However, when I connect via TeraTerm at 115200 baud, I\u2019m getting no output at all.</p> <p>I\u2019ve already:</p> <p>Programmed the bitstream successfully.</p> <p>Verified the UART connections in the XDC file.</p> <p>Used the correct COM port in TeraTerm.</p> <p>Still, nothing is showing up. Could this be an issue related to the clock configuration (maybe the UART not getting the correct frequency)? Or is there something else I should double-check in the design?</p> <p>Any guidance or troubleshooting steps would be appreciated!</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/Any-Fox2282\"> /u/Any-Fox2282 </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1mod7cy/no_output_on_teraterm_115200_baud_with_riscv_on/\">[link]</a></span> &#32; <span><a href",
        "id": 3313041,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1mod7cy/no_output_on_teraterm_115200_baud_with_riscv_on",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "No output on TeraTerm (115200 baud) with RISC-V on Arty A7-100T \u2014 Do I need to check the clock?",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/GroundHelpful7138",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-08-12T13:27:54.615210+00:00",
        "date_dead_since": null,
        "date_published": "2025-08-12T13:18:50+00:00",
        "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1mo8ine/sophgo_technology_newsletter_20250812/\"> <img src=\"https://b.thumbs.redditmedia.com/mopRkb4sG8Prf0LOpK9SVQ03GY_MlamQZMhku-_AUCA.jpg\" alt=\"SOPHGO TECHNOLOGY NEWSLETTER (20250812)\" title=\"SOPHGO TECHNOLOGY NEWSLETTER (20250812)\" /> </a> </td><td> <!-- SC_OFF --><div class=\"md\"><p>Hi, dear friends,</p> <p>Thanks for your patience and attention. In today\u2019s session, Let\u2019s take a closer look at how SG2042 handles LLM workloads, as shown in a recent study.</p> <p>Note: The source article is from (<strong>Javier J. Poveda Rodrigo</strong> DAUIN, Politecnico of Turin, Turin, Italy [<a href=\"mailto:javier.poveda@polito.it\">javier.poveda@polito.it</a>](mailto:<a href=\"mailto:javier.poveda@polito.it\">javier.poveda@polito.it</a>); <strong>Mohamed Amine Ahmdi</strong> DAUIN, Politecnico of Turin, Turin, Italy<strong>; Alessio Burrello</strong> DAUIN, Politecnico of Turin, Turin, Italy<strong>; Daniele Jahier Pagliari</strong>",
        "id": 3311236,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1mo8ine/sophgo_technology_newsletter_20250812",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 86,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://b.thumbs.redditmedia.com/mopRkb4sG8Prf0LOpK9SVQ03GY_MlamQZMhku-_AUCA.jpg",
        "title": "SOPHGO TECHNOLOGY NEWSLETTER (20250812)",
        "vote": 0
    }
]