/*
 * source.h
 *
 *  Created on: Nov 9, 2013
 *      Author: Jasim
 */

#ifndef SOURCE_H_
#define SOURCE_H_

#define glucose_PPC												0x20000000	// 00100 000000000000000000000000000
#define ATP_PPC													0x28000000	// 00101 000000000000000000000000000
#define glucose_6_phosphate_PPC									0x30000000	// 00110 000000000000000000000000000
#define ADP_PPC													0x38000000	// 00111 000000000000000000000000000
#define fructose_6_phosphate_PPC								0x40000000	// 01000 000000000000000000000000000
#define fructose_1_6_bisphosphate_PPC							0x48000000	// 01001 000000000000000000000000000
#define dihydroxyacetone_phosphate_PPC							0x50000000	// 01010 000000000000000000000000000
#define glyceraldehyde_3_phosphate_PPC							0x58000000	// 01011 000000000000000000000000000
#define bisphosphoglycerate_1_3_PPC								0x60000000	// 01100 000000000000000000000000000
#define phosphoglycerate_3_PPC									0x68000000	// 01101 000000000000000000000000000
#define phosphoglycerate_2_PPC									0x70000000	// 01110 000000000000000000000000000
#define phosphoenolpyruvate_PPC									0x78000000	// 01111 000000000000000000000000000
#define pyruvate_PPC											0x80000000	// 10000 000000000000000000000000000
#define Pi_PPC													0x88000000	// 10001 000000000000000000000000000
#define H2O_PPC													0x90000000	// 10010 000000000000000000000000000
#define NAD_PPC													0x98000000	// 10011 000000000000000000000000000
#define NADH_PPC												0xA0000000	// 10100 000000000000000000000000000
#define H_PPC													0xA8000000	// 10101 000000000000000000000000000
#define BRAM_FREE_PPC											0x18000000	// 00011 000000000000000000000000000
#define Read_BRAM0_PPC											0x08000000	// 00001 000000000000000000000000000
#define Read_BRAM1_PPC											0x10000000	// 00010 000000000000000000000000000
#define FINAL_READ_Finished_PPC									0xB0000000	// 10110 000000000000000000000000000
#define Just_Start												0	// 11011
// FPGA Signalling tasks
#define glucose_FPGA 											0x20000000	// 00100 000000000000000000000000000				00100
#define ATP_FPGA 												0x28000000	// 00101 000000000000000000000000000				00101
#define glucose_6_phosphate_FPGA 								0x30000000	// 00110 000000000000000000000000000				00110
#define ADP_FPGA 												0x38000000	// 00111 000000000000000000000000000				00111
#define fructose_6_phosphate_FPGA 								0x40000000	// 01000 000000000000000000000000000				01000
#define fructose_1_6_bisphosphate_FPGA 							0x48000000	// 01001 000000000000000000000000000				01001
#define dihydroxyacetone_phosphate_FPGA 						0x50000000	// 01010 000000000000000000000000000				01010
#define glyceraldehyde_3_phosphate_FPGA 						0x58000000	// 01011 000000000000000000000000000				01011
#define bisphosphoglycerate_1_3_FPGA 							0x60000000	// 01100 000000000000000000000000000				01100
#define phosphoglycerate_3_FPGA 								0x68000000	// 01101 000000000000000000000000000				01101
#define phosphoglycerate_2_FPGA 								0x70000000	// 01110 000000000000000000000000000				01110
#define phosphoenolpyruvate_FPGA 								0x78000000	// 01111 000000000000000000000000000				01111
#define pyruvate_FPGA 											0x80000000	// 10000 000000000000000000000000000				10000
#define Pi_FPGA 												0x88000000	// 10001 000000000000000000000000000				10001
#define H2O_FPGA 												0x90000000	// 10010 000000000000000000000000000				10010
#define NAD_FPGA 												0x98000000	// 10011 000000000000000000000000000				10011
#define NADH_FPGA 												0xA0000000	// 10100 000000000000000000000000000				10100
#define H_FPGA 													0xA8000000	// 10101 000000000000000000000000000				10101
#define Go_FPGA 												0xB0000000	// 10110 000000000000000000000000000				10110
#define ReRunAfterBRAMclean_FPGA								0x18000000	// 00011 000000000000000000000000000				00011
#define BRAMvalue0_FPGA											0x08000000	// 00001 000000000000000000000000000				00001
#define BRAMvalue1_FPGA											0x10000000	// 00010 000000000000000000000000000				00010
#define OverFlowError_FPGA										0xB8000000	// 10111 000000000000000000000000000				10111
#define END_PROCESS												0xC0000000	// 11000 000000000000000000000000000				11000
#define BRAM_FULL_FPGA											0xC8000000	// 11001 000000000000000000000000000				11001
#define BRAM_FULL_FPGA_1										0xB0000000	// 10110 000000000000000000000000000				10110
#define BRAM_FULL_FPGA_2										0xD8000000	// 11011 000000000000000000000000000				11011
#define Final_Saving_Process_FPGA								0x08000000	// 11100 000000000000000000000000000

#define Signal_Bits												0xF8000000	// 11111 000000000000000000000000000
// Checmical Bits                                               //
#define REACTION_1_BIT											0x1			// 00000000000000000000000000000001
#define REACTION_2_BIT											0x2			// 00000000000000000000000000000010
#define REACTION_3_BIT											0x4			// 00000000000000000000000000000100
#define REACTION_4_BIT											0x8			// 00000000000000000000000000001000
#define REACTION_5_BIT											0x10		// 00000000000000000000000000010000
#define REACTION_6_BIT											0x20		// 00000000000000000000000000100000
#define REACTION_7_BIT											0x40		// 00000000000000000000000001000000
#define REACTION_8_BIT											0x80		// 00000000000000000000000010000000
#define REACTION_9_BIT											0x100		// 00000000000000000000000100000000
#define REACTION_10_BIT											0x200		// 00000000000000000000001000000000


#endif /* SOURCE_H_ */
