// Seed: 1938978879
module module_0;
  reg id_1 = -1 - -1;
  bit id_2;
  initial @(id_3) id_1 <= -1;
  assign id_2 = id_2;
  assign id_1 = id_1;
  id_4(
      .id_0(-1),
      .id_1(id_2 + -1'b0 - id_3),
      .id_2(-1'h0),
      .id_3(-1),
      .id_4(-1'b0 & 1 && id_2 & id_1)
  );
  always $display(id_3, 1, id_1, id_2);
  assign id_2 = 1;
  assign id_2 = 1;
  wire id_5;
endmodule
module module_1 (
    input logic id_0
);
  assign id_2 = id_0;
  wor id_3, id_4;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign id_2 = id_0;
  wand id_5;
  assign id_4 = id_5;
  always_ff @* id_2 <= -1 - id_3;
endmodule
