

================================================================
== Vitis HLS Report for 'load_linear_weights_Pipeline_ln46_for_each_src_block'
================================================================
* Date:           Wed Jul 31 16:59:40 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Deit_cpp
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    | min |   max   |   Type  |
    +---------+---------+-----------+-----------+-----+---------+---------+
    |        2|  1047564|  20.000 ns|  10.476 ms|    2|  1047564|       no|
    +---------+---------+-----------+-----------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |                            |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |          Loop Name         |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +----------------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- _ln46_for_each_src_block  |        0|  1047562|        27|         16|          1|  0 ~ 65472|       yes|
        +----------------------------+---------+---------+----------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 16, depth = 28


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 28
* Pipeline : 1
  Pipeline-0 : II = 16, D = 28, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%src_col_block = alloca i32 1"   --->   Operation 30 'alloca' 'src_col_block' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%src_row = alloca i32 1"   --->   Operation 31 'alloca' 'src_row' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%next_dst_col_block = alloca i32 1"   --->   Operation 32 'alloca' 'next_dst_col_block' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%next_dst_row_offset = alloca i32 1"   --->   Operation 33 'alloca' 'next_dst_row_offset' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%src_block = alloca i32 1"   --->   Operation 34 'alloca' 'src_block' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%dst_block = alloca i32 1"   --->   Operation 35 'alloca' 'dst_block' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln46_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln46"   --->   Operation 36 'read' 'zext_ln46_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln65_14_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln65_14"   --->   Operation 37 'read' 'zext_ln65_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln65_13_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln65_13"   --->   Operation 38 'read' 'zext_ln65_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln65_12_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln65_12"   --->   Operation 39 'read' 'zext_ln65_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln65_11_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln65_11"   --->   Operation 40 'read' 'zext_ln65_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln65_10_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln65_10"   --->   Operation 41 'read' 'zext_ln65_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln65_9_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln65_9"   --->   Operation 42 'read' 'zext_ln65_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln65_8_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln65_8"   --->   Operation 43 'read' 'zext_ln65_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln65_7_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln65_7"   --->   Operation 44 'read' 'zext_ln65_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln65_6_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln65_6"   --->   Operation 45 'read' 'zext_ln65_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln65_5_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln65_5"   --->   Operation 46 'read' 'zext_ln65_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln65_4_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln65_4"   --->   Operation 47 'read' 'zext_ln65_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln65_3_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln65_3"   --->   Operation 48 'read' 'zext_ln65_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln65_2_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln65_2"   --->   Operation 49 'read' 'zext_ln65_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln65_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln65"   --->   Operation 50 'read' 'zext_ln65_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln65_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln65_1"   --->   Operation 51 'read' 'zext_ln65_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln28_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln28"   --->   Operation 52 'read' 'zext_ln28_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%weights_src_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %weights_src"   --->   Operation 53 'read' 'weights_src_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln30_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %zext_ln30"   --->   Operation 54 'read' 'zext_ln30_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%num_src_blocks_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %num_src_blocks"   --->   Operation 55 'read' 'num_src_blocks_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln46_cast = zext i8 %zext_ln46_read"   --->   Operation 56 'zext' 'zext_ln46_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln65_14_cast = zext i8 %zext_ln65_14_read"   --->   Operation 57 'zext' 'zext_ln65_14_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln65_13_cast = zext i8 %zext_ln65_13_read"   --->   Operation 58 'zext' 'zext_ln65_13_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln65_12_cast = zext i8 %zext_ln65_12_read"   --->   Operation 59 'zext' 'zext_ln65_12_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln65_11_cast = zext i8 %zext_ln65_11_read"   --->   Operation 60 'zext' 'zext_ln65_11_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln65_10_cast = zext i8 %zext_ln65_10_read"   --->   Operation 61 'zext' 'zext_ln65_10_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln65_9_cast = zext i8 %zext_ln65_9_read"   --->   Operation 62 'zext' 'zext_ln65_9_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln65_8_cast = zext i8 %zext_ln65_8_read"   --->   Operation 63 'zext' 'zext_ln65_8_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln65_7_cast = zext i8 %zext_ln65_7_read"   --->   Operation 64 'zext' 'zext_ln65_7_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln65_6_cast = zext i8 %zext_ln65_6_read"   --->   Operation 65 'zext' 'zext_ln65_6_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln65_5_cast = zext i8 %zext_ln65_5_read"   --->   Operation 66 'zext' 'zext_ln65_5_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln65_4_cast = zext i8 %zext_ln65_4_read"   --->   Operation 67 'zext' 'zext_ln65_4_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln65_3_cast = zext i8 %zext_ln65_3_read"   --->   Operation 68 'zext' 'zext_ln65_3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln65_2_cast = zext i8 %zext_ln65_2_read"   --->   Operation 69 'zext' 'zext_ln65_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln65_cast = zext i8 %zext_ln65_read"   --->   Operation 70 'zext' 'zext_ln65_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln65_1_cast = zext i8 %zext_ln65_1_read"   --->   Operation 71 'zext' 'zext_ln65_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln28_cast = zext i6 %zext_ln28_read"   --->   Operation 72 'zext' 'zext_ln28_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln30_cast = zext i10 %zext_ln30_read"   --->   Operation 73 'zext' 'zext_ln30_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %weights, void @empty_6, i32 0, i32 0, void @empty_24, i32 0, i32 1, void @empty_11, void @empty_7, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_0 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 75 'alloca' 'weights_cache_data_M_elems_V_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_1 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 76 'alloca' 'weights_cache_data_M_elems_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_2 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 77 'alloca' 'weights_cache_data_M_elems_V_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_3 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 78 'alloca' 'weights_cache_data_M_elems_V_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_4 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 79 'alloca' 'weights_cache_data_M_elems_V_4' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_5 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 80 'alloca' 'weights_cache_data_M_elems_V_5' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_6 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 81 'alloca' 'weights_cache_data_M_elems_V_6' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_7 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 82 'alloca' 'weights_cache_data_M_elems_V_7' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_8 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 83 'alloca' 'weights_cache_data_M_elems_V_8' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_9 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 84 'alloca' 'weights_cache_data_M_elems_V_9' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_10 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 85 'alloca' 'weights_cache_data_M_elems_V_10' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_11 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 86 'alloca' 'weights_cache_data_M_elems_V_11' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_12 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 87 'alloca' 'weights_cache_data_M_elems_V_12' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_13 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 88 'alloca' 'weights_cache_data_M_elems_V_13' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_14 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 89 'alloca' 'weights_cache_data_M_elems_V_14' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_15 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 90 'alloca' 'weights_cache_data_M_elems_V_15' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_0_1 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 91 'alloca' 'weights_cache_data_M_elems_V_0_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_1_1 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 92 'alloca' 'weights_cache_data_M_elems_V_1_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_2_1 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 93 'alloca' 'weights_cache_data_M_elems_V_2_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_3_1 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 94 'alloca' 'weights_cache_data_M_elems_V_3_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_4_1 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 95 'alloca' 'weights_cache_data_M_elems_V_4_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_5_1 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 96 'alloca' 'weights_cache_data_M_elems_V_5_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_6_1 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 97 'alloca' 'weights_cache_data_M_elems_V_6_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_7_1 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 98 'alloca' 'weights_cache_data_M_elems_V_7_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_8_1 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 99 'alloca' 'weights_cache_data_M_elems_V_8_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_9_1 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 100 'alloca' 'weights_cache_data_M_elems_V_9_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_10_1 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 101 'alloca' 'weights_cache_data_M_elems_V_10_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_11_1 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 102 'alloca' 'weights_cache_data_M_elems_V_11_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_12_1 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 103 'alloca' 'weights_cache_data_M_elems_V_12_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_13_1 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 104 'alloca' 'weights_cache_data_M_elems_V_13_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_14_1 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 105 'alloca' 'weights_cache_data_M_elems_V_14_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_15_1 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 106 'alloca' 'weights_cache_data_M_elems_V_15_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_0_2 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 107 'alloca' 'weights_cache_data_M_elems_V_0_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_1_2 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 108 'alloca' 'weights_cache_data_M_elems_V_1_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_2_2 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 109 'alloca' 'weights_cache_data_M_elems_V_2_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_3_2 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 110 'alloca' 'weights_cache_data_M_elems_V_3_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_4_2 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 111 'alloca' 'weights_cache_data_M_elems_V_4_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_5_2 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 112 'alloca' 'weights_cache_data_M_elems_V_5_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_6_2 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 113 'alloca' 'weights_cache_data_M_elems_V_6_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_7_2 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 114 'alloca' 'weights_cache_data_M_elems_V_7_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_8_2 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 115 'alloca' 'weights_cache_data_M_elems_V_8_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_9_2 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 116 'alloca' 'weights_cache_data_M_elems_V_9_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_10_2 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 117 'alloca' 'weights_cache_data_M_elems_V_10_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_11_2 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 118 'alloca' 'weights_cache_data_M_elems_V_11_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_12_2 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 119 'alloca' 'weights_cache_data_M_elems_V_12_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_13_2 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 120 'alloca' 'weights_cache_data_M_elems_V_13_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_14_2 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 121 'alloca' 'weights_cache_data_M_elems_V_14_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_15_2 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 122 'alloca' 'weights_cache_data_M_elems_V_15_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_0_3 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 123 'alloca' 'weights_cache_data_M_elems_V_0_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_1_3 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 124 'alloca' 'weights_cache_data_M_elems_V_1_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_2_3 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 125 'alloca' 'weights_cache_data_M_elems_V_2_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_3_3 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 126 'alloca' 'weights_cache_data_M_elems_V_3_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_4_3 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 127 'alloca' 'weights_cache_data_M_elems_V_4_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_5_3 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 128 'alloca' 'weights_cache_data_M_elems_V_5_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_6_3 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 129 'alloca' 'weights_cache_data_M_elems_V_6_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_7_3 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 130 'alloca' 'weights_cache_data_M_elems_V_7_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_8_3 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 131 'alloca' 'weights_cache_data_M_elems_V_8_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_9_3 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 132 'alloca' 'weights_cache_data_M_elems_V_9_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_10_3 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 133 'alloca' 'weights_cache_data_M_elems_V_10_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_11_3 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 134 'alloca' 'weights_cache_data_M_elems_V_11_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_12_3 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 135 'alloca' 'weights_cache_data_M_elems_V_12_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_13_3 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 136 'alloca' 'weights_cache_data_M_elems_V_13_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_14_3 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 137 'alloca' 'weights_cache_data_M_elems_V_14_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_15_3 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 138 'alloca' 'weights_cache_data_M_elems_V_15_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_0_4 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 139 'alloca' 'weights_cache_data_M_elems_V_0_4' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_1_4 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 140 'alloca' 'weights_cache_data_M_elems_V_1_4' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_2_4 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 141 'alloca' 'weights_cache_data_M_elems_V_2_4' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_3_4 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 142 'alloca' 'weights_cache_data_M_elems_V_3_4' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_4_4 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 143 'alloca' 'weights_cache_data_M_elems_V_4_4' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_5_4 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 144 'alloca' 'weights_cache_data_M_elems_V_5_4' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_6_4 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 145 'alloca' 'weights_cache_data_M_elems_V_6_4' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_7_4 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 146 'alloca' 'weights_cache_data_M_elems_V_7_4' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_8_4 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 147 'alloca' 'weights_cache_data_M_elems_V_8_4' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_9_4 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 148 'alloca' 'weights_cache_data_M_elems_V_9_4' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_10_4 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 149 'alloca' 'weights_cache_data_M_elems_V_10_4' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_11_4 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 150 'alloca' 'weights_cache_data_M_elems_V_11_4' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_12_4 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 151 'alloca' 'weights_cache_data_M_elems_V_12_4' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_13_4 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 152 'alloca' 'weights_cache_data_M_elems_V_13_4' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_14_4 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 153 'alloca' 'weights_cache_data_M_elems_V_14_4' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_15_4 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 154 'alloca' 'weights_cache_data_M_elems_V_15_4' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_0_5 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 155 'alloca' 'weights_cache_data_M_elems_V_0_5' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_1_5 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 156 'alloca' 'weights_cache_data_M_elems_V_1_5' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_2_5 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 157 'alloca' 'weights_cache_data_M_elems_V_2_5' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_3_5 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 158 'alloca' 'weights_cache_data_M_elems_V_3_5' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_4_5 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 159 'alloca' 'weights_cache_data_M_elems_V_4_5' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_5_5 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 160 'alloca' 'weights_cache_data_M_elems_V_5_5' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_6_5 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 161 'alloca' 'weights_cache_data_M_elems_V_6_5' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_7_5 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 162 'alloca' 'weights_cache_data_M_elems_V_7_5' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_8_5 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 163 'alloca' 'weights_cache_data_M_elems_V_8_5' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_9_5 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 164 'alloca' 'weights_cache_data_M_elems_V_9_5' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_10_5 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 165 'alloca' 'weights_cache_data_M_elems_V_10_5' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_11_5 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 166 'alloca' 'weights_cache_data_M_elems_V_11_5' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_12_5 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 167 'alloca' 'weights_cache_data_M_elems_V_12_5' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_13_5 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 168 'alloca' 'weights_cache_data_M_elems_V_13_5' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_14_5 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 169 'alloca' 'weights_cache_data_M_elems_V_14_5' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_15_5 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 170 'alloca' 'weights_cache_data_M_elems_V_15_5' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_0_6 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 171 'alloca' 'weights_cache_data_M_elems_V_0_6' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_1_6 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 172 'alloca' 'weights_cache_data_M_elems_V_1_6' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_2_6 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 173 'alloca' 'weights_cache_data_M_elems_V_2_6' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_3_6 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 174 'alloca' 'weights_cache_data_M_elems_V_3_6' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_4_6 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 175 'alloca' 'weights_cache_data_M_elems_V_4_6' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_5_6 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 176 'alloca' 'weights_cache_data_M_elems_V_5_6' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_6_6 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 177 'alloca' 'weights_cache_data_M_elems_V_6_6' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_7_6 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 178 'alloca' 'weights_cache_data_M_elems_V_7_6' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_8_6 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 179 'alloca' 'weights_cache_data_M_elems_V_8_6' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_9_6 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 180 'alloca' 'weights_cache_data_M_elems_V_9_6' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_10_6 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 181 'alloca' 'weights_cache_data_M_elems_V_10_6' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_11_6 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 182 'alloca' 'weights_cache_data_M_elems_V_11_6' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_12_6 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 183 'alloca' 'weights_cache_data_M_elems_V_12_6' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_13_6 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 184 'alloca' 'weights_cache_data_M_elems_V_13_6' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_14_6 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 185 'alloca' 'weights_cache_data_M_elems_V_14_6' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_15_6 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 186 'alloca' 'weights_cache_data_M_elems_V_15_6' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_0_7 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 187 'alloca' 'weights_cache_data_M_elems_V_0_7' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_1_7 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 188 'alloca' 'weights_cache_data_M_elems_V_1_7' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_2_7 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 189 'alloca' 'weights_cache_data_M_elems_V_2_7' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_3_7 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 190 'alloca' 'weights_cache_data_M_elems_V_3_7' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_4_7 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 191 'alloca' 'weights_cache_data_M_elems_V_4_7' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_5_7 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 192 'alloca' 'weights_cache_data_M_elems_V_5_7' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_6_7 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 193 'alloca' 'weights_cache_data_M_elems_V_6_7' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_7_7 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 194 'alloca' 'weights_cache_data_M_elems_V_7_7' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_8_7 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 195 'alloca' 'weights_cache_data_M_elems_V_8_7' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_9_7 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 196 'alloca' 'weights_cache_data_M_elems_V_9_7' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_10_7 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 197 'alloca' 'weights_cache_data_M_elems_V_10_7' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_11_7 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 198 'alloca' 'weights_cache_data_M_elems_V_11_7' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_12_7 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 199 'alloca' 'weights_cache_data_M_elems_V_12_7' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_13_7 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 200 'alloca' 'weights_cache_data_M_elems_V_13_7' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_14_7 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 201 'alloca' 'weights_cache_data_M_elems_V_14_7' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_15_7 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 202 'alloca' 'weights_cache_data_M_elems_V_15_7' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_0_8 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 203 'alloca' 'weights_cache_data_M_elems_V_0_8' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_1_8 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 204 'alloca' 'weights_cache_data_M_elems_V_1_8' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_2_8 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 205 'alloca' 'weights_cache_data_M_elems_V_2_8' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_3_8 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 206 'alloca' 'weights_cache_data_M_elems_V_3_8' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_4_8 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 207 'alloca' 'weights_cache_data_M_elems_V_4_8' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_5_8 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 208 'alloca' 'weights_cache_data_M_elems_V_5_8' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_6_8 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 209 'alloca' 'weights_cache_data_M_elems_V_6_8' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_7_8 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 210 'alloca' 'weights_cache_data_M_elems_V_7_8' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_8_8 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 211 'alloca' 'weights_cache_data_M_elems_V_8_8' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_9_8 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 212 'alloca' 'weights_cache_data_M_elems_V_9_8' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_10_8 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 213 'alloca' 'weights_cache_data_M_elems_V_10_8' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_11_8 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 214 'alloca' 'weights_cache_data_M_elems_V_11_8' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_12_8 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 215 'alloca' 'weights_cache_data_M_elems_V_12_8' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_13_8 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 216 'alloca' 'weights_cache_data_M_elems_V_13_8' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_14_8 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 217 'alloca' 'weights_cache_data_M_elems_V_14_8' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_15_8 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 218 'alloca' 'weights_cache_data_M_elems_V_15_8' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_0_9 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 219 'alloca' 'weights_cache_data_M_elems_V_0_9' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_1_9 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 220 'alloca' 'weights_cache_data_M_elems_V_1_9' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_2_9 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 221 'alloca' 'weights_cache_data_M_elems_V_2_9' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_3_9 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 222 'alloca' 'weights_cache_data_M_elems_V_3_9' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_4_9 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 223 'alloca' 'weights_cache_data_M_elems_V_4_9' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_5_9 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 224 'alloca' 'weights_cache_data_M_elems_V_5_9' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_6_9 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 225 'alloca' 'weights_cache_data_M_elems_V_6_9' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_7_9 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 226 'alloca' 'weights_cache_data_M_elems_V_7_9' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_8_9 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 227 'alloca' 'weights_cache_data_M_elems_V_8_9' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_9_9 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 228 'alloca' 'weights_cache_data_M_elems_V_9_9' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_10_9 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 229 'alloca' 'weights_cache_data_M_elems_V_10_9' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_11_9 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 230 'alloca' 'weights_cache_data_M_elems_V_11_9' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_12_9 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 231 'alloca' 'weights_cache_data_M_elems_V_12_9' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_13_9 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 232 'alloca' 'weights_cache_data_M_elems_V_13_9' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_14_9 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 233 'alloca' 'weights_cache_data_M_elems_V_14_9' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_15_9 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 234 'alloca' 'weights_cache_data_M_elems_V_15_9' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_0_10 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 235 'alloca' 'weights_cache_data_M_elems_V_0_10' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_1_10 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 236 'alloca' 'weights_cache_data_M_elems_V_1_10' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_2_10 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 237 'alloca' 'weights_cache_data_M_elems_V_2_10' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_3_10 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 238 'alloca' 'weights_cache_data_M_elems_V_3_10' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_4_10 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 239 'alloca' 'weights_cache_data_M_elems_V_4_10' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_5_10 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 240 'alloca' 'weights_cache_data_M_elems_V_5_10' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_6_10 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 241 'alloca' 'weights_cache_data_M_elems_V_6_10' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_7_10 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 242 'alloca' 'weights_cache_data_M_elems_V_7_10' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_8_10 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 243 'alloca' 'weights_cache_data_M_elems_V_8_10' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 244 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_9_10 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 244 'alloca' 'weights_cache_data_M_elems_V_9_10' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_10_10 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 245 'alloca' 'weights_cache_data_M_elems_V_10_10' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 246 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_11_10 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 246 'alloca' 'weights_cache_data_M_elems_V_11_10' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_12_10 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 247 'alloca' 'weights_cache_data_M_elems_V_12_10' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_13_10 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 248 'alloca' 'weights_cache_data_M_elems_V_13_10' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_14_10 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 249 'alloca' 'weights_cache_data_M_elems_V_14_10' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 250 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_15_10 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 250 'alloca' 'weights_cache_data_M_elems_V_15_10' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_0_11 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 251 'alloca' 'weights_cache_data_M_elems_V_0_11' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_1_11 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 252 'alloca' 'weights_cache_data_M_elems_V_1_11' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_2_11 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 253 'alloca' 'weights_cache_data_M_elems_V_2_11' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 254 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_3_11 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 254 'alloca' 'weights_cache_data_M_elems_V_3_11' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 255 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_4_11 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 255 'alloca' 'weights_cache_data_M_elems_V_4_11' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 256 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_5_11 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 256 'alloca' 'weights_cache_data_M_elems_V_5_11' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 257 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_6_11 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 257 'alloca' 'weights_cache_data_M_elems_V_6_11' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_7_11 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 258 'alloca' 'weights_cache_data_M_elems_V_7_11' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 259 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_8_11 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 259 'alloca' 'weights_cache_data_M_elems_V_8_11' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_9_11 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 260 'alloca' 'weights_cache_data_M_elems_V_9_11' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 261 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_10_11 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 261 'alloca' 'weights_cache_data_M_elems_V_10_11' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 262 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_11_11 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 262 'alloca' 'weights_cache_data_M_elems_V_11_11' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 263 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_12_11 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 263 'alloca' 'weights_cache_data_M_elems_V_12_11' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_13_11 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 264 'alloca' 'weights_cache_data_M_elems_V_13_11' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 265 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_14_11 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 265 'alloca' 'weights_cache_data_M_elems_V_14_11' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_15_11 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 266 'alloca' 'weights_cache_data_M_elems_V_15_11' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 267 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_0_12 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 267 'alloca' 'weights_cache_data_M_elems_V_0_12' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_1_12 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 268 'alloca' 'weights_cache_data_M_elems_V_1_12' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_2_12 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 269 'alloca' 'weights_cache_data_M_elems_V_2_12' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 270 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_3_12 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 270 'alloca' 'weights_cache_data_M_elems_V_3_12' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_4_12 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 271 'alloca' 'weights_cache_data_M_elems_V_4_12' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_5_12 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 272 'alloca' 'weights_cache_data_M_elems_V_5_12' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 273 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_6_12 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 273 'alloca' 'weights_cache_data_M_elems_V_6_12' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_7_12 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 274 'alloca' 'weights_cache_data_M_elems_V_7_12' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 275 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_8_12 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 275 'alloca' 'weights_cache_data_M_elems_V_8_12' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_9_12 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 276 'alloca' 'weights_cache_data_M_elems_V_9_12' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_10_12 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 277 'alloca' 'weights_cache_data_M_elems_V_10_12' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_11_12 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 278 'alloca' 'weights_cache_data_M_elems_V_11_12' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_12_12 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 279 'alloca' 'weights_cache_data_M_elems_V_12_12' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 280 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_13_12 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 280 'alloca' 'weights_cache_data_M_elems_V_13_12' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 281 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_14_12 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 281 'alloca' 'weights_cache_data_M_elems_V_14_12' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_15_12 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 282 'alloca' 'weights_cache_data_M_elems_V_15_12' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 283 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_0_13 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 283 'alloca' 'weights_cache_data_M_elems_V_0_13' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_1_13 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 284 'alloca' 'weights_cache_data_M_elems_V_1_13' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_2_13 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 285 'alloca' 'weights_cache_data_M_elems_V_2_13' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 286 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_3_13 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 286 'alloca' 'weights_cache_data_M_elems_V_3_13' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 287 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_4_13 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 287 'alloca' 'weights_cache_data_M_elems_V_4_13' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 288 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_5_13 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 288 'alloca' 'weights_cache_data_M_elems_V_5_13' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 289 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_6_13 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 289 'alloca' 'weights_cache_data_M_elems_V_6_13' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 290 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_7_13 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 290 'alloca' 'weights_cache_data_M_elems_V_7_13' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 291 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_8_13 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 291 'alloca' 'weights_cache_data_M_elems_V_8_13' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 292 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_9_13 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 292 'alloca' 'weights_cache_data_M_elems_V_9_13' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 293 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_10_13 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 293 'alloca' 'weights_cache_data_M_elems_V_10_13' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 294 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_11_13 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 294 'alloca' 'weights_cache_data_M_elems_V_11_13' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 295 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_12_13 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 295 'alloca' 'weights_cache_data_M_elems_V_12_13' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 296 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_13_13 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 296 'alloca' 'weights_cache_data_M_elems_V_13_13' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 297 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_14_13 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 297 'alloca' 'weights_cache_data_M_elems_V_14_13' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 298 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_15_13 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 298 'alloca' 'weights_cache_data_M_elems_V_15_13' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 299 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_0_14 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 299 'alloca' 'weights_cache_data_M_elems_V_0_14' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 300 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_1_14 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 300 'alloca' 'weights_cache_data_M_elems_V_1_14' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 301 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_2_14 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 301 'alloca' 'weights_cache_data_M_elems_V_2_14' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 302 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_3_14 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 302 'alloca' 'weights_cache_data_M_elems_V_3_14' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 303 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_4_14 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 303 'alloca' 'weights_cache_data_M_elems_V_4_14' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 304 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_5_14 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 304 'alloca' 'weights_cache_data_M_elems_V_5_14' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 305 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_6_14 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 305 'alloca' 'weights_cache_data_M_elems_V_6_14' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 306 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_7_14 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 306 'alloca' 'weights_cache_data_M_elems_V_7_14' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 307 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_8_14 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 307 'alloca' 'weights_cache_data_M_elems_V_8_14' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 308 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_9_14 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 308 'alloca' 'weights_cache_data_M_elems_V_9_14' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 309 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_10_14 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 309 'alloca' 'weights_cache_data_M_elems_V_10_14' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 310 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_11_14 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 310 'alloca' 'weights_cache_data_M_elems_V_11_14' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 311 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_12_14 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 311 'alloca' 'weights_cache_data_M_elems_V_12_14' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 312 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_13_14 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 312 'alloca' 'weights_cache_data_M_elems_V_13_14' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 313 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_14_14 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 313 'alloca' 'weights_cache_data_M_elems_V_14_14' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 314 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_15_14 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 314 'alloca' 'weights_cache_data_M_elems_V_15_14' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 315 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_0_15 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 315 'alloca' 'weights_cache_data_M_elems_V_0_15' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 316 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_1_15 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 316 'alloca' 'weights_cache_data_M_elems_V_1_15' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 317 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_2_15 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 317 'alloca' 'weights_cache_data_M_elems_V_2_15' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 318 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_3_15 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 318 'alloca' 'weights_cache_data_M_elems_V_3_15' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 319 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_4_15 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 319 'alloca' 'weights_cache_data_M_elems_V_4_15' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 320 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_5_15 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 320 'alloca' 'weights_cache_data_M_elems_V_5_15' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 321 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_6_15 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 321 'alloca' 'weights_cache_data_M_elems_V_6_15' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 322 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_7_15 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 322 'alloca' 'weights_cache_data_M_elems_V_7_15' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 323 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_8_15 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 323 'alloca' 'weights_cache_data_M_elems_V_8_15' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 324 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_9_15 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 324 'alloca' 'weights_cache_data_M_elems_V_9_15' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 325 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_10_15 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 325 'alloca' 'weights_cache_data_M_elems_V_10_15' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 326 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_11_15 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 326 'alloca' 'weights_cache_data_M_elems_V_11_15' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 327 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_12_15 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 327 'alloca' 'weights_cache_data_M_elems_V_12_15' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 328 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_13_15 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 328 'alloca' 'weights_cache_data_M_elems_V_13_15' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 329 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_14_15 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 329 'alloca' 'weights_cache_data_M_elems_V_14_15' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 330 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_15_15 = alloca i64 1" [Deit_cpp/src/linear.cpp:35]   --->   Operation 330 'alloca' 'weights_cache_data_M_elems_V_15_15' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_1 : Operation 331 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %dst_block"   --->   Operation 331 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 332 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %src_block"   --->   Operation 332 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 333 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %next_dst_row_offset"   --->   Operation 333 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 334 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %next_dst_col_block"   --->   Operation 334 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 335 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %src_row"   --->   Operation 335 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 336 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %src_col_block"   --->   Operation 336 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 337 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body"   --->   Operation 337 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.89>
ST_2 : Operation 338 [1/1] (0.00ns)   --->   "%src_block_1 = load i16 %src_block" [Deit_cpp/src/linear.cpp:46]   --->   Operation 338 'load' 'src_block_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 339 [1/1] (1.10ns)   --->   "%icmp_ln46 = icmp_eq  i16 %src_block_1, i16 %num_src_blocks_read" [Deit_cpp/src/linear.cpp:46]   --->   Operation 339 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 340 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 65472, i64 0"   --->   Operation 340 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 341 [1/1] (0.85ns)   --->   "%add_ln46 = add i16 %src_block_1, i16 1" [Deit_cpp/src/linear.cpp:46]   --->   Operation 341 'add' 'add_ln46' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 342 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %icmp_ln46, void %for.body.split, void %for.end100.loopexit.exitStub" [Deit_cpp/src/linear.cpp:46]   --->   Operation 342 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 343 [1/1] (0.00ns)   --->   "%src_col_block_load = load i32 %src_col_block" [Deit_cpp/src/linear.cpp:51]   --->   Operation 343 'load' 'src_col_block_load' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_2 : Operation 344 [1/1] (0.00ns)   --->   "%next_dst_row_offset_load = load i32 %next_dst_row_offset" [Deit_cpp/src/linear.cpp:65]   --->   Operation 344 'load' 'next_dst_row_offset_load' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_2 : Operation 345 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %src_block_1, i5 0" [Deit_cpp/src/linear.cpp:46]   --->   Operation 345 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_2 : Operation 346 [1/1] (0.00ns)   --->   "%p_cast = zext i21 %tmp_s" [Deit_cpp/src/linear.cpp:46]   --->   Operation 346 'zext' 'p_cast' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_2 : Operation 347 [1/1] (1.08ns)   --->   "%empty = add i64 %p_cast, i64 %weights_src_read" [Deit_cpp/src/linear.cpp:46]   --->   Operation 347 'add' 'empty' <Predicate = (!icmp_ln46)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 348 [1/1] (0.99ns)   --->   "%icmp_ln51 = icmp_eq  i32 %src_col_block_load, i32 %zext_ln28_cast" [Deit_cpp/src/linear.cpp:51]   --->   Operation 348 'icmp' 'icmp_ln51' <Predicate = (!icmp_ln46)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 349 [1/1] (1.01ns)   --->   "%add_ln51 = add i32 %src_col_block_load, i32 1" [Deit_cpp/src/linear.cpp:51]   --->   Operation 349 'add' 'add_ln51' <Predicate = (!icmp_ln46)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 350 [1/1] (0.44ns)   --->   "%next_src_col_block = select i1 %icmp_ln51, i32 0, i32 %add_ln51" [Deit_cpp/src/linear.cpp:51]   --->   Operation 350 'select' 'next_src_col_block' <Predicate = (!icmp_ln46)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 351 [1/1] (0.99ns)   --->   "%icmp_ln69 = icmp_eq  i32 %next_dst_row_offset_load, i32 15" [Deit_cpp/src/linear.cpp:69]   --->   Operation 351 'icmp' 'icmp_ln69' <Predicate = (!icmp_ln46)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 352 [1/1] (1.01ns)   --->   "%add_ln62 = add i32 %next_dst_row_offset_load, i32 1" [Deit_cpp/src/linear.cpp:62]   --->   Operation 352 'add' 'add_ln62' <Predicate = (!icmp_ln46)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node next_dst_row_offset_1)   --->   "%select_ln62 = select i1 %icmp_ln69, i32 0, i32 %add_ln62" [Deit_cpp/src/linear.cpp:62]   --->   Operation 353 'select' 'select_ln62' <Predicate = (!icmp_ln46)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 354 [1/1] (0.44ns) (out node of the LUT)   --->   "%next_dst_row_offset_1 = select i1 %icmp_ln51, i32 %select_ln62, i32 %next_dst_row_offset_load" [Deit_cpp/src/linear.cpp:61]   --->   Operation 354 'select' 'next_dst_row_offset_1' <Predicate = (!icmp_ln46)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 355 [1/1] (0.00ns)   --->   "%trunc_ln65_s = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %empty, i32 5, i32 63" [Deit_cpp/src/linear.cpp:65]   --->   Operation 355 'partselect' 'trunc_ln65_s' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_2 : Operation 356 [1/1] (0.00ns)   --->   "%trunc_ln65_31 = trunc i32 %next_dst_row_offset_load" [Deit_cpp/src/linear.cpp:65]   --->   Operation 356 'trunc' 'trunc_ln65_31' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_2 : Operation 357 [1/1] (0.44ns)   --->   "%switch_ln65 = switch i4 %trunc_ln65_31, void %arrayidx583.0.0.15.0.0.033.case.15, i4 0, void %arrayidx583.0.0.15.0.0.033.case.0, i4 1, void %arrayidx583.0.0.15.0.0.033.case.1, i4 2, void %arrayidx583.0.0.15.0.0.033.case.2, i4 3, void %arrayidx583.0.0.15.0.0.033.case.3, i4 4, void %arrayidx583.0.0.15.0.0.033.case.4, i4 5, void %arrayidx583.0.0.15.0.0.033.case.5, i4 6, void %arrayidx583.0.0.15.0.0.033.case.6, i4 7, void %arrayidx583.0.0.15.0.0.033.case.7, i4 8, void %arrayidx583.0.0.15.0.0.033.case.8, i4 9, void %arrayidx583.0.0.15.0.0.033.case.9, i4 10, void %arrayidx583.0.0.15.0.0.033.case.10, i4 11, void %arrayidx583.0.0.15.0.0.033.case.11, i4 12, void %arrayidx583.0.0.15.0.0.033.case.12, i4 13, void %arrayidx583.0.0.15.0.0.033.case.13, i4 14, void %arrayidx583.0.0.15.0.0.033.case.14" [Deit_cpp/src/linear.cpp:65]   --->   Operation 357 'switch' 'switch_ln65' <Predicate = (!icmp_ln46)> <Delay = 0.44>
ST_2 : Operation 358 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx583.0.0.15.0.0.033.exit" [Deit_cpp/src/linear.cpp:65]   --->   Operation 358 'br' 'br_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 14)> <Delay = 0.00>
ST_2 : Operation 359 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx583.0.0.15.0.0.033.exit" [Deit_cpp/src/linear.cpp:65]   --->   Operation 359 'br' 'br_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 13)> <Delay = 0.00>
ST_2 : Operation 360 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx583.0.0.15.0.0.033.exit" [Deit_cpp/src/linear.cpp:65]   --->   Operation 360 'br' 'br_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 12)> <Delay = 0.00>
ST_2 : Operation 361 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx583.0.0.15.0.0.033.exit" [Deit_cpp/src/linear.cpp:65]   --->   Operation 361 'br' 'br_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 11)> <Delay = 0.00>
ST_2 : Operation 362 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx583.0.0.15.0.0.033.exit" [Deit_cpp/src/linear.cpp:65]   --->   Operation 362 'br' 'br_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 10)> <Delay = 0.00>
ST_2 : Operation 363 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx583.0.0.15.0.0.033.exit" [Deit_cpp/src/linear.cpp:65]   --->   Operation 363 'br' 'br_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 9)> <Delay = 0.00>
ST_2 : Operation 364 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx583.0.0.15.0.0.033.exit" [Deit_cpp/src/linear.cpp:65]   --->   Operation 364 'br' 'br_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 8)> <Delay = 0.00>
ST_2 : Operation 365 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx583.0.0.15.0.0.033.exit" [Deit_cpp/src/linear.cpp:65]   --->   Operation 365 'br' 'br_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 7)> <Delay = 0.00>
ST_2 : Operation 366 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx583.0.0.15.0.0.033.exit" [Deit_cpp/src/linear.cpp:65]   --->   Operation 366 'br' 'br_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 6)> <Delay = 0.00>
ST_2 : Operation 367 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx583.0.0.15.0.0.033.exit" [Deit_cpp/src/linear.cpp:65]   --->   Operation 367 'br' 'br_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 5)> <Delay = 0.00>
ST_2 : Operation 368 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx583.0.0.15.0.0.033.exit" [Deit_cpp/src/linear.cpp:65]   --->   Operation 368 'br' 'br_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 4)> <Delay = 0.00>
ST_2 : Operation 369 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx583.0.0.15.0.0.033.exit" [Deit_cpp/src/linear.cpp:65]   --->   Operation 369 'br' 'br_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 3)> <Delay = 0.00>
ST_2 : Operation 370 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx583.0.0.15.0.0.033.exit" [Deit_cpp/src/linear.cpp:65]   --->   Operation 370 'br' 'br_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 2)> <Delay = 0.00>
ST_2 : Operation 371 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx583.0.0.15.0.0.033.exit" [Deit_cpp/src/linear.cpp:65]   --->   Operation 371 'br' 'br_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 1)> <Delay = 0.00>
ST_2 : Operation 372 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx583.0.0.15.0.0.033.exit" [Deit_cpp/src/linear.cpp:65]   --->   Operation 372 'br' 'br_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 0)> <Delay = 0.00>
ST_2 : Operation 373 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx583.0.0.15.0.0.033.exit" [Deit_cpp/src/linear.cpp:65]   --->   Operation 373 'br' 'br_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 15)> <Delay = 0.00>
ST_2 : Operation 374 [1/1] (0.42ns)   --->   "%store_ln46 = store i16 %add_ln46, i16 %src_block" [Deit_cpp/src/linear.cpp:46]   --->   Operation 374 'store' 'store_ln46' <Predicate = (!icmp_ln46)> <Delay = 0.42>
ST_2 : Operation 375 [1/1] (0.42ns)   --->   "%store_ln46 = store i32 %next_dst_row_offset_1, i32 %next_dst_row_offset" [Deit_cpp/src/linear.cpp:46]   --->   Operation 375 'store' 'store_ln46' <Predicate = (!icmp_ln46)> <Delay = 0.42>
ST_2 : Operation 376 [1/1] (0.42ns)   --->   "%store_ln46 = store i32 %next_src_col_block, i32 %src_col_block" [Deit_cpp/src/linear.cpp:46]   --->   Operation 376 'store' 'store_ln46' <Predicate = (!icmp_ln46)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 377 [1/1] (0.00ns)   --->   "%src_row_load = load i32 %src_row" [Deit_cpp/src/linear.cpp:53]   --->   Operation 377 'load' 'src_row_load' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_3 : Operation 378 [1/1] (1.01ns)   --->   "%add_ln53 = add i32 %src_row_load, i32 1" [Deit_cpp/src/linear.cpp:53]   --->   Operation 378 'add' 'add_ln53' <Predicate = (!icmp_ln46 & icmp_ln51)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 379 [1/1] (0.44ns)   --->   "%next_src_row = select i1 %icmp_ln51, i32 %add_ln53, i32 %src_row_load" [Deit_cpp/src/linear.cpp:53]   --->   Operation 379 'select' 'next_src_row' <Predicate = (!icmp_ln46)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 380 [1/1] (0.00ns)   --->   "%sext_ln65 = sext i59 %trunc_ln65_s" [Deit_cpp/src/linear.cpp:65]   --->   Operation 380 'sext' 'sext_ln65' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_3 : Operation 381 [1/1] (0.00ns)   --->   "%weights_addr = getelementptr i256 %weights, i64 %sext_ln65" [Deit_cpp/src/linear.cpp:65]   --->   Operation 381 'getelementptr' 'weights_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_3 : Operation 382 [7/7] (7.30ns)   --->   "%weights_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr, i32 1" [Deit_cpp/src/linear.cpp:65]   --->   Operation 382 'readreq' 'weights_load_req' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 383 [1/1] (1.08ns)   --->   "%add_ln65 = add i64 %empty, i64 2" [Deit_cpp/src/linear.cpp:65]   --->   Operation 383 'add' 'add_ln65' <Predicate = (!icmp_ln46)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 384 [1/1] (0.00ns)   --->   "%trunc_ln65_1 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln65, i32 5, i32 63" [Deit_cpp/src/linear.cpp:65]   --->   Operation 384 'partselect' 'trunc_ln65_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_3 : Operation 385 [1/1] (0.00ns)   --->   "%src_row_load_1 = load i32 %src_row" [Deit_cpp/src/linear.cpp:69]   --->   Operation 385 'load' 'src_row_load_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_3 : Operation 386 [1/1] (0.99ns)   --->   "%icmp_ln69_1 = icmp_eq  i32 %src_row_load_1, i32 %zext_ln30_cast" [Deit_cpp/src/linear.cpp:69]   --->   Operation 386 'icmp' 'icmp_ln69_1' <Predicate = (!icmp_ln46)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 387 [1/1] (0.28ns)   --->   "%or_ln69 = or i1 %icmp_ln69, i1 %icmp_ln69_1" [Deit_cpp/src/linear.cpp:69]   --->   Operation 387 'or' 'or_ln69' <Predicate = (!icmp_ln46)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 388 [1/1] (0.00ns)   --->   "%br_ln69 = br i1 %or_ln69, void %for.inc98, void %for.inc.15" [Deit_cpp/src/linear.cpp:69]   --->   Operation 388 'br' 'br_ln69' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_3 : Operation 389 [1/1] (0.42ns)   --->   "%store_ln46 = store i32 %next_src_row, i32 %src_row" [Deit_cpp/src/linear.cpp:46]   --->   Operation 389 'store' 'store_ln46' <Predicate = (!icmp_ln46)> <Delay = 0.42>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 390 [6/7] (7.30ns)   --->   "%weights_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr, i32 1" [Deit_cpp/src/linear.cpp:65]   --->   Operation 390 'readreq' 'weights_load_req' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 391 [1/1] (0.00ns)   --->   "%sext_ln65_1 = sext i59 %trunc_ln65_1" [Deit_cpp/src/linear.cpp:65]   --->   Operation 391 'sext' 'sext_ln65_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_4 : Operation 392 [1/1] (0.00ns)   --->   "%weights_addr_37 = getelementptr i256 %weights, i64 %sext_ln65_1" [Deit_cpp/src/linear.cpp:65]   --->   Operation 392 'getelementptr' 'weights_addr_37' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_4 : Operation 393 [7/7] (7.30ns)   --->   "%weights_load_55_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_37, i32 1" [Deit_cpp/src/linear.cpp:65]   --->   Operation 393 'readreq' 'weights_load_55_req' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 394 [1/1] (1.08ns)   --->   "%add_ln65_1 = add i64 %empty, i64 4" [Deit_cpp/src/linear.cpp:65]   --->   Operation 394 'add' 'add_ln65_1' <Predicate = (!icmp_ln46)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 395 [1/1] (0.00ns)   --->   "%trunc_ln65_3 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln65_1, i32 5, i32 63" [Deit_cpp/src/linear.cpp:65]   --->   Operation 395 'partselect' 'trunc_ln65_3' <Predicate = (!icmp_ln46)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 396 [5/7] (7.30ns)   --->   "%weights_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr, i32 1" [Deit_cpp/src/linear.cpp:65]   --->   Operation 396 'readreq' 'weights_load_req' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 397 [6/7] (7.30ns)   --->   "%weights_load_55_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_37, i32 1" [Deit_cpp/src/linear.cpp:65]   --->   Operation 397 'readreq' 'weights_load_55_req' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 398 [1/1] (0.00ns)   --->   "%sext_ln65_2 = sext i59 %trunc_ln65_3" [Deit_cpp/src/linear.cpp:65]   --->   Operation 398 'sext' 'sext_ln65_2' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_5 : Operation 399 [1/1] (0.00ns)   --->   "%weights_addr_38 = getelementptr i256 %weights, i64 %sext_ln65_2" [Deit_cpp/src/linear.cpp:65]   --->   Operation 399 'getelementptr' 'weights_addr_38' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_5 : Operation 400 [7/7] (7.30ns)   --->   "%weights_load_56_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_38, i32 1" [Deit_cpp/src/linear.cpp:65]   --->   Operation 400 'readreq' 'weights_load_56_req' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 401 [1/1] (1.08ns)   --->   "%add_ln65_2 = add i64 %empty, i64 6" [Deit_cpp/src/linear.cpp:65]   --->   Operation 401 'add' 'add_ln65_2' <Predicate = (!icmp_ln46)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 402 [1/1] (0.00ns)   --->   "%trunc_ln65_5 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln65_2, i32 5, i32 63" [Deit_cpp/src/linear.cpp:65]   --->   Operation 402 'partselect' 'trunc_ln65_5' <Predicate = (!icmp_ln46)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 403 [4/7] (7.30ns)   --->   "%weights_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr, i32 1" [Deit_cpp/src/linear.cpp:65]   --->   Operation 403 'readreq' 'weights_load_req' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 404 [5/7] (7.30ns)   --->   "%weights_load_55_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_37, i32 1" [Deit_cpp/src/linear.cpp:65]   --->   Operation 404 'readreq' 'weights_load_55_req' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 405 [6/7] (7.30ns)   --->   "%weights_load_56_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_38, i32 1" [Deit_cpp/src/linear.cpp:65]   --->   Operation 405 'readreq' 'weights_load_56_req' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 406 [1/1] (0.00ns)   --->   "%sext_ln65_3 = sext i59 %trunc_ln65_5" [Deit_cpp/src/linear.cpp:65]   --->   Operation 406 'sext' 'sext_ln65_3' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_6 : Operation 407 [1/1] (0.00ns)   --->   "%weights_addr_39 = getelementptr i256 %weights, i64 %sext_ln65_3" [Deit_cpp/src/linear.cpp:65]   --->   Operation 407 'getelementptr' 'weights_addr_39' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_6 : Operation 408 [7/7] (7.30ns)   --->   "%weights_load_57_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_39, i32 1" [Deit_cpp/src/linear.cpp:65]   --->   Operation 408 'readreq' 'weights_load_57_req' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 409 [1/1] (1.08ns)   --->   "%add_ln65_3 = add i64 %empty, i64 8" [Deit_cpp/src/linear.cpp:65]   --->   Operation 409 'add' 'add_ln65_3' <Predicate = (!icmp_ln46)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 410 [1/1] (0.00ns)   --->   "%trunc_ln65_7 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln65_3, i32 5, i32 63" [Deit_cpp/src/linear.cpp:65]   --->   Operation 410 'partselect' 'trunc_ln65_7' <Predicate = (!icmp_ln46)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 411 [3/7] (7.30ns)   --->   "%weights_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr, i32 1" [Deit_cpp/src/linear.cpp:65]   --->   Operation 411 'readreq' 'weights_load_req' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 412 [4/7] (7.30ns)   --->   "%weights_load_55_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_37, i32 1" [Deit_cpp/src/linear.cpp:65]   --->   Operation 412 'readreq' 'weights_load_55_req' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 413 [5/7] (7.30ns)   --->   "%weights_load_56_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_38, i32 1" [Deit_cpp/src/linear.cpp:65]   --->   Operation 413 'readreq' 'weights_load_56_req' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 414 [6/7] (7.30ns)   --->   "%weights_load_57_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_39, i32 1" [Deit_cpp/src/linear.cpp:65]   --->   Operation 414 'readreq' 'weights_load_57_req' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 415 [1/1] (0.00ns)   --->   "%sext_ln65_4 = sext i59 %trunc_ln65_7" [Deit_cpp/src/linear.cpp:65]   --->   Operation 415 'sext' 'sext_ln65_4' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_7 : Operation 416 [1/1] (0.00ns)   --->   "%weights_addr_40 = getelementptr i256 %weights, i64 %sext_ln65_4" [Deit_cpp/src/linear.cpp:65]   --->   Operation 416 'getelementptr' 'weights_addr_40' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_7 : Operation 417 [7/7] (7.30ns)   --->   "%weights_load_58_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_40, i32 1" [Deit_cpp/src/linear.cpp:65]   --->   Operation 417 'readreq' 'weights_load_58_req' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 418 [1/1] (1.08ns)   --->   "%add_ln65_4 = add i64 %empty, i64 10" [Deit_cpp/src/linear.cpp:65]   --->   Operation 418 'add' 'add_ln65_4' <Predicate = (!icmp_ln46)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 419 [1/1] (0.00ns)   --->   "%trunc_ln65_9 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln65_4, i32 5, i32 63" [Deit_cpp/src/linear.cpp:65]   --->   Operation 419 'partselect' 'trunc_ln65_9' <Predicate = (!icmp_ln46)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 420 [2/7] (7.30ns)   --->   "%weights_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr, i32 1" [Deit_cpp/src/linear.cpp:65]   --->   Operation 420 'readreq' 'weights_load_req' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 421 [3/7] (7.30ns)   --->   "%weights_load_55_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_37, i32 1" [Deit_cpp/src/linear.cpp:65]   --->   Operation 421 'readreq' 'weights_load_55_req' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 422 [4/7] (7.30ns)   --->   "%weights_load_56_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_38, i32 1" [Deit_cpp/src/linear.cpp:65]   --->   Operation 422 'readreq' 'weights_load_56_req' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 423 [5/7] (7.30ns)   --->   "%weights_load_57_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_39, i32 1" [Deit_cpp/src/linear.cpp:65]   --->   Operation 423 'readreq' 'weights_load_57_req' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 424 [6/7] (7.30ns)   --->   "%weights_load_58_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_40, i32 1" [Deit_cpp/src/linear.cpp:65]   --->   Operation 424 'readreq' 'weights_load_58_req' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 425 [1/1] (0.00ns)   --->   "%sext_ln65_5 = sext i59 %trunc_ln65_9" [Deit_cpp/src/linear.cpp:65]   --->   Operation 425 'sext' 'sext_ln65_5' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_8 : Operation 426 [1/1] (0.00ns)   --->   "%weights_addr_41 = getelementptr i256 %weights, i64 %sext_ln65_5" [Deit_cpp/src/linear.cpp:65]   --->   Operation 426 'getelementptr' 'weights_addr_41' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_8 : Operation 427 [7/7] (7.30ns)   --->   "%weights_load_59_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_41, i32 1" [Deit_cpp/src/linear.cpp:65]   --->   Operation 427 'readreq' 'weights_load_59_req' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 428 [1/1] (1.08ns)   --->   "%add_ln65_5 = add i64 %empty, i64 12" [Deit_cpp/src/linear.cpp:65]   --->   Operation 428 'add' 'add_ln65_5' <Predicate = (!icmp_ln46)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 429 [1/1] (0.00ns)   --->   "%trunc_ln65_11 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln65_5, i32 5, i32 63" [Deit_cpp/src/linear.cpp:65]   --->   Operation 429 'partselect' 'trunc_ln65_11' <Predicate = (!icmp_ln46)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 430 [1/7] (7.30ns)   --->   "%weights_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr, i32 1" [Deit_cpp/src/linear.cpp:65]   --->   Operation 430 'readreq' 'weights_load_req' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 431 [2/7] (7.30ns)   --->   "%weights_load_55_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_37, i32 1" [Deit_cpp/src/linear.cpp:65]   --->   Operation 431 'readreq' 'weights_load_55_req' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 432 [3/7] (7.30ns)   --->   "%weights_load_56_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_38, i32 1" [Deit_cpp/src/linear.cpp:65]   --->   Operation 432 'readreq' 'weights_load_56_req' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 433 [4/7] (7.30ns)   --->   "%weights_load_57_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_39, i32 1" [Deit_cpp/src/linear.cpp:65]   --->   Operation 433 'readreq' 'weights_load_57_req' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 434 [5/7] (7.30ns)   --->   "%weights_load_58_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_40, i32 1" [Deit_cpp/src/linear.cpp:65]   --->   Operation 434 'readreq' 'weights_load_58_req' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 435 [6/7] (7.30ns)   --->   "%weights_load_59_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_41, i32 1" [Deit_cpp/src/linear.cpp:65]   --->   Operation 435 'readreq' 'weights_load_59_req' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 436 [1/1] (0.00ns)   --->   "%sext_ln65_6 = sext i59 %trunc_ln65_11" [Deit_cpp/src/linear.cpp:65]   --->   Operation 436 'sext' 'sext_ln65_6' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_9 : Operation 437 [1/1] (0.00ns)   --->   "%weights_addr_42 = getelementptr i256 %weights, i64 %sext_ln65_6" [Deit_cpp/src/linear.cpp:65]   --->   Operation 437 'getelementptr' 'weights_addr_42' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_9 : Operation 438 [7/7] (7.30ns)   --->   "%weights_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_42, i32 1" [Deit_cpp/src/linear.cpp:65]   --->   Operation 438 'readreq' 'weights_load_60_req' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 439 [1/1] (1.08ns)   --->   "%add_ln65_6 = add i64 %empty, i64 14" [Deit_cpp/src/linear.cpp:65]   --->   Operation 439 'add' 'add_ln65_6' <Predicate = (!icmp_ln46)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 440 [1/1] (0.00ns)   --->   "%trunc_ln65_13 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln65_6, i32 5, i32 63" [Deit_cpp/src/linear.cpp:65]   --->   Operation 440 'partselect' 'trunc_ln65_13' <Predicate = (!icmp_ln46)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 441 [1/1] (7.30ns)   --->   "%weights_addr_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %weights_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 441 'read' 'weights_addr_read' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 442 [1/7] (7.30ns)   --->   "%weights_load_55_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_37, i32 1" [Deit_cpp/src/linear.cpp:65]   --->   Operation 442 'readreq' 'weights_load_55_req' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 443 [2/7] (7.30ns)   --->   "%weights_load_56_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_38, i32 1" [Deit_cpp/src/linear.cpp:65]   --->   Operation 443 'readreq' 'weights_load_56_req' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 444 [3/7] (7.30ns)   --->   "%weights_load_57_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_39, i32 1" [Deit_cpp/src/linear.cpp:65]   --->   Operation 444 'readreq' 'weights_load_57_req' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 445 [4/7] (7.30ns)   --->   "%weights_load_58_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_40, i32 1" [Deit_cpp/src/linear.cpp:65]   --->   Operation 445 'readreq' 'weights_load_58_req' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 446 [5/7] (7.30ns)   --->   "%weights_load_59_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_41, i32 1" [Deit_cpp/src/linear.cpp:65]   --->   Operation 446 'readreq' 'weights_load_59_req' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 447 [6/7] (7.30ns)   --->   "%weights_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_42, i32 1" [Deit_cpp/src/linear.cpp:65]   --->   Operation 447 'readreq' 'weights_load_60_req' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 448 [1/1] (0.00ns)   --->   "%sext_ln65_7 = sext i59 %trunc_ln65_13" [Deit_cpp/src/linear.cpp:65]   --->   Operation 448 'sext' 'sext_ln65_7' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_10 : Operation 449 [1/1] (0.00ns)   --->   "%weights_addr_43 = getelementptr i256 %weights, i64 %sext_ln65_7" [Deit_cpp/src/linear.cpp:65]   --->   Operation 449 'getelementptr' 'weights_addr_43' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_10 : Operation 450 [7/7] (7.30ns)   --->   "%weights_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_43, i32 1" [Deit_cpp/src/linear.cpp:65]   --->   Operation 450 'readreq' 'weights_load_61_req' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 451 [1/1] (1.08ns)   --->   "%add_ln65_7 = add i64 %empty, i64 16" [Deit_cpp/src/linear.cpp:65]   --->   Operation 451 'add' 'add_ln65_7' <Predicate = (!icmp_ln46)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 452 [1/1] (0.00ns)   --->   "%trunc_ln65_15 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln65_7, i32 5, i32 63" [Deit_cpp/src/linear.cpp:65]   --->   Operation 452 'partselect' 'trunc_ln65_15' <Predicate = (!icmp_ln46)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 453 [1/1] (0.00ns)   --->   "%next_dst_col_block_load = load i32 %next_dst_col_block" [Deit_cpp/src/linear.cpp:58]   --->   Operation 453 'load' 'next_dst_col_block_load' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_11 : Operation 454 [1/1] (0.99ns)   --->   "%icmp_ln58 = icmp_eq  i32 %next_dst_col_block_load, i32 %zext_ln28_cast" [Deit_cpp/src/linear.cpp:58]   --->   Operation 454 'icmp' 'icmp_ln58' <Predicate = (!icmp_ln46)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 455 [1/1] (1.01ns)   --->   "%add_ln58 = add i32 %next_dst_col_block_load, i32 1" [Deit_cpp/src/linear.cpp:58]   --->   Operation 455 'add' 'add_ln58' <Predicate = (!icmp_ln46)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 456 [1/1] (0.44ns)   --->   "%next_dst_col_block_1 = select i1 %icmp_ln58, i32 0, i32 %add_ln58" [Deit_cpp/src/linear.cpp:58]   --->   Operation 456 'select' 'next_dst_col_block_1' <Predicate = (!icmp_ln46)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 457 [1/1] (0.00ns)   --->   "%zext_ln65_15 = zext i32 %next_dst_col_block_load" [Deit_cpp/src/linear.cpp:65]   --->   Operation 457 'zext' 'zext_ln65_15' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_11 : Operation 458 [1/1] (1.53ns)   --->   "%lshr_ln65 = lshr i256 %weights_addr_read, i256 %zext_ln65_1_cast" [Deit_cpp/src/linear.cpp:65]   --->   Operation 458 'lshr' 'lshr_ln65' <Predicate = (!icmp_ln46)> <Delay = 1.53> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 459 [1/1] (0.00ns)   --->   "%trunc_ln65 = trunc i256 %lshr_ln65" [Deit_cpp/src/linear.cpp:65]   --->   Operation 459 'trunc' 'trunc_ln65' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_11 : Operation 460 [1/1] (7.30ns)   --->   "%weights_addr_37_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %weights_addr_37" [Deit_cpp/src/linear.cpp:65]   --->   Operation 460 'read' 'weights_addr_37_read' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 461 [1/7] (7.30ns)   --->   "%weights_load_56_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_38, i32 1" [Deit_cpp/src/linear.cpp:65]   --->   Operation 461 'readreq' 'weights_load_56_req' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 462 [2/7] (7.30ns)   --->   "%weights_load_57_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_39, i32 1" [Deit_cpp/src/linear.cpp:65]   --->   Operation 462 'readreq' 'weights_load_57_req' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 463 [3/7] (7.30ns)   --->   "%weights_load_58_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_40, i32 1" [Deit_cpp/src/linear.cpp:65]   --->   Operation 463 'readreq' 'weights_load_58_req' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 464 [4/7] (7.30ns)   --->   "%weights_load_59_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_41, i32 1" [Deit_cpp/src/linear.cpp:65]   --->   Operation 464 'readreq' 'weights_load_59_req' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 465 [5/7] (7.30ns)   --->   "%weights_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_42, i32 1" [Deit_cpp/src/linear.cpp:65]   --->   Operation 465 'readreq' 'weights_load_60_req' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 466 [6/7] (7.30ns)   --->   "%weights_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_43, i32 1" [Deit_cpp/src/linear.cpp:65]   --->   Operation 466 'readreq' 'weights_load_61_req' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 467 [1/1] (0.00ns)   --->   "%sext_ln65_8 = sext i59 %trunc_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 467 'sext' 'sext_ln65_8' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_11 : Operation 468 [1/1] (0.00ns)   --->   "%weights_addr_44 = getelementptr i256 %weights, i64 %sext_ln65_8" [Deit_cpp/src/linear.cpp:65]   --->   Operation 468 'getelementptr' 'weights_addr_44' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_11 : Operation 469 [7/7] (7.30ns)   --->   "%weights_load_62_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_44, i32 1" [Deit_cpp/src/linear.cpp:65]   --->   Operation 469 'readreq' 'weights_load_62_req' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 470 [1/1] (1.08ns)   --->   "%add_ln65_8 = add i64 %empty, i64 18" [Deit_cpp/src/linear.cpp:65]   --->   Operation 470 'add' 'add_ln65_8' <Predicate = (!icmp_ln46)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 471 [1/1] (0.00ns)   --->   "%trunc_ln65_17 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln65_8, i32 5, i32 63" [Deit_cpp/src/linear.cpp:65]   --->   Operation 471 'partselect' 'trunc_ln65_17' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_11 : Operation 472 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_0_addr = getelementptr i16 %weights_cache_data_M_elems_V_0, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 472 'getelementptr' 'weights_cache_data_M_elems_V_0_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_11 : Operation 473 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_0_1_addr = getelementptr i16 %weights_cache_data_M_elems_V_0_1, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 473 'getelementptr' 'weights_cache_data_M_elems_V_0_1_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_11 : Operation 474 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_0_2_addr = getelementptr i16 %weights_cache_data_M_elems_V_0_2, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 474 'getelementptr' 'weights_cache_data_M_elems_V_0_2_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_11 : Operation 475 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_0_3_addr = getelementptr i16 %weights_cache_data_M_elems_V_0_3, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 475 'getelementptr' 'weights_cache_data_M_elems_V_0_3_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_11 : Operation 476 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_0_4_addr = getelementptr i16 %weights_cache_data_M_elems_V_0_4, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 476 'getelementptr' 'weights_cache_data_M_elems_V_0_4_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_11 : Operation 477 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_0_5_addr = getelementptr i16 %weights_cache_data_M_elems_V_0_5, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 477 'getelementptr' 'weights_cache_data_M_elems_V_0_5_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_11 : Operation 478 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_0_6_addr = getelementptr i16 %weights_cache_data_M_elems_V_0_6, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 478 'getelementptr' 'weights_cache_data_M_elems_V_0_6_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_11 : Operation 479 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_0_7_addr = getelementptr i16 %weights_cache_data_M_elems_V_0_7, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 479 'getelementptr' 'weights_cache_data_M_elems_V_0_7_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_11 : Operation 480 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_0_8_addr = getelementptr i16 %weights_cache_data_M_elems_V_0_8, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 480 'getelementptr' 'weights_cache_data_M_elems_V_0_8_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_11 : Operation 481 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_0_9_addr = getelementptr i16 %weights_cache_data_M_elems_V_0_9, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 481 'getelementptr' 'weights_cache_data_M_elems_V_0_9_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_11 : Operation 482 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_0_10_addr = getelementptr i16 %weights_cache_data_M_elems_V_0_10, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 482 'getelementptr' 'weights_cache_data_M_elems_V_0_10_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_11 : Operation 483 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_0_11_addr = getelementptr i16 %weights_cache_data_M_elems_V_0_11, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 483 'getelementptr' 'weights_cache_data_M_elems_V_0_11_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_11 : Operation 484 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_0_12_addr = getelementptr i16 %weights_cache_data_M_elems_V_0_12, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 484 'getelementptr' 'weights_cache_data_M_elems_V_0_12_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_11 : Operation 485 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_0_13_addr = getelementptr i16 %weights_cache_data_M_elems_V_0_13, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 485 'getelementptr' 'weights_cache_data_M_elems_V_0_13_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_11 : Operation 486 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_0_14_addr = getelementptr i16 %weights_cache_data_M_elems_V_0_14, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 486 'getelementptr' 'weights_cache_data_M_elems_V_0_14_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_11 : Operation 487 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_0_15_addr = getelementptr i16 %weights_cache_data_M_elems_V_0_15, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 487 'getelementptr' 'weights_cache_data_M_elems_V_0_15_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_11 : Operation 488 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65, i6 %weights_cache_data_M_elems_V_0_14_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 488 'store' 'store_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 14)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_11 : Operation 489 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65, i6 %weights_cache_data_M_elems_V_0_13_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 489 'store' 'store_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 13)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_11 : Operation 490 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65, i6 %weights_cache_data_M_elems_V_0_12_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 490 'store' 'store_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 12)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_11 : Operation 491 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65, i6 %weights_cache_data_M_elems_V_0_11_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 491 'store' 'store_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 11)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_11 : Operation 492 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65, i6 %weights_cache_data_M_elems_V_0_10_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 492 'store' 'store_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 10)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_11 : Operation 493 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65, i6 %weights_cache_data_M_elems_V_0_9_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 493 'store' 'store_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 9)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_11 : Operation 494 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65, i6 %weights_cache_data_M_elems_V_0_8_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 494 'store' 'store_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 8)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_11 : Operation 495 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65, i6 %weights_cache_data_M_elems_V_0_7_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 495 'store' 'store_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 7)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_11 : Operation 496 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65, i6 %weights_cache_data_M_elems_V_0_6_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 496 'store' 'store_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 6)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_11 : Operation 497 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65, i6 %weights_cache_data_M_elems_V_0_5_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 497 'store' 'store_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 5)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_11 : Operation 498 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65, i6 %weights_cache_data_M_elems_V_0_4_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 498 'store' 'store_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 4)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_11 : Operation 499 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65, i6 %weights_cache_data_M_elems_V_0_3_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 499 'store' 'store_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_11 : Operation 500 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65, i6 %weights_cache_data_M_elems_V_0_2_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 500 'store' 'store_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_11 : Operation 501 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65, i6 %weights_cache_data_M_elems_V_0_1_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 501 'store' 'store_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_11 : Operation 502 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65, i6 %weights_cache_data_M_elems_V_0_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 502 'store' 'store_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_11 : Operation 503 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65, i6 %weights_cache_data_M_elems_V_0_15_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 503 'store' 'store_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 15)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_11 : Operation 504 [1/1] (0.42ns)   --->   "%store_ln46 = store i32 %next_dst_col_block_1, i32 %next_dst_col_block" [Deit_cpp/src/linear.cpp:46]   --->   Operation 504 'store' 'store_ln46' <Predicate = (!icmp_ln46)> <Delay = 0.42>
ST_11 : Operation 505 [1/1] (0.00ns)   --->   "%br_ln46 = br void %for.body" [Deit_cpp/src/linear.cpp:46]   --->   Operation 505 'br' 'br_ln46' <Predicate = (!icmp_ln46)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 506 [1/1] (1.53ns)   --->   "%lshr_ln65_1 = lshr i256 %weights_addr_37_read, i256 %zext_ln65_cast" [Deit_cpp/src/linear.cpp:65]   --->   Operation 506 'lshr' 'lshr_ln65_1' <Predicate = (!icmp_ln46)> <Delay = 1.53> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 507 [1/1] (0.00ns)   --->   "%trunc_ln65_2 = trunc i256 %lshr_ln65_1" [Deit_cpp/src/linear.cpp:65]   --->   Operation 507 'trunc' 'trunc_ln65_2' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_12 : Operation 508 [1/1] (7.30ns)   --->   "%weights_addr_38_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %weights_addr_38" [Deit_cpp/src/linear.cpp:65]   --->   Operation 508 'read' 'weights_addr_38_read' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 509 [1/7] (7.30ns)   --->   "%weights_load_57_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_39, i32 1" [Deit_cpp/src/linear.cpp:65]   --->   Operation 509 'readreq' 'weights_load_57_req' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 510 [2/7] (7.30ns)   --->   "%weights_load_58_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_40, i32 1" [Deit_cpp/src/linear.cpp:65]   --->   Operation 510 'readreq' 'weights_load_58_req' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 511 [3/7] (7.30ns)   --->   "%weights_load_59_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_41, i32 1" [Deit_cpp/src/linear.cpp:65]   --->   Operation 511 'readreq' 'weights_load_59_req' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 512 [4/7] (7.30ns)   --->   "%weights_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_42, i32 1" [Deit_cpp/src/linear.cpp:65]   --->   Operation 512 'readreq' 'weights_load_60_req' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 513 [5/7] (7.30ns)   --->   "%weights_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_43, i32 1" [Deit_cpp/src/linear.cpp:65]   --->   Operation 513 'readreq' 'weights_load_61_req' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 514 [6/7] (7.30ns)   --->   "%weights_load_62_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_44, i32 1" [Deit_cpp/src/linear.cpp:65]   --->   Operation 514 'readreq' 'weights_load_62_req' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 515 [1/1] (0.00ns)   --->   "%sext_ln65_9 = sext i59 %trunc_ln65_17" [Deit_cpp/src/linear.cpp:65]   --->   Operation 515 'sext' 'sext_ln65_9' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_12 : Operation 516 [1/1] (0.00ns)   --->   "%weights_addr_45 = getelementptr i256 %weights, i64 %sext_ln65_9" [Deit_cpp/src/linear.cpp:65]   --->   Operation 516 'getelementptr' 'weights_addr_45' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_12 : Operation 517 [7/7] (7.30ns)   --->   "%weights_load_63_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_45, i32 1" [Deit_cpp/src/linear.cpp:65]   --->   Operation 517 'readreq' 'weights_load_63_req' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 518 [1/1] (1.08ns)   --->   "%add_ln65_9 = add i64 %empty, i64 20" [Deit_cpp/src/linear.cpp:65]   --->   Operation 518 'add' 'add_ln65_9' <Predicate = (!icmp_ln46)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 519 [1/1] (0.00ns)   --->   "%trunc_ln65_19 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln65_9, i32 5, i32 63" [Deit_cpp/src/linear.cpp:65]   --->   Operation 519 'partselect' 'trunc_ln65_19' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_12 : Operation 520 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_1_addr = getelementptr i16 %weights_cache_data_M_elems_V_1, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 520 'getelementptr' 'weights_cache_data_M_elems_V_1_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_12 : Operation 521 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_1_1_addr = getelementptr i16 %weights_cache_data_M_elems_V_1_1, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 521 'getelementptr' 'weights_cache_data_M_elems_V_1_1_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_12 : Operation 522 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_1_2_addr = getelementptr i16 %weights_cache_data_M_elems_V_1_2, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 522 'getelementptr' 'weights_cache_data_M_elems_V_1_2_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_12 : Operation 523 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_1_3_addr = getelementptr i16 %weights_cache_data_M_elems_V_1_3, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 523 'getelementptr' 'weights_cache_data_M_elems_V_1_3_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_12 : Operation 524 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_1_4_addr = getelementptr i16 %weights_cache_data_M_elems_V_1_4, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 524 'getelementptr' 'weights_cache_data_M_elems_V_1_4_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_12 : Operation 525 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_1_5_addr = getelementptr i16 %weights_cache_data_M_elems_V_1_5, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 525 'getelementptr' 'weights_cache_data_M_elems_V_1_5_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_12 : Operation 526 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_1_6_addr = getelementptr i16 %weights_cache_data_M_elems_V_1_6, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 526 'getelementptr' 'weights_cache_data_M_elems_V_1_6_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_12 : Operation 527 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_1_7_addr = getelementptr i16 %weights_cache_data_M_elems_V_1_7, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 527 'getelementptr' 'weights_cache_data_M_elems_V_1_7_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_12 : Operation 528 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_1_8_addr = getelementptr i16 %weights_cache_data_M_elems_V_1_8, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 528 'getelementptr' 'weights_cache_data_M_elems_V_1_8_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_12 : Operation 529 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_1_9_addr = getelementptr i16 %weights_cache_data_M_elems_V_1_9, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 529 'getelementptr' 'weights_cache_data_M_elems_V_1_9_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_12 : Operation 530 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_1_10_addr = getelementptr i16 %weights_cache_data_M_elems_V_1_10, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 530 'getelementptr' 'weights_cache_data_M_elems_V_1_10_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_12 : Operation 531 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_1_11_addr = getelementptr i16 %weights_cache_data_M_elems_V_1_11, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 531 'getelementptr' 'weights_cache_data_M_elems_V_1_11_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_12 : Operation 532 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_1_12_addr = getelementptr i16 %weights_cache_data_M_elems_V_1_12, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 532 'getelementptr' 'weights_cache_data_M_elems_V_1_12_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_12 : Operation 533 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_1_13_addr = getelementptr i16 %weights_cache_data_M_elems_V_1_13, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 533 'getelementptr' 'weights_cache_data_M_elems_V_1_13_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_12 : Operation 534 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_1_14_addr = getelementptr i16 %weights_cache_data_M_elems_V_1_14, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 534 'getelementptr' 'weights_cache_data_M_elems_V_1_14_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_12 : Operation 535 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_1_15_addr = getelementptr i16 %weights_cache_data_M_elems_V_1_15, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 535 'getelementptr' 'weights_cache_data_M_elems_V_1_15_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_12 : Operation 536 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_2, i6 %weights_cache_data_M_elems_V_1_14_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 536 'store' 'store_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 14)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_12 : Operation 537 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_2, i6 %weights_cache_data_M_elems_V_1_13_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 537 'store' 'store_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 13)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_12 : Operation 538 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_2, i6 %weights_cache_data_M_elems_V_1_12_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 538 'store' 'store_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 12)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_12 : Operation 539 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_2, i6 %weights_cache_data_M_elems_V_1_11_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 539 'store' 'store_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 11)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_12 : Operation 540 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_2, i6 %weights_cache_data_M_elems_V_1_10_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 540 'store' 'store_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 10)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_12 : Operation 541 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_2, i6 %weights_cache_data_M_elems_V_1_9_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 541 'store' 'store_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 9)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_12 : Operation 542 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_2, i6 %weights_cache_data_M_elems_V_1_8_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 542 'store' 'store_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 8)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_12 : Operation 543 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_2, i6 %weights_cache_data_M_elems_V_1_7_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 543 'store' 'store_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 7)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_12 : Operation 544 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_2, i6 %weights_cache_data_M_elems_V_1_6_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 544 'store' 'store_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 6)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_12 : Operation 545 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_2, i6 %weights_cache_data_M_elems_V_1_5_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 545 'store' 'store_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 5)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_12 : Operation 546 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_2, i6 %weights_cache_data_M_elems_V_1_4_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 546 'store' 'store_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 4)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_12 : Operation 547 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_2, i6 %weights_cache_data_M_elems_V_1_3_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 547 'store' 'store_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_12 : Operation 548 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_2, i6 %weights_cache_data_M_elems_V_1_2_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 548 'store' 'store_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_12 : Operation 549 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_2, i6 %weights_cache_data_M_elems_V_1_1_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 549 'store' 'store_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_12 : Operation 550 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_2, i6 %weights_cache_data_M_elems_V_1_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 550 'store' 'store_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_12 : Operation 551 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_2, i6 %weights_cache_data_M_elems_V_1_15_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 551 'store' 'store_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 15)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_12 : Operation 552 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_0_load = load i6 %weights_cache_data_M_elems_V_0_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 552 'load' 'weights_cache_data_M_elems_V_0_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_12 : Operation 553 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_0_1_load = load i6 %weights_cache_data_M_elems_V_0_1_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 553 'load' 'weights_cache_data_M_elems_V_0_1_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_12 : Operation 554 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_0_2_load = load i6 %weights_cache_data_M_elems_V_0_2_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 554 'load' 'weights_cache_data_M_elems_V_0_2_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_12 : Operation 555 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_0_3_load = load i6 %weights_cache_data_M_elems_V_0_3_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 555 'load' 'weights_cache_data_M_elems_V_0_3_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_12 : Operation 556 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_0_4_load = load i6 %weights_cache_data_M_elems_V_0_4_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 556 'load' 'weights_cache_data_M_elems_V_0_4_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_12 : Operation 557 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_0_5_load = load i6 %weights_cache_data_M_elems_V_0_5_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 557 'load' 'weights_cache_data_M_elems_V_0_5_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_12 : Operation 558 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_0_6_load = load i6 %weights_cache_data_M_elems_V_0_6_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 558 'load' 'weights_cache_data_M_elems_V_0_6_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_12 : Operation 559 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_0_7_load = load i6 %weights_cache_data_M_elems_V_0_7_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 559 'load' 'weights_cache_data_M_elems_V_0_7_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_12 : Operation 560 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_0_8_load = load i6 %weights_cache_data_M_elems_V_0_8_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 560 'load' 'weights_cache_data_M_elems_V_0_8_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_12 : Operation 561 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_0_9_load = load i6 %weights_cache_data_M_elems_V_0_9_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 561 'load' 'weights_cache_data_M_elems_V_0_9_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_12 : Operation 562 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_0_10_load = load i6 %weights_cache_data_M_elems_V_0_10_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 562 'load' 'weights_cache_data_M_elems_V_0_10_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_12 : Operation 563 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_0_11_load = load i6 %weights_cache_data_M_elems_V_0_11_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 563 'load' 'weights_cache_data_M_elems_V_0_11_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_12 : Operation 564 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_0_12_load = load i6 %weights_cache_data_M_elems_V_0_12_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 564 'load' 'weights_cache_data_M_elems_V_0_12_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_12 : Operation 565 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_0_13_load = load i6 %weights_cache_data_M_elems_V_0_13_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 565 'load' 'weights_cache_data_M_elems_V_0_13_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_12 : Operation 566 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_0_14_load = load i6 %weights_cache_data_M_elems_V_0_14_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 566 'load' 'weights_cache_data_M_elems_V_0_14_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_12 : Operation 567 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_0_15_load = load i6 %weights_cache_data_M_elems_V_0_15_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 567 'load' 'weights_cache_data_M_elems_V_0_15_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_12 : Operation 1648 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 1648 'ret' 'ret_ln0' <Predicate = (icmp_ln46)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 568 [1/1] (1.53ns)   --->   "%lshr_ln65_2 = lshr i256 %weights_addr_38_read, i256 %zext_ln65_2_cast" [Deit_cpp/src/linear.cpp:65]   --->   Operation 568 'lshr' 'lshr_ln65_2' <Predicate = (!icmp_ln46)> <Delay = 1.53> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 569 [1/1] (0.00ns)   --->   "%trunc_ln65_4 = trunc i256 %lshr_ln65_2" [Deit_cpp/src/linear.cpp:65]   --->   Operation 569 'trunc' 'trunc_ln65_4' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_13 : Operation 570 [1/1] (7.30ns)   --->   "%weights_addr_39_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %weights_addr_39" [Deit_cpp/src/linear.cpp:65]   --->   Operation 570 'read' 'weights_addr_39_read' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 571 [1/7] (7.30ns)   --->   "%weights_load_58_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_40, i32 1" [Deit_cpp/src/linear.cpp:65]   --->   Operation 571 'readreq' 'weights_load_58_req' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 572 [2/7] (7.30ns)   --->   "%weights_load_59_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_41, i32 1" [Deit_cpp/src/linear.cpp:65]   --->   Operation 572 'readreq' 'weights_load_59_req' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 573 [3/7] (7.30ns)   --->   "%weights_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_42, i32 1" [Deit_cpp/src/linear.cpp:65]   --->   Operation 573 'readreq' 'weights_load_60_req' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 574 [4/7] (7.30ns)   --->   "%weights_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_43, i32 1" [Deit_cpp/src/linear.cpp:65]   --->   Operation 574 'readreq' 'weights_load_61_req' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 575 [5/7] (7.30ns)   --->   "%weights_load_62_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_44, i32 1" [Deit_cpp/src/linear.cpp:65]   --->   Operation 575 'readreq' 'weights_load_62_req' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 576 [6/7] (7.30ns)   --->   "%weights_load_63_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_45, i32 1" [Deit_cpp/src/linear.cpp:65]   --->   Operation 576 'readreq' 'weights_load_63_req' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 577 [1/1] (0.00ns)   --->   "%sext_ln65_10 = sext i59 %trunc_ln65_19" [Deit_cpp/src/linear.cpp:65]   --->   Operation 577 'sext' 'sext_ln65_10' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_13 : Operation 578 [1/1] (0.00ns)   --->   "%weights_addr_46 = getelementptr i256 %weights, i64 %sext_ln65_10" [Deit_cpp/src/linear.cpp:65]   --->   Operation 578 'getelementptr' 'weights_addr_46' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_13 : Operation 579 [7/7] (7.30ns)   --->   "%weights_load_64_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_46, i32 1" [Deit_cpp/src/linear.cpp:65]   --->   Operation 579 'readreq' 'weights_load_64_req' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 580 [1/1] (1.08ns)   --->   "%add_ln65_10 = add i64 %empty, i64 22" [Deit_cpp/src/linear.cpp:65]   --->   Operation 580 'add' 'add_ln65_10' <Predicate = (!icmp_ln46)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 581 [1/1] (0.00ns)   --->   "%trunc_ln65_21 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln65_10, i32 5, i32 63" [Deit_cpp/src/linear.cpp:65]   --->   Operation 581 'partselect' 'trunc_ln65_21' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_13 : Operation 582 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_2_addr = getelementptr i16 %weights_cache_data_M_elems_V_2, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 582 'getelementptr' 'weights_cache_data_M_elems_V_2_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_13 : Operation 583 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_2_1_addr = getelementptr i16 %weights_cache_data_M_elems_V_2_1, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 583 'getelementptr' 'weights_cache_data_M_elems_V_2_1_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_13 : Operation 584 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_2_2_addr = getelementptr i16 %weights_cache_data_M_elems_V_2_2, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 584 'getelementptr' 'weights_cache_data_M_elems_V_2_2_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_13 : Operation 585 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_2_3_addr = getelementptr i16 %weights_cache_data_M_elems_V_2_3, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 585 'getelementptr' 'weights_cache_data_M_elems_V_2_3_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_13 : Operation 586 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_2_4_addr = getelementptr i16 %weights_cache_data_M_elems_V_2_4, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 586 'getelementptr' 'weights_cache_data_M_elems_V_2_4_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_13 : Operation 587 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_2_5_addr = getelementptr i16 %weights_cache_data_M_elems_V_2_5, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 587 'getelementptr' 'weights_cache_data_M_elems_V_2_5_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_13 : Operation 588 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_2_6_addr = getelementptr i16 %weights_cache_data_M_elems_V_2_6, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 588 'getelementptr' 'weights_cache_data_M_elems_V_2_6_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_13 : Operation 589 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_2_7_addr = getelementptr i16 %weights_cache_data_M_elems_V_2_7, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 589 'getelementptr' 'weights_cache_data_M_elems_V_2_7_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_13 : Operation 590 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_2_8_addr = getelementptr i16 %weights_cache_data_M_elems_V_2_8, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 590 'getelementptr' 'weights_cache_data_M_elems_V_2_8_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_13 : Operation 591 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_2_9_addr = getelementptr i16 %weights_cache_data_M_elems_V_2_9, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 591 'getelementptr' 'weights_cache_data_M_elems_V_2_9_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_13 : Operation 592 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_2_10_addr = getelementptr i16 %weights_cache_data_M_elems_V_2_10, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 592 'getelementptr' 'weights_cache_data_M_elems_V_2_10_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_13 : Operation 593 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_2_11_addr = getelementptr i16 %weights_cache_data_M_elems_V_2_11, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 593 'getelementptr' 'weights_cache_data_M_elems_V_2_11_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_13 : Operation 594 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_2_12_addr = getelementptr i16 %weights_cache_data_M_elems_V_2_12, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 594 'getelementptr' 'weights_cache_data_M_elems_V_2_12_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_13 : Operation 595 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_2_13_addr = getelementptr i16 %weights_cache_data_M_elems_V_2_13, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 595 'getelementptr' 'weights_cache_data_M_elems_V_2_13_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_13 : Operation 596 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_2_14_addr = getelementptr i16 %weights_cache_data_M_elems_V_2_14, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 596 'getelementptr' 'weights_cache_data_M_elems_V_2_14_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_13 : Operation 597 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_2_15_addr = getelementptr i16 %weights_cache_data_M_elems_V_2_15, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 597 'getelementptr' 'weights_cache_data_M_elems_V_2_15_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_13 : Operation 598 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_4, i6 %weights_cache_data_M_elems_V_2_14_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 598 'store' 'store_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 14)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_13 : Operation 599 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_4, i6 %weights_cache_data_M_elems_V_2_13_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 599 'store' 'store_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 13)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_13 : Operation 600 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_4, i6 %weights_cache_data_M_elems_V_2_12_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 600 'store' 'store_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 12)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_13 : Operation 601 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_4, i6 %weights_cache_data_M_elems_V_2_11_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 601 'store' 'store_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 11)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_13 : Operation 602 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_4, i6 %weights_cache_data_M_elems_V_2_10_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 602 'store' 'store_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 10)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_13 : Operation 603 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_4, i6 %weights_cache_data_M_elems_V_2_9_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 603 'store' 'store_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 9)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_13 : Operation 604 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_4, i6 %weights_cache_data_M_elems_V_2_8_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 604 'store' 'store_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 8)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_13 : Operation 605 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_4, i6 %weights_cache_data_M_elems_V_2_7_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 605 'store' 'store_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 7)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_13 : Operation 606 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_4, i6 %weights_cache_data_M_elems_V_2_6_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 606 'store' 'store_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 6)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_13 : Operation 607 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_4, i6 %weights_cache_data_M_elems_V_2_5_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 607 'store' 'store_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 5)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_13 : Operation 608 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_4, i6 %weights_cache_data_M_elems_V_2_4_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 608 'store' 'store_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 4)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_13 : Operation 609 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_4, i6 %weights_cache_data_M_elems_V_2_3_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 609 'store' 'store_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_13 : Operation 610 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_4, i6 %weights_cache_data_M_elems_V_2_2_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 610 'store' 'store_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_13 : Operation 611 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_4, i6 %weights_cache_data_M_elems_V_2_1_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 611 'store' 'store_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_13 : Operation 612 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_4, i6 %weights_cache_data_M_elems_V_2_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 612 'store' 'store_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_13 : Operation 613 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_4, i6 %weights_cache_data_M_elems_V_2_15_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 613 'store' 'store_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 15)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_13 : Operation 614 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_0_load = load i6 %weights_cache_data_M_elems_V_0_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 614 'load' 'weights_cache_data_M_elems_V_0_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_13 : Operation 615 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_1_load = load i6 %weights_cache_data_M_elems_V_1_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 615 'load' 'weights_cache_data_M_elems_V_1_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_13 : Operation 616 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_0_1_load = load i6 %weights_cache_data_M_elems_V_0_1_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 616 'load' 'weights_cache_data_M_elems_V_0_1_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_13 : Operation 617 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_1_1_load = load i6 %weights_cache_data_M_elems_V_1_1_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 617 'load' 'weights_cache_data_M_elems_V_1_1_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_13 : Operation 618 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_0_2_load = load i6 %weights_cache_data_M_elems_V_0_2_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 618 'load' 'weights_cache_data_M_elems_V_0_2_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_13 : Operation 619 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_1_2_load = load i6 %weights_cache_data_M_elems_V_1_2_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 619 'load' 'weights_cache_data_M_elems_V_1_2_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_13 : Operation 620 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_0_3_load = load i6 %weights_cache_data_M_elems_V_0_3_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 620 'load' 'weights_cache_data_M_elems_V_0_3_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_13 : Operation 621 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_1_3_load = load i6 %weights_cache_data_M_elems_V_1_3_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 621 'load' 'weights_cache_data_M_elems_V_1_3_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_13 : Operation 622 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_0_4_load = load i6 %weights_cache_data_M_elems_V_0_4_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 622 'load' 'weights_cache_data_M_elems_V_0_4_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_13 : Operation 623 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_1_4_load = load i6 %weights_cache_data_M_elems_V_1_4_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 623 'load' 'weights_cache_data_M_elems_V_1_4_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_13 : Operation 624 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_0_5_load = load i6 %weights_cache_data_M_elems_V_0_5_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 624 'load' 'weights_cache_data_M_elems_V_0_5_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_13 : Operation 625 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_1_5_load = load i6 %weights_cache_data_M_elems_V_1_5_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 625 'load' 'weights_cache_data_M_elems_V_1_5_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_13 : Operation 626 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_0_6_load = load i6 %weights_cache_data_M_elems_V_0_6_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 626 'load' 'weights_cache_data_M_elems_V_0_6_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_13 : Operation 627 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_1_6_load = load i6 %weights_cache_data_M_elems_V_1_6_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 627 'load' 'weights_cache_data_M_elems_V_1_6_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_13 : Operation 628 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_0_7_load = load i6 %weights_cache_data_M_elems_V_0_7_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 628 'load' 'weights_cache_data_M_elems_V_0_7_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_13 : Operation 629 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_1_7_load = load i6 %weights_cache_data_M_elems_V_1_7_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 629 'load' 'weights_cache_data_M_elems_V_1_7_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_13 : Operation 630 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_0_8_load = load i6 %weights_cache_data_M_elems_V_0_8_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 630 'load' 'weights_cache_data_M_elems_V_0_8_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_13 : Operation 631 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_1_8_load = load i6 %weights_cache_data_M_elems_V_1_8_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 631 'load' 'weights_cache_data_M_elems_V_1_8_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_13 : Operation 632 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_0_9_load = load i6 %weights_cache_data_M_elems_V_0_9_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 632 'load' 'weights_cache_data_M_elems_V_0_9_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_13 : Operation 633 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_1_9_load = load i6 %weights_cache_data_M_elems_V_1_9_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 633 'load' 'weights_cache_data_M_elems_V_1_9_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_13 : Operation 634 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_0_10_load = load i6 %weights_cache_data_M_elems_V_0_10_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 634 'load' 'weights_cache_data_M_elems_V_0_10_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_13 : Operation 635 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_1_10_load = load i6 %weights_cache_data_M_elems_V_1_10_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 635 'load' 'weights_cache_data_M_elems_V_1_10_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_13 : Operation 636 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_0_11_load = load i6 %weights_cache_data_M_elems_V_0_11_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 636 'load' 'weights_cache_data_M_elems_V_0_11_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_13 : Operation 637 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_1_11_load = load i6 %weights_cache_data_M_elems_V_1_11_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 637 'load' 'weights_cache_data_M_elems_V_1_11_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_13 : Operation 638 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_0_12_load = load i6 %weights_cache_data_M_elems_V_0_12_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 638 'load' 'weights_cache_data_M_elems_V_0_12_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_13 : Operation 639 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_1_12_load = load i6 %weights_cache_data_M_elems_V_1_12_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 639 'load' 'weights_cache_data_M_elems_V_1_12_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_13 : Operation 640 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_0_13_load = load i6 %weights_cache_data_M_elems_V_0_13_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 640 'load' 'weights_cache_data_M_elems_V_0_13_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_13 : Operation 641 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_1_13_load = load i6 %weights_cache_data_M_elems_V_1_13_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 641 'load' 'weights_cache_data_M_elems_V_1_13_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_13 : Operation 642 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_0_14_load = load i6 %weights_cache_data_M_elems_V_0_14_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 642 'load' 'weights_cache_data_M_elems_V_0_14_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_13 : Operation 643 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_1_14_load = load i6 %weights_cache_data_M_elems_V_1_14_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 643 'load' 'weights_cache_data_M_elems_V_1_14_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_13 : Operation 644 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_0_15_load = load i6 %weights_cache_data_M_elems_V_0_15_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 644 'load' 'weights_cache_data_M_elems_V_0_15_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_13 : Operation 645 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_1_15_load = load i6 %weights_cache_data_M_elems_V_1_15_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 645 'load' 'weights_cache_data_M_elems_V_1_15_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 646 [1/1] (1.53ns)   --->   "%lshr_ln65_3 = lshr i256 %weights_addr_39_read, i256 %zext_ln65_3_cast" [Deit_cpp/src/linear.cpp:65]   --->   Operation 646 'lshr' 'lshr_ln65_3' <Predicate = (!icmp_ln46)> <Delay = 1.53> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 647 [1/1] (0.00ns)   --->   "%trunc_ln65_6 = trunc i256 %lshr_ln65_3" [Deit_cpp/src/linear.cpp:65]   --->   Operation 647 'trunc' 'trunc_ln65_6' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_14 : Operation 648 [1/1] (7.30ns)   --->   "%weights_addr_40_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %weights_addr_40" [Deit_cpp/src/linear.cpp:65]   --->   Operation 648 'read' 'weights_addr_40_read' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 649 [1/7] (7.30ns)   --->   "%weights_load_59_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_41, i32 1" [Deit_cpp/src/linear.cpp:65]   --->   Operation 649 'readreq' 'weights_load_59_req' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 650 [2/7] (7.30ns)   --->   "%weights_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_42, i32 1" [Deit_cpp/src/linear.cpp:65]   --->   Operation 650 'readreq' 'weights_load_60_req' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 651 [3/7] (7.30ns)   --->   "%weights_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_43, i32 1" [Deit_cpp/src/linear.cpp:65]   --->   Operation 651 'readreq' 'weights_load_61_req' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 652 [4/7] (7.30ns)   --->   "%weights_load_62_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_44, i32 1" [Deit_cpp/src/linear.cpp:65]   --->   Operation 652 'readreq' 'weights_load_62_req' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 653 [5/7] (7.30ns)   --->   "%weights_load_63_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_45, i32 1" [Deit_cpp/src/linear.cpp:65]   --->   Operation 653 'readreq' 'weights_load_63_req' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 654 [6/7] (7.30ns)   --->   "%weights_load_64_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_46, i32 1" [Deit_cpp/src/linear.cpp:65]   --->   Operation 654 'readreq' 'weights_load_64_req' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 655 [1/1] (0.00ns)   --->   "%sext_ln65_11 = sext i59 %trunc_ln65_21" [Deit_cpp/src/linear.cpp:65]   --->   Operation 655 'sext' 'sext_ln65_11' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_14 : Operation 656 [1/1] (0.00ns)   --->   "%weights_addr_47 = getelementptr i256 %weights, i64 %sext_ln65_11" [Deit_cpp/src/linear.cpp:65]   --->   Operation 656 'getelementptr' 'weights_addr_47' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_14 : Operation 657 [7/7] (7.30ns)   --->   "%weights_load_65_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_47, i32 1" [Deit_cpp/src/linear.cpp:65]   --->   Operation 657 'readreq' 'weights_load_65_req' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 658 [1/1] (1.08ns)   --->   "%add_ln65_11 = add i64 %empty, i64 24" [Deit_cpp/src/linear.cpp:65]   --->   Operation 658 'add' 'add_ln65_11' <Predicate = (!icmp_ln46)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 659 [1/1] (0.00ns)   --->   "%trunc_ln65_23 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln65_11, i32 5, i32 63" [Deit_cpp/src/linear.cpp:65]   --->   Operation 659 'partselect' 'trunc_ln65_23' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_14 : Operation 660 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_3_addr = getelementptr i16 %weights_cache_data_M_elems_V_3, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 660 'getelementptr' 'weights_cache_data_M_elems_V_3_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_14 : Operation 661 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_3_1_addr = getelementptr i16 %weights_cache_data_M_elems_V_3_1, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 661 'getelementptr' 'weights_cache_data_M_elems_V_3_1_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_14 : Operation 662 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_3_2_addr = getelementptr i16 %weights_cache_data_M_elems_V_3_2, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 662 'getelementptr' 'weights_cache_data_M_elems_V_3_2_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_14 : Operation 663 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_3_3_addr = getelementptr i16 %weights_cache_data_M_elems_V_3_3, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 663 'getelementptr' 'weights_cache_data_M_elems_V_3_3_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_14 : Operation 664 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_3_4_addr = getelementptr i16 %weights_cache_data_M_elems_V_3_4, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 664 'getelementptr' 'weights_cache_data_M_elems_V_3_4_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_14 : Operation 665 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_3_5_addr = getelementptr i16 %weights_cache_data_M_elems_V_3_5, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 665 'getelementptr' 'weights_cache_data_M_elems_V_3_5_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_14 : Operation 666 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_3_6_addr = getelementptr i16 %weights_cache_data_M_elems_V_3_6, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 666 'getelementptr' 'weights_cache_data_M_elems_V_3_6_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_14 : Operation 667 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_3_7_addr = getelementptr i16 %weights_cache_data_M_elems_V_3_7, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 667 'getelementptr' 'weights_cache_data_M_elems_V_3_7_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_14 : Operation 668 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_3_8_addr = getelementptr i16 %weights_cache_data_M_elems_V_3_8, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 668 'getelementptr' 'weights_cache_data_M_elems_V_3_8_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_14 : Operation 669 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_3_9_addr = getelementptr i16 %weights_cache_data_M_elems_V_3_9, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 669 'getelementptr' 'weights_cache_data_M_elems_V_3_9_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_14 : Operation 670 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_3_10_addr = getelementptr i16 %weights_cache_data_M_elems_V_3_10, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 670 'getelementptr' 'weights_cache_data_M_elems_V_3_10_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_14 : Operation 671 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_3_11_addr = getelementptr i16 %weights_cache_data_M_elems_V_3_11, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 671 'getelementptr' 'weights_cache_data_M_elems_V_3_11_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_14 : Operation 672 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_3_12_addr = getelementptr i16 %weights_cache_data_M_elems_V_3_12, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 672 'getelementptr' 'weights_cache_data_M_elems_V_3_12_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_14 : Operation 673 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_3_13_addr = getelementptr i16 %weights_cache_data_M_elems_V_3_13, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 673 'getelementptr' 'weights_cache_data_M_elems_V_3_13_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_14 : Operation 674 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_3_14_addr = getelementptr i16 %weights_cache_data_M_elems_V_3_14, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 674 'getelementptr' 'weights_cache_data_M_elems_V_3_14_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_14 : Operation 675 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_3_15_addr = getelementptr i16 %weights_cache_data_M_elems_V_3_15, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 675 'getelementptr' 'weights_cache_data_M_elems_V_3_15_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_14 : Operation 676 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_6, i6 %weights_cache_data_M_elems_V_3_14_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 676 'store' 'store_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 14)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_14 : Operation 677 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_6, i6 %weights_cache_data_M_elems_V_3_13_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 677 'store' 'store_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 13)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_14 : Operation 678 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_6, i6 %weights_cache_data_M_elems_V_3_12_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 678 'store' 'store_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 12)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_14 : Operation 679 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_6, i6 %weights_cache_data_M_elems_V_3_11_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 679 'store' 'store_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 11)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_14 : Operation 680 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_6, i6 %weights_cache_data_M_elems_V_3_10_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 680 'store' 'store_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 10)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_14 : Operation 681 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_6, i6 %weights_cache_data_M_elems_V_3_9_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 681 'store' 'store_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 9)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_14 : Operation 682 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_6, i6 %weights_cache_data_M_elems_V_3_8_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 682 'store' 'store_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 8)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_14 : Operation 683 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_6, i6 %weights_cache_data_M_elems_V_3_7_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 683 'store' 'store_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 7)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_14 : Operation 684 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_6, i6 %weights_cache_data_M_elems_V_3_6_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 684 'store' 'store_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 6)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_14 : Operation 685 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_6, i6 %weights_cache_data_M_elems_V_3_5_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 685 'store' 'store_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 5)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_14 : Operation 686 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_6, i6 %weights_cache_data_M_elems_V_3_4_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 686 'store' 'store_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 4)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_14 : Operation 687 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_6, i6 %weights_cache_data_M_elems_V_3_3_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 687 'store' 'store_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_14 : Operation 688 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_6, i6 %weights_cache_data_M_elems_V_3_2_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 688 'store' 'store_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_14 : Operation 689 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_6, i6 %weights_cache_data_M_elems_V_3_1_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 689 'store' 'store_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_14 : Operation 690 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_6, i6 %weights_cache_data_M_elems_V_3_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 690 'store' 'store_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_14 : Operation 691 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_6, i6 %weights_cache_data_M_elems_V_3_15_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 691 'store' 'store_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 15)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_14 : Operation 692 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_1_load = load i6 %weights_cache_data_M_elems_V_1_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 692 'load' 'weights_cache_data_M_elems_V_1_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_14 : Operation 693 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_2_load = load i6 %weights_cache_data_M_elems_V_2_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 693 'load' 'weights_cache_data_M_elems_V_2_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_14 : Operation 694 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_1_1_load = load i6 %weights_cache_data_M_elems_V_1_1_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 694 'load' 'weights_cache_data_M_elems_V_1_1_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_14 : Operation 695 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_2_1_load = load i6 %weights_cache_data_M_elems_V_2_1_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 695 'load' 'weights_cache_data_M_elems_V_2_1_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_14 : Operation 696 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_1_2_load = load i6 %weights_cache_data_M_elems_V_1_2_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 696 'load' 'weights_cache_data_M_elems_V_1_2_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_14 : Operation 697 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_2_2_load = load i6 %weights_cache_data_M_elems_V_2_2_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 697 'load' 'weights_cache_data_M_elems_V_2_2_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_14 : Operation 698 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_1_3_load = load i6 %weights_cache_data_M_elems_V_1_3_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 698 'load' 'weights_cache_data_M_elems_V_1_3_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_14 : Operation 699 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_2_3_load = load i6 %weights_cache_data_M_elems_V_2_3_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 699 'load' 'weights_cache_data_M_elems_V_2_3_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_14 : Operation 700 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_1_4_load = load i6 %weights_cache_data_M_elems_V_1_4_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 700 'load' 'weights_cache_data_M_elems_V_1_4_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_14 : Operation 701 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_2_4_load = load i6 %weights_cache_data_M_elems_V_2_4_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 701 'load' 'weights_cache_data_M_elems_V_2_4_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_14 : Operation 702 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_1_5_load = load i6 %weights_cache_data_M_elems_V_1_5_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 702 'load' 'weights_cache_data_M_elems_V_1_5_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_14 : Operation 703 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_2_5_load = load i6 %weights_cache_data_M_elems_V_2_5_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 703 'load' 'weights_cache_data_M_elems_V_2_5_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_14 : Operation 704 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_1_6_load = load i6 %weights_cache_data_M_elems_V_1_6_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 704 'load' 'weights_cache_data_M_elems_V_1_6_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_14 : Operation 705 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_2_6_load = load i6 %weights_cache_data_M_elems_V_2_6_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 705 'load' 'weights_cache_data_M_elems_V_2_6_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_14 : Operation 706 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_1_7_load = load i6 %weights_cache_data_M_elems_V_1_7_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 706 'load' 'weights_cache_data_M_elems_V_1_7_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_14 : Operation 707 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_2_7_load = load i6 %weights_cache_data_M_elems_V_2_7_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 707 'load' 'weights_cache_data_M_elems_V_2_7_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_14 : Operation 708 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_1_8_load = load i6 %weights_cache_data_M_elems_V_1_8_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 708 'load' 'weights_cache_data_M_elems_V_1_8_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_14 : Operation 709 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_2_8_load = load i6 %weights_cache_data_M_elems_V_2_8_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 709 'load' 'weights_cache_data_M_elems_V_2_8_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_14 : Operation 710 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_1_9_load = load i6 %weights_cache_data_M_elems_V_1_9_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 710 'load' 'weights_cache_data_M_elems_V_1_9_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_14 : Operation 711 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_2_9_load = load i6 %weights_cache_data_M_elems_V_2_9_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 711 'load' 'weights_cache_data_M_elems_V_2_9_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_14 : Operation 712 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_1_10_load = load i6 %weights_cache_data_M_elems_V_1_10_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 712 'load' 'weights_cache_data_M_elems_V_1_10_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_14 : Operation 713 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_2_10_load = load i6 %weights_cache_data_M_elems_V_2_10_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 713 'load' 'weights_cache_data_M_elems_V_2_10_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_14 : Operation 714 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_1_11_load = load i6 %weights_cache_data_M_elems_V_1_11_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 714 'load' 'weights_cache_data_M_elems_V_1_11_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_14 : Operation 715 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_2_11_load = load i6 %weights_cache_data_M_elems_V_2_11_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 715 'load' 'weights_cache_data_M_elems_V_2_11_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_14 : Operation 716 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_1_12_load = load i6 %weights_cache_data_M_elems_V_1_12_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 716 'load' 'weights_cache_data_M_elems_V_1_12_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_14 : Operation 717 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_2_12_load = load i6 %weights_cache_data_M_elems_V_2_12_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 717 'load' 'weights_cache_data_M_elems_V_2_12_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_14 : Operation 718 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_1_13_load = load i6 %weights_cache_data_M_elems_V_1_13_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 718 'load' 'weights_cache_data_M_elems_V_1_13_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_14 : Operation 719 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_2_13_load = load i6 %weights_cache_data_M_elems_V_2_13_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 719 'load' 'weights_cache_data_M_elems_V_2_13_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_14 : Operation 720 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_1_14_load = load i6 %weights_cache_data_M_elems_V_1_14_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 720 'load' 'weights_cache_data_M_elems_V_1_14_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_14 : Operation 721 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_2_14_load = load i6 %weights_cache_data_M_elems_V_2_14_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 721 'load' 'weights_cache_data_M_elems_V_2_14_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_14 : Operation 722 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_1_15_load = load i6 %weights_cache_data_M_elems_V_1_15_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 722 'load' 'weights_cache_data_M_elems_V_1_15_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_14 : Operation 723 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_2_15_load = load i6 %weights_cache_data_M_elems_V_2_15_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 723 'load' 'weights_cache_data_M_elems_V_2_15_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 724 [1/1] (1.53ns)   --->   "%lshr_ln65_4 = lshr i256 %weights_addr_40_read, i256 %zext_ln65_4_cast" [Deit_cpp/src/linear.cpp:65]   --->   Operation 724 'lshr' 'lshr_ln65_4' <Predicate = (!icmp_ln46)> <Delay = 1.53> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 725 [1/1] (0.00ns)   --->   "%trunc_ln65_8 = trunc i256 %lshr_ln65_4" [Deit_cpp/src/linear.cpp:65]   --->   Operation 725 'trunc' 'trunc_ln65_8' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_15 : Operation 726 [1/1] (7.30ns)   --->   "%weights_addr_41_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %weights_addr_41" [Deit_cpp/src/linear.cpp:65]   --->   Operation 726 'read' 'weights_addr_41_read' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 727 [1/7] (7.30ns)   --->   "%weights_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_42, i32 1" [Deit_cpp/src/linear.cpp:65]   --->   Operation 727 'readreq' 'weights_load_60_req' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 728 [2/7] (7.30ns)   --->   "%weights_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_43, i32 1" [Deit_cpp/src/linear.cpp:65]   --->   Operation 728 'readreq' 'weights_load_61_req' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 729 [3/7] (7.30ns)   --->   "%weights_load_62_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_44, i32 1" [Deit_cpp/src/linear.cpp:65]   --->   Operation 729 'readreq' 'weights_load_62_req' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 730 [4/7] (7.30ns)   --->   "%weights_load_63_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_45, i32 1" [Deit_cpp/src/linear.cpp:65]   --->   Operation 730 'readreq' 'weights_load_63_req' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 731 [5/7] (7.30ns)   --->   "%weights_load_64_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_46, i32 1" [Deit_cpp/src/linear.cpp:65]   --->   Operation 731 'readreq' 'weights_load_64_req' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 732 [6/7] (7.30ns)   --->   "%weights_load_65_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_47, i32 1" [Deit_cpp/src/linear.cpp:65]   --->   Operation 732 'readreq' 'weights_load_65_req' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 733 [1/1] (0.00ns)   --->   "%sext_ln65_12 = sext i59 %trunc_ln65_23" [Deit_cpp/src/linear.cpp:65]   --->   Operation 733 'sext' 'sext_ln65_12' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_15 : Operation 734 [1/1] (0.00ns)   --->   "%weights_addr_48 = getelementptr i256 %weights, i64 %sext_ln65_12" [Deit_cpp/src/linear.cpp:65]   --->   Operation 734 'getelementptr' 'weights_addr_48' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_15 : Operation 735 [7/7] (7.30ns)   --->   "%weights_load_66_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_48, i32 1" [Deit_cpp/src/linear.cpp:65]   --->   Operation 735 'readreq' 'weights_load_66_req' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 736 [1/1] (1.08ns)   --->   "%add_ln65_12 = add i64 %empty, i64 26" [Deit_cpp/src/linear.cpp:65]   --->   Operation 736 'add' 'add_ln65_12' <Predicate = (!icmp_ln46)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 737 [1/1] (0.00ns)   --->   "%trunc_ln65_25 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln65_12, i32 5, i32 63" [Deit_cpp/src/linear.cpp:65]   --->   Operation 737 'partselect' 'trunc_ln65_25' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_15 : Operation 738 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_4_addr = getelementptr i16 %weights_cache_data_M_elems_V_4, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 738 'getelementptr' 'weights_cache_data_M_elems_V_4_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_15 : Operation 739 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_4_1_addr = getelementptr i16 %weights_cache_data_M_elems_V_4_1, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 739 'getelementptr' 'weights_cache_data_M_elems_V_4_1_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_15 : Operation 740 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_4_2_addr = getelementptr i16 %weights_cache_data_M_elems_V_4_2, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 740 'getelementptr' 'weights_cache_data_M_elems_V_4_2_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_15 : Operation 741 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_4_3_addr = getelementptr i16 %weights_cache_data_M_elems_V_4_3, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 741 'getelementptr' 'weights_cache_data_M_elems_V_4_3_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_15 : Operation 742 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_4_4_addr = getelementptr i16 %weights_cache_data_M_elems_V_4_4, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 742 'getelementptr' 'weights_cache_data_M_elems_V_4_4_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_15 : Operation 743 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_4_5_addr = getelementptr i16 %weights_cache_data_M_elems_V_4_5, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 743 'getelementptr' 'weights_cache_data_M_elems_V_4_5_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_15 : Operation 744 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_4_6_addr = getelementptr i16 %weights_cache_data_M_elems_V_4_6, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 744 'getelementptr' 'weights_cache_data_M_elems_V_4_6_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_15 : Operation 745 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_4_7_addr = getelementptr i16 %weights_cache_data_M_elems_V_4_7, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 745 'getelementptr' 'weights_cache_data_M_elems_V_4_7_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_15 : Operation 746 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_4_8_addr = getelementptr i16 %weights_cache_data_M_elems_V_4_8, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 746 'getelementptr' 'weights_cache_data_M_elems_V_4_8_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_15 : Operation 747 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_4_9_addr = getelementptr i16 %weights_cache_data_M_elems_V_4_9, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 747 'getelementptr' 'weights_cache_data_M_elems_V_4_9_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_15 : Operation 748 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_4_10_addr = getelementptr i16 %weights_cache_data_M_elems_V_4_10, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 748 'getelementptr' 'weights_cache_data_M_elems_V_4_10_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_15 : Operation 749 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_4_11_addr = getelementptr i16 %weights_cache_data_M_elems_V_4_11, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 749 'getelementptr' 'weights_cache_data_M_elems_V_4_11_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_15 : Operation 750 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_4_12_addr = getelementptr i16 %weights_cache_data_M_elems_V_4_12, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 750 'getelementptr' 'weights_cache_data_M_elems_V_4_12_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_15 : Operation 751 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_4_13_addr = getelementptr i16 %weights_cache_data_M_elems_V_4_13, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 751 'getelementptr' 'weights_cache_data_M_elems_V_4_13_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_15 : Operation 752 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_4_14_addr = getelementptr i16 %weights_cache_data_M_elems_V_4_14, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 752 'getelementptr' 'weights_cache_data_M_elems_V_4_14_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_15 : Operation 753 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_4_15_addr = getelementptr i16 %weights_cache_data_M_elems_V_4_15, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 753 'getelementptr' 'weights_cache_data_M_elems_V_4_15_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_15 : Operation 754 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_8, i6 %weights_cache_data_M_elems_V_4_14_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 754 'store' 'store_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 14)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_15 : Operation 755 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_8, i6 %weights_cache_data_M_elems_V_4_13_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 755 'store' 'store_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 13)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_15 : Operation 756 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_8, i6 %weights_cache_data_M_elems_V_4_12_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 756 'store' 'store_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 12)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_15 : Operation 757 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_8, i6 %weights_cache_data_M_elems_V_4_11_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 757 'store' 'store_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 11)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_15 : Operation 758 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_8, i6 %weights_cache_data_M_elems_V_4_10_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 758 'store' 'store_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 10)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_15 : Operation 759 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_8, i6 %weights_cache_data_M_elems_V_4_9_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 759 'store' 'store_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 9)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_15 : Operation 760 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_8, i6 %weights_cache_data_M_elems_V_4_8_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 760 'store' 'store_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 8)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_15 : Operation 761 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_8, i6 %weights_cache_data_M_elems_V_4_7_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 761 'store' 'store_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 7)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_15 : Operation 762 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_8, i6 %weights_cache_data_M_elems_V_4_6_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 762 'store' 'store_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 6)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_15 : Operation 763 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_8, i6 %weights_cache_data_M_elems_V_4_5_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 763 'store' 'store_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 5)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_15 : Operation 764 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_8, i6 %weights_cache_data_M_elems_V_4_4_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 764 'store' 'store_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 4)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_15 : Operation 765 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_8, i6 %weights_cache_data_M_elems_V_4_3_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 765 'store' 'store_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_15 : Operation 766 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_8, i6 %weights_cache_data_M_elems_V_4_2_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 766 'store' 'store_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_15 : Operation 767 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_8, i6 %weights_cache_data_M_elems_V_4_1_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 767 'store' 'store_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_15 : Operation 768 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_8, i6 %weights_cache_data_M_elems_V_4_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 768 'store' 'store_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_15 : Operation 769 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_8, i6 %weights_cache_data_M_elems_V_4_15_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 769 'store' 'store_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 15)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_15 : Operation 770 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_2_load = load i6 %weights_cache_data_M_elems_V_2_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 770 'load' 'weights_cache_data_M_elems_V_2_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_15 : Operation 771 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_3_load = load i6 %weights_cache_data_M_elems_V_3_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 771 'load' 'weights_cache_data_M_elems_V_3_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_15 : Operation 772 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_2_1_load = load i6 %weights_cache_data_M_elems_V_2_1_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 772 'load' 'weights_cache_data_M_elems_V_2_1_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_15 : Operation 773 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_3_1_load = load i6 %weights_cache_data_M_elems_V_3_1_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 773 'load' 'weights_cache_data_M_elems_V_3_1_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_15 : Operation 774 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_2_2_load = load i6 %weights_cache_data_M_elems_V_2_2_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 774 'load' 'weights_cache_data_M_elems_V_2_2_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_15 : Operation 775 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_3_2_load = load i6 %weights_cache_data_M_elems_V_3_2_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 775 'load' 'weights_cache_data_M_elems_V_3_2_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_15 : Operation 776 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_2_3_load = load i6 %weights_cache_data_M_elems_V_2_3_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 776 'load' 'weights_cache_data_M_elems_V_2_3_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_15 : Operation 777 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_3_3_load = load i6 %weights_cache_data_M_elems_V_3_3_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 777 'load' 'weights_cache_data_M_elems_V_3_3_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_15 : Operation 778 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_2_4_load = load i6 %weights_cache_data_M_elems_V_2_4_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 778 'load' 'weights_cache_data_M_elems_V_2_4_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_15 : Operation 779 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_3_4_load = load i6 %weights_cache_data_M_elems_V_3_4_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 779 'load' 'weights_cache_data_M_elems_V_3_4_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_15 : Operation 780 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_2_5_load = load i6 %weights_cache_data_M_elems_V_2_5_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 780 'load' 'weights_cache_data_M_elems_V_2_5_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_15 : Operation 781 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_3_5_load = load i6 %weights_cache_data_M_elems_V_3_5_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 781 'load' 'weights_cache_data_M_elems_V_3_5_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_15 : Operation 782 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_2_6_load = load i6 %weights_cache_data_M_elems_V_2_6_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 782 'load' 'weights_cache_data_M_elems_V_2_6_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_15 : Operation 783 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_3_6_load = load i6 %weights_cache_data_M_elems_V_3_6_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 783 'load' 'weights_cache_data_M_elems_V_3_6_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_15 : Operation 784 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_2_7_load = load i6 %weights_cache_data_M_elems_V_2_7_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 784 'load' 'weights_cache_data_M_elems_V_2_7_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_15 : Operation 785 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_3_7_load = load i6 %weights_cache_data_M_elems_V_3_7_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 785 'load' 'weights_cache_data_M_elems_V_3_7_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_15 : Operation 786 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_2_8_load = load i6 %weights_cache_data_M_elems_V_2_8_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 786 'load' 'weights_cache_data_M_elems_V_2_8_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_15 : Operation 787 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_3_8_load = load i6 %weights_cache_data_M_elems_V_3_8_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 787 'load' 'weights_cache_data_M_elems_V_3_8_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_15 : Operation 788 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_2_9_load = load i6 %weights_cache_data_M_elems_V_2_9_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 788 'load' 'weights_cache_data_M_elems_V_2_9_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_15 : Operation 789 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_3_9_load = load i6 %weights_cache_data_M_elems_V_3_9_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 789 'load' 'weights_cache_data_M_elems_V_3_9_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_15 : Operation 790 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_2_10_load = load i6 %weights_cache_data_M_elems_V_2_10_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 790 'load' 'weights_cache_data_M_elems_V_2_10_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_15 : Operation 791 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_3_10_load = load i6 %weights_cache_data_M_elems_V_3_10_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 791 'load' 'weights_cache_data_M_elems_V_3_10_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_15 : Operation 792 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_2_11_load = load i6 %weights_cache_data_M_elems_V_2_11_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 792 'load' 'weights_cache_data_M_elems_V_2_11_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_15 : Operation 793 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_3_11_load = load i6 %weights_cache_data_M_elems_V_3_11_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 793 'load' 'weights_cache_data_M_elems_V_3_11_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_15 : Operation 794 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_2_12_load = load i6 %weights_cache_data_M_elems_V_2_12_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 794 'load' 'weights_cache_data_M_elems_V_2_12_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_15 : Operation 795 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_3_12_load = load i6 %weights_cache_data_M_elems_V_3_12_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 795 'load' 'weights_cache_data_M_elems_V_3_12_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_15 : Operation 796 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_2_13_load = load i6 %weights_cache_data_M_elems_V_2_13_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 796 'load' 'weights_cache_data_M_elems_V_2_13_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_15 : Operation 797 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_3_13_load = load i6 %weights_cache_data_M_elems_V_3_13_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 797 'load' 'weights_cache_data_M_elems_V_3_13_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_15 : Operation 798 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_2_14_load = load i6 %weights_cache_data_M_elems_V_2_14_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 798 'load' 'weights_cache_data_M_elems_V_2_14_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_15 : Operation 799 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_3_14_load = load i6 %weights_cache_data_M_elems_V_3_14_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 799 'load' 'weights_cache_data_M_elems_V_3_14_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_15 : Operation 800 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_2_15_load = load i6 %weights_cache_data_M_elems_V_2_15_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 800 'load' 'weights_cache_data_M_elems_V_2_15_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_15 : Operation 801 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_3_15_load = load i6 %weights_cache_data_M_elems_V_3_15_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 801 'load' 'weights_cache_data_M_elems_V_3_15_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 802 [1/1] (1.53ns)   --->   "%lshr_ln65_5 = lshr i256 %weights_addr_41_read, i256 %zext_ln65_5_cast" [Deit_cpp/src/linear.cpp:65]   --->   Operation 802 'lshr' 'lshr_ln65_5' <Predicate = (!icmp_ln46)> <Delay = 1.53> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 803 [1/1] (0.00ns)   --->   "%trunc_ln65_10 = trunc i256 %lshr_ln65_5" [Deit_cpp/src/linear.cpp:65]   --->   Operation 803 'trunc' 'trunc_ln65_10' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_16 : Operation 804 [1/1] (7.30ns)   --->   "%weights_addr_42_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %weights_addr_42" [Deit_cpp/src/linear.cpp:65]   --->   Operation 804 'read' 'weights_addr_42_read' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 805 [1/7] (7.30ns)   --->   "%weights_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_43, i32 1" [Deit_cpp/src/linear.cpp:65]   --->   Operation 805 'readreq' 'weights_load_61_req' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 806 [2/7] (7.30ns)   --->   "%weights_load_62_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_44, i32 1" [Deit_cpp/src/linear.cpp:65]   --->   Operation 806 'readreq' 'weights_load_62_req' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 807 [3/7] (7.30ns)   --->   "%weights_load_63_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_45, i32 1" [Deit_cpp/src/linear.cpp:65]   --->   Operation 807 'readreq' 'weights_load_63_req' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 808 [4/7] (7.30ns)   --->   "%weights_load_64_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_46, i32 1" [Deit_cpp/src/linear.cpp:65]   --->   Operation 808 'readreq' 'weights_load_64_req' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 809 [5/7] (7.30ns)   --->   "%weights_load_65_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_47, i32 1" [Deit_cpp/src/linear.cpp:65]   --->   Operation 809 'readreq' 'weights_load_65_req' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 810 [6/7] (7.30ns)   --->   "%weights_load_66_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_48, i32 1" [Deit_cpp/src/linear.cpp:65]   --->   Operation 810 'readreq' 'weights_load_66_req' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 811 [1/1] (0.00ns)   --->   "%sext_ln65_13 = sext i59 %trunc_ln65_25" [Deit_cpp/src/linear.cpp:65]   --->   Operation 811 'sext' 'sext_ln65_13' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_16 : Operation 812 [1/1] (0.00ns)   --->   "%weights_addr_49 = getelementptr i256 %weights, i64 %sext_ln65_13" [Deit_cpp/src/linear.cpp:65]   --->   Operation 812 'getelementptr' 'weights_addr_49' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_16 : Operation 813 [7/7] (7.30ns)   --->   "%weights_load_67_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_49, i32 1" [Deit_cpp/src/linear.cpp:65]   --->   Operation 813 'readreq' 'weights_load_67_req' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 814 [1/1] (1.08ns)   --->   "%add_ln65_13 = add i64 %empty, i64 28" [Deit_cpp/src/linear.cpp:65]   --->   Operation 814 'add' 'add_ln65_13' <Predicate = (!icmp_ln46)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 815 [1/1] (0.00ns)   --->   "%trunc_ln65_27 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln65_13, i32 5, i32 63" [Deit_cpp/src/linear.cpp:65]   --->   Operation 815 'partselect' 'trunc_ln65_27' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_16 : Operation 816 [1/1] (1.08ns)   --->   "%add_ln65_14 = add i64 %empty, i64 30" [Deit_cpp/src/linear.cpp:65]   --->   Operation 816 'add' 'add_ln65_14' <Predicate = (!icmp_ln46)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 817 [1/1] (0.00ns)   --->   "%trunc_ln65_29 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln65_14, i32 5, i32 63" [Deit_cpp/src/linear.cpp:65]   --->   Operation 817 'partselect' 'trunc_ln65_29' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_16 : Operation 818 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_5_addr = getelementptr i16 %weights_cache_data_M_elems_V_5, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 818 'getelementptr' 'weights_cache_data_M_elems_V_5_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_16 : Operation 819 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_5_1_addr = getelementptr i16 %weights_cache_data_M_elems_V_5_1, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 819 'getelementptr' 'weights_cache_data_M_elems_V_5_1_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_16 : Operation 820 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_5_2_addr = getelementptr i16 %weights_cache_data_M_elems_V_5_2, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 820 'getelementptr' 'weights_cache_data_M_elems_V_5_2_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_16 : Operation 821 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_5_3_addr = getelementptr i16 %weights_cache_data_M_elems_V_5_3, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 821 'getelementptr' 'weights_cache_data_M_elems_V_5_3_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_16 : Operation 822 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_5_4_addr = getelementptr i16 %weights_cache_data_M_elems_V_5_4, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 822 'getelementptr' 'weights_cache_data_M_elems_V_5_4_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_16 : Operation 823 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_5_5_addr = getelementptr i16 %weights_cache_data_M_elems_V_5_5, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 823 'getelementptr' 'weights_cache_data_M_elems_V_5_5_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_16 : Operation 824 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_5_6_addr = getelementptr i16 %weights_cache_data_M_elems_V_5_6, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 824 'getelementptr' 'weights_cache_data_M_elems_V_5_6_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_16 : Operation 825 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_5_7_addr = getelementptr i16 %weights_cache_data_M_elems_V_5_7, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 825 'getelementptr' 'weights_cache_data_M_elems_V_5_7_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_16 : Operation 826 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_5_8_addr = getelementptr i16 %weights_cache_data_M_elems_V_5_8, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 826 'getelementptr' 'weights_cache_data_M_elems_V_5_8_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_16 : Operation 827 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_5_9_addr = getelementptr i16 %weights_cache_data_M_elems_V_5_9, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 827 'getelementptr' 'weights_cache_data_M_elems_V_5_9_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_16 : Operation 828 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_5_10_addr = getelementptr i16 %weights_cache_data_M_elems_V_5_10, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 828 'getelementptr' 'weights_cache_data_M_elems_V_5_10_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_16 : Operation 829 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_5_11_addr = getelementptr i16 %weights_cache_data_M_elems_V_5_11, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 829 'getelementptr' 'weights_cache_data_M_elems_V_5_11_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_16 : Operation 830 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_5_12_addr = getelementptr i16 %weights_cache_data_M_elems_V_5_12, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 830 'getelementptr' 'weights_cache_data_M_elems_V_5_12_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_16 : Operation 831 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_5_13_addr = getelementptr i16 %weights_cache_data_M_elems_V_5_13, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 831 'getelementptr' 'weights_cache_data_M_elems_V_5_13_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_16 : Operation 832 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_5_14_addr = getelementptr i16 %weights_cache_data_M_elems_V_5_14, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 832 'getelementptr' 'weights_cache_data_M_elems_V_5_14_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_16 : Operation 833 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_5_15_addr = getelementptr i16 %weights_cache_data_M_elems_V_5_15, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 833 'getelementptr' 'weights_cache_data_M_elems_V_5_15_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_16 : Operation 834 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_10, i6 %weights_cache_data_M_elems_V_5_14_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 834 'store' 'store_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 14)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_16 : Operation 835 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_10, i6 %weights_cache_data_M_elems_V_5_13_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 835 'store' 'store_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 13)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_16 : Operation 836 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_10, i6 %weights_cache_data_M_elems_V_5_12_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 836 'store' 'store_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 12)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_16 : Operation 837 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_10, i6 %weights_cache_data_M_elems_V_5_11_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 837 'store' 'store_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 11)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_16 : Operation 838 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_10, i6 %weights_cache_data_M_elems_V_5_10_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 838 'store' 'store_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 10)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_16 : Operation 839 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_10, i6 %weights_cache_data_M_elems_V_5_9_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 839 'store' 'store_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 9)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_16 : Operation 840 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_10, i6 %weights_cache_data_M_elems_V_5_8_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 840 'store' 'store_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 8)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_16 : Operation 841 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_10, i6 %weights_cache_data_M_elems_V_5_7_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 841 'store' 'store_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 7)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_16 : Operation 842 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_10, i6 %weights_cache_data_M_elems_V_5_6_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 842 'store' 'store_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 6)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_16 : Operation 843 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_10, i6 %weights_cache_data_M_elems_V_5_5_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 843 'store' 'store_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 5)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_16 : Operation 844 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_10, i6 %weights_cache_data_M_elems_V_5_4_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 844 'store' 'store_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 4)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_16 : Operation 845 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_10, i6 %weights_cache_data_M_elems_V_5_3_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 845 'store' 'store_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_16 : Operation 846 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_10, i6 %weights_cache_data_M_elems_V_5_2_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 846 'store' 'store_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_16 : Operation 847 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_10, i6 %weights_cache_data_M_elems_V_5_1_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 847 'store' 'store_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_16 : Operation 848 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_10, i6 %weights_cache_data_M_elems_V_5_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 848 'store' 'store_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_16 : Operation 849 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_10, i6 %weights_cache_data_M_elems_V_5_15_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 849 'store' 'store_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 15)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_16 : Operation 850 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_3_load = load i6 %weights_cache_data_M_elems_V_3_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 850 'load' 'weights_cache_data_M_elems_V_3_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_16 : Operation 851 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_4_load = load i6 %weights_cache_data_M_elems_V_4_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 851 'load' 'weights_cache_data_M_elems_V_4_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_16 : Operation 852 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_3_1_load = load i6 %weights_cache_data_M_elems_V_3_1_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 852 'load' 'weights_cache_data_M_elems_V_3_1_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_16 : Operation 853 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_4_1_load = load i6 %weights_cache_data_M_elems_V_4_1_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 853 'load' 'weights_cache_data_M_elems_V_4_1_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_16 : Operation 854 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_3_2_load = load i6 %weights_cache_data_M_elems_V_3_2_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 854 'load' 'weights_cache_data_M_elems_V_3_2_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_16 : Operation 855 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_4_2_load = load i6 %weights_cache_data_M_elems_V_4_2_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 855 'load' 'weights_cache_data_M_elems_V_4_2_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_16 : Operation 856 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_3_3_load = load i6 %weights_cache_data_M_elems_V_3_3_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 856 'load' 'weights_cache_data_M_elems_V_3_3_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_16 : Operation 857 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_4_3_load = load i6 %weights_cache_data_M_elems_V_4_3_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 857 'load' 'weights_cache_data_M_elems_V_4_3_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_16 : Operation 858 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_3_4_load = load i6 %weights_cache_data_M_elems_V_3_4_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 858 'load' 'weights_cache_data_M_elems_V_3_4_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_16 : Operation 859 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_4_4_load = load i6 %weights_cache_data_M_elems_V_4_4_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 859 'load' 'weights_cache_data_M_elems_V_4_4_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_16 : Operation 860 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_3_5_load = load i6 %weights_cache_data_M_elems_V_3_5_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 860 'load' 'weights_cache_data_M_elems_V_3_5_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_16 : Operation 861 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_4_5_load = load i6 %weights_cache_data_M_elems_V_4_5_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 861 'load' 'weights_cache_data_M_elems_V_4_5_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_16 : Operation 862 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_3_6_load = load i6 %weights_cache_data_M_elems_V_3_6_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 862 'load' 'weights_cache_data_M_elems_V_3_6_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_16 : Operation 863 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_4_6_load = load i6 %weights_cache_data_M_elems_V_4_6_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 863 'load' 'weights_cache_data_M_elems_V_4_6_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_16 : Operation 864 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_3_7_load = load i6 %weights_cache_data_M_elems_V_3_7_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 864 'load' 'weights_cache_data_M_elems_V_3_7_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_16 : Operation 865 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_4_7_load = load i6 %weights_cache_data_M_elems_V_4_7_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 865 'load' 'weights_cache_data_M_elems_V_4_7_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_16 : Operation 866 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_3_8_load = load i6 %weights_cache_data_M_elems_V_3_8_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 866 'load' 'weights_cache_data_M_elems_V_3_8_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_16 : Operation 867 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_4_8_load = load i6 %weights_cache_data_M_elems_V_4_8_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 867 'load' 'weights_cache_data_M_elems_V_4_8_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_16 : Operation 868 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_3_9_load = load i6 %weights_cache_data_M_elems_V_3_9_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 868 'load' 'weights_cache_data_M_elems_V_3_9_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_16 : Operation 869 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_4_9_load = load i6 %weights_cache_data_M_elems_V_4_9_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 869 'load' 'weights_cache_data_M_elems_V_4_9_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_16 : Operation 870 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_3_10_load = load i6 %weights_cache_data_M_elems_V_3_10_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 870 'load' 'weights_cache_data_M_elems_V_3_10_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_16 : Operation 871 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_4_10_load = load i6 %weights_cache_data_M_elems_V_4_10_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 871 'load' 'weights_cache_data_M_elems_V_4_10_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_16 : Operation 872 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_3_11_load = load i6 %weights_cache_data_M_elems_V_3_11_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 872 'load' 'weights_cache_data_M_elems_V_3_11_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_16 : Operation 873 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_4_11_load = load i6 %weights_cache_data_M_elems_V_4_11_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 873 'load' 'weights_cache_data_M_elems_V_4_11_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_16 : Operation 874 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_3_12_load = load i6 %weights_cache_data_M_elems_V_3_12_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 874 'load' 'weights_cache_data_M_elems_V_3_12_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_16 : Operation 875 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_4_12_load = load i6 %weights_cache_data_M_elems_V_4_12_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 875 'load' 'weights_cache_data_M_elems_V_4_12_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_16 : Operation 876 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_3_13_load = load i6 %weights_cache_data_M_elems_V_3_13_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 876 'load' 'weights_cache_data_M_elems_V_3_13_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_16 : Operation 877 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_4_13_load = load i6 %weights_cache_data_M_elems_V_4_13_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 877 'load' 'weights_cache_data_M_elems_V_4_13_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_16 : Operation 878 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_3_14_load = load i6 %weights_cache_data_M_elems_V_3_14_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 878 'load' 'weights_cache_data_M_elems_V_3_14_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_16 : Operation 879 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_4_14_load = load i6 %weights_cache_data_M_elems_V_4_14_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 879 'load' 'weights_cache_data_M_elems_V_4_14_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_16 : Operation 880 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_3_15_load = load i6 %weights_cache_data_M_elems_V_3_15_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 880 'load' 'weights_cache_data_M_elems_V_3_15_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_16 : Operation 881 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_4_15_load = load i6 %weights_cache_data_M_elems_V_4_15_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 881 'load' 'weights_cache_data_M_elems_V_4_15_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 882 [1/1] (1.53ns)   --->   "%lshr_ln65_6 = lshr i256 %weights_addr_42_read, i256 %zext_ln65_6_cast" [Deit_cpp/src/linear.cpp:65]   --->   Operation 882 'lshr' 'lshr_ln65_6' <Predicate = (!icmp_ln46)> <Delay = 1.53> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 883 [1/1] (0.00ns)   --->   "%trunc_ln65_12 = trunc i256 %lshr_ln65_6" [Deit_cpp/src/linear.cpp:65]   --->   Operation 883 'trunc' 'trunc_ln65_12' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_17 : Operation 884 [1/1] (7.30ns)   --->   "%weights_addr_43_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %weights_addr_43" [Deit_cpp/src/linear.cpp:65]   --->   Operation 884 'read' 'weights_addr_43_read' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 885 [1/7] (7.30ns)   --->   "%weights_load_62_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_44, i32 1" [Deit_cpp/src/linear.cpp:65]   --->   Operation 885 'readreq' 'weights_load_62_req' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 886 [2/7] (7.30ns)   --->   "%weights_load_63_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_45, i32 1" [Deit_cpp/src/linear.cpp:65]   --->   Operation 886 'readreq' 'weights_load_63_req' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 887 [3/7] (7.30ns)   --->   "%weights_load_64_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_46, i32 1" [Deit_cpp/src/linear.cpp:65]   --->   Operation 887 'readreq' 'weights_load_64_req' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 888 [4/7] (7.30ns)   --->   "%weights_load_65_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_47, i32 1" [Deit_cpp/src/linear.cpp:65]   --->   Operation 888 'readreq' 'weights_load_65_req' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 889 [5/7] (7.30ns)   --->   "%weights_load_66_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_48, i32 1" [Deit_cpp/src/linear.cpp:65]   --->   Operation 889 'readreq' 'weights_load_66_req' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 890 [6/7] (7.30ns)   --->   "%weights_load_67_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_49, i32 1" [Deit_cpp/src/linear.cpp:65]   --->   Operation 890 'readreq' 'weights_load_67_req' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 891 [1/1] (0.00ns)   --->   "%sext_ln65_14 = sext i59 %trunc_ln65_27" [Deit_cpp/src/linear.cpp:65]   --->   Operation 891 'sext' 'sext_ln65_14' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_17 : Operation 892 [1/1] (0.00ns)   --->   "%weights_addr_50 = getelementptr i256 %weights, i64 %sext_ln65_14" [Deit_cpp/src/linear.cpp:65]   --->   Operation 892 'getelementptr' 'weights_addr_50' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_17 : Operation 893 [7/7] (7.30ns)   --->   "%weights_load_68_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_50, i32 1" [Deit_cpp/src/linear.cpp:65]   --->   Operation 893 'readreq' 'weights_load_68_req' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 894 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_6_addr = getelementptr i16 %weights_cache_data_M_elems_V_6, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 894 'getelementptr' 'weights_cache_data_M_elems_V_6_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_17 : Operation 895 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_6_1_addr = getelementptr i16 %weights_cache_data_M_elems_V_6_1, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 895 'getelementptr' 'weights_cache_data_M_elems_V_6_1_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_17 : Operation 896 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_6_2_addr = getelementptr i16 %weights_cache_data_M_elems_V_6_2, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 896 'getelementptr' 'weights_cache_data_M_elems_V_6_2_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_17 : Operation 897 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_6_3_addr = getelementptr i16 %weights_cache_data_M_elems_V_6_3, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 897 'getelementptr' 'weights_cache_data_M_elems_V_6_3_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_17 : Operation 898 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_6_4_addr = getelementptr i16 %weights_cache_data_M_elems_V_6_4, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 898 'getelementptr' 'weights_cache_data_M_elems_V_6_4_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_17 : Operation 899 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_6_5_addr = getelementptr i16 %weights_cache_data_M_elems_V_6_5, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 899 'getelementptr' 'weights_cache_data_M_elems_V_6_5_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_17 : Operation 900 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_6_6_addr = getelementptr i16 %weights_cache_data_M_elems_V_6_6, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 900 'getelementptr' 'weights_cache_data_M_elems_V_6_6_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_17 : Operation 901 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_6_7_addr = getelementptr i16 %weights_cache_data_M_elems_V_6_7, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 901 'getelementptr' 'weights_cache_data_M_elems_V_6_7_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_17 : Operation 902 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_6_8_addr = getelementptr i16 %weights_cache_data_M_elems_V_6_8, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 902 'getelementptr' 'weights_cache_data_M_elems_V_6_8_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_17 : Operation 903 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_6_9_addr = getelementptr i16 %weights_cache_data_M_elems_V_6_9, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 903 'getelementptr' 'weights_cache_data_M_elems_V_6_9_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_17 : Operation 904 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_6_10_addr = getelementptr i16 %weights_cache_data_M_elems_V_6_10, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 904 'getelementptr' 'weights_cache_data_M_elems_V_6_10_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_17 : Operation 905 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_6_11_addr = getelementptr i16 %weights_cache_data_M_elems_V_6_11, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 905 'getelementptr' 'weights_cache_data_M_elems_V_6_11_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_17 : Operation 906 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_6_12_addr = getelementptr i16 %weights_cache_data_M_elems_V_6_12, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 906 'getelementptr' 'weights_cache_data_M_elems_V_6_12_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_17 : Operation 907 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_6_13_addr = getelementptr i16 %weights_cache_data_M_elems_V_6_13, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 907 'getelementptr' 'weights_cache_data_M_elems_V_6_13_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_17 : Operation 908 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_6_14_addr = getelementptr i16 %weights_cache_data_M_elems_V_6_14, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 908 'getelementptr' 'weights_cache_data_M_elems_V_6_14_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_17 : Operation 909 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_6_15_addr = getelementptr i16 %weights_cache_data_M_elems_V_6_15, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 909 'getelementptr' 'weights_cache_data_M_elems_V_6_15_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_17 : Operation 910 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_12, i6 %weights_cache_data_M_elems_V_6_14_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 910 'store' 'store_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 14)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_17 : Operation 911 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_12, i6 %weights_cache_data_M_elems_V_6_13_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 911 'store' 'store_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 13)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_17 : Operation 912 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_12, i6 %weights_cache_data_M_elems_V_6_12_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 912 'store' 'store_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 12)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_17 : Operation 913 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_12, i6 %weights_cache_data_M_elems_V_6_11_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 913 'store' 'store_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 11)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_17 : Operation 914 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_12, i6 %weights_cache_data_M_elems_V_6_10_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 914 'store' 'store_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 10)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_17 : Operation 915 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_12, i6 %weights_cache_data_M_elems_V_6_9_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 915 'store' 'store_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 9)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_17 : Operation 916 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_12, i6 %weights_cache_data_M_elems_V_6_8_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 916 'store' 'store_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 8)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_17 : Operation 917 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_12, i6 %weights_cache_data_M_elems_V_6_7_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 917 'store' 'store_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 7)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_17 : Operation 918 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_12, i6 %weights_cache_data_M_elems_V_6_6_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 918 'store' 'store_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 6)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_17 : Operation 919 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_12, i6 %weights_cache_data_M_elems_V_6_5_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 919 'store' 'store_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 5)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_17 : Operation 920 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_12, i6 %weights_cache_data_M_elems_V_6_4_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 920 'store' 'store_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 4)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_17 : Operation 921 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_12, i6 %weights_cache_data_M_elems_V_6_3_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 921 'store' 'store_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_17 : Operation 922 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_12, i6 %weights_cache_data_M_elems_V_6_2_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 922 'store' 'store_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_17 : Operation 923 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_12, i6 %weights_cache_data_M_elems_V_6_1_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 923 'store' 'store_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_17 : Operation 924 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_12, i6 %weights_cache_data_M_elems_V_6_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 924 'store' 'store_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_17 : Operation 925 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_12, i6 %weights_cache_data_M_elems_V_6_15_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 925 'store' 'store_ln65' <Predicate = (!icmp_ln46 & trunc_ln65_31 == 15)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_17 : Operation 926 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_4_load = load i6 %weights_cache_data_M_elems_V_4_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 926 'load' 'weights_cache_data_M_elems_V_4_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_17 : Operation 927 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_5_load = load i6 %weights_cache_data_M_elems_V_5_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 927 'load' 'weights_cache_data_M_elems_V_5_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_17 : Operation 928 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_4_1_load = load i6 %weights_cache_data_M_elems_V_4_1_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 928 'load' 'weights_cache_data_M_elems_V_4_1_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_17 : Operation 929 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_5_1_load = load i6 %weights_cache_data_M_elems_V_5_1_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 929 'load' 'weights_cache_data_M_elems_V_5_1_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_17 : Operation 930 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_4_2_load = load i6 %weights_cache_data_M_elems_V_4_2_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 930 'load' 'weights_cache_data_M_elems_V_4_2_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_17 : Operation 931 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_5_2_load = load i6 %weights_cache_data_M_elems_V_5_2_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 931 'load' 'weights_cache_data_M_elems_V_5_2_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_17 : Operation 932 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_4_3_load = load i6 %weights_cache_data_M_elems_V_4_3_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 932 'load' 'weights_cache_data_M_elems_V_4_3_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_17 : Operation 933 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_5_3_load = load i6 %weights_cache_data_M_elems_V_5_3_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 933 'load' 'weights_cache_data_M_elems_V_5_3_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_17 : Operation 934 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_4_4_load = load i6 %weights_cache_data_M_elems_V_4_4_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 934 'load' 'weights_cache_data_M_elems_V_4_4_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_17 : Operation 935 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_5_4_load = load i6 %weights_cache_data_M_elems_V_5_4_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 935 'load' 'weights_cache_data_M_elems_V_5_4_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_17 : Operation 936 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_4_5_load = load i6 %weights_cache_data_M_elems_V_4_5_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 936 'load' 'weights_cache_data_M_elems_V_4_5_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_17 : Operation 937 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_5_5_load = load i6 %weights_cache_data_M_elems_V_5_5_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 937 'load' 'weights_cache_data_M_elems_V_5_5_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_17 : Operation 938 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_4_6_load = load i6 %weights_cache_data_M_elems_V_4_6_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 938 'load' 'weights_cache_data_M_elems_V_4_6_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_17 : Operation 939 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_5_6_load = load i6 %weights_cache_data_M_elems_V_5_6_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 939 'load' 'weights_cache_data_M_elems_V_5_6_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_17 : Operation 940 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_4_7_load = load i6 %weights_cache_data_M_elems_V_4_7_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 940 'load' 'weights_cache_data_M_elems_V_4_7_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_17 : Operation 941 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_5_7_load = load i6 %weights_cache_data_M_elems_V_5_7_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 941 'load' 'weights_cache_data_M_elems_V_5_7_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_17 : Operation 942 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_4_8_load = load i6 %weights_cache_data_M_elems_V_4_8_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 942 'load' 'weights_cache_data_M_elems_V_4_8_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_17 : Operation 943 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_5_8_load = load i6 %weights_cache_data_M_elems_V_5_8_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 943 'load' 'weights_cache_data_M_elems_V_5_8_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_17 : Operation 944 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_4_9_load = load i6 %weights_cache_data_M_elems_V_4_9_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 944 'load' 'weights_cache_data_M_elems_V_4_9_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_17 : Operation 945 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_5_9_load = load i6 %weights_cache_data_M_elems_V_5_9_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 945 'load' 'weights_cache_data_M_elems_V_5_9_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_17 : Operation 946 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_4_10_load = load i6 %weights_cache_data_M_elems_V_4_10_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 946 'load' 'weights_cache_data_M_elems_V_4_10_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_17 : Operation 947 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_5_10_load = load i6 %weights_cache_data_M_elems_V_5_10_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 947 'load' 'weights_cache_data_M_elems_V_5_10_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_17 : Operation 948 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_4_11_load = load i6 %weights_cache_data_M_elems_V_4_11_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 948 'load' 'weights_cache_data_M_elems_V_4_11_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_17 : Operation 949 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_5_11_load = load i6 %weights_cache_data_M_elems_V_5_11_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 949 'load' 'weights_cache_data_M_elems_V_5_11_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_17 : Operation 950 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_4_12_load = load i6 %weights_cache_data_M_elems_V_4_12_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 950 'load' 'weights_cache_data_M_elems_V_4_12_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_17 : Operation 951 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_5_12_load = load i6 %weights_cache_data_M_elems_V_5_12_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 951 'load' 'weights_cache_data_M_elems_V_5_12_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_17 : Operation 952 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_4_13_load = load i6 %weights_cache_data_M_elems_V_4_13_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 952 'load' 'weights_cache_data_M_elems_V_4_13_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_17 : Operation 953 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_5_13_load = load i6 %weights_cache_data_M_elems_V_5_13_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 953 'load' 'weights_cache_data_M_elems_V_5_13_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_17 : Operation 954 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_4_14_load = load i6 %weights_cache_data_M_elems_V_4_14_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 954 'load' 'weights_cache_data_M_elems_V_4_14_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_17 : Operation 955 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_5_14_load = load i6 %weights_cache_data_M_elems_V_5_14_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 955 'load' 'weights_cache_data_M_elems_V_5_14_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_17 : Operation 956 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_4_15_load = load i6 %weights_cache_data_M_elems_V_4_15_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 956 'load' 'weights_cache_data_M_elems_V_4_15_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_17 : Operation 957 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_5_15_load = load i6 %weights_cache_data_M_elems_V_5_15_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 957 'load' 'weights_cache_data_M_elems_V_5_15_load' <Predicate = (!icmp_ln46 & or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 958 [1/1] (1.53ns)   --->   "%lshr_ln65_7 = lshr i256 %weights_addr_43_read, i256 %zext_ln65_7_cast" [Deit_cpp/src/linear.cpp:65]   --->   Operation 958 'lshr' 'lshr_ln65_7' <Predicate = true> <Delay = 1.53> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 959 [1/1] (0.00ns)   --->   "%trunc_ln65_14 = trunc i256 %lshr_ln65_7" [Deit_cpp/src/linear.cpp:65]   --->   Operation 959 'trunc' 'trunc_ln65_14' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 960 [1/1] (7.30ns)   --->   "%weights_addr_44_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %weights_addr_44" [Deit_cpp/src/linear.cpp:65]   --->   Operation 960 'read' 'weights_addr_44_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 961 [1/7] (7.30ns)   --->   "%weights_load_63_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_45, i32 1" [Deit_cpp/src/linear.cpp:65]   --->   Operation 961 'readreq' 'weights_load_63_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 962 [2/7] (7.30ns)   --->   "%weights_load_64_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_46, i32 1" [Deit_cpp/src/linear.cpp:65]   --->   Operation 962 'readreq' 'weights_load_64_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 963 [3/7] (7.30ns)   --->   "%weights_load_65_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_47, i32 1" [Deit_cpp/src/linear.cpp:65]   --->   Operation 963 'readreq' 'weights_load_65_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 964 [4/7] (7.30ns)   --->   "%weights_load_66_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_48, i32 1" [Deit_cpp/src/linear.cpp:65]   --->   Operation 964 'readreq' 'weights_load_66_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 965 [5/7] (7.30ns)   --->   "%weights_load_67_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_49, i32 1" [Deit_cpp/src/linear.cpp:65]   --->   Operation 965 'readreq' 'weights_load_67_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 966 [6/7] (7.30ns)   --->   "%weights_load_68_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_50, i32 1" [Deit_cpp/src/linear.cpp:65]   --->   Operation 966 'readreq' 'weights_load_68_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 967 [1/1] (0.00ns)   --->   "%sext_ln65_15 = sext i59 %trunc_ln65_29" [Deit_cpp/src/linear.cpp:65]   --->   Operation 967 'sext' 'sext_ln65_15' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 968 [1/1] (0.00ns)   --->   "%weights_addr_51 = getelementptr i256 %weights, i64 %sext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 968 'getelementptr' 'weights_addr_51' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 969 [7/7] (7.30ns)   --->   "%weights_load_69_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_51, i32 1" [Deit_cpp/src/linear.cpp:65]   --->   Operation 969 'readreq' 'weights_load_69_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 970 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_7_addr = getelementptr i16 %weights_cache_data_M_elems_V_7, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 970 'getelementptr' 'weights_cache_data_M_elems_V_7_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 971 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_7_1_addr = getelementptr i16 %weights_cache_data_M_elems_V_7_1, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 971 'getelementptr' 'weights_cache_data_M_elems_V_7_1_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 972 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_7_2_addr = getelementptr i16 %weights_cache_data_M_elems_V_7_2, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 972 'getelementptr' 'weights_cache_data_M_elems_V_7_2_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 973 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_7_3_addr = getelementptr i16 %weights_cache_data_M_elems_V_7_3, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 973 'getelementptr' 'weights_cache_data_M_elems_V_7_3_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 974 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_7_4_addr = getelementptr i16 %weights_cache_data_M_elems_V_7_4, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 974 'getelementptr' 'weights_cache_data_M_elems_V_7_4_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 975 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_7_5_addr = getelementptr i16 %weights_cache_data_M_elems_V_7_5, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 975 'getelementptr' 'weights_cache_data_M_elems_V_7_5_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 976 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_7_6_addr = getelementptr i16 %weights_cache_data_M_elems_V_7_6, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 976 'getelementptr' 'weights_cache_data_M_elems_V_7_6_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 977 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_7_7_addr = getelementptr i16 %weights_cache_data_M_elems_V_7_7, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 977 'getelementptr' 'weights_cache_data_M_elems_V_7_7_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 978 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_7_8_addr = getelementptr i16 %weights_cache_data_M_elems_V_7_8, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 978 'getelementptr' 'weights_cache_data_M_elems_V_7_8_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 979 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_7_9_addr = getelementptr i16 %weights_cache_data_M_elems_V_7_9, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 979 'getelementptr' 'weights_cache_data_M_elems_V_7_9_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 980 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_7_10_addr = getelementptr i16 %weights_cache_data_M_elems_V_7_10, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 980 'getelementptr' 'weights_cache_data_M_elems_V_7_10_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 981 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_7_11_addr = getelementptr i16 %weights_cache_data_M_elems_V_7_11, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 981 'getelementptr' 'weights_cache_data_M_elems_V_7_11_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 982 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_7_12_addr = getelementptr i16 %weights_cache_data_M_elems_V_7_12, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 982 'getelementptr' 'weights_cache_data_M_elems_V_7_12_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 983 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_7_13_addr = getelementptr i16 %weights_cache_data_M_elems_V_7_13, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 983 'getelementptr' 'weights_cache_data_M_elems_V_7_13_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 984 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_7_14_addr = getelementptr i16 %weights_cache_data_M_elems_V_7_14, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 984 'getelementptr' 'weights_cache_data_M_elems_V_7_14_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 985 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_7_15_addr = getelementptr i16 %weights_cache_data_M_elems_V_7_15, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 985 'getelementptr' 'weights_cache_data_M_elems_V_7_15_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 986 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_14, i6 %weights_cache_data_M_elems_V_7_14_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 986 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 14)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_18 : Operation 987 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_14, i6 %weights_cache_data_M_elems_V_7_13_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 987 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 13)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_18 : Operation 988 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_14, i6 %weights_cache_data_M_elems_V_7_12_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 988 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 12)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_18 : Operation 989 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_14, i6 %weights_cache_data_M_elems_V_7_11_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 989 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 11)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_18 : Operation 990 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_14, i6 %weights_cache_data_M_elems_V_7_10_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 990 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 10)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_18 : Operation 991 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_14, i6 %weights_cache_data_M_elems_V_7_9_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 991 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 9)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_18 : Operation 992 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_14, i6 %weights_cache_data_M_elems_V_7_8_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 992 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 8)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_18 : Operation 993 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_14, i6 %weights_cache_data_M_elems_V_7_7_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 993 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 7)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_18 : Operation 994 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_14, i6 %weights_cache_data_M_elems_V_7_6_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 994 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 6)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_18 : Operation 995 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_14, i6 %weights_cache_data_M_elems_V_7_5_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 995 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 5)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_18 : Operation 996 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_14, i6 %weights_cache_data_M_elems_V_7_4_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 996 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 4)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_18 : Operation 997 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_14, i6 %weights_cache_data_M_elems_V_7_3_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 997 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_18 : Operation 998 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_14, i6 %weights_cache_data_M_elems_V_7_2_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 998 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_18 : Operation 999 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_14, i6 %weights_cache_data_M_elems_V_7_1_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 999 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_18 : Operation 1000 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_14, i6 %weights_cache_data_M_elems_V_7_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1000 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_18 : Operation 1001 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_14, i6 %weights_cache_data_M_elems_V_7_15_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1001 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 15)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_18 : Operation 1002 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_5_load = load i6 %weights_cache_data_M_elems_V_5_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1002 'load' 'weights_cache_data_M_elems_V_5_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_18 : Operation 1003 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_6_load = load i6 %weights_cache_data_M_elems_V_6_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1003 'load' 'weights_cache_data_M_elems_V_6_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_18 : Operation 1004 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_5_1_load = load i6 %weights_cache_data_M_elems_V_5_1_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1004 'load' 'weights_cache_data_M_elems_V_5_1_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_18 : Operation 1005 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_6_1_load = load i6 %weights_cache_data_M_elems_V_6_1_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1005 'load' 'weights_cache_data_M_elems_V_6_1_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_18 : Operation 1006 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_5_2_load = load i6 %weights_cache_data_M_elems_V_5_2_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1006 'load' 'weights_cache_data_M_elems_V_5_2_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_18 : Operation 1007 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_6_2_load = load i6 %weights_cache_data_M_elems_V_6_2_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1007 'load' 'weights_cache_data_M_elems_V_6_2_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_18 : Operation 1008 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_5_3_load = load i6 %weights_cache_data_M_elems_V_5_3_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1008 'load' 'weights_cache_data_M_elems_V_5_3_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_18 : Operation 1009 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_6_3_load = load i6 %weights_cache_data_M_elems_V_6_3_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1009 'load' 'weights_cache_data_M_elems_V_6_3_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_18 : Operation 1010 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_5_4_load = load i6 %weights_cache_data_M_elems_V_5_4_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1010 'load' 'weights_cache_data_M_elems_V_5_4_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_18 : Operation 1011 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_6_4_load = load i6 %weights_cache_data_M_elems_V_6_4_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1011 'load' 'weights_cache_data_M_elems_V_6_4_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_18 : Operation 1012 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_5_5_load = load i6 %weights_cache_data_M_elems_V_5_5_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1012 'load' 'weights_cache_data_M_elems_V_5_5_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_18 : Operation 1013 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_6_5_load = load i6 %weights_cache_data_M_elems_V_6_5_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1013 'load' 'weights_cache_data_M_elems_V_6_5_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_18 : Operation 1014 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_5_6_load = load i6 %weights_cache_data_M_elems_V_5_6_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1014 'load' 'weights_cache_data_M_elems_V_5_6_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_18 : Operation 1015 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_6_6_load = load i6 %weights_cache_data_M_elems_V_6_6_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1015 'load' 'weights_cache_data_M_elems_V_6_6_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_18 : Operation 1016 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_5_7_load = load i6 %weights_cache_data_M_elems_V_5_7_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1016 'load' 'weights_cache_data_M_elems_V_5_7_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_18 : Operation 1017 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_6_7_load = load i6 %weights_cache_data_M_elems_V_6_7_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1017 'load' 'weights_cache_data_M_elems_V_6_7_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_18 : Operation 1018 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_5_8_load = load i6 %weights_cache_data_M_elems_V_5_8_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1018 'load' 'weights_cache_data_M_elems_V_5_8_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_18 : Operation 1019 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_6_8_load = load i6 %weights_cache_data_M_elems_V_6_8_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1019 'load' 'weights_cache_data_M_elems_V_6_8_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_18 : Operation 1020 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_5_9_load = load i6 %weights_cache_data_M_elems_V_5_9_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1020 'load' 'weights_cache_data_M_elems_V_5_9_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_18 : Operation 1021 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_6_9_load = load i6 %weights_cache_data_M_elems_V_6_9_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1021 'load' 'weights_cache_data_M_elems_V_6_9_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_18 : Operation 1022 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_5_10_load = load i6 %weights_cache_data_M_elems_V_5_10_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1022 'load' 'weights_cache_data_M_elems_V_5_10_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_18 : Operation 1023 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_6_10_load = load i6 %weights_cache_data_M_elems_V_6_10_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1023 'load' 'weights_cache_data_M_elems_V_6_10_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_18 : Operation 1024 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_5_11_load = load i6 %weights_cache_data_M_elems_V_5_11_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1024 'load' 'weights_cache_data_M_elems_V_5_11_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_18 : Operation 1025 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_6_11_load = load i6 %weights_cache_data_M_elems_V_6_11_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1025 'load' 'weights_cache_data_M_elems_V_6_11_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_18 : Operation 1026 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_5_12_load = load i6 %weights_cache_data_M_elems_V_5_12_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1026 'load' 'weights_cache_data_M_elems_V_5_12_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_18 : Operation 1027 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_6_12_load = load i6 %weights_cache_data_M_elems_V_6_12_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1027 'load' 'weights_cache_data_M_elems_V_6_12_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_18 : Operation 1028 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_5_13_load = load i6 %weights_cache_data_M_elems_V_5_13_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1028 'load' 'weights_cache_data_M_elems_V_5_13_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_18 : Operation 1029 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_6_13_load = load i6 %weights_cache_data_M_elems_V_6_13_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1029 'load' 'weights_cache_data_M_elems_V_6_13_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_18 : Operation 1030 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_5_14_load = load i6 %weights_cache_data_M_elems_V_5_14_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1030 'load' 'weights_cache_data_M_elems_V_5_14_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_18 : Operation 1031 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_6_14_load = load i6 %weights_cache_data_M_elems_V_6_14_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1031 'load' 'weights_cache_data_M_elems_V_6_14_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_18 : Operation 1032 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_5_15_load = load i6 %weights_cache_data_M_elems_V_5_15_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1032 'load' 'weights_cache_data_M_elems_V_5_15_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_18 : Operation 1033 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_6_15_load = load i6 %weights_cache_data_M_elems_V_6_15_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1033 'load' 'weights_cache_data_M_elems_V_6_15_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 1034 [1/1] (1.53ns)   --->   "%lshr_ln65_8 = lshr i256 %weights_addr_44_read, i256 %zext_ln65_8_cast" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1034 'lshr' 'lshr_ln65_8' <Predicate = true> <Delay = 1.53> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1035 [1/1] (0.00ns)   --->   "%trunc_ln65_16 = trunc i256 %lshr_ln65_8" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1035 'trunc' 'trunc_ln65_16' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1036 [1/1] (7.30ns)   --->   "%weights_addr_45_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %weights_addr_45" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1036 'read' 'weights_addr_45_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 1037 [1/7] (7.30ns)   --->   "%weights_load_64_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_46, i32 1" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1037 'readreq' 'weights_load_64_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 1038 [2/7] (7.30ns)   --->   "%weights_load_65_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_47, i32 1" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1038 'readreq' 'weights_load_65_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 1039 [3/7] (7.30ns)   --->   "%weights_load_66_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_48, i32 1" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1039 'readreq' 'weights_load_66_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 1040 [4/7] (7.30ns)   --->   "%weights_load_67_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_49, i32 1" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1040 'readreq' 'weights_load_67_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 1041 [5/7] (7.30ns)   --->   "%weights_load_68_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_50, i32 1" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1041 'readreq' 'weights_load_68_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 1042 [6/7] (7.30ns)   --->   "%weights_load_69_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_51, i32 1" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1042 'readreq' 'weights_load_69_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 1043 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_8_addr = getelementptr i16 %weights_cache_data_M_elems_V_8, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1043 'getelementptr' 'weights_cache_data_M_elems_V_8_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1044 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_8_1_addr = getelementptr i16 %weights_cache_data_M_elems_V_8_1, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1044 'getelementptr' 'weights_cache_data_M_elems_V_8_1_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1045 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_8_2_addr = getelementptr i16 %weights_cache_data_M_elems_V_8_2, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1045 'getelementptr' 'weights_cache_data_M_elems_V_8_2_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1046 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_8_3_addr = getelementptr i16 %weights_cache_data_M_elems_V_8_3, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1046 'getelementptr' 'weights_cache_data_M_elems_V_8_3_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1047 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_8_4_addr = getelementptr i16 %weights_cache_data_M_elems_V_8_4, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1047 'getelementptr' 'weights_cache_data_M_elems_V_8_4_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1048 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_8_5_addr = getelementptr i16 %weights_cache_data_M_elems_V_8_5, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1048 'getelementptr' 'weights_cache_data_M_elems_V_8_5_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1049 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_8_6_addr = getelementptr i16 %weights_cache_data_M_elems_V_8_6, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1049 'getelementptr' 'weights_cache_data_M_elems_V_8_6_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1050 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_8_7_addr = getelementptr i16 %weights_cache_data_M_elems_V_8_7, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1050 'getelementptr' 'weights_cache_data_M_elems_V_8_7_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1051 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_8_8_addr = getelementptr i16 %weights_cache_data_M_elems_V_8_8, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1051 'getelementptr' 'weights_cache_data_M_elems_V_8_8_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1052 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_8_9_addr = getelementptr i16 %weights_cache_data_M_elems_V_8_9, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1052 'getelementptr' 'weights_cache_data_M_elems_V_8_9_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1053 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_8_10_addr = getelementptr i16 %weights_cache_data_M_elems_V_8_10, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1053 'getelementptr' 'weights_cache_data_M_elems_V_8_10_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1054 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_8_11_addr = getelementptr i16 %weights_cache_data_M_elems_V_8_11, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1054 'getelementptr' 'weights_cache_data_M_elems_V_8_11_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1055 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_8_12_addr = getelementptr i16 %weights_cache_data_M_elems_V_8_12, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1055 'getelementptr' 'weights_cache_data_M_elems_V_8_12_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1056 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_8_13_addr = getelementptr i16 %weights_cache_data_M_elems_V_8_13, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1056 'getelementptr' 'weights_cache_data_M_elems_V_8_13_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1057 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_8_14_addr = getelementptr i16 %weights_cache_data_M_elems_V_8_14, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1057 'getelementptr' 'weights_cache_data_M_elems_V_8_14_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1058 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_8_15_addr = getelementptr i16 %weights_cache_data_M_elems_V_8_15, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1058 'getelementptr' 'weights_cache_data_M_elems_V_8_15_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1059 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_16, i6 %weights_cache_data_M_elems_V_8_14_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1059 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 14)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_19 : Operation 1060 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_16, i6 %weights_cache_data_M_elems_V_8_13_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1060 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 13)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_19 : Operation 1061 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_16, i6 %weights_cache_data_M_elems_V_8_12_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1061 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 12)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_19 : Operation 1062 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_16, i6 %weights_cache_data_M_elems_V_8_11_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1062 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 11)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_19 : Operation 1063 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_16, i6 %weights_cache_data_M_elems_V_8_10_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1063 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 10)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_19 : Operation 1064 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_16, i6 %weights_cache_data_M_elems_V_8_9_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1064 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 9)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_19 : Operation 1065 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_16, i6 %weights_cache_data_M_elems_V_8_8_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1065 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 8)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_19 : Operation 1066 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_16, i6 %weights_cache_data_M_elems_V_8_7_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1066 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 7)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_19 : Operation 1067 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_16, i6 %weights_cache_data_M_elems_V_8_6_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1067 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 6)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_19 : Operation 1068 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_16, i6 %weights_cache_data_M_elems_V_8_5_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1068 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 5)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_19 : Operation 1069 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_16, i6 %weights_cache_data_M_elems_V_8_4_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1069 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 4)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_19 : Operation 1070 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_16, i6 %weights_cache_data_M_elems_V_8_3_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1070 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_19 : Operation 1071 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_16, i6 %weights_cache_data_M_elems_V_8_2_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1071 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_19 : Operation 1072 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_16, i6 %weights_cache_data_M_elems_V_8_1_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1072 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_19 : Operation 1073 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_16, i6 %weights_cache_data_M_elems_V_8_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1073 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_19 : Operation 1074 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_16, i6 %weights_cache_data_M_elems_V_8_15_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1074 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 15)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_19 : Operation 1075 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_6_load = load i6 %weights_cache_data_M_elems_V_6_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1075 'load' 'weights_cache_data_M_elems_V_6_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_19 : Operation 1076 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_7_load = load i6 %weights_cache_data_M_elems_V_7_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1076 'load' 'weights_cache_data_M_elems_V_7_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_19 : Operation 1077 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_6_1_load = load i6 %weights_cache_data_M_elems_V_6_1_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1077 'load' 'weights_cache_data_M_elems_V_6_1_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_19 : Operation 1078 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_7_1_load = load i6 %weights_cache_data_M_elems_V_7_1_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1078 'load' 'weights_cache_data_M_elems_V_7_1_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_19 : Operation 1079 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_6_2_load = load i6 %weights_cache_data_M_elems_V_6_2_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1079 'load' 'weights_cache_data_M_elems_V_6_2_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_19 : Operation 1080 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_7_2_load = load i6 %weights_cache_data_M_elems_V_7_2_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1080 'load' 'weights_cache_data_M_elems_V_7_2_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_19 : Operation 1081 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_6_3_load = load i6 %weights_cache_data_M_elems_V_6_3_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1081 'load' 'weights_cache_data_M_elems_V_6_3_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_19 : Operation 1082 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_7_3_load = load i6 %weights_cache_data_M_elems_V_7_3_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1082 'load' 'weights_cache_data_M_elems_V_7_3_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_19 : Operation 1083 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_6_4_load = load i6 %weights_cache_data_M_elems_V_6_4_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1083 'load' 'weights_cache_data_M_elems_V_6_4_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_19 : Operation 1084 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_7_4_load = load i6 %weights_cache_data_M_elems_V_7_4_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1084 'load' 'weights_cache_data_M_elems_V_7_4_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_19 : Operation 1085 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_6_5_load = load i6 %weights_cache_data_M_elems_V_6_5_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1085 'load' 'weights_cache_data_M_elems_V_6_5_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_19 : Operation 1086 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_7_5_load = load i6 %weights_cache_data_M_elems_V_7_5_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1086 'load' 'weights_cache_data_M_elems_V_7_5_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_19 : Operation 1087 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_6_6_load = load i6 %weights_cache_data_M_elems_V_6_6_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1087 'load' 'weights_cache_data_M_elems_V_6_6_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_19 : Operation 1088 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_7_6_load = load i6 %weights_cache_data_M_elems_V_7_6_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1088 'load' 'weights_cache_data_M_elems_V_7_6_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_19 : Operation 1089 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_6_7_load = load i6 %weights_cache_data_M_elems_V_6_7_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1089 'load' 'weights_cache_data_M_elems_V_6_7_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_19 : Operation 1090 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_7_7_load = load i6 %weights_cache_data_M_elems_V_7_7_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1090 'load' 'weights_cache_data_M_elems_V_7_7_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_19 : Operation 1091 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_6_8_load = load i6 %weights_cache_data_M_elems_V_6_8_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1091 'load' 'weights_cache_data_M_elems_V_6_8_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_19 : Operation 1092 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_7_8_load = load i6 %weights_cache_data_M_elems_V_7_8_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1092 'load' 'weights_cache_data_M_elems_V_7_8_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_19 : Operation 1093 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_6_9_load = load i6 %weights_cache_data_M_elems_V_6_9_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1093 'load' 'weights_cache_data_M_elems_V_6_9_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_19 : Operation 1094 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_7_9_load = load i6 %weights_cache_data_M_elems_V_7_9_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1094 'load' 'weights_cache_data_M_elems_V_7_9_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_19 : Operation 1095 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_6_10_load = load i6 %weights_cache_data_M_elems_V_6_10_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1095 'load' 'weights_cache_data_M_elems_V_6_10_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_19 : Operation 1096 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_7_10_load = load i6 %weights_cache_data_M_elems_V_7_10_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1096 'load' 'weights_cache_data_M_elems_V_7_10_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_19 : Operation 1097 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_6_11_load = load i6 %weights_cache_data_M_elems_V_6_11_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1097 'load' 'weights_cache_data_M_elems_V_6_11_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_19 : Operation 1098 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_7_11_load = load i6 %weights_cache_data_M_elems_V_7_11_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1098 'load' 'weights_cache_data_M_elems_V_7_11_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_19 : Operation 1099 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_6_12_load = load i6 %weights_cache_data_M_elems_V_6_12_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1099 'load' 'weights_cache_data_M_elems_V_6_12_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_19 : Operation 1100 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_7_12_load = load i6 %weights_cache_data_M_elems_V_7_12_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1100 'load' 'weights_cache_data_M_elems_V_7_12_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_19 : Operation 1101 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_6_13_load = load i6 %weights_cache_data_M_elems_V_6_13_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1101 'load' 'weights_cache_data_M_elems_V_6_13_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_19 : Operation 1102 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_7_13_load = load i6 %weights_cache_data_M_elems_V_7_13_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1102 'load' 'weights_cache_data_M_elems_V_7_13_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_19 : Operation 1103 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_6_14_load = load i6 %weights_cache_data_M_elems_V_6_14_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1103 'load' 'weights_cache_data_M_elems_V_6_14_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_19 : Operation 1104 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_7_14_load = load i6 %weights_cache_data_M_elems_V_7_14_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1104 'load' 'weights_cache_data_M_elems_V_7_14_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_19 : Operation 1105 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_6_15_load = load i6 %weights_cache_data_M_elems_V_6_15_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1105 'load' 'weights_cache_data_M_elems_V_6_15_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_19 : Operation 1106 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_7_15_load = load i6 %weights_cache_data_M_elems_V_7_15_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1106 'load' 'weights_cache_data_M_elems_V_7_15_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 1107 [1/1] (1.53ns)   --->   "%lshr_ln65_9 = lshr i256 %weights_addr_45_read, i256 %zext_ln65_9_cast" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1107 'lshr' 'lshr_ln65_9' <Predicate = true> <Delay = 1.53> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1108 [1/1] (0.00ns)   --->   "%trunc_ln65_18 = trunc i256 %lshr_ln65_9" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1108 'trunc' 'trunc_ln65_18' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1109 [1/1] (7.30ns)   --->   "%weights_addr_46_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %weights_addr_46" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1109 'read' 'weights_addr_46_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 1110 [1/7] (7.30ns)   --->   "%weights_load_65_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_47, i32 1" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1110 'readreq' 'weights_load_65_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 1111 [2/7] (7.30ns)   --->   "%weights_load_66_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_48, i32 1" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1111 'readreq' 'weights_load_66_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 1112 [3/7] (7.30ns)   --->   "%weights_load_67_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_49, i32 1" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1112 'readreq' 'weights_load_67_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 1113 [4/7] (7.30ns)   --->   "%weights_load_68_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_50, i32 1" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1113 'readreq' 'weights_load_68_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 1114 [5/7] (7.30ns)   --->   "%weights_load_69_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_51, i32 1" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1114 'readreq' 'weights_load_69_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 1115 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_9_addr = getelementptr i16 %weights_cache_data_M_elems_V_9, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1115 'getelementptr' 'weights_cache_data_M_elems_V_9_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1116 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_9_1_addr = getelementptr i16 %weights_cache_data_M_elems_V_9_1, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1116 'getelementptr' 'weights_cache_data_M_elems_V_9_1_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1117 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_9_2_addr = getelementptr i16 %weights_cache_data_M_elems_V_9_2, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1117 'getelementptr' 'weights_cache_data_M_elems_V_9_2_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1118 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_9_3_addr = getelementptr i16 %weights_cache_data_M_elems_V_9_3, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1118 'getelementptr' 'weights_cache_data_M_elems_V_9_3_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1119 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_9_4_addr = getelementptr i16 %weights_cache_data_M_elems_V_9_4, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1119 'getelementptr' 'weights_cache_data_M_elems_V_9_4_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1120 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_9_5_addr = getelementptr i16 %weights_cache_data_M_elems_V_9_5, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1120 'getelementptr' 'weights_cache_data_M_elems_V_9_5_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1121 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_9_6_addr = getelementptr i16 %weights_cache_data_M_elems_V_9_6, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1121 'getelementptr' 'weights_cache_data_M_elems_V_9_6_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1122 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_9_7_addr = getelementptr i16 %weights_cache_data_M_elems_V_9_7, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1122 'getelementptr' 'weights_cache_data_M_elems_V_9_7_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1123 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_9_8_addr = getelementptr i16 %weights_cache_data_M_elems_V_9_8, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1123 'getelementptr' 'weights_cache_data_M_elems_V_9_8_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1124 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_9_9_addr = getelementptr i16 %weights_cache_data_M_elems_V_9_9, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1124 'getelementptr' 'weights_cache_data_M_elems_V_9_9_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1125 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_9_10_addr = getelementptr i16 %weights_cache_data_M_elems_V_9_10, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1125 'getelementptr' 'weights_cache_data_M_elems_V_9_10_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1126 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_9_11_addr = getelementptr i16 %weights_cache_data_M_elems_V_9_11, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1126 'getelementptr' 'weights_cache_data_M_elems_V_9_11_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1127 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_9_12_addr = getelementptr i16 %weights_cache_data_M_elems_V_9_12, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1127 'getelementptr' 'weights_cache_data_M_elems_V_9_12_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1128 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_9_13_addr = getelementptr i16 %weights_cache_data_M_elems_V_9_13, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1128 'getelementptr' 'weights_cache_data_M_elems_V_9_13_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1129 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_9_14_addr = getelementptr i16 %weights_cache_data_M_elems_V_9_14, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1129 'getelementptr' 'weights_cache_data_M_elems_V_9_14_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1130 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_9_15_addr = getelementptr i16 %weights_cache_data_M_elems_V_9_15, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1130 'getelementptr' 'weights_cache_data_M_elems_V_9_15_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1131 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_18, i6 %weights_cache_data_M_elems_V_9_14_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1131 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 14)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_20 : Operation 1132 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_18, i6 %weights_cache_data_M_elems_V_9_13_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1132 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 13)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_20 : Operation 1133 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_18, i6 %weights_cache_data_M_elems_V_9_12_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1133 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 12)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_20 : Operation 1134 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_18, i6 %weights_cache_data_M_elems_V_9_11_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1134 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 11)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_20 : Operation 1135 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_18, i6 %weights_cache_data_M_elems_V_9_10_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1135 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 10)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_20 : Operation 1136 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_18, i6 %weights_cache_data_M_elems_V_9_9_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1136 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 9)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_20 : Operation 1137 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_18, i6 %weights_cache_data_M_elems_V_9_8_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1137 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 8)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_20 : Operation 1138 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_18, i6 %weights_cache_data_M_elems_V_9_7_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1138 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 7)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_20 : Operation 1139 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_18, i6 %weights_cache_data_M_elems_V_9_6_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1139 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 6)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_20 : Operation 1140 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_18, i6 %weights_cache_data_M_elems_V_9_5_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1140 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 5)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_20 : Operation 1141 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_18, i6 %weights_cache_data_M_elems_V_9_4_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1141 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 4)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_20 : Operation 1142 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_18, i6 %weights_cache_data_M_elems_V_9_3_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1142 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_20 : Operation 1143 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_18, i6 %weights_cache_data_M_elems_V_9_2_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1143 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_20 : Operation 1144 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_18, i6 %weights_cache_data_M_elems_V_9_1_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1144 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_20 : Operation 1145 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_18, i6 %weights_cache_data_M_elems_V_9_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1145 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_20 : Operation 1146 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_18, i6 %weights_cache_data_M_elems_V_9_15_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1146 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 15)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_20 : Operation 1147 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_7_load = load i6 %weights_cache_data_M_elems_V_7_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1147 'load' 'weights_cache_data_M_elems_V_7_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_20 : Operation 1148 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_8_load = load i6 %weights_cache_data_M_elems_V_8_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1148 'load' 'weights_cache_data_M_elems_V_8_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_20 : Operation 1149 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_7_1_load = load i6 %weights_cache_data_M_elems_V_7_1_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1149 'load' 'weights_cache_data_M_elems_V_7_1_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_20 : Operation 1150 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_8_1_load = load i6 %weights_cache_data_M_elems_V_8_1_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1150 'load' 'weights_cache_data_M_elems_V_8_1_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_20 : Operation 1151 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_7_2_load = load i6 %weights_cache_data_M_elems_V_7_2_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1151 'load' 'weights_cache_data_M_elems_V_7_2_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_20 : Operation 1152 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_8_2_load = load i6 %weights_cache_data_M_elems_V_8_2_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1152 'load' 'weights_cache_data_M_elems_V_8_2_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_20 : Operation 1153 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_7_3_load = load i6 %weights_cache_data_M_elems_V_7_3_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1153 'load' 'weights_cache_data_M_elems_V_7_3_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_20 : Operation 1154 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_8_3_load = load i6 %weights_cache_data_M_elems_V_8_3_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1154 'load' 'weights_cache_data_M_elems_V_8_3_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_20 : Operation 1155 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_7_4_load = load i6 %weights_cache_data_M_elems_V_7_4_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1155 'load' 'weights_cache_data_M_elems_V_7_4_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_20 : Operation 1156 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_8_4_load = load i6 %weights_cache_data_M_elems_V_8_4_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1156 'load' 'weights_cache_data_M_elems_V_8_4_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_20 : Operation 1157 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_7_5_load = load i6 %weights_cache_data_M_elems_V_7_5_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1157 'load' 'weights_cache_data_M_elems_V_7_5_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_20 : Operation 1158 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_8_5_load = load i6 %weights_cache_data_M_elems_V_8_5_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1158 'load' 'weights_cache_data_M_elems_V_8_5_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_20 : Operation 1159 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_7_6_load = load i6 %weights_cache_data_M_elems_V_7_6_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1159 'load' 'weights_cache_data_M_elems_V_7_6_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_20 : Operation 1160 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_8_6_load = load i6 %weights_cache_data_M_elems_V_8_6_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1160 'load' 'weights_cache_data_M_elems_V_8_6_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_20 : Operation 1161 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_7_7_load = load i6 %weights_cache_data_M_elems_V_7_7_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1161 'load' 'weights_cache_data_M_elems_V_7_7_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_20 : Operation 1162 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_8_7_load = load i6 %weights_cache_data_M_elems_V_8_7_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1162 'load' 'weights_cache_data_M_elems_V_8_7_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_20 : Operation 1163 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_7_8_load = load i6 %weights_cache_data_M_elems_V_7_8_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1163 'load' 'weights_cache_data_M_elems_V_7_8_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_20 : Operation 1164 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_8_8_load = load i6 %weights_cache_data_M_elems_V_8_8_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1164 'load' 'weights_cache_data_M_elems_V_8_8_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_20 : Operation 1165 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_7_9_load = load i6 %weights_cache_data_M_elems_V_7_9_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1165 'load' 'weights_cache_data_M_elems_V_7_9_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_20 : Operation 1166 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_8_9_load = load i6 %weights_cache_data_M_elems_V_8_9_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1166 'load' 'weights_cache_data_M_elems_V_8_9_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_20 : Operation 1167 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_7_10_load = load i6 %weights_cache_data_M_elems_V_7_10_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1167 'load' 'weights_cache_data_M_elems_V_7_10_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_20 : Operation 1168 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_8_10_load = load i6 %weights_cache_data_M_elems_V_8_10_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1168 'load' 'weights_cache_data_M_elems_V_8_10_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_20 : Operation 1169 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_7_11_load = load i6 %weights_cache_data_M_elems_V_7_11_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1169 'load' 'weights_cache_data_M_elems_V_7_11_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_20 : Operation 1170 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_8_11_load = load i6 %weights_cache_data_M_elems_V_8_11_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1170 'load' 'weights_cache_data_M_elems_V_8_11_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_20 : Operation 1171 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_7_12_load = load i6 %weights_cache_data_M_elems_V_7_12_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1171 'load' 'weights_cache_data_M_elems_V_7_12_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_20 : Operation 1172 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_8_12_load = load i6 %weights_cache_data_M_elems_V_8_12_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1172 'load' 'weights_cache_data_M_elems_V_8_12_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_20 : Operation 1173 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_7_13_load = load i6 %weights_cache_data_M_elems_V_7_13_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1173 'load' 'weights_cache_data_M_elems_V_7_13_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_20 : Operation 1174 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_8_13_load = load i6 %weights_cache_data_M_elems_V_8_13_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1174 'load' 'weights_cache_data_M_elems_V_8_13_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_20 : Operation 1175 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_7_14_load = load i6 %weights_cache_data_M_elems_V_7_14_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1175 'load' 'weights_cache_data_M_elems_V_7_14_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_20 : Operation 1176 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_8_14_load = load i6 %weights_cache_data_M_elems_V_8_14_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1176 'load' 'weights_cache_data_M_elems_V_8_14_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_20 : Operation 1177 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_7_15_load = load i6 %weights_cache_data_M_elems_V_7_15_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1177 'load' 'weights_cache_data_M_elems_V_7_15_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_20 : Operation 1178 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_8_15_load = load i6 %weights_cache_data_M_elems_V_8_15_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1178 'load' 'weights_cache_data_M_elems_V_8_15_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 1179 [1/1] (1.53ns)   --->   "%lshr_ln65_10 = lshr i256 %weights_addr_46_read, i256 %zext_ln65_10_cast" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1179 'lshr' 'lshr_ln65_10' <Predicate = true> <Delay = 1.53> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1180 [1/1] (0.00ns)   --->   "%trunc_ln65_20 = trunc i256 %lshr_ln65_10" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1180 'trunc' 'trunc_ln65_20' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1181 [1/1] (7.30ns)   --->   "%weights_addr_47_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %weights_addr_47" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1181 'read' 'weights_addr_47_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 1182 [1/7] (7.30ns)   --->   "%weights_load_66_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_48, i32 1" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1182 'readreq' 'weights_load_66_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 1183 [2/7] (7.30ns)   --->   "%weights_load_67_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_49, i32 1" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1183 'readreq' 'weights_load_67_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 1184 [3/7] (7.30ns)   --->   "%weights_load_68_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_50, i32 1" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1184 'readreq' 'weights_load_68_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 1185 [4/7] (7.30ns)   --->   "%weights_load_69_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_51, i32 1" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1185 'readreq' 'weights_load_69_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 1186 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_10_addr = getelementptr i16 %weights_cache_data_M_elems_V_10, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1186 'getelementptr' 'weights_cache_data_M_elems_V_10_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1187 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_10_1_addr = getelementptr i16 %weights_cache_data_M_elems_V_10_1, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1187 'getelementptr' 'weights_cache_data_M_elems_V_10_1_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1188 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_10_2_addr = getelementptr i16 %weights_cache_data_M_elems_V_10_2, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1188 'getelementptr' 'weights_cache_data_M_elems_V_10_2_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1189 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_10_3_addr = getelementptr i16 %weights_cache_data_M_elems_V_10_3, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1189 'getelementptr' 'weights_cache_data_M_elems_V_10_3_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1190 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_10_4_addr = getelementptr i16 %weights_cache_data_M_elems_V_10_4, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1190 'getelementptr' 'weights_cache_data_M_elems_V_10_4_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1191 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_10_5_addr = getelementptr i16 %weights_cache_data_M_elems_V_10_5, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1191 'getelementptr' 'weights_cache_data_M_elems_V_10_5_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1192 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_10_6_addr = getelementptr i16 %weights_cache_data_M_elems_V_10_6, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1192 'getelementptr' 'weights_cache_data_M_elems_V_10_6_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1193 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_10_7_addr = getelementptr i16 %weights_cache_data_M_elems_V_10_7, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1193 'getelementptr' 'weights_cache_data_M_elems_V_10_7_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1194 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_10_8_addr = getelementptr i16 %weights_cache_data_M_elems_V_10_8, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1194 'getelementptr' 'weights_cache_data_M_elems_V_10_8_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1195 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_10_9_addr = getelementptr i16 %weights_cache_data_M_elems_V_10_9, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1195 'getelementptr' 'weights_cache_data_M_elems_V_10_9_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1196 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_10_10_addr = getelementptr i16 %weights_cache_data_M_elems_V_10_10, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1196 'getelementptr' 'weights_cache_data_M_elems_V_10_10_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1197 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_10_11_addr = getelementptr i16 %weights_cache_data_M_elems_V_10_11, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1197 'getelementptr' 'weights_cache_data_M_elems_V_10_11_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1198 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_10_12_addr = getelementptr i16 %weights_cache_data_M_elems_V_10_12, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1198 'getelementptr' 'weights_cache_data_M_elems_V_10_12_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1199 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_10_13_addr = getelementptr i16 %weights_cache_data_M_elems_V_10_13, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1199 'getelementptr' 'weights_cache_data_M_elems_V_10_13_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1200 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_10_14_addr = getelementptr i16 %weights_cache_data_M_elems_V_10_14, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1200 'getelementptr' 'weights_cache_data_M_elems_V_10_14_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1201 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_10_15_addr = getelementptr i16 %weights_cache_data_M_elems_V_10_15, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1201 'getelementptr' 'weights_cache_data_M_elems_V_10_15_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1202 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_20, i6 %weights_cache_data_M_elems_V_10_14_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1202 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 14)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_21 : Operation 1203 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_20, i6 %weights_cache_data_M_elems_V_10_13_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1203 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 13)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_21 : Operation 1204 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_20, i6 %weights_cache_data_M_elems_V_10_12_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1204 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 12)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_21 : Operation 1205 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_20, i6 %weights_cache_data_M_elems_V_10_11_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1205 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 11)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_21 : Operation 1206 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_20, i6 %weights_cache_data_M_elems_V_10_10_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1206 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 10)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_21 : Operation 1207 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_20, i6 %weights_cache_data_M_elems_V_10_9_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1207 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 9)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_21 : Operation 1208 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_20, i6 %weights_cache_data_M_elems_V_10_8_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1208 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 8)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_21 : Operation 1209 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_20, i6 %weights_cache_data_M_elems_V_10_7_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1209 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 7)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_21 : Operation 1210 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_20, i6 %weights_cache_data_M_elems_V_10_6_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1210 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 6)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_21 : Operation 1211 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_20, i6 %weights_cache_data_M_elems_V_10_5_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1211 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 5)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_21 : Operation 1212 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_20, i6 %weights_cache_data_M_elems_V_10_4_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1212 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 4)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_21 : Operation 1213 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_20, i6 %weights_cache_data_M_elems_V_10_3_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1213 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_21 : Operation 1214 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_20, i6 %weights_cache_data_M_elems_V_10_2_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1214 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_21 : Operation 1215 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_20, i6 %weights_cache_data_M_elems_V_10_1_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1215 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_21 : Operation 1216 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_20, i6 %weights_cache_data_M_elems_V_10_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1216 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_21 : Operation 1217 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_20, i6 %weights_cache_data_M_elems_V_10_15_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1217 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 15)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_21 : Operation 1218 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_8_load = load i6 %weights_cache_data_M_elems_V_8_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1218 'load' 'weights_cache_data_M_elems_V_8_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_21 : Operation 1219 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_9_load = load i6 %weights_cache_data_M_elems_V_9_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1219 'load' 'weights_cache_data_M_elems_V_9_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_21 : Operation 1220 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_8_1_load = load i6 %weights_cache_data_M_elems_V_8_1_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1220 'load' 'weights_cache_data_M_elems_V_8_1_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_21 : Operation 1221 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_9_1_load = load i6 %weights_cache_data_M_elems_V_9_1_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1221 'load' 'weights_cache_data_M_elems_V_9_1_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_21 : Operation 1222 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_8_2_load = load i6 %weights_cache_data_M_elems_V_8_2_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1222 'load' 'weights_cache_data_M_elems_V_8_2_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_21 : Operation 1223 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_9_2_load = load i6 %weights_cache_data_M_elems_V_9_2_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1223 'load' 'weights_cache_data_M_elems_V_9_2_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_21 : Operation 1224 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_8_3_load = load i6 %weights_cache_data_M_elems_V_8_3_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1224 'load' 'weights_cache_data_M_elems_V_8_3_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_21 : Operation 1225 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_9_3_load = load i6 %weights_cache_data_M_elems_V_9_3_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1225 'load' 'weights_cache_data_M_elems_V_9_3_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_21 : Operation 1226 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_8_4_load = load i6 %weights_cache_data_M_elems_V_8_4_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1226 'load' 'weights_cache_data_M_elems_V_8_4_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_21 : Operation 1227 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_9_4_load = load i6 %weights_cache_data_M_elems_V_9_4_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1227 'load' 'weights_cache_data_M_elems_V_9_4_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_21 : Operation 1228 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_8_5_load = load i6 %weights_cache_data_M_elems_V_8_5_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1228 'load' 'weights_cache_data_M_elems_V_8_5_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_21 : Operation 1229 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_9_5_load = load i6 %weights_cache_data_M_elems_V_9_5_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1229 'load' 'weights_cache_data_M_elems_V_9_5_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_21 : Operation 1230 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_8_6_load = load i6 %weights_cache_data_M_elems_V_8_6_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1230 'load' 'weights_cache_data_M_elems_V_8_6_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_21 : Operation 1231 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_9_6_load = load i6 %weights_cache_data_M_elems_V_9_6_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1231 'load' 'weights_cache_data_M_elems_V_9_6_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_21 : Operation 1232 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_8_7_load = load i6 %weights_cache_data_M_elems_V_8_7_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1232 'load' 'weights_cache_data_M_elems_V_8_7_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_21 : Operation 1233 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_9_7_load = load i6 %weights_cache_data_M_elems_V_9_7_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1233 'load' 'weights_cache_data_M_elems_V_9_7_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_21 : Operation 1234 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_8_8_load = load i6 %weights_cache_data_M_elems_V_8_8_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1234 'load' 'weights_cache_data_M_elems_V_8_8_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_21 : Operation 1235 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_9_8_load = load i6 %weights_cache_data_M_elems_V_9_8_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1235 'load' 'weights_cache_data_M_elems_V_9_8_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_21 : Operation 1236 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_8_9_load = load i6 %weights_cache_data_M_elems_V_8_9_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1236 'load' 'weights_cache_data_M_elems_V_8_9_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_21 : Operation 1237 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_9_9_load = load i6 %weights_cache_data_M_elems_V_9_9_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1237 'load' 'weights_cache_data_M_elems_V_9_9_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_21 : Operation 1238 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_8_10_load = load i6 %weights_cache_data_M_elems_V_8_10_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1238 'load' 'weights_cache_data_M_elems_V_8_10_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_21 : Operation 1239 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_9_10_load = load i6 %weights_cache_data_M_elems_V_9_10_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1239 'load' 'weights_cache_data_M_elems_V_9_10_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_21 : Operation 1240 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_8_11_load = load i6 %weights_cache_data_M_elems_V_8_11_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1240 'load' 'weights_cache_data_M_elems_V_8_11_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_21 : Operation 1241 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_9_11_load = load i6 %weights_cache_data_M_elems_V_9_11_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1241 'load' 'weights_cache_data_M_elems_V_9_11_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_21 : Operation 1242 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_8_12_load = load i6 %weights_cache_data_M_elems_V_8_12_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1242 'load' 'weights_cache_data_M_elems_V_8_12_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_21 : Operation 1243 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_9_12_load = load i6 %weights_cache_data_M_elems_V_9_12_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1243 'load' 'weights_cache_data_M_elems_V_9_12_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_21 : Operation 1244 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_8_13_load = load i6 %weights_cache_data_M_elems_V_8_13_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1244 'load' 'weights_cache_data_M_elems_V_8_13_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_21 : Operation 1245 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_9_13_load = load i6 %weights_cache_data_M_elems_V_9_13_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1245 'load' 'weights_cache_data_M_elems_V_9_13_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_21 : Operation 1246 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_8_14_load = load i6 %weights_cache_data_M_elems_V_8_14_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1246 'load' 'weights_cache_data_M_elems_V_8_14_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_21 : Operation 1247 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_9_14_load = load i6 %weights_cache_data_M_elems_V_9_14_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1247 'load' 'weights_cache_data_M_elems_V_9_14_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_21 : Operation 1248 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_8_15_load = load i6 %weights_cache_data_M_elems_V_8_15_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1248 'load' 'weights_cache_data_M_elems_V_8_15_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_21 : Operation 1249 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_9_15_load = load i6 %weights_cache_data_M_elems_V_9_15_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1249 'load' 'weights_cache_data_M_elems_V_9_15_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 1250 [1/1] (1.53ns)   --->   "%lshr_ln65_11 = lshr i256 %weights_addr_47_read, i256 %zext_ln65_11_cast" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1250 'lshr' 'lshr_ln65_11' <Predicate = true> <Delay = 1.53> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1251 [1/1] (0.00ns)   --->   "%trunc_ln65_22 = trunc i256 %lshr_ln65_11" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1251 'trunc' 'trunc_ln65_22' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1252 [1/1] (7.30ns)   --->   "%weights_addr_48_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %weights_addr_48" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1252 'read' 'weights_addr_48_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 1253 [1/7] (7.30ns)   --->   "%weights_load_67_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_49, i32 1" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1253 'readreq' 'weights_load_67_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 1254 [2/7] (7.30ns)   --->   "%weights_load_68_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_50, i32 1" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1254 'readreq' 'weights_load_68_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 1255 [3/7] (7.30ns)   --->   "%weights_load_69_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_51, i32 1" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1255 'readreq' 'weights_load_69_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 1256 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_11_addr = getelementptr i16 %weights_cache_data_M_elems_V_11, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1256 'getelementptr' 'weights_cache_data_M_elems_V_11_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1257 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_11_1_addr = getelementptr i16 %weights_cache_data_M_elems_V_11_1, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1257 'getelementptr' 'weights_cache_data_M_elems_V_11_1_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1258 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_11_2_addr = getelementptr i16 %weights_cache_data_M_elems_V_11_2, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1258 'getelementptr' 'weights_cache_data_M_elems_V_11_2_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1259 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_11_3_addr = getelementptr i16 %weights_cache_data_M_elems_V_11_3, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1259 'getelementptr' 'weights_cache_data_M_elems_V_11_3_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1260 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_11_4_addr = getelementptr i16 %weights_cache_data_M_elems_V_11_4, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1260 'getelementptr' 'weights_cache_data_M_elems_V_11_4_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1261 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_11_5_addr = getelementptr i16 %weights_cache_data_M_elems_V_11_5, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1261 'getelementptr' 'weights_cache_data_M_elems_V_11_5_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1262 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_11_6_addr = getelementptr i16 %weights_cache_data_M_elems_V_11_6, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1262 'getelementptr' 'weights_cache_data_M_elems_V_11_6_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1263 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_11_7_addr = getelementptr i16 %weights_cache_data_M_elems_V_11_7, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1263 'getelementptr' 'weights_cache_data_M_elems_V_11_7_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1264 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_11_8_addr = getelementptr i16 %weights_cache_data_M_elems_V_11_8, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1264 'getelementptr' 'weights_cache_data_M_elems_V_11_8_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1265 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_11_9_addr = getelementptr i16 %weights_cache_data_M_elems_V_11_9, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1265 'getelementptr' 'weights_cache_data_M_elems_V_11_9_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1266 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_11_10_addr = getelementptr i16 %weights_cache_data_M_elems_V_11_10, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1266 'getelementptr' 'weights_cache_data_M_elems_V_11_10_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1267 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_11_11_addr = getelementptr i16 %weights_cache_data_M_elems_V_11_11, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1267 'getelementptr' 'weights_cache_data_M_elems_V_11_11_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1268 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_11_12_addr = getelementptr i16 %weights_cache_data_M_elems_V_11_12, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1268 'getelementptr' 'weights_cache_data_M_elems_V_11_12_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1269 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_11_13_addr = getelementptr i16 %weights_cache_data_M_elems_V_11_13, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1269 'getelementptr' 'weights_cache_data_M_elems_V_11_13_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1270 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_11_14_addr = getelementptr i16 %weights_cache_data_M_elems_V_11_14, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1270 'getelementptr' 'weights_cache_data_M_elems_V_11_14_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1271 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_11_15_addr = getelementptr i16 %weights_cache_data_M_elems_V_11_15, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1271 'getelementptr' 'weights_cache_data_M_elems_V_11_15_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1272 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_22, i6 %weights_cache_data_M_elems_V_11_14_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1272 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 14)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_22 : Operation 1273 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_22, i6 %weights_cache_data_M_elems_V_11_13_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1273 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 13)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_22 : Operation 1274 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_22, i6 %weights_cache_data_M_elems_V_11_12_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1274 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 12)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_22 : Operation 1275 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_22, i6 %weights_cache_data_M_elems_V_11_11_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1275 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 11)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_22 : Operation 1276 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_22, i6 %weights_cache_data_M_elems_V_11_10_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1276 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 10)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_22 : Operation 1277 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_22, i6 %weights_cache_data_M_elems_V_11_9_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1277 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 9)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_22 : Operation 1278 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_22, i6 %weights_cache_data_M_elems_V_11_8_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1278 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 8)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_22 : Operation 1279 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_22, i6 %weights_cache_data_M_elems_V_11_7_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1279 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 7)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_22 : Operation 1280 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_22, i6 %weights_cache_data_M_elems_V_11_6_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1280 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 6)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_22 : Operation 1281 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_22, i6 %weights_cache_data_M_elems_V_11_5_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1281 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 5)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_22 : Operation 1282 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_22, i6 %weights_cache_data_M_elems_V_11_4_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1282 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 4)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_22 : Operation 1283 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_22, i6 %weights_cache_data_M_elems_V_11_3_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1283 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_22 : Operation 1284 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_22, i6 %weights_cache_data_M_elems_V_11_2_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1284 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_22 : Operation 1285 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_22, i6 %weights_cache_data_M_elems_V_11_1_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1285 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_22 : Operation 1286 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_22, i6 %weights_cache_data_M_elems_V_11_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1286 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_22 : Operation 1287 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_22, i6 %weights_cache_data_M_elems_V_11_15_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1287 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 15)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_22 : Operation 1288 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_9_load = load i6 %weights_cache_data_M_elems_V_9_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1288 'load' 'weights_cache_data_M_elems_V_9_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_22 : Operation 1289 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_10_load = load i6 %weights_cache_data_M_elems_V_10_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1289 'load' 'weights_cache_data_M_elems_V_10_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_22 : Operation 1290 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_9_1_load = load i6 %weights_cache_data_M_elems_V_9_1_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1290 'load' 'weights_cache_data_M_elems_V_9_1_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_22 : Operation 1291 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_10_1_load = load i6 %weights_cache_data_M_elems_V_10_1_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1291 'load' 'weights_cache_data_M_elems_V_10_1_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_22 : Operation 1292 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_9_2_load = load i6 %weights_cache_data_M_elems_V_9_2_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1292 'load' 'weights_cache_data_M_elems_V_9_2_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_22 : Operation 1293 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_10_2_load = load i6 %weights_cache_data_M_elems_V_10_2_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1293 'load' 'weights_cache_data_M_elems_V_10_2_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_22 : Operation 1294 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_9_3_load = load i6 %weights_cache_data_M_elems_V_9_3_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1294 'load' 'weights_cache_data_M_elems_V_9_3_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_22 : Operation 1295 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_10_3_load = load i6 %weights_cache_data_M_elems_V_10_3_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1295 'load' 'weights_cache_data_M_elems_V_10_3_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_22 : Operation 1296 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_9_4_load = load i6 %weights_cache_data_M_elems_V_9_4_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1296 'load' 'weights_cache_data_M_elems_V_9_4_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_22 : Operation 1297 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_10_4_load = load i6 %weights_cache_data_M_elems_V_10_4_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1297 'load' 'weights_cache_data_M_elems_V_10_4_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_22 : Operation 1298 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_9_5_load = load i6 %weights_cache_data_M_elems_V_9_5_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1298 'load' 'weights_cache_data_M_elems_V_9_5_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_22 : Operation 1299 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_10_5_load = load i6 %weights_cache_data_M_elems_V_10_5_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1299 'load' 'weights_cache_data_M_elems_V_10_5_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_22 : Operation 1300 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_9_6_load = load i6 %weights_cache_data_M_elems_V_9_6_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1300 'load' 'weights_cache_data_M_elems_V_9_6_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_22 : Operation 1301 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_10_6_load = load i6 %weights_cache_data_M_elems_V_10_6_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1301 'load' 'weights_cache_data_M_elems_V_10_6_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_22 : Operation 1302 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_9_7_load = load i6 %weights_cache_data_M_elems_V_9_7_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1302 'load' 'weights_cache_data_M_elems_V_9_7_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_22 : Operation 1303 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_10_7_load = load i6 %weights_cache_data_M_elems_V_10_7_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1303 'load' 'weights_cache_data_M_elems_V_10_7_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_22 : Operation 1304 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_9_8_load = load i6 %weights_cache_data_M_elems_V_9_8_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1304 'load' 'weights_cache_data_M_elems_V_9_8_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_22 : Operation 1305 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_10_8_load = load i6 %weights_cache_data_M_elems_V_10_8_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1305 'load' 'weights_cache_data_M_elems_V_10_8_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_22 : Operation 1306 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_9_9_load = load i6 %weights_cache_data_M_elems_V_9_9_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1306 'load' 'weights_cache_data_M_elems_V_9_9_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_22 : Operation 1307 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_10_9_load = load i6 %weights_cache_data_M_elems_V_10_9_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1307 'load' 'weights_cache_data_M_elems_V_10_9_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_22 : Operation 1308 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_9_10_load = load i6 %weights_cache_data_M_elems_V_9_10_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1308 'load' 'weights_cache_data_M_elems_V_9_10_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_22 : Operation 1309 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_10_10_load = load i6 %weights_cache_data_M_elems_V_10_10_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1309 'load' 'weights_cache_data_M_elems_V_10_10_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_22 : Operation 1310 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_9_11_load = load i6 %weights_cache_data_M_elems_V_9_11_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1310 'load' 'weights_cache_data_M_elems_V_9_11_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_22 : Operation 1311 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_10_11_load = load i6 %weights_cache_data_M_elems_V_10_11_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1311 'load' 'weights_cache_data_M_elems_V_10_11_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_22 : Operation 1312 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_9_12_load = load i6 %weights_cache_data_M_elems_V_9_12_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1312 'load' 'weights_cache_data_M_elems_V_9_12_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_22 : Operation 1313 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_10_12_load = load i6 %weights_cache_data_M_elems_V_10_12_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1313 'load' 'weights_cache_data_M_elems_V_10_12_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_22 : Operation 1314 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_9_13_load = load i6 %weights_cache_data_M_elems_V_9_13_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1314 'load' 'weights_cache_data_M_elems_V_9_13_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_22 : Operation 1315 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_10_13_load = load i6 %weights_cache_data_M_elems_V_10_13_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1315 'load' 'weights_cache_data_M_elems_V_10_13_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_22 : Operation 1316 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_9_14_load = load i6 %weights_cache_data_M_elems_V_9_14_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1316 'load' 'weights_cache_data_M_elems_V_9_14_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_22 : Operation 1317 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_10_14_load = load i6 %weights_cache_data_M_elems_V_10_14_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1317 'load' 'weights_cache_data_M_elems_V_10_14_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_22 : Operation 1318 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_9_15_load = load i6 %weights_cache_data_M_elems_V_9_15_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1318 'load' 'weights_cache_data_M_elems_V_9_15_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_22 : Operation 1319 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_10_15_load = load i6 %weights_cache_data_M_elems_V_10_15_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1319 'load' 'weights_cache_data_M_elems_V_10_15_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 1320 [1/1] (1.53ns)   --->   "%lshr_ln65_12 = lshr i256 %weights_addr_48_read, i256 %zext_ln65_12_cast" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1320 'lshr' 'lshr_ln65_12' <Predicate = true> <Delay = 1.53> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1321 [1/1] (0.00ns)   --->   "%trunc_ln65_24 = trunc i256 %lshr_ln65_12" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1321 'trunc' 'trunc_ln65_24' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1322 [1/1] (7.30ns)   --->   "%weights_addr_49_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %weights_addr_49" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1322 'read' 'weights_addr_49_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 1323 [1/7] (7.30ns)   --->   "%weights_load_68_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_50, i32 1" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1323 'readreq' 'weights_load_68_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 1324 [2/7] (7.30ns)   --->   "%weights_load_69_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_51, i32 1" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1324 'readreq' 'weights_load_69_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 1325 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_12_addr = getelementptr i16 %weights_cache_data_M_elems_V_12, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1325 'getelementptr' 'weights_cache_data_M_elems_V_12_addr' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1326 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_12_1_addr = getelementptr i16 %weights_cache_data_M_elems_V_12_1, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1326 'getelementptr' 'weights_cache_data_M_elems_V_12_1_addr' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1327 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_12_2_addr = getelementptr i16 %weights_cache_data_M_elems_V_12_2, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1327 'getelementptr' 'weights_cache_data_M_elems_V_12_2_addr' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1328 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_12_3_addr = getelementptr i16 %weights_cache_data_M_elems_V_12_3, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1328 'getelementptr' 'weights_cache_data_M_elems_V_12_3_addr' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1329 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_12_4_addr = getelementptr i16 %weights_cache_data_M_elems_V_12_4, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1329 'getelementptr' 'weights_cache_data_M_elems_V_12_4_addr' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1330 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_12_5_addr = getelementptr i16 %weights_cache_data_M_elems_V_12_5, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1330 'getelementptr' 'weights_cache_data_M_elems_V_12_5_addr' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1331 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_12_6_addr = getelementptr i16 %weights_cache_data_M_elems_V_12_6, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1331 'getelementptr' 'weights_cache_data_M_elems_V_12_6_addr' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1332 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_12_7_addr = getelementptr i16 %weights_cache_data_M_elems_V_12_7, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1332 'getelementptr' 'weights_cache_data_M_elems_V_12_7_addr' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1333 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_12_8_addr = getelementptr i16 %weights_cache_data_M_elems_V_12_8, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1333 'getelementptr' 'weights_cache_data_M_elems_V_12_8_addr' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1334 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_12_9_addr = getelementptr i16 %weights_cache_data_M_elems_V_12_9, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1334 'getelementptr' 'weights_cache_data_M_elems_V_12_9_addr' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1335 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_12_10_addr = getelementptr i16 %weights_cache_data_M_elems_V_12_10, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1335 'getelementptr' 'weights_cache_data_M_elems_V_12_10_addr' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1336 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_12_11_addr = getelementptr i16 %weights_cache_data_M_elems_V_12_11, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1336 'getelementptr' 'weights_cache_data_M_elems_V_12_11_addr' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1337 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_12_12_addr = getelementptr i16 %weights_cache_data_M_elems_V_12_12, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1337 'getelementptr' 'weights_cache_data_M_elems_V_12_12_addr' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1338 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_12_13_addr = getelementptr i16 %weights_cache_data_M_elems_V_12_13, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1338 'getelementptr' 'weights_cache_data_M_elems_V_12_13_addr' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1339 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_12_14_addr = getelementptr i16 %weights_cache_data_M_elems_V_12_14, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1339 'getelementptr' 'weights_cache_data_M_elems_V_12_14_addr' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1340 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_12_15_addr = getelementptr i16 %weights_cache_data_M_elems_V_12_15, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1340 'getelementptr' 'weights_cache_data_M_elems_V_12_15_addr' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1341 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_24, i6 %weights_cache_data_M_elems_V_12_14_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1341 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 14)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_23 : Operation 1342 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_24, i6 %weights_cache_data_M_elems_V_12_13_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1342 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 13)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_23 : Operation 1343 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_24, i6 %weights_cache_data_M_elems_V_12_12_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1343 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 12)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_23 : Operation 1344 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_24, i6 %weights_cache_data_M_elems_V_12_11_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1344 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 11)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_23 : Operation 1345 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_24, i6 %weights_cache_data_M_elems_V_12_10_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1345 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 10)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_23 : Operation 1346 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_24, i6 %weights_cache_data_M_elems_V_12_9_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1346 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 9)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_23 : Operation 1347 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_24, i6 %weights_cache_data_M_elems_V_12_8_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1347 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 8)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_23 : Operation 1348 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_24, i6 %weights_cache_data_M_elems_V_12_7_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1348 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 7)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_23 : Operation 1349 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_24, i6 %weights_cache_data_M_elems_V_12_6_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1349 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 6)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_23 : Operation 1350 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_24, i6 %weights_cache_data_M_elems_V_12_5_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1350 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 5)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_23 : Operation 1351 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_24, i6 %weights_cache_data_M_elems_V_12_4_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1351 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 4)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_23 : Operation 1352 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_24, i6 %weights_cache_data_M_elems_V_12_3_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1352 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_23 : Operation 1353 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_24, i6 %weights_cache_data_M_elems_V_12_2_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1353 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_23 : Operation 1354 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_24, i6 %weights_cache_data_M_elems_V_12_1_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1354 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_23 : Operation 1355 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_24, i6 %weights_cache_data_M_elems_V_12_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1355 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_23 : Operation 1356 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_24, i6 %weights_cache_data_M_elems_V_12_15_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1356 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 15)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_23 : Operation 1357 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_10_load = load i6 %weights_cache_data_M_elems_V_10_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1357 'load' 'weights_cache_data_M_elems_V_10_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_23 : Operation 1358 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_11_load = load i6 %weights_cache_data_M_elems_V_11_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1358 'load' 'weights_cache_data_M_elems_V_11_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_23 : Operation 1359 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_10_1_load = load i6 %weights_cache_data_M_elems_V_10_1_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1359 'load' 'weights_cache_data_M_elems_V_10_1_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_23 : Operation 1360 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_11_1_load = load i6 %weights_cache_data_M_elems_V_11_1_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1360 'load' 'weights_cache_data_M_elems_V_11_1_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_23 : Operation 1361 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_10_2_load = load i6 %weights_cache_data_M_elems_V_10_2_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1361 'load' 'weights_cache_data_M_elems_V_10_2_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_23 : Operation 1362 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_11_2_load = load i6 %weights_cache_data_M_elems_V_11_2_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1362 'load' 'weights_cache_data_M_elems_V_11_2_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_23 : Operation 1363 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_10_3_load = load i6 %weights_cache_data_M_elems_V_10_3_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1363 'load' 'weights_cache_data_M_elems_V_10_3_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_23 : Operation 1364 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_11_3_load = load i6 %weights_cache_data_M_elems_V_11_3_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1364 'load' 'weights_cache_data_M_elems_V_11_3_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_23 : Operation 1365 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_10_4_load = load i6 %weights_cache_data_M_elems_V_10_4_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1365 'load' 'weights_cache_data_M_elems_V_10_4_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_23 : Operation 1366 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_11_4_load = load i6 %weights_cache_data_M_elems_V_11_4_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1366 'load' 'weights_cache_data_M_elems_V_11_4_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_23 : Operation 1367 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_10_5_load = load i6 %weights_cache_data_M_elems_V_10_5_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1367 'load' 'weights_cache_data_M_elems_V_10_5_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_23 : Operation 1368 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_11_5_load = load i6 %weights_cache_data_M_elems_V_11_5_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1368 'load' 'weights_cache_data_M_elems_V_11_5_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_23 : Operation 1369 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_10_6_load = load i6 %weights_cache_data_M_elems_V_10_6_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1369 'load' 'weights_cache_data_M_elems_V_10_6_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_23 : Operation 1370 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_11_6_load = load i6 %weights_cache_data_M_elems_V_11_6_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1370 'load' 'weights_cache_data_M_elems_V_11_6_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_23 : Operation 1371 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_10_7_load = load i6 %weights_cache_data_M_elems_V_10_7_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1371 'load' 'weights_cache_data_M_elems_V_10_7_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_23 : Operation 1372 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_11_7_load = load i6 %weights_cache_data_M_elems_V_11_7_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1372 'load' 'weights_cache_data_M_elems_V_11_7_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_23 : Operation 1373 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_10_8_load = load i6 %weights_cache_data_M_elems_V_10_8_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1373 'load' 'weights_cache_data_M_elems_V_10_8_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_23 : Operation 1374 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_11_8_load = load i6 %weights_cache_data_M_elems_V_11_8_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1374 'load' 'weights_cache_data_M_elems_V_11_8_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_23 : Operation 1375 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_10_9_load = load i6 %weights_cache_data_M_elems_V_10_9_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1375 'load' 'weights_cache_data_M_elems_V_10_9_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_23 : Operation 1376 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_11_9_load = load i6 %weights_cache_data_M_elems_V_11_9_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1376 'load' 'weights_cache_data_M_elems_V_11_9_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_23 : Operation 1377 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_10_10_load = load i6 %weights_cache_data_M_elems_V_10_10_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1377 'load' 'weights_cache_data_M_elems_V_10_10_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_23 : Operation 1378 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_11_10_load = load i6 %weights_cache_data_M_elems_V_11_10_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1378 'load' 'weights_cache_data_M_elems_V_11_10_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_23 : Operation 1379 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_10_11_load = load i6 %weights_cache_data_M_elems_V_10_11_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1379 'load' 'weights_cache_data_M_elems_V_10_11_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_23 : Operation 1380 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_11_11_load = load i6 %weights_cache_data_M_elems_V_11_11_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1380 'load' 'weights_cache_data_M_elems_V_11_11_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_23 : Operation 1381 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_10_12_load = load i6 %weights_cache_data_M_elems_V_10_12_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1381 'load' 'weights_cache_data_M_elems_V_10_12_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_23 : Operation 1382 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_11_12_load = load i6 %weights_cache_data_M_elems_V_11_12_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1382 'load' 'weights_cache_data_M_elems_V_11_12_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_23 : Operation 1383 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_10_13_load = load i6 %weights_cache_data_M_elems_V_10_13_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1383 'load' 'weights_cache_data_M_elems_V_10_13_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_23 : Operation 1384 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_11_13_load = load i6 %weights_cache_data_M_elems_V_11_13_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1384 'load' 'weights_cache_data_M_elems_V_11_13_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_23 : Operation 1385 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_10_14_load = load i6 %weights_cache_data_M_elems_V_10_14_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1385 'load' 'weights_cache_data_M_elems_V_10_14_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_23 : Operation 1386 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_11_14_load = load i6 %weights_cache_data_M_elems_V_11_14_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1386 'load' 'weights_cache_data_M_elems_V_11_14_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_23 : Operation 1387 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_10_15_load = load i6 %weights_cache_data_M_elems_V_10_15_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1387 'load' 'weights_cache_data_M_elems_V_10_15_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_23 : Operation 1388 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_11_15_load = load i6 %weights_cache_data_M_elems_V_11_15_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1388 'load' 'weights_cache_data_M_elems_V_11_15_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 1389 [1/1] (1.53ns)   --->   "%lshr_ln65_13 = lshr i256 %weights_addr_49_read, i256 %zext_ln65_13_cast" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1389 'lshr' 'lshr_ln65_13' <Predicate = true> <Delay = 1.53> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1390 [1/1] (0.00ns)   --->   "%trunc_ln65_26 = trunc i256 %lshr_ln65_13" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1390 'trunc' 'trunc_ln65_26' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1391 [1/1] (7.30ns)   --->   "%weights_addr_50_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %weights_addr_50" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1391 'read' 'weights_addr_50_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 1392 [1/7] (7.30ns)   --->   "%weights_load_69_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_51, i32 1" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1392 'readreq' 'weights_load_69_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 1393 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_13_addr = getelementptr i16 %weights_cache_data_M_elems_V_13, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1393 'getelementptr' 'weights_cache_data_M_elems_V_13_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1394 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_13_1_addr = getelementptr i16 %weights_cache_data_M_elems_V_13_1, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1394 'getelementptr' 'weights_cache_data_M_elems_V_13_1_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1395 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_13_2_addr = getelementptr i16 %weights_cache_data_M_elems_V_13_2, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1395 'getelementptr' 'weights_cache_data_M_elems_V_13_2_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1396 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_13_3_addr = getelementptr i16 %weights_cache_data_M_elems_V_13_3, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1396 'getelementptr' 'weights_cache_data_M_elems_V_13_3_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1397 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_13_4_addr = getelementptr i16 %weights_cache_data_M_elems_V_13_4, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1397 'getelementptr' 'weights_cache_data_M_elems_V_13_4_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1398 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_13_5_addr = getelementptr i16 %weights_cache_data_M_elems_V_13_5, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1398 'getelementptr' 'weights_cache_data_M_elems_V_13_5_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1399 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_13_6_addr = getelementptr i16 %weights_cache_data_M_elems_V_13_6, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1399 'getelementptr' 'weights_cache_data_M_elems_V_13_6_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1400 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_13_7_addr = getelementptr i16 %weights_cache_data_M_elems_V_13_7, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1400 'getelementptr' 'weights_cache_data_M_elems_V_13_7_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1401 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_13_8_addr = getelementptr i16 %weights_cache_data_M_elems_V_13_8, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1401 'getelementptr' 'weights_cache_data_M_elems_V_13_8_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1402 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_13_9_addr = getelementptr i16 %weights_cache_data_M_elems_V_13_9, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1402 'getelementptr' 'weights_cache_data_M_elems_V_13_9_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1403 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_13_10_addr = getelementptr i16 %weights_cache_data_M_elems_V_13_10, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1403 'getelementptr' 'weights_cache_data_M_elems_V_13_10_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1404 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_13_11_addr = getelementptr i16 %weights_cache_data_M_elems_V_13_11, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1404 'getelementptr' 'weights_cache_data_M_elems_V_13_11_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1405 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_13_12_addr = getelementptr i16 %weights_cache_data_M_elems_V_13_12, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1405 'getelementptr' 'weights_cache_data_M_elems_V_13_12_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1406 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_13_13_addr = getelementptr i16 %weights_cache_data_M_elems_V_13_13, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1406 'getelementptr' 'weights_cache_data_M_elems_V_13_13_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1407 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_13_14_addr = getelementptr i16 %weights_cache_data_M_elems_V_13_14, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1407 'getelementptr' 'weights_cache_data_M_elems_V_13_14_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1408 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_13_15_addr = getelementptr i16 %weights_cache_data_M_elems_V_13_15, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1408 'getelementptr' 'weights_cache_data_M_elems_V_13_15_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1409 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_26, i6 %weights_cache_data_M_elems_V_13_14_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1409 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 14)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_24 : Operation 1410 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_26, i6 %weights_cache_data_M_elems_V_13_13_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1410 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 13)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_24 : Operation 1411 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_26, i6 %weights_cache_data_M_elems_V_13_12_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1411 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 12)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_24 : Operation 1412 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_26, i6 %weights_cache_data_M_elems_V_13_11_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1412 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 11)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_24 : Operation 1413 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_26, i6 %weights_cache_data_M_elems_V_13_10_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1413 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 10)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_24 : Operation 1414 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_26, i6 %weights_cache_data_M_elems_V_13_9_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1414 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 9)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_24 : Operation 1415 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_26, i6 %weights_cache_data_M_elems_V_13_8_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1415 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 8)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_24 : Operation 1416 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_26, i6 %weights_cache_data_M_elems_V_13_7_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1416 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 7)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_24 : Operation 1417 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_26, i6 %weights_cache_data_M_elems_V_13_6_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1417 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 6)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_24 : Operation 1418 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_26, i6 %weights_cache_data_M_elems_V_13_5_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1418 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 5)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_24 : Operation 1419 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_26, i6 %weights_cache_data_M_elems_V_13_4_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1419 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 4)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_24 : Operation 1420 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_26, i6 %weights_cache_data_M_elems_V_13_3_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1420 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_24 : Operation 1421 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_26, i6 %weights_cache_data_M_elems_V_13_2_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1421 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_24 : Operation 1422 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_26, i6 %weights_cache_data_M_elems_V_13_1_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1422 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_24 : Operation 1423 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_26, i6 %weights_cache_data_M_elems_V_13_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1423 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_24 : Operation 1424 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_26, i6 %weights_cache_data_M_elems_V_13_15_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1424 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 15)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_24 : Operation 1425 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_11_load = load i6 %weights_cache_data_M_elems_V_11_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1425 'load' 'weights_cache_data_M_elems_V_11_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_24 : Operation 1426 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_12_load = load i6 %weights_cache_data_M_elems_V_12_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1426 'load' 'weights_cache_data_M_elems_V_12_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_24 : Operation 1427 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_11_1_load = load i6 %weights_cache_data_M_elems_V_11_1_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1427 'load' 'weights_cache_data_M_elems_V_11_1_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_24 : Operation 1428 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_12_1_load = load i6 %weights_cache_data_M_elems_V_12_1_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1428 'load' 'weights_cache_data_M_elems_V_12_1_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_24 : Operation 1429 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_11_2_load = load i6 %weights_cache_data_M_elems_V_11_2_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1429 'load' 'weights_cache_data_M_elems_V_11_2_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_24 : Operation 1430 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_12_2_load = load i6 %weights_cache_data_M_elems_V_12_2_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1430 'load' 'weights_cache_data_M_elems_V_12_2_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_24 : Operation 1431 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_11_3_load = load i6 %weights_cache_data_M_elems_V_11_3_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1431 'load' 'weights_cache_data_M_elems_V_11_3_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_24 : Operation 1432 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_12_3_load = load i6 %weights_cache_data_M_elems_V_12_3_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1432 'load' 'weights_cache_data_M_elems_V_12_3_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_24 : Operation 1433 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_11_4_load = load i6 %weights_cache_data_M_elems_V_11_4_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1433 'load' 'weights_cache_data_M_elems_V_11_4_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_24 : Operation 1434 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_12_4_load = load i6 %weights_cache_data_M_elems_V_12_4_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1434 'load' 'weights_cache_data_M_elems_V_12_4_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_24 : Operation 1435 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_11_5_load = load i6 %weights_cache_data_M_elems_V_11_5_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1435 'load' 'weights_cache_data_M_elems_V_11_5_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_24 : Operation 1436 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_12_5_load = load i6 %weights_cache_data_M_elems_V_12_5_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1436 'load' 'weights_cache_data_M_elems_V_12_5_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_24 : Operation 1437 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_11_6_load = load i6 %weights_cache_data_M_elems_V_11_6_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1437 'load' 'weights_cache_data_M_elems_V_11_6_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_24 : Operation 1438 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_12_6_load = load i6 %weights_cache_data_M_elems_V_12_6_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1438 'load' 'weights_cache_data_M_elems_V_12_6_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_24 : Operation 1439 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_11_7_load = load i6 %weights_cache_data_M_elems_V_11_7_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1439 'load' 'weights_cache_data_M_elems_V_11_7_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_24 : Operation 1440 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_12_7_load = load i6 %weights_cache_data_M_elems_V_12_7_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1440 'load' 'weights_cache_data_M_elems_V_12_7_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_24 : Operation 1441 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_11_8_load = load i6 %weights_cache_data_M_elems_V_11_8_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1441 'load' 'weights_cache_data_M_elems_V_11_8_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_24 : Operation 1442 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_12_8_load = load i6 %weights_cache_data_M_elems_V_12_8_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1442 'load' 'weights_cache_data_M_elems_V_12_8_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_24 : Operation 1443 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_11_9_load = load i6 %weights_cache_data_M_elems_V_11_9_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1443 'load' 'weights_cache_data_M_elems_V_11_9_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_24 : Operation 1444 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_12_9_load = load i6 %weights_cache_data_M_elems_V_12_9_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1444 'load' 'weights_cache_data_M_elems_V_12_9_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_24 : Operation 1445 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_11_10_load = load i6 %weights_cache_data_M_elems_V_11_10_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1445 'load' 'weights_cache_data_M_elems_V_11_10_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_24 : Operation 1446 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_12_10_load = load i6 %weights_cache_data_M_elems_V_12_10_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1446 'load' 'weights_cache_data_M_elems_V_12_10_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_24 : Operation 1447 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_11_11_load = load i6 %weights_cache_data_M_elems_V_11_11_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1447 'load' 'weights_cache_data_M_elems_V_11_11_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_24 : Operation 1448 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_12_11_load = load i6 %weights_cache_data_M_elems_V_12_11_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1448 'load' 'weights_cache_data_M_elems_V_12_11_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_24 : Operation 1449 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_11_12_load = load i6 %weights_cache_data_M_elems_V_11_12_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1449 'load' 'weights_cache_data_M_elems_V_11_12_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_24 : Operation 1450 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_12_12_load = load i6 %weights_cache_data_M_elems_V_12_12_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1450 'load' 'weights_cache_data_M_elems_V_12_12_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_24 : Operation 1451 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_11_13_load = load i6 %weights_cache_data_M_elems_V_11_13_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1451 'load' 'weights_cache_data_M_elems_V_11_13_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_24 : Operation 1452 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_12_13_load = load i6 %weights_cache_data_M_elems_V_12_13_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1452 'load' 'weights_cache_data_M_elems_V_12_13_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_24 : Operation 1453 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_11_14_load = load i6 %weights_cache_data_M_elems_V_11_14_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1453 'load' 'weights_cache_data_M_elems_V_11_14_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_24 : Operation 1454 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_12_14_load = load i6 %weights_cache_data_M_elems_V_12_14_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1454 'load' 'weights_cache_data_M_elems_V_12_14_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_24 : Operation 1455 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_11_15_load = load i6 %weights_cache_data_M_elems_V_11_15_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1455 'load' 'weights_cache_data_M_elems_V_11_15_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_24 : Operation 1456 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_12_15_load = load i6 %weights_cache_data_M_elems_V_12_15_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1456 'load' 'weights_cache_data_M_elems_V_12_15_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 1457 [1/1] (1.53ns)   --->   "%lshr_ln65_14 = lshr i256 %weights_addr_50_read, i256 %zext_ln65_14_cast" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1457 'lshr' 'lshr_ln65_14' <Predicate = true> <Delay = 1.53> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1458 [1/1] (0.00ns)   --->   "%trunc_ln65_28 = trunc i256 %lshr_ln65_14" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1458 'trunc' 'trunc_ln65_28' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1459 [1/1] (7.30ns)   --->   "%weights_addr_51_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %weights_addr_51" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1459 'read' 'weights_addr_51_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 1460 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_14_addr = getelementptr i16 %weights_cache_data_M_elems_V_14, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1460 'getelementptr' 'weights_cache_data_M_elems_V_14_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1461 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_14_1_addr = getelementptr i16 %weights_cache_data_M_elems_V_14_1, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1461 'getelementptr' 'weights_cache_data_M_elems_V_14_1_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1462 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_14_2_addr = getelementptr i16 %weights_cache_data_M_elems_V_14_2, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1462 'getelementptr' 'weights_cache_data_M_elems_V_14_2_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1463 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_14_3_addr = getelementptr i16 %weights_cache_data_M_elems_V_14_3, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1463 'getelementptr' 'weights_cache_data_M_elems_V_14_3_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1464 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_14_4_addr = getelementptr i16 %weights_cache_data_M_elems_V_14_4, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1464 'getelementptr' 'weights_cache_data_M_elems_V_14_4_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1465 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_14_5_addr = getelementptr i16 %weights_cache_data_M_elems_V_14_5, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1465 'getelementptr' 'weights_cache_data_M_elems_V_14_5_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1466 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_14_6_addr = getelementptr i16 %weights_cache_data_M_elems_V_14_6, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1466 'getelementptr' 'weights_cache_data_M_elems_V_14_6_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1467 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_14_7_addr = getelementptr i16 %weights_cache_data_M_elems_V_14_7, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1467 'getelementptr' 'weights_cache_data_M_elems_V_14_7_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1468 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_14_8_addr = getelementptr i16 %weights_cache_data_M_elems_V_14_8, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1468 'getelementptr' 'weights_cache_data_M_elems_V_14_8_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1469 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_14_9_addr = getelementptr i16 %weights_cache_data_M_elems_V_14_9, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1469 'getelementptr' 'weights_cache_data_M_elems_V_14_9_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1470 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_14_10_addr = getelementptr i16 %weights_cache_data_M_elems_V_14_10, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1470 'getelementptr' 'weights_cache_data_M_elems_V_14_10_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1471 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_14_11_addr = getelementptr i16 %weights_cache_data_M_elems_V_14_11, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1471 'getelementptr' 'weights_cache_data_M_elems_V_14_11_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1472 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_14_12_addr = getelementptr i16 %weights_cache_data_M_elems_V_14_12, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1472 'getelementptr' 'weights_cache_data_M_elems_V_14_12_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1473 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_14_13_addr = getelementptr i16 %weights_cache_data_M_elems_V_14_13, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1473 'getelementptr' 'weights_cache_data_M_elems_V_14_13_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1474 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_14_14_addr = getelementptr i16 %weights_cache_data_M_elems_V_14_14, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1474 'getelementptr' 'weights_cache_data_M_elems_V_14_14_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1475 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_14_15_addr = getelementptr i16 %weights_cache_data_M_elems_V_14_15, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1475 'getelementptr' 'weights_cache_data_M_elems_V_14_15_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1476 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_28, i6 %weights_cache_data_M_elems_V_14_14_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1476 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 14)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_25 : Operation 1477 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_28, i6 %weights_cache_data_M_elems_V_14_13_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1477 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 13)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_25 : Operation 1478 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_28, i6 %weights_cache_data_M_elems_V_14_12_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1478 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 12)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_25 : Operation 1479 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_28, i6 %weights_cache_data_M_elems_V_14_11_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1479 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 11)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_25 : Operation 1480 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_28, i6 %weights_cache_data_M_elems_V_14_10_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1480 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 10)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_25 : Operation 1481 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_28, i6 %weights_cache_data_M_elems_V_14_9_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1481 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 9)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_25 : Operation 1482 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_28, i6 %weights_cache_data_M_elems_V_14_8_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1482 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 8)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_25 : Operation 1483 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_28, i6 %weights_cache_data_M_elems_V_14_7_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1483 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 7)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_25 : Operation 1484 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_28, i6 %weights_cache_data_M_elems_V_14_6_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1484 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 6)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_25 : Operation 1485 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_28, i6 %weights_cache_data_M_elems_V_14_5_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1485 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 5)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_25 : Operation 1486 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_28, i6 %weights_cache_data_M_elems_V_14_4_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1486 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 4)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_25 : Operation 1487 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_28, i6 %weights_cache_data_M_elems_V_14_3_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1487 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_25 : Operation 1488 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_28, i6 %weights_cache_data_M_elems_V_14_2_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1488 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_25 : Operation 1489 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_28, i6 %weights_cache_data_M_elems_V_14_1_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1489 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_25 : Operation 1490 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_28, i6 %weights_cache_data_M_elems_V_14_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1490 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_25 : Operation 1491 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_28, i6 %weights_cache_data_M_elems_V_14_15_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1491 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 15)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_25 : Operation 1492 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_12_load = load i6 %weights_cache_data_M_elems_V_12_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1492 'load' 'weights_cache_data_M_elems_V_12_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_25 : Operation 1493 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_13_load = load i6 %weights_cache_data_M_elems_V_13_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1493 'load' 'weights_cache_data_M_elems_V_13_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_25 : Operation 1494 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_12_1_load = load i6 %weights_cache_data_M_elems_V_12_1_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1494 'load' 'weights_cache_data_M_elems_V_12_1_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_25 : Operation 1495 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_13_1_load = load i6 %weights_cache_data_M_elems_V_13_1_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1495 'load' 'weights_cache_data_M_elems_V_13_1_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_25 : Operation 1496 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_12_2_load = load i6 %weights_cache_data_M_elems_V_12_2_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1496 'load' 'weights_cache_data_M_elems_V_12_2_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_25 : Operation 1497 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_13_2_load = load i6 %weights_cache_data_M_elems_V_13_2_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1497 'load' 'weights_cache_data_M_elems_V_13_2_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_25 : Operation 1498 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_12_3_load = load i6 %weights_cache_data_M_elems_V_12_3_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1498 'load' 'weights_cache_data_M_elems_V_12_3_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_25 : Operation 1499 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_13_3_load = load i6 %weights_cache_data_M_elems_V_13_3_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1499 'load' 'weights_cache_data_M_elems_V_13_3_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_25 : Operation 1500 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_12_4_load = load i6 %weights_cache_data_M_elems_V_12_4_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1500 'load' 'weights_cache_data_M_elems_V_12_4_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_25 : Operation 1501 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_13_4_load = load i6 %weights_cache_data_M_elems_V_13_4_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1501 'load' 'weights_cache_data_M_elems_V_13_4_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_25 : Operation 1502 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_12_5_load = load i6 %weights_cache_data_M_elems_V_12_5_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1502 'load' 'weights_cache_data_M_elems_V_12_5_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_25 : Operation 1503 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_13_5_load = load i6 %weights_cache_data_M_elems_V_13_5_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1503 'load' 'weights_cache_data_M_elems_V_13_5_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_25 : Operation 1504 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_12_6_load = load i6 %weights_cache_data_M_elems_V_12_6_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1504 'load' 'weights_cache_data_M_elems_V_12_6_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_25 : Operation 1505 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_13_6_load = load i6 %weights_cache_data_M_elems_V_13_6_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1505 'load' 'weights_cache_data_M_elems_V_13_6_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_25 : Operation 1506 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_12_7_load = load i6 %weights_cache_data_M_elems_V_12_7_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1506 'load' 'weights_cache_data_M_elems_V_12_7_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_25 : Operation 1507 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_13_7_load = load i6 %weights_cache_data_M_elems_V_13_7_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1507 'load' 'weights_cache_data_M_elems_V_13_7_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_25 : Operation 1508 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_12_8_load = load i6 %weights_cache_data_M_elems_V_12_8_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1508 'load' 'weights_cache_data_M_elems_V_12_8_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_25 : Operation 1509 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_13_8_load = load i6 %weights_cache_data_M_elems_V_13_8_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1509 'load' 'weights_cache_data_M_elems_V_13_8_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_25 : Operation 1510 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_12_9_load = load i6 %weights_cache_data_M_elems_V_12_9_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1510 'load' 'weights_cache_data_M_elems_V_12_9_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_25 : Operation 1511 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_13_9_load = load i6 %weights_cache_data_M_elems_V_13_9_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1511 'load' 'weights_cache_data_M_elems_V_13_9_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_25 : Operation 1512 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_12_10_load = load i6 %weights_cache_data_M_elems_V_12_10_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1512 'load' 'weights_cache_data_M_elems_V_12_10_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_25 : Operation 1513 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_13_10_load = load i6 %weights_cache_data_M_elems_V_13_10_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1513 'load' 'weights_cache_data_M_elems_V_13_10_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_25 : Operation 1514 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_12_11_load = load i6 %weights_cache_data_M_elems_V_12_11_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1514 'load' 'weights_cache_data_M_elems_V_12_11_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_25 : Operation 1515 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_13_11_load = load i6 %weights_cache_data_M_elems_V_13_11_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1515 'load' 'weights_cache_data_M_elems_V_13_11_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_25 : Operation 1516 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_12_12_load = load i6 %weights_cache_data_M_elems_V_12_12_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1516 'load' 'weights_cache_data_M_elems_V_12_12_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_25 : Operation 1517 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_13_12_load = load i6 %weights_cache_data_M_elems_V_13_12_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1517 'load' 'weights_cache_data_M_elems_V_13_12_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_25 : Operation 1518 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_12_13_load = load i6 %weights_cache_data_M_elems_V_12_13_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1518 'load' 'weights_cache_data_M_elems_V_12_13_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_25 : Operation 1519 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_13_13_load = load i6 %weights_cache_data_M_elems_V_13_13_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1519 'load' 'weights_cache_data_M_elems_V_13_13_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_25 : Operation 1520 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_12_14_load = load i6 %weights_cache_data_M_elems_V_12_14_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1520 'load' 'weights_cache_data_M_elems_V_12_14_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_25 : Operation 1521 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_13_14_load = load i6 %weights_cache_data_M_elems_V_13_14_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1521 'load' 'weights_cache_data_M_elems_V_13_14_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_25 : Operation 1522 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_12_15_load = load i6 %weights_cache_data_M_elems_V_12_15_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1522 'load' 'weights_cache_data_M_elems_V_12_15_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_25 : Operation 1523 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_13_15_load = load i6 %weights_cache_data_M_elems_V_13_15_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1523 'load' 'weights_cache_data_M_elems_V_13_15_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>

State 26 <SV = 25> <Delay = 2.21>
ST_26 : Operation 1524 [1/1] (0.00ns)   --->   "%specpipeline_ln48 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_24" [Deit_cpp/src/linear.cpp:48]   --->   Operation 1524 'specpipeline' 'specpipeline_ln48' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1525 [1/1] (0.00ns)   --->   "%specloopname_ln39 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30" [Deit_cpp/src/linear.cpp:39]   --->   Operation 1525 'specloopname' 'specloopname_ln39' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1526 [1/1] (1.53ns)   --->   "%lshr_ln65_15 = lshr i256 %weights_addr_51_read, i256 %zext_ln46_cast" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1526 'lshr' 'lshr_ln65_15' <Predicate = true> <Delay = 1.53> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1527 [1/1] (0.00ns)   --->   "%trunc_ln65_30 = trunc i256 %lshr_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1527 'trunc' 'trunc_ln65_30' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1528 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_15_addr = getelementptr i16 %weights_cache_data_M_elems_V_15, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1528 'getelementptr' 'weights_cache_data_M_elems_V_15_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1529 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_15_1_addr = getelementptr i16 %weights_cache_data_M_elems_V_15_1, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1529 'getelementptr' 'weights_cache_data_M_elems_V_15_1_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1530 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_15_2_addr = getelementptr i16 %weights_cache_data_M_elems_V_15_2, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1530 'getelementptr' 'weights_cache_data_M_elems_V_15_2_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1531 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_15_3_addr = getelementptr i16 %weights_cache_data_M_elems_V_15_3, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1531 'getelementptr' 'weights_cache_data_M_elems_V_15_3_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1532 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_15_4_addr = getelementptr i16 %weights_cache_data_M_elems_V_15_4, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1532 'getelementptr' 'weights_cache_data_M_elems_V_15_4_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1533 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_15_5_addr = getelementptr i16 %weights_cache_data_M_elems_V_15_5, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1533 'getelementptr' 'weights_cache_data_M_elems_V_15_5_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1534 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_15_6_addr = getelementptr i16 %weights_cache_data_M_elems_V_15_6, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1534 'getelementptr' 'weights_cache_data_M_elems_V_15_6_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1535 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_15_7_addr = getelementptr i16 %weights_cache_data_M_elems_V_15_7, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1535 'getelementptr' 'weights_cache_data_M_elems_V_15_7_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1536 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_15_8_addr = getelementptr i16 %weights_cache_data_M_elems_V_15_8, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1536 'getelementptr' 'weights_cache_data_M_elems_V_15_8_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1537 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_15_9_addr = getelementptr i16 %weights_cache_data_M_elems_V_15_9, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1537 'getelementptr' 'weights_cache_data_M_elems_V_15_9_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1538 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_15_10_addr = getelementptr i16 %weights_cache_data_M_elems_V_15_10, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1538 'getelementptr' 'weights_cache_data_M_elems_V_15_10_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1539 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_15_11_addr = getelementptr i16 %weights_cache_data_M_elems_V_15_11, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1539 'getelementptr' 'weights_cache_data_M_elems_V_15_11_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1540 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_15_12_addr = getelementptr i16 %weights_cache_data_M_elems_V_15_12, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1540 'getelementptr' 'weights_cache_data_M_elems_V_15_12_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1541 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_15_13_addr = getelementptr i16 %weights_cache_data_M_elems_V_15_13, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1541 'getelementptr' 'weights_cache_data_M_elems_V_15_13_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1542 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_15_14_addr = getelementptr i16 %weights_cache_data_M_elems_V_15_14, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1542 'getelementptr' 'weights_cache_data_M_elems_V_15_14_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1543 [1/1] (0.00ns)   --->   "%weights_cache_data_M_elems_V_15_15_addr = getelementptr i16 %weights_cache_data_M_elems_V_15_15, i64 0, i64 %zext_ln65_15" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1543 'getelementptr' 'weights_cache_data_M_elems_V_15_15_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1544 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_30, i6 %weights_cache_data_M_elems_V_15_14_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1544 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 14)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_26 : Operation 1545 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_30, i6 %weights_cache_data_M_elems_V_15_13_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1545 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 13)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_26 : Operation 1546 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_30, i6 %weights_cache_data_M_elems_V_15_12_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1546 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 12)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_26 : Operation 1547 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_30, i6 %weights_cache_data_M_elems_V_15_11_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1547 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 11)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_26 : Operation 1548 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_30, i6 %weights_cache_data_M_elems_V_15_10_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1548 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 10)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_26 : Operation 1549 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_30, i6 %weights_cache_data_M_elems_V_15_9_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1549 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 9)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_26 : Operation 1550 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_30, i6 %weights_cache_data_M_elems_V_15_8_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1550 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 8)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_26 : Operation 1551 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_30, i6 %weights_cache_data_M_elems_V_15_7_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1551 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 7)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_26 : Operation 1552 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_30, i6 %weights_cache_data_M_elems_V_15_6_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1552 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 6)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_26 : Operation 1553 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_30, i6 %weights_cache_data_M_elems_V_15_5_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1553 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 5)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_26 : Operation 1554 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_30, i6 %weights_cache_data_M_elems_V_15_4_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1554 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 4)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_26 : Operation 1555 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_30, i6 %weights_cache_data_M_elems_V_15_3_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1555 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_26 : Operation 1556 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_30, i6 %weights_cache_data_M_elems_V_15_2_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1556 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_26 : Operation 1557 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_30, i6 %weights_cache_data_M_elems_V_15_1_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1557 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_26 : Operation 1558 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_30, i6 %weights_cache_data_M_elems_V_15_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1558 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_26 : Operation 1559 [1/1] (0.67ns)   --->   "%store_ln65 = store i16 %trunc_ln65_30, i6 %weights_cache_data_M_elems_V_15_15_addr" [Deit_cpp/src/linear.cpp:65]   --->   Operation 1559 'store' 'store_ln65' <Predicate = (trunc_ln65_31 == 15)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_26 : Operation 1560 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_13_load = load i6 %weights_cache_data_M_elems_V_13_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1560 'load' 'weights_cache_data_M_elems_V_13_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_26 : Operation 1561 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_14_load = load i6 %weights_cache_data_M_elems_V_14_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1561 'load' 'weights_cache_data_M_elems_V_14_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_26 : Operation 1562 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_13_1_load = load i6 %weights_cache_data_M_elems_V_13_1_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1562 'load' 'weights_cache_data_M_elems_V_13_1_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_26 : Operation 1563 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_14_1_load = load i6 %weights_cache_data_M_elems_V_14_1_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1563 'load' 'weights_cache_data_M_elems_V_14_1_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_26 : Operation 1564 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_13_2_load = load i6 %weights_cache_data_M_elems_V_13_2_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1564 'load' 'weights_cache_data_M_elems_V_13_2_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_26 : Operation 1565 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_14_2_load = load i6 %weights_cache_data_M_elems_V_14_2_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1565 'load' 'weights_cache_data_M_elems_V_14_2_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_26 : Operation 1566 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_13_3_load = load i6 %weights_cache_data_M_elems_V_13_3_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1566 'load' 'weights_cache_data_M_elems_V_13_3_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_26 : Operation 1567 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_14_3_load = load i6 %weights_cache_data_M_elems_V_14_3_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1567 'load' 'weights_cache_data_M_elems_V_14_3_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_26 : Operation 1568 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_13_4_load = load i6 %weights_cache_data_M_elems_V_13_4_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1568 'load' 'weights_cache_data_M_elems_V_13_4_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_26 : Operation 1569 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_14_4_load = load i6 %weights_cache_data_M_elems_V_14_4_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1569 'load' 'weights_cache_data_M_elems_V_14_4_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_26 : Operation 1570 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_13_5_load = load i6 %weights_cache_data_M_elems_V_13_5_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1570 'load' 'weights_cache_data_M_elems_V_13_5_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_26 : Operation 1571 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_14_5_load = load i6 %weights_cache_data_M_elems_V_14_5_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1571 'load' 'weights_cache_data_M_elems_V_14_5_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_26 : Operation 1572 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_13_6_load = load i6 %weights_cache_data_M_elems_V_13_6_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1572 'load' 'weights_cache_data_M_elems_V_13_6_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_26 : Operation 1573 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_14_6_load = load i6 %weights_cache_data_M_elems_V_14_6_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1573 'load' 'weights_cache_data_M_elems_V_14_6_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_26 : Operation 1574 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_13_7_load = load i6 %weights_cache_data_M_elems_V_13_7_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1574 'load' 'weights_cache_data_M_elems_V_13_7_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_26 : Operation 1575 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_14_7_load = load i6 %weights_cache_data_M_elems_V_14_7_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1575 'load' 'weights_cache_data_M_elems_V_14_7_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_26 : Operation 1576 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_13_8_load = load i6 %weights_cache_data_M_elems_V_13_8_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1576 'load' 'weights_cache_data_M_elems_V_13_8_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_26 : Operation 1577 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_14_8_load = load i6 %weights_cache_data_M_elems_V_14_8_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1577 'load' 'weights_cache_data_M_elems_V_14_8_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_26 : Operation 1578 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_13_9_load = load i6 %weights_cache_data_M_elems_V_13_9_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1578 'load' 'weights_cache_data_M_elems_V_13_9_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_26 : Operation 1579 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_14_9_load = load i6 %weights_cache_data_M_elems_V_14_9_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1579 'load' 'weights_cache_data_M_elems_V_14_9_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_26 : Operation 1580 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_13_10_load = load i6 %weights_cache_data_M_elems_V_13_10_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1580 'load' 'weights_cache_data_M_elems_V_13_10_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_26 : Operation 1581 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_14_10_load = load i6 %weights_cache_data_M_elems_V_14_10_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1581 'load' 'weights_cache_data_M_elems_V_14_10_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_26 : Operation 1582 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_13_11_load = load i6 %weights_cache_data_M_elems_V_13_11_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1582 'load' 'weights_cache_data_M_elems_V_13_11_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_26 : Operation 1583 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_14_11_load = load i6 %weights_cache_data_M_elems_V_14_11_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1583 'load' 'weights_cache_data_M_elems_V_14_11_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_26 : Operation 1584 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_13_12_load = load i6 %weights_cache_data_M_elems_V_13_12_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1584 'load' 'weights_cache_data_M_elems_V_13_12_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_26 : Operation 1585 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_14_12_load = load i6 %weights_cache_data_M_elems_V_14_12_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1585 'load' 'weights_cache_data_M_elems_V_14_12_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_26 : Operation 1586 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_13_13_load = load i6 %weights_cache_data_M_elems_V_13_13_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1586 'load' 'weights_cache_data_M_elems_V_13_13_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_26 : Operation 1587 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_14_13_load = load i6 %weights_cache_data_M_elems_V_14_13_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1587 'load' 'weights_cache_data_M_elems_V_14_13_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_26 : Operation 1588 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_13_14_load = load i6 %weights_cache_data_M_elems_V_13_14_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1588 'load' 'weights_cache_data_M_elems_V_13_14_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_26 : Operation 1589 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_14_14_load = load i6 %weights_cache_data_M_elems_V_14_14_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1589 'load' 'weights_cache_data_M_elems_V_14_14_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_26 : Operation 1590 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_13_15_load = load i6 %weights_cache_data_M_elems_V_13_15_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1590 'load' 'weights_cache_data_M_elems_V_13_15_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_26 : Operation 1591 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_14_15_load = load i6 %weights_cache_data_M_elems_V_14_15_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1591 'load' 'weights_cache_data_M_elems_V_14_15_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>

State 27 <SV = 26> <Delay = 0.67>
ST_27 : Operation 1592 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_14_load = load i6 %weights_cache_data_M_elems_V_14_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1592 'load' 'weights_cache_data_M_elems_V_14_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_27 : Operation 1593 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_15_load = load i6 %weights_cache_data_M_elems_V_15_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1593 'load' 'weights_cache_data_M_elems_V_15_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_27 : Operation 1594 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_14_1_load = load i6 %weights_cache_data_M_elems_V_14_1_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1594 'load' 'weights_cache_data_M_elems_V_14_1_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_27 : Operation 1595 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_15_1_load = load i6 %weights_cache_data_M_elems_V_15_1_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1595 'load' 'weights_cache_data_M_elems_V_15_1_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_27 : Operation 1596 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_14_2_load = load i6 %weights_cache_data_M_elems_V_14_2_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1596 'load' 'weights_cache_data_M_elems_V_14_2_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_27 : Operation 1597 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_15_2_load = load i6 %weights_cache_data_M_elems_V_15_2_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1597 'load' 'weights_cache_data_M_elems_V_15_2_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_27 : Operation 1598 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_14_3_load = load i6 %weights_cache_data_M_elems_V_14_3_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1598 'load' 'weights_cache_data_M_elems_V_14_3_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_27 : Operation 1599 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_15_3_load = load i6 %weights_cache_data_M_elems_V_15_3_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1599 'load' 'weights_cache_data_M_elems_V_15_3_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_27 : Operation 1600 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_14_4_load = load i6 %weights_cache_data_M_elems_V_14_4_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1600 'load' 'weights_cache_data_M_elems_V_14_4_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_27 : Operation 1601 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_15_4_load = load i6 %weights_cache_data_M_elems_V_15_4_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1601 'load' 'weights_cache_data_M_elems_V_15_4_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_27 : Operation 1602 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_14_5_load = load i6 %weights_cache_data_M_elems_V_14_5_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1602 'load' 'weights_cache_data_M_elems_V_14_5_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_27 : Operation 1603 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_15_5_load = load i6 %weights_cache_data_M_elems_V_15_5_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1603 'load' 'weights_cache_data_M_elems_V_15_5_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_27 : Operation 1604 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_14_6_load = load i6 %weights_cache_data_M_elems_V_14_6_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1604 'load' 'weights_cache_data_M_elems_V_14_6_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_27 : Operation 1605 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_15_6_load = load i6 %weights_cache_data_M_elems_V_15_6_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1605 'load' 'weights_cache_data_M_elems_V_15_6_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_27 : Operation 1606 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_14_7_load = load i6 %weights_cache_data_M_elems_V_14_7_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1606 'load' 'weights_cache_data_M_elems_V_14_7_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_27 : Operation 1607 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_15_7_load = load i6 %weights_cache_data_M_elems_V_15_7_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1607 'load' 'weights_cache_data_M_elems_V_15_7_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_27 : Operation 1608 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_14_8_load = load i6 %weights_cache_data_M_elems_V_14_8_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1608 'load' 'weights_cache_data_M_elems_V_14_8_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_27 : Operation 1609 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_15_8_load = load i6 %weights_cache_data_M_elems_V_15_8_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1609 'load' 'weights_cache_data_M_elems_V_15_8_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_27 : Operation 1610 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_14_9_load = load i6 %weights_cache_data_M_elems_V_14_9_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1610 'load' 'weights_cache_data_M_elems_V_14_9_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_27 : Operation 1611 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_15_9_load = load i6 %weights_cache_data_M_elems_V_15_9_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1611 'load' 'weights_cache_data_M_elems_V_15_9_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_27 : Operation 1612 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_14_10_load = load i6 %weights_cache_data_M_elems_V_14_10_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1612 'load' 'weights_cache_data_M_elems_V_14_10_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_27 : Operation 1613 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_15_10_load = load i6 %weights_cache_data_M_elems_V_15_10_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1613 'load' 'weights_cache_data_M_elems_V_15_10_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_27 : Operation 1614 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_14_11_load = load i6 %weights_cache_data_M_elems_V_14_11_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1614 'load' 'weights_cache_data_M_elems_V_14_11_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_27 : Operation 1615 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_15_11_load = load i6 %weights_cache_data_M_elems_V_15_11_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1615 'load' 'weights_cache_data_M_elems_V_15_11_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_27 : Operation 1616 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_14_12_load = load i6 %weights_cache_data_M_elems_V_14_12_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1616 'load' 'weights_cache_data_M_elems_V_14_12_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_27 : Operation 1617 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_15_12_load = load i6 %weights_cache_data_M_elems_V_15_12_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1617 'load' 'weights_cache_data_M_elems_V_15_12_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_27 : Operation 1618 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_14_13_load = load i6 %weights_cache_data_M_elems_V_14_13_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1618 'load' 'weights_cache_data_M_elems_V_14_13_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_27 : Operation 1619 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_15_13_load = load i6 %weights_cache_data_M_elems_V_15_13_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1619 'load' 'weights_cache_data_M_elems_V_15_13_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_27 : Operation 1620 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_14_14_load = load i6 %weights_cache_data_M_elems_V_14_14_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1620 'load' 'weights_cache_data_M_elems_V_14_14_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_27 : Operation 1621 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_15_14_load = load i6 %weights_cache_data_M_elems_V_15_14_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1621 'load' 'weights_cache_data_M_elems_V_15_14_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_27 : Operation 1622 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_14_15_load = load i6 %weights_cache_data_M_elems_V_14_15_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1622 'load' 'weights_cache_data_M_elems_V_14_15_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_27 : Operation 1623 [2/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_15_15_load = load i6 %weights_cache_data_M_elems_V_15_15_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1623 'load' 'weights_cache_data_M_elems_V_15_15_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>

State 28 <SV = 27> <Delay = 1.91>
ST_28 : Operation 1624 [1/1] (0.00ns)   --->   "%dst_block_load = load i32 %dst_block" [Deit_cpp/src/linear.cpp:73]   --->   Operation 1624 'load' 'dst_block_load' <Predicate = (or_ln69)> <Delay = 0.00>
ST_28 : Operation 1625 [1/1] (1.01ns)   --->   "%next_dst_block = add i32 %dst_block_load, i32 1" [Deit_cpp/src/linear.cpp:73]   --->   Operation 1625 'add' 'next_dst_block' <Predicate = (or_ln69)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1626 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_15_load = load i6 %weights_cache_data_M_elems_V_15_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1626 'load' 'weights_cache_data_M_elems_V_15_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_28 : Operation 1627 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_15_1_load = load i6 %weights_cache_data_M_elems_V_15_1_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1627 'load' 'weights_cache_data_M_elems_V_15_1_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_28 : Operation 1628 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_15_2_load = load i6 %weights_cache_data_M_elems_V_15_2_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1628 'load' 'weights_cache_data_M_elems_V_15_2_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_28 : Operation 1629 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_15_3_load = load i6 %weights_cache_data_M_elems_V_15_3_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1629 'load' 'weights_cache_data_M_elems_V_15_3_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_28 : Operation 1630 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_15_4_load = load i6 %weights_cache_data_M_elems_V_15_4_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1630 'load' 'weights_cache_data_M_elems_V_15_4_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_28 : Operation 1631 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_15_5_load = load i6 %weights_cache_data_M_elems_V_15_5_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1631 'load' 'weights_cache_data_M_elems_V_15_5_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_28 : Operation 1632 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_15_6_load = load i6 %weights_cache_data_M_elems_V_15_6_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1632 'load' 'weights_cache_data_M_elems_V_15_6_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_28 : Operation 1633 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_15_7_load = load i6 %weights_cache_data_M_elems_V_15_7_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1633 'load' 'weights_cache_data_M_elems_V_15_7_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_28 : Operation 1634 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_15_8_load = load i6 %weights_cache_data_M_elems_V_15_8_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1634 'load' 'weights_cache_data_M_elems_V_15_8_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_28 : Operation 1635 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_15_9_load = load i6 %weights_cache_data_M_elems_V_15_9_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1635 'load' 'weights_cache_data_M_elems_V_15_9_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_28 : Operation 1636 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_15_10_load = load i6 %weights_cache_data_M_elems_V_15_10_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1636 'load' 'weights_cache_data_M_elems_V_15_10_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_28 : Operation 1637 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_15_11_load = load i6 %weights_cache_data_M_elems_V_15_11_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1637 'load' 'weights_cache_data_M_elems_V_15_11_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_28 : Operation 1638 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_15_12_load = load i6 %weights_cache_data_M_elems_V_15_12_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1638 'load' 'weights_cache_data_M_elems_V_15_12_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_28 : Operation 1639 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_15_13_load = load i6 %weights_cache_data_M_elems_V_15_13_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1639 'load' 'weights_cache_data_M_elems_V_15_13_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_28 : Operation 1640 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_15_14_load = load i6 %weights_cache_data_M_elems_V_15_14_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1640 'load' 'weights_cache_data_M_elems_V_15_14_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_28 : Operation 1641 [1/2] (0.67ns)   --->   "%weights_cache_data_M_elems_V_15_15_load = load i6 %weights_cache_data_M_elems_V_15_15_addr" [Deit_cpp/src/linear.cpp:81]   --->   Operation 1641 'load' 'weights_cache_data_M_elems_V_15_15_load' <Predicate = (or_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_28 : Operation 1642 [1/1] (0.00ns)   --->   "%zext_ln89 = zext i32 %dst_block_load" [Deit_cpp/src/linear.cpp:89]   --->   Operation 1642 'zext' 'zext_ln89' <Predicate = (or_ln69)> <Delay = 0.00>
ST_28 : Operation 1643 [1/1] (0.00ns)   --->   "%weights_dst_addr = getelementptr i4096 %weights_dst, i64 0, i64 %zext_ln89" [Deit_cpp/src/linear.cpp:89]   --->   Operation 1643 'getelementptr' 'weights_dst_addr' <Predicate = (or_ln69)> <Delay = 0.00>
ST_28 : Operation 1644 [1/1] (0.00ns)   --->   "%or_ln89_s = bitconcatenate i4096 @_ssdm_op_BitConcatenate.i4096.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16, i16 %weights_cache_data_M_elems_V_15_15_load, i16 %weights_cache_data_M_elems_V_14_15_load, i16 %weights_cache_data_M_elems_V_13_15_load, i16 %weights_cache_data_M_elems_V_12_15_load, i16 %weights_cache_data_M_elems_V_11_15_load, i16 %weights_cache_data_M_elems_V_10_15_load, i16 %weights_cache_data_M_elems_V_9_15_load, i16 %weights_cache_data_M_elems_V_8_15_load, i16 %weights_cache_data_M_elems_V_7_15_load, i16 %weights_cache_data_M_elems_V_6_15_load, i16 %weights_cache_data_M_elems_V_5_15_load, i16 %weights_cache_data_M_elems_V_4_15_load, i16 %weights_cache_data_M_elems_V_3_15_load, i16 %weights_cache_data_M_elems_V_2_15_load, i16 %weights_cache_data_M_elems_V_1_15_load, i16 %weights_cache_data_M_elems_V_0_15_load, i16 %weights_cache_data_M_elems_V_15_14_load, i16 %weights_cache_data_M_elems_V_14_14_load, i16 %weights_cache_data_M_elems_V_13_14_load, i16 %weights_cache_data_M_elems_V_12_14_load, i16 %weights_cache_data_M_elems_V_11_14_load, i16 %weights_cache_data_M_elems_V_10_14_load, i16 %weights_cache_data_M_elems_V_9_14_load, i16 %weights_cache_data_M_elems_V_8_14_load, i16 %weights_cache_data_M_elems_V_7_14_load, i16 %weights_cache_data_M_elems_V_6_14_load, i16 %weights_cache_data_M_elems_V_5_14_load, i16 %weights_cache_data_M_elems_V_4_14_load, i16 %weights_cache_data_M_elems_V_3_14_load, i16 %weights_cache_data_M_elems_V_2_14_load, i16 %weights_cache_data_M_elems_V_1_14_load, i16 %weights_cache_data_M_elems_V_0_14_load, i16 %weights_cache_data_M_elems_V_15_13_load, i16 %weights_cache_data_M_elems_V_14_13_load, i16 %weights_cache_data_M_elems_V_13_13_load, i16 %weights_cache_data_M_elems_V_12_13_load, i16 %weights_cache_data_M_elems_V_11_13_load, i16 %weights_cache_data_M_elems_V_10_13_load, i16 %weights_cache_data_M_elems_V_9_13_load, i16 %weights_cache_data_M_elems_V_8_13_load, i16 %weights_cache_data_M_elems_V_7_13_load, i16 %weights_cache_data_M_elems_V_6_13_load, i16 %weights_cache_data_M_elems_V_5_13_load, i16 %weights_cache_data_M_elems_V_4_13_load, i16 %weights_cache_data_M_elems_V_3_13_load, i16 %weights_cache_data_M_elems_V_2_13_load, i16 %weights_cache_data_M_elems_V_1_13_load, i16 %weights_cache_data_M_elems_V_0_13_load, i16 %weights_cache_data_M_elems_V_15_12_load, i16 %weights_cache_data_M_elems_V_14_12_load, i16 %weights_cache_data_M_elems_V_13_12_load, i16 %weights_cache_data_M_elems_V_12_12_load, i16 %weights_cache_data_M_elems_V_11_12_load, i16 %weights_cache_data_M_elems_V_10_12_load, i16 %weights_cache_data_M_elems_V_9_12_load, i16 %weights_cache_data_M_elems_V_8_12_load, i16 %weights_cache_data_M_elems_V_7_12_load, i16 %weights_cache_data_M_elems_V_6_12_load, i16 %weights_cache_data_M_elems_V_5_12_load, i16 %weights_cache_data_M_elems_V_4_12_load, i16 %weights_cache_data_M_elems_V_3_12_load, i16 %weights_cache_data_M_elems_V_2_12_load, i16 %weights_cache_data_M_elems_V_1_12_load, i16 %weights_cache_data_M_elems_V_0_12_load, i16 %weights_cache_data_M_elems_V_15_11_load, i16 %weights_cache_data_M_elems_V_14_11_load, i16 %weights_cache_data_M_elems_V_13_11_load, i16 %weights_cache_data_M_elems_V_12_11_load, i16 %weights_cache_data_M_elems_V_11_11_load, i16 %weights_cache_data_M_elems_V_10_11_load, i16 %weights_cache_data_M_elems_V_9_11_load, i16 %weights_cache_data_M_elems_V_8_11_load, i16 %weights_cache_data_M_elems_V_7_11_load, i16 %weights_cache_data_M_elems_V_6_11_load, i16 %weights_cache_data_M_elems_V_5_11_load, i16 %weights_cache_data_M_elems_V_4_11_load, i16 %weights_cache_data_M_elems_V_3_11_load, i16 %weights_cache_data_M_elems_V_2_11_load, i16 %weights_cache_data_M_elems_V_1_11_load, i16 %weights_cache_data_M_elems_V_0_11_load, i16 %weights_cache_data_M_elems_V_15_10_load, i16 %weights_cache_data_M_elems_V_14_10_load, i16 %weights_cache_data_M_elems_V_13_10_load, i16 %weights_cache_data_M_elems_V_12_10_load, i16 %weights_cache_data_M_elems_V_11_10_load, i16 %weights_cache_data_M_elems_V_10_10_load, i16 %weights_cache_data_M_elems_V_9_10_load, i16 %weights_cache_data_M_elems_V_8_10_load, i16 %weights_cache_data_M_elems_V_7_10_load, i16 %weights_cache_data_M_elems_V_6_10_load, i16 %weights_cache_data_M_elems_V_5_10_load, i16 %weights_cache_data_M_elems_V_4_10_load, i16 %weights_cache_data_M_elems_V_3_10_load, i16 %weights_cache_data_M_elems_V_2_10_load, i16 %weights_cache_data_M_elems_V_1_10_load, i16 %weights_cache_data_M_elems_V_0_10_load, i16 %weights_cache_data_M_elems_V_15_9_load, i16 %weights_cache_data_M_elems_V_14_9_load, i16 %weights_cache_data_M_elems_V_13_9_load, i16 %weights_cache_data_M_elems_V_12_9_load, i16 %weights_cache_data_M_elems_V_11_9_load, i16 %weights_cache_data_M_elems_V_10_9_load, i16 %weights_cache_data_M_elems_V_9_9_load, i16 %weights_cache_data_M_elems_V_8_9_load, i16 %weights_cache_data_M_elems_V_7_9_load, i16 %weights_cache_data_M_elems_V_6_9_load, i16 %weights_cache_data_M_elems_V_5_9_load, i16 %weights_cache_data_M_elems_V_4_9_load, i16 %weights_cache_data_M_elems_V_3_9_load, i16 %weights_cache_data_M_elems_V_2_9_load, i16 %weights_cache_data_M_elems_V_1_9_load, i16 %weights_cache_data_M_elems_V_0_9_load, i16 %weights_cache_data_M_elems_V_15_8_load, i16 %weights_cache_data_M_elems_V_14_8_load, i16 %weights_cache_data_M_elems_V_13_8_load, i16 %weights_cache_data_M_elems_V_12_8_load, i16 %weights_cache_data_M_elems_V_11_8_load, i16 %weights_cache_data_M_elems_V_10_8_load, i16 %weights_cache_data_M_elems_V_9_8_load, i16 %weights_cache_data_M_elems_V_8_8_load, i16 %weights_cache_data_M_elems_V_7_8_load, i16 %weights_cache_data_M_elems_V_6_8_load, i16 %weights_cache_data_M_elems_V_5_8_load, i16 %weights_cache_data_M_elems_V_4_8_load, i16 %weights_cache_data_M_elems_V_3_8_load, i16 %weights_cache_data_M_elems_V_2_8_load, i16 %weights_cache_data_M_elems_V_1_8_load, i16 %weights_cache_data_M_elems_V_0_8_load, i16 %weights_cache_data_M_elems_V_15_7_load, i16 %weights_cache_data_M_elems_V_14_7_load, i16 %weights_cache_data_M_elems_V_13_7_load, i16 %weights_cache_data_M_elems_V_12_7_load, i16 %weights_cache_data_M_elems_V_11_7_load, i16 %weights_cache_data_M_elems_V_10_7_load, i16 %weights_cache_data_M_elems_V_9_7_load, i16 %weights_cache_data_M_elems_V_8_7_load, i16 %weights_cache_data_M_elems_V_7_7_load, i16 %weights_cache_data_M_elems_V_6_7_load, i16 %weights_cache_data_M_elems_V_5_7_load, i16 %weights_cache_data_M_elems_V_4_7_load, i16 %weights_cache_data_M_elems_V_3_7_load, i16 %weights_cache_data_M_elems_V_2_7_load, i16 %weights_cache_data_M_elems_V_1_7_load, i16 %weights_cache_data_M_elems_V_0_7_load, i16 %weights_cache_data_M_elems_V_15_6_load, i16 %weights_cache_data_M_elems_V_14_6_load, i16 %weights_cache_data_M_elems_V_13_6_load, i16 %weights_cache_data_M_elems_V_12_6_load, i16 %weights_cache_data_M_elems_V_11_6_load, i16 %weights_cache_data_M_elems_V_10_6_load, i16 %weights_cache_data_M_elems_V_9_6_load, i16 %weights_cache_data_M_elems_V_8_6_load, i16 %weights_cache_data_M_elems_V_7_6_load, i16 %weights_cache_data_M_elems_V_6_6_load, i16 %weights_cache_data_M_elems_V_5_6_load, i16 %weights_cache_data_M_elems_V_4_6_load, i16 %weights_cache_data_M_elems_V_3_6_load, i16 %weights_cache_data_M_elems_V_2_6_load, i16 %weights_cache_data_M_elems_V_1_6_load, i16 %weights_cache_data_M_elems_V_0_6_load, i16 %weights_cache_data_M_elems_V_15_5_load, i16 %weights_cache_data_M_elems_V_14_5_load, i16 %weights_cache_data_M_elems_V_13_5_load, i16 %weights_cache_data_M_elems_V_12_5_load, i16 %weights_cache_data_M_elems_V_11_5_load, i16 %weights_cache_data_M_elems_V_10_5_load, i16 %weights_cache_data_M_elems_V_9_5_load, i16 %weights_cache_data_M_elems_V_8_5_load, i16 %weights_cache_data_M_elems_V_7_5_load, i16 %weights_cache_data_M_elems_V_6_5_load, i16 %weights_cache_data_M_elems_V_5_5_load, i16 %weights_cache_data_M_elems_V_4_5_load, i16 %weights_cache_data_M_elems_V_3_5_load, i16 %weights_cache_data_M_elems_V_2_5_load, i16 %weights_cache_data_M_elems_V_1_5_load, i16 %weights_cache_data_M_elems_V_0_5_load, i16 %weights_cache_data_M_elems_V_15_4_load, i16 %weights_cache_data_M_elems_V_14_4_load, i16 %weights_cache_data_M_elems_V_13_4_load, i16 %weights_cache_data_M_elems_V_12_4_load, i16 %weights_cache_data_M_elems_V_11_4_load, i16 %weights_cache_data_M_elems_V_10_4_load, i16 %weights_cache_data_M_elems_V_9_4_load, i16 %weights_cache_data_M_elems_V_8_4_load, i16 %weights_cache_data_M_elems_V_7_4_load, i16 %weights_cache_data_M_elems_V_6_4_load, i16 %weights_cache_data_M_elems_V_5_4_load, i16 %weights_cache_data_M_elems_V_4_4_load, i16 %weights_cache_data_M_elems_V_3_4_load, i16 %weights_cache_data_M_elems_V_2_4_load, i16 %weights_cache_data_M_elems_V_1_4_load, i16 %weights_cache_data_M_elems_V_0_4_load, i16 %weights_cache_data_M_elems_V_15_3_load, i16 %weights_cache_data_M_elems_V_14_3_load, i16 %weights_cache_data_M_elems_V_13_3_load, i16 %weights_cache_data_M_elems_V_12_3_load, i16 %weights_cache_data_M_elems_V_11_3_load, i16 %weights_cache_data_M_elems_V_10_3_load, i16 %weights_cache_data_M_elems_V_9_3_load, i16 %weights_cache_data_M_elems_V_8_3_load, i16 %weights_cache_data_M_elems_V_7_3_load, i16 %weights_cache_data_M_elems_V_6_3_load, i16 %weights_cache_data_M_elems_V_5_3_load, i16 %weights_cache_data_M_elems_V_4_3_load, i16 %weights_cache_data_M_elems_V_3_3_load, i16 %weights_cache_data_M_elems_V_2_3_load, i16 %weights_cache_data_M_elems_V_1_3_load, i16 %weights_cache_data_M_elems_V_0_3_load, i16 %weights_cache_data_M_elems_V_15_2_load, i16 %weights_cache_data_M_elems_V_14_2_load, i16 %weights_cache_data_M_elems_V_13_2_load, i16 %weights_cache_data_M_elems_V_12_2_load, i16 %weights_cache_data_M_elems_V_11_2_load, i16 %weights_cache_data_M_elems_V_10_2_load, i16 %weights_cache_data_M_elems_V_9_2_load, i16 %weights_cache_data_M_elems_V_8_2_load, i16 %weights_cache_data_M_elems_V_7_2_load, i16 %weights_cache_data_M_elems_V_6_2_load, i16 %weights_cache_data_M_elems_V_5_2_load, i16 %weights_cache_data_M_elems_V_4_2_load, i16 %weights_cache_data_M_elems_V_3_2_load, i16 %weights_cache_data_M_elems_V_2_2_load, i16 %weights_cache_data_M_elems_V_1_2_load, i16 %weights_cache_data_M_elems_V_0_2_load, i16 %weights_cache_data_M_elems_V_15_1_load, i16 %weights_cache_data_M_elems_V_14_1_load, i16 %weights_cache_data_M_elems_V_13_1_load, i16 %weights_cache_data_M_elems_V_12_1_load, i16 %weights_cache_data_M_elems_V_11_1_load, i16 %weights_cache_data_M_elems_V_10_1_load, i16 %weights_cache_data_M_elems_V_9_1_load, i16 %weights_cache_data_M_elems_V_8_1_load, i16 %weights_cache_data_M_elems_V_7_1_load, i16 %weights_cache_data_M_elems_V_6_1_load, i16 %weights_cache_data_M_elems_V_5_1_load, i16 %weights_cache_data_M_elems_V_4_1_load, i16 %weights_cache_data_M_elems_V_3_1_load, i16 %weights_cache_data_M_elems_V_2_1_load, i16 %weights_cache_data_M_elems_V_1_1_load, i16 %weights_cache_data_M_elems_V_0_1_load, i16 %weights_cache_data_M_elems_V_15_load, i16 %weights_cache_data_M_elems_V_14_load, i16 %weights_cache_data_M_elems_V_13_load, i16 %weights_cache_data_M_elems_V_12_load, i16 %weights_cache_data_M_elems_V_11_load, i16 %weights_cache_data_M_elems_V_10_load, i16 %weights_cache_data_M_elems_V_9_load, i16 %weights_cache_data_M_elems_V_8_load, i16 %weights_cache_data_M_elems_V_7_load, i16 %weights_cache_data_M_elems_V_6_load, i16 %weights_cache_data_M_elems_V_5_load, i16 %weights_cache_data_M_elems_V_4_load, i16 %weights_cache_data_M_elems_V_3_load, i16 %weights_cache_data_M_elems_V_2_load, i16 %weights_cache_data_M_elems_V_1_load, i16 %weights_cache_data_M_elems_V_0_load" [Deit_cpp/src/linear.cpp:89]   --->   Operation 1644 'bitconcatenate' 'or_ln89_s' <Predicate = (or_ln69)> <Delay = 0.00>
ST_28 : Operation 1645 [1/1] (1.23ns)   --->   "%store_ln89 = store i4096 %or_ln89_s, i10 %weights_dst_addr" [Deit_cpp/src/linear.cpp:89]   --->   Operation 1645 'store' 'store_ln89' <Predicate = (or_ln69)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4096> <Depth = 576> <RAM>
ST_28 : Operation 1646 [1/1] (0.42ns)   --->   "%store_ln90 = store i32 %next_dst_block, i32 %dst_block" [Deit_cpp/src/linear.cpp:90]   --->   Operation 1646 'store' 'store_ln90' <Predicate = (or_ln69)> <Delay = 0.42>
ST_28 : Operation 1647 [1/1] (0.00ns)   --->   "%br_ln90 = br void %for.inc98" [Deit_cpp/src/linear.cpp:90]   --->   Operation 1647 'br' 'br_ln90' <Predicate = (or_ln69)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('dst_block') [28]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'dst_block' [324]  (0.427 ns)

 <State 2>: 1.89ns
The critical path consists of the following:
	'load' operation ('next_dst_row_offset_load', Deit_cpp/src/linear.cpp:65) on local variable 'next_dst_row_offset' [341]  (0 ns)
	'add' operation ('add_ln62', Deit_cpp/src/linear.cpp:62) [356]  (1.02 ns)
	'select' operation ('select_ln62', Deit_cpp/src/linear.cpp:62) [357]  (0 ns)
	'select' operation ('next_dst_row_offset', Deit_cpp/src/linear.cpp:61) [358]  (0.449 ns)
	'store' operation ('store_ln46', Deit_cpp/src/linear.cpp:46) of variable 'next_dst_row_offset', Deit_cpp/src/linear.cpp:61 on local variable 'next_dst_row_offset' [1305]  (0.427 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('weights_addr', Deit_cpp/src/linear.cpp:65) [362]  (0 ns)
	bus request operation ('weights_load_req', Deit_cpp/src/linear.cpp:65) on port 'weights' (Deit_cpp/src/linear.cpp:65) [363]  (7.3 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	bus request operation ('weights_load_req', Deit_cpp/src/linear.cpp:65) on port 'weights' (Deit_cpp/src/linear.cpp:65) [363]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus request operation ('weights_load_req', Deit_cpp/src/linear.cpp:65) on port 'weights' (Deit_cpp/src/linear.cpp:65) [363]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus request operation ('weights_load_req', Deit_cpp/src/linear.cpp:65) on port 'weights' (Deit_cpp/src/linear.cpp:65) [363]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request operation ('weights_load_req', Deit_cpp/src/linear.cpp:65) on port 'weights' (Deit_cpp/src/linear.cpp:65) [363]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus request operation ('weights_load_req', Deit_cpp/src/linear.cpp:65) on port 'weights' (Deit_cpp/src/linear.cpp:65) [363]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	bus request operation ('weights_load_req', Deit_cpp/src/linear.cpp:65) on port 'weights' (Deit_cpp/src/linear.cpp:65) [363]  (7.3 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus read operation ('weights_addr_read', Deit_cpp/src/linear.cpp:65) on port 'weights' (Deit_cpp/src/linear.cpp:65) [364]  (7.3 ns)

 <State 11>: 7.3ns
The critical path consists of the following:
	bus read operation ('weights_addr_37_read', Deit_cpp/src/linear.cpp:65) on port 'weights' (Deit_cpp/src/linear.cpp:65) [372]  (7.3 ns)

 <State 12>: 7.3ns
The critical path consists of the following:
	bus read operation ('weights_addr_38_read', Deit_cpp/src/linear.cpp:65) on port 'weights' (Deit_cpp/src/linear.cpp:65) [380]  (7.3 ns)

 <State 13>: 7.3ns
The critical path consists of the following:
	bus read operation ('weights_addr_39_read', Deit_cpp/src/linear.cpp:65) on port 'weights' (Deit_cpp/src/linear.cpp:65) [388]  (7.3 ns)

 <State 14>: 7.3ns
The critical path consists of the following:
	bus read operation ('weights_addr_40_read', Deit_cpp/src/linear.cpp:65) on port 'weights' (Deit_cpp/src/linear.cpp:65) [396]  (7.3 ns)

 <State 15>: 7.3ns
The critical path consists of the following:
	bus read operation ('weights_addr_41_read', Deit_cpp/src/linear.cpp:65) on port 'weights' (Deit_cpp/src/linear.cpp:65) [404]  (7.3 ns)

 <State 16>: 7.3ns
The critical path consists of the following:
	bus read operation ('weights_addr_42_read', Deit_cpp/src/linear.cpp:65) on port 'weights' (Deit_cpp/src/linear.cpp:65) [412]  (7.3 ns)

 <State 17>: 7.3ns
The critical path consists of the following:
	bus read operation ('weights_addr_43_read', Deit_cpp/src/linear.cpp:65) on port 'weights' (Deit_cpp/src/linear.cpp:65) [420]  (7.3 ns)

 <State 18>: 7.3ns
The critical path consists of the following:
	bus read operation ('weights_addr_44_read', Deit_cpp/src/linear.cpp:65) on port 'weights' (Deit_cpp/src/linear.cpp:65) [428]  (7.3 ns)

 <State 19>: 7.3ns
The critical path consists of the following:
	bus read operation ('weights_addr_45_read', Deit_cpp/src/linear.cpp:65) on port 'weights' (Deit_cpp/src/linear.cpp:65) [436]  (7.3 ns)

 <State 20>: 7.3ns
The critical path consists of the following:
	bus read operation ('weights_addr_46_read', Deit_cpp/src/linear.cpp:65) on port 'weights' (Deit_cpp/src/linear.cpp:65) [444]  (7.3 ns)

 <State 21>: 7.3ns
The critical path consists of the following:
	bus read operation ('weights_addr_47_read', Deit_cpp/src/linear.cpp:65) on port 'weights' (Deit_cpp/src/linear.cpp:65) [452]  (7.3 ns)

 <State 22>: 7.3ns
The critical path consists of the following:
	bus read operation ('weights_addr_48_read', Deit_cpp/src/linear.cpp:65) on port 'weights' (Deit_cpp/src/linear.cpp:65) [460]  (7.3 ns)

 <State 23>: 7.3ns
The critical path consists of the following:
	bus read operation ('weights_addr_49_read', Deit_cpp/src/linear.cpp:65) on port 'weights' (Deit_cpp/src/linear.cpp:65) [468]  (7.3 ns)

 <State 24>: 7.3ns
The critical path consists of the following:
	bus read operation ('weights_addr_50_read', Deit_cpp/src/linear.cpp:65) on port 'weights' (Deit_cpp/src/linear.cpp:65) [476]  (7.3 ns)

 <State 25>: 7.3ns
The critical path consists of the following:
	bus read operation ('weights_addr_51_read', Deit_cpp/src/linear.cpp:65) on port 'weights' (Deit_cpp/src/linear.cpp:65) [484]  (7.3 ns)

 <State 26>: 2.21ns
The critical path consists of the following:
	'lshr' operation ('lshr_ln65_15', Deit_cpp/src/linear.cpp:65) [485]  (1.53 ns)
	'store' operation ('store_ln65', Deit_cpp/src/linear.cpp:65) of variable 'trunc_ln65_30', Deit_cpp/src/linear.cpp:65 on array 'weights_cache.data._M_elems.V[15]', Deit_cpp/src/linear.cpp:35 [815]  (0.677 ns)

 <State 27>: 0.677ns
The critical path consists of the following:
	'load' operation ('weights_cache_data_M_elems_V_14_load', Deit_cpp/src/linear.cpp:81) on array 'weights_cache.data._M_elems.V[14]', Deit_cpp/src/linear.cpp:35 [1055]  (0.677 ns)

 <State 28>: 1.91ns
The critical path consists of the following:
	'load' operation ('weights_cache_data_M_elems_V_15_load', Deit_cpp/src/linear.cpp:81) on array 'weights_cache.data._M_elems.V[15]', Deit_cpp/src/linear.cpp:35 [1056]  (0.677 ns)
	'store' operation ('store_ln89', Deit_cpp/src/linear.cpp:89) of variable 'or_ln89_s', Deit_cpp/src/linear.cpp:89 on array 'weights_dst' [1300]  (1.24 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
