Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Dec 14 01:10:09 2019
| Host         : ZIQIAN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file riscv_top_timing_summary_routed.rpt -pb riscv_top_timing_summary_routed.pb -rpx riscv_top_timing_summary_routed.rpx -warn_on_violation
| Design       : riscv_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 64 register/latch pins with no clock driven by root clock pin: hci0/FSM_sequential_q_state_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: hci0/FSM_sequential_q_state_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: hci0/FSM_sequential_q_state_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: hci0/FSM_sequential_q_state_reg[3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 128 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.128        0.000                      0                17542        0.048        0.000                      0                17542        3.750        0.000                       0                  6865  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.128        0.000                      0                17479        0.048        0.000                      0                17479        3.750        0.000                       0                  6865  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              4.949        0.000                      0                   63        0.791        0.000                      0                   63  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (required time - arrival time)
  Source:                 cpu0/if0/raddr_o_reg[1]_rep__8/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/if_addr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.328ns  (logic 2.618ns (28.065%)  route 6.710ns (71.935%))
  Logic Levels:           10  (CARRY4=1 LUT5=2 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.258ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        1.737     5.258    cpu0/if0/EXCLK_IBUF_BUFG
    SLICE_X22Y110        FDRE                                         r  cpu0/if0/raddr_o_reg[1]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y110        FDRE (Prop_fdre_C_Q)         0.456     5.714 r  cpu0/if0/raddr_o_reg[1]_rep__8/Q
                         net (fo=96, routed)          1.595     7.309    cpu0/icache0/raddr_o_reg[1]_rep__8
    SLICE_X17Y103        LUT6 (Prop_lut6_I2_O)        0.124     7.433 r  cpu0/icache0/FSM_sequential_state[2]_i_535/O
                         net (fo=1, routed)           0.000     7.433    cpu0/icache0/FSM_sequential_state[2]_i_535_n_1
    SLICE_X17Y103        MUXF7 (Prop_muxf7_I0_O)      0.212     7.645 r  cpu0/icache0/FSM_sequential_state_reg[2]_i_308/O
                         net (fo=1, routed)           0.000     7.645    cpu0/icache0/FSM_sequential_state_reg[2]_i_308_n_1
    SLICE_X17Y103        MUXF8 (Prop_muxf8_I1_O)      0.094     7.739 r  cpu0/icache0/FSM_sequential_state_reg[2]_i_162/O
                         net (fo=1, routed)           1.001     8.740    cpu0/icache0/FSM_sequential_state_reg[2]_i_162_n_1
    SLICE_X23Y106        LUT6 (Prop_lut6_I1_O)        0.316     9.056 r  cpu0/icache0/FSM_sequential_state[2]_i_65/O
                         net (fo=1, routed)           0.000     9.056    cpu0/icache0/FSM_sequential_state[2]_i_65_n_1
    SLICE_X23Y106        MUXF7 (Prop_muxf7_I0_O)      0.212     9.268 r  cpu0/icache0/FSM_sequential_state_reg[2]_i_27/O
                         net (fo=1, routed)           1.360    10.628    cpu0/icache0/cache_tag[4]
    SLICE_X30Y89         LUT6 (Prop_lut6_I5_O)        0.299    10.927 r  cpu0/icache0/FSM_sequential_state[2]_i_10/O
                         net (fo=1, routed)           0.000    10.927    cpu0/icache0/FSM_sequential_state[2]_i_10_n_1
    SLICE_X30Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.460 f  cpu0/icache0/FSM_sequential_state_reg[2]_i_4/CO[3]
                         net (fo=2, routed)           0.904    12.364    cpu0/icache0/hit_o1
    SLICE_X38Y89         LUT6 (Prop_lut6_I0_O)        0.124    12.488 f  cpu0/icache0/FSM_sequential_state[2]_i_3/O
                         net (fo=8, routed)           0.523    13.011    cpu0/if0/ifc_hit
    SLICE_X40Y87         LUT5 (Prop_lut5_I0_O)        0.124    13.135 r  cpu0/if0/if_addr[17]_i_3/O
                         net (fo=1, routed)           0.579    13.714    cpu0/if0/if_addr[17]_i_3_n_1
    SLICE_X40Y86         LUT5 (Prop_lut5_I1_O)        0.124    13.838 r  cpu0/if0/if_addr[17]_i_1/O
                         net (fo=18, routed)          0.749    14.587    cpu0/if0/if_addr[17]_i_1_n_1
    SLICE_X37Y82         FDRE                                         r  cpu0/if0/if_addr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        1.427    14.768    cpu0/if0/EXCLK_IBUF_BUFG
    SLICE_X37Y82         FDRE                                         r  cpu0/if0/if_addr_reg[5]/C
                         clock pessimism              0.187    14.955    
                         clock uncertainty           -0.035    14.919    
    SLICE_X37Y82         FDRE (Setup_fdre_C_CE)      -0.205    14.714    cpu0/if0/if_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         14.714    
                         arrival time                         -14.587    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (required time - arrival time)
  Source:                 cpu0/if0/raddr_o_reg[1]_rep__8/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/if_addr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.328ns  (logic 2.618ns (28.065%)  route 6.710ns (71.935%))
  Logic Levels:           10  (CARRY4=1 LUT5=2 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.258ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        1.737     5.258    cpu0/if0/EXCLK_IBUF_BUFG
    SLICE_X22Y110        FDRE                                         r  cpu0/if0/raddr_o_reg[1]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y110        FDRE (Prop_fdre_C_Q)         0.456     5.714 r  cpu0/if0/raddr_o_reg[1]_rep__8/Q
                         net (fo=96, routed)          1.595     7.309    cpu0/icache0/raddr_o_reg[1]_rep__8
    SLICE_X17Y103        LUT6 (Prop_lut6_I2_O)        0.124     7.433 r  cpu0/icache0/FSM_sequential_state[2]_i_535/O
                         net (fo=1, routed)           0.000     7.433    cpu0/icache0/FSM_sequential_state[2]_i_535_n_1
    SLICE_X17Y103        MUXF7 (Prop_muxf7_I0_O)      0.212     7.645 r  cpu0/icache0/FSM_sequential_state_reg[2]_i_308/O
                         net (fo=1, routed)           0.000     7.645    cpu0/icache0/FSM_sequential_state_reg[2]_i_308_n_1
    SLICE_X17Y103        MUXF8 (Prop_muxf8_I1_O)      0.094     7.739 r  cpu0/icache0/FSM_sequential_state_reg[2]_i_162/O
                         net (fo=1, routed)           1.001     8.740    cpu0/icache0/FSM_sequential_state_reg[2]_i_162_n_1
    SLICE_X23Y106        LUT6 (Prop_lut6_I1_O)        0.316     9.056 r  cpu0/icache0/FSM_sequential_state[2]_i_65/O
                         net (fo=1, routed)           0.000     9.056    cpu0/icache0/FSM_sequential_state[2]_i_65_n_1
    SLICE_X23Y106        MUXF7 (Prop_muxf7_I0_O)      0.212     9.268 r  cpu0/icache0/FSM_sequential_state_reg[2]_i_27/O
                         net (fo=1, routed)           1.360    10.628    cpu0/icache0/cache_tag[4]
    SLICE_X30Y89         LUT6 (Prop_lut6_I5_O)        0.299    10.927 r  cpu0/icache0/FSM_sequential_state[2]_i_10/O
                         net (fo=1, routed)           0.000    10.927    cpu0/icache0/FSM_sequential_state[2]_i_10_n_1
    SLICE_X30Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.460 f  cpu0/icache0/FSM_sequential_state_reg[2]_i_4/CO[3]
                         net (fo=2, routed)           0.904    12.364    cpu0/icache0/hit_o1
    SLICE_X38Y89         LUT6 (Prop_lut6_I0_O)        0.124    12.488 f  cpu0/icache0/FSM_sequential_state[2]_i_3/O
                         net (fo=8, routed)           0.523    13.011    cpu0/if0/ifc_hit
    SLICE_X40Y87         LUT5 (Prop_lut5_I0_O)        0.124    13.135 r  cpu0/if0/if_addr[17]_i_3/O
                         net (fo=1, routed)           0.579    13.714    cpu0/if0/if_addr[17]_i_3_n_1
    SLICE_X40Y86         LUT5 (Prop_lut5_I1_O)        0.124    13.838 r  cpu0/if0/if_addr[17]_i_1/O
                         net (fo=18, routed)          0.749    14.587    cpu0/if0/if_addr[17]_i_1_n_1
    SLICE_X37Y82         FDRE                                         r  cpu0/if0/if_addr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        1.427    14.768    cpu0/if0/EXCLK_IBUF_BUFG
    SLICE_X37Y82         FDRE                                         r  cpu0/if0/if_addr_reg[7]/C
                         clock pessimism              0.187    14.955    
                         clock uncertainty           -0.035    14.919    
    SLICE_X37Y82         FDRE (Setup_fdre_C_CE)      -0.205    14.714    cpu0/if0/if_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         14.714    
                         arrival time                         -14.587    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.147ns  (required time - arrival time)
  Source:                 cpu0/if0/raddr_o_reg[1]_rep__8/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/if_addr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.307ns  (logic 2.618ns (28.128%)  route 6.689ns (71.872%))
  Logic Levels:           10  (CARRY4=1 LUT5=2 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.258ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        1.737     5.258    cpu0/if0/EXCLK_IBUF_BUFG
    SLICE_X22Y110        FDRE                                         r  cpu0/if0/raddr_o_reg[1]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y110        FDRE (Prop_fdre_C_Q)         0.456     5.714 r  cpu0/if0/raddr_o_reg[1]_rep__8/Q
                         net (fo=96, routed)          1.595     7.309    cpu0/icache0/raddr_o_reg[1]_rep__8
    SLICE_X17Y103        LUT6 (Prop_lut6_I2_O)        0.124     7.433 r  cpu0/icache0/FSM_sequential_state[2]_i_535/O
                         net (fo=1, routed)           0.000     7.433    cpu0/icache0/FSM_sequential_state[2]_i_535_n_1
    SLICE_X17Y103        MUXF7 (Prop_muxf7_I0_O)      0.212     7.645 r  cpu0/icache0/FSM_sequential_state_reg[2]_i_308/O
                         net (fo=1, routed)           0.000     7.645    cpu0/icache0/FSM_sequential_state_reg[2]_i_308_n_1
    SLICE_X17Y103        MUXF8 (Prop_muxf8_I1_O)      0.094     7.739 r  cpu0/icache0/FSM_sequential_state_reg[2]_i_162/O
                         net (fo=1, routed)           1.001     8.740    cpu0/icache0/FSM_sequential_state_reg[2]_i_162_n_1
    SLICE_X23Y106        LUT6 (Prop_lut6_I1_O)        0.316     9.056 r  cpu0/icache0/FSM_sequential_state[2]_i_65/O
                         net (fo=1, routed)           0.000     9.056    cpu0/icache0/FSM_sequential_state[2]_i_65_n_1
    SLICE_X23Y106        MUXF7 (Prop_muxf7_I0_O)      0.212     9.268 r  cpu0/icache0/FSM_sequential_state_reg[2]_i_27/O
                         net (fo=1, routed)           1.360    10.628    cpu0/icache0/cache_tag[4]
    SLICE_X30Y89         LUT6 (Prop_lut6_I5_O)        0.299    10.927 r  cpu0/icache0/FSM_sequential_state[2]_i_10/O
                         net (fo=1, routed)           0.000    10.927    cpu0/icache0/FSM_sequential_state[2]_i_10_n_1
    SLICE_X30Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.460 f  cpu0/icache0/FSM_sequential_state_reg[2]_i_4/CO[3]
                         net (fo=2, routed)           0.904    12.364    cpu0/icache0/hit_o1
    SLICE_X38Y89         LUT6 (Prop_lut6_I0_O)        0.124    12.488 f  cpu0/icache0/FSM_sequential_state[2]_i_3/O
                         net (fo=8, routed)           0.523    13.011    cpu0/if0/ifc_hit
    SLICE_X40Y87         LUT5 (Prop_lut5_I0_O)        0.124    13.135 r  cpu0/if0/if_addr[17]_i_3/O
                         net (fo=1, routed)           0.579    13.714    cpu0/if0/if_addr[17]_i_3_n_1
    SLICE_X40Y86         LUT5 (Prop_lut5_I1_O)        0.124    13.838 r  cpu0/if0/if_addr[17]_i_1/O
                         net (fo=18, routed)          0.728    14.566    cpu0/if0/if_addr[17]_i_1_n_1
    SLICE_X37Y81         FDRE                                         r  cpu0/if0/if_addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        1.425    14.766    cpu0/if0/EXCLK_IBUF_BUFG
    SLICE_X37Y81         FDRE                                         r  cpu0/if0/if_addr_reg[1]/C
                         clock pessimism              0.187    14.953    
                         clock uncertainty           -0.035    14.917    
    SLICE_X37Y81         FDRE (Setup_fdre_C_CE)      -0.205    14.712    cpu0/if0/if_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         14.712    
                         arrival time                         -14.566    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (required time - arrival time)
  Source:                 cpu0/if0/raddr_o_reg[1]_rep__8/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/if_addr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.307ns  (logic 2.618ns (28.128%)  route 6.689ns (71.872%))
  Logic Levels:           10  (CARRY4=1 LUT5=2 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.258ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        1.737     5.258    cpu0/if0/EXCLK_IBUF_BUFG
    SLICE_X22Y110        FDRE                                         r  cpu0/if0/raddr_o_reg[1]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y110        FDRE (Prop_fdre_C_Q)         0.456     5.714 r  cpu0/if0/raddr_o_reg[1]_rep__8/Q
                         net (fo=96, routed)          1.595     7.309    cpu0/icache0/raddr_o_reg[1]_rep__8
    SLICE_X17Y103        LUT6 (Prop_lut6_I2_O)        0.124     7.433 r  cpu0/icache0/FSM_sequential_state[2]_i_535/O
                         net (fo=1, routed)           0.000     7.433    cpu0/icache0/FSM_sequential_state[2]_i_535_n_1
    SLICE_X17Y103        MUXF7 (Prop_muxf7_I0_O)      0.212     7.645 r  cpu0/icache0/FSM_sequential_state_reg[2]_i_308/O
                         net (fo=1, routed)           0.000     7.645    cpu0/icache0/FSM_sequential_state_reg[2]_i_308_n_1
    SLICE_X17Y103        MUXF8 (Prop_muxf8_I1_O)      0.094     7.739 r  cpu0/icache0/FSM_sequential_state_reg[2]_i_162/O
                         net (fo=1, routed)           1.001     8.740    cpu0/icache0/FSM_sequential_state_reg[2]_i_162_n_1
    SLICE_X23Y106        LUT6 (Prop_lut6_I1_O)        0.316     9.056 r  cpu0/icache0/FSM_sequential_state[2]_i_65/O
                         net (fo=1, routed)           0.000     9.056    cpu0/icache0/FSM_sequential_state[2]_i_65_n_1
    SLICE_X23Y106        MUXF7 (Prop_muxf7_I0_O)      0.212     9.268 r  cpu0/icache0/FSM_sequential_state_reg[2]_i_27/O
                         net (fo=1, routed)           1.360    10.628    cpu0/icache0/cache_tag[4]
    SLICE_X30Y89         LUT6 (Prop_lut6_I5_O)        0.299    10.927 r  cpu0/icache0/FSM_sequential_state[2]_i_10/O
                         net (fo=1, routed)           0.000    10.927    cpu0/icache0/FSM_sequential_state[2]_i_10_n_1
    SLICE_X30Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.460 f  cpu0/icache0/FSM_sequential_state_reg[2]_i_4/CO[3]
                         net (fo=2, routed)           0.904    12.364    cpu0/icache0/hit_o1
    SLICE_X38Y89         LUT6 (Prop_lut6_I0_O)        0.124    12.488 f  cpu0/icache0/FSM_sequential_state[2]_i_3/O
                         net (fo=8, routed)           0.523    13.011    cpu0/if0/ifc_hit
    SLICE_X40Y87         LUT5 (Prop_lut5_I0_O)        0.124    13.135 r  cpu0/if0/if_addr[17]_i_3/O
                         net (fo=1, routed)           0.579    13.714    cpu0/if0/if_addr[17]_i_3_n_1
    SLICE_X40Y86         LUT5 (Prop_lut5_I1_O)        0.124    13.838 r  cpu0/if0/if_addr[17]_i_1/O
                         net (fo=18, routed)          0.728    14.566    cpu0/if0/if_addr[17]_i_1_n_1
    SLICE_X37Y81         FDRE                                         r  cpu0/if0/if_addr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        1.425    14.766    cpu0/if0/EXCLK_IBUF_BUFG
    SLICE_X37Y81         FDRE                                         r  cpu0/if0/if_addr_reg[4]/C
                         clock pessimism              0.187    14.953    
                         clock uncertainty           -0.035    14.917    
    SLICE_X37Y81         FDRE (Setup_fdre_C_CE)      -0.205    14.712    cpu0/if0/if_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         14.712    
                         arrival time                         -14.566    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.165ns  (required time - arrival time)
  Source:                 cpu0/if0/raddr_o_reg[1]_rep__8/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/if_addr_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.291ns  (logic 2.618ns (28.177%)  route 6.673ns (71.823%))
  Logic Levels:           10  (CARRY4=1 LUT5=2 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.258ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        1.737     5.258    cpu0/if0/EXCLK_IBUF_BUFG
    SLICE_X22Y110        FDRE                                         r  cpu0/if0/raddr_o_reg[1]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y110        FDRE (Prop_fdre_C_Q)         0.456     5.714 r  cpu0/if0/raddr_o_reg[1]_rep__8/Q
                         net (fo=96, routed)          1.595     7.309    cpu0/icache0/raddr_o_reg[1]_rep__8
    SLICE_X17Y103        LUT6 (Prop_lut6_I2_O)        0.124     7.433 r  cpu0/icache0/FSM_sequential_state[2]_i_535/O
                         net (fo=1, routed)           0.000     7.433    cpu0/icache0/FSM_sequential_state[2]_i_535_n_1
    SLICE_X17Y103        MUXF7 (Prop_muxf7_I0_O)      0.212     7.645 r  cpu0/icache0/FSM_sequential_state_reg[2]_i_308/O
                         net (fo=1, routed)           0.000     7.645    cpu0/icache0/FSM_sequential_state_reg[2]_i_308_n_1
    SLICE_X17Y103        MUXF8 (Prop_muxf8_I1_O)      0.094     7.739 r  cpu0/icache0/FSM_sequential_state_reg[2]_i_162/O
                         net (fo=1, routed)           1.001     8.740    cpu0/icache0/FSM_sequential_state_reg[2]_i_162_n_1
    SLICE_X23Y106        LUT6 (Prop_lut6_I1_O)        0.316     9.056 r  cpu0/icache0/FSM_sequential_state[2]_i_65/O
                         net (fo=1, routed)           0.000     9.056    cpu0/icache0/FSM_sequential_state[2]_i_65_n_1
    SLICE_X23Y106        MUXF7 (Prop_muxf7_I0_O)      0.212     9.268 r  cpu0/icache0/FSM_sequential_state_reg[2]_i_27/O
                         net (fo=1, routed)           1.360    10.628    cpu0/icache0/cache_tag[4]
    SLICE_X30Y89         LUT6 (Prop_lut6_I5_O)        0.299    10.927 r  cpu0/icache0/FSM_sequential_state[2]_i_10/O
                         net (fo=1, routed)           0.000    10.927    cpu0/icache0/FSM_sequential_state[2]_i_10_n_1
    SLICE_X30Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.460 f  cpu0/icache0/FSM_sequential_state_reg[2]_i_4/CO[3]
                         net (fo=2, routed)           0.904    12.364    cpu0/icache0/hit_o1
    SLICE_X38Y89         LUT6 (Prop_lut6_I0_O)        0.124    12.488 f  cpu0/icache0/FSM_sequential_state[2]_i_3/O
                         net (fo=8, routed)           0.523    13.011    cpu0/if0/ifc_hit
    SLICE_X40Y87         LUT5 (Prop_lut5_I0_O)        0.124    13.135 r  cpu0/if0/if_addr[17]_i_3/O
                         net (fo=1, routed)           0.579    13.714    cpu0/if0/if_addr[17]_i_3_n_1
    SLICE_X40Y86         LUT5 (Prop_lut5_I1_O)        0.124    13.838 r  cpu0/if0/if_addr[17]_i_1/O
                         net (fo=18, routed)          0.711    14.550    cpu0/if0/if_addr[17]_i_1_n_1
    SLICE_X41Y81         FDRE                                         r  cpu0/if0/if_addr_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        1.427    14.768    cpu0/if0/EXCLK_IBUF_BUFG
    SLICE_X41Y81         FDRE                                         r  cpu0/if0/if_addr_reg[10]/C
                         clock pessimism              0.187    14.955    
                         clock uncertainty           -0.035    14.919    
    SLICE_X41Y81         FDRE (Setup_fdre_C_CE)      -0.205    14.714    cpu0/if0/if_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         14.714    
                         arrival time                         -14.550    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (required time - arrival time)
  Source:                 cpu0/if0/raddr_o_reg[1]_rep__8/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/if_addr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.291ns  (logic 2.618ns (28.177%)  route 6.673ns (71.823%))
  Logic Levels:           10  (CARRY4=1 LUT5=2 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.258ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        1.737     5.258    cpu0/if0/EXCLK_IBUF_BUFG
    SLICE_X22Y110        FDRE                                         r  cpu0/if0/raddr_o_reg[1]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y110        FDRE (Prop_fdre_C_Q)         0.456     5.714 r  cpu0/if0/raddr_o_reg[1]_rep__8/Q
                         net (fo=96, routed)          1.595     7.309    cpu0/icache0/raddr_o_reg[1]_rep__8
    SLICE_X17Y103        LUT6 (Prop_lut6_I2_O)        0.124     7.433 r  cpu0/icache0/FSM_sequential_state[2]_i_535/O
                         net (fo=1, routed)           0.000     7.433    cpu0/icache0/FSM_sequential_state[2]_i_535_n_1
    SLICE_X17Y103        MUXF7 (Prop_muxf7_I0_O)      0.212     7.645 r  cpu0/icache0/FSM_sequential_state_reg[2]_i_308/O
                         net (fo=1, routed)           0.000     7.645    cpu0/icache0/FSM_sequential_state_reg[2]_i_308_n_1
    SLICE_X17Y103        MUXF8 (Prop_muxf8_I1_O)      0.094     7.739 r  cpu0/icache0/FSM_sequential_state_reg[2]_i_162/O
                         net (fo=1, routed)           1.001     8.740    cpu0/icache0/FSM_sequential_state_reg[2]_i_162_n_1
    SLICE_X23Y106        LUT6 (Prop_lut6_I1_O)        0.316     9.056 r  cpu0/icache0/FSM_sequential_state[2]_i_65/O
                         net (fo=1, routed)           0.000     9.056    cpu0/icache0/FSM_sequential_state[2]_i_65_n_1
    SLICE_X23Y106        MUXF7 (Prop_muxf7_I0_O)      0.212     9.268 r  cpu0/icache0/FSM_sequential_state_reg[2]_i_27/O
                         net (fo=1, routed)           1.360    10.628    cpu0/icache0/cache_tag[4]
    SLICE_X30Y89         LUT6 (Prop_lut6_I5_O)        0.299    10.927 r  cpu0/icache0/FSM_sequential_state[2]_i_10/O
                         net (fo=1, routed)           0.000    10.927    cpu0/icache0/FSM_sequential_state[2]_i_10_n_1
    SLICE_X30Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.460 f  cpu0/icache0/FSM_sequential_state_reg[2]_i_4/CO[3]
                         net (fo=2, routed)           0.904    12.364    cpu0/icache0/hit_o1
    SLICE_X38Y89         LUT6 (Prop_lut6_I0_O)        0.124    12.488 f  cpu0/icache0/FSM_sequential_state[2]_i_3/O
                         net (fo=8, routed)           0.523    13.011    cpu0/if0/ifc_hit
    SLICE_X40Y87         LUT5 (Prop_lut5_I0_O)        0.124    13.135 r  cpu0/if0/if_addr[17]_i_3/O
                         net (fo=1, routed)           0.579    13.714    cpu0/if0/if_addr[17]_i_3_n_1
    SLICE_X40Y86         LUT5 (Prop_lut5_I1_O)        0.124    13.838 r  cpu0/if0/if_addr[17]_i_1/O
                         net (fo=18, routed)          0.711    14.550    cpu0/if0/if_addr[17]_i_1_n_1
    SLICE_X41Y81         FDRE                                         r  cpu0/if0/if_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        1.427    14.768    cpu0/if0/EXCLK_IBUF_BUFG
    SLICE_X41Y81         FDRE                                         r  cpu0/if0/if_addr_reg[2]/C
                         clock pessimism              0.187    14.955    
                         clock uncertainty           -0.035    14.919    
    SLICE_X41Y81         FDRE (Setup_fdre_C_CE)      -0.205    14.714    cpu0/if0/if_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         14.714    
                         arrival time                         -14.550    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (required time - arrival time)
  Source:                 cpu0/if0/raddr_o_reg[1]_rep__8/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/if_addr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.291ns  (logic 2.618ns (28.177%)  route 6.673ns (71.823%))
  Logic Levels:           10  (CARRY4=1 LUT5=2 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.258ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        1.737     5.258    cpu0/if0/EXCLK_IBUF_BUFG
    SLICE_X22Y110        FDRE                                         r  cpu0/if0/raddr_o_reg[1]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y110        FDRE (Prop_fdre_C_Q)         0.456     5.714 r  cpu0/if0/raddr_o_reg[1]_rep__8/Q
                         net (fo=96, routed)          1.595     7.309    cpu0/icache0/raddr_o_reg[1]_rep__8
    SLICE_X17Y103        LUT6 (Prop_lut6_I2_O)        0.124     7.433 r  cpu0/icache0/FSM_sequential_state[2]_i_535/O
                         net (fo=1, routed)           0.000     7.433    cpu0/icache0/FSM_sequential_state[2]_i_535_n_1
    SLICE_X17Y103        MUXF7 (Prop_muxf7_I0_O)      0.212     7.645 r  cpu0/icache0/FSM_sequential_state_reg[2]_i_308/O
                         net (fo=1, routed)           0.000     7.645    cpu0/icache0/FSM_sequential_state_reg[2]_i_308_n_1
    SLICE_X17Y103        MUXF8 (Prop_muxf8_I1_O)      0.094     7.739 r  cpu0/icache0/FSM_sequential_state_reg[2]_i_162/O
                         net (fo=1, routed)           1.001     8.740    cpu0/icache0/FSM_sequential_state_reg[2]_i_162_n_1
    SLICE_X23Y106        LUT6 (Prop_lut6_I1_O)        0.316     9.056 r  cpu0/icache0/FSM_sequential_state[2]_i_65/O
                         net (fo=1, routed)           0.000     9.056    cpu0/icache0/FSM_sequential_state[2]_i_65_n_1
    SLICE_X23Y106        MUXF7 (Prop_muxf7_I0_O)      0.212     9.268 r  cpu0/icache0/FSM_sequential_state_reg[2]_i_27/O
                         net (fo=1, routed)           1.360    10.628    cpu0/icache0/cache_tag[4]
    SLICE_X30Y89         LUT6 (Prop_lut6_I5_O)        0.299    10.927 r  cpu0/icache0/FSM_sequential_state[2]_i_10/O
                         net (fo=1, routed)           0.000    10.927    cpu0/icache0/FSM_sequential_state[2]_i_10_n_1
    SLICE_X30Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.460 f  cpu0/icache0/FSM_sequential_state_reg[2]_i_4/CO[3]
                         net (fo=2, routed)           0.904    12.364    cpu0/icache0/hit_o1
    SLICE_X38Y89         LUT6 (Prop_lut6_I0_O)        0.124    12.488 f  cpu0/icache0/FSM_sequential_state[2]_i_3/O
                         net (fo=8, routed)           0.523    13.011    cpu0/if0/ifc_hit
    SLICE_X40Y87         LUT5 (Prop_lut5_I0_O)        0.124    13.135 r  cpu0/if0/if_addr[17]_i_3/O
                         net (fo=1, routed)           0.579    13.714    cpu0/if0/if_addr[17]_i_3_n_1
    SLICE_X40Y86         LUT5 (Prop_lut5_I1_O)        0.124    13.838 r  cpu0/if0/if_addr[17]_i_1/O
                         net (fo=18, routed)          0.711    14.550    cpu0/if0/if_addr[17]_i_1_n_1
    SLICE_X41Y81         FDRE                                         r  cpu0/if0/if_addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        1.427    14.768    cpu0/if0/EXCLK_IBUF_BUFG
    SLICE_X41Y81         FDRE                                         r  cpu0/if0/if_addr_reg[3]/C
                         clock pessimism              0.187    14.955    
                         clock uncertainty           -0.035    14.919    
    SLICE_X41Y81         FDRE (Setup_fdre_C_CE)      -0.205    14.714    cpu0/if0/if_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         14.714    
                         arrival time                         -14.550    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (required time - arrival time)
  Source:                 cpu0/if0/raddr_o_reg[1]_rep__8/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/if_addr_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.291ns  (logic 2.618ns (28.177%)  route 6.673ns (71.823%))
  Logic Levels:           10  (CARRY4=1 LUT5=2 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.258ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        1.737     5.258    cpu0/if0/EXCLK_IBUF_BUFG
    SLICE_X22Y110        FDRE                                         r  cpu0/if0/raddr_o_reg[1]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y110        FDRE (Prop_fdre_C_Q)         0.456     5.714 r  cpu0/if0/raddr_o_reg[1]_rep__8/Q
                         net (fo=96, routed)          1.595     7.309    cpu0/icache0/raddr_o_reg[1]_rep__8
    SLICE_X17Y103        LUT6 (Prop_lut6_I2_O)        0.124     7.433 r  cpu0/icache0/FSM_sequential_state[2]_i_535/O
                         net (fo=1, routed)           0.000     7.433    cpu0/icache0/FSM_sequential_state[2]_i_535_n_1
    SLICE_X17Y103        MUXF7 (Prop_muxf7_I0_O)      0.212     7.645 r  cpu0/icache0/FSM_sequential_state_reg[2]_i_308/O
                         net (fo=1, routed)           0.000     7.645    cpu0/icache0/FSM_sequential_state_reg[2]_i_308_n_1
    SLICE_X17Y103        MUXF8 (Prop_muxf8_I1_O)      0.094     7.739 r  cpu0/icache0/FSM_sequential_state_reg[2]_i_162/O
                         net (fo=1, routed)           1.001     8.740    cpu0/icache0/FSM_sequential_state_reg[2]_i_162_n_1
    SLICE_X23Y106        LUT6 (Prop_lut6_I1_O)        0.316     9.056 r  cpu0/icache0/FSM_sequential_state[2]_i_65/O
                         net (fo=1, routed)           0.000     9.056    cpu0/icache0/FSM_sequential_state[2]_i_65_n_1
    SLICE_X23Y106        MUXF7 (Prop_muxf7_I0_O)      0.212     9.268 r  cpu0/icache0/FSM_sequential_state_reg[2]_i_27/O
                         net (fo=1, routed)           1.360    10.628    cpu0/icache0/cache_tag[4]
    SLICE_X30Y89         LUT6 (Prop_lut6_I5_O)        0.299    10.927 r  cpu0/icache0/FSM_sequential_state[2]_i_10/O
                         net (fo=1, routed)           0.000    10.927    cpu0/icache0/FSM_sequential_state[2]_i_10_n_1
    SLICE_X30Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.460 f  cpu0/icache0/FSM_sequential_state_reg[2]_i_4/CO[3]
                         net (fo=2, routed)           0.904    12.364    cpu0/icache0/hit_o1
    SLICE_X38Y89         LUT6 (Prop_lut6_I0_O)        0.124    12.488 f  cpu0/icache0/FSM_sequential_state[2]_i_3/O
                         net (fo=8, routed)           0.523    13.011    cpu0/if0/ifc_hit
    SLICE_X40Y87         LUT5 (Prop_lut5_I0_O)        0.124    13.135 r  cpu0/if0/if_addr[17]_i_3/O
                         net (fo=1, routed)           0.579    13.714    cpu0/if0/if_addr[17]_i_3_n_1
    SLICE_X40Y86         LUT5 (Prop_lut5_I1_O)        0.124    13.838 r  cpu0/if0/if_addr[17]_i_1/O
                         net (fo=18, routed)          0.711    14.550    cpu0/if0/if_addr[17]_i_1_n_1
    SLICE_X41Y81         FDRE                                         r  cpu0/if0/if_addr_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        1.427    14.768    cpu0/if0/EXCLK_IBUF_BUFG
    SLICE_X41Y81         FDRE                                         r  cpu0/if0/if_addr_reg[9]/C
                         clock pessimism              0.187    14.955    
                         clock uncertainty           -0.035    14.919    
    SLICE_X41Y81         FDRE (Setup_fdre_C_CE)      -0.205    14.714    cpu0/if0/if_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         14.714    
                         arrival time                         -14.550    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.208ns  (required time - arrival time)
  Source:                 cpu0/if0/raddr_o_reg[1]_rep__8/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/if_addr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.251ns  (logic 2.618ns (28.299%)  route 6.633ns (71.701%))
  Logic Levels:           10  (CARRY4=1 LUT5=2 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.258ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        1.737     5.258    cpu0/if0/EXCLK_IBUF_BUFG
    SLICE_X22Y110        FDRE                                         r  cpu0/if0/raddr_o_reg[1]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y110        FDRE (Prop_fdre_C_Q)         0.456     5.714 r  cpu0/if0/raddr_o_reg[1]_rep__8/Q
                         net (fo=96, routed)          1.595     7.309    cpu0/icache0/raddr_o_reg[1]_rep__8
    SLICE_X17Y103        LUT6 (Prop_lut6_I2_O)        0.124     7.433 r  cpu0/icache0/FSM_sequential_state[2]_i_535/O
                         net (fo=1, routed)           0.000     7.433    cpu0/icache0/FSM_sequential_state[2]_i_535_n_1
    SLICE_X17Y103        MUXF7 (Prop_muxf7_I0_O)      0.212     7.645 r  cpu0/icache0/FSM_sequential_state_reg[2]_i_308/O
                         net (fo=1, routed)           0.000     7.645    cpu0/icache0/FSM_sequential_state_reg[2]_i_308_n_1
    SLICE_X17Y103        MUXF8 (Prop_muxf8_I1_O)      0.094     7.739 r  cpu0/icache0/FSM_sequential_state_reg[2]_i_162/O
                         net (fo=1, routed)           1.001     8.740    cpu0/icache0/FSM_sequential_state_reg[2]_i_162_n_1
    SLICE_X23Y106        LUT6 (Prop_lut6_I1_O)        0.316     9.056 r  cpu0/icache0/FSM_sequential_state[2]_i_65/O
                         net (fo=1, routed)           0.000     9.056    cpu0/icache0/FSM_sequential_state[2]_i_65_n_1
    SLICE_X23Y106        MUXF7 (Prop_muxf7_I0_O)      0.212     9.268 r  cpu0/icache0/FSM_sequential_state_reg[2]_i_27/O
                         net (fo=1, routed)           1.360    10.628    cpu0/icache0/cache_tag[4]
    SLICE_X30Y89         LUT6 (Prop_lut6_I5_O)        0.299    10.927 r  cpu0/icache0/FSM_sequential_state[2]_i_10/O
                         net (fo=1, routed)           0.000    10.927    cpu0/icache0/FSM_sequential_state[2]_i_10_n_1
    SLICE_X30Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.460 f  cpu0/icache0/FSM_sequential_state_reg[2]_i_4/CO[3]
                         net (fo=2, routed)           0.904    12.364    cpu0/icache0/hit_o1
    SLICE_X38Y89         LUT6 (Prop_lut6_I0_O)        0.124    12.488 f  cpu0/icache0/FSM_sequential_state[2]_i_3/O
                         net (fo=8, routed)           0.523    13.011    cpu0/if0/ifc_hit
    SLICE_X40Y87         LUT5 (Prop_lut5_I0_O)        0.124    13.135 r  cpu0/if0/if_addr[17]_i_3/O
                         net (fo=1, routed)           0.579    13.714    cpu0/if0/if_addr[17]_i_3_n_1
    SLICE_X40Y86         LUT5 (Prop_lut5_I1_O)        0.124    13.838 r  cpu0/if0/if_addr[17]_i_1/O
                         net (fo=18, routed)          0.672    14.510    cpu0/if0/if_addr[17]_i_1_n_1
    SLICE_X41Y83         FDRE                                         r  cpu0/if0/if_addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        1.430    14.771    cpu0/if0/EXCLK_IBUF_BUFG
    SLICE_X41Y83         FDRE                                         r  cpu0/if0/if_addr_reg[0]/C
                         clock pessimism              0.187    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X41Y83         FDRE (Setup_fdre_C_CE)      -0.205    14.717    cpu0/if0/if_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         14.717    
                         arrival time                         -14.510    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (required time - arrival time)
  Source:                 cpu0/if0/raddr_o_reg[1]_rep__8/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/if_addr_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.251ns  (logic 2.618ns (28.299%)  route 6.633ns (71.701%))
  Logic Levels:           10  (CARRY4=1 LUT5=2 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.258ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        1.737     5.258    cpu0/if0/EXCLK_IBUF_BUFG
    SLICE_X22Y110        FDRE                                         r  cpu0/if0/raddr_o_reg[1]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y110        FDRE (Prop_fdre_C_Q)         0.456     5.714 r  cpu0/if0/raddr_o_reg[1]_rep__8/Q
                         net (fo=96, routed)          1.595     7.309    cpu0/icache0/raddr_o_reg[1]_rep__8
    SLICE_X17Y103        LUT6 (Prop_lut6_I2_O)        0.124     7.433 r  cpu0/icache0/FSM_sequential_state[2]_i_535/O
                         net (fo=1, routed)           0.000     7.433    cpu0/icache0/FSM_sequential_state[2]_i_535_n_1
    SLICE_X17Y103        MUXF7 (Prop_muxf7_I0_O)      0.212     7.645 r  cpu0/icache0/FSM_sequential_state_reg[2]_i_308/O
                         net (fo=1, routed)           0.000     7.645    cpu0/icache0/FSM_sequential_state_reg[2]_i_308_n_1
    SLICE_X17Y103        MUXF8 (Prop_muxf8_I1_O)      0.094     7.739 r  cpu0/icache0/FSM_sequential_state_reg[2]_i_162/O
                         net (fo=1, routed)           1.001     8.740    cpu0/icache0/FSM_sequential_state_reg[2]_i_162_n_1
    SLICE_X23Y106        LUT6 (Prop_lut6_I1_O)        0.316     9.056 r  cpu0/icache0/FSM_sequential_state[2]_i_65/O
                         net (fo=1, routed)           0.000     9.056    cpu0/icache0/FSM_sequential_state[2]_i_65_n_1
    SLICE_X23Y106        MUXF7 (Prop_muxf7_I0_O)      0.212     9.268 r  cpu0/icache0/FSM_sequential_state_reg[2]_i_27/O
                         net (fo=1, routed)           1.360    10.628    cpu0/icache0/cache_tag[4]
    SLICE_X30Y89         LUT6 (Prop_lut6_I5_O)        0.299    10.927 r  cpu0/icache0/FSM_sequential_state[2]_i_10/O
                         net (fo=1, routed)           0.000    10.927    cpu0/icache0/FSM_sequential_state[2]_i_10_n_1
    SLICE_X30Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.460 f  cpu0/icache0/FSM_sequential_state_reg[2]_i_4/CO[3]
                         net (fo=2, routed)           0.904    12.364    cpu0/icache0/hit_o1
    SLICE_X38Y89         LUT6 (Prop_lut6_I0_O)        0.124    12.488 f  cpu0/icache0/FSM_sequential_state[2]_i_3/O
                         net (fo=8, routed)           0.523    13.011    cpu0/if0/ifc_hit
    SLICE_X40Y87         LUT5 (Prop_lut5_I0_O)        0.124    13.135 r  cpu0/if0/if_addr[17]_i_3/O
                         net (fo=1, routed)           0.579    13.714    cpu0/if0/if_addr[17]_i_3_n_1
    SLICE_X40Y86         LUT5 (Prop_lut5_I1_O)        0.124    13.838 r  cpu0/if0/if_addr[17]_i_1/O
                         net (fo=18, routed)          0.672    14.510    cpu0/if0/if_addr[17]_i_1_n_1
    SLICE_X41Y83         FDRE                                         r  cpu0/if0/if_addr_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        1.430    14.771    cpu0/if0/EXCLK_IBUF_BUFG
    SLICE_X41Y83         FDRE                                         r  cpu0/if0/if_addr_reg[11]/C
                         clock pessimism              0.187    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X41Y83         FDRE (Setup_fdre_C_CE)      -0.205    14.717    cpu0/if0/if_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         14.717    
                         arrival time                         -14.510    
  -------------------------------------------------------------------
                         slack                                  0.208    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_blk/q_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        0.557     1.440    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X39Y64         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y64         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/Q
                         net (fo=2, routed)           0.067     1.648    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/DIA0
    SLICE_X38Y64         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        0.824     1.952    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X38Y64         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.499     1.453    
    SLICE_X38Y64         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.600    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.648    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 cpu0/if0/wdata_o_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/icache0/cache_data_reg[51][30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.738%)  route 0.265ns (65.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        0.557     1.440    cpu0/if0/EXCLK_IBUF_BUFG
    SLICE_X36Y84         FDRE                                         r  cpu0/if0/wdata_o_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y84         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  cpu0/if0/wdata_o_reg[30]/Q
                         net (fo=129, routed)         0.265     1.846    cpu0/icache0/wdata_o_reg[31][30]
    SLICE_X32Y83         FDRE                                         r  cpu0/icache0/cache_data_reg[51][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        0.822     1.950    cpu0/icache0/EXCLK_IBUF_BUFG
    SLICE_X32Y83         FDRE                                         r  cpu0/icache0/cache_data_reg[51][30]/C
                         clock pessimism             -0.249     1.701    
    SLICE_X32Y83         FDRE (Hold_fdre_C_D)         0.070     1.771    cpu0/icache0/cache_data_reg[51][30]
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_448_511_3_5/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.341%)  route 0.192ns (57.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        0.560     1.443    hci0/io_in_fifo/clk
    SLICE_X44Y61         FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y61         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  hci0/io_in_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.192     1.776    hci0/io_in_fifo/q_data_array_reg_448_511_3_5/ADDRD3
    SLICE_X46Y61         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_448_511_3_5/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        0.830     1.957    hci0/io_in_fifo/q_data_array_reg_448_511_3_5/WCLK
    SLICE_X46Y61         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_448_511_3_5/RAMA/CLK
                         clock pessimism             -0.498     1.459    
    SLICE_X46Y61         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.699    hci0/io_in_fifo/q_data_array_reg_448_511_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_448_511_3_5/RAMB/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.341%)  route 0.192ns (57.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        0.560     1.443    hci0/io_in_fifo/clk
    SLICE_X44Y61         FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y61         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  hci0/io_in_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.192     1.776    hci0/io_in_fifo/q_data_array_reg_448_511_3_5/ADDRD3
    SLICE_X46Y61         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_448_511_3_5/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        0.830     1.957    hci0/io_in_fifo/q_data_array_reg_448_511_3_5/WCLK
    SLICE_X46Y61         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_448_511_3_5/RAMB/CLK
                         clock pessimism             -0.498     1.459    
    SLICE_X46Y61         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.699    hci0/io_in_fifo/q_data_array_reg_448_511_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_448_511_3_5/RAMC/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.341%)  route 0.192ns (57.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        0.560     1.443    hci0/io_in_fifo/clk
    SLICE_X44Y61         FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y61         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  hci0/io_in_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.192     1.776    hci0/io_in_fifo/q_data_array_reg_448_511_3_5/ADDRD3
    SLICE_X46Y61         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_448_511_3_5/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        0.830     1.957    hci0/io_in_fifo/q_data_array_reg_448_511_3_5/WCLK
    SLICE_X46Y61         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_448_511_3_5/RAMC/CLK
                         clock pessimism             -0.498     1.459    
    SLICE_X46Y61         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.699    hci0/io_in_fifo/q_data_array_reg_448_511_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_448_511_3_5/RAMD/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.341%)  route 0.192ns (57.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        0.560     1.443    hci0/io_in_fifo/clk
    SLICE_X44Y61         FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y61         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  hci0/io_in_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.192     1.776    hci0/io_in_fifo/q_data_array_reg_448_511_3_5/ADDRD3
    SLICE_X46Y61         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_448_511_3_5/RAMD/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        0.830     1.957    hci0/io_in_fifo/q_data_array_reg_448_511_3_5/WCLK
    SLICE_X46Y61         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_448_511_3_5/RAMD/CLK
                         clock pessimism             -0.498     1.459    
    SLICE_X46Y61         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.699    hci0/io_in_fifo/q_data_array_reg_448_511_3_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_448_511_3_5/RAMA/WADR4
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.070%)  route 0.152ns (51.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        0.560     1.443    hci0/io_in_fifo/clk
    SLICE_X44Y61         FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y61         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  hci0/io_in_fifo/q_wr_ptr_reg[4]/Q
                         net (fo=262, routed)         0.152     1.737    hci0/io_in_fifo/q_data_array_reg_448_511_3_5/ADDRD4
    SLICE_X46Y61         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_448_511_3_5/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        0.830     1.957    hci0/io_in_fifo/q_data_array_reg_448_511_3_5/WCLK
    SLICE_X46Y61         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_448_511_3_5/RAMA/CLK
                         clock pessimism             -0.498     1.459    
    SLICE_X46Y61         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.659    hci0/io_in_fifo/q_data_array_reg_448_511_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_448_511_3_5/RAMB/WADR4
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.070%)  route 0.152ns (51.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        0.560     1.443    hci0/io_in_fifo/clk
    SLICE_X44Y61         FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y61         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  hci0/io_in_fifo/q_wr_ptr_reg[4]/Q
                         net (fo=262, routed)         0.152     1.737    hci0/io_in_fifo/q_data_array_reg_448_511_3_5/ADDRD4
    SLICE_X46Y61         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_448_511_3_5/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        0.830     1.957    hci0/io_in_fifo/q_data_array_reg_448_511_3_5/WCLK
    SLICE_X46Y61         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_448_511_3_5/RAMB/CLK
                         clock pessimism             -0.498     1.459    
    SLICE_X46Y61         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.659    hci0/io_in_fifo/q_data_array_reg_448_511_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_448_511_3_5/RAMC/WADR4
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.070%)  route 0.152ns (51.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        0.560     1.443    hci0/io_in_fifo/clk
    SLICE_X44Y61         FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y61         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  hci0/io_in_fifo/q_wr_ptr_reg[4]/Q
                         net (fo=262, routed)         0.152     1.737    hci0/io_in_fifo/q_data_array_reg_448_511_3_5/ADDRD4
    SLICE_X46Y61         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_448_511_3_5/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        0.830     1.957    hci0/io_in_fifo/q_data_array_reg_448_511_3_5/WCLK
    SLICE_X46Y61         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_448_511_3_5/RAMC/CLK
                         clock pessimism             -0.498     1.459    
    SLICE_X46Y61         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.659    hci0/io_in_fifo/q_data_array_reg_448_511_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_448_511_3_5/RAMD/WADR4
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.070%)  route 0.152ns (51.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        0.560     1.443    hci0/io_in_fifo/clk
    SLICE_X44Y61         FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y61         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  hci0/io_in_fifo/q_wr_ptr_reg[4]/Q
                         net (fo=262, routed)         0.152     1.737    hci0/io_in_fifo/q_data_array_reg_448_511_3_5/ADDRD4
    SLICE_X46Y61         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_448_511_3_5/RAMD/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        0.830     1.957    hci0/io_in_fifo/q_data_array_reg_448_511_3_5/WCLK
    SLICE_X46Y61         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_448_511_3_5/RAMD/CLK
                         clock pessimism             -0.498     1.459    
    SLICE_X46Y61         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.659    hci0/io_in_fifo/q_data_array_reg_448_511_3_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.077    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { EXCLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y14  ram0/ram_bram/ram_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y9   ram0/ram_bram/ram_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y13  ram0/ram_bram/ram_reg_1_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y6   ram0/ram_bram/ram_reg_2_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y13  ram0/ram_bram/ram_reg_3_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y11  ram0/ram_bram/ram_reg_3_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y12  ram0/ram_bram/ram_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y10  ram0/ram_bram/ram_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y9   ram0/ram_bram/ram_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y19  ram0/ram_bram/ram_reg_1_7/CLKARDCLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y59  hci0/io_in_fifo/q_data_array_reg_896_959_3_5/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y59  hci0/io_in_fifo/q_data_array_reg_896_959_3_5/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y59  hci0/io_in_fifo/q_data_array_reg_896_959_3_5/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y59  hci0/io_in_fifo/q_data_array_reg_896_959_3_5/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y64  hci0/io_in_fifo/q_data_array_reg_896_959_6_6/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y64  hci0/io_in_fifo/q_data_array_reg_896_959_6_6/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y64  hci0/io_in_fifo/q_data_array_reg_896_959_7_7/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y64  hci0/io_in_fifo/q_data_array_reg_896_959_7_7/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y61  hci0/io_in_fifo/q_data_array_reg_960_1023_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y61  hci0/io_in_fifo/q_data_array_reg_960_1023_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y64  hci0/io_in_fifo/q_data_array_reg_896_959_6_6/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y64  hci0/io_in_fifo/q_data_array_reg_896_959_6_6/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y64  hci0/io_in_fifo/q_data_array_reg_896_959_7_7/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y64  hci0/io_in_fifo/q_data_array_reg_896_959_7_7/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y65  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y65  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y65  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y65  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y65  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y65  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMC_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.949ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.791ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.949ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.588ns  (logic 0.456ns (9.939%)  route 4.132ns (90.061%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        1.541     5.062    EXCLK_IBUF_BUFG
    SLICE_X49Y77         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y77         FDPE (Prop_fdpe_C_Q)         0.456     5.518 f  rst_reg/Q
                         net (fo=926, routed)         4.132     9.650    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X55Y60         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        1.440    14.781    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X55Y60         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[0]/C
                         clock pessimism              0.258    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X55Y60         FDCE (Recov_fdce_C_CLR)     -0.405    14.599    hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[0]
  -------------------------------------------------------------------
                         required time                         14.599    
                         arrival time                          -9.650    
  -------------------------------------------------------------------
                         slack                                  4.949    

Slack (MET) :             4.949ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.588ns  (logic 0.456ns (9.939%)  route 4.132ns (90.061%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        1.541     5.062    EXCLK_IBUF_BUFG
    SLICE_X49Y77         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y77         FDPE (Prop_fdpe_C_Q)         0.456     5.518 f  rst_reg/Q
                         net (fo=926, routed)         4.132     9.650    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X55Y60         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        1.440    14.781    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X55Y60         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[1]/C
                         clock pessimism              0.258    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X55Y60         FDCE (Recov_fdce_C_CLR)     -0.405    14.599    hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[1]
  -------------------------------------------------------------------
                         required time                         14.599    
                         arrival time                          -9.650    
  -------------------------------------------------------------------
                         slack                                  4.949    

Slack (MET) :             4.949ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.588ns  (logic 0.456ns (9.939%)  route 4.132ns (90.061%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        1.541     5.062    EXCLK_IBUF_BUFG
    SLICE_X49Y77         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y77         FDPE (Prop_fdpe_C_Q)         0.456     5.518 f  rst_reg/Q
                         net (fo=926, routed)         4.132     9.650    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X55Y60         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        1.440    14.781    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X55Y60         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[2]/C
                         clock pessimism              0.258    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X55Y60         FDCE (Recov_fdce_C_CLR)     -0.405    14.599    hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[2]
  -------------------------------------------------------------------
                         required time                         14.599    
                         arrival time                          -9.650    
  -------------------------------------------------------------------
                         slack                                  4.949    

Slack (MET) :             5.267ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.334ns  (logic 0.456ns (10.522%)  route 3.878ns (89.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        1.541     5.062    EXCLK_IBUF_BUFG
    SLICE_X49Y77         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y77         FDPE (Prop_fdpe_C_Q)         0.456     5.518 f  rst_reg/Q
                         net (fo=926, routed)         3.878     9.396    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X58Y62         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        1.504    14.845    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X58Y62         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/C
                         clock pessimism              0.258    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X58Y62         FDCE (Recov_fdce_C_CLR)     -0.405    14.663    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                          -9.396    
  -------------------------------------------------------------------
                         slack                                  5.267    

Slack (MET) :             5.267ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.334ns  (logic 0.456ns (10.522%)  route 3.878ns (89.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        1.541     5.062    EXCLK_IBUF_BUFG
    SLICE_X49Y77         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y77         FDPE (Prop_fdpe_C_Q)         0.456     5.518 f  rst_reg/Q
                         net (fo=926, routed)         3.878     9.396    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X58Y62         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        1.504    14.845    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X58Y62         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/C
                         clock pessimism              0.258    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X58Y62         FDCE (Recov_fdce_C_CLR)     -0.405    14.663    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                          -9.396    
  -------------------------------------------------------------------
                         slack                                  5.267    

Slack (MET) :             5.267ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.334ns  (logic 0.456ns (10.522%)  route 3.878ns (89.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        1.541     5.062    EXCLK_IBUF_BUFG
    SLICE_X49Y77         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y77         FDPE (Prop_fdpe_C_Q)         0.456     5.518 f  rst_reg/Q
                         net (fo=926, routed)         3.878     9.396    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X58Y62         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        1.504    14.845    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X58Y62         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/C
                         clock pessimism              0.258    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X58Y62         FDCE (Recov_fdce_C_CLR)     -0.405    14.663    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                          -9.396    
  -------------------------------------------------------------------
                         slack                                  5.267    

Slack (MET) :             5.271ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.329ns  (logic 0.456ns (10.533%)  route 3.873ns (89.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        1.541     5.062    EXCLK_IBUF_BUFG
    SLICE_X49Y77         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y77         FDPE (Prop_fdpe_C_Q)         0.456     5.518 f  rst_reg/Q
                         net (fo=926, routed)         3.873     9.391    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X59Y62         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        1.504    14.845    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X59Y62         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[2]/C
                         clock pessimism              0.258    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X59Y62         FDCE (Recov_fdce_C_CLR)     -0.405    14.663    hci0/uart_blk/uart_tx_blk/q_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                          -9.391    
  -------------------------------------------------------------------
                         slack                                  5.271    

Slack (MET) :             5.271ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.329ns  (logic 0.456ns (10.533%)  route 3.873ns (89.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        1.541     5.062    EXCLK_IBUF_BUFG
    SLICE_X49Y77         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y77         FDPE (Prop_fdpe_C_Q)         0.456     5.518 f  rst_reg/Q
                         net (fo=926, routed)         3.873     9.391    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X59Y62         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        1.504    14.845    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X59Y62         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[3]/C
                         clock pessimism              0.258    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X59Y62         FDCE (Recov_fdce_C_CLR)     -0.405    14.663    hci0/uart_blk/uart_tx_blk/q_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                          -9.391    
  -------------------------------------------------------------------
                         slack                                  5.271    

Slack (MET) :             5.271ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.329ns  (logic 0.456ns (10.533%)  route 3.873ns (89.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        1.541     5.062    EXCLK_IBUF_BUFG
    SLICE_X49Y77         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y77         FDPE (Prop_fdpe_C_Q)         0.456     5.518 f  rst_reg/Q
                         net (fo=926, routed)         3.873     9.391    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X59Y62         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        1.504    14.845    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X59Y62         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[4]/C
                         clock pessimism              0.258    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X59Y62         FDCE (Recov_fdce_C_CLR)     -0.405    14.663    hci0/uart_blk/uart_tx_blk/q_state_reg[4]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                          -9.391    
  -------------------------------------------------------------------
                         slack                                  5.271    

Slack (MET) :             5.274ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.260ns  (logic 0.456ns (10.703%)  route 3.804ns (89.297%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        1.541     5.062    EXCLK_IBUF_BUFG
    SLICE_X49Y77         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y77         FDPE (Prop_fdpe_C_Q)         0.456     5.518 f  rst_reg/Q
                         net (fo=926, routed)         3.804     9.322    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X55Y62         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        1.438    14.779    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X55Y62         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[1]/C
                         clock pessimism              0.258    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X55Y62         FDCE (Recov_fdce_C_CLR)     -0.405    14.597    hci0/uart_blk/uart_rx_blk/q_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -9.322    
  -------------------------------------------------------------------
                         slack                                  5.274    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.791ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_done_tick_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.141ns (19.025%)  route 0.600ns (80.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        0.554     1.437    EXCLK_IBUF_BUFG
    SLICE_X49Y77         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y77         FDPE (Prop_fdpe_C_Q)         0.141     1.578 f  rst_reg/Q
                         net (fo=926, routed)         0.600     2.178    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X51Y63         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_done_tick_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        0.829     1.957    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X51Y63         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_done_tick_reg/C
                         clock pessimism             -0.478     1.479    
    SLICE_X51Y63         FDCE (Remov_fdce_C_CLR)     -0.092     1.387    hci0/uart_blk/uart_rx_blk/q_done_tick_reg
  -------------------------------------------------------------------
                         required time                         -1.387    
                         arrival time                           2.178    
  -------------------------------------------------------------------
                         slack                                  0.791    

Slack (MET) :             1.219ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_rx_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.159ns  (logic 0.141ns (12.166%)  route 1.018ns (87.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        0.554     1.437    EXCLK_IBUF_BUFG
    SLICE_X49Y77         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y77         FDPE (Prop_fdpe_C_Q)         0.141     1.578 f  rst_reg/Q
                         net (fo=926, routed)         1.018     2.596    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X39Y66         FDPE                                         f  hci0/uart_blk/uart_rx_blk/q_rx_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        0.822     1.950    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X39Y66         FDPE                                         r  hci0/uart_blk/uart_rx_blk/q_rx_reg/C
                         clock pessimism             -0.478     1.472    
    SLICE_X39Y66         FDPE (Remov_fdpe_C_PRE)     -0.095     1.377    hci0/uart_blk/uart_rx_blk/q_rx_reg
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           2.596    
  -------------------------------------------------------------------
                         slack                                  1.219    

Slack (MET) :             1.322ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.267ns  (logic 0.141ns (11.125%)  route 1.126ns (88.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        0.554     1.437    EXCLK_IBUF_BUFG
    SLICE_X49Y77         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y77         FDPE (Prop_fdpe_C_Q)         0.141     1.578 f  rst_reg/Q
                         net (fo=926, routed)         1.126     2.705    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X39Y64         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        0.824     1.952    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X39Y64         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/C
                         clock pessimism             -0.478     1.474    
    SLICE_X39Y64         FDCE (Remov_fdce_C_CLR)     -0.092     1.382    hci0/uart_blk/uart_rx_blk/q_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           2.705    
  -------------------------------------------------------------------
                         slack                                  1.322    

Slack (MET) :             1.322ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.267ns  (logic 0.141ns (11.125%)  route 1.126ns (88.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        0.554     1.437    EXCLK_IBUF_BUFG
    SLICE_X49Y77         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y77         FDPE (Prop_fdpe_C_Q)         0.141     1.578 f  rst_reg/Q
                         net (fo=926, routed)         1.126     2.705    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X39Y64         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        0.824     1.952    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X39Y64         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[1]/C
                         clock pessimism             -0.478     1.474    
    SLICE_X39Y64         FDCE (Remov_fdce_C_CLR)     -0.092     1.382    hci0/uart_blk/uart_rx_blk/q_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           2.705    
  -------------------------------------------------------------------
                         slack                                  1.322    

Slack (MET) :             1.322ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.267ns  (logic 0.141ns (11.125%)  route 1.126ns (88.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        0.554     1.437    EXCLK_IBUF_BUFG
    SLICE_X49Y77         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y77         FDPE (Prop_fdpe_C_Q)         0.141     1.578 f  rst_reg/Q
                         net (fo=926, routed)         1.126     2.705    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X39Y64         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        0.824     1.952    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X39Y64         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[2]/C
                         clock pessimism             -0.478     1.474    
    SLICE_X39Y64         FDCE (Remov_fdce_C_CLR)     -0.092     1.382    hci0/uart_blk/uart_rx_blk/q_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           2.705    
  -------------------------------------------------------------------
                         slack                                  1.322    

Slack (MET) :             1.322ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.267ns  (logic 0.141ns (11.125%)  route 1.126ns (88.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        0.554     1.437    EXCLK_IBUF_BUFG
    SLICE_X49Y77         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y77         FDPE (Prop_fdpe_C_Q)         0.141     1.578 f  rst_reg/Q
                         net (fo=926, routed)         1.126     2.705    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X39Y64         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        0.824     1.952    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X39Y64         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[3]/C
                         clock pessimism             -0.478     1.474    
    SLICE_X39Y64         FDCE (Remov_fdce_C_CLR)     -0.092     1.382    hci0/uart_blk/uart_rx_blk/q_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           2.705    
  -------------------------------------------------------------------
                         slack                                  1.322    

Slack (MET) :             1.322ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.267ns  (logic 0.141ns (11.125%)  route 1.126ns (88.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        0.554     1.437    EXCLK_IBUF_BUFG
    SLICE_X49Y77         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y77         FDPE (Prop_fdpe_C_Q)         0.141     1.578 f  rst_reg/Q
                         net (fo=926, routed)         1.126     2.705    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X39Y64         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        0.824     1.952    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X39Y64         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[4]/C
                         clock pessimism             -0.478     1.474    
    SLICE_X39Y64         FDCE (Remov_fdce_C_CLR)     -0.092     1.382    hci0/uart_blk/uart_rx_blk/q_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           2.705    
  -------------------------------------------------------------------
                         slack                                  1.322    

Slack (MET) :             1.366ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/q_rx_parity_err_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.311ns  (logic 0.141ns (10.758%)  route 1.170ns (89.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        0.554     1.437    EXCLK_IBUF_BUFG
    SLICE_X49Y77         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y77         FDPE (Prop_fdpe_C_Q)         0.141     1.578 f  rst_reg/Q
                         net (fo=926, routed)         1.170     2.748    hci0/uart_blk/rst
    SLICE_X47Y66         FDCE                                         f  hci0/uart_blk/q_rx_parity_err_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        0.825     1.952    hci0/uart_blk/clk
    SLICE_X47Y66         FDCE                                         r  hci0/uart_blk/q_rx_parity_err_reg/C
                         clock pessimism             -0.478     1.474    
    SLICE_X47Y66         FDCE (Remov_fdce_C_CLR)     -0.092     1.382    hci0/uart_blk/q_rx_parity_err_reg
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           2.748    
  -------------------------------------------------------------------
                         slack                                  1.366    

Slack (MET) :             1.498ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.443ns  (logic 0.141ns (9.771%)  route 1.302ns (90.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        0.554     1.437    EXCLK_IBUF_BUFG
    SLICE_X49Y77         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y77         FDPE (Prop_fdpe_C_Q)         0.141     1.578 f  rst_reg/Q
                         net (fo=926, routed)         1.302     2.880    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X39Y63         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        0.824     1.952    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X39Y63         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[5]/C
                         clock pessimism             -0.478     1.474    
    SLICE_X39Y63         FDCE (Remov_fdce_C_CLR)     -0.092     1.382    hci0/uart_blk/uart_rx_blk/q_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           2.880    
  -------------------------------------------------------------------
                         slack                                  1.498    

Slack (MET) :             1.498ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.443ns  (logic 0.141ns (9.771%)  route 1.302ns (90.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        0.554     1.437    EXCLK_IBUF_BUFG
    SLICE_X49Y77         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y77         FDPE (Prop_fdpe_C_Q)         0.141     1.578 f  rst_reg/Q
                         net (fo=926, routed)         1.302     2.880    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X39Y63         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6864, routed)        0.824     1.952    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X39Y63         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[6]/C
                         clock pessimism             -0.478     1.474    
    SLICE_X39Y63         FDCE (Remov_fdce_C_CLR)     -0.092     1.382    hci0/uart_blk/uart_rx_blk/q_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           2.880    
  -------------------------------------------------------------------
                         slack                                  1.498    





