#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x20ed6f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x20ed880 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x20e02d0 .functor NOT 1, L_0x213a950, C4<0>, C4<0>, C4<0>;
L_0x213a730 .functor XOR 2, L_0x213a5d0, L_0x213a690, C4<00>, C4<00>;
L_0x213a840 .functor XOR 2, L_0x213a730, L_0x213a7a0, C4<00>, C4<00>;
v0x21364b0_0 .net *"_ivl_10", 1 0, L_0x213a7a0;  1 drivers
v0x21365b0_0 .net *"_ivl_12", 1 0, L_0x213a840;  1 drivers
v0x2136690_0 .net *"_ivl_2", 1 0, L_0x2139870;  1 drivers
v0x2136750_0 .net *"_ivl_4", 1 0, L_0x213a5d0;  1 drivers
v0x2136830_0 .net *"_ivl_6", 1 0, L_0x213a690;  1 drivers
v0x2136960_0 .net *"_ivl_8", 1 0, L_0x213a730;  1 drivers
v0x2136a40_0 .net "a", 0 0, v0x21337a0_0;  1 drivers
v0x2136ae0_0 .net "b", 0 0, v0x2133840_0;  1 drivers
v0x2136b80_0 .net "c", 0 0, v0x21338e0_0;  1 drivers
v0x2136c20_0 .var "clk", 0 0;
v0x2136cc0_0 .net "d", 0 0, v0x2133a20_0;  1 drivers
v0x2136d60_0 .net "out_pos_dut", 0 0, L_0x213a450;  1 drivers
v0x2136e00_0 .net "out_pos_ref", 0 0, L_0x2138330;  1 drivers
v0x2136ea0_0 .net "out_sop_dut", 0 0, L_0x21393c0;  1 drivers
v0x2136f40_0 .net "out_sop_ref", 0 0, L_0x210df50;  1 drivers
v0x2136fe0_0 .var/2u "stats1", 223 0;
v0x2137080_0 .var/2u "strobe", 0 0;
v0x2137120_0 .net "tb_match", 0 0, L_0x213a950;  1 drivers
v0x21371f0_0 .net "tb_mismatch", 0 0, L_0x20e02d0;  1 drivers
v0x2137290_0 .net "wavedrom_enable", 0 0, v0x2133cf0_0;  1 drivers
v0x2137360_0 .net "wavedrom_title", 511 0, v0x2133d90_0;  1 drivers
L_0x2139870 .concat [ 1 1 0 0], L_0x2138330, L_0x210df50;
L_0x213a5d0 .concat [ 1 1 0 0], L_0x2138330, L_0x210df50;
L_0x213a690 .concat [ 1 1 0 0], L_0x213a450, L_0x21393c0;
L_0x213a7a0 .concat [ 1 1 0 0], L_0x2138330, L_0x210df50;
L_0x213a950 .cmp/eeq 2, L_0x2139870, L_0x213a840;
S_0x20eda10 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x20ed880;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x20e06b0 .functor AND 1, v0x21338e0_0, v0x2133a20_0, C4<1>, C4<1>;
L_0x20e0a90 .functor NOT 1, v0x21337a0_0, C4<0>, C4<0>, C4<0>;
L_0x20e0e70 .functor NOT 1, v0x2133840_0, C4<0>, C4<0>, C4<0>;
L_0x20e10f0 .functor AND 1, L_0x20e0a90, L_0x20e0e70, C4<1>, C4<1>;
L_0x20f8310 .functor AND 1, L_0x20e10f0, v0x21338e0_0, C4<1>, C4<1>;
L_0x210df50 .functor OR 1, L_0x20e06b0, L_0x20f8310, C4<0>, C4<0>;
L_0x21377b0 .functor NOT 1, v0x2133840_0, C4<0>, C4<0>, C4<0>;
L_0x2137820 .functor OR 1, L_0x21377b0, v0x2133a20_0, C4<0>, C4<0>;
L_0x2137930 .functor AND 1, v0x21338e0_0, L_0x2137820, C4<1>, C4<1>;
L_0x21379f0 .functor NOT 1, v0x21337a0_0, C4<0>, C4<0>, C4<0>;
L_0x2137ac0 .functor OR 1, L_0x21379f0, v0x2133840_0, C4<0>, C4<0>;
L_0x2137b30 .functor AND 1, L_0x2137930, L_0x2137ac0, C4<1>, C4<1>;
L_0x2137cb0 .functor NOT 1, v0x2133840_0, C4<0>, C4<0>, C4<0>;
L_0x2137d20 .functor OR 1, L_0x2137cb0, v0x2133a20_0, C4<0>, C4<0>;
L_0x2137c40 .functor AND 1, v0x21338e0_0, L_0x2137d20, C4<1>, C4<1>;
L_0x2137eb0 .functor NOT 1, v0x21337a0_0, C4<0>, C4<0>, C4<0>;
L_0x2137fb0 .functor OR 1, L_0x2137eb0, v0x2133a20_0, C4<0>, C4<0>;
L_0x2138070 .functor AND 1, L_0x2137c40, L_0x2137fb0, C4<1>, C4<1>;
L_0x2138220 .functor XNOR 1, L_0x2137b30, L_0x2138070, C4<0>, C4<0>;
v0x20dfc00_0 .net *"_ivl_0", 0 0, L_0x20e06b0;  1 drivers
v0x20e0000_0 .net *"_ivl_12", 0 0, L_0x21377b0;  1 drivers
v0x20e03e0_0 .net *"_ivl_14", 0 0, L_0x2137820;  1 drivers
v0x20e07c0_0 .net *"_ivl_16", 0 0, L_0x2137930;  1 drivers
v0x20e0ba0_0 .net *"_ivl_18", 0 0, L_0x21379f0;  1 drivers
v0x20e0f80_0 .net *"_ivl_2", 0 0, L_0x20e0a90;  1 drivers
v0x20e1200_0 .net *"_ivl_20", 0 0, L_0x2137ac0;  1 drivers
v0x2131d10_0 .net *"_ivl_24", 0 0, L_0x2137cb0;  1 drivers
v0x2131df0_0 .net *"_ivl_26", 0 0, L_0x2137d20;  1 drivers
v0x2131ed0_0 .net *"_ivl_28", 0 0, L_0x2137c40;  1 drivers
v0x2131fb0_0 .net *"_ivl_30", 0 0, L_0x2137eb0;  1 drivers
v0x2132090_0 .net *"_ivl_32", 0 0, L_0x2137fb0;  1 drivers
v0x2132170_0 .net *"_ivl_36", 0 0, L_0x2138220;  1 drivers
L_0x7f340348a018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x2132230_0 .net *"_ivl_38", 0 0, L_0x7f340348a018;  1 drivers
v0x2132310_0 .net *"_ivl_4", 0 0, L_0x20e0e70;  1 drivers
v0x21323f0_0 .net *"_ivl_6", 0 0, L_0x20e10f0;  1 drivers
v0x21324d0_0 .net *"_ivl_8", 0 0, L_0x20f8310;  1 drivers
v0x21325b0_0 .net "a", 0 0, v0x21337a0_0;  alias, 1 drivers
v0x2132670_0 .net "b", 0 0, v0x2133840_0;  alias, 1 drivers
v0x2132730_0 .net "c", 0 0, v0x21338e0_0;  alias, 1 drivers
v0x21327f0_0 .net "d", 0 0, v0x2133a20_0;  alias, 1 drivers
v0x21328b0_0 .net "out_pos", 0 0, L_0x2138330;  alias, 1 drivers
v0x2132970_0 .net "out_sop", 0 0, L_0x210df50;  alias, 1 drivers
v0x2132a30_0 .net "pos0", 0 0, L_0x2137b30;  1 drivers
v0x2132af0_0 .net "pos1", 0 0, L_0x2138070;  1 drivers
L_0x2138330 .functor MUXZ 1, L_0x7f340348a018, L_0x2137b30, L_0x2138220, C4<>;
S_0x2132c70 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x20ed880;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x21337a0_0 .var "a", 0 0;
v0x2133840_0 .var "b", 0 0;
v0x21338e0_0 .var "c", 0 0;
v0x2133980_0 .net "clk", 0 0, v0x2136c20_0;  1 drivers
v0x2133a20_0 .var "d", 0 0;
v0x2133b10_0 .var/2u "fail", 0 0;
v0x2133bb0_0 .var/2u "fail1", 0 0;
v0x2133c50_0 .net "tb_match", 0 0, L_0x213a950;  alias, 1 drivers
v0x2133cf0_0 .var "wavedrom_enable", 0 0;
v0x2133d90_0 .var "wavedrom_title", 511 0;
E_0x20ec060/0 .event negedge, v0x2133980_0;
E_0x20ec060/1 .event posedge, v0x2133980_0;
E_0x20ec060 .event/or E_0x20ec060/0, E_0x20ec060/1;
S_0x2132fa0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x2132c70;
 .timescale -12 -12;
v0x21331e0_0 .var/2s "i", 31 0;
E_0x20ebf00 .event posedge, v0x2133980_0;
S_0x21332e0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x2132c70;
 .timescale -12 -12;
v0x21334e0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x21335c0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x2132c70;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x2133f70 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x20ed880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x21384e0 .functor NOT 1, v0x21337a0_0, C4<0>, C4<0>, C4<0>;
L_0x2138570 .functor AND 1, L_0x21384e0, v0x2133840_0, C4<1>, C4<1>;
L_0x2138760 .functor NOT 1, v0x21338e0_0, C4<0>, C4<0>, C4<0>;
L_0x21388e0 .functor AND 1, L_0x2138570, L_0x2138760, C4<1>, C4<1>;
L_0x2138a20 .functor AND 1, L_0x21388e0, v0x2133a20_0, C4<1>, C4<1>;
L_0x2138bf0 .functor AND 1, v0x21337a0_0, v0x2133840_0, C4<1>, C4<1>;
L_0x2138db0 .functor AND 1, L_0x2138bf0, v0x21338e0_0, C4<1>, C4<1>;
L_0x2138e70 .functor NOT 1, v0x2133a20_0, C4<0>, C4<0>, C4<0>;
L_0x2138f30 .functor AND 1, L_0x2138db0, L_0x2138e70, C4<1>, C4<1>;
L_0x2139040 .functor OR 1, L_0x2138a20, L_0x2138f30, C4<0>, C4<0>;
L_0x21391b0 .functor AND 1, v0x21337a0_0, v0x2133840_0, C4<1>, C4<1>;
L_0x2139220 .functor AND 1, L_0x21391b0, v0x21338e0_0, C4<1>, C4<1>;
L_0x2139300 .functor AND 1, L_0x2139220, v0x2133a20_0, C4<1>, C4<1>;
L_0x21393c0 .functor OR 1, L_0x2139040, L_0x2139300, C4<0>, C4<0>;
L_0x2139290 .functor NOT 1, v0x2133840_0, C4<0>, C4<0>, C4<0>;
L_0x21395a0 .functor OR 1, v0x21337a0_0, L_0x2139290, C4<0>, C4<0>;
L_0x21396f0 .functor OR 1, L_0x21395a0, v0x21338e0_0, C4<0>, C4<0>;
L_0x21397b0 .functor OR 1, L_0x21396f0, v0x2133a20_0, C4<0>, C4<0>;
L_0x2139910 .functor OR 1, v0x21337a0_0, v0x2133840_0, C4<0>, C4<0>;
L_0x2139980 .functor NOT 1, v0x21338e0_0, C4<0>, C4<0>, C4<0>;
L_0x2139aa0 .functor OR 1, L_0x2139910, L_0x2139980, C4<0>, C4<0>;
L_0x2139bb0 .functor OR 1, L_0x2139aa0, v0x2133a20_0, C4<0>, C4<0>;
L_0x2139d30 .functor AND 1, L_0x21397b0, L_0x2139bb0, C4<1>, C4<1>;
L_0x2139e40 .functor NOT 1, v0x21337a0_0, C4<0>, C4<0>, C4<0>;
L_0x2139f80 .functor OR 1, L_0x2139e40, v0x2133840_0, C4<0>, C4<0>;
L_0x213a040 .functor OR 1, L_0x2139f80, v0x21338e0_0, C4<0>, C4<0>;
L_0x213a1e0 .functor NOT 1, v0x2133a20_0, C4<0>, C4<0>, C4<0>;
L_0x213a250 .functor OR 1, L_0x213a040, L_0x213a1e0, C4<0>, C4<0>;
L_0x213a450 .functor AND 1, L_0x2139d30, L_0x213a250, C4<1>, C4<1>;
v0x2134130_0 .net *"_ivl_0", 0 0, L_0x21384e0;  1 drivers
v0x2134210_0 .net *"_ivl_10", 0 0, L_0x2138bf0;  1 drivers
v0x21342f0_0 .net *"_ivl_12", 0 0, L_0x2138db0;  1 drivers
v0x21343e0_0 .net *"_ivl_14", 0 0, L_0x2138e70;  1 drivers
v0x21344c0_0 .net *"_ivl_16", 0 0, L_0x2138f30;  1 drivers
v0x21345f0_0 .net *"_ivl_18", 0 0, L_0x2139040;  1 drivers
v0x21346d0_0 .net *"_ivl_2", 0 0, L_0x2138570;  1 drivers
v0x21347b0_0 .net *"_ivl_20", 0 0, L_0x21391b0;  1 drivers
v0x2134890_0 .net *"_ivl_22", 0 0, L_0x2139220;  1 drivers
v0x2134a00_0 .net *"_ivl_24", 0 0, L_0x2139300;  1 drivers
v0x2134ae0_0 .net *"_ivl_28", 0 0, L_0x2139290;  1 drivers
v0x2134bc0_0 .net *"_ivl_30", 0 0, L_0x21395a0;  1 drivers
v0x2134ca0_0 .net *"_ivl_32", 0 0, L_0x21396f0;  1 drivers
v0x2134d80_0 .net *"_ivl_34", 0 0, L_0x21397b0;  1 drivers
v0x2134e60_0 .net *"_ivl_36", 0 0, L_0x2139910;  1 drivers
v0x2134f40_0 .net *"_ivl_38", 0 0, L_0x2139980;  1 drivers
v0x2135020_0 .net *"_ivl_4", 0 0, L_0x2138760;  1 drivers
v0x2135210_0 .net *"_ivl_40", 0 0, L_0x2139aa0;  1 drivers
v0x21352f0_0 .net *"_ivl_42", 0 0, L_0x2139bb0;  1 drivers
v0x21353d0_0 .net *"_ivl_44", 0 0, L_0x2139d30;  1 drivers
v0x21354b0_0 .net *"_ivl_46", 0 0, L_0x2139e40;  1 drivers
v0x2135590_0 .net *"_ivl_48", 0 0, L_0x2139f80;  1 drivers
v0x2135670_0 .net *"_ivl_50", 0 0, L_0x213a040;  1 drivers
v0x2135750_0 .net *"_ivl_52", 0 0, L_0x213a1e0;  1 drivers
v0x2135830_0 .net *"_ivl_54", 0 0, L_0x213a250;  1 drivers
v0x2135910_0 .net *"_ivl_6", 0 0, L_0x21388e0;  1 drivers
v0x21359f0_0 .net *"_ivl_8", 0 0, L_0x2138a20;  1 drivers
v0x2135ad0_0 .net "a", 0 0, v0x21337a0_0;  alias, 1 drivers
v0x2135b70_0 .net "b", 0 0, v0x2133840_0;  alias, 1 drivers
v0x2135c60_0 .net "c", 0 0, v0x21338e0_0;  alias, 1 drivers
v0x2135d50_0 .net "d", 0 0, v0x2133a20_0;  alias, 1 drivers
v0x2135e40_0 .net "out_pos", 0 0, L_0x213a450;  alias, 1 drivers
v0x2135f00_0 .net "out_sop", 0 0, L_0x21393c0;  alias, 1 drivers
S_0x2136290 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x20ed880;
 .timescale -12 -12;
E_0x20d59f0 .event anyedge, v0x2137080_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x2137080_0;
    %nor/r;
    %assign/vec4 v0x2137080_0, 0;
    %wait E_0x20d59f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x2132c70;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2133b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2133bb0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x2132c70;
T_4 ;
    %wait E_0x20ec060;
    %load/vec4 v0x2133c50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2133b10_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x2132c70;
T_5 ;
    %wait E_0x20ebf00;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2133a20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21338e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2133840_0, 0;
    %assign/vec4 v0x21337a0_0, 0;
    %wait E_0x20ebf00;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2133a20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21338e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2133840_0, 0;
    %assign/vec4 v0x21337a0_0, 0;
    %wait E_0x20ebf00;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2133a20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21338e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2133840_0, 0;
    %assign/vec4 v0x21337a0_0, 0;
    %wait E_0x20ebf00;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2133a20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21338e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2133840_0, 0;
    %assign/vec4 v0x21337a0_0, 0;
    %wait E_0x20ebf00;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2133a20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21338e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2133840_0, 0;
    %assign/vec4 v0x21337a0_0, 0;
    %wait E_0x20ebf00;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2133a20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21338e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2133840_0, 0;
    %assign/vec4 v0x21337a0_0, 0;
    %wait E_0x20ebf00;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2133a20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21338e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2133840_0, 0;
    %assign/vec4 v0x21337a0_0, 0;
    %wait E_0x20ebf00;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2133a20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21338e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2133840_0, 0;
    %assign/vec4 v0x21337a0_0, 0;
    %wait E_0x20ebf00;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2133a20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21338e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2133840_0, 0;
    %assign/vec4 v0x21337a0_0, 0;
    %wait E_0x20ebf00;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2133a20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21338e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2133840_0, 0;
    %assign/vec4 v0x21337a0_0, 0;
    %wait E_0x20ebf00;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2133a20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21338e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2133840_0, 0;
    %assign/vec4 v0x21337a0_0, 0;
    %wait E_0x20ebf00;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2133a20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21338e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2133840_0, 0;
    %assign/vec4 v0x21337a0_0, 0;
    %wait E_0x20ebf00;
    %load/vec4 v0x2133b10_0;
    %store/vec4 v0x2133bb0_0, 0, 1;
    %fork t_1, S_0x2132fa0;
    %jmp t_0;
    .scope S_0x2132fa0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x21331e0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x21331e0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x20ebf00;
    %load/vec4 v0x21331e0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x2133a20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21338e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2133840_0, 0;
    %assign/vec4 v0x21337a0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x21331e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x21331e0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x2132c70;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x20ec060;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x2133a20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21338e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2133840_0, 0;
    %assign/vec4 v0x21337a0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x2133b10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x2133bb0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x20ed880;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2136c20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2137080_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x20ed880;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x2136c20_0;
    %inv;
    %store/vec4 v0x2136c20_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x20ed880;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x2133980_0, v0x21371f0_0, v0x2136a40_0, v0x2136ae0_0, v0x2136b80_0, v0x2136cc0_0, v0x2136f40_0, v0x2136ea0_0, v0x2136e00_0, v0x2136d60_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x20ed880;
T_9 ;
    %load/vec4 v0x2136fe0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x2136fe0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2136fe0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x2136fe0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x2136fe0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x2136fe0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x2136fe0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2136fe0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x2136fe0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2136fe0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x20ed880;
T_10 ;
    %wait E_0x20ec060;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2136fe0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2136fe0_0, 4, 32;
    %load/vec4 v0x2137120_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x2136fe0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2136fe0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2136fe0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2136fe0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x2136f40_0;
    %load/vec4 v0x2136f40_0;
    %load/vec4 v0x2136ea0_0;
    %xor;
    %load/vec4 v0x2136f40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x2136fe0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2136fe0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x2136fe0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2136fe0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x2136e00_0;
    %load/vec4 v0x2136e00_0;
    %load/vec4 v0x2136d60_0;
    %xor;
    %load/vec4 v0x2136e00_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x2136fe0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2136fe0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x2136fe0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2136fe0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can30_depth0/human/ece241_2013_q2/iter0/response29/top_module.sv";
