@N: CD630 :"C:\users\strak.desktop-d9mddlk\documents\isplever projects\zadanie3\top_module.vhd":6:7:6:9|Synthesizing work.top.top 
@N: CD630 :"C:\users\strak.desktop-d9mddlk\documents\isplever projects\zadanie3\counter1.vhd":7:7:7:13|Synthesizing work.counter.seq 
Post processing for work.counter.seq
@N: CD630 :"C:\users\strak.desktop-d9mddlk\documents\isplever projects\zadanie3\clk_prescaler.vhd":6:7:6:19|Synthesizing work.clk_prescaler.prescaler 
@W: CD638 :"C:\users\strak.desktop-d9mddlk\documents\isplever projects\zadanie3\clk_prescaler.vhd":16:7:16:23|Signal s_activeprescaler is undriven 
Post processing for work.clk_prescaler.prescaler
Post processing for work.top.top
@W: CL159 :"C:\users\strak.desktop-d9mddlk\documents\isplever projects\zadanie3\counter1.vhd":10:8:10:16|Input i_sigZero is unused
