// ==============================================================
// Generated by Vitis HLS v2025.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="crosscorr_crosscorr,hls_ip_2025_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7s50-csga324-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.294375,HLS_SYN_LAT=105,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=24353,HLS_SYN_LUT=21015,HLS_VERSION=2025_1}" *)

module crosscorr (
        ap_clk,
        ap_rst_n,
        stream_in_TDATA,
        stream_in_TVALID,
        stream_in_TREADY,
        stream_out_TDATA,
        stream_out_TVALID,
        stream_out_TREADY
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_state2 = 4'd2;
parameter    ap_ST_fsm_state3 = 4'd4;
parameter    ap_ST_fsm_state4 = 4'd8;

input   ap_clk;
input   ap_rst_n;
input  [127:0] stream_in_TDATA;
input   stream_in_TVALID;
output   stream_in_TREADY;
output  [95:0] stream_out_TDATA;
output   stream_out_TVALID;
input   stream_out_TREADY;

 reg    ap_rst_n_inv;
reg    stream_in_TDATA_blk_n;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    stream_out_TDATA_blk_n;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
reg   [15:0] in_re_reg_272;
reg   [15:0] in_im_reg_277;
reg   [15:0] in_re_1_reg_282;
reg   [15:0] in_im_1_reg_287;
reg   [15:0] in_re_2_reg_292;
reg   [15:0] in_im_2_reg_297;
wire   [24:0] tmp2_re_1_fu_173_p3;
reg   [24:0] tmp2_re_1_reg_302;
wire   [24:0] tmp2_im_1_fu_192_p3;
reg   [24:0] tmp2_im_1_reg_307;
wire    grp_crosscorr_Pipeline_VITIS_LOOP_20_1_fu_97_ap_start;
wire    grp_crosscorr_Pipeline_VITIS_LOOP_20_1_fu_97_ap_done;
wire    grp_crosscorr_Pipeline_VITIS_LOOP_20_1_fu_97_ap_idle;
wire    grp_crosscorr_Pipeline_VITIS_LOOP_20_1_fu_97_ap_ready;
wire   [15:0] grp_crosscorr_Pipeline_VITIS_LOOP_20_1_fu_97_out_re_1_out;
wire    grp_crosscorr_Pipeline_VITIS_LOOP_20_1_fu_97_out_re_1_out_ap_vld;
wire   [15:0] grp_crosscorr_Pipeline_VITIS_LOOP_20_1_fu_97_out_re_2_out;
wire    grp_crosscorr_Pipeline_VITIS_LOOP_20_1_fu_97_out_re_2_out_ap_vld;
wire   [15:0] grp_crosscorr_Pipeline_VITIS_LOOP_20_1_fu_97_out_re_3_out;
wire    grp_crosscorr_Pipeline_VITIS_LOOP_20_1_fu_97_out_re_3_out_ap_vld;
wire   [15:0] grp_crosscorr_Pipeline_VITIS_LOOP_20_1_fu_97_out_im_1_out;
wire    grp_crosscorr_Pipeline_VITIS_LOOP_20_1_fu_97_out_im_1_out_ap_vld;
wire   [15:0] grp_crosscorr_Pipeline_VITIS_LOOP_20_1_fu_97_out_im_2_out;
wire    grp_crosscorr_Pipeline_VITIS_LOOP_20_1_fu_97_out_im_2_out_ap_vld;
wire   [15:0] grp_crosscorr_Pipeline_VITIS_LOOP_20_1_fu_97_out_im_3_out;
wire    grp_crosscorr_Pipeline_VITIS_LOOP_20_1_fu_97_out_im_3_out_ap_vld;
reg    grp_crosscorr_Pipeline_VITIS_LOOP_20_1_fu_97_ap_start_reg;
wire    ap_CS_fsm_state2;
reg   [15:0] out_re_1_loc_fu_80;
reg   [15:0] out_re_2_loc_fu_76;
reg   [15:0] out_re_3_loc_fu_72;
reg   [15:0] out_im_1_loc_fu_68;
reg   [15:0] out_im_2_loc_fu_64;
reg   [15:0] out_im_3_loc_fu_60;
wire   [15:0] empty_fu_169_p1;
wire   [15:0] tmp_s_fu_182_p4;
reg   [3:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    regslice_both_stream_out_U_apdone_blk;
reg    ap_block_state4;
wire    regslice_both_stream_in_U_apdone_blk;
wire   [127:0] stream_in_TDATA_int_regslice;
wire    stream_in_TVALID_int_regslice;
reg    stream_in_TREADY_int_regslice;
wire    regslice_both_stream_in_U_ack_in;
wire   [95:0] stream_out_TDATA_int_regslice;
reg    stream_out_TVALID_int_regslice;
wire    stream_out_TREADY_int_regslice;
wire    regslice_both_stream_out_U_vld_out;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 4'd1;
#0 grp_crosscorr_Pipeline_VITIS_LOOP_20_1_fu_97_ap_start_reg = 1'b0;
end

crosscorr_crosscorr_Pipeline_VITIS_LOOP_20_1 grp_crosscorr_Pipeline_VITIS_LOOP_20_1_fu_97(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_crosscorr_Pipeline_VITIS_LOOP_20_1_fu_97_ap_start),
    .ap_done(grp_crosscorr_Pipeline_VITIS_LOOP_20_1_fu_97_ap_done),
    .ap_idle(grp_crosscorr_Pipeline_VITIS_LOOP_20_1_fu_97_ap_idle),
    .ap_ready(grp_crosscorr_Pipeline_VITIS_LOOP_20_1_fu_97_ap_ready),
    .in_re(in_re_reg_272),
    .in_re_1(in_re_1_reg_282),
    .in_re_2(in_re_2_reg_292),
    .in_im(in_im_reg_277),
    .in_im_1(in_im_1_reg_287),
    .in_im_2(in_im_2_reg_297),
    .tmp2_re_1_cast(tmp2_re_1_reg_302),
    .sext_ln20(tmp2_im_1_reg_307),
    .out_re_1_out(grp_crosscorr_Pipeline_VITIS_LOOP_20_1_fu_97_out_re_1_out),
    .out_re_1_out_ap_vld(grp_crosscorr_Pipeline_VITIS_LOOP_20_1_fu_97_out_re_1_out_ap_vld),
    .out_re_2_out(grp_crosscorr_Pipeline_VITIS_LOOP_20_1_fu_97_out_re_2_out),
    .out_re_2_out_ap_vld(grp_crosscorr_Pipeline_VITIS_LOOP_20_1_fu_97_out_re_2_out_ap_vld),
    .out_re_3_out(grp_crosscorr_Pipeline_VITIS_LOOP_20_1_fu_97_out_re_3_out),
    .out_re_3_out_ap_vld(grp_crosscorr_Pipeline_VITIS_LOOP_20_1_fu_97_out_re_3_out_ap_vld),
    .out_im_1_out(grp_crosscorr_Pipeline_VITIS_LOOP_20_1_fu_97_out_im_1_out),
    .out_im_1_out_ap_vld(grp_crosscorr_Pipeline_VITIS_LOOP_20_1_fu_97_out_im_1_out_ap_vld),
    .out_im_2_out(grp_crosscorr_Pipeline_VITIS_LOOP_20_1_fu_97_out_im_2_out),
    .out_im_2_out_ap_vld(grp_crosscorr_Pipeline_VITIS_LOOP_20_1_fu_97_out_im_2_out_ap_vld),
    .out_im_3_out(grp_crosscorr_Pipeline_VITIS_LOOP_20_1_fu_97_out_im_3_out),
    .out_im_3_out_ap_vld(grp_crosscorr_Pipeline_VITIS_LOOP_20_1_fu_97_out_im_3_out_ap_vld)
);

crosscorr_regslice_both #(
    .DataWidth( 128 ))
regslice_both_stream_in_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(stream_in_TDATA),
    .vld_in(stream_in_TVALID),
    .ack_in(regslice_both_stream_in_U_ack_in),
    .data_out(stream_in_TDATA_int_regslice),
    .vld_out(stream_in_TVALID_int_regslice),
    .ack_out(stream_in_TREADY_int_regslice),
    .apdone_blk(regslice_both_stream_in_U_apdone_blk)
);

crosscorr_regslice_both #(
    .DataWidth( 96 ))
regslice_both_stream_out_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(stream_out_TDATA_int_regslice),
    .vld_in(stream_out_TVALID_int_regslice),
    .ack_in(stream_out_TREADY_int_regslice),
    .data_out(stream_out_TDATA),
    .vld_out(regslice_both_stream_out_U_vld_out),
    .ack_out(stream_out_TREADY),
    .apdone_blk(regslice_both_stream_out_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_crosscorr_Pipeline_VITIS_LOOP_20_1_fu_97_ap_start_reg <= 1'b0;
    end else begin
        if (((stream_in_TVALID_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_crosscorr_Pipeline_VITIS_LOOP_20_1_fu_97_ap_start_reg <= 1'b1;
        end else if ((grp_crosscorr_Pipeline_VITIS_LOOP_20_1_fu_97_ap_ready == 1'b1)) begin
            grp_crosscorr_Pipeline_VITIS_LOOP_20_1_fu_97_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        in_im_1_reg_287 <= {{stream_in_TDATA_int_regslice[95:80]}};
        in_im_2_reg_297 <= {{stream_in_TDATA_int_regslice[127:112]}};
        in_im_reg_277 <= {{stream_in_TDATA_int_regslice[63:48]}};
        in_re_1_reg_282 <= {{stream_in_TDATA_int_regslice[79:64]}};
        in_re_2_reg_292 <= {{stream_in_TDATA_int_regslice[111:96]}};
        in_re_reg_272 <= {{stream_in_TDATA_int_regslice[47:32]}};
        tmp2_im_1_reg_307[24 : 9] <= tmp2_im_1_fu_192_p3[24 : 9];
        tmp2_re_1_reg_302[24 : 9] <= tmp2_re_1_fu_173_p3[24 : 9];
    end
end

always @ (posedge ap_clk) begin
    if (((grp_crosscorr_Pipeline_VITIS_LOOP_20_1_fu_97_out_im_1_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        out_im_1_loc_fu_68 <= grp_crosscorr_Pipeline_VITIS_LOOP_20_1_fu_97_out_im_1_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_crosscorr_Pipeline_VITIS_LOOP_20_1_fu_97_out_im_2_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        out_im_2_loc_fu_64 <= grp_crosscorr_Pipeline_VITIS_LOOP_20_1_fu_97_out_im_2_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_crosscorr_Pipeline_VITIS_LOOP_20_1_fu_97_out_im_3_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        out_im_3_loc_fu_60 <= grp_crosscorr_Pipeline_VITIS_LOOP_20_1_fu_97_out_im_3_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_crosscorr_Pipeline_VITIS_LOOP_20_1_fu_97_out_re_1_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        out_re_1_loc_fu_80 <= grp_crosscorr_Pipeline_VITIS_LOOP_20_1_fu_97_out_re_1_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_crosscorr_Pipeline_VITIS_LOOP_20_1_fu_97_out_re_2_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        out_re_2_loc_fu_76 <= grp_crosscorr_Pipeline_VITIS_LOOP_20_1_fu_97_out_re_2_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_crosscorr_Pipeline_VITIS_LOOP_20_1_fu_97_out_re_3_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        out_re_3_loc_fu_72 <= grp_crosscorr_Pipeline_VITIS_LOOP_20_1_fu_97_out_re_3_out;
    end
end

always @ (*) begin
    if ((stream_in_TVALID_int_regslice == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_crosscorr_Pipeline_VITIS_LOOP_20_1_fu_97_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

always @ (*) begin
    if ((stream_out_TREADY_int_regslice == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state4)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        stream_in_TDATA_blk_n = stream_in_TVALID_int_regslice;
    end else begin
        stream_in_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((stream_in_TVALID_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        stream_in_TREADY_int_regslice = 1'b1;
    end else begin
        stream_in_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        stream_out_TDATA_blk_n = stream_out_TREADY_int_regslice;
    end else begin
        stream_out_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((stream_out_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        stream_out_TVALID_int_regslice = 1'b1;
    end else begin
        stream_out_TVALID_int_regslice = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((stream_in_TVALID_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((grp_crosscorr_Pipeline_VITIS_LOOP_20_1_fu_97_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((stream_out_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (1'b0 == ap_block_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

always @ (*) begin
    ap_block_state4 = ((stream_out_TREADY_int_regslice == 1'b0) | (regslice_both_stream_out_U_apdone_blk == 1'b1));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign empty_fu_169_p1 = stream_in_TDATA_int_regslice[15:0];

assign grp_crosscorr_Pipeline_VITIS_LOOP_20_1_fu_97_ap_start = grp_crosscorr_Pipeline_VITIS_LOOP_20_1_fu_97_ap_start_reg;

assign stream_in_TREADY = regslice_both_stream_in_U_ack_in;

assign stream_out_TDATA_int_regslice = {{{{{{out_im_1_loc_fu_68}, {out_re_3_loc_fu_72}}, {out_im_2_loc_fu_64}}, {out_re_2_loc_fu_76}}, {out_im_3_loc_fu_60}}, {out_re_1_loc_fu_80}};

assign stream_out_TVALID = regslice_both_stream_out_U_vld_out;

assign tmp2_im_1_fu_192_p3 = {{tmp_s_fu_182_p4}, {9'd0}};

assign tmp2_re_1_fu_173_p3 = {{empty_fu_169_p1}, {9'd0}};

assign tmp_s_fu_182_p4 = {{stream_in_TDATA_int_regslice[31:16]}};

always @ (posedge ap_clk) begin
    tmp2_re_1_reg_302[8:0] <= 9'b000000000;
    tmp2_im_1_reg_307[8:0] <= 9'b000000000;
end


reg find_kernel_block = 0;
// synthesis translate_off
`include "crosscorr_hls_deadlock_kernel_monitor_top.vh"
// synthesis translate_on

endmodule //crosscorr

