#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000154a426eaa0 .scope module, "tb" "tb" 2 1;
 .timescale 0 0;
v00000154a4316c30_0 .var "A", 2 0;
v00000154a4316370_0 .var "B", 2 0;
v00000154a4317770_0 .net "C", 3 0, L_00000154a43162d0;  1 drivers
S_00000154a426ec30 .scope module, "uut" "Adder3Bit" 2 5, 3 1 0, S_00000154a426eaa0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "A";
    .port_info 1 /INPUT 3 "B";
    .port_info 2 /OUTPUT 4 "C";
v00000154a4316230_0 .net "A", 2 0, v00000154a4316c30_0;  1 drivers
v00000154a43173b0_0 .net "B", 2 0, v00000154a4316370_0;  1 drivers
v00000154a4317450_0 .net "C", 3 0, L_00000154a43162d0;  alias, 1 drivers
v00000154a4316050_0 .net "c1", 0 0, L_00000154a42aabe0;  1 drivers
v00000154a43174f0_0 .net "c2", 0 0, L_00000154a42ab200;  1 drivers
L_00000154a4315fb0 .part v00000154a4316c30_0, 0, 1;
L_00000154a4315b50 .part v00000154a4316370_0, 0, 1;
L_00000154a4316190 .part v00000154a4316c30_0, 1, 1;
L_00000154a4317590 .part v00000154a4316370_0, 1, 1;
L_00000154a4317630 .part v00000154a4316c30_0, 2, 1;
L_00000154a4316a50 .part v00000154a4316370_0, 2, 1;
L_00000154a43162d0 .concat8 [ 1 1 1 1], L_00000154a42aa8d0, L_00000154a42ab580, L_00000154a42ab660, L_00000154a42aad30;
S_00000154a426d820 .scope module, "a0" "halfAdder" 3 8, 4 1 0, S_00000154a426ec30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "C";
L_00000154a42aa8d0 .functor XOR 1, L_00000154a4315fb0, L_00000154a4315b50, C4<0>, C4<0>;
L_00000154a42aabe0 .functor AND 1, L_00000154a4315fb0, L_00000154a4315b50, C4<1>, C4<1>;
v00000154a42aa140_0 .net "A", 0 0, L_00000154a4315fb0;  1 drivers
v00000154a42a9c40_0 .net "B", 0 0, L_00000154a4315b50;  1 drivers
v00000154a42aa000_0 .net "C", 0 0, L_00000154a42aabe0;  alias, 1 drivers
v00000154a42a9880_0 .net "S", 0 0, L_00000154a42aa8d0;  1 drivers
S_00000154a426d9b0 .scope module, "a1" "fullAdder" 3 10, 5 1 0, S_00000154a426ec30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Z";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "C";
L_00000154a42ab200 .functor OR 1, L_00000154a42aab70, L_00000154a42aa940, C4<0>, C4<0>;
v00000154a42a99c0_0 .net "A", 0 0, L_00000154a4316190;  1 drivers
v00000154a42aa6e0_0 .net "B", 0 0, L_00000154a4317590;  1 drivers
v00000154a42aa320_0 .net "C", 0 0, L_00000154a42ab200;  alias, 1 drivers
v00000154a42aa500_0 .net "S", 0 0, L_00000154a42ab580;  1 drivers
v00000154a42a9b00_0 .net "W0", 0 0, L_00000154a42ab510;  1 drivers
v00000154a42aa640_0 .net "W1", 0 0, L_00000154a42aab70;  1 drivers
v00000154a42a9d80_0 .net "W2", 0 0, L_00000154a42aa940;  1 drivers
v00000154a42a9ec0_0 .net "Z", 0 0, L_00000154a42aabe0;  alias, 1 drivers
S_00000154a426c910 .scope module, "h0" "halfAdder" 5 7, 4 1 0, S_00000154a426d9b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "C";
L_00000154a42ab510 .functor XOR 1, L_00000154a4316190, L_00000154a4317590, C4<0>, C4<0>;
L_00000154a42aab70 .functor AND 1, L_00000154a4316190, L_00000154a4317590, C4<1>, C4<1>;
v00000154a42aa0a0_0 .net "A", 0 0, L_00000154a4316190;  alias, 1 drivers
v00000154a42a9a60_0 .net "B", 0 0, L_00000154a4317590;  alias, 1 drivers
v00000154a42aa1e0_0 .net "C", 0 0, L_00000154a42aab70;  alias, 1 drivers
v00000154a42aa280_0 .net "S", 0 0, L_00000154a42ab510;  alias, 1 drivers
S_00000154a426caa0 .scope module, "h1" "halfAdder" 5 8, 4 1 0, S_00000154a426d9b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "C";
L_00000154a42ab580 .functor XOR 1, L_00000154a42ab510, L_00000154a42aabe0, C4<0>, C4<0>;
L_00000154a42aa940 .functor AND 1, L_00000154a42ab510, L_00000154a42aabe0, C4<1>, C4<1>;
v00000154a42a97e0_0 .net "A", 0 0, L_00000154a42ab510;  alias, 1 drivers
v00000154a42a9ce0_0 .net "B", 0 0, L_00000154a42aabe0;  alias, 1 drivers
v00000154a42a9920_0 .net "C", 0 0, L_00000154a42aa940;  alias, 1 drivers
v00000154a42aa460_0 .net "S", 0 0, L_00000154a42ab580;  alias, 1 drivers
S_00000154a4282990 .scope module, "a2" "fullAdder" 3 11, 5 1 0, S_00000154a426ec30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Z";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "C";
L_00000154a42aad30 .functor OR 1, L_00000154a42ab3c0, L_00000154a42aa9b0, C4<0>, C4<0>;
v00000154a4316910_0 .net "A", 0 0, L_00000154a4317630;  1 drivers
v00000154a43160f0_0 .net "B", 0 0, L_00000154a4316a50;  1 drivers
v00000154a4317270_0 .net "C", 0 0, L_00000154a42aad30;  1 drivers
v00000154a4316ff0_0 .net "S", 0 0, L_00000154a42ab660;  1 drivers
v00000154a4316b90_0 .net "W0", 0 0, L_00000154a42ab350;  1 drivers
v00000154a43171d0_0 .net "W1", 0 0, L_00000154a42ab3c0;  1 drivers
v00000154a4317310_0 .net "W2", 0 0, L_00000154a42aa9b0;  1 drivers
v00000154a43176d0_0 .net "Z", 0 0, L_00000154a42ab200;  alias, 1 drivers
S_00000154a4282b20 .scope module, "h0" "halfAdder" 5 7, 4 1 0, S_00000154a4282990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "C";
L_00000154a42ab350 .functor XOR 1, L_00000154a4317630, L_00000154a4316a50, C4<0>, C4<0>;
L_00000154a42ab3c0 .functor AND 1, L_00000154a4317630, L_00000154a4316a50, C4<1>, C4<1>;
v00000154a42a9e20_0 .net "A", 0 0, L_00000154a4317630;  alias, 1 drivers
v00000154a42aa5a0_0 .net "B", 0 0, L_00000154a4316a50;  alias, 1 drivers
v00000154a4316870_0 .net "C", 0 0, L_00000154a42ab3c0;  alias, 1 drivers
v00000154a4315c90_0 .net "S", 0 0, L_00000154a42ab350;  alias, 1 drivers
S_00000154a4282cb0 .scope module, "h1" "halfAdder" 5 8, 4 1 0, S_00000154a4282990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "C";
L_00000154a42ab660 .functor XOR 1, L_00000154a42ab350, L_00000154a42ab200, C4<0>, C4<0>;
L_00000154a42aa9b0 .functor AND 1, L_00000154a42ab350, L_00000154a42ab200, C4<1>, C4<1>;
v00000154a4315ab0_0 .net "A", 0 0, L_00000154a42ab350;  alias, 1 drivers
v00000154a4316730_0 .net "B", 0 0, L_00000154a42ab200;  alias, 1 drivers
v00000154a43169b0_0 .net "C", 0 0, L_00000154a42aa9b0;  alias, 1 drivers
v00000154a4317130_0 .net "S", 0 0, L_00000154a42ab660;  alias, 1 drivers
    .scope S_00000154a426eaa0;
T_0 ;
    %vpi_call 2 8 "$dumpfile", "dmp.vcd" {0 0 0};
    %vpi_call 2 9 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000154a4316c30_0, 0, 3;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v00000154a4316370_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000154a4316c30_0, 0, 3;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v00000154a4316370_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000154a4316c30_0, 0, 3;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000154a4316370_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000154a4316c30_0, 0, 3;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v00000154a4316370_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v00000154a4316c30_0, 0, 3;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000154a4316370_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000154a4316c30_0, 0, 3;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000154a4316370_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v00000154a4316c30_0, 0, 3;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000154a4316370_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v00000154a4316c30_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000154a4316370_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000154a4316c30_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000154a4316370_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000154a4316c30_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000154a4316370_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000154a4316c30_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000154a4316370_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000154a4316c30_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000154a4316370_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v00000154a4316c30_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000154a4316370_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000154a4316c30_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000154a4316370_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v00000154a4316c30_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000154a4316370_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v00000154a4316c30_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000154a4316370_0, 0, 3;
    %delay 10, 0;
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    ".\tb.v";
    ".\Adder3Bit.v";
    ".\halfAdder.v";
    ".\fullAdder.v";
