/*
 * STM32 Cortex-M device emulation.
 *
 * Copyright (c) 2014 Liviu Ionescu.
 * Copyright (c) 2010 Andre Beckus.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation, either version 2 of the License, or
 * (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License along
 * with this program; if not, see <http://www.gnu.org/licenses/>.
 */

#include <hw/cortexm/stm42/mcu.h>
#include <hw/cortexm/helper.h>
#include <hw/cortexm/svd.h>
#include <hw/cortexm/bitband.h>
#include <hw/cortexm/json-parser.h>

#include "qemu/error-report.h"

#if defined(CONFIG_VERBOSE)
#include "verbosity.h"
#endif

// ----- Public ---------------------------------------------------------------

// ----- Private --------------------------------------------------------------

// Create children GPIO nodes.
// Public names are "/machine/stm32/GPIO%c".
static void create_gpio(STM32MCUState *state, stm32_gpio_index_t index)
{
    state->gpio[index] = DEVICE(stm32_gpio_create(state->container, index));
}

// Create children USART nodes.
// Public names are "/machine/stm32/USART%d".
static void create_usart(STM32MCUState *state, stm32_usart_index_t index)
{
    state->usart[index] = DEVICE(stm32_usart_create(state->container, index));
}

// Constructor for all STM32 devices, based on capabilities.
//
// Alias the flash memory to 0x08000000.
//
// TODO: define the special CCM region for the models that include it.
static void stm32_mcu_realize_callback(DeviceState *dev, Error **errp)
{
    qemu_log_function_name();

    // Call parent realize().
    if (!cm_device_parent_realize(dev, errp, TYPE_STM32_MCU)) {
        return;
    }

    STM32MCUState *state = STM32_MCU_STATE(dev);
    STM32Capabilities *capabilities = g_new0(STM32Capabilities, 1);

    if (state->param_capabilities) {
        // Copy R/O structure to a local R/W copy, to update it.
        memcpy(capabilities, state->param_capabilities,
                sizeof(STM32Capabilities));
    }

    assert(capabilities != NULL);
    state->capabilities = capabilities;

    CortexMState *cm_state = CORTEXM_MCU_STATE(dev);
    // const char *svd_device_name = cm_state->capabilities->svd_device_name;

    const char *family;
    switch (capabilities->family) {
    case STM32_FAMILY_F0:
        family = "F0";
        break;
    case STM32_FAMILY_F1:
        family = "F1";
        break;
    case STM32_FAMILY_F2:
        family = "F2";
        break;
    case STM32_FAMILY_F3:
        family = "F3";
        break;
    case STM32_FAMILY_F4:
        family = "F4";
        break;
    case STM32_FAMILY_F7:
        family = "F7";
        break;
    case STM32_FAMILY_H7:
        family = "H7";
        break;
    case STM32_FAMILY_L0:
        family = "L0";
        break;
    case STM32_FAMILY_L1:
        family = "L1";
        break;
    case STM32_FAMILY_L4:
        family = "L4";
        break;
    default:
        family = "unknown";
    }
    qemu_log_mask(LOG_FUNC, "STM32 Family: %s\n", family);

    // Devices will be addressed below "/machine/mcu/stm32".
    state->container = container_get(OBJECT(dev), "/stm32");

    // Memory alias
    {
        // The STM32 family stores its Flash memory at some base address
        // in memory (0x08000000 for medium density devices), and then
        // aliases it to the boot memory space, which starts at 0x00000000
        // (the "System Memory" can also be aliased to 0x00000000,
        // but this is not implemented here).
        // The processor executes the code in the aliased memory at 0x00000000.
        // We need to make a QEMU alias so that reads in the 0x08000000 area
        // are passed through to the 0x00000000 area. Note that this is the
        // opposite of real hardware, where the memory at 0x00000000 passes
        // reads through the "real" flash memory at 0x08000000, but it works
        // the same either way.
        int flash_size = cm_state->flash_size_kb * 1024;

        // Allocate a new region for the alias
        MemoryRegion *flash_alias_mem = g_malloc(sizeof(MemoryRegion));

        Object *mem_container = container_get(cm_state->container, "/memory");

        // Initialise the new region
        memory_region_init_alias(flash_alias_mem, mem_container,
                "mem-flash-alias", &cm_state->flash_mem, 0, flash_size);
        memory_region_set_readonly(flash_alias_mem, true);

        // Alias it as the STM specific 0x08000000
        memory_region_add_subregion(get_system_memory(), 0x08000000,
                flash_alias_mem);
    }

    // Peripheral bitband.
    {
        if (capabilities->has_periph_bitband) {
            cortexm_bitband_init(state->container, "periph-bitband",
                    0x40000000);
        }
    }

    // RCC; assume the presence in SVD is enough.
    if (svd_has_named_peripheral(cm_state->svd_json, "RCC")) {
        // RCC will be named "/machine/mcu/stm32/RCC"
        Object *rcc = cm_object_new(state->container, "RCC", TYPE_STM32_RCC);

        // Copy internal oscillator frequencies from capabilities.
        cm_object_property_set_int(rcc, capabilities->hsi_freq_hz,
                "hsi-freq-hz");
        cm_object_property_set_int(rcc, capabilities->lsi_freq_hz,
                "lsi-freq-hz");

        // Forward properties from MCU to RCC.
        cm_object_property_set_int(rcc, state->hse_freq_hz, "hse-freq-hz");
        cm_object_property_set_int(rcc, state->lse_freq_hz, "lse-freq-hz");

        cm_object_realize(rcc);

        state->rcc = DEVICE(rcc);
    }

    // FLASH; assume the presence in SVD is enough.
    if (svd_has_named_peripheral(cm_state->svd_json, "FLASH")) {
        // FLASH will be named "/machine/mcu/stm32/FLASH"
        Object *flash = cm_object_new(state->container, "FLASH",
        TYPE_STM32_FLASH);

        cm_object_realize(flash);

        state->flash = DEVICE(flash);
    }

    // PWR; assume the presence in SVD is enough.
    if (svd_has_named_peripheral(cm_state->svd_json, "PWR")) {
        // PWRR will be named "/machine/mcu/stm32/PWR".
        Object *pwr = cm_object_new(state->container, "PWR",
        TYPE_STM32_PWR);

        cm_object_realize(pwr);

        state->pwr = DEVICE(pwr);
    }

    // SYSCFG; assume the presence in SVD is enough.
    if (svd_has_named_peripheral(cm_state->svd_json, "SYSCFG")) {
        // SYSCFG will be named "/machine/mcu/stm32/SYSCFG".
        // It controls, among other, which GPIO pins are
        // connected to EXTI.
        Object *syscfg = cm_object_new(state->container, "SYSCFG",
        TYPE_STM32_SYSCFG);

        cm_object_realize(syscfg);

        state->syscfg = DEVICE(syscfg);
    }

    // AFIO; assume the presence in SVD is enough.
    if (svd_has_named_peripheral(cm_state->svd_json, "AFIO")) {
        // SYSCFG will be named "/machine/mcu/stm32/AFIO".
        // It controls, among other, which GPIO pins are
        // connected to EXTI.
        Object *afio = cm_object_new(state->container, "AFIO",
        TYPE_STM32_AFIO);

        cm_object_realize(afio);

        state->afio = DEVICE(afio);
    }

    // EXTI; assume the presence in SVD is enough.
    if (svd_has_named_peripheral(cm_state->svd_json, "EXTI")) {
        // EXTI will be named "/machine/mcu/stm32/EXTI".
        // It is referred by the GPIOs, to forward interrupts, so
        // it must be constructed before the GPIOs.
        Object *exti = cm_object_new(state->container, "EXTI",
        TYPE_STM32_EXTI);

        cm_object_realize(exti);

        state->exti = DEVICE(exti);
    }

    state->num_gpio = 0;

    // The presence in SVD is maximal, must be validated by capabilities.
    // GPIOA
    if (capabilities->has_gpioa
            && svd_has_named_peripheral(cm_state->svd_json, "GPIOA")) {
        create_gpio(state, STM32_PORT_GPIOA);
        state->num_gpio = 1;
    }

    // GPIOB
    if (capabilities->has_gpiob
            && svd_has_named_peripheral(cm_state->svd_json, "GPIOB")) {
        create_gpio(state, STM32_PORT_GPIOB);
        state->num_gpio = 2;
    }

    // GPIOC
    if (capabilities->has_gpioc
            && svd_has_named_peripheral(cm_state->svd_json, "GPIOC")) {
        create_gpio(state, STM32_PORT_GPIOC);
        state->num_gpio = 3;
    }

    // GPIOD
    if (capabilities->has_gpiod
            && svd_has_named_peripheral(cm_state->svd_json, "GPIOD")) {
        create_gpio(state, STM32_PORT_GPIOD);
        state->num_gpio = 4;
    }

    // GPIOE
    if (capabilities->has_gpioe
            && svd_has_named_peripheral(cm_state->svd_json, "GPIOE")) {
        create_gpio(state, STM32_PORT_GPIOE);
        state->num_gpio = 5;
    }

    // GPIOF
    if (capabilities->has_gpiof
            && svd_has_named_peripheral(cm_state->svd_json, "GPIOF")) {
        create_gpio(state, STM32_PORT_GPIOF);
        state->num_gpio = 6;
    }

    // GPIOG
    if (capabilities->has_gpiog
            && svd_has_named_peripheral(cm_state->svd_json, "GPIOG")) {
        create_gpio(state, STM32_PORT_GPIOG);
        state->num_gpio = 7;
    }

    // GPIOH
    if (capabilities->has_gpioh
            && svd_has_named_peripheral(cm_state->svd_json, "GPIOH")) {
        create_gpio(state, STM32_PORT_GPIOH);
        state->num_gpio = 8;
    }

    // GPIOI
    if (capabilities->has_gpioi
            && svd_has_named_peripheral(cm_state->svd_json, "GPIOI")) {
        create_gpio(state, STM32_PORT_GPIOI);
        state->num_gpio = 9;
    }

    // GPIOJ
    if (capabilities->has_gpioj
            && svd_has_named_peripheral(cm_state->svd_json, "GPIOJ")) {
        create_gpio(state, STM32_PORT_GPIOJ);
        state->num_gpio = 10;
    }

    // GPIOK
    if (capabilities->has_gpiok
            && svd_has_named_peripheral(cm_state->svd_json, "GPIOK")) {
        create_gpio(state, STM32_PORT_GPIOK);
        state->num_gpio = 11;
    }

    // The presence in SVD is maximal, must be validated by capabilities.
    // USART1
    if (capabilities->has_usart1
            && svd_has_named_peripheral(cm_state->svd_json, "USART1")) {
        create_usart(state, STM32_PORT_USART1);
    }

    // USART2
    if (capabilities->has_usart2
            && svd_has_named_peripheral(cm_state->svd_json, "USART2")) {
        create_usart(state, STM32_PORT_USART2);
    }

    // USART3
    if (capabilities->has_usart3
            && svd_has_named_peripheral(cm_state->svd_json, "USART3")) {
        create_usart(state, STM32_PORT_USART3);
    }

    // USART4
    if (capabilities->has_usart4
            && svd_has_named_peripheral(cm_state->svd_json, "USART4")) {
        create_usart(state, STM32_PORT_USART4);
    }

    // USART5
    if (capabilities->has_usart5
            && svd_has_named_peripheral(cm_state->svd_json, "USART5")) {
        create_usart(state, STM32_PORT_USART5);
    }

    // USART6
    if (capabilities->has_usart6
            && svd_has_named_peripheral(cm_state->svd_json, "USART6")) {
        create_usart(state, STM32_PORT_USART6);
    }

    // USART7
    if (capabilities->has_usart7
            && svd_has_named_peripheral(cm_state->svd_json, "USART7")) {
        create_usart(state, STM32_PORT_USART7);
    }

    // USART8
    if (capabilities->has_usart8
            && svd_has_named_peripheral(cm_state->svd_json, "USART8")) {
        create_usart(state, STM32_PORT_USART8);
    }

    // UARTS are separate from USARTS

    // TODO: add more devices.

}

static int stm32_mcu_reset_object(Object *obj, void *opaque)
{
    if (cm_object_is_instance_of_typename(obj, TYPE_DEVICE)) {
        device_reset(DEVICE(obj));
    }
    return 0; // Non-0 will break the iterator.
}

static void stm32_mcu_reset_callback(DeviceState *dev)
{
    qemu_log_function_name();

    // Call parent reset().
    cm_device_parent_reset(dev, TYPE_STM32_MCU);

    STM32MCUState *state = STM32_MCU_STATE(dev);

    object_child_foreach(state->container, stm32_mcu_reset_object, NULL);
}

// Virtual function, overriding (in fact extending) the Cortex-M code.
static void stm32_mcu_memory_regions_create_callback(DeviceState *dev)
{
    qemu_log_function_name();

    // Create the parent (Cortex-M) memory regions
    CortexMClass *parent_class = CORTEXM_MCU_CLASS(
            object_class_by_name(TYPE_CORTEXM_MCU));
    parent_class->memory_regions_create(dev);
}

// TODO: get rid of the pointer property.
#define DEFINE_PROP_STM32CAPABILITIES_PTR(_n, _s, _f) \
    DEFINE_PROP(_n, _s, _f, qdev_prop_ptr, const STM32Capabilities*)

static Property stm32_mcu_properties[] = {
        DEFINE_PROP_STM32CAPABILITIES_PTR("stm32-capabilities",
                STM32MCUState, param_capabilities),
    DEFINE_PROP_END_OF_LIST(), /**/
};

static void stm32_mcu_instance_init_callback(Object *obj)
{
    qemu_log_function_name();

    STM32MCUState *state = STM32_MCU_STATE(obj);

    cm_object_property_add_uint32(obj, "hse-freq-hz", &state->hse_freq_hz);
    state->hse_freq_hz = 0;

    cm_object_property_add_uint32(obj, "lse-freq-hz", &state->lse_freq_hz);
    state->lse_freq_hz = 0;
}

static void stm32_mcu_class_init_callback(ObjectClass *klass, void *data)
{
    DeviceClass *dc = DEVICE_CLASS(klass);
    dc->realize = stm32_mcu_realize_callback;
    dc->reset = stm32_mcu_reset_callback;

    dc->props = stm32_mcu_properties;

    CortexMClass *cm_class = CORTEXM_MCU_CLASS(klass);
    cm_class->memory_regions_create = stm32_mcu_memory_regions_create_callback;
}

static const TypeInfo stm32_mcu_type_info = {
    .abstract = true,
    .name = TYPE_STM32_MCU,
    .parent = TYPE_STM32_MCU_PARENT,
    .instance_init = stm32_mcu_instance_init_callback,
    .instance_size = sizeof(STM32MCUState),
    .class_init = stm32_mcu_class_init_callback,
    .class_size = sizeof(STM32MCUClass)
/**/
};

// ----- Type inits. -----

static void stm32_type_init(void)
{
    type_register_static(&stm32_mcu_type_info);
}

type_init(stm32_type_init);

// ----------------------------------------------------------------------------
