--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml reflex.twx reflex.ncd -o reflex.twr reflex.pcf

Design file:              reflex.ncd
Physical constraint file: reflex.pcf
Device,package,speed:     xc6slx9,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1638 paths analyzed, 353 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.261ns.
--------------------------------------------------------------------------------

Paths for end point anodes_1 (SLICE_X4Y61.CE), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.739ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_0 (FF)
  Destination:          anodes_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.316ns (Levels of Logic = 2)
  Clock Path Skew:      0.090ns (0.614 - 0.524)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_0 to anodes_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y40.AQ      Tcko                  0.408   counter<3>
                                                       counter_0
    SLICE_X15Y42.D1      net (fanout=2)        0.789   counter<0>
    SLICE_X15Y42.D       Tilo                  0.259   _n0199_inv1
                                                       _n0199_inv1
    SLICE_X15Y42.A3      net (fanout=1)        0.291   _n0199_inv1
    SLICE_X15Y42.A       Tilo                  0.259   _n0199_inv1
                                                       _n0199_inv4
    SLICE_X4Y61.CE       net (fanout=1)        1.979   _n0199_inv
    SLICE_X4Y61.CLK      Tceck                 0.331   anodes_2
                                                       anodes_1
    -------------------------------------------------  ---------------------------
    Total                                      4.316ns (1.257ns logic, 3.059ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.789ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_14 (FF)
  Destination:          anodes_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.259ns (Levels of Logic = 2)
  Clock Path Skew:      0.083ns (0.614 - 0.531)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_14 to anodes_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y43.CQ      Tcko                  0.408   counter<15>
                                                       counter_14
    SLICE_X15Y42.C1      net (fanout=2)        0.586   counter<14>
    SLICE_X15Y42.C       Tilo                  0.259   _n0199_inv1
                                                       _n0199_inv3
    SLICE_X15Y42.A2      net (fanout=1)        0.437   _n0199_inv3
    SLICE_X15Y42.A       Tilo                  0.259   _n0199_inv1
                                                       _n0199_inv4
    SLICE_X4Y61.CE       net (fanout=1)        1.979   _n0199_inv
    SLICE_X4Y61.CLK      Tceck                 0.331   anodes_2
                                                       anodes_1
    -------------------------------------------------  ---------------------------
    Total                                      4.259ns (1.257ns logic, 3.002ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.915ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_11 (FF)
  Destination:          anodes_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.136ns (Levels of Logic = 2)
  Clock Path Skew:      0.086ns (0.614 - 0.528)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_11 to anodes_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y42.DQ      Tcko                  0.408   counter<11>
                                                       counter_11
    SLICE_X15Y42.C4      net (fanout=2)        0.463   counter<11>
    SLICE_X15Y42.C       Tilo                  0.259   _n0199_inv1
                                                       _n0199_inv3
    SLICE_X15Y42.A2      net (fanout=1)        0.437   _n0199_inv3
    SLICE_X15Y42.A       Tilo                  0.259   _n0199_inv1
                                                       _n0199_inv4
    SLICE_X4Y61.CE       net (fanout=1)        1.979   _n0199_inv
    SLICE_X4Y61.CLK      Tceck                 0.331   anodes_2
                                                       anodes_1
    -------------------------------------------------  ---------------------------
    Total                                      4.136ns (1.257ns logic, 2.879ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------

Paths for end point anodes_0 (SLICE_X4Y61.CE), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.774ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_0 (FF)
  Destination:          anodes_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.281ns (Levels of Logic = 2)
  Clock Path Skew:      0.090ns (0.614 - 0.524)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_0 to anodes_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y40.AQ      Tcko                  0.408   counter<3>
                                                       counter_0
    SLICE_X15Y42.D1      net (fanout=2)        0.789   counter<0>
    SLICE_X15Y42.D       Tilo                  0.259   _n0199_inv1
                                                       _n0199_inv1
    SLICE_X15Y42.A3      net (fanout=1)        0.291   _n0199_inv1
    SLICE_X15Y42.A       Tilo                  0.259   _n0199_inv1
                                                       _n0199_inv4
    SLICE_X4Y61.CE       net (fanout=1)        1.979   _n0199_inv
    SLICE_X4Y61.CLK      Tceck                 0.296   anodes_2
                                                       anodes_0
    -------------------------------------------------  ---------------------------
    Total                                      4.281ns (1.222ns logic, 3.059ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.824ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_14 (FF)
  Destination:          anodes_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.224ns (Levels of Logic = 2)
  Clock Path Skew:      0.083ns (0.614 - 0.531)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_14 to anodes_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y43.CQ      Tcko                  0.408   counter<15>
                                                       counter_14
    SLICE_X15Y42.C1      net (fanout=2)        0.586   counter<14>
    SLICE_X15Y42.C       Tilo                  0.259   _n0199_inv1
                                                       _n0199_inv3
    SLICE_X15Y42.A2      net (fanout=1)        0.437   _n0199_inv3
    SLICE_X15Y42.A       Tilo                  0.259   _n0199_inv1
                                                       _n0199_inv4
    SLICE_X4Y61.CE       net (fanout=1)        1.979   _n0199_inv
    SLICE_X4Y61.CLK      Tceck                 0.296   anodes_2
                                                       anodes_0
    -------------------------------------------------  ---------------------------
    Total                                      4.224ns (1.222ns logic, 3.002ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.950ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_11 (FF)
  Destination:          anodes_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.101ns (Levels of Logic = 2)
  Clock Path Skew:      0.086ns (0.614 - 0.528)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_11 to anodes_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y42.DQ      Tcko                  0.408   counter<11>
                                                       counter_11
    SLICE_X15Y42.C4      net (fanout=2)        0.463   counter<11>
    SLICE_X15Y42.C       Tilo                  0.259   _n0199_inv1
                                                       _n0199_inv3
    SLICE_X15Y42.A2      net (fanout=1)        0.437   _n0199_inv3
    SLICE_X15Y42.A       Tilo                  0.259   _n0199_inv1
                                                       _n0199_inv4
    SLICE_X4Y61.CE       net (fanout=1)        1.979   _n0199_inv
    SLICE_X4Y61.CLK      Tceck                 0.296   anodes_2
                                                       anodes_0
    -------------------------------------------------  ---------------------------
    Total                                      4.101ns (1.222ns logic, 2.879ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------

Paths for end point anodes_2 (SLICE_X4Y61.CE), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.794ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_0 (FF)
  Destination:          anodes_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.261ns (Levels of Logic = 2)
  Clock Path Skew:      0.090ns (0.614 - 0.524)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_0 to anodes_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y40.AQ      Tcko                  0.408   counter<3>
                                                       counter_0
    SLICE_X15Y42.D1      net (fanout=2)        0.789   counter<0>
    SLICE_X15Y42.D       Tilo                  0.259   _n0199_inv1
                                                       _n0199_inv1
    SLICE_X15Y42.A3      net (fanout=1)        0.291   _n0199_inv1
    SLICE_X15Y42.A       Tilo                  0.259   _n0199_inv1
                                                       _n0199_inv4
    SLICE_X4Y61.CE       net (fanout=1)        1.979   _n0199_inv
    SLICE_X4Y61.CLK      Tceck                 0.276   anodes_2
                                                       anodes_2
    -------------------------------------------------  ---------------------------
    Total                                      4.261ns (1.202ns logic, 3.059ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.844ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_14 (FF)
  Destination:          anodes_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.204ns (Levels of Logic = 2)
  Clock Path Skew:      0.083ns (0.614 - 0.531)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_14 to anodes_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y43.CQ      Tcko                  0.408   counter<15>
                                                       counter_14
    SLICE_X15Y42.C1      net (fanout=2)        0.586   counter<14>
    SLICE_X15Y42.C       Tilo                  0.259   _n0199_inv1
                                                       _n0199_inv3
    SLICE_X15Y42.A2      net (fanout=1)        0.437   _n0199_inv3
    SLICE_X15Y42.A       Tilo                  0.259   _n0199_inv1
                                                       _n0199_inv4
    SLICE_X4Y61.CE       net (fanout=1)        1.979   _n0199_inv
    SLICE_X4Y61.CLK      Tceck                 0.276   anodes_2
                                                       anodes_2
    -------------------------------------------------  ---------------------------
    Total                                      4.204ns (1.202ns logic, 3.002ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.970ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_11 (FF)
  Destination:          anodes_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.081ns (Levels of Logic = 2)
  Clock Path Skew:      0.086ns (0.614 - 0.528)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_11 to anodes_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y42.DQ      Tcko                  0.408   counter<11>
                                                       counter_11
    SLICE_X15Y42.C4      net (fanout=2)        0.463   counter<11>
    SLICE_X15Y42.C       Tilo                  0.259   _n0199_inv1
                                                       _n0199_inv3
    SLICE_X15Y42.A2      net (fanout=1)        0.437   _n0199_inv3
    SLICE_X15Y42.A       Tilo                  0.259   _n0199_inv1
                                                       _n0199_inv4
    SLICE_X4Y61.CE       net (fanout=1)        1.979   _n0199_inv
    SLICE_X4Y61.CLK      Tceck                 0.276   anodes_2
                                                       anodes_2
    -------------------------------------------------  ---------------------------
    Total                                      4.081ns (1.202ns logic, 2.879ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point outleds_0 (SLICE_X15Y16.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               outleds_0 (FF)
  Destination:          outleds_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.438ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: outleds_0 to outleds_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y16.AQ      Tcko                  0.198   outleds_3
                                                       outleds_0
    SLICE_X15Y16.A6      net (fanout=2)        0.025   outleds_0
    SLICE_X15Y16.CLK     Tah         (-Th)    -0.215   outleds_3
                                                       Mmux_state[2]_outleds[7]_wide_mux_29_OUT11
                                                       outleds_0
    -------------------------------------------------  ---------------------------
    Total                                      0.438ns (0.413ns logic, 0.025ns route)
                                                       (94.3% logic, 5.7% route)

--------------------------------------------------------------------------------

Paths for end point counter_15 (SLICE_X14Y43.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.459ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_15 (FF)
  Destination:          counter_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.459ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter_15 to counter_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y43.DQ      Tcko                  0.200   counter<15>
                                                       counter_15
    SLICE_X14Y43.D6      net (fanout=2)        0.022   counter<15>
    SLICE_X14Y43.CLK     Tah         (-Th)    -0.237   counter<15>
                                                       counter<15>_rt
                                                       Mcount_counter_xor<15>
                                                       counter_15
    -------------------------------------------------  ---------------------------
    Total                                      0.459ns (0.437ns logic, 0.022ns route)
                                                       (95.2% logic, 4.8% route)

--------------------------------------------------------------------------------

Paths for end point counter_5 (SLICE_X14Y41.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.509ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_5 (FF)
  Destination:          counter_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.509ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter_5 to counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y41.BQ      Tcko                  0.200   counter<7>
                                                       counter_5
    SLICE_X14Y41.B5      net (fanout=2)        0.075   counter<5>
    SLICE_X14Y41.CLK     Tah         (-Th)    -0.234   counter<7>
                                                       counter<5>_rt
                                                       Mcount_counter_cy<7>
                                                       counter_5
    -------------------------------------------------  ---------------------------
    Total                                      0.509ns (0.434ns logic, 0.075ns route)
                                                       (85.3% logic, 14.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Mmult_n0097_12/CLK
  Logical resource: Mmult_n0097_15/CK
  Location pin: SLICE_X10Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Mmult_n0097_12/CLK
  Logical resource: Mmult_n0097_14/CK
  Location pin: SLICE_X10Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.261|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1638 paths, 0 nets, and 491 connections

Design statistics:
   Minimum period:   4.261ns{1}   (Maximum frequency: 234.687MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Sep 24 22:32:58 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 391 MB



