![MasterHead](00086-desk-anim-v0.3.gif)

<h1 align="center">
  Hi, Welcome to Ramavath Nagaraju's Profile!
  <img src="https://media.giphy.com/media/hvRJCLFzcasrR4ia7z/giphy.gif" width="28">
</h1>

<h1 align="center">
    <a href="https://git.io/typing-svg"><img src="https://readme-typing-svg.herokuapp.com?lines=I+am+a+VLSI+Engineer;Digital+Design+%7C+ASIC+Verification+%7C+FPGA+Development"></a>
</h1>

<img align="right" alt="webp" src="https://github.com/ramavathnagaraju/ramavathnagaraju/blob/main/human2.webp?raw=true" width="450" height="300" />

- 🔭 I’m currently learning **UVM & FPGA Design**  
- 💬 Ask me about **VLSI Design, ASIC Verification, and Digital Electronics**
- 🔭 I’m currently working on **VLSI-based projects using Verilog/SystemVerilog**
- 💼 I’m an **Aspiring VLSI Design & Verification Engineer**
- 💞️ I’m looking to collaborate on **Digital Design & RTL Verification projects**
- ⚡ Fun fact **I love debugging circuits as much as debugging code!**

---

## ⚙️ Technical Skills

### **Hardware Description Languages (HDLs)**
| Verilog | SystemVerilog |
|---------|--------------|
| <img src="https://upload.wikimedia.org/wikipedia/commons/7/73/Verilog_logo.svg" width="55" height="55"/> | <img src="https://upload.wikimedia.org/wikipedia/commons/4/4a/SystemVerilog_logo.svg" width="55" height="55"/> |

### **EDA Tools & Simulators**
| Xilinx Vivado | Cadence Virtuoso | ModelSim |
|--------------|----------------|---------|
| <img src="https://user-images.githubusercontent.com/56430787/105164182-1afa8a80-5b15-11eb-8ac3-7ae5c9f0e15e.png" width="55" height="55"/> | <img src="https://encrypted-tbn0.gstatic.com/images?q=tbn:ANd9GcTKqx_P5du4N9m_TyQdh_Chwq5ks7ty9qLsTw&s" width="55" height="55"/> | <img src="https://upload.wikimedia.org/wikipedia/commons/2/29/ModelSim_Logo.svg" width="55" height="55"/> |

### **Scripting & Programming**
| Python | C++ | Bash |
|--------|----|------|
| <img src="https://upload.wikimedia.org/wikipedia/commons/c/c3/Python-logo-notext.svg" width="55" height="55"/> | <img src="https://upload.wikimedia.org/wikipedia/commons/1/18/C_Programming_Language.svg" width="55" height="55"/> | <img src="https://upload.wikimedia.org/wikipedia/commons/8/82/Gnu-bash-logo.svg" width="55" height="55"/> |

---

## 🚀 VLSI Projects

### 🔹 **8-bit Hardwired Processor (Verilog, Xilinx Vivado)**  
- Designed a functional 8-bit processor executing **14 MRI & 8 Non-MRI** instructions.
- Implemented **direct & indirect addressing modes** for efficient memory access.
- Optimized for **rapid execution** using hardcoded instruction sets.

### 🔹 **SPI Communication Protocol Implementation (Verilog)**
- Developed **Serial Peripheral Interface (SPI) Protocol** from scratch.
- Focused on **clock phase, polarity configuration, and chip select handling**.

### 🔹 **Parameterized CRC Module (Verilog, Digital Design)**
- Implemented a **configurable CRC module** supporting various polynomials.
- Optimized computation time to be equal to **data length clock cycles**.

### 🔹 **Epilepsy Detection Using AI & Cognitive Science (EEG Signal Processing)**
- Applied **bandpass & notch filtering** to remove noise from EEG signals.
- Developed an ML model achieving **98.52% accuracy** in seizure detection.

---

## 📫 How to Reach Me 🌍

| Mail   | Linkedin | GitHub |
|--------|----------|---------|
| <a href="mailto:nagarajucse036@gmail.com"> <img src="https://img.shields.io/badge/Gmail-D14836?style=for-the-badge&logo=gmail&logoColor=white" title="Gmail"  alt="Gmail"/> </a> | <a  href="https://www.linkedin.com/in/nagaraju-ramavath-b67460282"> <img src="https://github.com/devicons/devicon/blob/master/icons/linkedin/linkedin-original.svg" title="linkedin" alt="linkedin" width="55" height="55"/> </a> | <a href="https://github.com/ramavathnagaraju"> <img src="https://github.com/devicons/devicon/blob/master/icons/github/github-original.svg" title="github" alt="github" width="55" height="55"/> </a> |

---

## 📊 GitHub Stats

[![trophy](https://github-profile-trophy.vercel.app/?username=ramavathnagaraju&theme=onedark)](https://github.com/ryo-ma/github-profile-trophy)

<table align="center" border="1">
    <tr align="center">
        <td colspan="3"><img align="center" src="https://github-readme-stats.vercel.app/api?username=ramavathnagaraju&theme=vision-friendly-dark&show_icons=true" /></td>
    </tr>
    <tr align="center">
        <td><img src="https://github-profile-summary-cards.vercel.app/api/cards/repos-per-language?username=ramavathnagaraju&theme=github_dark" /></td>
         <td><img src="https://github-readme-stats.vercel.app/api/top-langs/?username=ramavathnagaraju&theme=vision-friendly-dark&show_icons=true" /></td>
        <td colspan="3"><img src="https://github-profile-summary-cards.vercel.app/api/cards/most-commit-language?username=ramavathnagaraju&theme=github_dark"/></td>
    </tr>
    <tr align="center">
        <td colspan="3"><img src="https://github-readme-streak-stats.herokuapp.com/?user=ramavathnagaraju&theme=vision-friendly-dark" alt="ramavathnagaraju" /></td>
    </tr>
</table>

---

<h1 align="center">Thanks for checking out my GitHub Profile! 🙏</h1>
