<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta content="text/html; charset=utf-8" http-equiv="Content-Type"/><link href="insn.css" rel="stylesheet" type="text/css"/><meta content="iform.xsl" name="generator"/><title>EON</title></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h2 class="instruction-section">EON</h2><p id="desc">Bitwise exclusive OR with inverted immediate (unpredicated).
          <p></p><p><p class="aml">Bitwise exclusive OR an inverted immediate with each 64-bit element of the source vector, and destructively place the results in the corresponding elements of the source vector. The immediate is a 64-bit value consisting of a single run of ones or zeros repeating every 2, 4, 8, 16, 32 or 64 bits. This instruction is unpredicated.</p></p></p><p id="desc">
        This is a pseudo-instruction of
        <a href="eor_z_zi.html">EOR (immediate)</a>.
        This means:
        <ul><li>
            The encodings in this description are named to match the encodings of 
            <a href="eor_z_zi.html">EOR (immediate)</a>.
          </li><li>
              The assembler syntax is used only for assembly, and is not used on disassembly.
            </li><li>
            The description of 
            <a href="eor_z_zi.html">EOR (immediate)</a>
            gives the operational pseudocode for this instruction.
          </li></ul></p><p class="desc"></p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">0</td><td class="lr">1</td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="13">imm13</td><td class="lr" colspan="5">Zdn</td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">SVE</h4><p class="asm-code"><a id="EON_eor_z_zi_" name="EON_eor_z_zi_"></a>EON     <a href="#zdn" title="Source and destination scalable vector register (field &quot;Zdn&quot;)">&lt;Zdn></a>.<a href="#t" title="Size specifier (field &quot;imm13&lt;12>:imm13&lt;5:0>&quot;) [B,D,H,S]">&lt;T></a>, <a href="#zdn" title="Source and destination scalable vector register (field &quot;Zdn&quot;)">&lt;Zdn></a>.<a href="#t" title="Size specifier (field &quot;imm13&lt;12>:imm13&lt;5:0>&quot;) [B,D,H,S]">&lt;T></a>, #<a href="#const" title="64, 32, 16 or 8-bit bitmask consisting of replicated 2, 4, 8, 16, 32 or 64 bit fields, each field containing a rotated run of non-zero bits (field &quot;imm13&quot;)">&lt;const></a></p><p class="equivto">
      is equivalent to
    </p><p class="asm-code"><a href="eor_z_zi.html#eor_z_zi_">EOR</a> <a href="#zdn" title="Source and destination scalable vector register (field &quot;Zdn&quot;)">&lt;Zdn></a>.<a href="#t" title="Size specifier (field &quot;imm13&lt;12>:imm13&lt;5:0>&quot;) [B,D,H,S]">&lt;T></a>, <a href="#zdn" title="Source and destination scalable vector register (field &quot;Zdn&quot;)">&lt;Zdn></a>.<a href="#t" title="Size specifier (field &quot;imm13&lt;12>:imm13&lt;5:0>&quot;) [B,D,H,S]">&lt;T></a>, #(-<a href="#const" title="64, 32, 16 or 8-bit bitmask consisting of replicated 2, 4, 8, 16, 32 or 64 bit fields, each field containing a rotated run of non-zero bits (field &quot;imm13&quot;)">&lt;const></a> - 1)</p></div><p class="encoding-notes"></p><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Zdn></td><td><a id="zdn" name="zdn"></a><p class="aml">Is the name of the source and destination scalable vector register, encoded in the "Zdn" field.</p></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;T></td><td><a id="t" name="t"></a>
        Is the size specifier, 
    encoded in 
    <q>imm13&lt;12>:imm13&lt;5:0></q>:
      
        <table class="valuetable"><thead><tr><th class="bitfield">imm13&lt;12></th><th class="bitfield">imm13&lt;5:0></th><th class="symbol">&lt;T></th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0xxxxx</td><td class="symbol">S</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10xxxx</td><td class="symbol">H</td></tr><tr><td class="bitfield">0</td><td class="bitfield">110xxx</td><td class="symbol">B</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1110xx</td><td class="symbol">B</td></tr><tr><td class="bitfield">0</td><td class="bitfield">11110x</td><td class="symbol">B</td></tr><tr><td class="bitfield">0</td><td class="bitfield">111110</td><td class="symbol">RESERVED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">111111</td><td class="symbol">RESERVED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">xxxxxx</td><td class="symbol">D</td></tr></tbody></table></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;const></td><td><a id="const" name="const"></a><p class="aml">Is a 64, 32, 16 or 8-bit bitmask consisting of replicated 2, 4, 8, 16, 32 or 64 bit fields, each field containing a rotated run of non-zero bits, encoded in the "imm13" field.</p></td></tr></table></div><p class="syntax-notes"></p><div class="alias_ps_section"><h3 class="pseudocode">Operation</h3><p>The description of 
        <a href="eor_z_zi.html">EOR (immediate)</a> 
        gives the operational pseudocode for this instruction.</p></div><h3>Operational information</h3><p class="aml">
          This instruction might be immediately preceded in program order by a <span class="asm-code">MOVPRFX</span> <ins>instruction.</ins><del>instruction</del> <ins>The</ins><del>that conforms to all of the following requirements, otherwise the behavior of either or both instructions is</del> <span class="asm-code"><ins>MOVPRFX</ins><del>unpredictable</del></span> <ins>instruction must conform to all of the following requirements, otherwise the behavior of the</ins><del>:</del> <ul><li><del>The </del><span class="asm-code"><del>MOVPRFX</del></span><del> instruction must specify the same destination register as this instruction.</del></li><li><del>The destination register must not refer to architectural register state referenced by any other source operand register of this instruction.</del></li></ul><del>
          The </del><span class="asm-code">MOVPRFX</span><ins> and this instruction is </ins><span class="arm-defined-word"><ins>unpredictable</ins></span><del>instructions that can be used with this instruction are as follows</del>:
        </p><ul><li><ins>The</ins><del>An unpredicated</del> <span class="asm-code">MOVPRFX</span> <ins>instruction must be unpredicated.</ins><del>instruction.</del></li><li><ins>The </ins><span class="asm-code"><ins>MOVPRFX</ins></span><ins> instruction must specify the same destination register as this instruction.</ins></li><li><ins>The destination register must not refer to architectural register state referenced by any other source operand register of this instruction.</ins></li></ul><hr/><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      Internal version only: isa <ins>v31.05b</ins><del>v31.04</del>, AdvSIMD v29.02, pseudocode <ins>v2019-12_rc3_1</ins><del>v2019-09_rc2_1</del>, sve <ins>v2019-12_rc3</ins><del>v2019-09_rc3</del>
      ; Build timestamp: <ins>2019-12-13T14</ins><del>2019-09-27T17</del>:<ins>50</ins><del>32</del>
    </p><p class="copyconf">
      Copyright Â© 2010-2019 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>