//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-20732876
// Cuda compilation tools, release 8.0, V8.0.26
// Based on LLVM 3.4svn
//

.version 5.0
.target sm_20
.address_size 64

	// .globl	filterKernel

.visible .entry filterKernel(
	.param .u64 filterKernel_param_0,
	.param .u32 filterKernel_param_1,
	.param .u32 filterKernel_param_2,
	.param .u32 filterKernel_param_3,
	.param .u64 filterKernel_param_4,
	.param .u32 filterKernel_param_5,
	.param .u32 filterKernel_param_6,
	.param .u64 filterKernel_param_7,
	.param .u32 filterKernel_param_8
)
{
	.reg .pred 	%p<18>;
	.reg .b32 	%r<75>;
	.reg .f64 	%fd<4>;
	.reg .b64 	%rd<19>;


	ld.param.u64 	%rd6, [filterKernel_param_0];
	ld.param.u32 	%r21, [filterKernel_param_1];
	ld.param.u32 	%r18, [filterKernel_param_2];
	ld.param.u32 	%r19, [filterKernel_param_3];
	ld.param.u64 	%rd7, [filterKernel_param_4];
	ld.param.u32 	%r20, [filterKernel_param_6];
	ld.param.u64 	%rd8, [filterKernel_param_7];
	mov.u32 	%r22, %ctaid.y;
	mov.u32 	%r23, %nctaid.x;
	mov.u32 	%r24, %ctaid.x;
	mad.lo.s32 	%r25, %r22, %r23, %r24;
	mul.lo.s32 	%r26, %r19, %r18;
	div.s32 	%r27, %r21, %r26;
	setp.ge.s32	%p1, %r25, %r27;
	@%p1 bra 	BB0_20;

	setp.lt.s32	%p2, %r18, 1;
	@%p2 bra 	BB0_15;

	cvta.to.global.u64 	%rd1, %rd7;
	neg.s32 	%r29, %r20;
	shr.u32 	%r30, %r29, 31;
	sub.s32 	%r31, %r30, %r20;
	shr.s32 	%r1, %r31, 1;
	shr.u32 	%r32, %r20, 31;
	add.s32 	%r33, %r20, %r32;
	shr.s32 	%r2, %r33, 1;
	mov.u32 	%r69, 0;
	cvta.to.global.u64 	%rd11, %rd6;

BB0_3:
	setp.lt.s32	%p3, %r19, 1;
	@%p3 bra 	BB0_14;

	mov.u32 	%r70, 0;

BB0_5:
	setp.gt.s32	%p4, %r1, %r2;
	@%p4 bra 	BB0_13;

	mad.lo.s32 	%r40, %r26, %r25, %r69;
	mad.lo.s32 	%r41, %r70, %r19, %r40;
	cvta.to.global.u64 	%rd9, %rd8;
	mul.wide.s32 	%rd10, %r41, 4;
	add.s64 	%rd2, %rd9, %rd10;
	mov.u32 	%r73, %r1;

BB0_7:
	mov.u32 	%r5, %r73;
	add.s32 	%r6, %r5, %r69;
	setp.ge.s32	%p5, %r6, %r18;
	setp.lt.s32	%p6, %r6, 0;
	or.pred  	%p7, %p6, %p5;
	@%p7 bra 	BB0_12;

	mad.lo.s32 	%r7, %r26, %r25, %r6;
	mov.u32 	%r72, %r1;

BB0_9:
	mov.u32 	%r8, %r72;
	add.s32 	%r9, %r8, %r70;
	setp.lt.s32	%p8, %r9, %r19;
	setp.gt.s32	%p9, %r9, -1;
	and.pred  	%p10, %p8, %p9;
	@!%p10 bra 	BB0_11;
	bra.uni 	BB0_10;

BB0_10:
	mad.lo.s32 	%r47, %r9, %r19, %r7;
	add.s32 	%r48, %r8, %r2;
	add.s32 	%r49, %r2, %r5;
	mad.lo.s32 	%r50, %r48, %r20, %r49;
	mul.wide.s32 	%rd12, %r47, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.u32 	%r51, [%rd13];
	cvt.rn.f64.s32	%fd1, %r51;
	mul.wide.s32 	%rd14, %r50, 8;
	add.s64 	%rd15, %rd1, %rd14;
	ld.global.f64 	%fd2, [%rd15];
	mul.f64 	%fd3, %fd1, %fd2;
	cvt.rzi.s32.f64	%r52, %fd3;
	ld.global.u32 	%r53, [%rd2];
	add.s32 	%r54, %r53, %r52;
	st.global.u32 	[%rd2], %r54;

BB0_11:
	add.s32 	%r10, %r8, 1;
	setp.lt.s32	%p11, %r8, %r2;
	mov.u32 	%r72, %r10;
	@%p11 bra 	BB0_9;

BB0_12:
	add.s32 	%r73, %r5, 1;
	setp.lt.s32	%p12, %r5, %r2;
	@%p12 bra 	BB0_7;

BB0_13:
	add.s32 	%r70, %r70, 1;
	setp.lt.s32	%p13, %r70, %r19;
	@%p13 bra 	BB0_5;

BB0_14:
	add.s32 	%r69, %r69, 1;
	setp.lt.s32	%p14, %r69, %r18;
	@%p14 bra 	BB0_3;

BB0_15:
	add.s32 	%r59, %r25, 1;
	mul.lo.s32 	%r14, %r26, %r59;
	mul.lo.s32 	%r74, %r26, %r25;
	setp.ge.s32	%p15, %r74, %r14;
	@%p15 bra 	BB0_20;

	cvta.to.global.u64 	%rd16, %rd8;
	mul.wide.s32 	%rd17, %r74, 4;
	add.s64 	%rd18, %rd16, %rd17;

BB0_17:
	ld.global.u32 	%r67, [%rd18];
	setp.gt.s32	%p16, %r67, -1;
	@%p16 bra 	BB0_19;

	mov.u32 	%r68, 0;
	st.global.u32 	[%rd18], %r68;

BB0_19:
	add.s32 	%r74, %r74, 1;
	add.s64 	%rd18, %rd18, 4;
	setp.lt.s32	%p17, %r74, %r14;
	@%p17 bra 	BB0_17;

BB0_20:
	ret;
}


