// Seed: 1927134528
module module_0 (
    input  wire  id_0,
    input  tri0  id_1,
    input  wand  id_2,
    input  wor   id_3,
    input  wand  id_4,
    output tri   id_5
    , id_11,
    output uwire id_6,
    input  wor   id_7,
    output wand  id_8,
    output tri   id_9
);
  wire id_12;
  wire id_13;
  wand id_14;
  assign id_14 = 1;
endmodule
module module_1 (
    input supply1 id_0,
    input supply1 id_1,
    output wand id_2,
    input wire id_3,
    output wor id_4,
    output supply1 id_5,
    input wand id_6,
    output wire id_7,
    output wor id_8,
    input tri id_9
    , id_16,
    input tri0 id_10,
    input tri id_11,
    output wand id_12,
    output tri id_13,
    output tri0 id_14
);
  assign id_4 = id_16;
  module_0(
      id_6, id_10, id_10, id_10, id_1, id_2, id_8, id_9, id_14, id_16
  );
endmodule
