#! /classes/ece2300/install/pkgs/iverilog-12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/classes/ece2300/install/pkgs/iverilog-12.0/lib/ivl/system.vpi";
:vpi_module "/classes/ece2300/install/pkgs/iverilog-12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/classes/ece2300/install/pkgs/iverilog-12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/classes/ece2300/install/pkgs/iverilog-12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/classes/ece2300/install/pkgs/iverilog-12.0/lib/ivl/va_math.vpi";
:vpi_module "/classes/ece2300/install/pkgs/iverilog-12.0/lib/ivl/v2009.vpi";
S_0xa33800 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xa47d70 .scope module, "Top" "Top" 3 10;
 .timescale 0 0;
v0xa6d380_0 .var "expected_out", 15 0;
v0xa6d480_0 .var "in0", 15 0;
v0xa6d540_0 .var "in1", 15 0;
v0xa6d610_0 .net "out", 15 0, L_0xa73e90;  1 drivers
v0xa6d6e0_0 .var "random_in0", 15 0;
v0xa6d780_0 .var/2s "random_in0_num_ones", 31 0;
v0xa6d860_0 .var "random_in1", 15 0;
v0xa6d940_0 .var/2s "random_in1_num_ones", 31 0;
v0xa6da20_0 .var "random_sel", 0 0;
v0xa6db70_0 .var "sel", 0 0;
S_0xa3fdc0 .scope task, "check" "check" 3 41, 3 41 0, S_0xa47d70;
 .timescale 0 0;
v0xa447a0_0 .var "in0_", 15 0;
v0xa3bcc0_0 .var "in1_", 15 0;
v0xa436f0_0 .var "out_", 15 0;
v0xa42640_0 .var "sel_", 0 0;
TD_Top.check ;
    %load/vec4 v0xa6b7a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xa6b950_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xa6b950_0, 0, 32;
    %load/vec4 v0xa447a0_0;
    %store/vec4 v0xa6d480_0, 0, 16;
    %load/vec4 v0xa3bcc0_0;
    %store/vec4 v0xa6d540_0, 0, 16;
    %load/vec4 v0xa42640_0;
    %store/vec4 v0xa6db70_0, 0, 1;
    %delay 8, 0;
    %load/vec4 v0xa6b870_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %vpi_call/w 3 58 "$display", "%3d: %b %b %b > %b", v0xa6b6c0_0, v0xa6d480_0, v0xa6d540_0, v0xa6db70_0, v0xa6d610_0 {0 0 0};
T_0.2 ;
    %load/vec4 v0xa436f0_0;
    %load/vec4 v0xa6d610_0;
    %cmp/ne;
    %jmp/0xz  T_0.4, 6;
    %load/vec4 v0xa6b870_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.6, 4;
    %vpi_call/w 3 63 "$display", "\000" {0 0 0};
    %vpi_call/w 3 64 "$display", "ERROR: Value on output port %s is incorrect on cycle %0d", "out", v0xa6b6c0_0 {0 0 0};
    %vpi_call/w 3 66 "$display", " - actual value   : %b", v0xa6d610_0 {0 0 0};
    %vpi_call/w 3 67 "$display", " - expected value : %b", v0xa436f0_0 {0 0 0};
T_0.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xa6b7a0_0, 0, 1;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xa6bc40_0, 0, 1;
T_0.5 ;
    %delay 2, 0;
T_0.0 ;
    %end;
S_0xa47f80 .scope module, "dut" "Mux2_16b_GL" 3 27, 4 11 0, S_0xa47d70;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in0";
    .port_info 1 /INPUT 16 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 16 "out";
v0xa6a670_0 .net "in0", 15 0, v0xa6d480_0;  1 drivers
v0xa6a770_0 .net "in1", 15 0, v0xa6d540_0;  1 drivers
v0xa6a850_0 .net "out", 15 0, L_0xa73e90;  alias, 1 drivers
v0xa6a930_0 .net "sel", 0 0, v0xa6db70_0;  1 drivers
L_0xa70e60 .part v0xa6d480_0, 0, 8;
L_0xa70f50 .part v0xa6d540_0, 0, 8;
L_0xa73d50 .part v0xa6d480_0, 8, 8;
L_0xa73df0 .part v0xa6d540_0, 8, 8;
L_0xa73e90 .concat8 [ 8 8 0 0], L_0xa70af0, L_0xa739e0;
S_0xa3f290 .scope module, "mux0" "Mux2_8b_GL" 4 20, 5 11 0, S_0xa47f80;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in0";
    .port_info 1 /INPUT 8 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 8 "out";
v0xa654f0_0 .net "in0", 7 0, L_0xa70e60;  1 drivers
v0xa655f0_0 .net "in1", 7 0, L_0xa70f50;  1 drivers
v0xa656d0_0 .net "out", 7 0, L_0xa70af0;  1 drivers
v0xa657b0_0 .net "sel", 0 0, v0xa6db70_0;  alias, 1 drivers
L_0xa6dfa0 .part L_0xa70e60, 0, 1;
L_0xa6e090 .part L_0xa70f50, 0, 1;
L_0xa6e4f0 .part L_0xa70e60, 1, 1;
L_0xa6e630 .part L_0xa70f50, 1, 1;
L_0xa6ea80 .part L_0xa70e60, 2, 1;
L_0xa6eb70 .part L_0xa70f50, 2, 1;
L_0xa6ef80 .part L_0xa70e60, 3, 1;
L_0xa6f100 .part L_0xa70f50, 3, 1;
L_0xa6f510 .part L_0xa70e60, 4, 1;
L_0xa6f600 .part L_0xa70f50, 4, 1;
L_0xa6fa10 .part L_0xa70e60, 5, 1;
L_0xa6fb00 .part L_0xa70f50, 5, 1;
L_0xa70380 .part L_0xa70e60, 6, 1;
L_0xa70470 .part L_0xa70f50, 6, 1;
L_0xa70880 .part L_0xa70e60, 7, 1;
L_0xa70970 .part L_0xa70f50, 7, 1;
LS_0xa70af0_0_0 .concat8 [ 1 1 1 1], L_0xa6de30, L_0xa6e380, L_0xa6e940, L_0xa6ee40;
LS_0xa70af0_0_4 .concat8 [ 1 1 1 1], L_0xa6f3d0, L_0xa6f8a0, L_0xa70210, L_0xa70710;
L_0xa70af0 .concat8 [ 4 4 0 0], LS_0xa70af0_0_0, LS_0xa70af0_0_4;
S_0xa611f0 .scope module, "mux0" "Mux2_1b_GL" 5 19, 6 10 0, S_0xa3f290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0xa6dc10 .functor NOT 1, v0xa6db70_0, C4<0>, C4<0>, C4<0>;
L_0xa6dca0 .functor AND 1, L_0xa6dc10, L_0xa6dfa0, C4<1>, C4<1>;
L_0xa6dd60 .functor AND 1, v0xa6db70_0, L_0xa6e090, C4<1>, C4<1>;
L_0xa6de30 .functor OR 1, L_0xa6dca0, L_0xa6dd60, C4<0>, C4<0>;
v0xa41590_0 .net "in0", 0 0, L_0xa6dfa0;  1 drivers
v0xa40500_0 .net "in1", 0 0, L_0xa6e090;  1 drivers
v0xa614c0_0 .net "minterm1", 0 0, L_0xa6dca0;  1 drivers
v0xa61560_0 .net "minterm2", 0 0, L_0xa6dd60;  1 drivers
v0xa61620_0 .net "n_sel", 0 0, L_0xa6dc10;  1 drivers
v0xa61730_0 .net "out", 0 0, L_0xa6de30;  1 drivers
v0xa61810_0 .net "sel", 0 0, v0xa6db70_0;  alias, 1 drivers
S_0xa61950 .scope module, "mux1" "Mux2_1b_GL" 5 27, 6 10 0, S_0xa3f290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0xa6e180 .functor NOT 1, v0xa6db70_0, C4<0>, C4<0>, C4<0>;
L_0xa6e1f0 .functor AND 1, L_0xa6e180, L_0xa6e4f0, C4<1>, C4<1>;
L_0xa6e2b0 .functor AND 1, v0xa6db70_0, L_0xa6e630, C4<1>, C4<1>;
L_0xa6e380 .functor OR 1, L_0xa6e1f0, L_0xa6e2b0, C4<0>, C4<0>;
v0xa61bc0_0 .net "in0", 0 0, L_0xa6e4f0;  1 drivers
v0xa61c80_0 .net "in1", 0 0, L_0xa6e630;  1 drivers
v0xa61d40_0 .net "minterm1", 0 0, L_0xa6e1f0;  1 drivers
v0xa61de0_0 .net "minterm2", 0 0, L_0xa6e2b0;  1 drivers
v0xa61ea0_0 .net "n_sel", 0 0, L_0xa6e180;  1 drivers
v0xa61fb0_0 .net "out", 0 0, L_0xa6e380;  1 drivers
v0xa62090_0 .net "sel", 0 0, v0xa6db70_0;  alias, 1 drivers
S_0xa62190 .scope module, "mux2" "Mux2_1b_GL" 5 35, 6 10 0, S_0xa3f290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0xa6e7a0 .functor NOT 1, v0xa6db70_0, C4<0>, C4<0>, C4<0>;
L_0xa6e810 .functor AND 1, L_0xa6e7a0, L_0xa6ea80, C4<1>, C4<1>;
L_0xa6e8d0 .functor AND 1, v0xa6db70_0, L_0xa6eb70, C4<1>, C4<1>;
L_0xa6e940 .functor OR 1, L_0xa6e810, L_0xa6e8d0, C4<0>, C4<0>;
v0xa62410_0 .net "in0", 0 0, L_0xa6ea80;  1 drivers
v0xa624d0_0 .net "in1", 0 0, L_0xa6eb70;  1 drivers
v0xa62590_0 .net "minterm1", 0 0, L_0xa6e810;  1 drivers
v0xa62660_0 .net "minterm2", 0 0, L_0xa6e8d0;  1 drivers
v0xa62720_0 .net "n_sel", 0 0, L_0xa6e7a0;  1 drivers
v0xa62830_0 .net "out", 0 0, L_0xa6e940;  1 drivers
v0xa62910_0 .net "sel", 0 0, v0xa6db70_0;  alias, 1 drivers
S_0xa62a80 .scope module, "mux3" "Mux2_1b_GL" 5 43, 6 10 0, S_0xa3f290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0xa6eca0 .functor NOT 1, v0xa6db70_0, C4<0>, C4<0>, C4<0>;
L_0xa6ed10 .functor AND 1, L_0xa6eca0, L_0xa6ef80, C4<1>, C4<1>;
L_0xa6edd0 .functor AND 1, v0xa6db70_0, L_0xa6f100, C4<1>, C4<1>;
L_0xa6ee40 .functor OR 1, L_0xa6ed10, L_0xa6edd0, C4<0>, C4<0>;
v0xa62cd0_0 .net "in0", 0 0, L_0xa6ef80;  1 drivers
v0xa62db0_0 .net "in1", 0 0, L_0xa6f100;  1 drivers
v0xa62e70_0 .net "minterm1", 0 0, L_0xa6ed10;  1 drivers
v0xa62f10_0 .net "minterm2", 0 0, L_0xa6edd0;  1 drivers
v0xa62fd0_0 .net "n_sel", 0 0, L_0xa6eca0;  1 drivers
v0xa630e0_0 .net "out", 0 0, L_0xa6ee40;  1 drivers
v0xa631c0_0 .net "sel", 0 0, v0xa6db70_0;  alias, 1 drivers
S_0xa632e0 .scope module, "mux4" "Mux2_1b_GL" 5 51, 6 10 0, S_0xa3f290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0xa6f280 .functor NOT 1, v0xa6db70_0, C4<0>, C4<0>, C4<0>;
L_0xa6f2f0 .functor AND 1, L_0xa6f280, L_0xa6f510, C4<1>, C4<1>;
L_0xa6f360 .functor AND 1, v0xa6db70_0, L_0xa6f600, C4<1>, C4<1>;
L_0xa6f3d0 .functor OR 1, L_0xa6f2f0, L_0xa6f360, C4<0>, C4<0>;
v0xa63580_0 .net "in0", 0 0, L_0xa6f510;  1 drivers
v0xa63660_0 .net "in1", 0 0, L_0xa6f600;  1 drivers
v0xa63720_0 .net "minterm1", 0 0, L_0xa6f2f0;  1 drivers
v0xa637c0_0 .net "minterm2", 0 0, L_0xa6f360;  1 drivers
v0xa63880_0 .net "n_sel", 0 0, L_0xa6f280;  1 drivers
v0xa63990_0 .net "out", 0 0, L_0xa6f3d0;  1 drivers
v0xa63a70_0 .net "sel", 0 0, v0xa6db70_0;  alias, 1 drivers
S_0xa63b90 .scope module, "mux5" "Mux2_1b_GL" 5 59, 6 10 0, S_0xa3f290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0xa6f750 .functor NOT 1, v0xa6db70_0, C4<0>, C4<0>, C4<0>;
L_0xa6f7c0 .functor AND 1, L_0xa6f750, L_0xa6fa10, C4<1>, C4<1>;
L_0xa6f830 .functor AND 1, v0xa6db70_0, L_0xa6fb00, C4<1>, C4<1>;
L_0xa6f8a0 .functor OR 1, L_0xa6f7c0, L_0xa6f830, C4<0>, C4<0>;
v0xa63d90_0 .net "in0", 0 0, L_0xa6fa10;  1 drivers
v0xa63e70_0 .net "in1", 0 0, L_0xa6fb00;  1 drivers
v0xa63f30_0 .net "minterm1", 0 0, L_0xa6f7c0;  1 drivers
v0xa64000_0 .net "minterm2", 0 0, L_0xa6f830;  1 drivers
v0xa640c0_0 .net "n_sel", 0 0, L_0xa6f750;  1 drivers
v0xa641d0_0 .net "out", 0 0, L_0xa6f8a0;  1 drivers
v0xa642b0_0 .net "sel", 0 0, v0xa6db70_0;  alias, 1 drivers
S_0xa643d0 .scope module, "mux6" "Mux2_1b_GL" 5 67, 6 10 0, S_0xa3f290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0xa6fc60 .functor NOT 1, v0xa6db70_0, C4<0>, C4<0>, C4<0>;
L_0xa700e0 .functor AND 1, L_0xa6fc60, L_0xa70380, C4<1>, C4<1>;
L_0xa701a0 .functor AND 1, v0xa6db70_0, L_0xa70470, C4<1>, C4<1>;
L_0xa70210 .functor OR 1, L_0xa700e0, L_0xa701a0, C4<0>, C4<0>;
v0xa64620_0 .net "in0", 0 0, L_0xa70380;  1 drivers
v0xa64700_0 .net "in1", 0 0, L_0xa70470;  1 drivers
v0xa647c0_0 .net "minterm1", 0 0, L_0xa700e0;  1 drivers
v0xa64890_0 .net "minterm2", 0 0, L_0xa701a0;  1 drivers
v0xa64950_0 .net "n_sel", 0 0, L_0xa6fc60;  1 drivers
v0xa64a60_0 .net "out", 0 0, L_0xa70210;  1 drivers
v0xa64b40_0 .net "sel", 0 0, v0xa6db70_0;  alias, 1 drivers
S_0xa64c60 .scope module, "mux7" "Mux2_1b_GL" 5 75, 6 10 0, S_0xa3f290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0xa6fbf0 .functor NOT 1, v0xa6db70_0, C4<0>, C4<0>, C4<0>;
L_0xa705e0 .functor AND 1, L_0xa6fbf0, L_0xa70880, C4<1>, C4<1>;
L_0xa706a0 .functor AND 1, v0xa6db70_0, L_0xa70970, C4<1>, C4<1>;
L_0xa70710 .functor OR 1, L_0xa705e0, L_0xa706a0, C4<0>, C4<0>;
v0xa64eb0_0 .net "in0", 0 0, L_0xa70880;  1 drivers
v0xa64f90_0 .net "in1", 0 0, L_0xa70970;  1 drivers
v0xa65050_0 .net "minterm1", 0 0, L_0xa705e0;  1 drivers
v0xa65120_0 .net "minterm2", 0 0, L_0xa706a0;  1 drivers
v0xa651e0_0 .net "n_sel", 0 0, L_0xa6fbf0;  1 drivers
v0xa652f0_0 .net "out", 0 0, L_0xa70710;  1 drivers
v0xa653d0_0 .net "sel", 0 0, v0xa6db70_0;  alias, 1 drivers
S_0xa65900 .scope module, "mux1" "Mux2_8b_GL" 4 28, 5 11 0, S_0xa47f80;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in0";
    .port_info 1 /INPUT 8 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 8 "out";
v0xa6a260_0 .net "in0", 7 0, L_0xa73d50;  1 drivers
v0xa6a360_0 .net "in1", 7 0, L_0xa73df0;  1 drivers
v0xa6a440_0 .net "out", 7 0, L_0xa739e0;  1 drivers
v0xa6a520_0 .net "sel", 0 0, v0xa6db70_0;  alias, 1 drivers
L_0xa712f0 .part L_0xa73d50, 0, 1;
L_0xa713e0 .part L_0xa73df0, 0, 1;
L_0xa71780 .part L_0xa73d50, 1, 1;
L_0xa718c0 .part L_0xa73df0, 1, 1;
L_0xa71cb0 .part L_0xa73d50, 2, 1;
L_0xa71da0 .part L_0xa73df0, 2, 1;
L_0xa721b0 .part L_0xa73d50, 3, 1;
L_0xa722a0 .part L_0xa73df0, 3, 1;
L_0xa72620 .part L_0xa73d50, 4, 1;
L_0xa72710 .part L_0xa73df0, 4, 1;
L_0xa72af0 .part L_0xa73d50, 5, 1;
L_0xa72be0 .part L_0xa73df0, 5, 1;
L_0xa73050 .part L_0xa73d50, 6, 1;
L_0xa73140 .part L_0xa73df0, 6, 1;
L_0xa73550 .part L_0xa73d50, 7, 1;
L_0xa73750 .part L_0xa73df0, 7, 1;
LS_0xa739e0_0_0 .concat8 [ 1 1 1 1], L_0xa711e0, L_0xa71670, L_0xa71ba0, L_0xa72070;
LS_0xa739e0_0_4 .concat8 [ 1 1 1 1], L_0xa724e0, L_0xa729b0, L_0xa72ee0, L_0xa733e0;
L_0xa739e0 .concat8 [ 4 4 0 0], LS_0xa739e0_0_0, LS_0xa739e0_0_4;
S_0xa65b70 .scope module, "mux0" "Mux2_1b_GL" 5 19, 6 10 0, S_0xa65900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0xa71040 .functor NOT 1, v0xa6db70_0, C4<0>, C4<0>, C4<0>;
L_0xa710b0 .functor AND 1, L_0xa71040, L_0xa712f0, C4<1>, C4<1>;
L_0xa71170 .functor AND 1, v0xa6db70_0, L_0xa713e0, C4<1>, C4<1>;
L_0xa711e0 .functor OR 1, L_0xa710b0, L_0xa71170, C4<0>, C4<0>;
v0xa65df0_0 .net "in0", 0 0, L_0xa712f0;  1 drivers
v0xa65ed0_0 .net "in1", 0 0, L_0xa713e0;  1 drivers
v0xa65f90_0 .net "minterm1", 0 0, L_0xa710b0;  1 drivers
v0xa66060_0 .net "minterm2", 0 0, L_0xa71170;  1 drivers
v0xa66120_0 .net "n_sel", 0 0, L_0xa71040;  1 drivers
v0xa66230_0 .net "out", 0 0, L_0xa711e0;  1 drivers
v0xa66310_0 .net "sel", 0 0, v0xa6db70_0;  alias, 1 drivers
S_0xa66430 .scope module, "mux1" "Mux2_1b_GL" 5 27, 6 10 0, S_0xa65900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0xa714d0 .functor NOT 1, v0xa6db70_0, C4<0>, C4<0>, C4<0>;
L_0xa71540 .functor AND 1, L_0xa714d0, L_0xa71780, C4<1>, C4<1>;
L_0xa71600 .functor AND 1, v0xa6db70_0, L_0xa718c0, C4<1>, C4<1>;
L_0xa71670 .functor OR 1, L_0xa71540, L_0xa71600, C4<0>, C4<0>;
v0xa666a0_0 .net "in0", 0 0, L_0xa71780;  1 drivers
v0xa66760_0 .net "in1", 0 0, L_0xa718c0;  1 drivers
v0xa66820_0 .net "minterm1", 0 0, L_0xa71540;  1 drivers
v0xa668f0_0 .net "minterm2", 0 0, L_0xa71600;  1 drivers
v0xa669b0_0 .net "n_sel", 0 0, L_0xa714d0;  1 drivers
v0xa66ac0_0 .net "out", 0 0, L_0xa71670;  1 drivers
v0xa66ba0_0 .net "sel", 0 0, v0xa6db70_0;  alias, 1 drivers
S_0xa66cc0 .scope module, "mux2" "Mux2_1b_GL" 5 35, 6 10 0, S_0xa65900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0xa71a00 .functor NOT 1, v0xa6db70_0, C4<0>, C4<0>, C4<0>;
L_0xa71a70 .functor AND 1, L_0xa71a00, L_0xa71cb0, C4<1>, C4<1>;
L_0xa71b30 .functor AND 1, v0xa6db70_0, L_0xa71da0, C4<1>, C4<1>;
L_0xa71ba0 .functor OR 1, L_0xa71a70, L_0xa71b30, C4<0>, C4<0>;
v0xa66f40_0 .net "in0", 0 0, L_0xa71cb0;  1 drivers
v0xa67000_0 .net "in1", 0 0, L_0xa71da0;  1 drivers
v0xa670c0_0 .net "minterm1", 0 0, L_0xa71a70;  1 drivers
v0xa67190_0 .net "minterm2", 0 0, L_0xa71b30;  1 drivers
v0xa67250_0 .net "n_sel", 0 0, L_0xa71a00;  1 drivers
v0xa67360_0 .net "out", 0 0, L_0xa71ba0;  1 drivers
v0xa67440_0 .net "sel", 0 0, v0xa6db70_0;  alias, 1 drivers
S_0xa67560 .scope module, "mux3" "Mux2_1b_GL" 5 43, 6 10 0, S_0xa65900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0xa71ed0 .functor NOT 1, v0xa6db70_0, C4<0>, C4<0>, C4<0>;
L_0xa71f40 .functor AND 1, L_0xa71ed0, L_0xa721b0, C4<1>, C4<1>;
L_0xa72000 .functor AND 1, v0xa6db70_0, L_0xa722a0, C4<1>, C4<1>;
L_0xa72070 .functor OR 1, L_0xa71f40, L_0xa72000, C4<0>, C4<0>;
v0xa677b0_0 .net "in0", 0 0, L_0xa721b0;  1 drivers
v0xa67890_0 .net "in1", 0 0, L_0xa722a0;  1 drivers
v0xa67950_0 .net "minterm1", 0 0, L_0xa71f40;  1 drivers
v0xa67a20_0 .net "minterm2", 0 0, L_0xa72000;  1 drivers
v0xa67ae0_0 .net "n_sel", 0 0, L_0xa71ed0;  1 drivers
v0xa67bf0_0 .net "out", 0 0, L_0xa72070;  1 drivers
v0xa67cd0_0 .net "sel", 0 0, v0xa6db70_0;  alias, 1 drivers
S_0xa67df0 .scope module, "mux4" "Mux2_1b_GL" 5 51, 6 10 0, S_0xa65900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0xa72390 .functor NOT 1, v0xa6db70_0, C4<0>, C4<0>, C4<0>;
L_0xa72400 .functor AND 1, L_0xa72390, L_0xa72620, C4<1>, C4<1>;
L_0xa72470 .functor AND 1, v0xa6db70_0, L_0xa72710, C4<1>, C4<1>;
L_0xa724e0 .functor OR 1, L_0xa72400, L_0xa72470, C4<0>, C4<0>;
v0xa68090_0 .net "in0", 0 0, L_0xa72620;  1 drivers
v0xa68170_0 .net "in1", 0 0, L_0xa72710;  1 drivers
v0xa68230_0 .net "minterm1", 0 0, L_0xa72400;  1 drivers
v0xa682d0_0 .net "minterm2", 0 0, L_0xa72470;  1 drivers
v0xa68390_0 .net "n_sel", 0 0, L_0xa72390;  1 drivers
v0xa684a0_0 .net "out", 0 0, L_0xa724e0;  1 drivers
v0xa68580_0 .net "sel", 0 0, v0xa6db70_0;  alias, 1 drivers
S_0xa686a0 .scope module, "mux5" "Mux2_1b_GL" 5 59, 6 10 0, S_0xa65900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0xa72860 .functor NOT 1, v0xa6db70_0, C4<0>, C4<0>, C4<0>;
L_0xa728d0 .functor AND 1, L_0xa72860, L_0xa72af0, C4<1>, C4<1>;
L_0xa72940 .functor AND 1, v0xa6db70_0, L_0xa72be0, C4<1>, C4<1>;
L_0xa729b0 .functor OR 1, L_0xa728d0, L_0xa72940, C4<0>, C4<0>;
v0xa688f0_0 .net "in0", 0 0, L_0xa72af0;  1 drivers
v0xa689d0_0 .net "in1", 0 0, L_0xa72be0;  1 drivers
v0xa68a90_0 .net "minterm1", 0 0, L_0xa728d0;  1 drivers
v0xa68b60_0 .net "minterm2", 0 0, L_0xa72940;  1 drivers
v0xa68c20_0 .net "n_sel", 0 0, L_0xa72860;  1 drivers
v0xa68d30_0 .net "out", 0 0, L_0xa729b0;  1 drivers
v0xa68e10_0 .net "sel", 0 0, v0xa6db70_0;  alias, 1 drivers
S_0xa68f30 .scope module, "mux6" "Mux2_1b_GL" 5 67, 6 10 0, S_0xa65900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0xa72d40 .functor NOT 1, v0xa6db70_0, C4<0>, C4<0>, C4<0>;
L_0xa72db0 .functor AND 1, L_0xa72d40, L_0xa73050, C4<1>, C4<1>;
L_0xa72e70 .functor AND 1, v0xa6db70_0, L_0xa73140, C4<1>, C4<1>;
L_0xa72ee0 .functor OR 1, L_0xa72db0, L_0xa72e70, C4<0>, C4<0>;
v0xa69180_0 .net "in0", 0 0, L_0xa73050;  1 drivers
v0xa69260_0 .net "in1", 0 0, L_0xa73140;  1 drivers
v0xa69320_0 .net "minterm1", 0 0, L_0xa72db0;  1 drivers
v0xa693f0_0 .net "minterm2", 0 0, L_0xa72e70;  1 drivers
v0xa694b0_0 .net "n_sel", 0 0, L_0xa72d40;  1 drivers
v0xa695c0_0 .net "out", 0 0, L_0xa72ee0;  1 drivers
v0xa696a0_0 .net "sel", 0 0, v0xa6db70_0;  alias, 1 drivers
S_0xa697c0 .scope module, "mux7" "Mux2_1b_GL" 5 75, 6 10 0, S_0xa65900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0xa72cd0 .functor NOT 1, v0xa6db70_0, C4<0>, C4<0>, C4<0>;
L_0xa732b0 .functor AND 1, L_0xa72cd0, L_0xa73550, C4<1>, C4<1>;
L_0xa73370 .functor AND 1, v0xa6db70_0, L_0xa73750, C4<1>, C4<1>;
L_0xa733e0 .functor OR 1, L_0xa732b0, L_0xa73370, C4<0>, C4<0>;
v0xa69a10_0 .net "in0", 0 0, L_0xa73550;  1 drivers
v0xa69af0_0 .net "in1", 0 0, L_0xa73750;  1 drivers
v0xa69bb0_0 .net "minterm1", 0 0, L_0xa732b0;  1 drivers
v0xa69c80_0 .net "minterm2", 0 0, L_0xa73370;  1 drivers
v0xa69d40_0 .net "n_sel", 0 0, L_0xa72cd0;  1 drivers
v0xa69e50_0 .net "out", 0 0, L_0xa733e0;  1 drivers
v0xa69f30_0 .net "sel", 0 0, v0xa6db70_0;  alias, 1 drivers
S_0xa6aa80 .scope module, "t" "CombinationalTestUtils" 3 16, 7 26 0, S_0xa47d70;
 .timescale 0 0;
P_0xa6ac60 .param/l "outputs_undefined" 1 7 37, +C4<00000000000000000000000000000001>;
v0xa6b5e0_0 .var "clk", 0 0;
v0xa6b6c0_0 .var/2s "cycles", 31 0;
v0xa6b7a0_0 .var "failed", 0 0;
v0xa6b870_0 .var/2s "n", 31 0;
v0xa6b950_0 .var/2s "num_checks", 31 0;
v0xa6ba80_0 .var/2s "num_test_cases_failed", 31 0;
v0xa6bb60_0 .var/2s "num_test_cases_passed", 31 0;
v0xa6bc40_0 .var "passed", 0 0;
v0xa6bd00_0 .var "rst", 0 0;
v0xa6bdc0_0 .var/2s "seed", 31 0;
v0xa6bea0_0 .var/str "vcd_filename";
E_0x9e8d20 .event posedge, v0xa6b5e0_0;
S_0xa6ad50 .scope task, "test_bench_begin" "test_bench_begin" 7 102, 7 102 0, S_0xa6aa80;
 .timescale 0 0;
TD_Top.t.test_bench_begin ;
    %vpi_call/w 7 103 "$display", "\000" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xa6bb60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xa6ba80_0, 0, 32;
    %end;
S_0xa6af50 .scope task, "test_bench_end" "test_bench_end" 7 112, 7 112 0, S_0xa6aa80;
 .timescale 0 0;
TD_Top.t.test_bench_end ;
    %load/vec4 v0xa6b870_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.8, 5;
    %load/vec4 v0xa6b870_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.10, 4;
    %vpi_call/w 7 115 "$write", "\012" {0 0 0};
T_2.10 ;
    %vpi_call/w 7 116 "$display", "num_test_cases_passed = %2d", v0xa6bb60_0 {0 0 0};
    %vpi_call/w 7 117 "$display", "num_test_cases_failed = %2d", v0xa6ba80_0 {0 0 0};
    %vpi_call/w 7 118 "$write", "\012" {0 0 0};
    %jmp T_2.9;
T_2.8 ;
    %vpi_call/w 7 121 "$write", "\012" {0 0 0};
    %load/vec4 v0xa6b7a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_2.14, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0xa6bc40_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.12, 8;
    %vpi_call/w 7 123 "$write", "\033[32m", "passed", "\033[0m" {0 0 0};
    %jmp T_2.13;
T_2.12 ;
    %vpi_call/w 7 125 "$write", "\033[31m", "FAILED", "\033[0m" {0 0 0};
T_2.13 ;
    %vpi_call/w 7 127 "$write", " (%3d checks)\012", v0xa6b950_0 {0 0 0};
    %vpi_call/w 7 129 "$write", "\012" {0 0 0};
T_2.9 ;
    %vpi_call/w 7 131 "$finish" {0 0 0};
    %end;
S_0xa6b150 .scope task, "test_case_begin" "test_case_begin" 7 138, 7 138 0, S_0xa6aa80;
 .timescale 0 0;
v0xa6b360_0 .var/str "taskname";
TD_Top.t.test_case_begin ;
    %vpi_call/w 7 139 "$write", "%-40s ", v0xa6b360_0 {0 0 0};
    %load/vec4 v0xa6b870_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_3.15, 4;
    %vpi_call/w 7 141 "$write", "\012" {0 0 0};
T_3.15 ;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0xa6bdc0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xa6b950_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa6b7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa6bc40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xa6bd00_0, 0, 1;
    %delay 30, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa6bd00_0, 0, 1;
    %end;
S_0xa6b400 .scope task, "test_case_end" "test_case_end" 7 157, 7 157 0, S_0xa6aa80;
 .timescale 0 0;
TD_Top.t.test_case_end ;
    %load/vec4 v0xa6b7a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_4.19, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0xa6bc40_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_4.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.17, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xa6bb60_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xa6bb60_0, 0, 32;
    %jmp T_4.18;
T_4.17 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xa6ba80_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xa6ba80_0, 0, 32;
T_4.18 ;
    %load/vec4 v0xa6b870_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.20, 4;
    %load/vec4 v0xa6b7a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_4.24, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0xa6bc40_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_4.24;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.22, 8;
    %vpi_call/w 7 166 "$write", "\033[32m", "passed", "\033[0m" {0 0 0};
    %jmp T_4.23;
T_4.22 ;
    %vpi_call/w 7 168 "$write", "\033[31m", "FAILED", "\033[0m" {0 0 0};
T_4.23 ;
    %vpi_call/w 7 170 "$write", " (%3d checks)\012", v0xa6b950_0 {0 0 0};
T_4.20 ;
    %load/vec4 v0xa6b870_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_4.25, 5;
    %vpi_call/w 7 174 "$display", "\000" {0 0 0};
T_4.25 ;
    %end;
S_0xa6bf60 .scope task, "test_case_1_basic" "test_case_1_basic" 3 71, 3 71 0, S_0xa47d70;
 .timescale 0 0;
TD_Top.test_case_1_basic ;
    %pushi/str "test_case_1_basic";
    %store/str v0xa6b360_0;
    %fork TD_Top.t.test_case_begin, S_0xa6b150;
    %join;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0xa447a0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0xa3bcc0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa42640_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0xa436f0_0, 0, 16;
    %fork TD_Top.check, S_0xa3fdc0;
    %join;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0xa447a0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0xa3bcc0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xa42640_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0xa436f0_0, 0, 16;
    %fork TD_Top.check, S_0xa3fdc0;
    %join;
    %fork TD_Top.t.test_case_end, S_0xa6b400;
    %join;
    %end;
S_0xa6c0f0 .scope task, "test_case_2_ones_cases" "test_case_2_ones_cases" 3 85, 3 85 0, S_0xa47d70;
 .timescale 0 0;
TD_Top.test_case_2_ones_cases ;
    %pushi/str "test_case_2_ones_cases";
    %store/str v0xa6b360_0;
    %fork TD_Top.t.test_case_begin, S_0xa6b150;
    %join;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0xa447a0_0, 0, 16;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0xa3bcc0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa42640_0, 0, 1;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0xa436f0_0, 0, 16;
    %fork TD_Top.check, S_0xa3fdc0;
    %join;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0xa447a0_0, 0, 16;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0xa3bcc0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xa42640_0, 0, 1;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0xa436f0_0, 0, 16;
    %fork TD_Top.check, S_0xa3fdc0;
    %join;
    %fork TD_Top.t.test_case_end, S_0xa6b400;
    %join;
    %end;
S_0xa6c320 .scope task, "test_case_3_alternate_cases" "test_case_3_alternate_cases" 3 95, 3 95 0, S_0xa47d70;
 .timescale 0 0;
TD_Top.test_case_3_alternate_cases ;
    %pushi/str "test_case_3_alternate_cases";
    %store/str v0xa6b360_0;
    %fork TD_Top.t.test_case_begin, S_0xa6b150;
    %join;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0xa447a0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0xa3bcc0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa42640_0, 0, 1;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0xa436f0_0, 0, 16;
    %fork TD_Top.check, S_0xa3fdc0;
    %join;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0xa447a0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0xa3bcc0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xa42640_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0xa436f0_0, 0, 16;
    %fork TD_Top.check, S_0xa3fdc0;
    %join;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0xa447a0_0, 0, 16;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0xa3bcc0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa42640_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0xa436f0_0, 0, 16;
    %fork TD_Top.check, S_0xa3fdc0;
    %join;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0xa447a0_0, 0, 16;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0xa3bcc0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xa42640_0, 0, 1;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0xa436f0_0, 0, 16;
    %fork TD_Top.check, S_0xa3fdc0;
    %join;
    %fork TD_Top.t.test_case_end, S_0xa6b400;
    %join;
    %end;
S_0xa6c500 .scope task, "test_case_4_mixed_bit_cases" "test_case_4_mixed_bit_cases" 3 107, 3 107 0, S_0xa47d70;
 .timescale 0 0;
TD_Top.test_case_4_mixed_bit_cases ;
    %pushi/str "test_case_4_mixed_bit_cases";
    %store/str v0xa6b360_0;
    %fork TD_Top.t.test_case_begin, S_0xa6b150;
    %join;
    %pushi/vec4 43690, 0, 16;
    %store/vec4 v0xa447a0_0, 0, 16;
    %pushi/vec4 21845, 0, 16;
    %store/vec4 v0xa3bcc0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa42640_0, 0, 1;
    %pushi/vec4 43690, 0, 16;
    %store/vec4 v0xa436f0_0, 0, 16;
    %fork TD_Top.check, S_0xa3fdc0;
    %join;
    %pushi/vec4 21845, 0, 16;
    %store/vec4 v0xa447a0_0, 0, 16;
    %pushi/vec4 43690, 0, 16;
    %store/vec4 v0xa3bcc0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xa42640_0, 0, 1;
    %pushi/vec4 43690, 0, 16;
    %store/vec4 v0xa436f0_0, 0, 16;
    %fork TD_Top.check, S_0xa3fdc0;
    %join;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0xa447a0_0, 0, 16;
    %pushi/vec4 65534, 0, 16;
    %store/vec4 v0xa3bcc0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa42640_0, 0, 1;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0xa436f0_0, 0, 16;
    %fork TD_Top.check, S_0xa3fdc0;
    %join;
    %pushi/vec4 34952, 0, 16;
    %store/vec4 v0xa447a0_0, 0, 16;
    %pushi/vec4 30583, 0, 16;
    %store/vec4 v0xa3bcc0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xa42640_0, 0, 1;
    %pushi/vec4 30583, 0, 16;
    %store/vec4 v0xa436f0_0, 0, 16;
    %fork TD_Top.check, S_0xa3fdc0;
    %join;
    %fork TD_Top.t.test_case_end, S_0xa6b400;
    %join;
    %end;
S_0xa6c6e0 .scope task, "test_case_5_random" "test_case_5_random" 3 133, 3 133 0, S_0xa47d70;
 .timescale 0 0;
TD_Top.test_case_5_random ;
    %pushi/str "test_case_5_random";
    %store/str v0xa6b360_0;
    %fork TD_Top.t.test_case_begin, S_0xa6b150;
    %join;
    %fork t_1, S_0xa6c8c0;
    %jmp t_0;
    .scope S_0xa6c8c0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xa6d0a0_0, 0, 32;
T_9.27 ;
    %load/vec4 v0xa6d0a0_0;
    %cmpi/s 50, 0, 32;
    %jmp/0xz T_9.28, 5;
    %vpi_func 3 141 "$urandom" 32, v0xa6bdc0_0 {0 0 0};
    %pad/u 16;
    %store/vec4 v0xa6d6e0_0, 0, 16;
    %vpi_func 3 142 "$urandom" 32, v0xa6bdc0_0 {0 0 0};
    %pad/u 16;
    %store/vec4 v0xa6d860_0, 0, 16;
    %vpi_func 3 143 "$urandom" 32, v0xa6bdc0_0 {0 0 0};
    %pad/u 1;
    %store/vec4 v0xa6da20_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xa6d780_0, 0, 32;
    %fork t_3, S_0xa6cac0;
    %jmp t_2;
    .scope S_0xa6cac0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xa6ccc0_0, 0, 32;
T_9.29 ;
    %load/vec4 v0xa6ccc0_0;
    %cmpi/s 15, 0, 32;
    %jmp/0xz T_9.30, 5;
    %load/vec4 v0xa6d6e0_0;
    %load/vec4 v0xa6ccc0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.31, 8;
    %load/vec4 v0xa6d780_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0xa6d780_0, 0, 32;
T_9.31 ;
    %load/vec4 v0xa6ccc0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0xa6ccc0_0, 0, 32;
    %jmp T_9.29;
T_9.30 ;
    %end;
    .scope S_0xa6c8c0;
t_2 %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xa6d940_0, 0, 32;
    %fork t_5, S_0xa6cdc0;
    %jmp t_4;
    .scope S_0xa6cdc0;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xa6cfc0_0, 0, 32;
T_9.33 ;
    %load/vec4 v0xa6cfc0_0;
    %cmpi/s 15, 0, 32;
    %jmp/0xz T_9.34, 5;
    %load/vec4 v0xa6d860_0;
    %load/vec4 v0xa6cfc0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.35, 8;
    %load/vec4 v0xa6d940_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0xa6d940_0, 0, 32;
T_9.35 ;
    %load/vec4 v0xa6cfc0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0xa6cfc0_0, 0, 32;
    %jmp T_9.33;
T_9.34 ;
    %end;
    .scope S_0xa6c8c0;
t_4 %join;
    %load/vec4 v0xa6da20_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_9.37, 4;
    %load/vec4 v0xa6d6e0_0;
    %store/vec4 v0xa6d380_0, 0, 16;
    %jmp T_9.38;
T_9.37 ;
    %load/vec4 v0xa6d860_0;
    %store/vec4 v0xa6d380_0, 0, 16;
T_9.38 ;
    %load/vec4 v0xa6d6e0_0;
    %store/vec4 v0xa447a0_0, 0, 16;
    %load/vec4 v0xa6d860_0;
    %store/vec4 v0xa3bcc0_0, 0, 16;
    %load/vec4 v0xa6da20_0;
    %store/vec4 v0xa42640_0, 0, 1;
    %load/vec4 v0xa6d380_0;
    %store/vec4 v0xa436f0_0, 0, 16;
    %fork TD_Top.check, S_0xa3fdc0;
    %join;
    %load/vec4 v0xa6d0a0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0xa6d0a0_0, 0, 32;
    %jmp T_9.27;
T_9.28 ;
    %end;
    .scope S_0xa6c6e0;
t_0 %join;
    %fork TD_Top.t.test_case_end, S_0xa6b400;
    %join;
    %end;
S_0xa6c8c0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 137, 3 137 0, S_0xa6c6e0;
 .timescale 0 0;
v0xa6d0a0_0 .var/2s "i", 31 0;
S_0xa6cac0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 148, 3 148 0, S_0xa6c8c0;
 .timescale 0 0;
v0xa6ccc0_0 .var/2s "j", 31 0;
S_0xa6cdc0 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 3 156, 3 156 0, S_0xa6c8c0;
 .timescale 0 0;
v0xa6cfc0_0 .var/2s "j", 31 0;
S_0xa6d1a0 .scope task, "test_case_6_xprop" "test_case_6_xprop" 3 180, 3 180 0, S_0xa47d70;
 .timescale 0 0;
TD_Top.test_case_6_xprop ;
    %pushi/str "test_case_6_xprop";
    %store/str v0xa6b360_0;
    %fork TD_Top.t.test_case_begin, S_0xa6b150;
    %join;
    %pushi/vec4 65535, 65535, 16;
    %store/vec4 v0xa447a0_0, 0, 16;
    %pushi/vec4 65535, 65535, 16;
    %store/vec4 v0xa3bcc0_0, 0, 16;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0xa42640_0, 0, 1;
    %pushi/vec4 65535, 65535, 16;
    %store/vec4 v0xa436f0_0, 0, 16;
    %fork TD_Top.check, S_0xa3fdc0;
    %join;
    %pushi/vec4 65535, 65535, 16;
    %store/vec4 v0xa447a0_0, 0, 16;
    %pushi/vec4 65535, 65535, 16;
    %store/vec4 v0xa3bcc0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa42640_0, 0, 1;
    %pushi/vec4 65535, 65535, 16;
    %store/vec4 v0xa436f0_0, 0, 16;
    %fork TD_Top.check, S_0xa3fdc0;
    %join;
    %pushi/vec4 65535, 65535, 16;
    %store/vec4 v0xa447a0_0, 0, 16;
    %pushi/vec4 65535, 65535, 16;
    %store/vec4 v0xa3bcc0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xa42640_0, 0, 1;
    %pushi/vec4 65535, 65535, 16;
    %store/vec4 v0xa436f0_0, 0, 16;
    %fork TD_Top.check, S_0xa3fdc0;
    %join;
    %pushi/vec4 65535, 65520, 16;
    %store/vec4 v0xa447a0_0, 0, 16;
    %pushi/vec4 65535, 65535, 16;
    %store/vec4 v0xa3bcc0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa42640_0, 0, 1;
    %pushi/vec4 65535, 65520, 16;
    %store/vec4 v0xa436f0_0, 0, 16;
    %fork TD_Top.check, S_0xa3fdc0;
    %join;
    %pushi/vec4 65535, 65535, 16;
    %store/vec4 v0xa447a0_0, 0, 16;
    %pushi/vec4 64255, 61695, 16;
    %store/vec4 v0xa3bcc0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xa42640_0, 0, 1;
    %pushi/vec4 64255, 61695, 16;
    %store/vec4 v0xa436f0_0, 0, 16;
    %fork TD_Top.check, S_0xa3fdc0;
    %join;
    %pushi/vec4 61680, 0, 16;
    %store/vec4 v0xa447a0_0, 0, 16;
    %pushi/vec4 3855, 0, 16;
    %store/vec4 v0xa3bcc0_0, 0, 16;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0xa42640_0, 0, 1;
    %pushi/vec4 65535, 65535, 16;
    %store/vec4 v0xa436f0_0, 0, 16;
    %fork TD_Top.check, S_0xa3fdc0;
    %join;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0xa447a0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0xa3bcc0_0, 0, 16;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0xa42640_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0xa436f0_0, 0, 16;
    %fork TD_Top.check, S_0xa3fdc0;
    %join;
    %fork TD_Top.t.test_case_end, S_0xa6b400;
    %join;
    %end;
    .scope S_0xa6aa80;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa6b7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa6bc40_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xa6b950_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xa6bb60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xa6ba80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xa6b870_0, 0, 32;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0xa6bdc0_0, 0, 32;
    %end;
    .thread T_11, $init;
    .scope S_0xa6aa80;
T_12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xa6b5e0_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0xa6aa80;
T_13 ;
    %delay 5, 0;
    %load/vec4 v0xa6b5e0_0;
    %inv;
    %store/vec4 v0xa6b5e0_0, 0, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_0xa6aa80;
T_14 ;
    %vpi_func 7 55 "$value$plusargs" 32, "test-case=%d", v0xa6b870_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xa6b870_0, 0, 32;
T_14.0 ;
    %vpi_func 7 58 "$value$plusargs" 32, "dump-vcd=%s", v0xa6bea0_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_14.2, 4;
    %vpi_call/w 7 59 "$dumpfile", v0xa6bea0_0 {0 0 0};
    %vpi_call/w 7 60 "$dumpvars" {0 0 0};
T_14.2 ;
    %end;
    .thread T_14;
    .scope S_0xa6aa80;
T_15 ;
    %wait E_0x9e8d20;
    %load/vec4 v0xa6bd00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xa6b6c0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0xa6b6c0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xa6b6c0_0, 0;
T_15.1 ;
    %load/vec4 v0xa6b6c0_0;
    %cmpi/s 9999, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_15.2, 5;
    %load/vec4 v0xa6b870_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_15.4, 4;
    %vpi_call/w 7 85 "$display", "\000" {0 0 0};
T_15.4 ;
    %vpi_call/w 7 86 "$display", "\033[31m", "FAILED", "\033[0m", " (timeout after %0d cycles)\012", v0xa6b6c0_0 {0 0 0};
    %vpi_call/w 7 89 "$display", "num_test_cases_passed = %2d", v0xa6bb60_0 {0 0 0};
    %load/vec4 v0xa6ba80_0;
    %addi 1, 0, 32;
    %vpi_call/w 7 90 "$display", "num_test_cases_failed = %2d", S<0,vec4,s32> {1 0 0};
    %vpi_call/w 7 91 "$write", "\012" {0 0 0};
    %vpi_call/w 7 93 "$finish" {0 0 0};
T_15.2 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0xa47d70;
T_16 ;
    %fork TD_Top.t.test_bench_begin, S_0xa6ad50;
    %join;
    %load/vec4 v0xa6b870_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/1 T_16.2, 5;
    %flag_mov 8, 5;
    %load/vec4 v0xa6b870_0;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %flag_mov 5, 4;
T_16.2;
    %jmp/0xz  T_16.0, 5;
    %fork TD_Top.test_case_1_basic, S_0xa6bf60;
    %join;
T_16.0 ;
    %load/vec4 v0xa6b870_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/1 T_16.5, 5;
    %flag_mov 8, 5;
    %load/vec4 v0xa6b870_0;
    %cmpi/e 2, 0, 32;
    %flag_or 4, 8;
    %flag_mov 5, 4;
T_16.5;
    %jmp/0xz  T_16.3, 5;
    %fork TD_Top.test_case_2_ones_cases, S_0xa6c0f0;
    %join;
T_16.3 ;
    %load/vec4 v0xa6b870_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/1 T_16.8, 5;
    %flag_mov 8, 5;
    %load/vec4 v0xa6b870_0;
    %cmpi/e 3, 0, 32;
    %flag_or 4, 8;
    %flag_mov 5, 4;
T_16.8;
    %jmp/0xz  T_16.6, 5;
    %fork TD_Top.test_case_3_alternate_cases, S_0xa6c320;
    %join;
T_16.6 ;
    %load/vec4 v0xa6b870_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/1 T_16.11, 5;
    %flag_mov 8, 5;
    %load/vec4 v0xa6b870_0;
    %cmpi/e 4, 0, 32;
    %flag_or 4, 8;
    %flag_mov 5, 4;
T_16.11;
    %jmp/0xz  T_16.9, 5;
    %fork TD_Top.test_case_4_mixed_bit_cases, S_0xa6c500;
    %join;
T_16.9 ;
    %load/vec4 v0xa6b870_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/1 T_16.14, 5;
    %flag_mov 8, 5;
    %load/vec4 v0xa6b870_0;
    %cmpi/e 5, 0, 32;
    %flag_or 4, 8;
    %flag_mov 5, 4;
T_16.14;
    %jmp/0xz  T_16.12, 5;
    %fork TD_Top.test_case_5_random, S_0xa6c6e0;
    %join;
T_16.12 ;
    %load/vec4 v0xa6b870_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/1 T_16.17, 5;
    %flag_mov 8, 5;
    %load/vec4 v0xa6b870_0;
    %cmpi/e 6, 0, 32;
    %flag_or 4, 8;
    %flag_mov 5, 4;
T_16.17;
    %jmp/0xz  T_16.15, 5;
    %fork TD_Top.test_case_6_xprop, S_0xa6d1a0;
    %join;
T_16.15 ;
    %fork TD_Top.t.test_bench_end, S_0xa6af50;
    %join;
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "-";
    "../lab2/test/Mux2_16b_GL-test.v";
    "../lab2/Mux2_16b_GL.v";
    "../lab2/Mux2_8b_GL.v";
    "../lab2/Mux2_1b_GL.v";
    "../ece2300/ece2300-test.v";
