<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4798" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4798{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4798{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_4798{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4798{left:189px;bottom:979px;letter-spacing:-0.14px;}
#t5_4798{left:526px;bottom:979px;letter-spacing:-0.14px;}
#t6_4798{left:189px;bottom:955px;letter-spacing:-0.13px;}
#t7_4798{left:526px;bottom:955px;letter-spacing:-0.12px;}
#t8_4798{left:526px;bottom:933px;letter-spacing:-0.11px;word-spacing:-0.17px;}
#t9_4798{left:526px;bottom:917px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#ta_4798{left:526px;bottom:895px;letter-spacing:-0.11px;}
#tb_4798{left:526px;bottom:878px;letter-spacing:-0.1px;}
#tc_4798{left:189px;bottom:854px;letter-spacing:-0.13px;}
#td_4798{left:526px;bottom:854px;letter-spacing:-0.12px;}
#te_4798{left:526px;bottom:833px;letter-spacing:-0.12px;}
#tf_4798{left:526px;bottom:816px;letter-spacing:-0.11px;}
#tg_4798{left:526px;bottom:799px;letter-spacing:-0.11px;}
#th_4798{left:526px;bottom:778px;letter-spacing:-0.11px;}
#ti_4798{left:526px;bottom:761px;letter-spacing:-0.1px;}
#tj_4798{left:189px;bottom:736px;letter-spacing:-0.13px;}
#tk_4798{left:526px;bottom:736px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tl_4798{left:526px;bottom:715px;letter-spacing:-0.11px;}
#tm_4798{left:526px;bottom:698px;letter-spacing:-0.11px;}
#tn_4798{left:526px;bottom:681px;letter-spacing:-0.12px;}
#to_4798{left:526px;bottom:660px;letter-spacing:-0.11px;}
#tp_4798{left:526px;bottom:643px;letter-spacing:-0.1px;}
#tq_4798{left:189px;bottom:619px;letter-spacing:-0.14px;}
#tr_4798{left:526px;bottom:619px;letter-spacing:-0.14px;}
#ts_4798{left:81px;bottom:594px;letter-spacing:-0.16px;}
#tt_4798{left:138px;bottom:594px;letter-spacing:-0.16px;}
#tu_4798{left:189px;bottom:594px;letter-spacing:-0.14px;}
#tv_4798{left:433px;bottom:594px;letter-spacing:-0.13px;}
#tw_4798{left:526px;bottom:594px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#tx_4798{left:81px;bottom:570px;letter-spacing:-0.17px;}
#ty_4798{left:138px;bottom:570px;letter-spacing:-0.16px;}
#tz_4798{left:189px;bottom:570px;letter-spacing:-0.13px;}
#t10_4798{left:433px;bottom:570px;letter-spacing:-0.13px;}
#t11_4798{left:526px;bottom:570px;letter-spacing:-0.12px;}
#t12_4798{left:526px;bottom:553px;letter-spacing:-0.11px;}
#t13_4798{left:81px;bottom:529px;letter-spacing:-0.16px;}
#t14_4798{left:138px;bottom:529px;letter-spacing:-0.16px;}
#t15_4798{left:189px;bottom:529px;letter-spacing:-0.15px;}
#t16_4798{left:433px;bottom:529px;letter-spacing:-0.13px;}
#t17_4798{left:526px;bottom:529px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t18_4798{left:189px;bottom:504px;letter-spacing:-0.11px;}
#t19_4798{left:526px;bottom:504px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1a_4798{left:189px;bottom:480px;letter-spacing:-0.14px;}
#t1b_4798{left:526px;bottom:480px;letter-spacing:-0.13px;}
#t1c_4798{left:189px;bottom:455px;letter-spacing:-0.13px;}
#t1d_4798{left:526px;bottom:455px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1e_4798{left:189px;bottom:431px;letter-spacing:-0.14px;}
#t1f_4798{left:526px;bottom:431px;letter-spacing:-0.14px;}
#t1g_4798{left:81px;bottom:406px;letter-spacing:-0.16px;}
#t1h_4798{left:138px;bottom:406px;letter-spacing:-0.16px;}
#t1i_4798{left:189px;bottom:406px;letter-spacing:-0.15px;}
#t1j_4798{left:433px;bottom:406px;letter-spacing:-0.12px;}
#t1k_4798{left:526px;bottom:406px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t1l_4798{left:189px;bottom:382px;letter-spacing:-0.12px;}
#t1m_4798{left:526px;bottom:382px;letter-spacing:-0.14px;}
#t1n_4798{left:189px;bottom:357px;}
#t1o_4798{left:526px;bottom:357px;letter-spacing:-0.12px;}
#t1p_4798{left:189px;bottom:333px;letter-spacing:-0.14px;}
#t1q_4798{left:526px;bottom:333px;letter-spacing:-0.14px;}
#t1r_4798{left:81px;bottom:309px;letter-spacing:-0.17px;}
#t1s_4798{left:138px;bottom:309px;letter-spacing:-0.15px;}
#t1t_4798{left:189px;bottom:309px;letter-spacing:-0.14px;}
#t1u_4798{left:433px;bottom:309px;letter-spacing:-0.14px;}
#t1v_4798{left:526px;bottom:309px;letter-spacing:-0.12px;}
#t1w_4798{left:526px;bottom:287px;letter-spacing:-0.12px;}
#t1x_4798{left:189px;bottom:263px;letter-spacing:-0.12px;}
#t1y_4798{left:526px;bottom:263px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1z_4798{left:526px;bottom:241px;letter-spacing:-0.12px;}
#t20_4798{left:526px;bottom:220px;letter-spacing:-0.12px;}
#t21_4798{left:526px;bottom:199px;letter-spacing:-0.12px;}
#t22_4798{left:526px;bottom:177px;letter-spacing:-0.12px;}
#t23_4798{left:526px;bottom:156px;letter-spacing:-0.12px;}
#t24_4798{left:526px;bottom:134px;letter-spacing:-0.11px;}
#t25_4798{left:69px;bottom:1086px;letter-spacing:0.11px;word-spacing:-0.16px;}
#t26_4798{left:155px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.18px;}
#t27_4798{left:300px;bottom:1068px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t28_4798{left:568px;bottom:1068px;letter-spacing:0.13px;}
#t29_4798{left:100px;bottom:1045px;letter-spacing:-0.12px;}
#t2a_4798{left:101px;bottom:1028px;letter-spacing:-0.13px;}
#t2b_4798{left:224px;bottom:1028px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t2c_4798{left:455px;bottom:1028px;letter-spacing:-0.16px;}
#t2d_4798{left:641px;bottom:1028px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t2e_4798{left:87px;bottom:1004px;letter-spacing:-0.18px;}
#t2f_4798{left:143px;bottom:1004px;letter-spacing:-0.14px;}

.s1_4798{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4798{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4798{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4798{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4798{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4798" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4798Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4798" style="-webkit-user-select: none;"><object width="935" height="1210" data="4798/4798.svg" type="image/svg+xml" id="pdf4798" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4798" class="t s1_4798">2-276 </span><span id="t2_4798" class="t s1_4798">Vol. 4 </span>
<span id="t3_4798" class="t s2_4798">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4798" class="t s3_4798">28:27 </span><span id="t5_4798" class="t s3_4798">Reserved </span>
<span id="t6_4798" class="t s3_4798">29 </span><span id="t7_4798" class="t s3_4798">Core Frequency P1 Log </span>
<span id="t8_4798" class="t s3_4798">When set, indicates that the Core Frequency P1 Status </span>
<span id="t9_4798" class="t s3_4798">bit has asserted since the log bit was last cleared. </span>
<span id="ta_4798" class="t s3_4798">This log bit will remain set until cleared by software </span>
<span id="tb_4798" class="t s3_4798">writing 0. </span>
<span id="tc_4798" class="t s3_4798">30 </span><span id="td_4798" class="t s3_4798">Core Max N-Core Turbo Frequency Limiting Log </span>
<span id="te_4798" class="t s3_4798">When set, indicates that the Core Max n-core Turbo </span>
<span id="tf_4798" class="t s3_4798">Frequency Limiting Status bit has asserted since the </span>
<span id="tg_4798" class="t s3_4798">log bit was last cleared. </span>
<span id="th_4798" class="t s3_4798">This log bit will remain set until cleared by software </span>
<span id="ti_4798" class="t s3_4798">writing 0. </span>
<span id="tj_4798" class="t s3_4798">31 </span><span id="tk_4798" class="t s3_4798">Core Frequency Limiting Log </span>
<span id="tl_4798" class="t s3_4798">When set, indicates that the Core Frequency Limiting </span>
<span id="tm_4798" class="t s3_4798">Status bit has asserted since the log bit was last </span>
<span id="tn_4798" class="t s3_4798">cleared. </span>
<span id="to_4798" class="t s3_4798">This log bit will remain set until cleared by software </span>
<span id="tp_4798" class="t s3_4798">writing 0. </span>
<span id="tq_4798" class="t s3_4798">63:32 </span><span id="tr_4798" class="t s3_4798">Reserved </span>
<span id="ts_4798" class="t s3_4798">770H </span><span id="tt_4798" class="t s3_4798">1904 </span><span id="tu_4798" class="t s3_4798">IA32_PM_ENABLE </span><span id="tv_4798" class="t s3_4798">Package </span><span id="tw_4798" class="t s3_4798">See Section 15.4.2, “Enabling HWP.” </span>
<span id="tx_4798" class="t s3_4798">771H </span><span id="ty_4798" class="t s3_4798">1905 </span><span id="tz_4798" class="t s3_4798">IA32_HWP_CAPABILITIES </span><span id="t10_4798" class="t s3_4798">Thread </span><span id="t11_4798" class="t s3_4798">See Section 15.4.3, “HWP Performance Range and </span>
<span id="t12_4798" class="t s3_4798">Dynamic Capabilities.” </span>
<span id="t13_4798" class="t s3_4798">774H </span><span id="t14_4798" class="t s3_4798">1908 </span><span id="t15_4798" class="t s3_4798">IA32_HWP_REQUEST </span><span id="t16_4798" class="t s3_4798">Thread </span><span id="t17_4798" class="t s3_4798">See Section 15.4.4, “Managing HWP.” </span>
<span id="t18_4798" class="t s3_4798">7:0 </span><span id="t19_4798" class="t s3_4798">Minimum Performance (R/W) </span>
<span id="t1a_4798" class="t s3_4798">15:8 </span><span id="t1b_4798" class="t s3_4798">Maximum Performance (R/W) </span>
<span id="t1c_4798" class="t s3_4798">23:16 </span><span id="t1d_4798" class="t s3_4798">Desired Performance (R/W) </span>
<span id="t1e_4798" class="t s3_4798">63:24 </span><span id="t1f_4798" class="t s3_4798">Reserved </span>
<span id="t1g_4798" class="t s3_4798">777H </span><span id="t1h_4798" class="t s3_4798">1911 </span><span id="t1i_4798" class="t s3_4798">IA32_HWP_STATUS </span><span id="t1j_4798" class="t s3_4798">Thread </span><span id="t1k_4798" class="t s3_4798">See Section 15.4.5, “HWP Feedback.” </span>
<span id="t1l_4798" class="t s3_4798">1:0 </span><span id="t1m_4798" class="t s3_4798">Reserved </span>
<span id="t1n_4798" class="t s3_4798">2 </span><span id="t1o_4798" class="t s3_4798">Excursion to Minimum (R/O) </span>
<span id="t1p_4798" class="t s3_4798">63:3 </span><span id="t1q_4798" class="t s3_4798">Reserved </span>
<span id="t1r_4798" class="t s3_4798">C8DH </span><span id="t1s_4798" class="t s3_4798">3213 </span><span id="t1t_4798" class="t s3_4798">IA32_QM_EVTSEL </span><span id="t1u_4798" class="t s3_4798">Thread </span><span id="t1v_4798" class="t s3_4798">Monitoring Event Select Register (R/W) </span>
<span id="t1w_4798" class="t s3_4798">If CPUID.(EAX=07H, ECX=0):EBX.RDT-M[bit 12] = 1. </span>
<span id="t1x_4798" class="t s3_4798">7:0 </span><span id="t1y_4798" class="t s3_4798">EventID (R/W) </span>
<span id="t1z_4798" class="t s3_4798">Event encoding: </span>
<span id="t20_4798" class="t s3_4798">0x00: No monitoring. </span>
<span id="t21_4798" class="t s3_4798">0x01: L3 occupancy monitoring. </span>
<span id="t22_4798" class="t s3_4798">0x02: Total memory bandwidth monitoring. </span>
<span id="t23_4798" class="t s3_4798">0x03: Local memory bandwidth monitoring. </span>
<span id="t24_4798" class="t s3_4798">All other encoding reserved. </span>
<span id="t25_4798" class="t s4_4798">Table 2-36. </span><span id="t26_4798" class="t s4_4798">Additional MSRs Common to the Intel® Xeon® Processor D and the Intel® Xeon® Processor E5 v4 Family </span>
<span id="t27_4798" class="t s4_4798">Based on Broadwell Microarchitecture </span><span id="t28_4798" class="t s4_4798">(Contd.) </span>
<span id="t29_4798" class="t s5_4798">Register </span>
<span id="t2a_4798" class="t s5_4798">Address </span><span id="t2b_4798" class="t s5_4798">Register Name / Bit Fields </span><span id="t2c_4798" class="t s5_4798">Scope </span><span id="t2d_4798" class="t s5_4798">Bit Description </span>
<span id="t2e_4798" class="t s5_4798">Hex </span><span id="t2f_4798" class="t s5_4798">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
