{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651744191443 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651744191444 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 05 15:19:51 2022 " "Processing started: Thu May 05 15:19:51 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651744191444 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651744191444 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TopLevel -c Top_entity " "Command: quartus_map --read_settings_files=on --write_settings_files=off TopLevel -c Top_entity" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651744191445 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651744191815 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651744191816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "write_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file write_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 write_control-Behave " "Found design unit 1: write_control-Behave" {  } { { "write_control.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/write_control.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744200189 ""} { "Info" "ISGN_ENTITY_NAME" "1 write_control " "Found entity 1: write_control" {  } { { "write_control.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/write_control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744200189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651744200189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_stage.vhd 6 3 " "Found 6 design units, including 3 entities, in source file wb_stage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 user_flagz-reg_arch " "Found design unit 1: user_flagz-reg_arch" {  } { { "WB_stage.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/WB_stage.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744200192 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 user_flagc-reg_arch " "Found design unit 2: user_flagc-reg_arch" {  } { { "WB_stage.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/WB_stage.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744200192 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 WB_stage-Behave " "Found design unit 3: WB_stage-Behave" {  } { { "WB_stage.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/WB_stage.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744200192 ""} { "Info" "ISGN_ENTITY_NAME" "1 user_flagz " "Found entity 1: user_flagz" {  } { { "WB_stage.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/WB_stage.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744200192 ""} { "Info" "ISGN_ENTITY_NAME" "2 user_flagc " "Found entity 2: user_flagc" {  } { { "WB_stage.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/WB_stage.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744200192 ""} { "Info" "ISGN_ENTITY_NAME" "3 WB_stage " "Found entity 3: WB_stage" {  } { { "WB_stage.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/WB_stage.vhd" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744200192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651744200192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_entity.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_entity.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Top_entity-Behave " "Found design unit 1: Top_entity-Behave" {  } { { "Top_entity.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/Top_entity.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744200195 ""} { "Info" "ISGN_ENTITY_NAME" "1 Top_entity " "Found entity 1: Top_entity" {  } { { "Top_entity.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/Top_entity.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744200195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651744200195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rf_d2_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rf_d2_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RF_d2_control-Behave " "Found design unit 1: RF_d2_control-Behave" {  } { { "RF_d2_control.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/RF_d2_control.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744200198 ""} { "Info" "ISGN_ENTITY_NAME" "1 RF_d2_control " "Found entity 1: RF_d2_control" {  } { { "RF_d2_control.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/RF_d2_control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744200198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651744200198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rf_d1_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rf_d1_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RF_d1_control-Behave " "Found design unit 1: RF_d1_control-Behave" {  } { { "RF_d1_control.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/RF_d1_control.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744200199 ""} { "Info" "ISGN_ENTITY_NAME" "1 RF_d1_control " "Found entity 1: RF_d1_control" {  } { { "RF_d1_control.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/RF_d1_control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744200199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651744200199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rem_controls.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rem_controls.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rem_controls-Behave " "Found design unit 1: rem_controls-Behave" {  } { { "rem_controls.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/rem_controls.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744200202 ""} { "Info" "ISGN_ENTITY_NAME" "1 rem_controls " "Found entity 1: rem_controls" {  } { { "rem_controls.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/rem_controls.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744200202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651744200202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pe2_mux_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pe2_mux_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PE2_mux_control-Behave " "Found design unit 1: PE2_mux_control-Behave" {  } { { "PE2_mux_control.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/PE2_mux_control.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744200203 ""} { "Info" "ISGN_ENTITY_NAME" "1 PE2_mux_control " "Found entity 1: PE2_mux_control" {  } { { "PE2_mux_control.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/PE2_mux_control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744200203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651744200203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pe1_mux_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pe1_mux_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PE1_mux_control-Behave " "Found design unit 1: PE1_mux_control-Behave" {  } { { "PE1_mux_control.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/PE1_mux_control.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744200205 ""} { "Info" "ISGN_ENTITY_NAME" "1 PE1_mux_control " "Found entity 1: PE1_mux_control" {  } { { "PE1_mux_control.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/PE1_mux_control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744200205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651744200205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_stage.vhd 18 9 " "Found 18 design units, including 9 entities, in source file or_stage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 R7-reg_arch " "Found design unit 1: R7-reg_arch" {  } { { "OR_stage.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/OR_stage.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744200208 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 OR_interface_reg-reg_arch " "Found design unit 2: OR_interface_reg-reg_arch" {  } { { "OR_stage.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/OR_stage.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744200208 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 SE9-SignedExtender " "Found design unit 3: SE9-SignedExtender" {  } { { "OR_stage.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/OR_stage.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744200208 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 SE6-SignedExtender " "Found design unit 4: SE6-SignedExtender" {  } { { "OR_stage.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/OR_stage.vhd" 94 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744200208 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 priority_encoder2-PriorityEncoder " "Found design unit 5: priority_encoder2-PriorityEncoder" {  } { { "OR_stage.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/OR_stage.vhd" 123 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744200208 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 reg-reg_arch " "Found design unit 6: reg-reg_arch" {  } { { "OR_stage.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/OR_stage.vhd" 176 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744200208 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 RegFile-Register_file " "Found design unit 7: RegFile-Register_file" {  } { { "OR_stage.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/OR_stage.vhd" 209 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744200208 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 ALU_3-al " "Found design unit 8: ALU_3-al" {  } { { "OR_stage.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/OR_stage.vhd" 281 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744200208 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 OR_stage-ors " "Found design unit 9: OR_stage-ors" {  } { { "OR_stage.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/OR_stage.vhd" 321 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744200208 ""} { "Info" "ISGN_ENTITY_NAME" "1 R7 " "Found entity 1: R7" {  } { { "OR_stage.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/OR_stage.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744200208 ""} { "Info" "ISGN_ENTITY_NAME" "2 OR_interface_reg " "Found entity 2: OR_interface_reg" {  } { { "OR_stage.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/OR_stage.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744200208 ""} { "Info" "ISGN_ENTITY_NAME" "3 SE9 " "Found entity 3: SE9" {  } { { "OR_stage.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/OR_stage.vhd" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744200208 ""} { "Info" "ISGN_ENTITY_NAME" "4 SE6 " "Found entity 4: SE6" {  } { { "OR_stage.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/OR_stage.vhd" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744200208 ""} { "Info" "ISGN_ENTITY_NAME" "5 priority_encoder2 " "Found entity 5: priority_encoder2" {  } { { "OR_stage.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/OR_stage.vhd" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744200208 ""} { "Info" "ISGN_ENTITY_NAME" "6 reg " "Found entity 6: reg" {  } { { "OR_stage.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/OR_stage.vhd" 168 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744200208 ""} { "Info" "ISGN_ENTITY_NAME" "7 RegFile " "Found entity 7: RegFile" {  } { { "OR_stage.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/OR_stage.vhd" 198 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744200208 ""} { "Info" "ISGN_ENTITY_NAME" "8 ALU_3 " "Found entity 8: ALU_3" {  } { { "OR_stage.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/OR_stage.vhd" 274 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744200208 ""} { "Info" "ISGN_ENTITY_NAME" "9 OR_stage " "Found entity 9: OR_stage" {  } { { "OR_stage.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/OR_stage.vhd" 304 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744200208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651744200208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_stage.vhd 6 3 " "Found 6 design units, including 3 entities, in source file mem_stage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_data-mem " "Found design unit 1: memory_data-mem" {  } { { "Mem_stage.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/Mem_stage.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744200209 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mem_interface_reg-reg_arch " "Found design unit 2: mem_interface_reg-reg_arch" {  } { { "Mem_stage.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/Mem_stage.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744200209 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 Mem_stage-Behave " "Found design unit 3: Mem_stage-Behave" {  } { { "Mem_stage.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/Mem_stage.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744200209 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_data " "Found entity 1: memory_data" {  } { { "Mem_stage.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/Mem_stage.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744200209 ""} { "Info" "ISGN_ENTITY_NAME" "2 mem_interface_reg " "Found entity 2: mem_interface_reg" {  } { { "Mem_stage.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/Mem_stage.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744200209 ""} { "Info" "ISGN_ENTITY_NAME" "3 Mem_stage " "Found entity 3: Mem_stage" {  } { { "Mem_stage.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/Mem_stage.vhd" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744200209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651744200209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_stage.vhd 10 5 " "Found 10 design units, including 5 entities, in source file if_stage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_instruction-mem " "Found design unit 1: memory_instruction-mem" {  } { { "IF_stage.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/IF_stage.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744200212 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 PC-reg_arch " "Found design unit 2: PC-reg_arch" {  } { { "IF_stage.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/IF_stage.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744200212 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 ALU_1-al " "Found design unit 3: ALU_1-al" {  } { { "IF_stage.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/IF_stage.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744200212 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 IF_interface_reg-reg_arch " "Found design unit 4: IF_interface_reg-reg_arch" {  } { { "IF_stage.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/IF_stage.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744200212 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 IF_stage-arc " "Found design unit 5: IF_stage-arc" {  } { { "IF_stage.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/IF_stage.vhd" 98 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744200212 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_instruction " "Found entity 1: memory_instruction" {  } { { "IF_stage.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/IF_stage.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744200212 ""} { "Info" "ISGN_ENTITY_NAME" "2 PC " "Found entity 2: PC" {  } { { "IF_stage.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/IF_stage.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744200212 ""} { "Info" "ISGN_ENTITY_NAME" "3 ALU_1 " "Found entity 3: ALU_1" {  } { { "IF_stage.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/IF_stage.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744200212 ""} { "Info" "ISGN_ENTITY_NAME" "4 IF_interface_reg " "Found entity 4: IF_interface_reg" {  } { { "IF_stage.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/IF_stage.vhd" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744200212 ""} { "Info" "ISGN_ENTITY_NAME" "5 IF_stage " "Found entity 5: IF_stage" {  } { { "IF_stage.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/IF_stage.vhd" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744200212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651744200212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_stage.vhd 4 2 " "Found 4 design units, including 2 entities, in source file id_stage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ID_interface_reg-reg_arch " "Found design unit 1: ID_interface_reg-reg_arch" {  } { { "ID_stage.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/ID_stage.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744200214 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ID_stage-Behave " "Found design unit 2: ID_stage-Behave" {  } { { "ID_stage.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/ID_stage.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744200214 ""} { "Info" "ISGN_ENTITY_NAME" "1 ID_interface_reg " "Found entity 1: ID_interface_reg" {  } { { "ID_stage.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/ID_stage.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744200214 ""} { "Info" "ISGN_ENTITY_NAME" "2 ID_stage " "Found entity 2: ID_stage" {  } { { "ID_stage.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/ID_stage.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744200214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651744200214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_stage.vhd 10 5 " "Found 10 design units, including 5 entities, in source file ex_stage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_2-al " "Found design unit 1: ALU_2-al" {  } { { "EX_stage.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/EX_stage.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744200216 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 priority_encoder1-PriorityEncoder " "Found design unit 2: priority_encoder1-PriorityEncoder" {  } { { "EX_stage.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/EX_stage.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744200216 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 EX_interface_reg-reg_arch " "Found design unit 3: EX_interface_reg-reg_arch" {  } { { "EX_stage.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/EX_stage.vhd" 118 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744200216 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 SE6_ex-SignedExtender " "Found design unit 4: SE6_ex-SignedExtender" {  } { { "EX_stage.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/EX_stage.vhd" 145 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744200216 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 EX_stage-Behave " "Found design unit 5: EX_stage-Behave" {  } { { "EX_stage.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/EX_stage.vhd" 175 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744200216 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_2 " "Found entity 1: ALU_2" {  } { { "EX_stage.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/EX_stage.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744200216 ""} { "Info" "ISGN_ENTITY_NAME" "2 priority_encoder1 " "Found entity 2: priority_encoder1" {  } { { "EX_stage.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/EX_stage.vhd" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744200216 ""} { "Info" "ISGN_ENTITY_NAME" "3 EX_interface_reg " "Found entity 3: EX_interface_reg" {  } { { "EX_stage.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/EX_stage.vhd" 110 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744200216 ""} { "Info" "ISGN_ENTITY_NAME" "4 SE6_ex " "Found entity 4: SE6_ex" {  } { { "EX_stage.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/EX_stage.vhd" 138 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744200216 ""} { "Info" "ISGN_ENTITY_NAME" "5 EX_stage " "Found entity 5: EX_stage" {  } { { "EX_stage.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/EX_stage.vhd" 163 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744200216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651744200216 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top_entity " "Elaborating entity \"Top_entity\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651744200254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_stage IF_stage:a " "Elaborating entity \"IF_stage\" for hierarchy \"IF_stage:a\"" {  } { { "Top_entity.vhd" "a" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/Top_entity.vhd" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651744200301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC IF_stage:a\|PC:a " "Elaborating entity \"PC\" for hierarchy \"IF_stage:a\|PC:a\"" {  } { { "IF_stage.vhd" "a" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/IF_stage.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651744200310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_instruction IF_stage:a\|memory_instruction:b " "Elaborating entity \"memory_instruction\" for hierarchy \"IF_stage:a\|memory_instruction:b\"" {  } { { "IF_stage.vhd" "b" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/IF_stage.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651744200318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_1 IF_stage:a\|ALU_1:c " "Elaborating entity \"ALU_1\" for hierarchy \"IF_stage:a\|ALU_1:c\"" {  } { { "IF_stage.vhd" "c" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/IF_stage.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651744200596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_interface_reg IF_stage:a\|IF_interface_reg:d " "Elaborating entity \"IF_interface_reg\" for hierarchy \"IF_stage:a\|IF_interface_reg:d\"" {  } { { "IF_stage.vhd" "d" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/IF_stage.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651744200600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_stage ID_stage:b " "Elaborating entity \"ID_stage\" for hierarchy \"ID_stage:b\"" {  } { { "Top_entity.vhd" "b" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/Top_entity.vhd" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651744200606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_interface_reg ID_stage:b\|ID_interface_reg:a " "Elaborating entity \"ID_interface_reg\" for hierarchy \"ID_stage:b\|ID_interface_reg:a\"" {  } { { "ID_stage.vhd" "a" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/ID_stage.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651744200613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_stage OR_stage:c " "Elaborating entity \"OR_stage\" for hierarchy \"OR_stage:c\"" {  } { { "Top_entity.vhd" "c" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/Top_entity.vhd" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651744200620 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R7_op OR_stage.vhd(380) " "Verilog HDL or VHDL warning at OR_stage.vhd(380): object \"R7_op\" assigned a value but never read" {  } { { "OR_stage.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/OR_stage.vhd" 380 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651744200622 "|Top_entity|OR_stage:c"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SE6 OR_stage:c\|SE6:a " "Elaborating entity \"SE6\" for hierarchy \"OR_stage:c\|SE6:a\"" {  } { { "OR_stage.vhd" "a" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/OR_stage.vhd" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651744200644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SE9 OR_stage:c\|SE9:b " "Elaborating entity \"SE9\" for hierarchy \"OR_stage:c\|SE9:b\"" {  } { { "OR_stage.vhd" "b" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/OR_stage.vhd" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651744200648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_3 OR_stage:c\|ALU_3:c " "Elaborating entity \"ALU_3\" for hierarchy \"OR_stage:c\|ALU_3:c\"" {  } { { "OR_stage.vhd" "c" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/OR_stage.vhd" 398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651744200652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFile OR_stage:c\|RegFile:d " "Elaborating entity \"RegFile\" for hierarchy \"OR_stage:c\|RegFile:d\"" {  } { { "OR_stage.vhd" "d" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/OR_stage.vhd" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651744200656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg OR_stage:c\|RegFile:d\|reg:\\R:0:Rn " "Elaborating entity \"reg\" for hierarchy \"OR_stage:c\|RegFile:d\|reg:\\R:0:Rn\"" {  } { { "OR_stage.vhd" "\\R:0:Rn" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/OR_stage.vhd" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651744200667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "R7 OR_stage:c\|R7:e " "Elaborating entity \"R7\" for hierarchy \"OR_stage:c\|R7:e\"" {  } { { "OR_stage.vhd" "e" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/OR_stage.vhd" 400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651744200674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "priority_encoder2 OR_stage:c\|priority_encoder2:f " "Elaborating entity \"priority_encoder2\" for hierarchy \"OR_stage:c\|priority_encoder2:f\"" {  } { { "OR_stage.vhd" "f" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/OR_stage.vhd" 401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651744200678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_interface_reg OR_stage:c\|OR_interface_reg:g " "Elaborating entity \"OR_interface_reg\" for hierarchy \"OR_stage:c\|OR_interface_reg:g\"" {  } { { "OR_stage.vhd" "g" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/OR_stage.vhd" 402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651744200682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_stage EX_stage:d " "Elaborating entity \"EX_stage\" for hierarchy \"EX_stage:d\"" {  } { { "Top_entity.vhd" "d" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/Top_entity.vhd" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651744200693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_2 EX_stage:d\|ALU_2:a " "Elaborating entity \"ALU_2\" for hierarchy \"EX_stage:d\|ALU_2:a\"" {  } { { "EX_stage.vhd" "a" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/EX_stage.vhd" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651744200702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "priority_encoder1 EX_stage:d\|priority_encoder1:b " "Elaborating entity \"priority_encoder1\" for hierarchy \"EX_stage:d\|priority_encoder1:b\"" {  } { { "EX_stage.vhd" "b" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/EX_stage.vhd" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651744200708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SE6_ex EX_stage:d\|SE6_ex:c " "Elaborating entity \"SE6_ex\" for hierarchy \"EX_stage:d\|SE6_ex:c\"" {  } { { "EX_stage.vhd" "c" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/EX_stage.vhd" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651744200712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_interface_reg EX_stage:d\|EX_interface_reg:d " "Elaborating entity \"EX_interface_reg\" for hierarchy \"EX_stage:d\|EX_interface_reg:d\"" {  } { { "EX_stage.vhd" "d" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/EX_stage.vhd" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651744200715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mem_stage Mem_stage:e " "Elaborating entity \"Mem_stage\" for hierarchy \"Mem_stage:e\"" {  } { { "Top_entity.vhd" "e" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/Top_entity.vhd" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651744200726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_data Mem_stage:e\|memory_data:a " "Elaborating entity \"memory_data\" for hierarchy \"Mem_stage:e\|memory_data:a\"" {  } { { "Mem_stage.vhd" "a" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/Mem_stage.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651744200734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_interface_reg Mem_stage:e\|mem_interface_reg:b " "Elaborating entity \"mem_interface_reg\" for hierarchy \"Mem_stage:e\|mem_interface_reg:b\"" {  } { { "Mem_stage.vhd" "b" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/Mem_stage.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651744201016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WB_stage WB_stage:f " "Elaborating entity \"WB_stage\" for hierarchy \"WB_stage:f\"" {  } { { "Top_entity.vhd" "f" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/Top_entity.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651744201026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "user_flagz WB_stage:f\|user_flagz:a " "Elaborating entity \"user_flagz\" for hierarchy \"WB_stage:f\|user_flagz:a\"" {  } { { "WB_stage.vhd" "a" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/WB_stage.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651744201032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "user_flagc WB_stage:f\|user_flagc:b " "Elaborating entity \"user_flagc\" for hierarchy \"WB_stage:f\|user_flagc:b\"" {  } { { "WB_stage.vhd" "b" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/WB_stage.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651744201036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rem_controls rem_controls:g " "Elaborating entity \"rem_controls\" for hierarchy \"rem_controls:g\"" {  } { { "Top_entity.vhd" "g" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/Top_entity.vhd" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651744201039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PE1_mux_control PE1_mux_control:h " "Elaborating entity \"PE1_mux_control\" for hierarchy \"PE1_mux_control:h\"" {  } { { "Top_entity.vhd" "h" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/Top_entity.vhd" 354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651744201050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PE2_mux_control PE2_mux_control:i " "Elaborating entity \"PE2_mux_control\" for hierarchy \"PE2_mux_control:i\"" {  } { { "Top_entity.vhd" "i" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/Top_entity.vhd" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651744201054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_control write_control:j " "Elaborating entity \"write_control\" for hierarchy \"write_control:j\"" {  } { { "Top_entity.vhd" "j" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/Top_entity.vhd" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651744201059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RF_d1_control RF_d1_control:k " "Elaborating entity \"RF_d1_control\" for hierarchy \"RF_d1_control:k\"" {  } { { "Top_entity.vhd" "k" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/Top_entity.vhd" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651744201063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RF_d2_control RF_d2_control:l " "Elaborating entity \"RF_d2_control\" for hierarchy \"RF_d2_control:l\"" {  } { { "Top_entity.vhd" "l" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/Top_entity.vhd" 412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651744201072 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1651744201757 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651744201757 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "Top_entity.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/Top_entity.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651744201837 "|Top_entity|clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "Top_entity.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/Top_entity.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651744201837 "|Top_entity|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1651744201837 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1651744201838 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1651744201838 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1651744201838 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4799 " "Peak virtual memory: 4799 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651744201854 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 05 15:20:01 2022 " "Processing ended: Thu May 05 15:20:01 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651744201854 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651744201854 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651744201854 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651744201854 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1651744203994 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651744203995 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 05 15:20:03 2022 " "Processing started: Thu May 05 15:20:03 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651744203995 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1651744203995 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off TopLevel -c Top_entity " "Command: quartus_fit --read_settings_files=off --write_settings_files=off TopLevel -c Top_entity" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1651744203995 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1651744204183 ""}
{ "Info" "0" "" "Project  = TopLevel" {  } {  } 0 0 "Project  = TopLevel" 0 0 "Fitter" 0 0 1651744204185 ""}
{ "Info" "0" "" "Revision = Top_entity" {  } {  } 0 0 "Revision = Top_entity" 0 0 "Fitter" 0 0 1651744204185 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1651744204243 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1651744204243 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Top_entity 10CL120ZF780I8G " "Selected device 10CL120ZF780I8G for design \"Top_entity\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1651744204255 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1651744204309 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1651744204309 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1651744204656 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1651744204670 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL080ZF780I8G " "Device 10CL080ZF780I8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651744204833 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1651744204833 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1651744204848 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1651744204848 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1651744204848 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1651744204848 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1651744204848 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1651744204848 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1651744204852 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 2 " "No exact pin location assignment(s) for 2 pins of 2 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1651744205545 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Top_entity.sdc " "Synopsys Design Constraints File file not found: 'Top_entity.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1651744205745 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1651744205746 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1651744205746 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1651744205747 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1651744205747 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1651744205747 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1651744205747 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1651744205753 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1651744205753 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1651744205753 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1651744205753 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1651744205754 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1651744205754 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1651744205754 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1651744205754 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1651744205754 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1651744205754 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1651744205754 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 2.5V 2 0 0 " "Number of I/O pins in group: 2 (unused VREF, 2.5V VCCIO, 2 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1651744205756 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1651744205756 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1651744205756 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 50 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  50 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1651744205757 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 61 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  61 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1651744205757 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1651744205757 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1651744205757 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1651744205757 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1651744205757 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1651744205757 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 72 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1651744205757 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1651744205757 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1651744205757 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651744205763 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1651744205771 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1651744207565 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651744207653 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1651744207689 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1651744208253 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651744208253 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1651744208400 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y24 X10_Y36 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36" {  } { { "loc" "" { Generic "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36"} { { 12 { 0 ""} 0 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1651744210721 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1651744210721 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1651744210832 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1651744210832 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1651744210832 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651744210835 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.01 " "Total time spent on timing analysis during the Fitter is 0.01 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1651744210902 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1651744210913 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1651744211078 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1651744211078 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1651744211253 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651744211546 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/output_files/Top_entity.fit.smsg " "Generated suppressed messages file C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/output_files/Top_entity.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1651744211849 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5569 " "Peak virtual memory: 5569 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651744212032 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 05 15:20:12 2022 " "Processing ended: Thu May 05 15:20:12 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651744212032 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651744212032 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651744212032 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1651744212032 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1651744213998 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651744213998 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 05 15:20:13 2022 " "Processing started: Thu May 05 15:20:13 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651744213998 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1651744213998 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off TopLevel -c Top_entity " "Command: quartus_asm --read_settings_files=off --write_settings_files=off TopLevel -c Top_entity" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1651744213998 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1651744214302 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1651744216370 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1651744216473 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4687 " "Peak virtual memory: 4687 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651744216758 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 05 15:20:16 2022 " "Processing ended: Thu May 05 15:20:16 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651744216758 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651744216758 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651744216758 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1651744216758 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1651744217489 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1651744218829 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651744218830 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 05 15:20:18 2022 " "Processing started: Thu May 05 15:20:18 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651744218830 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1651744218830 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta TopLevel -c Top_entity " "Command: quartus_sta TopLevel -c Top_entity" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1651744218830 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1651744218958 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1651744219114 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1651744219114 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651744219168 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651744219168 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Top_entity.sdc " "Synopsys Design Constraints File file not found: 'Top_entity.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1651744219549 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1651744219549 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1651744219549 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1651744219549 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1651744219549 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1651744219550 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1651744219552 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1651744219558 ""}
{ "Info" "0" "" "Analyzing Slow 1000mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1000mV 100C Model" 0 0 "Timing Analyzer" 0 0 1651744219560 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651744219563 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651744219574 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651744219575 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651744219577 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651744219579 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651744219580 ""}
{ "Info" "0" "" "Analyzing Slow 1000mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1000mV -40C Model" 0 0 "Timing Analyzer" 0 0 1651744219588 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1651744219607 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1651744219844 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1651744219879 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1651744219880 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1651744219880 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1651744219880 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651744219880 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651744219884 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651744219886 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651744219887 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651744219888 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651744219890 ""}
{ "Info" "0" "" "Analyzing Fast 1000mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1000mV -40C Model" 0 0 "Timing Analyzer" 0 0 1651744219892 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1651744219909 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1651744219909 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1651744219910 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1651744219910 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651744219913 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651744219914 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651744219916 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651744219918 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651744219919 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1651744220104 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1651744220104 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4838 " "Peak virtual memory: 4838 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651744220131 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 05 15:20:20 2022 " "Processing ended: Thu May 05 15:20:20 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651744220131 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651744220131 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651744220131 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1651744220131 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1651744222101 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651744222102 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 05 15:20:22 2022 " "Processing started: Thu May 05 15:20:22 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651744222102 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1651744222102 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off TopLevel -c Top_entity " "Command: quartus_eda --read_settings_files=off --write_settings_files=off TopLevel -c Top_entity" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1651744222102 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1651744222585 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Top_entity.vho C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/simulation/modelsim/ simulation " "Generated file Top_entity.vho in folder \"C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1651744222641 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4645 " "Peak virtual memory: 4645 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651744222664 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 05 15:20:22 2022 " "Processing ended: Thu May 05 15:20:22 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651744222664 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651744222664 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651744222664 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1651744222664 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 18 s " "Quartus Prime Full Compilation was successful. 0 errors, 18 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1651744223320 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651744240071 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651744240071 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 05 15:20:39 2022 " "Processing started: Thu May 05 15:20:39 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651744240071 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1651744240071 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp TopLevel -c Top_entity --netlist_type=sgate " "Command: quartus_npp TopLevel -c Top_entity --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1651744240071 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1651744240260 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4555 " "Peak virtual memory: 4555 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651744240381 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 05 15:20:40 2022 " "Processing ended: Thu May 05 15:20:40 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651744240381 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651744240381 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651744240381 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1651744240381 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651744247144 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651744247145 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 05 15:20:47 2022 " "Processing started: Thu May 05 15:20:47 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651744247145 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1651744247145 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp TopLevel -c Top_entity --netlist_type=sm_process " "Command: quartus_npp TopLevel -c Top_entity --netlist_type=sm_process" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1651744247145 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1651744247343 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4552 " "Peak virtual memory: 4552 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651744247362 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 05 15:20:47 2022 " "Processing ended: Thu May 05 15:20:47 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651744247362 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651744247362 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651744247362 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1651744247362 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651744271670 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651744271671 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 05 15:21:11 2022 " "Processing started: Thu May 05 15:21:11 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651744271671 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1651744271671 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp TopLevel -c Top_entity --netlist_type=atom_map " "Command: quartus_npp TopLevel -c Top_entity --netlist_type=atom_map" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1651744271671 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1651744271867 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4545 " "Peak virtual memory: 4545 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651744271877 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 05 15:21:11 2022 " "Processing ended: Thu May 05 15:21:11 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651744271877 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651744271877 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651744271877 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1651744271877 ""}
