# RTL-design-and-Synthesis-using-sky130
This document contains information related to verilog RTL design, simulation, synthesis and optimization
