Reading timing models for corner nom_tt_025C_1v80…
Reading timing library for the 'nom_tt_025C_1v80' corner at '/home/amostafa/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading timing models for corner nom_ff_n40C_1v95…
Reading timing library for the 'nom_ff_n40C_1v95' corner at '/home/amostafa/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95.lib'…
Reading timing models for corner nom_ss_100C_1v60…
Reading timing library for the 'nom_ss_100C_1v60' corner at '/home/amostafa/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib'…
Reading OpenROAD database at '/home/amostafa/CMP/VLSI/runs/RUN_2024-11-27_13-36-28/07-openroad-detailedplacement/generic_piplined_multiplier.odb'…
Reading design constraints file at '/nix/store/giv9dbfir1g36hiqrccwznrmafdg2jhb-python3-3.11.9-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 2.0
[INFO] Setting input delay to: 2.0
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO] Setting RC values…
[INFO] Configuring cts characterization…
[INFO] Performing clock tree synthesis…
[INFO] Looking for the following net(s): clk
[INFO] Running Clock Tree Synthesis…
[INFO CTS-0050] Root buffer is sky130_fd_sc_hd__clkbuf_16.
[INFO CTS-0051] Sink buffer is sky130_fd_sc_hd__clkbuf_8.
[INFO CTS-0052] The following clock buffers will be used for CTS:
                    sky130_fd_sc_hd__clkbuf_2
                    sky130_fd_sc_hd__clkbuf_4
                    sky130_fd_sc_hd__clkbuf_8
[INFO CTS-0049] Characterization buffer is sky130_fd_sc_hd__clkbuf_8.
[INFO CTS-0007] Net "clk" found for clock "clk".
[INFO CTS-0010]  Clock net "clk" has 64 sinks.
[INFO CTS-0008] TritonCTS found 1 clock nets.
[INFO CTS-0097] Characterization used 3 buffer(s) types.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net clk.
[INFO CTS-0028]  Total number of sinks: 64.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 25 and with maximum cluster diameter of 50.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(56845, 15020), (95025, 104660)].
[INFO CTS-0024]  Normalized sink region: [(4.17978, 1.10441), (6.98713, 7.69559)].
[INFO CTS-0025]     Width:  2.8074.
[INFO CTS-0026]     Height: 6.5912.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 32
    Sub-region size: 2.8074 X 3.2956
[INFO CTS-0034]     Segment length (rounded): 1.
 Level 2
    Direction: Horizontal
    Sinks per sub-region: 16
    Sub-region size: 1.4037 X 3.2956
[INFO CTS-0034]     Segment length (rounded): 1.
 Level 3
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.4037 X 1.6478
[INFO CTS-0034]     Segment length (rounded): 1.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 64.
[INFO CTS-0018]     Created 9 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 9 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 5:1, 6:1, 8:3, 9:1, 10:2..
[INFO CTS-0017]     Max level of the clock tree: 3.
[INFO CTS-0098] Clock net "clk"
[INFO CTS-0099]  Sinks 70
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 110.01 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0207]  Leaf load cells 6
[INFO] Repairing long wires on clock nets…
[INFO RSZ-0058] Using max wire length 6335um.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Clock buffer                             13     274.01
  Timing Repair Buffer                     66     330.32
  Inverter                                 69     259.00
  Clock inverter                            2      37.54
  Sequential cell                          64    1601.54
  Multi-Input combinational cell          300    2061.98
  Total                                   514    4564.38
Writing OpenROAD database to '/home/amostafa/CMP/VLSI/runs/RUN_2024-11-27_13-36-28/08-openroad-cts/generic_piplined_multiplier.odb'…
Writing netlist to '/home/amostafa/CMP/VLSI/runs/RUN_2024-11-27_13-36-28/08-openroad-cts/generic_piplined_multiplier.nl.v'…
Writing powered netlist to '/home/amostafa/CMP/VLSI/runs/RUN_2024-11-27_13-36-28/08-openroad-cts/generic_piplined_multiplier.pnl.v'…
Writing layout to '/home/amostafa/CMP/VLSI/runs/RUN_2024-11-27_13-36-28/08-openroad-cts/generic_piplined_multiplier.def'…
Writing timing constraints to '/home/amostafa/CMP/VLSI/runs/RUN_2024-11-27_13-36-28/08-openroad-cts/generic_piplined_multiplier.sdc'…
[INFO] Legalizing…
Placement Analysis
---------------------------------
total displacement        101.0 u
average displacement        0.2 u
max displacement            6.0 u
original HPWL            6055.4 u
legalized HPWL           6301.1 u
delta HPWL                    4 %

[INFO DPL-0020] Mirrored 151 instances
[INFO DPL-0021] HPWL before            6301.1 u
[INFO DPL-0022] HPWL after             6098.9 u
[INFO DPL-0023] HPWL delta               -3.2 %
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Clock buffer                             13     274.01
  Timing Repair Buffer                     66     330.32
  Inverter                                 69     259.00
  Clock inverter                            2      37.54
  Sequential cell                          64    1601.54
  Multi-Input combinational cell          300    2061.98
  Total                                   514    4564.38
Writing OpenROAD database to '/home/amostafa/CMP/VLSI/runs/RUN_2024-11-27_13-36-28/08-openroad-cts/generic_piplined_multiplier.odb'…
Writing netlist to '/home/amostafa/CMP/VLSI/runs/RUN_2024-11-27_13-36-28/08-openroad-cts/generic_piplined_multiplier.nl.v'…
Writing powered netlist to '/home/amostafa/CMP/VLSI/runs/RUN_2024-11-27_13-36-28/08-openroad-cts/generic_piplined_multiplier.pnl.v'…
Writing layout to '/home/amostafa/CMP/VLSI/runs/RUN_2024-11-27_13-36-28/08-openroad-cts/generic_piplined_multiplier.def'…
Writing timing constraints to '/home/amostafa/CMP/VLSI/runs/RUN_2024-11-27_13-36-28/08-openroad-cts/generic_piplined_multiplier.sdc'…
%OL_CREATE_REPORT cts.rpt
[INFO CTS-0003] Total number of Clock Roots: 1.
[INFO CTS-0004] Total number of Buffers Inserted: 9.
[INFO CTS-0005] Total number of Clock Subnets: 9.
[INFO CTS-0006] Total number of Sinks: 64.
%OL_END_REPORT
