verilog xil_defaultlib --include "../../../../I2C_ip.srcs/sources_1/bd/Block_design/ipshared/85a3" \
"../../../../I2C_ip.srcs/sources_1/bd/Block_design/ip/Block_design_PmodTMP3_0_0/src/PmodTMP3_pmod_bridge_0_0/src/pmod_concat.v" \
"../../../bd/Block_design/ip/Block_design_PmodTMP3_0_0/src/PmodTMP3_pmod_bridge_0_0/sim/PmodTMP3_pmod_bridge_0_0.v" \
"../../../bd/Block_design/ip/Block_design_PmodTMP3_0_0/src/PmodTMP3_xlconstant_0_0/sim/PmodTMP3_xlconstant_0_0.v" \
"../../../../I2C_ip.srcs/sources_1/bd/Block_design/ipshared/2ce6/src/PmodTMP3.v" \
"../../../bd/Block_design/ip/Block_design_PmodTMP3_0_0/sim/Block_design_PmodTMP3_0_0.v" \
"../../../bd/Block_design/ip/Block_design_lmb_bram_0/sim/Block_design_lmb_bram_0.v" \
"../../../bd/Block_design/ip/Block_design_clk_wiz_1_0/Block_design_clk_wiz_1_0_clk_wiz.v" \
"../../../bd/Block_design/ip/Block_design_clk_wiz_1_0/Block_design_clk_wiz_1_0.v" \
"../../../bd/Block_design/sim/Block_design.v" \

verilog xil_defaultlib "glbl.v"

nosort
