

================================================================
== Vivado HLS Report for 'normalize_me_ap_fixed_ap_fixed_32_16_5_3_0_config3_s'
================================================================
* Date:           Mon Aug 15 15:02:16 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.232 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    12323|    12323| 61.615 us | 61.615 us |  12323|  12323|   none  |
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------+--------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                                           |                                            |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |                          Instance                         |                   Module                   |   min   |   max   |    min   |    max   | min | max |   Type   |
        +-----------------------------------------------------------+--------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |p_Val2_s_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_80  |product_dense_ap_fixed_ap_fixed_ap_fixed_s  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        +-----------------------------------------------------------+--------------------------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- BatchNormLoop  |    12321|    12321|         3|          1|          1|  12320|    yes   |
        +-----------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|       75|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      4|        0|       54|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       75|    -|
|Register             |        -|      -|       55|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      4|       55|      204|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------+--------------------------------------------+---------+-------+---+----+-----+
    |                          Instance                         |                   Module                   | BRAM_18K| DSP48E| FF| LUT| URAM|
    +-----------------------------------------------------------+--------------------------------------------+---------+-------+---+----+-----+
    |myproject_mux_42_32_1_1_U5                                 |myproject_mux_42_32_1_1                     |        0|      0|  0|  17|    0|
    |myproject_mux_42_32_1_1_U6                                 |myproject_mux_42_32_1_1                     |        0|      0|  0|  17|    0|
    |p_Val2_s_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_80  |product_dense_ap_fixed_ap_fixed_ap_fixed_s  |        0|      4|  0|  20|    0|
    +-----------------------------------------------------------+--------------------------------------------+---------+-------+---+----+-----+
    |Total                                                      |                                            |        0|      4|  0|  54|    0|
    +-----------------------------------------------------------+--------------------------------------------+---------+-------+---+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_93_p2                        |     +    |      0|  0|  14|          14|           1|
    |out_data_V_fu_132_p2              |     +    |      0|  0|  32|          32|          32|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_io                |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_io                |    and   |      0|  0|   2|           1|           1|
    |icmp_ln48_fu_87_p2                |   icmp   |      0|  0|  13|          14|          13|
    |ap_block_pp0_stage0_11001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  75|          69|          55|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |data_V_V_TDATA_blk_n     |   9|          2|    1|          2|
    |i_0_reg_69               |   9|          2|   14|         28|
    |res_V_V_TDATA_blk_n      |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  75|         16|   20|         42|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |   3|   0|    3|          0|
    |ap_done_reg                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |i_0_reg_69                       |  14|   0|   14|          0|
    |icmp_ln48_reg_138                |   1|   0|    1|          0|
    |icmp_ln48_reg_138_pp0_iter1_reg  |   1|   0|    1|          0|
    |out_data_V_reg_147               |  32|   0|   32|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            |  55|   0|   55|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+------------------------------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |                     Source Object                    |    C Type    |
+-----------------+-----+-----+------------+------------------------------------------------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs | normalize_me<ap_fixed,ap_fixed<32,16,5,3,0>,config3> | return value |
|ap_rst           |  in |    1| ap_ctrl_hs | normalize_me<ap_fixed,ap_fixed<32,16,5,3,0>,config3> | return value |
|ap_start         |  in |    1| ap_ctrl_hs | normalize_me<ap_fixed,ap_fixed<32,16,5,3,0>,config3> | return value |
|ap_done          | out |    1| ap_ctrl_hs | normalize_me<ap_fixed,ap_fixed<32,16,5,3,0>,config3> | return value |
|ap_continue      |  in |    1| ap_ctrl_hs | normalize_me<ap_fixed,ap_fixed<32,16,5,3,0>,config3> | return value |
|ap_idle          | out |    1| ap_ctrl_hs | normalize_me<ap_fixed,ap_fixed<32,16,5,3,0>,config3> | return value |
|ap_ready         | out |    1| ap_ctrl_hs | normalize_me<ap_fixed,ap_fixed<32,16,5,3,0>,config3> | return value |
|data_V_V_TDATA   |  in |   32|    axis    |                       data_V_V                       |    pointer   |
|data_V_V_TVALID  |  in |    1|    axis    |                       data_V_V                       |    pointer   |
|data_V_V_TREADY  | out |    1|    axis    |                       data_V_V                       |    pointer   |
|res_V_V_TDATA    | out |   32|    axis    |                        res_V_V                       |    pointer   |
|res_V_V_TVALID   | out |    1|    axis    |                        res_V_V                       |    pointer   |
|res_V_V_TREADY   |  in |    1|    axis    |                        res_V_V                       |    pointer   |
+-----------------+-----+-----+------------+------------------------------------------------------+--------------+

