set_min_delay 10 -rise -fall -from clk2 -rise_through * -to * -rise_to port* -ignore_clock_latency -probe -reset_path
