{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1731706320200 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731706320200 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 15 16:32:00 2024 " "Processing started: Fri Nov 15 16:32:00 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731706320200 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731706320200 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off instructionlatch -c instructionlatch " "Command: quartus_map --read_settings_files=on --write_settings_files=off instructionlatch -c instructionlatch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731706320200 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1731706323193 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1731706323193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionlatch.v 1 1 " "Found 1 design units, including 1 entities, in source file instructionlatch.v" { { "Info" "ISGN_ENTITY_NAME" "1 instructionlatch " "Found entity 1: instructionlatch" {  } { { "instructionlatch.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/working/instructionlatch/instructionlatch.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731706349855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731706349855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionlatch_toplevel.v 1 1 " "Found 1 design units, including 1 entities, in source file instructionlatch_toplevel.v" { { "Info" "ISGN_ENTITY_NAME" "1 instructionlatch_toplevel " "Found entity 1: instructionlatch_toplevel" {  } { { "instructionlatch_toplevel.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/working/instructionlatch/instructionlatch_toplevel.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731706349867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731706349867 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "instructionlatch_toplevel " "Elaborating entity \"instructionlatch_toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1731706349943 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 instructionlatch_toplevel.v(22) " "Verilog HDL assignment warning at instructionlatch_toplevel.v(22): truncated value with size 32 to match size of target (8)" {  } { { "instructionlatch_toplevel.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/working/instructionlatch/instructionlatch_toplevel.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731706349964 "|instructionlatch_toplevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionlatch instructionlatch:instructionlatch " "Elaborating entity \"instructionlatch\" for hierarchy \"instructionlatch:instructionlatch\"" {  } { { "instructionlatch_toplevel.v" "instructionlatch" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/working/instructionlatch/instructionlatch_toplevel.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731706349967 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i_data instructionlatch.v(24) " "Verilog HDL Always Construct warning at instructionlatch.v(24): variable \"i_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "instructionlatch.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/working/instructionlatch/instructionlatch.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1731706350070 "|instructionlatch"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "o_Q instructionlatch.v(28) " "Verilog HDL Always Construct warning at instructionlatch.v(28): variable \"o_Q\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "instructionlatch.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/working/instructionlatch/instructionlatch.v" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1731706350070 "|instructionlatch"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_Q instructionlatch.v(19) " "Verilog HDL Always Construct warning at instructionlatch.v(19): inferring latch(es) for variable \"o_Q\", which holds its previous value in one or more paths through the always construct" {  } { { "instructionlatch.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/working/instructionlatch/instructionlatch.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1731706350070 "|instructionlatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Q\[0\] instructionlatch.v(19) " "Inferred latch for \"o_Q\[0\]\" at instructionlatch.v(19)" {  } { { "instructionlatch.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/working/instructionlatch/instructionlatch.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731706350070 "|instructionlatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Q\[1\] instructionlatch.v(19) " "Inferred latch for \"o_Q\[1\]\" at instructionlatch.v(19)" {  } { { "instructionlatch.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/working/instructionlatch/instructionlatch.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731706350070 "|instructionlatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Q\[2\] instructionlatch.v(19) " "Inferred latch for \"o_Q\[2\]\" at instructionlatch.v(19)" {  } { { "instructionlatch.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/working/instructionlatch/instructionlatch.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731706350070 "|instructionlatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Q\[3\] instructionlatch.v(19) " "Inferred latch for \"o_Q\[3\]\" at instructionlatch.v(19)" {  } { { "instructionlatch.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/working/instructionlatch/instructionlatch.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731706350070 "|instructionlatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Q\[4\] instructionlatch.v(19) " "Inferred latch for \"o_Q\[4\]\" at instructionlatch.v(19)" {  } { { "instructionlatch.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/working/instructionlatch/instructionlatch.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731706350070 "|instructionlatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Q\[5\] instructionlatch.v(19) " "Inferred latch for \"o_Q\[5\]\" at instructionlatch.v(19)" {  } { { "instructionlatch.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/working/instructionlatch/instructionlatch.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731706350070 "|instructionlatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Q\[6\] instructionlatch.v(19) " "Inferred latch for \"o_Q\[6\]\" at instructionlatch.v(19)" {  } { { "instructionlatch.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/working/instructionlatch/instructionlatch.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731706350070 "|instructionlatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Q\[7\] instructionlatch.v(19) " "Inferred latch for \"o_Q\[7\]\" at instructionlatch.v(19)" {  } { { "instructionlatch.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/working/instructionlatch/instructionlatch.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731706350070 "|instructionlatch"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1731706350734 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1731706351303 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731706351303 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "33 " "Implemented 33 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1731706351613 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1731706351613 ""} { "Info" "ICUT_CUT_TM_LCELLS" "16 " "Implemented 16 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1731706351613 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1731706351613 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4869 " "Peak virtual memory: 4869 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731706351654 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 15 16:32:31 2024 " "Processing ended: Fri Nov 15 16:32:31 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731706351654 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731706351654 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731706351654 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1731706351654 ""}
