
****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/vivado_script.tcl
# set_param general.maxThreads 1
# add_files -norecurse prim_util_pkg.sv aes_reg_pkg.sv prim_mubi_pkg.sv top_pkg.sv prim_secded_pkg.sv tlul_pkg.sv prim_alert_pkg.sv prim_subreg_pkg.sv aes_pkg.sv aes_sbox_canright_pkg.sv lc_ctrl_pkg.sv entropy_src_pkg.sv edn_pkg.sv keymgr_reg_pkg.sv keymgr_pkg.sv prim_pkg.sv aes.sv prim_sync_reqack_data.sv prim_lc_sync.sv aes_cipher_control.sv aes_cipher_control_fsm.sv aes_cipher_control_fsm_n.sv aes_cipher_control_fsm_p.sv aes_cipher_core.sv aes_control.sv aes_control_fsm.sv aes_control_fsm_p.sv aes_control_fsm_n.sv aes_core.sv aes_ctr.sv prim_flop.sv prim_sparse_fsm_flop.sv aes_ctr_fsm.sv aes_ctr_fsm_n.sv aes_ctr_fsm_p.sv aes_ctrl_reg_shadowed.sv aes_key_expand.sv aes_mix_columns.sv aes_mix_single_column.sv prim_lfsr.sv aes_prng_clearing.sv aes_prng_masking.sv aes_reduced_round.sv aes_reg_status.sv prim_subreg_arb.sv prim_subreg_shadow.sv aes_reg_top.sv aes_sbox.sv aes_sbox_canright.sv prim_generic_xor2.sv prim_xor2.sv aes_sbox_canright_masked.sv aes_sbox_canright_masked_noreuse.sv prim_generic_flop_en.sv prim_flop_en.sv aes_sbox_dom.sv aes_sbox_lut.sv aes_sel_buf_chk.sv aes_shift_rows.sv aes_sub_bytes.sv tlul_cmd_intg_gen.sv aes_wrap.sv prim_alert_sender.sv prim_buf.sv prim_diff_decode.sv prim_flop_2sync.sv prim_generic_buf.sv prim_generic_flop.sv prim_generic_flop_2sync.sv prim_intr_hw.sv prim_pulse_sync.sv prim_reg_cdc.sv prim_sec_anchor_buf.sv prim_secded_inv_39_32_dec.sv prim_secded_inv_39_32_enc.sv prim_secded_inv_64_57_dec.sv prim_secded_inv_64_57_enc.sv prim_subreg.sv prim_subreg_ext.sv prim_sync_reqack.sv tlul_adapter_reg.sv tlul_cmd_intg_chk.sv tlul_data_integ_dec.sv tlul_data_integ_enc.sv tlul_err.sv tlul_rsp_intg_gen.sv
add_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2853.480 ; gain = 2.016 ; free physical = 310344 ; free virtual = 393697
# if {[glob -nocomplain -directory "/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes" "*.vh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes" "*.vh"]] 
# }
# if {[glob -nocomplain -directory "/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes" "*.svh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes" "*.svh"]] 
# }
# synth_design -top aes \
#     -part xc7a100tfgg676-1 \
#     -flatten_hierarchy rebuilt \
#     -gated_clock_conversion off \
#     -bufg 12 \
#     -directive AreaOptimized_high \
#     -fanout_limit 400 \
#     -no_lc \
#     -fsm_extraction auto \
#     -keep_equivalent_registers \
#     -resource_sharing off \
#     -cascade_dsp auto \
#     -control_set_opt_threshold auto \
#     -max_bram 0 \
#     -max_uram 0 \
#     -max_dsp 0 \
#     -max_bram_cascade_height 0 \
#     -max_uram_cascade_height 0 \
#     -shreg_min_size 5
Command: synth_design -top aes -part xc7a100tfgg676-1 -flatten_hierarchy rebuilt -gated_clock_conversion off -bufg 12 -directive AreaOptimized_high -fanout_limit 400 -no_lc -fsm_extraction auto -keep_equivalent_registers -resource_sharing off -cascade_dsp auto -control_set_opt_threshold auto -max_bram 0 -max_uram 0 -max_dsp 0 -max_bram_cascade_height 0 -max_uram_cascade_height 0 -shreg_min_size 5
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-288] User specified maximum number of block RAM allowed in design is 0
INFO: [Vivado_Tcl 4-551] User specified maximum number of Ultra RAM blocks allowed in design is 0
INFO: [Vivado_Tcl 4-287] User specified maximum number of block DSP allowed in design is 0
INFO: [Vivado_Tcl 4-549] User specified maximum number of BRAM that can be cascaded is 0
INFO: [Vivado_Tcl 4-550] User specified maximum number of URAM that can be cascaded is 0
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 22876
WARNING: [Synth 8-2507] parameter declaration becomes local in prim_flop with formal parameter declaration list [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_flop.sv:30]
WARNING: [Synth 8-2507] parameter declaration becomes local in prim_xor2 with formal parameter declaration list [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_xor2.sv:27]
WARNING: [Synth 8-2507] parameter declaration becomes local in prim_flop_en with formal parameter declaration list [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_flop_en.sv:30]
WARNING: [Synth 8-2507] parameter declaration becomes local in prim_buf with formal parameter declaration list [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_buf.sv:24]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2853.629 ; gain = 0.000 ; free physical = 305329 ; free virtual = 388731
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'aes' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes.sv:9]
INFO: [Synth 8-6157] synthesizing module 'prim_alert_sender' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_alert_sender.sv:32]
	Parameter IsFatal bound to: 0 - type: integer 
	Parameter AsyncOn bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_diff_decode' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_diff_decode.sv:19]
	Parameter AsyncOn bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_flop_2sync.sv:13]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop_2sync' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_generic_flop_2sync.sv:9]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_generic_flop.sv:6]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop' (1#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_generic_flop.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop_2sync' (2#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_generic_flop_2sync.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop_2sync' (3#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_flop_2sync.sv:13]
INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync__parameterized0' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_flop_2sync.sv:13]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop_2sync__parameterized0' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_generic_flop_2sync.sv:9]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized0' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_generic_flop.sv:6]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop__parameterized0' (3#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_generic_flop.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop_2sync__parameterized0' (3#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_generic_flop_2sync.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop_2sync__parameterized0' (3#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_flop_2sync.sv:13]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_diff_decode.sv:114]
INFO: [Synth 8-6155] done synthesizing module 'prim_diff_decode' (4#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_diff_decode.sv:19]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_alert_sender.sv:135]
INFO: [Synth 8-226] default block is never used [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_alert_sender.sv:135]
INFO: [Synth 8-6157] synthesizing module 'prim_buf' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_buf.sv:16]
INFO: [Synth 8-6157] synthesizing module 'prim_generic_buf' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_generic_buf.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_buf' (5#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_generic_buf.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'prim_buf' (6#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_buf.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'prim_alert_sender' (7#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_alert_sender.sv:32]
INFO: [Synth 8-6157] synthesizing module 'prim_alert_sender__parameterized0' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_alert_sender.sv:32]
	Parameter IsFatal bound to: 1 - type: integer 
	Parameter AsyncOn bound to: 1'b1 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_alert_sender.sv:135]
INFO: [Synth 8-226] default block is never used [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_alert_sender.sv:135]
INFO: [Synth 8-6155] done synthesizing module 'prim_alert_sender__parameterized0' (7#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_alert_sender.sv:32]
INFO: [Synth 8-6157] synthesizing module 'aes_reg_top' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_reg_top.sv:8]
INFO: [Synth 8-6157] synthesizing module 'tlul_cmd_intg_chk' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/tlul_cmd_intg_chk.sv:3]
INFO: [Synth 8-6157] synthesizing module 'prim_secded_inv_64_57_dec' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_secded_inv_64_57_dec.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_secded_inv_64_57_dec' (8#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_secded_inv_64_57_dec.sv:7]
INFO: [Synth 8-6157] synthesizing module 'tlul_data_integ_dec' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/tlul_data_integ_dec.sv:10]
INFO: [Synth 8-6157] synthesizing module 'prim_secded_inv_39_32_dec' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_secded_inv_39_32_dec.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_secded_inv_39_32_dec' (9#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_secded_inv_39_32_dec.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'tlul_data_integ_dec' (10#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/tlul_data_integ_dec.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'tlul_cmd_intg_chk' (11#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/tlul_cmd_intg_chk.sv:3]
INFO: [Synth 8-6157] synthesizing module 'tlul_rsp_intg_gen' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/tlul_rsp_intg_gen.sv:9]
	Parameter EnableRspIntgGen bound to: 1'b1 
	Parameter EnableDataIntgGen bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_secded_inv_64_57_enc' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_secded_inv_64_57_enc.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_secded_inv_64_57_enc' (12#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_secded_inv_64_57_enc.sv:7]
INFO: [Synth 8-6157] synthesizing module 'tlul_data_integ_enc' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/tlul_data_integ_enc.sv:10]
INFO: [Synth 8-6157] synthesizing module 'prim_secded_inv_39_32_enc' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_secded_inv_39_32_enc.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_secded_inv_39_32_enc' (13#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_secded_inv_39_32_enc.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'tlul_data_integ_enc' (14#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/tlul_data_integ_enc.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'tlul_rsp_intg_gen' (15#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/tlul_rsp_intg_gen.sv:9]
INFO: [Synth 8-6157] synthesizing module 'tlul_adapter_reg' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/tlul_adapter_reg.sv:10]
	Parameter RegAw bound to: 32'sb00000000000000000000000000001000 
	Parameter EnableDataIntgGen bound to: 32'sb00000000000000000000000000000000 
	Parameter RegDw bound to: 32'sb00000000000000000000000000100000 
INFO: [Synth 8-6157] synthesizing module 'tlul_err' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/tlul_err.sv:7]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/tlul_err.sv:52]
INFO: [Synth 8-6155] done synthesizing module 'tlul_err' (16#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/tlul_err.sv:7]
WARNING: [Synth 8-3848] Net malformed_meta_err in module/entity tlul_adapter_reg does not have driver. [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/tlul_adapter_reg.sv:43]
INFO: [Synth 8-6155] done synthesizing module 'tlul_adapter_reg' (17#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/tlul_adapter_reg.sv:10]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg_ext' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_subreg_ext.sv:7]
	Parameter DW bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_ext' (18#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_subreg_ext.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg_ext__parameterized0' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_subreg_ext.sv:7]
	Parameter DW bound to: 32'b00000000000000000000000000100000 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_ext__parameterized0' (18#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_subreg_ext.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000100000 
	Parameter SwAccess bound to: 3'b010 
	Parameter RESVAL bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg' (19#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg_ext__parameterized1' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_subreg_ext.sv:7]
	Parameter DW bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_ext__parameterized1' (19#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_subreg_ext.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg_ext__parameterized2' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_subreg_ext.sv:7]
	Parameter DW bound to: 32'b00000000000000000000000000000110 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_ext__parameterized2' (19#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_subreg_ext.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg_ext__parameterized3' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_subreg_ext.sv:7]
	Parameter DW bound to: 32'b00000000000000000000000000000011 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_ext__parameterized3' (19#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_subreg_ext.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg_shadow' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_subreg_shadow.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SwAccess bound to: 3'b000 
	Parameter RESVAL bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_subreg_arb' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_subreg_arb.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SwAccess bound to: 3'b000 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_arb' (20#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_subreg_arb.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized0' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SwAccess bound to: 3'b000 
	Parameter RESVAL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized0' (20#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized1' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SwAccess bound to: 3'b000 
	Parameter RESVAL bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized1' (20#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_subreg.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_shadow' (21#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_subreg_shadow.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized2' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SwAccess bound to: 3'b101 
	Parameter RESVAL bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized2' (21#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized3' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SwAccess bound to: 3'b010 
	Parameter RESVAL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized3' (21#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized4' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SwAccess bound to: 3'b010 
	Parameter RESVAL bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized4' (21#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized5' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SwAccess bound to: 3'b001 
	Parameter RESVAL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized5' (21#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_subreg.sv:7]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_reg_top.sv:1361]
WARNING: [Synth 8-6014] Unused sequential element rst_done_reg was removed.  [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_reg_top.sv:1526]
WARNING: [Synth 8-6014] Unused sequential element shadow_rst_done_reg was removed.  [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_reg_top.sv:1534]
INFO: [Synth 8-6155] done synthesizing module 'aes_reg_top' (22#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_reg_top.sv:8]
INFO: [Synth 8-6157] synthesizing module 'prim_lc_sync' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_lc_sync.sv:12]
	Parameter NumCopies bound to: 32'sb00000000000000000000000000000010 
INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync__parameterized1' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_flop_2sync.sv:13]
	Parameter Width bound to: 32'sb00000000000000000000000000000100 
	Parameter ResetValue bound to: 4'b0101 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop_2sync__parameterized1' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_generic_flop_2sync.sv:9]
	Parameter Width bound to: 32'sb00000000000000000000000000000100 
	Parameter ResetValue bound to: 4'b0101 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized1' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_generic_flop.sv:6]
	Parameter Width bound to: 32'sb00000000000000000000000000000100 
	Parameter ResetValue bound to: 4'b0101 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop__parameterized1' (22#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_generic_flop.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop_2sync__parameterized1' (22#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_generic_flop_2sync.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop_2sync__parameterized1' (22#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_flop_2sync.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'prim_lc_sync' (23#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_lc_sync.sv:12]
INFO: [Synth 8-6157] synthesizing module 'prim_sync_reqack_data' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_sync_reqack_data.sv:18]
	Parameter Width bound to: 32'b00000000000000000000000000100000 
	Parameter DataSrc2Dst bound to: 1'b0 
	Parameter DataReg bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'prim_sync_reqack' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_sync_reqack.sv:26]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_sync_reqack.sv:77]
INFO: [Synth 8-226] default block is never used [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_sync_reqack.sv:77]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_sync_reqack.sv:109]
INFO: [Synth 8-226] default block is never used [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_sync_reqack.sv:109]
INFO: [Synth 8-6155] done synthesizing module 'prim_sync_reqack' (24#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_sync_reqack.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'prim_sync_reqack_data' (25#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_sync_reqack_data.sv:18]
INFO: [Synth 8-6157] synthesizing module 'aes_core' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_core.sv:8]
	Parameter AES192Enable bound to: 1'b1 
	Parameter Masking bound to: 1'b1 
	Parameter SBoxImpl bound to: 4 - type: integer 
	Parameter SecStartTriggerDelay bound to: 32'b00000000000000000000000000000000 
	Parameter SecAllowForcingMasks bound to: 1'b0 
	Parameter SecSkipPRNGReseeding bound to: 1'b0 
	Parameter EntropyWidth bound to: 32'b00000000000000000000000000100000 
	Parameter RndCnstClearingLfsrSeed bound to: 64'b1100001100101101010110000000111101110100111100010111000100111010 
	Parameter RndCnstClearingLfsrPerm bound to: 384'b101100110011111111011111110010000001110111101011011000101001001011000010000111111000101000110001000000100101100001010000011001111001110000101111010010111110000110111011111010010011011110110100101101111100100111010111111101001110010101110101011010001101100110011100100010101110001010010001101010001001100100010100001111100000110110000100010110011101001100011011000101000011001000100011 
	Parameter RndCnstClearingSharePerm bound to: 384'b111101100110111111010110000110110010011110000100011111101101110000100010100001100111000001101111101100111010001011101001000000001001011100110110101110010101101011000011111100111011010100100000010111001010111110001101110001010011011010101010110101110011011000000101110100111001001111001000110111011001010001000111011011101000001100001110100101111000100100011101010010000010100011010000 
	Parameter RndCnstMaskingLfsrSeed bound to: 160'b0000110000010011001010110101011100100011110001011010010011001111010001110100001110110011110001111100001100101101010110000000111101110100111100010111000100111010 
	Parameter RndCnstMaskingLfsrPerm bound to: 1280'b00010111001001100001100101000011010000100011111001001100010111000000001110000111001000011001010000000101000011000111111001011111100001001001011100001000000111011001011001100110011011010100000001101111010010110110000001100100011100110011000000110100011010011000111001111100011100100001110010001000001100100100011100011111010110011001000110011110000010110001001010001111000001100111101100100101011000100010011101101000010001100010111001010101010011011000100101110000100000010101110101001001000011010111111101000100000001001000110010000110011111011001000001111010001000111001101100100000001000100000111101101100011110010000011100011010100001010010110101110110010010000101010001010010000110001001111100010100000010010001101100011110011101000100111000111001011001110011011101001111011110000101101101110111001010110011010100101111011001010101000001100001001111000101100000010011000010101000101100010000010010100011111100101000000000011001110010011010001110000000001000110011100101010110101100000000010101100011101001010001001011001000000010001101010000011001110101100011100110000010101000010110100110010101111000001110001110110101011110000010011010100011011001110001100010101001001100101001010001010010010010010010010100110011110110000011000100010101101001110101001100010110111000010101 
INFO: [Synth 8-6157] synthesizing module 'prim_buf__parameterized0' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_buf.sv:16]
	Parameter Width bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'prim_buf__parameterized0' (25#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_buf.sv:16]
WARNING: [Synth 8-689] width (256) of port connection 'in_i' does not match port width (1) of module 'prim_buf__parameterized0' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_core.sv:470]
WARNING: [Synth 8-689] width (256) of port connection 'out_o' does not match port width (1) of module 'prim_buf__parameterized0' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_core.sv:471]
INFO: [Synth 8-6157] synthesizing module 'aes_sel_buf_chk' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_sel_buf_chk.sv:13]
	Parameter Num bound to: 32'sb00000000000000000000000000000010 
	Parameter Width bound to: 32'sb00000000000000000000000000000011 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_sel_buf_chk.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'aes_sel_buf_chk' (26#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_sel_buf_chk.sv:13]
INFO: [Synth 8-6157] synthesizing module 'aes_prng_clearing' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_prng_clearing.sv:12]
	Parameter Width bound to: 32'b00000000000000000000000001000000 
	Parameter EntropyWidth bound to: 32'b00000000000000000000000000100000 
	Parameter SecSkipPRNGReseeding bound to: 1'b0 
	Parameter RndCnstLfsrSeed bound to: 64'b1100001100101101010110000000111101110100111100010111000100111010 
	Parameter RndCnstLfsrPerm bound to: 384'b101100110011111111011111110010000001110111101011011000101001001011000010000111111000101000110001000000100101100001010000011001111001110000101111010010111110000110111011111010010011011110110100101101111100100111010111111101001110010101110101011010001101100110011100100010101110001010010001101010001001100100010100001111100000110110000100010110011101001100011011000101000011001000100011 
	Parameter RndCnstSharePerm bound to: 384'b111101100110111111010110000110110010011110000100011111101101110000100010100001100111000001101111101100111010001011101001000000001001011100110110101110010101101011000011111100111011010100100000010111001010111110001101110001010011011010101010110101110011011000000101110100111001001111001000110111011001010001000111011011101000001100001110100101111000100100011101010010000010100011010000 
INFO: [Synth 8-6157] synthesizing module 'prim_lfsr' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_lfsr.sv:28]
	Parameter LfsrType bound to: GAL_XOR - type: string 
	Parameter LfsrDw bound to: 32'b00000000000000000000000001000000 
	Parameter StateOutDw bound to: 32'b00000000000000000000000001000000 
	Parameter DefaultSeed bound to: 64'b1100001100101101010110000000111101110100111100010111000100111010 
	Parameter StatePermEn bound to: 1'b1 
	Parameter StatePerm bound to: 384'b101100110011111111011111110010000001110111101011011000101001001011000010000111111000101000110001000000100101100001010000011001111001110000101111010010111110000110111011111010010011011110110100101101111100100111010111111101001110010101110101011010001101100110011100100010101110001010010001101010001001100100010100001111100000110110000100010110011101001100011011000101000011001000100011 
INFO: [Synth 8-6155] done synthesizing module 'prim_lfsr' (27#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_lfsr.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'aes_prng_clearing' (28#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_prng_clearing.sv:12]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_core.sv:264]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_core.sv:288]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_core.sv:313]
INFO: [Synth 8-6157] synthesizing module 'aes_ctr' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_ctr.sv:10]
INFO: [Synth 8-6157] synthesizing module 'aes_ctr_fsm_p' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_ctr_fsm_p.sv:10]
INFO: [Synth 8-6157] synthesizing module 'prim_buf__parameterized1' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_buf.sv:16]
	Parameter Width bound to: 19 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'prim_buf__parameterized1' (28#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_buf.sv:16]
WARNING: [Synth 8-689] width (19) of port connection 'in_i' does not match port width (1) of module 'prim_buf__parameterized1' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_ctr_fsm_p.sv:52]
WARNING: [Synth 8-689] width (19) of port connection 'out_o' does not match port width (1) of module 'prim_buf__parameterized1' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_ctr_fsm_p.sv:53]
INFO: [Synth 8-6157] synthesizing module 'aes_ctr_fsm' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_ctr_fsm.sv:8]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_ctr_fsm.sv:80]
INFO: [Synth 8-6157] synthesizing module 'prim_sparse_fsm_flop' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_sparse_fsm_flop.sv:6]
	Parameter Width bound to: 32'sb00000000000000000000000000000101 
	Parameter ResetValue bound to: 5'b01110 
INFO: [Synth 8-6157] synthesizing module 'prim_flop' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_flop.sv:16]
	Parameter Width bound to: 32'sb00000000000000000000000000000101 
	Parameter ResetValue bound to: 5'b01110 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized2' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_generic_flop.sv:6]
	Parameter Width bound to: 32'sb00000000000000000000000000000101 
	Parameter ResetValue bound to: 5'b01110 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop__parameterized2' (28#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_generic_flop.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop' (29#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_flop.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'prim_sparse_fsm_flop' (30#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_sparse_fsm_flop.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'aes_ctr_fsm' (31#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_ctr_fsm.sv:8]
INFO: [Synth 8-6157] synthesizing module 'prim_buf__parameterized2' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_buf.sv:16]
	Parameter Width bound to: 22 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'prim_buf__parameterized2' (31#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_buf.sv:16]
WARNING: [Synth 8-689] width (22) of port connection 'in_i' does not match port width (1) of module 'prim_buf__parameterized2' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_ctr_fsm_p.sv:120]
WARNING: [Synth 8-689] width (22) of port connection 'out_o' does not match port width (1) of module 'prim_buf__parameterized2' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_ctr_fsm_p.sv:121]
INFO: [Synth 8-6155] done synthesizing module 'aes_ctr_fsm_p' (32#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_ctr_fsm_p.sv:10]
INFO: [Synth 8-6157] synthesizing module 'aes_ctr_fsm_n' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_ctr_fsm_n.sv:14]
WARNING: [Synth 8-689] width (19) of port connection 'in_i' does not match port width (1) of module 'prim_buf__parameterized1' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_ctr_fsm_n.sv:56]
WARNING: [Synth 8-689] width (19) of port connection 'out_o' does not match port width (1) of module 'prim_buf__parameterized1' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_ctr_fsm_n.sv:57]
WARNING: [Synth 8-689] width (22) of port connection 'in_i' does not match port width (1) of module 'prim_buf__parameterized2' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_ctr_fsm_n.sv:130]
WARNING: [Synth 8-689] width (22) of port connection 'out_o' does not match port width (1) of module 'prim_buf__parameterized2' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_ctr_fsm_n.sv:131]
INFO: [Synth 8-6155] done synthesizing module 'aes_ctr_fsm_n' (33#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_ctr_fsm_n.sv:14]
INFO: [Synth 8-6155] done synthesizing module 'aes_ctr' (34#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_ctr.sv:10]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_core.sv:365]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_core.sv:374]
INFO: [Synth 8-6157] synthesizing module 'aes_cipher_core' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_cipher_core.sv:94]
	Parameter AES192Enable bound to: 1'b1 
	Parameter Masking bound to: 1'b1 
	Parameter SBoxImpl bound to: 4 - type: integer 
	Parameter SecAllowForcingMasks bound to: 1'b0 
	Parameter SecSkipPRNGReseeding bound to: 1'b0 
	Parameter RndCnstMaskingLfsrSeed bound to: 160'b0000110000010011001010110101011100100011110001011010010011001111010001110100001110110011110001111100001100101101010110000000111101110100111100010111000100111010 
	Parameter RndCnstMaskingLfsrPerm bound to: 1280'b00010111001001100001100101000011010000100011111001001100010111000000001110000111001000011001010000000101000011000111111001011111100001001001011100001000000111011001011001100110011011010100000001101111010010110110000001100100011100110011000000110100011010011000111001111100011100100001110010001000001100100100011100011111010110011001000110011110000010110001001010001111000001100111101100100101011000100010011101101000010001100010111001010101010011011000100101110000100000010101110101001001000011010111111101000100000001001000110010000110011111011001000001111010001000111001101100100000001000100000111101101100011110010000011100011010100001010010110101110110010010000101010001010010000110001001111100010100000010010001101100011110011101000100111000111001011001110011011101001111011110000101101101110111001010110011010100101111011001010101000001100001001111000101100000010011000010101000101100010000010010100011111100101000000000011001110010011010001110000000001000110011100101010110101100000000010101100011101001010001001011001000000010001101010000011001110101100011100110000010101000010110100110010101111000001110001110110101011110000010011010100011011001110001100010101001001100101001010001010010010010010010010100110011110110000011000100010101101001110101001100010110111000010101 
INFO: [Synth 8-6157] synthesizing module 'aes_prng_masking' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_prng_masking.sv:22]
	Parameter Width bound to: 32'b00000000000000000000000010100000 
	Parameter ChunkSize bound to: 32'b00000000000000000000000000100000 
	Parameter EntropyWidth bound to: 32'b00000000000000000000000000100000 
	Parameter SecAllowForcingMasks bound to: 1'b0 
	Parameter SecSkipPRNGReseeding bound to: 1'b0 
	Parameter RndCnstLfsrSeed bound to: 160'b0000110000010011001010110101011100100011110001011010010011001111010001110100001110110011110001111100001100101101010110000000111101110100111100010111000100111010 
	Parameter RndCnstLfsrPerm bound to: 1280'b00010111001001100001100101000011010000100011111001001100010111000000001110000111001000011001010000000101000011000111111001011111100001001001011100001000000111011001011001100110011011010100000001101111010010110110000001100100011100110011000000110100011010011000111001111100011100100001110010001000001100100100011100011111010110011001000110011110000010110001001010001111000001100111101100100101011000100010011101101000010001100010111001010101010011011000100101110000100000010101110101001001000011010111111101000100000001001000110010000110011111011001000001111010001000111001101100100000001000100000111101101100011110010000011100011010100001010010110101110110010010000101010001010010000110001001111100010100000010010001101100011110011101000100111000111001011001110011011101001111011110000101101101110111001010110011010100101111011001010101000001100001001111000101100000010011000010101000101100010000010010100011111100101000000000011001110010011010001110000000001000110011100101010110101100000000010101100011101001010001001011001000000010001101010000011001110101100011100110000010101000010110100110010101111000001110001110110101011110000010011010100011011001110001100010101001001100101001010001010010010010010010010100110011110110000011000100010101101001110101001100010110111000010101 
INFO: [Synth 8-6157] synthesizing module 'prim_lfsr__parameterized0' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_lfsr.sv:28]
	Parameter LfsrType bound to: GAL_XOR - type: string 
	Parameter LfsrDw bound to: 32'b00000000000000000000000000100000 
	Parameter StateOutDw bound to: 32'b00000000000000000000000000100000 
	Parameter DefaultSeed bound to: 32'b01110100111100010111000100111010 
	Parameter StatePermEn bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_lfsr__parameterized0' (34#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_lfsr.sv:28]
INFO: [Synth 8-6157] synthesizing module 'prim_lfsr__parameterized1' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_lfsr.sv:28]
	Parameter LfsrType bound to: GAL_XOR - type: string 
	Parameter LfsrDw bound to: 32'b00000000000000000000000000100000 
	Parameter StateOutDw bound to: 32'b00000000000000000000000000100000 
	Parameter DefaultSeed bound to: 32'b11000011001011010101100000001111 
	Parameter StatePermEn bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_lfsr__parameterized1' (34#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_lfsr.sv:28]
INFO: [Synth 8-6157] synthesizing module 'prim_lfsr__parameterized2' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_lfsr.sv:28]
	Parameter LfsrType bound to: GAL_XOR - type: string 
	Parameter LfsrDw bound to: 32'b00000000000000000000000000100000 
	Parameter StateOutDw bound to: 32'b00000000000000000000000000100000 
	Parameter DefaultSeed bound to: 32'b01000111010000111011001111000111 
	Parameter StatePermEn bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_lfsr__parameterized2' (34#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_lfsr.sv:28]
INFO: [Synth 8-6157] synthesizing module 'prim_lfsr__parameterized3' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_lfsr.sv:28]
	Parameter LfsrType bound to: GAL_XOR - type: string 
	Parameter LfsrDw bound to: 32'b00000000000000000000000000100000 
	Parameter StateOutDw bound to: 32'b00000000000000000000000000100000 
	Parameter DefaultSeed bound to: 32'b00100011110001011010010011001111 
	Parameter StatePermEn bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_lfsr__parameterized3' (34#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_lfsr.sv:28]
INFO: [Synth 8-6157] synthesizing module 'prim_lfsr__parameterized4' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_lfsr.sv:28]
	Parameter LfsrType bound to: GAL_XOR - type: string 
	Parameter LfsrDw bound to: 32'b00000000000000000000000000100000 
	Parameter StateOutDw bound to: 32'b00000000000000000000000000100000 
	Parameter DefaultSeed bound to: 32'b00001100000100110010101101010111 
	Parameter StatePermEn bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_lfsr__parameterized4' (34#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_lfsr.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'aes_prng_masking' (35#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_prng_masking.sv:22]
INFO: [Synth 8-6157] synthesizing module 'aes_shift_rows' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_shift_rows.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'aes_shift_rows' (36#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_shift_rows.sv:7]
INFO: [Synth 8-6157] synthesizing module 'aes_mix_columns' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_mix_columns.sv:7]
INFO: [Synth 8-6157] synthesizing module 'aes_mix_single_column' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_mix_single_column.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'aes_mix_single_column' (37#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_mix_single_column.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'aes_mix_columns' (38#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_mix_columns.sv:7]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_cipher_core.sv:485]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_cipher_core.sv:485]
INFO: [Synth 8-6157] synthesizing module 'prim_buf__parameterized3' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_buf.sv:16]
	Parameter Width bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'prim_buf__parameterized3' (38#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_buf.sv:16]
WARNING: [Synth 8-689] width (2) of port connection 'in_i' does not match port width (1) of module 'prim_buf__parameterized3' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_cipher_core.sv:252]
WARNING: [Synth 8-689] width (2) of port connection 'out_o' does not match port width (1) of module 'prim_buf__parameterized3' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_cipher_core.sv:253]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_cipher_core.sv:265]
INFO: [Synth 8-6157] synthesizing module 'aes_sub_bytes' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_sub_bytes.sv:7]
	Parameter SBoxImpl bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'aes_sbox' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_sbox.sv:8]
	Parameter SBoxImpl bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'aes_sbox_dom' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_sbox_dom.sv:982]
INFO: [Synth 8-6157] synthesizing module 'aes_dom_inverse_gf2p8' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_sbox_dom.sv:794]
	Parameter PipelineMul bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_flop_en' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_flop_en.sv:16]
	Parameter Width bound to: 32'sb00000000000000000000000000010000 
	Parameter ResetValue bound to: 16'b0000000000000000 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop_en' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_generic_flop_en.sv:6]
	Parameter Width bound to: 32'sb00000000000000000000000000010000 
	Parameter ResetValue bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop_en' (39#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_generic_flop_en.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop_en' (40#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_flop_en.sv:16]
INFO: [Synth 8-6157] synthesizing module 'prim_flop_en__parameterized0' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_flop_en.sv:16]
	Parameter Width bound to: 32'sb00000000000000000000000000001000 
	Parameter ResetValue bound to: 8'b00000000 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop_en__parameterized0' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_generic_flop_en.sv:6]
	Parameter Width bound to: 32'sb00000000000000000000000000001000 
	Parameter ResetValue bound to: 8'b00000000 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop_en__parameterized0' (40#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_generic_flop_en.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop_en__parameterized0' (40#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_flop_en.sv:16]
INFO: [Synth 8-6157] synthesizing module 'aes_dom_dep_mul_gf2pn' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_sbox_dom.sv:319]
	Parameter NPower bound to: 32'b00000000000000000000000000000100 
	Parameter Pipeline bound to: 1'b1 
	Parameter PreDomIndep bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'prim_buf__parameterized4' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_buf.sv:16]
	Parameter Width bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'prim_buf__parameterized4' (40#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_buf.sv:16]
WARNING: [Synth 8-689] width (8) of port connection 'in_i' does not match port width (1) of module 'prim_buf__parameterized4' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_sbox_dom.sv:546]
WARNING: [Synth 8-689] width (8) of port connection 'out_o' does not match port width (1) of module 'prim_buf__parameterized4' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_sbox_dom.sv:547]
WARNING: [Synth 8-689] width (8) of port connection 'in_i' does not match port width (1) of module 'prim_buf__parameterized4' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_sbox_dom.sv:565]
WARNING: [Synth 8-689] width (8) of port connection 'out_o' does not match port width (1) of module 'prim_buf__parameterized4' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_sbox_dom.sv:566]
WARNING: [Synth 8-689] width (8) of port connection 'in_i' does not match port width (1) of module 'prim_buf__parameterized4' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_sbox_dom.sv:394]
WARNING: [Synth 8-689] width (8) of port connection 'out_o' does not match port width (1) of module 'prim_buf__parameterized4' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_sbox_dom.sv:395]
INFO: [Synth 8-6155] done synthesizing module 'aes_dom_dep_mul_gf2pn' (41#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_sbox_dom.sv:319]
INFO: [Synth 8-6157] synthesizing module 'prim_buf__parameterized5' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_buf.sv:16]
	Parameter Width bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'prim_buf__parameterized5' (41#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_buf.sv:16]
WARNING: [Synth 8-689] width (8) of port connection 'in_i' does not match port width (1) of module 'prim_buf__parameterized5' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_sbox_dom.sv:896]
WARNING: [Synth 8-689] width (8) of port connection 'out_o' does not match port width (1) of module 'prim_buf__parameterized5' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_sbox_dom.sv:897]
INFO: [Synth 8-6157] synthesizing module 'aes_dom_inverse_gf2p4' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_sbox_dom.sv:581]
	Parameter PipelineMul bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_flop_en__parameterized1' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_flop_en.sv:16]
	Parameter Width bound to: 32'sb00000000000000000000000000000100 
	Parameter ResetValue bound to: 4'b0000 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop_en__parameterized1' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_generic_flop_en.sv:6]
	Parameter Width bound to: 32'sb00000000000000000000000000000100 
	Parameter ResetValue bound to: 4'b0000 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop_en__parameterized1' (41#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_generic_flop_en.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop_en__parameterized1' (41#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_flop_en.sv:16]
INFO: [Synth 8-6157] synthesizing module 'aes_dom_dep_mul_gf2pn__parameterized0' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_sbox_dom.sv:319]
	Parameter NPower bound to: 32'b00000000000000000000000000000010 
	Parameter Pipeline bound to: 1'b1 
	Parameter PreDomIndep bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'prim_buf__parameterized6' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_buf.sv:16]
	Parameter Width bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'prim_buf__parameterized6' (41#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_buf.sv:16]
WARNING: [Synth 8-689] width (4) of port connection 'in_i' does not match port width (1) of module 'prim_buf__parameterized6' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_sbox_dom.sv:546]
WARNING: [Synth 8-689] width (4) of port connection 'out_o' does not match port width (1) of module 'prim_buf__parameterized6' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_sbox_dom.sv:547]
WARNING: [Synth 8-689] width (4) of port connection 'in_i' does not match port width (1) of module 'prim_buf__parameterized6' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_sbox_dom.sv:565]
WARNING: [Synth 8-689] width (4) of port connection 'out_o' does not match port width (1) of module 'prim_buf__parameterized6' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_sbox_dom.sv:566]
WARNING: [Synth 8-689] width (4) of port connection 'in_i' does not match port width (1) of module 'prim_buf__parameterized6' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_sbox_dom.sv:394]
WARNING: [Synth 8-689] width (4) of port connection 'out_o' does not match port width (1) of module 'prim_buf__parameterized6' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_sbox_dom.sv:395]
INFO: [Synth 8-6155] done synthesizing module 'aes_dom_dep_mul_gf2pn__parameterized0' (41#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_sbox_dom.sv:319]
INFO: [Synth 8-6157] synthesizing module 'prim_buf__parameterized7' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_buf.sv:16]
	Parameter Width bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'prim_buf__parameterized7' (41#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_buf.sv:16]
WARNING: [Synth 8-689] width (4) of port connection 'in_i' does not match port width (1) of module 'prim_buf__parameterized7' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_sbox_dom.sv:689]
WARNING: [Synth 8-689] width (4) of port connection 'out_o' does not match port width (1) of module 'prim_buf__parameterized7' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_sbox_dom.sv:690]
INFO: [Synth 8-6155] done synthesizing module 'aes_dom_inverse_gf2p4' (42#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_sbox_dom.sv:581]
INFO: [Synth 8-6157] synthesizing module 'aes_dom_indep_mul_gf2pn' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_sbox_dom.sv:64]
	Parameter NPower bound to: 32'b00000000000000000000000000000100 
	Parameter Pipeline bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'aes_dom_indep_mul_gf2pn' (43#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_sbox_dom.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'aes_dom_inverse_gf2p8' (44#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_sbox_dom.sv:794]
INFO: [Synth 8-6157] synthesizing module 'prim_flop__parameterized0' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_flop.sv:16]
	Parameter Width bound to: 32'sb00000000000000000000000000001000 
	Parameter ResetValue bound to: 8'b00000000 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized3' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_generic_flop.sv:6]
	Parameter Width bound to: 32'sb00000000000000000000000000001000 
	Parameter ResetValue bound to: 8'b00000000 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop__parameterized3' (44#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_generic_flop.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop__parameterized0' (44#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_flop.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'aes_sbox_dom' (45#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_sbox_dom.sv:982]
INFO: [Synth 8-6155] done synthesizing module 'aes_sbox' (46#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_sbox.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'aes_sub_bytes' (47#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_sub_bytes.sv:7]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_cipher_core.sv:409]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_cipher_core.sv:427]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_cipher_core.sv:446]
INFO: [Synth 8-6157] synthesizing module 'aes_key_expand' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_key_expand.sv:8]
	Parameter AES192Enable bound to: 1'b1 
	Parameter Masking bound to: 1'b1 
	Parameter SBoxImpl bound to: 4 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_key_expand.sv:136]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_key_expand.sv:142]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_key_expand.sv:154]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_key_expand.sv:175]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_key_expand.sv:136]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_key_expand.sv:142]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_key_expand.sv:154]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_key_expand.sv:175]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_key_expand.sv:261]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_key_expand.sv:271]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_key_expand.sv:296]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_key_expand.sv:354]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_key_expand.sv:261]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_key_expand.sv:271]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_key_expand.sv:296]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_key_expand.sv:354]
WARNING: [Synth 8-5856] 3D RAM regular_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'aes_key_expand' (48#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_key_expand.sv:8]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_cipher_core.sv:505]
INFO: [Synth 8-6157] synthesizing module 'aes_cipher_control' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_cipher_control.sv:10]
	Parameter Masking bound to: 1'b1 
	Parameter SBoxImpl bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'aes_cipher_control_fsm_p' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_cipher_control_fsm_p.sv:10]
	Parameter Masking bound to: 1'b1 
	Parameter SBoxImpl bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'prim_buf__parameterized8' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_buf.sv:16]
	Parameter Width bound to: 26 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'prim_buf__parameterized8' (48#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_buf.sv:16]
WARNING: [Synth 8-689] width (26) of port connection 'in_i' does not match port width (1) of module 'prim_buf__parameterized8' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_cipher_control_fsm_p.sv:144]
WARNING: [Synth 8-689] width (26) of port connection 'out_o' does not match port width (1) of module 'prim_buf__parameterized8' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_cipher_control_fsm_p.sv:145]
INFO: [Synth 8-6157] synthesizing module 'aes_cipher_control_fsm' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_cipher_control_fsm.sv:10]
	Parameter Masking bound to: 1'b1 
	Parameter SBoxImpl bound to: 4 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_cipher_control_fsm.sv:180]
INFO: [Synth 8-6157] synthesizing module 'prim_sparse_fsm_flop__parameterized0' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_sparse_fsm_flop.sv:6]
	Parameter Width bound to: 32'sb00000000000000000000000000000110 
	Parameter ResetValue bound to: 6'b001001 
INFO: [Synth 8-6157] synthesizing module 'prim_flop__parameterized1' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_flop.sv:16]
	Parameter Width bound to: 32'sb00000000000000000000000000000110 
	Parameter ResetValue bound to: 6'b001001 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized4' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_generic_flop.sv:6]
	Parameter Width bound to: 32'sb00000000000000000000000000000110 
	Parameter ResetValue bound to: 6'b001001 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop__parameterized4' (48#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_generic_flop.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop__parameterized1' (48#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_flop.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'prim_sparse_fsm_flop__parameterized0' (48#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_sparse_fsm_flop.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'aes_cipher_control_fsm' (49#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_cipher_control_fsm.sv:10]
INFO: [Synth 8-6157] synthesizing module 'prim_buf__parameterized9' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_buf.sv:16]
	Parameter Width bound to: 48 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'prim_buf__parameterized9' (49#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_buf.sv:16]
WARNING: [Synth 8-689] width (48) of port connection 'in_i' does not match port width (1) of module 'prim_buf__parameterized9' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_cipher_control_fsm_p.sv:360]
WARNING: [Synth 8-689] width (48) of port connection 'out_o' does not match port width (1) of module 'prim_buf__parameterized9' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_cipher_control_fsm_p.sv:361]
INFO: [Synth 8-6155] done synthesizing module 'aes_cipher_control_fsm_p' (50#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_cipher_control_fsm_p.sv:10]
INFO: [Synth 8-6157] synthesizing module 'aes_cipher_control_fsm_n' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_cipher_control_fsm_n.sv:14]
	Parameter Masking bound to: 1'b1 
	Parameter SBoxImpl bound to: 4 - type: integer 
WARNING: [Synth 8-689] width (26) of port connection 'in_i' does not match port width (1) of module 'prim_buf__parameterized8' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_cipher_control_fsm_n.sv:148]
WARNING: [Synth 8-689] width (26) of port connection 'out_o' does not match port width (1) of module 'prim_buf__parameterized8' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_cipher_control_fsm_n.sv:149]
WARNING: [Synth 8-689] width (48) of port connection 'in_i' does not match port width (1) of module 'prim_buf__parameterized9' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_cipher_control_fsm_n.sv:370]
WARNING: [Synth 8-689] width (48) of port connection 'out_o' does not match port width (1) of module 'prim_buf__parameterized9' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_cipher_control_fsm_n.sv:371]
INFO: [Synth 8-6155] done synthesizing module 'aes_cipher_control_fsm_n' (51#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_cipher_control_fsm_n.sv:14]
INFO: [Synth 8-6157] synthesizing module 'prim_flop__parameterized2' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_flop.sv:16]
	Parameter Width bound to: 32'sb00000000000000000000000000000011 
	Parameter ResetValue bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized5' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_generic_flop.sv:6]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter Width bound to: 32'sb00000000000000000000000000000011 
	Parameter ResetValue bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop__parameterized5' (51#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_generic_flop.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop__parameterized2' (51#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/prim_flop.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'aes_cipher_control' (52#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_cipher_control.sv:10]
	Parameter Num bound to: 32'sb00000000000000000000000000000011 
	Parameter Width bound to: 32'sb00000000000000000000000000000101 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_sel_buf_chk.sv:69]
INFO: [Synth 8-6155] done synthesizing module 'aes_sel_buf_chk__parameterized0' (52#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_sel_buf_chk.sv:13]
	Parameter Num bound to: 32'sb00000000000000000000000000000100 
	Parameter Width bound to: 32'sb00000000000000000000000000000101 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_sel_buf_chk.sv:85]
INFO: [Synth 8-6155] done synthesizing module 'aes_sel_buf_chk__parameterized1' (52#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_sel_buf_chk.sv:13]
WARNING: [Synth 8-5856] 3D RAM key_words_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM state_d_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM state_q_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM add_round_key_in_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM key_full_d_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM key_full_q_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM key_dec_d_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM key_dec_q_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM round_key_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'aes_cipher_core' (53#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_cipher_core.sv:94]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_core.sv:480]
	Parameter AES192Enable bound to: 1'b1 
	Parameter SecAllowForcingMasks bound to: 1'b0 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_ctrl_reg_shadowed.sv:78]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_ctrl_reg_shadowed.sv:87]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_ctrl_reg_shadowed.sv:99]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_ctrl_reg_shadowed.sv:111]
	Parameter DW bound to: 32'sb00000000000000000000000000000010 
	Parameter SwAccess bound to: 3'b010 
	Parameter RESVAL bound to: 2'b01 
	Parameter DW bound to: 32'sb00000000000000000000000000000010 
	Parameter SwAccess bound to: 3'b010 
	Parameter DW bound to: 32'sb00000000000000000000000000000010 
	Parameter SwAccess bound to: 3'b010 
	Parameter RESVAL bound to: 2'b10 
	Parameter DW bound to: 32'sb00000000000000000000000000000010 
	Parameter SwAccess bound to: 3'b010 
	Parameter RESVAL bound to: 2'b01 
	Parameter DW bound to: 32'sb00000000000000000000000000000110 
	Parameter SwAccess bound to: 3'b010 
	Parameter RESVAL bound to: 6'b100000 
	Parameter DW bound to: 32'sb00000000000000000000000000000110 
	Parameter SwAccess bound to: 3'b010 
	Parameter DW bound to: 32'sb00000000000000000000000000000110 
	Parameter SwAccess bound to: 3'b010 
	Parameter RESVAL bound to: 6'b011111 
	Parameter DW bound to: 32'sb00000000000000000000000000000110 
	Parameter SwAccess bound to: 3'b010 
	Parameter RESVAL bound to: 6'b100000 
	Parameter DW bound to: 32'sb00000000000000000000000000000011 
	Parameter SwAccess bound to: 3'b010 
	Parameter RESVAL bound to: 3'b001 
	Parameter DW bound to: 32'sb00000000000000000000000000000011 
	Parameter SwAccess bound to: 3'b010 
	Parameter DW bound to: 32'sb00000000000000000000000000000011 
	Parameter SwAccess bound to: 3'b010 
	Parameter RESVAL bound to: 3'b110 
	Parameter DW bound to: 32'sb00000000000000000000000000000011 
	Parameter SwAccess bound to: 3'b010 
	Parameter RESVAL bound to: 3'b001 
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SwAccess bound to: 3'b010 
	Parameter RESVAL bound to: 1'b0 
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SwAccess bound to: 3'b010 
	Parameter Masking bound to: 1'b1 
	Parameter SecStartTriggerDelay bound to: 32'b00000000000000000000000000000000 
	Parameter Masking bound to: 1'b1 
	Parameter Width bound to: 77 - type: integer 
WARNING: [Synth 8-689] width (77) of port connection 'in_i' does not match port width (1) of module 'prim_buf__parameterized10' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_control_fsm_p.sv:201]
WARNING: [Synth 8-689] width (77) of port connection 'out_o' does not match port width (1) of module 'prim_buf__parameterized10' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_control_fsm_p.sv:202]
	Parameter Masking bound to: 1'b1 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_control_fsm.sv:338]
	Parameter Width bound to: 32'sb00000000000000000000000000000110 
	Parameter ResetValue bound to: 6'b111100 
	Parameter Width bound to: 32'sb00000000000000000000000000000110 
	Parameter ResetValue bound to: 6'b111100 
	Parameter Width bound to: 32'sb00000000000000000000000000000110 
	Parameter ResetValue bound to: 6'b111100 
	Parameter Width bound to: 32'sb00000000000000000000000000010000 
	Parameter Width bound to: 32'sb00000000000000000000000000001000 
	Parameter Width bound to: 79 - type: integer 
WARNING: [Synth 8-689] width (79) of port connection 'in_i' does not match port width (1) of module 'prim_buf__parameterized11' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_control_fsm_p.sv:505]
WARNING: [Synth 8-689] width (79) of port connection 'out_o' does not match port width (1) of module 'prim_buf__parameterized11' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_control_fsm_p.sv:506]
	Parameter Masking bound to: 1'b1 
WARNING: [Synth 8-689] width (77) of port connection 'in_i' does not match port width (1) of module 'prim_buf__parameterized10' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_control_fsm_n.sv:205]
WARNING: [Synth 8-689] width (77) of port connection 'out_o' does not match port width (1) of module 'prim_buf__parameterized10' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_control_fsm_n.sv:206]
WARNING: [Synth 8-689] width (79) of port connection 'in_i' does not match port width (1) of module 'prim_buf__parameterized11' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_control_fsm_n.sv:515]
WARNING: [Synth 8-689] width (79) of port connection 'out_o' does not match port width (1) of module 'prim_buf__parameterized11' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_control_fsm_n.sv:516]
	Parameter Num bound to: 32'sb00000000000000000000000000000110 
	Parameter Width bound to: 32'sb00000000000000000000000000000110 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/aes_sel_buf_chk.sv:102]
WARNING: [Synth 8-5856] 3D RAM key_init_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM key_sideload_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM key_init_d_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM key_init_q_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM state_in_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM add_state_in_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM add_state_out_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-7129] Port clk_i in module aes_sel_buf_chk__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_ni in module aes_sel_buf_chk__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_i in module aes_sel_buf_chk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_ni in module aes_sel_buf_chk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_i in module aes_sel_buf_chk is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_ni in module aes_sel_buf_chk is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctrl_qe_i in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctrl_err_storage_i in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port op_i[1] in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port op_i[0] in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port mode_i[5] in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port mode_i[4] in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port mode_i[3] in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port mode_i[2] in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port mode_i[1] in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port mode_i[0] in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port cipher_op_i[1] in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port cipher_op_i[0] in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port sideload_i in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port prng_reseed_rate_i[2] in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port prng_reseed_rate_i[1] in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port prng_reseed_rate_i[0] in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port manual_operation_i in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port key_touch_forces_reseed_i in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port start_i in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port key_iv_data_in_clear_i in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out_clear_i in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port prng_reseed_i in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port mux_sel_err_i in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port sp_enc_err_i in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port lc_escalate_en_i[3] in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port lc_escalate_en_i[2] in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port lc_escalate_en_i[1] in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port lc_escalate_en_i[0] in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port alert_fatal_i in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port key_sideload_valid_i in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port key_init_qe_i[1][7] in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port key_init_qe_i[1][6] in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port key_init_qe_i[1][5] in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port key_init_qe_i[1][4] in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port key_init_qe_i[1][3] in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port key_init_qe_i[1][2] in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port key_init_qe_i[1][1] in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port key_init_qe_i[1][0] in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port key_init_qe_i[0][7] in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port key_init_qe_i[0][6] in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port key_init_qe_i[0][5] in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port key_init_qe_i[0][4] in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port key_init_qe_i[0][3] in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port key_init_qe_i[0][2] in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port key_init_qe_i[0][1] in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port key_init_qe_i[0][0] in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port iv_qe_i[3] in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port iv_qe_i[2] in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port iv_qe_i[1] in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port iv_qe_i[0] in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in_qe_i[3] in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in_qe_i[2] in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in_qe_i[1] in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in_qe_i[0] in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out_re_i[3] in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out_re_i[2] in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out_re_i[1] in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out_re_i[0] in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctr_ready_ni in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctr_we_ni[7] in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctr_we_ni[6] in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctr_we_ni[5] in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctr_we_ni[4] in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctr_we_ni[3] in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctr_we_ni[2] in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctr_we_ni[1] in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctr_we_ni[0] in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port cipher_in_ready_ni in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port cipher_out_valid_ni in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port cipher_crypt_ni in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port cipher_dec_key_gen_ni in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port cipher_prng_reseed_i in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port cipher_key_clear_i in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port cipher_data_out_clear_i in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port prng_data_ack_i in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port prng_reseed_ack_i in module aes_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctrl_qe_i in module aes_control_fsm_p is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctrl_err_storage_i in module aes_control_fsm_p is either unconnected or has no load
WARNING: [Synth 8-7129] Port op_i[1] in module aes_control_fsm_p is either unconnected or has no load
WARNING: [Synth 8-7129] Port op_i[0] in module aes_control_fsm_p is either unconnected or has no load
WARNING: [Synth 8-7129] Port mode_i[5] in module aes_control_fsm_p is either unconnected or has no load
WARNING: [Synth 8-7129] Port mode_i[4] in module aes_control_fsm_p is either unconnected or has no load
WARNING: [Synth 8-7129] Port mode_i[3] in module aes_control_fsm_p is either unconnected or has no load
WARNING: [Synth 8-7129] Port mode_i[2] in module aes_control_fsm_p is either unconnected or has no load
WARNING: [Synth 8-7129] Port mode_i[1] in module aes_control_fsm_p is either unconnected or has no load
WARNING: [Synth 8-7129] Port mode_i[0] in module aes_control_fsm_p is either unconnected or has no load
WARNING: [Synth 8-7129] Port cipher_op_i[1] in module aes_control_fsm_p is either unconnected or has no load
WARNING: [Synth 8-7129] Port cipher_op_i[0] in module aes_control_fsm_p is either unconnected or has no load
WARNING: [Synth 8-7129] Port sideload_i in module aes_control_fsm_p is either unconnected or has no load
WARNING: [Synth 8-7129] Port prng_reseed_rate_i[2] in module aes_control_fsm_p is either unconnected or has no load
WARNING: [Synth 8-7129] Port prng_reseed_rate_i[1] in module aes_control_fsm_p is either unconnected or has no load
WARNING: [Synth 8-7129] Port prng_reseed_rate_i[0] in module aes_control_fsm_p is either unconnected or has no load
WARNING: [Synth 8-7129] Port manual_operation_i in module aes_control_fsm_p is either unconnected or has no load
WARNING: [Synth 8-7129] Port key_touch_forces_reseed_i in module aes_control_fsm_p is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2853.629 ; gain = 0.000 ; free physical = 307328 ; free virtual = 390760
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2853.629 ; gain = 0.000 ; free physical = 305873 ; free virtual = 389307
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg676-1
INFO: [Device 21-403] Loading part xc7a100tfgg676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2861.488 ; gain = 7.859 ; free physical = 305824 ; free virtual = 389258
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'gen_async.state_q_reg' in module 'prim_diff_decode'
INFO: [Synth 8-802] inferred FSM for state register 'state_q_reg' in module 'prim_alert_sender'
INFO: [Synth 8-802] inferred FSM for state register 'state_q_reg' in module 'prim_alert_sender__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   IsStd |                               00 |                               00
                IsSkewed |                               01 |                               01
                  SigInt |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_async.state_q_reg' using encoding 'sequential' in module 'prim_diff_decode'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                              000 |                              000
           AlertHsPhase1 |                              001 |                              001
           AlertHsPhase2 |                              010 |                              010
            PingHsPhase1 |                              011 |                              011
            PingHsPhase2 |                              100 |                              100
                  Pause0 |                              101 |                              110
                  Pause1 |                              110 |                              111
                  SigInt |                              111 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_q_reg' using encoding 'sequential' in module 'prim_alert_sender'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                              000 |                              000
           AlertHsPhase1 |                              001 |                              001
           AlertHsPhase2 |                              010 |                              010
            PingHsPhase1 |                              011 |                              011
            PingHsPhase2 |                              100 |                              100
                  Pause0 |                              101 |                              110
                  Pause1 |                              110 |                              111
                  SigInt |                              111 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_q_reg' using encoding 'sequential' in module 'prim_alert_sender__parameterized0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 2861.492 ; gain = 7.863 ; free physical = 304193 ; free virtual = 387649
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'u_prim_lc_sync/gen_buffs[0].gen_bits[0].u_prim_buf' (prim_buf) to 'u_prim_lc_sync/gen_buffs[1].gen_bits[0].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'u_prim_lc_sync/gen_buffs[0].gen_bits[1].u_prim_buf' (prim_buf) to 'u_prim_lc_sync/gen_buffs[1].gen_bits[1].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'u_prim_lc_sync/gen_buffs[0].gen_bits[2].u_prim_buf' (prim_buf) to 'u_prim_lc_sync/gen_buffs[1].gen_bits[2].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'u_prim_lc_sync/gen_buffs[0].gen_bits[3].u_prim_buf' (prim_buf) to 'u_prim_lc_sync/gen_buffs[1].gen_bits[3].u_prim_buf'
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   17 Bit       Adders := 3     
	   2 Input   13 Bit       Adders := 3     
	   2 Input    4 Bit       Adders := 6     
	   2 Input    3 Bit       Adders := 27    
+---XORs : 
	   2 Input    128 Bit         XORs := 3     
	   3 Input    128 Bit         XORs := 1     
	   3 Input     64 Bit         XORs := 1     
	   2 Input     64 Bit         XORs := 1     
	   2 Input     39 Bit         XORs := 1     
	   3 Input     32 Bit         XORs := 5     
	   2 Input     32 Bit         XORs := 36    
	   2 Input      8 Bit         XORs := 185   
	   4 Input      8 Bit         XORs := 64    
	   2 Input      4 Bit         XORs := 380   
	   2 Input      2 Bit         XORs := 1280  
	   2 Input      1 Bit         XORs := 3265  
	   3 Input      1 Bit         XORs := 360   
	   5 Input      1 Bit         XORs := 260   
	   4 Input      1 Bit         XORs := 240   
	   6 Input      1 Bit         XORs := 120   
+---XORs : 
	               64 Bit    Wide XORs := 14    
	               39 Bit    Wide XORs := 14    
	                7 Bit    Wide XORs := 2     
	                2 Bit    Wide XORs := 1080  
+---Registers : 
	               32 Bit    Registers := 67    
	               16 Bit    Registers := 51    
	               13 Bit    Registers := 3     
	                8 Bit    Registers := 237   
	                6 Bit    Registers := 9     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 174   
	                3 Bit    Registers := 36    
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 160   
+---Muxes : 
	   2 Input  160 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 2     
	   4 Input   32 Bit        Muxes := 34    
	   2 Input   32 Bit        Muxes := 72    
	   3 Input   32 Bit        Muxes := 62    
	   5 Input   32 Bit        Muxes := 24    
	  35 Input   32 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 17    
	   7 Input   16 Bit        Muxes := 8     
	   5 Input   13 Bit        Muxes := 3     
	   3 Input    8 Bit        Muxes := 193   
	   2 Input    8 Bit        Muxes := 86    
	   4 Input    8 Bit        Muxes := 80    
	   8 Input    8 Bit        Muxes := 9     
	   2 Input    7 Bit        Muxes := 1     
	   6 Input    6 Bit        Muxes := 4     
	   2 Input    6 Bit        Muxes := 73    
	   8 Input    6 Bit        Muxes := 6     
	   2 Input    5 Bit        Muxes := 30    
	   3 Input    5 Bit        Muxes := 6     
	   9 Input    5 Bit        Muxes := 9     
	   8 Input    5 Bit        Muxes := 9     
	   7 Input    5 Bit        Muxes := 9     
	   4 Input    5 Bit        Muxes := 3     
	   2 Input    4 Bit        Muxes := 12    
	   3 Input    4 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 67    
	   9 Input    3 Bit        Muxes := 12    
	   3 Input    3 Bit        Muxes := 3     
	   5 Input    3 Bit        Muxes := 3     
	   8 Input    3 Bit        Muxes := 12    
	   4 Input    3 Bit        Muxes := 5     
	  11 Input    3 Bit        Muxes := 2     
	   9 Input    2 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 9     
	   3 Input    2 Bit        Muxes := 5     
	   5 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 306   
	   9 Input    1 Bit        Muxes := 66    
	   4 Input    1 Bit        Muxes := 27    
	   8 Input    1 Bit        Muxes := 97    
	   3 Input    1 Bit        Muxes := 20    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:01:01 . Memory (MB): peak = 2861.492 ; gain = 7.863 ; free physical = 304787 ; free virtual = 388219
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:01:01 . Memory (MB): peak = 2861.492 ; gain = 7.863 ; free physical = 304770 ; free virtual = 388202
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:51 ; elapsed = 00:01:01 . Memory (MB): peak = 2861.492 ; gain = 7.863 ; free physical = 305609 ; free virtual = 389040
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: synth_design option "-fanout_limit" is deprecated.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:57 ; elapsed = 00:01:07 . Memory (MB): peak = 2861.492 ; gain = 7.863 ; free physical = 302575 ; free virtual = 386013
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:57 ; elapsed = 00:01:07 . Memory (MB): peak = 2861.492 ; gain = 7.863 ; free physical = 302572 ; free virtual = 386010
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:57 ; elapsed = 00:01:07 . Memory (MB): peak = 2861.492 ; gain = 7.863 ; free physical = 302562 ; free virtual = 386000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:57 ; elapsed = 00:01:07 . Memory (MB): peak = 2861.492 ; gain = 7.863 ; free physical = 302543 ; free virtual = 385981
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:57 ; elapsed = 00:01:07 . Memory (MB): peak = 2861.492 ; gain = 7.863 ; free physical = 302526 ; free virtual = 385963
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:57 ; elapsed = 00:01:07 . Memory (MB): peak = 2861.492 ; gain = 7.863 ; free physical = 302511 ; free virtual = 385949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     6|
|3     |LUT2 |    11|
|4     |LUT3 |     8|
|5     |LUT4 |    30|
|6     |LUT5 |    21|
|7     |LUT6 |    77|
|8     |FDCE |    80|
|9     |FDPE |    14|
|10    |IBUF |   111|
|11    |OBUF |    72|
+------+-----+------+

Report Instance Areas: 
+------+----------------------------------------+-------------------------------------------+------+
|      |Instance                                |Module                                     |Cells |
+------+----------------------------------------+-------------------------------------------+------+
|1     |top                                     |                                           |   431|
|2     |  \gen_alert_tx[0].u_prim_alert_sender  |prim_alert_sender                          |    42|
|3     |    i_decode_ack                        |prim_diff_decode_11                        |    17|
|4     |      \gen_async.i_sync_n               |prim_flop_2sync__parameterized0_21         |     4|
|5     |        \gen_generic.u_impl_generic     |prim_generic_flop_2sync__parameterized0_26 |     4|
|6     |          u_sync_1                      |prim_generic_flop__parameterized0_27       |     1|
|7     |          u_sync_2                      |prim_generic_flop__parameterized0_28       |     3|
|8     |      \gen_async.i_sync_p               |prim_flop_2sync_22                         |     8|
|9     |        \gen_generic.u_impl_generic     |prim_generic_flop_2sync_23                 |     8|
|10    |          u_sync_1                      |prim_generic_flop_24                       |     1|
|11    |          u_sync_2                      |prim_generic_flop_25                       |     7|
|12    |    i_decode_ping                       |prim_diff_decode_12                        |    19|
|13    |      \gen_async.i_sync_n               |prim_flop_2sync__parameterized0_13         |    10|
|14    |        \gen_generic.u_impl_generic     |prim_generic_flop_2sync__parameterized0_18 |    10|
|15    |          u_sync_1                      |prim_generic_flop__parameterized0_19       |     1|
|16    |          u_sync_2                      |prim_generic_flop__parameterized0_20       |     9|
|17    |      \gen_async.i_sync_p               |prim_flop_2sync_14                         |     5|
|18    |        \gen_generic.u_impl_generic     |prim_generic_flop_2sync_15                 |     5|
|19    |          u_sync_1                      |prim_generic_flop_16                       |     1|
|20    |          u_sync_2                      |prim_generic_flop_17                       |     4|
|21    |  \gen_alert_tx[1].u_prim_alert_sender  |prim_alert_sender__parameterized0          |    45|
|22    |    i_decode_ack                        |prim_diff_decode                           |    23|
|23    |      \gen_async.i_sync_n               |prim_flop_2sync__parameterized0_3          |    10|
|24    |        \gen_generic.u_impl_generic     |prim_generic_flop_2sync__parameterized0_8  |    10|
|25    |          u_sync_1                      |prim_generic_flop__parameterized0_9        |     1|
|26    |          u_sync_2                      |prim_generic_flop__parameterized0_10       |     9|
|27    |      \gen_async.i_sync_p               |prim_flop_2sync_4                          |     8|
|28    |        \gen_generic.u_impl_generic     |prim_generic_flop_2sync_5                  |     8|
|29    |          u_sync_1                      |prim_generic_flop_6                        |     1|
|30    |          u_sync_2                      |prim_generic_flop_7                        |     7|
|31    |    i_decode_ping                       |prim_diff_decode_0                         |    15|
|32    |      \gen_async.i_sync_n               |prim_flop_2sync__parameterized0            |     4|
|33    |        \gen_generic.u_impl_generic     |prim_generic_flop_2sync__parameterized0    |     4|
|34    |          u_sync_1                      |prim_generic_flop__parameterized0          |     1|
|35    |          u_sync_2                      |prim_generic_flop__parameterized0_2        |     3|
|36    |      \gen_async.i_sync_p               |prim_flop_2sync                            |     7|
|37    |        \gen_generic.u_impl_generic     |prim_generic_flop_2sync                    |     7|
|38    |          u_sync_1                      |prim_generic_flop                          |     1|
|39    |          u_sync_2                      |prim_generic_flop_1                        |     6|
|40    |  u_reg                                 |aes_reg_top                                |   160|
|41    |    u_reg_if                            |tlul_adapter_reg                           |   100|
|42    |    u_status_alert_fatal_fault          |prim_subreg__parameterized5                |    57|
+------+----------------------------------------+-------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:57 ; elapsed = 00:01:07 . Memory (MB): peak = 2861.492 ; gain = 7.863 ; free physical = 302499 ; free virtual = 385937
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 679 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:57 ; elapsed = 00:01:07 . Memory (MB): peak = 2861.492 ; gain = 7.863 ; free physical = 302506 ; free virtual = 385944
Synthesis Optimization Complete : Time (s): cpu = 00:00:57 ; elapsed = 00:01:07 . Memory (MB): peak = 2861.492 ; gain = 7.863 ; free physical = 302504 ; free virtual = 385942
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2882.590 ; gain = 0.000 ; free physical = 302624 ; free virtual = 386066
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2882.590 ; gain = 0.000 ; free physical = 303234 ; free virtual = 386741
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: ea75808
INFO: [Common 17-83] Releasing license: Synthesis
279 Infos, 169 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:13 ; elapsed = 00:01:14 . Memory (MB): peak = 2882.590 ; gain = 29.109 ; free physical = 304263 ; free virtual = 387773
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# report_utilization -file /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/util_temp_aes_vivado_synth.log
# report_timing_summary -file /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/timing_temp_aes_vivado_synth.log -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10000 -input_pins -routable_nets
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
report_timing_summary: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2993.258 ; gain = 110.668 ; free physical = 306843 ; free virtual = 390355
# report_power -file /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/power_temp_aes_vivado_synth.log
Command: report_power -file /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/aes/power_temp_aes_vivado_synth.log
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Wed May  4 16:53:54 2022...
real 114.74
user 114.27
sys 19.00
