----------------------------------------------------------------------------------
-- Engineer: Jafar Shamsi (fastwalkthrough101@gmail.com)
-- Module Name: HND_SHK - Behavioral
-- Description: TEMPLATE for handshaking interface
----------------------------------------------------------------------------------

--LIBRARY-------------------------------------------------------------------------

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
--use IEEE.NUMERIC_STD.ALL; -- arithmetic functions with Signed or Unsigned values

--ENTITY-------------------------------------------------------------------------

entity HND_SHK is
    generic (
        Param : integer := 1     -- generic parameter
    );
    Port ( clk : in STD_LOGIC;
           rst : in STD_LOGIC;
		   -- handshaking input
           input_id : in STD_LOGIC_VECTOR (7 downto 0);
           input_irdy : in STD_LOGIC;
           input_oack : out STD_LOGIC;
		   -- handshaking output
           input_od : out STD_LOGIC_VECTOR (7 downto 0);
           input_ordy : out STD_LOGIC;
           input_iack : in STD_LOGIC);
end HND_SHK;


--ARCHITECTURE-------------------------------------------------------------------------

architecture Behavioral of HND_SHK is

--declaration
component UART_RX is
    generic (
        BR_cnfg : integer := BR_cnfg     -- Configuration of baudarte = Frq/BR_cnfg
    );
    Port ( clk : in STD_LOGIC;
           rst : in STD_LOGIC;
           rx : in STD_LOGIC;
           rx_od : out STD_LOGIC_VECTOR (7 downto 0);
           rx_ordy : out STD_LOGIC;
           rx_iack : in STD_LOGIC);
end component;

component UART_TX is
    generic (
        BR_cnfg : integer := 1     -- Configuration of baudarte = Frq/BR_cnfg
    );
    Port ( clk : in STD_LOGIC;
           rst : in STD_LOGIC;
           tx : out STD_LOGIC;
           tx_id : in STD_LOGIC_VECTOR (7 downto 0);
           tx_irdy : in STD_LOGIC;
           tx_oack : out STD_LOGIC);
end component;


begin

--Instantiation
UART_RX_inst: UART_RX 
    port map (
        clk => clk,
        rst => rst,
        rx => rx,
        rx_od => rx_od,
        rx_ordy => rx_ordy,
        rx_iack => rx_iack
    );
    
UART_TX_inst: UART_TX 
    port map (
        clk => clk,
        rst => rst,
        tx => tx,
        tx_id => tx_id,
        tx_irdy => tx_irdy,
        tx_oack => tx_oack
    );
    
end Behavioral;
