<?xml version="1.0" encoding="UTF-8"?>
<Metrics>
<Table id="Partition Sizes _ IOs" name="">
  <Header>
    <FPGA__Res_Used_Available_>
      <Title>FPGA\ Res(Used/Available)</Title>
    </FPGA__Res_Used_Available_>
    <LUT>
      <Title>LUT</Title>
    </LUT>
    <LUT6>
      <Title>LUT6</Title>
    </LUT6>
    <RAM>
      <Title>RAM</Title>
    </RAM>
    <URAM>
      <Title>URAM</Title>
    </URAM>
    <REG>
      <Title>REG</Title>
    </REG>
    <RAMLUT>
      <Title>RAMLUT</Title>
    </RAMLUT>
    <FWC_IP_NUM>
      <Title>FWC_IP_NUM</Title>
    </FWC_IP_NUM>
    <FWC_IP_BITS>
      <Title>FWC_IP_BITS</Title>
    </FWC_IP_BITS>
    <QIWC_IP_BITS>
      <Title>QIWC_IP_BITS</Title>
    </QIWC_IP_BITS>
    <READ_PORT_BITS>
      <Title>READ_PORT_BITS</Title>
    </READ_PORT_BITS>
    <WRITE_PORT_BITS>
      <Title>WRITE_PORT_BITS</Title>
    </WRITE_PORT_BITS>
    <ZCEI_MESSAGE_INPUT>
      <Title>ZCEI_MESSAGE_INPUT</Title>
    </ZCEI_MESSAGE_INPUT>
    <ZCEI_MESSAGE_OUTPUT>
      <Title>ZCEI_MESSAGE_OUTPUT</Title>
    </ZCEI_MESSAGE_OUTPUT>
    <ZRM_SLOTS>
      <Title>ZRM_SLOTS</Title>
    </ZRM_SLOTS>
    <ZRM_PORTS>
      <Title>ZRM_PORTS</Title>
    </ZRM_PORTS>
    <IO>
      <Title>IO</Title>
    </IO>
  </Header>
  <Row>
    <FPGA__Res_Used_Available_>U0_M0_F00</FPGA__Res_Used_Available_>
    <LUT>46027</LUT>
    <LUT6>2349</LUT6>
    <RAM>0</RAM>
    <URAM>0</URAM>
    <REG>45251</REG>
    <RAMLUT>13000</RAMLUT>
    <FWC_IP_NUM>1</FWC_IP_NUM>
    <FWC_IP_BITS>1</FWC_IP_BITS>
    <QIWC_IP_BITS>8</QIWC_IP_BITS>
    <READ_PORT_BITS>0</READ_PORT_BITS>
    <WRITE_PORT_BITS>0</WRITE_PORT_BITS>
    <ZCEI_MESSAGE_INPUT>23</ZCEI_MESSAGE_INPUT>
    <ZCEI_MESSAGE_OUTPUT>24</ZCEI_MESSAGE_OUTPUT>
    <ZRM_SLOTS>0</ZRM_SLOTS>
    <ZRM_PORTS>0</ZRM_PORTS>
    <IO>46</IO>
  </Row>
  <Row>
    <FPGA__Res_Used_Available_>U0_M0_F01</FPGA__Res_Used_Available_>
    <LUT>291927</LUT>
    <LUT6>83715</LUT6>
    <RAM>79</RAM>
    <URAM>98</URAM>
    <REG>210965</REG>
    <RAMLUT>6984</RAMLUT>
    <FWC_IP_NUM>3</FWC_IP_NUM>
    <FWC_IP_BITS>832</FWC_IP_BITS>
    <QIWC_IP_BITS>94809</QIWC_IP_BITS>
    <READ_PORT_BITS>0</READ_PORT_BITS>
    <WRITE_PORT_BITS>0</WRITE_PORT_BITS>
    <ZCEI_MESSAGE_INPUT>59</ZCEI_MESSAGE_INPUT>
    <ZCEI_MESSAGE_OUTPUT>33</ZCEI_MESSAGE_OUTPUT>
    <ZRM_SLOTS>32768</ZRM_SLOTS>
    <ZRM_PORTS>1</ZRM_PORTS>
    <IO>46</IO>
  </Row>
  <Row>
    <FPGA__Res_Used_Available_>SUM</FPGA__Res_Used_Available_>
    <LUT>337953</LUT>
    <LUT6>86064</LUT6>
    <RAM>79</RAM>
    <URAM>98</URAM>
    <REG>256217</REG>
    <RAMLUT>19984</RAMLUT>
    <FWC_IP_NUM>3</FWC_IP_NUM>
    <FWC_IP_BITS>833</FWC_IP_BITS>
    <QIWC_IP_BITS>94817</QIWC_IP_BITS>
    <READ_PORT_BITS>0</READ_PORT_BITS>
    <WRITE_PORT_BITS>0</WRITE_PORT_BITS>
    <ZCEI_MESSAGE_INPUT>82</ZCEI_MESSAGE_INPUT>
    <ZCEI_MESSAGE_OUTPUT>57</ZCEI_MESSAGE_OUTPUT>
    <ZRM_SLOTS>32768</ZRM_SLOTS>
    <ZRM_PORTS>1</ZRM_PORTS>
    <IO>92</IO>
  </Row>
</Table>
<Attribute id="Max cut">
  <Value>46</Value>
</Attribute>
<Attribute id="NbBoard">
  <Value>2</Value>
</Attribute>
<Attribute id="NbPartition">
  <Value>2</Value>
</Attribute>
<Attribute id="Sum cut">
  <Value>92</Value>
</Attribute>
<Attribute id="Hyperedge Cut">
  <Value>46</Value>
</Attribute>
<Attribute id="MAXED">
  <Value>46</Value>
</Attribute>
<Attribute id="SOED">
  <Value>92</Value>
</Attribute>
<Attribute id="XDR Cost:">
  <Value>0.46</Value>
</Attribute>
</Metrics>