// DO NOT EDIT. This was generated by gen.sh
#![allow(unused)]
pub const RCC_CR_PLLI2SRDY: i32 = 27;
pub const RCC_CR_PLLI2SON: i32 = 26;
pub const RCC_CR_PLLRDY: i32 = 25;
pub const RCC_CR_PLLON: i32 = 24;
pub const RCC_CR_CSSON: i32 = 19;
pub const RCC_CR_HSEBYP: i32 = 18;
pub const RCC_CR_HSERDY: i32 = 17;
pub const RCC_CR_HSEON: i32 = 16;
pub const RCC_CR_HSICAL: i32 = 8;
pub const RCC_CR_HSITRIM: i32 = 3;
pub const RCC_CR_HSIRDY: i32 = 1;
pub const RCC_CR_HSION: i32 = 0;
pub const RCC_PLLCFGR_PLLQ3: i32 = 27;
pub const RCC_PLLCFGR_PLLQ2: i32 = 26;
pub const RCC_PLLCFGR_PLLQ1: i32 = 25;
pub const RCC_PLLCFGR_PLLQ0: i32 = 24;
pub const RCC_PLLCFGR_PLLSRC: i32 = 22;
pub const RCC_PLLCFGR_PLLP1: i32 = 17;
pub const RCC_PLLCFGR_PLLP0: i32 = 16;
pub const RCC_PLLCFGR_PLLN8: i32 = 14;
pub const RCC_PLLCFGR_PLLN7: i32 = 13;
pub const RCC_PLLCFGR_PLLN6: i32 = 12;
pub const RCC_PLLCFGR_PLLN5: i32 = 11;
pub const RCC_PLLCFGR_PLLN4: i32 = 10;
pub const RCC_PLLCFGR_PLLN3: i32 = 9;
pub const RCC_PLLCFGR_PLLN2: i32 = 8;
pub const RCC_PLLCFGR_PLLN1: i32 = 7;
pub const RCC_PLLCFGR_PLLN0: i32 = 6;
pub const RCC_PLLCFGR_PLLM5: i32 = 5;
pub const RCC_PLLCFGR_PLLM4: i32 = 4;
pub const RCC_PLLCFGR_PLLM3: i32 = 3;
pub const RCC_PLLCFGR_PLLM2: i32 = 2;
pub const RCC_PLLCFGR_PLLM1: i32 = 1;
pub const RCC_PLLCFGR_PLLM0: i32 = 0;
pub const RCC_CFGR_MCO2: i32 = 30;
pub const RCC_CFGR_MCO2PRE: i32 = 27;
pub const RCC_CFGR_MCO1PRE: i32 = 24;
pub const RCC_CFGR_I2SSRC: i32 = 23;
pub const RCC_CFGR_MCO1: i32 = 21;
pub const RCC_CFGR_RTCPRE: i32 = 16;
pub const RCC_CFGR_PPRE2: i32 = 13;
pub const RCC_CFGR_PPRE1: i32 = 10;
pub const RCC_CFGR_HPRE: i32 = 4;
pub const RCC_CFGR_SWS1: i32 = 3;
pub const RCC_CFGR_SWS0: i32 = 2;
pub const RCC_CFGR_SW1: i32 = 1;
pub const RCC_CFGR_SW0: i32 = 0;
pub const RCC_CIR_CSSC: i32 = 23;
pub const RCC_CIR_PLLI2SRDYC: i32 = 21;
pub const RCC_CIR_PLLRDYC: i32 = 20;
pub const RCC_CIR_HSERDYC: i32 = 19;
pub const RCC_CIR_HSIRDYC: i32 = 18;
pub const RCC_CIR_LSERDYC: i32 = 17;
pub const RCC_CIR_LSIRDYC: i32 = 16;
pub const RCC_CIR_PLLI2SRDYIE: i32 = 13;
pub const RCC_CIR_PLLRDYIE: i32 = 12;
pub const RCC_CIR_HSERDYIE: i32 = 11;
pub const RCC_CIR_HSIRDYIE: i32 = 10;
pub const RCC_CIR_LSERDYIE: i32 = 9;
pub const RCC_CIR_LSIRDYIE: i32 = 8;
pub const RCC_CIR_CSSF: i32 = 7;
pub const RCC_CIR_PLLI2SRDYF: i32 = 5;
pub const RCC_CIR_PLLRDYF: i32 = 4;
pub const RCC_CIR_HSERDYF: i32 = 3;
pub const RCC_CIR_HSIRDYF: i32 = 2;
pub const RCC_CIR_LSERDYF: i32 = 1;
pub const RCC_CIR_LSIRDYF: i32 = 0;
pub const RCC_AHB1RSTR_OTGHSRST: i32 = 29;
pub const RCC_AHB1RSTR_ETHMACRST: i32 = 25;
pub const RCC_AHB1RSTR_DMA2RST: i32 = 22;
pub const RCC_AHB1RSTR_DMA1RST: i32 = 21;
pub const RCC_AHB1RSTR_CRCRST: i32 = 12;
pub const RCC_AHB1RSTR_GPIOIRST: i32 = 8;
pub const RCC_AHB1RSTR_GPIOHRST: i32 = 7;
pub const RCC_AHB1RSTR_GPIOGRST: i32 = 6;
pub const RCC_AHB1RSTR_GPIOFRST: i32 = 5;
pub const RCC_AHB1RSTR_GPIOERST: i32 = 4;
pub const RCC_AHB1RSTR_GPIODRST: i32 = 3;
pub const RCC_AHB1RSTR_GPIOCRST: i32 = 2;
pub const RCC_AHB1RSTR_GPIOBRST: i32 = 1;
pub const RCC_AHB1RSTR_GPIOARST: i32 = 0;
pub const RCC_AHB2RSTR_OTGFSRST: i32 = 7;
pub const RCC_AHB2RSTR_RNGRST: i32 = 6;
pub const RCC_AHB2RSTR_DCMIRST: i32 = 0;
pub const RCC_AHB3RSTR_FSMCRST: i32 = 0;
pub const RCC_APB1RSTR_DACRST: i32 = 29;
pub const RCC_APB1RSTR_PWRRST: i32 = 28;
pub const RCC_APB1RSTR_CAN2RST: i32 = 26;
pub const RCC_APB1RSTR_CAN1RST: i32 = 25;
pub const RCC_APB1RSTR_I2C3RST: i32 = 23;
pub const RCC_APB1RSTR_I2C2RST: i32 = 22;
pub const RCC_APB1RSTR_I2C1RST: i32 = 21;
pub const RCC_APB1RSTR_UART5RST: i32 = 20;
pub const RCC_APB1RSTR_UART4RST: i32 = 19;
pub const RCC_APB1RSTR_UART3RST: i32 = 18;
pub const RCC_APB1RSTR_UART2RST: i32 = 17;
pub const RCC_APB1RSTR_SPI3RST: i32 = 15;
pub const RCC_APB1RSTR_SPI2RST: i32 = 14;
pub const RCC_APB1RSTR_WWDGRST: i32 = 11;
pub const RCC_APB1RSTR_TIM14RST: i32 = 8;
pub const RCC_APB1RSTR_TIM13RST: i32 = 7;
pub const RCC_APB1RSTR_TIM12RST: i32 = 6;
pub const RCC_APB1RSTR_TIM7RST: i32 = 5;
pub const RCC_APB1RSTR_TIM6RST: i32 = 4;
pub const RCC_APB1RSTR_TIM5RST: i32 = 3;
pub const RCC_APB1RSTR_TIM4RST: i32 = 2;
pub const RCC_APB1RSTR_TIM3RST: i32 = 1;
pub const RCC_APB1RSTR_TIM2RST: i32 = 0;
pub const RCC_APB2RSTR_TIM11RST: i32 = 18;
pub const RCC_APB2RSTR_TIM10RST: i32 = 17;
pub const RCC_APB2RSTR_TIM9RST: i32 = 16;
pub const RCC_APB2RSTR_SYSCFGRST: i32 = 14;
pub const RCC_APB2RSTR_SPI1RST: i32 = 12;
pub const RCC_APB2RSTR_SDIORST: i32 = 11;
pub const RCC_APB2RSTR_ADCRST: i32 = 8;
pub const RCC_APB2RSTR_USART6RST: i32 = 5;
pub const RCC_APB2RSTR_USART1RST: i32 = 4;
pub const RCC_APB2RSTR_TIM8RST: i32 = 1;
pub const RCC_APB2RSTR_TIM1RST: i32 = 0;
pub const RCC_AHB1ENR_OTGHSULPIEN: i32 = 30;
pub const RCC_AHB1ENR_OTGHSEN: i32 = 29;
pub const RCC_AHB1ENR_ETHMACPTPEN: i32 = 28;
pub const RCC_AHB1ENR_ETHMACRXEN: i32 = 27;
pub const RCC_AHB1ENR_ETHMACTXEN: i32 = 26;
pub const RCC_AHB1ENR_ETHMACEN: i32 = 25;
pub const RCC_AHB1ENR_DMA2EN: i32 = 22;
pub const RCC_AHB1ENR_DMA1EN: i32 = 21;
pub const RCC_AHB1ENR_CCMDATARAMEN: i32 = 20;
pub const RCC_AHB1ENR_BKPSRAMEN: i32 = 18;
pub const RCC_AHB1ENR_CRCEN: i32 = 12;
pub const RCC_AHB1ENR_GPIOIEN: i32 = 8;
pub const RCC_AHB1ENR_GPIOHEN: i32 = 7;
pub const RCC_AHB1ENR_GPIOGEN: i32 = 6;
pub const RCC_AHB1ENR_GPIOFEN: i32 = 5;
pub const RCC_AHB1ENR_GPIOEEN: i32 = 4;
pub const RCC_AHB1ENR_GPIODEN: i32 = 3;
pub const RCC_AHB1ENR_GPIOCEN: i32 = 2;
pub const RCC_AHB1ENR_GPIOBEN: i32 = 1;
pub const RCC_AHB1ENR_GPIOAEN: i32 = 0;
pub const RCC_AHB2ENR_OTGFSEN: i32 = 7;
pub const RCC_AHB2ENR_RNGEN: i32 = 6;
pub const RCC_AHB2ENR_DCMIEN: i32 = 0;
pub const RCC_AHB3ENR_FSMCEN: i32 = 0;
pub const RCC_APB1ENR_DACEN: i32 = 29;
pub const RCC_APB1ENR_PWREN: i32 = 28;
pub const RCC_APB1ENR_CAN2EN: i32 = 26;
pub const RCC_APB1ENR_CAN1EN: i32 = 25;
pub const RCC_APB1ENR_I2C3EN: i32 = 23;
pub const RCC_APB1ENR_I2C2EN: i32 = 22;
pub const RCC_APB1ENR_I2C1EN: i32 = 21;
pub const RCC_APB1ENR_UART5EN: i32 = 20;
pub const RCC_APB1ENR_UART4EN: i32 = 19;
pub const RCC_APB1ENR_USART3EN: i32 = 18;
pub const RCC_APB1ENR_USART2EN: i32 = 17;
pub const RCC_APB1ENR_SPI3EN: i32 = 15;
pub const RCC_APB1ENR_SPI2EN: i32 = 14;
pub const RCC_APB1ENR_WWDGEN: i32 = 11;
pub const RCC_APB1ENR_TIM14EN: i32 = 8;
pub const RCC_APB1ENR_TIM13EN: i32 = 7;
pub const RCC_APB1ENR_TIM12EN: i32 = 6;
pub const RCC_APB1ENR_TIM7EN: i32 = 5;
pub const RCC_APB1ENR_TIM6EN: i32 = 4;
pub const RCC_APB1ENR_TIM5EN: i32 = 3;
pub const RCC_APB1ENR_TIM4EN: i32 = 2;
pub const RCC_APB1ENR_TIM3EN: i32 = 1;
pub const RCC_APB1ENR_TIM2EN: i32 = 0;
pub const RCC_APB2ENR_TIM11EN: i32 = 18;
pub const RCC_APB2ENR_TIM10EN: i32 = 17;
pub const RCC_APB2ENR_TIM9EN: i32 = 16;
pub const RCC_APB2ENR_SYSCFGEN: i32 = 14;
pub const RCC_APB2ENR_SPI1EN: i32 = 12;
pub const RCC_APB2ENR_SDIOEN: i32 = 11;
pub const RCC_APB2ENR_ADC3EN: i32 = 10;
pub const RCC_APB2ENR_ADC2EN: i32 = 9;
pub const RCC_APB2ENR_ADC1EN: i32 = 8;
pub const RCC_APB2ENR_USART6EN: i32 = 5;
pub const RCC_APB2ENR_USART1EN: i32 = 4;
pub const RCC_APB2ENR_TIM8EN: i32 = 1;
pub const RCC_APB2ENR_TIM1EN: i32 = 0;
pub const RCC_AHB1LPENR_OTGHSULPILPEN: i32 = 30;
pub const RCC_AHB1LPENR_OTGHSLPEN: i32 = 29;
pub const RCC_AHB1LPENR_ETHMACPTPLPEN: i32 = 28;
pub const RCC_AHB1LPENR_ETHMACRXLPEN: i32 = 27;
pub const RCC_AHB1LPENR_ETHMACTXLPEN: i32 = 26;
pub const RCC_AHB1LPENR_ETHMACLPEN: i32 = 25;
pub const RCC_AHB1LPENR_DMA2LPEN: i32 = 22;
pub const RCC_AHB1LPENR_DMA1LPEN: i32 = 21;
pub const RCC_AHB1LPENR_BKPSRAMLPEN: i32 = 18;
pub const RCC_AHB1LPENR_SRAM2LPEN: i32 = 17;
pub const RCC_AHB1LPENR_SRAM1LPEN: i32 = 16;
pub const RCC_AHB1LPENR_FLITFLPEN: i32 = 15;
pub const RCC_AHB1LPENR_CRCLPEN: i32 = 12;
pub const RCC_AHB1LPENR_GPIOILPEN: i32 = 8;
pub const RCC_AHB1LPENR_GPIOHLPEN: i32 = 7;
pub const RCC_AHB1LPENR_GPIOGLPEN: i32 = 6;
pub const RCC_AHB1LPENR_GPIOFLPEN: i32 = 5;
pub const RCC_AHB1LPENR_GPIOELPEN: i32 = 4;
pub const RCC_AHB1LPENR_GPIODLPEN: i32 = 3;
pub const RCC_AHB1LPENR_GPIOCLPEN: i32 = 2;
pub const RCC_AHB1LPENR_GPIOBLPEN: i32 = 1;
pub const RCC_AHB1LPENR_GPIOALPEN: i32 = 0;
pub const RCC_AHB2LPENR_OTGFSLPEN: i32 = 7;
pub const RCC_AHB2LPENR_RNGLPEN: i32 = 6;
pub const RCC_AHB2LPENR_DCMILPEN: i32 = 0;
pub const RCC_AHB3LPENR_FSMCLPEN: i32 = 0;
pub const RCC_APB1LPENR_DACLPEN: i32 = 29;
pub const RCC_APB1LPENR_PWRLPEN: i32 = 28;
pub const RCC_APB1LPENR_CAN2LPEN: i32 = 26;
pub const RCC_APB1LPENR_CAN1LPEN: i32 = 25;
pub const RCC_APB1LPENR_I2C3LPEN: i32 = 23;
pub const RCC_APB1LPENR_I2C2LPEN: i32 = 22;
pub const RCC_APB1LPENR_I2C1LPEN: i32 = 21;
pub const RCC_APB1LPENR_UART5LPEN: i32 = 20;
pub const RCC_APB1LPENR_UART4LPEN: i32 = 19;
pub const RCC_APB1LPENR_USART3LPEN: i32 = 18;
pub const RCC_APB1LPENR_USART2LPEN: i32 = 17;
pub const RCC_APB1LPENR_SPI3LPEN: i32 = 15;
pub const RCC_APB1LPENR_SPI2LPEN: i32 = 14;
pub const RCC_APB1LPENR_WWDGLPEN: i32 = 11;
pub const RCC_APB1LPENR_TIM14LPEN: i32 = 8;
pub const RCC_APB1LPENR_TIM13LPEN: i32 = 7;
pub const RCC_APB1LPENR_TIM12LPEN: i32 = 6;
pub const RCC_APB1LPENR_TIM7LPEN: i32 = 5;
pub const RCC_APB1LPENR_TIM6LPEN: i32 = 4;
pub const RCC_APB1LPENR_TIM5LPEN: i32 = 3;
pub const RCC_APB1LPENR_TIM4LPEN: i32 = 2;
pub const RCC_APB1LPENR_TIM3LPEN: i32 = 1;
pub const RCC_APB1LPENR_TIM2LPEN: i32 = 0;
pub const RCC_APB2LPENR_TIM11LPEN: i32 = 18;
pub const RCC_APB2LPENR_TIM10LPEN: i32 = 17;
pub const RCC_APB2LPENR_TIM9LPEN: i32 = 16;
pub const RCC_APB2LPENR_SYSCFGLPEN: i32 = 14;
pub const RCC_APB2LPENR_SPI1LPEN: i32 = 12;
pub const RCC_APB2LPENR_SDIOLPEN: i32 = 11;
pub const RCC_APB2LPENR_ADC3LPEN: i32 = 10;
pub const RCC_APB2LPENR_ADC2LPEN: i32 = 9;
pub const RCC_APB2LPENR_ADC1LPEN: i32 = 8;
pub const RCC_APB2LPENR_USART6LPEN: i32 = 5;
pub const RCC_APB2LPENR_USART1LPEN: i32 = 4;
pub const RCC_APB2LPENR_TIM8LPEN: i32 = 1;
pub const RCC_APB2LPENR_TIM1LPEN: i32 = 0;
pub const RCC_BDCR_BDRST: i32 = 16;
pub const RCC_BDCR_RTCEN: i32 = 15;
pub const RCC_BDCR_RTCSEL1: i32 = 9;
pub const RCC_BDCR_RTCSEL0: i32 = 8;
pub const RCC_BDCR_LSEBYP: i32 = 2;
pub const RCC_BDCR_LSERDY: i32 = 1;
pub const RCC_BDCR_LSEON: i32 = 0;
pub const RCC_CSR_LPWRRSTF: i32 = 31;
pub const RCC_CSR_WWDGRSTF: i32 = 30;
pub const RCC_CSR_WDGRSTF: i32 = 29;
pub const RCC_CSR_SFTRSTF: i32 = 28;
pub const RCC_CSR_PORRSTF: i32 = 27;
pub const RCC_CSR_PADRSTF: i32 = 26;
pub const RCC_CSR_BORRSTF: i32 = 25;
pub const RCC_CSR_RMVF: i32 = 24;
pub const RCC_CSR_LSIRDY: i32 = 1;
pub const RCC_CSR_LSION: i32 = 0;
pub const RCC_SSCGR_SSCGEN: i32 = 31;
pub const RCC_SSCGR_SPREADSEL: i32 = 30;
pub const RCC_SSCGR_INCSTEP: i32 = 13;
pub const RCC_SSCGR_MODPER: i32 = 0;
pub const RCC_PLLI2SCFGR_PLLI2SRX: i32 = 28;
pub const RCC_PLLI2SCFGR_PLLI2SNX: i32 = 6;
pub const FLASH_ACR_LATENCY: i32 = 0;
pub const FLASH_ACR_PRFTEN: i32 = 8;
pub const FLASH_ACR_ICEN: i32 = 9;
pub const FLASH_ACR_DCEN: i32 = 10;
pub const FLASH_ACR_ICRST: i32 = 11;
pub const FLASH_ACR_DCRST: i32 = 12;
pub const FLASH_KEYR_KEY: i32 = 0;
pub const FLASH_OPTKEYR_OPTKEY: i32 = 0;
pub const FLASH_SR_EOP: i32 = 0;
pub const FLASH_SR_OPERR: i32 = 1;
pub const FLASH_SR_WRPERR: i32 = 4;
pub const FLASH_SR_PGAERR: i32 = 5;
pub const FLASH_SR_PGPERR: i32 = 6;
pub const FLASH_SR_PGSERR: i32 = 7;
pub const FLASH_SR_BSY: i32 = 16;
pub const FLASH_CR_PG: i32 = 0;
pub const FLASH_CR_SER: i32 = 1;
pub const FLASH_CR_MER: i32 = 2;
pub const FLASH_CR_SNB: i32 = 3;
pub const FLASH_CR_PSIZE: i32 = 8;
pub const FLASH_CR_STRT: i32 = 16;
pub const FLASH_CR_EOPIE: i32 = 24;
pub const FLASH_CR_ERRIE: i32 = 25;
pub const FLASH_CR_LOCK: i32 = 31;
pub const FLASH_OPTCR_OPTLOCK: i32 = 0;
pub const FLASH_OPTCR_OPTSTRT: i32 = 1;
pub const FLASH_OPTCR_BOR_LEV: i32 = 2;
pub const FLASH_OPTCR_WDG_SW: i32 = 5;
pub const FLASH_OPTCR_NRST_STOP: i32 = 6;
pub const FLASH_OPTCR_NRST_STDBY: i32 = 7;
pub const FLASH_OPTCR_RDP: i32 = 8;
pub const FLASH_OPTCR_NWRP: i32 = 16;
pub const GPIOA_MODER_MODER15: i32 = 30;
pub const GPIOA_MODER_MODER14: i32 = 28;
pub const GPIOA_MODER_MODER13: i32 = 26;
pub const GPIOA_MODER_MODER12: i32 = 24;
pub const GPIOA_MODER_MODER11: i32 = 22;
pub const GPIOA_MODER_MODER10: i32 = 20;
pub const GPIOA_MODER_MODER9: i32 = 18;
pub const GPIOA_MODER_MODER8: i32 = 16;
pub const GPIOA_MODER_MODER7: i32 = 14;
pub const GPIOA_MODER_MODER6: i32 = 12;
pub const GPIOA_MODER_MODER5: i32 = 10;
pub const GPIOA_MODER_MODER4: i32 = 8;
pub const GPIOA_MODER_MODER3: i32 = 6;
pub const GPIOA_MODER_MODER2: i32 = 4;
pub const GPIOA_MODER_MODER1: i32 = 2;
pub const GPIOA_MODER_MODER0: i32 = 0;
pub const GPIOA_OTYPER_OT15: i32 = 15;
pub const GPIOA_OTYPER_OT14: i32 = 14;
pub const GPIOA_OTYPER_OT13: i32 = 13;
pub const GPIOA_OTYPER_OT12: i32 = 12;
pub const GPIOA_OTYPER_OT11: i32 = 11;
pub const GPIOA_OTYPER_OT10: i32 = 10;
pub const GPIOA_OTYPER_OT9: i32 = 9;
pub const GPIOA_OTYPER_OT8: i32 = 8;
pub const GPIOA_OTYPER_OT7: i32 = 7;
pub const GPIOA_OTYPER_OT6: i32 = 6;
pub const GPIOA_OTYPER_OT5: i32 = 5;
pub const GPIOA_OTYPER_OT4: i32 = 4;
pub const GPIOA_OTYPER_OT3: i32 = 3;
pub const GPIOA_OTYPER_OT2: i32 = 2;
pub const GPIOA_OTYPER_OT1: i32 = 1;
pub const GPIOA_OTYPER_OT0: i32 = 0;
pub const GPIOA_OSPEEDR_OSPEEDR15: i32 = 30;
pub const GPIOA_OSPEEDR_OSPEEDR14: i32 = 28;
pub const GPIOA_OSPEEDR_OSPEEDR13: i32 = 26;
pub const GPIOA_OSPEEDR_OSPEEDR12: i32 = 24;
pub const GPIOA_OSPEEDR_OSPEEDR11: i32 = 22;
pub const GPIOA_OSPEEDR_OSPEEDR10: i32 = 20;
pub const GPIOA_OSPEEDR_OSPEEDR9: i32 = 18;
pub const GPIOA_OSPEEDR_OSPEEDR8: i32 = 16;
pub const GPIOA_OSPEEDR_OSPEEDR7: i32 = 14;
pub const GPIOA_OSPEEDR_OSPEEDR6: i32 = 12;
pub const GPIOA_OSPEEDR_OSPEEDR5: i32 = 10;
pub const GPIOA_OSPEEDR_OSPEEDR4: i32 = 8;
pub const GPIOA_OSPEEDR_OSPEEDR3: i32 = 6;
pub const GPIOA_OSPEEDR_OSPEEDR2: i32 = 4;
pub const GPIOA_OSPEEDR_OSPEEDR1: i32 = 2;
pub const GPIOA_OSPEEDR_OSPEEDR0: i32 = 0;
pub const GPIOA_PUPDR_PUPDR15: i32 = 30;
pub const GPIOA_PUPDR_PUPDR14: i32 = 28;
pub const GPIOA_PUPDR_PUPDR13: i32 = 26;
pub const GPIOA_PUPDR_PUPDR12: i32 = 24;
pub const GPIOA_PUPDR_PUPDR11: i32 = 22;
pub const GPIOA_PUPDR_PUPDR10: i32 = 20;
pub const GPIOA_PUPDR_PUPDR9: i32 = 18;
pub const GPIOA_PUPDR_PUPDR8: i32 = 16;
pub const GPIOA_PUPDR_PUPDR7: i32 = 14;
pub const GPIOA_PUPDR_PUPDR6: i32 = 12;
pub const GPIOA_PUPDR_PUPDR5: i32 = 10;
pub const GPIOA_PUPDR_PUPDR4: i32 = 8;
pub const GPIOA_PUPDR_PUPDR3: i32 = 6;
pub const GPIOA_PUPDR_PUPDR2: i32 = 4;
pub const GPIOA_PUPDR_PUPDR1: i32 = 2;
pub const GPIOA_PUPDR_PUPDR0: i32 = 0;
pub const GPIOA_IDR_IDR15: i32 = 15;
pub const GPIOA_IDR_IDR14: i32 = 14;
pub const GPIOA_IDR_IDR13: i32 = 13;
pub const GPIOA_IDR_IDR12: i32 = 12;
pub const GPIOA_IDR_IDR11: i32 = 11;
pub const GPIOA_IDR_IDR10: i32 = 10;
pub const GPIOA_IDR_IDR9: i32 = 9;
pub const GPIOA_IDR_IDR8: i32 = 8;
pub const GPIOA_IDR_IDR7: i32 = 7;
pub const GPIOA_IDR_IDR6: i32 = 6;
pub const GPIOA_IDR_IDR5: i32 = 5;
pub const GPIOA_IDR_IDR4: i32 = 4;
pub const GPIOA_IDR_IDR3: i32 = 3;
pub const GPIOA_IDR_IDR2: i32 = 2;
pub const GPIOA_IDR_IDR1: i32 = 1;
pub const GPIOA_IDR_IDR0: i32 = 0;
pub const GPIOA_ODR_ODR15: i32 = 15;
pub const GPIOA_ODR_ODR14: i32 = 14;
pub const GPIOA_ODR_ODR13: i32 = 13;
pub const GPIOA_ODR_ODR12: i32 = 12;
pub const GPIOA_ODR_ODR11: i32 = 11;
pub const GPIOA_ODR_ODR10: i32 = 10;
pub const GPIOA_ODR_ODR9: i32 = 9;
pub const GPIOA_ODR_ODR8: i32 = 8;
pub const GPIOA_ODR_ODR7: i32 = 7;
pub const GPIOA_ODR_ODR6: i32 = 6;
pub const GPIOA_ODR_ODR5: i32 = 5;
pub const GPIOA_ODR_ODR4: i32 = 4;
pub const GPIOA_ODR_ODR3: i32 = 3;
pub const GPIOA_ODR_ODR2: i32 = 2;
pub const GPIOA_ODR_ODR1: i32 = 1;
pub const GPIOA_ODR_ODR0: i32 = 0;
pub const GPIOA_BSRR_BR15: i32 = 31;
pub const GPIOA_BSRR_BR14: i32 = 30;
pub const GPIOA_BSRR_BR13: i32 = 29;
pub const GPIOA_BSRR_BR12: i32 = 28;
pub const GPIOA_BSRR_BR11: i32 = 27;
pub const GPIOA_BSRR_BR10: i32 = 26;
pub const GPIOA_BSRR_BR9: i32 = 25;
pub const GPIOA_BSRR_BR8: i32 = 24;
pub const GPIOA_BSRR_BR7: i32 = 23;
pub const GPIOA_BSRR_BR6: i32 = 22;
pub const GPIOA_BSRR_BR5: i32 = 21;
pub const GPIOA_BSRR_BR4: i32 = 20;
pub const GPIOA_BSRR_BR3: i32 = 19;
pub const GPIOA_BSRR_BR2: i32 = 18;
pub const GPIOA_BSRR_BR1: i32 = 17;
pub const GPIOA_BSRR_BR0: i32 = 16;
pub const GPIOA_BSRR_BS15: i32 = 15;
pub const GPIOA_BSRR_BS14: i32 = 14;
pub const GPIOA_BSRR_BS13: i32 = 13;
pub const GPIOA_BSRR_BS12: i32 = 12;
pub const GPIOA_BSRR_BS11: i32 = 11;
pub const GPIOA_BSRR_BS10: i32 = 10;
pub const GPIOA_BSRR_BS9: i32 = 9;
pub const GPIOA_BSRR_BS8: i32 = 8;
pub const GPIOA_BSRR_BS7: i32 = 7;
pub const GPIOA_BSRR_BS6: i32 = 6;
pub const GPIOA_BSRR_BS5: i32 = 5;
pub const GPIOA_BSRR_BS4: i32 = 4;
pub const GPIOA_BSRR_BS3: i32 = 3;
pub const GPIOA_BSRR_BS2: i32 = 2;
pub const GPIOA_BSRR_BS1: i32 = 1;
pub const GPIOA_BSRR_BS0: i32 = 0;
pub const GPIOA_LCKR_LCKK: i32 = 16;
pub const GPIOA_LCKR_LCK15: i32 = 15;
pub const GPIOA_LCKR_LCK14: i32 = 14;
pub const GPIOA_LCKR_LCK13: i32 = 13;
pub const GPIOA_LCKR_LCK12: i32 = 12;
pub const GPIOA_LCKR_LCK11: i32 = 11;
pub const GPIOA_LCKR_LCK10: i32 = 10;
pub const GPIOA_LCKR_LCK9: i32 = 9;
pub const GPIOA_LCKR_LCK8: i32 = 8;
pub const GPIOA_LCKR_LCK7: i32 = 7;
pub const GPIOA_LCKR_LCK6: i32 = 6;
pub const GPIOA_LCKR_LCK5: i32 = 5;
pub const GPIOA_LCKR_LCK4: i32 = 4;
pub const GPIOA_LCKR_LCK3: i32 = 3;
pub const GPIOA_LCKR_LCK2: i32 = 2;
pub const GPIOA_LCKR_LCK1: i32 = 1;
pub const GPIOA_LCKR_LCK0: i32 = 0;
pub const GPIOA_AFRL_AFRL7: i32 = 28;
pub const GPIOA_AFRL_AFRL6: i32 = 24;
pub const GPIOA_AFRL_AFRL5: i32 = 20;
pub const GPIOA_AFRL_AFRL4: i32 = 16;
pub const GPIOA_AFRL_AFRL3: i32 = 12;
pub const GPIOA_AFRL_AFRL2: i32 = 8;
pub const GPIOA_AFRL_AFRL1: i32 = 4;
pub const GPIOA_AFRL_AFRL0: i32 = 0;
pub const GPIOA_AFRH_AFRH15: i32 = 28;
pub const GPIOA_AFRH_AFRH14: i32 = 24;
pub const GPIOA_AFRH_AFRH13: i32 = 20;
pub const GPIOA_AFRH_AFRH12: i32 = 16;
pub const GPIOA_AFRH_AFRH11: i32 = 12;
pub const GPIOA_AFRH_AFRH10: i32 = 8;
pub const GPIOA_AFRH_AFRH9: i32 = 4;
pub const GPIOA_AFRH_AFRH8: i32 = 0;
pub const GPIOB_MODER_MODER15: i32 = 30;
pub const GPIOB_MODER_MODER14: i32 = 28;
pub const GPIOB_MODER_MODER13: i32 = 26;
pub const GPIOB_MODER_MODER12: i32 = 24;
pub const GPIOB_MODER_MODER11: i32 = 22;
pub const GPIOB_MODER_MODER10: i32 = 20;
pub const GPIOB_MODER_MODER9: i32 = 18;
pub const GPIOB_MODER_MODER8: i32 = 16;
pub const GPIOB_MODER_MODER7: i32 = 14;
pub const GPIOB_MODER_MODER6: i32 = 12;
pub const GPIOB_MODER_MODER5: i32 = 10;
pub const GPIOB_MODER_MODER4: i32 = 8;
pub const GPIOB_MODER_MODER3: i32 = 6;
pub const GPIOB_MODER_MODER2: i32 = 4;
pub const GPIOB_MODER_MODER1: i32 = 2;
pub const GPIOB_MODER_MODER0: i32 = 0;
pub const GPIOB_OTYPER_OT15: i32 = 15;
pub const GPIOB_OTYPER_OT14: i32 = 14;
pub const GPIOB_OTYPER_OT13: i32 = 13;
pub const GPIOB_OTYPER_OT12: i32 = 12;
pub const GPIOB_OTYPER_OT11: i32 = 11;
pub const GPIOB_OTYPER_OT10: i32 = 10;
pub const GPIOB_OTYPER_OT9: i32 = 9;
pub const GPIOB_OTYPER_OT8: i32 = 8;
pub const GPIOB_OTYPER_OT7: i32 = 7;
pub const GPIOB_OTYPER_OT6: i32 = 6;
pub const GPIOB_OTYPER_OT5: i32 = 5;
pub const GPIOB_OTYPER_OT4: i32 = 4;
pub const GPIOB_OTYPER_OT3: i32 = 3;
pub const GPIOB_OTYPER_OT2: i32 = 2;
pub const GPIOB_OTYPER_OT1: i32 = 1;
pub const GPIOB_OTYPER_OT0: i32 = 0;
pub const GPIOB_OSPEEDR_OSPEEDR15: i32 = 30;
pub const GPIOB_OSPEEDR_OSPEEDR14: i32 = 28;
pub const GPIOB_OSPEEDR_OSPEEDR13: i32 = 26;
pub const GPIOB_OSPEEDR_OSPEEDR12: i32 = 24;
pub const GPIOB_OSPEEDR_OSPEEDR11: i32 = 22;
pub const GPIOB_OSPEEDR_OSPEEDR10: i32 = 20;
pub const GPIOB_OSPEEDR_OSPEEDR9: i32 = 18;
pub const GPIOB_OSPEEDR_OSPEEDR8: i32 = 16;
pub const GPIOB_OSPEEDR_OSPEEDR7: i32 = 14;
pub const GPIOB_OSPEEDR_OSPEEDR6: i32 = 12;
pub const GPIOB_OSPEEDR_OSPEEDR5: i32 = 10;
pub const GPIOB_OSPEEDR_OSPEEDR4: i32 = 8;
pub const GPIOB_OSPEEDR_OSPEEDR3: i32 = 6;
pub const GPIOB_OSPEEDR_OSPEEDR2: i32 = 4;
pub const GPIOB_OSPEEDR_OSPEEDR1: i32 = 2;
pub const GPIOB_OSPEEDR_OSPEEDR0: i32 = 0;
pub const GPIOB_PUPDR_PUPDR15: i32 = 30;
pub const GPIOB_PUPDR_PUPDR14: i32 = 28;
pub const GPIOB_PUPDR_PUPDR13: i32 = 26;
pub const GPIOB_PUPDR_PUPDR12: i32 = 24;
pub const GPIOB_PUPDR_PUPDR11: i32 = 22;
pub const GPIOB_PUPDR_PUPDR10: i32 = 20;
pub const GPIOB_PUPDR_PUPDR9: i32 = 18;
pub const GPIOB_PUPDR_PUPDR8: i32 = 16;
pub const GPIOB_PUPDR_PUPDR7: i32 = 14;
pub const GPIOB_PUPDR_PUPDR6: i32 = 12;
pub const GPIOB_PUPDR_PUPDR5: i32 = 10;
pub const GPIOB_PUPDR_PUPDR4: i32 = 8;
pub const GPIOB_PUPDR_PUPDR3: i32 = 6;
pub const GPIOB_PUPDR_PUPDR2: i32 = 4;
pub const GPIOB_PUPDR_PUPDR1: i32 = 2;
pub const GPIOB_PUPDR_PUPDR0: i32 = 0;
pub const GPIOB_IDR_IDR15: i32 = 15;
pub const GPIOB_IDR_IDR14: i32 = 14;
pub const GPIOB_IDR_IDR13: i32 = 13;
pub const GPIOB_IDR_IDR12: i32 = 12;
pub const GPIOB_IDR_IDR11: i32 = 11;
pub const GPIOB_IDR_IDR10: i32 = 10;
pub const GPIOB_IDR_IDR9: i32 = 9;
pub const GPIOB_IDR_IDR8: i32 = 8;
pub const GPIOB_IDR_IDR7: i32 = 7;
pub const GPIOB_IDR_IDR6: i32 = 6;
pub const GPIOB_IDR_IDR5: i32 = 5;
pub const GPIOB_IDR_IDR4: i32 = 4;
pub const GPIOB_IDR_IDR3: i32 = 3;
pub const GPIOB_IDR_IDR2: i32 = 2;
pub const GPIOB_IDR_IDR1: i32 = 1;
pub const GPIOB_IDR_IDR0: i32 = 0;
pub const GPIOB_ODR_ODR15: i32 = 15;
pub const GPIOB_ODR_ODR14: i32 = 14;
pub const GPIOB_ODR_ODR13: i32 = 13;
pub const GPIOB_ODR_ODR12: i32 = 12;
pub const GPIOB_ODR_ODR11: i32 = 11;
pub const GPIOB_ODR_ODR10: i32 = 10;
pub const GPIOB_ODR_ODR9: i32 = 9;
pub const GPIOB_ODR_ODR8: i32 = 8;
pub const GPIOB_ODR_ODR7: i32 = 7;
pub const GPIOB_ODR_ODR6: i32 = 6;
pub const GPIOB_ODR_ODR5: i32 = 5;
pub const GPIOB_ODR_ODR4: i32 = 4;
pub const GPIOB_ODR_ODR3: i32 = 3;
pub const GPIOB_ODR_ODR2: i32 = 2;
pub const GPIOB_ODR_ODR1: i32 = 1;
pub const GPIOB_ODR_ODR0: i32 = 0;
pub const GPIOB_BSRR_BR15: i32 = 31;
pub const GPIOB_BSRR_BR14: i32 = 30;
pub const GPIOB_BSRR_BR13: i32 = 29;
pub const GPIOB_BSRR_BR12: i32 = 28;
pub const GPIOB_BSRR_BR11: i32 = 27;
pub const GPIOB_BSRR_BR10: i32 = 26;
pub const GPIOB_BSRR_BR9: i32 = 25;
pub const GPIOB_BSRR_BR8: i32 = 24;
pub const GPIOB_BSRR_BR7: i32 = 23;
pub const GPIOB_BSRR_BR6: i32 = 22;
pub const GPIOB_BSRR_BR5: i32 = 21;
pub const GPIOB_BSRR_BR4: i32 = 20;
pub const GPIOB_BSRR_BR3: i32 = 19;
pub const GPIOB_BSRR_BR2: i32 = 18;
pub const GPIOB_BSRR_BR1: i32 = 17;
pub const GPIOB_BSRR_BR0: i32 = 16;
pub const GPIOB_BSRR_BS15: i32 = 15;
pub const GPIOB_BSRR_BS14: i32 = 14;
pub const GPIOB_BSRR_BS13: i32 = 13;
pub const GPIOB_BSRR_BS12: i32 = 12;
pub const GPIOB_BSRR_BS11: i32 = 11;
pub const GPIOB_BSRR_BS10: i32 = 10;
pub const GPIOB_BSRR_BS9: i32 = 9;
pub const GPIOB_BSRR_BS8: i32 = 8;
pub const GPIOB_BSRR_BS7: i32 = 7;
pub const GPIOB_BSRR_BS6: i32 = 6;
pub const GPIOB_BSRR_BS5: i32 = 5;
pub const GPIOB_BSRR_BS4: i32 = 4;
pub const GPIOB_BSRR_BS3: i32 = 3;
pub const GPIOB_BSRR_BS2: i32 = 2;
pub const GPIOB_BSRR_BS1: i32 = 1;
pub const GPIOB_BSRR_BS0: i32 = 0;
pub const GPIOB_LCKR_LCKK: i32 = 16;
pub const GPIOB_LCKR_LCK15: i32 = 15;
pub const GPIOB_LCKR_LCK14: i32 = 14;
pub const GPIOB_LCKR_LCK13: i32 = 13;
pub const GPIOB_LCKR_LCK12: i32 = 12;
pub const GPIOB_LCKR_LCK11: i32 = 11;
pub const GPIOB_LCKR_LCK10: i32 = 10;
pub const GPIOB_LCKR_LCK9: i32 = 9;
pub const GPIOB_LCKR_LCK8: i32 = 8;
pub const GPIOB_LCKR_LCK7: i32 = 7;
pub const GPIOB_LCKR_LCK6: i32 = 6;
pub const GPIOB_LCKR_LCK5: i32 = 5;
pub const GPIOB_LCKR_LCK4: i32 = 4;
pub const GPIOB_LCKR_LCK3: i32 = 3;
pub const GPIOB_LCKR_LCK2: i32 = 2;
pub const GPIOB_LCKR_LCK1: i32 = 1;
pub const GPIOB_LCKR_LCK0: i32 = 0;
pub const GPIOB_AFRL_AFRL7: i32 = 28;
pub const GPIOB_AFRL_AFRL6: i32 = 24;
pub const GPIOB_AFRL_AFRL5: i32 = 20;
pub const GPIOB_AFRL_AFRL4: i32 = 16;
pub const GPIOB_AFRL_AFRL3: i32 = 12;
pub const GPIOB_AFRL_AFRL2: i32 = 8;
pub const GPIOB_AFRL_AFRL1: i32 = 4;
pub const GPIOB_AFRL_AFRL0: i32 = 0;
pub const GPIOB_AFRH_AFRH15: i32 = 28;
pub const GPIOB_AFRH_AFRH14: i32 = 24;
pub const GPIOB_AFRH_AFRH13: i32 = 20;
pub const GPIOB_AFRH_AFRH12: i32 = 16;
pub const GPIOB_AFRH_AFRH11: i32 = 12;
pub const GPIOB_AFRH_AFRH10: i32 = 8;
pub const GPIOB_AFRH_AFRH9: i32 = 4;
pub const GPIOB_AFRH_AFRH8: i32 = 0;
pub const GPIOC_MODER_MODER15: i32 = 30;
pub const GPIOC_MODER_MODER14: i32 = 28;
pub const GPIOC_MODER_MODER13: i32 = 26;
pub const GPIOC_MODER_MODER12: i32 = 24;
pub const GPIOC_MODER_MODER11: i32 = 22;
pub const GPIOC_MODER_MODER10: i32 = 20;
pub const GPIOC_MODER_MODER9: i32 = 18;
pub const GPIOC_MODER_MODER8: i32 = 16;
pub const GPIOC_MODER_MODER7: i32 = 14;
pub const GPIOC_MODER_MODER6: i32 = 12;
pub const GPIOC_MODER_MODER5: i32 = 10;
pub const GPIOC_MODER_MODER4: i32 = 8;
pub const GPIOC_MODER_MODER3: i32 = 6;
pub const GPIOC_MODER_MODER2: i32 = 4;
pub const GPIOC_MODER_MODER1: i32 = 2;
pub const GPIOC_MODER_MODER0: i32 = 0;
pub const GPIOC_OTYPER_OT15: i32 = 15;
pub const GPIOC_OTYPER_OT14: i32 = 14;
pub const GPIOC_OTYPER_OT13: i32 = 13;
pub const GPIOC_OTYPER_OT12: i32 = 12;
pub const GPIOC_OTYPER_OT11: i32 = 11;
pub const GPIOC_OTYPER_OT10: i32 = 10;
pub const GPIOC_OTYPER_OT9: i32 = 9;
pub const GPIOC_OTYPER_OT8: i32 = 8;
pub const GPIOC_OTYPER_OT7: i32 = 7;
pub const GPIOC_OTYPER_OT6: i32 = 6;
pub const GPIOC_OTYPER_OT5: i32 = 5;
pub const GPIOC_OTYPER_OT4: i32 = 4;
pub const GPIOC_OTYPER_OT3: i32 = 3;
pub const GPIOC_OTYPER_OT2: i32 = 2;
pub const GPIOC_OTYPER_OT1: i32 = 1;
pub const GPIOC_OTYPER_OT0: i32 = 0;
pub const GPIOC_OSPEEDR_OSPEEDR15: i32 = 30;
pub const GPIOC_OSPEEDR_OSPEEDR14: i32 = 28;
pub const GPIOC_OSPEEDR_OSPEEDR13: i32 = 26;
pub const GPIOC_OSPEEDR_OSPEEDR12: i32 = 24;
pub const GPIOC_OSPEEDR_OSPEEDR11: i32 = 22;
pub const GPIOC_OSPEEDR_OSPEEDR10: i32 = 20;
pub const GPIOC_OSPEEDR_OSPEEDR9: i32 = 18;
pub const GPIOC_OSPEEDR_OSPEEDR8: i32 = 16;
pub const GPIOC_OSPEEDR_OSPEEDR7: i32 = 14;
pub const GPIOC_OSPEEDR_OSPEEDR6: i32 = 12;
pub const GPIOC_OSPEEDR_OSPEEDR5: i32 = 10;
pub const GPIOC_OSPEEDR_OSPEEDR4: i32 = 8;
pub const GPIOC_OSPEEDR_OSPEEDR3: i32 = 6;
pub const GPIOC_OSPEEDR_OSPEEDR2: i32 = 4;
pub const GPIOC_OSPEEDR_OSPEEDR1: i32 = 2;
pub const GPIOC_OSPEEDR_OSPEEDR0: i32 = 0;
pub const GPIOC_PUPDR_PUPDR15: i32 = 30;
pub const GPIOC_PUPDR_PUPDR14: i32 = 28;
pub const GPIOC_PUPDR_PUPDR13: i32 = 26;
pub const GPIOC_PUPDR_PUPDR12: i32 = 24;
pub const GPIOC_PUPDR_PUPDR11: i32 = 22;
pub const GPIOC_PUPDR_PUPDR10: i32 = 20;
pub const GPIOC_PUPDR_PUPDR9: i32 = 18;
pub const GPIOC_PUPDR_PUPDR8: i32 = 16;
pub const GPIOC_PUPDR_PUPDR7: i32 = 14;
pub const GPIOC_PUPDR_PUPDR6: i32 = 12;
pub const GPIOC_PUPDR_PUPDR5: i32 = 10;
pub const GPIOC_PUPDR_PUPDR4: i32 = 8;
pub const GPIOC_PUPDR_PUPDR3: i32 = 6;
pub const GPIOC_PUPDR_PUPDR2: i32 = 4;
pub const GPIOC_PUPDR_PUPDR1: i32 = 2;
pub const GPIOC_PUPDR_PUPDR0: i32 = 0;
pub const GPIOC_IDR_IDR15: i32 = 15;
pub const GPIOC_IDR_IDR14: i32 = 14;
pub const GPIOC_IDR_IDR13: i32 = 13;
pub const GPIOC_IDR_IDR12: i32 = 12;
pub const GPIOC_IDR_IDR11: i32 = 11;
pub const GPIOC_IDR_IDR10: i32 = 10;
pub const GPIOC_IDR_IDR9: i32 = 9;
pub const GPIOC_IDR_IDR8: i32 = 8;
pub const GPIOC_IDR_IDR7: i32 = 7;
pub const GPIOC_IDR_IDR6: i32 = 6;
pub const GPIOC_IDR_IDR5: i32 = 5;
pub const GPIOC_IDR_IDR4: i32 = 4;
pub const GPIOC_IDR_IDR3: i32 = 3;
pub const GPIOC_IDR_IDR2: i32 = 2;
pub const GPIOC_IDR_IDR1: i32 = 1;
pub const GPIOC_IDR_IDR0: i32 = 0;
pub const GPIOC_ODR_ODR15: i32 = 15;
pub const GPIOC_ODR_ODR14: i32 = 14;
pub const GPIOC_ODR_ODR13: i32 = 13;
pub const GPIOC_ODR_ODR12: i32 = 12;
pub const GPIOC_ODR_ODR11: i32 = 11;
pub const GPIOC_ODR_ODR10: i32 = 10;
pub const GPIOC_ODR_ODR9: i32 = 9;
pub const GPIOC_ODR_ODR8: i32 = 8;
pub const GPIOC_ODR_ODR7: i32 = 7;
pub const GPIOC_ODR_ODR6: i32 = 6;
pub const GPIOC_ODR_ODR5: i32 = 5;
pub const GPIOC_ODR_ODR4: i32 = 4;
pub const GPIOC_ODR_ODR3: i32 = 3;
pub const GPIOC_ODR_ODR2: i32 = 2;
pub const GPIOC_ODR_ODR1: i32 = 1;
pub const GPIOC_ODR_ODR0: i32 = 0;
pub const GPIOC_BSRR_BR15: i32 = 31;
pub const GPIOC_BSRR_BR14: i32 = 30;
pub const GPIOC_BSRR_BR13: i32 = 29;
pub const GPIOC_BSRR_BR12: i32 = 28;
pub const GPIOC_BSRR_BR11: i32 = 27;
pub const GPIOC_BSRR_BR10: i32 = 26;
pub const GPIOC_BSRR_BR9: i32 = 25;
pub const GPIOC_BSRR_BR8: i32 = 24;
pub const GPIOC_BSRR_BR7: i32 = 23;
pub const GPIOC_BSRR_BR6: i32 = 22;
pub const GPIOC_BSRR_BR5: i32 = 21;
pub const GPIOC_BSRR_BR4: i32 = 20;
pub const GPIOC_BSRR_BR3: i32 = 19;
pub const GPIOC_BSRR_BR2: i32 = 18;
pub const GPIOC_BSRR_BR1: i32 = 17;
pub const GPIOC_BSRR_BR0: i32 = 16;
pub const GPIOC_BSRR_BS15: i32 = 15;
pub const GPIOC_BSRR_BS14: i32 = 14;
pub const GPIOC_BSRR_BS13: i32 = 13;
pub const GPIOC_BSRR_BS12: i32 = 12;
pub const GPIOC_BSRR_BS11: i32 = 11;
pub const GPIOC_BSRR_BS10: i32 = 10;
pub const GPIOC_BSRR_BS9: i32 = 9;
pub const GPIOC_BSRR_BS8: i32 = 8;
pub const GPIOC_BSRR_BS7: i32 = 7;
pub const GPIOC_BSRR_BS6: i32 = 6;
pub const GPIOC_BSRR_BS5: i32 = 5;
pub const GPIOC_BSRR_BS4: i32 = 4;
pub const GPIOC_BSRR_BS3: i32 = 3;
pub const GPIOC_BSRR_BS2: i32 = 2;
pub const GPIOC_BSRR_BS1: i32 = 1;
pub const GPIOC_BSRR_BS0: i32 = 0;
pub const GPIOC_LCKR_LCKK: i32 = 16;
pub const GPIOC_LCKR_LCK15: i32 = 15;
pub const GPIOC_LCKR_LCK14: i32 = 14;
pub const GPIOC_LCKR_LCK13: i32 = 13;
pub const GPIOC_LCKR_LCK12: i32 = 12;
pub const GPIOC_LCKR_LCK11: i32 = 11;
pub const GPIOC_LCKR_LCK10: i32 = 10;
pub const GPIOC_LCKR_LCK9: i32 = 9;
pub const GPIOC_LCKR_LCK8: i32 = 8;
pub const GPIOC_LCKR_LCK7: i32 = 7;
pub const GPIOC_LCKR_LCK6: i32 = 6;
pub const GPIOC_LCKR_LCK5: i32 = 5;
pub const GPIOC_LCKR_LCK4: i32 = 4;
pub const GPIOC_LCKR_LCK3: i32 = 3;
pub const GPIOC_LCKR_LCK2: i32 = 2;
pub const GPIOC_LCKR_LCK1: i32 = 1;
pub const GPIOC_LCKR_LCK0: i32 = 0;
pub const GPIOC_AFRL_AFRL7: i32 = 28;
pub const GPIOC_AFRL_AFRL6: i32 = 24;
pub const GPIOC_AFRL_AFRL5: i32 = 20;
pub const GPIOC_AFRL_AFRL4: i32 = 16;
pub const GPIOC_AFRL_AFRL3: i32 = 12;
pub const GPIOC_AFRL_AFRL2: i32 = 8;
pub const GPIOC_AFRL_AFRL1: i32 = 4;
pub const GPIOC_AFRL_AFRL0: i32 = 0;
pub const GPIOC_AFRH_AFRH15: i32 = 28;
pub const GPIOC_AFRH_AFRH14: i32 = 24;
pub const GPIOC_AFRH_AFRH13: i32 = 20;
pub const GPIOC_AFRH_AFRH12: i32 = 16;
pub const GPIOC_AFRH_AFRH11: i32 = 12;
pub const GPIOC_AFRH_AFRH10: i32 = 8;
pub const GPIOC_AFRH_AFRH9: i32 = 4;
pub const GPIOC_AFRH_AFRH8: i32 = 0;
