
TDK_partial.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003960  080001d8  080001d8  000101d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003e0  08003b38  08003b38  00013b38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003f18  08003f18  000200a0  2**0
                  CONTENTS
  4 .ARM          00000000  08003f18  08003f18  000200a0  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003f18  08003f18  000200a0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003f18  08003f18  00013f18  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003f1c  08003f1c  00013f1c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000a0  20000000  08003f20  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000104  200000a0  08003fc0  000200a0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200001a4  08003fc0  000201a4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010bdd  00000000  00000000  000200d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000211a  00000000  00000000  00030cad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000cb8  00000000  00000000  00032dc8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000bd0  00000000  00000000  00033a80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00020e01  00000000  00000000  00034650  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000de37  00000000  00000000  00055451  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c90be  00000000  00000000  00063288  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0012c346  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003838  00000000  00000000  0012c398  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	; (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	; (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	; (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	200000a0 	.word	0x200000a0
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08003b20 	.word	0x08003b20

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	; (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	; (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	; (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	200000a4 	.word	0x200000a4
 8000214:	08003b20 	.word	0x08003b20

08000218 <__aeabi_dmul>:
 8000218:	b570      	push	{r4, r5, r6, lr}
 800021a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800021e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000222:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000226:	bf1d      	ittte	ne
 8000228:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800022c:	ea94 0f0c 	teqne	r4, ip
 8000230:	ea95 0f0c 	teqne	r5, ip
 8000234:	f000 f8de 	bleq	80003f4 <__aeabi_dmul+0x1dc>
 8000238:	442c      	add	r4, r5
 800023a:	ea81 0603 	eor.w	r6, r1, r3
 800023e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000242:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000246:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800024a:	bf18      	it	ne
 800024c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000250:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000254:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000258:	d038      	beq.n	80002cc <__aeabi_dmul+0xb4>
 800025a:	fba0 ce02 	umull	ip, lr, r0, r2
 800025e:	f04f 0500 	mov.w	r5, #0
 8000262:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000266:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800026a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800026e:	f04f 0600 	mov.w	r6, #0
 8000272:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000276:	f09c 0f00 	teq	ip, #0
 800027a:	bf18      	it	ne
 800027c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000280:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000284:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000288:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800028c:	d204      	bcs.n	8000298 <__aeabi_dmul+0x80>
 800028e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000292:	416d      	adcs	r5, r5
 8000294:	eb46 0606 	adc.w	r6, r6, r6
 8000298:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800029c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80002a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80002a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80002a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80002ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80002b0:	bf88      	it	hi
 80002b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80002b6:	d81e      	bhi.n	80002f6 <__aeabi_dmul+0xde>
 80002b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80002bc:	bf08      	it	eq
 80002be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80002c2:	f150 0000 	adcs.w	r0, r0, #0
 80002c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002ca:	bd70      	pop	{r4, r5, r6, pc}
 80002cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80002d0:	ea46 0101 	orr.w	r1, r6, r1
 80002d4:	ea40 0002 	orr.w	r0, r0, r2
 80002d8:	ea81 0103 	eor.w	r1, r1, r3
 80002dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80002e0:	bfc2      	ittt	gt
 80002e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80002e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80002ea:	bd70      	popgt	{r4, r5, r6, pc}
 80002ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80002f0:	f04f 0e00 	mov.w	lr, #0
 80002f4:	3c01      	subs	r4, #1
 80002f6:	f300 80ab 	bgt.w	8000450 <__aeabi_dmul+0x238>
 80002fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80002fe:	bfde      	ittt	le
 8000300:	2000      	movle	r0, #0
 8000302:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000306:	bd70      	pople	{r4, r5, r6, pc}
 8000308:	f1c4 0400 	rsb	r4, r4, #0
 800030c:	3c20      	subs	r4, #32
 800030e:	da35      	bge.n	800037c <__aeabi_dmul+0x164>
 8000310:	340c      	adds	r4, #12
 8000312:	dc1b      	bgt.n	800034c <__aeabi_dmul+0x134>
 8000314:	f104 0414 	add.w	r4, r4, #20
 8000318:	f1c4 0520 	rsb	r5, r4, #32
 800031c:	fa00 f305 	lsl.w	r3, r0, r5
 8000320:	fa20 f004 	lsr.w	r0, r0, r4
 8000324:	fa01 f205 	lsl.w	r2, r1, r5
 8000328:	ea40 0002 	orr.w	r0, r0, r2
 800032c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000330:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000334:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000338:	fa21 f604 	lsr.w	r6, r1, r4
 800033c:	eb42 0106 	adc.w	r1, r2, r6
 8000340:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000344:	bf08      	it	eq
 8000346:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800034a:	bd70      	pop	{r4, r5, r6, pc}
 800034c:	f1c4 040c 	rsb	r4, r4, #12
 8000350:	f1c4 0520 	rsb	r5, r4, #32
 8000354:	fa00 f304 	lsl.w	r3, r0, r4
 8000358:	fa20 f005 	lsr.w	r0, r0, r5
 800035c:	fa01 f204 	lsl.w	r2, r1, r4
 8000360:	ea40 0002 	orr.w	r0, r0, r2
 8000364:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000368:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000374:	bf08      	it	eq
 8000376:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800037a:	bd70      	pop	{r4, r5, r6, pc}
 800037c:	f1c4 0520 	rsb	r5, r4, #32
 8000380:	fa00 f205 	lsl.w	r2, r0, r5
 8000384:	ea4e 0e02 	orr.w	lr, lr, r2
 8000388:	fa20 f304 	lsr.w	r3, r0, r4
 800038c:	fa01 f205 	lsl.w	r2, r1, r5
 8000390:	ea43 0302 	orr.w	r3, r3, r2
 8000394:	fa21 f004 	lsr.w	r0, r1, r4
 8000398:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800039c:	fa21 f204 	lsr.w	r2, r1, r4
 80003a0:	ea20 0002 	bic.w	r0, r0, r2
 80003a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80003a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003ac:	bf08      	it	eq
 80003ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003b2:	bd70      	pop	{r4, r5, r6, pc}
 80003b4:	f094 0f00 	teq	r4, #0
 80003b8:	d10f      	bne.n	80003da <__aeabi_dmul+0x1c2>
 80003ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80003be:	0040      	lsls	r0, r0, #1
 80003c0:	eb41 0101 	adc.w	r1, r1, r1
 80003c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003c8:	bf08      	it	eq
 80003ca:	3c01      	subeq	r4, #1
 80003cc:	d0f7      	beq.n	80003be <__aeabi_dmul+0x1a6>
 80003ce:	ea41 0106 	orr.w	r1, r1, r6
 80003d2:	f095 0f00 	teq	r5, #0
 80003d6:	bf18      	it	ne
 80003d8:	4770      	bxne	lr
 80003da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80003de:	0052      	lsls	r2, r2, #1
 80003e0:	eb43 0303 	adc.w	r3, r3, r3
 80003e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80003e8:	bf08      	it	eq
 80003ea:	3d01      	subeq	r5, #1
 80003ec:	d0f7      	beq.n	80003de <__aeabi_dmul+0x1c6>
 80003ee:	ea43 0306 	orr.w	r3, r3, r6
 80003f2:	4770      	bx	lr
 80003f4:	ea94 0f0c 	teq	r4, ip
 80003f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80003fc:	bf18      	it	ne
 80003fe:	ea95 0f0c 	teqne	r5, ip
 8000402:	d00c      	beq.n	800041e <__aeabi_dmul+0x206>
 8000404:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000408:	bf18      	it	ne
 800040a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800040e:	d1d1      	bne.n	80003b4 <__aeabi_dmul+0x19c>
 8000410:	ea81 0103 	eor.w	r1, r1, r3
 8000414:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000418:	f04f 0000 	mov.w	r0, #0
 800041c:	bd70      	pop	{r4, r5, r6, pc}
 800041e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000422:	bf06      	itte	eq
 8000424:	4610      	moveq	r0, r2
 8000426:	4619      	moveq	r1, r3
 8000428:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800042c:	d019      	beq.n	8000462 <__aeabi_dmul+0x24a>
 800042e:	ea94 0f0c 	teq	r4, ip
 8000432:	d102      	bne.n	800043a <__aeabi_dmul+0x222>
 8000434:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000438:	d113      	bne.n	8000462 <__aeabi_dmul+0x24a>
 800043a:	ea95 0f0c 	teq	r5, ip
 800043e:	d105      	bne.n	800044c <__aeabi_dmul+0x234>
 8000440:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000444:	bf1c      	itt	ne
 8000446:	4610      	movne	r0, r2
 8000448:	4619      	movne	r1, r3
 800044a:	d10a      	bne.n	8000462 <__aeabi_dmul+0x24a>
 800044c:	ea81 0103 	eor.w	r1, r1, r3
 8000450:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000454:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000458:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800045c:	f04f 0000 	mov.w	r0, #0
 8000460:	bd70      	pop	{r4, r5, r6, pc}
 8000462:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000466:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800046a:	bd70      	pop	{r4, r5, r6, pc}

0800046c <__aeabi_drsub>:
 800046c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000470:	e002      	b.n	8000478 <__adddf3>
 8000472:	bf00      	nop

08000474 <__aeabi_dsub>:
 8000474:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000478 <__adddf3>:
 8000478:	b530      	push	{r4, r5, lr}
 800047a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800047e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000482:	ea94 0f05 	teq	r4, r5
 8000486:	bf08      	it	eq
 8000488:	ea90 0f02 	teqeq	r0, r2
 800048c:	bf1f      	itttt	ne
 800048e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000492:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000496:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800049a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800049e:	f000 80e2 	beq.w	8000666 <__adddf3+0x1ee>
 80004a2:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80004a6:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80004aa:	bfb8      	it	lt
 80004ac:	426d      	neglt	r5, r5
 80004ae:	dd0c      	ble.n	80004ca <__adddf3+0x52>
 80004b0:	442c      	add	r4, r5
 80004b2:	ea80 0202 	eor.w	r2, r0, r2
 80004b6:	ea81 0303 	eor.w	r3, r1, r3
 80004ba:	ea82 0000 	eor.w	r0, r2, r0
 80004be:	ea83 0101 	eor.w	r1, r3, r1
 80004c2:	ea80 0202 	eor.w	r2, r0, r2
 80004c6:	ea81 0303 	eor.w	r3, r1, r3
 80004ca:	2d36      	cmp	r5, #54	; 0x36
 80004cc:	bf88      	it	hi
 80004ce:	bd30      	pophi	{r4, r5, pc}
 80004d0:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80004d4:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80004d8:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80004dc:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80004e0:	d002      	beq.n	80004e8 <__adddf3+0x70>
 80004e2:	4240      	negs	r0, r0
 80004e4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004e8:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80004ec:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80004f0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80004f4:	d002      	beq.n	80004fc <__adddf3+0x84>
 80004f6:	4252      	negs	r2, r2
 80004f8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80004fc:	ea94 0f05 	teq	r4, r5
 8000500:	f000 80a7 	beq.w	8000652 <__adddf3+0x1da>
 8000504:	f1a4 0401 	sub.w	r4, r4, #1
 8000508:	f1d5 0e20 	rsbs	lr, r5, #32
 800050c:	db0d      	blt.n	800052a <__adddf3+0xb2>
 800050e:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000512:	fa22 f205 	lsr.w	r2, r2, r5
 8000516:	1880      	adds	r0, r0, r2
 8000518:	f141 0100 	adc.w	r1, r1, #0
 800051c:	fa03 f20e 	lsl.w	r2, r3, lr
 8000520:	1880      	adds	r0, r0, r2
 8000522:	fa43 f305 	asr.w	r3, r3, r5
 8000526:	4159      	adcs	r1, r3
 8000528:	e00e      	b.n	8000548 <__adddf3+0xd0>
 800052a:	f1a5 0520 	sub.w	r5, r5, #32
 800052e:	f10e 0e20 	add.w	lr, lr, #32
 8000532:	2a01      	cmp	r2, #1
 8000534:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000538:	bf28      	it	cs
 800053a:	f04c 0c02 	orrcs.w	ip, ip, #2
 800053e:	fa43 f305 	asr.w	r3, r3, r5
 8000542:	18c0      	adds	r0, r0, r3
 8000544:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000548:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800054c:	d507      	bpl.n	800055e <__adddf3+0xe6>
 800054e:	f04f 0e00 	mov.w	lr, #0
 8000552:	f1dc 0c00 	rsbs	ip, ip, #0
 8000556:	eb7e 0000 	sbcs.w	r0, lr, r0
 800055a:	eb6e 0101 	sbc.w	r1, lr, r1
 800055e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000562:	d31b      	bcc.n	800059c <__adddf3+0x124>
 8000564:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000568:	d30c      	bcc.n	8000584 <__adddf3+0x10c>
 800056a:	0849      	lsrs	r1, r1, #1
 800056c:	ea5f 0030 	movs.w	r0, r0, rrx
 8000570:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000574:	f104 0401 	add.w	r4, r4, #1
 8000578:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800057c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000580:	f080 809a 	bcs.w	80006b8 <__adddf3+0x240>
 8000584:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000588:	bf08      	it	eq
 800058a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800058e:	f150 0000 	adcs.w	r0, r0, #0
 8000592:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000596:	ea41 0105 	orr.w	r1, r1, r5
 800059a:	bd30      	pop	{r4, r5, pc}
 800059c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80005a0:	4140      	adcs	r0, r0
 80005a2:	eb41 0101 	adc.w	r1, r1, r1
 80005a6:	3c01      	subs	r4, #1
 80005a8:	bf28      	it	cs
 80005aa:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80005ae:	d2e9      	bcs.n	8000584 <__adddf3+0x10c>
 80005b0:	f091 0f00 	teq	r1, #0
 80005b4:	bf04      	itt	eq
 80005b6:	4601      	moveq	r1, r0
 80005b8:	2000      	moveq	r0, #0
 80005ba:	fab1 f381 	clz	r3, r1
 80005be:	bf08      	it	eq
 80005c0:	3320      	addeq	r3, #32
 80005c2:	f1a3 030b 	sub.w	r3, r3, #11
 80005c6:	f1b3 0220 	subs.w	r2, r3, #32
 80005ca:	da0c      	bge.n	80005e6 <__adddf3+0x16e>
 80005cc:	320c      	adds	r2, #12
 80005ce:	dd08      	ble.n	80005e2 <__adddf3+0x16a>
 80005d0:	f102 0c14 	add.w	ip, r2, #20
 80005d4:	f1c2 020c 	rsb	r2, r2, #12
 80005d8:	fa01 f00c 	lsl.w	r0, r1, ip
 80005dc:	fa21 f102 	lsr.w	r1, r1, r2
 80005e0:	e00c      	b.n	80005fc <__adddf3+0x184>
 80005e2:	f102 0214 	add.w	r2, r2, #20
 80005e6:	bfd8      	it	le
 80005e8:	f1c2 0c20 	rsble	ip, r2, #32
 80005ec:	fa01 f102 	lsl.w	r1, r1, r2
 80005f0:	fa20 fc0c 	lsr.w	ip, r0, ip
 80005f4:	bfdc      	itt	le
 80005f6:	ea41 010c 	orrle.w	r1, r1, ip
 80005fa:	4090      	lslle	r0, r2
 80005fc:	1ae4      	subs	r4, r4, r3
 80005fe:	bfa2      	ittt	ge
 8000600:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000604:	4329      	orrge	r1, r5
 8000606:	bd30      	popge	{r4, r5, pc}
 8000608:	ea6f 0404 	mvn.w	r4, r4
 800060c:	3c1f      	subs	r4, #31
 800060e:	da1c      	bge.n	800064a <__adddf3+0x1d2>
 8000610:	340c      	adds	r4, #12
 8000612:	dc0e      	bgt.n	8000632 <__adddf3+0x1ba>
 8000614:	f104 0414 	add.w	r4, r4, #20
 8000618:	f1c4 0220 	rsb	r2, r4, #32
 800061c:	fa20 f004 	lsr.w	r0, r0, r4
 8000620:	fa01 f302 	lsl.w	r3, r1, r2
 8000624:	ea40 0003 	orr.w	r0, r0, r3
 8000628:	fa21 f304 	lsr.w	r3, r1, r4
 800062c:	ea45 0103 	orr.w	r1, r5, r3
 8000630:	bd30      	pop	{r4, r5, pc}
 8000632:	f1c4 040c 	rsb	r4, r4, #12
 8000636:	f1c4 0220 	rsb	r2, r4, #32
 800063a:	fa20 f002 	lsr.w	r0, r0, r2
 800063e:	fa01 f304 	lsl.w	r3, r1, r4
 8000642:	ea40 0003 	orr.w	r0, r0, r3
 8000646:	4629      	mov	r1, r5
 8000648:	bd30      	pop	{r4, r5, pc}
 800064a:	fa21 f004 	lsr.w	r0, r1, r4
 800064e:	4629      	mov	r1, r5
 8000650:	bd30      	pop	{r4, r5, pc}
 8000652:	f094 0f00 	teq	r4, #0
 8000656:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800065a:	bf06      	itte	eq
 800065c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000660:	3401      	addeq	r4, #1
 8000662:	3d01      	subne	r5, #1
 8000664:	e74e      	b.n	8000504 <__adddf3+0x8c>
 8000666:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800066a:	bf18      	it	ne
 800066c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000670:	d029      	beq.n	80006c6 <__adddf3+0x24e>
 8000672:	ea94 0f05 	teq	r4, r5
 8000676:	bf08      	it	eq
 8000678:	ea90 0f02 	teqeq	r0, r2
 800067c:	d005      	beq.n	800068a <__adddf3+0x212>
 800067e:	ea54 0c00 	orrs.w	ip, r4, r0
 8000682:	bf04      	itt	eq
 8000684:	4619      	moveq	r1, r3
 8000686:	4610      	moveq	r0, r2
 8000688:	bd30      	pop	{r4, r5, pc}
 800068a:	ea91 0f03 	teq	r1, r3
 800068e:	bf1e      	ittt	ne
 8000690:	2100      	movne	r1, #0
 8000692:	2000      	movne	r0, #0
 8000694:	bd30      	popne	{r4, r5, pc}
 8000696:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800069a:	d105      	bne.n	80006a8 <__adddf3+0x230>
 800069c:	0040      	lsls	r0, r0, #1
 800069e:	4149      	adcs	r1, r1
 80006a0:	bf28      	it	cs
 80006a2:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80006a6:	bd30      	pop	{r4, r5, pc}
 80006a8:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80006ac:	bf3c      	itt	cc
 80006ae:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80006b2:	bd30      	popcc	{r4, r5, pc}
 80006b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80006b8:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80006bc:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80006c0:	f04f 0000 	mov.w	r0, #0
 80006c4:	bd30      	pop	{r4, r5, pc}
 80006c6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006ca:	bf1a      	itte	ne
 80006cc:	4619      	movne	r1, r3
 80006ce:	4610      	movne	r0, r2
 80006d0:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80006d4:	bf1c      	itt	ne
 80006d6:	460b      	movne	r3, r1
 80006d8:	4602      	movne	r2, r0
 80006da:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80006de:	bf06      	itte	eq
 80006e0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80006e4:	ea91 0f03 	teqeq	r1, r3
 80006e8:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80006ec:	bd30      	pop	{r4, r5, pc}
 80006ee:	bf00      	nop

080006f0 <__aeabi_ui2d>:
 80006f0:	f090 0f00 	teq	r0, #0
 80006f4:	bf04      	itt	eq
 80006f6:	2100      	moveq	r1, #0
 80006f8:	4770      	bxeq	lr
 80006fa:	b530      	push	{r4, r5, lr}
 80006fc:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000700:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000704:	f04f 0500 	mov.w	r5, #0
 8000708:	f04f 0100 	mov.w	r1, #0
 800070c:	e750      	b.n	80005b0 <__adddf3+0x138>
 800070e:	bf00      	nop

08000710 <__aeabi_i2d>:
 8000710:	f090 0f00 	teq	r0, #0
 8000714:	bf04      	itt	eq
 8000716:	2100      	moveq	r1, #0
 8000718:	4770      	bxeq	lr
 800071a:	b530      	push	{r4, r5, lr}
 800071c:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000720:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000724:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000728:	bf48      	it	mi
 800072a:	4240      	negmi	r0, r0
 800072c:	f04f 0100 	mov.w	r1, #0
 8000730:	e73e      	b.n	80005b0 <__adddf3+0x138>
 8000732:	bf00      	nop

08000734 <__aeabi_f2d>:
 8000734:	0042      	lsls	r2, r0, #1
 8000736:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800073a:	ea4f 0131 	mov.w	r1, r1, rrx
 800073e:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000742:	bf1f      	itttt	ne
 8000744:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000748:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 800074c:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000750:	4770      	bxne	lr
 8000752:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000756:	bf08      	it	eq
 8000758:	4770      	bxeq	lr
 800075a:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800075e:	bf04      	itt	eq
 8000760:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000764:	4770      	bxeq	lr
 8000766:	b530      	push	{r4, r5, lr}
 8000768:	f44f 7460 	mov.w	r4, #896	; 0x380
 800076c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000770:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000774:	e71c      	b.n	80005b0 <__adddf3+0x138>
 8000776:	bf00      	nop

08000778 <__aeabi_ul2d>:
 8000778:	ea50 0201 	orrs.w	r2, r0, r1
 800077c:	bf08      	it	eq
 800077e:	4770      	bxeq	lr
 8000780:	b530      	push	{r4, r5, lr}
 8000782:	f04f 0500 	mov.w	r5, #0
 8000786:	e00a      	b.n	800079e <__aeabi_l2d+0x16>

08000788 <__aeabi_l2d>:
 8000788:	ea50 0201 	orrs.w	r2, r0, r1
 800078c:	bf08      	it	eq
 800078e:	4770      	bxeq	lr
 8000790:	b530      	push	{r4, r5, lr}
 8000792:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000796:	d502      	bpl.n	800079e <__aeabi_l2d+0x16>
 8000798:	4240      	negs	r0, r0
 800079a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800079e:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80007a2:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80007a6:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80007aa:	f43f aed8 	beq.w	800055e <__adddf3+0xe6>
 80007ae:	f04f 0203 	mov.w	r2, #3
 80007b2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80007b6:	bf18      	it	ne
 80007b8:	3203      	addne	r2, #3
 80007ba:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80007be:	bf18      	it	ne
 80007c0:	3203      	addne	r2, #3
 80007c2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80007c6:	f1c2 0320 	rsb	r3, r2, #32
 80007ca:	fa00 fc03 	lsl.w	ip, r0, r3
 80007ce:	fa20 f002 	lsr.w	r0, r0, r2
 80007d2:	fa01 fe03 	lsl.w	lr, r1, r3
 80007d6:	ea40 000e 	orr.w	r0, r0, lr
 80007da:	fa21 f102 	lsr.w	r1, r1, r2
 80007de:	4414      	add	r4, r2
 80007e0:	e6bd      	b.n	800055e <__adddf3+0xe6>
 80007e2:	bf00      	nop

080007e4 <__gedf2>:
 80007e4:	f04f 3cff 	mov.w	ip, #4294967295
 80007e8:	e006      	b.n	80007f8 <__cmpdf2+0x4>
 80007ea:	bf00      	nop

080007ec <__ledf2>:
 80007ec:	f04f 0c01 	mov.w	ip, #1
 80007f0:	e002      	b.n	80007f8 <__cmpdf2+0x4>
 80007f2:	bf00      	nop

080007f4 <__cmpdf2>:
 80007f4:	f04f 0c01 	mov.w	ip, #1
 80007f8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80007fc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000800:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000804:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800080e:	d01b      	beq.n	8000848 <__cmpdf2+0x54>
 8000810:	b001      	add	sp, #4
 8000812:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000816:	bf0c      	ite	eq
 8000818:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800081c:	ea91 0f03 	teqne	r1, r3
 8000820:	bf02      	ittt	eq
 8000822:	ea90 0f02 	teqeq	r0, r2
 8000826:	2000      	moveq	r0, #0
 8000828:	4770      	bxeq	lr
 800082a:	f110 0f00 	cmn.w	r0, #0
 800082e:	ea91 0f03 	teq	r1, r3
 8000832:	bf58      	it	pl
 8000834:	4299      	cmppl	r1, r3
 8000836:	bf08      	it	eq
 8000838:	4290      	cmpeq	r0, r2
 800083a:	bf2c      	ite	cs
 800083c:	17d8      	asrcs	r0, r3, #31
 800083e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000842:	f040 0001 	orr.w	r0, r0, #1
 8000846:	4770      	bx	lr
 8000848:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800084c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000850:	d102      	bne.n	8000858 <__cmpdf2+0x64>
 8000852:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000856:	d107      	bne.n	8000868 <__cmpdf2+0x74>
 8000858:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800085c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000860:	d1d6      	bne.n	8000810 <__cmpdf2+0x1c>
 8000862:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000866:	d0d3      	beq.n	8000810 <__cmpdf2+0x1c>
 8000868:	f85d 0b04 	ldr.w	r0, [sp], #4
 800086c:	4770      	bx	lr
 800086e:	bf00      	nop

08000870 <__aeabi_cdrcmple>:
 8000870:	4684      	mov	ip, r0
 8000872:	4610      	mov	r0, r2
 8000874:	4662      	mov	r2, ip
 8000876:	468c      	mov	ip, r1
 8000878:	4619      	mov	r1, r3
 800087a:	4663      	mov	r3, ip
 800087c:	e000      	b.n	8000880 <__aeabi_cdcmpeq>
 800087e:	bf00      	nop

08000880 <__aeabi_cdcmpeq>:
 8000880:	b501      	push	{r0, lr}
 8000882:	f7ff ffb7 	bl	80007f4 <__cmpdf2>
 8000886:	2800      	cmp	r0, #0
 8000888:	bf48      	it	mi
 800088a:	f110 0f00 	cmnmi.w	r0, #0
 800088e:	bd01      	pop	{r0, pc}

08000890 <__aeabi_dcmpeq>:
 8000890:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000894:	f7ff fff4 	bl	8000880 <__aeabi_cdcmpeq>
 8000898:	bf0c      	ite	eq
 800089a:	2001      	moveq	r0, #1
 800089c:	2000      	movne	r0, #0
 800089e:	f85d fb08 	ldr.w	pc, [sp], #8
 80008a2:	bf00      	nop

080008a4 <__aeabi_dcmplt>:
 80008a4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80008a8:	f7ff ffea 	bl	8000880 <__aeabi_cdcmpeq>
 80008ac:	bf34      	ite	cc
 80008ae:	2001      	movcc	r0, #1
 80008b0:	2000      	movcs	r0, #0
 80008b2:	f85d fb08 	ldr.w	pc, [sp], #8
 80008b6:	bf00      	nop

080008b8 <__aeabi_dcmple>:
 80008b8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80008bc:	f7ff ffe0 	bl	8000880 <__aeabi_cdcmpeq>
 80008c0:	bf94      	ite	ls
 80008c2:	2001      	movls	r0, #1
 80008c4:	2000      	movhi	r0, #0
 80008c6:	f85d fb08 	ldr.w	pc, [sp], #8
 80008ca:	bf00      	nop

080008cc <__aeabi_dcmpge>:
 80008cc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80008d0:	f7ff ffce 	bl	8000870 <__aeabi_cdrcmple>
 80008d4:	bf94      	ite	ls
 80008d6:	2001      	movls	r0, #1
 80008d8:	2000      	movhi	r0, #0
 80008da:	f85d fb08 	ldr.w	pc, [sp], #8
 80008de:	bf00      	nop

080008e0 <__aeabi_dcmpgt>:
 80008e0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80008e4:	f7ff ffc4 	bl	8000870 <__aeabi_cdrcmple>
 80008e8:	bf34      	ite	cc
 80008ea:	2001      	movcc	r0, #1
 80008ec:	2000      	movcs	r0, #0
 80008ee:	f85d fb08 	ldr.w	pc, [sp], #8
 80008f2:	bf00      	nop

080008f4 <__aeabi_d2f>:
 80008f4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80008f8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 80008fc:	bf24      	itt	cs
 80008fe:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000902:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000906:	d90d      	bls.n	8000924 <__aeabi_d2f+0x30>
 8000908:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800090c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000910:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000914:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000918:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 800091c:	bf08      	it	eq
 800091e:	f020 0001 	biceq.w	r0, r0, #1
 8000922:	4770      	bx	lr
 8000924:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000928:	d121      	bne.n	800096e <__aeabi_d2f+0x7a>
 800092a:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 800092e:	bfbc      	itt	lt
 8000930:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000934:	4770      	bxlt	lr
 8000936:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800093a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 800093e:	f1c2 0218 	rsb	r2, r2, #24
 8000942:	f1c2 0c20 	rsb	ip, r2, #32
 8000946:	fa10 f30c 	lsls.w	r3, r0, ip
 800094a:	fa20 f002 	lsr.w	r0, r0, r2
 800094e:	bf18      	it	ne
 8000950:	f040 0001 	orrne.w	r0, r0, #1
 8000954:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000958:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 800095c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000960:	ea40 000c 	orr.w	r0, r0, ip
 8000964:	fa23 f302 	lsr.w	r3, r3, r2
 8000968:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800096c:	e7cc      	b.n	8000908 <__aeabi_d2f+0x14>
 800096e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000972:	d107      	bne.n	8000984 <__aeabi_d2f+0x90>
 8000974:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000978:	bf1e      	ittt	ne
 800097a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 800097e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000982:	4770      	bxne	lr
 8000984:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000988:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 800098c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000990:	4770      	bx	lr
 8000992:	bf00      	nop

08000994 <_ZSt3cosf>:
  using ::cos;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  cos(float __x)
  { return __builtin_cosf(__x); }
 8000994:	b580      	push	{r7, lr}
 8000996:	b082      	sub	sp, #8
 8000998:	af00      	add	r7, sp, #0
 800099a:	ed87 0a01 	vstr	s0, [r7, #4]
 800099e:	ed97 0a01 	vldr	s0, [r7, #4]
 80009a2:	f002 faf1 	bl	8002f88 <cosf>
 80009a6:	eef0 7a40 	vmov.f32	s15, s0
 80009aa:	eeb0 0a67 	vmov.f32	s0, s15
 80009ae:	3708      	adds	r7, #8
 80009b0:	46bd      	mov	sp, r7
 80009b2:	bd80      	pop	{r7, pc}

080009b4 <_ZSt3sinf>:
  using ::sin;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  sin(float __x)
  { return __builtin_sinf(__x); }
 80009b4:	b580      	push	{r7, lr}
 80009b6:	b082      	sub	sp, #8
 80009b8:	af00      	add	r7, sp, #0
 80009ba:	ed87 0a01 	vstr	s0, [r7, #4]
 80009be:	ed97 0a01 	vldr	s0, [r7, #4]
 80009c2:	f002 fb25 	bl	8003010 <sinf>
 80009c6:	eef0 7a40 	vmov.f32	s15, s0
 80009ca:	eeb0 0a67 	vmov.f32	s0, s15
 80009ce:	3708      	adds	r7, #8
 80009d0:	46bd      	mov	sp, r7
 80009d2:	bd80      	pop	{r7, pc}
 80009d4:	0000      	movs	r0, r0
	...

080009d8 <_ZN8localize14delta_x_updateEff>:
	last_theta=0;
	last_spd=0;
	last_omega=0;
}

float localize::delta_x_update(float spd,float omega){
 80009d8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80009dc:	ed2d 8b02 	vpush	{d8}
 80009e0:	b084      	sub	sp, #16
 80009e2:	af00      	add	r7, sp, #0
 80009e4:	60f8      	str	r0, [r7, #12]
 80009e6:	ed87 0a02 	vstr	s0, [r7, #8]
 80009ea:	edc7 0a01 	vstr	s1, [r7, #4]
	if(omega<0.001){
 80009ee:	6878      	ldr	r0, [r7, #4]
 80009f0:	f7ff fea0 	bl	8000734 <__aeabi_f2d>
 80009f4:	a342      	add	r3, pc, #264	; (adr r3, 8000b00 <_ZN8localize14delta_x_updateEff+0x128>)
 80009f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80009fa:	f7ff ff53 	bl	80008a4 <__aeabi_dcmplt>
 80009fe:	4603      	mov	r3, r0
 8000a00:	2b00      	cmp	r3, #0
 8000a02:	d02f      	beq.n	8000a64 <_ZN8localize14delta_x_updateEff+0x8c>
		delta_x=delta_x+(spd+last_spd)*0.001/*1000Hz*/*0.5;
 8000a04:	68fb      	ldr	r3, [r7, #12]
 8000a06:	695b      	ldr	r3, [r3, #20]
 8000a08:	4618      	mov	r0, r3
 8000a0a:	f7ff fe93 	bl	8000734 <__aeabi_f2d>
 8000a0e:	4604      	mov	r4, r0
 8000a10:	460d      	mov	r5, r1
 8000a12:	68fb      	ldr	r3, [r7, #12]
 8000a14:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 8000a18:	edd7 7a02 	vldr	s15, [r7, #8]
 8000a1c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000a20:	ee17 0a90 	vmov	r0, s15
 8000a24:	f7ff fe86 	bl	8000734 <__aeabi_f2d>
 8000a28:	a335      	add	r3, pc, #212	; (adr r3, 8000b00 <_ZN8localize14delta_x_updateEff+0x128>)
 8000a2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000a2e:	f7ff fbf3 	bl	8000218 <__aeabi_dmul>
 8000a32:	4602      	mov	r2, r0
 8000a34:	460b      	mov	r3, r1
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	f04f 0200 	mov.w	r2, #0
 8000a3e:	4b32      	ldr	r3, [pc, #200]	; (8000b08 <_ZN8localize14delta_x_updateEff+0x130>)
 8000a40:	f7ff fbea 	bl	8000218 <__aeabi_dmul>
 8000a44:	4602      	mov	r2, r0
 8000a46:	460b      	mov	r3, r1
 8000a48:	4620      	mov	r0, r4
 8000a4a:	4629      	mov	r1, r5
 8000a4c:	f7ff fd14 	bl	8000478 <__adddf3>
 8000a50:	4602      	mov	r2, r0
 8000a52:	460b      	mov	r3, r1
 8000a54:	4610      	mov	r0, r2
 8000a56:	4619      	mov	r1, r3
 8000a58:	f7ff ff4c 	bl	80008f4 <__aeabi_d2f>
 8000a5c:	4602      	mov	r2, r0
 8000a5e:	68fb      	ldr	r3, [r7, #12]
 8000a60:	615a      	str	r2, [r3, #20]
 8000a62:	e03f      	b.n	8000ae4 <_ZN8localize14delta_x_updateEff+0x10c>
	}
	else delta_x=delta_x+spd*0.001*(sin(theta)-sin(last_theta));
 8000a64:	68fb      	ldr	r3, [r7, #12]
 8000a66:	695b      	ldr	r3, [r3, #20]
 8000a68:	4618      	mov	r0, r3
 8000a6a:	f7ff fe63 	bl	8000734 <__aeabi_f2d>
 8000a6e:	4604      	mov	r4, r0
 8000a70:	460d      	mov	r5, r1
 8000a72:	68b8      	ldr	r0, [r7, #8]
 8000a74:	f7ff fe5e 	bl	8000734 <__aeabi_f2d>
 8000a78:	a321      	add	r3, pc, #132	; (adr r3, 8000b00 <_ZN8localize14delta_x_updateEff+0x128>)
 8000a7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000a7e:	f7ff fbcb 	bl	8000218 <__aeabi_dmul>
 8000a82:	4602      	mov	r2, r0
 8000a84:	460b      	mov	r3, r1
 8000a86:	4690      	mov	r8, r2
 8000a88:	4699      	mov	r9, r3
 8000a8a:	68fb      	ldr	r3, [r7, #12]
 8000a8c:	edd3 7a07 	vldr	s15, [r3, #28]
 8000a90:	eeb0 0a67 	vmov.f32	s0, s15
 8000a94:	f7ff ff8e 	bl	80009b4 <_ZSt3sinf>
 8000a98:	eeb0 8a40 	vmov.f32	s16, s0
 8000a9c:	68fb      	ldr	r3, [r7, #12]
 8000a9e:	edd3 7a08 	vldr	s15, [r3, #32]
 8000aa2:	eeb0 0a67 	vmov.f32	s0, s15
 8000aa6:	f7ff ff85 	bl	80009b4 <_ZSt3sinf>
 8000aaa:	eef0 7a40 	vmov.f32	s15, s0
 8000aae:	ee78 7a67 	vsub.f32	s15, s16, s15
 8000ab2:	ee17 0a90 	vmov	r0, s15
 8000ab6:	f7ff fe3d 	bl	8000734 <__aeabi_f2d>
 8000aba:	4602      	mov	r2, r0
 8000abc:	460b      	mov	r3, r1
 8000abe:	4640      	mov	r0, r8
 8000ac0:	4649      	mov	r1, r9
 8000ac2:	f7ff fba9 	bl	8000218 <__aeabi_dmul>
 8000ac6:	4602      	mov	r2, r0
 8000ac8:	460b      	mov	r3, r1
 8000aca:	4620      	mov	r0, r4
 8000acc:	4629      	mov	r1, r5
 8000ace:	f7ff fcd3 	bl	8000478 <__adddf3>
 8000ad2:	4602      	mov	r2, r0
 8000ad4:	460b      	mov	r3, r1
 8000ad6:	4610      	mov	r0, r2
 8000ad8:	4619      	mov	r1, r3
 8000ada:	f7ff ff0b 	bl	80008f4 <__aeabi_d2f>
 8000ade:	4602      	mov	r2, r0
 8000ae0:	68fb      	ldr	r3, [r7, #12]
 8000ae2:	615a      	str	r2, [r3, #20]
	return delta_x;
 8000ae4:	68fb      	ldr	r3, [r7, #12]
 8000ae6:	695b      	ldr	r3, [r3, #20]
 8000ae8:	ee07 3a90 	vmov	s15, r3
}
 8000aec:	eeb0 0a67 	vmov.f32	s0, s15
 8000af0:	3710      	adds	r7, #16
 8000af2:	46bd      	mov	sp, r7
 8000af4:	ecbd 8b02 	vpop	{d8}
 8000af8:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8000afc:	f3af 8000 	nop.w
 8000b00:	d2f1a9fc 	.word	0xd2f1a9fc
 8000b04:	3f50624d 	.word	0x3f50624d
 8000b08:	3fe00000 	.word	0x3fe00000
 8000b0c:	00000000 	.word	0x00000000

08000b10 <_ZN8localize14delta_y_updateEff>:
float localize::delta_y_update(float spd,float omega){
 8000b10:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8000b14:	ed2d 8b02 	vpush	{d8}
 8000b18:	b084      	sub	sp, #16
 8000b1a:	af00      	add	r7, sp, #0
 8000b1c:	60f8      	str	r0, [r7, #12]
 8000b1e:	ed87 0a02 	vstr	s0, [r7, #8]
 8000b22:	edc7 0a01 	vstr	s1, [r7, #4]
	if(omega<0.01) delta_y=delta_y+(spd+last_spd)*0.001*0.5;
 8000b26:	6878      	ldr	r0, [r7, #4]
 8000b28:	f7ff fe04 	bl	8000734 <__aeabi_f2d>
 8000b2c:	a345      	add	r3, pc, #276	; (adr r3, 8000c44 <_ZN8localize14delta_y_updateEff+0x134>)
 8000b2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000b32:	f7ff feb7 	bl	80008a4 <__aeabi_dcmplt>
 8000b36:	4603      	mov	r3, r0
 8000b38:	2b00      	cmp	r3, #0
 8000b3a:	d02f      	beq.n	8000b9c <_ZN8localize14delta_y_updateEff+0x8c>
 8000b3c:	68fb      	ldr	r3, [r7, #12]
 8000b3e:	699b      	ldr	r3, [r3, #24]
 8000b40:	4618      	mov	r0, r3
 8000b42:	f7ff fdf7 	bl	8000734 <__aeabi_f2d>
 8000b46:	4604      	mov	r4, r0
 8000b48:	460d      	mov	r5, r1
 8000b4a:	68fb      	ldr	r3, [r7, #12]
 8000b4c:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 8000b50:	edd7 7a02 	vldr	s15, [r7, #8]
 8000b54:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000b58:	ee17 0a90 	vmov	r0, s15
 8000b5c:	f7ff fdea 	bl	8000734 <__aeabi_f2d>
 8000b60:	a335      	add	r3, pc, #212	; (adr r3, 8000c38 <_ZN8localize14delta_y_updateEff+0x128>)
 8000b62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000b66:	f7ff fb57 	bl	8000218 <__aeabi_dmul>
 8000b6a:	4602      	mov	r2, r0
 8000b6c:	460b      	mov	r3, r1
 8000b6e:	4610      	mov	r0, r2
 8000b70:	4619      	mov	r1, r3
 8000b72:	f04f 0200 	mov.w	r2, #0
 8000b76:	4b32      	ldr	r3, [pc, #200]	; (8000c40 <_ZN8localize14delta_y_updateEff+0x130>)
 8000b78:	f7ff fb4e 	bl	8000218 <__aeabi_dmul>
 8000b7c:	4602      	mov	r2, r0
 8000b7e:	460b      	mov	r3, r1
 8000b80:	4620      	mov	r0, r4
 8000b82:	4629      	mov	r1, r5
 8000b84:	f7ff fc78 	bl	8000478 <__adddf3>
 8000b88:	4602      	mov	r2, r0
 8000b8a:	460b      	mov	r3, r1
 8000b8c:	4610      	mov	r0, r2
 8000b8e:	4619      	mov	r1, r3
 8000b90:	f7ff feb0 	bl	80008f4 <__aeabi_d2f>
 8000b94:	4602      	mov	r2, r0
 8000b96:	68fb      	ldr	r3, [r7, #12]
 8000b98:	619a      	str	r2, [r3, #24]
 8000b9a:	e03f      	b.n	8000c1c <_ZN8localize14delta_y_updateEff+0x10c>
	else delta_y=delta_y+spd*0.001*(cos(last_theta)-cos(theta));
 8000b9c:	68fb      	ldr	r3, [r7, #12]
 8000b9e:	699b      	ldr	r3, [r3, #24]
 8000ba0:	4618      	mov	r0, r3
 8000ba2:	f7ff fdc7 	bl	8000734 <__aeabi_f2d>
 8000ba6:	4604      	mov	r4, r0
 8000ba8:	460d      	mov	r5, r1
 8000baa:	68b8      	ldr	r0, [r7, #8]
 8000bac:	f7ff fdc2 	bl	8000734 <__aeabi_f2d>
 8000bb0:	a321      	add	r3, pc, #132	; (adr r3, 8000c38 <_ZN8localize14delta_y_updateEff+0x128>)
 8000bb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000bb6:	f7ff fb2f 	bl	8000218 <__aeabi_dmul>
 8000bba:	4602      	mov	r2, r0
 8000bbc:	460b      	mov	r3, r1
 8000bbe:	4690      	mov	r8, r2
 8000bc0:	4699      	mov	r9, r3
 8000bc2:	68fb      	ldr	r3, [r7, #12]
 8000bc4:	edd3 7a08 	vldr	s15, [r3, #32]
 8000bc8:	eeb0 0a67 	vmov.f32	s0, s15
 8000bcc:	f7ff fee2 	bl	8000994 <_ZSt3cosf>
 8000bd0:	eeb0 8a40 	vmov.f32	s16, s0
 8000bd4:	68fb      	ldr	r3, [r7, #12]
 8000bd6:	edd3 7a07 	vldr	s15, [r3, #28]
 8000bda:	eeb0 0a67 	vmov.f32	s0, s15
 8000bde:	f7ff fed9 	bl	8000994 <_ZSt3cosf>
 8000be2:	eef0 7a40 	vmov.f32	s15, s0
 8000be6:	ee78 7a67 	vsub.f32	s15, s16, s15
 8000bea:	ee17 0a90 	vmov	r0, s15
 8000bee:	f7ff fda1 	bl	8000734 <__aeabi_f2d>
 8000bf2:	4602      	mov	r2, r0
 8000bf4:	460b      	mov	r3, r1
 8000bf6:	4640      	mov	r0, r8
 8000bf8:	4649      	mov	r1, r9
 8000bfa:	f7ff fb0d 	bl	8000218 <__aeabi_dmul>
 8000bfe:	4602      	mov	r2, r0
 8000c00:	460b      	mov	r3, r1
 8000c02:	4620      	mov	r0, r4
 8000c04:	4629      	mov	r1, r5
 8000c06:	f7ff fc37 	bl	8000478 <__adddf3>
 8000c0a:	4602      	mov	r2, r0
 8000c0c:	460b      	mov	r3, r1
 8000c0e:	4610      	mov	r0, r2
 8000c10:	4619      	mov	r1, r3
 8000c12:	f7ff fe6f 	bl	80008f4 <__aeabi_d2f>
 8000c16:	4602      	mov	r2, r0
 8000c18:	68fb      	ldr	r3, [r7, #12]
 8000c1a:	619a      	str	r2, [r3, #24]
	return delta_y;
 8000c1c:	68fb      	ldr	r3, [r7, #12]
 8000c1e:	699b      	ldr	r3, [r3, #24]
 8000c20:	ee07 3a90 	vmov	s15, r3
}
 8000c24:	eeb0 0a67 	vmov.f32	s0, s15
 8000c28:	3710      	adds	r7, #16
 8000c2a:	46bd      	mov	sp, r7
 8000c2c:	ecbd 8b02 	vpop	{d8}
 8000c30:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8000c34:	f3af 8000 	nop.w
 8000c38:	d2f1a9fc 	.word	0xd2f1a9fc
 8000c3c:	3f50624d 	.word	0x3f50624d
 8000c40:	3fe00000 	.word	0x3fe00000
 8000c44:	47ae147b 	.word	0x47ae147b
 8000c48:	3f847ae1 	.word	0x3f847ae1
 8000c4c:	00000000 	.word	0x00000000

08000c50 <_ZN8localize11thetaUpdateEf>:
float localize::thetaUpdate(float omega){
 8000c50:	b5b0      	push	{r4, r5, r7, lr}
 8000c52:	b082      	sub	sp, #8
 8000c54:	af00      	add	r7, sp, #0
 8000c56:	6078      	str	r0, [r7, #4]
 8000c58:	ed87 0a00 	vstr	s0, [r7]
	if(omega>0.001) theta=theta+omega*0.001;
 8000c5c:	6838      	ldr	r0, [r7, #0]
 8000c5e:	f7ff fd69 	bl	8000734 <__aeabi_f2d>
 8000c62:	a319      	add	r3, pc, #100	; (adr r3, 8000cc8 <_ZN8localize11thetaUpdateEf+0x78>)
 8000c64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000c68:	f7ff fe3a 	bl	80008e0 <__aeabi_dcmpgt>
 8000c6c:	4603      	mov	r3, r0
 8000c6e:	2b00      	cmp	r3, #0
 8000c70:	d01d      	beq.n	8000cae <_ZN8localize11thetaUpdateEf+0x5e>
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	69db      	ldr	r3, [r3, #28]
 8000c76:	4618      	mov	r0, r3
 8000c78:	f7ff fd5c 	bl	8000734 <__aeabi_f2d>
 8000c7c:	4604      	mov	r4, r0
 8000c7e:	460d      	mov	r5, r1
 8000c80:	6838      	ldr	r0, [r7, #0]
 8000c82:	f7ff fd57 	bl	8000734 <__aeabi_f2d>
 8000c86:	a310      	add	r3, pc, #64	; (adr r3, 8000cc8 <_ZN8localize11thetaUpdateEf+0x78>)
 8000c88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000c8c:	f7ff fac4 	bl	8000218 <__aeabi_dmul>
 8000c90:	4602      	mov	r2, r0
 8000c92:	460b      	mov	r3, r1
 8000c94:	4620      	mov	r0, r4
 8000c96:	4629      	mov	r1, r5
 8000c98:	f7ff fbee 	bl	8000478 <__adddf3>
 8000c9c:	4602      	mov	r2, r0
 8000c9e:	460b      	mov	r3, r1
 8000ca0:	4610      	mov	r0, r2
 8000ca2:	4619      	mov	r1, r3
 8000ca4:	f7ff fe26 	bl	80008f4 <__aeabi_d2f>
 8000ca8:	4602      	mov	r2, r0
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	61da      	str	r2, [r3, #28]
	last_theta=theta;
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	69da      	ldr	r2, [r3, #28]
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	621a      	str	r2, [r3, #32]
	return theta;
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	69db      	ldr	r3, [r3, #28]
 8000cba:	ee07 3a90 	vmov	s15, r3
}
 8000cbe:	eeb0 0a67 	vmov.f32	s0, s15
 8000cc2:	3708      	adds	r7, #8
 8000cc4:	46bd      	mov	sp, r7
 8000cc6:	bdb0      	pop	{r4, r5, r7, pc}
 8000cc8:	d2f1a9fc 	.word	0xd2f1a9fc
 8000ccc:	3f50624d 	.word	0x3f50624d

08000cd0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000cd0:	b580      	push	{r7, lr}
 8000cd2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000cd4:	f000 fd6f 	bl	80017b6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000cd8:	f000 f805 	bl	8000ce6 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000cdc:	f000 f87a 	bl	8000dd4 <MX_GPIO_Init>
  MX_TIM6_Init();
 8000ce0:	f000 f842 	bl	8000d68 <MX_TIM6_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000ce4:	e7fe      	b.n	8000ce4 <main+0x14>

08000ce6 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ce6:	b580      	push	{r7, lr}
 8000ce8:	b094      	sub	sp, #80	; 0x50
 8000cea:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000cec:	f107 0318 	add.w	r3, r7, #24
 8000cf0:	2238      	movs	r2, #56	; 0x38
 8000cf2:	2100      	movs	r1, #0
 8000cf4:	4618      	mov	r0, r3
 8000cf6:	f002 ff0b 	bl	8003b10 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000cfa:	1d3b      	adds	r3, r7, #4
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	601a      	str	r2, [r3, #0]
 8000d00:	605a      	str	r2, [r3, #4]
 8000d02:	609a      	str	r2, [r3, #8]
 8000d04:	60da      	str	r2, [r3, #12]
 8000d06:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000d08:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000d0c:	f001 f856 	bl	8001dbc <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000d10:	2302      	movs	r3, #2
 8000d12:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000d14:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000d18:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000d1a:	2340      	movs	r3, #64	; 0x40
 8000d1c:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000d1e:	2300      	movs	r3, #0
 8000d20:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d22:	f107 0318 	add.w	r3, r7, #24
 8000d26:	4618      	mov	r0, r3
 8000d28:	f001 f8ec 	bl	8001f04 <HAL_RCC_OscConfig>
 8000d2c:	4603      	mov	r3, r0
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d001      	beq.n	8000d36 <SystemClock_Config+0x50>
  {
    Error_Handler();
 8000d32:	f000 f8af 	bl	8000e94 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d36:	230f      	movs	r3, #15
 8000d38:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000d3a:	2301      	movs	r3, #1
 8000d3c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000d3e:	2300      	movs	r3, #0
 8000d40:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000d42:	2300      	movs	r3, #0
 8000d44:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000d46:	2300      	movs	r3, #0
 8000d48:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000d4a:	1d3b      	adds	r3, r7, #4
 8000d4c:	2100      	movs	r1, #0
 8000d4e:	4618      	mov	r0, r3
 8000d50:	f001 fbea 	bl	8002528 <HAL_RCC_ClockConfig>
 8000d54:	4603      	mov	r3, r0
 8000d56:	2b00      	cmp	r3, #0
 8000d58:	d001      	beq.n	8000d5e <SystemClock_Config+0x78>
  {
    Error_Handler();
 8000d5a:	f000 f89b 	bl	8000e94 <Error_Handler>
  }
}
 8000d5e:	bf00      	nop
 8000d60:	3750      	adds	r7, #80	; 0x50
 8000d62:	46bd      	mov	sp, r7
 8000d64:	bd80      	pop	{r7, pc}
	...

08000d68 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8000d68:	b580      	push	{r7, lr}
 8000d6a:	b084      	sub	sp, #16
 8000d6c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d6e:	1d3b      	adds	r3, r7, #4
 8000d70:	2200      	movs	r2, #0
 8000d72:	601a      	str	r2, [r3, #0]
 8000d74:	605a      	str	r2, [r3, #4]
 8000d76:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8000d78:	4b14      	ldr	r3, [pc, #80]	; (8000dcc <MX_TIM6_Init+0x64>)
 8000d7a:	4a15      	ldr	r2, [pc, #84]	; (8000dd0 <MX_TIM6_Init+0x68>)
 8000d7c:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 1600-1;
 8000d7e:	4b13      	ldr	r3, [pc, #76]	; (8000dcc <MX_TIM6_Init+0x64>)
 8000d80:	f240 623f 	movw	r2, #1599	; 0x63f
 8000d84:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d86:	4b11      	ldr	r3, [pc, #68]	; (8000dcc <MX_TIM6_Init+0x64>)
 8000d88:	2200      	movs	r2, #0
 8000d8a:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 9;
 8000d8c:	4b0f      	ldr	r3, [pc, #60]	; (8000dcc <MX_TIM6_Init+0x64>)
 8000d8e:	2209      	movs	r2, #9
 8000d90:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d92:	4b0e      	ldr	r3, [pc, #56]	; (8000dcc <MX_TIM6_Init+0x64>)
 8000d94:	2200      	movs	r2, #0
 8000d96:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8000d98:	480c      	ldr	r0, [pc, #48]	; (8000dcc <MX_TIM6_Init+0x64>)
 8000d9a:	f001 fda9 	bl	80028f0 <HAL_TIM_Base_Init>
 8000d9e:	4603      	mov	r3, r0
 8000da0:	2b00      	cmp	r3, #0
 8000da2:	d001      	beq.n	8000da8 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8000da4:	f000 f876 	bl	8000e94 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000da8:	2300      	movs	r3, #0
 8000daa:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000dac:	2300      	movs	r3, #0
 8000dae:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8000db0:	1d3b      	adds	r3, r7, #4
 8000db2:	4619      	mov	r1, r3
 8000db4:	4805      	ldr	r0, [pc, #20]	; (8000dcc <MX_TIM6_Init+0x64>)
 8000db6:	f002 f813 	bl	8002de0 <HAL_TIMEx_MasterConfigSynchronization>
 8000dba:	4603      	mov	r3, r0
 8000dbc:	2b00      	cmp	r3, #0
 8000dbe:	d001      	beq.n	8000dc4 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8000dc0:	f000 f868 	bl	8000e94 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8000dc4:	bf00      	nop
 8000dc6:	3710      	adds	r7, #16
 8000dc8:	46bd      	mov	sp, r7
 8000dca:	bd80      	pop	{r7, pc}
 8000dcc:	200000bc 	.word	0x200000bc
 8000dd0:	40001000 	.word	0x40001000

08000dd4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	b088      	sub	sp, #32
 8000dd8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dda:	f107 030c 	add.w	r3, r7, #12
 8000dde:	2200      	movs	r2, #0
 8000de0:	601a      	str	r2, [r3, #0]
 8000de2:	605a      	str	r2, [r3, #4]
 8000de4:	609a      	str	r2, [r3, #8]
 8000de6:	60da      	str	r2, [r3, #12]
 8000de8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dea:	4b27      	ldr	r3, [pc, #156]	; (8000e88 <MX_GPIO_Init+0xb4>)
 8000dec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000dee:	4a26      	ldr	r2, [pc, #152]	; (8000e88 <MX_GPIO_Init+0xb4>)
 8000df0:	f043 0301 	orr.w	r3, r3, #1
 8000df4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000df6:	4b24      	ldr	r3, [pc, #144]	; (8000e88 <MX_GPIO_Init+0xb4>)
 8000df8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000dfa:	f003 0301 	and.w	r3, r3, #1
 8000dfe:	60bb      	str	r3, [r7, #8]
 8000e00:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e02:	4b21      	ldr	r3, [pc, #132]	; (8000e88 <MX_GPIO_Init+0xb4>)
 8000e04:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e06:	4a20      	ldr	r2, [pc, #128]	; (8000e88 <MX_GPIO_Init+0xb4>)
 8000e08:	f043 0302 	orr.w	r3, r3, #2
 8000e0c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000e0e:	4b1e      	ldr	r3, [pc, #120]	; (8000e88 <MX_GPIO_Init+0xb4>)
 8000e10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e12:	f003 0302 	and.w	r3, r3, #2
 8000e16:	607b      	str	r3, [r7, #4]
 8000e18:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e1a:	4b1b      	ldr	r3, [pc, #108]	; (8000e88 <MX_GPIO_Init+0xb4>)
 8000e1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e1e:	4a1a      	ldr	r2, [pc, #104]	; (8000e88 <MX_GPIO_Init+0xb4>)
 8000e20:	f043 0304 	orr.w	r3, r3, #4
 8000e24:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000e26:	4b18      	ldr	r3, [pc, #96]	; (8000e88 <MX_GPIO_Init+0xb4>)
 8000e28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e2a:	f003 0304 	and.w	r3, r3, #4
 8000e2e:	603b      	str	r3, [r7, #0]
 8000e30:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pins : s5_Pin s4_Pin CLP_Pin s1_Pin */
  GPIO_InitStruct.Pin = s5_Pin|s4_Pin|CLP_Pin|s1_Pin;
 8000e32:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8000e36:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e38:	2300      	movs	r3, #0
 8000e3a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e3c:	2300      	movs	r3, #0
 8000e3e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e40:	f107 030c 	add.w	r3, r7, #12
 8000e44:	4619      	mov	r1, r3
 8000e46:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e4a:	f000 fe35 	bl	8001ab8 <HAL_GPIO_Init>

  /*Configure GPIO pins : Near_Pin s3_Pin */
  GPIO_InitStruct.Pin = Near_Pin|s3_Pin;
 8000e4e:	f44f 6388 	mov.w	r3, #1088	; 0x440
 8000e52:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e54:	2300      	movs	r3, #0
 8000e56:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e58:	2300      	movs	r3, #0
 8000e5a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e5c:	f107 030c 	add.w	r3, r7, #12
 8000e60:	4619      	mov	r1, r3
 8000e62:	480a      	ldr	r0, [pc, #40]	; (8000e8c <MX_GPIO_Init+0xb8>)
 8000e64:	f000 fe28 	bl	8001ab8 <HAL_GPIO_Init>

  /*Configure GPIO pin : s2_Pin */
  GPIO_InitStruct.Pin = s2_Pin;
 8000e68:	2380      	movs	r3, #128	; 0x80
 8000e6a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e6c:	2300      	movs	r3, #0
 8000e6e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e70:	2300      	movs	r3, #0
 8000e72:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(s2_GPIO_Port, &GPIO_InitStruct);
 8000e74:	f107 030c 	add.w	r3, r7, #12
 8000e78:	4619      	mov	r1, r3
 8000e7a:	4805      	ldr	r0, [pc, #20]	; (8000e90 <MX_GPIO_Init+0xbc>)
 8000e7c:	f000 fe1c 	bl	8001ab8 <HAL_GPIO_Init>

}
 8000e80:	bf00      	nop
 8000e82:	3720      	adds	r7, #32
 8000e84:	46bd      	mov	sp, r7
 8000e86:	bd80      	pop	{r7, pc}
 8000e88:	40021000 	.word	0x40021000
 8000e8c:	48000400 	.word	0x48000400
 8000e90:	48000800 	.word	0x48000800

08000e94 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e94:	b480      	push	{r7}
 8000e96:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e98:	b672      	cpsid	i
}
 8000e9a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e9c:	e7fe      	b.n	8000e9c <Error_Handler+0x8>

08000e9e <_ZN8navigate4stopEv>:
 *      Author: yujungHuang
 */
#include "navigation.h"
#include "math.h"

void navigate::stop(){
 8000e9e:	b480      	push	{r7}
 8000ea0:	b083      	sub	sp, #12
 8000ea2:	af00      	add	r7, sp, #0
 8000ea4:	6078      	str	r0, [r7, #4]
	v=0;
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	f04f 0200 	mov.w	r2, #0
 8000eac:	60da      	str	r2, [r3, #12]
	w=0;
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	f04f 0200 	mov.w	r2, #0
 8000eb4:	611a      	str	r2, [r3, #16]
}
 8000eb6:	bf00      	nop
 8000eb8:	370c      	adds	r7, #12
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec0:	4770      	bx	lr
 8000ec2:	0000      	movs	r0, r0
 8000ec4:	0000      	movs	r0, r0
	...

08000ec8 <_ZN8navigate10spdControlEfff>:

float navigate::spdControl(float spd, float x_distance, float theta){
 8000ec8:	b5b0      	push	{r4, r5, r7, lr}
 8000eca:	ed2d 8b02 	vpush	{d8}
 8000ece:	b084      	sub	sp, #16
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	60f8      	str	r0, [r7, #12]
 8000ed4:	ed87 0a02 	vstr	s0, [r7, #8]
 8000ed8:	edc7 0a01 	vstr	s1, [r7, #4]
 8000edc:	ed87 1a00 	vstr	s2, [r7]
	v=spd*cos(theta);
 8000ee0:	ed97 0a00 	vldr	s0, [r7]
 8000ee4:	f7ff fd56 	bl	8000994 <_ZSt3cosf>
 8000ee8:	eeb0 7a40 	vmov.f32	s14, s0
 8000eec:	edd7 7a02 	vldr	s15, [r7, #8]
 8000ef0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000ef4:	68fb      	ldr	r3, [r7, #12]
 8000ef6:	edc3 7a03 	vstr	s15, [r3, #12]
	//1s to speed up to max speed, 3s to slow down to 0
	if(x_distance<goal_distance*0.5&&v<Mv){
 8000efa:	6878      	ldr	r0, [r7, #4]
 8000efc:	f7ff fc1a 	bl	8000734 <__aeabi_f2d>
 8000f00:	4604      	mov	r4, r0
 8000f02:	460d      	mov	r5, r1
 8000f04:	68fb      	ldr	r3, [r7, #12]
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	4618      	mov	r0, r3
 8000f0a:	f7ff fc13 	bl	8000734 <__aeabi_f2d>
 8000f0e:	f04f 0200 	mov.w	r2, #0
 8000f12:	4b47      	ldr	r3, [pc, #284]	; (8001030 <_ZN8navigate10spdControlEfff+0x168>)
 8000f14:	f7ff f980 	bl	8000218 <__aeabi_dmul>
 8000f18:	4602      	mov	r2, r0
 8000f1a:	460b      	mov	r3, r1
 8000f1c:	4620      	mov	r0, r4
 8000f1e:	4629      	mov	r1, r5
 8000f20:	f7ff fcc0 	bl	80008a4 <__aeabi_dcmplt>
 8000f24:	4603      	mov	r3, r0
 8000f26:	2b00      	cmp	r3, #0
 8000f28:	d01f      	beq.n	8000f6a <_ZN8navigate10spdControlEfff+0xa2>
 8000f2a:	68fb      	ldr	r3, [r7, #12]
 8000f2c:	edd3 7a03 	vldr	s15, [r3, #12]
 8000f30:	eeb2 7a0e 	vmov.f32	s14, #46	; 0x41700000  15.0
 8000f34:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000f38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f3c:	d515      	bpl.n	8000f6a <_ZN8navigate10spdControlEfff+0xa2>
		v=v+Mv*0.001/*1000Hz*/;
 8000f3e:	68fb      	ldr	r3, [r7, #12]
 8000f40:	68db      	ldr	r3, [r3, #12]
 8000f42:	4618      	mov	r0, r3
 8000f44:	f7ff fbf6 	bl	8000734 <__aeabi_f2d>
 8000f48:	a333      	add	r3, pc, #204	; (adr r3, 8001018 <_ZN8navigate10spdControlEfff+0x150>)
 8000f4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f4e:	f7ff fa93 	bl	8000478 <__adddf3>
 8000f52:	4602      	mov	r2, r0
 8000f54:	460b      	mov	r3, r1
 8000f56:	4610      	mov	r0, r2
 8000f58:	4619      	mov	r1, r3
 8000f5a:	f7ff fccb 	bl	80008f4 <__aeabi_d2f>
 8000f5e:	4602      	mov	r2, r0
 8000f60:	68fb      	ldr	r3, [r7, #12]
 8000f62:	60da      	str	r2, [r3, #12]
		return v;
 8000f64:	68fb      	ldr	r3, [r7, #12]
 8000f66:	68db      	ldr	r3, [r3, #12]
 8000f68:	e04b      	b.n	8001002 <_ZN8navigate10spdControlEfff+0x13a>
	}
	if(x_distance>goal_distance-0.5*3*Mv&&v>mv) v=v-Mv*0.333*0.001;
 8000f6a:	6878      	ldr	r0, [r7, #4]
 8000f6c:	f7ff fbe2 	bl	8000734 <__aeabi_f2d>
 8000f70:	4604      	mov	r4, r0
 8000f72:	460d      	mov	r5, r1
 8000f74:	68fb      	ldr	r3, [r7, #12]
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	4618      	mov	r0, r3
 8000f7a:	f7ff fbdb 	bl	8000734 <__aeabi_f2d>
 8000f7e:	f04f 0200 	mov.w	r2, #0
 8000f82:	4b2c      	ldr	r3, [pc, #176]	; (8001034 <_ZN8navigate10spdControlEfff+0x16c>)
 8000f84:	f7ff fa76 	bl	8000474 <__aeabi_dsub>
 8000f88:	4602      	mov	r2, r0
 8000f8a:	460b      	mov	r3, r1
 8000f8c:	4620      	mov	r0, r4
 8000f8e:	4629      	mov	r1, r5
 8000f90:	f7ff fca6 	bl	80008e0 <__aeabi_dcmpgt>
 8000f94:	4603      	mov	r3, r0
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d020      	beq.n	8000fdc <_ZN8navigate10spdControlEfff+0x114>
 8000f9a:	68fb      	ldr	r3, [r7, #12]
 8000f9c:	68db      	ldr	r3, [r3, #12]
 8000f9e:	4618      	mov	r0, r3
 8000fa0:	f7ff fbc8 	bl	8000734 <__aeabi_f2d>
 8000fa4:	a31e      	add	r3, pc, #120	; (adr r3, 8001020 <_ZN8navigate10spdControlEfff+0x158>)
 8000fa6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000faa:	f7ff fc99 	bl	80008e0 <__aeabi_dcmpgt>
 8000fae:	4603      	mov	r3, r0
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	d013      	beq.n	8000fdc <_ZN8navigate10spdControlEfff+0x114>
 8000fb4:	68fb      	ldr	r3, [r7, #12]
 8000fb6:	68db      	ldr	r3, [r3, #12]
 8000fb8:	4618      	mov	r0, r3
 8000fba:	f7ff fbbb 	bl	8000734 <__aeabi_f2d>
 8000fbe:	a31a      	add	r3, pc, #104	; (adr r3, 8001028 <_ZN8navigate10spdControlEfff+0x160>)
 8000fc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000fc4:	f7ff fa56 	bl	8000474 <__aeabi_dsub>
 8000fc8:	4602      	mov	r2, r0
 8000fca:	460b      	mov	r3, r1
 8000fcc:	4610      	mov	r0, r2
 8000fce:	4619      	mov	r1, r3
 8000fd0:	f7ff fc90 	bl	80008f4 <__aeabi_d2f>
 8000fd4:	4602      	mov	r2, r0
 8000fd6:	68fb      	ldr	r3, [r7, #12]
 8000fd8:	60da      	str	r2, [r3, #12]
 8000fda:	e002      	b.n	8000fe2 <_ZN8navigate10spdControlEfff+0x11a>
	else v=mv;
 8000fdc:	68fb      	ldr	r3, [r7, #12]
 8000fde:	4a16      	ldr	r2, [pc, #88]	; (8001038 <_ZN8navigate10spdControlEfff+0x170>)
 8000fe0:	60da      	str	r2, [r3, #12]
	v=v/cos(theta);
 8000fe2:	68fb      	ldr	r3, [r7, #12]
 8000fe4:	ed93 8a03 	vldr	s16, [r3, #12]
 8000fe8:	ed97 0a00 	vldr	s0, [r7]
 8000fec:	f7ff fcd2 	bl	8000994 <_ZSt3cosf>
 8000ff0:	eeb0 7a40 	vmov.f32	s14, s0
 8000ff4:	eec8 7a07 	vdiv.f32	s15, s16, s14
 8000ff8:	68fb      	ldr	r3, [r7, #12]
 8000ffa:	edc3 7a03 	vstr	s15, [r3, #12]
	return v;
 8000ffe:	68fb      	ldr	r3, [r7, #12]
 8001000:	68db      	ldr	r3, [r3, #12]
}
 8001002:	ee07 3a90 	vmov	s15, r3
 8001006:	eeb0 0a67 	vmov.f32	s0, s15
 800100a:	3710      	adds	r7, #16
 800100c:	46bd      	mov	sp, r7
 800100e:	ecbd 8b02 	vpop	{d8}
 8001012:	bdb0      	pop	{r4, r5, r7, pc}
 8001014:	f3af 8000 	nop.w
 8001018:	eb851eb8 	.word	0xeb851eb8
 800101c:	3f8eb851 	.word	0x3f8eb851
 8001020:	9999999a 	.word	0x9999999a
 8001024:	3fc99999 	.word	0x3fc99999
 8001028:	1a4bdba1 	.word	0x1a4bdba1
 800102c:	3f7475a3 	.word	0x3f7475a3
 8001030:	3fe00000 	.word	0x3fe00000
 8001034:	40368000 	.word	0x40368000
 8001038:	3e4ccccd 	.word	0x3e4ccccd
 800103c:	00000000 	.word	0x00000000

08001040 <_ZN8navigate8wControlEff>:
float navigate::wControl(float omega, float theta){
 8001040:	b5b0      	push	{r4, r5, r7, lr}
 8001042:	b084      	sub	sp, #16
 8001044:	af00      	add	r7, sp, #0
 8001046:	60f8      	str	r0, [r7, #12]
 8001048:	ed87 0a02 	vstr	s0, [r7, #8]
 800104c:	edc7 0a01 	vstr	s1, [r7, #4]
	w=omega;
 8001050:	68fb      	ldr	r3, [r7, #12]
 8001052:	68ba      	ldr	r2, [r7, #8]
 8001054:	611a      	str	r2, [r3, #16]
	//0.5s to speed up to max omega, 0.5s to slow down to 0
	if(theta<goal_theta*0.5&&w<Mw){
 8001056:	6878      	ldr	r0, [r7, #4]
 8001058:	f7ff fb6c 	bl	8000734 <__aeabi_f2d>
 800105c:	4604      	mov	r4, r0
 800105e:	460d      	mov	r5, r1
 8001060:	68fb      	ldr	r3, [r7, #12]
 8001062:	685b      	ldr	r3, [r3, #4]
 8001064:	4618      	mov	r0, r3
 8001066:	f7ff fb65 	bl	8000734 <__aeabi_f2d>
 800106a:	f04f 0200 	mov.w	r2, #0
 800106e:	4b42      	ldr	r3, [pc, #264]	; (8001178 <_ZN8navigate8wControlEff+0x138>)
 8001070:	f7ff f8d2 	bl	8000218 <__aeabi_dmul>
 8001074:	4602      	mov	r2, r0
 8001076:	460b      	mov	r3, r1
 8001078:	4620      	mov	r0, r4
 800107a:	4629      	mov	r1, r5
 800107c:	f7ff fc12 	bl	80008a4 <__aeabi_dcmplt>
 8001080:	4603      	mov	r3, r0
 8001082:	2b00      	cmp	r3, #0
 8001084:	d022      	beq.n	80010cc <_ZN8navigate8wControlEff+0x8c>
 8001086:	68fb      	ldr	r3, [r7, #12]
 8001088:	691b      	ldr	r3, [r3, #16]
 800108a:	4618      	mov	r0, r3
 800108c:	f7ff fb52 	bl	8000734 <__aeabi_f2d>
 8001090:	a331      	add	r3, pc, #196	; (adr r3, 8001158 <_ZN8navigate8wControlEff+0x118>)
 8001092:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001096:	f7ff fc05 	bl	80008a4 <__aeabi_dcmplt>
 800109a:	4603      	mov	r3, r0
 800109c:	2b00      	cmp	r3, #0
 800109e:	d015      	beq.n	80010cc <_ZN8navigate8wControlEff+0x8c>
		w=w+Mw*2*0.001;
 80010a0:	68fb      	ldr	r3, [r7, #12]
 80010a2:	691b      	ldr	r3, [r3, #16]
 80010a4:	4618      	mov	r0, r3
 80010a6:	f7ff fb45 	bl	8000734 <__aeabi_f2d>
 80010aa:	a32d      	add	r3, pc, #180	; (adr r3, 8001160 <_ZN8navigate8wControlEff+0x120>)
 80010ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010b0:	f7ff f9e2 	bl	8000478 <__adddf3>
 80010b4:	4602      	mov	r2, r0
 80010b6:	460b      	mov	r3, r1
 80010b8:	4610      	mov	r0, r2
 80010ba:	4619      	mov	r1, r3
 80010bc:	f7ff fc1a 	bl	80008f4 <__aeabi_d2f>
 80010c0:	4602      	mov	r2, r0
 80010c2:	68fb      	ldr	r3, [r7, #12]
 80010c4:	611a      	str	r2, [r3, #16]
		return w;
 80010c6:	68fb      	ldr	r3, [r7, #12]
 80010c8:	691b      	ldr	r3, [r3, #16]
 80010ca:	e03d      	b.n	8001148 <_ZN8navigate8wControlEff+0x108>
	}
	if(theta>goal_theta-0.5*0.5*Mw&&w>mw) w=w-Mw*2*0.001;
 80010cc:	6878      	ldr	r0, [r7, #4]
 80010ce:	f7ff fb31 	bl	8000734 <__aeabi_f2d>
 80010d2:	4604      	mov	r4, r0
 80010d4:	460d      	mov	r5, r1
 80010d6:	68fb      	ldr	r3, [r7, #12]
 80010d8:	685b      	ldr	r3, [r3, #4]
 80010da:	4618      	mov	r0, r3
 80010dc:	f7ff fb2a 	bl	8000734 <__aeabi_f2d>
 80010e0:	a321      	add	r3, pc, #132	; (adr r3, 8001168 <_ZN8navigate8wControlEff+0x128>)
 80010e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010e6:	f7ff f9c5 	bl	8000474 <__aeabi_dsub>
 80010ea:	4602      	mov	r2, r0
 80010ec:	460b      	mov	r3, r1
 80010ee:	4620      	mov	r0, r4
 80010f0:	4629      	mov	r1, r5
 80010f2:	f7ff fbf5 	bl	80008e0 <__aeabi_dcmpgt>
 80010f6:	4603      	mov	r3, r0
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	d020      	beq.n	800113e <_ZN8navigate8wControlEff+0xfe>
 80010fc:	68fb      	ldr	r3, [r7, #12]
 80010fe:	691b      	ldr	r3, [r3, #16]
 8001100:	4618      	mov	r0, r3
 8001102:	f7ff fb17 	bl	8000734 <__aeabi_f2d>
 8001106:	a31a      	add	r3, pc, #104	; (adr r3, 8001170 <_ZN8navigate8wControlEff+0x130>)
 8001108:	e9d3 2300 	ldrd	r2, r3, [r3]
 800110c:	f7ff fbe8 	bl	80008e0 <__aeabi_dcmpgt>
 8001110:	4603      	mov	r3, r0
 8001112:	2b00      	cmp	r3, #0
 8001114:	d013      	beq.n	800113e <_ZN8navigate8wControlEff+0xfe>
 8001116:	68fb      	ldr	r3, [r7, #12]
 8001118:	691b      	ldr	r3, [r3, #16]
 800111a:	4618      	mov	r0, r3
 800111c:	f7ff fb0a 	bl	8000734 <__aeabi_f2d>
 8001120:	a30f      	add	r3, pc, #60	; (adr r3, 8001160 <_ZN8navigate8wControlEff+0x120>)
 8001122:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001126:	f7ff f9a5 	bl	8000474 <__aeabi_dsub>
 800112a:	4602      	mov	r2, r0
 800112c:	460b      	mov	r3, r1
 800112e:	4610      	mov	r0, r2
 8001130:	4619      	mov	r1, r3
 8001132:	f7ff fbdf 	bl	80008f4 <__aeabi_d2f>
 8001136:	4602      	mov	r2, r0
 8001138:	68fb      	ldr	r3, [r7, #12]
 800113a:	611a      	str	r2, [r3, #16]
 800113c:	e002      	b.n	8001144 <_ZN8navigate8wControlEff+0x104>
	else w=mw;
 800113e:	68fb      	ldr	r3, [r7, #12]
 8001140:	4a0e      	ldr	r2, [pc, #56]	; (800117c <_ZN8navigate8wControlEff+0x13c>)
 8001142:	611a      	str	r2, [r3, #16]
	return w;
 8001144:	68fb      	ldr	r3, [r7, #12]
 8001146:	691b      	ldr	r3, [r3, #16]
}
 8001148:	ee07 3a90 	vmov	s15, r3
 800114c:	eeb0 0a67 	vmov.f32	s0, s15
 8001150:	3710      	adds	r7, #16
 8001152:	46bd      	mov	sp, r7
 8001154:	bdb0      	pop	{r4, r5, r7, pc}
 8001156:	bf00      	nop
 8001158:	769cf0e0 	.word	0x769cf0e0
 800115c:	3fe41b2f 	.word	0x3fe41b2f
 8001160:	c53c5b02 	.word	0xc53c5b02
 8001164:	3f5496b7 	.word	0x3f5496b7
 8001168:	769cf0e0 	.word	0x769cf0e0
 800116c:	3fc41b2f 	.word	0x3fc41b2f
 8001170:	9217271a 	.word	0x9217271a
 8001174:	3fb015bf 	.word	0x3fb015bf
 8001178:	3fe00000 	.word	0x3fe00000
 800117c:	3d80adfd 	.word	0x3d80adfd

08001180 <_ZN8navigate12y_correctionEfff>:

float navigate::y_correction(float spd, float theta, float y_distance){
 8001180:	b5b0      	push	{r4, r5, r7, lr}
 8001182:	b084      	sub	sp, #16
 8001184:	af00      	add	r7, sp, #0
 8001186:	60f8      	str	r0, [r7, #12]
 8001188:	ed87 0a02 	vstr	s0, [r7, #8]
 800118c:	edc7 0a01 	vstr	s1, [r7, #4]
 8001190:	ed87 1a00 	vstr	s2, [r7]
	//omega correction: radius of rotation=2.5*y_distance
	y_error=y_distance;
 8001194:	68fb      	ldr	r3, [r7, #12]
 8001196:	683a      	ldr	r2, [r7, #0]
 8001198:	621a      	str	r2, [r3, #32]
	y_ui=y_ui+y_error*0.001;
 800119a:	68fb      	ldr	r3, [r7, #12]
 800119c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800119e:	4618      	mov	r0, r3
 80011a0:	f7ff fac8 	bl	8000734 <__aeabi_f2d>
 80011a4:	4604      	mov	r4, r0
 80011a6:	460d      	mov	r5, r1
 80011a8:	68fb      	ldr	r3, [r7, #12]
 80011aa:	6a1b      	ldr	r3, [r3, #32]
 80011ac:	4618      	mov	r0, r3
 80011ae:	f7ff fac1 	bl	8000734 <__aeabi_f2d>
 80011b2:	a321      	add	r3, pc, #132	; (adr r3, 8001238 <_ZN8navigate12y_correctionEfff+0xb8>)
 80011b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011b8:	f7ff f82e 	bl	8000218 <__aeabi_dmul>
 80011bc:	4602      	mov	r2, r0
 80011be:	460b      	mov	r3, r1
 80011c0:	4620      	mov	r0, r4
 80011c2:	4629      	mov	r1, r5
 80011c4:	f7ff f958 	bl	8000478 <__adddf3>
 80011c8:	4602      	mov	r2, r0
 80011ca:	460b      	mov	r3, r1
 80011cc:	4610      	mov	r0, r2
 80011ce:	4619      	mov	r1, r3
 80011d0:	f7ff fb90 	bl	80008f4 <__aeabi_d2f>
 80011d4:	4602      	mov	r2, r0
 80011d6:	68fb      	ldr	r3, [r7, #12]
 80011d8:	625a      	str	r2, [r3, #36]	; 0x24
	y_PIDval=y_Kp*y_error+y_Ki*y_ui+y_Kd*(y_error-y_last_error);
 80011da:	68fb      	ldr	r3, [r7, #12]
 80011dc:	ed93 7a08 	vldr	s14, [r3, #32]
 80011e0:	68fb      	ldr	r3, [r7, #12]
 80011e2:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 80011e6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80011ea:	68fb      	ldr	r3, [r7, #12]
 80011ec:	edd3 6a08 	vldr	s13, [r3, #32]
 80011f0:	68fb      	ldr	r3, [r7, #12]
 80011f2:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 80011f6:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80011fa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80011fe:	68fb      	ldr	r3, [r7, #12]
 8001200:	edc3 7a07 	vstr	s15, [r3, #28]
	y_last_error=y_error;
 8001204:	68fb      	ldr	r3, [r7, #12]
 8001206:	6a1a      	ldr	r2, [r3, #32]
 8001208:	68fb      	ldr	r3, [r7, #12]
 800120a:	629a      	str	r2, [r3, #40]	; 0x28
	y_w=y_PIDval/halfWidth;
 800120c:	68fb      	ldr	r3, [r7, #12]
 800120e:	ed93 7a07 	vldr	s14, [r3, #28]
 8001212:	eef3 6a0e 	vmov.f32	s13, #62	; 0x41f00000  30.0
 8001216:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800121a:	68fb      	ldr	r3, [r7, #12]
 800121c:	edc3 7a05 	vstr	s15, [r3, #20]
	return y_w;
 8001220:	68fb      	ldr	r3, [r7, #12]
 8001222:	695b      	ldr	r3, [r3, #20]
 8001224:	ee07 3a90 	vmov	s15, r3
}
 8001228:	eeb0 0a67 	vmov.f32	s0, s15
 800122c:	3710      	adds	r7, #16
 800122e:	46bd      	mov	sp, r7
 8001230:	bdb0      	pop	{r4, r5, r7, pc}
 8001232:	bf00      	nop
 8001234:	f3af 8000 	nop.w
 8001238:	d2f1a9fc 	.word	0xd2f1a9fc
 800123c:	3f50624d 	.word	0x3f50624d

08001240 <_ZN8navigate13LineAssistingEPi>:
float navigate::LineAssisting(int* lineInfo){
 8001240:	b5b0      	push	{r4, r5, r7, lr}
 8001242:	b086      	sub	sp, #24
 8001244:	af00      	add	r7, sp, #0
 8001246:	6078      	str	r0, [r7, #4]
 8001248:	6039      	str	r1, [r7, #0]
	int left=0;
 800124a:	2300      	movs	r3, #0
 800124c:	617b      	str	r3, [r7, #20]
	int center=0;
 800124e:	2300      	movs	r3, #0
 8001250:	613b      	str	r3, [r7, #16]
	int right=0;
 8001252:	2300      	movs	r3, #0
 8001254:	60fb      	str	r3, [r7, #12]
	//categorize data
	for(int i=0;i<5;i++){
 8001256:	2300      	movs	r3, #0
 8001258:	60bb      	str	r3, [r7, #8]
 800125a:	68bb      	ldr	r3, [r7, #8]
 800125c:	2b04      	cmp	r3, #4
 800125e:	dc27      	bgt.n	80012b0 <_ZN8navigate13LineAssistingEPi+0x70>
		if(lineInfo[i]==1){
 8001260:	68bb      	ldr	r3, [r7, #8]
 8001262:	009b      	lsls	r3, r3, #2
 8001264:	683a      	ldr	r2, [r7, #0]
 8001266:	4413      	add	r3, r2
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	2b01      	cmp	r3, #1
 800126c:	d11c      	bne.n	80012a8 <_ZN8navigate13LineAssistingEPi+0x68>
			switch(i){
 800126e:	68bb      	ldr	r3, [r7, #8]
 8001270:	2b04      	cmp	r3, #4
 8001272:	dc19      	bgt.n	80012a8 <_ZN8navigate13LineAssistingEPi+0x68>
 8001274:	68bb      	ldr	r3, [r7, #8]
 8001276:	2b03      	cmp	r3, #3
 8001278:	da12      	bge.n	80012a0 <_ZN8navigate13LineAssistingEPi+0x60>
 800127a:	68bb      	ldr	r3, [r7, #8]
 800127c:	2b01      	cmp	r3, #1
 800127e:	dc03      	bgt.n	8001288 <_ZN8navigate13LineAssistingEPi+0x48>
 8001280:	68bb      	ldr	r3, [r7, #8]
 8001282:	2b00      	cmp	r3, #0
 8001284:	da04      	bge.n	8001290 <_ZN8navigate13LineAssistingEPi+0x50>
 8001286:	e00f      	b.n	80012a8 <_ZN8navigate13LineAssistingEPi+0x68>
 8001288:	68bb      	ldr	r3, [r7, #8]
 800128a:	2b02      	cmp	r3, #2
 800128c:	d004      	beq.n	8001298 <_ZN8navigate13LineAssistingEPi+0x58>
 800128e:	e00b      	b.n	80012a8 <_ZN8navigate13LineAssistingEPi+0x68>
			case 0:
			case 1:
				left++;
 8001290:	697b      	ldr	r3, [r7, #20]
 8001292:	3301      	adds	r3, #1
 8001294:	617b      	str	r3, [r7, #20]
				break;
 8001296:	e007      	b.n	80012a8 <_ZN8navigate13LineAssistingEPi+0x68>
			case 2:
				center++;
 8001298:	693b      	ldr	r3, [r7, #16]
 800129a:	3301      	adds	r3, #1
 800129c:	613b      	str	r3, [r7, #16]
				break;
 800129e:	e003      	b.n	80012a8 <_ZN8navigate13LineAssistingEPi+0x68>
			case 3:
			case 4:
				right++;
 80012a0:	68fb      	ldr	r3, [r7, #12]
 80012a2:	3301      	adds	r3, #1
 80012a4:	60fb      	str	r3, [r7, #12]
				break;
 80012a6:	bf00      	nop
	for(int i=0;i<5;i++){
 80012a8:	68bb      	ldr	r3, [r7, #8]
 80012aa:	3301      	adds	r3, #1
 80012ac:	60bb      	str	r3, [r7, #8]
 80012ae:	e7d4      	b.n	800125a <_ZN8navigate13LineAssistingEPi+0x1a>
			}
		}
	}
	//exclude impossible situation
	if((center==0&&((lineInfo[0]==0&&lineInfo[1]==1)||//010..
 80012b0:	693b      	ldr	r3, [r7, #16]
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d112      	bne.n	80012dc <_ZN8navigate13LineAssistingEPi+0x9c>
 80012b6:	683b      	ldr	r3, [r7, #0]
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d104      	bne.n	80012c8 <_ZN8navigate13LineAssistingEPi+0x88>
 80012be:	683b      	ldr	r3, [r7, #0]
 80012c0:	3304      	adds	r3, #4
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	2b01      	cmp	r3, #1
 80012c6:	d012      	beq.n	80012ee <_ZN8navigate13LineAssistingEPi+0xae>
	   (lineInfo[3]==1&&lineInfo[4]==0)))||//..010
 80012c8:	683b      	ldr	r3, [r7, #0]
 80012ca:	330c      	adds	r3, #12
 80012cc:	681b      	ldr	r3, [r3, #0]
	if((center==0&&((lineInfo[0]==0&&lineInfo[1]==1)||//010..
 80012ce:	2b01      	cmp	r3, #1
 80012d0:	d104      	bne.n	80012dc <_ZN8navigate13LineAssistingEPi+0x9c>
	   (lineInfo[3]==1&&lineInfo[4]==0)))||//..010
 80012d2:	683b      	ldr	r3, [r7, #0]
 80012d4:	3310      	adds	r3, #16
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d008      	beq.n	80012ee <_ZN8navigate13LineAssistingEPi+0xae>
 80012dc:	693b      	ldr	r3, [r7, #16]
 80012de:	2b01      	cmp	r3, #1
 80012e0:	d10c      	bne.n	80012fc <_ZN8navigate13LineAssistingEPi+0xbc>
	   (center==1&&(left>0&&right>0))){//it's impossible that do not detect black line from center but detect from both sides
 80012e2:	697b      	ldr	r3, [r7, #20]
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	dd09      	ble.n	80012fc <_ZN8navigate13LineAssistingEPi+0xbc>
 80012e8:	68fb      	ldr	r3, [r7, #12]
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	dd06      	ble.n	80012fc <_ZN8navigate13LineAssistingEPi+0xbc>
		weight=0;
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	f04f 0200 	mov.w	r2, #0
 80012f4:	609a      	str	r2, [r3, #8]
		return 0;
 80012f6:	f04f 0300 	mov.w	r3, #0
 80012fa:	e04e      	b.n	800139a <_ZN8navigate13LineAssistingEPi+0x15a>
	}
	//pid control
	nav_error=right-left;
 80012fc:	68fa      	ldr	r2, [r7, #12]
 80012fe:	697b      	ldr	r3, [r7, #20]
 8001300:	1ad3      	subs	r3, r2, r3
 8001302:	ee07 3a90 	vmov	s15, r3
 8001306:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30
	nav_ui=nav_ui+nav_error*0.001;
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001314:	4618      	mov	r0, r3
 8001316:	f7ff fa0d 	bl	8000734 <__aeabi_f2d>
 800131a:	4604      	mov	r4, r0
 800131c:	460d      	mov	r5, r1
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001322:	4618      	mov	r0, r3
 8001324:	f7ff fa06 	bl	8000734 <__aeabi_f2d>
 8001328:	a31f      	add	r3, pc, #124	; (adr r3, 80013a8 <_ZN8navigate13LineAssistingEPi+0x168>)
 800132a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800132e:	f7fe ff73 	bl	8000218 <__aeabi_dmul>
 8001332:	4602      	mov	r2, r0
 8001334:	460b      	mov	r3, r1
 8001336:	4620      	mov	r0, r4
 8001338:	4629      	mov	r1, r5
 800133a:	f7ff f89d 	bl	8000478 <__adddf3>
 800133e:	4602      	mov	r2, r0
 8001340:	460b      	mov	r3, r1
 8001342:	4610      	mov	r0, r2
 8001344:	4619      	mov	r1, r3
 8001346:	f7ff fad5 	bl	80008f4 <__aeabi_d2f>
 800134a:	4602      	mov	r2, r0
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	635a      	str	r2, [r3, #52]	; 0x34
	nav_PIDval=nav_Kp*nav_error+nav_Ki*nav_ui+nav_Kd*(nav_error-nav_last_error);
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	ed93 7a0c 	vldr	s14, [r3, #48]	; 0x30
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 800135c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	edd3 6a0c 	vldr	s13, [r3, #48]	; 0x30
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 800136c:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8001370:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c
	nav_last_error=nav_error;
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	639a      	str	r2, [r3, #56]	; 0x38
	nav_w=nav_PIDval/halfWidth;
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 8001388:	eef3 6a0e 	vmov.f32	s13, #62	; 0x41f00000  30.0
 800138c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	edc3 7a06 	vstr	s15, [r3, #24]
	return nav_w;
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	699b      	ldr	r3, [r3, #24]
}
 800139a:	ee07 3a90 	vmov	s15, r3
 800139e:	eeb0 0a67 	vmov.f32	s0, s15
 80013a2:	3718      	adds	r7, #24
 80013a4:	46bd      	mov	sp, r7
 80013a6:	bdb0      	pop	{r4, r5, r7, pc}
 80013a8:	d2f1a9fc 	.word	0xd2f1a9fc
 80013ac:	3f50624d 	.word	0x3f50624d

080013b0 <_ZN8navigate8getMeanWEv>:
float navigate::getMeanW(){
 80013b0:	b480      	push	{r7}
 80013b2:	b083      	sub	sp, #12
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	6078      	str	r0, [r7, #4]
	w=y_w*(1-weight)+nav_w*weight;
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	ed93 7a05 	vldr	s14, [r3, #20]
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	edd3 7a02 	vldr	s15, [r3, #8]
 80013c4:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80013c8:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80013cc:	ee27 7a27 	vmul.f32	s14, s14, s15
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	edd3 6a06 	vldr	s13, [r3, #24]
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	edd3 7a02 	vldr	s15, [r3, #8]
 80013dc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80013e0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	edc3 7a04 	vstr	s15, [r3, #16]
	return w;
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	691b      	ldr	r3, [r3, #16]
 80013ee:	ee07 3a90 	vmov	s15, r3
}
 80013f2:	eeb0 0a67 	vmov.f32	s0, s15
 80013f6:	370c      	adds	r7, #12
 80013f8:	46bd      	mov	sp, r7
 80013fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013fe:	4770      	bx	lr

08001400 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001400:	b480      	push	{r7}
 8001402:	b083      	sub	sp, #12
 8001404:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001406:	4b0f      	ldr	r3, [pc, #60]	; (8001444 <HAL_MspInit+0x44>)
 8001408:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800140a:	4a0e      	ldr	r2, [pc, #56]	; (8001444 <HAL_MspInit+0x44>)
 800140c:	f043 0301 	orr.w	r3, r3, #1
 8001410:	6613      	str	r3, [r2, #96]	; 0x60
 8001412:	4b0c      	ldr	r3, [pc, #48]	; (8001444 <HAL_MspInit+0x44>)
 8001414:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001416:	f003 0301 	and.w	r3, r3, #1
 800141a:	607b      	str	r3, [r7, #4]
 800141c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800141e:	4b09      	ldr	r3, [pc, #36]	; (8001444 <HAL_MspInit+0x44>)
 8001420:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001422:	4a08      	ldr	r2, [pc, #32]	; (8001444 <HAL_MspInit+0x44>)
 8001424:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001428:	6593      	str	r3, [r2, #88]	; 0x58
 800142a:	4b06      	ldr	r3, [pc, #24]	; (8001444 <HAL_MspInit+0x44>)
 800142c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800142e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001432:	603b      	str	r3, [r7, #0]
 8001434:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001436:	bf00      	nop
 8001438:	370c      	adds	r7, #12
 800143a:	46bd      	mov	sp, r7
 800143c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001440:	4770      	bx	lr
 8001442:	bf00      	nop
 8001444:	40021000 	.word	0x40021000

08001448 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001448:	b580      	push	{r7, lr}
 800144a:	b084      	sub	sp, #16
 800144c:	af00      	add	r7, sp, #0
 800144e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	4a0d      	ldr	r2, [pc, #52]	; (800148c <HAL_TIM_Base_MspInit+0x44>)
 8001456:	4293      	cmp	r3, r2
 8001458:	d113      	bne.n	8001482 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 800145a:	4b0d      	ldr	r3, [pc, #52]	; (8001490 <HAL_TIM_Base_MspInit+0x48>)
 800145c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800145e:	4a0c      	ldr	r2, [pc, #48]	; (8001490 <HAL_TIM_Base_MspInit+0x48>)
 8001460:	f043 0310 	orr.w	r3, r3, #16
 8001464:	6593      	str	r3, [r2, #88]	; 0x58
 8001466:	4b0a      	ldr	r3, [pc, #40]	; (8001490 <HAL_TIM_Base_MspInit+0x48>)
 8001468:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800146a:	f003 0310 	and.w	r3, r3, #16
 800146e:	60fb      	str	r3, [r7, #12]
 8001470:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8001472:	2200      	movs	r2, #0
 8001474:	2100      	movs	r1, #0
 8001476:	2036      	movs	r0, #54	; 0x36
 8001478:	f000 fae9 	bl	8001a4e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800147c:	2036      	movs	r0, #54	; 0x36
 800147e:	f000 fb00 	bl	8001a82 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 8001482:	bf00      	nop
 8001484:	3710      	adds	r7, #16
 8001486:	46bd      	mov	sp, r7
 8001488:	bd80      	pop	{r7, pc}
 800148a:	bf00      	nop
 800148c:	40001000 	.word	0x40001000
 8001490:	40021000 	.word	0x40021000

08001494 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001494:	b480      	push	{r7}
 8001496:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001498:	e7fe      	b.n	8001498 <NMI_Handler+0x4>

0800149a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800149a:	b480      	push	{r7}
 800149c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800149e:	e7fe      	b.n	800149e <HardFault_Handler+0x4>

080014a0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80014a0:	b480      	push	{r7}
 80014a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80014a4:	e7fe      	b.n	80014a4 <MemManage_Handler+0x4>

080014a6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80014a6:	b480      	push	{r7}
 80014a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80014aa:	e7fe      	b.n	80014aa <BusFault_Handler+0x4>

080014ac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80014ac:	b480      	push	{r7}
 80014ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80014b0:	e7fe      	b.n	80014b0 <UsageFault_Handler+0x4>

080014b2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80014b2:	b480      	push	{r7}
 80014b4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80014b6:	bf00      	nop
 80014b8:	46bd      	mov	sp, r7
 80014ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014be:	4770      	bx	lr

080014c0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80014c0:	b480      	push	{r7}
 80014c2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80014c4:	bf00      	nop
 80014c6:	46bd      	mov	sp, r7
 80014c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014cc:	4770      	bx	lr

080014ce <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80014ce:	b480      	push	{r7}
 80014d0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80014d2:	bf00      	nop
 80014d4:	46bd      	mov	sp, r7
 80014d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014da:	4770      	bx	lr

080014dc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80014dc:	b580      	push	{r7, lr}
 80014de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80014e0:	f000 f9bc 	bl	800185c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80014e4:	bf00      	nop
 80014e6:	bd80      	pop	{r7, pc}

080014e8 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80014e8:	b580      	push	{r7, lr}
 80014ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80014ec:	4802      	ldr	r0, [pc, #8]	; (80014f8 <TIM6_DAC_IRQHandler+0x10>)
 80014ee:	f001 fa56 	bl	800299e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80014f2:	bf00      	nop
 80014f4:	bd80      	pop	{r7, pc}
 80014f6:	bf00      	nop
 80014f8:	200000bc 	.word	0x200000bc

080014fc <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80014fc:	b480      	push	{r7}
 80014fe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001500:	4b06      	ldr	r3, [pc, #24]	; (800151c <SystemInit+0x20>)
 8001502:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001506:	4a05      	ldr	r2, [pc, #20]	; (800151c <SystemInit+0x20>)
 8001508:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800150c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001510:	bf00      	nop
 8001512:	46bd      	mov	sp, r7
 8001514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001518:	4770      	bx	lr
 800151a:	bf00      	nop
 800151c:	e000ed00 	.word	0xe000ed00

08001520 <_ZSt3absf>:
  abs(double __x)
  { return __builtin_fabs(__x); }

  inline _GLIBCXX_CONSTEXPR float
  abs(float __x)
  { return __builtin_fabsf(__x); }
 8001520:	b480      	push	{r7}
 8001522:	b083      	sub	sp, #12
 8001524:	af00      	add	r7, sp, #0
 8001526:	ed87 0a01 	vstr	s0, [r7, #4]
 800152a:	edd7 7a01 	vldr	s15, [r7, #4]
 800152e:	eef0 7ae7 	vabs.f32	s15, s15
 8001532:	eeb0 0a67 	vmov.f32	s0, s15
 8001536:	370c      	adds	r7, #12
 8001538:	46bd      	mov	sp, r7
 800153a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800153e:	4770      	bx	lr

08001540 <HAL_TIM_PeriodElapsedCallback>:

void setup(){
	HAL_TIM_Base_Start_IT(&htim6);
}

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8001540:	b590      	push	{r4, r7, lr}
 8001542:	b085      	sub	sp, #20
 8001544:	af00      	add	r7, sp, #0
 8001546:	6078      	str	r0, [r7, #4]
	//localization
	theta=theta+car.thetaUpdate(omega);
 8001548:	4b7b      	ldr	r3, [pc, #492]	; (8001738 <HAL_TIM_PeriodElapsedCallback+0x1f8>)
 800154a:	edd3 7a00 	vldr	s15, [r3]
 800154e:	eeb0 0a67 	vmov.f32	s0, s15
 8001552:	487a      	ldr	r0, [pc, #488]	; (800173c <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 8001554:	f7ff fb7c 	bl	8000c50 <_ZN8localize11thetaUpdateEf>
 8001558:	eeb0 7a40 	vmov.f32	s14, s0
 800155c:	4b78      	ldr	r3, [pc, #480]	; (8001740 <HAL_TIM_PeriodElapsedCallback+0x200>)
 800155e:	edd3 7a00 	vldr	s15, [r3]
 8001562:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001566:	4b76      	ldr	r3, [pc, #472]	; (8001740 <HAL_TIM_PeriodElapsedCallback+0x200>)
 8001568:	edc3 7a00 	vstr	s15, [r3]
	x_distance=car.delta_x_update(spd,omega);
 800156c:	4b75      	ldr	r3, [pc, #468]	; (8001744 <HAL_TIM_PeriodElapsedCallback+0x204>)
 800156e:	edd3 7a00 	vldr	s15, [r3]
 8001572:	4b71      	ldr	r3, [pc, #452]	; (8001738 <HAL_TIM_PeriodElapsedCallback+0x1f8>)
 8001574:	ed93 7a00 	vldr	s14, [r3]
 8001578:	eef0 0a47 	vmov.f32	s1, s14
 800157c:	eeb0 0a67 	vmov.f32	s0, s15
 8001580:	486e      	ldr	r0, [pc, #440]	; (800173c <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 8001582:	f7ff fa29 	bl	80009d8 <_ZN8localize14delta_x_updateEff>
 8001586:	eef0 7a40 	vmov.f32	s15, s0
 800158a:	4b6f      	ldr	r3, [pc, #444]	; (8001748 <HAL_TIM_PeriodElapsedCallback+0x208>)
 800158c:	edc3 7a00 	vstr	s15, [r3]
	y_distance=car.delta_y_update(spd,omega);
 8001590:	4b6c      	ldr	r3, [pc, #432]	; (8001744 <HAL_TIM_PeriodElapsedCallback+0x204>)
 8001592:	edd3 7a00 	vldr	s15, [r3]
 8001596:	4b68      	ldr	r3, [pc, #416]	; (8001738 <HAL_TIM_PeriodElapsedCallback+0x1f8>)
 8001598:	ed93 7a00 	vldr	s14, [r3]
 800159c:	eef0 0a47 	vmov.f32	s1, s14
 80015a0:	eeb0 0a67 	vmov.f32	s0, s15
 80015a4:	4865      	ldr	r0, [pc, #404]	; (800173c <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 80015a6:	f7ff fab3 	bl	8000b10 <_ZN8localize14delta_y_updateEff>
 80015aa:	eef0 7a40 	vmov.f32	s15, s0
 80015ae:	4b67      	ldr	r3, [pc, #412]	; (800174c <HAL_TIM_PeriodElapsedCallback+0x20c>)
 80015b0:	edc3 7a00 	vstr	s15, [r3]
	for(int i=0;i<5;i++){
 80015b4:	2300      	movs	r3, #0
 80015b6:	60fb      	str	r3, [r7, #12]
 80015b8:	68fb      	ldr	r3, [r7, #12]
 80015ba:	2b04      	cmp	r3, #4
 80015bc:	dc0b      	bgt.n	80015d6 <HAL_TIM_PeriodElapsedCallback+0x96>
		lineInfo[i]=car.line[i];
 80015be:	4a5f      	ldr	r2, [pc, #380]	; (800173c <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 80015c0:	68fb      	ldr	r3, [r7, #12]
 80015c2:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80015c6:	4962      	ldr	r1, [pc, #392]	; (8001750 <HAL_TIM_PeriodElapsedCallback+0x210>)
 80015c8:	68fb      	ldr	r3, [r7, #12]
 80015ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for(int i=0;i<5;i++){
 80015ce:	68fb      	ldr	r3, [r7, #12]
 80015d0:	3301      	adds	r3, #1
 80015d2:	60fb      	str	r3, [r7, #12]
 80015d4:	e7f0      	b.n	80015b8 <HAL_TIM_PeriodElapsedCallback+0x78>
	}
	//navigation
	if(abs(missions[index]-x_distance)>0.005){
 80015d6:	4b5f      	ldr	r3, [pc, #380]	; (8001754 <HAL_TIM_PeriodElapsedCallback+0x214>)
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	4a5f      	ldr	r2, [pc, #380]	; (8001758 <HAL_TIM_PeriodElapsedCallback+0x218>)
 80015dc:	009b      	lsls	r3, r3, #2
 80015de:	4413      	add	r3, r2
 80015e0:	ed93 7a00 	vldr	s14, [r3]
 80015e4:	4b58      	ldr	r3, [pc, #352]	; (8001748 <HAL_TIM_PeriodElapsedCallback+0x208>)
 80015e6:	edd3 7a00 	vldr	s15, [r3]
 80015ea:	ee77 7a67 	vsub.f32	s15, s14, s15
 80015ee:	eeb0 0a67 	vmov.f32	s0, s15
 80015f2:	f7ff ff95 	bl	8001520 <_ZSt3absf>
 80015f6:	ee10 3a10 	vmov	r3, s0
 80015fa:	4618      	mov	r0, r3
 80015fc:	f7ff f89a 	bl	8000734 <__aeabi_f2d>
 8001600:	2301      	movs	r3, #1
 8001602:	461c      	mov	r4, r3
 8001604:	a348      	add	r3, pc, #288	; (adr r3, 8001728 <HAL_TIM_PeriodElapsedCallback+0x1e8>)
 8001606:	e9d3 2300 	ldrd	r2, r3, [r3]
 800160a:	f7ff f969 	bl	80008e0 <__aeabi_dcmpgt>
 800160e:	4603      	mov	r3, r0
 8001610:	2b00      	cmp	r3, #0
 8001612:	d101      	bne.n	8001618 <HAL_TIM_PeriodElapsedCallback+0xd8>
 8001614:	2300      	movs	r3, #0
 8001616:	461c      	mov	r4, r3
 8001618:	b2e3      	uxtb	r3, r4
 800161a:	2b00      	cmp	r3, #0
 800161c:	d072      	beq.n	8001704 <HAL_TIM_PeriodElapsedCallback+0x1c4>
		if(spd==0){
 800161e:	4b49      	ldr	r3, [pc, #292]	; (8001744 <HAL_TIM_PeriodElapsedCallback+0x204>)
 8001620:	edd3 7a00 	vldr	s15, [r3]
 8001624:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001628:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800162c:	d123      	bne.n	8001676 <HAL_TIM_PeriodElapsedCallback+0x136>
			omega=chassis.wControl(omega, theta);
 800162e:	4b42      	ldr	r3, [pc, #264]	; (8001738 <HAL_TIM_PeriodElapsedCallback+0x1f8>)
 8001630:	edd3 7a00 	vldr	s15, [r3]
 8001634:	4b42      	ldr	r3, [pc, #264]	; (8001740 <HAL_TIM_PeriodElapsedCallback+0x200>)
 8001636:	ed93 7a00 	vldr	s14, [r3]
 800163a:	eef0 0a47 	vmov.f32	s1, s14
 800163e:	eeb0 0a67 	vmov.f32	s0, s15
 8001642:	4846      	ldr	r0, [pc, #280]	; (800175c <HAL_TIM_PeriodElapsedCallback+0x21c>)
 8001644:	f7ff fcfc 	bl	8001040 <_ZN8navigate8wControlEff>
 8001648:	eef0 7a40 	vmov.f32	s15, s0
 800164c:	4b3a      	ldr	r3, [pc, #232]	; (8001738 <HAL_TIM_PeriodElapsedCallback+0x1f8>)
 800164e:	edc3 7a00 	vstr	s15, [r3]
			if(omega<0.001) omega=0;
 8001652:	4b39      	ldr	r3, [pc, #228]	; (8001738 <HAL_TIM_PeriodElapsedCallback+0x1f8>)
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	4618      	mov	r0, r3
 8001658:	f7ff f86c 	bl	8000734 <__aeabi_f2d>
 800165c:	a334      	add	r3, pc, #208	; (adr r3, 8001730 <HAL_TIM_PeriodElapsedCallback+0x1f0>)
 800165e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001662:	f7ff f91f 	bl	80008a4 <__aeabi_dcmplt>
 8001666:	4603      	mov	r3, r0
 8001668:	2b00      	cmp	r3, #0
 800166a:	d053      	beq.n	8001714 <HAL_TIM_PeriodElapsedCallback+0x1d4>
 800166c:	4b32      	ldr	r3, [pc, #200]	; (8001738 <HAL_TIM_PeriodElapsedCallback+0x1f8>)
 800166e:	f04f 0200 	mov.w	r2, #0
 8001672:	601a      	str	r2, [r3, #0]
 8001674:	e04e      	b.n	8001714 <HAL_TIM_PeriodElapsedCallback+0x1d4>
		}
		else {
			chassis.y_correction(spd, theta, y_distance);
 8001676:	4b33      	ldr	r3, [pc, #204]	; (8001744 <HAL_TIM_PeriodElapsedCallback+0x204>)
 8001678:	edd3 7a00 	vldr	s15, [r3]
 800167c:	4b30      	ldr	r3, [pc, #192]	; (8001740 <HAL_TIM_PeriodElapsedCallback+0x200>)
 800167e:	ed93 7a00 	vldr	s14, [r3]
 8001682:	4b32      	ldr	r3, [pc, #200]	; (800174c <HAL_TIM_PeriodElapsedCallback+0x20c>)
 8001684:	edd3 6a00 	vldr	s13, [r3]
 8001688:	eeb0 1a66 	vmov.f32	s2, s13
 800168c:	eef0 0a47 	vmov.f32	s1, s14
 8001690:	eeb0 0a67 	vmov.f32	s0, s15
 8001694:	4831      	ldr	r0, [pc, #196]	; (800175c <HAL_TIM_PeriodElapsedCallback+0x21c>)
 8001696:	f7ff fd73 	bl	8001180 <_ZN8navigate12y_correctionEfff>
			chassis.LineAssisting(lineInfo);
 800169a:	492d      	ldr	r1, [pc, #180]	; (8001750 <HAL_TIM_PeriodElapsedCallback+0x210>)
 800169c:	482f      	ldr	r0, [pc, #188]	; (800175c <HAL_TIM_PeriodElapsedCallback+0x21c>)
 800169e:	f7ff fdcf 	bl	8001240 <_ZN8navigate13LineAssistingEPi>
			omega=chassis.getMeanW();
 80016a2:	482e      	ldr	r0, [pc, #184]	; (800175c <HAL_TIM_PeriodElapsedCallback+0x21c>)
 80016a4:	f7ff fe84 	bl	80013b0 <_ZN8navigate8getMeanWEv>
 80016a8:	eef0 7a40 	vmov.f32	s15, s0
 80016ac:	4b22      	ldr	r3, [pc, #136]	; (8001738 <HAL_TIM_PeriodElapsedCallback+0x1f8>)
 80016ae:	edc3 7a00 	vstr	s15, [r3]
			if(omega<0.001) omega=0;
 80016b2:	4b21      	ldr	r3, [pc, #132]	; (8001738 <HAL_TIM_PeriodElapsedCallback+0x1f8>)
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	4618      	mov	r0, r3
 80016b8:	f7ff f83c 	bl	8000734 <__aeabi_f2d>
 80016bc:	a31c      	add	r3, pc, #112	; (adr r3, 8001730 <HAL_TIM_PeriodElapsedCallback+0x1f0>)
 80016be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016c2:	f7ff f8ef 	bl	80008a4 <__aeabi_dcmplt>
 80016c6:	4603      	mov	r3, r0
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d003      	beq.n	80016d4 <HAL_TIM_PeriodElapsedCallback+0x194>
 80016cc:	4b1a      	ldr	r3, [pc, #104]	; (8001738 <HAL_TIM_PeriodElapsedCallback+0x1f8>)
 80016ce:	f04f 0200 	mov.w	r2, #0
 80016d2:	601a      	str	r2, [r3, #0]
			spd=chassis.spdControl(spd, x_distance, theta);
 80016d4:	4b1b      	ldr	r3, [pc, #108]	; (8001744 <HAL_TIM_PeriodElapsedCallback+0x204>)
 80016d6:	edd3 7a00 	vldr	s15, [r3]
 80016da:	4b1b      	ldr	r3, [pc, #108]	; (8001748 <HAL_TIM_PeriodElapsedCallback+0x208>)
 80016dc:	ed93 7a00 	vldr	s14, [r3]
 80016e0:	4b17      	ldr	r3, [pc, #92]	; (8001740 <HAL_TIM_PeriodElapsedCallback+0x200>)
 80016e2:	edd3 6a00 	vldr	s13, [r3]
 80016e6:	eeb0 1a66 	vmov.f32	s2, s13
 80016ea:	eef0 0a47 	vmov.f32	s1, s14
 80016ee:	eeb0 0a67 	vmov.f32	s0, s15
 80016f2:	481a      	ldr	r0, [pc, #104]	; (800175c <HAL_TIM_PeriodElapsedCallback+0x21c>)
 80016f4:	f7ff fbe8 	bl	8000ec8 <_ZN8navigate10spdControlEfff>
 80016f8:	eef0 7a40 	vmov.f32	s15, s0
 80016fc:	4b11      	ldr	r3, [pc, #68]	; (8001744 <HAL_TIM_PeriodElapsedCallback+0x204>)
 80016fe:	edc3 7a00 	vstr	s15, [r3]
 8001702:	e007      	b.n	8001714 <HAL_TIM_PeriodElapsedCallback+0x1d4>
		}
	}else {
		chassis.stop();
 8001704:	4815      	ldr	r0, [pc, #84]	; (800175c <HAL_TIM_PeriodElapsedCallback+0x21c>)
 8001706:	f7ff fbca 	bl	8000e9e <_ZN8navigate4stopEv>
		index++;
 800170a:	4b12      	ldr	r3, [pc, #72]	; (8001754 <HAL_TIM_PeriodElapsedCallback+0x214>)
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	3301      	adds	r3, #1
 8001710:	4a10      	ldr	r2, [pc, #64]	; (8001754 <HAL_TIM_PeriodElapsedCallback+0x214>)
 8001712:	6013      	str	r3, [r2, #0]
		if(missions[index]==2048){
			//send complete message
		}
	}
	count++;
 8001714:	4b12      	ldr	r3, [pc, #72]	; (8001760 <HAL_TIM_PeriodElapsedCallback+0x220>)
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	3301      	adds	r3, #1
 800171a:	4a11      	ldr	r2, [pc, #68]	; (8001760 <HAL_TIM_PeriodElapsedCallback+0x220>)
 800171c:	6013      	str	r3, [r2, #0]
}
 800171e:	bf00      	nop
 8001720:	3714      	adds	r7, #20
 8001722:	46bd      	mov	sp, r7
 8001724:	bd90      	pop	{r4, r7, pc}
 8001726:	bf00      	nop
 8001728:	47ae147b 	.word	0x47ae147b
 800172c:	3f747ae1 	.word	0x3f747ae1
 8001730:	d2f1a9fc 	.word	0xd2f1a9fc
 8001734:	3f50624d 	.word	0x3f50624d
 8001738:	2000010c 	.word	0x2000010c
 800173c:	20000134 	.word	0x20000134
 8001740:	20000110 	.word	0x20000110
 8001744:	20000108 	.word	0x20000108
 8001748:	20000114 	.word	0x20000114
 800174c:	20000118 	.word	0x20000118
 8001750:	2000011c 	.word	0x2000011c
 8001754:	20000130 	.word	0x20000130
 8001758:	20000000 	.word	0x20000000
 800175c:	20000160 	.word	0x20000160
 8001760:	2000019c 	.word	0x2000019c

08001764 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001764:	480d      	ldr	r0, [pc, #52]	; (800179c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001766:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8001768:	f7ff fec8 	bl	80014fc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800176c:	480c      	ldr	r0, [pc, #48]	; (80017a0 <LoopForever+0x6>)
  ldr r1, =_edata
 800176e:	490d      	ldr	r1, [pc, #52]	; (80017a4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001770:	4a0d      	ldr	r2, [pc, #52]	; (80017a8 <LoopForever+0xe>)
  movs r3, #0
 8001772:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001774:	e002      	b.n	800177c <LoopCopyDataInit>

08001776 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001776:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001778:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800177a:	3304      	adds	r3, #4

0800177c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800177c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800177e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001780:	d3f9      	bcc.n	8001776 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001782:	4a0a      	ldr	r2, [pc, #40]	; (80017ac <LoopForever+0x12>)
  ldr r4, =_ebss
 8001784:	4c0a      	ldr	r4, [pc, #40]	; (80017b0 <LoopForever+0x16>)
  movs r3, #0
 8001786:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001788:	e001      	b.n	800178e <LoopFillZerobss>

0800178a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800178a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800178c:	3204      	adds	r2, #4

0800178e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800178e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001790:	d3fb      	bcc.n	800178a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001792:	f002 f999 	bl	8003ac8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001796:	f7ff fa9b 	bl	8000cd0 <main>

0800179a <LoopForever>:

LoopForever:
    b LoopForever
 800179a:	e7fe      	b.n	800179a <LoopForever>
  ldr   r0, =_estack
 800179c:	2001c000 	.word	0x2001c000
  ldr r0, =_sdata
 80017a0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80017a4:	200000a0 	.word	0x200000a0
  ldr r2, =_sidata
 80017a8:	08003f20 	.word	0x08003f20
  ldr r2, =_sbss
 80017ac:	200000a0 	.word	0x200000a0
  ldr r4, =_ebss
 80017b0:	200001a4 	.word	0x200001a4

080017b4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80017b4:	e7fe      	b.n	80017b4 <ADC1_2_IRQHandler>

080017b6 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80017b6:	b580      	push	{r7, lr}
 80017b8:	b082      	sub	sp, #8
 80017ba:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80017bc:	2300      	movs	r3, #0
 80017be:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80017c0:	2003      	movs	r0, #3
 80017c2:	f000 f939 	bl	8001a38 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80017c6:	200f      	movs	r0, #15
 80017c8:	f000 f80e 	bl	80017e8 <HAL_InitTick>
 80017cc:	4603      	mov	r3, r0
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d002      	beq.n	80017d8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80017d2:	2301      	movs	r3, #1
 80017d4:	71fb      	strb	r3, [r7, #7]
 80017d6:	e001      	b.n	80017dc <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80017d8:	f7ff fe12 	bl	8001400 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80017dc:	79fb      	ldrb	r3, [r7, #7]

}
 80017de:	4618      	mov	r0, r3
 80017e0:	3708      	adds	r7, #8
 80017e2:	46bd      	mov	sp, r7
 80017e4:	bd80      	pop	{r7, pc}
	...

080017e8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b084      	sub	sp, #16
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80017f0:	2300      	movs	r3, #0
 80017f2:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80017f4:	4b16      	ldr	r3, [pc, #88]	; (8001850 <HAL_InitTick+0x68>)
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d022      	beq.n	8001842 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80017fc:	4b15      	ldr	r3, [pc, #84]	; (8001854 <HAL_InitTick+0x6c>)
 80017fe:	681a      	ldr	r2, [r3, #0]
 8001800:	4b13      	ldr	r3, [pc, #76]	; (8001850 <HAL_InitTick+0x68>)
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001808:	fbb1 f3f3 	udiv	r3, r1, r3
 800180c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001810:	4618      	mov	r0, r3
 8001812:	f000 f944 	bl	8001a9e <HAL_SYSTICK_Config>
 8001816:	4603      	mov	r3, r0
 8001818:	2b00      	cmp	r3, #0
 800181a:	d10f      	bne.n	800183c <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	2b0f      	cmp	r3, #15
 8001820:	d809      	bhi.n	8001836 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001822:	2200      	movs	r2, #0
 8001824:	6879      	ldr	r1, [r7, #4]
 8001826:	f04f 30ff 	mov.w	r0, #4294967295
 800182a:	f000 f910 	bl	8001a4e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800182e:	4a0a      	ldr	r2, [pc, #40]	; (8001858 <HAL_InitTick+0x70>)
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	6013      	str	r3, [r2, #0]
 8001834:	e007      	b.n	8001846 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8001836:	2301      	movs	r3, #1
 8001838:	73fb      	strb	r3, [r7, #15]
 800183a:	e004      	b.n	8001846 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 800183c:	2301      	movs	r3, #1
 800183e:	73fb      	strb	r3, [r7, #15]
 8001840:	e001      	b.n	8001846 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001842:	2301      	movs	r3, #1
 8001844:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001846:	7bfb      	ldrb	r3, [r7, #15]
}
 8001848:	4618      	mov	r0, r3
 800184a:	3710      	adds	r7, #16
 800184c:	46bd      	mov	sp, r7
 800184e:	bd80      	pop	{r7, pc}
 8001850:	2000009c 	.word	0x2000009c
 8001854:	20000094 	.word	0x20000094
 8001858:	20000098 	.word	0x20000098

0800185c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800185c:	b480      	push	{r7}
 800185e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001860:	4b05      	ldr	r3, [pc, #20]	; (8001878 <HAL_IncTick+0x1c>)
 8001862:	681a      	ldr	r2, [r3, #0]
 8001864:	4b05      	ldr	r3, [pc, #20]	; (800187c <HAL_IncTick+0x20>)
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	4413      	add	r3, r2
 800186a:	4a03      	ldr	r2, [pc, #12]	; (8001878 <HAL_IncTick+0x1c>)
 800186c:	6013      	str	r3, [r2, #0]
}
 800186e:	bf00      	nop
 8001870:	46bd      	mov	sp, r7
 8001872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001876:	4770      	bx	lr
 8001878:	200001a0 	.word	0x200001a0
 800187c:	2000009c 	.word	0x2000009c

08001880 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001880:	b480      	push	{r7}
 8001882:	af00      	add	r7, sp, #0
  return uwTick;
 8001884:	4b03      	ldr	r3, [pc, #12]	; (8001894 <HAL_GetTick+0x14>)
 8001886:	681b      	ldr	r3, [r3, #0]
}
 8001888:	4618      	mov	r0, r3
 800188a:	46bd      	mov	sp, r7
 800188c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001890:	4770      	bx	lr
 8001892:	bf00      	nop
 8001894:	200001a0 	.word	0x200001a0

08001898 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001898:	b480      	push	{r7}
 800189a:	b085      	sub	sp, #20
 800189c:	af00      	add	r7, sp, #0
 800189e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	f003 0307 	and.w	r3, r3, #7
 80018a6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80018a8:	4b0c      	ldr	r3, [pc, #48]	; (80018dc <__NVIC_SetPriorityGrouping+0x44>)
 80018aa:	68db      	ldr	r3, [r3, #12]
 80018ac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80018ae:	68ba      	ldr	r2, [r7, #8]
 80018b0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80018b4:	4013      	ands	r3, r2
 80018b6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80018b8:	68fb      	ldr	r3, [r7, #12]
 80018ba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80018bc:	68bb      	ldr	r3, [r7, #8]
 80018be:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80018c0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80018c4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80018c8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80018ca:	4a04      	ldr	r2, [pc, #16]	; (80018dc <__NVIC_SetPriorityGrouping+0x44>)
 80018cc:	68bb      	ldr	r3, [r7, #8]
 80018ce:	60d3      	str	r3, [r2, #12]
}
 80018d0:	bf00      	nop
 80018d2:	3714      	adds	r7, #20
 80018d4:	46bd      	mov	sp, r7
 80018d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018da:	4770      	bx	lr
 80018dc:	e000ed00 	.word	0xe000ed00

080018e0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80018e0:	b480      	push	{r7}
 80018e2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80018e4:	4b04      	ldr	r3, [pc, #16]	; (80018f8 <__NVIC_GetPriorityGrouping+0x18>)
 80018e6:	68db      	ldr	r3, [r3, #12]
 80018e8:	0a1b      	lsrs	r3, r3, #8
 80018ea:	f003 0307 	and.w	r3, r3, #7
}
 80018ee:	4618      	mov	r0, r3
 80018f0:	46bd      	mov	sp, r7
 80018f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f6:	4770      	bx	lr
 80018f8:	e000ed00 	.word	0xe000ed00

080018fc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018fc:	b480      	push	{r7}
 80018fe:	b083      	sub	sp, #12
 8001900:	af00      	add	r7, sp, #0
 8001902:	4603      	mov	r3, r0
 8001904:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001906:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800190a:	2b00      	cmp	r3, #0
 800190c:	db0b      	blt.n	8001926 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800190e:	79fb      	ldrb	r3, [r7, #7]
 8001910:	f003 021f 	and.w	r2, r3, #31
 8001914:	4907      	ldr	r1, [pc, #28]	; (8001934 <__NVIC_EnableIRQ+0x38>)
 8001916:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800191a:	095b      	lsrs	r3, r3, #5
 800191c:	2001      	movs	r0, #1
 800191e:	fa00 f202 	lsl.w	r2, r0, r2
 8001922:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001926:	bf00      	nop
 8001928:	370c      	adds	r7, #12
 800192a:	46bd      	mov	sp, r7
 800192c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001930:	4770      	bx	lr
 8001932:	bf00      	nop
 8001934:	e000e100 	.word	0xe000e100

08001938 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001938:	b480      	push	{r7}
 800193a:	b083      	sub	sp, #12
 800193c:	af00      	add	r7, sp, #0
 800193e:	4603      	mov	r3, r0
 8001940:	6039      	str	r1, [r7, #0]
 8001942:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001944:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001948:	2b00      	cmp	r3, #0
 800194a:	db0a      	blt.n	8001962 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800194c:	683b      	ldr	r3, [r7, #0]
 800194e:	b2da      	uxtb	r2, r3
 8001950:	490c      	ldr	r1, [pc, #48]	; (8001984 <__NVIC_SetPriority+0x4c>)
 8001952:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001956:	0112      	lsls	r2, r2, #4
 8001958:	b2d2      	uxtb	r2, r2
 800195a:	440b      	add	r3, r1
 800195c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001960:	e00a      	b.n	8001978 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001962:	683b      	ldr	r3, [r7, #0]
 8001964:	b2da      	uxtb	r2, r3
 8001966:	4908      	ldr	r1, [pc, #32]	; (8001988 <__NVIC_SetPriority+0x50>)
 8001968:	79fb      	ldrb	r3, [r7, #7]
 800196a:	f003 030f 	and.w	r3, r3, #15
 800196e:	3b04      	subs	r3, #4
 8001970:	0112      	lsls	r2, r2, #4
 8001972:	b2d2      	uxtb	r2, r2
 8001974:	440b      	add	r3, r1
 8001976:	761a      	strb	r2, [r3, #24]
}
 8001978:	bf00      	nop
 800197a:	370c      	adds	r7, #12
 800197c:	46bd      	mov	sp, r7
 800197e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001982:	4770      	bx	lr
 8001984:	e000e100 	.word	0xe000e100
 8001988:	e000ed00 	.word	0xe000ed00

0800198c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800198c:	b480      	push	{r7}
 800198e:	b089      	sub	sp, #36	; 0x24
 8001990:	af00      	add	r7, sp, #0
 8001992:	60f8      	str	r0, [r7, #12]
 8001994:	60b9      	str	r1, [r7, #8]
 8001996:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001998:	68fb      	ldr	r3, [r7, #12]
 800199a:	f003 0307 	and.w	r3, r3, #7
 800199e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80019a0:	69fb      	ldr	r3, [r7, #28]
 80019a2:	f1c3 0307 	rsb	r3, r3, #7
 80019a6:	2b04      	cmp	r3, #4
 80019a8:	bf28      	it	cs
 80019aa:	2304      	movcs	r3, #4
 80019ac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80019ae:	69fb      	ldr	r3, [r7, #28]
 80019b0:	3304      	adds	r3, #4
 80019b2:	2b06      	cmp	r3, #6
 80019b4:	d902      	bls.n	80019bc <NVIC_EncodePriority+0x30>
 80019b6:	69fb      	ldr	r3, [r7, #28]
 80019b8:	3b03      	subs	r3, #3
 80019ba:	e000      	b.n	80019be <NVIC_EncodePriority+0x32>
 80019bc:	2300      	movs	r3, #0
 80019be:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019c0:	f04f 32ff 	mov.w	r2, #4294967295
 80019c4:	69bb      	ldr	r3, [r7, #24]
 80019c6:	fa02 f303 	lsl.w	r3, r2, r3
 80019ca:	43da      	mvns	r2, r3
 80019cc:	68bb      	ldr	r3, [r7, #8]
 80019ce:	401a      	ands	r2, r3
 80019d0:	697b      	ldr	r3, [r7, #20]
 80019d2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80019d4:	f04f 31ff 	mov.w	r1, #4294967295
 80019d8:	697b      	ldr	r3, [r7, #20]
 80019da:	fa01 f303 	lsl.w	r3, r1, r3
 80019de:	43d9      	mvns	r1, r3
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019e4:	4313      	orrs	r3, r2
         );
}
 80019e6:	4618      	mov	r0, r3
 80019e8:	3724      	adds	r7, #36	; 0x24
 80019ea:	46bd      	mov	sp, r7
 80019ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f0:	4770      	bx	lr
	...

080019f4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80019f4:	b580      	push	{r7, lr}
 80019f6:	b082      	sub	sp, #8
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	3b01      	subs	r3, #1
 8001a00:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001a04:	d301      	bcc.n	8001a0a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001a06:	2301      	movs	r3, #1
 8001a08:	e00f      	b.n	8001a2a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a0a:	4a0a      	ldr	r2, [pc, #40]	; (8001a34 <SysTick_Config+0x40>)
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	3b01      	subs	r3, #1
 8001a10:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a12:	210f      	movs	r1, #15
 8001a14:	f04f 30ff 	mov.w	r0, #4294967295
 8001a18:	f7ff ff8e 	bl	8001938 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a1c:	4b05      	ldr	r3, [pc, #20]	; (8001a34 <SysTick_Config+0x40>)
 8001a1e:	2200      	movs	r2, #0
 8001a20:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a22:	4b04      	ldr	r3, [pc, #16]	; (8001a34 <SysTick_Config+0x40>)
 8001a24:	2207      	movs	r2, #7
 8001a26:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a28:	2300      	movs	r3, #0
}
 8001a2a:	4618      	mov	r0, r3
 8001a2c:	3708      	adds	r7, #8
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	bd80      	pop	{r7, pc}
 8001a32:	bf00      	nop
 8001a34:	e000e010 	.word	0xe000e010

08001a38 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b082      	sub	sp, #8
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a40:	6878      	ldr	r0, [r7, #4]
 8001a42:	f7ff ff29 	bl	8001898 <__NVIC_SetPriorityGrouping>
}
 8001a46:	bf00      	nop
 8001a48:	3708      	adds	r7, #8
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	bd80      	pop	{r7, pc}

08001a4e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a4e:	b580      	push	{r7, lr}
 8001a50:	b086      	sub	sp, #24
 8001a52:	af00      	add	r7, sp, #0
 8001a54:	4603      	mov	r3, r0
 8001a56:	60b9      	str	r1, [r7, #8]
 8001a58:	607a      	str	r2, [r7, #4]
 8001a5a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001a5c:	f7ff ff40 	bl	80018e0 <__NVIC_GetPriorityGrouping>
 8001a60:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001a62:	687a      	ldr	r2, [r7, #4]
 8001a64:	68b9      	ldr	r1, [r7, #8]
 8001a66:	6978      	ldr	r0, [r7, #20]
 8001a68:	f7ff ff90 	bl	800198c <NVIC_EncodePriority>
 8001a6c:	4602      	mov	r2, r0
 8001a6e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a72:	4611      	mov	r1, r2
 8001a74:	4618      	mov	r0, r3
 8001a76:	f7ff ff5f 	bl	8001938 <__NVIC_SetPriority>
}
 8001a7a:	bf00      	nop
 8001a7c:	3718      	adds	r7, #24
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	bd80      	pop	{r7, pc}

08001a82 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a82:	b580      	push	{r7, lr}
 8001a84:	b082      	sub	sp, #8
 8001a86:	af00      	add	r7, sp, #0
 8001a88:	4603      	mov	r3, r0
 8001a8a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001a8c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a90:	4618      	mov	r0, r3
 8001a92:	f7ff ff33 	bl	80018fc <__NVIC_EnableIRQ>
}
 8001a96:	bf00      	nop
 8001a98:	3708      	adds	r7, #8
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	bd80      	pop	{r7, pc}

08001a9e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001a9e:	b580      	push	{r7, lr}
 8001aa0:	b082      	sub	sp, #8
 8001aa2:	af00      	add	r7, sp, #0
 8001aa4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001aa6:	6878      	ldr	r0, [r7, #4]
 8001aa8:	f7ff ffa4 	bl	80019f4 <SysTick_Config>
 8001aac:	4603      	mov	r3, r0
}
 8001aae:	4618      	mov	r0, r3
 8001ab0:	3708      	adds	r7, #8
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	bd80      	pop	{r7, pc}
	...

08001ab8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001ab8:	b480      	push	{r7}
 8001aba:	b087      	sub	sp, #28
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	6078      	str	r0, [r7, #4]
 8001ac0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001ac2:	2300      	movs	r3, #0
 8001ac4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001ac6:	e15a      	b.n	8001d7e <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001ac8:	683b      	ldr	r3, [r7, #0]
 8001aca:	681a      	ldr	r2, [r3, #0]
 8001acc:	2101      	movs	r1, #1
 8001ace:	697b      	ldr	r3, [r7, #20]
 8001ad0:	fa01 f303 	lsl.w	r3, r1, r3
 8001ad4:	4013      	ands	r3, r2
 8001ad6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	f000 814c 	beq.w	8001d78 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001ae0:	683b      	ldr	r3, [r7, #0]
 8001ae2:	685b      	ldr	r3, [r3, #4]
 8001ae4:	f003 0303 	and.w	r3, r3, #3
 8001ae8:	2b01      	cmp	r3, #1
 8001aea:	d005      	beq.n	8001af8 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001aec:	683b      	ldr	r3, [r7, #0]
 8001aee:	685b      	ldr	r3, [r3, #4]
 8001af0:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001af4:	2b02      	cmp	r3, #2
 8001af6:	d130      	bne.n	8001b5a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	689b      	ldr	r3, [r3, #8]
 8001afc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001afe:	697b      	ldr	r3, [r7, #20]
 8001b00:	005b      	lsls	r3, r3, #1
 8001b02:	2203      	movs	r2, #3
 8001b04:	fa02 f303 	lsl.w	r3, r2, r3
 8001b08:	43db      	mvns	r3, r3
 8001b0a:	693a      	ldr	r2, [r7, #16]
 8001b0c:	4013      	ands	r3, r2
 8001b0e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001b10:	683b      	ldr	r3, [r7, #0]
 8001b12:	68da      	ldr	r2, [r3, #12]
 8001b14:	697b      	ldr	r3, [r7, #20]
 8001b16:	005b      	lsls	r3, r3, #1
 8001b18:	fa02 f303 	lsl.w	r3, r2, r3
 8001b1c:	693a      	ldr	r2, [r7, #16]
 8001b1e:	4313      	orrs	r3, r2
 8001b20:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	693a      	ldr	r2, [r7, #16]
 8001b26:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	685b      	ldr	r3, [r3, #4]
 8001b2c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001b2e:	2201      	movs	r2, #1
 8001b30:	697b      	ldr	r3, [r7, #20]
 8001b32:	fa02 f303 	lsl.w	r3, r2, r3
 8001b36:	43db      	mvns	r3, r3
 8001b38:	693a      	ldr	r2, [r7, #16]
 8001b3a:	4013      	ands	r3, r2
 8001b3c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001b3e:	683b      	ldr	r3, [r7, #0]
 8001b40:	685b      	ldr	r3, [r3, #4]
 8001b42:	091b      	lsrs	r3, r3, #4
 8001b44:	f003 0201 	and.w	r2, r3, #1
 8001b48:	697b      	ldr	r3, [r7, #20]
 8001b4a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b4e:	693a      	ldr	r2, [r7, #16]
 8001b50:	4313      	orrs	r3, r2
 8001b52:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	693a      	ldr	r2, [r7, #16]
 8001b58:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001b5a:	683b      	ldr	r3, [r7, #0]
 8001b5c:	685b      	ldr	r3, [r3, #4]
 8001b5e:	f003 0303 	and.w	r3, r3, #3
 8001b62:	2b03      	cmp	r3, #3
 8001b64:	d017      	beq.n	8001b96 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	68db      	ldr	r3, [r3, #12]
 8001b6a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001b6c:	697b      	ldr	r3, [r7, #20]
 8001b6e:	005b      	lsls	r3, r3, #1
 8001b70:	2203      	movs	r2, #3
 8001b72:	fa02 f303 	lsl.w	r3, r2, r3
 8001b76:	43db      	mvns	r3, r3
 8001b78:	693a      	ldr	r2, [r7, #16]
 8001b7a:	4013      	ands	r3, r2
 8001b7c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001b7e:	683b      	ldr	r3, [r7, #0]
 8001b80:	689a      	ldr	r2, [r3, #8]
 8001b82:	697b      	ldr	r3, [r7, #20]
 8001b84:	005b      	lsls	r3, r3, #1
 8001b86:	fa02 f303 	lsl.w	r3, r2, r3
 8001b8a:	693a      	ldr	r2, [r7, #16]
 8001b8c:	4313      	orrs	r3, r2
 8001b8e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	693a      	ldr	r2, [r7, #16]
 8001b94:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001b96:	683b      	ldr	r3, [r7, #0]
 8001b98:	685b      	ldr	r3, [r3, #4]
 8001b9a:	f003 0303 	and.w	r3, r3, #3
 8001b9e:	2b02      	cmp	r3, #2
 8001ba0:	d123      	bne.n	8001bea <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001ba2:	697b      	ldr	r3, [r7, #20]
 8001ba4:	08da      	lsrs	r2, r3, #3
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	3208      	adds	r2, #8
 8001baa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001bae:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001bb0:	697b      	ldr	r3, [r7, #20]
 8001bb2:	f003 0307 	and.w	r3, r3, #7
 8001bb6:	009b      	lsls	r3, r3, #2
 8001bb8:	220f      	movs	r2, #15
 8001bba:	fa02 f303 	lsl.w	r3, r2, r3
 8001bbe:	43db      	mvns	r3, r3
 8001bc0:	693a      	ldr	r2, [r7, #16]
 8001bc2:	4013      	ands	r3, r2
 8001bc4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001bc6:	683b      	ldr	r3, [r7, #0]
 8001bc8:	691a      	ldr	r2, [r3, #16]
 8001bca:	697b      	ldr	r3, [r7, #20]
 8001bcc:	f003 0307 	and.w	r3, r3, #7
 8001bd0:	009b      	lsls	r3, r3, #2
 8001bd2:	fa02 f303 	lsl.w	r3, r2, r3
 8001bd6:	693a      	ldr	r2, [r7, #16]
 8001bd8:	4313      	orrs	r3, r2
 8001bda:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001bdc:	697b      	ldr	r3, [r7, #20]
 8001bde:	08da      	lsrs	r2, r3, #3
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	3208      	adds	r2, #8
 8001be4:	6939      	ldr	r1, [r7, #16]
 8001be6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001bf0:	697b      	ldr	r3, [r7, #20]
 8001bf2:	005b      	lsls	r3, r3, #1
 8001bf4:	2203      	movs	r2, #3
 8001bf6:	fa02 f303 	lsl.w	r3, r2, r3
 8001bfa:	43db      	mvns	r3, r3
 8001bfc:	693a      	ldr	r2, [r7, #16]
 8001bfe:	4013      	ands	r3, r2
 8001c00:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001c02:	683b      	ldr	r3, [r7, #0]
 8001c04:	685b      	ldr	r3, [r3, #4]
 8001c06:	f003 0203 	and.w	r2, r3, #3
 8001c0a:	697b      	ldr	r3, [r7, #20]
 8001c0c:	005b      	lsls	r3, r3, #1
 8001c0e:	fa02 f303 	lsl.w	r3, r2, r3
 8001c12:	693a      	ldr	r2, [r7, #16]
 8001c14:	4313      	orrs	r3, r2
 8001c16:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	693a      	ldr	r2, [r7, #16]
 8001c1c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001c1e:	683b      	ldr	r3, [r7, #0]
 8001c20:	685b      	ldr	r3, [r3, #4]
 8001c22:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	f000 80a6 	beq.w	8001d78 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c2c:	4b5b      	ldr	r3, [pc, #364]	; (8001d9c <HAL_GPIO_Init+0x2e4>)
 8001c2e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001c30:	4a5a      	ldr	r2, [pc, #360]	; (8001d9c <HAL_GPIO_Init+0x2e4>)
 8001c32:	f043 0301 	orr.w	r3, r3, #1
 8001c36:	6613      	str	r3, [r2, #96]	; 0x60
 8001c38:	4b58      	ldr	r3, [pc, #352]	; (8001d9c <HAL_GPIO_Init+0x2e4>)
 8001c3a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001c3c:	f003 0301 	and.w	r3, r3, #1
 8001c40:	60bb      	str	r3, [r7, #8]
 8001c42:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001c44:	4a56      	ldr	r2, [pc, #344]	; (8001da0 <HAL_GPIO_Init+0x2e8>)
 8001c46:	697b      	ldr	r3, [r7, #20]
 8001c48:	089b      	lsrs	r3, r3, #2
 8001c4a:	3302      	adds	r3, #2
 8001c4c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c50:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001c52:	697b      	ldr	r3, [r7, #20]
 8001c54:	f003 0303 	and.w	r3, r3, #3
 8001c58:	009b      	lsls	r3, r3, #2
 8001c5a:	220f      	movs	r2, #15
 8001c5c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c60:	43db      	mvns	r3, r3
 8001c62:	693a      	ldr	r2, [r7, #16]
 8001c64:	4013      	ands	r3, r2
 8001c66:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001c6e:	d01f      	beq.n	8001cb0 <HAL_GPIO_Init+0x1f8>
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	4a4c      	ldr	r2, [pc, #304]	; (8001da4 <HAL_GPIO_Init+0x2ec>)
 8001c74:	4293      	cmp	r3, r2
 8001c76:	d019      	beq.n	8001cac <HAL_GPIO_Init+0x1f4>
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	4a4b      	ldr	r2, [pc, #300]	; (8001da8 <HAL_GPIO_Init+0x2f0>)
 8001c7c:	4293      	cmp	r3, r2
 8001c7e:	d013      	beq.n	8001ca8 <HAL_GPIO_Init+0x1f0>
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	4a4a      	ldr	r2, [pc, #296]	; (8001dac <HAL_GPIO_Init+0x2f4>)
 8001c84:	4293      	cmp	r3, r2
 8001c86:	d00d      	beq.n	8001ca4 <HAL_GPIO_Init+0x1ec>
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	4a49      	ldr	r2, [pc, #292]	; (8001db0 <HAL_GPIO_Init+0x2f8>)
 8001c8c:	4293      	cmp	r3, r2
 8001c8e:	d007      	beq.n	8001ca0 <HAL_GPIO_Init+0x1e8>
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	4a48      	ldr	r2, [pc, #288]	; (8001db4 <HAL_GPIO_Init+0x2fc>)
 8001c94:	4293      	cmp	r3, r2
 8001c96:	d101      	bne.n	8001c9c <HAL_GPIO_Init+0x1e4>
 8001c98:	2305      	movs	r3, #5
 8001c9a:	e00a      	b.n	8001cb2 <HAL_GPIO_Init+0x1fa>
 8001c9c:	2306      	movs	r3, #6
 8001c9e:	e008      	b.n	8001cb2 <HAL_GPIO_Init+0x1fa>
 8001ca0:	2304      	movs	r3, #4
 8001ca2:	e006      	b.n	8001cb2 <HAL_GPIO_Init+0x1fa>
 8001ca4:	2303      	movs	r3, #3
 8001ca6:	e004      	b.n	8001cb2 <HAL_GPIO_Init+0x1fa>
 8001ca8:	2302      	movs	r3, #2
 8001caa:	e002      	b.n	8001cb2 <HAL_GPIO_Init+0x1fa>
 8001cac:	2301      	movs	r3, #1
 8001cae:	e000      	b.n	8001cb2 <HAL_GPIO_Init+0x1fa>
 8001cb0:	2300      	movs	r3, #0
 8001cb2:	697a      	ldr	r2, [r7, #20]
 8001cb4:	f002 0203 	and.w	r2, r2, #3
 8001cb8:	0092      	lsls	r2, r2, #2
 8001cba:	4093      	lsls	r3, r2
 8001cbc:	693a      	ldr	r2, [r7, #16]
 8001cbe:	4313      	orrs	r3, r2
 8001cc0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001cc2:	4937      	ldr	r1, [pc, #220]	; (8001da0 <HAL_GPIO_Init+0x2e8>)
 8001cc4:	697b      	ldr	r3, [r7, #20]
 8001cc6:	089b      	lsrs	r3, r3, #2
 8001cc8:	3302      	adds	r3, #2
 8001cca:	693a      	ldr	r2, [r7, #16]
 8001ccc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001cd0:	4b39      	ldr	r3, [pc, #228]	; (8001db8 <HAL_GPIO_Init+0x300>)
 8001cd2:	689b      	ldr	r3, [r3, #8]
 8001cd4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001cd6:	68fb      	ldr	r3, [r7, #12]
 8001cd8:	43db      	mvns	r3, r3
 8001cda:	693a      	ldr	r2, [r7, #16]
 8001cdc:	4013      	ands	r3, r2
 8001cde:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001ce0:	683b      	ldr	r3, [r7, #0]
 8001ce2:	685b      	ldr	r3, [r3, #4]
 8001ce4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d003      	beq.n	8001cf4 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8001cec:	693a      	ldr	r2, [r7, #16]
 8001cee:	68fb      	ldr	r3, [r7, #12]
 8001cf0:	4313      	orrs	r3, r2
 8001cf2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001cf4:	4a30      	ldr	r2, [pc, #192]	; (8001db8 <HAL_GPIO_Init+0x300>)
 8001cf6:	693b      	ldr	r3, [r7, #16]
 8001cf8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001cfa:	4b2f      	ldr	r3, [pc, #188]	; (8001db8 <HAL_GPIO_Init+0x300>)
 8001cfc:	68db      	ldr	r3, [r3, #12]
 8001cfe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d00:	68fb      	ldr	r3, [r7, #12]
 8001d02:	43db      	mvns	r3, r3
 8001d04:	693a      	ldr	r2, [r7, #16]
 8001d06:	4013      	ands	r3, r2
 8001d08:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001d0a:	683b      	ldr	r3, [r7, #0]
 8001d0c:	685b      	ldr	r3, [r3, #4]
 8001d0e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d003      	beq.n	8001d1e <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8001d16:	693a      	ldr	r2, [r7, #16]
 8001d18:	68fb      	ldr	r3, [r7, #12]
 8001d1a:	4313      	orrs	r3, r2
 8001d1c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001d1e:	4a26      	ldr	r2, [pc, #152]	; (8001db8 <HAL_GPIO_Init+0x300>)
 8001d20:	693b      	ldr	r3, [r7, #16]
 8001d22:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8001d24:	4b24      	ldr	r3, [pc, #144]	; (8001db8 <HAL_GPIO_Init+0x300>)
 8001d26:	685b      	ldr	r3, [r3, #4]
 8001d28:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d2a:	68fb      	ldr	r3, [r7, #12]
 8001d2c:	43db      	mvns	r3, r3
 8001d2e:	693a      	ldr	r2, [r7, #16]
 8001d30:	4013      	ands	r3, r2
 8001d32:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001d34:	683b      	ldr	r3, [r7, #0]
 8001d36:	685b      	ldr	r3, [r3, #4]
 8001d38:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d003      	beq.n	8001d48 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8001d40:	693a      	ldr	r2, [r7, #16]
 8001d42:	68fb      	ldr	r3, [r7, #12]
 8001d44:	4313      	orrs	r3, r2
 8001d46:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001d48:	4a1b      	ldr	r2, [pc, #108]	; (8001db8 <HAL_GPIO_Init+0x300>)
 8001d4a:	693b      	ldr	r3, [r7, #16]
 8001d4c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001d4e:	4b1a      	ldr	r3, [pc, #104]	; (8001db8 <HAL_GPIO_Init+0x300>)
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d54:	68fb      	ldr	r3, [r7, #12]
 8001d56:	43db      	mvns	r3, r3
 8001d58:	693a      	ldr	r2, [r7, #16]
 8001d5a:	4013      	ands	r3, r2
 8001d5c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001d5e:	683b      	ldr	r3, [r7, #0]
 8001d60:	685b      	ldr	r3, [r3, #4]
 8001d62:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d003      	beq.n	8001d72 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8001d6a:	693a      	ldr	r2, [r7, #16]
 8001d6c:	68fb      	ldr	r3, [r7, #12]
 8001d6e:	4313      	orrs	r3, r2
 8001d70:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001d72:	4a11      	ldr	r2, [pc, #68]	; (8001db8 <HAL_GPIO_Init+0x300>)
 8001d74:	693b      	ldr	r3, [r7, #16]
 8001d76:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001d78:	697b      	ldr	r3, [r7, #20]
 8001d7a:	3301      	adds	r3, #1
 8001d7c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001d7e:	683b      	ldr	r3, [r7, #0]
 8001d80:	681a      	ldr	r2, [r3, #0]
 8001d82:	697b      	ldr	r3, [r7, #20]
 8001d84:	fa22 f303 	lsr.w	r3, r2, r3
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	f47f ae9d 	bne.w	8001ac8 <HAL_GPIO_Init+0x10>
  }
}
 8001d8e:	bf00      	nop
 8001d90:	bf00      	nop
 8001d92:	371c      	adds	r7, #28
 8001d94:	46bd      	mov	sp, r7
 8001d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d9a:	4770      	bx	lr
 8001d9c:	40021000 	.word	0x40021000
 8001da0:	40010000 	.word	0x40010000
 8001da4:	48000400 	.word	0x48000400
 8001da8:	48000800 	.word	0x48000800
 8001dac:	48000c00 	.word	0x48000c00
 8001db0:	48001000 	.word	0x48001000
 8001db4:	48001400 	.word	0x48001400
 8001db8:	40010400 	.word	0x40010400

08001dbc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001dbc:	b480      	push	{r7}
 8001dbe:	b085      	sub	sp, #20
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d141      	bne.n	8001e4e <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001dca:	4b4b      	ldr	r3, [pc, #300]	; (8001ef8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001dd2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001dd6:	d131      	bne.n	8001e3c <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001dd8:	4b47      	ldr	r3, [pc, #284]	; (8001ef8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001dda:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001dde:	4a46      	ldr	r2, [pc, #280]	; (8001ef8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001de0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001de4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001de8:	4b43      	ldr	r3, [pc, #268]	; (8001ef8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001df0:	4a41      	ldr	r2, [pc, #260]	; (8001ef8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001df2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001df6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001df8:	4b40      	ldr	r3, [pc, #256]	; (8001efc <HAL_PWREx_ControlVoltageScaling+0x140>)
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	2232      	movs	r2, #50	; 0x32
 8001dfe:	fb02 f303 	mul.w	r3, r2, r3
 8001e02:	4a3f      	ldr	r2, [pc, #252]	; (8001f00 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001e04:	fba2 2303 	umull	r2, r3, r2, r3
 8001e08:	0c9b      	lsrs	r3, r3, #18
 8001e0a:	3301      	adds	r3, #1
 8001e0c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001e0e:	e002      	b.n	8001e16 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8001e10:	68fb      	ldr	r3, [r7, #12]
 8001e12:	3b01      	subs	r3, #1
 8001e14:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001e16:	4b38      	ldr	r3, [pc, #224]	; (8001ef8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001e18:	695b      	ldr	r3, [r3, #20]
 8001e1a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001e1e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001e22:	d102      	bne.n	8001e2a <HAL_PWREx_ControlVoltageScaling+0x6e>
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d1f2      	bne.n	8001e10 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001e2a:	4b33      	ldr	r3, [pc, #204]	; (8001ef8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001e2c:	695b      	ldr	r3, [r3, #20]
 8001e2e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001e32:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001e36:	d158      	bne.n	8001eea <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001e38:	2303      	movs	r3, #3
 8001e3a:	e057      	b.n	8001eec <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001e3c:	4b2e      	ldr	r3, [pc, #184]	; (8001ef8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001e3e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001e42:	4a2d      	ldr	r2, [pc, #180]	; (8001ef8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001e44:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001e48:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8001e4c:	e04d      	b.n	8001eea <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001e54:	d141      	bne.n	8001eda <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001e56:	4b28      	ldr	r3, [pc, #160]	; (8001ef8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001e5e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001e62:	d131      	bne.n	8001ec8 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001e64:	4b24      	ldr	r3, [pc, #144]	; (8001ef8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001e66:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001e6a:	4a23      	ldr	r2, [pc, #140]	; (8001ef8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001e6c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e70:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001e74:	4b20      	ldr	r3, [pc, #128]	; (8001ef8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001e7c:	4a1e      	ldr	r2, [pc, #120]	; (8001ef8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001e7e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001e82:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001e84:	4b1d      	ldr	r3, [pc, #116]	; (8001efc <HAL_PWREx_ControlVoltageScaling+0x140>)
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	2232      	movs	r2, #50	; 0x32
 8001e8a:	fb02 f303 	mul.w	r3, r2, r3
 8001e8e:	4a1c      	ldr	r2, [pc, #112]	; (8001f00 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001e90:	fba2 2303 	umull	r2, r3, r2, r3
 8001e94:	0c9b      	lsrs	r3, r3, #18
 8001e96:	3301      	adds	r3, #1
 8001e98:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001e9a:	e002      	b.n	8001ea2 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8001e9c:	68fb      	ldr	r3, [r7, #12]
 8001e9e:	3b01      	subs	r3, #1
 8001ea0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001ea2:	4b15      	ldr	r3, [pc, #84]	; (8001ef8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001ea4:	695b      	ldr	r3, [r3, #20]
 8001ea6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001eaa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001eae:	d102      	bne.n	8001eb6 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d1f2      	bne.n	8001e9c <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001eb6:	4b10      	ldr	r3, [pc, #64]	; (8001ef8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001eb8:	695b      	ldr	r3, [r3, #20]
 8001eba:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001ebe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001ec2:	d112      	bne.n	8001eea <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001ec4:	2303      	movs	r3, #3
 8001ec6:	e011      	b.n	8001eec <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001ec8:	4b0b      	ldr	r3, [pc, #44]	; (8001ef8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001eca:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001ece:	4a0a      	ldr	r2, [pc, #40]	; (8001ef8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001ed0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001ed4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8001ed8:	e007      	b.n	8001eea <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001eda:	4b07      	ldr	r3, [pc, #28]	; (8001ef8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001ee2:	4a05      	ldr	r2, [pc, #20]	; (8001ef8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001ee4:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001ee8:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8001eea:	2300      	movs	r3, #0
}
 8001eec:	4618      	mov	r0, r3
 8001eee:	3714      	adds	r7, #20
 8001ef0:	46bd      	mov	sp, r7
 8001ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef6:	4770      	bx	lr
 8001ef8:	40007000 	.word	0x40007000
 8001efc:	20000094 	.word	0x20000094
 8001f00:	431bde83 	.word	0x431bde83

08001f04 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001f04:	b580      	push	{r7, lr}
 8001f06:	b088      	sub	sp, #32
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d101      	bne.n	8001f16 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001f12:	2301      	movs	r3, #1
 8001f14:	e2fe      	b.n	8002514 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	f003 0301 	and.w	r3, r3, #1
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d075      	beq.n	800200e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001f22:	4b97      	ldr	r3, [pc, #604]	; (8002180 <HAL_RCC_OscConfig+0x27c>)
 8001f24:	689b      	ldr	r3, [r3, #8]
 8001f26:	f003 030c 	and.w	r3, r3, #12
 8001f2a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001f2c:	4b94      	ldr	r3, [pc, #592]	; (8002180 <HAL_RCC_OscConfig+0x27c>)
 8001f2e:	68db      	ldr	r3, [r3, #12]
 8001f30:	f003 0303 	and.w	r3, r3, #3
 8001f34:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8001f36:	69bb      	ldr	r3, [r7, #24]
 8001f38:	2b0c      	cmp	r3, #12
 8001f3a:	d102      	bne.n	8001f42 <HAL_RCC_OscConfig+0x3e>
 8001f3c:	697b      	ldr	r3, [r7, #20]
 8001f3e:	2b03      	cmp	r3, #3
 8001f40:	d002      	beq.n	8001f48 <HAL_RCC_OscConfig+0x44>
 8001f42:	69bb      	ldr	r3, [r7, #24]
 8001f44:	2b08      	cmp	r3, #8
 8001f46:	d10b      	bne.n	8001f60 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f48:	4b8d      	ldr	r3, [pc, #564]	; (8002180 <HAL_RCC_OscConfig+0x27c>)
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d05b      	beq.n	800200c <HAL_RCC_OscConfig+0x108>
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	685b      	ldr	r3, [r3, #4]
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d157      	bne.n	800200c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001f5c:	2301      	movs	r3, #1
 8001f5e:	e2d9      	b.n	8002514 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	685b      	ldr	r3, [r3, #4]
 8001f64:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001f68:	d106      	bne.n	8001f78 <HAL_RCC_OscConfig+0x74>
 8001f6a:	4b85      	ldr	r3, [pc, #532]	; (8002180 <HAL_RCC_OscConfig+0x27c>)
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	4a84      	ldr	r2, [pc, #528]	; (8002180 <HAL_RCC_OscConfig+0x27c>)
 8001f70:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f74:	6013      	str	r3, [r2, #0]
 8001f76:	e01d      	b.n	8001fb4 <HAL_RCC_OscConfig+0xb0>
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	685b      	ldr	r3, [r3, #4]
 8001f7c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001f80:	d10c      	bne.n	8001f9c <HAL_RCC_OscConfig+0x98>
 8001f82:	4b7f      	ldr	r3, [pc, #508]	; (8002180 <HAL_RCC_OscConfig+0x27c>)
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	4a7e      	ldr	r2, [pc, #504]	; (8002180 <HAL_RCC_OscConfig+0x27c>)
 8001f88:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001f8c:	6013      	str	r3, [r2, #0]
 8001f8e:	4b7c      	ldr	r3, [pc, #496]	; (8002180 <HAL_RCC_OscConfig+0x27c>)
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	4a7b      	ldr	r2, [pc, #492]	; (8002180 <HAL_RCC_OscConfig+0x27c>)
 8001f94:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f98:	6013      	str	r3, [r2, #0]
 8001f9a:	e00b      	b.n	8001fb4 <HAL_RCC_OscConfig+0xb0>
 8001f9c:	4b78      	ldr	r3, [pc, #480]	; (8002180 <HAL_RCC_OscConfig+0x27c>)
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	4a77      	ldr	r2, [pc, #476]	; (8002180 <HAL_RCC_OscConfig+0x27c>)
 8001fa2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001fa6:	6013      	str	r3, [r2, #0]
 8001fa8:	4b75      	ldr	r3, [pc, #468]	; (8002180 <HAL_RCC_OscConfig+0x27c>)
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	4a74      	ldr	r2, [pc, #464]	; (8002180 <HAL_RCC_OscConfig+0x27c>)
 8001fae:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001fb2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	685b      	ldr	r3, [r3, #4]
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d013      	beq.n	8001fe4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fbc:	f7ff fc60 	bl	8001880 <HAL_GetTick>
 8001fc0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001fc2:	e008      	b.n	8001fd6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001fc4:	f7ff fc5c 	bl	8001880 <HAL_GetTick>
 8001fc8:	4602      	mov	r2, r0
 8001fca:	693b      	ldr	r3, [r7, #16]
 8001fcc:	1ad3      	subs	r3, r2, r3
 8001fce:	2b64      	cmp	r3, #100	; 0x64
 8001fd0:	d901      	bls.n	8001fd6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001fd2:	2303      	movs	r3, #3
 8001fd4:	e29e      	b.n	8002514 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001fd6:	4b6a      	ldr	r3, [pc, #424]	; (8002180 <HAL_RCC_OscConfig+0x27c>)
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d0f0      	beq.n	8001fc4 <HAL_RCC_OscConfig+0xc0>
 8001fe2:	e014      	b.n	800200e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fe4:	f7ff fc4c 	bl	8001880 <HAL_GetTick>
 8001fe8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001fea:	e008      	b.n	8001ffe <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001fec:	f7ff fc48 	bl	8001880 <HAL_GetTick>
 8001ff0:	4602      	mov	r2, r0
 8001ff2:	693b      	ldr	r3, [r7, #16]
 8001ff4:	1ad3      	subs	r3, r2, r3
 8001ff6:	2b64      	cmp	r3, #100	; 0x64
 8001ff8:	d901      	bls.n	8001ffe <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001ffa:	2303      	movs	r3, #3
 8001ffc:	e28a      	b.n	8002514 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001ffe:	4b60      	ldr	r3, [pc, #384]	; (8002180 <HAL_RCC_OscConfig+0x27c>)
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002006:	2b00      	cmp	r3, #0
 8002008:	d1f0      	bne.n	8001fec <HAL_RCC_OscConfig+0xe8>
 800200a:	e000      	b.n	800200e <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800200c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	f003 0302 	and.w	r3, r3, #2
 8002016:	2b00      	cmp	r3, #0
 8002018:	d075      	beq.n	8002106 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800201a:	4b59      	ldr	r3, [pc, #356]	; (8002180 <HAL_RCC_OscConfig+0x27c>)
 800201c:	689b      	ldr	r3, [r3, #8]
 800201e:	f003 030c 	and.w	r3, r3, #12
 8002022:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002024:	4b56      	ldr	r3, [pc, #344]	; (8002180 <HAL_RCC_OscConfig+0x27c>)
 8002026:	68db      	ldr	r3, [r3, #12]
 8002028:	f003 0303 	and.w	r3, r3, #3
 800202c:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800202e:	69bb      	ldr	r3, [r7, #24]
 8002030:	2b0c      	cmp	r3, #12
 8002032:	d102      	bne.n	800203a <HAL_RCC_OscConfig+0x136>
 8002034:	697b      	ldr	r3, [r7, #20]
 8002036:	2b02      	cmp	r3, #2
 8002038:	d002      	beq.n	8002040 <HAL_RCC_OscConfig+0x13c>
 800203a:	69bb      	ldr	r3, [r7, #24]
 800203c:	2b04      	cmp	r3, #4
 800203e:	d11f      	bne.n	8002080 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002040:	4b4f      	ldr	r3, [pc, #316]	; (8002180 <HAL_RCC_OscConfig+0x27c>)
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002048:	2b00      	cmp	r3, #0
 800204a:	d005      	beq.n	8002058 <HAL_RCC_OscConfig+0x154>
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	68db      	ldr	r3, [r3, #12]
 8002050:	2b00      	cmp	r3, #0
 8002052:	d101      	bne.n	8002058 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8002054:	2301      	movs	r3, #1
 8002056:	e25d      	b.n	8002514 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002058:	4b49      	ldr	r3, [pc, #292]	; (8002180 <HAL_RCC_OscConfig+0x27c>)
 800205a:	685b      	ldr	r3, [r3, #4]
 800205c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	691b      	ldr	r3, [r3, #16]
 8002064:	061b      	lsls	r3, r3, #24
 8002066:	4946      	ldr	r1, [pc, #280]	; (8002180 <HAL_RCC_OscConfig+0x27c>)
 8002068:	4313      	orrs	r3, r2
 800206a:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800206c:	4b45      	ldr	r3, [pc, #276]	; (8002184 <HAL_RCC_OscConfig+0x280>)
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	4618      	mov	r0, r3
 8002072:	f7ff fbb9 	bl	80017e8 <HAL_InitTick>
 8002076:	4603      	mov	r3, r0
 8002078:	2b00      	cmp	r3, #0
 800207a:	d043      	beq.n	8002104 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800207c:	2301      	movs	r3, #1
 800207e:	e249      	b.n	8002514 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	68db      	ldr	r3, [r3, #12]
 8002084:	2b00      	cmp	r3, #0
 8002086:	d023      	beq.n	80020d0 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002088:	4b3d      	ldr	r3, [pc, #244]	; (8002180 <HAL_RCC_OscConfig+0x27c>)
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	4a3c      	ldr	r2, [pc, #240]	; (8002180 <HAL_RCC_OscConfig+0x27c>)
 800208e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002092:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002094:	f7ff fbf4 	bl	8001880 <HAL_GetTick>
 8002098:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800209a:	e008      	b.n	80020ae <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800209c:	f7ff fbf0 	bl	8001880 <HAL_GetTick>
 80020a0:	4602      	mov	r2, r0
 80020a2:	693b      	ldr	r3, [r7, #16]
 80020a4:	1ad3      	subs	r3, r2, r3
 80020a6:	2b02      	cmp	r3, #2
 80020a8:	d901      	bls.n	80020ae <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80020aa:	2303      	movs	r3, #3
 80020ac:	e232      	b.n	8002514 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80020ae:	4b34      	ldr	r3, [pc, #208]	; (8002180 <HAL_RCC_OscConfig+0x27c>)
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d0f0      	beq.n	800209c <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80020ba:	4b31      	ldr	r3, [pc, #196]	; (8002180 <HAL_RCC_OscConfig+0x27c>)
 80020bc:	685b      	ldr	r3, [r3, #4]
 80020be:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	691b      	ldr	r3, [r3, #16]
 80020c6:	061b      	lsls	r3, r3, #24
 80020c8:	492d      	ldr	r1, [pc, #180]	; (8002180 <HAL_RCC_OscConfig+0x27c>)
 80020ca:	4313      	orrs	r3, r2
 80020cc:	604b      	str	r3, [r1, #4]
 80020ce:	e01a      	b.n	8002106 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80020d0:	4b2b      	ldr	r3, [pc, #172]	; (8002180 <HAL_RCC_OscConfig+0x27c>)
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	4a2a      	ldr	r2, [pc, #168]	; (8002180 <HAL_RCC_OscConfig+0x27c>)
 80020d6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80020da:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020dc:	f7ff fbd0 	bl	8001880 <HAL_GetTick>
 80020e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80020e2:	e008      	b.n	80020f6 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80020e4:	f7ff fbcc 	bl	8001880 <HAL_GetTick>
 80020e8:	4602      	mov	r2, r0
 80020ea:	693b      	ldr	r3, [r7, #16]
 80020ec:	1ad3      	subs	r3, r2, r3
 80020ee:	2b02      	cmp	r3, #2
 80020f0:	d901      	bls.n	80020f6 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80020f2:	2303      	movs	r3, #3
 80020f4:	e20e      	b.n	8002514 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80020f6:	4b22      	ldr	r3, [pc, #136]	; (8002180 <HAL_RCC_OscConfig+0x27c>)
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d1f0      	bne.n	80020e4 <HAL_RCC_OscConfig+0x1e0>
 8002102:	e000      	b.n	8002106 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002104:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	f003 0308 	and.w	r3, r3, #8
 800210e:	2b00      	cmp	r3, #0
 8002110:	d041      	beq.n	8002196 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	695b      	ldr	r3, [r3, #20]
 8002116:	2b00      	cmp	r3, #0
 8002118:	d01c      	beq.n	8002154 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800211a:	4b19      	ldr	r3, [pc, #100]	; (8002180 <HAL_RCC_OscConfig+0x27c>)
 800211c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002120:	4a17      	ldr	r2, [pc, #92]	; (8002180 <HAL_RCC_OscConfig+0x27c>)
 8002122:	f043 0301 	orr.w	r3, r3, #1
 8002126:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800212a:	f7ff fba9 	bl	8001880 <HAL_GetTick>
 800212e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002130:	e008      	b.n	8002144 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002132:	f7ff fba5 	bl	8001880 <HAL_GetTick>
 8002136:	4602      	mov	r2, r0
 8002138:	693b      	ldr	r3, [r7, #16]
 800213a:	1ad3      	subs	r3, r2, r3
 800213c:	2b02      	cmp	r3, #2
 800213e:	d901      	bls.n	8002144 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002140:	2303      	movs	r3, #3
 8002142:	e1e7      	b.n	8002514 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002144:	4b0e      	ldr	r3, [pc, #56]	; (8002180 <HAL_RCC_OscConfig+0x27c>)
 8002146:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800214a:	f003 0302 	and.w	r3, r3, #2
 800214e:	2b00      	cmp	r3, #0
 8002150:	d0ef      	beq.n	8002132 <HAL_RCC_OscConfig+0x22e>
 8002152:	e020      	b.n	8002196 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002154:	4b0a      	ldr	r3, [pc, #40]	; (8002180 <HAL_RCC_OscConfig+0x27c>)
 8002156:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800215a:	4a09      	ldr	r2, [pc, #36]	; (8002180 <HAL_RCC_OscConfig+0x27c>)
 800215c:	f023 0301 	bic.w	r3, r3, #1
 8002160:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002164:	f7ff fb8c 	bl	8001880 <HAL_GetTick>
 8002168:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800216a:	e00d      	b.n	8002188 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800216c:	f7ff fb88 	bl	8001880 <HAL_GetTick>
 8002170:	4602      	mov	r2, r0
 8002172:	693b      	ldr	r3, [r7, #16]
 8002174:	1ad3      	subs	r3, r2, r3
 8002176:	2b02      	cmp	r3, #2
 8002178:	d906      	bls.n	8002188 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800217a:	2303      	movs	r3, #3
 800217c:	e1ca      	b.n	8002514 <HAL_RCC_OscConfig+0x610>
 800217e:	bf00      	nop
 8002180:	40021000 	.word	0x40021000
 8002184:	20000098 	.word	0x20000098
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002188:	4b8c      	ldr	r3, [pc, #560]	; (80023bc <HAL_RCC_OscConfig+0x4b8>)
 800218a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800218e:	f003 0302 	and.w	r3, r3, #2
 8002192:	2b00      	cmp	r3, #0
 8002194:	d1ea      	bne.n	800216c <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	f003 0304 	and.w	r3, r3, #4
 800219e:	2b00      	cmp	r3, #0
 80021a0:	f000 80a6 	beq.w	80022f0 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 80021a4:	2300      	movs	r3, #0
 80021a6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80021a8:	4b84      	ldr	r3, [pc, #528]	; (80023bc <HAL_RCC_OscConfig+0x4b8>)
 80021aa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021ac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d101      	bne.n	80021b8 <HAL_RCC_OscConfig+0x2b4>
 80021b4:	2301      	movs	r3, #1
 80021b6:	e000      	b.n	80021ba <HAL_RCC_OscConfig+0x2b6>
 80021b8:	2300      	movs	r3, #0
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d00d      	beq.n	80021da <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80021be:	4b7f      	ldr	r3, [pc, #508]	; (80023bc <HAL_RCC_OscConfig+0x4b8>)
 80021c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021c2:	4a7e      	ldr	r2, [pc, #504]	; (80023bc <HAL_RCC_OscConfig+0x4b8>)
 80021c4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80021c8:	6593      	str	r3, [r2, #88]	; 0x58
 80021ca:	4b7c      	ldr	r3, [pc, #496]	; (80023bc <HAL_RCC_OscConfig+0x4b8>)
 80021cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80021d2:	60fb      	str	r3, [r7, #12]
 80021d4:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80021d6:	2301      	movs	r3, #1
 80021d8:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80021da:	4b79      	ldr	r3, [pc, #484]	; (80023c0 <HAL_RCC_OscConfig+0x4bc>)
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d118      	bne.n	8002218 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80021e6:	4b76      	ldr	r3, [pc, #472]	; (80023c0 <HAL_RCC_OscConfig+0x4bc>)
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	4a75      	ldr	r2, [pc, #468]	; (80023c0 <HAL_RCC_OscConfig+0x4bc>)
 80021ec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80021f0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80021f2:	f7ff fb45 	bl	8001880 <HAL_GetTick>
 80021f6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80021f8:	e008      	b.n	800220c <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80021fa:	f7ff fb41 	bl	8001880 <HAL_GetTick>
 80021fe:	4602      	mov	r2, r0
 8002200:	693b      	ldr	r3, [r7, #16]
 8002202:	1ad3      	subs	r3, r2, r3
 8002204:	2b02      	cmp	r3, #2
 8002206:	d901      	bls.n	800220c <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8002208:	2303      	movs	r3, #3
 800220a:	e183      	b.n	8002514 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800220c:	4b6c      	ldr	r3, [pc, #432]	; (80023c0 <HAL_RCC_OscConfig+0x4bc>)
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002214:	2b00      	cmp	r3, #0
 8002216:	d0f0      	beq.n	80021fa <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	689b      	ldr	r3, [r3, #8]
 800221c:	2b01      	cmp	r3, #1
 800221e:	d108      	bne.n	8002232 <HAL_RCC_OscConfig+0x32e>
 8002220:	4b66      	ldr	r3, [pc, #408]	; (80023bc <HAL_RCC_OscConfig+0x4b8>)
 8002222:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002226:	4a65      	ldr	r2, [pc, #404]	; (80023bc <HAL_RCC_OscConfig+0x4b8>)
 8002228:	f043 0301 	orr.w	r3, r3, #1
 800222c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002230:	e024      	b.n	800227c <HAL_RCC_OscConfig+0x378>
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	689b      	ldr	r3, [r3, #8]
 8002236:	2b05      	cmp	r3, #5
 8002238:	d110      	bne.n	800225c <HAL_RCC_OscConfig+0x358>
 800223a:	4b60      	ldr	r3, [pc, #384]	; (80023bc <HAL_RCC_OscConfig+0x4b8>)
 800223c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002240:	4a5e      	ldr	r2, [pc, #376]	; (80023bc <HAL_RCC_OscConfig+0x4b8>)
 8002242:	f043 0304 	orr.w	r3, r3, #4
 8002246:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800224a:	4b5c      	ldr	r3, [pc, #368]	; (80023bc <HAL_RCC_OscConfig+0x4b8>)
 800224c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002250:	4a5a      	ldr	r2, [pc, #360]	; (80023bc <HAL_RCC_OscConfig+0x4b8>)
 8002252:	f043 0301 	orr.w	r3, r3, #1
 8002256:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800225a:	e00f      	b.n	800227c <HAL_RCC_OscConfig+0x378>
 800225c:	4b57      	ldr	r3, [pc, #348]	; (80023bc <HAL_RCC_OscConfig+0x4b8>)
 800225e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002262:	4a56      	ldr	r2, [pc, #344]	; (80023bc <HAL_RCC_OscConfig+0x4b8>)
 8002264:	f023 0301 	bic.w	r3, r3, #1
 8002268:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800226c:	4b53      	ldr	r3, [pc, #332]	; (80023bc <HAL_RCC_OscConfig+0x4b8>)
 800226e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002272:	4a52      	ldr	r2, [pc, #328]	; (80023bc <HAL_RCC_OscConfig+0x4b8>)
 8002274:	f023 0304 	bic.w	r3, r3, #4
 8002278:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	689b      	ldr	r3, [r3, #8]
 8002280:	2b00      	cmp	r3, #0
 8002282:	d016      	beq.n	80022b2 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002284:	f7ff fafc 	bl	8001880 <HAL_GetTick>
 8002288:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800228a:	e00a      	b.n	80022a2 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800228c:	f7ff faf8 	bl	8001880 <HAL_GetTick>
 8002290:	4602      	mov	r2, r0
 8002292:	693b      	ldr	r3, [r7, #16]
 8002294:	1ad3      	subs	r3, r2, r3
 8002296:	f241 3288 	movw	r2, #5000	; 0x1388
 800229a:	4293      	cmp	r3, r2
 800229c:	d901      	bls.n	80022a2 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800229e:	2303      	movs	r3, #3
 80022a0:	e138      	b.n	8002514 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80022a2:	4b46      	ldr	r3, [pc, #280]	; (80023bc <HAL_RCC_OscConfig+0x4b8>)
 80022a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80022a8:	f003 0302 	and.w	r3, r3, #2
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d0ed      	beq.n	800228c <HAL_RCC_OscConfig+0x388>
 80022b0:	e015      	b.n	80022de <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80022b2:	f7ff fae5 	bl	8001880 <HAL_GetTick>
 80022b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80022b8:	e00a      	b.n	80022d0 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80022ba:	f7ff fae1 	bl	8001880 <HAL_GetTick>
 80022be:	4602      	mov	r2, r0
 80022c0:	693b      	ldr	r3, [r7, #16]
 80022c2:	1ad3      	subs	r3, r2, r3
 80022c4:	f241 3288 	movw	r2, #5000	; 0x1388
 80022c8:	4293      	cmp	r3, r2
 80022ca:	d901      	bls.n	80022d0 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80022cc:	2303      	movs	r3, #3
 80022ce:	e121      	b.n	8002514 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80022d0:	4b3a      	ldr	r3, [pc, #232]	; (80023bc <HAL_RCC_OscConfig+0x4b8>)
 80022d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80022d6:	f003 0302 	and.w	r3, r3, #2
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d1ed      	bne.n	80022ba <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80022de:	7ffb      	ldrb	r3, [r7, #31]
 80022e0:	2b01      	cmp	r3, #1
 80022e2:	d105      	bne.n	80022f0 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80022e4:	4b35      	ldr	r3, [pc, #212]	; (80023bc <HAL_RCC_OscConfig+0x4b8>)
 80022e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022e8:	4a34      	ldr	r2, [pc, #208]	; (80023bc <HAL_RCC_OscConfig+0x4b8>)
 80022ea:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80022ee:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	f003 0320 	and.w	r3, r3, #32
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d03c      	beq.n	8002376 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	699b      	ldr	r3, [r3, #24]
 8002300:	2b00      	cmp	r3, #0
 8002302:	d01c      	beq.n	800233e <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002304:	4b2d      	ldr	r3, [pc, #180]	; (80023bc <HAL_RCC_OscConfig+0x4b8>)
 8002306:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800230a:	4a2c      	ldr	r2, [pc, #176]	; (80023bc <HAL_RCC_OscConfig+0x4b8>)
 800230c:	f043 0301 	orr.w	r3, r3, #1
 8002310:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002314:	f7ff fab4 	bl	8001880 <HAL_GetTick>
 8002318:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800231a:	e008      	b.n	800232e <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800231c:	f7ff fab0 	bl	8001880 <HAL_GetTick>
 8002320:	4602      	mov	r2, r0
 8002322:	693b      	ldr	r3, [r7, #16]
 8002324:	1ad3      	subs	r3, r2, r3
 8002326:	2b02      	cmp	r3, #2
 8002328:	d901      	bls.n	800232e <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800232a:	2303      	movs	r3, #3
 800232c:	e0f2      	b.n	8002514 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800232e:	4b23      	ldr	r3, [pc, #140]	; (80023bc <HAL_RCC_OscConfig+0x4b8>)
 8002330:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002334:	f003 0302 	and.w	r3, r3, #2
 8002338:	2b00      	cmp	r3, #0
 800233a:	d0ef      	beq.n	800231c <HAL_RCC_OscConfig+0x418>
 800233c:	e01b      	b.n	8002376 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800233e:	4b1f      	ldr	r3, [pc, #124]	; (80023bc <HAL_RCC_OscConfig+0x4b8>)
 8002340:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002344:	4a1d      	ldr	r2, [pc, #116]	; (80023bc <HAL_RCC_OscConfig+0x4b8>)
 8002346:	f023 0301 	bic.w	r3, r3, #1
 800234a:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800234e:	f7ff fa97 	bl	8001880 <HAL_GetTick>
 8002352:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002354:	e008      	b.n	8002368 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002356:	f7ff fa93 	bl	8001880 <HAL_GetTick>
 800235a:	4602      	mov	r2, r0
 800235c:	693b      	ldr	r3, [r7, #16]
 800235e:	1ad3      	subs	r3, r2, r3
 8002360:	2b02      	cmp	r3, #2
 8002362:	d901      	bls.n	8002368 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8002364:	2303      	movs	r3, #3
 8002366:	e0d5      	b.n	8002514 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002368:	4b14      	ldr	r3, [pc, #80]	; (80023bc <HAL_RCC_OscConfig+0x4b8>)
 800236a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800236e:	f003 0302 	and.w	r3, r3, #2
 8002372:	2b00      	cmp	r3, #0
 8002374:	d1ef      	bne.n	8002356 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	69db      	ldr	r3, [r3, #28]
 800237a:	2b00      	cmp	r3, #0
 800237c:	f000 80c9 	beq.w	8002512 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002380:	4b0e      	ldr	r3, [pc, #56]	; (80023bc <HAL_RCC_OscConfig+0x4b8>)
 8002382:	689b      	ldr	r3, [r3, #8]
 8002384:	f003 030c 	and.w	r3, r3, #12
 8002388:	2b0c      	cmp	r3, #12
 800238a:	f000 8083 	beq.w	8002494 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	69db      	ldr	r3, [r3, #28]
 8002392:	2b02      	cmp	r3, #2
 8002394:	d15e      	bne.n	8002454 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002396:	4b09      	ldr	r3, [pc, #36]	; (80023bc <HAL_RCC_OscConfig+0x4b8>)
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	4a08      	ldr	r2, [pc, #32]	; (80023bc <HAL_RCC_OscConfig+0x4b8>)
 800239c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80023a0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023a2:	f7ff fa6d 	bl	8001880 <HAL_GetTick>
 80023a6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80023a8:	e00c      	b.n	80023c4 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80023aa:	f7ff fa69 	bl	8001880 <HAL_GetTick>
 80023ae:	4602      	mov	r2, r0
 80023b0:	693b      	ldr	r3, [r7, #16]
 80023b2:	1ad3      	subs	r3, r2, r3
 80023b4:	2b02      	cmp	r3, #2
 80023b6:	d905      	bls.n	80023c4 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 80023b8:	2303      	movs	r3, #3
 80023ba:	e0ab      	b.n	8002514 <HAL_RCC_OscConfig+0x610>
 80023bc:	40021000 	.word	0x40021000
 80023c0:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80023c4:	4b55      	ldr	r3, [pc, #340]	; (800251c <HAL_RCC_OscConfig+0x618>)
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d1ec      	bne.n	80023aa <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80023d0:	4b52      	ldr	r3, [pc, #328]	; (800251c <HAL_RCC_OscConfig+0x618>)
 80023d2:	68da      	ldr	r2, [r3, #12]
 80023d4:	4b52      	ldr	r3, [pc, #328]	; (8002520 <HAL_RCC_OscConfig+0x61c>)
 80023d6:	4013      	ands	r3, r2
 80023d8:	687a      	ldr	r2, [r7, #4]
 80023da:	6a11      	ldr	r1, [r2, #32]
 80023dc:	687a      	ldr	r2, [r7, #4]
 80023de:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80023e0:	3a01      	subs	r2, #1
 80023e2:	0112      	lsls	r2, r2, #4
 80023e4:	4311      	orrs	r1, r2
 80023e6:	687a      	ldr	r2, [r7, #4]
 80023e8:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80023ea:	0212      	lsls	r2, r2, #8
 80023ec:	4311      	orrs	r1, r2
 80023ee:	687a      	ldr	r2, [r7, #4]
 80023f0:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80023f2:	0852      	lsrs	r2, r2, #1
 80023f4:	3a01      	subs	r2, #1
 80023f6:	0552      	lsls	r2, r2, #21
 80023f8:	4311      	orrs	r1, r2
 80023fa:	687a      	ldr	r2, [r7, #4]
 80023fc:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80023fe:	0852      	lsrs	r2, r2, #1
 8002400:	3a01      	subs	r2, #1
 8002402:	0652      	lsls	r2, r2, #25
 8002404:	4311      	orrs	r1, r2
 8002406:	687a      	ldr	r2, [r7, #4]
 8002408:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800240a:	06d2      	lsls	r2, r2, #27
 800240c:	430a      	orrs	r2, r1
 800240e:	4943      	ldr	r1, [pc, #268]	; (800251c <HAL_RCC_OscConfig+0x618>)
 8002410:	4313      	orrs	r3, r2
 8002412:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002414:	4b41      	ldr	r3, [pc, #260]	; (800251c <HAL_RCC_OscConfig+0x618>)
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	4a40      	ldr	r2, [pc, #256]	; (800251c <HAL_RCC_OscConfig+0x618>)
 800241a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800241e:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002420:	4b3e      	ldr	r3, [pc, #248]	; (800251c <HAL_RCC_OscConfig+0x618>)
 8002422:	68db      	ldr	r3, [r3, #12]
 8002424:	4a3d      	ldr	r2, [pc, #244]	; (800251c <HAL_RCC_OscConfig+0x618>)
 8002426:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800242a:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800242c:	f7ff fa28 	bl	8001880 <HAL_GetTick>
 8002430:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002432:	e008      	b.n	8002446 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002434:	f7ff fa24 	bl	8001880 <HAL_GetTick>
 8002438:	4602      	mov	r2, r0
 800243a:	693b      	ldr	r3, [r7, #16]
 800243c:	1ad3      	subs	r3, r2, r3
 800243e:	2b02      	cmp	r3, #2
 8002440:	d901      	bls.n	8002446 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8002442:	2303      	movs	r3, #3
 8002444:	e066      	b.n	8002514 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002446:	4b35      	ldr	r3, [pc, #212]	; (800251c <HAL_RCC_OscConfig+0x618>)
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800244e:	2b00      	cmp	r3, #0
 8002450:	d0f0      	beq.n	8002434 <HAL_RCC_OscConfig+0x530>
 8002452:	e05e      	b.n	8002512 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002454:	4b31      	ldr	r3, [pc, #196]	; (800251c <HAL_RCC_OscConfig+0x618>)
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	4a30      	ldr	r2, [pc, #192]	; (800251c <HAL_RCC_OscConfig+0x618>)
 800245a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800245e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002460:	f7ff fa0e 	bl	8001880 <HAL_GetTick>
 8002464:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002466:	e008      	b.n	800247a <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002468:	f7ff fa0a 	bl	8001880 <HAL_GetTick>
 800246c:	4602      	mov	r2, r0
 800246e:	693b      	ldr	r3, [r7, #16]
 8002470:	1ad3      	subs	r3, r2, r3
 8002472:	2b02      	cmp	r3, #2
 8002474:	d901      	bls.n	800247a <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8002476:	2303      	movs	r3, #3
 8002478:	e04c      	b.n	8002514 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800247a:	4b28      	ldr	r3, [pc, #160]	; (800251c <HAL_RCC_OscConfig+0x618>)
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002482:	2b00      	cmp	r3, #0
 8002484:	d1f0      	bne.n	8002468 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8002486:	4b25      	ldr	r3, [pc, #148]	; (800251c <HAL_RCC_OscConfig+0x618>)
 8002488:	68da      	ldr	r2, [r3, #12]
 800248a:	4924      	ldr	r1, [pc, #144]	; (800251c <HAL_RCC_OscConfig+0x618>)
 800248c:	4b25      	ldr	r3, [pc, #148]	; (8002524 <HAL_RCC_OscConfig+0x620>)
 800248e:	4013      	ands	r3, r2
 8002490:	60cb      	str	r3, [r1, #12]
 8002492:	e03e      	b.n	8002512 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	69db      	ldr	r3, [r3, #28]
 8002498:	2b01      	cmp	r3, #1
 800249a:	d101      	bne.n	80024a0 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 800249c:	2301      	movs	r3, #1
 800249e:	e039      	b.n	8002514 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 80024a0:	4b1e      	ldr	r3, [pc, #120]	; (800251c <HAL_RCC_OscConfig+0x618>)
 80024a2:	68db      	ldr	r3, [r3, #12]
 80024a4:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80024a6:	697b      	ldr	r3, [r7, #20]
 80024a8:	f003 0203 	and.w	r2, r3, #3
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	6a1b      	ldr	r3, [r3, #32]
 80024b0:	429a      	cmp	r2, r3
 80024b2:	d12c      	bne.n	800250e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80024b4:	697b      	ldr	r3, [r7, #20]
 80024b6:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024be:	3b01      	subs	r3, #1
 80024c0:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80024c2:	429a      	cmp	r2, r3
 80024c4:	d123      	bne.n	800250e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80024c6:	697b      	ldr	r3, [r7, #20]
 80024c8:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024d0:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80024d2:	429a      	cmp	r2, r3
 80024d4:	d11b      	bne.n	800250e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80024d6:	697b      	ldr	r3, [r7, #20]
 80024d8:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024e0:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80024e2:	429a      	cmp	r2, r3
 80024e4:	d113      	bne.n	800250e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80024e6:	697b      	ldr	r3, [r7, #20]
 80024e8:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024f0:	085b      	lsrs	r3, r3, #1
 80024f2:	3b01      	subs	r3, #1
 80024f4:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80024f6:	429a      	cmp	r2, r3
 80024f8:	d109      	bne.n	800250e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80024fa:	697b      	ldr	r3, [r7, #20]
 80024fc:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002504:	085b      	lsrs	r3, r3, #1
 8002506:	3b01      	subs	r3, #1
 8002508:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800250a:	429a      	cmp	r2, r3
 800250c:	d001      	beq.n	8002512 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800250e:	2301      	movs	r3, #1
 8002510:	e000      	b.n	8002514 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8002512:	2300      	movs	r3, #0
}
 8002514:	4618      	mov	r0, r3
 8002516:	3720      	adds	r7, #32
 8002518:	46bd      	mov	sp, r7
 800251a:	bd80      	pop	{r7, pc}
 800251c:	40021000 	.word	0x40021000
 8002520:	019f800c 	.word	0x019f800c
 8002524:	feeefffc 	.word	0xfeeefffc

08002528 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002528:	b580      	push	{r7, lr}
 800252a:	b086      	sub	sp, #24
 800252c:	af00      	add	r7, sp, #0
 800252e:	6078      	str	r0, [r7, #4]
 8002530:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8002532:	2300      	movs	r3, #0
 8002534:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	2b00      	cmp	r3, #0
 800253a:	d101      	bne.n	8002540 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800253c:	2301      	movs	r3, #1
 800253e:	e11e      	b.n	800277e <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002540:	4b91      	ldr	r3, [pc, #580]	; (8002788 <HAL_RCC_ClockConfig+0x260>)
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	f003 030f 	and.w	r3, r3, #15
 8002548:	683a      	ldr	r2, [r7, #0]
 800254a:	429a      	cmp	r2, r3
 800254c:	d910      	bls.n	8002570 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800254e:	4b8e      	ldr	r3, [pc, #568]	; (8002788 <HAL_RCC_ClockConfig+0x260>)
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	f023 020f 	bic.w	r2, r3, #15
 8002556:	498c      	ldr	r1, [pc, #560]	; (8002788 <HAL_RCC_ClockConfig+0x260>)
 8002558:	683b      	ldr	r3, [r7, #0]
 800255a:	4313      	orrs	r3, r2
 800255c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800255e:	4b8a      	ldr	r3, [pc, #552]	; (8002788 <HAL_RCC_ClockConfig+0x260>)
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	f003 030f 	and.w	r3, r3, #15
 8002566:	683a      	ldr	r2, [r7, #0]
 8002568:	429a      	cmp	r2, r3
 800256a:	d001      	beq.n	8002570 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800256c:	2301      	movs	r3, #1
 800256e:	e106      	b.n	800277e <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	f003 0301 	and.w	r3, r3, #1
 8002578:	2b00      	cmp	r3, #0
 800257a:	d073      	beq.n	8002664 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	685b      	ldr	r3, [r3, #4]
 8002580:	2b03      	cmp	r3, #3
 8002582:	d129      	bne.n	80025d8 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002584:	4b81      	ldr	r3, [pc, #516]	; (800278c <HAL_RCC_ClockConfig+0x264>)
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800258c:	2b00      	cmp	r3, #0
 800258e:	d101      	bne.n	8002594 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8002590:	2301      	movs	r3, #1
 8002592:	e0f4      	b.n	800277e <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8002594:	f000 f966 	bl	8002864 <RCC_GetSysClockFreqFromPLLSource>
 8002598:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800259a:	693b      	ldr	r3, [r7, #16]
 800259c:	4a7c      	ldr	r2, [pc, #496]	; (8002790 <HAL_RCC_ClockConfig+0x268>)
 800259e:	4293      	cmp	r3, r2
 80025a0:	d93f      	bls.n	8002622 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80025a2:	4b7a      	ldr	r3, [pc, #488]	; (800278c <HAL_RCC_ClockConfig+0x264>)
 80025a4:	689b      	ldr	r3, [r3, #8]
 80025a6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d009      	beq.n	80025c2 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d033      	beq.n	8002622 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d12f      	bne.n	8002622 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80025c2:	4b72      	ldr	r3, [pc, #456]	; (800278c <HAL_RCC_ClockConfig+0x264>)
 80025c4:	689b      	ldr	r3, [r3, #8]
 80025c6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80025ca:	4a70      	ldr	r2, [pc, #448]	; (800278c <HAL_RCC_ClockConfig+0x264>)
 80025cc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80025d0:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80025d2:	2380      	movs	r3, #128	; 0x80
 80025d4:	617b      	str	r3, [r7, #20]
 80025d6:	e024      	b.n	8002622 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	685b      	ldr	r3, [r3, #4]
 80025dc:	2b02      	cmp	r3, #2
 80025de:	d107      	bne.n	80025f0 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80025e0:	4b6a      	ldr	r3, [pc, #424]	; (800278c <HAL_RCC_ClockConfig+0x264>)
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d109      	bne.n	8002600 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80025ec:	2301      	movs	r3, #1
 80025ee:	e0c6      	b.n	800277e <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80025f0:	4b66      	ldr	r3, [pc, #408]	; (800278c <HAL_RCC_ClockConfig+0x264>)
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d101      	bne.n	8002600 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80025fc:	2301      	movs	r3, #1
 80025fe:	e0be      	b.n	800277e <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8002600:	f000 f8ce 	bl	80027a0 <HAL_RCC_GetSysClockFreq>
 8002604:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8002606:	693b      	ldr	r3, [r7, #16]
 8002608:	4a61      	ldr	r2, [pc, #388]	; (8002790 <HAL_RCC_ClockConfig+0x268>)
 800260a:	4293      	cmp	r3, r2
 800260c:	d909      	bls.n	8002622 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800260e:	4b5f      	ldr	r3, [pc, #380]	; (800278c <HAL_RCC_ClockConfig+0x264>)
 8002610:	689b      	ldr	r3, [r3, #8]
 8002612:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002616:	4a5d      	ldr	r2, [pc, #372]	; (800278c <HAL_RCC_ClockConfig+0x264>)
 8002618:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800261c:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800261e:	2380      	movs	r3, #128	; 0x80
 8002620:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002622:	4b5a      	ldr	r3, [pc, #360]	; (800278c <HAL_RCC_ClockConfig+0x264>)
 8002624:	689b      	ldr	r3, [r3, #8]
 8002626:	f023 0203 	bic.w	r2, r3, #3
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	685b      	ldr	r3, [r3, #4]
 800262e:	4957      	ldr	r1, [pc, #348]	; (800278c <HAL_RCC_ClockConfig+0x264>)
 8002630:	4313      	orrs	r3, r2
 8002632:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002634:	f7ff f924 	bl	8001880 <HAL_GetTick>
 8002638:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800263a:	e00a      	b.n	8002652 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800263c:	f7ff f920 	bl	8001880 <HAL_GetTick>
 8002640:	4602      	mov	r2, r0
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	1ad3      	subs	r3, r2, r3
 8002646:	f241 3288 	movw	r2, #5000	; 0x1388
 800264a:	4293      	cmp	r3, r2
 800264c:	d901      	bls.n	8002652 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800264e:	2303      	movs	r3, #3
 8002650:	e095      	b.n	800277e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002652:	4b4e      	ldr	r3, [pc, #312]	; (800278c <HAL_RCC_ClockConfig+0x264>)
 8002654:	689b      	ldr	r3, [r3, #8]
 8002656:	f003 020c 	and.w	r2, r3, #12
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	685b      	ldr	r3, [r3, #4]
 800265e:	009b      	lsls	r3, r3, #2
 8002660:	429a      	cmp	r2, r3
 8002662:	d1eb      	bne.n	800263c <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	f003 0302 	and.w	r3, r3, #2
 800266c:	2b00      	cmp	r3, #0
 800266e:	d023      	beq.n	80026b8 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	f003 0304 	and.w	r3, r3, #4
 8002678:	2b00      	cmp	r3, #0
 800267a:	d005      	beq.n	8002688 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800267c:	4b43      	ldr	r3, [pc, #268]	; (800278c <HAL_RCC_ClockConfig+0x264>)
 800267e:	689b      	ldr	r3, [r3, #8]
 8002680:	4a42      	ldr	r2, [pc, #264]	; (800278c <HAL_RCC_ClockConfig+0x264>)
 8002682:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002686:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	f003 0308 	and.w	r3, r3, #8
 8002690:	2b00      	cmp	r3, #0
 8002692:	d007      	beq.n	80026a4 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8002694:	4b3d      	ldr	r3, [pc, #244]	; (800278c <HAL_RCC_ClockConfig+0x264>)
 8002696:	689b      	ldr	r3, [r3, #8]
 8002698:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800269c:	4a3b      	ldr	r2, [pc, #236]	; (800278c <HAL_RCC_ClockConfig+0x264>)
 800269e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80026a2:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80026a4:	4b39      	ldr	r3, [pc, #228]	; (800278c <HAL_RCC_ClockConfig+0x264>)
 80026a6:	689b      	ldr	r3, [r3, #8]
 80026a8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	689b      	ldr	r3, [r3, #8]
 80026b0:	4936      	ldr	r1, [pc, #216]	; (800278c <HAL_RCC_ClockConfig+0x264>)
 80026b2:	4313      	orrs	r3, r2
 80026b4:	608b      	str	r3, [r1, #8]
 80026b6:	e008      	b.n	80026ca <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80026b8:	697b      	ldr	r3, [r7, #20]
 80026ba:	2b80      	cmp	r3, #128	; 0x80
 80026bc:	d105      	bne.n	80026ca <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80026be:	4b33      	ldr	r3, [pc, #204]	; (800278c <HAL_RCC_ClockConfig+0x264>)
 80026c0:	689b      	ldr	r3, [r3, #8]
 80026c2:	4a32      	ldr	r2, [pc, #200]	; (800278c <HAL_RCC_ClockConfig+0x264>)
 80026c4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80026c8:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80026ca:	4b2f      	ldr	r3, [pc, #188]	; (8002788 <HAL_RCC_ClockConfig+0x260>)
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	f003 030f 	and.w	r3, r3, #15
 80026d2:	683a      	ldr	r2, [r7, #0]
 80026d4:	429a      	cmp	r2, r3
 80026d6:	d21d      	bcs.n	8002714 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80026d8:	4b2b      	ldr	r3, [pc, #172]	; (8002788 <HAL_RCC_ClockConfig+0x260>)
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	f023 020f 	bic.w	r2, r3, #15
 80026e0:	4929      	ldr	r1, [pc, #164]	; (8002788 <HAL_RCC_ClockConfig+0x260>)
 80026e2:	683b      	ldr	r3, [r7, #0]
 80026e4:	4313      	orrs	r3, r2
 80026e6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80026e8:	f7ff f8ca 	bl	8001880 <HAL_GetTick>
 80026ec:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80026ee:	e00a      	b.n	8002706 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80026f0:	f7ff f8c6 	bl	8001880 <HAL_GetTick>
 80026f4:	4602      	mov	r2, r0
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	1ad3      	subs	r3, r2, r3
 80026fa:	f241 3288 	movw	r2, #5000	; 0x1388
 80026fe:	4293      	cmp	r3, r2
 8002700:	d901      	bls.n	8002706 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8002702:	2303      	movs	r3, #3
 8002704:	e03b      	b.n	800277e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002706:	4b20      	ldr	r3, [pc, #128]	; (8002788 <HAL_RCC_ClockConfig+0x260>)
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	f003 030f 	and.w	r3, r3, #15
 800270e:	683a      	ldr	r2, [r7, #0]
 8002710:	429a      	cmp	r2, r3
 8002712:	d1ed      	bne.n	80026f0 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	f003 0304 	and.w	r3, r3, #4
 800271c:	2b00      	cmp	r3, #0
 800271e:	d008      	beq.n	8002732 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002720:	4b1a      	ldr	r3, [pc, #104]	; (800278c <HAL_RCC_ClockConfig+0x264>)
 8002722:	689b      	ldr	r3, [r3, #8]
 8002724:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	68db      	ldr	r3, [r3, #12]
 800272c:	4917      	ldr	r1, [pc, #92]	; (800278c <HAL_RCC_ClockConfig+0x264>)
 800272e:	4313      	orrs	r3, r2
 8002730:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	f003 0308 	and.w	r3, r3, #8
 800273a:	2b00      	cmp	r3, #0
 800273c:	d009      	beq.n	8002752 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800273e:	4b13      	ldr	r3, [pc, #76]	; (800278c <HAL_RCC_ClockConfig+0x264>)
 8002740:	689b      	ldr	r3, [r3, #8]
 8002742:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	691b      	ldr	r3, [r3, #16]
 800274a:	00db      	lsls	r3, r3, #3
 800274c:	490f      	ldr	r1, [pc, #60]	; (800278c <HAL_RCC_ClockConfig+0x264>)
 800274e:	4313      	orrs	r3, r2
 8002750:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002752:	f000 f825 	bl	80027a0 <HAL_RCC_GetSysClockFreq>
 8002756:	4602      	mov	r2, r0
 8002758:	4b0c      	ldr	r3, [pc, #48]	; (800278c <HAL_RCC_ClockConfig+0x264>)
 800275a:	689b      	ldr	r3, [r3, #8]
 800275c:	091b      	lsrs	r3, r3, #4
 800275e:	f003 030f 	and.w	r3, r3, #15
 8002762:	490c      	ldr	r1, [pc, #48]	; (8002794 <HAL_RCC_ClockConfig+0x26c>)
 8002764:	5ccb      	ldrb	r3, [r1, r3]
 8002766:	f003 031f 	and.w	r3, r3, #31
 800276a:	fa22 f303 	lsr.w	r3, r2, r3
 800276e:	4a0a      	ldr	r2, [pc, #40]	; (8002798 <HAL_RCC_ClockConfig+0x270>)
 8002770:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002772:	4b0a      	ldr	r3, [pc, #40]	; (800279c <HAL_RCC_ClockConfig+0x274>)
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	4618      	mov	r0, r3
 8002778:	f7ff f836 	bl	80017e8 <HAL_InitTick>
 800277c:	4603      	mov	r3, r0
}
 800277e:	4618      	mov	r0, r3
 8002780:	3718      	adds	r7, #24
 8002782:	46bd      	mov	sp, r7
 8002784:	bd80      	pop	{r7, pc}
 8002786:	bf00      	nop
 8002788:	40022000 	.word	0x40022000
 800278c:	40021000 	.word	0x40021000
 8002790:	04c4b400 	.word	0x04c4b400
 8002794:	08003b38 	.word	0x08003b38
 8002798:	20000094 	.word	0x20000094
 800279c:	20000098 	.word	0x20000098

080027a0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80027a0:	b480      	push	{r7}
 80027a2:	b087      	sub	sp, #28
 80027a4:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80027a6:	4b2c      	ldr	r3, [pc, #176]	; (8002858 <HAL_RCC_GetSysClockFreq+0xb8>)
 80027a8:	689b      	ldr	r3, [r3, #8]
 80027aa:	f003 030c 	and.w	r3, r3, #12
 80027ae:	2b04      	cmp	r3, #4
 80027b0:	d102      	bne.n	80027b8 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80027b2:	4b2a      	ldr	r3, [pc, #168]	; (800285c <HAL_RCC_GetSysClockFreq+0xbc>)
 80027b4:	613b      	str	r3, [r7, #16]
 80027b6:	e047      	b.n	8002848 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80027b8:	4b27      	ldr	r3, [pc, #156]	; (8002858 <HAL_RCC_GetSysClockFreq+0xb8>)
 80027ba:	689b      	ldr	r3, [r3, #8]
 80027bc:	f003 030c 	and.w	r3, r3, #12
 80027c0:	2b08      	cmp	r3, #8
 80027c2:	d102      	bne.n	80027ca <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80027c4:	4b26      	ldr	r3, [pc, #152]	; (8002860 <HAL_RCC_GetSysClockFreq+0xc0>)
 80027c6:	613b      	str	r3, [r7, #16]
 80027c8:	e03e      	b.n	8002848 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80027ca:	4b23      	ldr	r3, [pc, #140]	; (8002858 <HAL_RCC_GetSysClockFreq+0xb8>)
 80027cc:	689b      	ldr	r3, [r3, #8]
 80027ce:	f003 030c 	and.w	r3, r3, #12
 80027d2:	2b0c      	cmp	r3, #12
 80027d4:	d136      	bne.n	8002844 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80027d6:	4b20      	ldr	r3, [pc, #128]	; (8002858 <HAL_RCC_GetSysClockFreq+0xb8>)
 80027d8:	68db      	ldr	r3, [r3, #12]
 80027da:	f003 0303 	and.w	r3, r3, #3
 80027de:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80027e0:	4b1d      	ldr	r3, [pc, #116]	; (8002858 <HAL_RCC_GetSysClockFreq+0xb8>)
 80027e2:	68db      	ldr	r3, [r3, #12]
 80027e4:	091b      	lsrs	r3, r3, #4
 80027e6:	f003 030f 	and.w	r3, r3, #15
 80027ea:	3301      	adds	r3, #1
 80027ec:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	2b03      	cmp	r3, #3
 80027f2:	d10c      	bne.n	800280e <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80027f4:	4a1a      	ldr	r2, [pc, #104]	; (8002860 <HAL_RCC_GetSysClockFreq+0xc0>)
 80027f6:	68bb      	ldr	r3, [r7, #8]
 80027f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80027fc:	4a16      	ldr	r2, [pc, #88]	; (8002858 <HAL_RCC_GetSysClockFreq+0xb8>)
 80027fe:	68d2      	ldr	r2, [r2, #12]
 8002800:	0a12      	lsrs	r2, r2, #8
 8002802:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002806:	fb02 f303 	mul.w	r3, r2, r3
 800280a:	617b      	str	r3, [r7, #20]
      break;
 800280c:	e00c      	b.n	8002828 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800280e:	4a13      	ldr	r2, [pc, #76]	; (800285c <HAL_RCC_GetSysClockFreq+0xbc>)
 8002810:	68bb      	ldr	r3, [r7, #8]
 8002812:	fbb2 f3f3 	udiv	r3, r2, r3
 8002816:	4a10      	ldr	r2, [pc, #64]	; (8002858 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002818:	68d2      	ldr	r2, [r2, #12]
 800281a:	0a12      	lsrs	r2, r2, #8
 800281c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002820:	fb02 f303 	mul.w	r3, r2, r3
 8002824:	617b      	str	r3, [r7, #20]
      break;
 8002826:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002828:	4b0b      	ldr	r3, [pc, #44]	; (8002858 <HAL_RCC_GetSysClockFreq+0xb8>)
 800282a:	68db      	ldr	r3, [r3, #12]
 800282c:	0e5b      	lsrs	r3, r3, #25
 800282e:	f003 0303 	and.w	r3, r3, #3
 8002832:	3301      	adds	r3, #1
 8002834:	005b      	lsls	r3, r3, #1
 8002836:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8002838:	697a      	ldr	r2, [r7, #20]
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002840:	613b      	str	r3, [r7, #16]
 8002842:	e001      	b.n	8002848 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8002844:	2300      	movs	r3, #0
 8002846:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8002848:	693b      	ldr	r3, [r7, #16]
}
 800284a:	4618      	mov	r0, r3
 800284c:	371c      	adds	r7, #28
 800284e:	46bd      	mov	sp, r7
 8002850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002854:	4770      	bx	lr
 8002856:	bf00      	nop
 8002858:	40021000 	.word	0x40021000
 800285c:	00f42400 	.word	0x00f42400
 8002860:	007a1200 	.word	0x007a1200

08002864 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8002864:	b480      	push	{r7}
 8002866:	b087      	sub	sp, #28
 8002868:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800286a:	4b1e      	ldr	r3, [pc, #120]	; (80028e4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800286c:	68db      	ldr	r3, [r3, #12]
 800286e:	f003 0303 	and.w	r3, r3, #3
 8002872:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002874:	4b1b      	ldr	r3, [pc, #108]	; (80028e4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002876:	68db      	ldr	r3, [r3, #12]
 8002878:	091b      	lsrs	r3, r3, #4
 800287a:	f003 030f 	and.w	r3, r3, #15
 800287e:	3301      	adds	r3, #1
 8002880:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8002882:	693b      	ldr	r3, [r7, #16]
 8002884:	2b03      	cmp	r3, #3
 8002886:	d10c      	bne.n	80028a2 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002888:	4a17      	ldr	r2, [pc, #92]	; (80028e8 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002890:	4a14      	ldr	r2, [pc, #80]	; (80028e4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002892:	68d2      	ldr	r2, [r2, #12]
 8002894:	0a12      	lsrs	r2, r2, #8
 8002896:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800289a:	fb02 f303 	mul.w	r3, r2, r3
 800289e:	617b      	str	r3, [r7, #20]
    break;
 80028a0:	e00c      	b.n	80028bc <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80028a2:	4a12      	ldr	r2, [pc, #72]	; (80028ec <RCC_GetSysClockFreqFromPLLSource+0x88>)
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80028aa:	4a0e      	ldr	r2, [pc, #56]	; (80028e4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80028ac:	68d2      	ldr	r2, [r2, #12]
 80028ae:	0a12      	lsrs	r2, r2, #8
 80028b0:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80028b4:	fb02 f303 	mul.w	r3, r2, r3
 80028b8:	617b      	str	r3, [r7, #20]
    break;
 80028ba:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80028bc:	4b09      	ldr	r3, [pc, #36]	; (80028e4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80028be:	68db      	ldr	r3, [r3, #12]
 80028c0:	0e5b      	lsrs	r3, r3, #25
 80028c2:	f003 0303 	and.w	r3, r3, #3
 80028c6:	3301      	adds	r3, #1
 80028c8:	005b      	lsls	r3, r3, #1
 80028ca:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80028cc:	697a      	ldr	r2, [r7, #20]
 80028ce:	68bb      	ldr	r3, [r7, #8]
 80028d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80028d4:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80028d6:	687b      	ldr	r3, [r7, #4]
}
 80028d8:	4618      	mov	r0, r3
 80028da:	371c      	adds	r7, #28
 80028dc:	46bd      	mov	sp, r7
 80028de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e2:	4770      	bx	lr
 80028e4:	40021000 	.word	0x40021000
 80028e8:	007a1200 	.word	0x007a1200
 80028ec:	00f42400 	.word	0x00f42400

080028f0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80028f0:	b580      	push	{r7, lr}
 80028f2:	b082      	sub	sp, #8
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d101      	bne.n	8002902 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80028fe:	2301      	movs	r3, #1
 8002900:	e049      	b.n	8002996 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002908:	b2db      	uxtb	r3, r3
 800290a:	2b00      	cmp	r3, #0
 800290c:	d106      	bne.n	800291c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	2200      	movs	r2, #0
 8002912:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002916:	6878      	ldr	r0, [r7, #4]
 8002918:	f7fe fd96 	bl	8001448 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	2202      	movs	r2, #2
 8002920:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681a      	ldr	r2, [r3, #0]
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	3304      	adds	r3, #4
 800292c:	4619      	mov	r1, r3
 800292e:	4610      	mov	r0, r2
 8002930:	f000 f9ac 	bl	8002c8c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	2201      	movs	r2, #1
 8002938:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	2201      	movs	r2, #1
 8002940:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	2201      	movs	r2, #1
 8002948:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	2201      	movs	r2, #1
 8002950:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	2201      	movs	r2, #1
 8002958:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	2201      	movs	r2, #1
 8002960:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	2201      	movs	r2, #1
 8002968:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	2201      	movs	r2, #1
 8002970:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	2201      	movs	r2, #1
 8002978:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	2201      	movs	r2, #1
 8002980:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	2201      	movs	r2, #1
 8002988:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	2201      	movs	r2, #1
 8002990:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002994:	2300      	movs	r3, #0
}
 8002996:	4618      	mov	r0, r3
 8002998:	3708      	adds	r7, #8
 800299a:	46bd      	mov	sp, r7
 800299c:	bd80      	pop	{r7, pc}

0800299e <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800299e:	b580      	push	{r7, lr}
 80029a0:	b084      	sub	sp, #16
 80029a2:	af00      	add	r7, sp, #0
 80029a4:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	68db      	ldr	r3, [r3, #12]
 80029ac:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	691b      	ldr	r3, [r3, #16]
 80029b4:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80029b6:	68bb      	ldr	r3, [r7, #8]
 80029b8:	f003 0302 	and.w	r3, r3, #2
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d020      	beq.n	8002a02 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	f003 0302 	and.w	r3, r3, #2
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d01b      	beq.n	8002a02 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	f06f 0202 	mvn.w	r2, #2
 80029d2:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	2201      	movs	r2, #1
 80029d8:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	699b      	ldr	r3, [r3, #24]
 80029e0:	f003 0303 	and.w	r3, r3, #3
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d003      	beq.n	80029f0 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80029e8:	6878      	ldr	r0, [r7, #4]
 80029ea:	f000 f931 	bl	8002c50 <HAL_TIM_IC_CaptureCallback>
 80029ee:	e005      	b.n	80029fc <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80029f0:	6878      	ldr	r0, [r7, #4]
 80029f2:	f000 f923 	bl	8002c3c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80029f6:	6878      	ldr	r0, [r7, #4]
 80029f8:	f000 f934 	bl	8002c64 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	2200      	movs	r2, #0
 8002a00:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002a02:	68bb      	ldr	r3, [r7, #8]
 8002a04:	f003 0304 	and.w	r3, r3, #4
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d020      	beq.n	8002a4e <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	f003 0304 	and.w	r3, r3, #4
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d01b      	beq.n	8002a4e <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	f06f 0204 	mvn.w	r2, #4
 8002a1e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	2202      	movs	r2, #2
 8002a24:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	699b      	ldr	r3, [r3, #24]
 8002a2c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d003      	beq.n	8002a3c <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002a34:	6878      	ldr	r0, [r7, #4]
 8002a36:	f000 f90b 	bl	8002c50 <HAL_TIM_IC_CaptureCallback>
 8002a3a:	e005      	b.n	8002a48 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a3c:	6878      	ldr	r0, [r7, #4]
 8002a3e:	f000 f8fd 	bl	8002c3c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a42:	6878      	ldr	r0, [r7, #4]
 8002a44:	f000 f90e 	bl	8002c64 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	2200      	movs	r2, #0
 8002a4c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002a4e:	68bb      	ldr	r3, [r7, #8]
 8002a50:	f003 0308 	and.w	r3, r3, #8
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d020      	beq.n	8002a9a <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	f003 0308 	and.w	r3, r3, #8
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d01b      	beq.n	8002a9a <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	f06f 0208 	mvn.w	r2, #8
 8002a6a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	2204      	movs	r2, #4
 8002a70:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	69db      	ldr	r3, [r3, #28]
 8002a78:	f003 0303 	and.w	r3, r3, #3
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d003      	beq.n	8002a88 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002a80:	6878      	ldr	r0, [r7, #4]
 8002a82:	f000 f8e5 	bl	8002c50 <HAL_TIM_IC_CaptureCallback>
 8002a86:	e005      	b.n	8002a94 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a88:	6878      	ldr	r0, [r7, #4]
 8002a8a:	f000 f8d7 	bl	8002c3c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a8e:	6878      	ldr	r0, [r7, #4]
 8002a90:	f000 f8e8 	bl	8002c64 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	2200      	movs	r2, #0
 8002a98:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002a9a:	68bb      	ldr	r3, [r7, #8]
 8002a9c:	f003 0310 	and.w	r3, r3, #16
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d020      	beq.n	8002ae6 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	f003 0310 	and.w	r3, r3, #16
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d01b      	beq.n	8002ae6 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	f06f 0210 	mvn.w	r2, #16
 8002ab6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	2208      	movs	r2, #8
 8002abc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	69db      	ldr	r3, [r3, #28]
 8002ac4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d003      	beq.n	8002ad4 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002acc:	6878      	ldr	r0, [r7, #4]
 8002ace:	f000 f8bf 	bl	8002c50 <HAL_TIM_IC_CaptureCallback>
 8002ad2:	e005      	b.n	8002ae0 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002ad4:	6878      	ldr	r0, [r7, #4]
 8002ad6:	f000 f8b1 	bl	8002c3c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002ada:	6878      	ldr	r0, [r7, #4]
 8002adc:	f000 f8c2 	bl	8002c64 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	2200      	movs	r2, #0
 8002ae4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002ae6:	68bb      	ldr	r3, [r7, #8]
 8002ae8:	f003 0301 	and.w	r3, r3, #1
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d00c      	beq.n	8002b0a <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	f003 0301 	and.w	r3, r3, #1
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d007      	beq.n	8002b0a <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	f06f 0201 	mvn.w	r2, #1
 8002b02:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002b04:	6878      	ldr	r0, [r7, #4]
 8002b06:	f7fe fd1b 	bl	8001540 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8002b0a:	68bb      	ldr	r3, [r7, #8]
 8002b0c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d104      	bne.n	8002b1e <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8002b14:	68bb      	ldr	r3, [r7, #8]
 8002b16:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d00c      	beq.n	8002b38 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d007      	beq.n	8002b38 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	f46f 5202 	mvn.w	r2, #8320	; 0x2080
 8002b30:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002b32:	6878      	ldr	r0, [r7, #4]
 8002b34:	f000 f9ec 	bl	8002f10 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8002b38:	68bb      	ldr	r3, [r7, #8]
 8002b3a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d00c      	beq.n	8002b5c <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d007      	beq.n	8002b5c <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8002b54:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8002b56:	6878      	ldr	r0, [r7, #4]
 8002b58:	f000 f9e4 	bl	8002f24 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002b5c:	68bb      	ldr	r3, [r7, #8]
 8002b5e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d00c      	beq.n	8002b80 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d007      	beq.n	8002b80 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002b78:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002b7a:	6878      	ldr	r0, [r7, #4]
 8002b7c:	f000 f87c 	bl	8002c78 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002b80:	68bb      	ldr	r3, [r7, #8]
 8002b82:	f003 0320 	and.w	r3, r3, #32
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d00c      	beq.n	8002ba4 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	f003 0320 	and.w	r3, r3, #32
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d007      	beq.n	8002ba4 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	f06f 0220 	mvn.w	r2, #32
 8002b9c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002b9e:	6878      	ldr	r0, [r7, #4]
 8002ba0:	f000 f9ac 	bl	8002efc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8002ba4:	68bb      	ldr	r3, [r7, #8]
 8002ba6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d00c      	beq.n	8002bc8 <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d007      	beq.n	8002bc8 <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 8002bc0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8002bc2:	6878      	ldr	r0, [r7, #4]
 8002bc4:	f000 f9b8 	bl	8002f38 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8002bc8:	68bb      	ldr	r3, [r7, #8]
 8002bca:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d00c      	beq.n	8002bec <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d007      	beq.n	8002bec <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 8002be4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8002be6:	6878      	ldr	r0, [r7, #4]
 8002be8:	f000 f9b0 	bl	8002f4c <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8002bec:	68bb      	ldr	r3, [r7, #8]
 8002bee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d00c      	beq.n	8002c10 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d007      	beq.n	8002c10 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 8002c08:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8002c0a:	6878      	ldr	r0, [r7, #4]
 8002c0c:	f000 f9a8 	bl	8002f60 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8002c10:	68bb      	ldr	r3, [r7, #8]
 8002c12:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d00c      	beq.n	8002c34 <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d007      	beq.n	8002c34 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 8002c2c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8002c2e:	6878      	ldr	r0, [r7, #4]
 8002c30:	f000 f9a0 	bl	8002f74 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002c34:	bf00      	nop
 8002c36:	3710      	adds	r7, #16
 8002c38:	46bd      	mov	sp, r7
 8002c3a:	bd80      	pop	{r7, pc}

08002c3c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002c3c:	b480      	push	{r7}
 8002c3e:	b083      	sub	sp, #12
 8002c40:	af00      	add	r7, sp, #0
 8002c42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002c44:	bf00      	nop
 8002c46:	370c      	adds	r7, #12
 8002c48:	46bd      	mov	sp, r7
 8002c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c4e:	4770      	bx	lr

08002c50 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002c50:	b480      	push	{r7}
 8002c52:	b083      	sub	sp, #12
 8002c54:	af00      	add	r7, sp, #0
 8002c56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002c58:	bf00      	nop
 8002c5a:	370c      	adds	r7, #12
 8002c5c:	46bd      	mov	sp, r7
 8002c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c62:	4770      	bx	lr

08002c64 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002c64:	b480      	push	{r7}
 8002c66:	b083      	sub	sp, #12
 8002c68:	af00      	add	r7, sp, #0
 8002c6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002c6c:	bf00      	nop
 8002c6e:	370c      	adds	r7, #12
 8002c70:	46bd      	mov	sp, r7
 8002c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c76:	4770      	bx	lr

08002c78 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002c78:	b480      	push	{r7}
 8002c7a:	b083      	sub	sp, #12
 8002c7c:	af00      	add	r7, sp, #0
 8002c7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002c80:	bf00      	nop
 8002c82:	370c      	adds	r7, #12
 8002c84:	46bd      	mov	sp, r7
 8002c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c8a:	4770      	bx	lr

08002c8c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002c8c:	b480      	push	{r7}
 8002c8e:	b085      	sub	sp, #20
 8002c90:	af00      	add	r7, sp, #0
 8002c92:	6078      	str	r0, [r7, #4]
 8002c94:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	4a48      	ldr	r2, [pc, #288]	; (8002dc0 <TIM_Base_SetConfig+0x134>)
 8002ca0:	4293      	cmp	r3, r2
 8002ca2:	d013      	beq.n	8002ccc <TIM_Base_SetConfig+0x40>
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002caa:	d00f      	beq.n	8002ccc <TIM_Base_SetConfig+0x40>
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	4a45      	ldr	r2, [pc, #276]	; (8002dc4 <TIM_Base_SetConfig+0x138>)
 8002cb0:	4293      	cmp	r3, r2
 8002cb2:	d00b      	beq.n	8002ccc <TIM_Base_SetConfig+0x40>
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	4a44      	ldr	r2, [pc, #272]	; (8002dc8 <TIM_Base_SetConfig+0x13c>)
 8002cb8:	4293      	cmp	r3, r2
 8002cba:	d007      	beq.n	8002ccc <TIM_Base_SetConfig+0x40>
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	4a43      	ldr	r2, [pc, #268]	; (8002dcc <TIM_Base_SetConfig+0x140>)
 8002cc0:	4293      	cmp	r3, r2
 8002cc2:	d003      	beq.n	8002ccc <TIM_Base_SetConfig+0x40>
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	4a42      	ldr	r2, [pc, #264]	; (8002dd0 <TIM_Base_SetConfig+0x144>)
 8002cc8:	4293      	cmp	r3, r2
 8002cca:	d108      	bne.n	8002cde <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002cd2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002cd4:	683b      	ldr	r3, [r7, #0]
 8002cd6:	685b      	ldr	r3, [r3, #4]
 8002cd8:	68fa      	ldr	r2, [r7, #12]
 8002cda:	4313      	orrs	r3, r2
 8002cdc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	4a37      	ldr	r2, [pc, #220]	; (8002dc0 <TIM_Base_SetConfig+0x134>)
 8002ce2:	4293      	cmp	r3, r2
 8002ce4:	d01f      	beq.n	8002d26 <TIM_Base_SetConfig+0x9a>
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002cec:	d01b      	beq.n	8002d26 <TIM_Base_SetConfig+0x9a>
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	4a34      	ldr	r2, [pc, #208]	; (8002dc4 <TIM_Base_SetConfig+0x138>)
 8002cf2:	4293      	cmp	r3, r2
 8002cf4:	d017      	beq.n	8002d26 <TIM_Base_SetConfig+0x9a>
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	4a33      	ldr	r2, [pc, #204]	; (8002dc8 <TIM_Base_SetConfig+0x13c>)
 8002cfa:	4293      	cmp	r3, r2
 8002cfc:	d013      	beq.n	8002d26 <TIM_Base_SetConfig+0x9a>
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	4a32      	ldr	r2, [pc, #200]	; (8002dcc <TIM_Base_SetConfig+0x140>)
 8002d02:	4293      	cmp	r3, r2
 8002d04:	d00f      	beq.n	8002d26 <TIM_Base_SetConfig+0x9a>
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	4a32      	ldr	r2, [pc, #200]	; (8002dd4 <TIM_Base_SetConfig+0x148>)
 8002d0a:	4293      	cmp	r3, r2
 8002d0c:	d00b      	beq.n	8002d26 <TIM_Base_SetConfig+0x9a>
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	4a31      	ldr	r2, [pc, #196]	; (8002dd8 <TIM_Base_SetConfig+0x14c>)
 8002d12:	4293      	cmp	r3, r2
 8002d14:	d007      	beq.n	8002d26 <TIM_Base_SetConfig+0x9a>
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	4a30      	ldr	r2, [pc, #192]	; (8002ddc <TIM_Base_SetConfig+0x150>)
 8002d1a:	4293      	cmp	r3, r2
 8002d1c:	d003      	beq.n	8002d26 <TIM_Base_SetConfig+0x9a>
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	4a2b      	ldr	r2, [pc, #172]	; (8002dd0 <TIM_Base_SetConfig+0x144>)
 8002d22:	4293      	cmp	r3, r2
 8002d24:	d108      	bne.n	8002d38 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002d2c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002d2e:	683b      	ldr	r3, [r7, #0]
 8002d30:	68db      	ldr	r3, [r3, #12]
 8002d32:	68fa      	ldr	r2, [r7, #12]
 8002d34:	4313      	orrs	r3, r2
 8002d36:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002d3e:	683b      	ldr	r3, [r7, #0]
 8002d40:	695b      	ldr	r3, [r3, #20]
 8002d42:	4313      	orrs	r3, r2
 8002d44:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	68fa      	ldr	r2, [r7, #12]
 8002d4a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002d4c:	683b      	ldr	r3, [r7, #0]
 8002d4e:	689a      	ldr	r2, [r3, #8]
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002d54:	683b      	ldr	r3, [r7, #0]
 8002d56:	681a      	ldr	r2, [r3, #0]
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	4a18      	ldr	r2, [pc, #96]	; (8002dc0 <TIM_Base_SetConfig+0x134>)
 8002d60:	4293      	cmp	r3, r2
 8002d62:	d013      	beq.n	8002d8c <TIM_Base_SetConfig+0x100>
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	4a19      	ldr	r2, [pc, #100]	; (8002dcc <TIM_Base_SetConfig+0x140>)
 8002d68:	4293      	cmp	r3, r2
 8002d6a:	d00f      	beq.n	8002d8c <TIM_Base_SetConfig+0x100>
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	4a19      	ldr	r2, [pc, #100]	; (8002dd4 <TIM_Base_SetConfig+0x148>)
 8002d70:	4293      	cmp	r3, r2
 8002d72:	d00b      	beq.n	8002d8c <TIM_Base_SetConfig+0x100>
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	4a18      	ldr	r2, [pc, #96]	; (8002dd8 <TIM_Base_SetConfig+0x14c>)
 8002d78:	4293      	cmp	r3, r2
 8002d7a:	d007      	beq.n	8002d8c <TIM_Base_SetConfig+0x100>
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	4a17      	ldr	r2, [pc, #92]	; (8002ddc <TIM_Base_SetConfig+0x150>)
 8002d80:	4293      	cmp	r3, r2
 8002d82:	d003      	beq.n	8002d8c <TIM_Base_SetConfig+0x100>
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	4a12      	ldr	r2, [pc, #72]	; (8002dd0 <TIM_Base_SetConfig+0x144>)
 8002d88:	4293      	cmp	r3, r2
 8002d8a:	d103      	bne.n	8002d94 <TIM_Base_SetConfig+0x108>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002d8c:	683b      	ldr	r3, [r7, #0]
 8002d8e:	691a      	ldr	r2, [r3, #16]
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	2201      	movs	r2, #1
 8002d98:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	691b      	ldr	r3, [r3, #16]
 8002d9e:	f003 0301 	and.w	r3, r3, #1
 8002da2:	2b01      	cmp	r3, #1
 8002da4:	d105      	bne.n	8002db2 <TIM_Base_SetConfig+0x126>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	691b      	ldr	r3, [r3, #16]
 8002daa:	f023 0201 	bic.w	r2, r3, #1
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	611a      	str	r2, [r3, #16]
  }
}
 8002db2:	bf00      	nop
 8002db4:	3714      	adds	r7, #20
 8002db6:	46bd      	mov	sp, r7
 8002db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dbc:	4770      	bx	lr
 8002dbe:	bf00      	nop
 8002dc0:	40012c00 	.word	0x40012c00
 8002dc4:	40000400 	.word	0x40000400
 8002dc8:	40000800 	.word	0x40000800
 8002dcc:	40013400 	.word	0x40013400
 8002dd0:	40015000 	.word	0x40015000
 8002dd4:	40014000 	.word	0x40014000
 8002dd8:	40014400 	.word	0x40014400
 8002ddc:	40014800 	.word	0x40014800

08002de0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002de0:	b480      	push	{r7}
 8002de2:	b085      	sub	sp, #20
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	6078      	str	r0, [r7, #4]
 8002de8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002df0:	2b01      	cmp	r3, #1
 8002df2:	d101      	bne.n	8002df8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002df4:	2302      	movs	r3, #2
 8002df6:	e06f      	b.n	8002ed8 <HAL_TIMEx_MasterConfigSynchronization+0xf8>
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	2201      	movs	r2, #1
 8002dfc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	2202      	movs	r2, #2
 8002e04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	685b      	ldr	r3, [r3, #4]
 8002e0e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	689b      	ldr	r3, [r3, #8]
 8002e16:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	4a31      	ldr	r2, [pc, #196]	; (8002ee4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8002e1e:	4293      	cmp	r3, r2
 8002e20:	d009      	beq.n	8002e36 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	4a30      	ldr	r2, [pc, #192]	; (8002ee8 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8002e28:	4293      	cmp	r3, r2
 8002e2a:	d004      	beq.n	8002e36 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	4a2e      	ldr	r2, [pc, #184]	; (8002eec <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8002e32:	4293      	cmp	r3, r2
 8002e34:	d108      	bne.n	8002e48 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8002e3c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8002e3e:	683b      	ldr	r3, [r7, #0]
 8002e40:	685b      	ldr	r3, [r3, #4]
 8002e42:	68fa      	ldr	r2, [r7, #12]
 8002e44:	4313      	orrs	r3, r2
 8002e46:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8002e4e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002e52:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002e54:	683b      	ldr	r3, [r7, #0]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	68fa      	ldr	r2, [r7, #12]
 8002e5a:	4313      	orrs	r3, r2
 8002e5c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	68fa      	ldr	r2, [r7, #12]
 8002e64:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	4a1e      	ldr	r2, [pc, #120]	; (8002ee4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8002e6c:	4293      	cmp	r3, r2
 8002e6e:	d01d      	beq.n	8002eac <HAL_TIMEx_MasterConfigSynchronization+0xcc>
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002e78:	d018      	beq.n	8002eac <HAL_TIMEx_MasterConfigSynchronization+0xcc>
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	4a1c      	ldr	r2, [pc, #112]	; (8002ef0 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8002e80:	4293      	cmp	r3, r2
 8002e82:	d013      	beq.n	8002eac <HAL_TIMEx_MasterConfigSynchronization+0xcc>
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	4a1a      	ldr	r2, [pc, #104]	; (8002ef4 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8002e8a:	4293      	cmp	r3, r2
 8002e8c:	d00e      	beq.n	8002eac <HAL_TIMEx_MasterConfigSynchronization+0xcc>
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	4a15      	ldr	r2, [pc, #84]	; (8002ee8 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8002e94:	4293      	cmp	r3, r2
 8002e96:	d009      	beq.n	8002eac <HAL_TIMEx_MasterConfigSynchronization+0xcc>
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	4a16      	ldr	r2, [pc, #88]	; (8002ef8 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8002e9e:	4293      	cmp	r3, r2
 8002ea0:	d004      	beq.n	8002eac <HAL_TIMEx_MasterConfigSynchronization+0xcc>
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	4a11      	ldr	r2, [pc, #68]	; (8002eec <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8002ea8:	4293      	cmp	r3, r2
 8002eaa:	d10c      	bne.n	8002ec6 <HAL_TIMEx_MasterConfigSynchronization+0xe6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002eac:	68bb      	ldr	r3, [r7, #8]
 8002eae:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002eb2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002eb4:	683b      	ldr	r3, [r7, #0]
 8002eb6:	689b      	ldr	r3, [r3, #8]
 8002eb8:	68ba      	ldr	r2, [r7, #8]
 8002eba:	4313      	orrs	r3, r2
 8002ebc:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	68ba      	ldr	r2, [r7, #8]
 8002ec4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	2201      	movs	r2, #1
 8002eca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	2200      	movs	r2, #0
 8002ed2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002ed6:	2300      	movs	r3, #0
}
 8002ed8:	4618      	mov	r0, r3
 8002eda:	3714      	adds	r7, #20
 8002edc:	46bd      	mov	sp, r7
 8002ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee2:	4770      	bx	lr
 8002ee4:	40012c00 	.word	0x40012c00
 8002ee8:	40013400 	.word	0x40013400
 8002eec:	40015000 	.word	0x40015000
 8002ef0:	40000400 	.word	0x40000400
 8002ef4:	40000800 	.word	0x40000800
 8002ef8:	40014000 	.word	0x40014000

08002efc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002efc:	b480      	push	{r7}
 8002efe:	b083      	sub	sp, #12
 8002f00:	af00      	add	r7, sp, #0
 8002f02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002f04:	bf00      	nop
 8002f06:	370c      	adds	r7, #12
 8002f08:	46bd      	mov	sp, r7
 8002f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f0e:	4770      	bx	lr

08002f10 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002f10:	b480      	push	{r7}
 8002f12:	b083      	sub	sp, #12
 8002f14:	af00      	add	r7, sp, #0
 8002f16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002f18:	bf00      	nop
 8002f1a:	370c      	adds	r7, #12
 8002f1c:	46bd      	mov	sp, r7
 8002f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f22:	4770      	bx	lr

08002f24 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8002f24:	b480      	push	{r7}
 8002f26:	b083      	sub	sp, #12
 8002f28:	af00      	add	r7, sp, #0
 8002f2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8002f2c:	bf00      	nop
 8002f2e:	370c      	adds	r7, #12
 8002f30:	46bd      	mov	sp, r7
 8002f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f36:	4770      	bx	lr

08002f38 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8002f38:	b480      	push	{r7}
 8002f3a:	b083      	sub	sp, #12
 8002f3c:	af00      	add	r7, sp, #0
 8002f3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8002f40:	bf00      	nop
 8002f42:	370c      	adds	r7, #12
 8002f44:	46bd      	mov	sp, r7
 8002f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f4a:	4770      	bx	lr

08002f4c <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8002f4c:	b480      	push	{r7}
 8002f4e:	b083      	sub	sp, #12
 8002f50:	af00      	add	r7, sp, #0
 8002f52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8002f54:	bf00      	nop
 8002f56:	370c      	adds	r7, #12
 8002f58:	46bd      	mov	sp, r7
 8002f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f5e:	4770      	bx	lr

08002f60 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8002f60:	b480      	push	{r7}
 8002f62:	b083      	sub	sp, #12
 8002f64:	af00      	add	r7, sp, #0
 8002f66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8002f68:	bf00      	nop
 8002f6a:	370c      	adds	r7, #12
 8002f6c:	46bd      	mov	sp, r7
 8002f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f72:	4770      	bx	lr

08002f74 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8002f74:	b480      	push	{r7}
 8002f76:	b083      	sub	sp, #12
 8002f78:	af00      	add	r7, sp, #0
 8002f7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8002f7c:	bf00      	nop
 8002f7e:	370c      	adds	r7, #12
 8002f80:	46bd      	mov	sp, r7
 8002f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f86:	4770      	bx	lr

08002f88 <cosf>:
 8002f88:	ee10 3a10 	vmov	r3, s0
 8002f8c:	b507      	push	{r0, r1, r2, lr}
 8002f8e:	4a1e      	ldr	r2, [pc, #120]	; (8003008 <cosf+0x80>)
 8002f90:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002f94:	4293      	cmp	r3, r2
 8002f96:	dc06      	bgt.n	8002fa6 <cosf+0x1e>
 8002f98:	eddf 0a1c 	vldr	s1, [pc, #112]	; 800300c <cosf+0x84>
 8002f9c:	b003      	add	sp, #12
 8002f9e:	f85d eb04 	ldr.w	lr, [sp], #4
 8002fa2:	f000 b9b7 	b.w	8003314 <__kernel_cosf>
 8002fa6:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8002faa:	db04      	blt.n	8002fb6 <cosf+0x2e>
 8002fac:	ee30 0a40 	vsub.f32	s0, s0, s0
 8002fb0:	b003      	add	sp, #12
 8002fb2:	f85d fb04 	ldr.w	pc, [sp], #4
 8002fb6:	4668      	mov	r0, sp
 8002fb8:	f000 f870 	bl	800309c <__ieee754_rem_pio2f>
 8002fbc:	f000 0003 	and.w	r0, r0, #3
 8002fc0:	2801      	cmp	r0, #1
 8002fc2:	d009      	beq.n	8002fd8 <cosf+0x50>
 8002fc4:	2802      	cmp	r0, #2
 8002fc6:	d010      	beq.n	8002fea <cosf+0x62>
 8002fc8:	b9b0      	cbnz	r0, 8002ff8 <cosf+0x70>
 8002fca:	eddd 0a01 	vldr	s1, [sp, #4]
 8002fce:	ed9d 0a00 	vldr	s0, [sp]
 8002fd2:	f000 f99f 	bl	8003314 <__kernel_cosf>
 8002fd6:	e7eb      	b.n	8002fb0 <cosf+0x28>
 8002fd8:	eddd 0a01 	vldr	s1, [sp, #4]
 8002fdc:	ed9d 0a00 	vldr	s0, [sp]
 8002fe0:	f000 fc6e 	bl	80038c0 <__kernel_sinf>
 8002fe4:	eeb1 0a40 	vneg.f32	s0, s0
 8002fe8:	e7e2      	b.n	8002fb0 <cosf+0x28>
 8002fea:	eddd 0a01 	vldr	s1, [sp, #4]
 8002fee:	ed9d 0a00 	vldr	s0, [sp]
 8002ff2:	f000 f98f 	bl	8003314 <__kernel_cosf>
 8002ff6:	e7f5      	b.n	8002fe4 <cosf+0x5c>
 8002ff8:	eddd 0a01 	vldr	s1, [sp, #4]
 8002ffc:	ed9d 0a00 	vldr	s0, [sp]
 8003000:	2001      	movs	r0, #1
 8003002:	f000 fc5d 	bl	80038c0 <__kernel_sinf>
 8003006:	e7d3      	b.n	8002fb0 <cosf+0x28>
 8003008:	3f490fd8 	.word	0x3f490fd8
 800300c:	00000000 	.word	0x00000000

08003010 <sinf>:
 8003010:	ee10 3a10 	vmov	r3, s0
 8003014:	b507      	push	{r0, r1, r2, lr}
 8003016:	4a1f      	ldr	r2, [pc, #124]	; (8003094 <sinf+0x84>)
 8003018:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800301c:	4293      	cmp	r3, r2
 800301e:	dc07      	bgt.n	8003030 <sinf+0x20>
 8003020:	eddf 0a1d 	vldr	s1, [pc, #116]	; 8003098 <sinf+0x88>
 8003024:	2000      	movs	r0, #0
 8003026:	b003      	add	sp, #12
 8003028:	f85d eb04 	ldr.w	lr, [sp], #4
 800302c:	f000 bc48 	b.w	80038c0 <__kernel_sinf>
 8003030:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8003034:	db04      	blt.n	8003040 <sinf+0x30>
 8003036:	ee30 0a40 	vsub.f32	s0, s0, s0
 800303a:	b003      	add	sp, #12
 800303c:	f85d fb04 	ldr.w	pc, [sp], #4
 8003040:	4668      	mov	r0, sp
 8003042:	f000 f82b 	bl	800309c <__ieee754_rem_pio2f>
 8003046:	f000 0003 	and.w	r0, r0, #3
 800304a:	2801      	cmp	r0, #1
 800304c:	d00a      	beq.n	8003064 <sinf+0x54>
 800304e:	2802      	cmp	r0, #2
 8003050:	d00f      	beq.n	8003072 <sinf+0x62>
 8003052:	b9c0      	cbnz	r0, 8003086 <sinf+0x76>
 8003054:	eddd 0a01 	vldr	s1, [sp, #4]
 8003058:	ed9d 0a00 	vldr	s0, [sp]
 800305c:	2001      	movs	r0, #1
 800305e:	f000 fc2f 	bl	80038c0 <__kernel_sinf>
 8003062:	e7ea      	b.n	800303a <sinf+0x2a>
 8003064:	eddd 0a01 	vldr	s1, [sp, #4]
 8003068:	ed9d 0a00 	vldr	s0, [sp]
 800306c:	f000 f952 	bl	8003314 <__kernel_cosf>
 8003070:	e7e3      	b.n	800303a <sinf+0x2a>
 8003072:	eddd 0a01 	vldr	s1, [sp, #4]
 8003076:	ed9d 0a00 	vldr	s0, [sp]
 800307a:	2001      	movs	r0, #1
 800307c:	f000 fc20 	bl	80038c0 <__kernel_sinf>
 8003080:	eeb1 0a40 	vneg.f32	s0, s0
 8003084:	e7d9      	b.n	800303a <sinf+0x2a>
 8003086:	eddd 0a01 	vldr	s1, [sp, #4]
 800308a:	ed9d 0a00 	vldr	s0, [sp]
 800308e:	f000 f941 	bl	8003314 <__kernel_cosf>
 8003092:	e7f5      	b.n	8003080 <sinf+0x70>
 8003094:	3f490fd8 	.word	0x3f490fd8
 8003098:	00000000 	.word	0x00000000

0800309c <__ieee754_rem_pio2f>:
 800309c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800309e:	ee10 6a10 	vmov	r6, s0
 80030a2:	4b8e      	ldr	r3, [pc, #568]	; (80032dc <__ieee754_rem_pio2f+0x240>)
 80030a4:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 80030a8:	429d      	cmp	r5, r3
 80030aa:	b087      	sub	sp, #28
 80030ac:	eef0 7a40 	vmov.f32	s15, s0
 80030b0:	4604      	mov	r4, r0
 80030b2:	dc05      	bgt.n	80030c0 <__ieee754_rem_pio2f+0x24>
 80030b4:	2300      	movs	r3, #0
 80030b6:	ed80 0a00 	vstr	s0, [r0]
 80030ba:	6043      	str	r3, [r0, #4]
 80030bc:	2000      	movs	r0, #0
 80030be:	e01a      	b.n	80030f6 <__ieee754_rem_pio2f+0x5a>
 80030c0:	4b87      	ldr	r3, [pc, #540]	; (80032e0 <__ieee754_rem_pio2f+0x244>)
 80030c2:	429d      	cmp	r5, r3
 80030c4:	dc46      	bgt.n	8003154 <__ieee754_rem_pio2f+0xb8>
 80030c6:	2e00      	cmp	r6, #0
 80030c8:	ed9f 0a86 	vldr	s0, [pc, #536]	; 80032e4 <__ieee754_rem_pio2f+0x248>
 80030cc:	4b86      	ldr	r3, [pc, #536]	; (80032e8 <__ieee754_rem_pio2f+0x24c>)
 80030ce:	f025 050f 	bic.w	r5, r5, #15
 80030d2:	dd1f      	ble.n	8003114 <__ieee754_rem_pio2f+0x78>
 80030d4:	429d      	cmp	r5, r3
 80030d6:	ee77 7ac0 	vsub.f32	s15, s15, s0
 80030da:	d00e      	beq.n	80030fa <__ieee754_rem_pio2f+0x5e>
 80030dc:	ed9f 7a83 	vldr	s14, [pc, #524]	; 80032ec <__ieee754_rem_pio2f+0x250>
 80030e0:	ee37 0ac7 	vsub.f32	s0, s15, s14
 80030e4:	ee77 7ac0 	vsub.f32	s15, s15, s0
 80030e8:	ed80 0a00 	vstr	s0, [r0]
 80030ec:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80030f0:	2001      	movs	r0, #1
 80030f2:	edc4 7a01 	vstr	s15, [r4, #4]
 80030f6:	b007      	add	sp, #28
 80030f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80030fa:	ed9f 0a7d 	vldr	s0, [pc, #500]	; 80032f0 <__ieee754_rem_pio2f+0x254>
 80030fe:	ed9f 7a7d 	vldr	s14, [pc, #500]	; 80032f4 <__ieee754_rem_pio2f+0x258>
 8003102:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8003106:	ee77 6ac7 	vsub.f32	s13, s15, s14
 800310a:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800310e:	edc0 6a00 	vstr	s13, [r0]
 8003112:	e7eb      	b.n	80030ec <__ieee754_rem_pio2f+0x50>
 8003114:	429d      	cmp	r5, r3
 8003116:	ee77 7a80 	vadd.f32	s15, s15, s0
 800311a:	d00e      	beq.n	800313a <__ieee754_rem_pio2f+0x9e>
 800311c:	ed9f 7a73 	vldr	s14, [pc, #460]	; 80032ec <__ieee754_rem_pio2f+0x250>
 8003120:	ee37 0a87 	vadd.f32	s0, s15, s14
 8003124:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8003128:	ed80 0a00 	vstr	s0, [r0]
 800312c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003130:	f04f 30ff 	mov.w	r0, #4294967295
 8003134:	edc4 7a01 	vstr	s15, [r4, #4]
 8003138:	e7dd      	b.n	80030f6 <__ieee754_rem_pio2f+0x5a>
 800313a:	ed9f 0a6d 	vldr	s0, [pc, #436]	; 80032f0 <__ieee754_rem_pio2f+0x254>
 800313e:	ed9f 7a6d 	vldr	s14, [pc, #436]	; 80032f4 <__ieee754_rem_pio2f+0x258>
 8003142:	ee77 7a80 	vadd.f32	s15, s15, s0
 8003146:	ee77 6a87 	vadd.f32	s13, s15, s14
 800314a:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800314e:	edc0 6a00 	vstr	s13, [r0]
 8003152:	e7eb      	b.n	800312c <__ieee754_rem_pio2f+0x90>
 8003154:	4b68      	ldr	r3, [pc, #416]	; (80032f8 <__ieee754_rem_pio2f+0x25c>)
 8003156:	429d      	cmp	r5, r3
 8003158:	dc72      	bgt.n	8003240 <__ieee754_rem_pio2f+0x1a4>
 800315a:	f000 fbf9 	bl	8003950 <fabsf>
 800315e:	ed9f 7a67 	vldr	s14, [pc, #412]	; 80032fc <__ieee754_rem_pio2f+0x260>
 8003162:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 8003166:	eee0 7a07 	vfma.f32	s15, s0, s14
 800316a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800316e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003172:	ee17 0a90 	vmov	r0, s15
 8003176:	eddf 7a5b 	vldr	s15, [pc, #364]	; 80032e4 <__ieee754_rem_pio2f+0x248>
 800317a:	eea7 0a67 	vfms.f32	s0, s14, s15
 800317e:	281f      	cmp	r0, #31
 8003180:	eddf 7a5a 	vldr	s15, [pc, #360]	; 80032ec <__ieee754_rem_pio2f+0x250>
 8003184:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003188:	eeb1 6a47 	vneg.f32	s12, s14
 800318c:	ee70 6a67 	vsub.f32	s13, s0, s15
 8003190:	ee16 2a90 	vmov	r2, s13
 8003194:	dc1c      	bgt.n	80031d0 <__ieee754_rem_pio2f+0x134>
 8003196:	495a      	ldr	r1, [pc, #360]	; (8003300 <__ieee754_rem_pio2f+0x264>)
 8003198:	1e47      	subs	r7, r0, #1
 800319a:	f025 03ff 	bic.w	r3, r5, #255	; 0xff
 800319e:	f851 1027 	ldr.w	r1, [r1, r7, lsl #2]
 80031a2:	428b      	cmp	r3, r1
 80031a4:	d014      	beq.n	80031d0 <__ieee754_rem_pio2f+0x134>
 80031a6:	6022      	str	r2, [r4, #0]
 80031a8:	ed94 7a00 	vldr	s14, [r4]
 80031ac:	ee30 0a47 	vsub.f32	s0, s0, s14
 80031b0:	2e00      	cmp	r6, #0
 80031b2:	ee30 0a67 	vsub.f32	s0, s0, s15
 80031b6:	ed84 0a01 	vstr	s0, [r4, #4]
 80031ba:	da9c      	bge.n	80030f6 <__ieee754_rem_pio2f+0x5a>
 80031bc:	eeb1 7a47 	vneg.f32	s14, s14
 80031c0:	eeb1 0a40 	vneg.f32	s0, s0
 80031c4:	ed84 7a00 	vstr	s14, [r4]
 80031c8:	ed84 0a01 	vstr	s0, [r4, #4]
 80031cc:	4240      	negs	r0, r0
 80031ce:	e792      	b.n	80030f6 <__ieee754_rem_pio2f+0x5a>
 80031d0:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 80031d4:	15eb      	asrs	r3, r5, #23
 80031d6:	ebc1 55d5 	rsb	r5, r1, r5, lsr #23
 80031da:	2d08      	cmp	r5, #8
 80031dc:	dde3      	ble.n	80031a6 <__ieee754_rem_pio2f+0x10a>
 80031de:	eddf 7a44 	vldr	s15, [pc, #272]	; 80032f0 <__ieee754_rem_pio2f+0x254>
 80031e2:	eddf 5a44 	vldr	s11, [pc, #272]	; 80032f4 <__ieee754_rem_pio2f+0x258>
 80031e6:	eef0 6a40 	vmov.f32	s13, s0
 80031ea:	eee6 6a27 	vfma.f32	s13, s12, s15
 80031ee:	ee30 0a66 	vsub.f32	s0, s0, s13
 80031f2:	eea6 0a27 	vfma.f32	s0, s12, s15
 80031f6:	eef0 7a40 	vmov.f32	s15, s0
 80031fa:	eed7 7a25 	vfnms.f32	s15, s14, s11
 80031fe:	ee76 5ae7 	vsub.f32	s11, s13, s15
 8003202:	ee15 2a90 	vmov	r2, s11
 8003206:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 800320a:	1a5b      	subs	r3, r3, r1
 800320c:	2b19      	cmp	r3, #25
 800320e:	dc04      	bgt.n	800321a <__ieee754_rem_pio2f+0x17e>
 8003210:	edc4 5a00 	vstr	s11, [r4]
 8003214:	eeb0 0a66 	vmov.f32	s0, s13
 8003218:	e7c6      	b.n	80031a8 <__ieee754_rem_pio2f+0x10c>
 800321a:	eddf 5a3a 	vldr	s11, [pc, #232]	; 8003304 <__ieee754_rem_pio2f+0x268>
 800321e:	eeb0 0a66 	vmov.f32	s0, s13
 8003222:	eea6 0a25 	vfma.f32	s0, s12, s11
 8003226:	ee76 7ac0 	vsub.f32	s15, s13, s0
 800322a:	eddf 6a37 	vldr	s13, [pc, #220]	; 8003308 <__ieee754_rem_pio2f+0x26c>
 800322e:	eee6 7a25 	vfma.f32	s15, s12, s11
 8003232:	eed7 7a26 	vfnms.f32	s15, s14, s13
 8003236:	ee30 7a67 	vsub.f32	s14, s0, s15
 800323a:	ed84 7a00 	vstr	s14, [r4]
 800323e:	e7b3      	b.n	80031a8 <__ieee754_rem_pio2f+0x10c>
 8003240:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 8003244:	db06      	blt.n	8003254 <__ieee754_rem_pio2f+0x1b8>
 8003246:	ee70 7a40 	vsub.f32	s15, s0, s0
 800324a:	edc0 7a01 	vstr	s15, [r0, #4]
 800324e:	edc0 7a00 	vstr	s15, [r0]
 8003252:	e733      	b.n	80030bc <__ieee754_rem_pio2f+0x20>
 8003254:	15ea      	asrs	r2, r5, #23
 8003256:	3a86      	subs	r2, #134	; 0x86
 8003258:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 800325c:	ee07 3a90 	vmov	s15, r3
 8003260:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8003264:	eddf 6a29 	vldr	s13, [pc, #164]	; 800330c <__ieee754_rem_pio2f+0x270>
 8003268:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800326c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003270:	ed8d 7a03 	vstr	s14, [sp, #12]
 8003274:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003278:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800327c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8003280:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003284:	ed8d 7a04 	vstr	s14, [sp, #16]
 8003288:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800328c:	eef5 7a40 	vcmp.f32	s15, #0.0
 8003290:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003294:	edcd 7a05 	vstr	s15, [sp, #20]
 8003298:	d11e      	bne.n	80032d8 <__ieee754_rem_pio2f+0x23c>
 800329a:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800329e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032a2:	bf14      	ite	ne
 80032a4:	2302      	movne	r3, #2
 80032a6:	2301      	moveq	r3, #1
 80032a8:	4919      	ldr	r1, [pc, #100]	; (8003310 <__ieee754_rem_pio2f+0x274>)
 80032aa:	9101      	str	r1, [sp, #4]
 80032ac:	2102      	movs	r1, #2
 80032ae:	9100      	str	r1, [sp, #0]
 80032b0:	a803      	add	r0, sp, #12
 80032b2:	4621      	mov	r1, r4
 80032b4:	f000 f88e 	bl	80033d4 <__kernel_rem_pio2f>
 80032b8:	2e00      	cmp	r6, #0
 80032ba:	f6bf af1c 	bge.w	80030f6 <__ieee754_rem_pio2f+0x5a>
 80032be:	edd4 7a00 	vldr	s15, [r4]
 80032c2:	eef1 7a67 	vneg.f32	s15, s15
 80032c6:	edc4 7a00 	vstr	s15, [r4]
 80032ca:	edd4 7a01 	vldr	s15, [r4, #4]
 80032ce:	eef1 7a67 	vneg.f32	s15, s15
 80032d2:	edc4 7a01 	vstr	s15, [r4, #4]
 80032d6:	e779      	b.n	80031cc <__ieee754_rem_pio2f+0x130>
 80032d8:	2303      	movs	r3, #3
 80032da:	e7e5      	b.n	80032a8 <__ieee754_rem_pio2f+0x20c>
 80032dc:	3f490fd8 	.word	0x3f490fd8
 80032e0:	4016cbe3 	.word	0x4016cbe3
 80032e4:	3fc90f80 	.word	0x3fc90f80
 80032e8:	3fc90fd0 	.word	0x3fc90fd0
 80032ec:	37354443 	.word	0x37354443
 80032f0:	37354400 	.word	0x37354400
 80032f4:	2e85a308 	.word	0x2e85a308
 80032f8:	43490f80 	.word	0x43490f80
 80032fc:	3f22f984 	.word	0x3f22f984
 8003300:	08003b48 	.word	0x08003b48
 8003304:	2e85a300 	.word	0x2e85a300
 8003308:	248d3132 	.word	0x248d3132
 800330c:	43800000 	.word	0x43800000
 8003310:	08003bc8 	.word	0x08003bc8

08003314 <__kernel_cosf>:
 8003314:	ee10 3a10 	vmov	r3, s0
 8003318:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800331c:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 8003320:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8003324:	da05      	bge.n	8003332 <__kernel_cosf+0x1e>
 8003326:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800332a:	ee17 2a90 	vmov	r2, s15
 800332e:	2a00      	cmp	r2, #0
 8003330:	d03d      	beq.n	80033ae <__kernel_cosf+0x9a>
 8003332:	ee60 5a00 	vmul.f32	s11, s0, s0
 8003336:	eddf 7a1f 	vldr	s15, [pc, #124]	; 80033b4 <__kernel_cosf+0xa0>
 800333a:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 80033b8 <__kernel_cosf+0xa4>
 800333e:	eddf 6a1f 	vldr	s13, [pc, #124]	; 80033bc <__kernel_cosf+0xa8>
 8003342:	4a1f      	ldr	r2, [pc, #124]	; (80033c0 <__kernel_cosf+0xac>)
 8003344:	eea5 7aa7 	vfma.f32	s14, s11, s15
 8003348:	4293      	cmp	r3, r2
 800334a:	eddf 7a1e 	vldr	s15, [pc, #120]	; 80033c4 <__kernel_cosf+0xb0>
 800334e:	eee7 7a25 	vfma.f32	s15, s14, s11
 8003352:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 80033c8 <__kernel_cosf+0xb4>
 8003356:	eea7 7aa5 	vfma.f32	s14, s15, s11
 800335a:	eddf 7a1c 	vldr	s15, [pc, #112]	; 80033cc <__kernel_cosf+0xb8>
 800335e:	eee7 7a25 	vfma.f32	s15, s14, s11
 8003362:	eeb0 7a66 	vmov.f32	s14, s13
 8003366:	eea7 7aa5 	vfma.f32	s14, s15, s11
 800336a:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 800336e:	ee65 7aa6 	vmul.f32	s15, s11, s13
 8003372:	ee67 6a25 	vmul.f32	s13, s14, s11
 8003376:	ee20 7ac0 	vnmul.f32	s14, s1, s0
 800337a:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800337e:	dc04      	bgt.n	800338a <__kernel_cosf+0x76>
 8003380:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8003384:	ee36 0a47 	vsub.f32	s0, s12, s14
 8003388:	4770      	bx	lr
 800338a:	4a11      	ldr	r2, [pc, #68]	; (80033d0 <__kernel_cosf+0xbc>)
 800338c:	4293      	cmp	r3, r2
 800338e:	bfda      	itte	le
 8003390:	f103 437f 	addle.w	r3, r3, #4278190080	; 0xff000000
 8003394:	ee06 3a90 	vmovle	s13, r3
 8003398:	eef5 6a02 	vmovgt.f32	s13, #82	; 0x3e900000  0.2812500
 800339c:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80033a0:	ee36 0a66 	vsub.f32	s0, s12, s13
 80033a4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80033a8:	ee30 0a67 	vsub.f32	s0, s0, s15
 80033ac:	4770      	bx	lr
 80033ae:	eeb0 0a46 	vmov.f32	s0, s12
 80033b2:	4770      	bx	lr
 80033b4:	ad47d74e 	.word	0xad47d74e
 80033b8:	310f74f6 	.word	0x310f74f6
 80033bc:	3d2aaaab 	.word	0x3d2aaaab
 80033c0:	3e999999 	.word	0x3e999999
 80033c4:	b493f27c 	.word	0xb493f27c
 80033c8:	37d00d01 	.word	0x37d00d01
 80033cc:	bab60b61 	.word	0xbab60b61
 80033d0:	3f480000 	.word	0x3f480000

080033d4 <__kernel_rem_pio2f>:
 80033d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80033d8:	ed2d 8b04 	vpush	{d8-d9}
 80033dc:	b0d9      	sub	sp, #356	; 0x164
 80033de:	4688      	mov	r8, r1
 80033e0:	9002      	str	r0, [sp, #8]
 80033e2:	49bb      	ldr	r1, [pc, #748]	; (80036d0 <__kernel_rem_pio2f+0x2fc>)
 80033e4:	9866      	ldr	r0, [sp, #408]	; 0x198
 80033e6:	9301      	str	r3, [sp, #4]
 80033e8:	f851 a020 	ldr.w	sl, [r1, r0, lsl #2]
 80033ec:	f8dd e19c 	ldr.w	lr, [sp, #412]	; 0x19c
 80033f0:	1e59      	subs	r1, r3, #1
 80033f2:	1d13      	adds	r3, r2, #4
 80033f4:	db27      	blt.n	8003446 <__kernel_rem_pio2f+0x72>
 80033f6:	f1b2 0b03 	subs.w	fp, r2, #3
 80033fa:	bf48      	it	mi
 80033fc:	f102 0b04 	addmi.w	fp, r2, #4
 8003400:	ea4f 00eb 	mov.w	r0, fp, asr #3
 8003404:	1c45      	adds	r5, r0, #1
 8003406:	00ec      	lsls	r4, r5, #3
 8003408:	1a47      	subs	r7, r0, r1
 800340a:	ed9f 7ab5 	vldr	s14, [pc, #724]	; 80036e0 <__kernel_rem_pio2f+0x30c>
 800340e:	9403      	str	r4, [sp, #12]
 8003410:	eba2 05c5 	sub.w	r5, r2, r5, lsl #3
 8003414:	eb0a 0c01 	add.w	ip, sl, r1
 8003418:	ae1c      	add	r6, sp, #112	; 0x70
 800341a:	eb0e 0987 	add.w	r9, lr, r7, lsl #2
 800341e:	2400      	movs	r4, #0
 8003420:	4564      	cmp	r4, ip
 8003422:	dd12      	ble.n	800344a <__kernel_rem_pio2f+0x76>
 8003424:	9b01      	ldr	r3, [sp, #4]
 8003426:	ac1c      	add	r4, sp, #112	; 0x70
 8003428:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 800342c:	f50d 7b88 	add.w	fp, sp, #272	; 0x110
 8003430:	f04f 0c00 	mov.w	ip, #0
 8003434:	45d4      	cmp	ip, sl
 8003436:	dc27      	bgt.n	8003488 <__kernel_rem_pio2f+0xb4>
 8003438:	f8dd 9008 	ldr.w	r9, [sp, #8]
 800343c:	eddf 7aa8 	vldr	s15, [pc, #672]	; 80036e0 <__kernel_rem_pio2f+0x30c>
 8003440:	4627      	mov	r7, r4
 8003442:	2600      	movs	r6, #0
 8003444:	e016      	b.n	8003474 <__kernel_rem_pio2f+0xa0>
 8003446:	2000      	movs	r0, #0
 8003448:	e7dc      	b.n	8003404 <__kernel_rem_pio2f+0x30>
 800344a:	42e7      	cmn	r7, r4
 800344c:	bf5d      	ittte	pl
 800344e:	f859 3024 	ldrpl.w	r3, [r9, r4, lsl #2]
 8003452:	ee07 3a90 	vmovpl	s15, r3
 8003456:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 800345a:	eef0 7a47 	vmovmi.f32	s15, s14
 800345e:	ece6 7a01 	vstmia	r6!, {s15}
 8003462:	3401      	adds	r4, #1
 8003464:	e7dc      	b.n	8003420 <__kernel_rem_pio2f+0x4c>
 8003466:	ecf9 6a01 	vldmia	r9!, {s13}
 800346a:	ed97 7a00 	vldr	s14, [r7]
 800346e:	eee6 7a87 	vfma.f32	s15, s13, s14
 8003472:	3601      	adds	r6, #1
 8003474:	428e      	cmp	r6, r1
 8003476:	f1a7 0704 	sub.w	r7, r7, #4
 800347a:	ddf4      	ble.n	8003466 <__kernel_rem_pio2f+0x92>
 800347c:	eceb 7a01 	vstmia	fp!, {s15}
 8003480:	f10c 0c01 	add.w	ip, ip, #1
 8003484:	3404      	adds	r4, #4
 8003486:	e7d5      	b.n	8003434 <__kernel_rem_pio2f+0x60>
 8003488:	ab08      	add	r3, sp, #32
 800348a:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 800348e:	eddf 8a93 	vldr	s17, [pc, #588]	; 80036dc <__kernel_rem_pio2f+0x308>
 8003492:	ed9f 9a91 	vldr	s18, [pc, #580]	; 80036d8 <__kernel_rem_pio2f+0x304>
 8003496:	9304      	str	r3, [sp, #16]
 8003498:	eb0e 0b80 	add.w	fp, lr, r0, lsl #2
 800349c:	4656      	mov	r6, sl
 800349e:	00b3      	lsls	r3, r6, #2
 80034a0:	9305      	str	r3, [sp, #20]
 80034a2:	ab58      	add	r3, sp, #352	; 0x160
 80034a4:	eb03 0086 	add.w	r0, r3, r6, lsl #2
 80034a8:	ac08      	add	r4, sp, #32
 80034aa:	ab44      	add	r3, sp, #272	; 0x110
 80034ac:	ed10 0a14 	vldr	s0, [r0, #-80]	; 0xffffffb0
 80034b0:	46a4      	mov	ip, r4
 80034b2:	eb03 0086 	add.w	r0, r3, r6, lsl #2
 80034b6:	4637      	mov	r7, r6
 80034b8:	2f00      	cmp	r7, #0
 80034ba:	f1a0 0004 	sub.w	r0, r0, #4
 80034be:	dc4f      	bgt.n	8003560 <__kernel_rem_pio2f+0x18c>
 80034c0:	4628      	mov	r0, r5
 80034c2:	e9cd 1206 	strd	r1, r2, [sp, #24]
 80034c6:	f000 fa8d 	bl	80039e4 <scalbnf>
 80034ca:	eeb0 8a40 	vmov.f32	s16, s0
 80034ce:	eeb4 0a00 	vmov.f32	s0, #64	; 0x3e000000  0.125
 80034d2:	ee28 0a00 	vmul.f32	s0, s16, s0
 80034d6:	f000 fa43 	bl	8003960 <floorf>
 80034da:	eef2 7a00 	vmov.f32	s15, #32	; 0x41000000  8.0
 80034de:	eea0 8a67 	vfms.f32	s16, s0, s15
 80034e2:	2d00      	cmp	r5, #0
 80034e4:	e9dd 1206 	ldrd	r1, r2, [sp, #24]
 80034e8:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 80034ec:	eeb8 0ae7 	vcvt.f32.s32	s0, s15
 80034f0:	ee17 9a90 	vmov	r9, s15
 80034f4:	ee38 8a40 	vsub.f32	s16, s16, s0
 80034f8:	dd44      	ble.n	8003584 <__kernel_rem_pio2f+0x1b0>
 80034fa:	f106 3cff 	add.w	ip, r6, #4294967295
 80034fe:	ab08      	add	r3, sp, #32
 8003500:	f1c5 0e08 	rsb	lr, r5, #8
 8003504:	f853 702c 	ldr.w	r7, [r3, ip, lsl #2]
 8003508:	fa47 f00e 	asr.w	r0, r7, lr
 800350c:	4481      	add	r9, r0
 800350e:	fa00 f00e 	lsl.w	r0, r0, lr
 8003512:	1a3f      	subs	r7, r7, r0
 8003514:	f1c5 0007 	rsb	r0, r5, #7
 8003518:	f843 702c 	str.w	r7, [r3, ip, lsl #2]
 800351c:	4107      	asrs	r7, r0
 800351e:	2f00      	cmp	r7, #0
 8003520:	dd3f      	ble.n	80035a2 <__kernel_rem_pio2f+0x1ce>
 8003522:	f04f 0e00 	mov.w	lr, #0
 8003526:	f109 0901 	add.w	r9, r9, #1
 800352a:	4673      	mov	r3, lr
 800352c:	4576      	cmp	r6, lr
 800352e:	dc6b      	bgt.n	8003608 <__kernel_rem_pio2f+0x234>
 8003530:	2d00      	cmp	r5, #0
 8003532:	dd04      	ble.n	800353e <__kernel_rem_pio2f+0x16a>
 8003534:	2d01      	cmp	r5, #1
 8003536:	d078      	beq.n	800362a <__kernel_rem_pio2f+0x256>
 8003538:	2d02      	cmp	r5, #2
 800353a:	f000 8081 	beq.w	8003640 <__kernel_rem_pio2f+0x26c>
 800353e:	2f02      	cmp	r7, #2
 8003540:	d12f      	bne.n	80035a2 <__kernel_rem_pio2f+0x1ce>
 8003542:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8003546:	ee30 8a48 	vsub.f32	s16, s0, s16
 800354a:	b353      	cbz	r3, 80035a2 <__kernel_rem_pio2f+0x1ce>
 800354c:	4628      	mov	r0, r5
 800354e:	e9cd 1206 	strd	r1, r2, [sp, #24]
 8003552:	f000 fa47 	bl	80039e4 <scalbnf>
 8003556:	e9dd 1206 	ldrd	r1, r2, [sp, #24]
 800355a:	ee38 8a40 	vsub.f32	s16, s16, s0
 800355e:	e020      	b.n	80035a2 <__kernel_rem_pio2f+0x1ce>
 8003560:	ee60 7a28 	vmul.f32	s15, s0, s17
 8003564:	3f01      	subs	r7, #1
 8003566:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800356a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800356e:	eea7 0ac9 	vfms.f32	s0, s15, s18
 8003572:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8003576:	ecac 0a01 	vstmia	ip!, {s0}
 800357a:	ed90 0a00 	vldr	s0, [r0]
 800357e:	ee37 0a80 	vadd.f32	s0, s15, s0
 8003582:	e799      	b.n	80034b8 <__kernel_rem_pio2f+0xe4>
 8003584:	d105      	bne.n	8003592 <__kernel_rem_pio2f+0x1be>
 8003586:	1e70      	subs	r0, r6, #1
 8003588:	ab08      	add	r3, sp, #32
 800358a:	f853 7020 	ldr.w	r7, [r3, r0, lsl #2]
 800358e:	11ff      	asrs	r7, r7, #7
 8003590:	e7c5      	b.n	800351e <__kernel_rem_pio2f+0x14a>
 8003592:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 8003596:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800359a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800359e:	da31      	bge.n	8003604 <__kernel_rem_pio2f+0x230>
 80035a0:	2700      	movs	r7, #0
 80035a2:	eeb5 8a40 	vcmp.f32	s16, #0.0
 80035a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80035aa:	f040 809b 	bne.w	80036e4 <__kernel_rem_pio2f+0x310>
 80035ae:	1e74      	subs	r4, r6, #1
 80035b0:	46a4      	mov	ip, r4
 80035b2:	2000      	movs	r0, #0
 80035b4:	45d4      	cmp	ip, sl
 80035b6:	da4a      	bge.n	800364e <__kernel_rem_pio2f+0x27a>
 80035b8:	2800      	cmp	r0, #0
 80035ba:	d07a      	beq.n	80036b2 <__kernel_rem_pio2f+0x2de>
 80035bc:	ab08      	add	r3, sp, #32
 80035be:	3d08      	subs	r5, #8
 80035c0:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	f000 8081 	beq.w	80036cc <__kernel_rem_pio2f+0x2f8>
 80035ca:	4628      	mov	r0, r5
 80035cc:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 80035d0:	00a5      	lsls	r5, r4, #2
 80035d2:	f000 fa07 	bl	80039e4 <scalbnf>
 80035d6:	aa44      	add	r2, sp, #272	; 0x110
 80035d8:	1d2b      	adds	r3, r5, #4
 80035da:	ed9f 7a40 	vldr	s14, [pc, #256]	; 80036dc <__kernel_rem_pio2f+0x308>
 80035de:	18d1      	adds	r1, r2, r3
 80035e0:	4622      	mov	r2, r4
 80035e2:	2a00      	cmp	r2, #0
 80035e4:	f280 80ae 	bge.w	8003744 <__kernel_rem_pio2f+0x370>
 80035e8:	4622      	mov	r2, r4
 80035ea:	2a00      	cmp	r2, #0
 80035ec:	f2c0 80cc 	blt.w	8003788 <__kernel_rem_pio2f+0x3b4>
 80035f0:	a944      	add	r1, sp, #272	; 0x110
 80035f2:	eb01 0682 	add.w	r6, r1, r2, lsl #2
 80035f6:	f8df c0dc 	ldr.w	ip, [pc, #220]	; 80036d4 <__kernel_rem_pio2f+0x300>
 80035fa:	eddf 7a39 	vldr	s15, [pc, #228]	; 80036e0 <__kernel_rem_pio2f+0x30c>
 80035fe:	2000      	movs	r0, #0
 8003600:	1aa1      	subs	r1, r4, r2
 8003602:	e0b6      	b.n	8003772 <__kernel_rem_pio2f+0x39e>
 8003604:	2702      	movs	r7, #2
 8003606:	e78c      	b.n	8003522 <__kernel_rem_pio2f+0x14e>
 8003608:	6820      	ldr	r0, [r4, #0]
 800360a:	b94b      	cbnz	r3, 8003620 <__kernel_rem_pio2f+0x24c>
 800360c:	b118      	cbz	r0, 8003616 <__kernel_rem_pio2f+0x242>
 800360e:	f5c0 7080 	rsb	r0, r0, #256	; 0x100
 8003612:	6020      	str	r0, [r4, #0]
 8003614:	2001      	movs	r0, #1
 8003616:	f10e 0e01 	add.w	lr, lr, #1
 800361a:	3404      	adds	r4, #4
 800361c:	4603      	mov	r3, r0
 800361e:	e785      	b.n	800352c <__kernel_rem_pio2f+0x158>
 8003620:	f1c0 00ff 	rsb	r0, r0, #255	; 0xff
 8003624:	6020      	str	r0, [r4, #0]
 8003626:	4618      	mov	r0, r3
 8003628:	e7f5      	b.n	8003616 <__kernel_rem_pio2f+0x242>
 800362a:	1e74      	subs	r4, r6, #1
 800362c:	a808      	add	r0, sp, #32
 800362e:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
 8003632:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 8003636:	f10d 0c20 	add.w	ip, sp, #32
 800363a:	f84c 0024 	str.w	r0, [ip, r4, lsl #2]
 800363e:	e77e      	b.n	800353e <__kernel_rem_pio2f+0x16a>
 8003640:	1e74      	subs	r4, r6, #1
 8003642:	a808      	add	r0, sp, #32
 8003644:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
 8003648:	f000 003f 	and.w	r0, r0, #63	; 0x3f
 800364c:	e7f3      	b.n	8003636 <__kernel_rem_pio2f+0x262>
 800364e:	ab08      	add	r3, sp, #32
 8003650:	f853 302c 	ldr.w	r3, [r3, ip, lsl #2]
 8003654:	f10c 3cff 	add.w	ip, ip, #4294967295
 8003658:	4318      	orrs	r0, r3
 800365a:	e7ab      	b.n	80035b4 <__kernel_rem_pio2f+0x1e0>
 800365c:	f10c 0c01 	add.w	ip, ip, #1
 8003660:	f850 4d04 	ldr.w	r4, [r0, #-4]!
 8003664:	2c00      	cmp	r4, #0
 8003666:	d0f9      	beq.n	800365c <__kernel_rem_pio2f+0x288>
 8003668:	9b05      	ldr	r3, [sp, #20]
 800366a:	f503 73b0 	add.w	r3, r3, #352	; 0x160
 800366e:	eb0d 0003 	add.w	r0, sp, r3
 8003672:	9b01      	ldr	r3, [sp, #4]
 8003674:	18f4      	adds	r4, r6, r3
 8003676:	ab1c      	add	r3, sp, #112	; 0x70
 8003678:	1c77      	adds	r7, r6, #1
 800367a:	384c      	subs	r0, #76	; 0x4c
 800367c:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8003680:	4466      	add	r6, ip
 8003682:	42be      	cmp	r6, r7
 8003684:	f6ff af0b 	blt.w	800349e <__kernel_rem_pio2f+0xca>
 8003688:	f85b 3027 	ldr.w	r3, [fp, r7, lsl #2]
 800368c:	f8dd e008 	ldr.w	lr, [sp, #8]
 8003690:	ee07 3a90 	vmov	s15, r3
 8003694:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003698:	f04f 0c00 	mov.w	ip, #0
 800369c:	ece4 7a01 	vstmia	r4!, {s15}
 80036a0:	eddf 7a0f 	vldr	s15, [pc, #60]	; 80036e0 <__kernel_rem_pio2f+0x30c>
 80036a4:	46a1      	mov	r9, r4
 80036a6:	458c      	cmp	ip, r1
 80036a8:	dd07      	ble.n	80036ba <__kernel_rem_pio2f+0x2e6>
 80036aa:	ece0 7a01 	vstmia	r0!, {s15}
 80036ae:	3701      	adds	r7, #1
 80036b0:	e7e7      	b.n	8003682 <__kernel_rem_pio2f+0x2ae>
 80036b2:	9804      	ldr	r0, [sp, #16]
 80036b4:	f04f 0c01 	mov.w	ip, #1
 80036b8:	e7d2      	b.n	8003660 <__kernel_rem_pio2f+0x28c>
 80036ba:	ecfe 6a01 	vldmia	lr!, {s13}
 80036be:	ed39 7a01 	vldmdb	r9!, {s14}
 80036c2:	f10c 0c01 	add.w	ip, ip, #1
 80036c6:	eee6 7a87 	vfma.f32	s15, s13, s14
 80036ca:	e7ec      	b.n	80036a6 <__kernel_rem_pio2f+0x2d2>
 80036cc:	3c01      	subs	r4, #1
 80036ce:	e775      	b.n	80035bc <__kernel_rem_pio2f+0x1e8>
 80036d0:	08003f0c 	.word	0x08003f0c
 80036d4:	08003ee0 	.word	0x08003ee0
 80036d8:	43800000 	.word	0x43800000
 80036dc:	3b800000 	.word	0x3b800000
 80036e0:	00000000 	.word	0x00000000
 80036e4:	9b03      	ldr	r3, [sp, #12]
 80036e6:	eeb0 0a48 	vmov.f32	s0, s16
 80036ea:	1a98      	subs	r0, r3, r2
 80036ec:	f000 f97a 	bl	80039e4 <scalbnf>
 80036f0:	ed1f 7a07 	vldr	s14, [pc, #-28]	; 80036d8 <__kernel_rem_pio2f+0x304>
 80036f4:	eeb4 0ac7 	vcmpe.f32	s0, s14
 80036f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80036fc:	db19      	blt.n	8003732 <__kernel_rem_pio2f+0x35e>
 80036fe:	ed5f 7a09 	vldr	s15, [pc, #-36]	; 80036dc <__kernel_rem_pio2f+0x308>
 8003702:	ee60 7a27 	vmul.f32	s15, s0, s15
 8003706:	aa08      	add	r2, sp, #32
 8003708:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800370c:	1c74      	adds	r4, r6, #1
 800370e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003712:	3508      	adds	r5, #8
 8003714:	eea7 0ac7 	vfms.f32	s0, s15, s14
 8003718:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800371c:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8003720:	ee10 3a10 	vmov	r3, s0
 8003724:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
 8003728:	ee17 3a90 	vmov	r3, s15
 800372c:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8003730:	e74b      	b.n	80035ca <__kernel_rem_pio2f+0x1f6>
 8003732:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8003736:	aa08      	add	r2, sp, #32
 8003738:	ee10 3a10 	vmov	r3, s0
 800373c:	4634      	mov	r4, r6
 800373e:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
 8003742:	e742      	b.n	80035ca <__kernel_rem_pio2f+0x1f6>
 8003744:	a808      	add	r0, sp, #32
 8003746:	f850 0022 	ldr.w	r0, [r0, r2, lsl #2]
 800374a:	9001      	str	r0, [sp, #4]
 800374c:	ee07 0a90 	vmov	s15, r0
 8003750:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003754:	3a01      	subs	r2, #1
 8003756:	ee67 7a80 	vmul.f32	s15, s15, s0
 800375a:	ee20 0a07 	vmul.f32	s0, s0, s14
 800375e:	ed61 7a01 	vstmdb	r1!, {s15}
 8003762:	e73e      	b.n	80035e2 <__kernel_rem_pio2f+0x20e>
 8003764:	ecfc 6a01 	vldmia	ip!, {s13}
 8003768:	ecb6 7a01 	vldmia	r6!, {s14}
 800376c:	eee6 7a87 	vfma.f32	s15, s13, s14
 8003770:	3001      	adds	r0, #1
 8003772:	4550      	cmp	r0, sl
 8003774:	dc01      	bgt.n	800377a <__kernel_rem_pio2f+0x3a6>
 8003776:	4288      	cmp	r0, r1
 8003778:	ddf4      	ble.n	8003764 <__kernel_rem_pio2f+0x390>
 800377a:	a858      	add	r0, sp, #352	; 0x160
 800377c:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8003780:	ed41 7a28 	vstr	s15, [r1, #-160]	; 0xffffff60
 8003784:	3a01      	subs	r2, #1
 8003786:	e730      	b.n	80035ea <__kernel_rem_pio2f+0x216>
 8003788:	9a66      	ldr	r2, [sp, #408]	; 0x198
 800378a:	2a02      	cmp	r2, #2
 800378c:	dc09      	bgt.n	80037a2 <__kernel_rem_pio2f+0x3ce>
 800378e:	2a00      	cmp	r2, #0
 8003790:	dc2a      	bgt.n	80037e8 <__kernel_rem_pio2f+0x414>
 8003792:	d043      	beq.n	800381c <__kernel_rem_pio2f+0x448>
 8003794:	f009 0007 	and.w	r0, r9, #7
 8003798:	b059      	add	sp, #356	; 0x164
 800379a:	ecbd 8b04 	vpop	{d8-d9}
 800379e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80037a2:	9b66      	ldr	r3, [sp, #408]	; 0x198
 80037a4:	2b03      	cmp	r3, #3
 80037a6:	d1f5      	bne.n	8003794 <__kernel_rem_pio2f+0x3c0>
 80037a8:	ab30      	add	r3, sp, #192	; 0xc0
 80037aa:	442b      	add	r3, r5
 80037ac:	461a      	mov	r2, r3
 80037ae:	4619      	mov	r1, r3
 80037b0:	4620      	mov	r0, r4
 80037b2:	2800      	cmp	r0, #0
 80037b4:	f1a1 0104 	sub.w	r1, r1, #4
 80037b8:	dc51      	bgt.n	800385e <__kernel_rem_pio2f+0x48a>
 80037ba:	4621      	mov	r1, r4
 80037bc:	2901      	cmp	r1, #1
 80037be:	f1a2 0204 	sub.w	r2, r2, #4
 80037c2:	dc5c      	bgt.n	800387e <__kernel_rem_pio2f+0x4aa>
 80037c4:	ed5f 7a3a 	vldr	s15, [pc, #-232]	; 80036e0 <__kernel_rem_pio2f+0x30c>
 80037c8:	3304      	adds	r3, #4
 80037ca:	2c01      	cmp	r4, #1
 80037cc:	dc67      	bgt.n	800389e <__kernel_rem_pio2f+0x4ca>
 80037ce:	eddd 6a30 	vldr	s13, [sp, #192]	; 0xc0
 80037d2:	ed9d 7a31 	vldr	s14, [sp, #196]	; 0xc4
 80037d6:	2f00      	cmp	r7, #0
 80037d8:	d167      	bne.n	80038aa <__kernel_rem_pio2f+0x4d6>
 80037da:	edc8 6a00 	vstr	s13, [r8]
 80037de:	ed88 7a01 	vstr	s14, [r8, #4]
 80037e2:	edc8 7a02 	vstr	s15, [r8, #8]
 80037e6:	e7d5      	b.n	8003794 <__kernel_rem_pio2f+0x3c0>
 80037e8:	aa30      	add	r2, sp, #192	; 0xc0
 80037ea:	ed1f 7a43 	vldr	s14, [pc, #-268]	; 80036e0 <__kernel_rem_pio2f+0x30c>
 80037ee:	4413      	add	r3, r2
 80037f0:	4622      	mov	r2, r4
 80037f2:	2a00      	cmp	r2, #0
 80037f4:	da24      	bge.n	8003840 <__kernel_rem_pio2f+0x46c>
 80037f6:	b34f      	cbz	r7, 800384c <__kernel_rem_pio2f+0x478>
 80037f8:	eef1 7a47 	vneg.f32	s15, s14
 80037fc:	edc8 7a00 	vstr	s15, [r8]
 8003800:	eddd 7a30 	vldr	s15, [sp, #192]	; 0xc0
 8003804:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003808:	aa31      	add	r2, sp, #196	; 0xc4
 800380a:	2301      	movs	r3, #1
 800380c:	429c      	cmp	r4, r3
 800380e:	da20      	bge.n	8003852 <__kernel_rem_pio2f+0x47e>
 8003810:	b10f      	cbz	r7, 8003816 <__kernel_rem_pio2f+0x442>
 8003812:	eef1 7a67 	vneg.f32	s15, s15
 8003816:	edc8 7a01 	vstr	s15, [r8, #4]
 800381a:	e7bb      	b.n	8003794 <__kernel_rem_pio2f+0x3c0>
 800381c:	aa30      	add	r2, sp, #192	; 0xc0
 800381e:	ed5f 7a50 	vldr	s15, [pc, #-320]	; 80036e0 <__kernel_rem_pio2f+0x30c>
 8003822:	4413      	add	r3, r2
 8003824:	2c00      	cmp	r4, #0
 8003826:	da05      	bge.n	8003834 <__kernel_rem_pio2f+0x460>
 8003828:	b10f      	cbz	r7, 800382e <__kernel_rem_pio2f+0x45a>
 800382a:	eef1 7a67 	vneg.f32	s15, s15
 800382e:	edc8 7a00 	vstr	s15, [r8]
 8003832:	e7af      	b.n	8003794 <__kernel_rem_pio2f+0x3c0>
 8003834:	ed33 7a01 	vldmdb	r3!, {s14}
 8003838:	3c01      	subs	r4, #1
 800383a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800383e:	e7f1      	b.n	8003824 <__kernel_rem_pio2f+0x450>
 8003840:	ed73 7a01 	vldmdb	r3!, {s15}
 8003844:	3a01      	subs	r2, #1
 8003846:	ee37 7a27 	vadd.f32	s14, s14, s15
 800384a:	e7d2      	b.n	80037f2 <__kernel_rem_pio2f+0x41e>
 800384c:	eef0 7a47 	vmov.f32	s15, s14
 8003850:	e7d4      	b.n	80037fc <__kernel_rem_pio2f+0x428>
 8003852:	ecb2 7a01 	vldmia	r2!, {s14}
 8003856:	3301      	adds	r3, #1
 8003858:	ee77 7a87 	vadd.f32	s15, s15, s14
 800385c:	e7d6      	b.n	800380c <__kernel_rem_pio2f+0x438>
 800385e:	edd1 7a00 	vldr	s15, [r1]
 8003862:	edd1 6a01 	vldr	s13, [r1, #4]
 8003866:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800386a:	3801      	subs	r0, #1
 800386c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003870:	ed81 7a00 	vstr	s14, [r1]
 8003874:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003878:	edc1 7a01 	vstr	s15, [r1, #4]
 800387c:	e799      	b.n	80037b2 <__kernel_rem_pio2f+0x3de>
 800387e:	edd2 7a00 	vldr	s15, [r2]
 8003882:	edd2 6a01 	vldr	s13, [r2, #4]
 8003886:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800388a:	3901      	subs	r1, #1
 800388c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003890:	ed82 7a00 	vstr	s14, [r2]
 8003894:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003898:	edc2 7a01 	vstr	s15, [r2, #4]
 800389c:	e78e      	b.n	80037bc <__kernel_rem_pio2f+0x3e8>
 800389e:	ed33 7a01 	vldmdb	r3!, {s14}
 80038a2:	3c01      	subs	r4, #1
 80038a4:	ee77 7a87 	vadd.f32	s15, s15, s14
 80038a8:	e78f      	b.n	80037ca <__kernel_rem_pio2f+0x3f6>
 80038aa:	eef1 6a66 	vneg.f32	s13, s13
 80038ae:	eeb1 7a47 	vneg.f32	s14, s14
 80038b2:	edc8 6a00 	vstr	s13, [r8]
 80038b6:	ed88 7a01 	vstr	s14, [r8, #4]
 80038ba:	eef1 7a67 	vneg.f32	s15, s15
 80038be:	e790      	b.n	80037e2 <__kernel_rem_pio2f+0x40e>

080038c0 <__kernel_sinf>:
 80038c0:	ee10 3a10 	vmov	r3, s0
 80038c4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80038c8:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 80038cc:	da04      	bge.n	80038d8 <__kernel_sinf+0x18>
 80038ce:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 80038d2:	ee17 3a90 	vmov	r3, s15
 80038d6:	b35b      	cbz	r3, 8003930 <__kernel_sinf+0x70>
 80038d8:	ee20 7a00 	vmul.f32	s14, s0, s0
 80038dc:	eddf 7a15 	vldr	s15, [pc, #84]	; 8003934 <__kernel_sinf+0x74>
 80038e0:	ed9f 6a15 	vldr	s12, [pc, #84]	; 8003938 <__kernel_sinf+0x78>
 80038e4:	eea7 6a27 	vfma.f32	s12, s14, s15
 80038e8:	eddf 7a14 	vldr	s15, [pc, #80]	; 800393c <__kernel_sinf+0x7c>
 80038ec:	eee6 7a07 	vfma.f32	s15, s12, s14
 80038f0:	ed9f 6a13 	vldr	s12, [pc, #76]	; 8003940 <__kernel_sinf+0x80>
 80038f4:	eea7 6a87 	vfma.f32	s12, s15, s14
 80038f8:	eddf 7a12 	vldr	s15, [pc, #72]	; 8003944 <__kernel_sinf+0x84>
 80038fc:	ee60 6a07 	vmul.f32	s13, s0, s14
 8003900:	eee6 7a07 	vfma.f32	s15, s12, s14
 8003904:	b930      	cbnz	r0, 8003914 <__kernel_sinf+0x54>
 8003906:	ed9f 6a10 	vldr	s12, [pc, #64]	; 8003948 <__kernel_sinf+0x88>
 800390a:	eea7 6a27 	vfma.f32	s12, s14, s15
 800390e:	eea6 0a26 	vfma.f32	s0, s12, s13
 8003912:	4770      	bx	lr
 8003914:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 8003918:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 800391c:	eee0 7a86 	vfma.f32	s15, s1, s12
 8003920:	eed7 0a87 	vfnms.f32	s1, s15, s14
 8003924:	eddf 7a09 	vldr	s15, [pc, #36]	; 800394c <__kernel_sinf+0x8c>
 8003928:	eee6 0aa7 	vfma.f32	s1, s13, s15
 800392c:	ee30 0a60 	vsub.f32	s0, s0, s1
 8003930:	4770      	bx	lr
 8003932:	bf00      	nop
 8003934:	2f2ec9d3 	.word	0x2f2ec9d3
 8003938:	b2d72f34 	.word	0xb2d72f34
 800393c:	3638ef1b 	.word	0x3638ef1b
 8003940:	b9500d01 	.word	0xb9500d01
 8003944:	3c088889 	.word	0x3c088889
 8003948:	be2aaaab 	.word	0xbe2aaaab
 800394c:	3e2aaaab 	.word	0x3e2aaaab

08003950 <fabsf>:
 8003950:	ee10 3a10 	vmov	r3, s0
 8003954:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003958:	ee00 3a10 	vmov	s0, r3
 800395c:	4770      	bx	lr
	...

08003960 <floorf>:
 8003960:	ee10 3a10 	vmov	r3, s0
 8003964:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8003968:	3a7f      	subs	r2, #127	; 0x7f
 800396a:	2a16      	cmp	r2, #22
 800396c:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8003970:	dc2a      	bgt.n	80039c8 <floorf+0x68>
 8003972:	2a00      	cmp	r2, #0
 8003974:	da11      	bge.n	800399a <floorf+0x3a>
 8003976:	eddf 7a18 	vldr	s15, [pc, #96]	; 80039d8 <floorf+0x78>
 800397a:	ee30 0a27 	vadd.f32	s0, s0, s15
 800397e:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8003982:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003986:	dd05      	ble.n	8003994 <floorf+0x34>
 8003988:	2b00      	cmp	r3, #0
 800398a:	da23      	bge.n	80039d4 <floorf+0x74>
 800398c:	4a13      	ldr	r2, [pc, #76]	; (80039dc <floorf+0x7c>)
 800398e:	2900      	cmp	r1, #0
 8003990:	bf18      	it	ne
 8003992:	4613      	movne	r3, r2
 8003994:	ee00 3a10 	vmov	s0, r3
 8003998:	4770      	bx	lr
 800399a:	4911      	ldr	r1, [pc, #68]	; (80039e0 <floorf+0x80>)
 800399c:	4111      	asrs	r1, r2
 800399e:	420b      	tst	r3, r1
 80039a0:	d0fa      	beq.n	8003998 <floorf+0x38>
 80039a2:	eddf 7a0d 	vldr	s15, [pc, #52]	; 80039d8 <floorf+0x78>
 80039a6:	ee30 0a27 	vadd.f32	s0, s0, s15
 80039aa:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80039ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80039b2:	ddef      	ble.n	8003994 <floorf+0x34>
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	bfbe      	ittt	lt
 80039b8:	f44f 0000 	movlt.w	r0, #8388608	; 0x800000
 80039bc:	fa40 f202 	asrlt.w	r2, r0, r2
 80039c0:	189b      	addlt	r3, r3, r2
 80039c2:	ea23 0301 	bic.w	r3, r3, r1
 80039c6:	e7e5      	b.n	8003994 <floorf+0x34>
 80039c8:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 80039cc:	d3e4      	bcc.n	8003998 <floorf+0x38>
 80039ce:	ee30 0a00 	vadd.f32	s0, s0, s0
 80039d2:	4770      	bx	lr
 80039d4:	2300      	movs	r3, #0
 80039d6:	e7dd      	b.n	8003994 <floorf+0x34>
 80039d8:	7149f2ca 	.word	0x7149f2ca
 80039dc:	bf800000 	.word	0xbf800000
 80039e0:	007fffff 	.word	0x007fffff

080039e4 <scalbnf>:
 80039e4:	ee10 3a10 	vmov	r3, s0
 80039e8:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 80039ec:	d025      	beq.n	8003a3a <scalbnf+0x56>
 80039ee:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 80039f2:	d302      	bcc.n	80039fa <scalbnf+0x16>
 80039f4:	ee30 0a00 	vadd.f32	s0, s0, s0
 80039f8:	4770      	bx	lr
 80039fa:	f013 4fff 	tst.w	r3, #2139095040	; 0x7f800000
 80039fe:	d122      	bne.n	8003a46 <scalbnf+0x62>
 8003a00:	4b2a      	ldr	r3, [pc, #168]	; (8003aac <scalbnf+0xc8>)
 8003a02:	eddf 7a2b 	vldr	s15, [pc, #172]	; 8003ab0 <scalbnf+0xcc>
 8003a06:	4298      	cmp	r0, r3
 8003a08:	ee20 0a27 	vmul.f32	s0, s0, s15
 8003a0c:	db16      	blt.n	8003a3c <scalbnf+0x58>
 8003a0e:	ee10 3a10 	vmov	r3, s0
 8003a12:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8003a16:	3a19      	subs	r2, #25
 8003a18:	4402      	add	r2, r0
 8003a1a:	2afe      	cmp	r2, #254	; 0xfe
 8003a1c:	dd15      	ble.n	8003a4a <scalbnf+0x66>
 8003a1e:	ee10 3a10 	vmov	r3, s0
 8003a22:	eddf 7a24 	vldr	s15, [pc, #144]	; 8003ab4 <scalbnf+0xd0>
 8003a26:	eddf 6a24 	vldr	s13, [pc, #144]	; 8003ab8 <scalbnf+0xd4>
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	eeb0 7a67 	vmov.f32	s14, s15
 8003a30:	bfb8      	it	lt
 8003a32:	eef0 7a66 	vmovlt.f32	s15, s13
 8003a36:	ee27 0a27 	vmul.f32	s0, s14, s15
 8003a3a:	4770      	bx	lr
 8003a3c:	eddf 7a1f 	vldr	s15, [pc, #124]	; 8003abc <scalbnf+0xd8>
 8003a40:	ee20 0a27 	vmul.f32	s0, s0, s15
 8003a44:	4770      	bx	lr
 8003a46:	0dd2      	lsrs	r2, r2, #23
 8003a48:	e7e6      	b.n	8003a18 <scalbnf+0x34>
 8003a4a:	2a00      	cmp	r2, #0
 8003a4c:	dd06      	ble.n	8003a5c <scalbnf+0x78>
 8003a4e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8003a52:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 8003a56:	ee00 3a10 	vmov	s0, r3
 8003a5a:	4770      	bx	lr
 8003a5c:	f112 0f16 	cmn.w	r2, #22
 8003a60:	da1a      	bge.n	8003a98 <scalbnf+0xb4>
 8003a62:	f24c 3350 	movw	r3, #50000	; 0xc350
 8003a66:	4298      	cmp	r0, r3
 8003a68:	ee10 3a10 	vmov	r3, s0
 8003a6c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003a70:	dd0a      	ble.n	8003a88 <scalbnf+0xa4>
 8003a72:	ed9f 0a10 	vldr	s0, [pc, #64]	; 8003ab4 <scalbnf+0xd0>
 8003a76:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8003ab8 <scalbnf+0xd4>
 8003a7a:	eef0 7a40 	vmov.f32	s15, s0
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	bf18      	it	ne
 8003a82:	eeb0 0a47 	vmovne.f32	s0, s14
 8003a86:	e7db      	b.n	8003a40 <scalbnf+0x5c>
 8003a88:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 8003abc <scalbnf+0xd8>
 8003a8c:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 8003ac0 <scalbnf+0xdc>
 8003a90:	eef0 7a40 	vmov.f32	s15, s0
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	e7f3      	b.n	8003a80 <scalbnf+0x9c>
 8003a98:	3219      	adds	r2, #25
 8003a9a:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8003a9e:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 8003aa2:	eddf 7a08 	vldr	s15, [pc, #32]	; 8003ac4 <scalbnf+0xe0>
 8003aa6:	ee07 3a10 	vmov	s14, r3
 8003aaa:	e7c4      	b.n	8003a36 <scalbnf+0x52>
 8003aac:	ffff3cb0 	.word	0xffff3cb0
 8003ab0:	4c000000 	.word	0x4c000000
 8003ab4:	7149f2ca 	.word	0x7149f2ca
 8003ab8:	f149f2ca 	.word	0xf149f2ca
 8003abc:	0da24260 	.word	0x0da24260
 8003ac0:	8da24260 	.word	0x8da24260
 8003ac4:	33000000 	.word	0x33000000

08003ac8 <__libc_init_array>:
 8003ac8:	b570      	push	{r4, r5, r6, lr}
 8003aca:	4d0d      	ldr	r5, [pc, #52]	; (8003b00 <__libc_init_array+0x38>)
 8003acc:	4c0d      	ldr	r4, [pc, #52]	; (8003b04 <__libc_init_array+0x3c>)
 8003ace:	1b64      	subs	r4, r4, r5
 8003ad0:	10a4      	asrs	r4, r4, #2
 8003ad2:	2600      	movs	r6, #0
 8003ad4:	42a6      	cmp	r6, r4
 8003ad6:	d109      	bne.n	8003aec <__libc_init_array+0x24>
 8003ad8:	4d0b      	ldr	r5, [pc, #44]	; (8003b08 <__libc_init_array+0x40>)
 8003ada:	4c0c      	ldr	r4, [pc, #48]	; (8003b0c <__libc_init_array+0x44>)
 8003adc:	f000 f820 	bl	8003b20 <_init>
 8003ae0:	1b64      	subs	r4, r4, r5
 8003ae2:	10a4      	asrs	r4, r4, #2
 8003ae4:	2600      	movs	r6, #0
 8003ae6:	42a6      	cmp	r6, r4
 8003ae8:	d105      	bne.n	8003af6 <__libc_init_array+0x2e>
 8003aea:	bd70      	pop	{r4, r5, r6, pc}
 8003aec:	f855 3b04 	ldr.w	r3, [r5], #4
 8003af0:	4798      	blx	r3
 8003af2:	3601      	adds	r6, #1
 8003af4:	e7ee      	b.n	8003ad4 <__libc_init_array+0xc>
 8003af6:	f855 3b04 	ldr.w	r3, [r5], #4
 8003afa:	4798      	blx	r3
 8003afc:	3601      	adds	r6, #1
 8003afe:	e7f2      	b.n	8003ae6 <__libc_init_array+0x1e>
 8003b00:	08003f18 	.word	0x08003f18
 8003b04:	08003f18 	.word	0x08003f18
 8003b08:	08003f18 	.word	0x08003f18
 8003b0c:	08003f1c 	.word	0x08003f1c

08003b10 <memset>:
 8003b10:	4402      	add	r2, r0
 8003b12:	4603      	mov	r3, r0
 8003b14:	4293      	cmp	r3, r2
 8003b16:	d100      	bne.n	8003b1a <memset+0xa>
 8003b18:	4770      	bx	lr
 8003b1a:	f803 1b01 	strb.w	r1, [r3], #1
 8003b1e:	e7f9      	b.n	8003b14 <memset+0x4>

08003b20 <_init>:
 8003b20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b22:	bf00      	nop
 8003b24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003b26:	bc08      	pop	{r3}
 8003b28:	469e      	mov	lr, r3
 8003b2a:	4770      	bx	lr

08003b2c <_fini>:
 8003b2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b2e:	bf00      	nop
 8003b30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003b32:	bc08      	pop	{r3}
 8003b34:	469e      	mov	lr, r3
 8003b36:	4770      	bx	lr
