// Seed: 2248116971
module module_0 (
    output wor id_0,
    output wor id_1
);
  parameter id_3 = 1;
  logic id_4;
  ;
endmodule
macromodule module_1 (
    output tri1 id_0,
    input wire id_1,
    output tri1 id_2,
    output uwire id_3,
    input wand id_4
    , id_12,
    output tri1 id_5,
    input wand id_6,
    output wor id_7,
    input supply1 id_8,
    input tri id_9,
    input wor id_10
);
  wire id_13;
  module_0 modCall_1 (
      id_0,
      id_5
  );
  assign modCall_1.id_0 = 0;
endmodule
module module_2 (
    input wire id_0,
    input wand id_1,
    output wor id_2,
    input tri id_3
    , id_31,
    input wor id_4,
    output wire id_5,
    output wor id_6,
    output wand id_7,
    input wor id_8,
    output supply0 id_9,
    output supply1 id_10,
    input wand id_11
    , id_32, id_33,
    output tri0 id_12,
    output logic id_13,
    input wand id_14,
    input uwire id_15,
    input wire id_16,
    input wire id_17,
    input wand id_18,
    input tri0 id_19,
    input uwire id_20,
    output supply0 id_21,
    output tri id_22
    , id_34,
    input supply1 id_23,
    input tri0 id_24,
    input supply1 id_25,
    input tri0 id_26,
    input uwire id_27,
    input supply0 id_28,
    output uwire id_29
);
  initial begin : LABEL_0
    id_13 = id_8;
  end
  xor primCall (
      id_22,
      id_16,
      id_28,
      id_4,
      id_19,
      id_1,
      id_31,
      id_24,
      id_25,
      id_34,
      id_17,
      id_33,
      id_11,
      id_23,
      id_18,
      id_35,
      id_0,
      id_20,
      id_26,
      id_32,
      id_14,
      id_8,
      id_15,
      id_3
  );
  supply1 id_35 = -1'h0;
  module_0 modCall_1 (
      id_21,
      id_22
  );
endmodule
