
generated	/home/shetals/TACAS2018/Benchmarks/miscBenchmarks/moreBenchmarks_in_verilog/bobtuint12neg_all_bit_differing_from_cycle.v	prolient	arbitrary_boolean_combinations	2992	205	417	externally-supplied	506.526825	2989	1	404.458527	2790	1	0.036098	4	0	833	2027	2218	1302	255948	9	1466	24904	4938	12789	1544
