/*
 * (C) Copyright 2021 UNISOC
 * linhua.xu <linhua.xu@unisoc.com>
 *
 */

#include <linux/ctype.h>
#include <linux/types.h>
#include "sprd_pinctrl.h"
#include <asm/arch/pinmap.h>

static struct pin_info pinctrl_list[] = {
	{0, 0x0004, "sharkl5pro_uart_matrix_mtx_cfg"},
	{1, 0x0008, "sharkl5pro_uart_matrix_mtx_cfg1"},
	{2, 0x000C, "sharkl5pro_iis_matrix_mtx_cfg"},
	{3, 0x0010, "sharkl5pro_sim_matrix_mtx_cfg"},
	{4, 0x0014, "sharkl5pro_spi_matrix_mtx_cfg"},
	{5, 0x0018, "sharkl5pro_iic_matrix_mtx_cfg"},
	{6, 0x001C, "sharkl5pro_pin_ctrl_reg0"},
	{7, 0x0020, "sharkl5pro_pin_ctrl_reg1"},
	{8, 0x0024, "sharkl5pro_pin_ctrl_reg2"},
	{9, 0x0028, "sharkl5pro_pin_ctrl_reg3"},
	{10, 0x002C, "sharkl5pro_pin_ctrl_reg4"},
	{11, 0x0030, "sharkl5pro_pin_ctrl_reg5"},
	{12, 0x0034, "sharkl5pro_emmc_rst"},
	{13, 0x0038, "sharkl5pro_emmc_cmd"},
	{14, 0x003C, "sharkl5pro_emmc_d0"},
	{15, 0x0040, "sharkl5pro_emmc_d3"},
	{16, 0x0044, "sharkl5pro_emmc_d2"},
	{17, 0x0048, "sharkl5pro_emmc_d5"},
	{18, 0x004C, "sharkl5pro_emmc_clk"},
	{19, 0x0050, "sharkl5pro_emmc_ds"},
	{20, 0x0054, "sharkl5pro_emmc_d1"},
	{21, 0x0058, "sharkl5pro_emmc_d4"},
	{22, 0x005C, "sharkl5pro_emmc_d6"},
	{23, 0x0060, "sharkl5pro_emmc_d7"},
	{24, 0x0064, "sharkl5pro_lcm_rstn"},
	{25, 0x0068, "sharkl5pro_dsi_te"},
	{26, 0x006C, "sharkl5pro_dcdc_arm1_en"},
	{27, 0x0074, "sharkl5pro_ext_rst_b"},
	{28, 0x0078, "sharkl5pro_adi_sclk"},
	{29, 0x007C, "sharkl5pro_clk_32k"},
	{30, 0x0080, "sharkl5pro_ana_int"},
	{31, 0x0084, "sharkl5pro_adi_d"},
	{32, 0x0088, "sharkl5pro_aud_sclk"},
	{33, 0x008C, "sharkl5pro_dcdc_arm0_en"},
	{34, 0x0090, "sharkl5pro_aud_add0"},
	{35, 0x0094, "sharkl5pro_xtl_en0"},
	{36, 0x0098, "sharkl5pro_aud_adsync"},
	{37, 0x009C, "sharkl5pro_aud_dad0"},
	{38, 0x00A0, "sharkl5pro_xtl_en1"},
	{39, 0x00A4, "sharkl5pro_aud_dasync"},
	{40, 0x00A8, "sharkl5pro_aud_dad1"},
	{41, 0x00AC, "sharkl5pro_chip_sleep"},
	{42, 0x00B0, "sharkl5pro_simclk2"},
	{43, 0x00B4, "sharkl5pro_simda2"},
	{44, 0x00B8, "sharkl5pro_simrst2"},
	{45, 0x00BC, "sharkl5pro_sd0_cmd"},
	{46, 0x00C0, "sharkl5pro_sd0_d_0"},
	{47, 0x00C4, "sharkl5pro_sd0_d_1"},
	{48, 0x00C8, "sharkl5pro_sd0_clk"},
	{49, 0x00CC, "sharkl5pro_sd0_d_2"},
	{50, 0x00D0, "sharkl5pro_sd0_d_3"},
	{51, 0x00D4, "sharkl5pro_simclk0"},
	{52, 0x00D8, "sharkl5pro_simda0"},
	{53, 0x00DC, "sharkl5pro_simrst0"},
	{54, 0x00E0, "sharkl5pro_simclk1"},
	{55, 0x00E4, "sharkl5pro_simda1"},
	{56, 0x00E8, "sharkl5pro_simrst1"},
	{57, 0x00EC, "sharkl5pro_sd2_cmd"},
	{58, 0x00F0, "sharkl5pro_sd2_d_0"},
	{59, 0x00F4, "sharkl5pro_sd2_d_1"},
	{60, 0x00F8, "sharkl5pro_sd2_clk"},
	{61, 0x00FC, "sharkl5pro_sd2_d_2"},
	{62, 0x0100, "sharkl5pro_sd2_d_3"},
	{63, 0x0104, "sharkl5pro_rfctl0"},
	{64, 0x0108, "sharkl5pro_rfctl1"},
	{65, 0x010C, "sharkl5pro_rfctl2"},
	{66, 0x0110, "sharkl5pro_rfctl3"},
	{67, 0x0114, "sharkl5pro_rfctl4"},
	{68, 0x0118, "sharkl5pro_dns_d0"},
	{69, 0x011C, "sharkl5pro_dns_d1"},
	{70, 0x0120, "sharkl5pro_iis3di"},
	{71, 0x0124, "sharkl5pro_iis3do"},
	{72, 0x0128, "sharkl5pro_iis3clk"},
	{73, 0x012C, "sharkl5pro_iis3lrck"},
	{74, 0x0130, "sharkl5pro_gpio116"},
	{75, 0x0134, "sharkl5pro_rfctl5"},
	{76, 0x0138, "sharkl5pro_rfctl6"},
	{77, 0x013C, "sharkl5pro_rfctl7"},
	{78, 0x0140, "sharkl5pro_rfctl8"},
	{79, 0x0144, "sharkl5pro_rfctl9"},
	{80, 0x0148, "sharkl5pro_rfctl10"},
	{81, 0x014C, "sharkl5pro_rfctl11"},
	{82, 0x0150, "sharkl5pro_gpio31"},
	{83, 0x0154, "sharkl5pro_gpio32"},
	{84, 0x0158, "sharkl5pro_gpio33"},
	{85, 0x015C, "sharkl5pro_rfctl16"},
	{86, 0x0160, "sharkl5pro_rfctl17"},
	{87, 0x0164, "sharkl5pro_gpio9"},
	{88, 0x0168, "sharkl5pro_rfctl19"},
	{89, 0x016C, "sharkl5pro_rfctl20"},
	{90, 0x0170, "sharkl5pro_rfsck0"},
	{91, 0x0174, "sharkl5pro_rfsda0"},
	{92, 0x0178, "sharkl5pro_rfsen0"},
	{93, 0x017C, "sharkl5pro_rfsck1"},
	{94, 0x0180, "sharkl5pro_rfsda1"},
	{95, 0x0184, "sharkl5pro_rfsen1"},
	{96, 0x0188, "sharkl5pro_rffe0_sck"},
	{97, 0x018C, "sharkl5pro_rffe0_sda"},
	{98, 0x0190, "sharkl5pro_rffe1_sck"},
	{99, 0x0194, "sharkl5pro_rffe1_sda"},
	{100, 0x0198, "sharkl5pro_u1txd"},
	{101, 0x019C, "sharkl5pro_u1rxd"},
	{102, 0x01A0, "sharkl5pro_scl6"},
	{103, 0x01A4, "sharkl5pro_sda6"},
	{104, 0x01A8, "sharkl5pro_mtck_arm"},
	{105, 0x01AC, "sharkl5pro_mtms_arm"},
	{106, 0x01B0, "sharkl5pro_pwmc"},
	{107, 0x01B4, "sharkl5pro_keyout_0"},
	{108, 0x01B8, "sharkl5pro_keyout_1"},
	{109, 0x01BC, "sharkl5pro_keyout_2"},
	{110, 0x01C0, "sharkl5pro_keyin_0"},
	{111, 0x01C4, "sharkl5pro_keyin_1"},
	{112, 0x01C8, "sharkl5pro_keyin_2"},
	{113, 0x01CC, "sharkl5pro_scl0"},
	{114, 0x01D0, "sharkl5pro_sda0"},
	{115, 0x01D4, "sharkl5pro_sda1"},
	{116, 0x01D8, "sharkl5pro_scl1"},
	{117, 0x01DC, "sharkl5pro_cmmclk0"},
	{118, 0x01E0, "sharkl5pro_cmmclk1"},
	{119, 0x01E4, "sharkl5pro_cmrst0"},
	{120, 0x01E8, "sharkl5pro_cmrst1"},
	{121, 0x01EC, "sharkl5pro_cmpd0"},
	{122, 0x01F0, "sharkl5pro_cmpd1"},
	{123, 0x01F4, "sharkl5pro_cmmclk2"},
	{124, 0x01F8, "sharkl5pro_cmpd2"},
	{125, 0x01FC, "sharkl5pro_cmrst2"},
	{126, 0x0200, "sharkl5pro_gpio84"},
	{127, 0x0204, "sharkl5pro_gpio85"},
	{128, 0x0208, "sharkl5pro_gpio86"},
	{129, 0x020C, "sharkl5pro_gpio87"},
	{130, 0x0210, "sharkl5pro_gpio88"},
	{131, 0x0214, "sharkl5pro_spi0_csn"},
	{132, 0x0218, "sharkl5pro_spi0_do"},
	{133, 0x021C, "sharkl5pro_spi0_di"},
	{134, 0x0220, "sharkl5pro_spi0_clk"},
	{135, 0x0224, "sharkl5pro_extint9"},
	{136, 0x0228, "sharkl5pro_extint10"},
	{137, 0x022C, "sharkl5pro_iis1di"},
	{138, 0x0230, "sharkl5pro_iis1do"},
	{139, 0x0234, "sharkl5pro_iis1clk"},
	{140, 0x0238, "sharkl5pro_iis1lrck"},
	{141, 0x023C, "sharkl5pro_scl2"},
	{142, 0x0240, "sharkl5pro_sda2"},
	{143, 0x0244, "sharkl5pro_mems_mic_clk0"},
	{144, 0x0248, "sharkl5pro_mems_mic_data0"},
	{145, 0x024C, "sharkl5pro_mems_mic_clk1"},
	{146, 0x0250, "sharkl5pro_mems_mic_data1"},
	{147, 0x0254, "sharkl5pro_spi2_csn"},
	{148, 0x0258, "sharkl5pro_spi2_do"},
	{149, 0x025C, "sharkl5pro_spi2_di"},
	{150, 0x0260, "sharkl5pro_spi2_clk"},
	{151, 0x0264, "sharkl5pro_iis0di"},
	{152, 0x0268, "sharkl5pro_iis0do"},
	{153, 0x026C, "sharkl5pro_iis0clk"},
	{154, 0x0270, "sharkl5pro_iis0lrck"},
	{155, 0x0274, "sharkl5pro_u5txd"},
	{156, 0x0278, "sharkl5pro_u5rxd"},
	{157, 0x027C, "sharkl5pro_clk_aux0"},
	{158, 0x0280, "sharkl5pro_u0txd"},
	{159, 0x0284, "sharkl5pro_u0rxd"},
	{160, 0x0288, "sharkl5pro_u0cts"},
	{161, 0x028C, "sharkl5pro_u0rts"},
	{162, 0x0290, "sharkl5pro_u4txd"},
	{163, 0x0294, "sharkl5pro_u4rxd"},
	{164, 0x0298, "sharkl5pro_u4cts"},
	{165, 0x029C, "sharkl5pro_u4rts"},
	{166, 0x02A0, "sharkl5pro_sd1_cmd"},
	{167, 0x02A4, "sharkl5pro_sd1_d_0"},
	{168, 0x02A8, "sharkl5pro_sd1_d_1"},
	{169, 0x02AC, "sharkl5pro_sd1_clk"},
	{170, 0x02B0, "sharkl5pro_sd1_d_2"},
	{171, 0x02B4, "sharkl5pro_sd1_d_3"},
	{172, 0x02B8, "sharkl5pro_extint0"},
	{173, 0x02BC, "sharkl5pro_extint1"},
	{174, 0x02C0, "sharkl5pro_sda3"},
	{175, 0x02C4, "sharkl5pro_scl3"},
	{176, 0x434, "sharkl5pro_emmc_rst_misc"},
	{177, 0x438, "sharkl5pro_emmc_cmd_misc"},
	{178, 0x43C, "sharkl5pro_emmc_d0_misc"},
	{179, 0x440, "sharkl5pro_emmc_d3_misc"},
	{180, 0x444, "sharkl5pro_emmc_d2_misc"},
	{181, 0x448, "sharkl5pro_emmc_d5_misc"},
	{182, 0x44C, "sharkl5pro_emmc_clk_misc"},
	{183, 0x450, "sharkl5pro_emmc_ds_misc"},
	{184, 0x454, "sharkl5pro_emmc_d1_misc"},
	{185, 0x458, "sharkl5pro_emmc_d4_misc"},
	{186, 0x45C, "sharkl5pro_emmc_d6_misc"},
	{187, 0x460, "sharkl5pro_emmc_d7_misc"},
	{188, 0x464, "sharkl5pro_lcm_rstn_misc"},
	{189, 0x468, "sharkl5pro_dsi_te_misc"},
	{190, 0x46C, "sharkl5pro_dcdc_arm1_en_misc"},
	{191, 0x474, "sharkl5pro_ext_rst_b_misc"},
	{192, 0x478, "sharkl5pro_adi_sclk_misc"},
	{193, 0x47C, "sharkl5pro_clk_32k_misc"},
	{194, 0x480, "sharkl5pro_ana_int_misc"},
	{195, 0x484, "sharkl5pro_adi_d_misc"},
	{196, 0x488, "sharkl5pro_aud_sclk_misc"},
	{197, 0x48C, "sharkl5pro_dcdc_arm0_en_misc"},
	{198, 0x490, "sharkl5pro_aud_add0_misc"},
	{199, 0x494, "sharkl5pro_xtl_en0_misc"},
	{200, 0x498, "sharkl5pro_aud_adsync_misc"},
	{201, 0x49C, "sharkl5pro_aud_dad0_misc"},
	{202, 0x4A0, "sharkl5pro_xtl_en1_misc"},
	{203, 0x4A4, "sharkl5pro_aud_dasync_misc"},
	{204, 0x4A8, "sharkl5pro_aud_dad1_misc"},
	{205, 0x4AC, "sharkl5pro_chip_sleep_misc"},
	{206, 0x4B0, "sharkl5pro_simclk2_misc"},
	{207, 0x4B4, "sharkl5pro_simda2_misc"},
	{208, 0x4B8, "sharkl5pro_simrst2_misc"},
	{209, 0x4BC, "sharkl5pro_sd0_cmd_misc"},
	{210, 0x4C0, "sharkl5pro_sd0_d_0_misc"},
	{211, 0x4C4, "sharkl5pro_sd0_d_1_misc"},
	{212, 0x4C8, "sharkl5pro_sd0_clk_misc"},
	{213, 0x4CC, "sharkl5pro_sd0_d_2_misc"},
	{214, 0x4D0, "sharkl5pro_sd0_d_3_misc"},
	{215, 0x4D4, "sharkl5pro_simclk0_misc"},
	{216, 0x4D8, "sharkl5pro_simda0_misc"},
	{217, 0x4DC, "sharkl5pro_simrst0_misc"},
	{218, 0x4E0, "sharkl5pro_simclk1_misc"},
	{219, 0x4E4, "sharkl5pro_simda1_misc"},
	{220, 0x4E8, "sharkl5pro_simrst1_misc"},
	{221, 0x4EC, "sharkl5pro_sd2_cmd_misc"},
	{222, 0x4F0, "sharkl5pro_sd2_d_0_misc"},
	{223, 0x4F4, "sharkl5pro_sd2_d_1_misc"},
	{224, 0x4F8, "sharkl5pro_sd2_clk_misc"},
	{225, 0x4FC, "sharkl5pro_sd2_d_2_misc"},
	{226, 0x500, "sharkl5pro_sd2_d_3_misc"},
	{227, 0x504, "sharkl5pro_rfctl0_misc"},
	{228, 0x508, "sharkl5pro_rfctl1_misc"},
	{229, 0x50C, "sharkl5pro_rfctl2_misc"},
	{230, 0x510, "sharkl5pro_rfctl3_misc"},
	{231, 0x514, "sharkl5pro_rfctl4_misc"},
	{232, 0x518, "sharkl5pro_dns_d0_misc"},
	{233, 0x51C, "sharkl5pro_dns_d1_misc"},
	{234, 0x520, "sharkl5pro_iis3di_misc"},
	{235, 0x524, "sharkl5pro_iis3do_misc"},
	{236, 0x528, "sharkl5pro_iis3clk_misc"},
	{237, 0x52C, "sharkl5pro_iis3lrck_misc"},
	{238, 0x530, "sharkl5pro_gpio116_misc"},
	{239, 0x534, "sharkl5pro_rfctl5_misc"},
	{240, 0x538, "sharkl5pro_rfctl6_misc"},
	{241, 0x53C, "sharkl5pro_rfctl7_misc"},
	{242, 0x540, "sharkl5pro_rfctl8_misc"},
	{243, 0x544, "sharkl5pro_rfctl9_misc"},
	{244, 0x548, "sharkl5pro_rfctl10_misc"},
	{245, 0x54C, "sharkl5pro_rfctl11_misc"},
	{246, 0x550, "sharkl5pro_gpio31_misc"},
	{247, 0x554, "sharkl5pro_gpio32_misc"},
	{248, 0x558, "sharkl5pro_gpio33_misc"},
	{249, 0x55C, "sharkl5pro_rfctl16_misc"},
	{250, 0x560, "sharkl5pro_rfctl17_misc"},
	{251, 0x564, "sharkl5pro_gpio9_misc"},
	{252, 0x568, "sharkl5pro_rfctl19_misc"},
	{253, 0x56C, "sharkl5pro_rfctl20_misc"},
	{254, 0x570, "sharkl5pro_rfsck0_misc"},
	{255, 0x574, "sharkl5pro_rfsda0_misc"},
	{256, 0x578, "sharkl5pro_rfsen0_misc"},
	{257, 0x57C, "sharkl5pro_rfsck1_misc"},
	{258, 0x580, "sharkl5pro_rfsda1_misc"},
	{259, 0x584, "sharkl5pro_rfsen1_misc"},
	{260, 0x588, "sharkl5pro_rffe0_sck_misc"},
	{261, 0x58C, "sharkl5pro_rffe0_sda_misc"},
	{262, 0x590, "sharkl5pro_rffe1_sck_misc"},
	{263, 0x594, "sharkl5pro_rffe1_sda_misc"},
	{264, 0x598, "sharkl5pro_u1txd_misc"},
	{265, 0x59C, "sharkl5pro_u1rxd_misc"},
	{266, 0x5A0, "sharkl5pro_scl6_misc"},
	{267, 0x5A4, "sharkl5pro_sda6_misc"},
	{268, 0x5A8, "sharkl5pro_mtck_arm_misc"},
	{269, 0x5AC, "sharkl5pro_mtms_arm_misc"},
	{270, 0x5B0, "sharkl5pro_pwmc_misc"},
	{271, 0x5B4, "sharkl5pro_keyout_0_misc"},
	{272, 0x5B8, "sharkl5pro_keyout_1_misc"},
	{273, 0x5BC, "sharkl5pro_keyout_2_misc"},
	{274, 0x5C0, "sharkl5pro_keyin_0_misc"},
	{275, 0x5C4, "sharkl5pro_keyin_1_misc"},
	{276, 0x5C8, "sharkl5pro_keyin_2_misc"},
	{277, 0x5CC, "sharkl5pro_scl0_misc"},
	{278, 0x5D0, "sharkl5pro_sda0_misc"},
	{279, 0x5D4, "sharkl5pro_sda1_misc"},
	{280, 0x5D8, "sharkl5pro_scl1_misc"},
	{281, 0x5DC, "sharkl5pro_cmmclk0_misc"},
	{282, 0x5E0, "sharkl5pro_cmmclk1_misc"},
	{283, 0x5E4, "sharkl5pro_cmrst0_misc"},
	{284, 0x5E8, "sharkl5pro_cmrst1_misc"},
	{285, 0x5EC, "sharkl5pro_cmpd0_misc"},
	{286, 0x5F0, "sharkl5pro_cmpd1_misc"},
	{287, 0x5F4, "sharkl5pro_cmmclk2_misc"},
	{288, 0x5F8, "sharkl5pro_cmpd2_misc"},
	{289, 0x5FC, "sharkl5pro_cmrst2_misc"},
	{290, 0x600, "sharkl5pro_gpio84_misc"},
	{291, 0x604, "sharkl5pro_gpio85_misc"},
	{292, 0x608, "sharkl5pro_gpio86_misc"},
	{293, 0x60C, "sharkl5pro_gpio87_misc"},
	{294, 0x610, "sharkl5pro_gpio88_misc"},
	{295, 0x614, "sharkl5pro_spi0_csn_misc"},
	{296, 0x618, "sharkl5pro_spi0_do_misc"},
	{297, 0x61C, "sharkl5pro_spi0_di_misc"},
	{298, 0x620, "sharkl5pro_spi0_clk_misc"},
	{299, 0x624, "sharkl5pro_extint9_misc"},
	{300, 0x628, "sharkl5pro_extint10_misc"},
	{301, 0x62C, "sharkl5pro_iis1di_misc"},
	{302, 0x630, "sharkl5pro_iis1do_misc"},
	{303, 0x634, "sharkl5pro_iis1clk_misc"},
	{304, 0x638, "sharkl5pro_iis1lrck_misc"},
	{305, 0x63C, "sharkl5pro_scl2_misc"},
	{306, 0x640, "sharkl5pro_sda2_misc"},
	{307, 0x644, "sharkl5pro_mems_mic_clk0_misc"},
	{308, 0x648, "sharkl5pro_mems_mic_data0_misc"},
	{309, 0x64C, "sharkl5pro_mems_mic_clk1_misc"},
	{310, 0x650, "sharkl5pro_mems_mic_data1_misc"},
	{311, 0x654, "sharkl5pro_spi2_csn_misc"},
	{312, 0x658, "sharkl5pro_spi2_do_misc"},
	{313, 0x65C, "sharkl5pro_spi2_di_misc"},
	{314, 0x660, "sharkl5pro_spi2_clk_misc"},
	{315, 0x664, "sharkl5pro_iis0di_misc"},
	{316, 0x668, "sharkl5pro_iis0do_misc"},
	{317, 0x66C, "sharkl5pro_iis0clk_misc"},
	{318, 0x670, "sharkl5pro_iis0lrck_misc"},
	{319, 0x674, "sharkl5pro_u5txd_misc"},
	{320, 0x678, "sharkl5pro_u5rxd_misc"},
	{321, 0x67C, "sharkl5pro_clk_aux0_misc"},
	{322, 0x680, "sharkl5pro_u0txd_misc"},
	{323, 0x684, "sharkl5pro_u0rxd_misc"},
	{324, 0x688, "sharkl5pro_u0cts_misc"},
	{325, 0x68C, "sharkl5pro_u0rts_misc"},
	{326, 0x690, "sharkl5pro_u4txd_misc"},
	{327, 0x694, "sharkl5pro_u4rxd_misc"},
	{328, 0x698, "sharkl5pro_u4cts_misc"},
	{329, 0x69C, "sharkl5pro_u4rts_misc"},
	{330, 0x6A0, "sharkl5pro_sd1_cmd_misc"},
	{331, 0x6A4, "sharkl5pro_sd1_d_0_misc"},
	{332, 0x6A8, "sharkl5pro_sd1_d_1_misc"},
	{333, 0x6AC, "sharkl5pro_sd1_clk_misc"},
	{334, 0x6B0, "sharkl5pro_sd1_d_2_misc"},
	{335, 0x6B4, "sharkl5pro_sd1_d_3_misc"},
	{336, 0x6B8, "sharkl5pro_extint0_misc"},
	{337, 0x6BC, "sharkl5pro_extint1_misc"},
	{338, 0x6C0, "sharkl5pro_sda3_misc"},
	{339, 0x6C4, "sharkl5pro_scl3_misc"},
};

int sprd_pinctrl_probe()
{
	return sprd_pinctrl_core_probe(pinctrl_list, ARRAY_SIZE(pinctrl_list),CTL_PIN_BASE);
}

