// Seed: 2720256513
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  input wire id_1;
  tri id_4;
  parameter id_5 = 1;
  assign module_1.id_5 = 0;
  assign id_4 = 1 >> id_5;
endmodule
module module_1 (
    output tri id_0,
    output wor id_1,
    output wire id_2,
    output supply0 id_3,
    input wire id_4[-1 : 1],
    output supply0 id_5
);
  logic id_7;
  assign id_1 = id_4;
  wire id_8;
  union packed {
    logic id_9;
    logic id_10;
    logic id_11;
    logic id_12;
  } id_13;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_8
  );
  assign id_0 = 'b0;
  assign id_3 = 1;
  wire id_14;
endmodule
