{
  "module_name": "axp20x.h",
  "hash_id": "d16002d12f545331c6231c3deff2b0d7c7f47f63ec6a720b78156b2c56792197",
  "original_prompt": "Ingested from linux-6.6.14/include/linux/mfd/axp20x.h",
  "human_readable_source": " \n \n\n#ifndef __LINUX_MFD_AXP20X_H\n#define __LINUX_MFD_AXP20X_H\n\n#include <linux/regmap.h>\n\nenum axp20x_variants {\n\tAXP152_ID = 0,\n\tAXP192_ID,\n\tAXP202_ID,\n\tAXP209_ID,\n\tAXP221_ID,\n\tAXP223_ID,\n\tAXP288_ID,\n\tAXP313A_ID,\n\tAXP803_ID,\n\tAXP806_ID,\n\tAXP809_ID,\n\tAXP813_ID,\n\tAXP15060_ID,\n\tNR_AXP20X_VARIANTS,\n};\n\n#define AXP192_DATACACHE(m)\t\t(0x06 + (m))\n#define AXP20X_DATACACHE(m)\t\t(0x04 + (m))\n\n \n#define AXP152_PWR_OP_MODE\t\t0x01\n#define AXP152_LDO3456_DC1234_CTRL\t0x12\n#define AXP152_ALDO_OP_MODE\t\t0x13\n#define AXP152_LDO0_CTRL\t\t0x15\n#define AXP152_DCDC2_V_OUT\t\t0x23\n#define AXP152_DCDC2_V_RAMP\t\t0x25\n#define AXP152_DCDC1_V_OUT\t\t0x26\n#define AXP152_DCDC3_V_OUT\t\t0x27\n#define AXP152_ALDO12_V_OUT\t\t0x28\n#define AXP152_DLDO1_V_OUT\t\t0x29\n#define AXP152_DLDO2_V_OUT\t\t0x2a\n#define AXP152_DCDC4_V_OUT\t\t0x2b\n#define AXP152_V_OFF\t\t\t0x31\n#define AXP152_OFF_CTRL\t\t\t0x32\n#define AXP152_PEK_KEY\t\t\t0x36\n#define AXP152_DCDC_FREQ\t\t0x37\n#define AXP152_DCDC_MODE\t\t0x80\n\n#define AXP192_USB_OTG_STATUS\t\t0x04\n#define AXP192_PWR_OUT_CTRL\t\t0x12\n#define AXP192_DCDC2_V_OUT\t\t0x23\n#define AXP192_DCDC1_V_OUT\t\t0x26\n#define AXP192_DCDC3_V_OUT\t\t0x27\n#define AXP192_LDO2_3_V_OUT\t\t0x28\n\n#define AXP20X_PWR_INPUT_STATUS\t\t0x00\n#define AXP20X_PWR_OP_MODE\t\t0x01\n#define AXP20X_USB_OTG_STATUS\t\t0x02\n#define AXP20X_PWR_OUT_CTRL\t\t0x12\n#define AXP20X_DCDC2_V_OUT\t\t0x23\n#define AXP20X_DCDC2_LDO3_V_RAMP\t0x25\n#define AXP20X_DCDC3_V_OUT\t\t0x27\n#define AXP20X_LDO24_V_OUT\t\t0x28\n#define AXP20X_LDO3_V_OUT\t\t0x29\n#define AXP20X_VBUS_IPSOUT_MGMT\t\t0x30\n#define AXP20X_V_OFF\t\t\t0x31\n#define AXP20X_OFF_CTRL\t\t\t0x32\n#define AXP20X_CHRG_CTRL1\t\t0x33\n#define AXP20X_CHRG_CTRL2\t\t0x34\n#define AXP20X_CHRG_BAK_CTRL\t\t0x35\n#define AXP20X_PEK_KEY\t\t\t0x36\n#define AXP20X_DCDC_FREQ\t\t0x37\n#define AXP20X_V_LTF_CHRG\t\t0x38\n#define AXP20X_V_HTF_CHRG\t\t0x39\n#define AXP20X_APS_WARN_L1\t\t0x3a\n#define AXP20X_APS_WARN_L2\t\t0x3b\n#define AXP20X_V_LTF_DISCHRG\t\t0x3c\n#define AXP20X_V_HTF_DISCHRG\t\t0x3d\n\n#define AXP22X_PWR_OUT_CTRL1\t\t0x10\n#define AXP22X_PWR_OUT_CTRL2\t\t0x12\n#define AXP22X_PWR_OUT_CTRL3\t\t0x13\n#define AXP22X_DLDO1_V_OUT\t\t0x15\n#define AXP22X_DLDO2_V_OUT\t\t0x16\n#define AXP22X_DLDO3_V_OUT\t\t0x17\n#define AXP22X_DLDO4_V_OUT\t\t0x18\n#define AXP22X_ELDO1_V_OUT\t\t0x19\n#define AXP22X_ELDO2_V_OUT\t\t0x1a\n#define AXP22X_ELDO3_V_OUT\t\t0x1b\n#define AXP22X_DC5LDO_V_OUT\t\t0x1c\n#define AXP22X_DCDC1_V_OUT\t\t0x21\n#define AXP22X_DCDC2_V_OUT\t\t0x22\n#define AXP22X_DCDC3_V_OUT\t\t0x23\n#define AXP22X_DCDC4_V_OUT\t\t0x24\n#define AXP22X_DCDC5_V_OUT\t\t0x25\n#define AXP22X_DCDC23_V_RAMP_CTRL\t0x27\n#define AXP22X_ALDO1_V_OUT\t\t0x28\n#define AXP22X_ALDO2_V_OUT\t\t0x29\n#define AXP22X_ALDO3_V_OUT\t\t0x2a\n#define AXP22X_CHRG_CTRL3\t\t0x35\n\n#define AXP313A_ON_INDICATE\t\t0x00\n#define AXP313A_OUTPUT_CONTROL\t\t0x10\n#define AXP313A_DCDC1_CONRTOL\t\t0x13\n#define AXP313A_DCDC2_CONRTOL\t\t0x14\n#define AXP313A_DCDC3_CONRTOL\t\t0x15\n#define AXP313A_ALDO1_CONRTOL\t\t0x16\n#define AXP313A_DLDO1_CONRTOL\t\t0x17\n#define AXP313A_SHUTDOWN_CTRL\t\t0x1a\n#define AXP313A_IRQ_EN\t\t\t0x20\n#define AXP313A_IRQ_STATE\t\t0x21\n\n#define AXP806_STARTUP_SRC\t\t0x00\n#define AXP806_CHIP_ID\t\t\t0x03\n#define AXP806_PWR_OUT_CTRL1\t\t0x10\n#define AXP806_PWR_OUT_CTRL2\t\t0x11\n#define AXP806_DCDCA_V_CTRL\t\t0x12\n#define AXP806_DCDCB_V_CTRL\t\t0x13\n#define AXP806_DCDCC_V_CTRL\t\t0x14\n#define AXP806_DCDCD_V_CTRL\t\t0x15\n#define AXP806_DCDCE_V_CTRL\t\t0x16\n#define AXP806_ALDO1_V_CTRL\t\t0x17\n#define AXP806_ALDO2_V_CTRL\t\t0x18\n#define AXP806_ALDO3_V_CTRL\t\t0x19\n#define AXP806_DCDC_MODE_CTRL1\t\t0x1a\n#define AXP806_DCDC_MODE_CTRL2\t\t0x1b\n#define AXP806_DCDC_FREQ_CTRL\t\t0x1c\n#define AXP806_BLDO1_V_CTRL\t\t0x20\n#define AXP806_BLDO2_V_CTRL\t\t0x21\n#define AXP806_BLDO3_V_CTRL\t\t0x22\n#define AXP806_BLDO4_V_CTRL\t\t0x23\n#define AXP806_CLDO1_V_CTRL\t\t0x24\n#define AXP806_CLDO2_V_CTRL\t\t0x25\n#define AXP806_CLDO3_V_CTRL\t\t0x26\n#define AXP806_VREF_TEMP_WARN_L\t\t0xf3\n#define AXP806_BUS_ADDR_EXT\t\t0xfe\n#define AXP806_REG_ADDR_EXT\t\t0xff\n\n#define AXP803_POLYPHASE_CTRL\t\t0x14\n#define AXP803_FLDO1_V_OUT\t\t0x1c\n#define AXP803_FLDO2_V_OUT\t\t0x1d\n#define AXP803_DCDC1_V_OUT\t\t0x20\n#define AXP803_DCDC2_V_OUT\t\t0x21\n#define AXP803_DCDC3_V_OUT\t\t0x22\n#define AXP803_DCDC4_V_OUT\t\t0x23\n#define AXP803_DCDC5_V_OUT\t\t0x24\n#define AXP803_DCDC6_V_OUT\t\t0x25\n#define AXP803_DCDC_FREQ_CTRL\t\t0x3b\n\n \n#define AXP813_DCDC7_V_OUT\t\t0x26\n\n#define AXP15060_STARTUP_SRC\t\t0x00\n#define AXP15060_PWR_OUT_CTRL1\t\t0x10\n#define AXP15060_PWR_OUT_CTRL2\t\t0x11\n#define AXP15060_PWR_OUT_CTRL3\t\t0x12\n#define AXP15060_DCDC1_V_CTRL\t\t0x13\n#define AXP15060_DCDC2_V_CTRL\t\t0x14\n#define AXP15060_DCDC3_V_CTRL\t\t0x15\n#define AXP15060_DCDC4_V_CTRL\t\t0x16\n#define AXP15060_DCDC5_V_CTRL\t\t0x17\n#define AXP15060_DCDC6_V_CTRL\t\t0x18\n#define AXP15060_ALDO1_V_CTRL\t\t0x19\n#define AXP15060_DCDC_MODE_CTRL1\t\t0x1a\n#define AXP15060_DCDC_MODE_CTRL2\t\t0x1b\n#define AXP15060_OUTPUT_MONITOR_DISCHARGE\t\t0x1e\n#define AXP15060_IRQ_PWROK_VOFF\t\t0x1f\n#define AXP15060_ALDO2_V_CTRL\t\t0x20\n#define AXP15060_ALDO3_V_CTRL\t\t0x21\n#define AXP15060_ALDO4_V_CTRL\t\t0x22\n#define AXP15060_ALDO5_V_CTRL\t\t0x23\n#define AXP15060_BLDO1_V_CTRL\t\t0x24\n#define AXP15060_BLDO2_V_CTRL\t\t0x25\n#define AXP15060_BLDO3_V_CTRL\t\t0x26\n#define AXP15060_BLDO4_V_CTRL\t\t0x27\n#define AXP15060_BLDO5_V_CTRL\t\t0x28\n#define AXP15060_CLDO1_V_CTRL\t\t0x29\n#define AXP15060_CLDO2_V_CTRL\t\t0x2a\n#define AXP15060_CLDO3_V_CTRL\t\t0x2b\n#define AXP15060_CLDO4_V_CTRL\t\t0x2d\n#define AXP15060_CPUSLDO_V_CTRL\t\t0x2e\n#define AXP15060_PWR_WAKEUP_CTRL\t\t0x31\n#define AXP15060_PWR_DISABLE_DOWN_SEQ\t\t0x32\n#define AXP15060_PEK_KEY\t\t0x36\n\n \n#define AXP152_IRQ1_EN\t\t\t0x40\n#define AXP152_IRQ2_EN\t\t\t0x41\n#define AXP152_IRQ3_EN\t\t\t0x42\n#define AXP152_IRQ1_STATE\t\t0x48\n#define AXP152_IRQ2_STATE\t\t0x49\n#define AXP152_IRQ3_STATE\t\t0x4a\n\n#define AXP192_IRQ1_EN\t\t\t0x40\n#define AXP192_IRQ2_EN\t\t\t0x41\n#define AXP192_IRQ3_EN\t\t\t0x42\n#define AXP192_IRQ4_EN\t\t\t0x43\n#define AXP192_IRQ1_STATE\t\t0x44\n#define AXP192_IRQ2_STATE\t\t0x45\n#define AXP192_IRQ3_STATE\t\t0x46\n#define AXP192_IRQ4_STATE\t\t0x47\n#define AXP192_IRQ5_EN\t\t\t0x4a\n#define AXP192_IRQ5_STATE\t\t0x4d\n\n#define AXP20X_IRQ1_EN\t\t\t0x40\n#define AXP20X_IRQ2_EN\t\t\t0x41\n#define AXP20X_IRQ3_EN\t\t\t0x42\n#define AXP20X_IRQ4_EN\t\t\t0x43\n#define AXP20X_IRQ5_EN\t\t\t0x44\n#define AXP20X_IRQ6_EN\t\t\t0x45\n#define AXP20X_IRQ1_STATE\t\t0x48\n#define AXP20X_IRQ2_STATE\t\t0x49\n#define AXP20X_IRQ3_STATE\t\t0x4a\n#define AXP20X_IRQ4_STATE\t\t0x4b\n#define AXP20X_IRQ5_STATE\t\t0x4c\n#define AXP20X_IRQ6_STATE\t\t0x4d\n\n#define AXP15060_IRQ1_EN\t\t0x40\n#define AXP15060_IRQ2_EN\t\t0x41\n#define AXP15060_IRQ1_STATE\t\t0x48\n#define AXP15060_IRQ2_STATE\t\t0x49\n\n \n#define AXP192_GPIO2_V_ADC_H\t\t0x68\n#define AXP192_GPIO2_V_ADC_L\t\t0x69\n#define AXP192_GPIO3_V_ADC_H\t\t0x6a\n#define AXP192_GPIO3_V_ADC_L\t\t0x6b\n\n#define AXP20X_ACIN_V_ADC_H\t\t0x56\n#define AXP20X_ACIN_V_ADC_L\t\t0x57\n#define AXP20X_ACIN_I_ADC_H\t\t0x58\n#define AXP20X_ACIN_I_ADC_L\t\t0x59\n#define AXP20X_VBUS_V_ADC_H\t\t0x5a\n#define AXP20X_VBUS_V_ADC_L\t\t0x5b\n#define AXP20X_VBUS_I_ADC_H\t\t0x5c\n#define AXP20X_VBUS_I_ADC_L\t\t0x5d\n#define AXP20X_TEMP_ADC_H\t\t0x5e\n#define AXP20X_TEMP_ADC_L\t\t0x5f\n#define AXP20X_TS_IN_H\t\t\t0x62\n#define AXP20X_TS_IN_L\t\t\t0x63\n#define AXP20X_GPIO0_V_ADC_H\t\t0x64\n#define AXP20X_GPIO0_V_ADC_L\t\t0x65\n#define AXP20X_GPIO1_V_ADC_H\t\t0x66\n#define AXP20X_GPIO1_V_ADC_L\t\t0x67\n#define AXP20X_PWR_BATT_H\t\t0x70\n#define AXP20X_PWR_BATT_M\t\t0x71\n#define AXP20X_PWR_BATT_L\t\t0x72\n#define AXP20X_BATT_V_H\t\t\t0x78\n#define AXP20X_BATT_V_L\t\t\t0x79\n#define AXP20X_BATT_CHRG_I_H\t\t0x7a\n#define AXP20X_BATT_CHRG_I_L\t\t0x7b\n#define AXP20X_BATT_DISCHRG_I_H\t\t0x7c\n#define AXP20X_BATT_DISCHRG_I_L\t\t0x7d\n#define AXP20X_IPSOUT_V_HIGH_H\t\t0x7e\n#define AXP20X_IPSOUT_V_HIGH_L\t\t0x7f\n\n \n#define AXP192_GPIO30_IN_RANGE\t\t0x85\n\n#define AXP20X_DCDC_MODE\t\t0x80\n#define AXP20X_ADC_EN1\t\t\t0x82\n#define AXP20X_ADC_EN2\t\t\t0x83\n#define AXP20X_ADC_RATE\t\t\t0x84\n#define AXP20X_GPIO10_IN_RANGE\t\t0x85\n#define AXP20X_GPIO1_ADC_IRQ_RIS\t0x86\n#define AXP20X_GPIO1_ADC_IRQ_FAL\t0x87\n#define AXP20X_TIMER_CTRL\t\t0x8a\n#define AXP20X_VBUS_MON\t\t\t0x8b\n#define AXP20X_OVER_TMP\t\t\t0x8f\n\n#define AXP22X_PWREN_CTRL1\t\t0x8c\n#define AXP22X_PWREN_CTRL2\t\t0x8d\n\n \n#define AXP152_GPIO0_CTRL\t\t0x90\n#define AXP152_GPIO1_CTRL\t\t0x91\n#define AXP152_GPIO2_CTRL\t\t0x92\n#define AXP152_GPIO3_CTRL\t\t0x93\n#define AXP152_LDOGPIO2_V_OUT\t\t0x96\n#define AXP152_GPIO_INPUT\t\t0x97\n#define AXP152_PWM0_FREQ_X\t\t0x98\n#define AXP152_PWM0_FREQ_Y\t\t0x99\n#define AXP152_PWM0_DUTY_CYCLE\t\t0x9a\n#define AXP152_PWM1_FREQ_X\t\t0x9b\n#define AXP152_PWM1_FREQ_Y\t\t0x9c\n#define AXP152_PWM1_DUTY_CYCLE\t\t0x9d\n\n#define AXP192_GPIO0_CTRL\t\t0x90\n#define AXP192_LDO_IO0_V_OUT\t\t0x91\n#define AXP192_GPIO1_CTRL\t\t0x92\n#define AXP192_GPIO2_CTRL\t\t0x93\n#define AXP192_GPIO2_0_STATE\t\t0x94\n#define AXP192_GPIO4_3_CTRL\t\t0x95\n#define AXP192_GPIO4_3_STATE\t\t0x96\n#define AXP192_GPIO2_0_PULL\t\t0x97\n#define AXP192_N_RSTO_CTRL\t\t0x9e\n\n#define AXP20X_GPIO0_CTRL\t\t0x90\n#define AXP20X_LDO5_V_OUT\t\t0x91\n#define AXP20X_GPIO1_CTRL\t\t0x92\n#define AXP20X_GPIO2_CTRL\t\t0x93\n#define AXP20X_GPIO20_SS\t\t0x94\n#define AXP20X_GPIO3_CTRL\t\t0x95\n\n#define AXP22X_LDO_IO0_V_OUT\t\t0x91\n#define AXP22X_LDO_IO1_V_OUT\t\t0x93\n#define AXP22X_GPIO_STATE\t\t0x94\n#define AXP22X_GPIO_PULL_DOWN\t\t0x95\n\n#define AXP15060_CLDO4_GPIO2_MODESET\t\t0x2c\n\n \n#define AXP20X_CHRG_CC_31_24\t\t0xb0\n#define AXP20X_CHRG_CC_23_16\t\t0xb1\n#define AXP20X_CHRG_CC_15_8\t\t0xb2\n#define AXP20X_CHRG_CC_7_0\t\t0xb3\n#define AXP20X_DISCHRG_CC_31_24\t\t0xb4\n#define AXP20X_DISCHRG_CC_23_16\t\t0xb5\n#define AXP20X_DISCHRG_CC_15_8\t\t0xb6\n#define AXP20X_DISCHRG_CC_7_0\t\t0xb7\n#define AXP20X_CC_CTRL\t\t\t0xb8\n#define AXP20X_FG_RES\t\t\t0xb9\n\n \n#define AXP20X_RDC_H\t\t\t0xba\n#define AXP20X_RDC_L\t\t\t0xbb\n#define AXP20X_OCV(m)\t\t\t(0xc0 + (m))\n#define AXP20X_OCV_MAX\t\t\t0xf\n\n \n#define AXP22X_PMIC_TEMP_H\t\t0x56\n#define AXP22X_PMIC_TEMP_L\t\t0x57\n#define AXP22X_TS_ADC_H\t\t\t0x58\n#define AXP22X_TS_ADC_L\t\t\t0x59\n#define AXP22X_BATLOW_THRES1\t\t0xe6\n\n \n#define AXP288_POWER_REASON\t\t0x02\n#define AXP288_BC_GLOBAL\t\t0x2c\n#define AXP288_BC_VBUS_CNTL\t\t0x2d\n#define AXP288_BC_USB_STAT\t\t0x2e\n#define AXP288_BC_DET_STAT\t\t0x2f\n#define AXP288_PMIC_ADC_H               0x56\n#define AXP288_PMIC_ADC_L               0x57\n#define AXP288_TS_ADC_H\t\t\t0x58\n#define AXP288_TS_ADC_L\t\t\t0x59\n#define AXP288_GP_ADC_H\t\t\t0x5a\n#define AXP288_GP_ADC_L\t\t\t0x5b\n#define AXP288_ADC_TS_PIN_CTRL          0x84\n#define AXP288_RT_BATT_V_H\t\t0xa0\n#define AXP288_RT_BATT_V_L\t\t0xa1\n\n#define AXP813_ACIN_PATH_CTRL\t\t0x3a\n#define AXP813_ADC_RATE\t\t\t0x85\n\n \n#define AXP288_FG_RDC1_REG          0xba\n#define AXP288_FG_RDC0_REG          0xbb\n#define AXP288_FG_OCVH_REG          0xbc\n#define AXP288_FG_OCVL_REG          0xbd\n#define AXP288_FG_OCV_CURVE_REG     0xc0\n#define AXP288_FG_DES_CAP1_REG      0xe0\n#define AXP288_FG_DES_CAP0_REG      0xe1\n#define AXP288_FG_CC_MTR1_REG       0xe2\n#define AXP288_FG_CC_MTR0_REG       0xe3\n#define AXP288_FG_OCV_CAP_REG       0xe4\n#define AXP288_FG_CC_CAP_REG        0xe5\n#define AXP288_FG_LOW_CAP_REG       0xe6\n#define AXP288_FG_TUNE0             0xe8\n#define AXP288_FG_TUNE1             0xe9\n#define AXP288_FG_TUNE2             0xea\n#define AXP288_FG_TUNE3             0xeb\n#define AXP288_FG_TUNE4             0xec\n#define AXP288_FG_TUNE5             0xed\n\n \nenum {\n\tAXP192_DCDC1 = 0,\n\tAXP192_DCDC2,\n\tAXP192_DCDC3,\n\tAXP192_LDO1,\n\tAXP192_LDO2,\n\tAXP192_LDO3,\n\tAXP192_LDO_IO0,\n\tAXP192_REG_ID_MAX\n};\n\nenum {\n\tAXP20X_LDO1 = 0,\n\tAXP20X_LDO2,\n\tAXP20X_LDO3,\n\tAXP20X_LDO4,\n\tAXP20X_LDO5,\n\tAXP20X_DCDC2,\n\tAXP20X_DCDC3,\n\tAXP20X_REG_ID_MAX,\n};\n\nenum {\n\tAXP22X_DCDC1 = 0,\n\tAXP22X_DCDC2,\n\tAXP22X_DCDC3,\n\tAXP22X_DCDC4,\n\tAXP22X_DCDC5,\n\tAXP22X_DC1SW,\n\tAXP22X_DC5LDO,\n\tAXP22X_ALDO1,\n\tAXP22X_ALDO2,\n\tAXP22X_ALDO3,\n\tAXP22X_ELDO1,\n\tAXP22X_ELDO2,\n\tAXP22X_ELDO3,\n\tAXP22X_DLDO1,\n\tAXP22X_DLDO2,\n\tAXP22X_DLDO3,\n\tAXP22X_DLDO4,\n\tAXP22X_RTC_LDO,\n\tAXP22X_LDO_IO0,\n\tAXP22X_LDO_IO1,\n\tAXP22X_REG_ID_MAX,\n};\n\nenum {\n\tAXP313A_DCDC1 = 0,\n\tAXP313A_DCDC2,\n\tAXP313A_DCDC3,\n\tAXP313A_ALDO1,\n\tAXP313A_DLDO1,\n\tAXP313A_RTC_LDO,\n\tAXP313A_REG_ID_MAX,\n};\n\nenum {\n\tAXP806_DCDCA = 0,\n\tAXP806_DCDCB,\n\tAXP806_DCDCC,\n\tAXP806_DCDCD,\n\tAXP806_DCDCE,\n\tAXP806_ALDO1,\n\tAXP806_ALDO2,\n\tAXP806_ALDO3,\n\tAXP806_BLDO1,\n\tAXP806_BLDO2,\n\tAXP806_BLDO3,\n\tAXP806_BLDO4,\n\tAXP806_CLDO1,\n\tAXP806_CLDO2,\n\tAXP806_CLDO3,\n\tAXP806_SW,\n\tAXP806_REG_ID_MAX,\n};\n\nenum {\n\tAXP809_DCDC1 = 0,\n\tAXP809_DCDC2,\n\tAXP809_DCDC3,\n\tAXP809_DCDC4,\n\tAXP809_DCDC5,\n\tAXP809_DC1SW,\n\tAXP809_DC5LDO,\n\tAXP809_ALDO1,\n\tAXP809_ALDO2,\n\tAXP809_ALDO3,\n\tAXP809_ELDO1,\n\tAXP809_ELDO2,\n\tAXP809_ELDO3,\n\tAXP809_DLDO1,\n\tAXP809_DLDO2,\n\tAXP809_RTC_LDO,\n\tAXP809_LDO_IO0,\n\tAXP809_LDO_IO1,\n\tAXP809_SW,\n\tAXP809_REG_ID_MAX,\n};\n\nenum {\n\tAXP803_DCDC1 = 0,\n\tAXP803_DCDC2,\n\tAXP803_DCDC3,\n\tAXP803_DCDC4,\n\tAXP803_DCDC5,\n\tAXP803_DCDC6,\n\tAXP803_DC1SW,\n\tAXP803_ALDO1,\n\tAXP803_ALDO2,\n\tAXP803_ALDO3,\n\tAXP803_DLDO1,\n\tAXP803_DLDO2,\n\tAXP803_DLDO3,\n\tAXP803_DLDO4,\n\tAXP803_ELDO1,\n\tAXP803_ELDO2,\n\tAXP803_ELDO3,\n\tAXP803_FLDO1,\n\tAXP803_FLDO2,\n\tAXP803_RTC_LDO,\n\tAXP803_LDO_IO0,\n\tAXP803_LDO_IO1,\n\tAXP803_REG_ID_MAX,\n};\n\nenum {\n\tAXP813_DCDC1 = 0,\n\tAXP813_DCDC2,\n\tAXP813_DCDC3,\n\tAXP813_DCDC4,\n\tAXP813_DCDC5,\n\tAXP813_DCDC6,\n\tAXP813_DCDC7,\n\tAXP813_ALDO1,\n\tAXP813_ALDO2,\n\tAXP813_ALDO3,\n\tAXP813_DLDO1,\n\tAXP813_DLDO2,\n\tAXP813_DLDO3,\n\tAXP813_DLDO4,\n\tAXP813_ELDO1,\n\tAXP813_ELDO2,\n\tAXP813_ELDO3,\n\tAXP813_FLDO1,\n\tAXP813_FLDO2,\n\tAXP813_FLDO3,\n\tAXP813_RTC_LDO,\n\tAXP813_LDO_IO0,\n\tAXP813_LDO_IO1,\n\tAXP813_SW,\n\tAXP813_REG_ID_MAX,\n};\n\nenum {\n\tAXP15060_DCDC1 = 0,\n\tAXP15060_DCDC2,\n\tAXP15060_DCDC3,\n\tAXP15060_DCDC4,\n\tAXP15060_DCDC5,\n\tAXP15060_DCDC6,\n\tAXP15060_ALDO1,\n\tAXP15060_ALDO2,\n\tAXP15060_ALDO3,\n\tAXP15060_ALDO4,\n\tAXP15060_ALDO5,\n\tAXP15060_BLDO1,\n\tAXP15060_BLDO2,\n\tAXP15060_BLDO3,\n\tAXP15060_BLDO4,\n\tAXP15060_BLDO5,\n\tAXP15060_CLDO1,\n\tAXP15060_CLDO2,\n\tAXP15060_CLDO3,\n\tAXP15060_CLDO4,\n\tAXP15060_CPUSLDO,\n\tAXP15060_SW,\n\tAXP15060_RTC_LDO,\n\tAXP15060_REG_ID_MAX,\n};\n\n \nenum {\n\tAXP152_IRQ_LDO0IN_CONNECT = 1,\n\tAXP152_IRQ_LDO0IN_REMOVAL,\n\tAXP152_IRQ_ALDO0IN_CONNECT,\n\tAXP152_IRQ_ALDO0IN_REMOVAL,\n\tAXP152_IRQ_DCDC1_V_LOW,\n\tAXP152_IRQ_DCDC2_V_LOW,\n\tAXP152_IRQ_DCDC3_V_LOW,\n\tAXP152_IRQ_DCDC4_V_LOW,\n\tAXP152_IRQ_PEK_SHORT,\n\tAXP152_IRQ_PEK_LONG,\n\tAXP152_IRQ_TIMER,\n\t \n\tAXP152_IRQ_PEK_FAL_EDGE,\n\tAXP152_IRQ_PEK_RIS_EDGE,\n\tAXP152_IRQ_GPIO3_INPUT,\n\tAXP152_IRQ_GPIO2_INPUT,\n\tAXP152_IRQ_GPIO1_INPUT,\n\tAXP152_IRQ_GPIO0_INPUT,\n};\n\nenum axp192_irqs {\n\tAXP192_IRQ_ACIN_OVER_V = 1,\n\tAXP192_IRQ_ACIN_PLUGIN,\n\tAXP192_IRQ_ACIN_REMOVAL,\n\tAXP192_IRQ_VBUS_OVER_V,\n\tAXP192_IRQ_VBUS_PLUGIN,\n\tAXP192_IRQ_VBUS_REMOVAL,\n\tAXP192_IRQ_VBUS_V_LOW,\n\tAXP192_IRQ_BATT_PLUGIN,\n\tAXP192_IRQ_BATT_REMOVAL,\n\tAXP192_IRQ_BATT_ENT_ACT_MODE,\n\tAXP192_IRQ_BATT_EXIT_ACT_MODE,\n\tAXP192_IRQ_CHARG,\n\tAXP192_IRQ_CHARG_DONE,\n\tAXP192_IRQ_BATT_TEMP_HIGH,\n\tAXP192_IRQ_BATT_TEMP_LOW,\n\tAXP192_IRQ_DIE_TEMP_HIGH,\n\tAXP192_IRQ_CHARG_I_LOW,\n\tAXP192_IRQ_DCDC1_V_LONG,\n\tAXP192_IRQ_DCDC2_V_LONG,\n\tAXP192_IRQ_DCDC3_V_LONG,\n\tAXP192_IRQ_PEK_SHORT = 22,\n\tAXP192_IRQ_PEK_LONG,\n\tAXP192_IRQ_N_OE_PWR_ON,\n\tAXP192_IRQ_N_OE_PWR_OFF,\n\tAXP192_IRQ_VBUS_VALID,\n\tAXP192_IRQ_VBUS_NOT_VALID,\n\tAXP192_IRQ_VBUS_SESS_VALID,\n\tAXP192_IRQ_VBUS_SESS_END,\n\tAXP192_IRQ_LOW_PWR_LVL = 31,\n\tAXP192_IRQ_TIMER,\n\tAXP192_IRQ_GPIO2_INPUT = 37,\n\tAXP192_IRQ_GPIO1_INPUT,\n\tAXP192_IRQ_GPIO0_INPUT,\n};\n\nenum {\n\tAXP20X_IRQ_ACIN_OVER_V = 1,\n\tAXP20X_IRQ_ACIN_PLUGIN,\n\tAXP20X_IRQ_ACIN_REMOVAL,\n\tAXP20X_IRQ_VBUS_OVER_V,\n\tAXP20X_IRQ_VBUS_PLUGIN,\n\tAXP20X_IRQ_VBUS_REMOVAL,\n\tAXP20X_IRQ_VBUS_V_LOW,\n\tAXP20X_IRQ_BATT_PLUGIN,\n\tAXP20X_IRQ_BATT_REMOVAL,\n\tAXP20X_IRQ_BATT_ENT_ACT_MODE,\n\tAXP20X_IRQ_BATT_EXIT_ACT_MODE,\n\tAXP20X_IRQ_CHARG,\n\tAXP20X_IRQ_CHARG_DONE,\n\tAXP20X_IRQ_BATT_TEMP_HIGH,\n\tAXP20X_IRQ_BATT_TEMP_LOW,\n\tAXP20X_IRQ_DIE_TEMP_HIGH,\n\tAXP20X_IRQ_CHARG_I_LOW,\n\tAXP20X_IRQ_DCDC1_V_LONG,\n\tAXP20X_IRQ_DCDC2_V_LONG,\n\tAXP20X_IRQ_DCDC3_V_LONG,\n\tAXP20X_IRQ_PEK_SHORT = 22,\n\tAXP20X_IRQ_PEK_LONG,\n\tAXP20X_IRQ_N_OE_PWR_ON,\n\tAXP20X_IRQ_N_OE_PWR_OFF,\n\tAXP20X_IRQ_VBUS_VALID,\n\tAXP20X_IRQ_VBUS_NOT_VALID,\n\tAXP20X_IRQ_VBUS_SESS_VALID,\n\tAXP20X_IRQ_VBUS_SESS_END,\n\tAXP20X_IRQ_LOW_PWR_LVL1,\n\tAXP20X_IRQ_LOW_PWR_LVL2,\n\tAXP20X_IRQ_TIMER,\n\t \n\tAXP20X_IRQ_PEK_FAL_EDGE,\n\tAXP20X_IRQ_PEK_RIS_EDGE,\n\tAXP20X_IRQ_GPIO3_INPUT,\n\tAXP20X_IRQ_GPIO2_INPUT,\n\tAXP20X_IRQ_GPIO1_INPUT,\n\tAXP20X_IRQ_GPIO0_INPUT,\n};\n\nenum axp22x_irqs {\n\tAXP22X_IRQ_ACIN_OVER_V = 1,\n\tAXP22X_IRQ_ACIN_PLUGIN,\n\tAXP22X_IRQ_ACIN_REMOVAL,\n\tAXP22X_IRQ_VBUS_OVER_V,\n\tAXP22X_IRQ_VBUS_PLUGIN,\n\tAXP22X_IRQ_VBUS_REMOVAL,\n\tAXP22X_IRQ_VBUS_V_LOW,\n\tAXP22X_IRQ_BATT_PLUGIN,\n\tAXP22X_IRQ_BATT_REMOVAL,\n\tAXP22X_IRQ_BATT_ENT_ACT_MODE,\n\tAXP22X_IRQ_BATT_EXIT_ACT_MODE,\n\tAXP22X_IRQ_CHARG,\n\tAXP22X_IRQ_CHARG_DONE,\n\tAXP22X_IRQ_BATT_TEMP_HIGH,\n\tAXP22X_IRQ_BATT_TEMP_LOW,\n\tAXP22X_IRQ_DIE_TEMP_HIGH,\n\tAXP22X_IRQ_PEK_SHORT,\n\tAXP22X_IRQ_PEK_LONG,\n\tAXP22X_IRQ_LOW_PWR_LVL1,\n\tAXP22X_IRQ_LOW_PWR_LVL2,\n\tAXP22X_IRQ_TIMER,\n\t \n\tAXP22X_IRQ_PEK_FAL_EDGE,\n\tAXP22X_IRQ_PEK_RIS_EDGE,\n\tAXP22X_IRQ_GPIO1_INPUT,\n\tAXP22X_IRQ_GPIO0_INPUT,\n};\n\nenum axp288_irqs {\n\tAXP288_IRQ_VBUS_FALL     = 2,\n\tAXP288_IRQ_VBUS_RISE,\n\tAXP288_IRQ_OV,\n\tAXP288_IRQ_FALLING_ALT,\n\tAXP288_IRQ_RISING_ALT,\n\tAXP288_IRQ_OV_ALT,\n\tAXP288_IRQ_DONE          = 10,\n\tAXP288_IRQ_CHARGING,\n\tAXP288_IRQ_SAFE_QUIT,\n\tAXP288_IRQ_SAFE_ENTER,\n\tAXP288_IRQ_ABSENT,\n\tAXP288_IRQ_APPEND,\n\tAXP288_IRQ_QWBTU,\n\tAXP288_IRQ_WBTU,\n\tAXP288_IRQ_QWBTO,\n\tAXP288_IRQ_WBTO,\n\tAXP288_IRQ_QCBTU,\n\tAXP288_IRQ_CBTU,\n\tAXP288_IRQ_QCBTO,\n\tAXP288_IRQ_CBTO,\n\tAXP288_IRQ_WL2,\n\tAXP288_IRQ_WL1,\n\tAXP288_IRQ_GPADC,\n\tAXP288_IRQ_OT            = 31,\n\tAXP288_IRQ_GPIO0,\n\tAXP288_IRQ_GPIO1,\n\tAXP288_IRQ_POKO,\n\tAXP288_IRQ_POKL,\n\tAXP288_IRQ_POKS,\n\tAXP288_IRQ_POKN,\n\tAXP288_IRQ_POKP,\n\tAXP288_IRQ_TIMER,\n\tAXP288_IRQ_MV_CHNG,\n\tAXP288_IRQ_BC_USB_CHNG,\n};\n\nenum axp313a_irqs {\n\tAXP313A_IRQ_DIE_TEMP_HIGH,\n\tAXP313A_IRQ_DCDC2_V_LOW = 2,\n\tAXP313A_IRQ_DCDC3_V_LOW,\n\tAXP313A_IRQ_PEK_LONG,\n\tAXP313A_IRQ_PEK_SHORT,\n\tAXP313A_IRQ_PEK_FAL_EDGE,\n\tAXP313A_IRQ_PEK_RIS_EDGE,\n};\n\nenum axp803_irqs {\n\tAXP803_IRQ_ACIN_OVER_V = 1,\n\tAXP803_IRQ_ACIN_PLUGIN,\n\tAXP803_IRQ_ACIN_REMOVAL,\n\tAXP803_IRQ_VBUS_OVER_V,\n\tAXP803_IRQ_VBUS_PLUGIN,\n\tAXP803_IRQ_VBUS_REMOVAL,\n\tAXP803_IRQ_BATT_PLUGIN,\n\tAXP803_IRQ_BATT_REMOVAL,\n\tAXP803_IRQ_BATT_ENT_ACT_MODE,\n\tAXP803_IRQ_BATT_EXIT_ACT_MODE,\n\tAXP803_IRQ_CHARG,\n\tAXP803_IRQ_CHARG_DONE,\n\tAXP803_IRQ_BATT_CHG_TEMP_HIGH,\n\tAXP803_IRQ_BATT_CHG_TEMP_HIGH_END,\n\tAXP803_IRQ_BATT_CHG_TEMP_LOW,\n\tAXP803_IRQ_BATT_CHG_TEMP_LOW_END,\n\tAXP803_IRQ_BATT_ACT_TEMP_HIGH,\n\tAXP803_IRQ_BATT_ACT_TEMP_HIGH_END,\n\tAXP803_IRQ_BATT_ACT_TEMP_LOW,\n\tAXP803_IRQ_BATT_ACT_TEMP_LOW_END,\n\tAXP803_IRQ_DIE_TEMP_HIGH,\n\tAXP803_IRQ_GPADC,\n\tAXP803_IRQ_LOW_PWR_LVL1,\n\tAXP803_IRQ_LOW_PWR_LVL2,\n\tAXP803_IRQ_TIMER,\n\t \n\tAXP803_IRQ_PEK_FAL_EDGE,\n\tAXP803_IRQ_PEK_RIS_EDGE,\n\tAXP803_IRQ_PEK_SHORT,\n\tAXP803_IRQ_PEK_LONG,\n\tAXP803_IRQ_PEK_OVER_OFF,\n\tAXP803_IRQ_GPIO1_INPUT,\n\tAXP803_IRQ_GPIO0_INPUT,\n\tAXP803_IRQ_BC_USB_CHNG,\n\tAXP803_IRQ_MV_CHNG,\n};\n\nenum axp806_irqs {\n\tAXP806_IRQ_DIE_TEMP_HIGH_LV1,\n\tAXP806_IRQ_DIE_TEMP_HIGH_LV2,\n\tAXP806_IRQ_DCDCA_V_LOW,\n\tAXP806_IRQ_DCDCB_V_LOW,\n\tAXP806_IRQ_DCDCC_V_LOW,\n\tAXP806_IRQ_DCDCD_V_LOW,\n\tAXP806_IRQ_DCDCE_V_LOW,\n\tAXP806_IRQ_POK_LONG,\n\tAXP806_IRQ_POK_SHORT,\n\tAXP806_IRQ_WAKEUP,\n\tAXP806_IRQ_POK_FALL,\n\tAXP806_IRQ_POK_RISE,\n};\n\nenum axp809_irqs {\n\tAXP809_IRQ_ACIN_OVER_V = 1,\n\tAXP809_IRQ_ACIN_PLUGIN,\n\tAXP809_IRQ_ACIN_REMOVAL,\n\tAXP809_IRQ_VBUS_OVER_V,\n\tAXP809_IRQ_VBUS_PLUGIN,\n\tAXP809_IRQ_VBUS_REMOVAL,\n\tAXP809_IRQ_VBUS_V_LOW,\n\tAXP809_IRQ_BATT_PLUGIN,\n\tAXP809_IRQ_BATT_REMOVAL,\n\tAXP809_IRQ_BATT_ENT_ACT_MODE,\n\tAXP809_IRQ_BATT_EXIT_ACT_MODE,\n\tAXP809_IRQ_CHARG,\n\tAXP809_IRQ_CHARG_DONE,\n\tAXP809_IRQ_BATT_CHG_TEMP_HIGH,\n\tAXP809_IRQ_BATT_CHG_TEMP_HIGH_END,\n\tAXP809_IRQ_BATT_CHG_TEMP_LOW,\n\tAXP809_IRQ_BATT_CHG_TEMP_LOW_END,\n\tAXP809_IRQ_BATT_ACT_TEMP_HIGH,\n\tAXP809_IRQ_BATT_ACT_TEMP_HIGH_END,\n\tAXP809_IRQ_BATT_ACT_TEMP_LOW,\n\tAXP809_IRQ_BATT_ACT_TEMP_LOW_END,\n\tAXP809_IRQ_DIE_TEMP_HIGH,\n\tAXP809_IRQ_LOW_PWR_LVL1,\n\tAXP809_IRQ_LOW_PWR_LVL2,\n\tAXP809_IRQ_TIMER,\n\t \n\tAXP809_IRQ_PEK_FAL_EDGE,\n\tAXP809_IRQ_PEK_RIS_EDGE,\n\tAXP809_IRQ_PEK_SHORT,\n\tAXP809_IRQ_PEK_LONG,\n\tAXP809_IRQ_PEK_OVER_OFF,\n\tAXP809_IRQ_GPIO1_INPUT,\n\tAXP809_IRQ_GPIO0_INPUT,\n};\n\nenum axp15060_irqs {\n\tAXP15060_IRQ_DIE_TEMP_HIGH_LV1 = 1,\n\tAXP15060_IRQ_DIE_TEMP_HIGH_LV2,\n\tAXP15060_IRQ_DCDC1_V_LOW,\n\tAXP15060_IRQ_DCDC2_V_LOW,\n\tAXP15060_IRQ_DCDC3_V_LOW,\n\tAXP15060_IRQ_DCDC4_V_LOW,\n\tAXP15060_IRQ_DCDC5_V_LOW,\n\tAXP15060_IRQ_DCDC6_V_LOW,\n\tAXP15060_IRQ_PEK_LONG,\n\tAXP15060_IRQ_PEK_SHORT,\n\tAXP15060_IRQ_GPIO1_INPUT,\n\tAXP15060_IRQ_PEK_FAL_EDGE,\n\tAXP15060_IRQ_PEK_RIS_EDGE,\n\tAXP15060_IRQ_GPIO2_INPUT,\n};\n\nstruct axp20x_dev {\n\tstruct device\t\t\t*dev;\n\tint\t\t\t\tirq;\n\tunsigned long\t\t\tirq_flags;\n\tstruct regmap\t\t\t*regmap;\n\tstruct regmap_irq_chip_data\t*regmap_irqc;\n\tlong\t\t\t\tvariant;\n\tint                             nr_cells;\n\tconst struct mfd_cell           *cells;\n\tconst struct regmap_config\t*regmap_cfg;\n\tconst struct regmap_irq_chip\t*regmap_irq_chip;\n};\n\n \nstatic inline int axp20x_read_variable_width(struct regmap *regmap,\n\tunsigned int reg, unsigned int width)\n{\n\tunsigned int reg_val, result;\n\tint err;\n\n\terr = regmap_read(regmap, reg, &reg_val);\n\tif (err)\n\t\treturn err;\n\n\tresult = reg_val << (width - 8);\n\n\terr = regmap_read(regmap, reg + 1, &reg_val);\n\tif (err)\n\t\treturn err;\n\n\tresult |= reg_val;\n\n\treturn result;\n}\n\n \nint axp20x_match_device(struct axp20x_dev *axp20x);\n\n \nint axp20x_device_probe(struct axp20x_dev *axp20x);\n\n \nvoid axp20x_device_remove(struct axp20x_dev *axp20x);\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}