Information: Propagating switching activity (medium effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort medium
        -verbose
Design : riscv
Version: J-2014.09-SP4
Date   : Sat Mar 24 02:53:53 2018
****************************************


Library(s) Used:

    saed32lvt_tt1p05vn40c (File: /users/ugrad2/2012/spring/pooriam/libraries/saed32lvt_tt1p05vn40c.db)


Operating Conditions: tt1p05vn40c   Library: saed32lvt_tt1p05vn40c
Wire Load Model Mode: enclosed

Design        Wire Load Model            Library
------------------------------------------------
riscv                  280000            saed32lvt_tt1p05vn40c
instructionmemory      8000              saed32lvt_tt1p05vn40c
RegFile                16000             saed32lvt_tt1p05vn40c
datamemory             280000            saed32lvt_tt1p05vn40c


Global Operating Voltage = 1.05 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
riscv                                   275.020 5.76e+04 1.76e+11 2.34e+05 100.0
  dp/instr_mem (instructionmemory)        5.157   10.273 1.07e+08  122.627   0.1
  dp/rf (RegFile)                        75.759 3.31e+03 1.02e+10 1.36e+04   5.8
  dp/data_mem (datamemory)               92.699 5.23e+04 1.58e+11 2.10e+05  89.7
1
