$date
	Sun Nov  9 03:31:55 2014
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module mux2_1_tb $end
$var wire 1 ! test_out $end
$var reg 1 " test_a $end
$var reg 1 # test_b $end
$var reg 1 $ test_s $end
$scope module multiplexor2_1 $end
$var wire 1 % a $end
$var wire 1 & b $end
$var wire 1 ! out $end
$var wire 1 ' s $end
$var wire 1 ( s_n $end
$var wire 1 ) sa $end
$var wire 1 * sb $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0*
0)
1(
0'
0&
0%
0$
0#
0"
0!
$end
#2000
1#
1&
#4000
1!
1)
0#
0&
1"
1%
#6000
1#
1&
#8000
0!
0)
0(
0#
0&
0"
0%
1$
1'
#10000
1!
1*
1#
1&
#12000
0!
0*
0#
0&
1"
1%
#14000
1!
1*
1#
1&
