// Seed: 3201319873
module module_0 (
    output tri0  id_0,
    output wand  id_1,
    input  uwire id_2,
    input  tri1  id_3
    , id_5
);
  wire id_6;
endmodule
module module_1 (
    input tri1 id_0,
    input wand id_1,
    output logic id_2,
    input supply0 id_3,
    output wire id_4,
    input tri0 id_5,
    output tri1 id_6,
    input tri0 id_7
    , id_26,
    input supply1 id_8,
    input logic id_9,
    input tri1 id_10,
    output wor id_11,
    output supply1 id_12,
    input supply0 id_13,
    input tri0 id_14,
    input supply1 id_15,
    input tri0 id_16,
    input tri id_17,
    output wor id_18,
    input supply0 id_19,
    input wire id_20,
    input wor id_21,
    input supply0 id_22,
    output supply1 id_23,
    output tri id_24
);
  initial id_2 = #1 id_9;
  module_0(
      id_12, id_6, id_5, id_5
  );
endmodule
